Analysis & Synthesis report for DE0_NANO
Fri Apr 15 12:49:06 2016
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|soucoup_layer:Flying_Saucer|souc_state
 11. State Machine - |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|soucoup_layer:Flying_Saucer|game_state
 12. State Machine - |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|saucer_anim
 13. State Machine - |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state
 14. State Machine - |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|game_state
 15. State Machine - |DE0_NANO|nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|DRsize
 16. State Machine - |DE0_NANO|LT_SPI:Surf|SPI_state
 17. Registers Protected by Synthesis
 18. Registers Removed During Synthesis
 19. Removed Registers Triggering Further Register Optimizations
 20. General Register Statistics
 21. Inverted Register Statistics
 22. Multiplexer Restructuring Statistics (Restructuring Performed)
 23. Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated
 24. Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p
 25. Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p
 26. Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram
 27. Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp
 28. Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp
 29. Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp
 30. Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14
 31. Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr
 32. Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp
 33. Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19
 34. Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated
 35. Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p
 36. Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p
 37. Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram
 38. Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp
 39. Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp
 40. Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp
 41. Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14
 42. Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr
 43. Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp
 44. Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19
 45. Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated
 46. Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p
 47. Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p
 48. Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram
 49. Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr
 50. Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp
 51. Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12
 52. Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr
 53. Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp
 54. Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp
 55. Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp
 56. Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17
 57. Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated
 58. Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p
 59. Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p
 60. Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram
 61. Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr
 62. Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp
 63. Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12
 64. Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr
 65. Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp
 66. Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp
 67. Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp
 68. Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17
 69. Source assignments for nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_register_bank_a_module:nios_mtl_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated
 70. Source assignments for nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_register_bank_b_module:nios_mtl_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated
 71. Source assignments for nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_debug:the_nios_mtl_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 72. Source assignments for nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem|nios_mtl_cpu_cpu_ociram_sp_ram_module:nios_mtl_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated
 73. Source assignments for nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 74. Source assignments for nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 75. Source assignments for nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_sysclk:the_nios_mtl_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 76. Source assignments for nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_sysclk:the_nios_mtl_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 77. Source assignments for nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1
 78. Source assignments for nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1
 79. Source assignments for nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated
 80. Source assignments for nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_cmd_demux:cmd_demux
 81. Source assignments for nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 82. Source assignments for nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_rsp_demux:rsp_demux
 83. Source assignments for nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_rsp_demux:rsp_demux_001
 84. Source assignments for nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_rsp_demux:rsp_demux_002
 85. Source assignments for nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_cmd_demux_001:rsp_demux_003
 86. Source assignments for nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_cmd_demux_001:rsp_demux_004
 87. Source assignments for nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_rsp_demux:rsp_demux_005
 88. Source assignments for nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_rsp_demux:rsp_demux_006
 89. Source assignments for nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_rsp_demux:rsp_demux_007
 90. Source assignments for nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_rsp_demux:rsp_demux_008
 91. Source assignments for nios_mtl:u0|altera_reset_controller:rst_controller
 92. Source assignments for nios_mtl:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 93. Source assignments for nios_mtl:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 94. Parameter Settings for User Entity Instance: Top-level Entity: |DE0_NANO
 95. Parameter Settings for User Entity Instance: LT_SPI:Surf
 96. Parameter Settings for User Entity Instance: MTL_PLL:MTL_PLL_inst|altpll:altpll_component
 97. Parameter Settings for User Entity Instance: RAM_PLL:RAM_PLL_inst|altpll:altpll_component
 98. Parameter Settings for User Entity Instance: sdram_control:sdram_control_inst
 99. Parameter Settings for User Entity Instance: sdram_control:sdram_control_inst|control_interface:u_control_interface
100. Parameter Settings for User Entity Instance: sdram_control:sdram_control_inst|command:u_command
101. Parameter Settings for User Entity Instance: sdram_control:sdram_control_inst|sdr_data_path:u_sdr_data_path
102. Parameter Settings for User Entity Instance: sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
103. Parameter Settings for User Entity Instance: sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
104. Parameter Settings for User Entity Instance: sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
105. Parameter Settings for User Entity Instance: sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
106. Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_register_bank_a_module:nios_mtl_cpu_cpu_register_bank_a
107. Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_register_bank_a_module:nios_mtl_cpu_cpu_register_bank_a|altsyncram:the_altsyncram
108. Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_register_bank_b_module:nios_mtl_cpu_cpu_register_bank_b
109. Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_register_bank_b_module:nios_mtl_cpu_cpu_register_bank_b|altsyncram:the_altsyncram
110. Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_debug:the_nios_mtl_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
111. Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem|nios_mtl_cpu_cpu_ociram_sp_ram_module:nios_mtl_cpu_cpu_ociram_sp_ram
112. Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem|nios_mtl_cpu_cpu_ociram_sp_ram_module:nios_mtl_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram
113. Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
114. Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
115. Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_sysclk:the_nios_mtl_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
116. Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_sysclk:the_nios_mtl_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
117. Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_mtl_cpu_cpu_debug_slave_phy
118. Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo
119. Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo
120. Parameter Settings for User Entity Instance: nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0
121. Parameter Settings for User Entity Instance: nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta
122. Parameter Settings for User Entity Instance: nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta
123. Parameter Settings for User Entity Instance: nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]
124. Parameter Settings for User Entity Instance: nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]
125. Parameter Settings for User Entity Instance: nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]
126. Parameter Settings for User Entity Instance: nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]
127. Parameter Settings for User Entity Instance: nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]
128. Parameter Settings for User Entity Instance: nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]
129. Parameter Settings for User Entity Instance: nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]
130. Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem
131. Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram
132. Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator
133. Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator
134. Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_mtl_controller_0_avalon_translator
135. Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator
136. Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator
137. Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator
138. Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator
139. Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_timestamp_s1_translator
140. Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator
141. Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator
142. Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator
143. Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent
144. Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent
145. Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_mtl_controller_0_avalon_agent
146. Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_mtl_controller_0_avalon_agent|altera_merlin_burst_uncompressor:uncompressor
147. Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_mtl_controller_0_avalon_agent_rsp_fifo
148. Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent
149. Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
150. Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo
151. Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent
152. Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
153. Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo
154. Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent
155. Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
156. Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo
157. Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent
158. Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor
159. Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo
160. Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_timestamp_s1_agent
161. Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_timestamp_s1_agent|altera_merlin_burst_uncompressor:uncompressor
162. Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo
163. Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent
164. Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor
165. Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo
166. Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_s1_agent
167. Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_s1_agent|altera_merlin_burst_uncompressor:uncompressor
168. Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo
169. Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switch_s1_agent
170. Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switch_s1_agent|altera_merlin_burst_uncompressor:uncompressor
171. Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo
172. Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_router:router|nios_mtl_mm_interconnect_0_router_default_decode:the_default_decode
173. Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_router_001:router_001|nios_mtl_mm_interconnect_0_router_001_default_decode:the_default_decode
174. Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_router_002:router_002|nios_mtl_mm_interconnect_0_router_002_default_decode:the_default_decode
175. Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_router_002:router_003|nios_mtl_mm_interconnect_0_router_002_default_decode:the_default_decode
176. Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_router_002:router_004|nios_mtl_mm_interconnect_0_router_002_default_decode:the_default_decode
177. Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_router_005:router_005|nios_mtl_mm_interconnect_0_router_005_default_decode:the_default_decode
178. Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_router_005:router_006|nios_mtl_mm_interconnect_0_router_005_default_decode:the_default_decode
179. Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_router_002:router_007|nios_mtl_mm_interconnect_0_router_002_default_decode:the_default_decode
180. Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_router_002:router_008|nios_mtl_mm_interconnect_0_router_002_default_decode:the_default_decode
181. Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_router_002:router_009|nios_mtl_mm_interconnect_0_router_002_default_decode:the_default_decode
182. Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_router_002:router_010|nios_mtl_mm_interconnect_0_router_002_default_decode:the_default_decode
183. Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb
184. Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
185. Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb
186. Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
187. Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
188. Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
189. Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
190. Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
191. Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
192. Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
193. Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
194. Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
195. Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
196. Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
197. Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006
198. Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007
199. Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008
200. Parameter Settings for User Entity Instance: nios_mtl:u0|altera_reset_controller:rst_controller
201. Parameter Settings for User Entity Instance: nios_mtl:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
202. Parameter Settings for User Entity Instance: nios_mtl:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
203. Parameter Settings for Inferred Entity Instance: nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|lpm_divide:Div5
204. Parameter Settings for Inferred Entity Instance: nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|lpm_divide:Div0
205. Parameter Settings for Inferred Entity Instance: nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|lpm_divide:Div3
206. Parameter Settings for Inferred Entity Instance: nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|lpm_divide:Div4
207. Parameter Settings for Inferred Entity Instance: nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|lpm_divide:Div1
208. Parameter Settings for Inferred Entity Instance: nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|lpm_divide:Div2
209. Parameter Settings for Inferred Entity Instance: nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[3]|lpm_mult:Mult1
210. Parameter Settings for Inferred Entity Instance: nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank4[3]|lpm_mult:Mult0
211. Parameter Settings for Inferred Entity Instance: nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[5]|lpm_mult:Mult1
212. Parameter Settings for Inferred Entity Instance: nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank6[5]|lpm_mult:Mult0
213. Parameter Settings for Inferred Entity Instance: nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[6]|lpm_mult:Mult1
214. Parameter Settings for Inferred Entity Instance: nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank7[6]|lpm_mult:Mult0
215. Parameter Settings for Inferred Entity Instance: nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[2]|lpm_mult:Mult0
216. Parameter Settings for Inferred Entity Instance: nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[3]|lpm_mult:Mult0
217. Parameter Settings for Inferred Entity Instance: nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[4]|lpm_mult:Mult0
218. Parameter Settings for Inferred Entity Instance: nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[5]|lpm_mult:Mult0
219. Parameter Settings for Inferred Entity Instance: nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[6]|lpm_mult:Mult0
220. altpll Parameter Settings by Entity Instance
221. altsyncram Parameter Settings by Entity Instance
222. scfifo Parameter Settings by Entity Instance
223. lpm_mult Parameter Settings by Entity Instance
224. Port Connectivity Checks: "touch_buffer:touch_buffer_east"
225. Port Connectivity Checks: "touch_buffer:touch_buffer_west"
226. Port Connectivity Checks: "nios_mtl:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
227. Port Connectivity Checks: "nios_mtl:u0|altera_reset_controller:rst_controller"
228. Port Connectivity Checks: "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
229. Port Connectivity Checks: "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
230. Port Connectivity Checks: "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
231. Port Connectivity Checks: "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_router_005:router_005|nios_mtl_mm_interconnect_0_router_005_default_decode:the_default_decode"
232. Port Connectivity Checks: "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_router_002:router_002|nios_mtl_mm_interconnect_0_router_002_default_decode:the_default_decode"
233. Port Connectivity Checks: "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_router_001:router_001|nios_mtl_mm_interconnect_0_router_001_default_decode:the_default_decode"
234. Port Connectivity Checks: "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_router:router|nios_mtl_mm_interconnect_0_router_default_decode:the_default_decode"
235. Port Connectivity Checks: "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo"
236. Port Connectivity Checks: "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switch_s1_agent"
237. Port Connectivity Checks: "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo"
238. Port Connectivity Checks: "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_s1_agent"
239. Port Connectivity Checks: "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo"
240. Port Connectivity Checks: "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent"
241. Port Connectivity Checks: "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo"
242. Port Connectivity Checks: "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_timestamp_s1_agent"
243. Port Connectivity Checks: "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo"
244. Port Connectivity Checks: "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent"
245. Port Connectivity Checks: "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo"
246. Port Connectivity Checks: "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent"
247. Port Connectivity Checks: "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo"
248. Port Connectivity Checks: "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent"
249. Port Connectivity Checks: "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
250. Port Connectivity Checks: "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent"
251. Port Connectivity Checks: "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_mtl_controller_0_avalon_agent_rsp_fifo"
252. Port Connectivity Checks: "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_mtl_controller_0_avalon_agent"
253. Port Connectivity Checks: "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent"
254. Port Connectivity Checks: "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent"
255. Port Connectivity Checks: "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator"
256. Port Connectivity Checks: "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator"
257. Port Connectivity Checks: "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator"
258. Port Connectivity Checks: "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_timestamp_s1_translator"
259. Port Connectivity Checks: "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator"
260. Port Connectivity Checks: "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator"
261. Port Connectivity Checks: "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator"
262. Port Connectivity Checks: "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
263. Port Connectivity Checks: "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_mtl_controller_0_avalon_translator"
264. Port Connectivity Checks: "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator"
265. Port Connectivity Checks: "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator"
266. Port Connectivity Checks: "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line64"
267. Port Connectivity Checks: "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line06"
268. Port Connectivity Checks: "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line50"
269. Port Connectivity Checks: "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line45"
270. Port Connectivity Checks: "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line23"
271. Port Connectivity Checks: "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line12"
272. Port Connectivity Checks: "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank7[6]"
273. Port Connectivity Checks: "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank7[5]"
274. Port Connectivity Checks: "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank7[4]"
275. Port Connectivity Checks: "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank7[3]"
276. Port Connectivity Checks: "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank7[2]"
277. Port Connectivity Checks: "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank7[1]"
278. Port Connectivity Checks: "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank7[0]"
279. Port Connectivity Checks: "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank6[5]"
280. Port Connectivity Checks: "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank6[4]"
281. Port Connectivity Checks: "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank6[3]"
282. Port Connectivity Checks: "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank6[2]"
283. Port Connectivity Checks: "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank6[1]"
284. Port Connectivity Checks: "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank6[0]"
285. Port Connectivity Checks: "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank5[4]"
286. Port Connectivity Checks: "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank5[3]"
287. Port Connectivity Checks: "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank5[2]"
288. Port Connectivity Checks: "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank5[1]"
289. Port Connectivity Checks: "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank5[0]"
290. Port Connectivity Checks: "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank4[3]"
291. Port Connectivity Checks: "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank4[2]"
292. Port Connectivity Checks: "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank4[1]"
293. Port Connectivity Checks: "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank4[0]"
294. Port Connectivity Checks: "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank3[2]"
295. Port Connectivity Checks: "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank3[1]"
296. Port Connectivity Checks: "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank3[0]"
297. Port Connectivity Checks: "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank2[1]"
298. Port Connectivity Checks: "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank2[0]"
299. Port Connectivity Checks: "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[6]"
300. Port Connectivity Checks: "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[5]"
301. Port Connectivity Checks: "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[4]"
302. Port Connectivity Checks: "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[3]"
303. Port Connectivity Checks: "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[2]"
304. Port Connectivity Checks: "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[1]"
305. Port Connectivity Checks: "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[0]"
306. Port Connectivity Checks: "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta"
307. Port Connectivity Checks: "nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0"
308. Port Connectivity Checks: "nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_mtl_cpu_cpu_debug_slave_phy"
309. Port Connectivity Checks: "nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_sysclk:the_nios_mtl_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
310. Port Connectivity Checks: "nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_sysclk:the_nios_mtl_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
311. Port Connectivity Checks: "nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_pib:the_nios_mtl_cpu_cpu_nios2_oci_pib"
312. Port Connectivity Checks: "nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_fifo:the_nios_mtl_cpu_cpu_nios2_oci_fifo|nios_mtl_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_nios_mtl_cpu_cpu_nios2_oci_fifo_wrptr_inc"
313. Port Connectivity Checks: "nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_dtrace:the_nios_mtl_cpu_cpu_nios2_oci_dtrace|nios_mtl_cpu_cpu_nios2_oci_td_mode:nios_mtl_cpu_cpu_nios2_oci_trc_ctrl_td_mode"
314. Port Connectivity Checks: "nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_itrace:the_nios_mtl_cpu_cpu_nios2_oci_itrace"
315. Port Connectivity Checks: "nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_dbrk:the_nios_mtl_cpu_cpu_nios2_oci_dbrk"
316. Port Connectivity Checks: "nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_xbrk:the_nios_mtl_cpu_cpu_nios2_oci_xbrk"
317. Port Connectivity Checks: "nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_debug:the_nios_mtl_cpu_cpu_nios2_oci_debug"
318. Port Connectivity Checks: "nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci"
319. Port Connectivity Checks: "nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_test_bench:the_nios_mtl_cpu_cpu_test_bench"
320. Port Connectivity Checks: "nios_mtl:u0|nios_mtl_cpu:cpu"
321. Port Connectivity Checks: "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo"
322. Port Connectivity Checks: "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo"
323. Port Connectivity Checks: "sdram_control:sdram_control_inst|sdr_data_path:u_sdr_data_path"
324. Port Connectivity Checks: "sdram_control:sdram_control_inst|control_interface:u_control_interface"
325. Port Connectivity Checks: "sdram_control:sdram_control_inst"
326. Post-Synthesis Netlist Statistics for Top Partition
327. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
328. Elapsed Time Per Partition
329. Analysis & Synthesis Messages
330. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Apr 15 12:49:05 2016      ;
; Quartus II 64-Bit Version          ; 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name                      ; DE0_NANO                                   ;
; Top-level Entity Name              ; DE0_NANO                                   ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 21,301                                     ;
;     Total combinational functions  ; 19,700                                     ;
;     Dedicated logic registers      ; 6,882                                      ;
; Total registers                    ; 6882                                       ;
; Total pins                         ; 148                                        ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 179,520                                    ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 2                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; DE0_NANO           ; DE0_NANO           ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                              ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                ; Library     ;
+-----------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+-------------+
; Move_IP_test/qbert_layer.sv                                                                   ; yes             ; User SystemVerilog HDL File                  ; C:/UCL/Qbert_project/28_cubes/Move_IP_test/qbert_layer.sv                                                                   ;             ;
; Move_IP_test/Draw_Line.sv                                                                     ; yes             ; User SystemVerilog HDL File                  ; C:/UCL/Qbert_project/28_cubes/Move_IP_test/Draw_Line.sv                                                                     ;             ;
; Move_IP_test/cube_generator.sv                                                                ; yes             ; User SystemVerilog HDL File                  ; C:/UCL/Qbert_project/28_cubes/Move_IP_test/cube_generator.sv                                                                ;             ;
; nios_mtl/synthesis/nios_mtl.v                                                                 ; yes             ; User Verilog HDL File                        ; C:/UCL/Qbert_project/28_cubes/nios_mtl/synthesis/nios_mtl.v                                                                 ; nios_mtl    ;
; nios_mtl/synthesis/submodules/altera_reset_controller.v                                       ; yes             ; User Verilog HDL File                        ; C:/UCL/Qbert_project/28_cubes/nios_mtl/synthesis/submodules/altera_reset_controller.v                                       ; nios_mtl    ;
; nios_mtl/synthesis/submodules/altera_reset_synchronizer.v                                     ; yes             ; User Verilog HDL File                        ; C:/UCL/Qbert_project/28_cubes/nios_mtl/synthesis/submodules/altera_reset_synchronizer.v                                     ; nios_mtl    ;
; nios_mtl/synthesis/submodules/nios_mtl_irq_mapper.sv                                          ; yes             ; User SystemVerilog HDL File                  ; C:/UCL/Qbert_project/28_cubes/nios_mtl/synthesis/submodules/nios_mtl_irq_mapper.sv                                          ; nios_mtl    ;
; nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File                        ; C:/UCL/Qbert_project/28_cubes/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v                                    ; nios_mtl    ;
; nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File                        ; C:/UCL/Qbert_project/28_cubes/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_avalon_st_adapter.v                  ; nios_mtl    ;
; nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; C:/UCL/Qbert_project/28_cubes/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; nios_mtl    ;
; nios_mtl/synthesis/submodules/altera_merlin_arbitrator.sv                                     ; yes             ; User SystemVerilog HDL File                  ; C:/UCL/Qbert_project/28_cubes/nios_mtl/synthesis/submodules/altera_merlin_arbitrator.sv                                     ; nios_mtl    ;
; nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_rsp_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                  ; C:/UCL/Qbert_project/28_cubes/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_rsp_mux_001.sv                       ; nios_mtl    ;
; nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/UCL/Qbert_project/28_cubes/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_rsp_mux.sv                           ; nios_mtl    ;
; nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/UCL/Qbert_project/28_cubes/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_rsp_demux.sv                         ; nios_mtl    ;
; nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_cmd_mux_003.sv                       ; yes             ; User SystemVerilog HDL File                  ; C:/UCL/Qbert_project/28_cubes/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_cmd_mux_003.sv                       ; nios_mtl    ;
; nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/UCL/Qbert_project/28_cubes/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_cmd_mux.sv                           ; nios_mtl    ;
; nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_cmd_demux_001.sv                     ; yes             ; User SystemVerilog HDL File                  ; C:/UCL/Qbert_project/28_cubes/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_cmd_demux_001.sv                     ; nios_mtl    ;
; nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/UCL/Qbert_project/28_cubes/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_cmd_demux.sv                         ; nios_mtl    ;
; nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_005.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/UCL/Qbert_project/28_cubes/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_005.sv                        ; nios_mtl    ;
; nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_002.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/UCL/Qbert_project/28_cubes/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_002.sv                        ; nios_mtl    ;
; nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_001.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/UCL/Qbert_project/28_cubes/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_001.sv                        ; nios_mtl    ;
; nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/UCL/Qbert_project/28_cubes/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router.sv                            ; nios_mtl    ;
; nios_mtl/synthesis/submodules/altera_avalon_sc_fifo.v                                         ; yes             ; User Verilog HDL File                        ; C:/UCL/Qbert_project/28_cubes/nios_mtl/synthesis/submodules/altera_avalon_sc_fifo.v                                         ; nios_mtl    ;
; nios_mtl/synthesis/submodules/altera_merlin_slave_agent.sv                                    ; yes             ; User SystemVerilog HDL File                  ; C:/UCL/Qbert_project/28_cubes/nios_mtl/synthesis/submodules/altera_merlin_slave_agent.sv                                    ; nios_mtl    ;
; nios_mtl/synthesis/submodules/altera_merlin_burst_uncompressor.sv                             ; yes             ; User SystemVerilog HDL File                  ; C:/UCL/Qbert_project/28_cubes/nios_mtl/synthesis/submodules/altera_merlin_burst_uncompressor.sv                             ; nios_mtl    ;
; nios_mtl/synthesis/submodules/altera_merlin_master_agent.sv                                   ; yes             ; User SystemVerilog HDL File                  ; C:/UCL/Qbert_project/28_cubes/nios_mtl/synthesis/submodules/altera_merlin_master_agent.sv                                   ; nios_mtl    ;
; nios_mtl/synthesis/submodules/altera_merlin_slave_translator.sv                               ; yes             ; User SystemVerilog HDL File                  ; C:/UCL/Qbert_project/28_cubes/nios_mtl/synthesis/submodules/altera_merlin_slave_translator.sv                               ; nios_mtl    ;
; nios_mtl/synthesis/submodules/altera_merlin_master_translator.sv                              ; yes             ; User SystemVerilog HDL File                  ; C:/UCL/Qbert_project/28_cubes/nios_mtl/synthesis/submodules/altera_merlin_master_translator.sv                              ; nios_mtl    ;
; nios_mtl/synthesis/submodules/nios_mtl_timer_timestamp.v                                      ; yes             ; User Verilog HDL File                        ; C:/UCL/Qbert_project/28_cubes/nios_mtl/synthesis/submodules/nios_mtl_timer_timestamp.v                                      ; nios_mtl    ;
; nios_mtl/synthesis/submodules/nios_mtl_sysid_qsys_0.v                                         ; yes             ; User Verilog HDL File                        ; C:/UCL/Qbert_project/28_cubes/nios_mtl/synthesis/submodules/nios_mtl_sysid_qsys_0.v                                         ; nios_mtl    ;
; nios_mtl/synthesis/submodules/nios_mtl_onchip_mem.v                                           ; yes             ; User Verilog HDL File                        ; C:/UCL/Qbert_project/28_cubes/nios_mtl/synthesis/submodules/nios_mtl_onchip_mem.v                                           ; nios_mtl    ;
; nios_mtl/synthesis/submodules/mtl_controller_avalon.sv                                        ; yes             ; User SystemVerilog HDL File                  ; C:/UCL/Qbert_project/28_cubes/nios_mtl/synthesis/submodules/mtl_controller_avalon.sv                                        ; nios_mtl    ;
; nios_mtl/synthesis/submodules/cube_generator.sv                                               ; yes             ; User SystemVerilog HDL File                  ; C:/UCL/Qbert_project/28_cubes/nios_mtl/synthesis/submodules/cube_generator.sv                                               ; nios_mtl    ;
; nios_mtl/synthesis/submodules/Draw_Line.sv                                                    ; yes             ; User SystemVerilog HDL File                  ; C:/UCL/Qbert_project/28_cubes/nios_mtl/synthesis/submodules/Draw_Line.sv                                                    ; nios_mtl    ;
; nios_mtl/synthesis/submodules/qbert_layer.sv                                                  ; yes             ; User SystemVerilog HDL File                  ; C:/UCL/Qbert_project/28_cubes/nios_mtl/synthesis/submodules/qbert_layer.sv                                                  ; nios_mtl    ;
; nios_mtl/synthesis/submodules/Qbert_Map_Color.sv                                              ; yes             ; User SystemVerilog HDL File                  ; C:/UCL/Qbert_project/28_cubes/nios_mtl/synthesis/submodules/Qbert_Map_Color.sv                                              ; nios_mtl    ;
; nios_mtl/synthesis/submodules/soucoupe_layer.sv                                               ; yes             ; User SystemVerilog HDL File                  ; C:/UCL/Qbert_project/28_cubes/nios_mtl/synthesis/submodules/soucoupe_layer.sv                                               ; nios_mtl    ;
; nios_mtl/synthesis/submodules/nios_mtl_jtag_uart_0.v                                          ; yes             ; User Verilog HDL File                        ; C:/UCL/Qbert_project/28_cubes/nios_mtl/synthesis/submodules/nios_mtl_jtag_uart_0.v                                          ; nios_mtl    ;
; nios_mtl/synthesis/submodules/nios_mtl_cpu.v                                                  ; yes             ; User Verilog HDL File                        ; C:/UCL/Qbert_project/28_cubes/nios_mtl/synthesis/submodules/nios_mtl_cpu.v                                                  ; nios_mtl    ;
; nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v                                              ; yes             ; User Verilog HDL File                        ; C:/UCL/Qbert_project/28_cubes/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v                                              ; nios_mtl    ;
; nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu_debug_slave_sysclk.v                           ; yes             ; User Verilog HDL File                        ; C:/UCL/Qbert_project/28_cubes/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu_debug_slave_sysclk.v                           ; nios_mtl    ;
; nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu_debug_slave_tck.v                              ; yes             ; User Verilog HDL File                        ; C:/UCL/Qbert_project/28_cubes/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu_debug_slave_tck.v                              ; nios_mtl    ;
; nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu_debug_slave_wrapper.v                          ; yes             ; User Verilog HDL File                        ; C:/UCL/Qbert_project/28_cubes/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu_debug_slave_wrapper.v                          ; nios_mtl    ;
; nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu_test_bench.v                                   ; yes             ; User Verilog HDL File                        ; C:/UCL/Qbert_project/28_cubes/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu_test_bench.v                                   ; nios_mtl    ;
; nios_mtl/synthesis/submodules/nios_mtl_Switch.v                                               ; yes             ; User Verilog HDL File                        ; C:/UCL/Qbert_project/28_cubes/nios_mtl/synthesis/submodules/nios_mtl_Switch.v                                               ; nios_mtl    ;
; nios_mtl/synthesis/submodules/nios_mtl_LEDS.v                                                 ; yes             ; User Verilog HDL File                        ; C:/UCL/Qbert_project/28_cubes/nios_mtl/synthesis/submodules/nios_mtl_LEDS.v                                                 ; nios_mtl    ;
; nios_mtl/synthesis/submodules/nios_mtl_Button.v                                               ; yes             ; User Verilog HDL File                        ; C:/UCL/Qbert_project/28_cubes/nios_mtl/synthesis/submodules/nios_mtl_Button.v                                               ; nios_mtl    ;
; LT_SPI.sv                                                                                     ; yes             ; User SystemVerilog HDL File                  ; C:/UCL/Qbert_project/28_cubes/LT_SPI.sv                                                                                     ;             ;
; sdram_control/Sdram_WR_FIFO.v                                                                 ; yes             ; User Wizard-Generated File                   ; C:/UCL/Qbert_project/28_cubes/sdram_control/Sdram_WR_FIFO.v                                                                 ;             ;
; sdram_control/Sdram_RD_FIFO.v                                                                 ; yes             ; User Wizard-Generated File                   ; C:/UCL/Qbert_project/28_cubes/sdram_control/Sdram_RD_FIFO.v                                                                 ;             ;
; sdram_control/sdram_params.h                                                                  ; yes             ; User Unspecified File                        ; C:/UCL/Qbert_project/28_cubes/sdram_control/sdram_params.h                                                                  ;             ;
; sdram_control/sdram_control.v                                                                 ; yes             ; User Verilog HDL File                        ; C:/UCL/Qbert_project/28_cubes/sdram_control/sdram_control.v                                                                 ;             ;
; sdram_control/sdr_data_path.v                                                                 ; yes             ; User Verilog HDL File                        ; C:/UCL/Qbert_project/28_cubes/sdram_control/sdr_data_path.v                                                                 ;             ;
; sdram_control/control_interface.v                                                             ; yes             ; User Verilog HDL File                        ; C:/UCL/Qbert_project/28_cubes/sdram_control/control_interface.v                                                             ;             ;
; sdram_control/command.v                                                                       ; yes             ; User Verilog HDL File                        ; C:/UCL/Qbert_project/28_cubes/sdram_control/command.v                                                                       ;             ;
; DE0_NANO.sv                                                                                   ; yes             ; User SystemVerilog HDL File                  ; C:/UCL/Qbert_project/28_cubes/DE0_NANO.sv                                                                                   ;             ;
; MTL_PLL.v                                                                                     ; yes             ; User Wizard-Generated File                   ; C:/UCL/Qbert_project/28_cubes/MTL_PLL.v                                                                                     ;             ;
; RAM_PLL.v                                                                                     ; yes             ; User Wizard-Generated File                   ; C:/UCL/Qbert_project/28_cubes/RAM_PLL.v                                                                                     ;             ;
; altpll.tdf                                                                                    ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altpll.tdf                                                                   ;             ;
; aglobal150.inc                                                                                ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/aglobal150.inc                                                               ;             ;
; stratix_pll.inc                                                                               ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/stratix_pll.inc                                                              ;             ;
; stratixii_pll.inc                                                                             ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/stratixii_pll.inc                                                            ;             ;
; cycloneii_pll.inc                                                                             ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/cycloneii_pll.inc                                                            ;             ;
; db/mtl_pll_altpll.v                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/UCL/Qbert_project/28_cubes/db/mtl_pll_altpll.v                                                                           ;             ;
; db/ram_pll_altpll.v                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/UCL/Qbert_project/28_cubes/db/ram_pll_altpll.v                                                                           ;             ;
; dcfifo_mixed_widths.tdf                                                                       ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf                                                      ;             ;
; db/dcfifo_pej1.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/UCL/Qbert_project/28_cubes/db/dcfifo_pej1.tdf                                                                            ;             ;
; db/a_gray2bin_ugb.tdf                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/UCL/Qbert_project/28_cubes/db/a_gray2bin_ugb.tdf                                                                         ;             ;
; db/a_graycounter_s57.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/UCL/Qbert_project/28_cubes/db/a_graycounter_s57.tdf                                                                      ;             ;
; db/a_graycounter_pjc.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/UCL/Qbert_project/28_cubes/db/a_graycounter_pjc.tdf                                                                      ;             ;
; db/altsyncram_rj31.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/UCL/Qbert_project/28_cubes/db/altsyncram_rj31.tdf                                                                        ;             ;
; db/dffpipe_oe9.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/UCL/Qbert_project/28_cubes/db/dffpipe_oe9.tdf                                                                            ;             ;
; db/dffpipe_gd9.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/UCL/Qbert_project/28_cubes/db/dffpipe_gd9.tdf                                                                            ;             ;
; db/alt_synch_pipe_ikd.tdf                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/UCL/Qbert_project/28_cubes/db/alt_synch_pipe_ikd.tdf                                                                     ;             ;
; db/dffpipe_hd9.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/UCL/Qbert_project/28_cubes/db/dffpipe_hd9.tdf                                                                            ;             ;
; db/dffpipe_3dc.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/UCL/Qbert_project/28_cubes/db/dffpipe_3dc.tdf                                                                            ;             ;
; db/alt_synch_pipe_jkd.tdf                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/UCL/Qbert_project/28_cubes/db/alt_synch_pipe_jkd.tdf                                                                     ;             ;
; db/dffpipe_id9.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/UCL/Qbert_project/28_cubes/db/dffpipe_id9.tdf                                                                            ;             ;
; db/cmpr_f66.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/UCL/Qbert_project/28_cubes/db/cmpr_f66.tdf                                                                               ;             ;
; db/cntr_54e.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/UCL/Qbert_project/28_cubes/db/cntr_54e.tdf                                                                               ;             ;
; db/dcfifo_hgj1.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/UCL/Qbert_project/28_cubes/db/dcfifo_hgj1.tdf                                                                            ;             ;
; db/a_gray2bin_7ib.tdf                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/UCL/Qbert_project/28_cubes/db/a_gray2bin_7ib.tdf                                                                         ;             ;
; db/a_graycounter_677.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/UCL/Qbert_project/28_cubes/db/a_graycounter_677.tdf                                                                      ;             ;
; db/a_graycounter_1lc.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/UCL/Qbert_project/28_cubes/db/a_graycounter_1lc.tdf                                                                      ;             ;
; db/altsyncram_dm31.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/UCL/Qbert_project/28_cubes/db/altsyncram_dm31.tdf                                                                        ;             ;
; db/alt_synch_pipe_rld.tdf                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/UCL/Qbert_project/28_cubes/db/alt_synch_pipe_rld.tdf                                                                     ;             ;
; db/dffpipe_qe9.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/UCL/Qbert_project/28_cubes/db/dffpipe_qe9.tdf                                                                            ;             ;
; db/dffpipe_pe9.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/UCL/Qbert_project/28_cubes/db/dffpipe_pe9.tdf                                                                            ;             ;
; db/dffpipe_re9.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/UCL/Qbert_project/28_cubes/db/dffpipe_re9.tdf                                                                            ;             ;
; db/alt_synch_pipe_sld.tdf                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/UCL/Qbert_project/28_cubes/db/alt_synch_pipe_sld.tdf                                                                     ;             ;
; db/dffpipe_se9.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/UCL/Qbert_project/28_cubes/db/dffpipe_se9.tdf                                                                            ;             ;
; db/cmpr_o76.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/UCL/Qbert_project/28_cubes/db/cmpr_o76.tdf                                                                               ;             ;
; altsyncram.tdf                                                                                ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf                                                               ;             ;
; stratix_ram_block.inc                                                                         ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                                        ;             ;
; lpm_mux.inc                                                                                   ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_mux.inc                                                                  ;             ;
; lpm_decode.inc                                                                                ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_decode.inc                                                               ;             ;
; a_rdenreg.inc                                                                                 ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                                ;             ;
; altrom.inc                                                                                    ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altrom.inc                                                                   ;             ;
; altram.inc                                                                                    ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altram.inc                                                                   ;             ;
; altdpram.inc                                                                                  ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altdpram.inc                                                                 ;             ;
; db/altsyncram_6mc1.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/UCL/Qbert_project/28_cubes/db/altsyncram_6mc1.tdf                                                                        ;             ;
; altera_std_synchronizer.v                                                                     ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                    ;             ;
; db/altsyncram_4a31.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/UCL/Qbert_project/28_cubes/db/altsyncram_4a31.tdf                                                                        ;             ;
; sld_virtual_jtag_basic.v                                                                      ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                     ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                 ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                             ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                            ;             ;
; scfifo.tdf                                                                                    ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf                                                                   ;             ;
; a_regfifo.inc                                                                                 ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/a_regfifo.inc                                                                ;             ;
; a_dpfifo.inc                                                                                  ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/a_dpfifo.inc                                                                 ;             ;
; a_i2fifo.inc                                                                                  ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/a_i2fifo.inc                                                                 ;             ;
; a_fffifo.inc                                                                                  ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/a_fffifo.inc                                                                 ;             ;
; a_f2fifo.inc                                                                                  ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/a_f2fifo.inc                                                                 ;             ;
; db/scfifo_jr21.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/UCL/Qbert_project/28_cubes/db/scfifo_jr21.tdf                                                                            ;             ;
; db/a_dpfifo_q131.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/UCL/Qbert_project/28_cubes/db/a_dpfifo_q131.tdf                                                                          ;             ;
; db/a_fefifo_7cf.tdf                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/UCL/Qbert_project/28_cubes/db/a_fefifo_7cf.tdf                                                                           ;             ;
; db/cntr_do7.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/UCL/Qbert_project/28_cubes/db/cntr_do7.tdf                                                                               ;             ;
; db/dpram_nl21.tdf                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/UCL/Qbert_project/28_cubes/db/dpram_nl21.tdf                                                                             ;             ;
; db/altsyncram_r1m1.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/UCL/Qbert_project/28_cubes/db/altsyncram_r1m1.tdf                                                                        ;             ;
; db/cntr_1ob.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/UCL/Qbert_project/28_cubes/db/cntr_1ob.tdf                                                                               ;             ;
; alt_jtag_atlantic.v                                                                           ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                          ;             ;
; altera_sld_agent_endpoint.vhd                                                                 ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd                                                ;             ;
; altera_fabric_endpoint.vhd                                                                    ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd                                                   ;             ;
; db/altsyncram_9lc1.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/UCL/Qbert_project/28_cubes/db/altsyncram_9lc1.tdf                                                                        ;             ;
; sld_hub.vhd                                                                                   ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_hub.vhd                                                                  ; altera_sld  ;
; db/ip/sld7325694e/alt_sld_fab.v                                                               ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/UCL/Qbert_project/28_cubes/db/ip/sld7325694e/alt_sld_fab.v                                                               ; alt_sld_fab ;
; db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab.v                                        ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/UCL/Qbert_project/28_cubes/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab.v                                        ; alt_sld_fab ;
; db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                 ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/UCL/Qbert_project/28_cubes/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                 ; alt_sld_fab ;
; db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                              ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/UCL/Qbert_project/28_cubes/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                              ; alt_sld_fab ;
; db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                            ; yes             ; Encrypted Auto-Found VHDL File               ; C:/UCL/Qbert_project/28_cubes/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                            ; alt_sld_fab ;
; db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                              ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/UCL/Qbert_project/28_cubes/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                              ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                              ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                             ;             ;
; sld_rom_sr.vhd                                                                                ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                               ;             ;
; lpm_divide.tdf                                                                                ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_divide.tdf                                                               ;             ;
; abs_divider.inc                                                                               ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/abs_divider.inc                                                              ;             ;
; sign_div_unsign.inc                                                                           ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/sign_div_unsign.inc                                                          ;             ;
; db/lpm_divide_rim.tdf                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/UCL/Qbert_project/28_cubes/db/lpm_divide_rim.tdf                                                                         ;             ;
; db/sign_div_unsign_jlh.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/UCL/Qbert_project/28_cubes/db/sign_div_unsign_jlh.tdf                                                                    ;             ;
; db/alt_u_div_q6f.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/UCL/Qbert_project/28_cubes/db/alt_u_div_q6f.tdf                                                                          ;             ;
; db/add_sub_7pc.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/UCL/Qbert_project/28_cubes/db/add_sub_7pc.tdf                                                                            ;             ;
; db/add_sub_8pc.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/UCL/Qbert_project/28_cubes/db/add_sub_8pc.tdf                                                                            ;             ;
; db/lpm_divide_sim.tdf                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/UCL/Qbert_project/28_cubes/db/lpm_divide_sim.tdf                                                                         ;             ;
; db/sign_div_unsign_klh.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/UCL/Qbert_project/28_cubes/db/sign_div_unsign_klh.tdf                                                                    ;             ;
; db/alt_u_div_r6f.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/UCL/Qbert_project/28_cubes/db/alt_u_div_r6f.tdf                                                                          ;             ;
; db/lpm_divide_tim.tdf                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/UCL/Qbert_project/28_cubes/db/lpm_divide_tim.tdf                                                                         ;             ;
; db/sign_div_unsign_llh.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/UCL/Qbert_project/28_cubes/db/sign_div_unsign_llh.tdf                                                                    ;             ;
; db/alt_u_div_s6f.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/UCL/Qbert_project/28_cubes/db/alt_u_div_s6f.tdf                                                                          ;             ;
; lpm_mult.tdf                                                                                  ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf                                                                 ;             ;
; lpm_add_sub.inc                                                                               ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                                              ;             ;
; multcore.inc                                                                                  ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/multcore.inc                                                                 ;             ;
; bypassff.inc                                                                                  ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/bypassff.inc                                                                 ;             ;
; altshift.inc                                                                                  ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altshift.inc                                                                 ;             ;
; multcore.tdf                                                                                  ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/multcore.tdf                                                                 ;             ;
; csa_add.inc                                                                                   ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/csa_add.inc                                                                  ;             ;
; mpar_add.inc                                                                                  ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/mpar_add.inc                                                                 ;             ;
; muleabz.inc                                                                                   ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/muleabz.inc                                                                  ;             ;
; mul_lfrg.inc                                                                                  ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/mul_lfrg.inc                                                                 ;             ;
; mul_boothc.inc                                                                                ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/mul_boothc.inc                                                               ;             ;
; alt_ded_mult.inc                                                                              ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/alt_ded_mult.inc                                                             ;             ;
; alt_ded_mult_y.inc                                                                            ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/alt_ded_mult_y.inc                                                           ;             ;
; dffpipe.inc                                                                                   ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/dffpipe.inc                                                                  ;             ;
; mpar_add.tdf                                                                                  ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/mpar_add.tdf                                                                 ;             ;
; lpm_add_sub.tdf                                                                               ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                              ;             ;
; addcore.inc                                                                                   ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/addcore.inc                                                                  ;             ;
; look_add.inc                                                                                  ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/look_add.inc                                                                 ;             ;
; alt_stratix_add_sub.inc                                                                       ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                                      ;             ;
; db/add_sub_8fh.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/UCL/Qbert_project/28_cubes/db/add_sub_8fh.tdf                                                                            ;             ;
; db/add_sub_jgh.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/UCL/Qbert_project/28_cubes/db/add_sub_jgh.tdf                                                                            ;             ;
; altshift.tdf                                                                                  ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altshift.tdf                                                                 ;             ;
; db/add_sub_9fh.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/UCL/Qbert_project/28_cubes/db/add_sub_9fh.tdf                                                                            ;             ;
; db/add_sub_kgh.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/UCL/Qbert_project/28_cubes/db/add_sub_kgh.tdf                                                                            ;             ;
+-----------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                               ;
+---------------------------------------------+---------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                       ;
+---------------------------------------------+---------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 21,301                                                                                      ;
;                                             ;                                                                                             ;
; Total combinational functions               ; 19700                                                                                       ;
; Logic element usage by number of LUT inputs ;                                                                                             ;
;     -- 4 input functions                    ; 3835                                                                                        ;
;     -- 3 input functions                    ; 11987                                                                                       ;
;     -- <=2 input functions                  ; 3878                                                                                        ;
;                                             ;                                                                                             ;
; Logic elements by mode                      ;                                                                                             ;
;     -- normal mode                          ; 9174                                                                                        ;
;     -- arithmetic mode                      ; 10526                                                                                       ;
;                                             ;                                                                                             ;
; Total registers                             ; 6882                                                                                        ;
;     -- Dedicated logic registers            ; 6882                                                                                        ;
;     -- I/O registers                        ; 0                                                                                           ;
;                                             ;                                                                                             ;
; I/O pins                                    ; 148                                                                                         ;
; Total memory bits                           ; 179520                                                                                      ;
;                                             ;                                                                                             ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                           ;
;                                             ;                                                                                             ;
; Total PLLs                                  ; 2                                                                                           ;
;     -- PLLs                                 ; 2                                                                                           ;
;                                             ;                                                                                             ;
; Maximum fan-out node                        ; MTL_PLL:MTL_PLL_inst|altpll:altpll_component|MTL_PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 5198                                                                                        ;
; Total fan-out                               ; 84298                                                                                       ;
; Average fan-out                             ; 3.11                                                                                        ;
+---------------------------------------------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                          ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                  ; Library Name ;
+-----------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DE0_NANO                                                                                           ; 19700 (3)         ; 6882 (1)     ; 179520      ; 0            ; 0       ; 0         ; 148  ; 0            ; |DE0_NANO                                                                                                                                                                                                                                                                                                                            ; work         ;
;    |LT_SPI:Surf|                                                                                    ; 41 (41)           ; 57 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|LT_SPI:Surf                                                                                                                                                                                                                                                                                                                ; work         ;
;    |MTL_PLL:MTL_PLL_inst|                                                                           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_PLL:MTL_PLL_inst                                                                                                                                                                                                                                                                                                       ; work         ;
;       |altpll:altpll_component|                                                                     ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_PLL:MTL_PLL_inst|altpll:altpll_component                                                                                                                                                                                                                                                                               ; work         ;
;          |MTL_PLL_altpll:auto_generated|                                                            ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_PLL:MTL_PLL_inst|altpll:altpll_component|MTL_PLL_altpll:auto_generated                                                                                                                                                                                                                                                 ; work         ;
;    |RAM_PLL:RAM_PLL_inst|                                                                           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|RAM_PLL:RAM_PLL_inst                                                                                                                                                                                                                                                                                                       ; work         ;
;       |altpll:altpll_component|                                                                     ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|RAM_PLL:RAM_PLL_inst|altpll:altpll_component                                                                                                                                                                                                                                                                               ; work         ;
;          |RAM_PLL_altpll:auto_generated|                                                            ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|RAM_PLL:RAM_PLL_inst|altpll:altpll_component|RAM_PLL_altpll:auto_generated                                                                                                                                                                                                                                                 ; work         ;
;    |nios_mtl:u0|                                                                                    ; 19106 (0)         ; 6428 (0)     ; 171264      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0                                                                                                                                                                                                                                                                                                                ; nios_mtl     ;
;       |altera_reset_controller:rst_controller|                                                      ; 6 (5)             ; 16 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                         ; nios_mtl     ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                           ; 1 (1)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                          ; nios_mtl     ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                               ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                              ; nios_mtl     ;
;       |mtl_controller_avalon:nios_mtl_controller_0|                                                 ; 17518 (217)       ; 5416 (294)   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0                                                                                                                                                                                                                                                                    ; nios_mtl     ;
;          |Qbert_Map_Color:Beta|                                                                     ; 17301 (1292)      ; 5122 (171)   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta                                                                                                                                                                                                                                               ; nios_mtl     ;
;             |cube_generator:rank[0]|                                                                ; 1516 (240)        ; 668 (120)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]                                                                                                                                                                                                                        ; nios_mtl     ;
;                |Draw_Line:line06|                                                                   ; 242 (242)         ; 92 (92)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line06                                                                                                                                                                                                       ; nios_mtl     ;
;                |Draw_Line:line12|                                                                   ; 199 (199)         ; 91 (91)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line12                                                                                                                                                                                                       ; nios_mtl     ;
;                |Draw_Line:line23|                                                                   ; 205 (205)         ; 92 (92)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line23                                                                                                                                                                                                       ; nios_mtl     ;
;                |Draw_Line:line45|                                                                   ; 199 (199)         ; 91 (91)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line45                                                                                                                                                                                                       ; nios_mtl     ;
;                |Draw_Line:line50|                                                                   ; 199 (199)         ; 91 (91)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line50                                                                                                                                                                                                       ; nios_mtl     ;
;                |Draw_Line:line64|                                                                   ; 232 (232)         ; 91 (91)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line64                                                                                                                                                                                                       ; nios_mtl     ;
;             |cube_generator:rank[1]|                                                                ; 1493 (219)        ; 638 (90)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]                                                                                                                                                                                                                        ; nios_mtl     ;
;                |Draw_Line:line06|                                                                   ; 240 (240)         ; 92 (92)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06                                                                                                                                                                                                       ; nios_mtl     ;
;                |Draw_Line:line12|                                                                   ; 199 (199)         ; 91 (91)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line12                                                                                                                                                                                                       ; nios_mtl     ;
;                |Draw_Line:line23|                                                                   ; 206 (206)         ; 92 (92)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line23                                                                                                                                                                                                       ; nios_mtl     ;
;                |Draw_Line:line45|                                                                   ; 197 (197)         ; 91 (91)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line45                                                                                                                                                                                                       ; nios_mtl     ;
;                |Draw_Line:line50|                                                                   ; 199 (199)         ; 91 (91)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line50                                                                                                                                                                                                       ; nios_mtl     ;
;                |Draw_Line:line64|                                                                   ; 233 (233)         ; 91 (91)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line64                                                                                                                                                                                                       ; nios_mtl     ;
;             |cube_generator:rank[2]|                                                                ; 1493 (219)        ; 638 (90)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]                                                                                                                                                                                                                        ; nios_mtl     ;
;                |Draw_Line:line06|                                                                   ; 239 (239)         ; 92 (92)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|Draw_Line:line06                                                                                                                                                                                                       ; nios_mtl     ;
;                |Draw_Line:line12|                                                                   ; 199 (199)         ; 91 (91)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|Draw_Line:line12                                                                                                                                                                                                       ; nios_mtl     ;
;                |Draw_Line:line23|                                                                   ; 205 (205)         ; 92 (92)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|Draw_Line:line23                                                                                                                                                                                                       ; nios_mtl     ;
;                |Draw_Line:line45|                                                                   ; 199 (199)         ; 91 (91)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|Draw_Line:line45                                                                                                                                                                                                       ; nios_mtl     ;
;                |Draw_Line:line50|                                                                   ; 199 (199)         ; 91 (91)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|Draw_Line:line50                                                                                                                                                                                                       ; nios_mtl     ;
;                |Draw_Line:line64|                                                                   ; 233 (233)         ; 91 (91)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|Draw_Line:line64                                                                                                                                                                                                       ; nios_mtl     ;
;             |cube_generator:rank[3]|                                                                ; 1490 (219)        ; 638 (90)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]                                                                                                                                                                                                                        ; nios_mtl     ;
;                |Draw_Line:line06|                                                                   ; 238 (238)         ; 92 (92)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|Draw_Line:line06                                                                                                                                                                                                       ; nios_mtl     ;
;                |Draw_Line:line12|                                                                   ; 198 (198)         ; 91 (91)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|Draw_Line:line12                                                                                                                                                                                                       ; nios_mtl     ;
;                |Draw_Line:line23|                                                                   ; 205 (205)         ; 92 (92)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|Draw_Line:line23                                                                                                                                                                                                       ; nios_mtl     ;
;                |Draw_Line:line45|                                                                   ; 198 (198)         ; 91 (91)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|Draw_Line:line45                                                                                                                                                                                                       ; nios_mtl     ;
;                |Draw_Line:line50|                                                                   ; 199 (199)         ; 91 (91)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|Draw_Line:line50                                                                                                                                                                                                       ; nios_mtl     ;
;                |Draw_Line:line64|                                                                   ; 233 (233)         ; 91 (91)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|Draw_Line:line64                                                                                                                                                                                                       ; nios_mtl     ;
;             |cube_generator:rank[4]|                                                                ; 1494 (219)        ; 638 (90)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]                                                                                                                                                                                                                        ; nios_mtl     ;
;                |Draw_Line:line06|                                                                   ; 240 (240)         ; 92 (92)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|Draw_Line:line06                                                                                                                                                                                                       ; nios_mtl     ;
;                |Draw_Line:line12|                                                                   ; 199 (199)         ; 91 (91)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|Draw_Line:line12                                                                                                                                                                                                       ; nios_mtl     ;
;                |Draw_Line:line23|                                                                   ; 206 (206)         ; 92 (92)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|Draw_Line:line23                                                                                                                                                                                                       ; nios_mtl     ;
;                |Draw_Line:line45|                                                                   ; 199 (199)         ; 91 (91)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|Draw_Line:line45                                                                                                                                                                                                       ; nios_mtl     ;
;                |Draw_Line:line50|                                                                   ; 198 (198)         ; 91 (91)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|Draw_Line:line50                                                                                                                                                                                                       ; nios_mtl     ;
;                |Draw_Line:line64|                                                                   ; 233 (233)         ; 91 (91)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|Draw_Line:line64                                                                                                                                                                                                       ; nios_mtl     ;
;             |cube_generator:rank[5]|                                                                ; 1493 (219)        ; 638 (90)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]                                                                                                                                                                                                                        ; nios_mtl     ;
;                |Draw_Line:line06|                                                                   ; 240 (240)         ; 92 (92)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line06                                                                                                                                                                                                       ; nios_mtl     ;
;                |Draw_Line:line12|                                                                   ; 198 (198)         ; 91 (91)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line12                                                                                                                                                                                                       ; nios_mtl     ;
;                |Draw_Line:line23|                                                                   ; 205 (205)         ; 92 (92)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line23                                                                                                                                                                                                       ; nios_mtl     ;
;                |Draw_Line:line45|                                                                   ; 199 (199)         ; 91 (91)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line45                                                                                                                                                                                                       ; nios_mtl     ;
;                |Draw_Line:line50|                                                                   ; 199 (199)         ; 91 (91)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line50                                                                                                                                                                                                       ; nios_mtl     ;
;                |Draw_Line:line64|                                                                   ; 233 (233)         ; 91 (91)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line64                                                                                                                                                                                                       ; nios_mtl     ;
;             |cube_generator:rank[6]|                                                                ; 1494 (219)        ; 638 (90)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]                                                                                                                                                                                                                        ; nios_mtl     ;
;                |Draw_Line:line06|                                                                   ; 240 (240)         ; 92 (92)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|Draw_Line:line06                                                                                                                                                                                                       ; nios_mtl     ;
;                |Draw_Line:line12|                                                                   ; 198 (198)         ; 91 (91)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|Draw_Line:line12                                                                                                                                                                                                       ; nios_mtl     ;
;                |Draw_Line:line23|                                                                   ; 206 (206)         ; 92 (92)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|Draw_Line:line23                                                                                                                                                                                                       ; nios_mtl     ;
;                |Draw_Line:line45|                                                                   ; 198 (198)         ; 91 (91)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|Draw_Line:line45                                                                                                                                                                                                       ; nios_mtl     ;
;                |Draw_Line:line50|                                                                   ; 199 (199)         ; 91 (91)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|Draw_Line:line50                                                                                                                                                                                                       ; nios_mtl     ;
;                |Draw_Line:line64|                                                                   ; 234 (234)         ; 91 (91)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|Draw_Line:line64                                                                                                                                                                                                       ; nios_mtl     ;
;             |hitbox_top_generator:HTG_rank2[0]|                                                     ; 74 (74)           ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|hitbox_top_generator:HTG_rank2[0]                                                                                                                                                                                                             ; nios_mtl     ;
;             |hitbox_top_generator:HTG_rank2[1]|                                                     ; 30 (30)           ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|hitbox_top_generator:HTG_rank2[1]                                                                                                                                                                                                             ; nios_mtl     ;
;             |hitbox_top_generator:HTG_rank3[0]|                                                     ; 74 (74)           ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|hitbox_top_generator:HTG_rank3[0]                                                                                                                                                                                                             ; nios_mtl     ;
;             |hitbox_top_generator:HTG_rank3[1]|                                                     ; 30 (30)           ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|hitbox_top_generator:HTG_rank3[1]                                                                                                                                                                                                             ; nios_mtl     ;
;             |hitbox_top_generator:HTG_rank3[2]|                                                     ; 30 (30)           ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|hitbox_top_generator:HTG_rank3[2]                                                                                                                                                                                                             ; nios_mtl     ;
;             |hitbox_top_generator:HTG_rank4[0]|                                                     ; 74 (74)           ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|hitbox_top_generator:HTG_rank4[0]                                                                                                                                                                                                             ; nios_mtl     ;
;             |hitbox_top_generator:HTG_rank4[1]|                                                     ; 30 (30)           ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|hitbox_top_generator:HTG_rank4[1]                                                                                                                                                                                                             ; nios_mtl     ;
;             |hitbox_top_generator:HTG_rank4[2]|                                                     ; 30 (30)           ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|hitbox_top_generator:HTG_rank4[2]                                                                                                                                                                                                             ; nios_mtl     ;
;             |hitbox_top_generator:HTG_rank4[3]|                                                     ; 30 (30)           ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|hitbox_top_generator:HTG_rank4[3]                                                                                                                                                                                                             ; nios_mtl     ;
;             |hitbox_top_generator:HTG_rank5[0]|                                                     ; 74 (74)           ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|hitbox_top_generator:HTG_rank5[0]                                                                                                                                                                                                             ; nios_mtl     ;
;             |hitbox_top_generator:HTG_rank5[1]|                                                     ; 30 (30)           ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|hitbox_top_generator:HTG_rank5[1]                                                                                                                                                                                                             ; nios_mtl     ;
;             |hitbox_top_generator:HTG_rank5[2]|                                                     ; 30 (30)           ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|hitbox_top_generator:HTG_rank5[2]                                                                                                                                                                                                             ; nios_mtl     ;
;             |hitbox_top_generator:HTG_rank5[3]|                                                     ; 30 (30)           ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|hitbox_top_generator:HTG_rank5[3]                                                                                                                                                                                                             ; nios_mtl     ;
;             |hitbox_top_generator:HTG_rank5[4]|                                                     ; 30 (30)           ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|hitbox_top_generator:HTG_rank5[4]                                                                                                                                                                                                             ; nios_mtl     ;
;             |hitbox_top_generator:HTG_rank6[0]|                                                     ; 74 (74)           ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|hitbox_top_generator:HTG_rank6[0]                                                                                                                                                                                                             ; nios_mtl     ;
;             |hitbox_top_generator:HTG_rank6[1]|                                                     ; 30 (30)           ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|hitbox_top_generator:HTG_rank6[1]                                                                                                                                                                                                             ; nios_mtl     ;
;             |hitbox_top_generator:HTG_rank6[2]|                                                     ; 30 (30)           ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|hitbox_top_generator:HTG_rank6[2]                                                                                                                                                                                                             ; nios_mtl     ;
;             |hitbox_top_generator:HTG_rank6[3]|                                                     ; 30 (30)           ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|hitbox_top_generator:HTG_rank6[3]                                                                                                                                                                                                             ; nios_mtl     ;
;             |hitbox_top_generator:HTG_rank6[4]|                                                     ; 30 (30)           ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|hitbox_top_generator:HTG_rank6[4]                                                                                                                                                                                                             ; nios_mtl     ;
;             |hitbox_top_generator:HTG_rank6[5]|                                                     ; 30 (30)           ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|hitbox_top_generator:HTG_rank6[5]                                                                                                                                                                                                             ; nios_mtl     ;
;             |hitbox_top_generator:HTG_rank7[0]|                                                     ; 74 (74)           ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|hitbox_top_generator:HTG_rank7[0]                                                                                                                                                                                                             ; nios_mtl     ;
;             |hitbox_top_generator:HTG_rank7[1]|                                                     ; 30 (30)           ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|hitbox_top_generator:HTG_rank7[1]                                                                                                                                                                                                             ; nios_mtl     ;
;             |hitbox_top_generator:HTG_rank7[2]|                                                     ; 30 (30)           ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|hitbox_top_generator:HTG_rank7[2]                                                                                                                                                                                                             ; nios_mtl     ;
;             |hitbox_top_generator:HTG_rank7[3]|                                                     ; 30 (30)           ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|hitbox_top_generator:HTG_rank7[3]                                                                                                                                                                                                             ; nios_mtl     ;
;             |hitbox_top_generator:HTG_rank7[4]|                                                     ; 30 (30)           ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|hitbox_top_generator:HTG_rank7[4]                                                                                                                                                                                                             ; nios_mtl     ;
;             |hitbox_top_generator:HTG_rank7[5]|                                                     ; 30 (30)           ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|hitbox_top_generator:HTG_rank7[5]                                                                                                                                                                                                             ; nios_mtl     ;
;             |hitbox_top_generator:HTG_rank7[6]|                                                     ; 30 (30)           ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|hitbox_top_generator:HTG_rank7[6]                                                                                                                                                                                                             ; nios_mtl     ;
;             |monster_position:MP_rank1|                                                             ; 99 (99)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank1                                                                                                                                                                                                                     ; nios_mtl     ;
;             |monster_position:MP_rank2[0]|                                                          ; 98 (98)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank2[0]                                                                                                                                                                                                                  ; nios_mtl     ;
;             |monster_position:MP_rank2[1]|                                                          ; 54 (54)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank2[1]                                                                                                                                                                                                                  ; nios_mtl     ;
;             |monster_position:MP_rank3[0]|                                                          ; 98 (98)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank3[0]                                                                                                                                                                                                                  ; nios_mtl     ;
;             |monster_position:MP_rank3[1]|                                                          ; 53 (53)           ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank3[1]                                                                                                                                                                                                                  ; nios_mtl     ;
;             |monster_position:MP_rank3[2]|                                                          ; 54 (54)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank3[2]                                                                                                                                                                                                                  ; nios_mtl     ;
;             |monster_position:MP_rank4[0]|                                                          ; 98 (98)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank4[0]                                                                                                                                                                                                                  ; nios_mtl     ;
;             |monster_position:MP_rank4[1]|                                                          ; 53 (53)           ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank4[1]                                                                                                                                                                                                                  ; nios_mtl     ;
;             |monster_position:MP_rank4[2]|                                                          ; 53 (53)           ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank4[2]                                                                                                                                                                                                                  ; nios_mtl     ;
;             |monster_position:MP_rank4[3]|                                                          ; 54 (54)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank4[3]                                                                                                                                                                                                                  ; nios_mtl     ;
;             |monster_position:MP_rank5[0]|                                                          ; 98 (98)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank5[0]                                                                                                                                                                                                                  ; nios_mtl     ;
;             |monster_position:MP_rank5[1]|                                                          ; 53 (53)           ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank5[1]                                                                                                                                                                                                                  ; nios_mtl     ;
;             |monster_position:MP_rank5[2]|                                                          ; 53 (53)           ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank5[2]                                                                                                                                                                                                                  ; nios_mtl     ;
;             |monster_position:MP_rank5[3]|                                                          ; 53 (53)           ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank5[3]                                                                                                                                                                                                                  ; nios_mtl     ;
;             |monster_position:MP_rank5[4]|                                                          ; 54 (54)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank5[4]                                                                                                                                                                                                                  ; nios_mtl     ;
;             |monster_position:MP_rank6[0]|                                                          ; 98 (98)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank6[0]                                                                                                                                                                                                                  ; nios_mtl     ;
;             |monster_position:MP_rank6[1]|                                                          ; 53 (53)           ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank6[1]                                                                                                                                                                                                                  ; nios_mtl     ;
;             |monster_position:MP_rank6[2]|                                                          ; 53 (53)           ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank6[2]                                                                                                                                                                                                                  ; nios_mtl     ;
;             |monster_position:MP_rank6[3]|                                                          ; 53 (53)           ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank6[3]                                                                                                                                                                                                                  ; nios_mtl     ;
;             |monster_position:MP_rank6[4]|                                                          ; 53 (53)           ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank6[4]                                                                                                                                                                                                                  ; nios_mtl     ;
;             |monster_position:MP_rank6[5]|                                                          ; 54 (54)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank6[5]                                                                                                                                                                                                                  ; nios_mtl     ;
;             |monster_position:MP_rank7[0]|                                                          ; 98 (98)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank7[0]                                                                                                                                                                                                                  ; nios_mtl     ;
;             |monster_position:MP_rank7[1]|                                                          ; 53 (53)           ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank7[1]                                                                                                                                                                                                                  ; nios_mtl     ;
;             |monster_position:MP_rank7[2]|                                                          ; 53 (53)           ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank7[2]                                                                                                                                                                                                                  ; nios_mtl     ;
;             |monster_position:MP_rank7[3]|                                                          ; 53 (53)           ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank7[3]                                                                                                                                                                                                                  ; nios_mtl     ;
;             |monster_position:MP_rank7[4]|                                                          ; 53 (53)           ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank7[4]                                                                                                                                                                                                                  ; nios_mtl     ;
;             |monster_position:MP_rank7[5]|                                                          ; 53 (53)           ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank7[5]                                                                                                                                                                                                                  ; nios_mtl     ;
;             |monster_position:MP_rank7[6]|                                                          ; 54 (54)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank7[6]                                                                                                                                                                                                                  ; nios_mtl     ;
;             |qbert_layer:Beta|                                                                      ; 1551 (1148)       ; 233 (233)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta                                                                                                                                                                                                                              ; nios_mtl     ;
;                |lpm_divide:Div0|                                                                    ; 67 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|lpm_divide:Div0                                                                                                                                                                                                              ; work         ;
;                   |lpm_divide_rim:auto_generated|                                                   ; 67 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|lpm_divide:Div0|lpm_divide_rim:auto_generated                                                                                                                                                                                ; work         ;
;                      |sign_div_unsign_jlh:divider|                                                  ; 67 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|lpm_divide:Div0|lpm_divide_rim:auto_generated|sign_div_unsign_jlh:divider                                                                                                                                                    ; work         ;
;                         |alt_u_div_q6f:divider|                                                     ; 67 (66)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|lpm_divide:Div0|lpm_divide_rim:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_q6f:divider                                                                                                                              ; work         ;
;                            |add_sub_8pc:add_sub_1|                                                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|lpm_divide:Div0|lpm_divide_rim:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_q6f:divider|add_sub_8pc:add_sub_1                                                                                                        ; work         ;
;                |lpm_divide:Div1|                                                                    ; 63 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|lpm_divide:Div1                                                                                                                                                                                                              ; work         ;
;                   |lpm_divide_tim:auto_generated|                                                   ; 63 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|lpm_divide:Div1|lpm_divide_tim:auto_generated                                                                                                                                                                                ; work         ;
;                      |sign_div_unsign_llh:divider|                                                  ; 63 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|lpm_divide:Div1|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider                                                                                                                                                    ; work         ;
;                         |alt_u_div_s6f:divider|                                                     ; 63 (63)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|lpm_divide:Div1|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_s6f:divider                                                                                                                              ; work         ;
;                |lpm_divide:Div2|                                                                    ; 63 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|lpm_divide:Div2                                                                                                                                                                                                              ; work         ;
;                   |lpm_divide_tim:auto_generated|                                                   ; 63 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|lpm_divide:Div2|lpm_divide_tim:auto_generated                                                                                                                                                                                ; work         ;
;                      |sign_div_unsign_llh:divider|                                                  ; 63 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|lpm_divide:Div2|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider                                                                                                                                                    ; work         ;
;                         |alt_u_div_s6f:divider|                                                     ; 63 (63)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|lpm_divide:Div2|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_s6f:divider                                                                                                                              ; work         ;
;                |lpm_divide:Div3|                                                                    ; 73 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|lpm_divide:Div3                                                                                                                                                                                                              ; work         ;
;                   |lpm_divide_sim:auto_generated|                                                   ; 73 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|lpm_divide:Div3|lpm_divide_sim:auto_generated                                                                                                                                                                                ; work         ;
;                      |sign_div_unsign_klh:divider|                                                  ; 73 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|lpm_divide:Div3|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider                                                                                                                                                    ; work         ;
;                         |alt_u_div_r6f:divider|                                                     ; 73 (73)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|lpm_divide:Div3|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_r6f:divider                                                                                                                              ; work         ;
;                |lpm_divide:Div4|                                                                    ; 69 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|lpm_divide:Div4                                                                                                                                                                                                              ; work         ;
;                   |lpm_divide_rim:auto_generated|                                                   ; 69 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|lpm_divide:Div4|lpm_divide_rim:auto_generated                                                                                                                                                                                ; work         ;
;                      |sign_div_unsign_jlh:divider|                                                  ; 69 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|lpm_divide:Div4|lpm_divide_rim:auto_generated|sign_div_unsign_jlh:divider                                                                                                                                                    ; work         ;
;                         |alt_u_div_q6f:divider|                                                     ; 69 (68)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|lpm_divide:Div4|lpm_divide_rim:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_q6f:divider                                                                                                                              ; work         ;
;                            |add_sub_8pc:add_sub_1|                                                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|lpm_divide:Div4|lpm_divide_rim:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_q6f:divider|add_sub_8pc:add_sub_1                                                                                                        ; work         ;
;                |lpm_divide:Div5|                                                                    ; 68 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|lpm_divide:Div5                                                                                                                                                                                                              ; work         ;
;                   |lpm_divide_rim:auto_generated|                                                   ; 68 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|lpm_divide:Div5|lpm_divide_rim:auto_generated                                                                                                                                                                                ; work         ;
;                      |sign_div_unsign_jlh:divider|                                                  ; 68 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|lpm_divide:Div5|lpm_divide_rim:auto_generated|sign_div_unsign_jlh:divider                                                                                                                                                    ; work         ;
;                         |alt_u_div_q6f:divider|                                                     ; 68 (66)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|lpm_divide:Div5|lpm_divide_rim:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_q6f:divider                                                                                                                              ; work         ;
;                            |add_sub_8pc:add_sub_1|                                                  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|lpm_divide:Div5|lpm_divide_rim:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_q6f:divider|add_sub_8pc:add_sub_1                                                                                                        ; work         ;
;             |rank_n_generator:RNG_rank2[1]|                                                         ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank2[1]                                                                                                                                                                                                                 ; nios_mtl     ;
;             |rank_n_generator:RNG_rank3[1]|                                                         ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank3[1]                                                                                                                                                                                                                 ; nios_mtl     ;
;             |rank_n_generator:RNG_rank3[2]|                                                         ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank3[2]                                                                                                                                                                                                                 ; nios_mtl     ;
;             |rank_n_generator:RNG_rank4[1]|                                                         ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank4[1]                                                                                                                                                                                                                 ; nios_mtl     ;
;             |rank_n_generator:RNG_rank4[2]|                                                         ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank4[2]                                                                                                                                                                                                                 ; nios_mtl     ;
;             |rank_n_generator:RNG_rank4[3]|                                                         ; 27 (9)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank4[3]                                                                                                                                                                                                                 ; nios_mtl     ;
;                |lpm_mult:Mult0|                                                                     ; 18 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank4[3]|lpm_mult:Mult0                                                                                                                                                                                                  ; work         ;
;                   |multcore:mult_core|                                                              ; 18 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank4[3]|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                               ; work         ;
;                      |mpar_add:padder|                                                              ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank4[3]|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                                                                               ; work         ;
;                         |lpm_add_sub:adder[0]|                                                      ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank4[3]|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                          ; work         ;
;                            |add_sub_8fh:auto_generated|                                             ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank4[3]|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_8fh:auto_generated                                                                                                               ; work         ;
;                         |mpar_add:sub_par_add|                                                      ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank4[3]|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                          ; work         ;
;                            |lpm_add_sub:adder[0]|                                                   ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank4[3]|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                     ; work         ;
;                               |add_sub_jgh:auto_generated|                                          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank4[3]|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_jgh:auto_generated                                                                                          ; work         ;
;             |rank_n_generator:RNG_rank5[1]|                                                         ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank5[1]                                                                                                                                                                                                                 ; nios_mtl     ;
;             |rank_n_generator:RNG_rank5[2]|                                                         ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank5[2]                                                                                                                                                                                                                 ; nios_mtl     ;
;             |rank_n_generator:RNG_rank5[3]|                                                         ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank5[3]                                                                                                                                                                                                                 ; nios_mtl     ;
;             |rank_n_generator:RNG_rank5[4]|                                                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank5[4]                                                                                                                                                                                                                 ; nios_mtl     ;
;             |rank_n_generator:RNG_rank6[1]|                                                         ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank6[1]                                                                                                                                                                                                                 ; nios_mtl     ;
;             |rank_n_generator:RNG_rank6[2]|                                                         ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank6[2]                                                                                                                                                                                                                 ; nios_mtl     ;
;             |rank_n_generator:RNG_rank6[3]|                                                         ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank6[3]                                                                                                                                                                                                                 ; nios_mtl     ;
;             |rank_n_generator:RNG_rank6[4]|                                                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank6[4]                                                                                                                                                                                                                 ; nios_mtl     ;
;             |rank_n_generator:RNG_rank6[5]|                                                         ; 24 (9)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank6[5]                                                                                                                                                                                                                 ; nios_mtl     ;
;                |lpm_mult:Mult0|                                                                     ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank6[5]|lpm_mult:Mult0                                                                                                                                                                                                  ; work         ;
;                   |multcore:mult_core|                                                              ; 15 (7)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank6[5]|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                               ; work         ;
;                      |mpar_add:padder|                                                              ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank6[5]|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                                                                               ; work         ;
;                         |lpm_add_sub:adder[0]|                                                      ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank6[5]|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                          ; work         ;
;                            |add_sub_9fh:auto_generated|                                             ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank6[5]|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_9fh:auto_generated                                                                                                               ; work         ;
;                         |mpar_add:sub_par_add|                                                      ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank6[5]|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                          ; work         ;
;                            |lpm_add_sub:adder[0]|                                                   ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank6[5]|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                     ; work         ;
;                               |add_sub_kgh:auto_generated|                                          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank6[5]|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_kgh:auto_generated                                                                                          ; work         ;
;             |rank_n_generator:RNG_rank7[1]|                                                         ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank7[1]                                                                                                                                                                                                                 ; nios_mtl     ;
;             |rank_n_generator:RNG_rank7[2]|                                                         ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank7[2]                                                                                                                                                                                                                 ; nios_mtl     ;
;             |rank_n_generator:RNG_rank7[3]|                                                         ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank7[3]                                                                                                                                                                                                                 ; nios_mtl     ;
;             |rank_n_generator:RNG_rank7[4]|                                                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank7[4]                                                                                                                                                                                                                 ; nios_mtl     ;
;             |rank_n_generator:RNG_rank7[5]|                                                         ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank7[5]                                                                                                                                                                                                                 ; nios_mtl     ;
;             |rank_n_generator:RNG_rank7[6]|                                                         ; 14 (8)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank7[6]                                                                                                                                                                                                                 ; nios_mtl     ;
;                |lpm_mult:Mult0|                                                                     ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank7[6]|lpm_mult:Mult0                                                                                                                                                                                                  ; work         ;
;                   |multcore:mult_core|                                                              ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank7[6]|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                               ; work         ;
;                      |mpar_add:padder|                                                              ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank7[6]|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                                                                               ; work         ;
;                         |lpm_add_sub:adder[0]|                                                      ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank7[6]|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                          ; work         ;
;                            |add_sub_9fh:auto_generated|                                             ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank7[6]|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_9fh:auto_generated                                                                                                               ; work         ;
;                         |mpar_add:sub_par_add|                                                      ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank7[6]|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                          ; work         ;
;                            |lpm_add_sub:adder[0]|                                                   ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank7[6]|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                     ; work         ;
;                               |add_sub_kgh:auto_generated|                                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank7[6]|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_kgh:auto_generated                                                                                          ; work         ;
;             |rank_offset_generator:ROG[1]|                                                          ; 21 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[1]                                                                                                                                                                                                                  ; nios_mtl     ;
;             |rank_offset_generator:ROG[2]|                                                          ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[2]                                                                                                                                                                                                                  ; nios_mtl     ;
;             |rank_offset_generator:ROG[3]|                                                          ; 60 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[3]                                                                                                                                                                                                                  ; nios_mtl     ;
;                |lpm_mult:Mult0|                                                                     ; 21 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[3]|lpm_mult:Mult0                                                                                                                                                                                                   ; work         ;
;                   |multcore:mult_core|                                                              ; 21 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[3]|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                                ; work         ;
;                      |mpar_add:padder|                                                              ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[3]|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                                                                                ; work         ;
;                         |lpm_add_sub:adder[0]|                                                      ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[3]|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                           ; work         ;
;                            |add_sub_8fh:auto_generated|                                             ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[3]|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_8fh:auto_generated                                                                                                                ; work         ;
;                         |mpar_add:sub_par_add|                                                      ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[3]|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                           ; work         ;
;                            |lpm_add_sub:adder[0]|                                                   ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[3]|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                      ; work         ;
;                               |add_sub_jgh:auto_generated|                                          ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[3]|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_jgh:auto_generated                                                                                           ; work         ;
;                |lpm_mult:Mult1|                                                                     ; 18 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[3]|lpm_mult:Mult1                                                                                                                                                                                                   ; work         ;
;                   |multcore:mult_core|                                                              ; 18 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[3]|lpm_mult:Mult1|multcore:mult_core                                                                                                                                                                                ; work         ;
;                      |mpar_add:padder|                                                              ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[3]|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder                                                                                                                                                                ; work         ;
;                         |lpm_add_sub:adder[0]|                                                      ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[3]|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                           ; work         ;
;                            |add_sub_8fh:auto_generated|                                             ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[3]|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_8fh:auto_generated                                                                                                                ; work         ;
;                         |mpar_add:sub_par_add|                                                      ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[3]|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                           ; work         ;
;                            |lpm_add_sub:adder[0]|                                                   ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[3]|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                      ; work         ;
;                               |add_sub_jgh:auto_generated|                                          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[3]|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_jgh:auto_generated                                                                                           ; work         ;
;             |rank_offset_generator:ROG[4]|                                                          ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[4]                                                                                                                                                                                                                  ; nios_mtl     ;
;             |rank_offset_generator:ROG[5]|                                                          ; 57 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[5]                                                                                                                                                                                                                  ; nios_mtl     ;
;                |lpm_mult:Mult0|                                                                     ; 21 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[5]|lpm_mult:Mult0                                                                                                                                                                                                   ; work         ;
;                   |multcore:mult_core|                                                              ; 21 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[5]|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                                ; work         ;
;                      |mpar_add:padder|                                                              ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[5]|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                                                                                ; work         ;
;                         |lpm_add_sub:adder[0]|                                                      ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[5]|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                           ; work         ;
;                            |add_sub_9fh:auto_generated|                                             ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[5]|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_9fh:auto_generated                                                                                                                ; work         ;
;                         |mpar_add:sub_par_add|                                                      ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[5]|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                           ; work         ;
;                            |lpm_add_sub:adder[0]|                                                   ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[5]|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                      ; work         ;
;                               |add_sub_kgh:auto_generated|                                          ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[5]|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_kgh:auto_generated                                                                                           ; work         ;
;                |lpm_mult:Mult1|                                                                     ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[5]|lpm_mult:Mult1                                                                                                                                                                                                   ; work         ;
;                   |multcore:mult_core|                                                              ; 15 (7)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[5]|lpm_mult:Mult1|multcore:mult_core                                                                                                                                                                                ; work         ;
;                      |mpar_add:padder|                                                              ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[5]|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder                                                                                                                                                                ; work         ;
;                         |lpm_add_sub:adder[0]|                                                      ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[5]|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                           ; work         ;
;                            |add_sub_9fh:auto_generated|                                             ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[5]|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_9fh:auto_generated                                                                                                                ; work         ;
;                         |mpar_add:sub_par_add|                                                      ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[5]|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                           ; work         ;
;                            |lpm_add_sub:adder[0]|                                                   ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[5]|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                      ; work         ;
;                               |add_sub_kgh:auto_generated|                                          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[5]|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_kgh:auto_generated                                                                                           ; work         ;
;             |rank_offset_generator:ROG[6]|                                                          ; 33 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[6]                                                                                                                                                                                                                  ; nios_mtl     ;
;                |lpm_mult:Mult0|                                                                     ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[6]|lpm_mult:Mult0                                                                                                                                                                                                   ; work         ;
;                   |multcore:mult_core|                                                              ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[6]|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                                ; work         ;
;                      |mpar_add:padder|                                                              ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[6]|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                                                                                ; work         ;
;                         |lpm_add_sub:adder[0]|                                                      ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[6]|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                           ; work         ;
;                            |add_sub_9fh:auto_generated|                                             ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[6]|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_9fh:auto_generated                                                                                                                ; work         ;
;                         |mpar_add:sub_par_add|                                                      ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[6]|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                           ; work         ;
;                            |lpm_add_sub:adder[0]|                                                   ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[6]|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                      ; work         ;
;                               |add_sub_kgh:auto_generated|                                          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[6]|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_kgh:auto_generated                                                                                           ; work         ;
;                |lpm_mult:Mult1|                                                                     ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[6]|lpm_mult:Mult1                                                                                                                                                                                                   ; work         ;
;                   |multcore:mult_core|                                                              ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[6]|lpm_mult:Mult1|multcore:mult_core                                                                                                                                                                                ; work         ;
;                      |mpar_add:padder|                                                              ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[6]|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder                                                                                                                                                                ; work         ;
;                         |lpm_add_sub:adder[0]|                                                      ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[6]|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                           ; work         ;
;                            |add_sub_9fh:auto_generated|                                             ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[6]|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_9fh:auto_generated                                                                                                                ; work         ;
;                         |mpar_add:sub_par_add|                                                      ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[6]|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                           ; work         ;
;                            |lpm_add_sub:adder[0]|                                                   ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[6]|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                      ; work         ;
;                               |add_sub_kgh:auto_generated|                                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[6]|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_kgh:auto_generated                                                                                           ; work         ;
;             |soucoup_layer:Flying_Saucer|                                                           ; 682 (588)         ; 97 (96)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|soucoup_layer:Flying_Saucer                                                                                                                                                                                                                   ; nios_mtl     ;
;                |soucoupe_qbert:beta|                                                                ; 94 (94)           ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|soucoup_layer:Flying_Saucer|soucoupe_qbert:beta                                                                                                                                                                                               ; nios_mtl     ;
;       |nios_mtl_Button:button|                                                                      ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|nios_mtl_Button:button                                                                                                                                                                                                                                                                                         ; nios_mtl     ;
;       |nios_mtl_LEDS:leds|                                                                          ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|nios_mtl_LEDS:leds                                                                                                                                                                                                                                                                                             ; nios_mtl     ;
;       |nios_mtl_Switch:switch|                                                                      ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|nios_mtl_Switch:switch                                                                                                                                                                                                                                                                                         ; nios_mtl     ;
;       |nios_mtl_cpu:cpu|                                                                            ; 967 (0)           ; 577 (0)      ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|nios_mtl_cpu:cpu                                                                                                                                                                                                                                                                                               ; nios_mtl     ;
;          |nios_mtl_cpu_cpu:cpu|                                                                     ; 967 (678)         ; 577 (308)    ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu                                                                                                                                                                                                                                                                          ; nios_mtl     ;
;             |nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|                             ; 289 (35)          ; 269 (80)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci                                                                                                                                                                                                                ; nios_mtl     ;
;                |nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|      ; 91 (0)            ; 96 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper                                                                                                                                  ; nios_mtl     ;
;                   |nios_mtl_cpu_cpu_debug_slave_sysclk:the_nios_mtl_cpu_cpu_debug_slave_sysclk|     ; 6 (6)             ; 49 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_sysclk:the_nios_mtl_cpu_cpu_debug_slave_sysclk                                                      ; nios_mtl     ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_sysclk:the_nios_mtl_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_sysclk:the_nios_mtl_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; work         ;
;                   |nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|           ; 81 (81)           ; 47 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck                                                            ; nios_mtl     ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; work         ;
;                   |sld_virtual_jtag_basic:nios_mtl_cpu_cpu_debug_slave_phy|                         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_mtl_cpu_cpu_debug_slave_phy                                                                          ; work         ;
;                |nios_mtl_cpu_cpu_nios2_avalon_reg:the_nios_mtl_cpu_cpu_nios2_avalon_reg|            ; 9 (9)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_avalon_reg:the_nios_mtl_cpu_cpu_nios2_avalon_reg                                                                                                                                        ; nios_mtl     ;
;                |nios_mtl_cpu_cpu_nios2_oci_break:the_nios_mtl_cpu_cpu_nios2_oci_break|              ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_break:the_nios_mtl_cpu_cpu_nios2_oci_break                                                                                                                                          ; nios_mtl     ;
;                |nios_mtl_cpu_cpu_nios2_oci_debug:the_nios_mtl_cpu_cpu_nios2_oci_debug|              ; 8 (8)             ; 8 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_debug:the_nios_mtl_cpu_cpu_nios2_oci_debug                                                                                                                                          ; nios_mtl     ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                             ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_debug:the_nios_mtl_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                      ; work         ;
;                |nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem|                    ; 114 (114)         ; 49 (49)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem                                                                                                                                                ; nios_mtl     ;
;                   |nios_mtl_cpu_cpu_ociram_sp_ram_module:nios_mtl_cpu_cpu_ociram_sp_ram|            ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem|nios_mtl_cpu_cpu_ociram_sp_ram_module:nios_mtl_cpu_cpu_ociram_sp_ram                                                                           ; nios_mtl     ;
;                      |altsyncram:the_altsyncram|                                                    ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem|nios_mtl_cpu_cpu_ociram_sp_ram_module:nios_mtl_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; work         ;
;                         |altsyncram_4a31:auto_generated|                                            ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem|nios_mtl_cpu_cpu_ociram_sp_ram_module:nios_mtl_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated                  ; work         ;
;             |nios_mtl_cpu_cpu_register_bank_a_module:nios_mtl_cpu_cpu_register_bank_a|              ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_register_bank_a_module:nios_mtl_cpu_cpu_register_bank_a                                                                                                                                                                                                 ; nios_mtl     ;
;                |altsyncram:the_altsyncram|                                                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_register_bank_a_module:nios_mtl_cpu_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                       ; work         ;
;                   |altsyncram_6mc1:auto_generated|                                                  ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_register_bank_a_module:nios_mtl_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                        ; work         ;
;             |nios_mtl_cpu_cpu_register_bank_b_module:nios_mtl_cpu_cpu_register_bank_b|              ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_register_bank_b_module:nios_mtl_cpu_cpu_register_bank_b                                                                                                                                                                                                 ; nios_mtl     ;
;                |altsyncram:the_altsyncram|                                                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_register_bank_b_module:nios_mtl_cpu_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                       ; work         ;
;                   |altsyncram_6mc1:auto_generated|                                                  ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_register_bank_b_module:nios_mtl_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                        ; work         ;
;       |nios_mtl_jtag_uart_0:jtag_uart_0|                                                            ; 141 (37)          ; 113 (13)     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                               ; nios_mtl     ;
;          |alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|                                 ; 53 (53)           ; 60 (60)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                      ; work         ;
;          |nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|                          ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r                                                                                                                                                                                                               ; nios_mtl     ;
;             |scfifo:rfifo|                                                                          ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                  ; work         ;
;                |scfifo_jr21:auto_generated|                                                         ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                       ; work         ;
;                   |a_dpfifo_q131:dpfifo|                                                            ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo                                                                                                                                                  ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                      ; 14 (8)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                          ; work         ;
;                         |cntr_do7:count_usedw|                                                      ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                     ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                        ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                            ; work         ;
;                      |cntr_1ob:wr_ptr|                                                              ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr                                                                                                                                  ; work         ;
;                      |dpram_nl21:FIFOram|                                                           ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram                                                                                                                               ; work         ;
;                         |altsyncram_r1m1:altsyncram1|                                               ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1                                                                                                   ; work         ;
;          |nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|                          ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w                                                                                                                                                                                                               ; nios_mtl     ;
;             |scfifo:wfifo|                                                                          ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                  ; work         ;
;                |scfifo_jr21:auto_generated|                                                         ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                       ; work         ;
;                   |a_dpfifo_q131:dpfifo|                                                            ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo                                                                                                                                                  ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                      ; 13 (7)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                          ; work         ;
;                         |cntr_do7:count_usedw|                                                      ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                     ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                        ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                            ; work         ;
;                      |cntr_1ob:wr_ptr|                                                              ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr                                                                                                                                  ; work         ;
;                      |dpram_nl21:FIFOram|                                                           ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram                                                                                                                               ; work         ;
;                         |altsyncram_r1m1:altsyncram1|                                               ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1                                                                                                   ; work         ;
;       |nios_mtl_mm_interconnect_0:mm_interconnect_0|                                                ; 326 (0)           ; 173 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                   ; nios_mtl     ;
;          |altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo                                                                                                                                                                                                                    ; nios_mtl     ;
;          |altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|                                 ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                          ; nios_mtl     ;
;          |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                       ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                ; nios_mtl     ;
;          |altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|                                             ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo                                                                                                                                                                                                                      ; nios_mtl     ;
;          |altera_avalon_sc_fifo:nios_mtl_controller_0_avalon_agent_rsp_fifo|                        ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_mtl_controller_0_avalon_agent_rsp_fifo                                                                                                                                                                                                 ; nios_mtl     ;
;          |altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|                                       ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo                                                                                                                                                                                                                ; nios_mtl     ;
;          |altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo                                                                                                                                                                                                                    ; nios_mtl     ;
;          |altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                                                                                   ; nios_mtl     ;
;          |altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|                                  ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo                                                                                                                                                                                                           ; nios_mtl     ;
;          |altera_merlin_master_agent:cpu_data_master_agent|                                         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent                                                                                                                                                                                                                  ; nios_mtl     ;
;          |altera_merlin_master_translator:cpu_data_master_translator|                               ; 8 (8)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator                                                                                                                                                                                                        ; nios_mtl     ;
;          |altera_merlin_master_translator:cpu_instruction_master_translator|                        ; 5 (5)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator                                                                                                                                                                                                 ; nios_mtl     ;
;          |altera_merlin_slave_agent:cpu_debug_mem_slave_agent|                                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent                                                                                                                                                                                                               ; nios_mtl     ;
;          |altera_merlin_slave_agent:nios_mtl_controller_0_avalon_agent|                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_mtl_controller_0_avalon_agent                                                                                                                                                                                                      ; nios_mtl     ;
;          |altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|                               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                                                                                                        ; nios_mtl     ;
;          |altera_merlin_slave_agent:timer_timestamp_s1_agent|                                       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_timestamp_s1_agent                                                                                                                                                                                                                ; nios_mtl     ;
;          |altera_merlin_slave_translator:button_s1_translator|                                      ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator                                                                                                                                                                                                               ; nios_mtl     ;
;          |altera_merlin_slave_translator:cpu_debug_mem_slave_translator|                            ; 1 (1)             ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator                                                                                                                                                                                                     ; nios_mtl     ;
;          |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                  ; 9 (9)             ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                           ; nios_mtl     ;
;          |altera_merlin_slave_translator:leds_s1_translator|                                        ; 5 (5)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator                                                                                                                                                                                                                 ; nios_mtl     ;
;          |altera_merlin_slave_translator:nios_mtl_controller_0_avalon_translator|                   ; 4 (4)             ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_mtl_controller_0_avalon_translator                                                                                                                                                                                            ; nios_mtl     ;
;          |altera_merlin_slave_translator:onchip_mem_s1_translator|                                  ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator                                                                                                                                                                                                           ; nios_mtl     ;
;          |altera_merlin_slave_translator:switch_s1_translator|                                      ; 5 (5)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator                                                                                                                                                                                                               ; nios_mtl     ;
;          |altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|                     ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                                                                                              ; nios_mtl     ;
;          |altera_merlin_slave_translator:timer_timestamp_s1_translator|                             ; 6 (6)             ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_timestamp_s1_translator                                                                                                                                                                                                      ; nios_mtl     ;
;          |nios_mtl_mm_interconnect_0_cmd_demux:cmd_demux|                                           ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                    ; nios_mtl     ;
;          |nios_mtl_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                            ; nios_mtl     ;
;          |nios_mtl_mm_interconnect_0_cmd_demux_001:rsp_demux_003|                                   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_cmd_demux_001:rsp_demux_003                                                                                                                                                                                                            ; nios_mtl     ;
;          |nios_mtl_mm_interconnect_0_cmd_demux_001:rsp_demux_004|                                   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_cmd_demux_001:rsp_demux_004                                                                                                                                                                                                            ; nios_mtl     ;
;          |nios_mtl_mm_interconnect_0_cmd_mux_003:cmd_mux_003|                                       ; 55 (51)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_cmd_mux_003:cmd_mux_003                                                                                                                                                                                                                ; nios_mtl     ;
;             |altera_merlin_arbitrator:arb|                                                          ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                   ; nios_mtl     ;
;          |nios_mtl_mm_interconnect_0_cmd_mux_003:cmd_mux_004|                                       ; 58 (54)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_cmd_mux_003:cmd_mux_004                                                                                                                                                                                                                ; nios_mtl     ;
;             |altera_merlin_arbitrator:arb|                                                          ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                   ; nios_mtl     ;
;          |nios_mtl_mm_interconnect_0_router:router|                                                 ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_router:router                                                                                                                                                                                                                          ; nios_mtl     ;
;          |nios_mtl_mm_interconnect_0_router_001:router_001|                                         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                  ; nios_mtl     ;
;          |nios_mtl_mm_interconnect_0_rsp_mux:rsp_mux|                                               ; 68 (68)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                        ; nios_mtl     ;
;          |nios_mtl_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                       ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                ; nios_mtl     ;
;       |nios_mtl_onchip_mem:onchip_mem|                                                              ; 1 (1)             ; 0 (0)        ; 160000      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem                                                                                                                                                                                                                                                                                 ; nios_mtl     ;
;          |altsyncram:the_altsyncram|                                                                ; 0 (0)             ; 0 (0)        ; 160000      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram                                                                                                                                                                                                                                                       ; work         ;
;             |altsyncram_9lc1:auto_generated|                                                        ; 0 (0)             ; 0 (0)        ; 160000      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated                                                                                                                                                                                                                        ; work         ;
;       |nios_mtl_timer_timestamp:timer_timestamp|                                                    ; 132 (132)         ; 120 (120)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|nios_mtl:u0|nios_mtl_timer_timestamp:timer_timestamp                                                                                                                                                                                                                                                                       ; nios_mtl     ;
;    |reset_delay:reset_delay_inst|                                                                   ; 32 (32)           ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|reset_delay:reset_delay_inst                                                                                                                                                                                                                                                                                               ; work         ;
;    |sdram_control:sdram_control_inst|                                                               ; 375 (177)         ; 286 (110)    ; 8256        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst                                                                                                                                                                                                                                                                                           ; work         ;
;       |Sdram_RD_FIFO:u_read1_fifo|                                                                  ; 31 (0)            ; 31 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo                                                                                                                                                                                                                                                                ; work         ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                                        ; 31 (0)            ; 31 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                                                                                              ; work         ;
;             |dcfifo_hgj1:auto_generated|                                                            ; 31 (3)            ; 31 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated                                                                                                                                                                                   ; work         ;
;                |a_gray2bin_7ib:wrptr_g_gray2bin|                                                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin                                                                                                                                                   ; work         ;
;                |a_graycounter_1lc:wrptr_g1p|                                                        ; 21 (21)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p                                                                                                                                                       ; work         ;
;                |cmpr_o76:wrfull_eq_comp|                                                            ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|cmpr_o76:wrfull_eq_comp                                                                                                                                                           ; work         ;
;                |cntr_54e:cntr_b|                                                                    ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|cntr_54e:cntr_b                                                                                                                                                                   ; work         ;
;                |dffpipe_3dc:wraclr|                                                                 ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr                                                                                                                                                                ; work         ;
;                |dffpipe_re9:ws_bwp|                                                                 ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp                                                                                                                                                                ; work         ;
;       |Sdram_WR_FIFO:u_write1_fifo|                                                                 ; 42 (0)            ; 33 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo                                                                                                                                                                                                                                                               ; work         ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                                        ; 42 (0)            ; 33 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                                                                                             ; work         ;
;             |dcfifo_pej1:auto_generated|                                                            ; 42 (13)           ; 33 (10)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated                                                                                                                                                                                  ; work         ;
;                |a_gray2bin_ugb:rdptr_g_gray2bin|                                                    ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_gray2bin_ugb:rdptr_g_gray2bin                                                                                                                                                  ; work         ;
;                |a_graycounter_s57:rdptr_g1p|                                                        ; 16 (16)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p                                                                                                                                                      ; work         ;
;                |altsyncram_rj31:fifo_ram|                                                           ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram                                                                                                                                                         ; work         ;
;                |cmpr_f66:rdempty_eq_comp|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|cmpr_f66:rdempty_eq_comp                                                                                                                                                         ; work         ;
;                |cntr_54e:cntr_b|                                                                    ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|cntr_54e:cntr_b                                                                                                                                                                  ; work         ;
;                |dffpipe_oe9:rs_brp|                                                                 ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp                                                                                                                                                               ; work         ;
;       |Sdram_WR_FIFO:u_write2_fifo|                                                                 ; 0 (0)             ; 0 (0)        ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo                                                                                                                                                                                                                                                               ; work         ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                                        ; 0 (0)             ; 0 (0)        ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                                                                                             ; work         ;
;             |dcfifo_pej1:auto_generated|                                                            ; 0 (0)             ; 0 (0)        ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated                                                                                                                                                                                  ; work         ;
;                |altsyncram_rj31:fifo_ram|                                                           ; 0 (0)             ; 0 (0)        ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram                                                                                                                                                         ; work         ;
;       |command:u_command|                                                                           ; 61 (61)           ; 49 (49)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|command:u_command                                                                                                                                                                                                                                                                         ; work         ;
;       |control_interface:u_control_interface|                                                       ; 64 (64)           ; 63 (63)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|control_interface:u_control_interface                                                                                                                                                                                                                                                     ; work         ;
;    |sld_hub:auto_hub|                                                                               ; 143 (1)           ; 83 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                           ; altera_sld   ;
;       |alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric| ; 142 (0)           ; 83 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                                                                                                                                                                                               ; alt_sld_fab  ;
;          |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                      ; 142 (1)           ; 83 (6)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                           ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                           ; 141 (0)           ; 77 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                               ; alt_sld_fab  ;
;                |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                       ; 141 (100)         ; 77 (49)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                  ; work         ;
;                   |sld_rom_sr:hub_info_reg|                                                         ; 23 (23)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                          ; work         ;
;                   |sld_shadow_jsm:shadow_jsm|                                                       ; 18 (18)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                        ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------------+
; Name                                                                                                                                                                                                                                                                                                                 ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------------+
; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem|nios_mtl_cpu_cpu_ociram_sp_ram_module:nios_mtl_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192   ; None                    ;
; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_register_bank_a_module:nios_mtl_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                    ;
; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_register_bank_b_module:nios_mtl_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                    ;
; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM                                                                                  ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                    ;
; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM                                                                                  ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                    ;
; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                       ; AUTO ; Single Port      ; 5000         ; 32           ; --           ; --           ; 160000 ; nios_mtl_onchip_mem.hex ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ALTSYNCRAM                                                                                                                                        ; AUTO ; Simple Dual Port ; 256          ; 32           ; 512          ; 16           ; 8192   ; None                    ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ALTSYNCRAM                                                                                                                                        ; AUTO ; Simple Dual Port ; 256          ; 32           ; 512          ; 16           ; 8192   ; None                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                 ;
+--------+---------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                    ; IP Include File               ;
+--------+---------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
; Altera ; ALTPLL                          ; 13.1    ; N/A          ; N/A          ; |DE0_NANO|MTL_PLL:MTL_PLL_inst                                                                                                                                                                                     ; MTL_PLL.v                     ;
; Altera ; ALTPLL                          ; 13.1    ; N/A          ; N/A          ; |DE0_NANO|RAM_PLL:RAM_PLL_inst                                                                                                                                                                                     ; RAM_PLL.v                     ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                                                                             ;                               ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                         ;                               ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit               ;                               ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric             ;                               ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter               ;                               ;
; Altera ; FIFO                            ; 13.1    ; N/A          ; N/A          ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo                                                                                                                                              ; sdram_control/Sdram_RD_FIFO.v ;
; Altera ; FIFO                            ; 13.1    ; N/A          ; N/A          ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo                                                                                                                                              ; sdram_control/Sdram_RD_FIFO.v ;
; Altera ; FIFO                            ; 13.1    ; N/A          ; N/A          ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo                                                                                                                                             ; sdram_control/Sdram_WR_FIFO.v ;
; Altera ; FIFO                            ; 13.1    ; N/A          ; N/A          ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo                                                                                                                                             ; sdram_control/Sdram_WR_FIFO.v ;
; N/A    ; Qsys                            ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0                                                                                                                                                                                              ; nios_mtl.qsys                 ;
; Altera ; altera_avalon_pio               ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_Button:button                                                                                                                                                                       ; nios_mtl.qsys                 ;
; Altera ; altera_nios2_gen2               ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_cpu:cpu                                                                                                                                                                             ; nios_mtl.qsys                 ;
; Altera ; altera_nios2_gen2_unit          ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu                                                                                                                                                        ; nios_mtl.qsys                 ;
; Altera ; altera_irq_mapper               ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_irq_mapper:irq_mapper                                                                                                                                                               ; nios_mtl.qsys                 ;
; Altera ; altera_avalon_jtag_uart         ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0                                                                                                                                                             ; nios_mtl.qsys                 ;
; Altera ; altera_avalon_pio               ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_LEDS:leds                                                                                                                                                                           ; nios_mtl.qsys                 ;
; Altera ; altera_mm_interconnect          ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0                                                                                                                                                 ; nios_mtl.qsys                 ;
; Altera ; altera_avalon_st_adapter        ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                  ; nios_mtl.qsys                 ;
; Altera ; error_adapter                   ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|nios_mtl_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0     ; nios_mtl.qsys                 ;
; Altera ; altera_avalon_st_adapter        ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                              ; nios_mtl.qsys                 ;
; Altera ; error_adapter                   ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|nios_mtl_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; nios_mtl.qsys                 ;
; Altera ; altera_avalon_st_adapter        ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                              ; nios_mtl.qsys                 ;
; Altera ; error_adapter                   ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|nios_mtl_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; nios_mtl.qsys                 ;
; Altera ; altera_avalon_st_adapter        ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                              ; nios_mtl.qsys                 ;
; Altera ; error_adapter                   ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|nios_mtl_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; nios_mtl.qsys                 ;
; Altera ; altera_avalon_st_adapter        ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                              ; nios_mtl.qsys                 ;
; Altera ; error_adapter                   ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|nios_mtl_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; nios_mtl.qsys                 ;
; Altera ; altera_avalon_st_adapter        ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                              ; nios_mtl.qsys                 ;
; Altera ; error_adapter                   ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|nios_mtl_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; nios_mtl.qsys                 ;
; Altera ; altera_avalon_st_adapter        ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006                                                                              ; nios_mtl.qsys                 ;
; Altera ; error_adapter                   ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006|nios_mtl_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; nios_mtl.qsys                 ;
; Altera ; altera_avalon_st_adapter        ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007                                                                              ; nios_mtl.qsys                 ;
; Altera ; error_adapter                   ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007|nios_mtl_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; nios_mtl.qsys                 ;
; Altera ; altera_avalon_st_adapter        ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008                                                                              ; nios_mtl.qsys                 ;
; Altera ; error_adapter                   ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008|nios_mtl_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; nios_mtl.qsys                 ;
; Altera ; altera_merlin_slave_agent       ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_s1_agent                                                                                                       ; nios_mtl.qsys                 ;
; Altera ; altera_avalon_sc_fifo           ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo                                                                                                  ; nios_mtl.qsys                 ;
; Altera ; altera_merlin_slave_translator  ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator                                                                                             ; nios_mtl.qsys                 ;
; Altera ; altera_merlin_demultiplexer     ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                  ; nios_mtl.qsys                 ;
; Altera ; altera_merlin_demultiplexer     ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                          ; nios_mtl.qsys                 ;
; Altera ; altera_merlin_multiplexer       ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                      ; nios_mtl.qsys                 ;
; Altera ; altera_merlin_multiplexer       ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                  ; nios_mtl.qsys                 ;
; Altera ; altera_merlin_multiplexer       ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                  ; nios_mtl.qsys                 ;
; Altera ; altera_merlin_multiplexer       ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_cmd_mux_003:cmd_mux_003                                                                                              ; nios_mtl.qsys                 ;
; Altera ; altera_merlin_multiplexer       ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_cmd_mux_003:cmd_mux_004                                                                                              ; nios_mtl.qsys                 ;
; Altera ; altera_merlin_multiplexer       ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                  ; nios_mtl.qsys                 ;
; Altera ; altera_merlin_multiplexer       ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                  ; nios_mtl.qsys                 ;
; Altera ; altera_merlin_multiplexer       ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                  ; nios_mtl.qsys                 ;
; Altera ; altera_merlin_multiplexer       ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_cmd_mux:cmd_mux_008                                                                                                  ; nios_mtl.qsys                 ;
; Altera ; altera_merlin_master_agent      ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent                                                                                                ; nios_mtl.qsys                 ;
; Altera ; altera_merlin_master_translator ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator                                                                                      ; nios_mtl.qsys                 ;
; Altera ; altera_merlin_slave_agent       ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent                                                                                             ; nios_mtl.qsys                 ;
; Altera ; altera_avalon_sc_fifo           ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo                                                                                        ; nios_mtl.qsys                 ;
; Altera ; altera_merlin_slave_translator  ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator                                                                                   ; nios_mtl.qsys                 ;
; Altera ; altera_merlin_master_agent      ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent                                                                                         ; nios_mtl.qsys                 ;
; Altera ; altera_merlin_master_translator ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator                                                                               ; nios_mtl.qsys                 ;
; Altera ; altera_merlin_slave_agent       ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent                                                                                   ; nios_mtl.qsys                 ;
; Altera ; altera_avalon_sc_fifo           ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                              ; nios_mtl.qsys                 ;
; Altera ; altera_merlin_slave_translator  ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                         ; nios_mtl.qsys                 ;
; Altera ; altera_merlin_slave_agent       ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent                                                                                                         ; nios_mtl.qsys                 ;
; Altera ; altera_avalon_sc_fifo           ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo                                                                                                    ; nios_mtl.qsys                 ;
; Altera ; altera_merlin_slave_translator  ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator                                                                                               ; nios_mtl.qsys                 ;
; Altera ; altera_merlin_slave_agent       ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_mtl_controller_0_avalon_agent                                                                                    ; nios_mtl.qsys                 ;
; Altera ; altera_avalon_sc_fifo           ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_mtl_controller_0_avalon_agent_rsp_fifo                                                                               ; nios_mtl.qsys                 ;
; Altera ; altera_merlin_slave_translator  ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_mtl_controller_0_avalon_translator                                                                          ; nios_mtl.qsys                 ;
; Altera ; altera_merlin_slave_agent       ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent                                                                                                   ; nios_mtl.qsys                 ;
; Altera ; altera_avalon_sc_fifo           ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo                                                                                              ; nios_mtl.qsys                 ;
; Altera ; altera_merlin_slave_translator  ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator                                                                                         ; nios_mtl.qsys                 ;
; Altera ; altera_merlin_router            ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_router:router                                                                                                        ; nios_mtl.qsys                 ;
; Altera ; altera_merlin_router            ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_router_001:router_001                                                                                                ; nios_mtl.qsys                 ;
; Altera ; altera_merlin_router            ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_router_002:router_002                                                                                                ; nios_mtl.qsys                 ;
; Altera ; altera_merlin_router            ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_router_002:router_003                                                                                                ; nios_mtl.qsys                 ;
; Altera ; altera_merlin_router            ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_router_002:router_004                                                                                                ; nios_mtl.qsys                 ;
; Altera ; altera_merlin_router            ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_router_005:router_005                                                                                                ; nios_mtl.qsys                 ;
; Altera ; altera_merlin_router            ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_router_005:router_006                                                                                                ; nios_mtl.qsys                 ;
; Altera ; altera_merlin_router            ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_router_002:router_007                                                                                                ; nios_mtl.qsys                 ;
; Altera ; altera_merlin_router            ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_router_002:router_008                                                                                                ; nios_mtl.qsys                 ;
; Altera ; altera_merlin_router            ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_router_002:router_009                                                                                                ; nios_mtl.qsys                 ;
; Altera ; altera_merlin_router            ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_router_002:router_010                                                                                                ; nios_mtl.qsys                 ;
; Altera ; altera_merlin_demultiplexer     ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                  ; nios_mtl.qsys                 ;
; Altera ; altera_merlin_demultiplexer     ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                              ; nios_mtl.qsys                 ;
; Altera ; altera_merlin_demultiplexer     ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                              ; nios_mtl.qsys                 ;
; Altera ; altera_merlin_demultiplexer     ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_cmd_demux_001:rsp_demux_003                                                                                          ; nios_mtl.qsys                 ;
; Altera ; altera_merlin_demultiplexer     ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_cmd_demux_001:rsp_demux_004                                                                                          ; nios_mtl.qsys                 ;
; Altera ; altera_merlin_demultiplexer     ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_rsp_demux:rsp_demux_005                                                                                              ; nios_mtl.qsys                 ;
; Altera ; altera_merlin_demultiplexer     ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_rsp_demux:rsp_demux_006                                                                                              ; nios_mtl.qsys                 ;
; Altera ; altera_merlin_demultiplexer     ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_rsp_demux:rsp_demux_007                                                                                              ; nios_mtl.qsys                 ;
; Altera ; altera_merlin_demultiplexer     ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_rsp_demux:rsp_demux_008                                                                                              ; nios_mtl.qsys                 ;
; Altera ; altera_merlin_multiplexer       ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                      ; nios_mtl.qsys                 ;
; Altera ; altera_merlin_multiplexer       ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                              ; nios_mtl.qsys                 ;
; Altera ; altera_merlin_slave_agent       ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switch_s1_agent                                                                                                       ; nios_mtl.qsys                 ;
; Altera ; altera_avalon_sc_fifo           ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo                                                                                                  ; nios_mtl.qsys                 ;
; Altera ; altera_merlin_slave_translator  ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator                                                                                             ; nios_mtl.qsys                 ;
; Altera ; altera_merlin_slave_agent       ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                      ; nios_mtl.qsys                 ;
; Altera ; altera_avalon_sc_fifo           ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                 ; nios_mtl.qsys                 ;
; Altera ; altera_merlin_slave_translator  ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                            ; nios_mtl.qsys                 ;
; Altera ; altera_merlin_slave_agent       ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_timestamp_s1_agent                                                                                              ; nios_mtl.qsys                 ;
; Altera ; altera_avalon_sc_fifo           ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo                                                                                         ; nios_mtl.qsys                 ;
; Altera ; altera_merlin_slave_translator  ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_timestamp_s1_translator                                                                                    ; nios_mtl.qsys                 ;
; Altera ; altera_avalon_onchip_memory2    ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem                                                                                                                                                               ; nios_mtl.qsys                 ;
; Altera ; altera_reset_controller         ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|altera_reset_controller:rst_controller                                                                                                                                                       ; nios_mtl.qsys                 ;
; Altera ; altera_avalon_pio               ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_Switch:switch                                                                                                                                                                       ; nios_mtl.qsys                 ;
; Altera ; altera_avalon_sysid_qsys        ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_sysid_qsys_0:sysid_qsys_0                                                                                                                                                           ; nios_mtl.qsys                 ;
; Altera ; altera_avalon_timer             ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_timer_timestamp:timer_timestamp                                                                                                                                                     ; nios_mtl.qsys                 ;
+--------+---------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|soucoup_layer:Flying_Saucer|souc_state ;
+------------------+------------------+----------------+----------------------------------------------------------------------------------------+
; Name             ; souc_state.BEGIN ; souc_state.END ; souc_state.MOVE                                                                        ;
+------------------+------------------+----------------+----------------------------------------------------------------------------------------+
; souc_state.BEGIN ; 0                ; 0              ; 0                                                                                      ;
; souc_state.MOVE  ; 1                ; 0              ; 1                                                                                      ;
; souc_state.END   ; 1                ; 1              ; 0                                                                                      ;
+------------------+------------------+----------------+----------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|soucoup_layer:Flying_Saucer|game_state ;
+--------------------+-------------------+--------------------+---------------------------------------------------------------------------------+
; Name               ; game_state.RESUME ; game_state.RESTART ; game_state.PAUSE                                                                ;
+--------------------+-------------------+--------------------+---------------------------------------------------------------------------------+
; game_state.RESUME  ; 0                 ; 0                  ; 0                                                                               ;
; game_state.PAUSE   ; 1                 ; 0                  ; 1                                                                               ;
; game_state.RESTART ; 1                 ; 1                  ; 0                                                                               ;
+--------------------+-------------------+--------------------+---------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|saucer_anim ;
+----------------+----------------+----------------+----------------------------------------------------------------------------------+
; Name           ; saucer_anim.00 ; saucer_anim.10 ; saucer_anim.01                                                                   ;
+----------------+----------------+----------------+----------------------------------------------------------------------------------+
; saucer_anim.00 ; 0              ; 0              ; 0                                                                                ;
; saucer_anim.01 ; 1              ; 0              ; 1                                                                                ;
; saucer_anim.10 ; 1              ; 1              ; 0                                                                                ;
+----------------+----------------+----------------+----------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state ;
+--------------------+--------------------+------------------+------------------+-------------------+---------------------------------+
; Name               ; qbert_state.SAUCER ; qbert_state.IDLE ; qbert_state.JUMP ; qbert_state.START ; qbert_state.KO                  ;
+--------------------+--------------------+------------------+------------------+-------------------+---------------------------------+
; qbert_state.START  ; 0                  ; 0                ; 0                ; 0                 ; 0                               ;
; qbert_state.JUMP   ; 0                  ; 0                ; 1                ; 1                 ; 0                               ;
; qbert_state.IDLE   ; 0                  ; 1                ; 0                ; 1                 ; 0                               ;
; qbert_state.SAUCER ; 1                  ; 0                ; 0                ; 1                 ; 0                               ;
; qbert_state.KO     ; 0                  ; 0                ; 0                ; 1                 ; 1                               ;
+--------------------+--------------------+------------------+------------------+-------------------+---------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|game_state ;
+--------------------+-------------------+--------------------+----------------------------------------------------------------------+
; Name               ; game_state.RESUME ; game_state.RESTART ; game_state.PAUSE                                                     ;
+--------------------+-------------------+--------------------+----------------------------------------------------------------------+
; game_state.RESUME  ; 0                 ; 0                  ; 0                                                                    ;
; game_state.PAUSE   ; 1                 ; 0                  ; 1                                                                    ;
; game_state.RESTART ; 1                 ; 1                  ; 0                                                                    ;
+--------------------+-------------------+--------------------+----------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_NANO|nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                         ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                  ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                  ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                  ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                  ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                  ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                  ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_NANO|LT_SPI:Surf|SPI_state                                                                                                                                                                                    ;
+---------------------+-----------------+---------------------+---------------------+---------------------+------------------+---------------------+---------------------+---------------------+------------------+------------------+
; Name                ; SPI_state.S_End ; SPI_state.S_Data_11 ; SPI_state.S_Data_01 ; SPI_state.S_Data_00 ; SPI_state.S_Data ; SPI_state.S_Addr_11 ; SPI_state.S_Addr_01 ; SPI_state.S_Addr_00 ; SPI_state.S_Addr ; SPI_state.S_Wait ;
+---------------------+-----------------+---------------------+---------------------+---------------------+------------------+---------------------+---------------------+---------------------+------------------+------------------+
; SPI_state.S_Wait    ; 0               ; 0                   ; 0                   ; 0                   ; 0                ; 0                   ; 0                   ; 0                   ; 0                ; 0                ;
; SPI_state.S_Addr    ; 0               ; 0                   ; 0                   ; 0                   ; 0                ; 0                   ; 0                   ; 0                   ; 1                ; 1                ;
; SPI_state.S_Addr_00 ; 0               ; 0                   ; 0                   ; 0                   ; 0                ; 0                   ; 0                   ; 1                   ; 0                ; 1                ;
; SPI_state.S_Addr_01 ; 0               ; 0                   ; 0                   ; 0                   ; 0                ; 0                   ; 1                   ; 0                   ; 0                ; 1                ;
; SPI_state.S_Addr_11 ; 0               ; 0                   ; 0                   ; 0                   ; 0                ; 1                   ; 0                   ; 0                   ; 0                ; 1                ;
; SPI_state.S_Data    ; 0               ; 0                   ; 0                   ; 0                   ; 1                ; 0                   ; 0                   ; 0                   ; 0                ; 1                ;
; SPI_state.S_Data_00 ; 0               ; 0                   ; 0                   ; 1                   ; 0                ; 0                   ; 0                   ; 0                   ; 0                ; 1                ;
; SPI_state.S_Data_01 ; 0               ; 0                   ; 1                   ; 0                   ; 0                ; 0                   ; 0                   ; 0                   ; 0                ; 1                ;
; SPI_state.S_Data_11 ; 0               ; 1                   ; 0                   ; 0                   ; 0                ; 0                   ; 0                   ; 0                   ; 0                ; 1                ;
; SPI_state.S_End     ; 1               ; 0                   ; 0                   ; 0                   ; 0                ; 0                   ; 0                   ; 0                   ; 0                ; 1                ;
+---------------------+-----------------+---------------------+---------------------+---------------------+------------------+---------------------+---------------------+---------------------+------------------+------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                      ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; nios_mtl:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; nios_mtl:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; nios_mtl:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; nios_mtl:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_debug:the_nios_mtl_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                      ; yes                                                              ; yes                                        ;
; nios_mtl:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_sysclk:the_nios_mtl_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_sysclk:the_nios_mtl_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_debug:the_nios_mtl_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                       ; yes                                                              ; yes                                        ;
; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; nios_mtl:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_sysclk:the_nios_mtl_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_sysclk:the_nios_mtl_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; nios_mtl:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; nios_mtl:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; nios_mtl:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                              ; Reason for Removal                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_cmd_mux_003:cmd_mux_004|locked[0,1]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_cmd_mux_003:cmd_mux_003|locked[0,1]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[8..31]                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_chipselect_pre                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_timestamp_s1_translator|av_chipselect_pre                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator|av_chipselect_pre                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[3,8,9,11..13,16..19,21..23,27,29,31]                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|game_qb[2]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_rf_ecc_recoverable_valid                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_rf_ecc_unrecoverable_valid                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_ienable_reg[2..31]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_ipending_reg[2..31]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_cdsr_reg[0..31]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|R_ctrl_custom                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|R_ctrl_crst                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|R_ctrl_ld_ex                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|R_ctrl_st_ex                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_im:the_nios_mtl_cpu_cpu_nios2_oci_im|trc_wrap                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_im:the_nios_mtl_cpu_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_dbrk:the_nios_mtl_cpu_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_dbrk:the_nios_mtl_cpu_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_dbrk:the_nios_mtl_cpu_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_xbrk:the_nios_mtl_cpu_cpu_nios2_oci_xbrk|xbrk_break                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; nios_mtl:u0|nios_mtl_Switch:switch|readdata[4..31]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; nios_mtl:u0|nios_mtl_Button:button|readdata[1..31]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; sdram_control:sdram_control_inst|rWR1_MAX_ADDR[23]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; sdram_control:sdram_control_inst|rWR2_MAX_ADDR[0..23]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|rRD2_MAX_ADDR[0..23]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[0]                                                                       ; Lost fanout                                                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[0]                                                                       ; Lost fanout                                                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[0]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[1]                                                                       ; Lost fanout                                                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[1]                                                                       ; Lost fanout                                                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[1]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[2]                                                                       ; Lost fanout                                                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[2]                                                                       ; Lost fanout                                                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[2]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[3]                                                                       ; Lost fanout                                                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[3]                                                                       ; Lost fanout                                                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[3]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[4]                                                                       ; Lost fanout                                                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[4]                                                                       ; Lost fanout                                                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[4]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[5]                                                                       ; Lost fanout                                                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[5]                                                                       ; Lost fanout                                                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[5]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[6]                                                                       ; Lost fanout                                                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[6]                                                                       ; Lost fanout                                                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[6]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[7]                                                                       ; Lost fanout                                                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[7]                                                                       ; Lost fanout                                                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[7]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[8]                                                                       ; Lost fanout                                                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[8]                                                                       ; Lost fanout                                                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[8]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[9]                                                                       ; Lost fanout                                                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[9]                                                                       ; Lost fanout                                                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[9]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[10]                                                                      ; Lost fanout                                                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[10]                                                                      ; Lost fanout                                                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[10]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[0..10]                                                                                                                    ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                   ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[0..10]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[0..10]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[10]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                 ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                 ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                                                                                                     ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                   ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                                                                                                     ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                   ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                                                                                            ; Stuck at VCC due to stuck port preset                                                                                                                                                                                                                                                  ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                                                                                            ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                   ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                                                                                            ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                   ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                                                                                            ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                   ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                                                                                            ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                   ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                                                                                            ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                   ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                                                                                            ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                   ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                                                                                            ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                   ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                                                                                            ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                   ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                                                                                            ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                   ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                                                                                           ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                   ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                                                                                               ; Stuck at VCC due to stuck port preset                                                                                                                                                                                                                                                  ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0..2]                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                   ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[0]                                                                      ; Lost fanout                                                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[0]                                                                      ; Lost fanout                                                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[1]                                                                      ; Lost fanout                                                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[1]                                                                      ; Lost fanout                                                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[2]                                                                      ; Lost fanout                                                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[2]                                                                      ; Lost fanout                                                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[3]                                                                      ; Lost fanout                                                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[3]                                                                      ; Lost fanout                                                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[4]                                                                      ; Lost fanout                                                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[4]                                                                      ; Lost fanout                                                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[5]                                                                      ; Lost fanout                                                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[5]                                                                      ; Lost fanout                                                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[6]                                                                      ; Lost fanout                                                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[6]                                                                      ; Lost fanout                                                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[7]                                                                      ; Lost fanout                                                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[7]                                                                      ; Lost fanout                                                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[8]                                                                      ; Lost fanout                                                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[8]                                                                      ; Lost fanout                                                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[0..8]                                                                                                            ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                   ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[0..8]                                                                                                                    ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                   ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                                                                                    ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                   ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                                                                                    ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                   ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[0..8]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[0..8]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[8]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                                                                                           ; Stuck at VCC due to stuck port preset                                                                                                                                                                                                                                                  ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                                                                                           ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                   ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                                                                                           ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                   ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                                                                                           ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                   ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                                                                                           ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                   ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                                                                                           ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                   ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                                                                                           ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                   ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                                                                                           ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                   ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                                                                                           ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                   ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                                                                                              ; Stuck at VCC due to stuck port preset                                                                                                                                                                                                                                                  ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0..2]                                                                                  ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                   ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[0]                                                                      ; Lost fanout                                                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[0]                                                                      ; Lost fanout                                                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[1]                                                                      ; Lost fanout                                                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[1]                                                                      ; Lost fanout                                                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[2]                                                                      ; Lost fanout                                                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[2]                                                                      ; Lost fanout                                                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[3]                                                                      ; Lost fanout                                                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[3]                                                                      ; Lost fanout                                                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[4]                                                                      ; Lost fanout                                                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[4]                                                                      ; Lost fanout                                                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[5]                                                                      ; Lost fanout                                                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[5]                                                                      ; Lost fanout                                                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[6]                                                                      ; Lost fanout                                                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[6]                                                                      ; Lost fanout                                                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[7]                                                                      ; Lost fanout                                                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[7]                                                                      ; Lost fanout                                                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[8]                                                                      ; Lost fanout                                                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[8]                                                                      ; Lost fanout                                                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[0..8]                                                                                                                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_mtl_controller_0_avalon_agent_rsp_fifo|mem[0][77]                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_mtl_controller_0_avalon_agent_rsp_fifo|mem[0][76]                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_mtl_controller_0_avalon_agent_rsp_fifo|mem[0][75]                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_mtl_controller_0_avalon_agent_rsp_fifo|mem[0][74]                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[4..31]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[1..31]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_control_rd_data[2..31]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[0..9]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[0..7]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[0..8]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[0..8]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[0..8]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[0..8]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_mtl_controller_0_avalon_agent_rsp_fifo|mem[1][77]                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_mtl_controller_0_avalon_agent_rsp_fifo|mem[1][76]                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_mtl_controller_0_avalon_agent_rsp_fifo|mem[1][75]                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_mtl_controller_0_avalon_agent_rsp_fifo|mem[1][74]                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0..2]                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                            ;
; counter_pix[0..31]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[28..31]                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_mtl_controller_0_avalon_translator|av_readdata_pre[28..31]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[9..11]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[9..11]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[8..10]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[9]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[9]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_avalon_reg:the_nios_mtl_cpu_cpu_nios2_avalon_reg|oci_ienable[2]                                                                         ; Merged with nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_avalon_reg:the_nios_mtl_cpu_cpu_nios2_avalon_reg|oci_ienable[3]                                                                         ;
; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_avalon_reg:the_nios_mtl_cpu_cpu_nios2_avalon_reg|oci_ienable[3]                                                                         ; Merged with nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_avalon_reg:the_nios_mtl_cpu_cpu_nios2_avalon_reg|oci_ienable[4]                                                                         ;
; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_avalon_reg:the_nios_mtl_cpu_cpu_nios2_avalon_reg|oci_ienable[4]                                                                         ; Merged with nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_avalon_reg:the_nios_mtl_cpu_cpu_nios2_avalon_reg|oci_ienable[5]                                                                         ;
; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_avalon_reg:the_nios_mtl_cpu_cpu_nios2_avalon_reg|oci_ienable[5]                                                                         ; Merged with nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_avalon_reg:the_nios_mtl_cpu_cpu_nios2_avalon_reg|oci_ienable[6]                                                                         ;
; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_avalon_reg:the_nios_mtl_cpu_cpu_nios2_avalon_reg|oci_ienable[6]                                                                         ; Merged with nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_avalon_reg:the_nios_mtl_cpu_cpu_nios2_avalon_reg|oci_ienable[7]                                                                         ;
; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_avalon_reg:the_nios_mtl_cpu_cpu_nios2_avalon_reg|oci_ienable[7]                                                                         ; Merged with nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_avalon_reg:the_nios_mtl_cpu_cpu_nios2_avalon_reg|oci_ienable[8]                                                                         ;
; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_avalon_reg:the_nios_mtl_cpu_cpu_nios2_avalon_reg|oci_ienable[8]                                                                         ; Merged with nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_avalon_reg:the_nios_mtl_cpu_cpu_nios2_avalon_reg|oci_ienable[9]                                                                         ;
; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_avalon_reg:the_nios_mtl_cpu_cpu_nios2_avalon_reg|oci_ienable[9]                                                                         ; Merged with nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_avalon_reg:the_nios_mtl_cpu_cpu_nios2_avalon_reg|oci_ienable[10]                                                                        ;
; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_avalon_reg:the_nios_mtl_cpu_cpu_nios2_avalon_reg|oci_ienable[10]                                                                        ; Merged with nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_avalon_reg:the_nios_mtl_cpu_cpu_nios2_avalon_reg|oci_ienable[11]                                                                        ;
; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_avalon_reg:the_nios_mtl_cpu_cpu_nios2_avalon_reg|oci_ienable[11]                                                                        ; Merged with nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_avalon_reg:the_nios_mtl_cpu_cpu_nios2_avalon_reg|oci_ienable[12]                                                                        ;
; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_avalon_reg:the_nios_mtl_cpu_cpu_nios2_avalon_reg|oci_ienable[12]                                                                        ; Merged with nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_avalon_reg:the_nios_mtl_cpu_cpu_nios2_avalon_reg|oci_ienable[13]                                                                        ;
; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_avalon_reg:the_nios_mtl_cpu_cpu_nios2_avalon_reg|oci_ienable[13]                                                                        ; Merged with nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_avalon_reg:the_nios_mtl_cpu_cpu_nios2_avalon_reg|oci_ienable[14]                                                                        ;
; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_avalon_reg:the_nios_mtl_cpu_cpu_nios2_avalon_reg|oci_ienable[14]                                                                        ; Merged with nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_avalon_reg:the_nios_mtl_cpu_cpu_nios2_avalon_reg|oci_ienable[15]                                                                        ;
; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_avalon_reg:the_nios_mtl_cpu_cpu_nios2_avalon_reg|oci_ienable[15]                                                                        ; Merged with nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_avalon_reg:the_nios_mtl_cpu_cpu_nios2_avalon_reg|oci_ienable[16]                                                                        ;
; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_avalon_reg:the_nios_mtl_cpu_cpu_nios2_avalon_reg|oci_ienable[16]                                                                        ; Merged with nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_avalon_reg:the_nios_mtl_cpu_cpu_nios2_avalon_reg|oci_ienable[17]                                                                        ;
; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_avalon_reg:the_nios_mtl_cpu_cpu_nios2_avalon_reg|oci_ienable[17]                                                                        ; Merged with nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_avalon_reg:the_nios_mtl_cpu_cpu_nios2_avalon_reg|oci_ienable[18]                                                                        ;
; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_avalon_reg:the_nios_mtl_cpu_cpu_nios2_avalon_reg|oci_ienable[18]                                                                        ; Merged with nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_avalon_reg:the_nios_mtl_cpu_cpu_nios2_avalon_reg|oci_ienable[19]                                                                        ;
; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_avalon_reg:the_nios_mtl_cpu_cpu_nios2_avalon_reg|oci_ienable[19]                                                                        ; Merged with nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_avalon_reg:the_nios_mtl_cpu_cpu_nios2_avalon_reg|oci_ienable[20]                                                                        ;
; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_avalon_reg:the_nios_mtl_cpu_cpu_nios2_avalon_reg|oci_ienable[20]                                                                        ; Merged with nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_avalon_reg:the_nios_mtl_cpu_cpu_nios2_avalon_reg|oci_ienable[21]                                                                        ;
; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_avalon_reg:the_nios_mtl_cpu_cpu_nios2_avalon_reg|oci_ienable[21]                                                                        ; Merged with nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_avalon_reg:the_nios_mtl_cpu_cpu_nios2_avalon_reg|oci_ienable[22]                                                                        ;
; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_avalon_reg:the_nios_mtl_cpu_cpu_nios2_avalon_reg|oci_ienable[22]                                                                        ; Merged with nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_avalon_reg:the_nios_mtl_cpu_cpu_nios2_avalon_reg|oci_ienable[23]                                                                        ;
; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_avalon_reg:the_nios_mtl_cpu_cpu_nios2_avalon_reg|oci_ienable[23]                                                                        ; Merged with nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_avalon_reg:the_nios_mtl_cpu_cpu_nios2_avalon_reg|oci_ienable[24]                                                                        ;
; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_avalon_reg:the_nios_mtl_cpu_cpu_nios2_avalon_reg|oci_ienable[24]                                                                        ; Merged with nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_avalon_reg:the_nios_mtl_cpu_cpu_nios2_avalon_reg|oci_ienable[25]                                                                        ;
; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_avalon_reg:the_nios_mtl_cpu_cpu_nios2_avalon_reg|oci_ienable[25]                                                                        ; Merged with nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_avalon_reg:the_nios_mtl_cpu_cpu_nios2_avalon_reg|oci_ienable[26]                                                                        ;
; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_avalon_reg:the_nios_mtl_cpu_cpu_nios2_avalon_reg|oci_ienable[26]                                                                        ; Merged with nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_avalon_reg:the_nios_mtl_cpu_cpu_nios2_avalon_reg|oci_ienable[27]                                                                        ;
; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_avalon_reg:the_nios_mtl_cpu_cpu_nios2_avalon_reg|oci_ienable[27]                                                                        ; Merged with nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_avalon_reg:the_nios_mtl_cpu_cpu_nios2_avalon_reg|oci_ienable[28]                                                                        ;
; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_avalon_reg:the_nios_mtl_cpu_cpu_nios2_avalon_reg|oci_ienable[28]                                                                        ; Merged with nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_avalon_reg:the_nios_mtl_cpu_cpu_nios2_avalon_reg|oci_ienable[29]                                                                        ;
; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_avalon_reg:the_nios_mtl_cpu_cpu_nios2_avalon_reg|oci_ienable[29]                                                                        ; Merged with nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_avalon_reg:the_nios_mtl_cpu_cpu_nios2_avalon_reg|oci_ienable[30]                                                                        ;
; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_avalon_reg:the_nios_mtl_cpu_cpu_nios2_avalon_reg|oci_ienable[30]                                                                        ; Merged with nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_avalon_reg:the_nios_mtl_cpu_cpu_nios2_avalon_reg|oci_ienable[31]                                                                        ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                         ; Merged with nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                         ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                         ; Merged with nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                         ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                         ; Merged with nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                         ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                         ; Merged with nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                         ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                           ; Merged with nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                           ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                           ; Merged with nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                           ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                ; Merged with nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                ; Merged with nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                     ; Merged with nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                     ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                     ; Merged with nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                     ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                     ; Merged with nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                     ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                     ; Merged with nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                     ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                     ; Merged with nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                     ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                               ; Merged with nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                               ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                               ; Merged with nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                               ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                               ; Merged with nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                               ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][53]                                                                                                                                               ; Merged with nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                               ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][59]                                                                                                                                               ; Merged with nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                               ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][59]                                                                                                                                        ; Merged with nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                        ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][53]                                                                                                                                        ; Merged with nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                        ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][53]                                                                                                                                     ; Merged with nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                     ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][59]                                                                                                                                     ; Merged with nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                     ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_mtl_controller_0_avalon_agent_rsp_fifo|mem[1][53]                                                                                                                                      ; Merged with nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_mtl_controller_0_avalon_agent_rsp_fifo|mem[1][60]                                                                                                                                      ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_mtl_controller_0_avalon_agent_rsp_fifo|mem[1][59]                                                                                                                                      ; Merged with nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_mtl_controller_0_avalon_agent_rsp_fifo|mem[1][60]                                                                                                                                      ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[0..2,4..7,10,14,15,20,24..26,28]                                                                                             ; Merged with nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[30]                                                                                                                          ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY5[0]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY6[0]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY2[0]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY6[0]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY5[1]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY6[1]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY2[1]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY6[1]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY5[2]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY6[2]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY2[2]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY6[2]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY5[3]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY6[3]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY2[3]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY6[3]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY5[4]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY6[4]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY2[4]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY6[4]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY5[5]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY6[5]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY2[5]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY6[5]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY5[6]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY6[6]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY2[6]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY6[6]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY5[7]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY6[7]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY2[7]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY6[7]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY5[8]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY6[8]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY2[8]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY6[8]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY5[9]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY6[9]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY2[9]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY6[9]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY3[0]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY4[0]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY1[0]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY4[0]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY0[0]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY4[0]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY3[1]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY4[1]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY3[2]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY4[2]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY3[3]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY4[3]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY3[4]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY4[4]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY3[5]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY4[5]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY3[6]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY4[6]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY3[7]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY4[7]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY3[8]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY4[8]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY3[9]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY4[9]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY0[10]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY4[10]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY0[11]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY4[11]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY0[12]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY4[12]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY0[13]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY4[13]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY0[14]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY4[14]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY0[15]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY4[15]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY0[16]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY4[16]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY0[17]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY4[17]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY0[18]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY4[18]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY0[19]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY4[19]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY0[20]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY4[20]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY1[10]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY3[10]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY1[11]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY3[11]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY1[12]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY3[12]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY1[13]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY3[13]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY1[14]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY3[14]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY1[15]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY3[15]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY1[16]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY3[16]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY1[17]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY3[17]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY1[18]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY3[18]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY1[19]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY3[19]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY1[20]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY3[20]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY0[1]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY1[1]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY0[2]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY1[2]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY0[3]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY1[3]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY0[4]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY1[4]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY0[5]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY1[5]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY0[6]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY1[6]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY0[7]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY1[7]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY0[8]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY1[8]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY0[9]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|XY1[9]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY5[0]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY6[0]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY2[0]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY6[0]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY5[1]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY6[1]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY2[1]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY6[1]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY5[2]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY6[2]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY2[2]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY6[2]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY5[3]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY6[3]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY2[3]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY6[3]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY5[4]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY6[4]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY2[4]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY6[4]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY5[5]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY6[5]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY2[5]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY6[5]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY5[6]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY6[6]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY2[6]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY6[6]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY5[7]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY6[7]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY2[7]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY6[7]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY5[8]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY6[8]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY2[8]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY6[8]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY5[9]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY6[9]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY2[9]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY6[9]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY3[0]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY4[0]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY1[0]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY4[0]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY0[0]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY4[0]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY3[1]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY4[1]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY3[2]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY4[2]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY3[3]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY4[3]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY3[4]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY4[4]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY3[5]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY4[5]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY3[6]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY4[6]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY3[7]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY4[7]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY3[8]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY4[8]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY3[9]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY4[9]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY0[10]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY4[10]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY0[11]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY4[11]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY0[12]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY4[12]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY0[13]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY4[13]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY0[14]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY4[14]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY0[15]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY4[15]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY0[16]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY4[16]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY0[17]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY4[17]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY0[18]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY4[18]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY0[19]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY4[19]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY0[20]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY4[20]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY1[10]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY3[10]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY1[11]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY3[11]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY1[12]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY3[12]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY1[13]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY3[13]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY1[14]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY3[14]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY1[15]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY3[15]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY1[16]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY3[16]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY1[17]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY3[17]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY1[18]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY3[18]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY1[19]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY3[19]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY1[20]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY3[20]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY0[1]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY1[1]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY0[2]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY1[2]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY0[3]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY1[3]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY0[4]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY1[4]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY0[5]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY1[5]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY0[6]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY1[6]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY0[7]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY1[7]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY0[8]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY1[8]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY0[9]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|XY1[9]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY5[0]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY6[0]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY2[0]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY6[0]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY5[1]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY6[1]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY2[1]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY6[1]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY5[2]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY6[2]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY2[2]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY6[2]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY5[3]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY6[3]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY2[3]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY6[3]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY5[4]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY6[4]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY2[4]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY6[4]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY5[5]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY6[5]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY2[5]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY6[5]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY5[6]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY6[6]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY2[6]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY6[6]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY5[7]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY6[7]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY2[7]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY6[7]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY5[8]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY6[8]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY2[8]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY6[8]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY5[9]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY6[9]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY2[9]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY6[9]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY3[0]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY4[0]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY1[0]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY4[0]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY0[0]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY4[0]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY3[1]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY4[1]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY3[2]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY4[2]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY3[3]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY4[3]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY3[4]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY4[4]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY3[5]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY4[5]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY3[6]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY4[6]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY3[7]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY4[7]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY3[8]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY4[8]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY3[9]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY4[9]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY0[10]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY4[10]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY0[11]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY4[11]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY0[12]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY4[12]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY0[13]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY4[13]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY0[14]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY4[14]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY0[15]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY4[15]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY0[16]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY4[16]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY0[17]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY4[17]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY0[18]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY4[18]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY0[19]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY4[19]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY0[20]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY4[20]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY1[10]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY3[10]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY1[11]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY3[11]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY1[12]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY3[12]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY1[13]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY3[13]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY1[14]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY3[14]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY1[15]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY3[15]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY1[16]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY3[16]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY1[17]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY3[17]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY1[18]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY3[18]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY1[19]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY3[19]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY1[20]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY3[20]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY0[1]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY1[1]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY0[2]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY1[2]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY0[3]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY1[3]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY0[4]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY1[4]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY0[5]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY1[5]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY0[6]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY1[6]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY0[7]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY1[7]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY0[8]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY1[8]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY0[9]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|XY1[9]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY5[0]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY6[0]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY2[0]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY6[0]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY5[1]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY6[1]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY2[1]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY6[1]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY5[2]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY6[2]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY2[2]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY6[2]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY5[3]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY6[3]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY2[3]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY6[3]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY5[4]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY6[4]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY2[4]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY6[4]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY5[5]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY6[5]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY2[5]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY6[5]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY5[6]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY6[6]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY2[6]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY6[6]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY5[7]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY6[7]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY2[7]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY6[7]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY5[8]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY6[8]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY2[8]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY6[8]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY5[9]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY6[9]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY2[9]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY6[9]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY3[0]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY4[0]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY1[0]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY4[0]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY0[0]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY4[0]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY3[1]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY4[1]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY3[2]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY4[2]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY3[3]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY4[3]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY3[4]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY4[4]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY3[5]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY4[5]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY3[6]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY4[6]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY3[7]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY4[7]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY3[8]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY4[8]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY3[9]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY4[9]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY0[10]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY4[10]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY0[11]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY4[11]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY0[12]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY4[12]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY0[13]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY4[13]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY0[14]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY4[14]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY0[15]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY4[15]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY0[16]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY4[16]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY0[17]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY4[17]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY0[18]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY4[18]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY0[19]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY4[19]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY0[20]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY4[20]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY1[10]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY3[10]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY1[11]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY3[11]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY1[12]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY3[12]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY1[13]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY3[13]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY1[14]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY3[14]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY1[15]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY3[15]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY1[16]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY3[16]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY1[17]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY3[17]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY1[18]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY3[18]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY1[19]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY3[19]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY1[20]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY3[20]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY0[1]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY1[1]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY0[2]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY1[2]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY0[3]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY1[3]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY0[4]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY1[4]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY0[5]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY1[5]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY0[6]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY1[6]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY0[7]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY1[7]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY0[8]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY1[8]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY0[9]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|XY1[9]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY5[0]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY6[0]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY2[0]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY6[0]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY5[1]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY6[1]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY2[1]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY6[1]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY5[2]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY6[2]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY2[2]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY6[2]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY5[3]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY6[3]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY2[3]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY6[3]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY5[4]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY6[4]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY2[4]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY6[4]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY5[5]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY6[5]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY2[5]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY6[5]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY5[6]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY6[6]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY2[6]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY6[6]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY5[7]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY6[7]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY2[7]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY6[7]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY5[8]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY6[8]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY2[8]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY6[8]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY5[9]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY6[9]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY2[9]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY6[9]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY3[0]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY4[0]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY1[0]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY4[0]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY0[0]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY4[0]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY3[1]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY4[1]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY3[2]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY4[2]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY3[3]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY4[3]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY3[4]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY4[4]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY3[5]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY4[5]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY3[6]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY4[6]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY3[7]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY4[7]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY3[8]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY4[8]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY3[9]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY4[9]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY0[10]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY4[10]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY0[11]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY4[11]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY0[12]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY4[12]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY0[13]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY4[13]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY0[14]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY4[14]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY0[15]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY4[15]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY0[16]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY4[16]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY0[17]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY4[17]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY0[18]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY4[18]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY0[19]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY4[19]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY0[20]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY4[20]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY1[10]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY3[10]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY1[11]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY3[11]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY1[12]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY3[12]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY1[13]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY3[13]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY1[14]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY3[14]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY1[15]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY3[15]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY1[16]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY3[16]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY1[17]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY3[17]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY1[18]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY3[18]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY1[19]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY3[19]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY1[20]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY3[20]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY0[1]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY1[1]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY0[2]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY1[2]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY0[3]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY1[3]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY0[4]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY1[4]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY0[5]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY1[5]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY0[6]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY1[6]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY0[7]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY1[7]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY0[8]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY1[8]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY0[9]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|XY1[9]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY5[0]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY6[0]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY2[0]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY6[0]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY5[1]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY6[1]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY2[1]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY6[1]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY5[2]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY6[2]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY2[2]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY6[2]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY5[3]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY6[3]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY2[3]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY6[3]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY5[4]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY6[4]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY2[4]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY6[4]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY5[5]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY6[5]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY2[5]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY6[5]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY5[6]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY6[6]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY2[6]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY6[6]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY5[7]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY6[7]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY2[7]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY6[7]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY5[8]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY6[8]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY2[8]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY6[8]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY5[9]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY6[9]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY2[9]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY6[9]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY3[0]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY4[0]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY1[0]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY4[0]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY0[0]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY4[0]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY3[1]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY4[1]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY3[2]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY4[2]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY3[3]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY4[3]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY3[4]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY4[4]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY3[5]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY4[5]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY3[6]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY4[6]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY3[7]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY4[7]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY3[8]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY4[8]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY3[9]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY4[9]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY0[10]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY4[10]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY0[11]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY4[11]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY0[12]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY4[12]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY0[13]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY4[13]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY0[14]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY4[14]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY0[15]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY4[15]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY0[16]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY4[16]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY0[17]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY4[17]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY0[18]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY4[18]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY0[19]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY4[19]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY0[20]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY4[20]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY1[10]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY3[10]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY1[11]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY3[11]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY1[12]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY3[12]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY1[13]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY3[13]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY1[14]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY3[14]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY1[15]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY3[15]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY1[16]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY3[16]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY1[17]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY3[17]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY1[18]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY3[18]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY1[19]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY3[19]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY1[20]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY3[20]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY0[1]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY1[1]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY0[2]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY1[2]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY0[3]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY1[3]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY0[4]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY1[4]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY0[5]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY1[5]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY0[6]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY1[6]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY0[7]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY1[7]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY0[8]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY1[8]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY0[9]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|XY1[9]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY5[0]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY6[0]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY2[0]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY6[0]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY5[1]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY6[1]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY2[1]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY6[1]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY5[2]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY6[2]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY2[2]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY6[2]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY5[3]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY6[3]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY2[3]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY6[3]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY5[4]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY6[4]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY2[4]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY6[4]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY5[5]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY6[5]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY2[5]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY6[5]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY5[6]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY6[6]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY2[6]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY6[6]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY5[7]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY6[7]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY2[7]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY6[7]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY5[8]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY6[8]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY2[8]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY6[8]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY5[9]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY6[9]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY2[9]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY6[9]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY3[0]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY4[0]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY1[0]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY4[0]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY0[0]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY4[0]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY3[1]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY4[1]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY3[2]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY4[2]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY3[3]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY4[3]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY3[4]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY4[4]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY3[5]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY4[5]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY3[6]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY4[6]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY3[7]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY4[7]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY3[8]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY4[8]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY3[9]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY4[9]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY0[10]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY4[10]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY0[11]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY4[11]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY0[12]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY4[12]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY0[13]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY4[13]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY0[14]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY4[14]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY0[15]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY4[15]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY0[16]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY4[16]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY0[17]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY4[17]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY0[18]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY4[18]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY0[19]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY4[19]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY0[20]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY4[20]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY1[10]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY3[10]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY1[11]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY3[11]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY1[12]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY3[12]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY1[13]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY3[13]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY1[14]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY3[14]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY1[15]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY3[15]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY1[16]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY3[16]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY1[17]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY3[17]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY1[18]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY3[18]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY1[19]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY3[19]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY1[20]                                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY3[20]                                                                                                                                                                ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY0[1]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY1[1]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY0[2]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY1[2]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY0[3]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY1[3]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY0[4]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY1[4]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY0[5]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY1[5]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY0[6]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY1[6]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY0[7]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY1[7]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY0[8]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY1[8]                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY0[9]                                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|XY1[9]                                                                                                                                                                 ;
; sdram_control:sdram_control_inst|rWR2_ADDR[0..22]                                                                                                                                                                                                                          ; Merged with sdram_control:sdram_control_inst|rWR2_ADDR[23]                                                                                                                                                                                                                             ;
; sdram_control:sdram_control_inst|rRD2_ADDR[0..22]                                                                                                                                                                                                                          ; Merged with sdram_control:sdram_control_inst|rRD2_ADDR[23]                                                                                                                                                                                                                             ;
; sdram_control:sdram_control_inst|mLENGTH[0,2..6]                                                                                                                                                                                                                           ; Merged with sdram_control:sdram_control_inst|mLENGTH[8]                                                                                                                                                                                                                                ;
; sdram_control:sdram_control_inst|command:u_command|CKE                                                                                                                                                                                                                     ; Merged with sdram_control:sdram_control_inst|command:u_command|CS_N                                                                                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|soucoup_layer:Flying_Saucer|speed[31]                                                                                                                                                         ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|speed[31]                                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|soucoup_layer:Flying_Saucer|speed[30]                                                                                                                                                         ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|speed[30]                                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|soucoup_layer:Flying_Saucer|speed[29]                                                                                                                                                         ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|speed[29]                                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|soucoup_layer:Flying_Saucer|speed[28]                                                                                                                                                         ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|speed[28]                                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|soucoup_layer:Flying_Saucer|speed[27]                                                                                                                                                         ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|speed[27]                                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|soucoup_layer:Flying_Saucer|speed[26]                                                                                                                                                         ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|speed[26]                                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|soucoup_layer:Flying_Saucer|speed[25]                                                                                                                                                         ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|speed[25]                                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|soucoup_layer:Flying_Saucer|speed[24]                                                                                                                                                         ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|speed[24]                                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|soucoup_layer:Flying_Saucer|speed[23]                                                                                                                                                         ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|speed[23]                                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|soucoup_layer:Flying_Saucer|speed[22]                                                                                                                                                         ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|speed[22]                                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|soucoup_layer:Flying_Saucer|speed[21]                                                                                                                                                         ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|speed[21]                                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|soucoup_layer:Flying_Saucer|speed[20]                                                                                                                                                         ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|speed[20]                                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|soucoup_layer:Flying_Saucer|speed[19]                                                                                                                                                         ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|speed[19]                                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|soucoup_layer:Flying_Saucer|speed[18]                                                                                                                                                         ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|speed[18]                                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|soucoup_layer:Flying_Saucer|speed[17]                                                                                                                                                         ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|speed[17]                                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|soucoup_layer:Flying_Saucer|speed[16]                                                                                                                                                         ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|speed[16]                                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|soucoup_layer:Flying_Saucer|speed[15]                                                                                                                                                         ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|speed[15]                                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|soucoup_layer:Flying_Saucer|speed[14]                                                                                                                                                         ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|speed[14]                                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|soucoup_layer:Flying_Saucer|speed[13]                                                                                                                                                         ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|speed[13]                                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|soucoup_layer:Flying_Saucer|speed[12]                                                                                                                                                         ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|speed[12]                                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|soucoup_layer:Flying_Saucer|speed[11]                                                                                                                                                         ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|speed[11]                                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|soucoup_layer:Flying_Saucer|speed[10]                                                                                                                                                         ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|speed[10]                                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|soucoup_layer:Flying_Saucer|speed[9]                                                                                                                                                          ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|speed[9]                                                                                                                                                                     ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|soucoup_layer:Flying_Saucer|speed[8]                                                                                                                                                          ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|speed[8]                                                                                                                                                                     ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|soucoup_layer:Flying_Saucer|speed[7]                                                                                                                                                          ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|speed[7]                                                                                                                                                                     ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|soucoup_layer:Flying_Saucer|speed[6]                                                                                                                                                          ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|speed[6]                                                                                                                                                                     ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|soucoup_layer:Flying_Saucer|speed[5]                                                                                                                                                          ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|speed[5]                                                                                                                                                                     ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|soucoup_layer:Flying_Saucer|speed[4]                                                                                                                                                          ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|speed[4]                                                                                                                                                                     ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|soucoup_layer:Flying_Saucer|speed[3]                                                                                                                                                          ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|speed[3]                                                                                                                                                                     ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|soucoup_layer:Flying_Saucer|speed[2]                                                                                                                                                          ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|speed[2]                                                                                                                                                                     ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|soucoup_layer:Flying_Saucer|speed[1]                                                                                                                                                          ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|speed[1]                                                                                                                                                                     ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|soucoup_layer:Flying_Saucer|speed[0]                                                                                                                                                          ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|speed[0]                                                                                                                                                                     ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank7[1]|x_max                                                                                                                                                            ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank7[0]|x_max                                                                                                                                                            ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank7[2]|x_max                                                                                                                                                            ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank7[0]|x_max                                                                                                                                                            ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank7[3]|x_max                                                                                                                                                            ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank7[0]|x_max                                                                                                                                                            ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank7[4]|x_max                                                                                                                                                            ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank7[0]|x_max                                                                                                                                                            ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank7[5]|x_max                                                                                                                                                            ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank7[0]|x_max                                                                                                                                                            ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank7[6]|x_max                                                                                                                                                            ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank7[0]|x_max                                                                                                                                                            ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank7[1]|x_min                                                                                                                                                            ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank7[0]|x_min                                                                                                                                                            ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank7[2]|x_min                                                                                                                                                            ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank7[0]|x_min                                                                                                                                                            ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank7[3]|x_min                                                                                                                                                            ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank7[0]|x_min                                                                                                                                                            ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank7[4]|x_min                                                                                                                                                            ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank7[0]|x_min                                                                                                                                                            ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank7[5]|x_min                                                                                                                                                            ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank7[0]|x_min                                                                                                                                                            ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank5[1]|x_max                                                                                                                                                            ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank5[0]|x_max                                                                                                                                                            ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank5[2]|x_max                                                                                                                                                            ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank5[0]|x_max                                                                                                                                                            ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank5[3]|x_max                                                                                                                                                            ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank5[0]|x_max                                                                                                                                                            ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank5[4]|x_max                                                                                                                                                            ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank5[0]|x_max                                                                                                                                                            ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank5[1]|x_min                                                                                                                                                            ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank5[0]|x_min                                                                                                                                                            ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank5[2]|x_min                                                                                                                                                            ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank5[0]|x_min                                                                                                                                                            ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank5[3]|x_min                                                                                                                                                            ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank5[0]|x_min                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent|hold_waitrequest                                                                                                                                                 ; Merged with nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                 ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent|hold_waitrequest                                                                                                                                          ; Merged with nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                 ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|waitrequest_reset_override                                                                                                                                    ; Merged with nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                 ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                          ; Merged with nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                 ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                ; Merged with nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                 ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|waitrequest_reset_override                                                                                                                                      ; Merged with nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                 ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_mtl_controller_0_avalon_translator|waitrequest_reset_override                                                                                                                 ; Merged with nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                 ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator|waitrequest_reset_override                                                                                                                                ; Merged with nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                 ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|waitrequest_reset_override                                                                                                                                    ; Merged with nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                 ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|waitrequest_reset_override                                                                                                                   ; Merged with nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                 ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_timestamp_s1_translator|waitrequest_reset_override                                                                                                                           ; Merged with nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                 ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][59]                                                                                                                                               ; Merged with nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                               ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][60]                                                                                                                                               ; Merged with nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                               ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                               ; Merged with nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                               ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                               ; Merged with nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                               ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                               ; Merged with nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                               ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                     ; Merged with nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                     ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                     ; Merged with nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                     ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                     ; Merged with nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                     ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                     ; Merged with nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                     ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                     ; Merged with nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                     ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                           ; Merged with nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                           ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                           ; Merged with nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                           ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|red[7]                                                                                                                                                                                        ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|red[3]                                                                                                                                                                                        ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_mtl_controller_0_avalon_agent_rsp_fifo|mem[0][59]                                                                                                                                      ; Merged with nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_mtl_controller_0_avalon_agent_rsp_fifo|mem[0][53]                                                                                                                                      ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_mtl_controller_0_avalon_agent_rsp_fifo|mem[0][60]                                                                                                                                      ; Merged with nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_mtl_controller_0_avalon_agent_rsp_fifo|mem[0][53]                                                                                                                                      ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][59]                                                                                                                                     ; Merged with nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                     ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][60]                                                                                                                                     ; Merged with nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                     ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][59]                                                                                                                                        ; Merged with nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                        ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][60]                                                                                                                                        ; Merged with nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                        ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                ; Merged with nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                ; Merged with nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                         ; Merged with nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                         ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                         ; Merged with nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                         ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                         ; Merged with nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                         ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                         ; Merged with nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                         ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|top_color_reg                                                                                                                                                          ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|top_color_reg                                                                                                                                                          ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|top_color_reg                                                                                                                                                          ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|top_color_reg                                                                                                                                                          ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|top_color_reg                                                                                                                                                          ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|top_color_reg                                                                                                                                                          ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|top_color_reg                                                                                                                                                          ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|top_color_reg                                                                                                                                                          ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|top_color_reg                                                                                                                                                          ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|top_color_reg                                                                                                                                                          ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|top_color_reg                                                                                                                                                          ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|top_color_reg                                                                                                                                                          ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|color_state_reg[27]                                                                                                                                                    ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[27]                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|color_state_reg[27]                                                                                                                                                    ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[27]                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|color_state_reg[27]                                                                                                                                                    ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[27]                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|color_state_reg[27]                                                                                                                                                    ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[27]                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|color_state_reg[27]                                                                                                                                                    ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[27]                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|color_state_reg[27]                                                                                                                                                    ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[27]                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|color_state_reg[26]                                                                                                                                                    ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[26]                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|color_state_reg[26]                                                                                                                                                    ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[26]                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|color_state_reg[26]                                                                                                                                                    ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[26]                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|color_state_reg[26]                                                                                                                                                    ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[26]                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|color_state_reg[26]                                                                                                                                                    ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[26]                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|color_state_reg[26]                                                                                                                                                    ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[26]                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|color_state_reg[25]                                                                                                                                                    ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[25]                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|color_state_reg[25]                                                                                                                                                    ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[25]                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|color_state_reg[25]                                                                                                                                                    ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[25]                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|color_state_reg[25]                                                                                                                                                    ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[25]                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|color_state_reg[25]                                                                                                                                                    ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[25]                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|color_state_reg[25]                                                                                                                                                    ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[25]                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|color_state_reg[24]                                                                                                                                                    ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[24]                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|color_state_reg[24]                                                                                                                                                    ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[24]                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|color_state_reg[24]                                                                                                                                                    ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[24]                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|color_state_reg[24]                                                                                                                                                    ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[24]                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|color_state_reg[24]                                                                                                                                                    ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[24]                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|color_state_reg[24]                                                                                                                                                    ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[24]                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|color_state_reg[23]                                                                                                                                                    ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[23]                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|color_state_reg[23]                                                                                                                                                    ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[23]                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|color_state_reg[23]                                                                                                                                                    ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[23]                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|color_state_reg[23]                                                                                                                                                    ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[23]                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|color_state_reg[23]                                                                                                                                                    ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[23]                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|color_state_reg[23]                                                                                                                                                    ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[23]                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|color_state_reg[22]                                                                                                                                                    ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[22]                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|color_state_reg[22]                                                                                                                                                    ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[22]                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|color_state_reg[22]                                                                                                                                                    ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[22]                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|color_state_reg[22]                                                                                                                                                    ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[22]                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|color_state_reg[22]                                                                                                                                                    ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[22]                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|color_state_reg[22]                                                                                                                                                    ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[22]                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|color_state_reg[21]                                                                                                                                                    ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[21]                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|color_state_reg[21]                                                                                                                                                    ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[21]                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|color_state_reg[21]                                                                                                                                                    ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[21]                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|color_state_reg[21]                                                                                                                                                    ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[21]                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|color_state_reg[21]                                                                                                                                                    ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[21]                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|color_state_reg[21]                                                                                                                                                    ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[21]                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|color_state_reg[20]                                                                                                                                                    ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[20]                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|color_state_reg[20]                                                                                                                                                    ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[20]                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|color_state_reg[20]                                                                                                                                                    ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[20]                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|color_state_reg[20]                                                                                                                                                    ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[20]                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|color_state_reg[20]                                                                                                                                                    ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[20]                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|color_state_reg[20]                                                                                                                                                    ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[20]                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|color_state_reg[19]                                                                                                                                                    ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[19]                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|color_state_reg[19]                                                                                                                                                    ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[19]                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|color_state_reg[19]                                                                                                                                                    ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[19]                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|color_state_reg[19]                                                                                                                                                    ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[19]                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|color_state_reg[19]                                                                                                                                                    ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[19]                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|color_state_reg[19]                                                                                                                                                    ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[19]                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|color_state_reg[18]                                                                                                                                                    ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[18]                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|color_state_reg[18]                                                                                                                                                    ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[18]                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|color_state_reg[18]                                                                                                                                                    ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[18]                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|color_state_reg[18]                                                                                                                                                    ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[18]                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|color_state_reg[18]                                                                                                                                                    ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[18]                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|color_state_reg[18]                                                                                                                                                    ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[18]                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|color_state_reg[17]                                                                                                                                                    ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[17]                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|color_state_reg[17]                                                                                                                                                    ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[17]                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|color_state_reg[17]                                                                                                                                                    ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[17]                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|color_state_reg[17]                                                                                                                                                    ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[17]                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|color_state_reg[17]                                                                                                                                                    ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[17]                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|color_state_reg[17]                                                                                                                                                    ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[17]                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|color_state_reg[16]                                                                                                                                                    ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[16]                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|color_state_reg[16]                                                                                                                                                    ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[16]                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|color_state_reg[16]                                                                                                                                                    ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[16]                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|color_state_reg[16]                                                                                                                                                    ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[16]                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|color_state_reg[16]                                                                                                                                                    ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[16]                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|color_state_reg[16]                                                                                                                                                    ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[16]                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|color_state_reg[15]                                                                                                                                                    ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[15]                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|color_state_reg[15]                                                                                                                                                    ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[15]                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|color_state_reg[15]                                                                                                                                                    ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[15]                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|color_state_reg[15]                                                                                                                                                    ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[15]                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|color_state_reg[15]                                                                                                                                                    ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[15]                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|color_state_reg[15]                                                                                                                                                    ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[15]                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|color_state_reg[14]                                                                                                                                                    ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[14]                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|color_state_reg[14]                                                                                                                                                    ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[14]                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|color_state_reg[14]                                                                                                                                                    ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[14]                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|color_state_reg[14]                                                                                                                                                    ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[14]                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|color_state_reg[14]                                                                                                                                                    ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[14]                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|color_state_reg[14]                                                                                                                                                    ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[14]                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|color_state_reg[13]                                                                                                                                                    ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[13]                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|color_state_reg[13]                                                                                                                                                    ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[13]                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|color_state_reg[13]                                                                                                                                                    ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[13]                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|color_state_reg[13]                                                                                                                                                    ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[13]                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|color_state_reg[13]                                                                                                                                                    ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[13]                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|color_state_reg[13]                                                                                                                                                    ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[13]                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|color_state_reg[12]                                                                                                                                                    ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[12]                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|color_state_reg[12]                                                                                                                                                    ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[12]                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|color_state_reg[12]                                                                                                                                                    ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[12]                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|color_state_reg[12]                                                                                                                                                    ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[12]                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|color_state_reg[12]                                                                                                                                                    ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[12]                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|color_state_reg[12]                                                                                                                                                    ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[12]                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|color_state_reg[11]                                                                                                                                                    ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[11]                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|color_state_reg[11]                                                                                                                                                    ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[11]                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|color_state_reg[11]                                                                                                                                                    ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[11]                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|color_state_reg[11]                                                                                                                                                    ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[11]                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|color_state_reg[11]                                                                                                                                                    ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[11]                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|color_state_reg[11]                                                                                                                                                    ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[11]                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|color_state_reg[10]                                                                                                                                                    ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[10]                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|color_state_reg[10]                                                                                                                                                    ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[10]                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|color_state_reg[10]                                                                                                                                                    ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[10]                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|color_state_reg[10]                                                                                                                                                    ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[10]                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|color_state_reg[10]                                                                                                                                                    ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[10]                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|color_state_reg[10]                                                                                                                                                    ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[10]                                                                                                                                                    ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|color_state_reg[9]                                                                                                                                                     ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[9]                                                                                                                                                     ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|color_state_reg[9]                                                                                                                                                     ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[9]                                                                                                                                                     ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|color_state_reg[9]                                                                                                                                                     ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[9]                                                                                                                                                     ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|color_state_reg[9]                                                                                                                                                     ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[9]                                                                                                                                                     ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|color_state_reg[9]                                                                                                                                                     ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[9]                                                                                                                                                     ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|color_state_reg[9]                                                                                                                                                     ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[9]                                                                                                                                                     ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|color_state_reg[8]                                                                                                                                                     ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[8]                                                                                                                                                     ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|color_state_reg[8]                                                                                                                                                     ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[8]                                                                                                                                                     ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|color_state_reg[8]                                                                                                                                                     ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[8]                                                                                                                                                     ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|color_state_reg[8]                                                                                                                                                     ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[8]                                                                                                                                                     ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|color_state_reg[8]                                                                                                                                                     ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[8]                                                                                                                                                     ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|color_state_reg[8]                                                                                                                                                     ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[8]                                                                                                                                                     ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|color_state_reg[7]                                                                                                                                                     ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[7]                                                                                                                                                     ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|color_state_reg[7]                                                                                                                                                     ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[7]                                                                                                                                                     ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|color_state_reg[7]                                                                                                                                                     ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[7]                                                                                                                                                     ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|color_state_reg[7]                                                                                                                                                     ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[7]                                                                                                                                                     ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|color_state_reg[7]                                                                                                                                                     ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[7]                                                                                                                                                     ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|color_state_reg[7]                                                                                                                                                     ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[7]                                                                                                                                                     ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|color_state_reg[6]                                                                                                                                                     ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[6]                                                                                                                                                     ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|color_state_reg[6]                                                                                                                                                     ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[6]                                                                                                                                                     ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|color_state_reg[6]                                                                                                                                                     ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[6]                                                                                                                                                     ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|color_state_reg[6]                                                                                                                                                     ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[6]                                                                                                                                                     ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|color_state_reg[6]                                                                                                                                                     ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[6]                                                                                                                                                     ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|color_state_reg[6]                                                                                                                                                     ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[6]                                                                                                                                                     ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|color_state_reg[5]                                                                                                                                                     ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[5]                                                                                                                                                     ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|color_state_reg[5]                                                                                                                                                     ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[5]                                                                                                                                                     ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|color_state_reg[5]                                                                                                                                                     ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[5]                                                                                                                                                     ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|color_state_reg[5]                                                                                                                                                     ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[5]                                                                                                                                                     ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|color_state_reg[5]                                                                                                                                                     ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[5]                                                                                                                                                     ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|color_state_reg[5]                                                                                                                                                     ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[5]                                                                                                                                                     ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|color_state_reg[4]                                                                                                                                                     ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[4]                                                                                                                                                     ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|color_state_reg[4]                                                                                                                                                     ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[4]                                                                                                                                                     ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|color_state_reg[4]                                                                                                                                                     ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[4]                                                                                                                                                     ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|color_state_reg[4]                                                                                                                                                     ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[4]                                                                                                                                                     ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|color_state_reg[4]                                                                                                                                                     ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[4]                                                                                                                                                     ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|color_state_reg[4]                                                                                                                                                     ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[4]                                                                                                                                                     ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|color_state_reg[3]                                                                                                                                                     ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[3]                                                                                                                                                     ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|color_state_reg[3]                                                                                                                                                     ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[3]                                                                                                                                                     ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|color_state_reg[3]                                                                                                                                                     ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[3]                                                                                                                                                     ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|color_state_reg[3]                                                                                                                                                     ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[3]                                                                                                                                                     ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|color_state_reg[3]                                                                                                                                                     ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[3]                                                                                                                                                     ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|color_state_reg[3]                                                                                                                                                     ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[3]                                                                                                                                                     ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|color_state_reg[2]                                                                                                                                                     ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[2]                                                                                                                                                     ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|color_state_reg[2]                                                                                                                                                     ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[2]                                                                                                                                                     ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|color_state_reg[2]                                                                                                                                                     ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[2]                                                                                                                                                     ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|color_state_reg[2]                                                                                                                                                     ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[2]                                                                                                                                                     ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|color_state_reg[2]                                                                                                                                                     ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[2]                                                                                                                                                     ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|color_state_reg[2]                                                                                                                                                     ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[2]                                                                                                                                                     ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|color_state_reg[1]                                                                                                                                                     ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[1]                                                                                                                                                     ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|color_state_reg[1]                                                                                                                                                     ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[1]                                                                                                                                                     ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|color_state_reg[1]                                                                                                                                                     ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[1]                                                                                                                                                     ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|color_state_reg[1]                                                                                                                                                     ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[1]                                                                                                                                                     ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|color_state_reg[1]                                                                                                                                                     ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[1]                                                                                                                                                     ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|color_state_reg[1]                                                                                                                                                     ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[1]                                                                                                                                                     ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|color_state_reg[0]                                                                                                                                                     ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[0]                                                                                                                                                     ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|color_state_reg[0]                                                                                                                                                     ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[0]                                                                                                                                                     ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|color_state_reg[0]                                                                                                                                                     ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[0]                                                                                                                                                     ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|color_state_reg[0]                                                                                                                                                     ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[0]                                                                                                                                                     ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|color_state_reg[0]                                                                                                                                                     ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[0]                                                                                                                                                     ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|color_state_reg[0]                                                                                                                                                     ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[0]                                                                                                                                                     ;
; max_read_addr[0]                                                                                                                                                                                                                                                           ; Merged with base_read_addr[0]                                                                                                                                                                                                                                                          ;
; max_read_addr[9]                                                                                                                                                                                                                                                           ; Merged with base_read_addr[9]                                                                                                                                                                                                                                                          ;
; max_read_addr[1]                                                                                                                                                                                                                                                           ; Merged with base_read_addr[1]                                                                                                                                                                                                                                                          ;
; max_read_addr[10]                                                                                                                                                                                                                                                          ; Merged with base_read_addr[10]                                                                                                                                                                                                                                                         ;
; max_read_addr[2]                                                                                                                                                                                                                                                           ; Merged with base_read_addr[2]                                                                                                                                                                                                                                                          ;
; max_read_addr[3]                                                                                                                                                                                                                                                           ; Merged with base_read_addr[3]                                                                                                                                                                                                                                                          ;
; max_read_addr[4]                                                                                                                                                                                                                                                           ; Merged with base_read_addr[4]                                                                                                                                                                                                                                                          ;
; max_read_addr[5]                                                                                                                                                                                                                                                           ; Merged with base_read_addr[5]                                                                                                                                                                                                                                                          ;
; max_read_addr[6]                                                                                                                                                                                                                                                           ; Merged with base_read_addr[6]                                                                                                                                                                                                                                                          ;
; max_read_addr[7]                                                                                                                                                                                                                                                           ; Merged with base_read_addr[7]                                                                                                                                                                                                                                                          ;
; max_read_addr[8]                                                                                                                                                                                                                                                           ; Merged with base_read_addr[8]                                                                                                                                                                                                                                                          ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|Draw_Line:line12|start                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|Draw_Line:line06|start                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|Draw_Line:line50|start                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|Draw_Line:line06|start                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line12|start                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line06|start                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line50|start                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line06|start                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|Draw_Line:line12|start                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|Draw_Line:line06|start                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|Draw_Line:line50|start                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|Draw_Line:line06|start                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|Draw_Line:line12|start                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|Draw_Line:line06|start                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|Draw_Line:line50|start                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|Draw_Line:line06|start                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|Draw_Line:line12|start                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|Draw_Line:line06|start                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|Draw_Line:line50|start                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|Draw_Line:line06|start                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line12|start                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|start                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line50|start                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|start                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line12|start                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line06|start                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line50|start                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line06|start                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|Draw_Line:line45|start                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|Draw_Line:line23|start                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|Draw_Line:line64|start                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|Draw_Line:line23|start                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line45|start                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line23|start                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line64|start                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line23|start                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|Draw_Line:line45|start                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|Draw_Line:line23|start                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|Draw_Line:line64|start                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|Draw_Line:line23|start                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|Draw_Line:line45|start                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|Draw_Line:line23|start                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|Draw_Line:line64|start                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|Draw_Line:line23|start                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|Draw_Line:line45|start                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|Draw_Line:line23|start                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|Draw_Line:line64|start                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|Draw_Line:line23|start                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line45|start                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line23|start                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line64|start                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line23|start                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line45|start                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line23|start                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line64|start                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line23|start                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|color_bit                                                                                                                                                              ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_bit                                                                                                                                                              ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|color_bit                                                                                                                                                              ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_bit                                                                                                                                                              ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|color_bit                                                                                                                                                              ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_bit                                                                                                                                                              ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|color_bit                                                                                                                                                              ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_bit                                                                                                                                                              ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|color_bit                                                                                                                                                              ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_bit                                                                                                                                                              ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|color_bit                                                                                                                                                              ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_bit                                                                                                                                                              ;
; touch_buffer:touch_buffer_west|count[23]                                                                                                                                                                                                                                   ; Merged with touch_buffer:touch_buffer_east|count[23]                                                                                                                                                                                                                                   ;
; touch_buffer:touch_buffer_west|count[20]                                                                                                                                                                                                                                   ; Merged with touch_buffer:touch_buffer_east|count[20]                                                                                                                                                                                                                                   ;
; touch_buffer:touch_buffer_west|count[19]                                                                                                                                                                                                                                   ; Merged with touch_buffer:touch_buffer_east|count[19]                                                                                                                                                                                                                                   ;
; touch_buffer:touch_buffer_west|count[15]                                                                                                                                                                                                                                   ; Merged with touch_buffer:touch_buffer_east|count[15]                                                                                                                                                                                                                                   ;
; touch_buffer:touch_buffer_west|count[12]                                                                                                                                                                                                                                   ; Merged with touch_buffer:touch_buffer_east|count[12]                                                                                                                                                                                                                                   ;
; touch_buffer:touch_buffer_west|count[10]                                                                                                                                                                                                                                   ; Merged with touch_buffer:touch_buffer_east|count[10]                                                                                                                                                                                                                                   ;
; touch_buffer:touch_buffer_west|count[9]                                                                                                                                                                                                                                    ; Merged with touch_buffer:touch_buffer_east|count[9]                                                                                                                                                                                                                                    ;
; touch_buffer:touch_buffer_west|count[7]                                                                                                                                                                                                                                    ; Merged with touch_buffer:touch_buffer_east|count[7]                                                                                                                                                                                                                                    ;
; touch_buffer:touch_buffer_west|count[31]                                                                                                                                                                                                                                   ; Merged with touch_buffer:touch_buffer_east|count[31]                                                                                                                                                                                                                                   ;
; touch_buffer:touch_buffer_west|count[30]                                                                                                                                                                                                                                   ; Merged with touch_buffer:touch_buffer_east|count[30]                                                                                                                                                                                                                                   ;
; touch_buffer:touch_buffer_west|count[29]                                                                                                                                                                                                                                   ; Merged with touch_buffer:touch_buffer_east|count[29]                                                                                                                                                                                                                                   ;
; touch_buffer:touch_buffer_west|count[28]                                                                                                                                                                                                                                   ; Merged with touch_buffer:touch_buffer_east|count[28]                                                                                                                                                                                                                                   ;
; touch_buffer:touch_buffer_west|count[27]                                                                                                                                                                                                                                   ; Merged with touch_buffer:touch_buffer_east|count[27]                                                                                                                                                                                                                                   ;
; touch_buffer:touch_buffer_west|count[26]                                                                                                                                                                                                                                   ; Merged with touch_buffer:touch_buffer_east|count[26]                                                                                                                                                                                                                                   ;
; touch_buffer:touch_buffer_west|count[25]                                                                                                                                                                                                                                   ; Merged with touch_buffer:touch_buffer_east|count[25]                                                                                                                                                                                                                                   ;
; touch_buffer:touch_buffer_west|count[24]                                                                                                                                                                                                                                   ; Merged with touch_buffer:touch_buffer_east|count[24]                                                                                                                                                                                                                                   ;
; touch_buffer:touch_buffer_west|count[22]                                                                                                                                                                                                                                   ; Merged with touch_buffer:touch_buffer_east|count[22]                                                                                                                                                                                                                                   ;
; touch_buffer:touch_buffer_west|count[21]                                                                                                                                                                                                                                   ; Merged with touch_buffer:touch_buffer_east|count[21]                                                                                                                                                                                                                                   ;
; touch_buffer:touch_buffer_west|count[18]                                                                                                                                                                                                                                   ; Merged with touch_buffer:touch_buffer_east|count[18]                                                                                                                                                                                                                                   ;
; touch_buffer:touch_buffer_west|count[17]                                                                                                                                                                                                                                   ; Merged with touch_buffer:touch_buffer_east|count[17]                                                                                                                                                                                                                                   ;
; touch_buffer:touch_buffer_west|count[16]                                                                                                                                                                                                                                   ; Merged with touch_buffer:touch_buffer_east|count[16]                                                                                                                                                                                                                                   ;
; touch_buffer:touch_buffer_west|count[14]                                                                                                                                                                                                                                   ; Merged with touch_buffer:touch_buffer_east|count[14]                                                                                                                                                                                                                                   ;
; touch_buffer:touch_buffer_west|count[13]                                                                                                                                                                                                                                   ; Merged with touch_buffer:touch_buffer_east|count[13]                                                                                                                                                                                                                                   ;
; touch_buffer:touch_buffer_west|count[11]                                                                                                                                                                                                                                   ; Merged with touch_buffer:touch_buffer_east|count[11]                                                                                                                                                                                                                                   ;
; touch_buffer:touch_buffer_west|count[8]                                                                                                                                                                                                                                    ; Merged with touch_buffer:touch_buffer_east|count[8]                                                                                                                                                                                                                                    ;
; touch_buffer:touch_buffer_west|count[6]                                                                                                                                                                                                                                    ; Merged with touch_buffer:touch_buffer_east|count[6]                                                                                                                                                                                                                                    ;
; touch_buffer:touch_buffer_west|count[5]                                                                                                                                                                                                                                    ; Merged with touch_buffer:touch_buffer_east|count[5]                                                                                                                                                                                                                                    ;
; touch_buffer:touch_buffer_west|count[4]                                                                                                                                                                                                                                    ; Merged with touch_buffer:touch_buffer_east|count[4]                                                                                                                                                                                                                                    ;
; touch_buffer:touch_buffer_west|count[3]                                                                                                                                                                                                                                    ; Merged with touch_buffer:touch_buffer_east|count[3]                                                                                                                                                                                                                                    ;
; touch_buffer:touch_buffer_west|count[2]                                                                                                                                                                                                                                    ; Merged with touch_buffer:touch_buffer_east|count[2]                                                                                                                                                                                                                                    ;
; touch_buffer:touch_buffer_west|count[1]                                                                                                                                                                                                                                    ; Merged with touch_buffer:touch_buffer_east|count[1]                                                                                                                                                                                                                                    ;
; touch_buffer:touch_buffer_west|count[0]                                                                                                                                                                                                                                    ; Merged with touch_buffer:touch_buffer_east|count[0]                                                                                                                                                                                                                                    ;
; touch_buffer:touch_buffer_west|active                                                                                                                                                                                                                                      ; Merged with touch_buffer:touch_buffer_east|active                                                                                                                                                                                                                                      ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank6[1]|x_max                                                                                                                                                            ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank6[0]|x_max                                                                                                                                                            ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank6[2]|x_max                                                                                                                                                            ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank6[0]|x_max                                                                                                                                                            ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank6[3]|x_max                                                                                                                                                            ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank6[0]|x_max                                                                                                                                                            ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank6[4]|x_max                                                                                                                                                            ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank6[0]|x_max                                                                                                                                                            ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank6[5]|x_max                                                                                                                                                            ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank6[0]|x_max                                                                                                                                                            ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank6[1]|x_min                                                                                                                                                            ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank6[0]|x_min                                                                                                                                                            ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank6[2]|x_min                                                                                                                                                            ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank6[0]|x_min                                                                                                                                                            ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank6[3]|x_min                                                                                                                                                            ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank6[0]|x_min                                                                                                                                                            ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank6[4]|x_min                                                                                                                                                            ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank6[0]|x_min                                                                                                                                                            ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank4[1]|x_max                                                                                                                                                            ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank4[0]|x_max                                                                                                                                                            ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank4[2]|x_max                                                                                                                                                            ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank4[0]|x_max                                                                                                                                                            ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank4[3]|x_max                                                                                                                                                            ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank4[0]|x_max                                                                                                                                                            ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank4[1]|x_min                                                                                                                                                            ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank4[0]|x_min                                                                                                                                                            ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank4[2]|x_min                                                                                                                                                            ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank4[0]|x_min                                                                                                                                                            ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank3[1]|x_max                                                                                                                                                            ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank3[0]|x_max                                                                                                                                                            ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank3[2]|x_max                                                                                                                                                            ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank3[0]|x_max                                                                                                                                                            ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank3[1]|x_min                                                                                                                                                            ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank3[0]|x_min                                                                                                                                                            ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank2[1]|x_max                                                                                                                                                            ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank2[0]|x_max                                                                                                                                                            ;
; touch_buffer:touch_buffer_east|active                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_mtl_controller_0_avalon_agent_rsp_fifo|mem[1][60]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_break:the_nios_mtl_cpu_cpu_nios2_oci_break|trigger_state                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; sdram_control:sdram_control_inst|rWR1_ADDR[0]                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; sdram_control:sdram_control_inst|rWR2_ADDR[23]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; sdram_control:sdram_control_inst|rRD2_ADDR[23]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; sdram_control:sdram_control_inst|mLENGTH[8]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switch_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switch_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_timestamp_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_timestamp_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_mtl_controller_0_avalon_agent_rsp_fifo|mem[0][53]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_mtl_controller_0_avalon_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_mtl_controller_0_avalon_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; touch_buffer:touch_buffer_east|count[0..31]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; current_img[0..4]                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_dbrk:the_nios_mtl_cpu_cpu_nios2_oci_dbrk|dbrk_break                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; sdram_control:sdram_control_inst|rWR1_MAX_ADDR[0..22]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; loading                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; wait_dly                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; max_read_addr[14,18,20..23]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; base_read_addr[0..23]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_break:the_nios_mtl_cpu_cpu_nios2_oci_break|trigbrktype                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; sdram_control:sdram_control_inst|rRD1_MAX_ADDR[0..10,14,18,20..23]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; sdram_control:sdram_control_inst|WR_MASK[1]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; sdram_control:sdram_control_inst|RD_MASK[1]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[0..11]                                                                                                                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[0]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_b[0]                                                                                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[0..8]                                                                                                                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[0]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|no_data_yet                                                                                                                                                                                                        ; Stuck at VCC due to stuck port clock_enable                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[1..8]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[1..8]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|loading_buf                                                                                                                                                                                                        ; Stuck at VCC due to stuck port clock_enable                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[0..10]                                                                                                                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[0..10]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[0..10]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[0..7]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7,8]                                                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9,10]                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                                                                                           ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                            ;
; counter_dly[0..5]                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0..2]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; sdram_control:sdram_control_inst|mRD                                                                                                                                                                                                                                       ; Merged with sdram_control:sdram_control_inst|RD_MASK[0]                                                                                                                                                                                                                                ;
; sdram_control:sdram_control_inst|rRD1_ADDR[0..5]                                                                                                                                                                                                                           ; Merged with sdram_control:sdram_control_inst|rRD1_ADDR[6]                                                                                                                                                                                                                              ;
; sdram_control:sdram_control_inst|WR_MASK[0]                                                                                                                                                                                                                                ; Merged with sdram_control:sdram_control_inst|mWR                                                                                                                                                                                                                                       ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_mtl_controller_0_avalon_agent_rsp_fifo|mem[1][61]                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank7[0]|x_min                                                                                                                                                            ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank7[6]|x_min                                                                                                                                                            ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank6[0]|x_min                                                                                                                                                            ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank6[5]|x_min                                                                                                                                                            ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank5[0]|x_min                                                                                                                                                            ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank5[4]|x_min                                                                                                                                                            ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank4[0]|x_min                                                                                                                                                            ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank4[3]|x_min                                                                                                                                                            ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank3[0]|x_min                                                                                                                                                            ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank3[2]|x_min                                                                                                                                                            ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank2[0]|x_min                                                                                                                                                            ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank2[1]|x_min                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[0]                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[0]                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[1..6]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                            ;
; max_read_addr[11..13,15..17,19]                                                                                                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                 ;
; sdram_control:sdram_control_inst|rRD1_MAX_ADDR[11..13,15..17,19]                                                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                 ;
; sdram_control:sdram_control_inst|rRD1_ADDR[6]                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_mtl_controller_0_avalon_agent_rsp_fifo|mem[1][95]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][95]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][95]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem[1][95]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][95]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[1][95]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[1][95]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][95]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][95]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_mtl_controller_0_avalon_agent_rsp_fifo|mem[0][95]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][95]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][95]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem[0][95]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][95]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[0][95]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[0][95]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][95]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][95]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_cmd_mux_003:cmd_mux_003|share_count_zero_flag                                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                 ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_cmd_mux_003:cmd_mux_004|share_count_zero_flag                                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                 ;
; sdram_control:sdram_control_inst|mADDR[0]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[0]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_cmd_mux_003:cmd_mux_003|share_count[0]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_cmd_mux_003:cmd_mux_004|share_count[0]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state~7                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state~8                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                            ;
; LT_SPI:Surf|SPI_state~2                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                            ;
; LT_SPI:Surf|SPI_state~3                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                            ;
; LT_SPI:Surf|SPI_state~4                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                            ;
; LT_SPI:Surf|SPI_state~5                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|soucoup_layer:Flying_Saucer|game_state.PAUSE                                                                                                                                                  ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|game_state.PAUSE                                                                                                                                                             ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|soucoup_layer:Flying_Saucer|game_state.RESUME                                                                                                                                                 ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|game_state.RESUME                                                                                                                                                            ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|soucoup_layer:Flying_Saucer|game_state.RESTART                                                                                                                                                ; Merged with nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|game_state.RESTART                                                                                                                                                           ;
; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|DRsize.011 ; Merged with nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|DRsize.001 ;
; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                 ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|ko_count[18..31]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|start_count[17..31]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line06|err[11]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line12|err[11]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|err[11]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line12|err[11]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|Draw_Line:line06|err[11]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|Draw_Line:line12|err[11]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|Draw_Line:line06|err[11]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|Draw_Line:line12|err[11]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|Draw_Line:line06|err[11]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|Draw_Line:line12|err[11]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line06|err[11]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line12|err[11]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|Draw_Line:line06|err[11]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|Draw_Line:line12|err[11]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line64|err[11]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line23|err[11]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line64|err[11]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line23|err[11]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|Draw_Line:line64|err[11]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|Draw_Line:line23|err[11]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|Draw_Line:line64|err[11]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|Draw_Line:line23|err[11]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|Draw_Line:line64|err[11]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|Draw_Line:line23|err[11]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line64|err[11]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line23|err[11]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|Draw_Line:line64|err[11]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|Draw_Line:line23|err[11]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line50|err[11]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line45|err[11]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line50|err[11]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line45|err[11]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|Draw_Line:line50|err[11]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|Draw_Line:line45|err[11]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|Draw_Line:line50|err[11]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|Draw_Line:line45|err[11]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|Draw_Line:line50|err[11]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|Draw_Line:line45|err[11]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line50|err[11]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line45|err[11]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|Draw_Line:line50|err[11]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|Draw_Line:line45|err[11]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                            ;
; Total Number of Removed Registers = 2119                                                                                                                                                                                                                                   ;                                                                                                                                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                            ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|loading_buf                                                                                                                                                                                                      ; Stuck at VCC                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[10],                                                                                                                      ;
;                                                                                                                                                                                                                                                                          ; due to stuck port clock_enable ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[9],                                                                                                                       ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[8],                                                                                                                       ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[7],                                                                                                                       ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[6],                                                                                                                       ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[5],                                                                                                                       ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[4],                                                                                                                       ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[3],                                                                                                                       ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[2],                                                                                                                       ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[1],                                                                                                                       ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[0],                                                                                                                       ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[10],                                                                     ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[9],                                                                      ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[8],                                                                      ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[7],                                                                      ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[6],                                                                      ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[5],                                                                      ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[4],                                                                      ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[3],                                                                      ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[2],                                                                      ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[1],                                                                      ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[0],                                                                      ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[10],                                                                     ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[9],                                                                      ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[8],                                                                      ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[7],                                                                      ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6],                                                                      ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[5],                                                                      ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[4],                                                                      ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[3],                                                                      ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[2],                                                                      ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[1],                                                                      ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[0],                                                                      ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[7],                                                                                                    ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[6],                                                                                                    ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[5],                                                                                                    ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[4],                                                                                                    ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[3],                                                                                                    ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[2],                                                                                                    ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[1],                                                                                                    ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[0],                                                                                                    ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0,                                                                                           ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6,                                                                                              ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[1],                                                                                                    ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[2],                                                                                                    ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[3],                                                                                                    ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[4],                                                                                                    ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[5],                                                                                                    ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[6]                                                                                                     ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[8]                                                                                                             ; Stuck at GND                   ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[8],                                                                     ;
;                                                                                                                                                                                                                                                                          ; due to stuck port clock        ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[8],                                                                     ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[8],                                                                                                   ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[7],                                                                                                   ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[6],                                                                                                   ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[5],                                                                                                   ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[4],                                                                                                   ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[3],                                                                                                   ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[2],                                                                                                   ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[1],                                                                                                   ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[0],                                                                                                   ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[9],                                                                                                   ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_b[0],                                                                                                                      ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[8],                                                                                                                      ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[7],                                                                                                                      ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[6],                                                                                                                      ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[5],                                                                                                                      ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[4],                                                                                                                      ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[3],                                                                                                                      ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[2],                                                                                                                      ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[1],                                                                                                                      ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[0],                                                                                                                      ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[0],                                                                                                   ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[8],                                                                                                   ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[7],                                                                                                   ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[6],                                                                                                   ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[5],                                                                                                   ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[4],                                                                                                   ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[3],                                                                                                   ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[2],                                                                                                   ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[1],                                                                                                   ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1],                                                                                        ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2],                                                                                        ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3],                                                                                        ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4],                                                                                        ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5],                                                                                        ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6],                                                                                        ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8],                                                                                        ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7],                                                                                        ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0],                                                                                        ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5,                                                                                             ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                                                                                        ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[10]                                                                                                                     ; Stuck at GND                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[10],                                                                     ;
;                                                                                                                                                                                                                                                                          ; due to stuck port clock        ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[10],                                                                     ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[10],                                                                                                   ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[9],                                                                                                    ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[8],                                                                                                    ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[7],                                                                                                    ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[6],                                                                                                    ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[5],                                                                                                    ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[4],                                                                                                    ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[3],                                                                                                    ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[2],                                                                                                    ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[11],                                                                                                   ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[10],                                                                                                   ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[9],                                                                                                    ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|mLENGTH[8],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|WR_MASK[1],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|RD_MASK[1],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[11],                                                                                                                      ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[10],                                                                                                                      ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[9],                                                                                                                       ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[8],                                                                                                                       ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[7],                                                                                                                       ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[6],                                                                                                                       ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[5],                                                                                                                       ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[4],                                                                                                                       ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[3],                                                                                                                       ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[2],                                                                                                                       ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[1],                                                                                                                       ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[0],                                                                                                                       ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1],                                                                                        ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0],                                                                                        ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8,                                                                                              ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1,                                                                                        ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2,                                                                                        ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0,                                                                                        ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|mADDR[0],                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[0]                                                                                                                                                                                            ;
; touch_buffer:touch_buffer_east|active                                                                                                                                                                                                                                    ; Stuck at GND                   ; touch_buffer:touch_buffer_east|count[0], touch_buffer:touch_buffer_east|count[1],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ; touch_buffer:touch_buffer_east|count[2], touch_buffer:touch_buffer_east|count[3],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                          ;                                ; touch_buffer:touch_buffer_east|count[4], touch_buffer:touch_buffer_east|count[5],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                          ;                                ; touch_buffer:touch_buffer_east|count[6], touch_buffer:touch_buffer_east|count[7],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                          ;                                ; touch_buffer:touch_buffer_east|count[8], touch_buffer:touch_buffer_east|count[9],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                          ;                                ; touch_buffer:touch_buffer_east|count[10], touch_buffer:touch_buffer_east|count[11],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                          ;                                ; touch_buffer:touch_buffer_east|count[12], touch_buffer:touch_buffer_east|count[13],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                          ;                                ; touch_buffer:touch_buffer_east|count[14], touch_buffer:touch_buffer_east|count[15],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                          ;                                ; touch_buffer:touch_buffer_east|count[16], touch_buffer:touch_buffer_east|count[17],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                          ;                                ; touch_buffer:touch_buffer_east|count[18], touch_buffer:touch_buffer_east|count[19],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                          ;                                ; touch_buffer:touch_buffer_east|count[20], touch_buffer:touch_buffer_east|count[21],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                          ;                                ; touch_buffer:touch_buffer_east|count[22], touch_buffer:touch_buffer_east|count[23],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                          ;                                ; touch_buffer:touch_buffer_east|count[24], touch_buffer:touch_buffer_east|count[25],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                          ;                                ; touch_buffer:touch_buffer_east|count[26], touch_buffer:touch_buffer_east|count[27],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                          ;                                ; touch_buffer:touch_buffer_east|count[28], touch_buffer:touch_buffer_east|count[29],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                          ;                                ; touch_buffer:touch_buffer_east|count[30], touch_buffer:touch_buffer_east|count[31]                                                                                                                                                                                         ;
; counter_pix[0]                                                                                                                                                                                                                                                           ; Stuck at GND                   ; current_img[0], current_img[1], current_img[2], current_img[3], current_img[4], loading,                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ; wait_dly, max_read_addr[18], max_read_addr[20], max_read_addr[21], max_read_addr[22],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                          ;                                ; max_read_addr[23], base_read_addr[17], base_read_addr[18], base_read_addr[19],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                          ;                                ; base_read_addr[20], base_read_addr[21], base_read_addr[22], base_read_addr[23],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|rRD1_MAX_ADDR[23],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|rRD1_MAX_ADDR[22],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|rRD1_MAX_ADDR[21],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|rRD1_MAX_ADDR[20],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|rRD1_MAX_ADDR[18],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                          ;                                ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|no_data_yet,                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                          ;                                ; counter_dly[5],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0],                                                                                                    ;
;                                                                                                                                                                                                                                                                          ;                                ; max_read_addr[19], sdram_control:sdram_control_inst|rRD1_MAX_ADDR[19]                                                                                                                                                                                                      ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                                                                                   ; Stuck at VCC                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0],                                                                                                    ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[0],                                                                                                    ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[8],                                                                                                    ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[7],                                                                                                    ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[6],                                                                                                    ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[5],                                                                                                    ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[4],                                                                                                    ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[3],                                                                                                    ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[2],                                                                                                    ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[1],                                                                                                    ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2],                                                                                        ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3],                                                                                        ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4],                                                                                        ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5],                                                                                        ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6],                                                                                        ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7],                                                                                        ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8],                                                                                        ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10],                                                                                       ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                                                                                         ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                                                                                                   ; Stuck at GND                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0],                                                                                                    ;
;                                                                                                                                                                                                                                                                          ; due to stuck port clock        ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0,                                                                                           ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1,                                                                                           ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2,                                                                                           ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3,                                                                                           ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4,                                                                                           ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5,                                                                                           ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6,                                                                                           ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7,                                                                                           ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8,                                                                                           ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9,                                                                                           ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10,                                                                                          ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6,                                                                                              ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2],                                                                                      ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1],                                                                                      ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                                                                                       ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[8]                                                                                                                     ; Stuck at GND                   ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[8],                                                                                                              ;
;                                                                                                                                                                                                                                                                          ; due to stuck port clock_enable ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[8],                                                                     ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[8],                                                                     ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[8],                                                                                                   ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[7],                                                                                                   ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[6],                                                                                                   ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[5],                                                                                                   ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[4],                                                                                                   ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[3],                                                                                                   ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[2],                                                                                                   ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[1],                                                                                                   ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[0],                                                                                                   ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8,                                                                                          ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[9]                                                                                                    ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                                                                                  ; Stuck at GND                   ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0],                                                                                                   ;
;                                                                                                                                                                                                                                                                          ; due to stuck port clock        ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0,                                                                                          ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1,                                                                                          ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2,                                                                                          ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3,                                                                                          ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4,                                                                                          ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5,                                                                                          ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6,                                                                                          ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7,                                                                                          ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8,                                                                                          ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9,                                                                                             ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2],                                                                                    ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1],                                                                                    ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                                                                                     ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                                                                                          ; Stuck at GND                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2,                                                                                           ;
;                                                                                                                                                                                                                                                                          ; due to stuck port clock_enable ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3,                                                                                           ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4,                                                                                           ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5,                                                                                           ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6,                                                                                           ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7,                                                                                           ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8,                                                                                           ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9,                                                                                           ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                                                                                           ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                   ; Stuck at GND                   ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][53],                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                     ;
;                                                                                                                                                                                                                                                                          ;                                ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                     ;
;                                                                                                                                                                                                                                                                          ;                                ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                     ;
;                                                                                                                                                                                                                                                                          ;                                ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                      ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                       ; Stuck at GND                   ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[0][53],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switch_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                         ;
;                                                                                                                                                                                                                                                                          ;                                ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switch_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                         ;
;                                                                                                                                                                                                                                                                          ;                                ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switch_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                         ;
;                                                                                                                                                                                                                                                                          ;                                ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switch_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                          ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                       ; Stuck at GND                   ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[0][53],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                         ;
;                                                                                                                                                                                                                                                                          ;                                ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                         ;
;                                                                                                                                                                                                                                                                          ;                                ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                         ;
;                                                                                                                                                                                                                                                                          ;                                ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                          ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                         ; Stuck at GND                   ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][53],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                           ;
;                                                                                                                                                                                                                                                                          ;                                ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                           ;
;                                                                                                                                                                                                                                                                          ;                                ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                           ;
;                                                                                                                                                                                                                                                                          ;                                ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                            ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                              ; Stuck at GND                   ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem[0][53],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_timestamp_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                ;
;                                                                                                                                                                                                                                                                          ;                                ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_timestamp_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                ;
;                                                                                                                                                                                                                                                                          ;                                ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_timestamp_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                ;
;                                                                                                                                                                                                                                                                          ;                                ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_timestamp_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                 ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                             ; Stuck at GND                   ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][53],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                               ;
;                                                                                                                                                                                                                                                                          ;                                ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                               ;
;                                                                                                                                                                                                                                                                          ;                                ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                               ;
;                                                                                                                                                                                                                                                                          ;                                ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                      ; Stuck at GND                   ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][53],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                        ;
;                                                                                                                                                                                                                                                                          ;                                ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                        ;
;                                                                                                                                                                                                                                                                          ;                                ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                        ;
;                                                                                                                                                                                                                                                                          ;                                ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                         ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                   ; Stuck at GND                   ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][53],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                     ;
;                                                                                                                                                                                                                                                                          ;                                ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                     ;
;                                                                                                                                                                                                                                                                          ;                                ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                     ;
;                                                                                                                                                                                                                                                                          ;                                ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                      ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_mtl_controller_0_avalon_agent_rsp_fifo|mem[1][60]                                                                                                                                    ; Stuck at GND                   ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_mtl_controller_0_avalon_agent_rsp_fifo|mem[0][53],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_mtl_controller_0_avalon_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                      ;
;                                                                                                                                                                                                                                                                          ;                                ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_mtl_controller_0_avalon_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                      ;
;                                                                                                                                                                                                                                                                          ;                                ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_mtl_controller_0_avalon_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                      ;
;                                                                                                                                                                                                                                                                          ;                                ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_mtl_controller_0_avalon_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                       ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[7]                                                                                                             ; Stuck at GND                   ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[7],                                                                     ;
;                                                                                                                                                                                                                                                                          ; due to stuck port clock        ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[7],                                                                     ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1,                                                                                       ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                                                                                        ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[7]                                                                                                                     ; Stuck at GND                   ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[7],                                                                                                              ;
;                                                                                                                                                                                                                                                                          ; due to stuck port clock_enable ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[7],                                                                     ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[7],                                                                     ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                                                                                           ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[6]                                                                                                                     ; Stuck at GND                   ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[6],                                                                                                              ;
;                                                                                                                                                                                                                                                                          ; due to stuck port clock_enable ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[6],                                                                     ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[6],                                                                     ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                                                                                           ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[5]                                                                                                                     ; Stuck at GND                   ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[5],                                                                                                              ;
;                                                                                                                                                                                                                                                                          ; due to stuck port clock_enable ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[5],                                                                     ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[5],                                                                     ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                                                                                           ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[4]                                                                                                                     ; Stuck at GND                   ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[4],                                                                                                              ;
;                                                                                                                                                                                                                                                                          ; due to stuck port clock_enable ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[4],                                                                     ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[4],                                                                     ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                                                                                           ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[3]                                                                                                                     ; Stuck at GND                   ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[3],                                                                                                              ;
;                                                                                                                                                                                                                                                                          ; due to stuck port clock_enable ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[3],                                                                     ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[3],                                                                     ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                                                                                           ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[2]                                                                                                                     ; Stuck at GND                   ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[2],                                                                                                              ;
;                                                                                                                                                                                                                                                                          ; due to stuck port clock_enable ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[2],                                                                     ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[2],                                                                     ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                                                                                           ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[1]                                                                                                                     ; Stuck at GND                   ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[1],                                                                                                              ;
;                                                                                                                                                                                                                                                                          ; due to stuck port clock_enable ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[1],                                                                     ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[1],                                                                     ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                                                                                           ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[0]                                                                                                                     ; Stuck at GND                   ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[0],                                                                                                              ;
;                                                                                                                                                                                                                                                                          ; due to stuck port clock_enable ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[0],                                                                     ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[0],                                                                     ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                                                                                           ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[7]                                                                                                                      ; Stuck at GND                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[7],                                                                      ;
;                                                                                                                                                                                                                                                                          ; due to stuck port clock        ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[7],                                                                      ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[0]                                                                                                     ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[9]                                                                                                                      ; Stuck at GND                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[9],                                                                      ;
;                                                                                                                                                                                                                                                                          ; due to stuck port clock        ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[9],                                                                      ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                                                                                                ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[8]                                                                                                                      ; Stuck at GND                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[8],                                                                      ;
;                                                                                                                                                                                                                                                                          ; due to stuck port clock        ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[8],                                                                      ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[1]                                                                                                     ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[5]                                                                                                             ; Stuck at GND                   ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[5],                                                                     ;
;                                                                                                                                                                                                                                                                          ; due to stuck port clock        ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[5],                                                                     ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                                                                                               ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[1]                                                                                                             ; Stuck at GND                   ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[1],                                                                     ;
;                                                                                                                                                                                                                                                                          ; due to stuck port clock        ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[1]                                                                      ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[0]                                                                                                             ; Stuck at GND                   ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[0],                                                                     ;
;                                                                                                                                                                                                                                                                          ; due to stuck port clock        ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[0]                                                                      ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[5]                                                                                                                      ; Stuck at GND                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[5],                                                                      ;
;                                                                                                                                                                                                                                                                          ; due to stuck port clock        ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[5]                                                                       ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[0]                                                                    ; Lost Fanouts                   ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[0],                                                                     ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                                                                                    ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[4]                                                                                                             ; Stuck at GND                   ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[4],                                                                     ;
;                                                                                                                                                                                                                                                                          ; due to stuck port clock        ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[4]                                                                      ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[4]                                                                                                                      ; Stuck at GND                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[4],                                                                      ;
;                                                                                                                                                                                                                                                                          ; due to stuck port clock        ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[4]                                                                       ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[3]                                                                                                                      ; Stuck at GND                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[3],                                                                      ;
;                                                                                                                                                                                                                                                                          ; due to stuck port clock        ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[3]                                                                       ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[2]                                                                                                                      ; Stuck at GND                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[2],                                                                      ;
;                                                                                                                                                                                                                                                                          ; due to stuck port clock        ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[2]                                                                       ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[1]                                                                                                                      ; Stuck at GND                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[1],                                                                      ;
;                                                                                                                                                                                                                                                                          ; due to stuck port clock        ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[1]                                                                       ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[0]                                                                     ; Lost Fanouts                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[0],                                                                      ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[0]                                                                                                                ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[1]                                                                     ; Lost Fanouts                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[1],                                                                      ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[1]                                                                                                                ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[3]                                                                     ; Lost Fanouts                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[3],                                                                      ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[3]                                                                                                                ;
; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_dbrk:the_nios_mtl_cpu_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                         ; Stuck at GND                   ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_dbrk:the_nios_mtl_cpu_cpu_nios2_oci_dbrk|dbrk_break,                                                                                ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_break:the_nios_mtl_cpu_cpu_nios2_oci_break|trigbrktype                                                                              ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[4]                                                                     ; Lost Fanouts                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[4],                                                                      ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[4]                                                                                                                ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[5]                                                                     ; Lost Fanouts                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[5],                                                                      ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[5]                                                                                                                ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[6]                                                                     ; Lost Fanouts                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[6],                                                                      ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[6]                                                                                                                ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[7]                                                                     ; Lost Fanouts                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[7],                                                                      ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[7]                                                                                                                ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[8]                                                                     ; Lost Fanouts                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[8],                                                                      ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[8]                                                                                                                ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[9]                                                                     ; Lost Fanouts                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[9],                                                                      ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[9]                                                                                                                ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[6]                                                                                                                      ; Stuck at GND                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[6],                                                                      ;
;                                                                                                                                                                                                                                                                          ; due to stuck port clock        ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6]                                                                       ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[10]                                                                    ; Lost Fanouts                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[10],                                                                     ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[10]                                                                                                               ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[0]                                                                                                                      ; Stuck at GND                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[0],                                                                      ;
;                                                                                                                                                                                                                                                                          ; due to stuck port clock        ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[0]                                                                       ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[6]                                                                                                             ; Stuck at GND                   ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[6],                                                                     ;
;                                                                                                                                                                                                                                                                          ; due to stuck port clock        ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[6]                                                                      ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[2]                                                                     ; Lost Fanouts                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[2],                                                                      ;
;                                                                                                                                                                                                                                                                          ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[2]                                                                                                                ;
; base_read_addr[6]                                                                                                                                                                                                                                                        ; Stuck at GND                   ; sdram_control:sdram_control_inst|rRD1_MAX_ADDR[6],                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ; sdram_control:sdram_control_inst|rRD1_ADDR[6]                                                                                                                                                                                                                              ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[3]                                                                                                             ; Stuck at GND                   ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[3],                                                                     ;
;                                                                                                                                                                                                                                                                          ; due to stuck port clock        ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[3]                                                                      ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[2]                                                                                                             ; Stuck at GND                   ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[2],                                                                     ;
;                                                                                                                                                                                                                                                                          ; due to stuck port clock        ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[2]                                                                      ;
; nios_mtl:u0|nios_mtl_Switch:switch|readdata[27]                                                                                                                                                                                                                          ; Stuck at GND                   ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[27]                                                                                                                                           ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_Switch:switch|readdata[26]                                                                                                                                                                                                                          ; Stuck at GND                   ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[26]                                                                                                                                           ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_Switch:switch|readdata[25]                                                                                                                                                                                                                          ; Stuck at GND                   ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[25]                                                                                                                                           ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_Switch:switch|readdata[24]                                                                                                                                                                                                                          ; Stuck at GND                   ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[24]                                                                                                                                           ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_Switch:switch|readdata[23]                                                                                                                                                                                                                          ; Stuck at GND                   ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[23]                                                                                                                                           ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_Switch:switch|readdata[22]                                                                                                                                                                                                                          ; Stuck at GND                   ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[22]                                                                                                                                           ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_Switch:switch|readdata[21]                                                                                                                                                                                                                          ; Stuck at GND                   ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[21]                                                                                                                                           ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_Switch:switch|readdata[20]                                                                                                                                                                                                                          ; Stuck at GND                   ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[20]                                                                                                                                           ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_Switch:switch|readdata[19]                                                                                                                                                                                                                          ; Stuck at GND                   ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[19]                                                                                                                                           ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_Switch:switch|readdata[18]                                                                                                                                                                                                                          ; Stuck at GND                   ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[18]                                                                                                                                           ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_Switch:switch|readdata[17]                                                                                                                                                                                                                          ; Stuck at GND                   ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[17]                                                                                                                                           ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_Switch:switch|readdata[16]                                                                                                                                                                                                                          ; Stuck at GND                   ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[16]                                                                                                                                           ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_Switch:switch|readdata[15]                                                                                                                                                                                                                          ; Stuck at GND                   ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[15]                                                                                                                                           ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_Switch:switch|readdata[14]                                                                                                                                                                                                                          ; Stuck at GND                   ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[14]                                                                                                                                           ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_Switch:switch|readdata[13]                                                                                                                                                                                                                          ; Stuck at GND                   ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[13]                                                                                                                                           ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_Switch:switch|readdata[12]                                                                                                                                                                                                                          ; Stuck at GND                   ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[12]                                                                                                                                           ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_Switch:switch|readdata[11]                                                                                                                                                                                                                          ; Stuck at GND                   ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[11]                                                                                                                                           ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_Switch:switch|readdata[10]                                                                                                                                                                                                                          ; Stuck at GND                   ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[10]                                                                                                                                           ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_Switch:switch|readdata[9]                                                                                                                                                                                                                           ; Stuck at GND                   ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[9]                                                                                                                                            ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_Switch:switch|readdata[8]                                                                                                                                                                                                                           ; Stuck at GND                   ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[8]                                                                                                                                            ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_Switch:switch|readdata[7]                                                                                                                                                                                                                           ; Stuck at GND                   ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[7]                                                                                                                                            ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_Switch:switch|readdata[6]                                                                                                                                                                                                                           ; Stuck at GND                   ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[6]                                                                                                                                            ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_Switch:switch|readdata[5]                                                                                                                                                                                                                           ; Stuck at GND                   ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[5]                                                                                                                                            ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_Switch:switch|readdata[4]                                                                                                                                                                                                                           ; Stuck at GND                   ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[4]                                                                                                                                            ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_Button:button|readdata[31]                                                                                                                                                                                                                          ; Stuck at GND                   ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[31]                                                                                                                                           ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_Button:button|readdata[30]                                                                                                                                                                                                                          ; Stuck at GND                   ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[30]                                                                                                                                           ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_Button:button|readdata[29]                                                                                                                                                                                                                          ; Stuck at GND                   ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[29]                                                                                                                                           ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_Button:button|readdata[28]                                                                                                                                                                                                                          ; Stuck at GND                   ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[28]                                                                                                                                           ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_Button:button|readdata[27]                                                                                                                                                                                                                          ; Stuck at GND                   ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[27]                                                                                                                                           ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_Button:button|readdata[26]                                                                                                                                                                                                                          ; Stuck at GND                   ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[26]                                                                                                                                           ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_Button:button|readdata[25]                                                                                                                                                                                                                          ; Stuck at GND                   ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[25]                                                                                                                                           ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_Button:button|readdata[24]                                                                                                                                                                                                                          ; Stuck at GND                   ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[24]                                                                                                                                           ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_Button:button|readdata[23]                                                                                                                                                                                                                          ; Stuck at GND                   ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[23]                                                                                                                                           ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_Button:button|readdata[22]                                                                                                                                                                                                                          ; Stuck at GND                   ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[22]                                                                                                                                           ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_Button:button|readdata[21]                                                                                                                                                                                                                          ; Stuck at GND                   ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[21]                                                                                                                                           ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_Button:button|readdata[20]                                                                                                                                                                                                                          ; Stuck at GND                   ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[20]                                                                                                                                           ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_Button:button|readdata[19]                                                                                                                                                                                                                          ; Stuck at GND                   ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[19]                                                                                                                                           ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_Button:button|readdata[18]                                                                                                                                                                                                                          ; Stuck at GND                   ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[18]                                                                                                                                           ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_Button:button|readdata[17]                                                                                                                                                                                                                          ; Stuck at GND                   ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[17]                                                                                                                                           ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_Button:button|readdata[16]                                                                                                                                                                                                                          ; Stuck at GND                   ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[16]                                                                                                                                           ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_Button:button|readdata[15]                                                                                                                                                                                                                          ; Stuck at GND                   ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[15]                                                                                                                                           ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_Button:button|readdata[14]                                                                                                                                                                                                                          ; Stuck at GND                   ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[14]                                                                                                                                           ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_Button:button|readdata[13]                                                                                                                                                                                                                          ; Stuck at GND                   ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[13]                                                                                                                                           ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_Button:button|readdata[12]                                                                                                                                                                                                                          ; Stuck at GND                   ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[12]                                                                                                                                           ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_Button:button|readdata[11]                                                                                                                                                                                                                          ; Stuck at GND                   ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[11]                                                                                                                                           ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_Button:button|readdata[10]                                                                                                                                                                                                                          ; Stuck at GND                   ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[10]                                                                                                                                           ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_Button:button|readdata[9]                                                                                                                                                                                                                           ; Stuck at GND                   ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[9]                                                                                                                                            ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_Button:button|readdata[8]                                                                                                                                                                                                                           ; Stuck at GND                   ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[8]                                                                                                                                            ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_Button:button|readdata[7]                                                                                                                                                                                                                           ; Stuck at GND                   ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[7]                                                                                                                                            ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_Button:button|readdata[6]                                                                                                                                                                                                                           ; Stuck at GND                   ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[6]                                                                                                                                            ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_Button:button|readdata[4]                                                                                                                                                                                                                           ; Stuck at GND                   ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[4]                                                                                                                                            ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_Button:button|readdata[3]                                                                                                                                                                                                                           ; Stuck at GND                   ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[3]                                                                                                                                            ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_Button:button|readdata[2]                                                                                                                                                                                                                           ; Stuck at GND                   ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[2]                                                                                                                                            ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_Button:button|readdata[1]                                                                                                                                                                                                                           ; Stuck at GND                   ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[1]                                                                                                                                            ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|rWR1_MAX_ADDR[23]                                                                                                                                                                                                                       ; Stuck at GND                   ; sdram_control:sdram_control_inst|rWR1_ADDR[0]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|rWR2_MAX_ADDR[23]                                                                                                                                                                                                                       ; Stuck at GND                   ; sdram_control:sdram_control_inst|rWR2_ADDR[23]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                          ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|rRD2_MAX_ADDR[23]                                                                                                                                                                                                                       ; Stuck at GND                   ; sdram_control:sdram_control_inst|rRD2_ADDR[23]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                          ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_Button:button|readdata[5]                                                                                                                                                                                                                           ; Stuck at GND                   ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[5]                                                                                                                                            ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                            ; Stuck at GND                   ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_ienable_reg[31]                                                                                                                                                                                                      ; Stuck at GND                   ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_control_rd_data[31]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[0]                                                                    ; Lost Fanouts                   ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[0]                                                                      ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[1]                                                                    ; Lost Fanouts                   ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[1]                                                                      ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[2]                                                                    ; Lost Fanouts                   ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[2]                                                                      ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[3]                                                                    ; Lost Fanouts                   ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[3]                                                                      ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[4]                                                                    ; Lost Fanouts                   ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[4]                                                                      ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[5]                                                                    ; Lost Fanouts                   ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[5]                                                                      ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[6]                                                                    ; Lost Fanouts                   ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[6]                                                                      ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[7]                                                                    ; Lost Fanouts                   ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[7]                                                                      ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[8]                                                                    ; Lost Fanouts                   ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[8]                                                                      ;
; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_ienable_reg[30]                                                                                                                                                                                                      ; Stuck at GND                   ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_control_rd_data[30]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_ienable_reg[29]                                                                                                                                                                                                      ; Stuck at GND                   ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_control_rd_data[29]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_ienable_reg[28]                                                                                                                                                                                                      ; Stuck at GND                   ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_control_rd_data[28]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_ienable_reg[27]                                                                                                                                                                                                      ; Stuck at GND                   ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_control_rd_data[27]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_ienable_reg[26]                                                                                                                                                                                                      ; Stuck at GND                   ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_control_rd_data[26]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_ienable_reg[25]                                                                                                                                                                                                      ; Stuck at GND                   ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_control_rd_data[25]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_ienable_reg[24]                                                                                                                                                                                                      ; Stuck at GND                   ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_control_rd_data[24]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_ienable_reg[23]                                                                                                                                                                                                      ; Stuck at GND                   ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_control_rd_data[23]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_ienable_reg[22]                                                                                                                                                                                                      ; Stuck at GND                   ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_control_rd_data[22]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_ienable_reg[21]                                                                                                                                                                                                      ; Stuck at GND                   ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_control_rd_data[21]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_ienable_reg[20]                                                                                                                                                                                                      ; Stuck at GND                   ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_control_rd_data[20]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[1]                                                                    ; Lost Fanouts                   ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[1]                                                                      ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[2]                                                                    ; Lost Fanouts                   ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[2]                                                                      ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[3]                                                                    ; Lost Fanouts                   ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[3]                                                                      ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[4]                                                                    ; Lost Fanouts                   ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[4]                                                                      ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[5]                                                                    ; Lost Fanouts                   ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[5]                                                                      ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[6]                                                                    ; Lost Fanouts                   ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[6]                                                                      ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[7]                                                                    ; Lost Fanouts                   ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[7]                                                                      ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[8]                                                                    ; Lost Fanouts                   ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[8]                                                                      ;
; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_ienable_reg[19]                                                                                                                                                                                                      ; Stuck at GND                   ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_control_rd_data[19]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_ienable_reg[18]                                                                                                                                                                                                      ; Stuck at GND                   ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_control_rd_data[18]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_ienable_reg[17]                                                                                                                                                                                                      ; Stuck at GND                   ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_control_rd_data[17]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_ienable_reg[16]                                                                                                                                                                                                      ; Stuck at GND                   ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_control_rd_data[16]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_ienable_reg[15]                                                                                                                                                                                                      ; Stuck at GND                   ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_control_rd_data[15]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_ienable_reg[14]                                                                                                                                                                                                      ; Stuck at GND                   ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_control_rd_data[14]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_ienable_reg[13]                                                                                                                                                                                                      ; Stuck at GND                   ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_control_rd_data[13]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_ienable_reg[12]                                                                                                                                                                                                      ; Stuck at GND                   ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_control_rd_data[12]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_ienable_reg[11]                                                                                                                                                                                                      ; Stuck at GND                   ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_control_rd_data[11]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                       ; Lost Fanouts                   ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                         ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                       ; Lost Fanouts                   ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                         ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                       ; Lost Fanouts                   ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                         ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                       ; Lost Fanouts                   ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                         ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                       ; Lost Fanouts                   ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                         ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                       ; Lost Fanouts                   ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                         ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                       ; Lost Fanouts                   ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                         ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                       ; Lost Fanouts                   ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                         ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                         ; Lost Fanouts                   ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                           ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                         ; Lost Fanouts                   ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                           ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                         ; Lost Fanouts                   ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                           ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                         ; Lost Fanouts                   ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                           ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                              ; Lost Fanouts                   ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                              ; Lost Fanouts                   ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                              ; Lost Fanouts                   ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                              ; Lost Fanouts                   ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                      ; Lost Fanouts                   ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                        ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                      ; Lost Fanouts                   ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                        ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                      ; Lost Fanouts                   ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                        ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                      ; Lost Fanouts                   ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                        ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                   ; Lost Fanouts                   ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                     ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                   ; Lost Fanouts                   ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                     ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                   ; Lost Fanouts                   ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                     ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                   ; Lost Fanouts                   ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                     ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_mtl_controller_0_avalon_agent_rsp_fifo|mem[0][77]                                                                                                                                    ; Lost Fanouts                   ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_mtl_controller_0_avalon_agent_rsp_fifo|mem[1][77]                                                                                                                                      ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_mtl_controller_0_avalon_agent_rsp_fifo|mem[0][76]                                                                                                                                    ; Lost Fanouts                   ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_mtl_controller_0_avalon_agent_rsp_fifo|mem[1][76]                                                                                                                                      ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_mtl_controller_0_avalon_agent_rsp_fifo|mem[0][75]                                                                                                                                    ; Lost Fanouts                   ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_mtl_controller_0_avalon_agent_rsp_fifo|mem[1][75]                                                                                                                                      ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_mtl_controller_0_avalon_agent_rsp_fifo|mem[0][74]                                                                                                                                    ; Lost Fanouts                   ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_mtl_controller_0_avalon_agent_rsp_fifo|mem[1][74]                                                                                                                                      ;
; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_ienable_reg[10]                                                                                                                                                                                                      ; Stuck at GND                   ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_control_rd_data[10]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[28]                                                                                                                                                                                                 ; Stuck at GND                   ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_mtl_controller_0_avalon_translator|av_readdata_pre[28]                                                                                                                        ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[29]                                                                                                                                                                                                 ; Stuck at GND                   ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_mtl_controller_0_avalon_translator|av_readdata_pre[29]                                                                                                                        ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[30]                                                                                                                                                                                                 ; Stuck at GND                   ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_mtl_controller_0_avalon_translator|av_readdata_pre[30]                                                                                                                        ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[31]                                                                                                                                                                                                 ; Stuck at GND                   ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_mtl_controller_0_avalon_translator|av_readdata_pre[31]                                                                                                                        ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_ienable_reg[9]                                                                                                                                                                                                       ; Stuck at GND                   ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_control_rd_data[9]                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_ienable_reg[8]                                                                                                                                                                                                       ; Stuck at GND                   ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_control_rd_data[8]                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_ienable_reg[7]                                                                                                                                                                                                       ; Stuck at GND                   ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_control_rd_data[7]                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_ienable_reg[6]                                                                                                                                                                                                       ; Stuck at GND                   ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_control_rd_data[6]                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                                       ; Stuck at GND                   ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_control_rd_data[5]                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_ienable_reg[4]                                                                                                                                                                                                       ; Stuck at GND                   ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_control_rd_data[4]                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_ienable_reg[3]                                                                                                                                                                                                       ; Stuck at GND                   ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_control_rd_data[3]                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_ienable_reg[2]                                                                                                                                                                                                       ; Stuck at GND                   ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_control_rd_data[2]                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_dbrk:the_nios_mtl_cpu_cpu_nios2_oci_dbrk|dbrk_goto1                                                                               ; Stuck at GND                   ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_break:the_nios_mtl_cpu_cpu_nios2_oci_break|trigger_state                                                                            ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_Switch:switch|readdata[31]                                                                                                                                                                                                                          ; Stuck at GND                   ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[31]                                                                                                                                           ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; max_read_addr[14]                                                                                                                                                                                                                                                        ; Stuck at GND                   ; sdram_control:sdram_control_inst|rRD1_MAX_ADDR[14]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; base_read_addr[0]                                                                                                                                                                                                                                                        ; Stuck at GND                   ; sdram_control:sdram_control_inst|rRD1_MAX_ADDR[0]                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; base_read_addr[1]                                                                                                                                                                                                                                                        ; Stuck at GND                   ; sdram_control:sdram_control_inst|rRD1_MAX_ADDR[1]                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; base_read_addr[2]                                                                                                                                                                                                                                                        ; Stuck at GND                   ; sdram_control:sdram_control_inst|rRD1_MAX_ADDR[2]                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; base_read_addr[3]                                                                                                                                                                                                                                                        ; Stuck at GND                   ; sdram_control:sdram_control_inst|rRD1_MAX_ADDR[3]                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; base_read_addr[4]                                                                                                                                                                                                                                                        ; Stuck at GND                   ; sdram_control:sdram_control_inst|rRD1_MAX_ADDR[4]                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; base_read_addr[5]                                                                                                                                                                                                                                                        ; Stuck at GND                   ; sdram_control:sdram_control_inst|rRD1_MAX_ADDR[5]                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_Switch:switch|readdata[30]                                                                                                                                                                                                                          ; Stuck at GND                   ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[30]                                                                                                                                           ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; base_read_addr[7]                                                                                                                                                                                                                                                        ; Stuck at GND                   ; sdram_control:sdram_control_inst|rRD1_MAX_ADDR[7]                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; base_read_addr[8]                                                                                                                                                                                                                                                        ; Stuck at GND                   ; sdram_control:sdram_control_inst|rRD1_MAX_ADDR[8]                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; base_read_addr[9]                                                                                                                                                                                                                                                        ; Stuck at GND                   ; sdram_control:sdram_control_inst|rRD1_MAX_ADDR[9]                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; base_read_addr[10]                                                                                                                                                                                                                                                       ; Stuck at GND                   ; sdram_control:sdram_control_inst|rRD1_MAX_ADDR[10]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_Switch:switch|readdata[29]                                                                                                                                                                                                                          ; Stuck at GND                   ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[29]                                                                                                                                           ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_Switch:switch|readdata[28]                                                                                                                                                                                                                          ; Stuck at GND                   ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[28]                                                                                                                                           ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[0]                                                                                                   ; Lost Fanouts                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[0]                                                                                                                        ;
; max_read_addr[11]                                                                                                                                                                                                                                                        ; Stuck at VCC                   ; sdram_control:sdram_control_inst|rRD1_MAX_ADDR[11]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; max_read_addr[12]                                                                                                                                                                                                                                                        ; Stuck at VCC                   ; sdram_control:sdram_control_inst|rRD1_MAX_ADDR[12]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; max_read_addr[13]                                                                                                                                                                                                                                                        ; Stuck at VCC                   ; sdram_control:sdram_control_inst|rRD1_MAX_ADDR[13]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; max_read_addr[15]                                                                                                                                                                                                                                                        ; Stuck at VCC                   ; sdram_control:sdram_control_inst|rRD1_MAX_ADDR[15]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; max_read_addr[16]                                                                                                                                                                                                                                                        ; Stuck at VCC                   ; sdram_control:sdram_control_inst|rRD1_MAX_ADDR[16]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; max_read_addr[17]                                                                                                                                                                                                                                                        ; Stuck at VCC                   ; sdram_control:sdram_control_inst|rRD1_MAX_ADDR[17]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_mtl_controller_0_avalon_agent_rsp_fifo|mem[1][95]                                                                                                                                    ; Stuck at GND                   ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_mtl_controller_0_avalon_agent_rsp_fifo|mem[0][95]                                                                                                                                      ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][95]                                                                                                                                   ; Stuck at GND                   ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][95]                                                                                                                                     ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][95]                                                                                                                                      ; Stuck at GND                   ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][95]                                                                                                                                        ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem[1][95]                                                                                                                                              ; Stuck at GND                   ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem[0][95]                                                                                                                                                ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][95]                                                                                                                                                         ; Stuck at GND                   ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][95]                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[1][95]                                                                                                                                                       ; Stuck at GND                   ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[0][95]                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[1][95]                                                                                                                                                       ; Stuck at GND                   ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[0][95]                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][95]                                                                                                                                             ; Stuck at GND                   ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][95]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][95]                                                                                                                                                   ; Stuck at GND                   ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][95]                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_cmd_mux_003:cmd_mux_003|share_count_zero_flag                                                                                                                                        ; Stuck at VCC                   ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_cmd_mux_003:cmd_mux_003|share_count[0]                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_cmd_mux_003:cmd_mux_004|share_count_zero_flag                                                                                                                                        ; Stuck at VCC                   ; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_cmd_mux_003:cmd_mux_004|share_count[0]                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                            ;
; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts                   ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|DRsize.101 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 6882  ;
; Number of registers using Synchronous Clear  ; 290   ;
; Number of registers using Synchronous Load   ; 1580  ;
; Number of registers using Asynchronous Clear ; 1084  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 4975  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                        ; Fan out ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; nios_mtl:u0|nios_mtl_timer_timestamp:timer_timestamp|internal_counter[0]                                                                                                                                                                                 ; 3       ;
; nios_mtl:u0|nios_mtl_timer_timestamp:timer_timestamp|internal_counter[1]                                                                                                                                                                                 ; 3       ;
; nios_mtl:u0|nios_mtl_timer_timestamp:timer_timestamp|internal_counter[2]                                                                                                                                                                                 ; 3       ;
; nios_mtl:u0|nios_mtl_timer_timestamp:timer_timestamp|internal_counter[3]                                                                                                                                                                                 ; 3       ;
; nios_mtl:u0|nios_mtl_timer_timestamp:timer_timestamp|internal_counter[6]                                                                                                                                                                                 ; 3       ;
; nios_mtl:u0|nios_mtl_timer_timestamp:timer_timestamp|internal_counter[8]                                                                                                                                                                                 ; 3       ;
; nios_mtl:u0|nios_mtl_timer_timestamp:timer_timestamp|internal_counter[9]                                                                                                                                                                                 ; 3       ;
; nios_mtl:u0|nios_mtl_timer_timestamp:timer_timestamp|internal_counter[14]                                                                                                                                                                                ; 3       ;
; nios_mtl:u0|nios_mtl_timer_timestamp:timer_timestamp|internal_counter[15]                                                                                                                                                                                ; 3       ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|mvd                                                                                                                                                                                              ; 1       ;
; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                   ; 1       ;
; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                               ; 24      ;
; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                              ; 5       ;
; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                           ; 11      ;
; nios_mtl:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                ; 1       ;
; nios_mtl:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                ; 4       ;
; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                   ; 2       ;
; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|i_read                                                                                                                                                                                                 ; 4       ;
; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|F_pc[13]                                                                                                                                                                                               ; 2       ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                             ; 2       ;
; nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                             ; 2       ;
; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|hbreak_enabled                                                                                                                                                                                         ; 9       ;
; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                                       ; 3       ;
; nios_mtl:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                ; 1       ;
; nios_mtl:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                   ; 1       ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|YC[7]                                                                                                                                                      ; 76      ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|YC[5]                                                                                                                                                      ; 76      ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|YC[4]                                                                                                                                                      ; 76      ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|YC[2]                                                                                                                                                      ; 76      ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[6]                                                                                                                                                      ; 27      ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[5]                                                                                                                                                      ; 27      ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[2]                                                                                                                                                      ; 27      ;
; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|soucoup_layer:Flying_Saucer|enable                                                                                                                                          ; 6       ;
; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                               ; 3       ;
; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_avalon_reg:the_nios_mtl_cpu_cpu_nios2_avalon_reg|oci_ienable[0]                                                       ; 2       ;
; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_avalon_reg:the_nios_mtl_cpu_cpu_nios2_avalon_reg|oci_ienable[1]                                                       ; 2       ;
; nios_mtl:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                ; 1       ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                                                                      ; 1       ;
; nios_mtl:u0|nios_mtl_timer_timestamp:timer_timestamp|period_l_register[0]                                                                                                                                                                                ; 2       ;
; nios_mtl:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                    ; 1       ;
; nios_mtl:u0|nios_mtl_timer_timestamp:timer_timestamp|period_l_register[1]                                                                                                                                                                                ; 2       ;
; nios_mtl:u0|nios_mtl_timer_timestamp:timer_timestamp|period_l_register[2]                                                                                                                                                                                ; 2       ;
; nios_mtl:u0|nios_mtl_timer_timestamp:timer_timestamp|period_l_register[3]                                                                                                                                                                                ; 2       ;
; nios_mtl:u0|nios_mtl_timer_timestamp:timer_timestamp|period_l_register[6]                                                                                                                                                                                ; 2       ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                                                                       ; 1       ;
; nios_mtl:u0|nios_mtl_timer_timestamp:timer_timestamp|period_l_register[8]                                                                                                                                                                                ; 2       ;
; nios_mtl:u0|nios_mtl_timer_timestamp:timer_timestamp|period_l_register[9]                                                                                                                                                                                ; 2       ;
; nios_mtl:u0|nios_mtl_timer_timestamp:timer_timestamp|period_l_register[14]                                                                                                                                                                               ; 2       ;
; nios_mtl:u0|nios_mtl_timer_timestamp:timer_timestamp|period_l_register[15]                                                                                                                                                                               ; 2       ;
; nios_mtl:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                     ; 1       ;
; nios_mtl:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                     ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo            ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 54                                                                                                                                                                                                                  ;         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[1]                                                                                                                                                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE0_NANO|LT_SPI:Surf|SPI_counter[0]                                                                                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE0_NANO|sdram_control:sdram_control_inst|command:u_command|BA[1]                                                                                                                                                                                                                          ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_mtl_controller_0_avalon_translator|wait_latency_counter[0]                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_timestamp_s1_translator|wait_latency_counter[1]                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|wait_latency_counter[0]                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|wait_latency_counter[0]                                                                                                                                              ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_src1[30]                                                                                                                                                                                                                      ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_src1[14]                                                                                                                                                                                                                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_shift_rot_result[6]                                                                                                                                                                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[0]                                                                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|sdram_control:sdram_control_inst|command:u_command|command_delay[1]                                                                                                                                                                                                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|green[0]                                                                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|green[4]                                                                                                                                                                                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[17]                                                                                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE0_NANO|nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|av_ld_byte0_data[0]                                                                                                                                                                                                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|av_ld_byte2_data[2]                                                                                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE0_NANO|nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|readdata[2]                                                                                                                                                           ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line06|x_line[2]                                                                                                                                                    ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line12|x_line[6]                                                                                                                                                    ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line50|x_line[3]                                                                                                                                                    ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|x_line[5]                                                                                                                                                    ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line12|x_line[5]                                                                                                                                                    ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line50|x_line[1]                                                                                                                                                    ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|Draw_Line:line06|x_line[6]                                                                                                                                                    ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|Draw_Line:line12|x_line[3]                                                                                                                                                    ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|Draw_Line:line50|x_line[8]                                                                                                                                                    ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|Draw_Line:line06|x_line[8]                                                                                                                                                    ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|Draw_Line:line12|x_line[5]                                                                                                                                                    ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|Draw_Line:line50|x_line[2]                                                                                                                                                    ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|Draw_Line:line06|x_line[5]                                                                                                                                                    ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|Draw_Line:line12|x_line[4]                                                                                                                                                    ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|Draw_Line:line50|x_line[2]                                                                                                                                                    ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line06|x_line[6]                                                                                                                                                    ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line12|x_line[6]                                                                                                                                                    ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line50|x_line[1]                                                                                                                                                    ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|Draw_Line:line06|x_line[10]                                                                                                                                                   ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|Draw_Line:line12|x_line[10]                                                                                                                                                   ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|Draw_Line:line50|x_line[0]                                                                                                                                                    ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line64|x_line[10]                                                                                                                                                   ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line23|x_line[9]                                                                                                                                                    ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line45|x_line[8]                                                                                                                                                    ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line64|x_line[0]                                                                                                                                                    ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line23|x_line[4]                                                                                                                                                    ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line45|x_line[10]                                                                                                                                                   ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|Draw_Line:line64|x_line[9]                                                                                                                                                    ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|Draw_Line:line23|x_line[6]                                                                                                                                                    ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|Draw_Line:line45|x_line[1]                                                                                                                                                    ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|Draw_Line:line64|x_line[9]                                                                                                                                                    ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|Draw_Line:line23|x_line[6]                                                                                                                                                    ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|Draw_Line:line45|x_line[5]                                                                                                                                                    ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|Draw_Line:line64|x_line[1]                                                                                                                                                    ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|Draw_Line:line23|x_line[10]                                                                                                                                                   ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|Draw_Line:line45|x_line[1]                                                                                                                                                    ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line64|x_line[8]                                                                                                                                                    ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line23|x_line[8]                                                                                                                                                    ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line45|x_line[10]                                                                                                                                                   ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|Draw_Line:line64|x_line[2]                                                                                                                                                    ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|Draw_Line:line23|x_line[0]                                                                                                                                                    ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|Draw_Line:line45|x_line[0]                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE0_NANO|nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|d_byteenable[1]                                                                                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE0_NANO|LT_SPI:Surf|Data_Jump[0]                                                                                                                                                                                                                                                          ;
; 3:1                ; 7 bits    ; 14 LEs        ; 0 LEs                ; 14 LEs                 ; Yes        ; |DE0_NANO|max_read_addr[13]                                                                                                                                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE0_NANO|nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|d_writedata[18]                                                                                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|d_writedata[24]                                                                                                                                                                                                                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|sc_count[31]                                                                                                                                                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|move_count[3]                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE0_NANO|sdram_control:sdram_control_inst|mLENGTH[7]                                                                                                                                                                                                                                       ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE0_NANO|sdram_control:sdram_control_inst|mADDR[18]                                                                                                                                                                                                                                        ;
; 3:1                ; 21 bits   ; 42 LEs        ; 21 LEs               ; 21 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|x0[7]                                                                                                                                                                               ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|start_count[23]                                                                                                                                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|ko_count[9]                                                                                                                                                                         ;
; 4:1                ; 21 bits   ; 42 LEs        ; 21 LEs               ; 21 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|e_XY0_sc[11]                                                                                                                                                                                                              ;
; 4:1                ; 28 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[2]                                                                                                                                                                                                              ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|e_jump_qb[2]                                                                                                                                                                                                              ;
; 4:1                ; 21 bits   ; 42 LEs        ; 21 LEs               ; 21 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|e_XY0_qb[11]                                                                                                                                                                                                              ;
; 4:1                ; 28 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|e_color_state[24]                                                                                                                                                                                                         ;
; 4:1                ; 21 bits   ; 42 LEs        ; 21 LEs               ; 21 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|RANK1_XY_OFFSET[11]                                                                                                                                                                                                       ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[13]                                                                                                                                                                                                           ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XLENGTH[2]                                                                                                                                                                                                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|e_tilt_acc[0]                                                                                                                                                                                                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[14]                                                                                                                                                                                                                ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE0_NANO|sdram_control:sdram_control_inst|command:u_command|SA[9]                                                                                                                                                                                                                          ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|sdram_control:sdram_control_inst|command:u_command|SA[3]                                                                                                                                                                                                                          ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|read_blue[1]                                                                                                                                                                                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE0_NANO|nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                 ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_src2[10]                                                                                                                                                                                                                      ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_src2[2]                                                                                                                                                                                                                       ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_src2[16]                                                                                                                                                                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|red[1]                                                                                                                                                                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|blue[3]                                                                                                                                                                                              ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem|MonDReg[11]                                                                                           ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem|MonDReg[4]                                                                                            ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |DE0_NANO|LT_SPI:Surf|SPI_data[3]                                                                                                                                                                                                                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE0_NANO|nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|readdata[1]                                                                                                                                                           ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|xy_offset[1][7]                                                                                                                                                                                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE0_NANO|LT_SPI:Surf|Data_Acc[3]                                                                                                                                                                                                                                                           ;
; 4:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE0_NANO|sdram_control:sdram_control_inst|rWR1_ADDR[16]                                                                                                                                                                                                                                    ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |DE0_NANO|nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[37]            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE0_NANO|nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[33]            ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[9]             ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[17]            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |DE0_NANO|sdram_control:sdram_control_inst|command:u_command|rp_shift[2]                                                                                                                                                                                                                    ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|F_pc[14]                                                                                                                                                                                                                        ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |DE0_NANO|nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem|MonAReg[9]                                                                                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|xy_offset[2][8]                                                                                                                                                                                      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |DE0_NANO|LT_SPI:Surf|Data_Status[3]                                                                                                                                                                                                                                                        ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_break:the_nios_mtl_cpu_cpu_nios2_oci_break|break_readreg[12]                                                                               ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE0_NANO|nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|d_byteenable[2]                                                                                                                                                                                                                 ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|xy_offset[3][2]                                                                                                                                                                                      ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE0_NANO|sdram_control:sdram_control_inst|CMD[1]                                                                                                                                                                                                                                           ;
; 6:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line06|x_n[4]                                                                                                                                                       ;
; 6:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line06|y_n[9]                                                                                                                                                       ;
; 6:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line12|x_n[5]                                                                                                                                                       ;
; 6:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line12|y_n[5]                                                                                                                                                       ;
; 6:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|x_n[10]                                                                                                                                                      ;
; 6:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|y_n[2]                                                                                                                                                       ;
; 6:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line12|x_n[6]                                                                                                                                                       ;
; 6:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line12|y_n[0]                                                                                                                                                       ;
; 6:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|xy_offset[4][4]                                                                                                                                                                                      ;
; 6:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|Draw_Line:line06|x_n[6]                                                                                                                                                       ;
; 6:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|Draw_Line:line06|y_n[8]                                                                                                                                                       ;
; 6:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|Draw_Line:line12|x_n[8]                                                                                                                                                       ;
; 6:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|Draw_Line:line12|y_n[7]                                                                                                                                                       ;
; 6:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|Draw_Line:line06|x_n[3]                                                                                                                                                       ;
; 6:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|Draw_Line:line06|y_n[0]                                                                                                                                                       ;
; 6:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|Draw_Line:line12|x_n[7]                                                                                                                                                       ;
; 6:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|Draw_Line:line12|y_n[2]                                                                                                                                                       ;
; 6:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|Draw_Line:line06|x_n[5]                                                                                                                                                       ;
; 6:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|Draw_Line:line06|y_n[9]                                                                                                                                                       ;
; 6:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|Draw_Line:line12|x_n[4]                                                                                                                                                       ;
; 6:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|Draw_Line:line12|y_n[5]                                                                                                                                                       ;
; 6:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line06|x_n[6]                                                                                                                                                       ;
; 6:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line06|y_n[9]                                                                                                                                                       ;
; 6:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line12|x_n[2]                                                                                                                                                       ;
; 6:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line12|y_n[5]                                                                                                                                                       ;
; 6:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|Draw_Line:line06|x_n[4]                                                                                                                                                       ;
; 6:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|Draw_Line:line06|y_n[0]                                                                                                                                                       ;
; 6:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|Draw_Line:line12|x_n[9]                                                                                                                                                       ;
; 6:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|Draw_Line:line12|y_n[5]                                                                                                                                                       ;
; 6:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line64|x_n[6]                                                                                                                                                       ;
; 6:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line64|y_n[9]                                                                                                                                                       ;
; 6:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line23|x_n[8]                                                                                                                                                       ;
; 6:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line23|y_n[0]                                                                                                                                                       ;
; 6:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line64|x_n[0]                                                                                                                                                       ;
; 6:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line64|y_n[9]                                                                                                                                                       ;
; 6:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line23|x_n[7]                                                                                                                                                       ;
; 6:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line23|y_n[5]                                                                                                                                                       ;
; 6:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|Draw_Line:line64|x_n[7]                                                                                                                                                       ;
; 6:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|Draw_Line:line64|y_n[5]                                                                                                                                                       ;
; 6:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|Draw_Line:line23|x_n[10]                                                                                                                                                      ;
; 6:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|Draw_Line:line23|y_n[5]                                                                                                                                                       ;
; 6:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|Draw_Line:line64|x_n[10]                                                                                                                                                      ;
; 6:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|Draw_Line:line64|y_n[8]                                                                                                                                                       ;
; 6:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|Draw_Line:line23|x_n[10]                                                                                                                                                      ;
; 6:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|Draw_Line:line23|y_n[1]                                                                                                                                                       ;
; 6:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|Draw_Line:line64|x_n[6]                                                                                                                                                       ;
; 6:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|Draw_Line:line64|y_n[4]                                                                                                                                                       ;
; 6:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|Draw_Line:line23|x_n[4]                                                                                                                                                       ;
; 6:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|Draw_Line:line23|y_n[0]                                                                                                                                                       ;
; 6:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line64|x_n[3]                                                                                                                                                       ;
; 6:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line64|y_n[0]                                                                                                                                                       ;
; 6:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line23|x_n[3]                                                                                                                                                       ;
; 6:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line23|y_n[3]                                                                                                                                                       ;
; 6:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|Draw_Line:line64|x_n[1]                                                                                                                                                       ;
; 6:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|Draw_Line:line64|y_n[9]                                                                                                                                                       ;
; 6:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|Draw_Line:line23|x_n[5]                                                                                                                                                       ;
; 6:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|Draw_Line:line23|y_n[1]                                                                                                                                                       ;
; 6:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line50|x_n[0]                                                                                                                                                       ;
; 6:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line50|y_n[1]                                                                                                                                                       ;
; 6:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line45|x_n[10]                                                                                                                                                      ;
; 6:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line45|y_n[5]                                                                                                                                                       ;
; 6:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line50|x_n[1]                                                                                                                                                       ;
; 6:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line50|y_n[9]                                                                                                                                                       ;
; 6:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line45|x_n[1]                                                                                                                                                       ;
; 6:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line45|y_n[1]                                                                                                                                                       ;
; 6:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|Draw_Line:line50|x_n[10]                                                                                                                                                      ;
; 6:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|Draw_Line:line50|y_n[7]                                                                                                                                                       ;
; 6:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|Draw_Line:line45|x_n[1]                                                                                                                                                       ;
; 6:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|Draw_Line:line45|y_n[0]                                                                                                                                                       ;
; 6:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|Draw_Line:line50|x_n[3]                                                                                                                                                       ;
; 6:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|Draw_Line:line50|y_n[4]                                                                                                                                                       ;
; 6:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|Draw_Line:line45|x_n[0]                                                                                                                                                       ;
; 6:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|Draw_Line:line45|y_n[8]                                                                                                                                                       ;
; 6:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|Draw_Line:line50|x_n[7]                                                                                                                                                       ;
; 6:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|Draw_Line:line50|y_n[7]                                                                                                                                                       ;
; 6:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|Draw_Line:line45|x_n[1]                                                                                                                                                       ;
; 6:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|Draw_Line:line45|y_n[3]                                                                                                                                                       ;
; 6:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line50|x_n[0]                                                                                                                                                       ;
; 6:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line50|y_n[6]                                                                                                                                                       ;
; 6:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line45|x_n[4]                                                                                                                                                       ;
; 6:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line45|y_n[7]                                                                                                                                                       ;
; 6:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|Draw_Line:line50|x_n[4]                                                                                                                                                       ;
; 6:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|Draw_Line:line50|y_n[1]                                                                                                                                                       ;
; 6:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|Draw_Line:line45|x_n[6]                                                                                                                                                       ;
; 6:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|Draw_Line:line45|y_n[2]                                                                                                                                                       ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |DE0_NANO|nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                 ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |DE0_NANO|nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                 ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|xy_offset[5][8]                                                                                                                                                                                      ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |DE0_NANO|sdram_control:sdram_control_inst|ST[6]                                                                                                                                                                                                                                            ;
; 256:1              ; 7 bits    ; 1190 LEs      ; 7 LEs                ; 1183 LEs               ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[27]                                                                                                                                                                                                          ;
; 256:1              ; 13 bits   ; 2210 LEs      ; 26 LEs               ; 2184 LEs               ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[8]                                                                                                                                                                                                           ;
; 256:1              ; 4 bits    ; 680 LEs       ; 16 LEs               ; 664 LEs                ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[6]                                                                                                                                                                                                           ;
; 8:1                ; 7 bits    ; 35 LEs        ; 35 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|xy_offset[6][6]                                                                                                                                                                                      ;
; 6:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line06|err[3]                                                                                                                                                       ;
; 6:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line12|err[6]                                                                                                                                                       ;
; 6:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|err[0]                                                                                                                                                       ;
; 6:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line12|err[9]                                                                                                                                                       ;
; 6:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|Draw_Line:line06|err[2]                                                                                                                                                       ;
; 6:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|Draw_Line:line12|err[1]                                                                                                                                                       ;
; 6:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|Draw_Line:line06|err[0]                                                                                                                                                       ;
; 6:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|Draw_Line:line12|err[3]                                                                                                                                                       ;
; 6:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|Draw_Line:line06|err[2]                                                                                                                                                       ;
; 6:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|Draw_Line:line12|err[0]                                                                                                                                                       ;
; 6:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line06|err[1]                                                                                                                                                       ;
; 6:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line12|err[9]                                                                                                                                                       ;
; 6:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|Draw_Line:line06|err[10]                                                                                                                                                      ;
; 6:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|Draw_Line:line12|err[10]                                                                                                                                                      ;
; 6:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line64|err[9]                                                                                                                                                       ;
; 6:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line23|err[3]                                                                                                                                                       ;
; 6:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line64|err[8]                                                                                                                                                       ;
; 6:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line23|err[10]                                                                                                                                                      ;
; 6:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|Draw_Line:line64|err[11]                                                                                                                                                      ;
; 6:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|Draw_Line:line23|err[3]                                                                                                                                                       ;
; 6:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|Draw_Line:line64|err[6]                                                                                                                                                       ;
; 6:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|Draw_Line:line23|err[9]                                                                                                                                                       ;
; 6:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|Draw_Line:line64|err[0]                                                                                                                                                       ;
; 6:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|Draw_Line:line23|err[5]                                                                                                                                                       ;
; 6:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line64|err[3]                                                                                                                                                       ;
; 6:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line23|err[11]                                                                                                                                                      ;
; 6:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|Draw_Line:line64|err[7]                                                                                                                                                       ;
; 6:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|Draw_Line:line23|err[11]                                                                                                                                                      ;
; 6:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line50|err[8]                                                                                                                                                       ;
; 6:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line45|err[1]                                                                                                                                                       ;
; 6:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line50|err[10]                                                                                                                                                      ;
; 6:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line45|err[9]                                                                                                                                                       ;
; 6:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|Draw_Line:line50|err[1]                                                                                                                                                       ;
; 6:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|Draw_Line:line45|err[5]                                                                                                                                                       ;
; 6:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|Draw_Line:line50|err[11]                                                                                                                                                      ;
; 6:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|Draw_Line:line45|err[2]                                                                                                                                                       ;
; 6:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|Draw_Line:line50|err[10]                                                                                                                                                      ;
; 6:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|Draw_Line:line45|err[4]                                                                                                                                                       ;
; 6:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line50|err[5]                                                                                                                                                       ;
; 6:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line45|err[0]                                                                                                                                                       ;
; 6:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|Draw_Line:line50|err[3]                                                                                                                                                       ;
; 6:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|Draw_Line:line45|err[6]                                                                                                                                                       ;
; 9:1                ; 32 bits   ; 192 LEs       ; 32 LEs               ; 160 LEs                ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|soucoup_layer:Flying_Saucer|count[10]                                                                                                                                                                ;
; 7:1                ; 11 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line06|x_plus[3]                                                                                                                                                    ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line06|y_plus[8]                                                                                                                                                    ;
; 7:1                ; 11 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line12|x_plus[2]                                                                                                                                                    ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line12|y_plus[3]                                                                                                                                                    ;
; 7:1                ; 11 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|x_plus[7]                                                                                                                                                    ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|y_plus[1]                                                                                                                                                    ;
; 7:1                ; 11 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line12|x_plus[9]                                                                                                                                                    ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line12|y_plus[8]                                                                                                                                                    ;
; 7:1                ; 11 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|Draw_Line:line06|x_plus[10]                                                                                                                                                   ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|Draw_Line:line06|y_plus[1]                                                                                                                                                    ;
; 7:1                ; 11 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|Draw_Line:line12|x_plus[10]                                                                                                                                                   ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|Draw_Line:line12|y_plus[9]                                                                                                                                                    ;
; 7:1                ; 11 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|Draw_Line:line06|x_plus[4]                                                                                                                                                    ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|Draw_Line:line06|y_plus[4]                                                                                                                                                    ;
; 7:1                ; 11 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|Draw_Line:line12|x_plus[8]                                                                                                                                                    ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|Draw_Line:line12|y_plus[9]                                                                                                                                                    ;
; 7:1                ; 11 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|Draw_Line:line06|x_plus[10]                                                                                                                                                   ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|Draw_Line:line06|y_plus[9]                                                                                                                                                    ;
; 7:1                ; 11 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|Draw_Line:line12|x_plus[10]                                                                                                                                                   ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|Draw_Line:line12|y_plus[3]                                                                                                                                                    ;
; 7:1                ; 11 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line06|x_plus[8]                                                                                                                                                    ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line06|y_plus[5]                                                                                                                                                    ;
; 7:1                ; 11 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line12|x_plus[4]                                                                                                                                                    ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line12|y_plus[5]                                                                                                                                                    ;
; 7:1                ; 11 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|Draw_Line:line06|x_plus[3]                                                                                                                                                    ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|Draw_Line:line06|y_plus[3]                                                                                                                                                    ;
; 7:1                ; 11 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|Draw_Line:line12|x_plus[7]                                                                                                                                                    ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|Draw_Line:line12|y_plus[9]                                                                                                                                                    ;
; 7:1                ; 11 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line64|x_plus[10]                                                                                                                                                   ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line64|y_plus[9]                                                                                                                                                    ;
; 7:1                ; 11 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line23|x_plus[0]                                                                                                                                                    ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line23|y_plus[3]                                                                                                                                                    ;
; 7:1                ; 11 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line64|x_plus[3]                                                                                                                                                    ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line64|y_plus[4]                                                                                                                                                    ;
; 7:1                ; 11 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line23|x_plus[3]                                                                                                                                                    ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line23|y_plus[2]                                                                                                                                                    ;
; 7:1                ; 11 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|Draw_Line:line64|x_plus[6]                                                                                                                                                    ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|Draw_Line:line64|y_plus[8]                                                                                                                                                    ;
; 7:1                ; 11 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|Draw_Line:line23|x_plus[10]                                                                                                                                                   ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|Draw_Line:line23|y_plus[9]                                                                                                                                                    ;
; 7:1                ; 11 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|Draw_Line:line64|x_plus[0]                                                                                                                                                    ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|Draw_Line:line64|y_plus[2]                                                                                                                                                    ;
; 7:1                ; 11 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|Draw_Line:line23|x_plus[9]                                                                                                                                                    ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|Draw_Line:line23|y_plus[0]                                                                                                                                                    ;
; 7:1                ; 11 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|Draw_Line:line64|x_plus[0]                                                                                                                                                    ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|Draw_Line:line64|y_plus[8]                                                                                                                                                    ;
; 7:1                ; 11 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|Draw_Line:line23|x_plus[5]                                                                                                                                                    ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|Draw_Line:line23|y_plus[0]                                                                                                                                                    ;
; 7:1                ; 11 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line64|x_plus[10]                                                                                                                                                   ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line64|y_plus[6]                                                                                                                                                    ;
; 7:1                ; 11 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line23|x_plus[4]                                                                                                                                                    ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line23|y_plus[0]                                                                                                                                                    ;
; 7:1                ; 11 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|Draw_Line:line64|x_plus[6]                                                                                                                                                    ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|Draw_Line:line64|y_plus[4]                                                                                                                                                    ;
; 7:1                ; 11 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|Draw_Line:line23|x_plus[3]                                                                                                                                                    ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|Draw_Line:line23|y_plus[2]                                                                                                                                                    ;
; 7:1                ; 11 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line50|x_plus[10]                                                                                                                                                   ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line50|y_plus[0]                                                                                                                                                    ;
; 7:1                ; 11 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line45|x_plus[8]                                                                                                                                                    ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line45|y_plus[4]                                                                                                                                                    ;
; 7:1                ; 11 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line50|x_plus[1]                                                                                                                                                    ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line50|y_plus[2]                                                                                                                                                    ;
; 7:1                ; 11 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line45|x_plus[3]                                                                                                                                                    ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line45|y_plus[3]                                                                                                                                                    ;
; 7:1                ; 11 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|Draw_Line:line50|x_plus[6]                                                                                                                                                    ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|Draw_Line:line50|y_plus[5]                                                                                                                                                    ;
; 7:1                ; 11 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|Draw_Line:line45|x_plus[10]                                                                                                                                                   ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|Draw_Line:line45|y_plus[9]                                                                                                                                                    ;
; 7:1                ; 11 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|Draw_Line:line50|x_plus[8]                                                                                                                                                    ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|Draw_Line:line50|y_plus[6]                                                                                                                                                    ;
; 7:1                ; 11 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|Draw_Line:line45|x_plus[2]                                                                                                                                                    ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|Draw_Line:line45|y_plus[0]                                                                                                                                                    ;
; 7:1                ; 11 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|Draw_Line:line50|x_plus[1]                                                                                                                                                    ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|Draw_Line:line50|y_plus[4]                                                                                                                                                    ;
; 7:1                ; 11 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|Draw_Line:line45|x_plus[9]                                                                                                                                                    ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|Draw_Line:line45|y_plus[5]                                                                                                                                                    ;
; 7:1                ; 11 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line50|x_plus[10]                                                                                                                                                   ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line50|y_plus[4]                                                                                                                                                    ;
; 7:1                ; 11 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line45|x_plus[5]                                                                                                                                                    ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line45|y_plus[0]                                                                                                                                                    ;
; 7:1                ; 11 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|Draw_Line:line50|x_plus[0]                                                                                                                                                    ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|Draw_Line:line50|y_plus[6]                                                                                                                                                    ;
; 7:1                ; 11 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|Draw_Line:line45|x_plus[7]                                                                                                                                                    ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|Draw_Line:line45|y_plus[3]                                                                                                                                                    ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|XYDIAG_DEMI[7]                                                                                                                                                                                                            ;
; 4:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |DE0_NANO|sdram_control:sdram_control_inst|rRD1_ADDR[8]                                                                                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|saucer_anim                                                                                                                                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|game_state                                                                                                                                                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE0_NANO|nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_logic_result[12]                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|green                                                                                                                                                                                                ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |DE0_NANO|nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_rf_wr_data[2]                                                                                                                                                                                                                 ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE0_NANO|nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_dst_regnum[2]                                                                                                                                                                                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|blue                                                                                                                                                                                                 ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|red                                                                                                                                                                                                  ;
; 6:1                ; 11 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; No         ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|start_x                                                                                                                                                                             ;
; 6:1                ; 11 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; No         ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|shade_x                                                                                                                                                                             ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; No         ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|KO_qb                                                                                                                                                                               ;
; 7:1                ; 11 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; No         ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|soucoup_layer:Flying_Saucer|shade_x                                                                                                                                                                  ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|saucer_anim                                                                                                                                                                         ;
; 7:1                ; 11 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; No         ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|soucoup_layer:Flying_Saucer|XC                                                                                                                                                                       ;
; 9:1                ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_router:router|src_channel[0]                                                                                                                                                                  ;
; 11:1               ; 10 bits   ; 70 LEs        ; 20 LEs               ; 50 LEs                 ; No         ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|soucoup_layer:Flying_Saucer|YC                                                                                                                                                                       ;
; 12:1               ; 2 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; No         ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|soucoup_layer:Flying_Saucer|souc_state                                                                                                                                                               ;
; 18:1               ; 11 bits   ; 132 LEs       ; 33 LEs               ; 99 LEs                 ; No         ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC                                                                                                                                                                                  ;
; 21:1               ; 10 bits   ; 140 LEs       ; 30 LEs               ; 110 LEs                ; No         ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|YC                                                                                                                                                                                  ;
; 49:1               ; 2 bits    ; 64 LEs        ; 6 LEs                ; 58 LEs                 ; No         ; |DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state                                                                                                                                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                           ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                    ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 28:1               ; 4 bits    ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; Yes        ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                        ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                                         ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                                         ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                                         ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                           ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                                                                      ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                           ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                                      ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                  ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                  ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                            ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                             ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                  ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                            ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                             ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                        ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                                         ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                                         ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                                         ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                           ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                                                                      ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                           ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                                      ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                  ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                  ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                            ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                             ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                  ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                            ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                             ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                       ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                                        ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                                        ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                                        ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                          ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                                     ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                          ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity9a0                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity8                                                                                                                                                     ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                            ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                            ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                       ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                                        ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                                        ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                                        ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                          ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                                     ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                          ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity9a0                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity8                                                                                                                                                     ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                            ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                            ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_register_bank_a_module:nios_mtl_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_register_bank_b_module:nios_mtl_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_debug:the_nios_mtl_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem|nios_mtl_cpu_cpu_ociram_sp_ram_module:nios_mtl_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_sysclk:the_nios_mtl_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_sysclk:the_nios_mtl_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                            ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                         ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                    ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                            ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                         ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_rsp_demux:rsp_demux_002 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_cmd_demux_001:rsp_demux_003 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                    ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_cmd_demux_001:rsp_demux_004 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                    ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_rsp_demux:rsp_demux_005 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_rsp_demux:rsp_demux_006 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_rsp_demux:rsp_demux_007 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_rsp_demux:rsp_demux_008 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for nios_mtl:u0|altera_reset_controller:rst_controller ;
+-------------------+-------+------+----------------------------------------+
; Assignment        ; Value ; From ; To                                     ;
+-------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0] ;
+-------------------+-------+------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_mtl:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_mtl:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |DE0_NANO ;
+----------------+-------------------------+-------------------------------+
; Parameter Name ; Value                   ; Type                          ;
+----------------+-------------------------+-------------------------------+
; WR_LENGTH      ; 000000010               ; Unsigned Binary               ;
; RD_LENGTH      ; 010000000               ; Unsigned Binary               ;
; RANGE_ADDR_IMG ; 00010111011100000000000 ; Unsigned Binary               ;
+----------------+-------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: LT_SPI:Surf ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; A_ToPic        ; 00    ; Unsigned Binary                 ;
; A_Jump         ; 01    ; Unsigned Binary                 ;
; A_Acc          ; 10    ; Unsigned Binary                 ;
; A_Status       ; 11    ; Unsigned Binary                 ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MTL_PLL:MTL_PLL_inst|altpll:altpll_component ;
+-------------------------------+---------------------------+-------------------------------+
; Parameter Name                ; Value                     ; Type                          ;
+-------------------------------+---------------------------+-------------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                       ;
; PLL_TYPE                      ; AUTO                      ; Untyped                       ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=MTL_PLL ; Untyped                       ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                       ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                       ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                       ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                       ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer                ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                       ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                       ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                       ;
; LOCK_HIGH                     ; 1                         ; Untyped                       ;
; LOCK_LOW                      ; 1                         ; Untyped                       ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                       ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                       ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                       ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                       ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                       ;
; SKIP_VCO                      ; OFF                       ; Untyped                       ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                       ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                       ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                       ;
; BANDWIDTH                     ; 0                         ; Untyped                       ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                       ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                       ;
; DOWN_SPREAD                   ; 0                         ; Untyped                       ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                       ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                       ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK1_MULTIPLY_BY              ; 33                        ; Signed Integer                ;
; CLK0_MULTIPLY_BY              ; 33                        ; Signed Integer                ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK1_DIVIDE_BY                ; 50                        ; Signed Integer                ;
; CLK0_DIVIDE_BY                ; 50                        ; Signed Integer                ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK1_PHASE_SHIFT              ; 10101                     ; Untyped                       ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK1_DUTY_CYCLE               ; 50                        ; Signed Integer                ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer                ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                       ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                       ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                       ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                       ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                       ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                       ;
; DPA_DIVIDER                   ; 0                         ; Untyped                       ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                       ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                       ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                       ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                       ;
; VCO_MIN                       ; 0                         ; Untyped                       ;
; VCO_MAX                       ; 0                         ; Untyped                       ;
; VCO_CENTER                    ; 0                         ; Untyped                       ;
; PFD_MIN                       ; 0                         ; Untyped                       ;
; PFD_MAX                       ; 0                         ; Untyped                       ;
; M_INITIAL                     ; 0                         ; Untyped                       ;
; M                             ; 0                         ; Untyped                       ;
; N                             ; 1                         ; Untyped                       ;
; M2                            ; 1                         ; Untyped                       ;
; N2                            ; 1                         ; Untyped                       ;
; SS                            ; 1                         ; Untyped                       ;
; C0_HIGH                       ; 0                         ; Untyped                       ;
; C1_HIGH                       ; 0                         ; Untyped                       ;
; C2_HIGH                       ; 0                         ; Untyped                       ;
; C3_HIGH                       ; 0                         ; Untyped                       ;
; C4_HIGH                       ; 0                         ; Untyped                       ;
; C5_HIGH                       ; 0                         ; Untyped                       ;
; C6_HIGH                       ; 0                         ; Untyped                       ;
; C7_HIGH                       ; 0                         ; Untyped                       ;
; C8_HIGH                       ; 0                         ; Untyped                       ;
; C9_HIGH                       ; 0                         ; Untyped                       ;
; C0_LOW                        ; 0                         ; Untyped                       ;
; C1_LOW                        ; 0                         ; Untyped                       ;
; C2_LOW                        ; 0                         ; Untyped                       ;
; C3_LOW                        ; 0                         ; Untyped                       ;
; C4_LOW                        ; 0                         ; Untyped                       ;
; C5_LOW                        ; 0                         ; Untyped                       ;
; C6_LOW                        ; 0                         ; Untyped                       ;
; C7_LOW                        ; 0                         ; Untyped                       ;
; C8_LOW                        ; 0                         ; Untyped                       ;
; C9_LOW                        ; 0                         ; Untyped                       ;
; C0_INITIAL                    ; 0                         ; Untyped                       ;
; C1_INITIAL                    ; 0                         ; Untyped                       ;
; C2_INITIAL                    ; 0                         ; Untyped                       ;
; C3_INITIAL                    ; 0                         ; Untyped                       ;
; C4_INITIAL                    ; 0                         ; Untyped                       ;
; C5_INITIAL                    ; 0                         ; Untyped                       ;
; C6_INITIAL                    ; 0                         ; Untyped                       ;
; C7_INITIAL                    ; 0                         ; Untyped                       ;
; C8_INITIAL                    ; 0                         ; Untyped                       ;
; C9_INITIAL                    ; 0                         ; Untyped                       ;
; C0_MODE                       ; BYPASS                    ; Untyped                       ;
; C1_MODE                       ; BYPASS                    ; Untyped                       ;
; C2_MODE                       ; BYPASS                    ; Untyped                       ;
; C3_MODE                       ; BYPASS                    ; Untyped                       ;
; C4_MODE                       ; BYPASS                    ; Untyped                       ;
; C5_MODE                       ; BYPASS                    ; Untyped                       ;
; C6_MODE                       ; BYPASS                    ; Untyped                       ;
; C7_MODE                       ; BYPASS                    ; Untyped                       ;
; C8_MODE                       ; BYPASS                    ; Untyped                       ;
; C9_MODE                       ; BYPASS                    ; Untyped                       ;
; C0_PH                         ; 0                         ; Untyped                       ;
; C1_PH                         ; 0                         ; Untyped                       ;
; C2_PH                         ; 0                         ; Untyped                       ;
; C3_PH                         ; 0                         ; Untyped                       ;
; C4_PH                         ; 0                         ; Untyped                       ;
; C5_PH                         ; 0                         ; Untyped                       ;
; C6_PH                         ; 0                         ; Untyped                       ;
; C7_PH                         ; 0                         ; Untyped                       ;
; C8_PH                         ; 0                         ; Untyped                       ;
; C9_PH                         ; 0                         ; Untyped                       ;
; L0_HIGH                       ; 1                         ; Untyped                       ;
; L1_HIGH                       ; 1                         ; Untyped                       ;
; G0_HIGH                       ; 1                         ; Untyped                       ;
; G1_HIGH                       ; 1                         ; Untyped                       ;
; G2_HIGH                       ; 1                         ; Untyped                       ;
; G3_HIGH                       ; 1                         ; Untyped                       ;
; E0_HIGH                       ; 1                         ; Untyped                       ;
; E1_HIGH                       ; 1                         ; Untyped                       ;
; E2_HIGH                       ; 1                         ; Untyped                       ;
; E3_HIGH                       ; 1                         ; Untyped                       ;
; L0_LOW                        ; 1                         ; Untyped                       ;
; L1_LOW                        ; 1                         ; Untyped                       ;
; G0_LOW                        ; 1                         ; Untyped                       ;
; G1_LOW                        ; 1                         ; Untyped                       ;
; G2_LOW                        ; 1                         ; Untyped                       ;
; G3_LOW                        ; 1                         ; Untyped                       ;
; E0_LOW                        ; 1                         ; Untyped                       ;
; E1_LOW                        ; 1                         ; Untyped                       ;
; E2_LOW                        ; 1                         ; Untyped                       ;
; E3_LOW                        ; 1                         ; Untyped                       ;
; L0_INITIAL                    ; 1                         ; Untyped                       ;
; L1_INITIAL                    ; 1                         ; Untyped                       ;
; G0_INITIAL                    ; 1                         ; Untyped                       ;
; G1_INITIAL                    ; 1                         ; Untyped                       ;
; G2_INITIAL                    ; 1                         ; Untyped                       ;
; G3_INITIAL                    ; 1                         ; Untyped                       ;
; E0_INITIAL                    ; 1                         ; Untyped                       ;
; E1_INITIAL                    ; 1                         ; Untyped                       ;
; E2_INITIAL                    ; 1                         ; Untyped                       ;
; E3_INITIAL                    ; 1                         ; Untyped                       ;
; L0_MODE                       ; BYPASS                    ; Untyped                       ;
; L1_MODE                       ; BYPASS                    ; Untyped                       ;
; G0_MODE                       ; BYPASS                    ; Untyped                       ;
; G1_MODE                       ; BYPASS                    ; Untyped                       ;
; G2_MODE                       ; BYPASS                    ; Untyped                       ;
; G3_MODE                       ; BYPASS                    ; Untyped                       ;
; E0_MODE                       ; BYPASS                    ; Untyped                       ;
; E1_MODE                       ; BYPASS                    ; Untyped                       ;
; E2_MODE                       ; BYPASS                    ; Untyped                       ;
; E3_MODE                       ; BYPASS                    ; Untyped                       ;
; L0_PH                         ; 0                         ; Untyped                       ;
; L1_PH                         ; 0                         ; Untyped                       ;
; G0_PH                         ; 0                         ; Untyped                       ;
; G1_PH                         ; 0                         ; Untyped                       ;
; G2_PH                         ; 0                         ; Untyped                       ;
; G3_PH                         ; 0                         ; Untyped                       ;
; E0_PH                         ; 0                         ; Untyped                       ;
; E1_PH                         ; 0                         ; Untyped                       ;
; E2_PH                         ; 0                         ; Untyped                       ;
; E3_PH                         ; 0                         ; Untyped                       ;
; M_PH                          ; 0                         ; Untyped                       ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; CLK0_COUNTER                  ; G0                        ; Untyped                       ;
; CLK1_COUNTER                  ; G0                        ; Untyped                       ;
; CLK2_COUNTER                  ; G0                        ; Untyped                       ;
; CLK3_COUNTER                  ; G0                        ; Untyped                       ;
; CLK4_COUNTER                  ; G0                        ; Untyped                       ;
; CLK5_COUNTER                  ; G0                        ; Untyped                       ;
; CLK6_COUNTER                  ; E0                        ; Untyped                       ;
; CLK7_COUNTER                  ; E1                        ; Untyped                       ;
; CLK8_COUNTER                  ; E2                        ; Untyped                       ;
; CLK9_COUNTER                  ; E3                        ; Untyped                       ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                       ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                       ;
; M_TIME_DELAY                  ; 0                         ; Untyped                       ;
; N_TIME_DELAY                  ; 0                         ; Untyped                       ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                       ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                       ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                       ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                       ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                       ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                       ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                       ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                       ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                       ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                       ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                       ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                       ;
; VCO_POST_SCALE                ; 0                         ; Untyped                       ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                       ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                       ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                       ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped                       ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                       ;
; PORT_CLK1                     ; PORT_USED                 ; Untyped                       ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                       ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                       ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                       ;
; PORT_ARESET                   ; PORT_UNUSED               ; Untyped                       ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                       ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_LOCKED                   ; PORT_UNUSED               ; Untyped                       ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                       ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                       ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                       ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                       ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                       ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                       ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                       ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                       ;
; CBXI_PARAMETER                ; MTL_PLL_altpll            ; Untyped                       ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                       ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                       ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer                ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                       ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                       ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped                       ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                       ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                       ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE                ;
+-------------------------------+---------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_PLL:RAM_PLL_inst|altpll:altpll_component ;
+-------------------------------+---------------------------+-------------------------------+
; Parameter Name                ; Value                     ; Type                          ;
+-------------------------------+---------------------------+-------------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                       ;
; PLL_TYPE                      ; AUTO                      ; Untyped                       ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=RAM_PLL ; Untyped                       ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                       ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                       ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                       ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                       ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer                ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                       ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                       ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                       ;
; LOCK_HIGH                     ; 1                         ; Untyped                       ;
; LOCK_LOW                      ; 1                         ; Untyped                       ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                       ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                       ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                       ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                       ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                       ;
; SKIP_VCO                      ; OFF                       ; Untyped                       ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                       ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                       ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                       ;
; BANDWIDTH                     ; 0                         ; Untyped                       ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                       ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                       ;
; DOWN_SPREAD                   ; 0                         ; Untyped                       ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                       ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                       ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK1_MULTIPLY_BY              ; 2                         ; Signed Integer                ;
; CLK0_MULTIPLY_BY              ; 2                         ; Signed Integer                ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK1_DIVIDE_BY                ; 1                         ; Signed Integer                ;
; CLK0_DIVIDE_BY                ; 1                         ; Signed Integer                ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK1_PHASE_SHIFT              ; -3000                     ; Untyped                       ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK1_DUTY_CYCLE               ; 50                        ; Signed Integer                ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer                ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                       ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                       ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                       ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                       ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                       ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                       ;
; DPA_DIVIDER                   ; 0                         ; Untyped                       ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                       ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                       ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                       ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                       ;
; VCO_MIN                       ; 0                         ; Untyped                       ;
; VCO_MAX                       ; 0                         ; Untyped                       ;
; VCO_CENTER                    ; 0                         ; Untyped                       ;
; PFD_MIN                       ; 0                         ; Untyped                       ;
; PFD_MAX                       ; 0                         ; Untyped                       ;
; M_INITIAL                     ; 0                         ; Untyped                       ;
; M                             ; 0                         ; Untyped                       ;
; N                             ; 1                         ; Untyped                       ;
; M2                            ; 1                         ; Untyped                       ;
; N2                            ; 1                         ; Untyped                       ;
; SS                            ; 1                         ; Untyped                       ;
; C0_HIGH                       ; 0                         ; Untyped                       ;
; C1_HIGH                       ; 0                         ; Untyped                       ;
; C2_HIGH                       ; 0                         ; Untyped                       ;
; C3_HIGH                       ; 0                         ; Untyped                       ;
; C4_HIGH                       ; 0                         ; Untyped                       ;
; C5_HIGH                       ; 0                         ; Untyped                       ;
; C6_HIGH                       ; 0                         ; Untyped                       ;
; C7_HIGH                       ; 0                         ; Untyped                       ;
; C8_HIGH                       ; 0                         ; Untyped                       ;
; C9_HIGH                       ; 0                         ; Untyped                       ;
; C0_LOW                        ; 0                         ; Untyped                       ;
; C1_LOW                        ; 0                         ; Untyped                       ;
; C2_LOW                        ; 0                         ; Untyped                       ;
; C3_LOW                        ; 0                         ; Untyped                       ;
; C4_LOW                        ; 0                         ; Untyped                       ;
; C5_LOW                        ; 0                         ; Untyped                       ;
; C6_LOW                        ; 0                         ; Untyped                       ;
; C7_LOW                        ; 0                         ; Untyped                       ;
; C8_LOW                        ; 0                         ; Untyped                       ;
; C9_LOW                        ; 0                         ; Untyped                       ;
; C0_INITIAL                    ; 0                         ; Untyped                       ;
; C1_INITIAL                    ; 0                         ; Untyped                       ;
; C2_INITIAL                    ; 0                         ; Untyped                       ;
; C3_INITIAL                    ; 0                         ; Untyped                       ;
; C4_INITIAL                    ; 0                         ; Untyped                       ;
; C5_INITIAL                    ; 0                         ; Untyped                       ;
; C6_INITIAL                    ; 0                         ; Untyped                       ;
; C7_INITIAL                    ; 0                         ; Untyped                       ;
; C8_INITIAL                    ; 0                         ; Untyped                       ;
; C9_INITIAL                    ; 0                         ; Untyped                       ;
; C0_MODE                       ; BYPASS                    ; Untyped                       ;
; C1_MODE                       ; BYPASS                    ; Untyped                       ;
; C2_MODE                       ; BYPASS                    ; Untyped                       ;
; C3_MODE                       ; BYPASS                    ; Untyped                       ;
; C4_MODE                       ; BYPASS                    ; Untyped                       ;
; C5_MODE                       ; BYPASS                    ; Untyped                       ;
; C6_MODE                       ; BYPASS                    ; Untyped                       ;
; C7_MODE                       ; BYPASS                    ; Untyped                       ;
; C8_MODE                       ; BYPASS                    ; Untyped                       ;
; C9_MODE                       ; BYPASS                    ; Untyped                       ;
; C0_PH                         ; 0                         ; Untyped                       ;
; C1_PH                         ; 0                         ; Untyped                       ;
; C2_PH                         ; 0                         ; Untyped                       ;
; C3_PH                         ; 0                         ; Untyped                       ;
; C4_PH                         ; 0                         ; Untyped                       ;
; C5_PH                         ; 0                         ; Untyped                       ;
; C6_PH                         ; 0                         ; Untyped                       ;
; C7_PH                         ; 0                         ; Untyped                       ;
; C8_PH                         ; 0                         ; Untyped                       ;
; C9_PH                         ; 0                         ; Untyped                       ;
; L0_HIGH                       ; 1                         ; Untyped                       ;
; L1_HIGH                       ; 1                         ; Untyped                       ;
; G0_HIGH                       ; 1                         ; Untyped                       ;
; G1_HIGH                       ; 1                         ; Untyped                       ;
; G2_HIGH                       ; 1                         ; Untyped                       ;
; G3_HIGH                       ; 1                         ; Untyped                       ;
; E0_HIGH                       ; 1                         ; Untyped                       ;
; E1_HIGH                       ; 1                         ; Untyped                       ;
; E2_HIGH                       ; 1                         ; Untyped                       ;
; E3_HIGH                       ; 1                         ; Untyped                       ;
; L0_LOW                        ; 1                         ; Untyped                       ;
; L1_LOW                        ; 1                         ; Untyped                       ;
; G0_LOW                        ; 1                         ; Untyped                       ;
; G1_LOW                        ; 1                         ; Untyped                       ;
; G2_LOW                        ; 1                         ; Untyped                       ;
; G3_LOW                        ; 1                         ; Untyped                       ;
; E0_LOW                        ; 1                         ; Untyped                       ;
; E1_LOW                        ; 1                         ; Untyped                       ;
; E2_LOW                        ; 1                         ; Untyped                       ;
; E3_LOW                        ; 1                         ; Untyped                       ;
; L0_INITIAL                    ; 1                         ; Untyped                       ;
; L1_INITIAL                    ; 1                         ; Untyped                       ;
; G0_INITIAL                    ; 1                         ; Untyped                       ;
; G1_INITIAL                    ; 1                         ; Untyped                       ;
; G2_INITIAL                    ; 1                         ; Untyped                       ;
; G3_INITIAL                    ; 1                         ; Untyped                       ;
; E0_INITIAL                    ; 1                         ; Untyped                       ;
; E1_INITIAL                    ; 1                         ; Untyped                       ;
; E2_INITIAL                    ; 1                         ; Untyped                       ;
; E3_INITIAL                    ; 1                         ; Untyped                       ;
; L0_MODE                       ; BYPASS                    ; Untyped                       ;
; L1_MODE                       ; BYPASS                    ; Untyped                       ;
; G0_MODE                       ; BYPASS                    ; Untyped                       ;
; G1_MODE                       ; BYPASS                    ; Untyped                       ;
; G2_MODE                       ; BYPASS                    ; Untyped                       ;
; G3_MODE                       ; BYPASS                    ; Untyped                       ;
; E0_MODE                       ; BYPASS                    ; Untyped                       ;
; E1_MODE                       ; BYPASS                    ; Untyped                       ;
; E2_MODE                       ; BYPASS                    ; Untyped                       ;
; E3_MODE                       ; BYPASS                    ; Untyped                       ;
; L0_PH                         ; 0                         ; Untyped                       ;
; L1_PH                         ; 0                         ; Untyped                       ;
; G0_PH                         ; 0                         ; Untyped                       ;
; G1_PH                         ; 0                         ; Untyped                       ;
; G2_PH                         ; 0                         ; Untyped                       ;
; G3_PH                         ; 0                         ; Untyped                       ;
; E0_PH                         ; 0                         ; Untyped                       ;
; E1_PH                         ; 0                         ; Untyped                       ;
; E2_PH                         ; 0                         ; Untyped                       ;
; E3_PH                         ; 0                         ; Untyped                       ;
; M_PH                          ; 0                         ; Untyped                       ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; CLK0_COUNTER                  ; G0                        ; Untyped                       ;
; CLK1_COUNTER                  ; G0                        ; Untyped                       ;
; CLK2_COUNTER                  ; G0                        ; Untyped                       ;
; CLK3_COUNTER                  ; G0                        ; Untyped                       ;
; CLK4_COUNTER                  ; G0                        ; Untyped                       ;
; CLK5_COUNTER                  ; G0                        ; Untyped                       ;
; CLK6_COUNTER                  ; E0                        ; Untyped                       ;
; CLK7_COUNTER                  ; E1                        ; Untyped                       ;
; CLK8_COUNTER                  ; E2                        ; Untyped                       ;
; CLK9_COUNTER                  ; E3                        ; Untyped                       ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                       ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                       ;
; M_TIME_DELAY                  ; 0                         ; Untyped                       ;
; N_TIME_DELAY                  ; 0                         ; Untyped                       ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                       ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                       ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                       ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                       ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                       ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                       ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                       ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                       ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                       ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                       ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                       ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                       ;
; VCO_POST_SCALE                ; 0                         ; Untyped                       ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                       ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                       ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                       ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped                       ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                       ;
; PORT_CLK1                     ; PORT_USED                 ; Untyped                       ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                       ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                       ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                       ;
; PORT_ARESET                   ; PORT_UNUSED               ; Untyped                       ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                       ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_LOCKED                   ; PORT_UNUSED               ; Untyped                       ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                       ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                       ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                       ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                       ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                       ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                       ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                       ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                       ;
; CBXI_PARAMETER                ; RAM_PLL_altpll            ; Untyped                       ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                       ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                       ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer                ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                       ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                       ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped                       ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                       ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                       ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE                ;
+-------------------------------+---------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_control:sdram_control_inst ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                       ;
; REF_PER        ; 1024  ; Signed Integer                                       ;
; SC_CL          ; 3     ; Signed Integer                                       ;
; SC_RCD         ; 3     ; Signed Integer                                       ;
; SC_RRD         ; 7     ; Signed Integer                                       ;
; SC_PM          ; 1     ; Signed Integer                                       ;
; SC_BL          ; 1     ; Signed Integer                                       ;
; SDR_BL         ; 111   ; Unsigned Binary                                      ;
; SDR_BT         ; 0     ; Unsigned Binary                                      ;
; SDR_CL         ; 011   ; Unsigned Binary                                      ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_control:sdram_control_inst|control_interface:u_control_interface ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                                             ;
; REF_PER        ; 1024  ; Signed Integer                                                                             ;
; SC_CL          ; 3     ; Signed Integer                                                                             ;
; SC_RCD         ; 3     ; Signed Integer                                                                             ;
; SC_RRD         ; 7     ; Signed Integer                                                                             ;
; SC_PM          ; 1     ; Signed Integer                                                                             ;
; SC_BL          ; 1     ; Signed Integer                                                                             ;
; SDR_BL         ; 111   ; Unsigned Binary                                                                            ;
; SDR_BT         ; 0     ; Unsigned Binary                                                                            ;
; SDR_CL         ; 011   ; Unsigned Binary                                                                            ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_control:sdram_control_inst|command:u_command ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                         ;
; REF_PER        ; 1024  ; Signed Integer                                                         ;
; SC_CL          ; 3     ; Signed Integer                                                         ;
; SC_RCD         ; 3     ; Signed Integer                                                         ;
; SC_RRD         ; 7     ; Signed Integer                                                         ;
; SC_PM          ; 1     ; Signed Integer                                                         ;
; SC_BL          ; 1     ; Signed Integer                                                         ;
; SDR_BL         ; 111   ; Unsigned Binary                                                        ;
; SDR_BT         ; 0     ; Unsigned Binary                                                        ;
; SDR_CL         ; 011   ; Unsigned Binary                                                        ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_control:sdram_control_inst|sdr_data_path:u_sdr_data_path ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                                     ;
; REF_PER        ; 1024  ; Signed Integer                                                                     ;
; SC_CL          ; 3     ; Signed Integer                                                                     ;
; SC_RCD         ; 3     ; Signed Integer                                                                     ;
; SC_RRD         ; 7     ; Signed Integer                                                                     ;
; SC_PM          ; 1     ; Signed Integer                                                                     ;
; SC_BL          ; 1     ; Signed Integer                                                                     ;
; SDR_BL         ; 111   ; Unsigned Binary                                                                    ;
; SDR_BT         ; 0     ; Unsigned Binary                                                                    ;
; SDR_CL         ; 011   ; Unsigned Binary                                                                    ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+----------------------------------------+-------------+------------------------------------------------------------------------------------------------------+
; Parameter Name                         ; Value       ; Type                                                                                                 ;
+----------------------------------------+-------------+------------------------------------------------------------------------------------------------------+
; ACF_DISABLE_EMBEDDED_TIMING_CONSTRAINT ; FALSE       ; Untyped                                                                                              ;
; ACF_DISABLE_MLAB_RAM_USE               ; FALSE       ; Untyped                                                                                              ;
; ADD_RAM_OUTPUT_REGISTER                ; OFF         ; Untyped                                                                                              ;
; ADD_USEDW_MSB_BIT                      ; OFF         ; Untyped                                                                                              ;
; CLOCKS_ARE_SYNCHRONIZED                ; FALSE       ; Untyped                                                                                              ;
; DELAY_RDUSEDW                          ; 1           ; Untyped                                                                                              ;
; DELAY_WRUSEDW                          ; 1           ; Untyped                                                                                              ;
; LPM_NUMWORDS                           ; 256         ; Signed Integer                                                                                       ;
; LPM_SHOWAHEAD                          ; OFF         ; Untyped                                                                                              ;
; LPM_WIDTH                              ; 32          ; Signed Integer                                                                                       ;
; LPM_WIDTH_R                            ; 16          ; Signed Integer                                                                                       ;
; LPM_WIDTHU                             ; 8           ; Signed Integer                                                                                       ;
; LPM_WIDTHU_R                           ; 9           ; Signed Integer                                                                                       ;
; MAXIMIZE_SPEED                         ; 5           ; Untyped                                                                                              ;
; OVERFLOW_CHECKING                      ; ON          ; Untyped                                                                                              ;
; RAM_BLOCK_TYPE                         ; AUTO        ; Untyped                                                                                              ;
; RDSYNC_DELAYPIPE                       ; 4           ; Signed Integer                                                                                       ;
; READ_ACLR_SYNCH                        ; OFF         ; Untyped                                                                                              ;
; UNDERFLOW_CHECKING                     ; ON          ; Untyped                                                                                              ;
; USE_EAB                                ; ON          ; Untyped                                                                                              ;
; WRITE_ACLR_SYNCH                       ; ON          ; Untyped                                                                                              ;
; WRSYNC_DELAYPIPE                       ; 4           ; Signed Integer                                                                                       ;
; CBXI_PARAMETER                         ; dcfifo_pej1 ; Untyped                                                                                              ;
+----------------------------------------+-------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+----------------------------------------+-------------+------------------------------------------------------------------------------------------------------+
; Parameter Name                         ; Value       ; Type                                                                                                 ;
+----------------------------------------+-------------+------------------------------------------------------------------------------------------------------+
; ACF_DISABLE_EMBEDDED_TIMING_CONSTRAINT ; FALSE       ; Untyped                                                                                              ;
; ACF_DISABLE_MLAB_RAM_USE               ; FALSE       ; Untyped                                                                                              ;
; ADD_RAM_OUTPUT_REGISTER                ; OFF         ; Untyped                                                                                              ;
; ADD_USEDW_MSB_BIT                      ; OFF         ; Untyped                                                                                              ;
; CLOCKS_ARE_SYNCHRONIZED                ; FALSE       ; Untyped                                                                                              ;
; DELAY_RDUSEDW                          ; 1           ; Untyped                                                                                              ;
; DELAY_WRUSEDW                          ; 1           ; Untyped                                                                                              ;
; LPM_NUMWORDS                           ; 256         ; Signed Integer                                                                                       ;
; LPM_SHOWAHEAD                          ; OFF         ; Untyped                                                                                              ;
; LPM_WIDTH                              ; 32          ; Signed Integer                                                                                       ;
; LPM_WIDTH_R                            ; 16          ; Signed Integer                                                                                       ;
; LPM_WIDTHU                             ; 8           ; Signed Integer                                                                                       ;
; LPM_WIDTHU_R                           ; 9           ; Signed Integer                                                                                       ;
; MAXIMIZE_SPEED                         ; 5           ; Untyped                                                                                              ;
; OVERFLOW_CHECKING                      ; ON          ; Untyped                                                                                              ;
; RAM_BLOCK_TYPE                         ; AUTO        ; Untyped                                                                                              ;
; RDSYNC_DELAYPIPE                       ; 4           ; Signed Integer                                                                                       ;
; READ_ACLR_SYNCH                        ; OFF         ; Untyped                                                                                              ;
; UNDERFLOW_CHECKING                     ; ON          ; Untyped                                                                                              ;
; USE_EAB                                ; ON          ; Untyped                                                                                              ;
; WRITE_ACLR_SYNCH                       ; ON          ; Untyped                                                                                              ;
; WRSYNC_DELAYPIPE                       ; 4           ; Signed Integer                                                                                       ;
; CBXI_PARAMETER                         ; dcfifo_pej1 ; Untyped                                                                                              ;
+----------------------------------------+-------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+----------------------------------------+-------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name                         ; Value       ; Type                                                                                                ;
+----------------------------------------+-------------+-----------------------------------------------------------------------------------------------------+
; ACF_DISABLE_EMBEDDED_TIMING_CONSTRAINT ; FALSE       ; Untyped                                                                                             ;
; ACF_DISABLE_MLAB_RAM_USE               ; FALSE       ; Untyped                                                                                             ;
; ADD_RAM_OUTPUT_REGISTER                ; OFF         ; Untyped                                                                                             ;
; ADD_USEDW_MSB_BIT                      ; OFF         ; Untyped                                                                                             ;
; CLOCKS_ARE_SYNCHRONIZED                ; FALSE       ; Untyped                                                                                             ;
; DELAY_RDUSEDW                          ; 1           ; Untyped                                                                                             ;
; DELAY_WRUSEDW                          ; 1           ; Untyped                                                                                             ;
; LPM_NUMWORDS                           ; 2048        ; Signed Integer                                                                                      ;
; LPM_SHOWAHEAD                          ; OFF         ; Untyped                                                                                             ;
; LPM_WIDTH                              ; 16          ; Signed Integer                                                                                      ;
; LPM_WIDTH_R                            ; 32          ; Signed Integer                                                                                      ;
; LPM_WIDTHU                             ; 11          ; Signed Integer                                                                                      ;
; LPM_WIDTHU_R                           ; 10          ; Signed Integer                                                                                      ;
; MAXIMIZE_SPEED                         ; 5           ; Untyped                                                                                             ;
; OVERFLOW_CHECKING                      ; ON          ; Untyped                                                                                             ;
; RAM_BLOCK_TYPE                         ; AUTO        ; Untyped                                                                                             ;
; RDSYNC_DELAYPIPE                       ; 4           ; Signed Integer                                                                                      ;
; READ_ACLR_SYNCH                        ; ON          ; Untyped                                                                                             ;
; UNDERFLOW_CHECKING                     ; ON          ; Untyped                                                                                             ;
; USE_EAB                                ; ON          ; Untyped                                                                                             ;
; WRITE_ACLR_SYNCH                       ; ON          ; Untyped                                                                                             ;
; WRSYNC_DELAYPIPE                       ; 4           ; Signed Integer                                                                                      ;
; CBXI_PARAMETER                         ; dcfifo_hgj1 ; Untyped                                                                                             ;
+----------------------------------------+-------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+----------------------------------------+-------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name                         ; Value       ; Type                                                                                                ;
+----------------------------------------+-------------+-----------------------------------------------------------------------------------------------------+
; ACF_DISABLE_EMBEDDED_TIMING_CONSTRAINT ; FALSE       ; Untyped                                                                                             ;
; ACF_DISABLE_MLAB_RAM_USE               ; FALSE       ; Untyped                                                                                             ;
; ADD_RAM_OUTPUT_REGISTER                ; OFF         ; Untyped                                                                                             ;
; ADD_USEDW_MSB_BIT                      ; OFF         ; Untyped                                                                                             ;
; CLOCKS_ARE_SYNCHRONIZED                ; FALSE       ; Untyped                                                                                             ;
; DELAY_RDUSEDW                          ; 1           ; Untyped                                                                                             ;
; DELAY_WRUSEDW                          ; 1           ; Untyped                                                                                             ;
; LPM_NUMWORDS                           ; 2048        ; Signed Integer                                                                                      ;
; LPM_SHOWAHEAD                          ; OFF         ; Untyped                                                                                             ;
; LPM_WIDTH                              ; 16          ; Signed Integer                                                                                      ;
; LPM_WIDTH_R                            ; 32          ; Signed Integer                                                                                      ;
; LPM_WIDTHU                             ; 11          ; Signed Integer                                                                                      ;
; LPM_WIDTHU_R                           ; 10          ; Signed Integer                                                                                      ;
; MAXIMIZE_SPEED                         ; 5           ; Untyped                                                                                             ;
; OVERFLOW_CHECKING                      ; ON          ; Untyped                                                                                             ;
; RAM_BLOCK_TYPE                         ; AUTO        ; Untyped                                                                                             ;
; RDSYNC_DELAYPIPE                       ; 4           ; Signed Integer                                                                                      ;
; READ_ACLR_SYNCH                        ; ON          ; Untyped                                                                                             ;
; UNDERFLOW_CHECKING                     ; ON          ; Untyped                                                                                             ;
; USE_EAB                                ; ON          ; Untyped                                                                                             ;
; WRITE_ACLR_SYNCH                       ; ON          ; Untyped                                                                                             ;
; WRSYNC_DELAYPIPE                       ; 4           ; Signed Integer                                                                                      ;
; CBXI_PARAMETER                         ; dcfifo_hgj1 ; Untyped                                                                                             ;
+----------------------------------------+-------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_register_bank_a_module:nios_mtl_cpu_cpu_register_bank_a ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                          ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                        ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_register_bank_a_module:nios_mtl_cpu_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                  ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                               ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                        ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                        ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                               ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                        ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                        ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_6mc1      ; Untyped                                                                                                                               ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_register_bank_b_module:nios_mtl_cpu_cpu_register_bank_b ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                          ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                        ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_register_bank_b_module:nios_mtl_cpu_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                  ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                               ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                        ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                        ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                               ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                        ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                        ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_6mc1      ; Untyped                                                                                                                               ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_debug:the_nios_mtl_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem|nios_mtl_cpu_cpu_ociram_sp_ram_module:nios_mtl_cpu_cpu_ociram_sp_ram ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                                ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                                              ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem|nios_mtl_cpu_cpu_ociram_sp_ram_module:nios_mtl_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                     ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                                                                     ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                              ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                              ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                     ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                                                                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                                                                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_4a31      ; Untyped                                                                                                                                                                                                                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_sysclk:the_nios_mtl_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_sysclk:the_nios_mtl_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_mtl_cpu_cpu_debug_slave_phy ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                        ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                              ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                              ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                              ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                              ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                      ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                              ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                              ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                      ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                              ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                      ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                      ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                          ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                ;
; lpm_width               ; 8            ; Signed Integer                                                                                                                ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                                ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                                ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                       ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                       ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                       ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                       ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                       ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                       ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                       ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                       ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                       ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                          ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                ;
; lpm_width               ; 8            ; Signed Integer                                                                                                                ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                                ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                                ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                       ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                       ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                       ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                       ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                       ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                       ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                       ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                       ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                       ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0 ;
+------------------------+-------+---------------------------------------------------------------------+
; Parameter Name         ; Value ; Type                                                                ;
+------------------------+-------+---------------------------------------------------------------------+
; H_LINE                 ; 1056  ; Signed Integer                                                      ;
; V_LINE                 ; 525   ; Signed Integer                                                      ;
; Horizontal_Blank       ; 46    ; Signed Integer                                                      ;
; Horizontal_Front_Porch ; 210   ; Signed Integer                                                      ;
; Vertical_Blank         ; 23    ; Signed Integer                                                      ;
; Vertical_Front_Porch   ; 22    ; Signed Integer                                                      ;
; k                      ; 27    ; Signed Integer                                                      ;
; i                      ; 6     ; Signed Integer                                                      ;
+------------------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; N_cube         ; 27    ; Signed Integer                                                                                   ;
; N_rank         ; 6     ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; N_cube         ; 28    ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0] ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; N_cube         ; 28    ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1] ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; N_cube         ; 28    ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2] ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; N_cube         ; 28    ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3] ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; N_cube         ; 28    ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4] ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; N_cube         ; 28    ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5] ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; N_cube         ; 28    ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6] ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; N_cube         ; 28    ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem ;
+----------------+-------------------------+----------------------------------------------+
; Parameter Name ; Value                   ; Type                                         ;
+----------------+-------------------------+----------------------------------------------+
; INIT_FILE      ; nios_mtl_onchip_mem.hex ; String                                       ;
+----------------+-------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram ;
+------------------------------------+-------------------------+----------------------------------------------------+
; Parameter Name                     ; Value                   ; Type                                               ;
+------------------------------------+-------------------------+----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                       ; Untyped                                            ;
; AUTO_CARRY_CHAINS                  ; ON                      ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                     ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                ; ON                      ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                     ; IGNORE_CASCADE                                     ;
; WIDTH_BYTEENA                      ; 1                       ; Untyped                                            ;
; OPERATION_MODE                     ; SINGLE_PORT             ; Untyped                                            ;
; WIDTH_A                            ; 32                      ; Signed Integer                                     ;
; WIDTHAD_A                          ; 13                      ; Signed Integer                                     ;
; NUMWORDS_A                         ; 5000                    ; Signed Integer                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED            ; Untyped                                            ;
; ADDRESS_ACLR_A                     ; NONE                    ; Untyped                                            ;
; OUTDATA_ACLR_A                     ; NONE                    ; Untyped                                            ;
; WRCONTROL_ACLR_A                   ; NONE                    ; Untyped                                            ;
; INDATA_ACLR_A                      ; NONE                    ; Untyped                                            ;
; BYTEENA_ACLR_A                     ; NONE                    ; Untyped                                            ;
; WIDTH_B                            ; 1                       ; Untyped                                            ;
; WIDTHAD_B                          ; 1                       ; Untyped                                            ;
; NUMWORDS_B                         ; 1                       ; Untyped                                            ;
; INDATA_REG_B                       ; CLOCK1                  ; Untyped                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                  ; Untyped                                            ;
; RDCONTROL_REG_B                    ; CLOCK1                  ; Untyped                                            ;
; ADDRESS_REG_B                      ; CLOCK1                  ; Untyped                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED            ; Untyped                                            ;
; BYTEENA_REG_B                      ; CLOCK1                  ; Untyped                                            ;
; INDATA_ACLR_B                      ; NONE                    ; Untyped                                            ;
; WRCONTROL_ACLR_B                   ; NONE                    ; Untyped                                            ;
; ADDRESS_ACLR_B                     ; NONE                    ; Untyped                                            ;
; OUTDATA_ACLR_B                     ; NONE                    ; Untyped                                            ;
; RDCONTROL_ACLR_B                   ; NONE                    ; Untyped                                            ;
; BYTEENA_ACLR_B                     ; NONE                    ; Untyped                                            ;
; WIDTH_BYTEENA_A                    ; 4                       ; Signed Integer                                     ;
; WIDTH_BYTEENA_B                    ; 1                       ; Untyped                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                    ; Untyped                                            ;
; BYTE_SIZE                          ; 8                       ; Signed Integer                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE               ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ    ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ    ; Untyped                                            ;
; INIT_FILE                          ; nios_mtl_onchip_mem.hex ; Untyped                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                  ; Untyped                                            ;
; MAXIMUM_DEPTH                      ; 5000                    ; Signed Integer                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                  ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                  ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                  ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                  ; Untyped                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN         ; Untyped                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN         ; Untyped                                            ;
; ENABLE_ECC                         ; FALSE                   ; Untyped                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                   ; Untyped                                            ;
; WIDTH_ECCSTATUS                    ; 3                       ; Untyped                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E            ; Untyped                                            ;
; CBXI_PARAMETER                     ; altsyncram_9lc1         ; Untyped                                            ;
+------------------------------------+-------------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                       ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 17    ; Signed Integer                                                                                                             ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                             ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                             ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                             ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                             ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                             ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                             ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                             ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                             ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                             ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                             ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                             ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                             ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                             ;
; UAV_ADDRESS_W               ; 17    ; Signed Integer                                                                                                             ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                             ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                              ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 17    ; Signed Integer                                                                                                                    ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                    ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                    ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                    ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                    ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                    ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                    ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                    ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                    ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                    ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                    ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                    ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                    ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                    ;
; UAV_ADDRESS_W               ; 17    ; Signed Integer                                                                                                                    ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                    ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_mtl_controller_0_avalon_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 8     ; Signed Integer                                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                      ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                      ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                      ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                       ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                       ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                       ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                       ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                    ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                    ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                             ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                             ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                             ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                 ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 13    ; Signed Integer                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                       ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                       ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                       ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                       ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_timestamp_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                            ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                           ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                 ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                 ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                 ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                             ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                   ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                   ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                   ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                             ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                   ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                   ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                   ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 73    ; Signed Integer                                                                                                     ;
; PKT_QOS_L                 ; 73    ; Signed Integer                                                                                                     ;
; PKT_DATA_SIDEBAND_H       ; 71    ; Signed Integer                                                                                                     ;
; PKT_DATA_SIDEBAND_L       ; 71    ; Signed Integer                                                                                                     ;
; PKT_ADDR_SIDEBAND_H       ; 70    ; Signed Integer                                                                                                     ;
; PKT_ADDR_SIDEBAND_L       ; 70    ; Signed Integer                                                                                                     ;
; PKT_CACHE_H               ; 89    ; Signed Integer                                                                                                     ;
; PKT_CACHE_L               ; 86    ; Signed Integer                                                                                                     ;
; PKT_THREAD_ID_H           ; 82    ; Signed Integer                                                                                                     ;
; PKT_THREAD_ID_L           ; 82    ; Signed Integer                                                                                                     ;
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_H          ; 85    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_L          ; 83    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                     ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                     ;
; PKT_BURST_TYPE_H          ; 69    ; Signed Integer                                                                                                     ;
; PKT_BURST_TYPE_L          ; 68    ; Signed Integer                                                                                                     ;
; PKT_TRANS_EXCLUSIVE       ; 58    ; Signed Integer                                                                                                     ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                     ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                     ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                     ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 90    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 91    ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 92    ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 94    ; Signed Integer                                                                                                     ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                                     ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                     ;
; ID                        ; 0     ; Signed Integer                                                                                                     ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                     ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                     ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                     ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                     ;
; PKT_ADDR_W                ; 17    ; Signed Integer                                                                                                     ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 73    ; Signed Integer                                                                                                            ;
; PKT_QOS_L                 ; 73    ; Signed Integer                                                                                                            ;
; PKT_DATA_SIDEBAND_H       ; 71    ; Signed Integer                                                                                                            ;
; PKT_DATA_SIDEBAND_L       ; 71    ; Signed Integer                                                                                                            ;
; PKT_ADDR_SIDEBAND_H       ; 70    ; Signed Integer                                                                                                            ;
; PKT_ADDR_SIDEBAND_L       ; 70    ; Signed Integer                                                                                                            ;
; PKT_CACHE_H               ; 89    ; Signed Integer                                                                                                            ;
; PKT_CACHE_L               ; 86    ; Signed Integer                                                                                                            ;
; PKT_THREAD_ID_H           ; 82    ; Signed Integer                                                                                                            ;
; PKT_THREAD_ID_L           ; 82    ; Signed Integer                                                                                                            ;
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_H          ; 85    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_L          ; 83    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                            ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                            ;
; PKT_BURST_TYPE_H          ; 69    ; Signed Integer                                                                                                            ;
; PKT_BURST_TYPE_L          ; 68    ; Signed Integer                                                                                                            ;
; PKT_TRANS_EXCLUSIVE       ; 58    ; Signed Integer                                                                                                            ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                            ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                            ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                            ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 90    ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 91    ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 92    ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 94    ; Signed Integer                                                                                                            ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                                            ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                            ;
; ID                        ; 1     ; Signed Integer                                                                                                            ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                            ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                            ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                            ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                            ;
; PKT_ADDR_W                ; 17    ; Signed Integer                                                                                                            ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_mtl_controller_0_avalon_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_H          ; 85    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_L          ; 83    ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 91    ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 90    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 92    ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 94    ; Signed Integer                                                                                                                 ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                                                 ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                 ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                 ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_mtl_controller_0_avalon_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_mtl_controller_0_avalon_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                            ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                            ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_H          ; 85    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_L          ; 83    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 91    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 90    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 92    ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 94    ; Signed Integer                                                                                                                  ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                                                  ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                  ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                  ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                             ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                             ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                               ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                               ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                               ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                               ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                               ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_H          ; 85    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_L          ; 83    ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 91    ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 90    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 92    ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 94    ; Signed Integer                                                                                                               ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                                               ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                               ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                               ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                          ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                          ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                        ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                        ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                        ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                        ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                        ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_H          ; 85    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_L          ; 83    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 91    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 90    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 92    ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 94    ; Signed Integer                                                                                                        ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                                        ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                        ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                        ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                   ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                   ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                  ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                  ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                  ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                  ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                  ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_H          ; 85    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_L          ; 83    ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 91    ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 90    ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 92    ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 94    ; Signed Integer                                                                                                  ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                                  ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                  ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                  ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                             ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                             ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_timestamp_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                       ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                       ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                       ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                       ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                       ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_H          ; 85    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_L          ; 83    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 91    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 90    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 92    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 94    ; Signed Integer                                                                                                       ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                       ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                       ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_timestamp_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                  ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                  ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                            ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                            ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                            ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                            ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                            ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                            ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                            ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                            ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                            ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                            ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                            ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                            ;
; PKT_PROTECTION_H          ; 85    ; Signed Integer                                                                                            ;
; PKT_PROTECTION_L          ; 83    ; Signed Integer                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 91    ; Signed Integer                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 90    ; Signed Integer                                                                                            ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                            ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 92    ; Signed Integer                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 94    ; Signed Integer                                                                                            ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                            ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                            ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                            ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                       ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                       ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                              ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                              ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                              ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                              ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                              ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                              ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                              ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                              ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                              ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                              ;
; PKT_PROTECTION_H          ; 85    ; Signed Integer                                                                                              ;
; PKT_PROTECTION_L          ; 83    ; Signed Integer                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 91    ; Signed Integer                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 90    ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 92    ; Signed Integer                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 94    ; Signed Integer                                                                                              ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                              ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                              ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                              ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                         ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                         ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switch_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                              ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                              ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                              ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                              ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                              ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                              ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                              ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                              ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                              ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                              ;
; PKT_PROTECTION_H          ; 85    ; Signed Integer                                                                                              ;
; PKT_PROTECTION_L          ; 83    ; Signed Integer                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 91    ; Signed Integer                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 90    ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 92    ; Signed Integer                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 94    ; Signed Integer                                                                                              ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                              ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                              ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                              ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switch_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                         ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                         ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_router:router|nios_mtl_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 4     ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 6     ; Signed Integer                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_router_001:router_001|nios_mtl_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 6     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_router_002:router_002|nios_mtl_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_router_002:router_003|nios_mtl_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_router_002:router_004|nios_mtl_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_router_005:router_005|nios_mtl_mm_interconnect_0_router_005_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_router_005:router_006|nios_mtl_mm_interconnect_0_router_005_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_router_002:router_007|nios_mtl_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_router_002:router_008|nios_mtl_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_router_002:router_009|nios_mtl_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_router_002:router_010|nios_mtl_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                   ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                         ;
; SCHEME         ; round-robin ; String                                                                                                                                                 ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                         ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                   ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                         ;
; SCHEME         ; round-robin ; String                                                                                                                                                 ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                         ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 9      ; Signed Integer                                                                                                                                      ;
; SCHEME         ; no-arb ; String                                                                                                                                              ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                      ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 18    ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                        ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                              ;
; SCHEME         ; no-arb ; String                                                                                                                                                      ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                              ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                       ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                             ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_mtl:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+----------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                     ;
+---------------------------+----------+----------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                           ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                   ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                           ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                           ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                           ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                           ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                           ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                           ;
+---------------------------+----------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_mtl:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_mtl:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                        ;
; DEPTH          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|lpm_divide:Div5 ;
+------------------------+----------------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                 ;
+------------------------+----------------+----------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 11             ; Untyped                                                                                                              ;
; LPM_WIDTHD             ; 2              ; Untyped                                                                                                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                              ;
; CBXI_PARAMETER         ; lpm_divide_rim ; Untyped                                                                                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                       ;
+------------------------+----------------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                 ;
+------------------------+----------------+----------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 11             ; Untyped                                                                                                              ;
; LPM_WIDTHD             ; 2              ; Untyped                                                                                                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                              ;
; CBXI_PARAMETER         ; lpm_divide_rim ; Untyped                                                                                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                       ;
+------------------------+----------------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|lpm_divide:Div3 ;
+------------------------+----------------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                 ;
+------------------------+----------------+----------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                                                                                              ;
; LPM_WIDTHD             ; 3              ; Untyped                                                                                                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                              ;
; CBXI_PARAMETER         ; lpm_divide_sim ; Untyped                                                                                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                       ;
+------------------------+----------------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|lpm_divide:Div4 ;
+------------------------+----------------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                 ;
+------------------------+----------------+----------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 11             ; Untyped                                                                                                              ;
; LPM_WIDTHD             ; 2              ; Untyped                                                                                                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                              ;
; CBXI_PARAMETER         ; lpm_divide_rim ; Untyped                                                                                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                       ;
+------------------------+----------------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|lpm_divide:Div1 ;
+------------------------+----------------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                 ;
+------------------------+----------------+----------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                                                                                              ;
; LPM_WIDTHD             ; 4              ; Untyped                                                                                                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                              ;
; CBXI_PARAMETER         ; lpm_divide_tim ; Untyped                                                                                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                       ;
+------------------------+----------------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|lpm_divide:Div2 ;
+------------------------+----------------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                 ;
+------------------------+----------------+----------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                                                                                              ;
; LPM_WIDTHD             ; 4              ; Untyped                                                                                                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                              ;
; CBXI_PARAMETER         ; lpm_divide_tim ; Untyped                                                                                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                       ;
+------------------------+----------------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[3]|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                      ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                              ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                            ;
; LPM_WIDTHA                                     ; 10           ; Untyped                                                                                                   ;
; LPM_WIDTHB                                     ; 2            ; Untyped                                                                                                   ;
; LPM_WIDTHP                                     ; 12           ; Untyped                                                                                                   ;
; LPM_WIDTHR                                     ; 12           ; Untyped                                                                                                   ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                   ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                                                                   ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                   ;
; LATENCY                                        ; 0            ; Untyped                                                                                                   ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                   ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                                                                                   ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                   ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                                                                   ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                   ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                   ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                                                                                   ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                   ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                   ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank4[3]|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                       ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                             ;
; LPM_WIDTHA                                     ; 2            ; Untyped                                                                                                    ;
; LPM_WIDTHB                                     ; 10           ; Untyped                                                                                                    ;
; LPM_WIDTHP                                     ; 12           ; Untyped                                                                                                    ;
; LPM_WIDTHR                                     ; 12           ; Untyped                                                                                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                    ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                                                                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                    ;
; LATENCY                                        ; 0            ; Untyped                                                                                                    ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped                                                                                                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                    ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                                                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                    ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                                                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                    ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[5]|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                      ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                              ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                            ;
; LPM_WIDTHA                                     ; 10           ; Untyped                                                                                                   ;
; LPM_WIDTHB                                     ; 3            ; Untyped                                                                                                   ;
; LPM_WIDTHP                                     ; 13           ; Untyped                                                                                                   ;
; LPM_WIDTHR                                     ; 13           ; Untyped                                                                                                   ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                   ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                                                                   ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                   ;
; LATENCY                                        ; 0            ; Untyped                                                                                                   ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                   ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                                                                                   ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                   ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                                                                   ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                   ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                   ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                                                                                   ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                   ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                   ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank6[5]|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                       ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                             ;
; LPM_WIDTHA                                     ; 3            ; Untyped                                                                                                    ;
; LPM_WIDTHB                                     ; 10           ; Untyped                                                                                                    ;
; LPM_WIDTHP                                     ; 13           ; Untyped                                                                                                    ;
; LPM_WIDTHR                                     ; 13           ; Untyped                                                                                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                    ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                                                                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                    ;
; LATENCY                                        ; 0            ; Untyped                                                                                                    ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped                                                                                                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                    ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                                                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                    ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                                                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                    ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[6]|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                      ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                              ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                            ;
; LPM_WIDTHA                                     ; 10           ; Untyped                                                                                                   ;
; LPM_WIDTHB                                     ; 3            ; Untyped                                                                                                   ;
; LPM_WIDTHP                                     ; 13           ; Untyped                                                                                                   ;
; LPM_WIDTHR                                     ; 13           ; Untyped                                                                                                   ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                   ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                                                                   ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                   ;
; LATENCY                                        ; 0            ; Untyped                                                                                                   ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                   ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                                                                                   ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                   ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                                                                   ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                   ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                   ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                                                                                   ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                   ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                   ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank7[6]|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                       ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                             ;
; LPM_WIDTHA                                     ; 3            ; Untyped                                                                                                    ;
; LPM_WIDTHB                                     ; 10           ; Untyped                                                                                                    ;
; LPM_WIDTHP                                     ; 13           ; Untyped                                                                                                    ;
; LPM_WIDTHR                                     ; 13           ; Untyped                                                                                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                    ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                                                                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                    ;
; LATENCY                                        ; 0            ; Untyped                                                                                                    ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped                                                                                                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                    ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                                                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                    ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                                                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                    ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[2]|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                      ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                              ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                            ;
; LPM_WIDTHA                                     ; 2            ; Untyped                                                                                                   ;
; LPM_WIDTHB                                     ; 11           ; Untyped                                                                                                   ;
; LPM_WIDTHP                                     ; 13           ; Untyped                                                                                                   ;
; LPM_WIDTHR                                     ; 13           ; Untyped                                                                                                   ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                   ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                                                                   ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                   ;
; LATENCY                                        ; 0            ; Untyped                                                                                                   ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped                                                                                                   ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                   ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                   ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                                                                   ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                   ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                   ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                                                                                   ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                   ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                   ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[3]|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                      ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                              ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                            ;
; LPM_WIDTHA                                     ; 2            ; Untyped                                                                                                   ;
; LPM_WIDTHB                                     ; 11           ; Untyped                                                                                                   ;
; LPM_WIDTHP                                     ; 13           ; Untyped                                                                                                   ;
; LPM_WIDTHR                                     ; 13           ; Untyped                                                                                                   ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                   ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                                                                   ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                   ;
; LATENCY                                        ; 0            ; Untyped                                                                                                   ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped                                                                                                   ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                   ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                   ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                                                                   ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                   ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                   ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                                                                                   ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                   ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                   ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[4]|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                      ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                              ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                            ;
; LPM_WIDTHA                                     ; 3            ; Untyped                                                                                                   ;
; LPM_WIDTHB                                     ; 11           ; Untyped                                                                                                   ;
; LPM_WIDTHP                                     ; 14           ; Untyped                                                                                                   ;
; LPM_WIDTHR                                     ; 14           ; Untyped                                                                                                   ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                   ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                                                                   ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                   ;
; LATENCY                                        ; 0            ; Untyped                                                                                                   ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped                                                                                                   ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                   ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                   ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                                                                   ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                   ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                   ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                                                                                   ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                   ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                   ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[5]|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                      ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                              ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                            ;
; LPM_WIDTHA                                     ; 3            ; Untyped                                                                                                   ;
; LPM_WIDTHB                                     ; 11           ; Untyped                                                                                                   ;
; LPM_WIDTHP                                     ; 14           ; Untyped                                                                                                   ;
; LPM_WIDTHR                                     ; 14           ; Untyped                                                                                                   ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                   ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                                                                   ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                   ;
; LATENCY                                        ; 0            ; Untyped                                                                                                   ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped                                                                                                   ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                   ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                   ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                                                                   ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                   ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                   ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                                                                                   ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                   ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                   ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[6]|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                      ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                              ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                            ;
; LPM_WIDTHA                                     ; 3            ; Untyped                                                                                                   ;
; LPM_WIDTHB                                     ; 11           ; Untyped                                                                                                   ;
; LPM_WIDTHP                                     ; 14           ; Untyped                                                                                                   ;
; LPM_WIDTHR                                     ; 14           ; Untyped                                                                                                   ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                   ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                                                                   ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                   ;
; LATENCY                                        ; 0            ; Untyped                                                                                                   ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped                                                                                                   ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                   ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                   ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                                                                   ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                   ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                   ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                                                                                   ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                   ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                   ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                 ;
+-------------------------------+----------------------------------------------+
; Name                          ; Value                                        ;
+-------------------------------+----------------------------------------------+
; Number of entity instances    ; 2                                            ;
; Entity Instance               ; MTL_PLL:MTL_PLL_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                       ;
;     -- PLL_TYPE               ; AUTO                                         ;
;     -- PRIMARY_CLOCK          ; INCLK0                                       ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                        ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                            ;
;     -- VCO_MULTIPLY_BY        ; 0                                            ;
;     -- VCO_DIVIDE_BY          ; 0                                            ;
; Entity Instance               ; RAM_PLL:RAM_PLL_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                       ;
;     -- PLL_TYPE               ; AUTO                                         ;
;     -- PRIMARY_CLOCK          ; INCLK0                                       ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                        ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                            ;
;     -- VCO_MULTIPLY_BY        ; 0                                            ;
;     -- VCO_DIVIDE_BY          ; 0                                            ;
+-------------------------------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                       ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                      ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                                                                                                                                                                                          ;
; Entity Instance                           ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_register_bank_a_module:nios_mtl_cpu_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                               ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                  ;
; Entity Instance                           ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_register_bank_b_module:nios_mtl_cpu_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                               ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                  ;
; Entity Instance                           ; nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem|nios_mtl_cpu_cpu_ociram_sp_ram_module:nios_mtl_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                  ;
; Entity Instance                           ; nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram                                                                                                                                                                                                       ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 5000                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                  ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                           ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                     ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                         ;
; Entity Instance            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                              ;
;     -- lpm_width           ; 8                                                                                                                         ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                        ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                        ;
; Entity Instance            ; nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                              ;
;     -- lpm_width           ; 8                                                                                                                         ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                        ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                        ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                                                    ;
+---------------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                                     ;
+---------------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 11                                                                                                                        ;
; Entity Instance                       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[3]|lpm_mult:Mult1  ;
;     -- LPM_WIDTHA                     ; 10                                                                                                                        ;
;     -- LPM_WIDTHB                     ; 2                                                                                                                         ;
;     -- LPM_WIDTHP                     ; 12                                                                                                                        ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                  ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                        ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                                       ;
;     -- USE_EAB                        ; OFF                                                                                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                        ;
; Entity Instance                       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank4[3]|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 2                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 10                                                                                                                        ;
;     -- LPM_WIDTHP                     ; 12                                                                                                                        ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                  ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                                                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                        ;
;     -- USE_EAB                        ; OFF                                                                                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                        ;
; Entity Instance                       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[5]|lpm_mult:Mult1  ;
;     -- LPM_WIDTHA                     ; 10                                                                                                                        ;
;     -- LPM_WIDTHB                     ; 3                                                                                                                         ;
;     -- LPM_WIDTHP                     ; 13                                                                                                                        ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                  ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                        ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                                       ;
;     -- USE_EAB                        ; OFF                                                                                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                        ;
; Entity Instance                       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank6[5]|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 3                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 10                                                                                                                        ;
;     -- LPM_WIDTHP                     ; 13                                                                                                                        ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                  ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                                                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                        ;
;     -- USE_EAB                        ; OFF                                                                                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                        ;
; Entity Instance                       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[6]|lpm_mult:Mult1  ;
;     -- LPM_WIDTHA                     ; 10                                                                                                                        ;
;     -- LPM_WIDTHB                     ; 3                                                                                                                         ;
;     -- LPM_WIDTHP                     ; 13                                                                                                                        ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                  ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                        ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                                       ;
;     -- USE_EAB                        ; OFF                                                                                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                        ;
; Entity Instance                       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank7[6]|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 3                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 10                                                                                                                        ;
;     -- LPM_WIDTHP                     ; 13                                                                                                                        ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                  ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                                                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                        ;
;     -- USE_EAB                        ; OFF                                                                                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                        ;
; Entity Instance                       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[2]|lpm_mult:Mult0  ;
;     -- LPM_WIDTHA                     ; 2                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 11                                                                                                                        ;
;     -- LPM_WIDTHP                     ; 13                                                                                                                        ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                  ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                                                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                        ;
;     -- USE_EAB                        ; OFF                                                                                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                        ;
; Entity Instance                       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[3]|lpm_mult:Mult0  ;
;     -- LPM_WIDTHA                     ; 2                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 11                                                                                                                        ;
;     -- LPM_WIDTHP                     ; 13                                                                                                                        ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                  ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                                                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                        ;
;     -- USE_EAB                        ; OFF                                                                                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                        ;
; Entity Instance                       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[4]|lpm_mult:Mult0  ;
;     -- LPM_WIDTHA                     ; 3                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 11                                                                                                                        ;
;     -- LPM_WIDTHP                     ; 14                                                                                                                        ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                  ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                                                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                        ;
;     -- USE_EAB                        ; OFF                                                                                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                        ;
; Entity Instance                       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[5]|lpm_mult:Mult0  ;
;     -- LPM_WIDTHA                     ; 3                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 11                                                                                                                        ;
;     -- LPM_WIDTHP                     ; 14                                                                                                                        ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                  ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                                                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                        ;
;     -- USE_EAB                        ; OFF                                                                                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                        ;
; Entity Instance                       ; nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[6]|lpm_mult:Mult0  ;
;     -- LPM_WIDTHA                     ; 3                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 11                                                                                                                        ;
;     -- LPM_WIDTHP                     ; 14                                                                                                                        ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                  ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                                                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                        ;
;     -- USE_EAB                        ; OFF                                                                                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                        ;
+---------------------------------------+---------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "touch_buffer:touch_buffer_east" ;
+---------+-------+----------+-------------------------------+
; Port    ; Type  ; Severity ; Details                       ;
+---------+-------+----------+-------------------------------+
; trigger ; Input ; Info     ; Stuck at GND                  ;
+---------+-------+----------+-------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "touch_buffer:touch_buffer_west" ;
+---------+-------+----------+-------------------------------+
; Port    ; Type  ; Severity ; Details                       ;
+---------+-------+----------+-------------------------------+
; trigger ; Input ; Info     ; Stuck at GND                  ;
+---------+-------+----------+-------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_mtl:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                         ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                    ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_mtl:u0|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+--------------------------------------------+
; Port           ; Type  ; Severity ; Details                                    ;
+----------------+-------+----------+--------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                               ;
; reset_in1      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                               ;
; reset_in2      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                               ;
; reset_in3      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                               ;
; reset_in4      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                               ;
; reset_in5      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                               ;
; reset_in6      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                               ;
; reset_in7      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                               ;
; reset_in8      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                               ;
; reset_in9      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                               ;
; reset_in10     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                               ;
; reset_in11     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                               ;
; reset_in12     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                               ;
; reset_in13     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                               ;
; reset_in14     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                               ;
; reset_in15     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                               ;
+----------------+-------+----------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                              ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                         ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                         ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                     ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[17..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                         ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                               ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                          ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_router_005:router_005|nios_mtl_mm_interconnect_0_router_005_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                          ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_router_002:router_002|nios_mtl_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                          ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_router_001:router_001|nios_mtl_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                              ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_router:router|nios_mtl_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                  ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                     ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                      ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switch_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                             ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                        ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                     ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                      ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                             ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                        ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                   ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                    ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                           ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                      ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                              ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                               ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_timestamp_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                      ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                 ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                         ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                          ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                 ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                            ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                               ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                       ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                  ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                      ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                              ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                         ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                         ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                 ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                            ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_mtl_controller_0_avalon_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                        ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_mtl_controller_0_avalon_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                           ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent" ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                          ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                           ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent" ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                   ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                    ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                     ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                     ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                   ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                              ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_timestamp_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                         ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                         ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                    ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                               ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                          ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                 ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                         ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_mtl_controller_0_avalon_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                        ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                   ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                   ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                              ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                              ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                              ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                            ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                       ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                       ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                       ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                             ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line64" ;
+--------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                             ;
+--------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; y_line ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+--------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line06" ;
+--------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                             ;
+--------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; y_line ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+--------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line50" ;
+--------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                             ;
+--------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; y_line ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+--------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line45" ;
+--------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                             ;
+--------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; y_line ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+--------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line23" ;
+--------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                             ;
+--------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; y_line ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+--------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line12" ;
+--------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                             ;
+--------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; y_line ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+--------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank7[6]" ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                               ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; shift[2..1] ; Input ; Info     ; Stuck at VCC                                                                                          ;
; shift[9..3] ; Input ; Info     ; Stuck at GND                                                                                          ;
; shift[0]    ; Input ; Info     ; Stuck at GND                                                                                          ;
; ydiag[0]    ; Input ; Info     ; Stuck at GND                                                                                          ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank7[5]" ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                               ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; shift[9..3] ; Input ; Info     ; Stuck at GND                                                                                          ;
; shift[2]    ; Input ; Info     ; Stuck at VCC                                                                                          ;
; shift[1]    ; Input ; Info     ; Stuck at GND                                                                                          ;
; shift[0]    ; Input ; Info     ; Stuck at VCC                                                                                          ;
; ydiag[0]    ; Input ; Info     ; Stuck at GND                                                                                          ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank7[4]" ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                               ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; shift[9..3] ; Input ; Info     ; Stuck at GND                                                                                          ;
; shift[1..0] ; Input ; Info     ; Stuck at GND                                                                                          ;
; shift[2]    ; Input ; Info     ; Stuck at VCC                                                                                          ;
; ydiag[0]    ; Input ; Info     ; Stuck at GND                                                                                          ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank7[3]" ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                               ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; shift[1..0] ; Input ; Info     ; Stuck at VCC                                                                                          ;
; shift[9..2] ; Input ; Info     ; Stuck at GND                                                                                          ;
; ydiag[0]    ; Input ; Info     ; Stuck at GND                                                                                          ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank7[2]" ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                               ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; shift[9..2] ; Input ; Info     ; Stuck at GND                                                                                          ;
; shift[1]    ; Input ; Info     ; Stuck at VCC                                                                                          ;
; shift[0]    ; Input ; Info     ; Stuck at GND                                                                                          ;
; ydiag[0]    ; Input ; Info     ; Stuck at GND                                                                                          ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank7[1]" ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                               ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; shift[9..1] ; Input ; Info     ; Stuck at GND                                                                                          ;
; shift[0]    ; Input ; Info     ; Stuck at VCC                                                                                          ;
; ydiag[0]    ; Input ; Info     ; Stuck at GND                                                                                          ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank7[0]" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                  ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------+
; shift    ; Input ; Info     ; Stuck at GND                                                                                             ;
; ydiag[0] ; Input ; Info     ; Stuck at GND                                                                                             ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank6[5]" ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                               ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; shift[9..3] ; Input ; Info     ; Stuck at GND                                                                                          ;
; shift[2]    ; Input ; Info     ; Stuck at VCC                                                                                          ;
; shift[1]    ; Input ; Info     ; Stuck at GND                                                                                          ;
; shift[0]    ; Input ; Info     ; Stuck at VCC                                                                                          ;
; ydiag[0]    ; Input ; Info     ; Stuck at GND                                                                                          ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank6[4]" ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                               ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; shift[9..3] ; Input ; Info     ; Stuck at GND                                                                                          ;
; shift[1..0] ; Input ; Info     ; Stuck at GND                                                                                          ;
; shift[2]    ; Input ; Info     ; Stuck at VCC                                                                                          ;
; ydiag[0]    ; Input ; Info     ; Stuck at GND                                                                                          ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank6[3]" ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                               ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; shift[1..0] ; Input ; Info     ; Stuck at VCC                                                                                          ;
; shift[9..2] ; Input ; Info     ; Stuck at GND                                                                                          ;
; ydiag[0]    ; Input ; Info     ; Stuck at GND                                                                                          ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank6[2]" ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                               ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; shift[9..2] ; Input ; Info     ; Stuck at GND                                                                                          ;
; shift[1]    ; Input ; Info     ; Stuck at VCC                                                                                          ;
; shift[0]    ; Input ; Info     ; Stuck at GND                                                                                          ;
; ydiag[0]    ; Input ; Info     ; Stuck at GND                                                                                          ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank6[1]" ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                               ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; shift[9..1] ; Input ; Info     ; Stuck at GND                                                                                          ;
; shift[0]    ; Input ; Info     ; Stuck at VCC                                                                                          ;
; ydiag[0]    ; Input ; Info     ; Stuck at GND                                                                                          ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank6[0]" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                  ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------+
; shift    ; Input ; Info     ; Stuck at GND                                                                                             ;
; ydiag[0] ; Input ; Info     ; Stuck at GND                                                                                             ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank5[4]" ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                               ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; shift[9..3] ; Input ; Info     ; Stuck at GND                                                                                          ;
; shift[1..0] ; Input ; Info     ; Stuck at GND                                                                                          ;
; shift[2]    ; Input ; Info     ; Stuck at VCC                                                                                          ;
; ydiag[0]    ; Input ; Info     ; Stuck at GND                                                                                          ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank5[3]" ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                               ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; shift[1..0] ; Input ; Info     ; Stuck at VCC                                                                                          ;
; shift[9..2] ; Input ; Info     ; Stuck at GND                                                                                          ;
; ydiag[0]    ; Input ; Info     ; Stuck at GND                                                                                          ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank5[2]" ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                               ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; shift[9..2] ; Input ; Info     ; Stuck at GND                                                                                          ;
; shift[1]    ; Input ; Info     ; Stuck at VCC                                                                                          ;
; shift[0]    ; Input ; Info     ; Stuck at GND                                                                                          ;
; ydiag[0]    ; Input ; Info     ; Stuck at GND                                                                                          ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank5[1]" ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                               ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; shift[9..1] ; Input ; Info     ; Stuck at GND                                                                                          ;
; shift[0]    ; Input ; Info     ; Stuck at VCC                                                                                          ;
; ydiag[0]    ; Input ; Info     ; Stuck at GND                                                                                          ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank5[0]" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                  ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------+
; shift    ; Input ; Info     ; Stuck at GND                                                                                             ;
; ydiag[0] ; Input ; Info     ; Stuck at GND                                                                                             ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank4[3]" ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                               ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; shift[1..0] ; Input ; Info     ; Stuck at VCC                                                                                          ;
; shift[9..2] ; Input ; Info     ; Stuck at GND                                                                                          ;
; ydiag[0]    ; Input ; Info     ; Stuck at GND                                                                                          ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank4[2]" ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                               ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; shift[9..2] ; Input ; Info     ; Stuck at GND                                                                                          ;
; shift[1]    ; Input ; Info     ; Stuck at VCC                                                                                          ;
; shift[0]    ; Input ; Info     ; Stuck at GND                                                                                          ;
; ydiag[0]    ; Input ; Info     ; Stuck at GND                                                                                          ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank4[1]" ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                               ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; shift[9..1] ; Input ; Info     ; Stuck at GND                                                                                          ;
; shift[0]    ; Input ; Info     ; Stuck at VCC                                                                                          ;
; ydiag[0]    ; Input ; Info     ; Stuck at GND                                                                                          ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank4[0]" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                  ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------+
; shift    ; Input ; Info     ; Stuck at GND                                                                                             ;
; ydiag[0] ; Input ; Info     ; Stuck at GND                                                                                             ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank3[2]" ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                               ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; shift[9..2] ; Input ; Info     ; Stuck at GND                                                                                          ;
; shift[1]    ; Input ; Info     ; Stuck at VCC                                                                                          ;
; shift[0]    ; Input ; Info     ; Stuck at GND                                                                                          ;
; ydiag[0]    ; Input ; Info     ; Stuck at GND                                                                                          ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank3[1]" ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                               ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; shift[9..1] ; Input ; Info     ; Stuck at GND                                                                                          ;
; shift[0]    ; Input ; Info     ; Stuck at VCC                                                                                          ;
; ydiag[0]    ; Input ; Info     ; Stuck at GND                                                                                          ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank3[0]" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                  ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------+
; shift    ; Input ; Info     ; Stuck at GND                                                                                             ;
; ydiag[0] ; Input ; Info     ; Stuck at GND                                                                                             ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank2[1]" ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                               ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; shift[9..1] ; Input ; Info     ; Stuck at GND                                                                                          ;
; shift[0]    ; Input ; Info     ; Stuck at VCC                                                                                          ;
; ydiag[0]    ; Input ; Info     ; Stuck at GND                                                                                          ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank2[0]" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                  ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------+
; shift    ; Input ; Info     ; Stuck at GND                                                                                             ;
; ydiag[0] ; Input ; Info     ; Stuck at GND                                                                                             ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[6]" ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                              ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------+
; shift[2..1] ; Input ; Info     ; Stuck at VCC                                                                                         ;
; shift[9..3] ; Input ; Info     ; Stuck at GND                                                                                         ;
; shift[0]    ; Input ; Info     ; Stuck at GND                                                                                         ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[5]" ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                              ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------+
; shift[9..3] ; Input ; Info     ; Stuck at GND                                                                                         ;
; shift[2]    ; Input ; Info     ; Stuck at VCC                                                                                         ;
; shift[1]    ; Input ; Info     ; Stuck at GND                                                                                         ;
; shift[0]    ; Input ; Info     ; Stuck at VCC                                                                                         ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[4]" ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                              ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------+
; shift[9..3] ; Input ; Info     ; Stuck at GND                                                                                         ;
; shift[1..0] ; Input ; Info     ; Stuck at GND                                                                                         ;
; shift[2]    ; Input ; Info     ; Stuck at VCC                                                                                         ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[3]" ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                              ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------+
; shift[1..0] ; Input ; Info     ; Stuck at VCC                                                                                         ;
; shift[9..2] ; Input ; Info     ; Stuck at GND                                                                                         ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[2]" ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                              ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------+
; shift[9..2] ; Input ; Info     ; Stuck at GND                                                                                         ;
; shift[1]    ; Input ; Info     ; Stuck at VCC                                                                                         ;
; shift[0]    ; Input ; Info     ; Stuck at GND                                                                                         ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[1]" ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                              ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------+
; shift[9..1] ; Input ; Info     ; Stuck at GND                                                                                         ;
; shift[0]    ; Input ; Info     ; Stuck at VCC                                                                                         ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[0]" ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                          ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------------+
; shift          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; rank_xy_offset ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.              ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta"                                                                       ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; test_count  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; e_done_move ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0"                                                                     ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_mtl_cpu_cpu_debug_slave_phy" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                              ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                             ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                             ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                             ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                             ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                             ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                             ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                             ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                             ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                             ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                             ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                             ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                             ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                             ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                             ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                             ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                             ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                             ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                             ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                             ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                             ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_sysclk:the_nios_mtl_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                   ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                              ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_sysclk:the_nios_mtl_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                   ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                              ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_pib:the_nios_mtl_cpu_cpu_nios2_oci_pib" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                     ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                         ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_fifo:the_nios_mtl_cpu_cpu_nios2_oci_fifo|nios_mtl_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_nios_mtl_cpu_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                                        ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                            ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_dtrace:the_nios_mtl_cpu_cpu_nios2_oci_dtrace|nios_mtl_cpu_cpu_nios2_oci_td_mode:nios_mtl_cpu_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                          ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                              ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_itrace:the_nios_mtl_cpu_cpu_nios2_oci_itrace" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                               ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts.   ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_dbrk:the_nios_mtl_cpu_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                  ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                      ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_xbrk:the_nios_mtl_cpu_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                  ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                      ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_debug:the_nios_mtl_cpu_cpu_nios2_oci_debug" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                         ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                                    ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                        ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------+
; oci_ienable[31..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.            ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_test_bench:the_nios_mtl_cpu_cpu_test_bench" ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                             ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input  ; Info     ; Stuck at GND                                                                                        ;
; i_address[1..0] ; Input  ; Info     ; Stuck at GND                                                                                        ;
; test_has_ended  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                 ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "nios_mtl:u0|nios_mtl_cpu:cpu"         ;
+---------------------+--------+----------+------------------------+
; Port                ; Type   ; Severity ; Details                ;
+---------------------+--------+----------+------------------------+
; debug_reset_request ; Output ; Info     ; Explicitly unconnected ;
; dummy_ci_port       ; Output ; Info     ; Explicitly unconnected ;
+---------------------+--------+----------+------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo"                                                                    ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                      ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (11 bits) is wider than the port expression (9 bits) it drives; bit(s) "wrusedw[10..9]" have no fanouts ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo"                                                                    ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                      ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (11 bits) is wider than the port expression (9 bits) it drives; bit(s) "wrusedw[10..9]" have no fanouts ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_control:sdram_control_inst|sdr_data_path:u_sdr_data_path"                     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; DM   ; Input  ; Info     ; Stuck at GND                                                                        ;
; DQM  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_control:sdram_control_inst|control_interface:u_control_interface"                                                                         ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                      ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; CMD      ; Input ; Warning  ; Input port expression (2 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "CMD[2..2]" will be connected to GND.  ;
; INIT_ACK ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_control:sdram_control_inst"                                                                                                                                                              ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                            ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WR1_DATA[31..24] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR1_ADDR[23..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR     ; Input  ; Warning  ; Input port expression (23 bits) is smaller than the input port (24 bits) it drives.  Extra input bit(s) "WR1_MAX_ADDR[23..23]" will be connected to GND.                           ;
; WR1_LENGTH[8..2] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_LENGTH[1]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_LENGTH[0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_LENGTH[6..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_LENGTH[8]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_LENGTH[7]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_DATA         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR2              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR2_ADDR         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR2_MAX_ADDR     ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR2_LENGTH       ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR2_LOAD         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR2_CLK          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; RD2_DATA         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; RD2              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; RD2_ADDR         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; RD2_MAX_ADDR     ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; RD2_LENGTH       ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; RD2_LOAD         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; RD2_CLK          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 202                         ;
; cycloneiii_ff         ; 6799                        ;
;     CLR               ; 472                         ;
;     CLR SCLR          ; 8                           ;
;     CLR SCLR SLD      ; 47                          ;
;     CLR SLD           ; 91                          ;
;     ENA               ; 2983                        ;
;     ENA CLR           ; 352                         ;
;     ENA CLR SCLR      ; 43                          ;
;     ENA CLR SLD       ; 40                          ;
;     ENA SCLR          ; 131                         ;
;     ENA SLD           ; 1370                        ;
;     SCLR              ; 49                          ;
;     SLD               ; 19                          ;
;     plain             ; 1194                        ;
; cycloneiii_io_obuf    ; 65                          ;
; cycloneiii_lcell_comb ; 19557                       ;
;     arith             ; 10518                       ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 1831                        ;
;         3 data inputs ; 8684                        ;
;     normal            ; 9039                        ;
;         0 data inputs ; 115                         ;
;         1 data inputs ; 421                         ;
;         2 data inputs ; 1464                        ;
;         3 data inputs ; 3271                        ;
;         4 data inputs ; 3768                        ;
; cycloneiii_pll        ; 2                           ;
; cycloneiii_ram_block  ; 176                         ;
;                       ;                             ;
; Max LUT depth         ; 25.70                       ;
; Average LUT depth     ; 5.83                        ;
+-----------------------+-----------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 140                                      ;
; cycloneiii_ff         ; 83                                       ;
;     CLR               ; 5                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 22                                       ;
;     ENA CLR SLD       ; 4                                        ;
;     ENA SCLR          ; 5                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 15                                       ;
; cycloneiii_lcell_comb ; 143                                      ;
;     arith             ; 8                                        ;
;         2 data inputs ; 8                                        ;
;     normal            ; 135                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 7                                        ;
;         2 data inputs ; 28                                       ;
;         3 data inputs ; 32                                       ;
;         4 data inputs ; 67                                       ;
;                       ;                                          ;
; Max LUT depth         ; 4.00                                     ;
; Average LUT depth     ; 1.94                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:01:08     ;
; sld_hub:auto_hub ; 00:00:01     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Web Edition
    Info: Processing started: Fri Apr 15 12:46:59 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO -c DE0_NANO
Warning (125092): Tcl Script File sdram_control/Sdram_RD_RAM.qip not found
    Info (125063): set_global_assignment -name QIP_FILE sdram_control/Sdram_RD_RAM.qip
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 5 design units, including 5 entities, in source file move_ip_test/qbert_map_color.sv
    Info (12023): Found entity 1: Qbert_Map_Color
    Info (12023): Found entity 2: rank_offset_generator
    Info (12023): Found entity 3: rank_n_generator
    Info (12023): Found entity 4: hitbox_top_generator
    Info (12023): Found entity 5: monster_position
Info (12021): Found 1 design units, including 1 entities, in source file move_ip_test/qbert_layer.sv
    Info (12023): Found entity 1: qbert_layer
Info (12021): Found 1 design units, including 1 entities, in source file move_ip_test/mtl_controller_avalon.sv
    Info (12023): Found entity 1: mtl_controller_avalon
Info (12021): Found 1 design units, including 1 entities, in source file move_ip_test/draw_line.sv
    Info (12023): Found entity 1: Draw_Line
Info (12021): Found 1 design units, including 1 entities, in source file move_ip_test/cube_generator.sv
    Info (12023): Found entity 1: cube_generator
Info (12021): Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/nios_mtl.v
    Info (12023): Found entity 1: nios_mtl
Info (12021): Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_irq_mapper.sv
    Info (12023): Found entity 1: nios_mtl_irq_mapper
Info (12021): Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v
    Info (12023): Found entity 1: nios_mtl_mm_interconnect_0
Info (12021): Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: nios_mtl_mm_interconnect_0_avalon_st_adapter
Info (12021): Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: nios_mtl_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Info (12021): Found 2 design units, including 2 entities, in source file nios_mtl/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: nios_mtl_mm_interconnect_0_rsp_mux_001
Info (12021): Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: nios_mtl_mm_interconnect_0_rsp_mux
Info (12021): Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: nios_mtl_mm_interconnect_0_rsp_demux
Info (12021): Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_cmd_mux_003.sv
    Info (12023): Found entity 1: nios_mtl_mm_interconnect_0_cmd_mux_003
Info (12021): Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: nios_mtl_mm_interconnect_0_cmd_mux
Info (12021): Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: nios_mtl_mm_interconnect_0_cmd_demux_001
Info (12021): Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: nios_mtl_mm_interconnect_0_cmd_demux
Info (12021): Found 2 design units, including 2 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_005.sv
    Info (12023): Found entity 1: nios_mtl_mm_interconnect_0_router_005_default_decode
    Info (12023): Found entity 2: nios_mtl_mm_interconnect_0_router_005
Info (12021): Found 2 design units, including 2 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: nios_mtl_mm_interconnect_0_router_002_default_decode
    Info (12023): Found entity 2: nios_mtl_mm_interconnect_0_router_002
Info (12021): Found 2 design units, including 2 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: nios_mtl_mm_interconnect_0_router_001_default_decode
    Info (12023): Found entity 2: nios_mtl_mm_interconnect_0_router_001
Info (12021): Found 2 design units, including 2 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: nios_mtl_mm_interconnect_0_router_default_decode
    Info (12023): Found entity 2: nios_mtl_mm_interconnect_0_router
Info (12021): Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_timer_timestamp.v
    Info (12023): Found entity 1: nios_mtl_timer_timestamp
Info (12021): Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_sysid_qsys_0.v
    Info (12023): Found entity 1: nios_mtl_sysid_qsys_0
Info (12021): Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_onchip_mem.v
    Info (12023): Found entity 1: nios_mtl_onchip_mem
Info (12021): Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/mtl_controller_avalon.sv
    Info (12023): Found entity 1: mtl_controller_avalon
Info (12021): Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/cube_generator.sv
    Info (12023): Found entity 1: cube_generator
Info (12021): Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/draw_line.sv
    Info (12023): Found entity 1: Draw_Line
Info (12021): Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/qbert_layer.sv
    Info (12023): Found entity 1: qbert_layer
Info (12021): Found 5 design units, including 5 entities, in source file nios_mtl/synthesis/submodules/qbert_map_color.sv
    Info (12023): Found entity 1: Qbert_Map_Color
    Info (12023): Found entity 2: rank_offset_generator
    Info (12023): Found entity 3: rank_n_generator
    Info (12023): Found entity 4: hitbox_top_generator
    Info (12023): Found entity 5: monster_position
Info (12021): Found 2 design units, including 2 entities, in source file nios_mtl/synthesis/submodules/soucoupe_layer.sv
    Info (12023): Found entity 1: soucoup_layer
    Info (12023): Found entity 2: soucoupe_qbert
Info (12021): Found 5 design units, including 5 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_jtag_uart_0.v
    Info (12023): Found entity 1: nios_mtl_jtag_uart_0_sim_scfifo_w
    Info (12023): Found entity 2: nios_mtl_jtag_uart_0_scfifo_w
    Info (12023): Found entity 3: nios_mtl_jtag_uart_0_sim_scfifo_r
    Info (12023): Found entity 4: nios_mtl_jtag_uart_0_scfifo_r
    Info (12023): Found entity 5: nios_mtl_jtag_uart_0
Info (12021): Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_cpu.v
    Info (12023): Found entity 1: nios_mtl_cpu
Info (12021): Found 21 design units, including 21 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v
    Info (12023): Found entity 1: nios_mtl_cpu_cpu_register_bank_a_module
    Info (12023): Found entity 2: nios_mtl_cpu_cpu_register_bank_b_module
    Info (12023): Found entity 3: nios_mtl_cpu_cpu_nios2_oci_debug
    Info (12023): Found entity 4: nios_mtl_cpu_cpu_nios2_oci_break
    Info (12023): Found entity 5: nios_mtl_cpu_cpu_nios2_oci_xbrk
    Info (12023): Found entity 6: nios_mtl_cpu_cpu_nios2_oci_dbrk
    Info (12023): Found entity 7: nios_mtl_cpu_cpu_nios2_oci_itrace
    Info (12023): Found entity 8: nios_mtl_cpu_cpu_nios2_oci_td_mode
    Info (12023): Found entity 9: nios_mtl_cpu_cpu_nios2_oci_dtrace
    Info (12023): Found entity 10: nios_mtl_cpu_cpu_nios2_oci_compute_input_tm_cnt
    Info (12023): Found entity 11: nios_mtl_cpu_cpu_nios2_oci_fifo_wrptr_inc
    Info (12023): Found entity 12: nios_mtl_cpu_cpu_nios2_oci_fifo_cnt_inc
    Info (12023): Found entity 13: nios_mtl_cpu_cpu_nios2_oci_fifo
    Info (12023): Found entity 14: nios_mtl_cpu_cpu_nios2_oci_pib
    Info (12023): Found entity 15: nios_mtl_cpu_cpu_nios2_oci_im
    Info (12023): Found entity 16: nios_mtl_cpu_cpu_nios2_performance_monitors
    Info (12023): Found entity 17: nios_mtl_cpu_cpu_nios2_avalon_reg
    Info (12023): Found entity 18: nios_mtl_cpu_cpu_ociram_sp_ram_module
    Info (12023): Found entity 19: nios_mtl_cpu_cpu_nios2_ocimem
    Info (12023): Found entity 20: nios_mtl_cpu_cpu_nios2_oci
    Info (12023): Found entity 21: nios_mtl_cpu_cpu
Info (12021): Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: nios_mtl_cpu_cpu_debug_slave_sysclk
Info (12021): Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: nios_mtl_cpu_cpu_debug_slave_tck
Info (12021): Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: nios_mtl_cpu_cpu_debug_slave_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu_test_bench.v
    Info (12023): Found entity 1: nios_mtl_cpu_cpu_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_switch.v
    Info (12023): Found entity 1: nios_mtl_Switch
Info (12021): Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_leds.v
    Info (12023): Found entity 1: nios_mtl_LEDS
Info (12021): Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_button.v
    Info (12023): Found entity 1: nios_mtl_Button
Info (12021): Found 1 design units, including 1 entities, in source file lt_spi.sv
    Info (12023): Found entity 1: LT_SPI
Info (12021): Found 1 design units, including 1 entities, in source file myspi.sv
    Info (12023): Found entity 1: MySPI
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/sdram_wr_fifo.v
    Info (12023): Found entity 1: Sdram_WR_FIFO
Warning (12019): Can't analyze file -- file sdram_control/Sdram_RD_RAM.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/sdram_rd_fifo.v
    Info (12023): Found entity 1: Sdram_RD_FIFO
Warning (10229): Verilog HDL Expression warning at sdram_control.v(322): truncated literal to match 16 bits
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/sdram_control.v
    Info (12023): Found entity 1: sdram_control
Warning (10229): Verilog HDL Expression warning at sdr_data_path.v(68): truncated literal to match 1 bits
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/sdr_data_path.v
    Info (12023): Found entity 1: sdr_data_path
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/control_interface.v
    Info (12023): Found entity 1: control_interface
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/command.v
    Info (12023): Found entity 1: command
Info (12021): Found 3 design units, including 3 entities, in source file de0_nano.sv
    Info (12023): Found entity 1: DE0_NANO
    Info (12023): Found entity 2: touch_buffer
    Info (12023): Found entity 3: reset_delay
Info (12021): Found 1 design units, including 1 entities, in source file mtl_pll.v
    Info (12023): Found entity 1: MTL_PLL
Info (12021): Found 1 design units, including 1 entities, in source file ram_pll.v
    Info (12023): Found entity 1: RAM_PLL
Info (12021): Found 1 design units, including 1 entities, in source file loading_rom.v
    Info (12023): Found entity 1: Loading_ROM
Info (12021): Found 2 design units, including 2 entities, in source file move_ip_test/soucoupe_layer.sv
    Info (12023): Found entity 1: soucoup_layer
    Info (12023): Found entity 2: soucoupe_qbert
Info (12021): Found 1 design units, including 1 entities, in source file move_ip_test/cube_v2.sv
    Info (12023): Found entity 1: cube_v2
Info (12127): Elaborating entity "DE0_NANO" for the top level hierarchy
Warning (10858): Verilog HDL warning at DE0_NANO.sv(172): object Config used but never assigned
Warning (10036): Verilog HDL or VHDL warning at DE0_NANO.sv(173): object "Status" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at DE0_NANO.sv(420): object "pass" assigned a value but never read
Warning (10858): Verilog HDL warning at DE0_NANO.sv(506): object reg_gesture used but never assigned
Warning (10030): Net "Config[1..0]" at DE0_NANO.sv(172) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "ImgNum" at DE0_NANO.sv(178) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "reg_gesture.00010100" at DE0_NANO.sv(506) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "reg_gesture.00011100" at DE0_NANO.sv(506) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "touch_ready" at DE0_NANO.sv(507) has no driver or initial value, using a default initial value '0'
Warning (10034): Output port "EPCS_ASDO" at DE0_NANO.sv(125) has no driver
Warning (10034): Output port "EPCS_DCLK" at DE0_NANO.sv(127) has no driver
Warning (10034): Output port "EPCS_NCSO" at DE0_NANO.sv(128) has no driver
Warning (10034): Output port "G_SENSOR_CS_N" at DE0_NANO.sv(131) has no driver
Warning (10034): Output port "I2C_SCLK" at DE0_NANO.sv(133) has no driver
Warning (10034): Output port "ADC_CS_N" at DE0_NANO.sv(137) has no driver
Warning (10034): Output port "ADC_SADDR" at DE0_NANO.sv(138) has no driver
Warning (10034): Output port "ADC_SCLK" at DE0_NANO.sv(139) has no driver
Warning (10034): Output port "MTL_TOUCH_I2C_SCL" at DE0_NANO.sv(154) has no driver
Info (12128): Elaborating entity "LT_SPI" for hierarchy "LT_SPI:Surf"
Warning (10230): Verilog HDL assignment warning at LT_SPI.sv(97): truncated value with size 32 to match size of target (3)
Info (12128): Elaborating entity "MTL_PLL" for hierarchy "MTL_PLL:MTL_PLL_inst"
Info (12128): Elaborating entity "altpll" for hierarchy "MTL_PLL:MTL_PLL_inst|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "MTL_PLL:MTL_PLL_inst|altpll:altpll_component"
Info (12133): Instantiated megafunction "MTL_PLL:MTL_PLL_inst|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "50"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "33"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "50"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "33"
    Info (12134): Parameter "clk1_phase_shift" = "10101"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=MTL_PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mtl_pll_altpll.v
    Info (12023): Found entity 1: MTL_PLL_altpll
Info (12128): Elaborating entity "MTL_PLL_altpll" for hierarchy "MTL_PLL:MTL_PLL_inst|altpll:altpll_component|MTL_PLL_altpll:auto_generated"
Info (12128): Elaborating entity "RAM_PLL" for hierarchy "RAM_PLL:RAM_PLL_inst"
Info (12128): Elaborating entity "altpll" for hierarchy "RAM_PLL:RAM_PLL_inst|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "RAM_PLL:RAM_PLL_inst|altpll:altpll_component"
Info (12133): Instantiated megafunction "RAM_PLL:RAM_PLL_inst|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "-3000"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=RAM_PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/ram_pll_altpll.v
    Info (12023): Found entity 1: RAM_PLL_altpll
Info (12128): Elaborating entity "RAM_PLL_altpll" for hierarchy "RAM_PLL:RAM_PLL_inst|altpll:altpll_component|RAM_PLL_altpll:auto_generated"
Info (12128): Elaborating entity "reset_delay" for hierarchy "reset_delay:reset_delay_inst"
Info (12128): Elaborating entity "sdram_control" for hierarchy "sdram_control:sdram_control_inst"
Warning (10230): Verilog HDL assignment warning at sdram_control.v(342): truncated value with size 4 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at sdram_control.v(390): truncated value with size 32 to match size of target (10)
Info (12128): Elaborating entity "control_interface" for hierarchy "sdram_control:sdram_control_inst|control_interface:u_control_interface"
Warning (10230): Verilog HDL assignment warning at control_interface.v(162): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at control_interface.v(167): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at control_interface.v(192): truncated value with size 32 to match size of target (16)
Info (12128): Elaborating entity "command" for hierarchy "sdram_control:sdram_control_inst|command:u_command"
Warning (10240): Verilog HDL Always Construct warning at command.v(279): inferring latch(es) for variable "oe_shift", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at command.v(279): inferring latch(es) for variable "oe1", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at command.v(279): inferring latch(es) for variable "oe2", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "sdr_data_path" for hierarchy "sdram_control:sdram_control_inst|sdr_data_path:u_sdr_data_path"
Warning (10230): Verilog HDL assignment warning at sdr_data_path.v(68): truncated value with size 32 to match size of target (2)
Info (12128): Elaborating entity "Sdram_WR_FIFO" for hierarchy "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo"
Info (12128): Elaborating entity "dcfifo_mixed_widths" for hierarchy "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12130): Elaborated megafunction instantiation "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12133): Instantiated megafunction "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo_mixed_widths"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "lpm_widthu_r" = "9"
    Info (12134): Parameter "lpm_width_r" = "16"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_pej1.tdf
    Info (12023): Found entity 1: dcfifo_pej1
Info (12128): Elaborating entity "dcfifo_pej1" for hierarchy "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_ugb.tdf
    Info (12023): Found entity 1: a_gray2bin_ugb
Info (12128): Elaborating entity "a_gray2bin_ugb" for hierarchy "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_gray2bin_ugb:rdptr_g_gray2bin"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_s57.tdf
    Info (12023): Found entity 1: a_graycounter_s57
Info (12128): Elaborating entity "a_graycounter_s57" for hierarchy "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_pjc.tdf
    Info (12023): Found entity 1: a_graycounter_pjc
Info (12128): Elaborating entity "a_graycounter_pjc" for hierarchy "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rj31.tdf
    Info (12023): Found entity 1: altsyncram_rj31
Info (12128): Elaborating entity "altsyncram_rj31" for hierarchy "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf
    Info (12023): Found entity 1: dffpipe_oe9
Info (12128): Elaborating entity "dffpipe_oe9" for hierarchy "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf
    Info (12023): Found entity 1: dffpipe_gd9
Info (12128): Elaborating entity "dffpipe_gd9" for hierarchy "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ikd.tdf
    Info (12023): Found entity 1: alt_synch_pipe_ikd
Info (12128): Elaborating entity "alt_synch_pipe_ikd" for hierarchy "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf
    Info (12023): Found entity 1: dffpipe_hd9
Info (12128): Elaborating entity "dffpipe_hd9" for hierarchy "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf
    Info (12023): Found entity 1: dffpipe_3dc
Info (12128): Elaborating entity "dffpipe_3dc" for hierarchy "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_jkd.tdf
    Info (12023): Found entity 1: alt_synch_pipe_jkd
Info (12128): Elaborating entity "alt_synch_pipe_jkd" for hierarchy "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf
    Info (12023): Found entity 1: dffpipe_id9
Info (12128): Elaborating entity "dffpipe_id9" for hierarchy "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_f66.tdf
    Info (12023): Found entity 1: cmpr_f66
Info (12128): Elaborating entity "cmpr_f66" for hierarchy "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|cmpr_f66:rdempty_eq_comp"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_54e.tdf
    Info (12023): Found entity 1: cntr_54e
Info (12128): Elaborating entity "cntr_54e" for hierarchy "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|cntr_54e:cntr_b"
Info (12128): Elaborating entity "Sdram_RD_FIFO" for hierarchy "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo"
Info (12128): Elaborating entity "dcfifo_mixed_widths" for hierarchy "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12130): Elaborated megafunction instantiation "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12133): Instantiated megafunction "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "2048"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo_mixed_widths"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "11"
    Info (12134): Parameter "lpm_widthu_r" = "10"
    Info (12134): Parameter "lpm_width_r" = "32"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_hgj1.tdf
    Info (12023): Found entity 1: dcfifo_hgj1
Info (12128): Elaborating entity "dcfifo_hgj1" for hierarchy "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_7ib.tdf
    Info (12023): Found entity 1: a_gray2bin_7ib
Info (12128): Elaborating entity "a_gray2bin_7ib" for hierarchy "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_677.tdf
    Info (12023): Found entity 1: a_graycounter_677
Info (12128): Elaborating entity "a_graycounter_677" for hierarchy "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_1lc.tdf
    Info (12023): Found entity 1: a_graycounter_1lc
Info (12128): Elaborating entity "a_graycounter_1lc" for hierarchy "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dm31.tdf
    Info (12023): Found entity 1: altsyncram_dm31
Info (12128): Elaborating entity "altsyncram_dm31" for hierarchy "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_rld.tdf
    Info (12023): Found entity 1: alt_synch_pipe_rld
Info (12128): Elaborating entity "alt_synch_pipe_rld" for hierarchy "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info (12023): Found entity 1: dffpipe_pe9
Info (12128): Elaborating entity "dffpipe_pe9" for hierarchy "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf
    Info (12023): Found entity 1: dffpipe_re9
Info (12128): Elaborating entity "dffpipe_re9" for hierarchy "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_sld.tdf
    Info (12023): Found entity 1: alt_synch_pipe_sld
Info (12128): Elaborating entity "alt_synch_pipe_sld" for hierarchy "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf
    Info (12023): Found entity 1: dffpipe_se9
Info (12128): Elaborating entity "dffpipe_se9" for hierarchy "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_o76.tdf
    Info (12023): Found entity 1: cmpr_o76
Info (12128): Elaborating entity "cmpr_o76" for hierarchy "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|cmpr_o76:rdempty_eq_comp"
Info (12128): Elaborating entity "nios_mtl" for hierarchy "nios_mtl:u0"
Info (12128): Elaborating entity "nios_mtl_Button" for hierarchy "nios_mtl:u0|nios_mtl_Button:button"
Info (12128): Elaborating entity "nios_mtl_LEDS" for hierarchy "nios_mtl:u0|nios_mtl_LEDS:leds"
Info (12128): Elaborating entity "nios_mtl_Switch" for hierarchy "nios_mtl:u0|nios_mtl_Switch:switch"
Info (12128): Elaborating entity "nios_mtl_cpu" for hierarchy "nios_mtl:u0|nios_mtl_cpu:cpu"
Info (12128): Elaborating entity "nios_mtl_cpu_cpu" for hierarchy "nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu"
Info (12128): Elaborating entity "nios_mtl_cpu_cpu_test_bench" for hierarchy "nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_test_bench:the_nios_mtl_cpu_cpu_test_bench"
Info (12128): Elaborating entity "nios_mtl_cpu_cpu_register_bank_a_module" for hierarchy "nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_register_bank_a_module:nios_mtl_cpu_cpu_register_bank_a"
Info (12128): Elaborating entity "altsyncram" for hierarchy "nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_register_bank_a_module:nios_mtl_cpu_cpu_register_bank_a|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_register_bank_a_module:nios_mtl_cpu_cpu_register_bank_a|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_register_bank_a_module:nios_mtl_cpu_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf
    Info (12023): Found entity 1: altsyncram_6mc1
Info (12128): Elaborating entity "altsyncram_6mc1" for hierarchy "nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_register_bank_a_module:nios_mtl_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated"
Info (12128): Elaborating entity "nios_mtl_cpu_cpu_register_bank_b_module" for hierarchy "nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_register_bank_b_module:nios_mtl_cpu_cpu_register_bank_b"
Info (12128): Elaborating entity "nios_mtl_cpu_cpu_nios2_oci" for hierarchy "nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci"
Info (12128): Elaborating entity "nios_mtl_cpu_cpu_nios2_oci_debug" for hierarchy "nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_debug:the_nios_mtl_cpu_cpu_nios2_oci_debug"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_debug:the_nios_mtl_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12130): Elaborated megafunction instantiation "nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_debug:the_nios_mtl_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12133): Instantiated megafunction "nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_debug:the_nios_mtl_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter:
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "nios_mtl_cpu_cpu_nios2_oci_break" for hierarchy "nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_break:the_nios_mtl_cpu_cpu_nios2_oci_break"
Info (12128): Elaborating entity "nios_mtl_cpu_cpu_nios2_oci_xbrk" for hierarchy "nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_xbrk:the_nios_mtl_cpu_cpu_nios2_oci_xbrk"
Info (12128): Elaborating entity "nios_mtl_cpu_cpu_nios2_oci_dbrk" for hierarchy "nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_dbrk:the_nios_mtl_cpu_cpu_nios2_oci_dbrk"
Info (12128): Elaborating entity "nios_mtl_cpu_cpu_nios2_oci_itrace" for hierarchy "nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_itrace:the_nios_mtl_cpu_cpu_nios2_oci_itrace"
Info (12128): Elaborating entity "nios_mtl_cpu_cpu_nios2_oci_dtrace" for hierarchy "nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_dtrace:the_nios_mtl_cpu_cpu_nios2_oci_dtrace"
Info (12128): Elaborating entity "nios_mtl_cpu_cpu_nios2_oci_td_mode" for hierarchy "nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_dtrace:the_nios_mtl_cpu_cpu_nios2_oci_dtrace|nios_mtl_cpu_cpu_nios2_oci_td_mode:nios_mtl_cpu_cpu_nios2_oci_trc_ctrl_td_mode"
Info (12128): Elaborating entity "nios_mtl_cpu_cpu_nios2_oci_fifo" for hierarchy "nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_fifo:the_nios_mtl_cpu_cpu_nios2_oci_fifo"
Info (12128): Elaborating entity "nios_mtl_cpu_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_fifo:the_nios_mtl_cpu_cpu_nios2_oci_fifo|nios_mtl_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_nios_mtl_cpu_cpu_nios2_oci_compute_input_tm_cnt"
Info (12128): Elaborating entity "nios_mtl_cpu_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_fifo:the_nios_mtl_cpu_cpu_nios2_oci_fifo|nios_mtl_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_nios_mtl_cpu_cpu_nios2_oci_fifo_wrptr_inc"
Info (12128): Elaborating entity "nios_mtl_cpu_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_fifo:the_nios_mtl_cpu_cpu_nios2_oci_fifo|nios_mtl_cpu_cpu_nios2_oci_fifo_cnt_inc:the_nios_mtl_cpu_cpu_nios2_oci_fifo_cnt_inc"
Info (12128): Elaborating entity "nios_mtl_cpu_cpu_nios2_oci_pib" for hierarchy "nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_pib:the_nios_mtl_cpu_cpu_nios2_oci_pib"
Info (12128): Elaborating entity "nios_mtl_cpu_cpu_nios2_oci_im" for hierarchy "nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_im:the_nios_mtl_cpu_cpu_nios2_oci_im"
Info (12128): Elaborating entity "nios_mtl_cpu_cpu_nios2_avalon_reg" for hierarchy "nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_avalon_reg:the_nios_mtl_cpu_cpu_nios2_avalon_reg"
Info (12128): Elaborating entity "nios_mtl_cpu_cpu_nios2_ocimem" for hierarchy "nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem"
Info (12128): Elaborating entity "nios_mtl_cpu_cpu_ociram_sp_ram_module" for hierarchy "nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem|nios_mtl_cpu_cpu_ociram_sp_ram_module:nios_mtl_cpu_cpu_ociram_sp_ram"
Info (12128): Elaborating entity "altsyncram" for hierarchy "nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem|nios_mtl_cpu_cpu_ociram_sp_ram_module:nios_mtl_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem|nios_mtl_cpu_cpu_ociram_sp_ram_module:nios_mtl_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem|nios_mtl_cpu_cpu_ociram_sp_ram_module:nios_mtl_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4a31.tdf
    Info (12023): Found entity 1: altsyncram_4a31
Info (12128): Elaborating entity "altsyncram_4a31" for hierarchy "nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem|nios_mtl_cpu_cpu_ociram_sp_ram_module:nios_mtl_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated"
Info (12128): Elaborating entity "nios_mtl_cpu_cpu_debug_slave_wrapper" for hierarchy "nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper"
Info (12128): Elaborating entity "nios_mtl_cpu_cpu_debug_slave_tck" for hierarchy "nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck"
Info (12128): Elaborating entity "nios_mtl_cpu_cpu_debug_slave_sysclk" for hierarchy "nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_sysclk:the_nios_mtl_cpu_cpu_debug_slave_sysclk"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_mtl_cpu_cpu_debug_slave_phy"
Info (12130): Elaborated megafunction instantiation "nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_mtl_cpu_cpu_debug_slave_phy"
Info (12133): Instantiated megafunction "nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_mtl_cpu_cpu_debug_slave_phy" with the following parameter:
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_mtl_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info (12131): Elaborated megafunction instantiation "nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_mtl_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_mtl_cpu_cpu_debug_slave_phy"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_mtl_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_mtl_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst"
Info (12128): Elaborating entity "nios_mtl_jtag_uart_0" for hierarchy "nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0"
Info (12128): Elaborating entity "nios_mtl_jtag_uart_0_scfifo_w" for hierarchy "nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w"
Info (12128): Elaborating entity "scfifo" for hierarchy "nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo"
Info (12130): Elaborated megafunction instantiation "nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo"
Info (12133): Instantiated megafunction "nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf
    Info (12023): Found entity 1: scfifo_jr21
Info (12128): Elaborating entity "scfifo_jr21" for hierarchy "nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf
    Info (12023): Found entity 1: a_dpfifo_q131
Info (12128): Elaborating entity "a_dpfifo_q131" for hierarchy "nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf
    Info (12023): Found entity 1: cntr_do7
Info (12128): Elaborating entity "cntr_do7" for hierarchy "nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf
    Info (12023): Found entity 1: dpram_nl21
Info (12128): Elaborating entity "dpram_nl21" for hierarchy "nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf
    Info (12023): Found entity 1: altsyncram_r1m1
Info (12128): Elaborating entity "altsyncram_r1m1" for hierarchy "nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf
    Info (12023): Found entity 1: cntr_1ob
Info (12128): Elaborating entity "cntr_1ob" for hierarchy "nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count"
Info (12128): Elaborating entity "nios_mtl_jtag_uart_0_scfifo_r" for hierarchy "nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r"
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic"
Info (12130): Elaborated megafunction instantiation "nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic"
Info (12133): Instantiated megafunction "nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic" with the following parameter:
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "altera_sld_agent_endpoint" for hierarchy "nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst"
Info (12131): Elaborated megafunction instantiation "nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst", which is child of megafunction instantiation "nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic"
Info (12128): Elaborating entity "altera_fabric_endpoint" for hierarchy "nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep"
Info (12131): Elaborated megafunction instantiation "nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep", which is child of megafunction instantiation "nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic"
Info (12128): Elaborating entity "mtl_controller_avalon" for hierarchy "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0"
Warning (10858): Verilog HDL warning at mtl_controller_avalon.sv(67): object q_rom used but never assigned
Warning (10036): Verilog HDL or VHDL warning at mtl_controller_avalon.sv(68): object "address" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at mtl_controller_avalon.sv(337): truncated value with size 32 to match size of target (19)
Warning (10030): Net "q_rom" at mtl_controller_avalon.sv(67) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "Qbert_Map_Color" for hierarchy "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta"
Warning (10763): Verilog HDL warning at Qbert_Map_Color.sv(292): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness
Info (12128): Elaborating entity "rank_offset_generator" for hierarchy "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[0]"
Info (12128): Elaborating entity "monster_position" for hierarchy "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank1"
Info (12128): Elaborating entity "rank_n_generator" for hierarchy "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank2[0]"
Info (12128): Elaborating entity "hitbox_top_generator" for hierarchy "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|hitbox_top_generator:HTG_rank2[0]"
Info (12128): Elaborating entity "qbert_layer" for hierarchy "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta"
Info (12128): Elaborating entity "soucoup_layer" for hierarchy "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|soucoup_layer:Flying_Saucer"
Info (12128): Elaborating entity "soucoupe_qbert" for hierarchy "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|soucoup_layer:Flying_Saucer|soucoupe_qbert:beta"
Info (12128): Elaborating entity "cube_generator" for hierarchy "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]"
Info (12128): Elaborating entity "Draw_Line" for hierarchy "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line12"
Info (12128): Elaborating entity "nios_mtl_onchip_mem" for hierarchy "nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem"
Info (12128): Elaborating entity "altsyncram" for hierarchy "nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "nios_mtl_onchip_mem.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "5000"
    Info (12134): Parameter "numwords_a" = "5000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "13"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9lc1.tdf
    Info (12023): Found entity 1: altsyncram_9lc1
Info (12128): Elaborating entity "altsyncram_9lc1" for hierarchy "nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated"
Info (12128): Elaborating entity "nios_mtl_sysid_qsys_0" for hierarchy "nios_mtl:u0|nios_mtl_sysid_qsys_0:sysid_qsys_0"
Info (12128): Elaborating entity "nios_mtl_timer_timestamp" for hierarchy "nios_mtl:u0|nios_mtl_timer_timestamp:timer_timestamp"
Info (12128): Elaborating entity "nios_mtl_mm_interconnect_0" for hierarchy "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_mtl_controller_0_avalon_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_timestamp_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_mtl_controller_0_avalon_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_mtl_controller_0_avalon_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_mtl_controller_0_avalon_agent_rsp_fifo"
Info (12128): Elaborating entity "nios_mtl_mm_interconnect_0_router" for hierarchy "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_router:router"
Info (12128): Elaborating entity "nios_mtl_mm_interconnect_0_router_default_decode" for hierarchy "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_router:router|nios_mtl_mm_interconnect_0_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "nios_mtl_mm_interconnect_0_router_001" for hierarchy "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_router_001:router_001"
Info (12128): Elaborating entity "nios_mtl_mm_interconnect_0_router_001_default_decode" for hierarchy "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_router_001:router_001|nios_mtl_mm_interconnect_0_router_001_default_decode:the_default_decode"
Info (12128): Elaborating entity "nios_mtl_mm_interconnect_0_router_002" for hierarchy "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_router_002:router_002"
Info (12128): Elaborating entity "nios_mtl_mm_interconnect_0_router_002_default_decode" for hierarchy "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_router_002:router_002|nios_mtl_mm_interconnect_0_router_002_default_decode:the_default_decode"
Info (12128): Elaborating entity "nios_mtl_mm_interconnect_0_router_005" for hierarchy "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_router_005:router_005"
Info (12128): Elaborating entity "nios_mtl_mm_interconnect_0_router_005_default_decode" for hierarchy "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_router_005:router_005|nios_mtl_mm_interconnect_0_router_005_default_decode:the_default_decode"
Info (12128): Elaborating entity "nios_mtl_mm_interconnect_0_cmd_demux" for hierarchy "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_cmd_demux:cmd_demux"
Info (12128): Elaborating entity "nios_mtl_mm_interconnect_0_cmd_demux_001" for hierarchy "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_cmd_demux_001:cmd_demux_001"
Info (12128): Elaborating entity "nios_mtl_mm_interconnect_0_cmd_mux" for hierarchy "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_cmd_mux:cmd_mux"
Info (12128): Elaborating entity "nios_mtl_mm_interconnect_0_cmd_mux_003" for hierarchy "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_cmd_mux_003:cmd_mux_003"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "nios_mtl_mm_interconnect_0_rsp_demux" for hierarchy "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_rsp_demux:rsp_demux"
Info (12128): Elaborating entity "nios_mtl_mm_interconnect_0_rsp_mux" for hierarchy "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_rsp_mux:rsp_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "nios_mtl_mm_interconnect_0_rsp_mux_001" for hierarchy "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_rsp_mux_001:rsp_mux_001"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "nios_mtl_mm_interconnect_0_avalon_st_adapter" for hierarchy "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter"
Info (12128): Elaborating entity "nios_mtl_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|nios_mtl_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0"
Info (12128): Elaborating entity "nios_mtl_irq_mapper" for hierarchy "nios_mtl:u0|nios_mtl_irq_mapper:irq_mapper"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "nios_mtl:u0|altera_reset_controller:rst_controller"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "nios_mtl:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "nios_mtl:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
Info (12128): Elaborating entity "touch_buffer" for hierarchy "touch_buffer:touch_buffer_west"
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): 2016.04.15.12:47:36 Progress: Loading sld7325694e/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7325694e/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[0]"
        Warning (14320): Synthesized away node "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[1]"
        Warning (14320): Synthesized away node "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[2]"
        Warning (14320): Synthesized away node "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[3]"
        Warning (14320): Synthesized away node "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[4]"
        Warning (14320): Synthesized away node "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[5]"
        Warning (14320): Synthesized away node "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[6]"
        Warning (14320): Synthesized away node "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[7]"
        Warning (14320): Synthesized away node "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[8]"
        Warning (14320): Synthesized away node "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[9]"
        Warning (14320): Synthesized away node "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[10]"
        Warning (14320): Synthesized away node "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[11]"
        Warning (14320): Synthesized away node "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[12]"
        Warning (14320): Synthesized away node "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[13]"
        Warning (14320): Synthesized away node "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[14]"
        Warning (14320): Synthesized away node "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[15]"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[0]"
        Warning (14320): Synthesized away node "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[1]"
        Warning (14320): Synthesized away node "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[2]"
        Warning (14320): Synthesized away node "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[3]"
        Warning (14320): Synthesized away node "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[4]"
        Warning (14320): Synthesized away node "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[5]"
        Warning (14320): Synthesized away node "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[6]"
        Warning (14320): Synthesized away node "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[7]"
        Warning (14320): Synthesized away node "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[8]"
        Warning (14320): Synthesized away node "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[9]"
        Warning (14320): Synthesized away node "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[10]"
        Warning (14320): Synthesized away node "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[11]"
        Warning (14320): Synthesized away node "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[12]"
        Warning (14320): Synthesized away node "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[13]"
        Warning (14320): Synthesized away node "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[14]"
        Warning (14320): Synthesized away node "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[15]"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[0]"
        Warning (14320): Synthesized away node "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[1]"
        Warning (14320): Synthesized away node "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[2]"
        Warning (14320): Synthesized away node "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[3]"
        Warning (14320): Synthesized away node "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[4]"
        Warning (14320): Synthesized away node "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[5]"
        Warning (14320): Synthesized away node "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[6]"
        Warning (14320): Synthesized away node "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[7]"
        Warning (14320): Synthesized away node "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[8]"
        Warning (14320): Synthesized away node "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[9]"
        Warning (14320): Synthesized away node "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[10]"
        Warning (14320): Synthesized away node "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[11]"
        Warning (14320): Synthesized away node "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[12]"
        Warning (14320): Synthesized away node "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[13]"
        Warning (14320): Synthesized away node "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[14]"
        Warning (14320): Synthesized away node "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[15]"
Info (278001): Inferred 17 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|Div5"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|Div0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|Div3"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|Div4"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|Div1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|Div2"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[3]|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank4[3]|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[5]|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank6[5]|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[6]|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank7[6]|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[2]|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[3]|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[4]|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[5]|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[6]|Mult0"
Info (12130): Elaborated megafunction instantiation "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|lpm_divide:Div5"
Info (12133): Instantiated megafunction "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|lpm_divide:Div5" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "11"
    Info (12134): Parameter "LPM_WIDTHD" = "2"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_rim.tdf
    Info (12023): Found entity 1: lpm_divide_rim
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_jlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_jlh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_q6f.tdf
    Info (12023): Found entity 1: alt_u_div_q6f
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc
Info (12130): Elaborated megafunction instantiation "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|lpm_divide:Div3"
Info (12133): Instantiated megafunction "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|lpm_divide:Div3" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "3"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_sim.tdf
    Info (12023): Found entity 1: lpm_divide_sim
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf
    Info (12023): Found entity 1: sign_div_unsign_klh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_r6f.tdf
    Info (12023): Found entity 1: alt_u_div_r6f
Info (12130): Elaborated megafunction instantiation "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|lpm_divide:Div4"
Info (12133): Instantiated megafunction "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|lpm_divide:Div4" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "11"
    Info (12134): Parameter "LPM_WIDTHD" = "2"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|lpm_divide:Div1"
Info (12133): Instantiated megafunction "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|lpm_divide:Div1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_tim.tdf
    Info (12023): Found entity 1: lpm_divide_tim
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_llh.tdf
    Info (12023): Found entity 1: sign_div_unsign_llh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_s6f.tdf
    Info (12023): Found entity 1: alt_u_div_s6f
Info (12130): Elaborated megafunction instantiation "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[3]|lpm_mult:Mult1"
Info (12133): Instantiated megafunction "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[3]|lpm_mult:Mult1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "10"
    Info (12134): Parameter "LPM_WIDTHB" = "2"
    Info (12134): Parameter "LPM_WIDTHP" = "12"
    Info (12134): Parameter "LPM_WIDTHR" = "12"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[3]|lpm_mult:Mult1|multcore:mult_core", which is child of megafunction instantiation "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[3]|lpm_mult:Mult1"
Info (12131): Elaborated megafunction instantiation "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[3]|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[3]|lpm_mult:Mult1"
Info (12131): Elaborated megafunction instantiation "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[3]|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[3]|lpm_mult:Mult1"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8fh.tdf
    Info (12023): Found entity 1: add_sub_8fh
Info (12131): Elaborated megafunction instantiation "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[3]|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[3]|lpm_mult:Mult1"
Info (12131): Elaborated megafunction instantiation "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[3]|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[3]|lpm_mult:Mult1"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_jgh.tdf
    Info (12023): Found entity 1: add_sub_jgh
Info (12131): Elaborated megafunction instantiation "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[3]|lpm_mult:Mult1|altshift:external_latency_ffs", which is child of megafunction instantiation "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[3]|lpm_mult:Mult1"
Info (12130): Elaborated megafunction instantiation "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank4[3]|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank4[3]|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "2"
    Info (12134): Parameter "LPM_WIDTHB" = "10"
    Info (12134): Parameter "LPM_WIDTHP" = "12"
    Info (12134): Parameter "LPM_WIDTHR" = "12"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12130): Elaborated megafunction instantiation "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[5]|lpm_mult:Mult1"
Info (12133): Instantiated megafunction "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[5]|lpm_mult:Mult1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "10"
    Info (12134): Parameter "LPM_WIDTHB" = "3"
    Info (12134): Parameter "LPM_WIDTHP" = "13"
    Info (12134): Parameter "LPM_WIDTHR" = "13"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[5]|lpm_mult:Mult1|multcore:mult_core", which is child of megafunction instantiation "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[5]|lpm_mult:Mult1"
Info (12131): Elaborated megafunction instantiation "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[5]|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[5]|lpm_mult:Mult1"
Info (12131): Elaborated megafunction instantiation "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[5]|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[5]|lpm_mult:Mult1"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_9fh.tdf
    Info (12023): Found entity 1: add_sub_9fh
Info (12131): Elaborated megafunction instantiation "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[5]|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[5]|lpm_mult:Mult1"
Info (12131): Elaborated megafunction instantiation "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[5]|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[5]|lpm_mult:Mult1"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_kgh.tdf
    Info (12023): Found entity 1: add_sub_kgh
Info (12131): Elaborated megafunction instantiation "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[5]|lpm_mult:Mult1|altshift:external_latency_ffs", which is child of megafunction instantiation "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[5]|lpm_mult:Mult1"
Info (12130): Elaborated megafunction instantiation "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank6[5]|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank6[5]|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "3"
    Info (12134): Parameter "LPM_WIDTHB" = "10"
    Info (12134): Parameter "LPM_WIDTHP" = "13"
    Info (12134): Parameter "LPM_WIDTHR" = "13"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12130): Elaborated megafunction instantiation "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[6]|lpm_mult:Mult1"
Info (12133): Instantiated megafunction "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[6]|lpm_mult:Mult1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "10"
    Info (12134): Parameter "LPM_WIDTHB" = "3"
    Info (12134): Parameter "LPM_WIDTHP" = "13"
    Info (12134): Parameter "LPM_WIDTHR" = "13"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12130): Elaborated megafunction instantiation "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank7[6]|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_n_generator:RNG_rank7[6]|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "3"
    Info (12134): Parameter "LPM_WIDTHB" = "10"
    Info (12134): Parameter "LPM_WIDTHP" = "13"
    Info (12134): Parameter "LPM_WIDTHR" = "13"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12130): Elaborated megafunction instantiation "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[2]|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[2]|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "2"
    Info (12134): Parameter "LPM_WIDTHB" = "11"
    Info (12134): Parameter "LPM_WIDTHP" = "13"
    Info (12134): Parameter "LPM_WIDTHR" = "13"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[2]|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[2]|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[2]|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[2]|lpm_mult:Mult0"
Info (12130): Elaborated megafunction instantiation "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[3]|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[3]|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "2"
    Info (12134): Parameter "LPM_WIDTHB" = "11"
    Info (12134): Parameter "LPM_WIDTHP" = "13"
    Info (12134): Parameter "LPM_WIDTHR" = "13"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12130): Elaborated megafunction instantiation "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[4]|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[4]|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "3"
    Info (12134): Parameter "LPM_WIDTHB" = "11"
    Info (12134): Parameter "LPM_WIDTHP" = "14"
    Info (12134): Parameter "LPM_WIDTHR" = "14"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[4]|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[4]|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[4]|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[4]|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[4]|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[4]|lpm_mult:Mult0"
Info (12130): Elaborated megafunction instantiation "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[5]|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[5]|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "3"
    Info (12134): Parameter "LPM_WIDTHB" = "11"
    Info (12134): Parameter "LPM_WIDTHP" = "14"
    Info (12134): Parameter "LPM_WIDTHR" = "14"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12130): Elaborated megafunction instantiation "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[6]|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|rank_offset_generator:ROG[6]|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "3"
    Info (12134): Parameter "LPM_WIDTHB" = "11"
    Info (12134): Parameter "LPM_WIDTHP" = "14"
    Info (12134): Parameter "LPM_WIDTHR" = "14"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Warning (12241): 8 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GPIO_2[0]" has no driver
    Warning (13040): bidirectional pin "GPIO_2[2]" has no driver
    Warning (13040): bidirectional pin "GPIO_2[3]" has no driver
    Warning (13040): bidirectional pin "GPIO_2[10]" has no driver
    Warning (13040): bidirectional pin "I2C_SDAT" has no driver
    Warning (13040): bidirectional pin "GPIO_2[6]" has no driver
    Warning (13040): bidirectional pin "GPIO_2[7]" has no driver
    Warning (13040): bidirectional pin "GPIO_2[8]" has no driver
    Warning (13040): bidirectional pin "GPIO_2[9]" has no driver
    Warning (13040): bidirectional pin "GPIO_2[11]" has no driver
    Warning (13040): bidirectional pin "GPIO_2[12]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[0]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[1]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[2]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[3]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[4]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[5]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[6]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[7]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[8]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[9]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[10]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[11]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[12]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[13]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[14]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[15]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[16]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[17]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[18]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[19]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[20]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[21]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[22]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[23]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[24]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[25]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[26]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[27]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[28]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[29]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[30]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[31]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[32]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[33]" has no driver
    Warning (13040): bidirectional pin "MTL_TOUCH_I2C_SDA" has no driver
Warning (13032): The following tri-state nodes are fed by constants
    Warning (13033): The pin "GPIO_2[4]" is fed by VCC
    Warning (13033): The pin "GPIO_2[5]" is fed by VCC
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO_2[4]~synth"
    Warning (13010): Node "GPIO_2[5]~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "EPCS_ASDO" is stuck at GND
    Warning (13410): Pin "EPCS_DCLK" is stuck at GND
    Warning (13410): Pin "EPCS_NCSO" is stuck at GND
    Warning (13410): Pin "G_SENSOR_CS_N" is stuck at GND
    Warning (13410): Pin "I2C_SCLK" is stuck at GND
    Warning (13410): Pin "ADC_CS_N" is stuck at GND
    Warning (13410): Pin "ADC_SADDR" is stuck at GND
    Warning (13410): Pin "ADC_SCLK" is stuck at GND
    Warning (13410): Pin "MTL_TOUCH_I2C_SCL" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 256 registers lost all their fanouts during netlist optimizations.
Info (17036): Removed 7 MSB VCC or GND address nodes from RAM block "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ALTSYNCRAM"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file C:/UCL/Qbert_project/28_cubes/DE0_NANO.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (15400): WYSIWYG primitive "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a1" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a2" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a3" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a4" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a5" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a6" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a7" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a8" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a9" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a10" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a11" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a12" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a13" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a14" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a15" has a port clk0 that is stuck at GND
Warning (21074): Design contains 9 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "EPCS_DATA0"
    Warning (15610): No output dependent on input pin "G_SENSOR_INT"
    Warning (15610): No output dependent on input pin "ADC_SDAT"
    Warning (15610): No output dependent on input pin "GPIO_2_IN[0]"
    Warning (15610): No output dependent on input pin "GPIO_2_IN[1]"
    Warning (15610): No output dependent on input pin "GPIO_2_IN[2]"
    Warning (15610): No output dependent on input pin "GPIO_0_IN[0]"
    Warning (15610): No output dependent on input pin "GPIO_0_IN[1]"
    Warning (15610): No output dependent on input pin "MTL_TOUCH_INT_n"
Info (21057): Implemented 22493 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 19 input pins
    Info (21059): Implemented 68 output pins
    Info (21060): Implemented 65 bidirectional pins
    Info (21061): Implemented 22162 logic cells
    Info (21064): Implemented 176 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 181 warnings
    Info: Peak virtual memory: 942 megabytes
    Info: Processing ended: Fri Apr 15 12:49:06 2016
    Info: Elapsed time: 00:02:07
    Info: Total CPU time (on all processors): 00:02:51


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/UCL/Qbert_project/28_cubes/DE0_NANO.map.smsg.


