# Reading pref.tcl
# do IITB_RISC23_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/theas/Documents/EE_309_Project/EE_309_Project/mux2to1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:50:17 on May 05,2023
# vcom -reportprogress 300 -93 -work work C:/Users/theas/Documents/EE_309_Project/EE_309_Project/mux2to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1
# -- Compiling architecture working of mux2to1
# End time: 12:50:17 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:50:17 on May 05,2023
# vcom -reportprogress 300 -93 -work work C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Stage4_Exec
# -- Compiling architecture behavioural of Stage4_Exec
# End time: 12:50:17 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/theas/Documents/EE_309_Project/EE_309_Project/instr_mem.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:50:18 on May 05,2023
# vcom -reportprogress 300 -93 -work work C:/Users/theas/Documents/EE_309_Project/EE_309_Project/instr_mem.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity instr_mem
# -- Compiling architecture behavioural of instr_mem
# End time: 12:50:18 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/theas/Documents/EE_309_Project/EE_309_Project/data_mem.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:50:18 on May 05,2023
# vcom -reportprogress 300 -93 -work work C:/Users/theas/Documents/EE_309_Project/EE_309_Project/data_mem.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity data_mem
# -- Compiling architecture behavioural of data_mem
# End time: 12:50:18 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/theas/Documents/EE_309_Project/EE_309_Project/ALU_2.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:50:18 on May 05,2023
# vcom -reportprogress 300 -93 -work work C:/Users/theas/Documents/EE_309_Project/EE_309_Project/ALU_2.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_2
# -- Compiling architecture behavioural of ALU_2
# End time: 12:50:18 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Flags.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:50:18 on May 05,2023
# vcom -reportprogress 300 -93 -work work C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Flags.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity carry_flag
# -- Compiling architecture behav of carry_flag
# -- Compiling entity zero_flag
# -- Compiling architecture behav of zero_flag
# End time: 12:50:18 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/theas/Documents/EE_309_Project/EE_309_Project/regfile.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:50:18 on May 05,2023
# vcom -reportprogress 300 -93 -work work C:/Users/theas/Documents/EE_309_Project/EE_309_Project/regfile.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity regfile
# -- Compiling architecture behavioural of regfile
# End time: 12:50:18 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Write_Back.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:50:19 on May 05,2023
# vcom -reportprogress 300 -93 -work work C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Write_Back.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Write_Back
# -- Compiling architecture WB of Write_Back
# End time: 12:50:19 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:50:19 on May 05,2023
# vcom -reportprogress 300 -93 -work work C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Register_Read
# -- Compiling architecture RR of Register_Read
# End time: 12:50:19 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/theas/Documents/EE_309_Project/EE_309_Project/RefAdd.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:50:19 on May 05,2023
# vcom -reportprogress 300 -93 -work work C:/Users/theas/Documents/EE_309_Project/EE_309_Project/RefAdd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RefAdd
# -- Compiling architecture king of RefAdd
# End time: 12:50:19 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/theas/Documents/EE_309_Project/EE_309_Project/MEM_STAGE.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:50:19 on May 05,2023
# vcom -reportprogress 300 -93 -work work C:/Users/theas/Documents/EE_309_Project/EE_309_Project/MEM_STAGE.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MEM_STAGE
# -- Compiling architecture Structural of MEM_STAGE
# End time: 12:50:19 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Complementor.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:50:19 on May 05,2023
# vcom -reportprogress 300 -93 -work work C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Complementor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Complementor
# -- Compiling architecture doit of Complementor
# End time: 12:50:20 on May 05,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/theas/Documents/EE_309_Project/EE_309_Project/main.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:50:20 on May 05,2023
# vcom -reportprogress 300 -93 -work work C:/Users/theas/Documents/EE_309_Project/EE_309_Project/main.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity main
# -- Compiling architecture behav of main
# ** Error: C:/Users/theas/Documents/EE_309_Project/EE_309_Project/main.vhd(267): (vcom-1436) Actual expression (infix expression) of formal "Hzd_in" is not globally static.
# ** Error: C:/Users/theas/Documents/EE_309_Project/EE_309_Project/main.vhd(268): (vcom-1436) Actual expression (infix expression) of formal "Hzd_in" is not globally static.
# ** Error: C:/Users/theas/Documents/EE_309_Project/EE_309_Project/main.vhd(275): (vcom-1436) Actual expression (infix expression) of formal "PC_WR" is not globally static.
# ** Note: C:/Users/theas/Documents/EE_309_Project/EE_309_Project/main.vhd(294): VHDL Compiler exiting
# End time: 12:50:20 on May 05,2023, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./IITB_RISC23_run_msim_rtl_vhdl.do line 20
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {C:/Users/theas/Documents/EE_309_Project/EE_309_Project/main.vhd}"
vsim work.main
# vsim work.main 
# Start time: 12:50:30 on May 05,2023
# Loading std.standard
# ** Error: (vsim-3173) Entity 'C:/Users/theas/Documents/EE_309_Project/EE_309_Project/simulation/modelsim/rtl_work.main' has no architecture.
# Error loading design
# End time: 12:50:31 on May 05,2023, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
