<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>ixgbe_dcb_82599.c source code [vpp_1804/build-root/build-vpp_debug-native/dpdk/dpdk-stable-18.02.1/drivers/net/ixgbe/base/ixgbe_dcb_82599.c] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'vpp_1804/build-root/build-vpp_debug-native/dpdk/dpdk-stable-18.02.1/drivers/net/ixgbe/base/ixgbe_dcb_82599.c'; var root_path = '../../../../../../../../..'; var data_path = '../../../../../../../../../../data';</script>
<script src='../../../../../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../../../../..'>vpp_1804</a>/<a href='../../../../../../..'>build-root</a>/<a href='../../../../../..'>build-vpp_debug-native</a>/<a href='../../../../..'>dpdk</a>/<a href='../../../..'>dpdk-stable-18.02.1</a>/<a href='../../..'>drivers</a>/<a href='../..'>net</a>/<a href='..'>ixgbe</a>/<a href='./'>base</a>/<a href='ixgbe_dcb_82599.c.html'>ixgbe_dcb_82599.c</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*******************************************************************************</i></td></tr>
<tr><th id="2">2</th><td><i></i></td></tr>
<tr><th id="3">3</th><td><i>Copyright (c) 2001-2015, Intel Corporation</i></td></tr>
<tr><th id="4">4</th><td><i>All rights reserved.</i></td></tr>
<tr><th id="5">5</th><td><i></i></td></tr>
<tr><th id="6">6</th><td><i>Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="7">7</th><td><i>modification, are permitted provided that the following conditions are met:</i></td></tr>
<tr><th id="8">8</th><td><i></i></td></tr>
<tr><th id="9">9</th><td><i> 1. Redistributions of source code must retain the above copyright notice,</i></td></tr>
<tr><th id="10">10</th><td><i>    this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="11">11</th><td><i></i></td></tr>
<tr><th id="12">12</th><td><i> 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="13">13</th><td><i>    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="14">14</th><td><i>    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="15">15</th><td><i></i></td></tr>
<tr><th id="16">16</th><td><i> 3. Neither the name of the Intel Corporation nor the names of its</i></td></tr>
<tr><th id="17">17</th><td><i>    contributors may be used to endorse or promote products derived from</i></td></tr>
<tr><th id="18">18</th><td><i>    this software without specific prior written permission.</i></td></tr>
<tr><th id="19">19</th><td><i></i></td></tr>
<tr><th id="20">20</th><td><i>THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"</i></td></tr>
<tr><th id="21">21</th><td><i>AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</i></td></tr>
<tr><th id="22">22</th><td><i>IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</i></td></tr>
<tr><th id="23">23</th><td><i>ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE</i></td></tr>
<tr><th id="24">24</th><td><i>LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</i></td></tr>
<tr><th id="25">25</th><td><i>CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</i></td></tr>
<tr><th id="26">26</th><td><i>SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</i></td></tr>
<tr><th id="27">27</th><td><i>INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</i></td></tr>
<tr><th id="28">28</th><td><i>CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</i></td></tr>
<tr><th id="29">29</th><td><i>ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</i></td></tr>
<tr><th id="30">30</th><td><i>POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="31">31</th><td><i></i></td></tr>
<tr><th id="32">32</th><td><i>***************************************************************************/</i></td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="ixgbe_type.h.html">"ixgbe_type.h"</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="ixgbe_dcb.h.html">"ixgbe_dcb.h"</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="ixgbe_dcb_82599.h.html">"ixgbe_dcb_82599.h"</a></u></td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td><i class="doc">/**</i></td></tr>
<tr><th id="40">40</th><td><i class="doc"> * ixgbe_dcb_get_tc_stats_82599 - Returns status for each traffic class</i></td></tr>
<tr><th id="41">41</th><td><i class="doc"> *<span class="command"> @hw</span>: pointer to hardware structure</i></td></tr>
<tr><th id="42">42</th><td><i class="doc"> *<span class="command"> @stats</span>: pointer to statistics structure</i></td></tr>
<tr><th id="43">43</th><td><i class="doc"> *<span class="command"> @tc</span><span class="arg">_count:</span>  Number of elements in bwg_array.</i></td></tr>
<tr><th id="44">44</th><td><i class="doc"> *</i></td></tr>
<tr><th id="45">45</th><td><i class="doc"> * This function returns the status data for each of the Traffic Classes in use.</i></td></tr>
<tr><th id="46">46</th><td><i class="doc"> */</i></td></tr>
<tr><th id="47">47</th><td><a class="typedef" href="ixgbe_osdep.h.html#s32" title='s32' data-type='int32_t' data-ref="s32">s32</a> <dfn class="decl def fn" id="ixgbe_dcb_get_tc_stats_82599" title='ixgbe_dcb_get_tc_stats_82599' data-ref="ixgbe_dcb_get_tc_stats_82599">ixgbe_dcb_get_tc_stats_82599</dfn>(<b>struct</b> <a class="type" href="ixgbe_type.h.html#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *<dfn class="local col1 decl" id="1hw" title='hw' data-type='struct ixgbe_hw *' data-ref="1hw">hw</dfn>,</td></tr>
<tr><th id="48">48</th><td>				 <b>struct</b> <a class="type" href="ixgbe_type.h.html#ixgbe_hw_stats" title='ixgbe_hw_stats' data-ref="ixgbe_hw_stats">ixgbe_hw_stats</a> *<dfn class="local col2 decl" id="2stats" title='stats' data-type='struct ixgbe_hw_stats *' data-ref="2stats">stats</dfn>,</td></tr>
<tr><th id="49">49</th><td>				 <a class="typedef" href="ixgbe_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="local col3 decl" id="3tc_count" title='tc_count' data-type='u8' data-ref="3tc_count">tc_count</dfn>)</td></tr>
<tr><th id="50">50</th><td>{</td></tr>
<tr><th id="51">51</th><td>	<em>int</em> <dfn class="local col4 decl" id="4tc" title='tc' data-type='int' data-ref="4tc">tc</dfn>;</td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td>	<a class="macro" href="ixgbe_osdep.h.html#58" title="rte_log(8U, ixgbe_logtype_driver, &quot;%s(): &quot; &quot;dcb_get_tc_stats&quot; &quot;\n&quot;, __func__);" data-ref="_M/DEBUGFUNC">DEBUGFUNC</a>(<q>"dcb_get_tc_stats"</q>);</td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td>	<b>if</b> (<a class="local col3 ref" href="#3tc_count" title='tc_count' data-ref="3tc_count">tc_count</a> &gt; <a class="macro" href="ixgbe_type.h.html#708" title="8" data-ref="_M/IXGBE_DCB_MAX_TRAFFIC_CLASS">IXGBE_DCB_MAX_TRAFFIC_CLASS</a>)</td></tr>
<tr><th id="56">56</th><td>		<b>return</b> <a class="macro" href="ixgbe_type.h.html#4236" title="-5" data-ref="_M/IXGBE_ERR_PARAM">IXGBE_ERR_PARAM</a>;</td></tr>
<tr><th id="57">57</th><td></td></tr>
<tr><th id="58">58</th><td>	<i>/* Statistics pertaining to each traffic class */</i></td></tr>
<tr><th id="59">59</th><td>	<b>for</b> (<a class="local col4 ref" href="#4tc" title='tc' data-ref="4tc">tc</a> = <var>0</var>; <a class="local col4 ref" href="#4tc" title='tc' data-ref="4tc">tc</a> &lt; <a class="local col3 ref" href="#3tc_count" title='tc_count' data-ref="3tc_count">tc_count</a>; <a class="local col4 ref" href="#4tc" title='tc' data-ref="4tc">tc</a>++) {</td></tr>
<tr><th id="60">60</th><td>		<i>/* Transmitted Packets */</i></td></tr>
<tr><th id="61">61</th><td>		<a class="local col2 ref" href="#2stats" title='stats' data-ref="2stats">stats</a>-&gt;<a class="ref field" href="ixgbe_type.h.html#ixgbe_hw_stats::qptc" title='ixgbe_hw_stats::qptc' data-ref="ixgbe_hw_stats::qptc">qptc</a>[<a class="local col4 ref" href="#4tc" title='tc' data-ref="4tc">tc</a>] += <a class="macro" href="ixgbe_osdep.h.html#152" title="ixgbe_read_addr(((volatile uint32_t *)((char *)((hw))-&gt;hw_addr + (((0x06030 + ((tc) * 0x40)))))))" data-ref="_M/IXGBE_READ_REG">IXGBE_READ_REG</a>(<a class="local col1 ref" href="#1hw" title='hw' data-ref="1hw">hw</a>, <a class="macro" href="ixgbe_type.h.html#1040" title="(0x06030 + ((tc) * 0x40))" data-ref="_M/IXGBE_QPTC">IXGBE_QPTC</a>(<a class="local col4 ref" href="#4tc" title='tc' data-ref="4tc">tc</a>));</td></tr>
<tr><th id="62">62</th><td>		<i>/* Transmitted Bytes (read low first to prevent missed carry) */</i></td></tr>
<tr><th id="63">63</th><td>		<a class="local col2 ref" href="#2stats" title='stats' data-ref="2stats">stats</a>-&gt;<a class="ref field" href="ixgbe_type.h.html#ixgbe_hw_stats::qbtc" title='ixgbe_hw_stats::qbtc' data-ref="ixgbe_hw_stats::qbtc">qbtc</a>[<a class="local col4 ref" href="#4tc" title='tc' data-ref="4tc">tc</a>] += <a class="macro" href="ixgbe_osdep.h.html#152" title="ixgbe_read_addr(((volatile uint32_t *)((char *)((hw))-&gt;hw_addr + (((0x08700 + ((tc) * 0x8)))))))" data-ref="_M/IXGBE_READ_REG">IXGBE_READ_REG</a>(<a class="local col1 ref" href="#1hw" title='hw' data-ref="1hw">hw</a>, <a class="macro" href="ixgbe_type.h.html#1046" title="(0x08700 + ((tc) * 0x8))" data-ref="_M/IXGBE_QBTC_L">IXGBE_QBTC_L</a>(<a class="local col4 ref" href="#4tc" title='tc' data-ref="4tc">tc</a>));</td></tr>
<tr><th id="64">64</th><td>		<a class="local col2 ref" href="#2stats" title='stats' data-ref="2stats">stats</a>-&gt;<a class="ref field" href="ixgbe_type.h.html#ixgbe_hw_stats::qbtc" title='ixgbe_hw_stats::qbtc' data-ref="ixgbe_hw_stats::qbtc">qbtc</a>[<a class="local col4 ref" href="#4tc" title='tc' data-ref="4tc">tc</a>] +=</td></tr>
<tr><th id="65">65</th><td>			(((<a class="typedef" href="ixgbe_osdep.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a>)(<a class="macro" href="ixgbe_osdep.h.html#152" title="ixgbe_read_addr(((volatile uint32_t *)((char *)((hw))-&gt;hw_addr + (((0x08704 + ((tc) * 0x8)))))))" data-ref="_M/IXGBE_READ_REG">IXGBE_READ_REG</a>(<a class="local col1 ref" href="#1hw" title='hw' data-ref="1hw">hw</a>, <a class="macro" href="ixgbe_type.h.html#1047" title="(0x08704 + ((tc) * 0x8))" data-ref="_M/IXGBE_QBTC_H">IXGBE_QBTC_H</a>(<a class="local col4 ref" href="#4tc" title='tc' data-ref="4tc">tc</a>)))) &lt;&lt; <var>32</var>);</td></tr>
<tr><th id="66">66</th><td>		<i>/* Received Packets */</i></td></tr>
<tr><th id="67">67</th><td>		<a class="local col2 ref" href="#2stats" title='stats' data-ref="2stats">stats</a>-&gt;<a class="ref field" href="ixgbe_type.h.html#ixgbe_hw_stats::qprc" title='ixgbe_hw_stats::qprc' data-ref="ixgbe_hw_stats::qprc">qprc</a>[<a class="local col4 ref" href="#4tc" title='tc' data-ref="4tc">tc</a>] += <a class="macro" href="ixgbe_osdep.h.html#152" title="ixgbe_read_addr(((volatile uint32_t *)((char *)((hw))-&gt;hw_addr + (((0x01030 + ((tc) * 0x40)))))))" data-ref="_M/IXGBE_READ_REG">IXGBE_READ_REG</a>(<a class="local col1 ref" href="#1hw" title='hw' data-ref="1hw">hw</a>, <a class="macro" href="ixgbe_type.h.html#1039" title="(0x01030 + ((tc) * 0x40))" data-ref="_M/IXGBE_QPRC">IXGBE_QPRC</a>(<a class="local col4 ref" href="#4tc" title='tc' data-ref="4tc">tc</a>));</td></tr>
<tr><th id="68">68</th><td>		<i>/* Received Bytes (read low first to prevent missed carry) */</i></td></tr>
<tr><th id="69">69</th><td>		<a class="local col2 ref" href="#2stats" title='stats' data-ref="2stats">stats</a>-&gt;<a class="ref field" href="ixgbe_type.h.html#ixgbe_hw_stats::qbrc" title='ixgbe_hw_stats::qbrc' data-ref="ixgbe_hw_stats::qbrc">qbrc</a>[<a class="local col4 ref" href="#4tc" title='tc' data-ref="4tc">tc</a>] += <a class="macro" href="ixgbe_osdep.h.html#152" title="ixgbe_read_addr(((volatile uint32_t *)((char *)((hw))-&gt;hw_addr + (((0x01034 + ((tc) * 0x40)))))))" data-ref="_M/IXGBE_READ_REG">IXGBE_READ_REG</a>(<a class="local col1 ref" href="#1hw" title='hw' data-ref="1hw">hw</a>, <a class="macro" href="ixgbe_type.h.html#1043" title="(0x01034 + ((tc) * 0x40))" data-ref="_M/IXGBE_QBRC_L">IXGBE_QBRC_L</a>(<a class="local col4 ref" href="#4tc" title='tc' data-ref="4tc">tc</a>));</td></tr>
<tr><th id="70">70</th><td>		<a class="local col2 ref" href="#2stats" title='stats' data-ref="2stats">stats</a>-&gt;<a class="ref field" href="ixgbe_type.h.html#ixgbe_hw_stats::qbrc" title='ixgbe_hw_stats::qbrc' data-ref="ixgbe_hw_stats::qbrc">qbrc</a>[<a class="local col4 ref" href="#4tc" title='tc' data-ref="4tc">tc</a>] +=</td></tr>
<tr><th id="71">71</th><td>			(((<a class="typedef" href="ixgbe_osdep.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a>)(<a class="macro" href="ixgbe_osdep.h.html#152" title="ixgbe_read_addr(((volatile uint32_t *)((char *)((hw))-&gt;hw_addr + (((0x01038 + ((tc) * 0x40)))))))" data-ref="_M/IXGBE_READ_REG">IXGBE_READ_REG</a>(<a class="local col1 ref" href="#1hw" title='hw' data-ref="1hw">hw</a>, <a class="macro" href="ixgbe_type.h.html#1044" title="(0x01038 + ((tc) * 0x40))" data-ref="_M/IXGBE_QBRC_H">IXGBE_QBRC_H</a>(<a class="local col4 ref" href="#4tc" title='tc' data-ref="4tc">tc</a>)))) &lt;&lt; <var>32</var>);</td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td>		<i>/* Received Dropped Packet */</i></td></tr>
<tr><th id="74">74</th><td>		<a class="local col2 ref" href="#2stats" title='stats' data-ref="2stats">stats</a>-&gt;<a class="ref field" href="ixgbe_type.h.html#ixgbe_hw_stats::qprdc" title='ixgbe_hw_stats::qprdc' data-ref="ixgbe_hw_stats::qprdc">qprdc</a>[<a class="local col4 ref" href="#4tc" title='tc' data-ref="4tc">tc</a>] += <a class="macro" href="ixgbe_osdep.h.html#152" title="ixgbe_read_addr(((volatile uint32_t *)((char *)((hw))-&gt;hw_addr + (((0x01430 + ((tc) * 0x40)))))))" data-ref="_M/IXGBE_READ_REG">IXGBE_READ_REG</a>(<a class="local col1 ref" href="#1hw" title='hw' data-ref="1hw">hw</a>, <a class="macro" href="ixgbe_type.h.html#1045" title="(0x01430 + ((tc) * 0x40))" data-ref="_M/IXGBE_QPRDC">IXGBE_QPRDC</a>(<a class="local col4 ref" href="#4tc" title='tc' data-ref="4tc">tc</a>));</td></tr>
<tr><th id="75">75</th><td>	}</td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td>	<b>return</b> <a class="macro" href="ixgbe_type.h.html#4231" title="0" data-ref="_M/IXGBE_SUCCESS">IXGBE_SUCCESS</a>;</td></tr>
<tr><th id="78">78</th><td>}</td></tr>
<tr><th id="79">79</th><td></td></tr>
<tr><th id="80">80</th><td><i class="doc">/**</i></td></tr>
<tr><th id="81">81</th><td><i class="doc"> * ixgbe_dcb_get_pfc_stats_82599 - Return CBFC status data</i></td></tr>
<tr><th id="82">82</th><td><i class="doc"> *<span class="command"> @hw</span>: pointer to hardware structure</i></td></tr>
<tr><th id="83">83</th><td><i class="doc"> *<span class="command"> @stats</span>: pointer to statistics structure</i></td></tr>
<tr><th id="84">84</th><td><i class="doc"> *<span class="command"> @tc</span><span class="arg">_count:</span>  Number of elements in bwg_array.</i></td></tr>
<tr><th id="85">85</th><td><i class="doc"> *</i></td></tr>
<tr><th id="86">86</th><td><i class="doc"> * This function returns the CBFC status data for each of the Traffic Classes.</i></td></tr>
<tr><th id="87">87</th><td><i class="doc"> */</i></td></tr>
<tr><th id="88">88</th><td><a class="typedef" href="ixgbe_osdep.h.html#s32" title='s32' data-type='int32_t' data-ref="s32">s32</a> <dfn class="decl def fn" id="ixgbe_dcb_get_pfc_stats_82599" title='ixgbe_dcb_get_pfc_stats_82599' data-ref="ixgbe_dcb_get_pfc_stats_82599">ixgbe_dcb_get_pfc_stats_82599</dfn>(<b>struct</b> <a class="type" href="ixgbe_type.h.html#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *<dfn class="local col5 decl" id="5hw" title='hw' data-type='struct ixgbe_hw *' data-ref="5hw">hw</dfn>,</td></tr>
<tr><th id="89">89</th><td>				  <b>struct</b> <a class="type" href="ixgbe_type.h.html#ixgbe_hw_stats" title='ixgbe_hw_stats' data-ref="ixgbe_hw_stats">ixgbe_hw_stats</a> *<dfn class="local col6 decl" id="6stats" title='stats' data-type='struct ixgbe_hw_stats *' data-ref="6stats">stats</dfn>,</td></tr>
<tr><th id="90">90</th><td>				  <a class="typedef" href="ixgbe_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="local col7 decl" id="7tc_count" title='tc_count' data-type='u8' data-ref="7tc_count">tc_count</dfn>)</td></tr>
<tr><th id="91">91</th><td>{</td></tr>
<tr><th id="92">92</th><td>	<em>int</em> <dfn class="local col8 decl" id="8tc" title='tc' data-type='int' data-ref="8tc">tc</dfn>;</td></tr>
<tr><th id="93">93</th><td></td></tr>
<tr><th id="94">94</th><td>	<a class="macro" href="ixgbe_osdep.h.html#58" title="rte_log(8U, ixgbe_logtype_driver, &quot;%s(): &quot; &quot;dcb_get_pfc_stats&quot; &quot;\n&quot;, __func__);" data-ref="_M/DEBUGFUNC">DEBUGFUNC</a>(<q>"dcb_get_pfc_stats"</q>);</td></tr>
<tr><th id="95">95</th><td></td></tr>
<tr><th id="96">96</th><td>	<b>if</b> (<a class="local col7 ref" href="#7tc_count" title='tc_count' data-ref="7tc_count">tc_count</a> &gt; <a class="macro" href="ixgbe_type.h.html#708" title="8" data-ref="_M/IXGBE_DCB_MAX_TRAFFIC_CLASS">IXGBE_DCB_MAX_TRAFFIC_CLASS</a>)</td></tr>
<tr><th id="97">97</th><td>		<b>return</b> <a class="macro" href="ixgbe_type.h.html#4236" title="-5" data-ref="_M/IXGBE_ERR_PARAM">IXGBE_ERR_PARAM</a>;</td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td>	<b>for</b> (<a class="local col8 ref" href="#8tc" title='tc' data-ref="8tc">tc</a> = <var>0</var>; <a class="local col8 ref" href="#8tc" title='tc' data-ref="8tc">tc</a> &lt; <a class="local col7 ref" href="#7tc_count" title='tc_count' data-ref="7tc_count">tc_count</a>; <a class="local col8 ref" href="#8tc" title='tc' data-ref="8tc">tc</a>++) {</td></tr>
<tr><th id="100">100</th><td>		<i>/* Priority XOFF Transmitted */</i></td></tr>
<tr><th id="101">101</th><td>		<a class="local col6 ref" href="#6stats" title='stats' data-ref="6stats">stats</a>-&gt;<a class="ref field" href="ixgbe_type.h.html#ixgbe_hw_stats::pxofftxc" title='ixgbe_hw_stats::pxofftxc' data-ref="ixgbe_hw_stats::pxofftxc">pxofftxc</a>[<a class="local col8 ref" href="#8tc" title='tc' data-ref="8tc">tc</a>] += <a class="macro" href="ixgbe_osdep.h.html#152" title="ixgbe_read_addr(((volatile uint32_t *)((char *)((hw))-&gt;hw_addr + (((0x03F20 + ((tc) * 4)))))))" data-ref="_M/IXGBE_READ_REG">IXGBE_READ_REG</a>(<a class="local col5 ref" href="#5hw" title='hw' data-ref="5hw">hw</a>, <a class="macro" href="ixgbe_type.h.html#995" title="(0x03F20 + ((tc) * 4))" data-ref="_M/IXGBE_PXOFFTXC">IXGBE_PXOFFTXC</a>(<a class="local col8 ref" href="#8tc" title='tc' data-ref="8tc">tc</a>));</td></tr>
<tr><th id="102">102</th><td>		<i>/* Priority XOFF Received */</i></td></tr>
<tr><th id="103">103</th><td>		<a class="local col6 ref" href="#6stats" title='stats' data-ref="6stats">stats</a>-&gt;<a class="ref field" href="ixgbe_type.h.html#ixgbe_hw_stats::pxoffrxc" title='ixgbe_hw_stats::pxoffrxc' data-ref="ixgbe_hw_stats::pxoffrxc">pxoffrxc</a>[<a class="local col8 ref" href="#8tc" title='tc' data-ref="8tc">tc</a>] += <a class="macro" href="ixgbe_osdep.h.html#152" title="ixgbe_read_addr(((volatile uint32_t *)((char *)((hw))-&gt;hw_addr + (((0x04160 + ((tc) * 4)))))))" data-ref="_M/IXGBE_READ_REG">IXGBE_READ_REG</a>(<a class="local col5 ref" href="#5hw" title='hw' data-ref="5hw">hw</a>, <a class="macro" href="ixgbe_type.h.html#991" title="(0x04160 + ((tc) * 4))" data-ref="_M/IXGBE_PXOFFRXCNT">IXGBE_PXOFFRXCNT</a>(<a class="local col8 ref" href="#8tc" title='tc' data-ref="8tc">tc</a>));</td></tr>
<tr><th id="104">104</th><td>	}</td></tr>
<tr><th id="105">105</th><td></td></tr>
<tr><th id="106">106</th><td>	<b>return</b> <a class="macro" href="ixgbe_type.h.html#4231" title="0" data-ref="_M/IXGBE_SUCCESS">IXGBE_SUCCESS</a>;</td></tr>
<tr><th id="107">107</th><td>}</td></tr>
<tr><th id="108">108</th><td></td></tr>
<tr><th id="109">109</th><td><i class="doc">/**</i></td></tr>
<tr><th id="110">110</th><td><i class="doc"> * ixgbe_dcb_config_rx_arbiter_82599 - Config Rx Data arbiter</i></td></tr>
<tr><th id="111">111</th><td><i class="doc"> *<span class="command"> @hw</span>: pointer to hardware structure</i></td></tr>
<tr><th id="112">112</th><td><i class="doc"> *<span class="command"> @refill</span>: refill credits index by traffic class</i></td></tr>
<tr><th id="113">113</th><td><i class="doc"> *<span class="command"> @max</span>: max credits index by traffic class</i></td></tr>
<tr><th id="114">114</th><td><i class="doc"> * <span class="command">@bwg</span>_id: bandwidth grouping indexed by traffic class</i></td></tr>
<tr><th id="115">115</th><td><i class="doc"> * <span class="command">@ts</span>a: transmission selection algorithm indexed by traffic class</i></td></tr>
<tr><th id="116">116</th><td><i class="doc"> *<span class="command"> @map</span>: priority to tc assignments indexed by priority</i></td></tr>
<tr><th id="117">117</th><td><i class="doc"> *</i></td></tr>
<tr><th id="118">118</th><td><i class="doc"> * Configure Rx Packet Arbiter and credits for each traffic class.</i></td></tr>
<tr><th id="119">119</th><td><i class="doc"> */</i></td></tr>
<tr><th id="120">120</th><td><a class="typedef" href="ixgbe_osdep.h.html#s32" title='s32' data-type='int32_t' data-ref="s32">s32</a> <dfn class="decl def fn" id="ixgbe_dcb_config_rx_arbiter_82599" title='ixgbe_dcb_config_rx_arbiter_82599' data-ref="ixgbe_dcb_config_rx_arbiter_82599">ixgbe_dcb_config_rx_arbiter_82599</dfn>(<b>struct</b> <a class="type" href="ixgbe_type.h.html#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *<dfn class="local col9 decl" id="9hw" title='hw' data-type='struct ixgbe_hw *' data-ref="9hw">hw</dfn>, <a class="typedef" href="ixgbe_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> *<dfn class="local col0 decl" id="10refill" title='refill' data-type='u16 *' data-ref="10refill">refill</dfn>,</td></tr>
<tr><th id="121">121</th><td>				      <a class="typedef" href="ixgbe_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> *<dfn class="local col1 decl" id="11max" title='max' data-type='u16 *' data-ref="11max">max</dfn>, <a class="typedef" href="ixgbe_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> *<dfn class="local col2 decl" id="12bwg_id" title='bwg_id' data-type='u8 *' data-ref="12bwg_id">bwg_id</dfn>, <a class="typedef" href="ixgbe_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> *<dfn class="local col3 decl" id="13tsa" title='tsa' data-type='u8 *' data-ref="13tsa">tsa</dfn>,</td></tr>
<tr><th id="122">122</th><td>				      <a class="typedef" href="ixgbe_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> *<dfn class="local col4 decl" id="14map" title='map' data-type='u8 *' data-ref="14map">map</dfn>)</td></tr>
<tr><th id="123">123</th><td>{</td></tr>
<tr><th id="124">124</th><td>	<a class="typedef" href="ixgbe_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="local col5 decl" id="15reg" title='reg' data-type='u32' data-ref="15reg">reg</dfn> = <var>0</var>;</td></tr>
<tr><th id="125">125</th><td>	<a class="typedef" href="ixgbe_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="local col6 decl" id="16credit_refill" title='credit_refill' data-type='u32' data-ref="16credit_refill">credit_refill</dfn> = <var>0</var>;</td></tr>
<tr><th id="126">126</th><td>	<a class="typedef" href="ixgbe_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="local col7 decl" id="17credit_max" title='credit_max' data-type='u32' data-ref="17credit_max">credit_max</dfn> = <var>0</var>;</td></tr>
<tr><th id="127">127</th><td>	<a class="typedef" href="ixgbe_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a>  <dfn class="local col8 decl" id="18i" title='i' data-type='u8' data-ref="18i">i</dfn> = <var>0</var>;</td></tr>
<tr><th id="128">128</th><td></td></tr>
<tr><th id="129">129</th><td>	<i>/*</i></td></tr>
<tr><th id="130">130</th><td><i>	 * Disable the arbiter before changing parameters</i></td></tr>
<tr><th id="131">131</th><td><i>	 * (always enable recycle mode; WSP)</i></td></tr>
<tr><th id="132">132</th><td><i>	 */</i></td></tr>
<tr><th id="133">133</th><td>	<a class="local col5 ref" href="#15reg" title='reg' data-ref="15reg">reg</a> = <a class="macro" href="ixgbe_dcb_82599.h.html#70" title="0x00000002" data-ref="_M/IXGBE_RTRPCS_RRM">IXGBE_RTRPCS_RRM</a> | <a class="macro" href="ixgbe_dcb_82599.h.html#72" title="0x00000004" data-ref="_M/IXGBE_RTRPCS_RAC">IXGBE_RTRPCS_RAC</a> | <a class="macro" href="ixgbe_dcb_82599.h.html#73" title="0x00000040" data-ref="_M/IXGBE_RTRPCS_ARBDIS">IXGBE_RTRPCS_ARBDIS</a>;</td></tr>
<tr><th id="134">134</th><td>	<a class="macro" href="ixgbe_osdep.h.html#155" title="rte_write32((((reg))), ((volatile uint32_t *)((char *)((hw))-&gt;hw_addr + ((0x02430)))))" data-ref="_M/IXGBE_WRITE_REG">IXGBE_WRITE_REG</a>(<a class="local col9 ref" href="#9hw" title='hw' data-ref="9hw">hw</a>, <a class="macro" href="ixgbe_type.h.html#869" title="0x02430" data-ref="_M/IXGBE_RTRPCS">IXGBE_RTRPCS</a>, <a class="local col5 ref" href="#15reg" title='reg' data-ref="15reg">reg</a>);</td></tr>
<tr><th id="135">135</th><td></td></tr>
<tr><th id="136">136</th><td>	<i>/*</i></td></tr>
<tr><th id="137">137</th><td><i>	 * map all UPs to TCs. up_to_tc_bitmap for each TC has corresponding</i></td></tr>
<tr><th id="138">138</th><td><i>	 * bits sets for the UPs that needs to be mappped to that TC.</i></td></tr>
<tr><th id="139">139</th><td><i>	 * e.g if priorities 6 and 7 are to be mapped to a TC then the</i></td></tr>
<tr><th id="140">140</th><td><i>	 * up_to_tc_bitmap value for that TC will be 11000000 in binary.</i></td></tr>
<tr><th id="141">141</th><td><i>	 */</i></td></tr>
<tr><th id="142">142</th><td>	<a class="local col5 ref" href="#15reg" title='reg' data-ref="15reg">reg</a> = <var>0</var>;</td></tr>
<tr><th id="143">143</th><td>	<b>for</b> (<a class="local col8 ref" href="#18i" title='i' data-ref="18i">i</a> = <var>0</var>; <a class="local col8 ref" href="#18i" title='i' data-ref="18i">i</a> &lt; <a class="macro" href="ixgbe_dcb.h.html#51" title="8" data-ref="_M/IXGBE_DCB_MAX_USER_PRIORITY">IXGBE_DCB_MAX_USER_PRIORITY</a>; <a class="local col8 ref" href="#18i" title='i' data-ref="18i">i</a>++)</td></tr>
<tr><th id="144">144</th><td>		<a class="local col5 ref" href="#15reg" title='reg' data-ref="15reg">reg</a> |= (<a class="local col4 ref" href="#14map" title='map' data-ref="14map">map</a>[<a class="local col8 ref" href="#18i" title='i' data-ref="18i">i</a>] &lt;&lt; (<a class="local col8 ref" href="#18i" title='i' data-ref="18i">i</a> * <a class="macro" href="ixgbe_dcb_82599.h.html#52" title="3" data-ref="_M/IXGBE_RTRUP2TC_UP_SHIFT">IXGBE_RTRUP2TC_UP_SHIFT</a>));</td></tr>
<tr><th id="145">145</th><td></td></tr>
<tr><th id="146">146</th><td>	<a class="macro" href="ixgbe_osdep.h.html#155" title="rte_write32((((reg))), ((volatile uint32_t *)((char *)((hw))-&gt;hw_addr + ((0x03020)))))" data-ref="_M/IXGBE_WRITE_REG">IXGBE_WRITE_REG</a>(<a class="local col9 ref" href="#9hw" title='hw' data-ref="9hw">hw</a>, <a class="macro" href="ixgbe_type.h.html#873" title="0x03020" data-ref="_M/IXGBE_RTRUP2TC">IXGBE_RTRUP2TC</a>, <a class="local col5 ref" href="#15reg" title='reg' data-ref="15reg">reg</a>);</td></tr>
<tr><th id="147">147</th><td></td></tr>
<tr><th id="148">148</th><td>	<i>/* Configure traffic class credits and priority */</i></td></tr>
<tr><th id="149">149</th><td>	<b>for</b> (<a class="local col8 ref" href="#18i" title='i' data-ref="18i">i</a> = <var>0</var>; <a class="local col8 ref" href="#18i" title='i' data-ref="18i">i</a> &lt; <a class="macro" href="ixgbe_type.h.html#708" title="8" data-ref="_M/IXGBE_DCB_MAX_TRAFFIC_CLASS">IXGBE_DCB_MAX_TRAFFIC_CLASS</a>; <a class="local col8 ref" href="#18i" title='i' data-ref="18i">i</a>++) {</td></tr>
<tr><th id="150">150</th><td>		<a class="local col6 ref" href="#16credit_refill" title='credit_refill' data-ref="16credit_refill">credit_refill</a> = <a class="local col0 ref" href="#10refill" title='refill' data-ref="10refill">refill</a>[<a class="local col8 ref" href="#18i" title='i' data-ref="18i">i</a>];</td></tr>
<tr><th id="151">151</th><td>		<a class="local col7 ref" href="#17credit_max" title='credit_max' data-ref="17credit_max">credit_max</a> = <a class="local col1 ref" href="#11max" title='max' data-ref="11max">max</a>[<a class="local col8 ref" href="#18i" title='i' data-ref="18i">i</a>];</td></tr>
<tr><th id="152">152</th><td>		<a class="local col5 ref" href="#15reg" title='reg' data-ref="15reg">reg</a> = <a class="local col6 ref" href="#16credit_refill" title='credit_refill' data-ref="16credit_refill">credit_refill</a> | (<a class="local col7 ref" href="#17credit_max" title='credit_max' data-ref="17credit_max">credit_max</a> &lt;&lt; <a class="macro" href="ixgbe_dcb_82599.h.html#57" title="12" data-ref="_M/IXGBE_RTRPT4C_MCL_SHIFT">IXGBE_RTRPT4C_MCL_SHIFT</a>);</td></tr>
<tr><th id="153">153</th><td></td></tr>
<tr><th id="154">154</th><td>		<a class="local col5 ref" href="#15reg" title='reg' data-ref="15reg">reg</a> |= (<a class="typedef" href="ixgbe_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a>)(<a class="local col2 ref" href="#12bwg_id" title='bwg_id' data-ref="12bwg_id">bwg_id</a>[<a class="local col8 ref" href="#18i" title='i' data-ref="18i">i</a>]) &lt;&lt; <a class="macro" href="ixgbe_dcb_82599.h.html#58" title="9" data-ref="_M/IXGBE_RTRPT4C_BWG_SHIFT">IXGBE_RTRPT4C_BWG_SHIFT</a>;</td></tr>
<tr><th id="155">155</th><td></td></tr>
<tr><th id="156">156</th><td>		<b>if</b> (<a class="local col3 ref" href="#13tsa" title='tsa' data-ref="13tsa">tsa</a>[<a class="local col8 ref" href="#18i" title='i' data-ref="18i">i</a>] == <a class="enum" href="ixgbe_dcb.h.html#ixgbe_dcb_tsa_strict" title='ixgbe_dcb_tsa_strict' data-ref="ixgbe_dcb_tsa_strict">ixgbe_dcb_tsa_strict</a>)</td></tr>
<tr><th id="157">157</th><td>			<a class="local col5 ref" href="#15reg" title='reg' data-ref="15reg">reg</a> |= <a class="macro" href="ixgbe_dcb_82599.h.html#60" title="0x80000000" data-ref="_M/IXGBE_RTRPT4C_LSP">IXGBE_RTRPT4C_LSP</a>;</td></tr>
<tr><th id="158">158</th><td></td></tr>
<tr><th id="159">159</th><td>		<a class="macro" href="ixgbe_osdep.h.html#155" title="rte_write32((((reg))), ((volatile uint32_t *)((char *)((hw))-&gt;hw_addr + (((0x02140 + ((i) * 4)))))))" data-ref="_M/IXGBE_WRITE_REG">IXGBE_WRITE_REG</a>(<a class="local col9 ref" href="#9hw" title='hw' data-ref="9hw">hw</a>, <a class="macro" href="ixgbe_type.h.html#875" title="(0x02140 + ((i) * 4))" data-ref="_M/IXGBE_RTRPT4C">IXGBE_RTRPT4C</a>(<a class="local col8 ref" href="#18i" title='i' data-ref="18i">i</a>), <a class="local col5 ref" href="#15reg" title='reg' data-ref="15reg">reg</a>);</td></tr>
<tr><th id="160">160</th><td>	}</td></tr>
<tr><th id="161">161</th><td></td></tr>
<tr><th id="162">162</th><td>	<i>/*</i></td></tr>
<tr><th id="163">163</th><td><i>	 * Configure Rx packet plane (recycle mode; WSP) and</i></td></tr>
<tr><th id="164">164</th><td><i>	 * enable arbiter</i></td></tr>
<tr><th id="165">165</th><td><i>	 */</i></td></tr>
<tr><th id="166">166</th><td>	<a class="local col5 ref" href="#15reg" title='reg' data-ref="15reg">reg</a> = <a class="macro" href="ixgbe_dcb_82599.h.html#70" title="0x00000002" data-ref="_M/IXGBE_RTRPCS_RRM">IXGBE_RTRPCS_RRM</a> | <a class="macro" href="ixgbe_dcb_82599.h.html#72" title="0x00000004" data-ref="_M/IXGBE_RTRPCS_RAC">IXGBE_RTRPCS_RAC</a>;</td></tr>
<tr><th id="167">167</th><td>	<a class="macro" href="ixgbe_osdep.h.html#155" title="rte_write32((((reg))), ((volatile uint32_t *)((char *)((hw))-&gt;hw_addr + ((0x02430)))))" data-ref="_M/IXGBE_WRITE_REG">IXGBE_WRITE_REG</a>(<a class="local col9 ref" href="#9hw" title='hw' data-ref="9hw">hw</a>, <a class="macro" href="ixgbe_type.h.html#869" title="0x02430" data-ref="_M/IXGBE_RTRPCS">IXGBE_RTRPCS</a>, <a class="local col5 ref" href="#15reg" title='reg' data-ref="15reg">reg</a>);</td></tr>
<tr><th id="168">168</th><td></td></tr>
<tr><th id="169">169</th><td>	<b>return</b> <a class="macro" href="ixgbe_type.h.html#4231" title="0" data-ref="_M/IXGBE_SUCCESS">IXGBE_SUCCESS</a>;</td></tr>
<tr><th id="170">170</th><td>}</td></tr>
<tr><th id="171">171</th><td></td></tr>
<tr><th id="172">172</th><td><i class="doc">/**</i></td></tr>
<tr><th id="173">173</th><td><i class="doc"> * ixgbe_dcb_config_tx_desc_arbiter_82599 - Config Tx Desc. arbiter</i></td></tr>
<tr><th id="174">174</th><td><i class="doc"> *<span class="command"> @hw</span>: pointer to hardware structure</i></td></tr>
<tr><th id="175">175</th><td><i class="doc"> *<span class="command"> @refill</span>: refill credits index by traffic class</i></td></tr>
<tr><th id="176">176</th><td><i class="doc"> *<span class="command"> @max</span>: max credits index by traffic class</i></td></tr>
<tr><th id="177">177</th><td><i class="doc"> * <span class="command">@bwg</span>_id: bandwidth grouping indexed by traffic class</i></td></tr>
<tr><th id="178">178</th><td><i class="doc"> * <span class="command">@ts</span>a: transmission selection algorithm indexed by traffic class</i></td></tr>
<tr><th id="179">179</th><td><i class="doc"> *</i></td></tr>
<tr><th id="180">180</th><td><i class="doc"> * Configure Tx Descriptor Arbiter and credits for each traffic class.</i></td></tr>
<tr><th id="181">181</th><td><i class="doc"> */</i></td></tr>
<tr><th id="182">182</th><td><a class="typedef" href="ixgbe_osdep.h.html#s32" title='s32' data-type='int32_t' data-ref="s32">s32</a> <dfn class="decl def fn" id="ixgbe_dcb_config_tx_desc_arbiter_82599" title='ixgbe_dcb_config_tx_desc_arbiter_82599' data-ref="ixgbe_dcb_config_tx_desc_arbiter_82599">ixgbe_dcb_config_tx_desc_arbiter_82599</dfn>(<b>struct</b> <a class="type" href="ixgbe_type.h.html#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *<dfn class="local col9 decl" id="19hw" title='hw' data-type='struct ixgbe_hw *' data-ref="19hw">hw</dfn>, <a class="typedef" href="ixgbe_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> *<dfn class="local col0 decl" id="20refill" title='refill' data-type='u16 *' data-ref="20refill">refill</dfn>,</td></tr>
<tr><th id="183">183</th><td>					   <a class="typedef" href="ixgbe_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> *<dfn class="local col1 decl" id="21max" title='max' data-type='u16 *' data-ref="21max">max</dfn>, <a class="typedef" href="ixgbe_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> *<dfn class="local col2 decl" id="22bwg_id" title='bwg_id' data-type='u8 *' data-ref="22bwg_id">bwg_id</dfn>, <a class="typedef" href="ixgbe_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> *<dfn class="local col3 decl" id="23tsa" title='tsa' data-type='u8 *' data-ref="23tsa">tsa</dfn>)</td></tr>
<tr><th id="184">184</th><td>{</td></tr>
<tr><th id="185">185</th><td>	<a class="typedef" href="ixgbe_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="local col4 decl" id="24reg" title='reg' data-type='u32' data-ref="24reg">reg</dfn>, <dfn class="local col5 decl" id="25max_credits" title='max_credits' data-type='u32' data-ref="25max_credits">max_credits</dfn>;</td></tr>
<tr><th id="186">186</th><td>	<a class="typedef" href="ixgbe_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a>  <dfn class="local col6 decl" id="26i" title='i' data-type='u8' data-ref="26i">i</dfn>;</td></tr>
<tr><th id="187">187</th><td></td></tr>
<tr><th id="188">188</th><td>	<i>/* Clear the per-Tx queue credits; we use per-TC instead */</i></td></tr>
<tr><th id="189">189</th><td>	<b>for</b> (<a class="local col6 ref" href="#26i" title='i' data-ref="26i">i</a> = <var>0</var>; <a class="local col6 ref" href="#26i" title='i' data-ref="26i">i</a> &lt; <var>128</var>; <a class="local col6 ref" href="#26i" title='i' data-ref="26i">i</a>++) {</td></tr>
<tr><th id="190">190</th><td>		<a class="macro" href="ixgbe_osdep.h.html#155" title="rte_write32((((i))), ((volatile uint32_t *)((char *)((hw))-&gt;hw_addr + ((0x04904)))))" data-ref="_M/IXGBE_WRITE_REG">IXGBE_WRITE_REG</a>(<a class="local col9 ref" href="#19hw" title='hw' data-ref="19hw">hw</a>, <a class="macro" href="ixgbe_type.h.html#882" title="0x04904" data-ref="_M/IXGBE_RTTDQSEL">IXGBE_RTTDQSEL</a>, <a class="local col6 ref" href="#26i" title='i' data-ref="26i">i</a>);</td></tr>
<tr><th id="191">191</th><td>		<a class="macro" href="ixgbe_osdep.h.html#155" title="rte_write32((((0))), ((volatile uint32_t *)((char *)((hw))-&gt;hw_addr + ((0x04908)))))" data-ref="_M/IXGBE_WRITE_REG">IXGBE_WRITE_REG</a>(<a class="local col9 ref" href="#19hw" title='hw' data-ref="19hw">hw</a>, <a class="macro" href="ixgbe_type.h.html#883" title="0x04908" data-ref="_M/IXGBE_RTTDT1C">IXGBE_RTTDT1C</a>, <var>0</var>);</td></tr>
<tr><th id="192">192</th><td>	}</td></tr>
<tr><th id="193">193</th><td></td></tr>
<tr><th id="194">194</th><td>	<i>/* Configure traffic class credits and priority */</i></td></tr>
<tr><th id="195">195</th><td>	<b>for</b> (<a class="local col6 ref" href="#26i" title='i' data-ref="26i">i</a> = <var>0</var>; <a class="local col6 ref" href="#26i" title='i' data-ref="26i">i</a> &lt; <a class="macro" href="ixgbe_type.h.html#708" title="8" data-ref="_M/IXGBE_DCB_MAX_TRAFFIC_CLASS">IXGBE_DCB_MAX_TRAFFIC_CLASS</a>; <a class="local col6 ref" href="#26i" title='i' data-ref="26i">i</a>++) {</td></tr>
<tr><th id="196">196</th><td>		<a class="local col5 ref" href="#25max_credits" title='max_credits' data-ref="25max_credits">max_credits</a> = <a class="local col1 ref" href="#21max" title='max' data-ref="21max">max</a>[<a class="local col6 ref" href="#26i" title='i' data-ref="26i">i</a>];</td></tr>
<tr><th id="197">197</th><td>		<a class="local col4 ref" href="#24reg" title='reg' data-ref="24reg">reg</a> = <a class="local col5 ref" href="#25max_credits" title='max_credits' data-ref="25max_credits">max_credits</a> &lt;&lt; <a class="macro" href="ixgbe_dcb_82599.h.html#76" title="12" data-ref="_M/IXGBE_RTTDT2C_MCL_SHIFT">IXGBE_RTTDT2C_MCL_SHIFT</a>;</td></tr>
<tr><th id="198">198</th><td>		<a class="local col4 ref" href="#24reg" title='reg' data-ref="24reg">reg</a> |= <a class="local col0 ref" href="#20refill" title='refill' data-ref="20refill">refill</a>[<a class="local col6 ref" href="#26i" title='i' data-ref="26i">i</a>];</td></tr>
<tr><th id="199">199</th><td>		<a class="local col4 ref" href="#24reg" title='reg' data-ref="24reg">reg</a> |= (<a class="typedef" href="ixgbe_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a>)(<a class="local col2 ref" href="#22bwg_id" title='bwg_id' data-ref="22bwg_id">bwg_id</a>[<a class="local col6 ref" href="#26i" title='i' data-ref="26i">i</a>]) &lt;&lt; <a class="macro" href="ixgbe_dcb_82599.h.html#77" title="9" data-ref="_M/IXGBE_RTTDT2C_BWG_SHIFT">IXGBE_RTTDT2C_BWG_SHIFT</a>;</td></tr>
<tr><th id="200">200</th><td></td></tr>
<tr><th id="201">201</th><td>		<b>if</b> (<a class="local col3 ref" href="#23tsa" title='tsa' data-ref="23tsa">tsa</a>[<a class="local col6 ref" href="#26i" title='i' data-ref="26i">i</a>] == <a class="enum" href="ixgbe_dcb.h.html#ixgbe_dcb_tsa_group_strict_cee" title='ixgbe_dcb_tsa_group_strict_cee' data-ref="ixgbe_dcb_tsa_group_strict_cee">ixgbe_dcb_tsa_group_strict_cee</a>)</td></tr>
<tr><th id="202">202</th><td>			<a class="local col4 ref" href="#24reg" title='reg' data-ref="24reg">reg</a> |= <a class="macro" href="ixgbe_dcb_82599.h.html#78" title="0x40000000" data-ref="_M/IXGBE_RTTDT2C_GSP">IXGBE_RTTDT2C_GSP</a>;</td></tr>
<tr><th id="203">203</th><td></td></tr>
<tr><th id="204">204</th><td>		<b>if</b> (<a class="local col3 ref" href="#23tsa" title='tsa' data-ref="23tsa">tsa</a>[<a class="local col6 ref" href="#26i" title='i' data-ref="26i">i</a>] == <a class="enum" href="ixgbe_dcb.h.html#ixgbe_dcb_tsa_strict" title='ixgbe_dcb_tsa_strict' data-ref="ixgbe_dcb_tsa_strict">ixgbe_dcb_tsa_strict</a>)</td></tr>
<tr><th id="205">205</th><td>			<a class="local col4 ref" href="#24reg" title='reg' data-ref="24reg">reg</a> |= <a class="macro" href="ixgbe_dcb_82599.h.html#79" title="0x80000000" data-ref="_M/IXGBE_RTTDT2C_LSP">IXGBE_RTTDT2C_LSP</a>;</td></tr>
<tr><th id="206">206</th><td></td></tr>
<tr><th id="207">207</th><td>		<a class="macro" href="ixgbe_osdep.h.html#155" title="rte_write32((((reg))), ((volatile uint32_t *)((char *)((hw))-&gt;hw_addr + (((0x04910 + ((i) * 4)))))))" data-ref="_M/IXGBE_WRITE_REG">IXGBE_WRITE_REG</a>(<a class="local col9 ref" href="#19hw" title='hw' data-ref="19hw">hw</a>, <a class="macro" href="ixgbe_type.h.html#878" title="(0x04910 + ((i) * 4))" data-ref="_M/IXGBE_RTTDT2C">IXGBE_RTTDT2C</a>(<a class="local col6 ref" href="#26i" title='i' data-ref="26i">i</a>), <a class="local col4 ref" href="#24reg" title='reg' data-ref="24reg">reg</a>);</td></tr>
<tr><th id="208">208</th><td>	}</td></tr>
<tr><th id="209">209</th><td></td></tr>
<tr><th id="210">210</th><td>	<i>/*</i></td></tr>
<tr><th id="211">211</th><td><i>	 * Configure Tx descriptor plane (recycle mode; WSP) and</i></td></tr>
<tr><th id="212">212</th><td><i>	 * enable arbiter</i></td></tr>
<tr><th id="213">213</th><td><i>	 */</i></td></tr>
<tr><th id="214">214</th><td>	<a class="local col4 ref" href="#24reg" title='reg' data-ref="24reg">reg</a> = <a class="macro" href="ixgbe_dcb_82599.h.html#38" title="0x00000001" data-ref="_M/IXGBE_RTTDCS_TDPAC">IXGBE_RTTDCS_TDPAC</a> | <a class="macro" href="ixgbe_dcb_82599.h.html#44" title="0x00000010" data-ref="_M/IXGBE_RTTDCS_TDRM">IXGBE_RTTDCS_TDRM</a>;</td></tr>
<tr><th id="215">215</th><td>	<a class="macro" href="ixgbe_osdep.h.html#155" title="rte_write32((((reg))), ((volatile uint32_t *)((char *)((hw))-&gt;hw_addr + ((0x04900)))))" data-ref="_M/IXGBE_WRITE_REG">IXGBE_WRITE_REG</a>(<a class="local col9 ref" href="#19hw" title='hw' data-ref="19hw">hw</a>, <a class="macro" href="ixgbe_type.h.html#870" title="0x04900" data-ref="_M/IXGBE_RTTDCS">IXGBE_RTTDCS</a>, <a class="local col4 ref" href="#24reg" title='reg' data-ref="24reg">reg</a>);</td></tr>
<tr><th id="216">216</th><td></td></tr>
<tr><th id="217">217</th><td>	<b>return</b> <a class="macro" href="ixgbe_type.h.html#4231" title="0" data-ref="_M/IXGBE_SUCCESS">IXGBE_SUCCESS</a>;</td></tr>
<tr><th id="218">218</th><td>}</td></tr>
<tr><th id="219">219</th><td></td></tr>
<tr><th id="220">220</th><td><i class="doc">/**</i></td></tr>
<tr><th id="221">221</th><td><i class="doc"> * ixgbe_dcb_config_tx_data_arbiter_82599 - Config Tx Data arbiter</i></td></tr>
<tr><th id="222">222</th><td><i class="doc"> *<span class="command"> @hw</span>: pointer to hardware structure</i></td></tr>
<tr><th id="223">223</th><td><i class="doc"> *<span class="command"> @refill</span>: refill credits index by traffic class</i></td></tr>
<tr><th id="224">224</th><td><i class="doc"> *<span class="command"> @max</span>: max credits index by traffic class</i></td></tr>
<tr><th id="225">225</th><td><i class="doc"> * <span class="command">@bwg</span>_id: bandwidth grouping indexed by traffic class</i></td></tr>
<tr><th id="226">226</th><td><i class="doc"> * <span class="command">@ts</span>a: transmission selection algorithm indexed by traffic class</i></td></tr>
<tr><th id="227">227</th><td><i class="doc"> *<span class="command"> @map</span>: priority to tc assignments indexed by priority</i></td></tr>
<tr><th id="228">228</th><td><i class="doc"> *</i></td></tr>
<tr><th id="229">229</th><td><i class="doc"> * Configure Tx Packet Arbiter and credits for each traffic class.</i></td></tr>
<tr><th id="230">230</th><td><i class="doc"> */</i></td></tr>
<tr><th id="231">231</th><td><a class="typedef" href="ixgbe_osdep.h.html#s32" title='s32' data-type='int32_t' data-ref="s32">s32</a> <dfn class="decl def fn" id="ixgbe_dcb_config_tx_data_arbiter_82599" title='ixgbe_dcb_config_tx_data_arbiter_82599' data-ref="ixgbe_dcb_config_tx_data_arbiter_82599">ixgbe_dcb_config_tx_data_arbiter_82599</dfn>(<b>struct</b> <a class="type" href="ixgbe_type.h.html#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *<dfn class="local col7 decl" id="27hw" title='hw' data-type='struct ixgbe_hw *' data-ref="27hw">hw</dfn>, <a class="typedef" href="ixgbe_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> *<dfn class="local col8 decl" id="28refill" title='refill' data-type='u16 *' data-ref="28refill">refill</dfn>,</td></tr>
<tr><th id="232">232</th><td>					   <a class="typedef" href="ixgbe_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> *<dfn class="local col9 decl" id="29max" title='max' data-type='u16 *' data-ref="29max">max</dfn>, <a class="typedef" href="ixgbe_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> *<dfn class="local col0 decl" id="30bwg_id" title='bwg_id' data-type='u8 *' data-ref="30bwg_id">bwg_id</dfn>, <a class="typedef" href="ixgbe_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> *<dfn class="local col1 decl" id="31tsa" title='tsa' data-type='u8 *' data-ref="31tsa">tsa</dfn>,</td></tr>
<tr><th id="233">233</th><td>					   <a class="typedef" href="ixgbe_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> *<dfn class="local col2 decl" id="32map" title='map' data-type='u8 *' data-ref="32map">map</dfn>)</td></tr>
<tr><th id="234">234</th><td>{</td></tr>
<tr><th id="235">235</th><td>	<a class="typedef" href="ixgbe_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="local col3 decl" id="33reg" title='reg' data-type='u32' data-ref="33reg">reg</dfn>;</td></tr>
<tr><th id="236">236</th><td>	<a class="typedef" href="ixgbe_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="local col4 decl" id="34i" title='i' data-type='u8' data-ref="34i">i</dfn>;</td></tr>
<tr><th id="237">237</th><td></td></tr>
<tr><th id="238">238</th><td>	<i>/*</i></td></tr>
<tr><th id="239">239</th><td><i>	 * Disable the arbiter before changing parameters</i></td></tr>
<tr><th id="240">240</th><td><i>	 * (always enable recycle mode; SP; arb delay)</i></td></tr>
<tr><th id="241">241</th><td><i>	 */</i></td></tr>
<tr><th id="242">242</th><td>	<a class="local col3 ref" href="#33reg" title='reg' data-ref="33reg">reg</a> = <a class="macro" href="ixgbe_dcb_82599.h.html#87" title="0x00000020" data-ref="_M/IXGBE_RTTPCS_TPPAC">IXGBE_RTTPCS_TPPAC</a> | <a class="macro" href="ixgbe_dcb_82599.h.html#91" title="0x00000100" data-ref="_M/IXGBE_RTTPCS_TPRM">IXGBE_RTTPCS_TPRM</a> |</td></tr>
<tr><th id="243">243</th><td>	      (<a class="macro" href="ixgbe_dcb_82599.h.html#93" title="0x4" data-ref="_M/IXGBE_RTTPCS_ARBD_DCB">IXGBE_RTTPCS_ARBD_DCB</a> &lt;&lt; <a class="macro" href="ixgbe_dcb_82599.h.html#92" title="22" data-ref="_M/IXGBE_RTTPCS_ARBD_SHIFT">IXGBE_RTTPCS_ARBD_SHIFT</a>) |</td></tr>
<tr><th id="244">244</th><td>	      <a class="macro" href="ixgbe_dcb_82599.h.html#90" title="0x00000040" data-ref="_M/IXGBE_RTTPCS_ARBDIS">IXGBE_RTTPCS_ARBDIS</a>;</td></tr>
<tr><th id="245">245</th><td>	<a class="macro" href="ixgbe_osdep.h.html#155" title="rte_write32((((reg))), ((volatile uint32_t *)((char *)((hw))-&gt;hw_addr + ((0x0CD00)))))" data-ref="_M/IXGBE_WRITE_REG">IXGBE_WRITE_REG</a>(<a class="local col7 ref" href="#27hw" title='hw' data-ref="27hw">hw</a>, <a class="macro" href="ixgbe_type.h.html#872" title="0x0CD00" data-ref="_M/IXGBE_RTTPCS">IXGBE_RTTPCS</a>, <a class="local col3 ref" href="#33reg" title='reg' data-ref="33reg">reg</a>);</td></tr>
<tr><th id="246">246</th><td></td></tr>
<tr><th id="247">247</th><td>	<i>/*</i></td></tr>
<tr><th id="248">248</th><td><i>	 * map all UPs to TCs. up_to_tc_bitmap for each TC has corresponding</i></td></tr>
<tr><th id="249">249</th><td><i>	 * bits sets for the UPs that needs to be mappped to that TC.</i></td></tr>
<tr><th id="250">250</th><td><i>	 * e.g if priorities 6 and 7 are to be mapped to a TC then the</i></td></tr>
<tr><th id="251">251</th><td><i>	 * up_to_tc_bitmap value for that TC will be 11000000 in binary.</i></td></tr>
<tr><th id="252">252</th><td><i>	 */</i></td></tr>
<tr><th id="253">253</th><td>	<a class="local col3 ref" href="#33reg" title='reg' data-ref="33reg">reg</a> = <var>0</var>;</td></tr>
<tr><th id="254">254</th><td>	<b>for</b> (<a class="local col4 ref" href="#34i" title='i' data-ref="34i">i</a> = <var>0</var>; <a class="local col4 ref" href="#34i" title='i' data-ref="34i">i</a> &lt; <a class="macro" href="ixgbe_dcb.h.html#51" title="8" data-ref="_M/IXGBE_DCB_MAX_USER_PRIORITY">IXGBE_DCB_MAX_USER_PRIORITY</a>; <a class="local col4 ref" href="#34i" title='i' data-ref="34i">i</a>++)</td></tr>
<tr><th id="255">255</th><td>		<a class="local col3 ref" href="#33reg" title='reg' data-ref="33reg">reg</a> |= (<a class="local col2 ref" href="#32map" title='map' data-ref="32map">map</a>[<a class="local col4 ref" href="#34i" title='i' data-ref="34i">i</a>] &lt;&lt; (<a class="local col4 ref" href="#34i" title='i' data-ref="34i">i</a> * <a class="macro" href="ixgbe_dcb_82599.h.html#55" title="3" data-ref="_M/IXGBE_RTTUP2TC_UP_SHIFT">IXGBE_RTTUP2TC_UP_SHIFT</a>));</td></tr>
<tr><th id="256">256</th><td></td></tr>
<tr><th id="257">257</th><td>	<a class="macro" href="ixgbe_osdep.h.html#155" title="rte_write32((((reg))), ((volatile uint32_t *)((char *)((hw))-&gt;hw_addr + ((0x0C800)))))" data-ref="_M/IXGBE_WRITE_REG">IXGBE_WRITE_REG</a>(<a class="local col7 ref" href="#27hw" title='hw' data-ref="27hw">hw</a>, <a class="macro" href="ixgbe_type.h.html#874" title="0x0C800" data-ref="_M/IXGBE_RTTUP2TC">IXGBE_RTTUP2TC</a>, <a class="local col3 ref" href="#33reg" title='reg' data-ref="33reg">reg</a>);</td></tr>
<tr><th id="258">258</th><td></td></tr>
<tr><th id="259">259</th><td>	<i>/* Configure traffic class credits and priority */</i></td></tr>
<tr><th id="260">260</th><td>	<b>for</b> (<a class="local col4 ref" href="#34i" title='i' data-ref="34i">i</a> = <var>0</var>; <a class="local col4 ref" href="#34i" title='i' data-ref="34i">i</a> &lt; <a class="macro" href="ixgbe_type.h.html#708" title="8" data-ref="_M/IXGBE_DCB_MAX_TRAFFIC_CLASS">IXGBE_DCB_MAX_TRAFFIC_CLASS</a>; <a class="local col4 ref" href="#34i" title='i' data-ref="34i">i</a>++) {</td></tr>
<tr><th id="261">261</th><td>		<a class="local col3 ref" href="#33reg" title='reg' data-ref="33reg">reg</a> = <a class="local col8 ref" href="#28refill" title='refill' data-ref="28refill">refill</a>[<a class="local col4 ref" href="#34i" title='i' data-ref="34i">i</a>];</td></tr>
<tr><th id="262">262</th><td>		<a class="local col3 ref" href="#33reg" title='reg' data-ref="33reg">reg</a> |= (<a class="typedef" href="ixgbe_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a>)(<a class="local col9 ref" href="#29max" title='max' data-ref="29max">max</a>[<a class="local col4 ref" href="#34i" title='i' data-ref="34i">i</a>]) &lt;&lt; <a class="macro" href="ixgbe_dcb_82599.h.html#81" title="12" data-ref="_M/IXGBE_RTTPT2C_MCL_SHIFT">IXGBE_RTTPT2C_MCL_SHIFT</a>;</td></tr>
<tr><th id="263">263</th><td>		<a class="local col3 ref" href="#33reg" title='reg' data-ref="33reg">reg</a> |= (<a class="typedef" href="ixgbe_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a>)(<a class="local col0 ref" href="#30bwg_id" title='bwg_id' data-ref="30bwg_id">bwg_id</a>[<a class="local col4 ref" href="#34i" title='i' data-ref="34i">i</a>]) &lt;&lt; <a class="macro" href="ixgbe_dcb_82599.h.html#82" title="9" data-ref="_M/IXGBE_RTTPT2C_BWG_SHIFT">IXGBE_RTTPT2C_BWG_SHIFT</a>;</td></tr>
<tr><th id="264">264</th><td></td></tr>
<tr><th id="265">265</th><td>		<b>if</b> (<a class="local col1 ref" href="#31tsa" title='tsa' data-ref="31tsa">tsa</a>[<a class="local col4 ref" href="#34i" title='i' data-ref="34i">i</a>] == <a class="enum" href="ixgbe_dcb.h.html#ixgbe_dcb_tsa_group_strict_cee" title='ixgbe_dcb_tsa_group_strict_cee' data-ref="ixgbe_dcb_tsa_group_strict_cee">ixgbe_dcb_tsa_group_strict_cee</a>)</td></tr>
<tr><th id="266">266</th><td>			<a class="local col3 ref" href="#33reg" title='reg' data-ref="33reg">reg</a> |= <a class="macro" href="ixgbe_dcb_82599.h.html#83" title="0x40000000" data-ref="_M/IXGBE_RTTPT2C_GSP">IXGBE_RTTPT2C_GSP</a>;</td></tr>
<tr><th id="267">267</th><td></td></tr>
<tr><th id="268">268</th><td>		<b>if</b> (<a class="local col1 ref" href="#31tsa" title='tsa' data-ref="31tsa">tsa</a>[<a class="local col4 ref" href="#34i" title='i' data-ref="34i">i</a>] == <a class="enum" href="ixgbe_dcb.h.html#ixgbe_dcb_tsa_strict" title='ixgbe_dcb_tsa_strict' data-ref="ixgbe_dcb_tsa_strict">ixgbe_dcb_tsa_strict</a>)</td></tr>
<tr><th id="269">269</th><td>			<a class="local col3 ref" href="#33reg" title='reg' data-ref="33reg">reg</a> |= <a class="macro" href="ixgbe_dcb_82599.h.html#84" title="0x80000000" data-ref="_M/IXGBE_RTTPT2C_LSP">IXGBE_RTTPT2C_LSP</a>;</td></tr>
<tr><th id="270">270</th><td></td></tr>
<tr><th id="271">271</th><td>		<a class="macro" href="ixgbe_osdep.h.html#155" title="rte_write32((((reg))), ((volatile uint32_t *)((char *)((hw))-&gt;hw_addr + (((0x0CD20 + ((i) * 4)))))))" data-ref="_M/IXGBE_WRITE_REG">IXGBE_WRITE_REG</a>(<a class="local col7 ref" href="#27hw" title='hw' data-ref="27hw">hw</a>, <a class="macro" href="ixgbe_type.h.html#880" title="(0x0CD20 + ((i) * 4))" data-ref="_M/IXGBE_RTTPT2C">IXGBE_RTTPT2C</a>(<a class="local col4 ref" href="#34i" title='i' data-ref="34i">i</a>), <a class="local col3 ref" href="#33reg" title='reg' data-ref="33reg">reg</a>);</td></tr>
<tr><th id="272">272</th><td>	}</td></tr>
<tr><th id="273">273</th><td></td></tr>
<tr><th id="274">274</th><td>	<i>/*</i></td></tr>
<tr><th id="275">275</th><td><i>	 * Configure Tx packet plane (recycle mode; SP; arb delay) and</i></td></tr>
<tr><th id="276">276</th><td><i>	 * enable arbiter</i></td></tr>
<tr><th id="277">277</th><td><i>	 */</i></td></tr>
<tr><th id="278">278</th><td>	<a class="local col3 ref" href="#33reg" title='reg' data-ref="33reg">reg</a> = <a class="macro" href="ixgbe_dcb_82599.h.html#87" title="0x00000020" data-ref="_M/IXGBE_RTTPCS_TPPAC">IXGBE_RTTPCS_TPPAC</a> | <a class="macro" href="ixgbe_dcb_82599.h.html#91" title="0x00000100" data-ref="_M/IXGBE_RTTPCS_TPRM">IXGBE_RTTPCS_TPRM</a> |</td></tr>
<tr><th id="279">279</th><td>	      (<a class="macro" href="ixgbe_dcb_82599.h.html#93" title="0x4" data-ref="_M/IXGBE_RTTPCS_ARBD_DCB">IXGBE_RTTPCS_ARBD_DCB</a> &lt;&lt; <a class="macro" href="ixgbe_dcb_82599.h.html#92" title="22" data-ref="_M/IXGBE_RTTPCS_ARBD_SHIFT">IXGBE_RTTPCS_ARBD_SHIFT</a>);</td></tr>
<tr><th id="280">280</th><td>	<a class="macro" href="ixgbe_osdep.h.html#155" title="rte_write32((((reg))), ((volatile uint32_t *)((char *)((hw))-&gt;hw_addr + ((0x0CD00)))))" data-ref="_M/IXGBE_WRITE_REG">IXGBE_WRITE_REG</a>(<a class="local col7 ref" href="#27hw" title='hw' data-ref="27hw">hw</a>, <a class="macro" href="ixgbe_type.h.html#872" title="0x0CD00" data-ref="_M/IXGBE_RTTPCS">IXGBE_RTTPCS</a>, <a class="local col3 ref" href="#33reg" title='reg' data-ref="33reg">reg</a>);</td></tr>
<tr><th id="281">281</th><td></td></tr>
<tr><th id="282">282</th><td>	<b>return</b> <a class="macro" href="ixgbe_type.h.html#4231" title="0" data-ref="_M/IXGBE_SUCCESS">IXGBE_SUCCESS</a>;</td></tr>
<tr><th id="283">283</th><td>}</td></tr>
<tr><th id="284">284</th><td></td></tr>
<tr><th id="285">285</th><td><i class="doc">/**</i></td></tr>
<tr><th id="286">286</th><td><i class="doc"> * ixgbe_dcb_config_pfc_82599 - Configure priority flow control</i></td></tr>
<tr><th id="287">287</th><td><i class="doc"> *<span class="command"> @hw</span>: pointer to hardware structure</i></td></tr>
<tr><th id="288">288</th><td><i class="doc"> *<span class="command"> @pfc</span>_en: enabled pfc bitmask</i></td></tr>
<tr><th id="289">289</th><td><i class="doc"> *<span class="command"> @map</span>: priority to tc assignments indexed by priority</i></td></tr>
<tr><th id="290">290</th><td><i class="doc"> *</i></td></tr>
<tr><th id="291">291</th><td><i class="doc"> * Configure Priority Flow Control (PFC) for each traffic class.</i></td></tr>
<tr><th id="292">292</th><td><i class="doc"> */</i></td></tr>
<tr><th id="293">293</th><td><a class="typedef" href="ixgbe_osdep.h.html#s32" title='s32' data-type='int32_t' data-ref="s32">s32</a> <dfn class="decl def fn" id="ixgbe_dcb_config_pfc_82599" title='ixgbe_dcb_config_pfc_82599' data-ref="ixgbe_dcb_config_pfc_82599">ixgbe_dcb_config_pfc_82599</dfn>(<b>struct</b> <a class="type" href="ixgbe_type.h.html#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *<dfn class="local col5 decl" id="35hw" title='hw' data-type='struct ixgbe_hw *' data-ref="35hw">hw</dfn>, <a class="typedef" href="ixgbe_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="local col6 decl" id="36pfc_en" title='pfc_en' data-type='u8' data-ref="36pfc_en">pfc_en</dfn>, <a class="typedef" href="ixgbe_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> *<dfn class="local col7 decl" id="37map" title='map' data-type='u8 *' data-ref="37map">map</dfn>)</td></tr>
<tr><th id="294">294</th><td>{</td></tr>
<tr><th id="295">295</th><td>	<a class="typedef" href="ixgbe_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="local col8 decl" id="38i" title='i' data-type='u32' data-ref="38i">i</dfn>, <dfn class="local col9 decl" id="39j" title='j' data-type='u32' data-ref="39j">j</dfn>, <dfn class="local col0 decl" id="40fcrtl" title='fcrtl' data-type='u32' data-ref="40fcrtl">fcrtl</dfn>, <dfn class="local col1 decl" id="41reg" title='reg' data-type='u32' data-ref="41reg">reg</dfn>;</td></tr>
<tr><th id="296">296</th><td>	<a class="typedef" href="ixgbe_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="local col2 decl" id="42max_tc" title='max_tc' data-type='u8' data-ref="42max_tc">max_tc</dfn> = <var>0</var>;</td></tr>
<tr><th id="297">297</th><td></td></tr>
<tr><th id="298">298</th><td>	<i>/* Enable Transmit Priority Flow Control */</i></td></tr>
<tr><th id="299">299</th><td>	<a class="macro" href="ixgbe_osdep.h.html#155" title="rte_write32((((0x00000010))), ((volatile uint32_t *)((char *)((hw))-&gt;hw_addr + ((0x03D00)))))" data-ref="_M/IXGBE_WRITE_REG">IXGBE_WRITE_REG</a>(<a class="local col5 ref" href="#35hw" title='hw' data-ref="35hw">hw</a>, <a class="macro" href="ixgbe_type.h.html#393" title="0x03D00" data-ref="_M/IXGBE_FCCFG">IXGBE_FCCFG</a>, <a class="macro" href="ixgbe_type.h.html#1892" title="0x00000010" data-ref="_M/IXGBE_FCCFG_TFCE_PRIORITY">IXGBE_FCCFG_TFCE_PRIORITY</a>);</td></tr>
<tr><th id="300">300</th><td></td></tr>
<tr><th id="301">301</th><td>	<i>/* Enable Receive Priority Flow Control */</i></td></tr>
<tr><th id="302">302</th><td>	<a class="local col1 ref" href="#41reg" title='reg' data-ref="41reg">reg</a> = <a class="macro" href="ixgbe_osdep.h.html#152" title="ixgbe_read_addr(((volatile uint32_t *)((char *)((hw))-&gt;hw_addr + ((0x04294)))))" data-ref="_M/IXGBE_READ_REG">IXGBE_READ_REG</a>(<a class="local col5 ref" href="#35hw" title='hw' data-ref="35hw">hw</a>, <a class="macro" href="ixgbe_type.h.html#1373" title="0x04294" data-ref="_M/IXGBE_MFLCN">IXGBE_MFLCN</a>);</td></tr>
<tr><th id="303">303</th><td>	<a class="local col1 ref" href="#41reg" title='reg' data-ref="41reg">reg</a> |= <a class="macro" href="ixgbe_type.h.html#2654" title="0x00000002" data-ref="_M/IXGBE_MFLCN_DPF">IXGBE_MFLCN_DPF</a>;</td></tr>
<tr><th id="304">304</th><td></td></tr>
<tr><th id="305">305</th><td>	<i>/*</i></td></tr>
<tr><th id="306">306</th><td><i>	 * X540 supports per TC Rx priority flow control.  So</i></td></tr>
<tr><th id="307">307</th><td><i>	 * clear all TCs and only enable those that should be</i></td></tr>
<tr><th id="308">308</th><td><i>	 * enabled.</i></td></tr>
<tr><th id="309">309</th><td><i>	 */</i></td></tr>
<tr><th id="310">310</th><td>	<a class="local col1 ref" href="#41reg" title='reg' data-ref="41reg">reg</a> &amp;= ~(<a class="macro" href="ixgbe_type.h.html#2657" title="0x00000FF4" data-ref="_M/IXGBE_MFLCN_RPFCE_MASK">IXGBE_MFLCN_RPFCE_MASK</a> | <a class="macro" href="ixgbe_type.h.html#2656" title="0x00000008" data-ref="_M/IXGBE_MFLCN_RFCE">IXGBE_MFLCN_RFCE</a>);</td></tr>
<tr><th id="311">311</th><td></td></tr>
<tr><th id="312">312</th><td>	<b>if</b> (<a class="local col5 ref" href="#35hw" title='hw' data-ref="35hw">hw</a>-&gt;<a class="ref field" href="ixgbe_type.h.html#ixgbe_hw::mac" title='ixgbe_hw::mac' data-ref="ixgbe_hw::mac">mac</a>.<a class="ref field" href="ixgbe_type.h.html#ixgbe_mac_info::type" title='ixgbe_mac_info::type' data-ref="ixgbe_mac_info::type">type</a> &gt;= <a class="enum" href="ixgbe_type.h.html#ixgbe_mac_X540" title='ixgbe_mac_X540' data-ref="ixgbe_mac_X540">ixgbe_mac_X540</a>)</td></tr>
<tr><th id="313">313</th><td>		<a class="local col1 ref" href="#41reg" title='reg' data-ref="41reg">reg</a> |= <a class="local col6 ref" href="#36pfc_en" title='pfc_en' data-ref="36pfc_en">pfc_en</a> &lt;&lt; <a class="macro" href="ixgbe_type.h.html#2658" title="4" data-ref="_M/IXGBE_MFLCN_RPFCE_SHIFT">IXGBE_MFLCN_RPFCE_SHIFT</a>;</td></tr>
<tr><th id="314">314</th><td></td></tr>
<tr><th id="315">315</th><td>	<b>if</b> (<a class="local col6 ref" href="#36pfc_en" title='pfc_en' data-ref="36pfc_en">pfc_en</a>)</td></tr>
<tr><th id="316">316</th><td>		<a class="local col1 ref" href="#41reg" title='reg' data-ref="41reg">reg</a> |= <a class="macro" href="ixgbe_type.h.html#2655" title="0x00000004" data-ref="_M/IXGBE_MFLCN_RPFCE">IXGBE_MFLCN_RPFCE</a>;</td></tr>
<tr><th id="317">317</th><td></td></tr>
<tr><th id="318">318</th><td>	<a class="macro" href="ixgbe_osdep.h.html#155" title="rte_write32((((reg))), ((volatile uint32_t *)((char *)((hw))-&gt;hw_addr + ((0x04294)))))" data-ref="_M/IXGBE_WRITE_REG">IXGBE_WRITE_REG</a>(<a class="local col5 ref" href="#35hw" title='hw' data-ref="35hw">hw</a>, <a class="macro" href="ixgbe_type.h.html#1373" title="0x04294" data-ref="_M/IXGBE_MFLCN">IXGBE_MFLCN</a>, <a class="local col1 ref" href="#41reg" title='reg' data-ref="41reg">reg</a>);</td></tr>
<tr><th id="319">319</th><td></td></tr>
<tr><th id="320">320</th><td>	<b>for</b> (<a class="local col8 ref" href="#38i" title='i' data-ref="38i">i</a> = <var>0</var>; <a class="local col8 ref" href="#38i" title='i' data-ref="38i">i</a> &lt; <a class="macro" href="ixgbe_dcb.h.html#51" title="8" data-ref="_M/IXGBE_DCB_MAX_USER_PRIORITY">IXGBE_DCB_MAX_USER_PRIORITY</a>; <a class="local col8 ref" href="#38i" title='i' data-ref="38i">i</a>++) {</td></tr>
<tr><th id="321">321</th><td>		<b>if</b> (<a class="local col7 ref" href="#37map" title='map' data-ref="37map">map</a>[<a class="local col8 ref" href="#38i" title='i' data-ref="38i">i</a>] &gt; <a class="local col2 ref" href="#42max_tc" title='max_tc' data-ref="42max_tc">max_tc</a>)</td></tr>
<tr><th id="322">322</th><td>			<a class="local col2 ref" href="#42max_tc" title='max_tc' data-ref="42max_tc">max_tc</a> = <a class="local col7 ref" href="#37map" title='map' data-ref="37map">map</a>[<a class="local col8 ref" href="#38i" title='i' data-ref="38i">i</a>];</td></tr>
<tr><th id="323">323</th><td>	}</td></tr>
<tr><th id="324">324</th><td></td></tr>
<tr><th id="325">325</th><td></td></tr>
<tr><th id="326">326</th><td>	<i>/* Configure PFC Tx thresholds per TC */</i></td></tr>
<tr><th id="327">327</th><td>	<b>for</b> (<a class="local col8 ref" href="#38i" title='i' data-ref="38i">i</a> = <var>0</var>; <a class="local col8 ref" href="#38i" title='i' data-ref="38i">i</a> &lt;= <a class="local col2 ref" href="#42max_tc" title='max_tc' data-ref="42max_tc">max_tc</a>; <a class="local col8 ref" href="#38i" title='i' data-ref="38i">i</a>++) {</td></tr>
<tr><th id="328">328</th><td>		<em>int</em> <dfn class="local col3 decl" id="43enabled" title='enabled' data-type='int' data-ref="43enabled">enabled</dfn> = <var>0</var>;</td></tr>
<tr><th id="329">329</th><td></td></tr>
<tr><th id="330">330</th><td>		<b>for</b> (<a class="local col9 ref" href="#39j" title='j' data-ref="39j">j</a> = <var>0</var>; <a class="local col9 ref" href="#39j" title='j' data-ref="39j">j</a> &lt; <a class="macro" href="ixgbe_dcb.h.html#51" title="8" data-ref="_M/IXGBE_DCB_MAX_USER_PRIORITY">IXGBE_DCB_MAX_USER_PRIORITY</a>; <a class="local col9 ref" href="#39j" title='j' data-ref="39j">j</a>++) {</td></tr>
<tr><th id="331">331</th><td>			<b>if</b> ((<a class="local col7 ref" href="#37map" title='map' data-ref="37map">map</a>[<a class="local col9 ref" href="#39j" title='j' data-ref="39j">j</a>] == <a class="local col8 ref" href="#38i" title='i' data-ref="38i">i</a>) &amp;&amp; (<a class="local col6 ref" href="#36pfc_en" title='pfc_en' data-ref="36pfc_en">pfc_en</a> &amp; (<var>1</var> &lt;&lt; <a class="local col9 ref" href="#39j" title='j' data-ref="39j">j</a>))) {</td></tr>
<tr><th id="332">332</th><td>				<a class="local col3 ref" href="#43enabled" title='enabled' data-ref="43enabled">enabled</a> = <var>1</var>;</td></tr>
<tr><th id="333">333</th><td>				<b>break</b>;</td></tr>
<tr><th id="334">334</th><td>			}</td></tr>
<tr><th id="335">335</th><td>		}</td></tr>
<tr><th id="336">336</th><td></td></tr>
<tr><th id="337">337</th><td>		<b>if</b> (<a class="local col3 ref" href="#43enabled" title='enabled' data-ref="43enabled">enabled</a>) {</td></tr>
<tr><th id="338">338</th><td>			<a class="local col1 ref" href="#41reg" title='reg' data-ref="41reg">reg</a> = (<a class="local col5 ref" href="#35hw" title='hw' data-ref="35hw">hw</a>-&gt;<a class="ref field" href="ixgbe_type.h.html#ixgbe_hw::fc" title='ixgbe_hw::fc' data-ref="ixgbe_hw::fc">fc</a>.<a class="ref field" href="ixgbe_type.h.html#ixgbe_fc_info::high_water" title='ixgbe_fc_info::high_water' data-ref="ixgbe_fc_info::high_water">high_water</a>[<a class="local col8 ref" href="#38i" title='i' data-ref="38i">i</a>] &lt;&lt; <var>10</var>) | <a class="macro" href="ixgbe_type.h.html#1875" title="0x80000000" data-ref="_M/IXGBE_FCRTH_FCEN">IXGBE_FCRTH_FCEN</a>;</td></tr>
<tr><th id="339">339</th><td>			<a class="local col0 ref" href="#40fcrtl" title='fcrtl' data-ref="40fcrtl">fcrtl</a> = (<a class="local col5 ref" href="#35hw" title='hw' data-ref="35hw">hw</a>-&gt;<a class="ref field" href="ixgbe_type.h.html#ixgbe_hw::fc" title='ixgbe_hw::fc' data-ref="ixgbe_hw::fc">fc</a>.<a class="ref field" href="ixgbe_type.h.html#ixgbe_fc_info::low_water" title='ixgbe_fc_info::low_water' data-ref="ixgbe_fc_info::low_water">low_water</a>[<a class="local col8 ref" href="#38i" title='i' data-ref="38i">i</a>] &lt;&lt; <var>10</var>) | <a class="macro" href="ixgbe_type.h.html#1874" title="0x80000000" data-ref="_M/IXGBE_FCRTL_XONE">IXGBE_FCRTL_XONE</a>;</td></tr>
<tr><th id="340">340</th><td>			<a class="macro" href="ixgbe_osdep.h.html#155" title="rte_write32((((fcrtl))), ((volatile uint32_t *)((char *)((hw))-&gt;hw_addr + (((0x03220 + ((i) * 4)))))))" data-ref="_M/IXGBE_WRITE_REG">IXGBE_WRITE_REG</a>(<a class="local col5 ref" href="#35hw" title='hw' data-ref="35hw">hw</a>, <a class="macro" href="ixgbe_type.h.html#387" title="(0x03220 + ((i) * 4))" data-ref="_M/IXGBE_FCRTL_82599">IXGBE_FCRTL_82599</a>(<a class="local col8 ref" href="#38i" title='i' data-ref="38i">i</a>), <a class="local col0 ref" href="#40fcrtl" title='fcrtl' data-ref="40fcrtl">fcrtl</a>);</td></tr>
<tr><th id="341">341</th><td>		} <b>else</b> {</td></tr>
<tr><th id="342">342</th><td>			<i>/*</i></td></tr>
<tr><th id="343">343</th><td><i>			 * In order to prevent Tx hangs when the internal Tx</i></td></tr>
<tr><th id="344">344</th><td><i>			 * switch is enabled we must set the high water mark</i></td></tr>
<tr><th id="345">345</th><td><i>			 * to the Rx packet buffer size - 24KB.  This allows</i></td></tr>
<tr><th id="346">346</th><td><i>			 * the Tx switch to function even under heavy Rx</i></td></tr>
<tr><th id="347">347</th><td><i>			 * workloads.</i></td></tr>
<tr><th id="348">348</th><td><i>			 */</i></td></tr>
<tr><th id="349">349</th><td>			<a class="local col1 ref" href="#41reg" title='reg' data-ref="41reg">reg</a> = <a class="macro" href="ixgbe_osdep.h.html#152" title="ixgbe_read_addr(((volatile uint32_t *)((char *)((hw))-&gt;hw_addr + (((0x03C00 + ((i) * 4)))))))" data-ref="_M/IXGBE_READ_REG">IXGBE_READ_REG</a>(<a class="local col5 ref" href="#35hw" title='hw' data-ref="35hw">hw</a>, <a class="macro" href="ixgbe_type.h.html#435" title="(0x03C00 + ((i) * 4))" data-ref="_M/IXGBE_RXPBSIZE">IXGBE_RXPBSIZE</a>(<a class="local col8 ref" href="#38i" title='i' data-ref="38i">i</a>)) - <var>24576</var>;</td></tr>
<tr><th id="350">350</th><td>			<a class="macro" href="ixgbe_osdep.h.html#155" title="rte_write32((((0))), ((volatile uint32_t *)((char *)((hw))-&gt;hw_addr + (((0x03220 + ((i) * 4)))))))" data-ref="_M/IXGBE_WRITE_REG">IXGBE_WRITE_REG</a>(<a class="local col5 ref" href="#35hw" title='hw' data-ref="35hw">hw</a>, <a class="macro" href="ixgbe_type.h.html#387" title="(0x03220 + ((i) * 4))" data-ref="_M/IXGBE_FCRTL_82599">IXGBE_FCRTL_82599</a>(<a class="local col8 ref" href="#38i" title='i' data-ref="38i">i</a>), <var>0</var>);</td></tr>
<tr><th id="351">351</th><td>		}</td></tr>
<tr><th id="352">352</th><td></td></tr>
<tr><th id="353">353</th><td>		<a class="macro" href="ixgbe_osdep.h.html#155" title="rte_write32((((reg))), ((volatile uint32_t *)((char *)((hw))-&gt;hw_addr + (((0x03260 + ((i) * 4)))))))" data-ref="_M/IXGBE_WRITE_REG">IXGBE_WRITE_REG</a>(<a class="local col5 ref" href="#35hw" title='hw' data-ref="35hw">hw</a>, <a class="macro" href="ixgbe_type.h.html#386" title="(0x03260 + ((i) * 4))" data-ref="_M/IXGBE_FCRTH_82599">IXGBE_FCRTH_82599</a>(<a class="local col8 ref" href="#38i" title='i' data-ref="38i">i</a>), <a class="local col1 ref" href="#41reg" title='reg' data-ref="41reg">reg</a>);</td></tr>
<tr><th id="354">354</th><td>	}</td></tr>
<tr><th id="355">355</th><td></td></tr>
<tr><th id="356">356</th><td>	<b>for</b> (; <a class="local col8 ref" href="#38i" title='i' data-ref="38i">i</a> &lt; <a class="macro" href="ixgbe_type.h.html#708" title="8" data-ref="_M/IXGBE_DCB_MAX_TRAFFIC_CLASS">IXGBE_DCB_MAX_TRAFFIC_CLASS</a>; <a class="local col8 ref" href="#38i" title='i' data-ref="38i">i</a>++) {</td></tr>
<tr><th id="357">357</th><td>		<a class="macro" href="ixgbe_osdep.h.html#155" title="rte_write32((((0))), ((volatile uint32_t *)((char *)((hw))-&gt;hw_addr + (((0x03220 + ((i) * 4)))))))" data-ref="_M/IXGBE_WRITE_REG">IXGBE_WRITE_REG</a>(<a class="local col5 ref" href="#35hw" title='hw' data-ref="35hw">hw</a>, <a class="macro" href="ixgbe_type.h.html#387" title="(0x03220 + ((i) * 4))" data-ref="_M/IXGBE_FCRTL_82599">IXGBE_FCRTL_82599</a>(<a class="local col8 ref" href="#38i" title='i' data-ref="38i">i</a>), <var>0</var>);</td></tr>
<tr><th id="358">358</th><td>		<a class="macro" href="ixgbe_osdep.h.html#155" title="rte_write32((((0))), ((volatile uint32_t *)((char *)((hw))-&gt;hw_addr + (((0x03260 + ((i) * 4)))))))" data-ref="_M/IXGBE_WRITE_REG">IXGBE_WRITE_REG</a>(<a class="local col5 ref" href="#35hw" title='hw' data-ref="35hw">hw</a>, <a class="macro" href="ixgbe_type.h.html#386" title="(0x03260 + ((i) * 4))" data-ref="_M/IXGBE_FCRTH_82599">IXGBE_FCRTH_82599</a>(<a class="local col8 ref" href="#38i" title='i' data-ref="38i">i</a>), <var>0</var>);</td></tr>
<tr><th id="359">359</th><td>	}</td></tr>
<tr><th id="360">360</th><td></td></tr>
<tr><th id="361">361</th><td>	<i>/* Configure pause time (2 TCs per register) */</i></td></tr>
<tr><th id="362">362</th><td>	<a class="local col1 ref" href="#41reg" title='reg' data-ref="41reg">reg</a> = <a class="local col5 ref" href="#35hw" title='hw' data-ref="35hw">hw</a>-&gt;<a class="ref field" href="ixgbe_type.h.html#ixgbe_hw::fc" title='ixgbe_hw::fc' data-ref="ixgbe_hw::fc">fc</a>.<a class="ref field" href="ixgbe_type.h.html#ixgbe_fc_info::pause_time" title='ixgbe_fc_info::pause_time' data-ref="ixgbe_fc_info::pause_time">pause_time</a> | (<a class="local col5 ref" href="#35hw" title='hw' data-ref="35hw">hw</a>-&gt;<a class="ref field" href="ixgbe_type.h.html#ixgbe_hw::fc" title='ixgbe_hw::fc' data-ref="ixgbe_hw::fc">fc</a>.<a class="ref field" href="ixgbe_type.h.html#ixgbe_fc_info::pause_time" title='ixgbe_fc_info::pause_time' data-ref="ixgbe_fc_info::pause_time">pause_time</a> &lt;&lt; <var>16</var>);</td></tr>
<tr><th id="363">363</th><td>	<b>for</b> (<a class="local col8 ref" href="#38i" title='i' data-ref="38i">i</a> = <var>0</var>; <a class="local col8 ref" href="#38i" title='i' data-ref="38i">i</a> &lt; (<a class="macro" href="ixgbe_type.h.html#708" title="8" data-ref="_M/IXGBE_DCB_MAX_TRAFFIC_CLASS">IXGBE_DCB_MAX_TRAFFIC_CLASS</a> / <var>2</var>); <a class="local col8 ref" href="#38i" title='i' data-ref="38i">i</a>++)</td></tr>
<tr><th id="364">364</th><td>		<a class="macro" href="ixgbe_osdep.h.html#155" title="rte_write32((((reg))), ((volatile uint32_t *)((char *)((hw))-&gt;hw_addr + (((0x03200 + ((i) * 4)))))))" data-ref="_M/IXGBE_WRITE_REG">IXGBE_WRITE_REG</a>(<a class="local col5 ref" href="#35hw" title='hw' data-ref="35hw">hw</a>, <a class="macro" href="ixgbe_type.h.html#389" title="(0x03200 + ((i) * 4))" data-ref="_M/IXGBE_FCTTV">IXGBE_FCTTV</a>(<a class="local col8 ref" href="#38i" title='i' data-ref="38i">i</a>), <a class="local col1 ref" href="#41reg" title='reg' data-ref="41reg">reg</a>);</td></tr>
<tr><th id="365">365</th><td></td></tr>
<tr><th id="366">366</th><td>	<i>/* Configure flow control refresh threshold value */</i></td></tr>
<tr><th id="367">367</th><td>	<a class="macro" href="ixgbe_osdep.h.html#155" title="rte_write32((((hw-&gt;fc.pause_time / 2))), ((volatile uint32_t *)((char *)((hw))-&gt;hw_addr + ((0x032A0)))))" data-ref="_M/IXGBE_WRITE_REG">IXGBE_WRITE_REG</a>(<a class="local col5 ref" href="#35hw" title='hw' data-ref="35hw">hw</a>, <a class="macro" href="ixgbe_type.h.html#392" title="0x032A0" data-ref="_M/IXGBE_FCRTV">IXGBE_FCRTV</a>, <a class="local col5 ref" href="#35hw" title='hw' data-ref="35hw">hw</a>-&gt;<a class="ref field" href="ixgbe_type.h.html#ixgbe_hw::fc" title='ixgbe_hw::fc' data-ref="ixgbe_hw::fc">fc</a>.<a class="ref field" href="ixgbe_type.h.html#ixgbe_fc_info::pause_time" title='ixgbe_fc_info::pause_time' data-ref="ixgbe_fc_info::pause_time">pause_time</a> / <var>2</var>);</td></tr>
<tr><th id="368">368</th><td></td></tr>
<tr><th id="369">369</th><td>	<b>return</b> <a class="macro" href="ixgbe_type.h.html#4231" title="0" data-ref="_M/IXGBE_SUCCESS">IXGBE_SUCCESS</a>;</td></tr>
<tr><th id="370">370</th><td>}</td></tr>
<tr><th id="371">371</th><td></td></tr>
<tr><th id="372">372</th><td><i class="doc">/**</i></td></tr>
<tr><th id="373">373</th><td><i class="doc"> * ixgbe_dcb_config_tc_stats_82599 - Config traffic class statistics</i></td></tr>
<tr><th id="374">374</th><td><i class="doc"> *<span class="command"> @hw</span>: pointer to hardware structure</i></td></tr>
<tr><th id="375">375</th><td><i class="doc"> *<span class="command"> @dcb</span>_config: pointer to ixgbe_dcb_config structure</i></td></tr>
<tr><th id="376">376</th><td><i class="doc"> *</i></td></tr>
<tr><th id="377">377</th><td><i class="doc"> * Configure queue statistics registers, all queues belonging to same traffic</i></td></tr>
<tr><th id="378">378</th><td><i class="doc"> * class uses a single set of queue statistics counters.</i></td></tr>
<tr><th id="379">379</th><td><i class="doc"> */</i></td></tr>
<tr><th id="380">380</th><td><a class="typedef" href="ixgbe_osdep.h.html#s32" title='s32' data-type='int32_t' data-ref="s32">s32</a> <dfn class="decl def fn" id="ixgbe_dcb_config_tc_stats_82599" title='ixgbe_dcb_config_tc_stats_82599' data-ref="ixgbe_dcb_config_tc_stats_82599">ixgbe_dcb_config_tc_stats_82599</dfn>(<b>struct</b> <a class="type" href="ixgbe_type.h.html#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *<dfn class="local col4 decl" id="44hw" title='hw' data-type='struct ixgbe_hw *' data-ref="44hw">hw</dfn>,</td></tr>
<tr><th id="381">381</th><td>				    <b>struct</b> <a class="type" href="ixgbe_dcb.h.html#ixgbe_dcb_config" title='ixgbe_dcb_config' data-ref="ixgbe_dcb_config">ixgbe_dcb_config</a> *<dfn class="local col5 decl" id="45dcb_config" title='dcb_config' data-type='struct ixgbe_dcb_config *' data-ref="45dcb_config">dcb_config</dfn>)</td></tr>
<tr><th id="382">382</th><td>{</td></tr>
<tr><th id="383">383</th><td>	<a class="typedef" href="ixgbe_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="local col6 decl" id="46reg" title='reg' data-type='u32' data-ref="46reg">reg</dfn> = <var>0</var>;</td></tr>
<tr><th id="384">384</th><td>	<a class="typedef" href="ixgbe_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a>  <dfn class="local col7 decl" id="47i" title='i' data-type='u8' data-ref="47i">i</dfn>   = <var>0</var>;</td></tr>
<tr><th id="385">385</th><td>	<a class="typedef" href="ixgbe_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="local col8 decl" id="48tc_count" title='tc_count' data-type='u8' data-ref="48tc_count">tc_count</dfn> = <var>8</var>;</td></tr>
<tr><th id="386">386</th><td>	<a class="typedef" href="ixgbe_osdep.h.html#bool" title='bool' data-type='int' data-ref="bool">bool</a> <dfn class="local col9 decl" id="49vt_mode" title='vt_mode' data-type='bool' data-ref="49vt_mode">vt_mode</dfn> = <a class="macro" href="ixgbe_osdep.h.html#73" title="0" data-ref="_M/false">false</a>;</td></tr>
<tr><th id="387">387</th><td></td></tr>
<tr><th id="388">388</th><td>	<b>if</b> (<a class="local col5 ref" href="#45dcb_config" title='dcb_config' data-ref="45dcb_config">dcb_config</a> != <span class="macro" title="((void*)0)" data-ref="_M/NULL">NULL</span>) {</td></tr>
<tr><th id="389">389</th><td>		<a class="local col8 ref" href="#48tc_count" title='tc_count' data-ref="48tc_count">tc_count</a> = <a class="local col5 ref" href="#45dcb_config" title='dcb_config' data-ref="45dcb_config">dcb_config</a>-&gt;<a class="ref field" href="ixgbe_dcb.h.html#ixgbe_dcb_config::num_tcs" title='ixgbe_dcb_config::num_tcs' data-ref="ixgbe_dcb_config::num_tcs">num_tcs</a>.<a class="ref field" href="ixgbe_dcb.h.html#ixgbe_dcb_num_tcs::pg_tcs" title='ixgbe_dcb_num_tcs::pg_tcs' data-ref="ixgbe_dcb_num_tcs::pg_tcs">pg_tcs</a>;</td></tr>
<tr><th id="390">390</th><td>		<a class="local col9 ref" href="#49vt_mode" title='vt_mode' data-ref="49vt_mode">vt_mode</a> = <a class="local col5 ref" href="#45dcb_config" title='dcb_config' data-ref="45dcb_config">dcb_config</a>-&gt;<a class="ref field" href="ixgbe_dcb.h.html#ixgbe_dcb_config::vt_mode" title='ixgbe_dcb_config::vt_mode' data-ref="ixgbe_dcb_config::vt_mode">vt_mode</a>;</td></tr>
<tr><th id="391">391</th><td>	}</td></tr>
<tr><th id="392">392</th><td></td></tr>
<tr><th id="393">393</th><td>	<b>if</b> (!((<a class="local col8 ref" href="#48tc_count" title='tc_count' data-ref="48tc_count">tc_count</a> == <var>8</var> &amp;&amp; <a class="local col9 ref" href="#49vt_mode" title='vt_mode' data-ref="49vt_mode">vt_mode</a> == <a class="macro" href="ixgbe_osdep.h.html#73" title="0" data-ref="_M/false">false</a>) || <a class="local col8 ref" href="#48tc_count" title='tc_count' data-ref="48tc_count">tc_count</a> == <var>4</var>))</td></tr>
<tr><th id="394">394</th><td>		<b>return</b> <a class="macro" href="ixgbe_type.h.html#4236" title="-5" data-ref="_M/IXGBE_ERR_PARAM">IXGBE_ERR_PARAM</a>;</td></tr>
<tr><th id="395">395</th><td></td></tr>
<tr><th id="396">396</th><td>	<b>if</b> (<a class="local col8 ref" href="#48tc_count" title='tc_count' data-ref="48tc_count">tc_count</a> == <var>8</var> &amp;&amp; <a class="local col9 ref" href="#49vt_mode" title='vt_mode' data-ref="49vt_mode">vt_mode</a> == <a class="macro" href="ixgbe_osdep.h.html#73" title="0" data-ref="_M/false">false</a>) {</td></tr>
<tr><th id="397">397</th><td>		<i>/*</i></td></tr>
<tr><th id="398">398</th><td><i>		 * Receive Queues stats setting</i></td></tr>
<tr><th id="399">399</th><td><i>		 * 32 RQSMR registers, each configuring 4 queues.</i></td></tr>
<tr><th id="400">400</th><td><i>		 *</i></td></tr>
<tr><th id="401">401</th><td><i>		 * Set all 16 queues of each TC to the same stat</i></td></tr>
<tr><th id="402">402</th><td><i>		 * with TC 'n' going to stat 'n'.</i></td></tr>
<tr><th id="403">403</th><td><i>		 */</i></td></tr>
<tr><th id="404">404</th><td>		<b>for</b> (<a class="local col7 ref" href="#47i" title='i' data-ref="47i">i</a> = <var>0</var>; <a class="local col7 ref" href="#47i" title='i' data-ref="47i">i</a> &lt; <var>32</var>; <a class="local col7 ref" href="#47i" title='i' data-ref="47i">i</a>++) {</td></tr>
<tr><th id="405">405</th><td>			<a class="local col6 ref" href="#46reg" title='reg' data-ref="46reg">reg</a> = <var>0x01010101</var> * (<a class="local col7 ref" href="#47i" title='i' data-ref="47i">i</a> / <var>4</var>);</td></tr>
<tr><th id="406">406</th><td>			<a class="macro" href="ixgbe_osdep.h.html#155" title="rte_write32((((reg))), ((volatile uint32_t *)((char *)((hw))-&gt;hw_addr + (((0x02300 + ((i) * 4)))))))" data-ref="_M/IXGBE_WRITE_REG">IXGBE_WRITE_REG</a>(<a class="local col4 ref" href="#44hw" title='hw' data-ref="44hw">hw</a>, <a class="macro" href="ixgbe_type.h.html#1034" title="(0x02300 + ((i) * 4))" data-ref="_M/IXGBE_RQSMR">IXGBE_RQSMR</a>(<a class="local col7 ref" href="#47i" title='i' data-ref="47i">i</a>), <a class="local col6 ref" href="#46reg" title='reg' data-ref="46reg">reg</a>);</td></tr>
<tr><th id="407">407</th><td>		}</td></tr>
<tr><th id="408">408</th><td>		<i>/*</i></td></tr>
<tr><th id="409">409</th><td><i>		 * Transmit Queues stats setting</i></td></tr>
<tr><th id="410">410</th><td><i>		 * 32 TQSM registers, each controlling 4 queues.</i></td></tr>
<tr><th id="411">411</th><td><i>		 *</i></td></tr>
<tr><th id="412">412</th><td><i>		 * Set all queues of each TC to the same stat</i></td></tr>
<tr><th id="413">413</th><td><i>		 * with TC 'n' going to stat 'n'.</i></td></tr>
<tr><th id="414">414</th><td><i>		 * Tx queues are allocated non-uniformly to TCs:</i></td></tr>
<tr><th id="415">415</th><td><i>		 * 32, 32, 16, 16, 8, 8, 8, 8.</i></td></tr>
<tr><th id="416">416</th><td><i>		 */</i></td></tr>
<tr><th id="417">417</th><td>		<b>for</b> (<a class="local col7 ref" href="#47i" title='i' data-ref="47i">i</a> = <var>0</var>; <a class="local col7 ref" href="#47i" title='i' data-ref="47i">i</a> &lt; <var>32</var>; <a class="local col7 ref" href="#47i" title='i' data-ref="47i">i</a>++) {</td></tr>
<tr><th id="418">418</th><td>			<b>if</b> (<a class="local col7 ref" href="#47i" title='i' data-ref="47i">i</a> &lt; <var>8</var>)</td></tr>
<tr><th id="419">419</th><td>				<a class="local col6 ref" href="#46reg" title='reg' data-ref="46reg">reg</a> = <var>0x00000000</var>;</td></tr>
<tr><th id="420">420</th><td>			<b>else</b> <b>if</b> (<a class="local col7 ref" href="#47i" title='i' data-ref="47i">i</a> &lt; <var>16</var>)</td></tr>
<tr><th id="421">421</th><td>				<a class="local col6 ref" href="#46reg" title='reg' data-ref="46reg">reg</a> = <var>0x01010101</var>;</td></tr>
<tr><th id="422">422</th><td>			<b>else</b> <b>if</b> (<a class="local col7 ref" href="#47i" title='i' data-ref="47i">i</a> &lt; <var>20</var>)</td></tr>
<tr><th id="423">423</th><td>				<a class="local col6 ref" href="#46reg" title='reg' data-ref="46reg">reg</a> = <var>0x02020202</var>;</td></tr>
<tr><th id="424">424</th><td>			<b>else</b> <b>if</b> (<a class="local col7 ref" href="#47i" title='i' data-ref="47i">i</a> &lt; <var>24</var>)</td></tr>
<tr><th id="425">425</th><td>				<a class="local col6 ref" href="#46reg" title='reg' data-ref="46reg">reg</a> = <var>0x03030303</var>;</td></tr>
<tr><th id="426">426</th><td>			<b>else</b> <b>if</b> (<a class="local col7 ref" href="#47i" title='i' data-ref="47i">i</a> &lt; <var>26</var>)</td></tr>
<tr><th id="427">427</th><td>				<a class="local col6 ref" href="#46reg" title='reg' data-ref="46reg">reg</a> = <var>0x04040404</var>;</td></tr>
<tr><th id="428">428</th><td>			<b>else</b> <b>if</b> (<a class="local col7 ref" href="#47i" title='i' data-ref="47i">i</a> &lt; <var>28</var>)</td></tr>
<tr><th id="429">429</th><td>				<a class="local col6 ref" href="#46reg" title='reg' data-ref="46reg">reg</a> = <var>0x05050505</var>;</td></tr>
<tr><th id="430">430</th><td>			<b>else</b> <b>if</b> (<a class="local col7 ref" href="#47i" title='i' data-ref="47i">i</a> &lt; <var>30</var>)</td></tr>
<tr><th id="431">431</th><td>				<a class="local col6 ref" href="#46reg" title='reg' data-ref="46reg">reg</a> = <var>0x06060606</var>;</td></tr>
<tr><th id="432">432</th><td>			<b>else</b></td></tr>
<tr><th id="433">433</th><td>				<a class="local col6 ref" href="#46reg" title='reg' data-ref="46reg">reg</a> = <var>0x07070707</var>;</td></tr>
<tr><th id="434">434</th><td>			<a class="macro" href="ixgbe_osdep.h.html#155" title="rte_write32((((reg))), ((volatile uint32_t *)((char *)((hw))-&gt;hw_addr + (((0x08600 + ((i) * 4)))))))" data-ref="_M/IXGBE_WRITE_REG">IXGBE_WRITE_REG</a>(<a class="local col4 ref" href="#44hw" title='hw' data-ref="44hw">hw</a>, <a class="macro" href="ixgbe_type.h.html#1037" title="(0x08600 + ((i) * 4))" data-ref="_M/IXGBE_TQSM">IXGBE_TQSM</a>(<a class="local col7 ref" href="#47i" title='i' data-ref="47i">i</a>), <a class="local col6 ref" href="#46reg" title='reg' data-ref="46reg">reg</a>);</td></tr>
<tr><th id="435">435</th><td>		}</td></tr>
<tr><th id="436">436</th><td>	} <b>else</b> <b>if</b> (<a class="local col8 ref" href="#48tc_count" title='tc_count' data-ref="48tc_count">tc_count</a> == <var>4</var> &amp;&amp; <a class="local col9 ref" href="#49vt_mode" title='vt_mode' data-ref="49vt_mode">vt_mode</a> == <a class="macro" href="ixgbe_osdep.h.html#73" title="0" data-ref="_M/false">false</a>) {</td></tr>
<tr><th id="437">437</th><td>		<i>/*</i></td></tr>
<tr><th id="438">438</th><td><i>		 * Receive Queues stats setting</i></td></tr>
<tr><th id="439">439</th><td><i>		 * 32 RQSMR registers, each configuring 4 queues.</i></td></tr>
<tr><th id="440">440</th><td><i>		 *</i></td></tr>
<tr><th id="441">441</th><td><i>		 * Set all 16 queues of each TC to the same stat</i></td></tr>
<tr><th id="442">442</th><td><i>		 * with TC 'n' going to stat 'n'.</i></td></tr>
<tr><th id="443">443</th><td><i>		 */</i></td></tr>
<tr><th id="444">444</th><td>		<b>for</b> (<a class="local col7 ref" href="#47i" title='i' data-ref="47i">i</a> = <var>0</var>; <a class="local col7 ref" href="#47i" title='i' data-ref="47i">i</a> &lt; <var>32</var>; <a class="local col7 ref" href="#47i" title='i' data-ref="47i">i</a>++) {</td></tr>
<tr><th id="445">445</th><td>			<b>if</b> (<a class="local col7 ref" href="#47i" title='i' data-ref="47i">i</a> % <var>8</var> &gt; <var>3</var>)</td></tr>
<tr><th id="446">446</th><td>				<i>/* In 4 TC mode, odd 16-queue ranges are</i></td></tr>
<tr><th id="447">447</th><td><i>				 *  not used.</i></td></tr>
<tr><th id="448">448</th><td><i>				*/</i></td></tr>
<tr><th id="449">449</th><td>				<b>continue</b>;</td></tr>
<tr><th id="450">450</th><td>			<a class="local col6 ref" href="#46reg" title='reg' data-ref="46reg">reg</a> = <var>0x01010101</var> * (<a class="local col7 ref" href="#47i" title='i' data-ref="47i">i</a> / <var>8</var>);</td></tr>
<tr><th id="451">451</th><td>			<a class="macro" href="ixgbe_osdep.h.html#155" title="rte_write32((((reg))), ((volatile uint32_t *)((char *)((hw))-&gt;hw_addr + (((0x02300 + ((i) * 4)))))))" data-ref="_M/IXGBE_WRITE_REG">IXGBE_WRITE_REG</a>(<a class="local col4 ref" href="#44hw" title='hw' data-ref="44hw">hw</a>, <a class="macro" href="ixgbe_type.h.html#1034" title="(0x02300 + ((i) * 4))" data-ref="_M/IXGBE_RQSMR">IXGBE_RQSMR</a>(<a class="local col7 ref" href="#47i" title='i' data-ref="47i">i</a>), <a class="local col6 ref" href="#46reg" title='reg' data-ref="46reg">reg</a>);</td></tr>
<tr><th id="452">452</th><td>		}</td></tr>
<tr><th id="453">453</th><td>		<i>/*</i></td></tr>
<tr><th id="454">454</th><td><i>		 * Transmit Queues stats setting</i></td></tr>
<tr><th id="455">455</th><td><i>		 * 32 TQSM registers, each controlling 4 queues.</i></td></tr>
<tr><th id="456">456</th><td><i>		 *</i></td></tr>
<tr><th id="457">457</th><td><i>		 * Set all queues of each TC to the same stat</i></td></tr>
<tr><th id="458">458</th><td><i>		 * with TC 'n' going to stat 'n'.</i></td></tr>
<tr><th id="459">459</th><td><i>		 * Tx queues are allocated non-uniformly to TCs:</i></td></tr>
<tr><th id="460">460</th><td><i>		 * 64, 32, 16, 16.</i></td></tr>
<tr><th id="461">461</th><td><i>		 */</i></td></tr>
<tr><th id="462">462</th><td>		<b>for</b> (<a class="local col7 ref" href="#47i" title='i' data-ref="47i">i</a> = <var>0</var>; <a class="local col7 ref" href="#47i" title='i' data-ref="47i">i</a> &lt; <var>32</var>; <a class="local col7 ref" href="#47i" title='i' data-ref="47i">i</a>++) {</td></tr>
<tr><th id="463">463</th><td>			<b>if</b> (<a class="local col7 ref" href="#47i" title='i' data-ref="47i">i</a> &lt; <var>16</var>)</td></tr>
<tr><th id="464">464</th><td>				<a class="local col6 ref" href="#46reg" title='reg' data-ref="46reg">reg</a> = <var>0x00000000</var>;</td></tr>
<tr><th id="465">465</th><td>			<b>else</b> <b>if</b> (<a class="local col7 ref" href="#47i" title='i' data-ref="47i">i</a> &lt; <var>24</var>)</td></tr>
<tr><th id="466">466</th><td>				<a class="local col6 ref" href="#46reg" title='reg' data-ref="46reg">reg</a> = <var>0x01010101</var>;</td></tr>
<tr><th id="467">467</th><td>			<b>else</b> <b>if</b> (<a class="local col7 ref" href="#47i" title='i' data-ref="47i">i</a> &lt; <var>28</var>)</td></tr>
<tr><th id="468">468</th><td>				<a class="local col6 ref" href="#46reg" title='reg' data-ref="46reg">reg</a> = <var>0x02020202</var>;</td></tr>
<tr><th id="469">469</th><td>			<b>else</b></td></tr>
<tr><th id="470">470</th><td>				<a class="local col6 ref" href="#46reg" title='reg' data-ref="46reg">reg</a> = <var>0x03030303</var>;</td></tr>
<tr><th id="471">471</th><td>			<a class="macro" href="ixgbe_osdep.h.html#155" title="rte_write32((((reg))), ((volatile uint32_t *)((char *)((hw))-&gt;hw_addr + (((0x08600 + ((i) * 4)))))))" data-ref="_M/IXGBE_WRITE_REG">IXGBE_WRITE_REG</a>(<a class="local col4 ref" href="#44hw" title='hw' data-ref="44hw">hw</a>, <a class="macro" href="ixgbe_type.h.html#1037" title="(0x08600 + ((i) * 4))" data-ref="_M/IXGBE_TQSM">IXGBE_TQSM</a>(<a class="local col7 ref" href="#47i" title='i' data-ref="47i">i</a>), <a class="local col6 ref" href="#46reg" title='reg' data-ref="46reg">reg</a>);</td></tr>
<tr><th id="472">472</th><td>		}</td></tr>
<tr><th id="473">473</th><td>	} <b>else</b> <b>if</b> (<a class="local col8 ref" href="#48tc_count" title='tc_count' data-ref="48tc_count">tc_count</a> == <var>4</var> &amp;&amp; <a class="local col9 ref" href="#49vt_mode" title='vt_mode' data-ref="49vt_mode">vt_mode</a> == <a class="macro" href="ixgbe_osdep.h.html#74" title="1" data-ref="_M/true">true</a>) {</td></tr>
<tr><th id="474">474</th><td>		<i>/*</i></td></tr>
<tr><th id="475">475</th><td><i>		 * Receive Queues stats setting</i></td></tr>
<tr><th id="476">476</th><td><i>		 * 32 RQSMR registers, each configuring 4 queues.</i></td></tr>
<tr><th id="477">477</th><td><i>		 *</i></td></tr>
<tr><th id="478">478</th><td><i>		 * Queue Indexing in 32 VF with DCB mode maps 4 TC's to each</i></td></tr>
<tr><th id="479">479</th><td><i>		 * pool. Set all 32 queues of each TC across pools to the same</i></td></tr>
<tr><th id="480">480</th><td><i>		 * stat with TC 'n' going to stat 'n'.</i></td></tr>
<tr><th id="481">481</th><td><i>		 */</i></td></tr>
<tr><th id="482">482</th><td>		<b>for</b> (<a class="local col7 ref" href="#47i" title='i' data-ref="47i">i</a> = <var>0</var>; <a class="local col7 ref" href="#47i" title='i' data-ref="47i">i</a> &lt; <var>32</var>; <a class="local col7 ref" href="#47i" title='i' data-ref="47i">i</a>++)</td></tr>
<tr><th id="483">483</th><td>			<a class="macro" href="ixgbe_osdep.h.html#155" title="rte_write32((((0x03020100))), ((volatile uint32_t *)((char *)((hw))-&gt;hw_addr + (((0x02300 + ((i) * 4)))))))" data-ref="_M/IXGBE_WRITE_REG">IXGBE_WRITE_REG</a>(<a class="local col4 ref" href="#44hw" title='hw' data-ref="44hw">hw</a>, <a class="macro" href="ixgbe_type.h.html#1034" title="(0x02300 + ((i) * 4))" data-ref="_M/IXGBE_RQSMR">IXGBE_RQSMR</a>(<a class="local col7 ref" href="#47i" title='i' data-ref="47i">i</a>), <var>0x03020100</var>);</td></tr>
<tr><th id="484">484</th><td>		<i>/*</i></td></tr>
<tr><th id="485">485</th><td><i>		 * Transmit Queues stats setting</i></td></tr>
<tr><th id="486">486</th><td><i>		 * 32 TQSM registers, each controlling 4 queues.</i></td></tr>
<tr><th id="487">487</th><td><i>		 *</i></td></tr>
<tr><th id="488">488</th><td><i>		 * Queue Indexing in 32 VF with DCB mode maps 4 TC's to each</i></td></tr>
<tr><th id="489">489</th><td><i>		 * pool. Set all 32 queues of each TC across pools to the same</i></td></tr>
<tr><th id="490">490</th><td><i>		 * stat with TC 'n' going to stat 'n'.</i></td></tr>
<tr><th id="491">491</th><td><i>		 */</i></td></tr>
<tr><th id="492">492</th><td>		<b>for</b> (<a class="local col7 ref" href="#47i" title='i' data-ref="47i">i</a> = <var>0</var>; <a class="local col7 ref" href="#47i" title='i' data-ref="47i">i</a> &lt; <var>32</var>; <a class="local col7 ref" href="#47i" title='i' data-ref="47i">i</a>++)</td></tr>
<tr><th id="493">493</th><td>			<a class="macro" href="ixgbe_osdep.h.html#155" title="rte_write32((((0x03020100))), ((volatile uint32_t *)((char *)((hw))-&gt;hw_addr + (((0x08600 + ((i) * 4)))))))" data-ref="_M/IXGBE_WRITE_REG">IXGBE_WRITE_REG</a>(<a class="local col4 ref" href="#44hw" title='hw' data-ref="44hw">hw</a>, <a class="macro" href="ixgbe_type.h.html#1037" title="(0x08600 + ((i) * 4))" data-ref="_M/IXGBE_TQSM">IXGBE_TQSM</a>(<a class="local col7 ref" href="#47i" title='i' data-ref="47i">i</a>), <var>0x03020100</var>);</td></tr>
<tr><th id="494">494</th><td>	}</td></tr>
<tr><th id="495">495</th><td></td></tr>
<tr><th id="496">496</th><td>	<b>return</b> <a class="macro" href="ixgbe_type.h.html#4231" title="0" data-ref="_M/IXGBE_SUCCESS">IXGBE_SUCCESS</a>;</td></tr>
<tr><th id="497">497</th><td>}</td></tr>
<tr><th id="498">498</th><td></td></tr>
<tr><th id="499">499</th><td><i class="doc">/**</i></td></tr>
<tr><th id="500">500</th><td><i class="doc"> * ixgbe_dcb_config_82599 - Configure general DCB parameters</i></td></tr>
<tr><th id="501">501</th><td><i class="doc"> *<span class="command"> @hw</span>: pointer to hardware structure</i></td></tr>
<tr><th id="502">502</th><td><i class="doc"> *<span class="command"> @dcb</span>_config: pointer to ixgbe_dcb_config structure</i></td></tr>
<tr><th id="503">503</th><td><i class="doc"> *</i></td></tr>
<tr><th id="504">504</th><td><i class="doc"> * Configure general DCB parameters.</i></td></tr>
<tr><th id="505">505</th><td><i class="doc"> */</i></td></tr>
<tr><th id="506">506</th><td><a class="typedef" href="ixgbe_osdep.h.html#s32" title='s32' data-type='int32_t' data-ref="s32">s32</a> <dfn class="decl def fn" id="ixgbe_dcb_config_82599" title='ixgbe_dcb_config_82599' data-ref="ixgbe_dcb_config_82599">ixgbe_dcb_config_82599</dfn>(<b>struct</b> <a class="type" href="ixgbe_type.h.html#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *<dfn class="local col0 decl" id="50hw" title='hw' data-type='struct ixgbe_hw *' data-ref="50hw">hw</dfn>,</td></tr>
<tr><th id="507">507</th><td>			   <b>struct</b> <a class="type" href="ixgbe_dcb.h.html#ixgbe_dcb_config" title='ixgbe_dcb_config' data-ref="ixgbe_dcb_config">ixgbe_dcb_config</a> *<dfn class="local col1 decl" id="51dcb_config" title='dcb_config' data-type='struct ixgbe_dcb_config *' data-ref="51dcb_config">dcb_config</dfn>)</td></tr>
<tr><th id="508">508</th><td>{</td></tr>
<tr><th id="509">509</th><td>	<a class="typedef" href="ixgbe_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="local col2 decl" id="52reg" title='reg' data-type='u32' data-ref="52reg">reg</dfn>;</td></tr>
<tr><th id="510">510</th><td>	<a class="typedef" href="ixgbe_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="local col3 decl" id="53q" title='q' data-type='u32' data-ref="53q">q</dfn>;</td></tr>
<tr><th id="511">511</th><td></td></tr>
<tr><th id="512">512</th><td>	<i>/* Disable the Tx desc arbiter so that MTQC can be changed */</i></td></tr>
<tr><th id="513">513</th><td>	<a class="local col2 ref" href="#52reg" title='reg' data-ref="52reg">reg</a> = <a class="macro" href="ixgbe_osdep.h.html#152" title="ixgbe_read_addr(((volatile uint32_t *)((char *)((hw))-&gt;hw_addr + ((0x04900)))))" data-ref="_M/IXGBE_READ_REG">IXGBE_READ_REG</a>(<a class="local col0 ref" href="#50hw" title='hw' data-ref="50hw">hw</a>, <a class="macro" href="ixgbe_type.h.html#870" title="0x04900" data-ref="_M/IXGBE_RTTDCS">IXGBE_RTTDCS</a>);</td></tr>
<tr><th id="514">514</th><td>	<a class="local col2 ref" href="#52reg" title='reg' data-ref="52reg">reg</a> |= <a class="macro" href="ixgbe_type.h.html#871" title="0x00000040" data-ref="_M/IXGBE_RTTDCS_ARBDIS">IXGBE_RTTDCS_ARBDIS</a>;</td></tr>
<tr><th id="515">515</th><td>	<a class="macro" href="ixgbe_osdep.h.html#155" title="rte_write32((((reg))), ((volatile uint32_t *)((char *)((hw))-&gt;hw_addr + ((0x04900)))))" data-ref="_M/IXGBE_WRITE_REG">IXGBE_WRITE_REG</a>(<a class="local col0 ref" href="#50hw" title='hw' data-ref="50hw">hw</a>, <a class="macro" href="ixgbe_type.h.html#870" title="0x04900" data-ref="_M/IXGBE_RTTDCS">IXGBE_RTTDCS</a>, <a class="local col2 ref" href="#52reg" title='reg' data-ref="52reg">reg</a>);</td></tr>
<tr><th id="516">516</th><td></td></tr>
<tr><th id="517">517</th><td>	<a class="local col2 ref" href="#52reg" title='reg' data-ref="52reg">reg</a> = <a class="macro" href="ixgbe_osdep.h.html#152" title="ixgbe_read_addr(((volatile uint32_t *)((char *)((hw))-&gt;hw_addr + ((0x05818)))))" data-ref="_M/IXGBE_READ_REG">IXGBE_READ_REG</a>(<a class="local col0 ref" href="#50hw" title='hw' data-ref="50hw">hw</a>, <a class="macro" href="ixgbe_type.h.html#466" title="0x05818" data-ref="_M/IXGBE_MRQC">IXGBE_MRQC</a>);</td></tr>
<tr><th id="518">518</th><td>	<b>if</b> (<a class="local col1 ref" href="#51dcb_config" title='dcb_config' data-ref="51dcb_config">dcb_config</a>-&gt;<a class="ref field" href="ixgbe_dcb.h.html#ixgbe_dcb_config::num_tcs" title='ixgbe_dcb_config::num_tcs' data-ref="ixgbe_dcb_config::num_tcs">num_tcs</a>.<a class="ref field" href="ixgbe_dcb.h.html#ixgbe_dcb_num_tcs::pg_tcs" title='ixgbe_dcb_num_tcs::pg_tcs' data-ref="ixgbe_dcb_num_tcs::pg_tcs">pg_tcs</a> == <var>8</var>) {</td></tr>
<tr><th id="519">519</th><td>		<i>/* Enable DCB for Rx with 8 TCs */</i></td></tr>
<tr><th id="520">520</th><td>		<b>switch</b> (<a class="local col2 ref" href="#52reg" title='reg' data-ref="52reg">reg</a> &amp; <a class="macro" href="ixgbe_type.h.html#2662" title="0xF" data-ref="_M/IXGBE_MRQC_MRQE_MASK">IXGBE_MRQC_MRQE_MASK</a>) {</td></tr>
<tr><th id="521">521</th><td>		<b>case</b> <var>0</var>:</td></tr>
<tr><th id="522">522</th><td>		<b>case</b> <a class="macro" href="ixgbe_type.h.html#2664" title="0x00000003" data-ref="_M/IXGBE_MRQC_RT4TCEN">IXGBE_MRQC_RT4TCEN</a>:</td></tr>
<tr><th id="523">523</th><td>			<i>/* RSS disabled cases */</i></td></tr>
<tr><th id="524">524</th><td>			<a class="local col2 ref" href="#52reg" title='reg' data-ref="52reg">reg</a> = (<a class="local col2 ref" href="#52reg" title='reg' data-ref="52reg">reg</a> &amp; ~<a class="macro" href="ixgbe_type.h.html#2662" title="0xF" data-ref="_M/IXGBE_MRQC_MRQE_MASK">IXGBE_MRQC_MRQE_MASK</a>) |</td></tr>
<tr><th id="525">525</th><td>			      <a class="macro" href="ixgbe_type.h.html#2663" title="0x00000002" data-ref="_M/IXGBE_MRQC_RT8TCEN">IXGBE_MRQC_RT8TCEN</a>;</td></tr>
<tr><th id="526">526</th><td>			<b>break</b>;</td></tr>
<tr><th id="527">527</th><td>		<b>case</b> <a class="macro" href="ixgbe_type.h.html#2661" title="0x00000001" data-ref="_M/IXGBE_MRQC_RSSEN">IXGBE_MRQC_RSSEN</a>:</td></tr>
<tr><th id="528">528</th><td>		<b>case</b> <a class="macro" href="ixgbe_type.h.html#2666" title="0x00000005" data-ref="_M/IXGBE_MRQC_RTRSS4TCEN">IXGBE_MRQC_RTRSS4TCEN</a>:</td></tr>
<tr><th id="529">529</th><td>			<i>/* RSS enabled cases */</i></td></tr>
<tr><th id="530">530</th><td>			<a class="local col2 ref" href="#52reg" title='reg' data-ref="52reg">reg</a> = (<a class="local col2 ref" href="#52reg" title='reg' data-ref="52reg">reg</a> &amp; ~<a class="macro" href="ixgbe_type.h.html#2662" title="0xF" data-ref="_M/IXGBE_MRQC_MRQE_MASK">IXGBE_MRQC_MRQE_MASK</a>) |</td></tr>
<tr><th id="531">531</th><td>			      <a class="macro" href="ixgbe_type.h.html#2665" title="0x00000004" data-ref="_M/IXGBE_MRQC_RTRSS8TCEN">IXGBE_MRQC_RTRSS8TCEN</a>;</td></tr>
<tr><th id="532">532</th><td>			<b>break</b>;</td></tr>
<tr><th id="533">533</th><td>		<b>default</b>:</td></tr>
<tr><th id="534">534</th><td>			<i>/*</i></td></tr>
<tr><th id="535">535</th><td><i>			 * Unsupported value, assume stale data,</i></td></tr>
<tr><th id="536">536</th><td><i>			 * overwrite no RSS</i></td></tr>
<tr><th id="537">537</th><td><i>			 */</i></td></tr>
<tr><th id="538">538</th><td>			<a class="macro" href="ixgbe_osdep.h.html#52" title="if(!(0)) __rte_panic(__func__, &quot;IXGBE: x&quot; &quot;%.0s&quot;, &quot;dummy&quot;)" data-ref="_M/ASSERT">ASSERT</a>(<var>0</var>);</td></tr>
<tr><th id="539">539</th><td>			<a class="local col2 ref" href="#52reg" title='reg' data-ref="52reg">reg</a> = (<a class="local col2 ref" href="#52reg" title='reg' data-ref="52reg">reg</a> &amp; ~<a class="macro" href="ixgbe_type.h.html#2662" title="0xF" data-ref="_M/IXGBE_MRQC_MRQE_MASK">IXGBE_MRQC_MRQE_MASK</a>) |</td></tr>
<tr><th id="540">540</th><td>			      <a class="macro" href="ixgbe_type.h.html#2663" title="0x00000002" data-ref="_M/IXGBE_MRQC_RT8TCEN">IXGBE_MRQC_RT8TCEN</a>;</td></tr>
<tr><th id="541">541</th><td>		}</td></tr>
<tr><th id="542">542</th><td>	}</td></tr>
<tr><th id="543">543</th><td>	<b>if</b> (<a class="local col1 ref" href="#51dcb_config" title='dcb_config' data-ref="51dcb_config">dcb_config</a>-&gt;<a class="ref field" href="ixgbe_dcb.h.html#ixgbe_dcb_config::num_tcs" title='ixgbe_dcb_config::num_tcs' data-ref="ixgbe_dcb_config::num_tcs">num_tcs</a>.<a class="ref field" href="ixgbe_dcb.h.html#ixgbe_dcb_num_tcs::pg_tcs" title='ixgbe_dcb_num_tcs::pg_tcs' data-ref="ixgbe_dcb_num_tcs::pg_tcs">pg_tcs</a> == <var>4</var>) {</td></tr>
<tr><th id="544">544</th><td>		<i>/* We support both VT-on and VT-off with 4 TCs. */</i></td></tr>
<tr><th id="545">545</th><td>		<b>if</b> (<a class="local col1 ref" href="#51dcb_config" title='dcb_config' data-ref="51dcb_config">dcb_config</a>-&gt;<a class="ref field" href="ixgbe_dcb.h.html#ixgbe_dcb_config::vt_mode" title='ixgbe_dcb_config::vt_mode' data-ref="ixgbe_dcb_config::vt_mode">vt_mode</a>)</td></tr>
<tr><th id="546">546</th><td>			<a class="local col2 ref" href="#52reg" title='reg' data-ref="52reg">reg</a> = (<a class="local col2 ref" href="#52reg" title='reg' data-ref="52reg">reg</a> &amp; ~<a class="macro" href="ixgbe_type.h.html#2662" title="0xF" data-ref="_M/IXGBE_MRQC_MRQE_MASK">IXGBE_MRQC_MRQE_MASK</a>) |</td></tr>
<tr><th id="547">547</th><td>			      <a class="macro" href="ixgbe_type.h.html#2671" title="0x0000000D" data-ref="_M/IXGBE_MRQC_VMDQRT4TCEN">IXGBE_MRQC_VMDQRT4TCEN</a>;</td></tr>
<tr><th id="548">548</th><td>		<b>else</b></td></tr>
<tr><th id="549">549</th><td>			<a class="local col2 ref" href="#52reg" title='reg' data-ref="52reg">reg</a> = (<a class="local col2 ref" href="#52reg" title='reg' data-ref="52reg">reg</a> &amp; ~<a class="macro" href="ixgbe_type.h.html#2662" title="0xF" data-ref="_M/IXGBE_MRQC_MRQE_MASK">IXGBE_MRQC_MRQE_MASK</a>) |</td></tr>
<tr><th id="550">550</th><td>			      <a class="macro" href="ixgbe_type.h.html#2666" title="0x00000005" data-ref="_M/IXGBE_MRQC_RTRSS4TCEN">IXGBE_MRQC_RTRSS4TCEN</a>;</td></tr>
<tr><th id="551">551</th><td>	}</td></tr>
<tr><th id="552">552</th><td>	<a class="macro" href="ixgbe_osdep.h.html#155" title="rte_write32((((reg))), ((volatile uint32_t *)((char *)((hw))-&gt;hw_addr + ((0x05818)))))" data-ref="_M/IXGBE_WRITE_REG">IXGBE_WRITE_REG</a>(<a class="local col0 ref" href="#50hw" title='hw' data-ref="50hw">hw</a>, <a class="macro" href="ixgbe_type.h.html#466" title="0x05818" data-ref="_M/IXGBE_MRQC">IXGBE_MRQC</a>, <a class="local col2 ref" href="#52reg" title='reg' data-ref="52reg">reg</a>);</td></tr>
<tr><th id="553">553</th><td></td></tr>
<tr><th id="554">554</th><td>	<i>/* Enable DCB for Tx with 8 TCs */</i></td></tr>
<tr><th id="555">555</th><td>	<b>if</b> (<a class="local col1 ref" href="#51dcb_config" title='dcb_config' data-ref="51dcb_config">dcb_config</a>-&gt;<a class="ref field" href="ixgbe_dcb.h.html#ixgbe_dcb_config::num_tcs" title='ixgbe_dcb_config::num_tcs' data-ref="ixgbe_dcb_config::num_tcs">num_tcs</a>.<a class="ref field" href="ixgbe_dcb.h.html#ixgbe_dcb_num_tcs::pg_tcs" title='ixgbe_dcb_num_tcs::pg_tcs' data-ref="ixgbe_dcb_num_tcs::pg_tcs">pg_tcs</a> == <var>8</var>)</td></tr>
<tr><th id="556">556</th><td>		<a class="local col2 ref" href="#52reg" title='reg' data-ref="52reg">reg</a> = <a class="macro" href="ixgbe_type.h.html#2710" title="0x1" data-ref="_M/IXGBE_MTQC_RT_ENA">IXGBE_MTQC_RT_ENA</a> | <a class="macro" href="ixgbe_type.h.html#2716" title="0xC" data-ref="_M/IXGBE_MTQC_8TC_8TQ">IXGBE_MTQC_8TC_8TQ</a>;</td></tr>
<tr><th id="557">557</th><td>	<b>else</b> {</td></tr>
<tr><th id="558">558</th><td>		<i>/* We support both VT-on and VT-off with 4 TCs. */</i></td></tr>
<tr><th id="559">559</th><td>		<a class="local col2 ref" href="#52reg" title='reg' data-ref="52reg">reg</a> = <a class="macro" href="ixgbe_type.h.html#2710" title="0x1" data-ref="_M/IXGBE_MTQC_RT_ENA">IXGBE_MTQC_RT_ENA</a> | <a class="macro" href="ixgbe_type.h.html#2715" title="0x8" data-ref="_M/IXGBE_MTQC_4TC_4TQ">IXGBE_MTQC_4TC_4TQ</a>;</td></tr>
<tr><th id="560">560</th><td>		<b>if</b> (<a class="local col1 ref" href="#51dcb_config" title='dcb_config' data-ref="51dcb_config">dcb_config</a>-&gt;<a class="ref field" href="ixgbe_dcb.h.html#ixgbe_dcb_config::vt_mode" title='ixgbe_dcb_config::vt_mode' data-ref="ixgbe_dcb_config::vt_mode">vt_mode</a>)</td></tr>
<tr><th id="561">561</th><td>			<a class="local col2 ref" href="#52reg" title='reg' data-ref="52reg">reg</a> |= <a class="macro" href="ixgbe_type.h.html#2711" title="0x2" data-ref="_M/IXGBE_MTQC_VT_ENA">IXGBE_MTQC_VT_ENA</a>;</td></tr>
<tr><th id="562">562</th><td>	}</td></tr>
<tr><th id="563">563</th><td>	<a class="macro" href="ixgbe_osdep.h.html#155" title="rte_write32((((reg))), ((volatile uint32_t *)((char *)((hw))-&gt;hw_addr + ((0x08120)))))" data-ref="_M/IXGBE_WRITE_REG">IXGBE_WRITE_REG</a>(<a class="local col0 ref" href="#50hw" title='hw' data-ref="50hw">hw</a>, <a class="macro" href="ixgbe_type.h.html#475" title="0x08120" data-ref="_M/IXGBE_MTQC">IXGBE_MTQC</a>, <a class="local col2 ref" href="#52reg" title='reg' data-ref="52reg">reg</a>);</td></tr>
<tr><th id="564">564</th><td></td></tr>
<tr><th id="565">565</th><td>	<i>/* Disable drop for all queues */</i></td></tr>
<tr><th id="566">566</th><td>	<b>for</b> (<a class="local col3 ref" href="#53q" title='q' data-ref="53q">q</a> = <var>0</var>; <a class="local col3 ref" href="#53q" title='q' data-ref="53q">q</a> &lt; <var>128</var>; <a class="local col3 ref" href="#53q" title='q' data-ref="53q">q</a>++)</td></tr>
<tr><th id="567">567</th><td>		<a class="macro" href="ixgbe_osdep.h.html#155" title="rte_write32(((((0x00010000 | (q &lt;&lt; 8))))), ((volatile uint32_t *)((char *)((hw))-&gt;hw_addr + ((0x2F04)))))" data-ref="_M/IXGBE_WRITE_REG">IXGBE_WRITE_REG</a>(<a class="local col0 ref" href="#50hw" title='hw' data-ref="50hw">hw</a>, <a class="macro" href="ixgbe_type.h.html#490" title="0x2F04" data-ref="_M/IXGBE_QDE">IXGBE_QDE</a>,</td></tr>
<tr><th id="568">568</th><td>				(<a class="macro" href="ixgbe_type.h.html#2691" title="0x00010000" data-ref="_M/IXGBE_QDE_WRITE">IXGBE_QDE_WRITE</a> | (<a class="local col3 ref" href="#53q" title='q' data-ref="53q">q</a> &lt;&lt; <a class="macro" href="ixgbe_type.h.html#2690" title="8" data-ref="_M/IXGBE_QDE_IDX_SHIFT">IXGBE_QDE_IDX_SHIFT</a>)));</td></tr>
<tr><th id="569">569</th><td></td></tr>
<tr><th id="570">570</th><td>	<i>/* Enable the Tx desc arbiter */</i></td></tr>
<tr><th id="571">571</th><td>	<a class="local col2 ref" href="#52reg" title='reg' data-ref="52reg">reg</a> = <a class="macro" href="ixgbe_osdep.h.html#152" title="ixgbe_read_addr(((volatile uint32_t *)((char *)((hw))-&gt;hw_addr + ((0x04900)))))" data-ref="_M/IXGBE_READ_REG">IXGBE_READ_REG</a>(<a class="local col0 ref" href="#50hw" title='hw' data-ref="50hw">hw</a>, <a class="macro" href="ixgbe_type.h.html#870" title="0x04900" data-ref="_M/IXGBE_RTTDCS">IXGBE_RTTDCS</a>);</td></tr>
<tr><th id="572">572</th><td>	<a class="local col2 ref" href="#52reg" title='reg' data-ref="52reg">reg</a> &amp;= ~<a class="macro" href="ixgbe_type.h.html#871" title="0x00000040" data-ref="_M/IXGBE_RTTDCS_ARBDIS">IXGBE_RTTDCS_ARBDIS</a>;</td></tr>
<tr><th id="573">573</th><td>	<a class="macro" href="ixgbe_osdep.h.html#155" title="rte_write32((((reg))), ((volatile uint32_t *)((char *)((hw))-&gt;hw_addr + ((0x04900)))))" data-ref="_M/IXGBE_WRITE_REG">IXGBE_WRITE_REG</a>(<a class="local col0 ref" href="#50hw" title='hw' data-ref="50hw">hw</a>, <a class="macro" href="ixgbe_type.h.html#870" title="0x04900" data-ref="_M/IXGBE_RTTDCS">IXGBE_RTTDCS</a>, <a class="local col2 ref" href="#52reg" title='reg' data-ref="52reg">reg</a>);</td></tr>
<tr><th id="574">574</th><td></td></tr>
<tr><th id="575">575</th><td>	<i>/* Enable Security TX Buffer IFG for DCB */</i></td></tr>
<tr><th id="576">576</th><td>	<a class="local col2 ref" href="#52reg" title='reg' data-ref="52reg">reg</a> = <a class="macro" href="ixgbe_osdep.h.html#152" title="ixgbe_read_addr(((volatile uint32_t *)((char *)((hw))-&gt;hw_addr + ((0x08810)))))" data-ref="_M/IXGBE_READ_REG">IXGBE_READ_REG</a>(<a class="local col0 ref" href="#50hw" title='hw' data-ref="50hw">hw</a>, <a class="macro" href="ixgbe_type.h.html#775" title="0x08810" data-ref="_M/IXGBE_SECTXMINIFG">IXGBE_SECTXMINIFG</a>);</td></tr>
<tr><th id="577">577</th><td>	<a class="local col2 ref" href="#52reg" title='reg' data-ref="52reg">reg</a> |= <a class="macro" href="ixgbe_dcb_82599.h.html#98" title="0x00001F00" data-ref="_M/IXGBE_SECTX_DCB">IXGBE_SECTX_DCB</a>;</td></tr>
<tr><th id="578">578</th><td>	<a class="macro" href="ixgbe_osdep.h.html#155" title="rte_write32((((reg))), ((volatile uint32_t *)((char *)((hw))-&gt;hw_addr + ((0x08810)))))" data-ref="_M/IXGBE_WRITE_REG">IXGBE_WRITE_REG</a>(<a class="local col0 ref" href="#50hw" title='hw' data-ref="50hw">hw</a>, <a class="macro" href="ixgbe_type.h.html#775" title="0x08810" data-ref="_M/IXGBE_SECTXMINIFG">IXGBE_SECTXMINIFG</a>, <a class="local col2 ref" href="#52reg" title='reg' data-ref="52reg">reg</a>);</td></tr>
<tr><th id="579">579</th><td></td></tr>
<tr><th id="580">580</th><td>	<b>return</b> <a class="macro" href="ixgbe_type.h.html#4231" title="0" data-ref="_M/IXGBE_SUCCESS">IXGBE_SUCCESS</a>;</td></tr>
<tr><th id="581">581</th><td>}</td></tr>
<tr><th id="582">582</th><td></td></tr>
<tr><th id="583">583</th><td><i class="doc">/**</i></td></tr>
<tr><th id="584">584</th><td><i class="doc"> * ixgbe_dcb_hw_config_82599 - Configure and enable DCB</i></td></tr>
<tr><th id="585">585</th><td><i class="doc"> *<span class="command"> @hw</span>: pointer to hardware structure</i></td></tr>
<tr><th id="586">586</th><td><i class="doc"> * <span class="command">@link</span><span class="verb">_speed: unused</span></i></td></tr>
<tr><th id="587">587</th><td><i class="doc"><span class="verb"></span> *<span class="verb"> @refill: refill credits index by traffic class</span></i></td></tr>
<tr><th id="588">588</th><td><i class="doc"><span class="verb"></span> *<span class="verb"> @max: max credits index by traffic class</span></i></td></tr>
<tr><th id="589">589</th><td><i class="doc"><span class="verb"></span> *<span class="verb"> @bwg_id: bandwidth grouping indexed by traffic class</span></i></td></tr>
<tr><th id="590">590</th><td><i class="doc"><span class="verb"></span> *<span class="verb"> @tsa: transmission selection algorithm indexed by traffic class</span></i></td></tr>
<tr><th id="591">591</th><td><i class="doc"><span class="verb"></span> *<span class="verb"> @map: priority to tc assignments indexed by priority</span></i></td></tr>
<tr><th id="592">592</th><td><i class="doc"><span class="verb"></span> *<span class="verb"></span></i></td></tr>
<tr><th id="593">593</th><td><i class="doc"><span class="verb"></span> *<span class="verb"> Configure dcb settings and enable dcb mode.</span></i></td></tr>
<tr><th id="594">594</th><td><i class="doc"><span class="verb"></span><span class="verb"> *</span>/</i><span class="verb"></span></td></tr>
<tr><th id="595">595</th><td><span class="verb"></span><a class="typedef" href="ixgbe_osdep.h.html#s32" title='s32' data-type='int32_t' data-ref="s32">s32</a> <dfn class="decl def fn" id="ixgbe_dcb_hw_config_82599" title='ixgbe_dcb_hw_config_82599' data-ref="ixgbe_dcb_hw_config_82599">ixgbe_dcb_hw_config_82599</dfn>(<b>struct</b> <a class="type" href="ixgbe_type.h.html#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *<dfn class="local col4 decl" id="54hw" title='hw' data-type='struct ixgbe_hw *' data-ref="54hw">hw</dfn>, <em>int</em> <dfn class="local col5 decl" id="55link_speed" title='link_speed' data-type='int' data-ref="55link_speed">link_speed</dfn>,</td></tr>
<tr><th id="596">596</th><td>			      <a class="typedef" href="ixgbe_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> *<dfn class="local col6 decl" id="56refill" title='refill' data-type='u16 *' data-ref="56refill">refill</dfn>, <a class="typedef" href="ixgbe_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> *<dfn class="local col7 decl" id="57max" title='max' data-type='u16 *' data-ref="57max">max</dfn>, <a class="typedef" href="ixgbe_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> *<dfn class="local col8 decl" id="58bwg_id" title='bwg_id' data-type='u8 *' data-ref="58bwg_id">bwg_id</dfn>, <a class="typedef" href="ixgbe_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> *<dfn class="local col9 decl" id="59tsa" title='tsa' data-type='u8 *' data-ref="59tsa">tsa</dfn>,</td></tr>
<tr><th id="597">597</th><td>			      <a class="typedef" href="ixgbe_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> *<dfn class="local col0 decl" id="60map" title='map' data-type='u8 *' data-ref="60map">map</dfn>)</td></tr>
<tr><th id="598">598</th><td>{</td></tr>
<tr><th id="599">599</th><td>	<a class="macro" href="ixgbe_osdep.h.html#81" title="" data-ref="_M/UNREFERENCED_1PARAMETER">UNREFERENCED_1PARAMETER</a>(link_speed);</td></tr>
<tr><th id="600">600</th><td></td></tr>
<tr><th id="601">601</th><td>	<a class="ref fn" href="#ixgbe_dcb_config_rx_arbiter_82599" title='ixgbe_dcb_config_rx_arbiter_82599' data-ref="ixgbe_dcb_config_rx_arbiter_82599">ixgbe_dcb_config_rx_arbiter_82599</a>(<a class="local col4 ref" href="#54hw" title='hw' data-ref="54hw">hw</a>, <a class="local col6 ref" href="#56refill" title='refill' data-ref="56refill">refill</a>, <a class="local col7 ref" href="#57max" title='max' data-ref="57max">max</a>, <a class="local col8 ref" href="#58bwg_id" title='bwg_id' data-ref="58bwg_id">bwg_id</a>, <a class="local col9 ref" href="#59tsa" title='tsa' data-ref="59tsa">tsa</a>,</td></tr>
<tr><th id="602">602</th><td>					  <a class="local col0 ref" href="#60map" title='map' data-ref="60map">map</a>);</td></tr>
<tr><th id="603">603</th><td>	<a class="ref fn" href="#ixgbe_dcb_config_tx_desc_arbiter_82599" title='ixgbe_dcb_config_tx_desc_arbiter_82599' data-ref="ixgbe_dcb_config_tx_desc_arbiter_82599">ixgbe_dcb_config_tx_desc_arbiter_82599</a>(<a class="local col4 ref" href="#54hw" title='hw' data-ref="54hw">hw</a>, <a class="local col6 ref" href="#56refill" title='refill' data-ref="56refill">refill</a>, <a class="local col7 ref" href="#57max" title='max' data-ref="57max">max</a>, <a class="local col8 ref" href="#58bwg_id" title='bwg_id' data-ref="58bwg_id">bwg_id</a>,</td></tr>
<tr><th id="604">604</th><td>					       <a class="local col9 ref" href="#59tsa" title='tsa' data-ref="59tsa">tsa</a>);</td></tr>
<tr><th id="605">605</th><td>	<a class="ref fn" href="#ixgbe_dcb_config_tx_data_arbiter_82599" title='ixgbe_dcb_config_tx_data_arbiter_82599' data-ref="ixgbe_dcb_config_tx_data_arbiter_82599">ixgbe_dcb_config_tx_data_arbiter_82599</a>(<a class="local col4 ref" href="#54hw" title='hw' data-ref="54hw">hw</a>, <a class="local col6 ref" href="#56refill" title='refill' data-ref="56refill">refill</a>, <a class="local col7 ref" href="#57max" title='max' data-ref="57max">max</a>, <a class="local col8 ref" href="#58bwg_id" title='bwg_id' data-ref="58bwg_id">bwg_id</a>,</td></tr>
<tr><th id="606">606</th><td>					       <a class="local col9 ref" href="#59tsa" title='tsa' data-ref="59tsa">tsa</a>, <a class="local col0 ref" href="#60map" title='map' data-ref="60map">map</a>);</td></tr>
<tr><th id="607">607</th><td></td></tr>
<tr><th id="608">608</th><td>	<b>return</b> <a class="macro" href="ixgbe_type.h.html#4231" title="0" data-ref="_M/IXGBE_SUCCESS">IXGBE_SUCCESS</a>;</td></tr>
<tr><th id="609">609</th><td>}</td></tr>
<tr><th id="610">610</th><td></td></tr>
<tr><th id="611">611</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2018-Jul-30</em> from project vpp_1804 revision <em>18.05</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
