<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN""http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd"><html><head><title>Patent US7663660 - Image display system and image processing device - Google Patents</title><script>(function(){(function(){function e(a){this.t={};this.tick=function(a,c,b){var d=void 0!=b?b:(new Date).getTime();this.t[a]=[d,c];if(void 0==b)try{window.console.timeStamp("CSI/"+a)}catch(e){}};this.tick("start",null,a)}var a;window.performance&&(a=window.performance.timing);var f=a?new e(a.responseStart):new e;window.jstiming={Timer:e,load:f};if(a){var c=a.navigationStart,d=a.responseStart;0<c&&d>=c&&(window.jstiming.srt=d-c)}if(a){var b=window.jstiming.load;0<c&&d>=c&&(b.tick("_wtsrt",void 0,c),b.tick("wtsrt_",
"_wtsrt",d),b.tick("tbsd_","wtsrt_"))}try{a=null,window.chrome&&window.chrome.csi&&(a=Math.floor(window.chrome.csi().pageT),b&&0<c&&(b.tick("_tbnd",void 0,window.chrome.csi().startE),b.tick("tbnd_","_tbnd",c))),null==a&&window.gtbExternal&&(a=window.gtbExternal.pageT()),null==a&&window.external&&(a=window.external.pageT,b&&0<c&&(b.tick("_tbnd",void 0,window.external.startE),b.tick("tbnd_","_tbnd",c))),a&&(window.jstiming.pt=a)}catch(g){}})();})();
</script><link rel="stylesheet" href="/patents/css/_8a2b04e7bf975d5171d8e4c0b6365c7a/kl_intl_patents_bundle.css" type="text/css" /><script src="/books/javascript/atb_8a2b04e7bf975d5171d8e4c0b6365c7a__en.js"></script><script>function googleTranslateElementInit() {new google.translate.TranslateElement({pageLanguage: "en",gaTrack: true,gaId: "UA-27188110-1",multilanguagePage: true});}</script><script src="//translate.google.com/translate_a/element.js?cb=googleTranslateElementInit"></script><meta name="DC.type" content="Patent"><meta name="DC.title" content="Image display system and image processing device"><meta name="DC.contributor" content="Yoshinobu Komagata" scheme="inventor"><meta name="DC.contributor" content="Fujitsu Microelectronics Limited" scheme="assignee"><meta name="DC.date" content="2004-10-29" scheme="dateSubmitted"><meta name="DC.description" content="A read unit reads a plurality of pieces of image data from an image storing unit for output, respectively. A destination specifying unit specifies image display units to be display destinations of the image data from the read unit. A divided-period setting unit divides a unit display period of the image display units to a plurality (2) of divided periods to correspond to the image display units. In each divided period, a synthesis unit synthesizes, for sequential outputs, the image data from the read units according to the display destination specified by the destination specifying unit in order to multiplex the image data to be displayed on each of the image display units. A separating unit separates, in every divided period of the unit display period, the synthesized image data for output to the image display units corresponding to the respective divided periods."><meta name="DC.date" content="2010-2-16" scheme="issued"><meta name="DC.relation" content="JP:H0454080" scheme="references"><meta name="DC.relation" content="JP:H07255021" scheme="references"><meta name="DC.relation" content="JP:H07298245" scheme="references"><meta name="DC.relation" content="JP:H10133636" scheme="references"><meta name="DC.relation" content="US:5625764" scheme="references"><meta name="DC.relation" content="US:5896128" scheme="references"><meta name="DC.relation" content="US:6570566" scheme="references"><meta name="citation_patent_number" content="US:7663660"><meta name="citation_patent_application_number" content="US:10/975,820"><link rel="canonical" href="http://www.google.com/patents/US7663660"/><meta property="og:url" content="http://www.google.com/patents/US7663660"/><meta name="title" content="Patent US7663660 - Image display system and image processing device"/><meta name="description" content="A read unit reads a plurality of pieces of image data from an image storing unit for output, respectively. A destination specifying unit specifies image display units to be display destinations of the image data from the read unit. A divided-period setting unit divides a unit display period of the image display units to a plurality (2) of divided periods to correspond to the image display units. In each divided period, a synthesis unit synthesizes, for sequential outputs, the image data from the read units according to the display destination specified by the destination specifying unit in order to multiplex the image data to be displayed on each of the image display units. A separating unit separates, in every divided period of the unit display period, the synthesized image data for output to the image display units corresponding to the respective divided periods."/><meta property="og:title" content="Patent US7663660 - Image display system and image processing device"/><meta property="og:type" content="book"/><meta property="og:site_name" content="Google Books"/><meta property="og:image" content="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><link rel="image_src" href="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><script>(function(){try{var aa=function(a,b,c,d){d=d||{};d._sn=["cfg",b,c].join(".");window.gbar.logger.ml(a,d)};var g=window.gbar=window.gbar||{},l=window.gbar.i=window.gbar.i||{},m={},n;function _tvn(a,b){var c=parseInt(a,10);return isNaN(c)?b:c}function _tvf(a,b){var c=parseFloat(a);return isNaN(c)?b:c}function _tvv(a){return!!a}function p(a,b,c){(c||g)[a]=b}g.bv={n:_tvn("2",0),r:"",f:".67.",e:"0",m:_tvn("0",1)};
function q(a,b,c){var d="on"+b;if(a.addEventListener)a.addEventListener(b,c,!1);else if(a.attachEvent)a.attachEvent(d,c);else{var f=a[d];a[d]=function(){var a=f.apply(this,arguments),b=c.apply(this,arguments);return void 0==a?b:void 0==b?a:b&&a}}}var s=function(a){return function(){return g.bv.m==a}},ba=s(1),ca=s(2);p("sb",ba);p("kn",ca);l.a=_tvv;l.b=_tvf;l.c=_tvn;l.i=aa;var da=window.gbar.i.i;var t,u,v,w;function ea(a){v=a}function fa(a){var b;if(b=v&&window.encodeURIComponent)b=a.href,b=!b.match(/^http[s]?:\/\/accounts\.google\.[^/]*\/ClearSID/i)&&!b.match(/^http[s]?:\/\/[^/]*\/accounts\/ClearSID/i);if(b=b&&encodeURIComponent(v()))a.href=a.href.replace(/([?&]continue=)[^&]*/,"$1"+b)}function ga(a){window.gApplication&&(a.href=window.gApplication.getTabUrl(a.href))}
function ha(a){var b=document.forms[0].q,c=window.encodeURIComponent&&b&&b.value,b=b&&b.placeholder;c&&c!=b&&(a.href=a.href.replace(/([?&])q=[^&]*|$/,function(a,b){return(b||"&")+"q="+encodeURIComponent(c)}))}n=l.a("")?ga:ha;
function x(a,b,c,d,f,e){var h=document.getElementById(a);if(h){var k=h.style;k.left=d?"auto":b+"px";k.right=d?b+"px":"auto";k.top=c+"px";k.visibility=u?"hidden":"visible";f&&e?(k.width=f+"px",k.height=e+"px"):(x(t,b,c,d,h.offsetWidth,h.offsetHeight),u=u?"":a)}}
var y=[],ia=function(a,b){y.push(b)},ja=function(a){a=a||window.event;var b=a.target||a.srcElement;a.cancelBubble=!0;null==t&&(a=document.createElement(Array.every||window.createPopup?"iframe":"div"),a.frameBorder="0",t=a.id="gbs",a.src="javascript:''",b.parentNode.appendChild(a),q(document,"click",z));var c=b,b=0;"gb3"!=c.className&&(c=c.parentNode);a=c.getAttribute("aria-owns")||"gbi";var d=c.offsetWidth,f=20<c.offsetTop?46:24;document.getElementById("tphdr")&&(f-=3);var e=!1;do b+=c.offsetLeft||
0;while(c=c.offsetParent);var c=(document.documentElement.clientWidth||document.body.clientWidth)-b-d,h,d=document.body,k=document.defaultView;k&&k.getComputedStyle?(d=k.getComputedStyle(d,""))&&(h=d.direction):h=d.currentStyle?d.currentStyle.direction:d.style.direction;h="rtl"==h;if("gbi"==a){for(d=0;k=y[d++];)k();A(null,window.navExtra);h&&(b=c,e=!0)}else h||(b=c,e=!0);u!=a&&z();x(a,b,f,e)},z=function(){u&&x(u,0,0)},A=function(a,b){var c,d=document.getElementById("gbi"),f=a;f||(f=d.firstChild);
for(;b&&(c=b.pop());){var e=d,h=c,k=f;w||(w="gb2");e.insertBefore(h,k).className=w}},ka=function(a,b,c){if((b=document.getElementById(b))&&a){a.className="gb4";var d=document.createElement("span");d.appendChild(a);d.appendChild(document.createTextNode(" | "));d.id=c;b.appendChild(d)}},la=function(){return document.getElementById("gb_70")},ma=function(){return!!u};p("qs",n);p("setContinueCb",ea);p("pc",fa);p("tg",ja);p("close",z);p("addLink",ka);p("almm",A);p("si",la);p("adh",ia);p("op",ma);var B=function(){},C=function(){},F=function(a){var b=new Image,c=D;b.onerror=b.onload=b.onabort=function(){try{delete E[c]}catch(a){}};E[c]=b;b.src=a;D=c+1},E=[],D=0;p("logger",{il:C,ml:B,log:F});var G=window.gbar.logger;var H={},na={},I=[],oa=l.b("0.1",.1),pa=l.a("1",!0),qa=function(a,b){I.push([a,b])},ra=function(a,b){H[a]=b},sa=function(a){return a in H},J={},K=function(a,b){J[a]||(J[a]=[]);J[a].push(b)},ta=function(a){K("m",a)},L=function(a,b){var c=document.createElement("script");c.src=a;c.async=pa;Math.random()<oa&&(c.onerror=function(){c.onerror=null;B(Error("Bundle load failed: name="+(b||"UNK")+" url="+a))});(document.getElementById("xjsc")||document.getElementsByTagName("body")[0]||
document.getElementsByTagName("head")[0]).appendChild(c)},N=function(a){for(var b=0,c;(c=I[b])&&c[0]!=a;++b);!c||c[1].l||c[1].s||(c[1].s=!0,M(2,a),c[1].url&&L(c[1].url,a),c[1].libs&&m.d&&m.d(c[1].libs))},O=function(a){K("gc",a)},P=null,ua=function(a){P=a},M=function(a,b,c){if(P){a={t:a,b:b};if(c)for(var d in c)a[d]=c[d];try{P(a)}catch(f){}}};p("mdc",H);p("mdi",na);p("bnc",I);p("qGC",O);p("qm",ta);p("qd",J);p("lb",N);p("mcf",ra);p("bcf",qa);p("aq",K);p("mdd","");p("has",sa);
p("trh",ua);p("tev",M);var Q=l.b("0.1",.001),R=0;
function _mlToken(a,b){try{if(1>R){R++;var c,d=a,f=b||{},e=encodeURIComponent,h=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&jexpid=",e("17483"),"&srcpg=",e("prop=22"),"&jsr=",Math.round(1/Q),"&ogev=",e("glTsU9eMLdGrsATV1YD4Dw"),"&ogf=",g.bv.f,"&ogrp=",e("1"),"&ogv=",e("1407723702.0"),"&oggv="+e("es_plusone_gc_20140723.0_p0"),"&ogd=",e("com"),"&ogc=",e("CZE"),"&ogl=",e("en")];f._sn&&(f._sn="og."+
f._sn);for(var k in f)h.push("&"),h.push(e(k)),h.push("="),h.push(e(f[k]));h.push("&emsg=");h.push(e(d.name+":"+d.message));var r=h.join("");S(r)&&(r=r.substr(0,2E3));c=r;var Aa=window.gbar.logger._aem(a,c);F(Aa)}}catch(Na){}}var S=function(a){return 2E3<=a.length},va=function(a,b){return b};function T(a){B=a;p("_itl",S,G);p("_aem",va,G);p("ml",B,G);a={};H.er=a}l.a("")?T(function(a){throw a;}):l.a("1")&&Math.random()<Q&&T(_mlToken);I.push(["m",{url:"//ssl.gstatic.com/gb/js/scm_7385cc5883250b43a39405734c1bea59.js"}]);g.mcf("c",{});g.sg={c:""};if(l.a("1")){var wa=l.a("");I.push(["gc",{auto:wa,url:"//ssl.gstatic.com/gb/js/abc/gci_91f30755d6a6b787dcc2a4062e6e9824.js",libs:"googleapis.client:plusone:gapi.iframes"}]);var xa={version:"gci_91f30755d6a6b787dcc2a4062e6e9824.js",index:"",lang:"en"};H.gc=xa;var U=function(a){window.googleapis&&window.iframes?a&&a():(a&&O(a),N("gc"))};p("lGC",U);l.a("1")&&p("lPWF",U)};window.__PVT="";if(l.a("1")&&l.a("1")){var V=function(a){U(function(){K("pw",a);N("pw")})};p("lPW",V);I.push(["pw",{url:"//ssl.gstatic.com/gb/js/abc/pwm_45f73e4df07a0e388b0fa1f3d30e7280.js"}]);var W=[],ya=function(a){W[0]=a},za=function(a,b){var c=b||{};c._sn="pw";B(a,c)},Ba={signed:W,elog:za,base:"https://plusone.google.com/u/0",loadTime:(new Date).getTime()};H.pw=Ba;var X=function(a,b){for(var c=b.split("."),d=function(){var b=arguments;a(function(){for(var a=g,d=0,e=c.length-1;d<e;++d)a=a[c[d]];a[c[d]].apply(a,b)})},f=g,e=0,h=c.length-1;e<h;++e)f=
f[c[e]]=f[c[e]]||{};return f[c[e]]=d};X(V,"pw.clk");X(V,"pw.hvr");p("su",ya,g.pw)};function Ca(){function a(){for(var b;(b=e[h++])&&"m"!=b[0]&&!b[1].auto;);b&&(M(2,b[0]),b[1].url&&L(b[1].url,b[0]),b[1].libs&&m.d&&m.d(b[1].libs));h<e.length&&setTimeout(a,0)}function b(){0<f--?setTimeout(b,0):a()}var c=l.a("1"),d=l.a(""),f=3,e=I,h=0,k=window.gbarOnReady;if(k)try{k()}catch(r){da(r,"ml","or")}d?p("ldb",a):c?q(window,"load",b):b()}p("rdl",Ca);var Da={D:1,H:2,da:3,p:4,W:5,M:6,F:7,g:8,ha:9,U:10,L:11,T:12,S:13,N:14,Q:15,P:16,fa:17,w:18,O:19,ga:20,ea:21,u:22,G:23,ja:24,ka:25,ia:26,A:27,j:28,o:29,k:30,ca:31,Z:32,$:33,J:34,K:35,ba:36,aa:37,Y:38,B:39,R:40,v:41,X:42,V:43,h:48,C:49,I:500},Y=[1,2,3,4,5,6,9,10,11,13,14,28,29,30,34,35,37,38,39,40,41,42,43,48,49,500];var Z=l.b("0.001",1E-4),Ea=l.b("1",1),Fa=!1,Ga=!1;if(l.a("1")){var Ha=Math.random();Ha<=Z&&(Fa=!0);Ha<=Ea&&(Ga=!0)}var Ia=Da,$=null;function Ja(){var a=0,b=function(b,d){l.a(d)&&(a|=b)};b(1,"");b(2,"");b(4,"");b(8,"");return a}
function Ka(a,b){var c=Z,d=Fa,f;f=a;if(!$){$={};for(var e=0;e<Y.length;e++){var h=Y[e];$[h]=!0}}if(f=!!$[f])c=Ea,d=Ga;if(d){d=encodeURIComponent;g.rp?(f=g.rp(),f="-1"!=f?f:"1"):f="1";c=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&oge=",a,"&ogex=",d("17483"),"&ogev=",d("glTsU9eMLdGrsATV1YD4Dw"),"&ogf=",g.bv.f,"&ogp=",d("22"),"&ogrp=",d(f),"&ogsr=",Math.round(1/c),"&ogv=",d("1407723702.0"),"&oggv="+
d("es_plusone_gc_20140723.0_p0"),"&ogd=",d("com"),"&ogl=",d("en"),"&ogc=",d("CZE"),"&ogus=",Ja()];if(b){"ogw"in b&&(c.push("&ogw="+b.ogw),delete b.ogw);var k;f=b;e=[];for(k in f)0!=e.length&&e.push(","),e.push(La(k)),e.push("."),e.push(La(f[k]));k=e.join("");""!=k&&(c.push("&ogad="),c.push(d(k)))}F(c.join(""))}}function La(a){"number"==typeof a&&(a+="");return"string"==typeof a?a.replace(".","%2E").replace(",","%2C"):a}C=Ka;p("il",C,G);var Ma={};H.il=Ma;setTimeout(function(){C(Ia.g)},0);}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var b=window.gbar.i.i;var c=window.gbar;var f=function(d){try{var a=document.getElementById("gbom");a&&d.appendChild(a.cloneNode(!0))}catch(e){b(e,"omas","aomc")}};c.aomc=f;}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var a=window.gbar;a.mcf("pm",{p:""});}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{window.gbar.rdl();}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
if (window['_OC_timingAction']) {window['_OC_timingAction']('patents_refpage');}</script><style>#gbar,#guser{font-size:13px;padding-top:1px !important;}#gbar{float:left;height:22px}#guser{padding-bottom:7px !important;text-align:right}.gbh,.gbd{border-top:1px solid #c9d7f1;font-size:1px}.gbh{height:0;position:absolute;top:24px;width:100%}#gbs,.gbm{background:#fff;left:0;position:absolute;text-align:left;visibility:hidden;z-index:1000}.gbm{border:1px solid;border-color:#c9d7f1 #36c #36c #a2bae7;z-index:1001}.gb1{margin-right:.5em}.gb1,.gb3{zoom:1}.gb2{display:block;padding:.2em .5em}.gb2,.gb3{text-decoration:none !important;border-bottom:none}a.gb1,a.gb4{text-decoration:underline !important}a.gb1,a.gb2,a.gb3,a.gb4{color:#00c !important}.gbi .gb3,.gbi .gb2,.gbi .gb4{color:#dd8e27 !important}.gbf .gb3,.gbf .gb2,.gbf .gb4{color:#900 !important}a.gb2:hover{background:#36c;color:#fff !important}#gbar .gbz0l{color:#000 !important;cursor:default;font-weight:bold;text-decoration:none !important}
#gbar { padding:.3em .6em !important;}</style></head><body  topmargin="3" marginheight="3"><div id=gbar><nobr><a onclick=gbar.qs(this);gbar.logger.il(1,{t:1}); class=gb1 id=gb_1 href="https://www.google.com/search?sa=N&tab=tw">Search</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:2}); class=gb1 id=gb_2 href="http://www.google.com/search?hl=en&tbm=isch&source=og&sa=N&tab=ti">Images</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:8}); class=gb1 id=gb_8 href="http://maps.google.com/maps?hl=en&sa=N&tab=tl">Maps</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:78}); class=gb1 id=gb_78 href="https://play.google.com/?hl=en&sa=N&tab=t8">Play</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:36}); class=gb1 id=gb_36 href="http://www.youtube.com/results?sa=N&tab=t1">YouTube</a> <a onclick=gbar.logger.il(1,{t:5}); class=gb1 id=gb_5 href="http://news.google.com/nwshp?hl=en&tab=tn">News</a> <a onclick=gbar.logger.il(1,{t:23}); class=gb1 id=gb_23 href="https://mail.google.com/mail/?tab=tm">Gmail</a> <a onclick=gbar.logger.il(1,{t:25}); class=gb1 id=gb_25 href="https://drive.google.com/?tab=to">Drive</a> <a class=gb3 href="http://www.google.com/intl/en/options/" onclick="this.blur();gbar.tg(event);return !1" aria-haspopup=true><u>More</u> <small>&#9660;</small></a><div class=gbm id=gbi><a onclick=gbar.logger.il(1,{t:24}); class=gb2 id=gb_24 href="https://www.google.com/calendar?tab=tc">Calendar</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:51}); class=gb2 id=gb_51 href="http://translate.google.com/?hl=en&sa=N&tab=tT">Translate</a><a onclick=gbar.logger.il(1,{t:17}); class=gb2 id=gb_17 href="http://www.google.com/mobile/?hl=en&tab=tD">Mobile</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:10}); class=gb2 id=gb_10 href="http://www.google.com/search?hl=en&tbo=u&tbm=bks&source=og&sa=N&tab=tp">Books</a><a onclick=gbar.logger.il(1,{t:212}); class=gb2 id=gb_212 href="https://wallet.google.com/manage/?tab=ta">Wallet</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:6}); class=gb2 id=gb_6 href="http://www.google.com/search?hl=en&tbo=u&tbm=shop&source=og&sa=N&tab=tf">Shopping</a><a onclick=gbar.logger.il(1,{t:30}); class=gb2 id=gb_30 href="http://www.blogger.com/?tab=tj">Blogger</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:27}); class=gb2 id=gb_27 href="http://www.google.com/finance?sa=N&tab=te">Finance</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:31}); class=gb2 id=gb_31 href="https://plus.google.com/photos?sa=N&tab=tq">Photos</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:12}); class=gb2 id=gb_12 href="http://www.google.com/search?hl=en&tbo=u&tbm=vid&source=og&sa=N&tab=tv">Videos</a><div class=gb2><div class=gbd></div></div><a onclick=gbar.logger.il(1,{t:66}); href="http://www.google.com/intl/en/options/" class=gb2>Even more &raquo;</a></div></nobr></div><div id=guser width=100%><nobr><span id=gbn class=gbi></span><span id=gbf class=gbf></span><span id=gbe></span><a target=_top id=gb_70 href="https://www.google.com/accounts/Login?service=&continue=http://www.google.com/patents%3Fhl%3Den&hl=en" class=gb4>Sign in</a><div style="display: none"><div class=gbm id=gbd5 aria-owner=gbg5><div class=gbmc><ol id=gbom class=gbmcc></ol></div></div></div></nobr></div><div class=gbh style=left:0></div><div class=gbh style=right:0></div><div role="alert" style="position: absolute; left: 0; right: 0;"><a href="http://www.google.com/patents/us7663660?hl=en&amp;output=html_text" title="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."><img border="0" src="http://www.google.com/images/cleardot.gif"alt="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."></a></div><div id="guser"><nobr></nobr></div><div style="clear:both;"></div><div id="gb-top-search-box" class="gb-top-search-box-small gb-reset"><table><tr><td class="logo"><a href="http://www.google.com/patents" class="logo-link"><img class="logo-img" src="/intl/en/images/logos/google_logo_41.png" alt="Go to Google Books Home" height="41"/></a></td><td><form action="http://www.google.com/search" name="f" id="vheadf" method="get"><span id="hf"></span><input type="hidden" name="tbm" value="pts"/><input type="hidden" name="tbo" value="1"/><input type="hidden" name="hl" value="en"/><table><tr><td><div class="inputs"><table><tr><td><div class="text-input"><input type="text" name="q" id="vheadq" class="text" maxlength="2048" size="31" value="" title="Search Patents" accesskey="s" autocomplete="off"/><script>window._OC_autoDir &&window._OC_autoDir('vheadq', 'tia-vheadq');</script></div></td><td><div class="submit-input"><input name="btnG" class="submit" type="submit" value=""/></div></td></tr></table></div></td><td class="col-ext-links"><div class="ext-links"><a href="http://www.google.com/advanced_patent_search">&lt;nobr&gt;Advanced Patent Search&lt;/nobr&gt;</a></div></td></tr></table></form></td></tr></table></div><div class="kd-appbar"><h2 class="kd-appname"><a href="/patents">Patents</a></h2><div class="kd-buttonbar left" id="left-toolbar-buttons"><a id="appbar-write-review-link" href=""></a><a id="appbar-view-print-sample-link" href=""></a><a id="appbar-view-ebook-sample-link" href=""></a><a id="appbar-patents-prior-art-finder-link" href="https://www.google.com/patents/related/US7663660"></a><a id="appbar-patents-discuss-this-link" href="http://www.google.com/url?id=xXNNBgABERAJ&amp;q=http://patents.stackexchange.com/redirect/google-patents%3Fpatent%3DUS7663660&amp;usg=AFQjCNEOiHhrXlqbA-OXqx_mDDMXsGaFvQ" data-is-grant="true"></a><a id="appbar-read-patent-link" href="//docs.google.com/viewer?url=patentimages.storage.googleapis.com/pdfs/US7663660.pdf"></a><a id="appbar-download-pdf-link" href="//patentimages.storage.googleapis.com/pdfs/US7663660.pdf"></a><a class="appbar-application-grant-link" data-label="Application" href="/patents/US20050280650"></a><a class="appbar-application-grant-link" data-selected="true" data-label="Grant" href="/patents/US7663660"></a></div><div class="kd-buttonbar right" id="right-toolbar-buttons"></div></div><div id="books-microdata" itemscope=""itemtype="http://schema.org/Book"itemid="http://www.google.com/patents/US7663660" style="display:none"><span itemprop="description">A read unit reads a plurality of pieces of image data from an image storing unit for output, respectively. A destination specifying unit specifies image display units to be display destinations of the image data from the read unit. A divided-period setting unit divides a unit display period of the image...</span><span itemprop="url">http://www.google.com/patents/US7663660?utm_source=gb-gplus-share</span><span class="main-title" itemprop="name">Patent US7663660 - Image display system and image processing device</span><img itemprop="image" src="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"alt="Patent US7663660 - Image display system and image processing device" title="Patent US7663660 - Image display system and image processing device"></div><div style="display: none"><ol id="ofe-gear-menu-contents" class="gbmcc"><li class="gbe gbmtc"><a class="gbmt goog-menuitem-content" id="" href="http://www.google.com/advanced_patent_search">Advanced Patent Search</a></li></ol></div><table id="viewport_table" cellpadding="0" style="clear:both" cellspacing="0"><tr><td id="viewport_td"><div class=vertical_module_list_row><div id=intl_patents class=about_content><div id=intl_patents_v><table class="patent-bibdata"><tr><td class="patent-bibdata-heading">Publication number</td><td class="single-patent-bibdata">US7663660 B2</td></tr><tr><td class="patent-bibdata-heading">Publication type</td><td class="single-patent-bibdata">Grant</td></tr><tr><td class="patent-bibdata-heading">Application number</td><td class="single-patent-bibdata">US 10/975,820</td></tr><tr><td class="patent-bibdata-heading">Publication date</td><td class="single-patent-bibdata">Feb 16, 2010</td></tr><tr><td class="patent-bibdata-heading">Filing date</td><td class="single-patent-bibdata">Oct 29, 2004</td></tr><tr><td class="patent-bibdata-heading">Priority date<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed."></span></td><td class="single-patent-bibdata">Jun 18, 2004</td></tr><tr><td class="patent-bibdata-heading">Fee status<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The fee status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status or dates listed."></span></td><td class="single-patent-bibdata">Paid</td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Also published as</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/EP1607856A2">EP1607856A2</a>, </span><span class="patent-bibdata-value"><a href="/patents/EP1607856A3">EP1607856A3</a>, </span><span class="patent-bibdata-value"><a href="/patents/US20050280650">US20050280650</a></span></span></td></tr><tr class="patent-bibdata-list-row alternate-patent-number"><td class="patent-bibdata-heading">Publication number</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value">10975820, </span><span class="patent-bibdata-value">975820, </span><span class="patent-bibdata-value">US 7663660 B2, </span><span class="patent-bibdata-value">US 7663660B2, </span><span class="patent-bibdata-value">US-B2-7663660, </span><span class="patent-bibdata-value">US7663660 B2, </span><span class="patent-bibdata-value">US7663660B2</span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Inventors</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Yoshinobu+Komagata%22">Yoshinobu Komagata</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Original Assignee</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=inassignee:%22Fujitsu+Microelectronics+Limited%22">Fujitsu Microelectronics Limited</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Export Citation</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/US7663660.bibtex">BiBTeX</a>, </span><span class="patent-bibdata-value"><a href="/patents/US7663660.enw">EndNote</a>, </span><span class="patent-bibdata-value"><a href="/patents/US7663660.ris">RefMan</a></span></span></td></tr><tr class="patent-internal-links"><td colspan=2><span class="patent-bibdata-value"><a href="#backward-citations">Patent Citations</a> (7),</span> <span class="patent-bibdata-value"><a href="#classifications">Classifications</a> (20),</span> <span class="patent-bibdata-value"><a href="#legal-events">Legal Events</a> (6)</span> </td></tr><tr><td colspan=2 class="patent-bibdata-external-link-spacer-top"></td></tr><tr class="patent-bibdata-external-link-spacer-bottom"></tr><tr><td colspan=2><span class="patent-bibdata-heading">External Links:&nbsp;</span><span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=xXNNBgABERAJ&q=http://patft.uspto.gov/netacgi/nph-Parser%3FSect2%3DPTO1%26Sect2%3DHITOFF%26p%3D1%26u%3D/netahtml/PTO/search-bool.html%26r%3D1%26f%3DG%26l%3D50%26d%3DPALL%26RefSrch%3Dyes%26Query%3DPN/7663660&usg=AFQjCNFe1QpeTEsm-3eoUEDa-359blAM7g">USPTO</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=xXNNBgABERAJ&q=http://assignments.uspto.gov/assignments/q%3Fdb%3Dpat%26pat%3D7663660&usg=AFQjCNFVeMkavfBUNPM7sByP9ji71q6hRA">USPTO Assignment</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=xXNNBgABERAJ&q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DUS%26NR%3D7663660B2%26KC%3DB2%26FT%3DD&usg=AFQjCNHZkPVg15lyfg3T2vbMd9_Dn7exFA">Espacenet</a></span></span></td></tr><tr class="patent-bibdata-group-spacer"></tr></table><div class="number-and-title"><span class="patent-title"><invention-title mxw-id="PT92382173" lang="EN" load-source="patent-office">Image display system and image processing device</invention-title></span><br><span class="patent-number">US 7663660 B2</span></div><div class="patent-section patent-abstract-section"><div class="patent-section-header"><span class="patent-section-title">Abstract</span></div><div class="patent-text"><abstract mxw-id="PA73623389" lang="EN" load-source="patent-office"> <div num="p-0001" class="abstract">A read unit reads a plurality of pieces of image data from an image storing unit for output, respectively. A destination specifying unit specifies image display units to be display destinations of the image data from the read unit. A divided-period setting unit divides a unit display period of the image display units to a plurality (2) of divided periods to correspond to the image display units. In each divided period, a synthesis unit synthesizes, for sequential outputs, the image data from the read units according to the display destination specified by the destination specifying unit in order to multiplex the image data to be displayed on each of the image display units. A separating unit separates, in every divided period of the unit display period, the synthesized image data for output to the image display units corresponding to the respective divided periods.</div>
  </abstract></div></div><div class="patent-section patent-drawings-section"><div class="patent-section-header"><span class="patent-section-title">Images<span class="patent-section-count">(19)</span></span></div><div class="patent-drawings-body"><div class="patent-drawings-carousel"><div class="drawings"><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7663660B2/US07663660-20100216-D00000.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7663660B2/US07663660-20100216-D00000.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7663660B2/US07663660-20100216-D00001.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7663660B2/US07663660-20100216-D00001.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7663660B2/US07663660-20100216-D00002.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7663660B2/US07663660-20100216-D00002.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7663660B2/US07663660-20100216-D00003.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7663660B2/US07663660-20100216-D00003.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7663660B2/US07663660-20100216-D00004.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7663660B2/US07663660-20100216-D00004.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7663660B2/US07663660-20100216-D00005.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7663660B2/US07663660-20100216-D00005.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7663660B2/US07663660-20100216-D00006.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7663660B2/US07663660-20100216-D00006.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7663660B2/US07663660-20100216-D00007.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7663660B2/US07663660-20100216-D00007.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7663660B2/US07663660-20100216-D00008.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7663660B2/US07663660-20100216-D00008.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7663660B2/US07663660-20100216-D00009.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7663660B2/US07663660-20100216-D00009.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7663660B2/US07663660-20100216-D00010.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7663660B2/US07663660-20100216-D00010.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7663660B2/US07663660-20100216-D00011.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7663660B2/US07663660-20100216-D00011.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7663660B2/US07663660-20100216-D00012.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7663660B2/US07663660-20100216-D00012.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7663660B2/US07663660-20100216-D00013.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7663660B2/US07663660-20100216-D00013.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7663660B2/US07663660-20100216-D00014.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7663660B2/US07663660-20100216-D00014.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7663660B2/US07663660-20100216-D00015.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7663660B2/US07663660-20100216-D00015.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7663660B2/US07663660-20100216-D00016.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7663660B2/US07663660-20100216-D00016.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7663660B2/US07663660-20100216-D00017.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7663660B2/US07663660-20100216-D00017.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7663660B2/US07663660-20100216-D00018.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7663660B2/US07663660-20100216-D00018.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div></div></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img" alt="Previous page"src="/googlebooks/images/kennedy/page_left.png"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img" alt="Next page"src="/googlebooks/images/kennedy/page_right.png"width="21" height="21" /></div></div></div><div class="patent-post-drawings"></div><div class="patent-section patent-claims-section"><div class="patent-section-header"><span class="patent-section-title">Claims<span class="patent-section-count">(16)</span></span></div><div class="patent-text"><div mxw-id="PCLM29085999" lang="EN" load-source="patent-office" class="claims">
    <div class="claim"> <div id="CLM-00001" num="00001" class="claim">
      <div class="claim-text">1. An image display system comprising:
<div class="claim-text">a plurality N of image display units;</div>
<div class="claim-text">an image storing unit storing therein a plurality of pieces of image data;</div>
<div class="claim-text">a read unit reading the plurality of pieces of image data from said image storing unit for output;</div>
<div class="claim-text">a destination specifying unit specifying an image display unit to be a display destination of each of the plurality of pieces of image data from said read unit;</div>
<div class="claim-text">a divided-period setting unit dividing a unit display period of said image display units to N divided periods to correspond to said image display units, respectively;</div>
<div class="claim-text">a synthesis unit that synthesizes, for sequential outputs, in each of the divided periods, the image data from said read unit according to the display destination specified by said destination specifying unit in order to multiplex image data to be displayed on each of said image display units; and</div>
<div class="claim-text">a separating unit separating, in each of the divided periods of the unit display period, image data outputted from the synthesis unit and outputting the separated image data to the respective image display units corresponding to the divided periods,</div>
<div class="claim-text">wherein said read unit has a plurality of read circuits which correspond to the plurality of pieces of image data, respectively, and each read a corresponding piece of image data to output the read niece together with an image validity signal indicating validity/invalidity of the image data.</div>
</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00002" num="00002" class="claim">
      <div class="claim-text">2. The image display system according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein:
<div class="claim-text">said destination specifying unit outputs a destination signal for each of the plurality of pieces of image data from said plurality of read circuits, the destination signal indicating an image display unit to be the display destination.</div>
</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00003" num="00003" class="claim">
      <div class="claim-text">3. The image display system according to <claim-ref idref="CLM-00002">claim 2</claim-ref>, wherein
<div class="claim-text">said destination specifying unit has, for each of the plurality of pieces of image data from said plurality of read circuits, N bits in association with the respective image display units, and outputs each bit value of the N bits as the destination signal.</div>
</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00004" num="00004" class="claim">
      <div class="claim-text">4. The image display system according to <claim-ref idref="CLM-00002">claim 2</claim-ref>, wherein:
<div class="claim-text">said N is 2; and</div>
<div class="claim-text">said destination specifying unit has, for each of the plurality of pieces of image data from said plurality of read circuits, a bit in association with one of two image display units and outputs a bit value and an inverse value of the bit as the destination signal.</div>
</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00005" num="00005" class="claim">
      <div class="claim-text">5. The image display system according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, further comprising:
<div class="claim-text">a video image supply unit sequentially outputting image data to form a video image; and</div>
<div class="claim-text">a write unit writing to said image storing unit the image data sequentially outputted from said video image supply unit.</div>
</div>
    </div>
    </div> <div class="claim"> <div id="CLM-00006" num="00006" class="claim">
      <div class="claim-text">6. An image processing device comprising:
<div class="claim-text">a read unit reading a plurality of pieces of image data from an image storing unit for output;</div>
<div class="claim-text">a destination specifying unit specifying, from a plurality N of image display units, an image display unit to be a display destination of each of the plurality of pieces of image data from said read unit;</div>
<div class="claim-text">a divided-period setting unit dividing a unit display period of said image display units to N divided periods to correspond to said image display units, respectively; and</div>
<div class="claim-text">a synthesis unit that synthesizes, for sequential outputs, in each of the divided periods, the image data from said read unit according to the display destination specified by said destination specifying unit in order to multiplex image data to be displayed on each of said image display units,</div>
<div class="claim-text">wherein said read unit has a plurality of read circuits which correspond to the plurality of pieces of image data, respectively, and each read a corresponding piece of image data to output the read piece together with an image validity signal indicating validity/invalidity of the image data.</div>
</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00007" num="00007" class="claim">
      <div class="claim-text">7. The image processing device according to <claim-ref idref="CLM-00006">claim 6</claim-ref>, wherein:
<div class="claim-text">said destination specifying unit outputs a destination signal for each of the plurality of pieces of image data from said plurality of read circuits, the destination signal indicating an image display unit to be the display destination.</div>
</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00008" num="00008" class="claim">
      <div class="claim-text">8. The image processing device according to <claim-ref idref="CLM-00007">claim 7</claim-ref>, wherein said destination specifying unit has, for each of the plurality of pieces of image data from said plurality of read circuits, N bits in association with the respective image display units, and outputs each bit value of the N bits as the destination signal.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00009" num="00009" class="claim">
      <div class="claim-text">9. The image processing device according to <claim-ref idref="CLM-00007">claim 7</claim-ref>, wherein:
<div class="claim-text">said N is 2; and</div>
<div class="claim-text">said destination specifying unit has, for each of the plurality of pieces of image data from said plurality of read circuits, a bit in association with one of two image display units and outputs a bit value and an inverse value of the bit as the destination signal.</div>
</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00010" num="00010" class="claim">
      <div class="claim-text">10. The image processing device according to <claim-ref idref="CLM-00006">claim 6</claim-ref>, further comprising:
<div class="claim-text">a write unit writing to said image storing unit image data to form a video image, the image data being sequentially outputted from a video image supply unit.</div>
</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00011" num="00011" class="claim">
      <div class="claim-text">11. The image display system according to <claim-ref idref="CLM-00002">claim 2</claim-ref>, wherein:
<div class="claim-text">said divided-period setting unit outputs a divided-period signal indicating a current divided period.</div>
</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00012" num="00012" class="claim">
      <div class="claim-text">12. The image display system according to <claim-ref idref="CLM-00011">claim 11</claim-ref>, wherein:
<div class="claim-text">said synthesis unit comprises a plurality of mask circuits corresponding to said plurality of read circuits, respectively, and each masking the image validity signal from a corresponding read circuit during a period according to a corresponding destination signal and the divided-period signal, the period being a period excluding a divided period corresponding to an image display unit to display image data from a corresponding read circuit.</div>
</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00013" num="00013" class="claim">
      <div class="claim-text">13. The image display system according to <claim-ref idref="CLM-00012">claim 12</claim-ref>, wherein:
<div class="claim-text">said synthesis unit further comprises a plurality of synthesis circuits connected in series and corresponding to said plurality of mask circuits, respectively, and each selecting and outputting image data outputted from a corresponding read circuit when the image validity signal masked by a corresponding mask circuit indicates validity, while selecting and outputting image data outputted from a preceding stage when the image validity signal masked by the corresponding mask circuit indicates invalidity.</div>
</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00014" num="00014" class="claim">
      <div class="claim-text">14. The image processing device according to <claim-ref idref="CLM-00007">claim 7</claim-ref>, wherein:
<div class="claim-text">said divided-period setting unit outputs a divided-period signal indicating a current divided period.</div>
</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00015" num="00015" class="claim">
      <div class="claim-text">15. The image processing device according to <claim-ref idref="CLM-00014">claim 14</claim-ref>, wherein:
<div class="claim-text">said synthesis unit comprises a plurality of mask circuits corresponding to said plurality of read circuits, respectively, and each masking the image validity signal from a corresponding read circuit during a period according to a corresponding destination signal and the divided-period signal, the period being a period excluding a divided period corresponding to an image display unit to display image data from a corresponding read circuit.</div>
</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00016" num="00016" class="claim">
      <div class="claim-text">16. The image processing device according to <claim-ref idref="CLM-00015">claim 15</claim-ref>, wherein:
<div class="claim-text">said synthesis unit further comprises a plurality of synthesis circuits connected in series and corresponding to said plurality of mask circuits, respectively, and each selecting and outputting image data outputted from a corresponding read circuit when the image validity signal masked by a corresponding mask circuit indicates validity, while selecting and outputting image data outputted from a preceding stage when the image validity signal masked by the corresponding mask circuit indicates invalidity.</div>
</div>
    </div>
  </div> </div></div></div><div class="patent-section patent-description-section"><div class="patent-section-header"><span class="patent-section-title">Description</span></div><div class="patent-text"><div mxw-id="PDES35562123" lang="EN" load-source="patent-office" class="description">
    <heading>CROSS REFERENCE TO RELATED APPLICATION</heading> <p num="p-0002">This application is based upon and claims the benefit of priority from Japanese Patent Application No. 2004-181173, filed on Jun. 18, 2004, the entire contents of which are incorporated herein by reference.</p>
    <heading>BACKGROUND OF THE INVENTION</heading> <p num="p-0003">1. Field of the Invention</p>
    <p num="p-0004">The present invention relates to an image display system and an image processing device, and more particularly, to an image display system that displays different images on a plurality of display devices (display screens) and to an image processing device used in the image display system.</p>
    <p num="p-0005">2. Description of the Related Art</p>
    <p num="p-0006">In an electronic device (image display system) having a graphics display function such as a car navigation system and a portable game machine, a plurality of virtual sheets called layers to place images thereon are superposed or changed in order to add some element to or to change an image on a display device. Japanese Unexamined Patent Application Publication No. 2003-288071, for example, has disclosed an image processing device which reads a plurality of pieces of image data from a memory and synthesizes the read image data in a predetermined order for output, and an image display system using this image processing device.</p>
    <p num="p-0007">In configuring an image display system that displays different images on, for example, two display devices by use of the conventional image processing device, the image display system need to include two sets of an image processing device including a circuit for reading image data from memories and a circuit for synthesizing the read image data, and memories for storing the image data, in association with the two display devices. This greatly increases the scale of the image display system as well as the manufacturing cost.</p>
    <heading>SUMMARY OF THE INVENTION</heading> <p num="p-0008">It is an object of the present invention to display different images on a plurality of display devices without any increase in the scale of an image display system.</p>
    <p num="p-0009">According to one of the aspects of the present invention, an image display system includes a plurality N of image display units, an image storing unit, a read unit, a destination specifying unit, a divided-period setting unit, a synthesis unit, and a separating unit. For example, the read unit, the destination specifying unit, the divided-period setting unit, and the synthesis unit constitute an image processing device. The image storing unit stores therein a plurality of pieces of image data. The read unit reads each of the plural pieces of image data from the image storing unit for output. The destination specifying unit specifies the image display unit to be a display destination of each of the plural pieces of image data outputted from the read unit. The divided-period setting unit divides a unit display period of the image display units to N divided periods to correspond to the image display units, respectively. In each of the divided periods set by the divided-period setting unit, the synthesis unit synthesizes, for sequential outputs, the image data from the read unit according to the display destination by the destination specifying unit, in order to multiplex the image data to be displayed on each of the image display units. During the unit display period, the separating unit separates the image data outputted from the synthesis unit in each of the divided periods and outputs the separated image data to the respective image display units corresponding to the divided periods.</p>
    <p num="p-0010">In the image display system as configured above, the image data are multiplexed in each unit display period of the image display units for display on each of the image display units by synthesizing the image data outputted from the read unit in each of the divided periods according to the display destination specified by the destination specifying unit. Therefore, unlike the case where the conventional image processing device is used, the image display system need not include a plurality of sets of a circuit for image data read from an image storing unit, a circuit for synthesizing the read image data (image processing device), and an image storing unit, in association with a plurality of image display units. This enables the display of different images on the plurality of image display units without any increase in the scale of the image display system. As a result, it is able to reduce the manufacturing cost of the image display system.</p>
    <p num="p-0011">In addition, for the image processing device having the read unit, the destination specifying unit, the divided-period setting unit, and the synthesis unit, for example, it is easy to separate image data outputted from the synthesis unit for each of the image display units because Image data is separately outputted in each of the divided periods within the unit display period of the image display units for display thereon. Besides, this image processing device multiplexes the image data to be displayed on the respective image display units, so that it is able to output the image data without any increase in the number of output terminals for the image data. This can contribute to a reduction in the manufacturing cost of the image display system.</p>
    <p num="p-0012">In a preferable example of the aforesaid aspect of the present invention, a plurality of read circuits in the read unit correspond to the plurality of pieces of image data stored in the image storing unit respectively. Each of the read circuits reads a corresponding piece of image data and outputs the read piece together with an image validity signal indicating validity/invalidity of the image data. The destination specifying unit outputs, for each of the plural pieces of the image data outputted from the plural read circuits, a destination signal that indicates an image display unit to be a display destination. The divided-period setting unit outputs a divided-period signal indicating a current divided period. A plurality of mask circuits in the synthesis unit correspond to the plural read circuits, respectively. In accordance with a corresponding destination signal and the divided-period signal, each of the mask circuits masks the image validity signal from its corresponding read circuit during a period which excludes a divided period corresponding to an image display unit to display image data from the corresponding read circuit. A plurality of synthesis circuits in the synthesis unit are connected in series, corresponding to the plural mask circuits respectively. Each of the synthesis circuits selects, for output, image data outputted from its corresponding read circuit when the image validity signal masked by its corresponding mask circuit indicates validity, while selecting, for output, image data outputted from a preceding stage when the image validity signal masked by the corresponding mask circuit indicates invalidity. The read unit and the synthesis unit can be easily formed as described above.</p>
    <p num="p-0013">In a preferable example of the aforesaid aspect of the present invention, the destination specifying unit has, for each of the plural pieces of image data from the plural read circuits, N bits in association with the respective image display units, and outputs each bit value of the N bits as the destination signal. This makes it possible to constitute the destination specifying unit with a simple circuitry.</p>
    <p num="p-0014">In a preferable example of the aforesaid aspect of the present invention, the number N of the image display units is 2. The destination specifying unit has, for each of the plural pieces of the image data from the plural read circuits, a bit in association with one of the two image display units and outputs a bit value and an inverse value of the bit as the destination signal. Compared with a case where the destination specifying unit has, for each of the plural pieces of the image data from the plural read circuits, two bits in association with the two image display units, the number of bits can be halved if the image data outputted from each of the read circuits need not be displayed on both of the image display units. Accordingly, it is possible to reduce the circuit scale of the destination specifying unit.</p>
    <p num="p-0015">In a preferable example of the aforesaid aspect of the present invention, a video image supply unit outputs image data to form a video image in sequence. A write unit writes to the image storing unit the image data sequentially outputted from the video image supply unit. The write unit continuously rewrites the image data in the image storing unit, so as to display the video image on the image display units. With application of the image display system thus configured to, for example, a car navigation system having display screens on a driver's seat side and a rear seat side of a car, it is possible to display images relating to route guidance on the display screen on the driver's seat side and to display video images (DVD playback images, images received from television broadcast, or the like) on the display screen on the rear seat side at the same time.</p>
    <description-of-drawings> <heading>BRIEF DESCRIPTION OF THE DRAWINGS</heading> <p num="p-0016">The nature, principle, and utility of the invention will become more apparent from the following detailed description when read in conjunction with the accompanying drawings in which like parts are designated by identical reference numbers, in which:</p>
      <p num="p-0017"> <figref idrefs="DRAWINGS">FIG. 1</figref> is a block diagram showing a first embodiment of the present invention;</p>
      <p num="p-0018"> <figref idrefs="DRAWINGS">FIG. 2</figref> is a block diagram showing a graphics LSI and a separator in <figref idrefs="DRAWINGS">FIG. 1</figref>;</p>
      <p num="p-0019"> <figref idrefs="DRAWINGS">FIGS. 3(</figref> <i>a</i>) to (<i>d</i>) show examples of image data stored in a graphics memory in <figref idrefs="DRAWINGS">FIG. 2</figref>;</p>
      <p num="p-0020"> <figref idrefs="DRAWINGS">FIG. 4</figref> shows the register structure of a destination specifying register in <figref idrefs="DRAWINGS">FIG. 2</figref>;</p>
      <p num="p-0021"> <figref idrefs="DRAWINGS">FIG. 5</figref> is a block diagram showing a memory read circuit in <figref idrefs="DRAWINGS">FIG. 2</figref>;</p>
      <p num="p-0022"> <figref idrefs="DRAWINGS">FIG. 6</figref> is a block diagram showing a phase selector and a synthesis circuit in <figref idrefs="DRAWINGS">FIG. 2</figref>;</p>
      <p num="p-0023"> <figref idrefs="DRAWINGS">FIG. 7</figref> is a timing chart showing the operation of the phase selector and the synthesis circuit in <figref idrefs="DRAWINGS">FIG. 2</figref>;</p>
      <p num="p-0024"> <figref idrefs="DRAWINGS">FIG. 8</figref> is a timing chart showing the operation of the separator in <figref idrefs="DRAWINGS">FIG. 2</figref>;</p>
      <p num="p-0025"> <figref idrefs="DRAWINGS">FIGS. 9(</figref> <i>a</i>), (<i>b</i>) show examples of image display on an image display system in <figref idrefs="DRAWINGS">FIG. 1</figref>;</p>
      <p num="p-0026"> <figref idrefs="DRAWINGS">FIG. 10</figref> shows data flow corresponding to the examples of image display in <figref idrefs="DRAWINGS">FIGS. 9(</figref> <i>a</i>), (<i>b</i>);</p>
      <p num="p-0027"> <figref idrefs="DRAWINGS">FIG. 11</figref> shows data flow corresponding to the examples of image display in <figref idrefs="DRAWINGS">FIGS. 9(</figref> <i>a</i>), (<i>b</i>);</p>
      <p num="p-0028"> <figref idrefs="DRAWINGS">FIGS. 12(</figref> <i>a</i>), (<i>b</i>) show other examples of image display on the image display system in <figref idrefs="DRAWINGS">FIG. 1</figref>;</p>
      <p num="p-0029"> <figref idrefs="DRAWINGS">FIG. 13</figref> shows data flow corresponding to the examples of image display in <figref idrefs="DRAWINGS">FIGS. 12(</figref> <i>a</i>), (<i>b</i>);</p>
      <p num="p-0030"> <figref idrefs="DRAWINGS">FIG. 14</figref> is a block diagram showing an image display system using conventional image processing devices;</p>
      <p num="p-0031"> <figref idrefs="DRAWINGS">FIG. 15</figref> is a block diagram showing a second embodiment of the present invention;</p>
      <p num="p-0032"> <figref idrefs="DRAWINGS">FIG. 16</figref> is a block diagram showing a graphics LSI and a separator in <figref idrefs="DRAWINGS">FIG. 15</figref>;</p>
      <p num="p-0033"> <figref idrefs="DRAWINGS">FIG. 17</figref> is a block diagram showing a memory write circuit in <figref idrefs="DRAWINGS">FIG. 16</figref>; and</p>
      <p num="p-0034"> <figref idrefs="DRAWINGS">FIG. 18</figref> is a diagram showing a modification example of the destination specifying register in <figref idrefs="DRAWINGS">FIG. 4</figref>.</p>
    </description-of-drawings> <heading>DESCRIPTION OF THE PREFERRED EMBODIMENTS</heading> <p num="p-0035">Hereinafter, embodiments of the present invention will be described with reference to the drawings. <figref idrefs="DRAWINGS">FIG. 1</figref> shows a first embodiment of the present invention. An image display system <b>100</b> (graphics display system) adopting a raster scan method has a host CPU <b>102</b>, a ROM <b>104</b>, a RAM <b>106</b>, an input device <b>108</b>, a graphics LSI <b>110</b> (image processing device), a bus <b>112</b>, a graphics memory <b>114</b> (image storing unit), a separator <b>116</b> (separating unit), and display devices <b>118</b>, <b>120</b> (image display units). The host CPU <b>102</b> controls each unit according to programs stored in the ROM <b>104</b> or the RAM <b>106</b> and processes various arithmetic operations. The ROM <b>104</b> stores the programs to be executed by the host CPU <b>102</b> and various kinds of data. The RAM <b>106</b> tentatively stores the programs to be executed by the host CPU <b>102</b> and various kinds of data. The input device <b>108</b> is constituted of, for example, a pointing device, and generates and outputs data according to a user's operation.</p>
    <p num="p-0036">The graphics LSI <b>1110</b> reads image data from the graphics memory <b>114</b> and appropriately synthesizes the read image data for output to the separator <b>116</b>. The graphics LSI <b>110</b> will be described in detail in <figref idrefs="DRAWINGS">FIG. 2</figref>. The bus <b>112</b> connects the host CPU <b>102</b>, the ROM <b>104</b>, the RAM <b>106</b>, the input device <b>108</b>, and the graphics LSI <b>110</b> to one another to enable data exchange thereamong. Image data are written to the graphics memory <b>114</b> by the host CPU <b>102</b> via the graphics LSI <b>110</b>. Further, the graphics memory <b>114</b> outputs image data to the graphics LSI <b>110</b> in response to a request from the graphics LSI <b>110</b>.</p>
    <p num="p-0037">The separator <b>116</b> separates the image data outputted from the graphics LSI <b>110</b> into image data to be displayed on the display device <b>118</b> and image data to be displayed on the display device <b>120</b> and outputs the respective image data to the display devices <b>118</b>, <b>120</b>. The separator <b>116</b> will be described in detail together with the graphics LSI <b>110</b> in <figref idrefs="DRAWINGS">FIG. 2</figref>. The display devices <b>118</b>, <b>120</b>, each constituted of, for example, an LCD (Liquid Crystal Display), display the image data outputted from the separator <b>116</b>.</p>
    <p num="p-0038"> <figref idrefs="DRAWINGS">FIG. 2</figref> shows the graphics LSI <b>110</b> and the separator <b>116</b> in <figref idrefs="DRAWINGS">FIG. 1</figref>. <figref idrefs="DRAWINGS">FIGS. 3(</figref> <i>a</i>) to (<i>d</i>) show examples of image data stored in the graphics memory <b>114</b> in <figref idrefs="DRAWINGS">FIG. 2</figref>. <figref idrefs="DRAWINGS">FIG. 4</figref> shows the structure of a destination specifying register <b>126</b> in <figref idrefs="DRAWINGS">FIG. 2</figref>. <figref idrefs="DRAWINGS">FIG. 5</figref> shows a memory read circuit <b>130</b> <i>a </i>in <figref idrefs="DRAWINGS">FIG. 2</figref>. <figref idrefs="DRAWINGS">FIG. 6</figref> shows a phase selector <b>134</b> <i>a </i>and a synthesis circuit <b>138</b> <i>a </i>in <figref idrefs="DRAWINGS">FIG. 2</figref>.</p>
    <p num="p-0039">Image data, for example, shown in <figref idrefs="DRAWINGS">FIGS. 3(</figref> <i>a</i>) to (<i>d</i>) are stored in areas A to D of the graphics memory <b>114</b>, respectively. The graphics LSI <b>110</b> has a clock generator <b>122</b> (divided-period setting unit), a video timing generator <b>124</b>, the destination specifying register <b>126</b> (destination specifying unit), a host access circuit <b>128</b>, memory read circuits <b>130</b> <i>a </i>to <b>130</b> <i>d </i>(read unit), a graphics memory interface <b>132</b>, phase selectors <b>134</b> <i>a </i>to <b>134</b> <i>d </i>(mask circuit, synthesis unit), a background color register <b>136</b>, and synthesis circuits <b>138</b> <i>a </i>to <b>138</b> <i>d </i>(synthesis unit).</p>
    <p num="p-0040">Using, for example, a PLL circuit and a programmable divider (not shown), the clock generator <b>122</b> generates a clock DCLK for determining an image output speed of the graphics LSI <b>110</b> to output it to the video timing generator <b>124</b>. Specifically, a period of the clock DCLK corresponds to a display period for one pixel on the display devices <b>118</b>, <b>120</b> (unit display period). The clock generator <b>122</b> outputs to the phase selectors <b>134</b> <i>a </i>to <b>134</b> <i>d </i>a phase signal PHASE (divided-period signal) that varies in synchronization with transition edges of the clock DCLK. A period between rising edges (or falling edges) of the phase signal PHASE corresponds to the display period for one pixel on the display devices <b>118</b>, <b>120</b>. Therefore, the display period for one pixel on the display devices <b>118</b>, <b>120</b> consists of two periods, namely, one during which the phase signal PHASE indicates “1” and the other one during which the phase signal PHASE indicates “0”. The clock generator <b>122</b> also generates a clock DCLKddr whose frequency is the same as that of the clock DCLK and outputs the clock DCLKddr to the separator <b>116</b>.</p>
    <p num="p-0041">In accordance with the clock DCLK from the clock generator <b>122</b>, the video timing generator <b>124</b> generates a vertical synchronizing signal VSYNC, a horizontal synchronizing signal HSYN, and other additional signals that are generally necessary for image display. The destination specifying register <b>126</b> is a register for specifying display destinations (display devices <b>118</b>, <b>120</b>) of the image data stored in the respective areas A to D of the graphics memory <b>114</b>, and a register value thereof can be set by the host CPU <b>102</b> via the bus <b>112</b>.</p>
    <p num="p-0042">For example, as shown in <figref idrefs="DRAWINGS">FIG. 4</figref>, the destination specifying register <b>126</b> is an 8-bit register having bits Adisp<b>1</b>, Adisp<b>2</b> corresponding to the area A of the graphics memory <b>114</b>, bits Bdisp<b>1</b>, Bdisp<b>2</b> corresponding to the area B, bits Cdisp<b>1</b>, Cdisp<b>2</b> corresponding to the area C, and bits Ddisp<b>1</b>, Ddisp<b>2</b> corresponding to the area D. It outputs bit values thereof to the phase selectors <b>134</b> <i>a </i>to <b>134</b> <i>d </i>as destination signals Adisp<b>1</b> and Adisp<b>2</b>, destination signals Bdisp<b>1</b> and Bdisp<b>2</b>, destination signals Cdisp<b>1</b> and Cdisp<b>2</b>, and destination signals Ddisp<b>1</b> and Ddisp<b>2</b>, respectively. For example, when the image data in the area A of the graphics memory <b>114</b> is to be displayed only on the display device <b>118</b>, the bits Adisp<b>1</b>, Adisp<b>2</b> are set to “1” and “0” respectively. When the image data in the area A of the graphics memory <b>114</b> is to be displayed only on the display unit <b>120</b>, the bits Adisp<b>1</b>, Adisp<b>2</b> are set to “0” and “1” respectively. When the image data in the area A of the graphics memory <b>114</b> is to be displayed both on the display devices <b>118</b>, <b>120</b>, the bits Adisp<b>1</b>, Adisp<b>2</b> are both set to “1”. The same relation applies to between the area B of the graphics memory <b>114</b> and the bits Bdisp<b>1</b>, Bdisp<b>2</b> of the destination specifying register <b>126</b>, between the area C and the bits Cdisp<b>1</b>, Cdisp<b>2</b>, and between the area D and the bits Ddisp<b>1</b>, Ddisp<b>2</b>.</p>
    <p num="p-0043">In <figref idrefs="DRAWINGS">FIG. 2</figref>, the host access circuit <b>128</b> is a circuit via which the host CPU <b>102</b> accesses the graphics memory <b>114</b> and it is mainly used in writing the image data to be displayed on the display devices <b>118</b>, <b>120</b> to the graphics memory <b>114</b>. The memory read circuits <b>130</b> <i>a </i>to <b>130</b> <i>d </i>read the image data of respective layers (the areas A to D) from the graphics memory <b>114</b> via the graphics memory interface <b>132</b>, tentatively store the read image data through high-speed burst transfer, and output the stored image data at a timing appropriate for image display.</p>
    <p num="p-0044">For example, as shown in <figref idrefs="DRAWINGS">FIG. 5</figref>, the memory read circuit <b>130</b> <i>a </i>has a head address register <b>144</b>, a stride register <b>146</b>, an adder <b>148</b>, a selector <b>150</b>, a raster address register <b>152</b>, a pixel address counter <b>154</b>, a control circuit <b>156</b>, and a FIFO (First In First Out) <b>158</b>. The head address register <b>144</b> is a register whose register value is set by the host CPU <b>102</b> via the bus <b>112</b> shown in <figref idrefs="DRAWINGS">FIG. 1</figref>, and it holds a head address of the area A storing the image data to be displayed. The stride register <b>146</b> is a register whose register value is set by the host CPU <b>102</b> via the bus <b>112</b> and it holds a constant value to be added at the time of address calculation of a subsequent raster.</p>
    <p num="p-0045">The adder <b>148</b> adds the register value of the stride register <b>146</b> and a register value of the raster address register <b>152</b> to output the resultant to the selector <b>150</b>. The selector <b>150</b> selects an output of the head address register <b>144</b> when reading the head of the area A, while in other cases, selecting an output of the adder <b>148</b> to output it to the raster address register <b>152</b>. The raster address register <b>152</b> is a register holding a head address of each raster to be displayed and being loaded with the register value of the head address register <b>144</b> in synchronization with the vertical synchronizing signal VSYNC outputted from the video timing generator <b>124</b> shown in <figref idrefs="DRAWINGS">FIG. 2</figref>. Further, the register value of the stride register <b>146</b> is added to that of the raster address register <b>152</b> in synchronization with the horizontal synchronizing signal HSYNC outputted from the video timing generator <b>124</b> shown in <figref idrefs="DRAWINGS">FIG. 2</figref>.</p>
    <p num="p-0046">The pixel address counter <b>154</b> calculates an address of each pixel forming a raster. The pixel address counter <b>154</b> loads the head address of the raster from the raster address register <b>152</b> in synchronization with the horizontal synchronizing signal HSYNC. Then, the pixel address counter <b>154</b> increments a value thereof by one each time. This counter value of the pixel address counter <b>154</b> is an address output to be outputted to the graphics memory <b>114</b>. The control circuit <b>156</b> outputs an access request signal REQ to the graphics memory interface <b>132</b> according to the vertical synchronizing signal VSYNC, the horizontal synchronizing signal HSYNC, and the state of the FIFO <b>158</b>, and receives an access acknowledgement signal ACK as a response therefrom. The control circuit <b>156</b> outputs an image validity signal PV according to a window signal WIN outputted from the video timing generator <b>124</b> and indicating the display timing for images on the display devices <b>118</b>, <b>120</b>. The image validity signal PV is activated to “1” from “0” when the image data outputted from the memory read circuit <b>130</b> <i>a </i>is image data to be displayed on the display device <b>118</b> or <b>120</b>. Further, the control circuit <b>156</b> controls the selector <b>150</b>, the raster address register <b>152</b>, and the pixel address counter <b>154</b>.</p>
    <p num="p-0047">The FIFO <b>158</b> stores the image data read from the graphics memory <b>114</b> in sequence and reads and outputs the image data in the order of the storage. The data read from the graphics memory <b>114</b> are transferred in a high-speed burst transfer mode but this transfer is performed only intermittently. Therefore, displaying the read data as they are would result in discontinuous image display. So, the read data are tentatively stored in the FIFO <b>158</b> to be outputted at a timing synchronous with the image display. Note that the memory read circuits <b>130</b> <i>b </i>to <b>130</b> <i>d </i>also have the same configuration as that of the memory read circuit <b>130</b> <i>a. </i> </p>
    <p num="p-0048">In <figref idrefs="DRAWINGS">FIG. 2</figref>, the graphics memory interface <b>132</b> arbitrates access (read or write) requests from the memory read circuits <b>130</b> <i>a </i>to <b>130</b> <i>d </i>and the host access circuit <b>128</b>, permitting the requests one by one to have them access to the graphics memory <b>114</b>. The phase selectors <b>134</b> <i>a </i>to <b>134</b> <i>d </i>mask the image validity signals PV outputted from the memory read circuits <b>130</b> <i>a </i>to <b>130</b> <i>d</i>. The background color register <b>136</b> holds codes of background colors to output the codes to the synthesis circuit <b>138</b> <i>d</i>. The synthesis circuits <b>138</b> <i>a </i>to <b>138</b> <i>d </i>are connected in cascade. Each of the synthesis circuits <b>138</b> <i>a </i>to <b>138</b> <i>d </i>appropriately synthesizes the image data outputted from a corresponding one of the memory read circuits <b>130</b> <i>a </i>to <b>130</b> <i>d </i>and the image data outputted from a preceding stage (the synthesis circuits <b>138</b> <i>b </i>to <b>138</b> <i>d </i>and the background color register <b>136</b>) to output the resultant image data.</p>
    <p num="p-0049">For example, as shown in <figref idrefs="DRAWINGS">FIG. 6</figref>, the phase selector <b>134</b> <i>a </i>has a selector <b>160</b> and an AND circuit <b>162</b>. The selector <b>160</b> outputs to the AND circuit <b>162</b> the destination signal Adisp<b>1</b> outputted from the destination specifying register <b>126</b> shown in <figref idrefs="DRAWINGS">FIG. 2</figref> when the phase signal PHASE outputted from the clock generator <b>122</b> shown in <figref idrefs="DRAWINGS">FIG. 2</figref> indicates “1”. The selector <b>160</b> outputs the destination signal Adisp<b>2</b> to the AND circuit <b>162</b> when the phase signal PHASE indicates “0”. The AND circuit <b>162</b> outputs to the synthesis circuit <b>138</b> <i>a </i>the image validity signal PV, which is outputted from the memory read circuit <b>130</b> <i>a</i>, as an image validity signal PVM when the output signal of the selector <b>160</b> indicates “1”. The AND circuit <b>162</b> fixes the image validity signal PVM to “0” to mask the image validity signal PV outputted from the memory read circuit <b>130</b> <i>a </i>when the output signal of the selector <b>160</b> indicates “0”. Note that the phase selectors <b>134</b> <i>b </i>to <b>134</b> <i>d </i>also have the same configuration as that of the phase selector <b>134</b> <i>a. </i> </p>
    <p num="p-0050">The synthesis circuit <b>138</b> <i>a </i>is constituted of a selector <b>164</b>. The selector <b>164</b> selects and outputs the image data from the synthesis circuit <b>138</b> <i>b </i>when the image validity signal PVM outputted from the phase selector <b>134</b> <i>a </i>indicates “0”. The selector <b>164</b> selects and outputs the image data outputted from the memory read circuit <b>130</b> <i>a </i>when the image validity signal PVM indicates “1”. Note that the synthesis circuits <b>138</b> <i>b </i>to <b>138</b> <i>d </i>also have the same configuration as that of the synthesis circuit <b>138</b> <i>a. </i> </p>
    <p num="p-0051"> <figref idrefs="DRAWINGS">FIG. 7</figref> shows the operation of the phase selector <b>134</b> <i>a </i>and the synthesis circuit <b>138</b> <i>a</i>. When the destination signals Adisp<b>1</b>, Adisp<b>2</b> indicate “1” and “0” respectively (i.e., when the display device <b>118</b> is specified as the display destination of the image data outputted from the memory read circuit <b>130</b> <i>a</i>), the phase selector <b>134</b> <i>a </i>fixes the image validity signal PVM to “0” to mask the image validity signal PV outputted from the memory read circuit <b>130</b> <i>a </i>during a period in which the phase signal PHASE indicates “0”. When, on the other hand, the phase signal PHASE indicates “1”, the image validity signal PV is not masked. Therefore, only when the phase signal PHASE indicates “1”, the image validity signal PVM is at “1” and the synthesis circuit <b>138</b> <i>a </i>outputs the image data outputted from the memory read circuit <b>130</b> <i>a </i>as synthesized image data DATA.</p>
    <p num="p-0052">When the destination signals Adisp<b>1</b>, Adisp<b>2</b> indicate “0” and “1” respectively (i.e., when the display device <b>120</b> is specified as the display destination of the image data outputted from the memory read circuit <b>130</b> <i>a</i>), the phase selector <b>134</b> <i>a </i>fixes the image validity signal PVM to “0” to mask the image validity signal PV outputted from the memory read circuit <b>130</b> <i>a </i>during a period in which the phase signal PHASE indicates “1”. When, on the other hand, the phase signal PHASE indicates “0”, the image validity signal PV is not masked. Therefore, only when the phase signal PHASE indicates “0”, the image validity signal PVM is at “1” and the synthesis circuit <b>138</b> <i>a </i>outputs the image data outputted from the memory read circuit <b>130</b> <i>a </i>as the synthesized image data DATA.</p>
    <p num="p-0053">When the destination signals Adisp<b>1</b>, Adisp<b>2</b> both indicate “1” (i.e., the display devices <b>118</b>, <b>120</b> are both specified as the display destinations of the image data outputted from the memory read circuit <b>130</b> <i>a</i>), the phase selector <b>134</b> <i>a </i>does not mask the image validity signal PV outputted from the memory read circuit <b>130</b> <i>a </i>but outputs it as the image validity signal PVM. Therefore, irrespective of a signal value of the phase signal PHASE, the image validity signal PVM has “1” and the synthesis circuit <b>138</b> <i>a </i>outputs the image data outputted from the memory read circuit <b>130</b> <i>a </i>as the synthesized image data DATA.</p>
    <p num="p-0054">In <figref idrefs="DRAWINGS">FIG. 2</figref>, the separator <b>116</b> has output registers <b>140</b>, <b>142</b>. The output register <b>140</b> accepts the image data outputted from the synthesis circuit <b>138</b> <i>a </i>of the graphics LSI <b>110</b>, in synchronization with rising edges of the clock DCLKddr outputted from the clock generator <b>122</b> and outputs it to the display device <b>118</b>. The output register <b>142</b> accepts the image data outputted from the synthesis circuit <b>138</b> <i>a</i>, in synchronization with falling edges of the clock DCLKddr outputted from the clock generator <b>122</b> and outputs it to the display device <b>120</b>.</p>
    <p num="p-0055"> <figref idrefs="DRAWINGS">FIG. 8</figref> shows the operation of the separator <b>116</b>. The output register <b>140</b> accepts the image data DATA outputted from the synthesis circuit <b>138</b> <i>a</i>, in synchronization with the rising edges of the clock DCLKddr. Therefore, the output register <b>140</b> accepts in sequence the image data DATA that is outputted from the synthesis circuit <b>138</b> <i>a </i>when the phase signal PHASE indicates “1”, namely, the image data DATA of data values X<b>1</b> to X<b>3</b>, and then outputs it to the display device <b>118</b>. The output register <b>142</b> accepts the image data DATA outputted from the synthesis circuit <b>138</b> <i>a</i>, in synchronization with the falling edges of the clock DCLKddr. Therefore, the output register <b>142</b> accepts in sequence the synthesized image data DATA that is outputted from the synthesis circuit <b>138</b> <i>a </i>when the phase signal PHASE indicates “0”, namely, the image DATA of data values Y<b>1</b> to Y<b>3</b>, and outputs it to the display device <b>120</b>.</p>
    <p num="p-0056"> <figref idrefs="DRAWINGS">FIGS. 9(</figref> <i>a</i>), (<i>b</i>) show examples of image display on the image display system <b>100</b> in <figref idrefs="DRAWINGS">FIG. 1</figref>. The examples show images when the destination register <b>126</b> sets the bits Adisp<b>1</b>, Adisp<b>2</b> corresponding to the area A of the graphics memory <b>114</b> to “0” and “1” respectively, the bits Bdisp<b>1</b>, Bdisp<b>2</b> corresponding to the area B to “0” and “1” respectively, the bits Cdisp<b>1</b>, Cdisp<b>2</b> corresponding to the area C to “1” and “0” respectively, and the bits Ddisp<b>1</b>, Ddisp<b>2</b> corresponding to the area D to “1” and “0” respectively. In other words, the image data in the areas A, B shown in <figref idrefs="DRAWINGS">FIGS. 3(</figref> <i>a</i>), (<i>b</i>) are displayed only on the display device <b>120</b> and the image data in the areas C, D shown in <figref idrefs="DRAWINGS">FIGS. 3(</figref> <i>c</i>), (<i>d</i>) are displayed only on the display device <b>118</b>.</p>
    <p num="p-0057">For such image display, the image data in the area A of the graphics memory <b>114</b> is supplied to the synthesis circuit <b>138</b> <i>a </i>via the memory read circuit <b>130</b> <i>a </i>and the phase selector <b>134</b> <i>a </i>as indicated by the heavy line arrows in <figref idrefs="DRAWINGS">FIG. 10</figref>. The image data in the area B of the graphics memory <b>114</b> is supplied to the synthesis circuit <b>138</b> <i>b </i>via the memory read circuit <b>130</b> <i>b </i>and the phase selector <b>134</b> <i>b</i>. Then, when the phase signal PHASE outputted from the clock generator <b>122</b> indicates “0”, the image data in the areas A, B of the graphics memory <b>114</b> are synthesized by the synthesis circuits <b>138</b> <i>a</i>, <b>138</b> <i>b </i>and accepted by the output register <b>142</b> of the separator <b>116</b> for output to the display device <b>120</b>.</p>
    <p num="p-0058">Further, as indicated by the heavy line arrows in <figref idrefs="DRAWINGS">FIG. 11</figref>, the image data in the area C of the graphics memory <b>114</b> is supplied to the synthesis circuit <b>138</b> <i>c </i>via the memory read circuit <b>130</b> <i>c </i>and the phase selector <b>134</b> <i>c</i>. The image data in the area D of the graphics memory <b>114</b> is supplied to the synthesis circuit <b>138</b> <i>d </i>via the memory read circuit <b>130</b> <i>d </i>and the phase selector <b>134</b> <i>d</i>. Then, when the phase signal PHASE indicates “1”, the image data in the areas C, D of the graphics memory <b>114</b> are synthesized by the synthesis circuits <b>138</b> <i>c</i>, <b>138</b> <i>d </i>and accepted by the output register <b>140</b> of the separator <b>116</b> for output to the display device <b>118</b>.</p>
    <p num="p-0059"> <figref idrefs="DRAWINGS">FIGS. 12(</figref> <i>a</i>), (<i>b</i>) show other examples of image display on the image display system <b>100</b> in <figref idrefs="DRAWINGS">FIG. 1</figref>. The examples show images when the destination register <b>126</b> sets the bits Adisp<b>1</b>, Adisp<b>2</b> corresponding to the area A of the graphics memory <b>114</b> to “0” and “1” respectively, the bits Bdisp<b>1</b>, Bdisp<b>2</b> corresponding to the area B to “0” and “1” respectively, the bits Cdisp<b>1</b>, Cdisp<b>2</b> corresponding to the area C to “1” and “0” respectively, and the bits Ddisp<b>1</b>, Ddisp<b>2</b> corresponding to the area D to “1” and “1” respectively. In other words, the image data in the areas A, B shown in <figref idrefs="DRAWINGS">FIGS. 3(</figref> <i>a</i>), (<i>b</i>) are displayed only on the display device <b>120</b>, the image data in the area C shown in <figref idrefs="DRAWINGS">FIG. 3(</figref> <i>c</i>) is displayed only on the display device <b>118</b>, and the image data in the area D shown in <figref idrefs="DRAWINGS">FIG. 3(</figref> <i>d</i>) is displayed both on the display devices <b>118</b>, <b>120</b>.</p>
    <p num="p-0060">For such image display, the image data in the area A of the graphics memory <b>114</b> is supplied to the synthesis circuit <b>138</b> <i>a </i>via the memory read circuit <b>130</b> <i>a </i>and the phase selector <b>134</b> <i>a </i>as indicated by the heavy line arrows in <figref idrefs="DRAWINGS">FIG. 13</figref>. The image data in the area B of the graphics memory <b>114</b> is supplied to the synthesis circuit <b>138</b> <i>b </i>via the memory read circuit <b>130</b> <i>b </i>and the phase selector <b>134</b> <i>b</i>. The image data in the area D of the graphics memory <b>114</b> is supplied to the synthesis circuit <b>138</b> <i>d </i>via the memory read circuit <b>130</b> <i>d </i>and the phase selector <b>134</b> <i>d</i>. Then, when the phase signal PHASE outputted from the clock generator <b>122</b> indicates “0”, the image data in the areas A, B, D of the graphics memory <b>114</b> are synthesized by the synthesis circuits <b>138</b> <i>a</i>, <b>138</b> <i>b</i>, <b>138</b> <i>d </i>and accepted by the output register <b>142</b> of the separator <b>116</b> for output to the display device <b>120</b>. Further, similarly to the data flow (<figref idrefs="DRAWINGS">FIG. 11</figref>) corresponding to the examples of image display in <figref idrefs="DRAWINGS">FIGS. 9(</figref> <i>a</i>), (<i>b</i>), the image data in the area C of the graphics memory <b>114</b> is supplied to the synthesis circuit <b>138</b> <i>c </i>via the memory read circuit <b>130</b> <i>c </i>and the phase selector <b>134</b> <i>c</i>. Then, when the phase signal PHASE indicates “1”, the image data in the areas C, D of the graphics memory <b>114</b> are synthesized by the synthesis circuits <b>138</b> <i>c</i>, <b>138</b> <i>d </i>and accepted by the output register <b>140</b> of the separator <b>116</b> for output to the display device <b>118</b>.</p>
    <p num="p-0061">In the image display system <b>100</b> as configured above, the image data to be displayed on the display device <b>118</b> and the image data to be displayed on the display device <b>120</b> are separately multiplexed in each display period for one pixel on the display devices <b>118</b>, <b>120</b> by synthesizing, for each level of the phase signal PHASE, the image data from the memory read circuits <b>130</b> <i>a </i>to <b>130</b> <i>d </i>in accordance with the setting of the destination specifying register <b>126</b>. Therefore, the image display system <b>100</b> need not include two sets of the circuit for image data read from the graphics memory <b>114</b>, the circuit for synthesizing the read image data (graphics LSIs), and the graphics memories <b>114</b>, in association with the two display devices <b>118</b>, <b>120</b>. As a result, the display devices <b>118</b>, <b>120</b> can display thereon different images without any increase in the scale of the image display system <b>100</b>. This results in the reduction in manufacturing cost of the image display system <b>100</b>.</p>
    <p num="p-0062">Further, the image data to be displayed on each of the display devices <b>118</b>, <b>120</b> are separately outputted for each level of the phase signal PHASE within the display period for one pixel on the display devices <b>118</b>, <b>120</b>, so that it is easy to separate the image data outputted from the synthesis circuit <b>138</b> <i>a </i>for display on each of the display devices <b>118</b>, <b>120</b>. Moreover, it is able to output the image data to be displayed on each of the display devices <b>18</b>, <b>120</b> without any increase in the number of output terminals for the image data because the graphics LSI <b>110</b> multiplexes the image data. This consequently contributes to the reduction in the manufacturing cost of the image display system <b>100</b>.</p>
    <p num="p-0063">On the contrary, in case of displaying different images on the display devices <b>118</b>, <b>120</b> in the conventional image processing device (graphics LSI), two sets of graphics LSIs <b>510</b>-<b>1</b>, <b>510</b>-<b>2</b> and graphics memories <b>114</b>-<b>1</b>, <b>114</b>-<b>2</b> are needed for the display devices <b>118</b>, <b>120</b>, as shown in <figref idrefs="DRAWINGS">FIG. 14</figref>. This greatly increases the scale of an image display system <b>500</b> as well as the manufacturing cost thereof.</p>
    <p num="p-0064">According to the first embodiment as described above, it is able to display different images on the display devices <b>118</b>, <b>120</b> without any increase in system scale of the image display system <b>100</b>, thereby reducing the manufacturing cost of the image display system <b>100</b>. In addition, the image data outputted from the synthesis circuit <b>138</b> <i>a </i>can be easily separated for display on each of the display devices <b>118</b>, <b>120</b>. Further, the graphics LSI <b>110</b> can output image data to be displayed on each of the display devices <b>118</b>, <b>120</b> without any increase in the number of output terminals for image data. This can contribute to the reduction in the manufacturing cost of the image display system <b>100</b>.</p>
    <p num="p-0065"> <figref idrefs="DRAWINGS">FIG. 15</figref> shows a second embodiment of the present invention. In the description of the second embodiment, the same reference numerals and symbols are used to designate the same elements as the elements described in the first embodiment and the detailed description thereof will not be given. An image display system <b>200</b> is constituted of the image display system <b>100</b> (<figref idrefs="DRAWINGS">FIG. 1</figref>) of the first embodiment plus a video source <b>202</b> (video image supply unit). It has a graphics LSI <b>210</b> in place of the graphics LSI <b>110</b> of the first embodiment. The video source <b>202</b> sequentially outputs to the graphics LSI <b>210</b> image data to form a video image such as a DVD playback image.</p>
    <p num="p-0066"> <figref idrefs="DRAWINGS">FIG. 16</figref> shows the graphics LSI <b>210</b> and a separator <b>116</b> in <figref idrefs="DRAWINGS">FIG. 15</figref>. The graphics LSI <b>210</b> is constituted of the graphics LSI <b>110</b> (<figref idrefs="DRAWINGS">FIG. 2</figref>) of the first embodiment plus a memory write circuit <b>204</b> (write unit). The memory write circuit <b>204</b> continuously writes to the graphics LSI <b>114</b> (for example, an area B) the image data sequentially outputted from the video source <b>202</b>.</p>
    <p num="p-0067"> <figref idrefs="DRAWINGS">FIG. 17</figref> shows the memory write circuit <b>204</b> in <figref idrefs="DRAWINGS">FIG. 16</figref>. The memory write circuit <b>204</b> is the same as the memory read circuits <b>130</b> <i>a </i>to <b>130</b> <i>d </i>except that it has a control circuit <b>256</b> in place of the control circuit <b>156</b> (<figref idrefs="DRAWINGS">FIG. 5</figref>) of the first embodiment. The control circuit <b>256</b> outputs an access request signal REQ to a graphics memory interface <b>132</b> according to a vertical synchronizing signal VSYNC and a horizontal synchronizing signal HSYNC outputted from the video source <b>202</b> shown in <figref idrefs="DRAWINGS">FIG. 15</figref>, and to the state of a FIFO <b>158</b>. It receives an access acknowledgement signal ACK as a response therefrom. Further, the control circuit <b>256</b> controls a selector <b>150</b>, a raster address register <b>152</b>, and a pixel address counter <b>154</b> similarly to the control circuit <b>156</b> of the first embodiment. The memory write circuit <b>204</b> continuously writes to the graphics memory <b>114</b> the image data sequentially outputted from the video source <b>202</b>, so that the video images can be displayed on the display devices <b>118</b>, <b>120</b>.</p>
    <p num="p-0068">In the second embodiment described above, the same effects as those of the first embodiment are also obtainable. In addition, when it is applied to, for example, a car navigation system having the display device <b>118</b> on a driver's seat side of a car and the display device <b>120</b> on a rear seat side, it is possible to display images relating to route guidance on the display device <b>118</b> on the driver's seat side and display video images such as DVD playback images and images received from television broadcast on the display device <b>120</b> on the rear seat side.</p>
    <p num="p-0069">The first and second embodiments have described, as a way of example, the destination register <b>126</b> constituted of 8 bits (Adisp<b>1</b>, Adisp<b>2</b>, Bdisp<b>1</b>, Bdisp<b>2</b>, Cdisp<b>1</b>, Cdisp<b>2</b>, Ddisp<b>1</b>, Ddisp<b>2</b>). However, the present invention is not limited thereto. For example, when image data stored in the graphics memory <b>114</b> need not be displayed on both of the display devices <b>118</b>, <b>120</b>, a destination specifying register <b>127</b> may be provided only with 4 bits (Adisp<b>1</b>, Bdisp<b>1</b>, Cdisp<b>1</b>, Ddisp<b>1</b>) as in shown in <figref idrefs="DRAWINGS">FIG. 18</figref>, outputting their respective bit values as destination signals Adisp<b>1</b>, Bdisp<b>1</b>, Cdisp<b>1</b>, Ddisp<b>1</b>, or outputting them as destination signals Adisp<b>2</b>, Bdisp<b>2</b>, Cdisp<b>2</b>, Ddisp<b>2</b> via inverters AI, BI, CI, DI respectively. Structuring a register as above makes it possible to halve the number of bits compared with that in the destination specifying register <b>126</b>, enabling the reduction in the circuit scale of the destination specifying register.</p>
    <p num="p-0070">The first and second embodiments have described the examples in which the present invention is applied to an image display system having two display devices. However, the present invention is not limited thereto. For example, the present invention may be applied to an image display system having three or more display devices.</p>
    <p num="p-0071">The first and second embodiments have also described the examples in which the graphics LSI and the separator are formed independently. However, the present invention is not limited thereto. For example, a graphics LSI and a separator may be formed as one chip.</p>
    <p num="p-0072">The invention is not limited to the above embodiments and various modifications may be made without departing from the spirit and scope of the invention. Any improvement may be made in part or all of the components.</p>
    </div></div></div><div class="patent-section patent-tabular-section"><a id="backward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Cited Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5625764">US5625764</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 15, 1994</td><td class="patent-data-table-td patent-date-value">Apr 29, 1997</td><td class="patent-data-table-td ">Matsushita Electric Industrial Co., Ltd.</td><td class="patent-data-table-td ">Weighted average circuit using digit shifting</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5896128">US5896128</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 3, 1995</td><td class="patent-data-table-td patent-date-value">Apr 20, 1999</td><td class="patent-data-table-td ">Bell Communications Research, Inc.</td><td class="patent-data-table-td ">System and method for associating multimedia objects for use in a video conferencing system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6570566">US6570566</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 9, 2000</td><td class="patent-data-table-td patent-date-value">May 27, 2003</td><td class="patent-data-table-td ">Sony Corporation</td><td class="patent-data-table-td ">Image processing apparatus, image processing method, and program providing medium</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=xXNNBgABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DH0454080A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNEyHT-9BWER-LEEHrR0Qro0y9f4jg">JPH0454080A</a></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=xXNNBgABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DH07255021A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNHUYFfosPl_atag4dcM4vnhJH34ww">JPH07255021A</a></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=xXNNBgABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DH07298245A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNE3sYvZX-vQH1YdTQ1joqKfRNEhgw">JPH07298245A</a></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=xXNNBgABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DH10133636A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNHL-pj7ztl3Z7PX2OYr6DLS4NJPGg">JPH10133636A</a></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="classifications"></a><div class="patent-section-header"><span class="patent-section-title">Classifications</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th"> </th><th class="patent-data-table-th"> </th></tr></thead><tr><td class="patent-data-table-td ">U.S. Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=xXNNBgABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc348/defs348.htm&usg=AFQjCNHmQdDBdWG-OR5Ys7dyx9RrqLjUZg#C348S042000">348/42</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=xXNNBgABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc345/defs345.htm&usg=AFQjCNF0b52M2HqQQp5rThx3mQ75nwjbGg#C345S427000">345/427</a></span></td></tr><tr><td class="patent-data-table-td ">International Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=xXNNBgABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=G09G0005180000">G09G5/18</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=xXNNBgABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=G09G0005000000">G09G5/00</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=xXNNBgABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=G09G0005377000">G09G5/377</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=xXNNBgABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=G09G0005390000">G09G5/39</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=xXNNBgABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H04N0013000000">H04N13/00</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=xXNNBgABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=G09G0005360000">G09G5/36</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=xXNNBgABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=G06T0015200000">G06T15/20</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=xXNNBgABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=G06F0003140000">G06F3/14</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=xXNNBgABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=G09G0005140000">G09G5/14</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=xXNNBgABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=G09G0005395000">G09G5/395</a></span></td></tr><tr><td class="patent-data-table-td ">Cooperative Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=xXNNBgABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G09G5/36">G09G5/36</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=xXNNBgABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G09G5/397">G09G5/397</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=xXNNBgABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G06F3/1431">G06F3/1431</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=xXNNBgABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G09G2360/10">G09G2360/10</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=xXNNBgABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G09G5/14">G09G5/14</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=xXNNBgABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G09G2340/12">G09G2340/12</a></span></td></tr><tr><td class="patent-data-table-td ">European Classification</td><td class="patent-data-table-td "><span class="nested-value">G06F3/14C2</span>, <span class="nested-value">G09G5/397</span></td></tr></table><div class="patent-section-footer"></div></div><div class="patent-section patent-tabular-section"><a id="legal-events"></a><div class="patent-section-header"><span class="patent-section-title">Legal Events</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Date</th><th class="patent-data-table-th">Code</th><th class="patent-data-table-th">Event</th><th class="patent-data-table-th">Description</th></tr></thead><tr><td class="patent-data-table-td patent-date-value">Mar 14, 2013</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">4</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Jun 12, 2012</td><td class="patent-data-table-td ">B1</td><td class="patent-data-table-td ">Reexamination certificate first reexamination</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">THE PATENTABILITY OF CLAIMS 6-16 IS CONFIRMED. CLAIM 1 IS DETERMINED TO BE PATENTABLE AS AMENDED. CLAIMS 2-5, DEPENDENT ON AN AMENDED CLAIM, ARE DETERMINED TO BE PATENTABLE.</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Oct 4, 2011</td><td class="patent-data-table-td ">RR</td><td class="patent-data-table-td ">Request for reexamination filed</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20110817</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Sep 27, 2010</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">FUJITSU SEMICONDUCTOR LIMITED, JAPAN</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">CHANGE OF NAME;ASSIGNOR:FUJITSU MICROELECTRONICS LIMITED;REEL/FRAME:025046/0478</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20100401</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Dec 11, 2008</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">FUJITSU MICROELECTRONICS LIMITED, JAPAN</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJITSU LIMITED;REEL/FRAME:021977/0219</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20081104</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">FUJITSU MICROELECTRONICS LIMITED,JAPAN</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJITSU LIMITED;US-ASSIGNMENT DATABASE UPDATED:20100203;REEL/FRAME:21977/219</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJITSU LIMITED;US-ASSIGNMENT DATABASE UPDATED:20100209;REEL/FRAME:21977/219</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJITSU LIMITED;US-ASSIGNMENT DATABASE UPDATED:20100216;REEL/FRAME:21977/219</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJITSU LIMITED;US-ASSIGNMENT DATABASE UPDATED:20100223;REEL/FRAME:21977/219</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJITSU LIMITED;US-ASSIGNMENT DATABASE UPDATED:20100225;REEL/FRAME:21977/219</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJITSU LIMITED;US-ASSIGNMENT DATABASE UPDATED:20100302;REEL/FRAME:21977/219</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJITSU LIMITED;US-ASSIGNMENT DATABASE UPDATED:20100309;REEL/FRAME:21977/219</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJITSU LIMITED;US-ASSIGNMENT DATABASE UPDATED:20100316;REEL/FRAME:21977/219</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJITSU LIMITED;US-ASSIGNMENT DATABASE UPDATED:20100323;REEL/FRAME:21977/219</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJITSU LIMITED;US-ASSIGNMENT DATABASE UPDATED:20100329;REEL/FRAME:21977/219</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJITSU LIMITED;US-ASSIGNMENT DATABASE UPDATED:20100330;REEL/FRAME:21977/219</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJITSU LIMITED;US-ASSIGNMENT DATABASE UPDATED:20100413;REEL/FRAME:21977/219</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJITSU LIMITED;US-ASSIGNMENT DATABASE UPDATED:20100420;REEL/FRAME:21977/219</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJITSU LIMITED;US-ASSIGNMENT DATABASE UPDATED:20100427;REEL/FRAME:21977/219</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJITSU LIMITED;US-ASSIGNMENT DATABASE UPDATED:20100511;REEL/FRAME:21977/219</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJITSU LIMITED;US-ASSIGNMENT DATABASE UPDATED:20100518;REEL/FRAME:21977/219</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJITSU LIMITED;US-ASSIGNMENT DATABASE UPDATED:20100525;REEL/FRAME:21977/219</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJITSU LIMITED;REEL/FRAME:21977/219</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Oct 29, 2004</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">FUJITSU LIMITED, JAPAN</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:KOMAGATA, YOSHINOBU;REEL/FRAME:015941/0766</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20041008</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">FUJITSU LIMITED,JAPAN</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:KOMAGATA, YOSHINOBU;US-ASSIGNMENT DATABASE UPDATED:20100216;REEL/FRAME:15941/766</span></div></td></tr></table><div class="patent-section-footer"></div></div><div class="modal-dialog" id="patent-images-lightbox"><div class="patent-lightbox-controls"><div class="patent-lightbox-rotate-controls"><div class="patent-lightbox-rotation-text">Rotate</div><div class="rotate-icon rotate-ccw-icon"></div><div class="rotate-icon rotate-cw-icon"></div></div><div class="patent-lightbox-index-counter"></div><a class="patent-lightbox-fullsize-link" target="_blank">Original Image</a><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_right.png" alt="Next page"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_left.png" alt="Previous page"width="21" height="21" /></div></div><div class="modal-dialog-content"><div class="patent-lightbox-image-holder"><div class="patent-lightbox-placeholder"></div></div></div></div><script>_OC_initPatentsAtb({image_not_available_html: " Image not available"});</script></div></div></div></td></tr></table><script>(function() {var href = window.location.href;if (href.indexOf('?') !== -1) {var parameters = href.split('?')[1].split('&');for (var i = 0; i < parameters.length; i++) {var param = parameters[i].split('=');if (param[0] == 'focus') {var elem = document.getElementById(param[1]);if (elem) {elem.focus();}}}}})();</script><script>_OC_addFlags({LockSrc:"/books/javascript/lock_8a2b04e7bf975d5171d8e4c0b6365c7a.js", Host:"http://www.google.com/", IsBooksRentalEnabled:1, IsWebstoreDisplayCaseEnabled:1, IsObfuscationEnabled:1, IsBrowsingHistoryEnabled:1, IsWebReaderSvgEnabled:0, IsGeoLayerEnabled:1, IsImageModeNotesEnabled:1, IsCopyMenuItemEnabled:1, IsGiftingEnabled:0, IsWebReaderUniversalPaginatorEnabled:0, IsOfflineBubbleEnabled:1, IsReaderEnabledForPlayRequests:1, IsFutureOnSaleVolumesEnabled:1, IsOfflineRestrictedCopyEnabled:1, IsBooksUnifiedLeftNavEnabled:1, IsRestrictedCopyEnabled:1, IsZipitFolderCollectionEnabled:1, IsEndOfSampleRecommendationsEnabled:1, IsRatingsOnBookcardsEnabled:1, IsAdsDisabled:0, IsIframePageDisplayEnabled:0, IsEmbeddedMediaEnabled:1, IsImageModeAnnotationsEnabled:1, IsMyLibraryGooglePlusEnabled:1, IsImagePageProviderEnabled:0, IsBookcardListPriceSmall:0, IsInternalUser:0, IsBooksShareButtonEnabled:0, IsPreOrdersEnabled:0, IsDisabledRandomBookshelves:0, WebstoreDisplayCasePosition:3});_OC_Run({"enable_p13n":false,"add_vol_to_collection_base_url":"http://www.google.com/patents?op=add\u0026sig=ACfU3U3L0iaTH-BA4bEPUz3hJX1-zBK0ZA\u0026id=xXNNBgABERAJ","remove_vol_from_collection_base_url":"http://www.google.com/patents?op=remove\u0026sig=ACfU3U00mNuyQnTqWmzGyNIK-Do8ML-KCw\u0026id=xXNNBgABERAJ","logged_in":false,"p13n_save_user_settings_url":"http://www.google.com/patents?op=edit_user_settings\u0026sig=ACfU3U00oohTusROrbedT-2dRQaSPm4NqQ","is_cobrand":false,"sign_in_url":"https://www.google.com/accounts/Login?service=\u0026continue=http://www.google.com/patents%3Fhl%3Den\u0026hl=en","is_play_enabled":true}, {"volume_id":"","is_ebook":true,"volumeresult":{"has_flowing_text":false,"has_scanned_text":true,"can_download_pdf":false,"can_download_epub":false,"is_pdf_drm_enabled":false,"is_epub_drm_enabled":false,"download_pdf_url":"http://www.google.com/patents/download/Image_display_system_and_image_processin.pdf?id=xXNNBgABERAJ\u0026output=pdf\u0026sig=ACfU3U1j_xA16OTRPMRXKl-9dKVvUeK7Pw"},"sample_url":"http://www.google.com/patents/reader?id=xXNNBgABERAJ\u0026printsec=frontcover\u0026output=reader\u0026source=gbs_atb_hover","is_browsable":true,"is_public_domain":true}, {});</script><div id="footer_table" style="font-size:83%;text-align:center;position:relative;top:20px;height:4.5em;margin-top:2em"><div style="margin-bottom:8px"><a href=http://www.google.com/><nobr>Google&nbsp;Home</nobr></a> - <a href=//www.google.com/patents/sitemap/><nobr>Sitemap</nobr></a> - <a href=http://www.google.com/googlebooks/uspto.html><nobr>USPTO Bulk Downloads</nobr></a> - <a href=/intl/en/privacy/><nobr>Privacy Policy</nobr></a> - <a href=/intl/en/policies/terms/><nobr>Terms of Service</nobr></a> - <a href=https://support.google.com/faqs/answer/2539193?hl=en><nobr>About Google Patents</nobr></a> - <a href="http://www.google.com/tools/feedback/intl/en/error.html" onclick="try{_OC_startFeedback({productId: '72792',locale: 'en'});return false;}catch(e){}"><nobr>Send Feedback</nobr></a></div><span>Data provided by IFI CLAIMS Patent Services</span><br><span >&copy;2012 Google</span></div> <script type="text/javascript">var gaJsHost = (("https:" == document.location.protocol) ? "https://ssl." : "http://www.");document.write(unescape("%3Cscript src='" + gaJsHost + "google-analytics.com/ga.js' type='text/javascript'%3E%3C/script%3E"));</script><script type="text/javascript">var pageTracker = _gat._getTracker("UA-27188110-1");pageTracker._setCookiePath("/patents/");pageTracker._trackPageview();</script> </body></html>