<profile>

<section name = "Vitis HLS Report for 'backProp_64_8_8_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2'" level="0">
<item name = "Date">Fri Mar 21 12:04:48 2025
</item>
<item name = "Version">2024.1 (Build 5069499 on May 21 2024)</item>
<item name = "Project">accelerator</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu3eg-sfvc784-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 4.730 ns, 2.00 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">66, 66, 0.660 us, 0.660 us, 65, 65, loop auto-rewind stp(delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_40_1_VITIS_LOOP_41_2">64, 64, 1, 1, 1, 64, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 2244, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 63, -</column>
<column name="Register">-, -, 17, -, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 3, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln40_fu_216_p2">+, 0, 0, 14, 7, 1</column>
<column name="i_fu_228_p2">+, 0, 0, 12, 4, 1</column>
<column name="j_fu_312_p2">+, 0, 0, 12, 4, 1</column>
<column name="icmp_ln40_fu_210_p2">icmp, 0, 0, 15, 7, 8</column>
<column name="icmp_ln41_fu_234_p2">icmp, 0, 0, 12, 4, 5</column>
<column name="lshr_ln42_fu_290_p2">lshr, 0, 0, 2171, 4096, 4096</column>
<column name="select_ln40_1_fu_248_p3">select, 0, 0, 4, 1, 4</column>
<column name="select_ln40_fu_240_p3">select, 0, 0, 4, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_28_load">9, 2, 4, 8</column>
<column name="ap_sig_allocacmp_indvar_flatten_load">9, 2, 7, 14</column>
<column name="ap_sig_allocacmp_j_5_load">9, 2, 4, 8</column>
<column name="i_28_fu_74">9, 2, 4, 8</column>
<column name="indvar_flatten_fu_78">9, 2, 7, 14</column>
<column name="j_5_fu_70">9, 2, 4, 8</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="i_28_fu_74">4, 0, 4, 0</column>
<column name="indvar_flatten_fu_78">7, 0, 7, 0</column>
<column name="j_5_fu_70">4, 0, 4, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, backProp&lt;64, 8, 8&gt;_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, backProp&lt;64, 8, 8&gt;_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, backProp&lt;64, 8, 8&gt;_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, backProp&lt;64, 8, 8&gt;_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, backProp&lt;64, 8, 8&gt;_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, backProp&lt;64, 8, 8&gt;_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2, return value</column>
<column name="w_l_plus1_T_77_address0">out, 3, ap_memory, w_l_plus1_T_77, array</column>
<column name="w_l_plus1_T_77_ce0">out, 1, ap_memory, w_l_plus1_T_77, array</column>
<column name="w_l_plus1_T_77_we0">out, 1, ap_memory, w_l_plus1_T_77, array</column>
<column name="w_l_plus1_T_77_d0">out, 64, ap_memory, w_l_plus1_T_77, array</column>
<column name="w_l_plus1_T_76_address0">out, 3, ap_memory, w_l_plus1_T_76, array</column>
<column name="w_l_plus1_T_76_ce0">out, 1, ap_memory, w_l_plus1_T_76, array</column>
<column name="w_l_plus1_T_76_we0">out, 1, ap_memory, w_l_plus1_T_76, array</column>
<column name="w_l_plus1_T_76_d0">out, 64, ap_memory, w_l_plus1_T_76, array</column>
<column name="w_l_plus1_T_75_address0">out, 3, ap_memory, w_l_plus1_T_75, array</column>
<column name="w_l_plus1_T_75_ce0">out, 1, ap_memory, w_l_plus1_T_75, array</column>
<column name="w_l_plus1_T_75_we0">out, 1, ap_memory, w_l_plus1_T_75, array</column>
<column name="w_l_plus1_T_75_d0">out, 64, ap_memory, w_l_plus1_T_75, array</column>
<column name="w_l_plus1_T_74_address0">out, 3, ap_memory, w_l_plus1_T_74, array</column>
<column name="w_l_plus1_T_74_ce0">out, 1, ap_memory, w_l_plus1_T_74, array</column>
<column name="w_l_plus1_T_74_we0">out, 1, ap_memory, w_l_plus1_T_74, array</column>
<column name="w_l_plus1_T_74_d0">out, 64, ap_memory, w_l_plus1_T_74, array</column>
<column name="w_l_plus1_T_73_address0">out, 3, ap_memory, w_l_plus1_T_73, array</column>
<column name="w_l_plus1_T_73_ce0">out, 1, ap_memory, w_l_plus1_T_73, array</column>
<column name="w_l_plus1_T_73_we0">out, 1, ap_memory, w_l_plus1_T_73, array</column>
<column name="w_l_plus1_T_73_d0">out, 64, ap_memory, w_l_plus1_T_73, array</column>
<column name="w_l_plus1_T_72_address0">out, 3, ap_memory, w_l_plus1_T_72, array</column>
<column name="w_l_plus1_T_72_ce0">out, 1, ap_memory, w_l_plus1_T_72, array</column>
<column name="w_l_plus1_T_72_we0">out, 1, ap_memory, w_l_plus1_T_72, array</column>
<column name="w_l_plus1_T_72_d0">out, 64, ap_memory, w_l_plus1_T_72, array</column>
<column name="w_l_plus1_T_71_address0">out, 3, ap_memory, w_l_plus1_T_71, array</column>
<column name="w_l_plus1_T_71_ce0">out, 1, ap_memory, w_l_plus1_T_71, array</column>
<column name="w_l_plus1_T_71_we0">out, 1, ap_memory, w_l_plus1_T_71, array</column>
<column name="w_l_plus1_T_71_d0">out, 64, ap_memory, w_l_plus1_T_71, array</column>
<column name="w_l_plus1_T_address0">out, 3, ap_memory, w_l_plus1_T, array</column>
<column name="w_l_plus1_T_ce0">out, 1, ap_memory, w_l_plus1_T, array</column>
<column name="w_l_plus1_T_we0">out, 1, ap_memory, w_l_plus1_T, array</column>
<column name="w_l_plus1_T_d0">out, 64, ap_memory, w_l_plus1_T, array</column>
<column name="w_l_plus1_val">in, 4096, ap_none, w_l_plus1_val, scalar</column>
</table>
</item>
</section>
</profile>
