m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/elias/Documents/GitHub/ProjetoSistemasDigitais/MIPS_CPU/InstructionMemory/simulation/modelsim
vinstructionmemory
Z1 !s110 1688654267
!i10b 1
!s100 PlFX_XaQTC1nD8^kW8IGD3
I6GaoUkfWlzI=G^BCWRgXF0
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1688654156
8C:/Users/elias/Documents/GitHub/ProjetoSistemasDigitais/MIPS_CPU/InstructionMemory/instructionmemory.v
FC:/Users/elias/Documents/GitHub/ProjetoSistemasDigitais/MIPS_CPU/InstructionMemory/instructionmemory.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1688654267.000000
!s107 C:/Users/elias/Documents/GitHub/ProjetoSistemasDigitais/MIPS_CPU/InstructionMemory/instructionmemory.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/elias/Documents/GitHub/ProjetoSistemasDigitais/MIPS_CPU/InstructionMemory|C:/Users/elias/Documents/GitHub/ProjetoSistemasDigitais/MIPS_CPU/InstructionMemory/instructionmemory.v|
!i113 1
Z5 o-vlog01compat -work work
Z6 !s92 -vlog01compat -work work +incdir+C:/Users/elias/Documents/GitHub/ProjetoSistemasDigitais/MIPS_CPU/InstructionMemory
Z7 tCvgOpt 0
vinstructionmemory_TB
R1
!i10b 1
!s100 ?4gaW3Ijf<lk6l?meAHPf3
I0>fE4YFBUX]E?4Xf<ifiO1
R2
R0
w1688653541
8C:/Users/elias/Documents/GitHub/ProjetoSistemasDigitais/MIPS_CPU/InstructionMemory/instructionmemory_TB.v
FC:/Users/elias/Documents/GitHub/ProjetoSistemasDigitais/MIPS_CPU/InstructionMemory/instructionmemory_TB.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/Users/elias/Documents/GitHub/ProjetoSistemasDigitais/MIPS_CPU/InstructionMemory/instructionmemory_TB.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/elias/Documents/GitHub/ProjetoSistemasDigitais/MIPS_CPU/InstructionMemory|C:/Users/elias/Documents/GitHub/ProjetoSistemasDigitais/MIPS_CPU/InstructionMemory/instructionmemory_TB.v|
!i113 1
R5
R6
R7
ninstructionmemory_@t@b
