$date
	Tue Aug  1 22:17:18 2023
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module board $end
$var wire 4 ! cnt [3:0] $end
$var wire 1 " clk $end
$scope module clockGen $end
$var wire 1 " clk $end
$var wire 1 # one $end
$upscope $end
$scope module counter $end
$var wire 1 " clk $end
$var reg 4 $ ctr [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 $
1#
x"
b1 !
$end
#5000
