// Seed: 3572965911
module module_0 (
    input supply0 id_0
    , id_25,
    input supply1 id_1,
    output wand id_2,
    output supply1 id_3,
    input tri id_4
    , id_26,
    input wor id_5,
    output tri1 id_6,
    output tri id_7,
    input supply1 id_8,
    input supply0 id_9,
    output wor id_10,
    input wire id_11,
    input wand id_12,
    output tri id_13,
    input uwire id_14,
    input uwire id_15,
    input wor id_16,
    output wor id_17,
    input wand id_18,
    input supply1 id_19,
    input wand id_20
    , id_27,
    input wire id_21,
    output wand id_22,
    input tri id_23
);
endmodule
module module_1 (
    output logic id_0,
    input logic id_1,
    output uwire id_2,
    output supply1 id_3,
    input wor id_4,
    output wand id_5,
    output supply0 id_6
);
  supply1 id_8;
  always @* id_0 <= id_1;
  assign id_5 = id_8 * id_1;
  module_0(
      id_4,
      id_4,
      id_5,
      id_5,
      id_4,
      id_4,
      id_5,
      id_6,
      id_4,
      id_4,
      id_3,
      id_4,
      id_4,
      id_3,
      id_4,
      id_4,
      id_4,
      id_3,
      id_4,
      id_4,
      id_4,
      id_4,
      id_6,
      id_4
  );
  tri0 id_9 = 1'h0 ^ ~1;
  genvar id_10;
  assign id_8 = 1;
endmodule
