signal bus : bit_vector(7 downto 0);
signal parta, parb : bit_vector(3 downto 0);
bus <= parta & partb;
-- equivalent with:
-- bus(7) <= parta(3)
-- ...
-- bus(4) <= parta(0)
-- bus(3) <= partb(3)
-- ...
-- bus(0) <= partb(0)