Generated by Fabric Compiler ( version 2022.1 <build 99559> ) at Wed Mar 27 14:10:19 2024

In normal mode(fast, normal, performance).

Placement started.
Placement done.
Total placement takes 1.47 sec.

Routing started.
Building routing graph takes 0.34 sec.
Processing design graph takes 0.02 sec.
Total nets for routing : 241.
Global routing takes 0.03 sec.
Detailed routing takes 0.03 sec.
Hold Violation Fix in router takes 0.05 sec.
Finish routing takes 0.02 sec.
Cleanup routing takes 0.00 sec.
Routing done.
Total routing takes 0.59 sec.

IO Port Info:
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| PORT            | DIRECTION     | LOC     | BANK       | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_IN_MODE     | VREF_OUT_MODE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | CONSTRAINT     
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| rd_data[0]      | output        | 122     | BANKR1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| rd_data[10]     | output        | 143     | BANKR0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| rd_data[11]     | output        | 73      | BANKL1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| rd_data[12]     | output        | 69      | BANKL1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| rd_data[13]     | output        | 103     | BANKR1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| rd_data[14]     | output        | 112     | BANKR1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| rd_data[15]     | output        | 141     | BANKR0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| rd_data[16]     | output        | 71      | BANKL1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| rd_data[17]     | output        | 86      | BANKL1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| rd_data[18]     | output        | 111     | BANKR1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| rd_data[19]     | output        | 70      | BANKL1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| rd_data[1]      | output        | 38      | BANKL0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| rd_data[20]     | output        | 45      | BANKL0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| rd_data[21]     | output        | 109     | BANKR1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| rd_data[22]     | output        | 44      | BANKL0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| rd_data[23]     | output        | 94      | BANKR1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| rd_data[24]     | output        | 49      | BANKL0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| rd_data[25]     | output        | 97      | BANKR1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| rd_data[26]     | output        | 137     | BANKR0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| rd_data[27]     | output        | 48      | BANKL0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| rd_data[28]     | output        | 47      | BANKL0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| rd_data[29]     | output        | 134     | BANKR0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| rd_data[2]      | output        | 1       | BANKR0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| rd_data[30]     | output        | 138     | BANKR0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| rd_data[3]      | output        | 72      | BANKL1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| rd_data[4]      | output        | 36      | BANKL0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| rd_data[5]      | output        | 110     | BANKR1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| rd_data[6]      | output        | 142     | BANKR0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| rd_data[7]      | output        | 2       | BANKR0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| rd_data[8]      | output        | 43      | BANKL0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| rd_data[9]      | output        | 139     | BANKR0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| sys_clk         | input         | 42      | BANKL0     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| sys_rstn        | input         | 54      | BANKL0     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| wr_data[0]      | input         | 88      | BANKL1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| wr_data[10]     | input         | 93      | BANKR1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| wr_data[11]     | input         | 131     | BANKR0     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| wr_data[12]     | input         | 135     | BANKR0     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| wr_data[13]     | input         | 66      | BANKL1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| wr_data[14]     | input         | 50      | BANKL0     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| wr_data[15]     | input         | 129     | BANKR0     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| wr_data[16]     | input         | 132     | BANKR0     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| wr_data[17]     | input         | 117     | BANKR1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| wr_data[18]     | input         | 130     | BANKR0     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| wr_data[19]     | input         | 64      | BANKL1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| wr_data[1]      | input         | 53      | BANKL0     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| wr_data[20]     | input         | 116     | BANKR1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| wr_data[21]     | input         | 55      | BANKL0     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| wr_data[22]     | input         | 127     | BANKR0     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| wr_data[23]     | input         | 118     | BANKR1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| wr_data[24]     | input         | 128     | BANKR0     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| wr_data[25]     | input         | 60      | BANKL1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| wr_data[26]     | input         | 61      | BANKL1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| wr_data[27]     | input         | 58      | BANKL1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| wr_data[28]     | input         | 121     | BANKR1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| wr_data[29]     | input         | 59      | BANKL1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| wr_data[2]      | input         | 46      | BANKL0     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| wr_data[30]     | input         | 120     | BANKR1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| wr_data[3]      | input         | 92      | BANKR1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| wr_data[4]      | input         | 133     | BANKR0     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| wr_data[5]      | input         | 136     | BANKR0     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| wr_data[6]      | input         | 87      | BANKL1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| wr_data[7]      | input         | 65      | BANKL1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| wr_data[8]      | input         | 52      | BANKL0     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| wr_data[9]      | input         | 51      | BANKL0     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| wr_en           | input         | 123     | BANKR1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                  
| Use of APM               | 0        | 20            | 0                  
| Use of BKCL              | 0        | 4             | 0                  
| Use of CLMA              | 2        | 1940          | 1                  
|   FF                     | 5        | 11640         | 1                  
|   LUT                    | 8        | 7760          | 1                  
|   LUT-FF pairs           | 5        | 7760          | 1                  
| Use of CLMS              | 3        | 660           | 1                  
|   FF                     | 9        | 3960          | 1                  
|   LUT                    | 10       | 2640          | 1                  
|   LUT-FF pairs           | 1        | 2640          | 1                  
|   Distributed RAM        | 0        | 2640          | 0                  
| Use of CRYSTAL           | 0        | 4             | 0                  
| Use of DLL               | 0        | 4             | 0                  
| Use of DQSL              | 0        | 12            | 0                  
| Use of DRM               | 0.5      | 30            | 2                  
| Use of FLSIF             | 0        | 1             | 0                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 7        | 1665          | 1                  
| Use of IO                | 65       | 103           | 64                 
|   IOBD                   | 16       | 25            | 64                 
|   IOBR                   | 2        | 4             | 50                 
|   IOBS                   | 47       | 74            | 64                 
| Use of IOCKDIV           | 0        | 8             | 0                  
| Use of IOCKDLY           | 0        | 16            | 0                  
| Use of IOCKGATE          | 0        | 8             | 0                  
| Use of IOCKGMUX_TEST     | 0        | 8             | 0                  
| Use of IOL               | 65       | 160           | 41                 
| Use of IPAL              | 0        | 1             | 0                  
| Use of LDOCLK            | 0        | 1             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PLL               | 0        | 4             | 0                  
| Use of PREGMUX_TEST      | 0        | 4             | 0                  
| Use of RCKB              | 0        | 16            | 0                  
| Use of RCKBMUX_TEST      | 0        | 8             | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 0        | 4             | 0                  
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 1        | 20            | 5                  
| Use of USCMMUX_TEST      | 0        | 20            | 0                  
| Use of VCKBMUX_TEST      | 0        | 8             | 0                  
+---------------------------------------------------------------------------+

Global Clock Info:
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| GClk Inst                | Site Of GClk Inst     | GClk Fanout Net     | Clock Loads     | Non_Clock Loads     | Driver Inst             | Driver Pin     | Site Of Driver Inst     
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| clkbufg_0/gopclkbufg     | USCM_66_104           | ntclkbufg_0         | 11              | 0                   | sys_clk_ibuf/opit_1     | INCK           | IOL_7_198               
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device Utilization Summary Of Each Module:
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name        | LUT     | FF     | Distributed RAM     | APM     | DRM     | ADC     | CRYSTAL     | DLL     | DQSL     | FLSIF     | FUSECODE     | IO     | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | OSC     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| fifo_test               | 18      | 14     | 0                   | 0       | 0.5     | 0       | 0           | 0       | 0        | 0         | 0            | 65     | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 1        
| + the_instance_name     | 14      | 10     | 0                   | 0       | 0.5     | 0       | 0           | 0       | 0        | 0         | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + U_ipml_fifo_fifo1   | 14      | 10     | 0                   | 0       | 0.5     | 0       | 0           | 0       | 0        | 0         | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_ctrl  | 14      | 10     | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_sdpram     | 0       | 0      | 0                   | 0       | 0.5     | 0       | 0           | 0       | 0        | 0         | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Inputs and Outputs :
+------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                
+------------------------------------------------------------------------------------------------------------------------+
| Input      | C:/Users/86151/Desktop/auido_fft_fir/pango_fifo_test/prj/fifo_test/device_map/fifo_test_map.adf          
| Output     | C:/Users/86151/Desktop/auido_fft_fir/pango_fifo_test/prj/fifo_test/place_route/fifo_test_pnr.adf         
|            | C:/Users/86151/Desktop/auido_fft_fir/pango_fifo_test/prj/fifo_test/place_route/clock_utilization.txt     
|            | C:/Users/86151/Desktop/auido_fft_fir/pango_fifo_test/prj/fifo_test/place_route/fifo_test_plc.adf         
|            | C:/Users/86151/Desktop/auido_fft_fir/pango_fifo_test/prj/fifo_test/place_route/fifo_test.prr             
|            | C:/Users/86151/Desktop/auido_fft_fir/pango_fifo_test/prj/fifo_test/place_route/fifo_test_prr.prt         
|            | C:/Users/86151/Desktop/auido_fft_fir/pango_fifo_test/prj/fifo_test/place_route/fifo_test_pnr.netlist     
|            | C:/Users/86151/Desktop/auido_fft_fir/pango_fifo_test/prj/fifo_test/place_route/prr.db                    
+------------------------------------------------------------------------------------------------------------------------+


Flow Command: pnr 
Peak memory: 590 MB
Total CPU  time to pnr completion : 0h:0m:5s
Process Total CPU  time to pnr completion : 0h:0m:5s
Total real time to pnr completion : 0h:0m:7s
