--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 33906 paths analyzed, 4803 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.132ns.
--------------------------------------------------------------------------------
Slack:                  11.868ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f4_mems_control/addr_q_11 (FF)
  Destination:          f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      8.142ns (Levels of Logic = 4)
  Clock Path Skew:      0.045ns (0.696 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f4_mems_control/addr_q_11 to f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.DQ       Tcko                  0.525   addr_q_11
                                                       f4_mems_control/addr_q_11
    SLICE_X9Y42.D1       net (fanout=13)       0.937   addr_q_11
    SLICE_X9Y42.D        Tilo                  0.259   addr_q_13
                                                       f4_mems_control/_n0107<1>16111
    SLICE_X9Y42.C4       net (fanout=2)        0.530   f4_mems_control/done<15>2
    SLICE_X9Y42.C        Tilo                  0.259   addr_q_13
                                                       f4_mems_control/mems_rom/done<15>2
    SLICE_X11Y38.A2      net (fanout=5)        1.215   rom_scan_is_done
    SLICE_X11Y38.A       Tilo                  0.259   f4_mems_control/addr_q_2_1
                                                       f4_mems_control/Mmux_addr_d1111_1
    SLICE_X9Y42.A6       net (fanout=18)       0.883   Mmux_addr_d1111
    SLICE_X9Y42.A        Tilo                  0.259   addr_q_13
                                                       f4_mems_control/Mmux_addr_d41
    RAMB16_X0Y28.ADDRA12 net (fanout=4)        2.616   addr_d[12]
    RAMB16_X0Y28.CLKA    Trcck_ADDRA           0.400   f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4
                                                       f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4
    -------------------------------------------------  ---------------------------
    Total                                      8.142ns (1.961ns logic, 6.181ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack:                  11.876ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f4_mems_control/addr_q_12 (FF)
  Destination:          f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      8.139ns (Levels of Logic = 4)
  Clock Path Skew:      0.050ns (0.696 - 0.646)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f4_mems_control/addr_q_12 to f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y42.AQ       Tcko                  0.430   addr_q_13
                                                       f4_mems_control/addr_q_12
    SLICE_X9Y42.D3       net (fanout=12)       1.029   addr_q_12
    SLICE_X9Y42.D        Tilo                  0.259   addr_q_13
                                                       f4_mems_control/_n0107<1>16111
    SLICE_X9Y42.C4       net (fanout=2)        0.530   f4_mems_control/done<15>2
    SLICE_X9Y42.C        Tilo                  0.259   addr_q_13
                                                       f4_mems_control/mems_rom/done<15>2
    SLICE_X11Y38.A2      net (fanout=5)        1.215   rom_scan_is_done
    SLICE_X11Y38.A       Tilo                  0.259   f4_mems_control/addr_q_2_1
                                                       f4_mems_control/Mmux_addr_d1111_1
    SLICE_X9Y42.A6       net (fanout=18)       0.883   Mmux_addr_d1111
    SLICE_X9Y42.A        Tilo                  0.259   addr_q_13
                                                       f4_mems_control/Mmux_addr_d41
    RAMB16_X0Y28.ADDRA12 net (fanout=4)        2.616   addr_d[12]
    RAMB16_X0Y28.CLKA    Trcck_ADDRA           0.400   f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4
                                                       f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4
    -------------------------------------------------  ---------------------------
    Total                                      8.139ns (1.866ns logic, 6.273ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack:                  11.921ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f4_mems_control/addr_q_11 (FF)
  Destination:          f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      8.089ns (Levels of Logic = 4)
  Clock Path Skew:      0.045ns (0.696 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f4_mems_control/addr_q_11 to f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.DQ       Tcko                  0.525   addr_q_11
                                                       f4_mems_control/addr_q_11
    SLICE_X9Y42.D1       net (fanout=13)       0.937   addr_q_11
    SLICE_X9Y42.D        Tilo                  0.259   addr_q_13
                                                       f4_mems_control/_n0107<1>16111
    SLICE_X9Y42.C4       net (fanout=2)        0.530   f4_mems_control/done<15>2
    SLICE_X9Y42.C        Tilo                  0.259   addr_q_13
                                                       f4_mems_control/mems_rom/done<15>2
    SLICE_X11Y38.A2      net (fanout=5)        1.215   rom_scan_is_done
    SLICE_X11Y38.A       Tilo                  0.259   f4_mems_control/addr_q_2_1
                                                       f4_mems_control/Mmux_addr_d1111_1
    SLICE_X8Y44.C2       net (fanout=18)       1.240   Mmux_addr_d1111
    SLICE_X8Y44.C        Tilo                  0.255   addr_q_11
                                                       f4_mems_control/Mmux_addr_d21
    RAMB16_X0Y28.ADDRA10 net (fanout=4)        2.210   addr_d[10]
    RAMB16_X0Y28.CLKA    Trcck_ADDRA           0.400   f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4
                                                       f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4
    -------------------------------------------------  ---------------------------
    Total                                      8.089ns (1.957ns logic, 6.132ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack:                  11.929ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f4_mems_control/addr_q_12 (FF)
  Destination:          f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      8.086ns (Levels of Logic = 4)
  Clock Path Skew:      0.050ns (0.696 - 0.646)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f4_mems_control/addr_q_12 to f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y42.AQ       Tcko                  0.430   addr_q_13
                                                       f4_mems_control/addr_q_12
    SLICE_X9Y42.D3       net (fanout=12)       1.029   addr_q_12
    SLICE_X9Y42.D        Tilo                  0.259   addr_q_13
                                                       f4_mems_control/_n0107<1>16111
    SLICE_X9Y42.C4       net (fanout=2)        0.530   f4_mems_control/done<15>2
    SLICE_X9Y42.C        Tilo                  0.259   addr_q_13
                                                       f4_mems_control/mems_rom/done<15>2
    SLICE_X11Y38.A2      net (fanout=5)        1.215   rom_scan_is_done
    SLICE_X11Y38.A       Tilo                  0.259   f4_mems_control/addr_q_2_1
                                                       f4_mems_control/Mmux_addr_d1111_1
    SLICE_X8Y44.C2       net (fanout=18)       1.240   Mmux_addr_d1111
    SLICE_X8Y44.C        Tilo                  0.255   addr_q_11
                                                       f4_mems_control/Mmux_addr_d21
    RAMB16_X0Y28.ADDRA10 net (fanout=4)        2.210   addr_d[10]
    RAMB16_X0Y28.CLKA    Trcck_ADDRA           0.400   f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4
                                                       f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4
    -------------------------------------------------  ---------------------------
    Total                                      8.086ns (1.862ns logic, 6.224ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack:                  11.933ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f4_mems_control/addr_q_2_1 (FF)
  Destination:          f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      8.085ns (Levels of Logic = 4)
  Clock Path Skew:      0.053ns (0.696 - 0.643)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f4_mems_control/addr_q_2_1 to f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y38.BQ      Tcko                  0.430   f4_mems_control/addr_q_2_1
                                                       f4_mems_control/addr_q_2_1
    SLICE_X9Y43.C4       net (fanout=1)        0.793   f4_mems_control/addr_q_2_1
    SLICE_X9Y43.C        Tilo                  0.259   f4_mems_control/addr_q[15]
                                                       f4_mems_control/mems_rom/done<15>11
    SLICE_X9Y42.C1       net (fanout=2)        0.712   f4_mems_control/done<15>1
    SLICE_X9Y42.C        Tilo                  0.259   addr_q_13
                                                       f4_mems_control/mems_rom/done<15>2
    SLICE_X11Y38.A2      net (fanout=5)        1.215   rom_scan_is_done
    SLICE_X11Y38.A       Tilo                  0.259   f4_mems_control/addr_q_2_1
                                                       f4_mems_control/Mmux_addr_d1111_1
    SLICE_X9Y42.A6       net (fanout=18)       0.883   Mmux_addr_d1111
    SLICE_X9Y42.A        Tilo                  0.259   addr_q_13
                                                       f4_mems_control/Mmux_addr_d41
    RAMB16_X0Y28.ADDRA12 net (fanout=4)        2.616   addr_d[12]
    RAMB16_X0Y28.CLKA    Trcck_ADDRA           0.400   f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4
                                                       f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4
    -------------------------------------------------  ---------------------------
    Total                                      8.085ns (1.866ns logic, 6.219ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack:                  11.986ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f4_mems_control/addr_q_2_1 (FF)
  Destination:          f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      8.032ns (Levels of Logic = 4)
  Clock Path Skew:      0.053ns (0.696 - 0.643)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f4_mems_control/addr_q_2_1 to f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y38.BQ      Tcko                  0.430   f4_mems_control/addr_q_2_1
                                                       f4_mems_control/addr_q_2_1
    SLICE_X9Y43.C4       net (fanout=1)        0.793   f4_mems_control/addr_q_2_1
    SLICE_X9Y43.C        Tilo                  0.259   f4_mems_control/addr_q[15]
                                                       f4_mems_control/mems_rom/done<15>11
    SLICE_X9Y42.C1       net (fanout=2)        0.712   f4_mems_control/done<15>1
    SLICE_X9Y42.C        Tilo                  0.259   addr_q_13
                                                       f4_mems_control/mems_rom/done<15>2
    SLICE_X11Y38.A2      net (fanout=5)        1.215   rom_scan_is_done
    SLICE_X11Y38.A       Tilo                  0.259   f4_mems_control/addr_q_2_1
                                                       f4_mems_control/Mmux_addr_d1111_1
    SLICE_X8Y44.C2       net (fanout=18)       1.240   Mmux_addr_d1111
    SLICE_X8Y44.C        Tilo                  0.255   addr_q_11
                                                       f4_mems_control/Mmux_addr_d21
    RAMB16_X0Y28.ADDRA10 net (fanout=4)        2.210   addr_d[10]
    RAMB16_X0Y28.CLKA    Trcck_ADDRA           0.400   f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4
                                                       f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4
    -------------------------------------------------  ---------------------------
    Total                                      8.032ns (1.862ns logic, 6.170ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack:                  11.993ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f4_mems_control/addr_q_15 (FF)
  Destination:          f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      8.019ns (Levels of Logic = 4)
  Clock Path Skew:      0.047ns (0.696 - 0.649)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f4_mems_control/addr_q_15 to f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y43.BQ       Tcko                  0.430   f4_mems_control/addr_q[15]
                                                       f4_mems_control/addr_q_15
    SLICE_X9Y43.C1       net (fanout=4)        0.727   f4_mems_control/addr_q[15]
    SLICE_X9Y43.C        Tilo                  0.259   f4_mems_control/addr_q[15]
                                                       f4_mems_control/mems_rom/done<15>11
    SLICE_X9Y42.C1       net (fanout=2)        0.712   f4_mems_control/done<15>1
    SLICE_X9Y42.C        Tilo                  0.259   addr_q_13
                                                       f4_mems_control/mems_rom/done<15>2
    SLICE_X11Y38.A2      net (fanout=5)        1.215   rom_scan_is_done
    SLICE_X11Y38.A       Tilo                  0.259   f4_mems_control/addr_q_2_1
                                                       f4_mems_control/Mmux_addr_d1111_1
    SLICE_X9Y42.A6       net (fanout=18)       0.883   Mmux_addr_d1111
    SLICE_X9Y42.A        Tilo                  0.259   addr_q_13
                                                       f4_mems_control/Mmux_addr_d41
    RAMB16_X0Y28.ADDRA12 net (fanout=4)        2.616   addr_d[12]
    RAMB16_X0Y28.CLKA    Trcck_ADDRA           0.400   f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4
                                                       f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4
    -------------------------------------------------  ---------------------------
    Total                                      8.019ns (1.866ns logic, 6.153ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack:                  12.046ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f4_mems_control/addr_q_15 (FF)
  Destination:          f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.966ns (Levels of Logic = 4)
  Clock Path Skew:      0.047ns (0.696 - 0.649)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f4_mems_control/addr_q_15 to f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y43.BQ       Tcko                  0.430   f4_mems_control/addr_q[15]
                                                       f4_mems_control/addr_q_15
    SLICE_X9Y43.C1       net (fanout=4)        0.727   f4_mems_control/addr_q[15]
    SLICE_X9Y43.C        Tilo                  0.259   f4_mems_control/addr_q[15]
                                                       f4_mems_control/mems_rom/done<15>11
    SLICE_X9Y42.C1       net (fanout=2)        0.712   f4_mems_control/done<15>1
    SLICE_X9Y42.C        Tilo                  0.259   addr_q_13
                                                       f4_mems_control/mems_rom/done<15>2
    SLICE_X11Y38.A2      net (fanout=5)        1.215   rom_scan_is_done
    SLICE_X11Y38.A       Tilo                  0.259   f4_mems_control/addr_q_2_1
                                                       f4_mems_control/Mmux_addr_d1111_1
    SLICE_X8Y44.C2       net (fanout=18)       1.240   Mmux_addr_d1111
    SLICE_X8Y44.C        Tilo                  0.255   addr_q_11
                                                       f4_mems_control/Mmux_addr_d21
    RAMB16_X0Y28.ADDRA10 net (fanout=4)        2.210   addr_d[10]
    RAMB16_X0Y28.CLKA    Trcck_ADDRA           0.400   f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4
                                                       f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4
    -------------------------------------------------  ---------------------------
    Total                                      7.966ns (1.862ns logic, 6.104ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack:                  12.108ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f4_mems_control/addr_q_11 (FF)
  Destination:          f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT2 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.904ns (Levels of Logic = 4)
  Clock Path Skew:      0.047ns (0.698 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f4_mems_control/addr_q_11 to f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.DQ       Tcko                  0.525   addr_q_11
                                                       f4_mems_control/addr_q_11
    SLICE_X9Y42.D1       net (fanout=13)       0.937   addr_q_11
    SLICE_X9Y42.D        Tilo                  0.259   addr_q_13
                                                       f4_mems_control/_n0107<1>16111
    SLICE_X9Y42.C4       net (fanout=2)        0.530   f4_mems_control/done<15>2
    SLICE_X9Y42.C        Tilo                  0.259   addr_q_13
                                                       f4_mems_control/mems_rom/done<15>2
    SLICE_X11Y38.A2      net (fanout=5)        1.215   rom_scan_is_done
    SLICE_X11Y38.A       Tilo                  0.259   f4_mems_control/addr_q_2_1
                                                       f4_mems_control/Mmux_addr_d1111_1
    SLICE_X9Y42.A6       net (fanout=18)       0.883   Mmux_addr_d1111
    SLICE_X9Y42.A        Tilo                  0.259   addr_q_13
                                                       f4_mems_control/Mmux_addr_d41
    RAMB16_X0Y26.ADDRA12 net (fanout=4)        2.378   addr_d[12]
    RAMB16_X0Y26.CLKA    Trcck_ADDRA           0.400   f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT2
                                                       f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT2
    -------------------------------------------------  ---------------------------
    Total                                      7.904ns (1.961ns logic, 5.943ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack:                  12.116ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f4_mems_control/addr_q_12 (FF)
  Destination:          f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT2 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.901ns (Levels of Logic = 4)
  Clock Path Skew:      0.052ns (0.698 - 0.646)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f4_mems_control/addr_q_12 to f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y42.AQ       Tcko                  0.430   addr_q_13
                                                       f4_mems_control/addr_q_12
    SLICE_X9Y42.D3       net (fanout=12)       1.029   addr_q_12
    SLICE_X9Y42.D        Tilo                  0.259   addr_q_13
                                                       f4_mems_control/_n0107<1>16111
    SLICE_X9Y42.C4       net (fanout=2)        0.530   f4_mems_control/done<15>2
    SLICE_X9Y42.C        Tilo                  0.259   addr_q_13
                                                       f4_mems_control/mems_rom/done<15>2
    SLICE_X11Y38.A2      net (fanout=5)        1.215   rom_scan_is_done
    SLICE_X11Y38.A       Tilo                  0.259   f4_mems_control/addr_q_2_1
                                                       f4_mems_control/Mmux_addr_d1111_1
    SLICE_X9Y42.A6       net (fanout=18)       0.883   Mmux_addr_d1111
    SLICE_X9Y42.A        Tilo                  0.259   addr_q_13
                                                       f4_mems_control/Mmux_addr_d41
    RAMB16_X0Y26.ADDRA12 net (fanout=4)        2.378   addr_d[12]
    RAMB16_X0Y26.CLKA    Trcck_ADDRA           0.400   f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT2
                                                       f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT2
    -------------------------------------------------  ---------------------------
    Total                                      7.901ns (1.866ns logic, 6.035ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack:                  12.117ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f4_mems_control/addr_q_4 (FF)
  Destination:          f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.900ns (Levels of Logic = 4)
  Clock Path Skew:      0.052ns (0.696 - 0.644)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f4_mems_control/addr_q_4 to f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y41.AQ       Tcko                  0.430   addr_q_7
                                                       f4_mems_control/addr_q_4
    SLICE_X9Y43.C3       net (fanout=8)        0.608   addr_q_4
    SLICE_X9Y43.C        Tilo                  0.259   f4_mems_control/addr_q[15]
                                                       f4_mems_control/mems_rom/done<15>11
    SLICE_X9Y42.C1       net (fanout=2)        0.712   f4_mems_control/done<15>1
    SLICE_X9Y42.C        Tilo                  0.259   addr_q_13
                                                       f4_mems_control/mems_rom/done<15>2
    SLICE_X11Y38.A2      net (fanout=5)        1.215   rom_scan_is_done
    SLICE_X11Y38.A       Tilo                  0.259   f4_mems_control/addr_q_2_1
                                                       f4_mems_control/Mmux_addr_d1111_1
    SLICE_X9Y42.A6       net (fanout=18)       0.883   Mmux_addr_d1111
    SLICE_X9Y42.A        Tilo                  0.259   addr_q_13
                                                       f4_mems_control/Mmux_addr_d41
    RAMB16_X0Y28.ADDRA12 net (fanout=4)        2.616   addr_d[12]
    RAMB16_X0Y28.CLKA    Trcck_ADDRA           0.400   f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4
                                                       f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4
    -------------------------------------------------  ---------------------------
    Total                                      7.900ns (1.866ns logic, 6.034ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack:                  12.146ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f4_mems_control/addr_q_5 (FF)
  Destination:          f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.871ns (Levels of Logic = 4)
  Clock Path Skew:      0.052ns (0.696 - 0.644)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f4_mems_control/addr_q_5 to f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y41.BQ       Tcko                  0.430   addr_q_7
                                                       f4_mems_control/addr_q_5
    SLICE_X9Y42.D2       net (fanout=13)       0.761   addr_q_5
    SLICE_X9Y42.D        Tilo                  0.259   addr_q_13
                                                       f4_mems_control/_n0107<1>16111
    SLICE_X9Y42.C4       net (fanout=2)        0.530   f4_mems_control/done<15>2
    SLICE_X9Y42.C        Tilo                  0.259   addr_q_13
                                                       f4_mems_control/mems_rom/done<15>2
    SLICE_X11Y38.A2      net (fanout=5)        1.215   rom_scan_is_done
    SLICE_X11Y38.A       Tilo                  0.259   f4_mems_control/addr_q_2_1
                                                       f4_mems_control/Mmux_addr_d1111_1
    SLICE_X9Y42.A6       net (fanout=18)       0.883   Mmux_addr_d1111
    SLICE_X9Y42.A        Tilo                  0.259   addr_q_13
                                                       f4_mems_control/Mmux_addr_d41
    RAMB16_X0Y28.ADDRA12 net (fanout=4)        2.616   addr_d[12]
    RAMB16_X0Y28.CLKA    Trcck_ADDRA           0.400   f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4
                                                       f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4
    -------------------------------------------------  ---------------------------
    Total                                      7.871ns (1.866ns logic, 6.005ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  12.162ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f4_mems_control/addr_q_11 (FF)
  Destination:          f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT2 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.850ns (Levels of Logic = 4)
  Clock Path Skew:      0.047ns (0.698 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f4_mems_control/addr_q_11 to f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.DQ       Tcko                  0.525   addr_q_11
                                                       f4_mems_control/addr_q_11
    SLICE_X9Y42.D1       net (fanout=13)       0.937   addr_q_11
    SLICE_X9Y42.D        Tilo                  0.259   addr_q_13
                                                       f4_mems_control/_n0107<1>16111
    SLICE_X9Y42.C4       net (fanout=2)        0.530   f4_mems_control/done<15>2
    SLICE_X9Y42.C        Tilo                  0.259   addr_q_13
                                                       f4_mems_control/mems_rom/done<15>2
    SLICE_X11Y38.A2      net (fanout=5)        1.215   rom_scan_is_done
    SLICE_X11Y38.A       Tilo                  0.259   f4_mems_control/addr_q_2_1
                                                       f4_mems_control/Mmux_addr_d1111_1
    SLICE_X8Y44.C2       net (fanout=18)       1.240   Mmux_addr_d1111
    SLICE_X8Y44.C        Tilo                  0.255   addr_q_11
                                                       f4_mems_control/Mmux_addr_d21
    RAMB16_X0Y26.ADDRA10 net (fanout=4)        1.971   addr_d[10]
    RAMB16_X0Y26.CLKA    Trcck_ADDRA           0.400   f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT2
                                                       f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT2
    -------------------------------------------------  ---------------------------
    Total                                      7.850ns (1.957ns logic, 5.893ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  12.170ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f4_mems_control/addr_q_12 (FF)
  Destination:          f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT2 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.847ns (Levels of Logic = 4)
  Clock Path Skew:      0.052ns (0.698 - 0.646)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f4_mems_control/addr_q_12 to f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y42.AQ       Tcko                  0.430   addr_q_13
                                                       f4_mems_control/addr_q_12
    SLICE_X9Y42.D3       net (fanout=12)       1.029   addr_q_12
    SLICE_X9Y42.D        Tilo                  0.259   addr_q_13
                                                       f4_mems_control/_n0107<1>16111
    SLICE_X9Y42.C4       net (fanout=2)        0.530   f4_mems_control/done<15>2
    SLICE_X9Y42.C        Tilo                  0.259   addr_q_13
                                                       f4_mems_control/mems_rom/done<15>2
    SLICE_X11Y38.A2      net (fanout=5)        1.215   rom_scan_is_done
    SLICE_X11Y38.A       Tilo                  0.259   f4_mems_control/addr_q_2_1
                                                       f4_mems_control/Mmux_addr_d1111_1
    SLICE_X8Y44.C2       net (fanout=18)       1.240   Mmux_addr_d1111
    SLICE_X8Y44.C        Tilo                  0.255   addr_q_11
                                                       f4_mems_control/Mmux_addr_d21
    RAMB16_X0Y26.ADDRA10 net (fanout=4)        1.971   addr_d[10]
    RAMB16_X0Y26.CLKA    Trcck_ADDRA           0.400   f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT2
                                                       f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT2
    -------------------------------------------------  ---------------------------
    Total                                      7.847ns (1.862ns logic, 5.985ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  12.170ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f4_mems_control/addr_q_4 (FF)
  Destination:          f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.847ns (Levels of Logic = 4)
  Clock Path Skew:      0.052ns (0.696 - 0.644)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f4_mems_control/addr_q_4 to f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y41.AQ       Tcko                  0.430   addr_q_7
                                                       f4_mems_control/addr_q_4
    SLICE_X9Y43.C3       net (fanout=8)        0.608   addr_q_4
    SLICE_X9Y43.C        Tilo                  0.259   f4_mems_control/addr_q[15]
                                                       f4_mems_control/mems_rom/done<15>11
    SLICE_X9Y42.C1       net (fanout=2)        0.712   f4_mems_control/done<15>1
    SLICE_X9Y42.C        Tilo                  0.259   addr_q_13
                                                       f4_mems_control/mems_rom/done<15>2
    SLICE_X11Y38.A2      net (fanout=5)        1.215   rom_scan_is_done
    SLICE_X11Y38.A       Tilo                  0.259   f4_mems_control/addr_q_2_1
                                                       f4_mems_control/Mmux_addr_d1111_1
    SLICE_X8Y44.C2       net (fanout=18)       1.240   Mmux_addr_d1111
    SLICE_X8Y44.C        Tilo                  0.255   addr_q_11
                                                       f4_mems_control/Mmux_addr_d21
    RAMB16_X0Y28.ADDRA10 net (fanout=4)        2.210   addr_d[10]
    RAMB16_X0Y28.CLKA    Trcck_ADDRA           0.400   f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4
                                                       f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4
    -------------------------------------------------  ---------------------------
    Total                                      7.847ns (1.862ns logic, 5.985ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  12.173ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f4_mems_control/addr_q_2_1 (FF)
  Destination:          f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT2 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.847ns (Levels of Logic = 4)
  Clock Path Skew:      0.055ns (0.698 - 0.643)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f4_mems_control/addr_q_2_1 to f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y38.BQ      Tcko                  0.430   f4_mems_control/addr_q_2_1
                                                       f4_mems_control/addr_q_2_1
    SLICE_X9Y43.C4       net (fanout=1)        0.793   f4_mems_control/addr_q_2_1
    SLICE_X9Y43.C        Tilo                  0.259   f4_mems_control/addr_q[15]
                                                       f4_mems_control/mems_rom/done<15>11
    SLICE_X9Y42.C1       net (fanout=2)        0.712   f4_mems_control/done<15>1
    SLICE_X9Y42.C        Tilo                  0.259   addr_q_13
                                                       f4_mems_control/mems_rom/done<15>2
    SLICE_X11Y38.A2      net (fanout=5)        1.215   rom_scan_is_done
    SLICE_X11Y38.A       Tilo                  0.259   f4_mems_control/addr_q_2_1
                                                       f4_mems_control/Mmux_addr_d1111_1
    SLICE_X9Y42.A6       net (fanout=18)       0.883   Mmux_addr_d1111
    SLICE_X9Y42.A        Tilo                  0.259   addr_q_13
                                                       f4_mems_control/Mmux_addr_d41
    RAMB16_X0Y26.ADDRA12 net (fanout=4)        2.378   addr_d[12]
    RAMB16_X0Y26.CLKA    Trcck_ADDRA           0.400   f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT2
                                                       f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT2
    -------------------------------------------------  ---------------------------
    Total                                      7.847ns (1.866ns logic, 5.981ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack:                  12.188ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f4_mems_control/addr_q_11 (FF)
  Destination:          f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.822ns (Levels of Logic = 4)
  Clock Path Skew:      0.045ns (0.696 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f4_mems_control/addr_q_11 to f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.DQ       Tcko                  0.525   addr_q_11
                                                       f4_mems_control/addr_q_11
    SLICE_X9Y42.D1       net (fanout=13)       0.937   addr_q_11
    SLICE_X9Y42.D        Tilo                  0.259   addr_q_13
                                                       f4_mems_control/_n0107<1>16111
    SLICE_X9Y42.C4       net (fanout=2)        0.530   f4_mems_control/done<15>2
    SLICE_X9Y42.C        Tilo                  0.259   addr_q_13
                                                       f4_mems_control/mems_rom/done<15>2
    SLICE_X11Y38.A2      net (fanout=5)        1.215   rom_scan_is_done
    SLICE_X11Y38.A       Tilo                  0.259   f4_mems_control/addr_q_2_1
                                                       f4_mems_control/Mmux_addr_d1111_1
    SLICE_X9Y42.B1       net (fanout=18)       1.261   Mmux_addr_d1111
    SLICE_X9Y42.B        Tilo                  0.259   addr_q_13
                                                       f4_mems_control/Mmux_addr_d51
    RAMB16_X0Y28.ADDRA13 net (fanout=4)        1.918   addr_d[13]
    RAMB16_X0Y28.CLKA    Trcck_ADDRA           0.400   f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4
                                                       f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4
    -------------------------------------------------  ---------------------------
    Total                                      7.822ns (1.961ns logic, 5.861ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack:                  12.196ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f4_mems_control/addr_q_12 (FF)
  Destination:          f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.819ns (Levels of Logic = 4)
  Clock Path Skew:      0.050ns (0.696 - 0.646)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f4_mems_control/addr_q_12 to f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y42.AQ       Tcko                  0.430   addr_q_13
                                                       f4_mems_control/addr_q_12
    SLICE_X9Y42.D3       net (fanout=12)       1.029   addr_q_12
    SLICE_X9Y42.D        Tilo                  0.259   addr_q_13
                                                       f4_mems_control/_n0107<1>16111
    SLICE_X9Y42.C4       net (fanout=2)        0.530   f4_mems_control/done<15>2
    SLICE_X9Y42.C        Tilo                  0.259   addr_q_13
                                                       f4_mems_control/mems_rom/done<15>2
    SLICE_X11Y38.A2      net (fanout=5)        1.215   rom_scan_is_done
    SLICE_X11Y38.A       Tilo                  0.259   f4_mems_control/addr_q_2_1
                                                       f4_mems_control/Mmux_addr_d1111_1
    SLICE_X9Y42.B1       net (fanout=18)       1.261   Mmux_addr_d1111
    SLICE_X9Y42.B        Tilo                  0.259   addr_q_13
                                                       f4_mems_control/Mmux_addr_d51
    RAMB16_X0Y28.ADDRA13 net (fanout=4)        1.918   addr_d[13]
    RAMB16_X0Y28.CLKA    Trcck_ADDRA           0.400   f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4
                                                       f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4
    -------------------------------------------------  ---------------------------
    Total                                      7.819ns (1.866ns logic, 5.953ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack:                  12.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f4_mems_control/addr_q_5 (FF)
  Destination:          f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.818ns (Levels of Logic = 4)
  Clock Path Skew:      0.052ns (0.696 - 0.644)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f4_mems_control/addr_q_5 to f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y41.BQ       Tcko                  0.430   addr_q_7
                                                       f4_mems_control/addr_q_5
    SLICE_X9Y42.D2       net (fanout=13)       0.761   addr_q_5
    SLICE_X9Y42.D        Tilo                  0.259   addr_q_13
                                                       f4_mems_control/_n0107<1>16111
    SLICE_X9Y42.C4       net (fanout=2)        0.530   f4_mems_control/done<15>2
    SLICE_X9Y42.C        Tilo                  0.259   addr_q_13
                                                       f4_mems_control/mems_rom/done<15>2
    SLICE_X11Y38.A2      net (fanout=5)        1.215   rom_scan_is_done
    SLICE_X11Y38.A       Tilo                  0.259   f4_mems_control/addr_q_2_1
                                                       f4_mems_control/Mmux_addr_d1111_1
    SLICE_X8Y44.C2       net (fanout=18)       1.240   Mmux_addr_d1111
    SLICE_X8Y44.C        Tilo                  0.255   addr_q_11
                                                       f4_mems_control/Mmux_addr_d21
    RAMB16_X0Y28.ADDRA10 net (fanout=4)        2.210   addr_d[10]
    RAMB16_X0Y28.CLKA    Trcck_ADDRA           0.400   f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4
                                                       f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4
    -------------------------------------------------  ---------------------------
    Total                                      7.818ns (1.862ns logic, 5.956ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack:                  12.227ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f4_mems_control/addr_q_2_1 (FF)
  Destination:          f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT2 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.793ns (Levels of Logic = 4)
  Clock Path Skew:      0.055ns (0.698 - 0.643)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f4_mems_control/addr_q_2_1 to f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y38.BQ      Tcko                  0.430   f4_mems_control/addr_q_2_1
                                                       f4_mems_control/addr_q_2_1
    SLICE_X9Y43.C4       net (fanout=1)        0.793   f4_mems_control/addr_q_2_1
    SLICE_X9Y43.C        Tilo                  0.259   f4_mems_control/addr_q[15]
                                                       f4_mems_control/mems_rom/done<15>11
    SLICE_X9Y42.C1       net (fanout=2)        0.712   f4_mems_control/done<15>1
    SLICE_X9Y42.C        Tilo                  0.259   addr_q_13
                                                       f4_mems_control/mems_rom/done<15>2
    SLICE_X11Y38.A2      net (fanout=5)        1.215   rom_scan_is_done
    SLICE_X11Y38.A       Tilo                  0.259   f4_mems_control/addr_q_2_1
                                                       f4_mems_control/Mmux_addr_d1111_1
    SLICE_X8Y44.C2       net (fanout=18)       1.240   Mmux_addr_d1111
    SLICE_X8Y44.C        Tilo                  0.255   addr_q_11
                                                       f4_mems_control/Mmux_addr_d21
    RAMB16_X0Y26.ADDRA10 net (fanout=4)        1.971   addr_d[10]
    RAMB16_X0Y26.CLKA    Trcck_ADDRA           0.400   f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT2
                                                       f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT2
    -------------------------------------------------  ---------------------------
    Total                                      7.793ns (1.862ns logic, 5.931ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack:                  12.233ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f4_mems_control/addr_q_15 (FF)
  Destination:          f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT2 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.781ns (Levels of Logic = 4)
  Clock Path Skew:      0.049ns (0.698 - 0.649)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f4_mems_control/addr_q_15 to f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y43.BQ       Tcko                  0.430   f4_mems_control/addr_q[15]
                                                       f4_mems_control/addr_q_15
    SLICE_X9Y43.C1       net (fanout=4)        0.727   f4_mems_control/addr_q[15]
    SLICE_X9Y43.C        Tilo                  0.259   f4_mems_control/addr_q[15]
                                                       f4_mems_control/mems_rom/done<15>11
    SLICE_X9Y42.C1       net (fanout=2)        0.712   f4_mems_control/done<15>1
    SLICE_X9Y42.C        Tilo                  0.259   addr_q_13
                                                       f4_mems_control/mems_rom/done<15>2
    SLICE_X11Y38.A2      net (fanout=5)        1.215   rom_scan_is_done
    SLICE_X11Y38.A       Tilo                  0.259   f4_mems_control/addr_q_2_1
                                                       f4_mems_control/Mmux_addr_d1111_1
    SLICE_X9Y42.A6       net (fanout=18)       0.883   Mmux_addr_d1111
    SLICE_X9Y42.A        Tilo                  0.259   addr_q_13
                                                       f4_mems_control/Mmux_addr_d41
    RAMB16_X0Y26.ADDRA12 net (fanout=4)        2.378   addr_d[12]
    RAMB16_X0Y26.CLKA    Trcck_ADDRA           0.400   f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT2
                                                       f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT2
    -------------------------------------------------  ---------------------------
    Total                                      7.781ns (1.866ns logic, 5.915ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack:                  12.253ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f4_mems_control/addr_q_2_1 (FF)
  Destination:          f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.765ns (Levels of Logic = 4)
  Clock Path Skew:      0.053ns (0.696 - 0.643)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f4_mems_control/addr_q_2_1 to f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y38.BQ      Tcko                  0.430   f4_mems_control/addr_q_2_1
                                                       f4_mems_control/addr_q_2_1
    SLICE_X9Y43.C4       net (fanout=1)        0.793   f4_mems_control/addr_q_2_1
    SLICE_X9Y43.C        Tilo                  0.259   f4_mems_control/addr_q[15]
                                                       f4_mems_control/mems_rom/done<15>11
    SLICE_X9Y42.C1       net (fanout=2)        0.712   f4_mems_control/done<15>1
    SLICE_X9Y42.C        Tilo                  0.259   addr_q_13
                                                       f4_mems_control/mems_rom/done<15>2
    SLICE_X11Y38.A2      net (fanout=5)        1.215   rom_scan_is_done
    SLICE_X11Y38.A       Tilo                  0.259   f4_mems_control/addr_q_2_1
                                                       f4_mems_control/Mmux_addr_d1111_1
    SLICE_X9Y42.B1       net (fanout=18)       1.261   Mmux_addr_d1111
    SLICE_X9Y42.B        Tilo                  0.259   addr_q_13
                                                       f4_mems_control/Mmux_addr_d51
    RAMB16_X0Y28.ADDRA13 net (fanout=4)        1.918   addr_d[13]
    RAMB16_X0Y28.CLKA    Trcck_ADDRA           0.400   f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4
                                                       f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4
    -------------------------------------------------  ---------------------------
    Total                                      7.765ns (1.866ns logic, 5.899ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack:                  12.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_0 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.170ns (Levels of Logic = 3)
  Clock Path Skew:      0.461ns (0.812 - 0.351)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_0 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y15.AQ       Tcko                  0.430   fifo_manager/serial_tx_TDC/bit_ctr_q[4]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_0
    SLICE_X14Y32.A6      net (fanout=16)       2.491   fifo_manager/serial_tx_TDC/bit_ctr_q[0]
    SLICE_X14Y32.A       Tilo                  0.235   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_21_o_Mux_11_o_114
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_21_o_Mux_11_o_114
    SLICE_X10Y16.B4      net (fanout=1)        1.788   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_21_o_Mux_11_o_114
    SLICE_X10Y16.B       Tilo                  0.235   fifo_manager/serial_tx_TDC/N61
                                                       fifo_manager/serial_tx_TDC/tx_d_SW0
    SLICE_X10Y16.A5      net (fanout=1)        0.196   fifo_manager/serial_tx_TDC/N61
    SLICE_X10Y16.A       Tilo                  0.235   fifo_manager/serial_tx_TDC/N61
                                                       fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X6Y1.D1       net (fanout=1)        1.382   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X6Y1.CLK0     Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      8.170ns (2.313ns logic, 5.857ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  12.277ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f4_mems_control/addr_q_11 (FF)
  Destination:          f3_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT2 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.623ns (Levels of Logic = 4)
  Clock Path Skew:      -0.065ns (0.679 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f4_mems_control/addr_q_11 to f3_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.DQ       Tcko                  0.525   addr_q_11
                                                       f4_mems_control/addr_q_11
    SLICE_X9Y42.D1       net (fanout=13)       0.937   addr_q_11
    SLICE_X9Y42.D        Tilo                  0.259   addr_q_13
                                                       f4_mems_control/_n0107<1>16111
    SLICE_X9Y42.C4       net (fanout=2)        0.530   f4_mems_control/done<15>2
    SLICE_X9Y42.C        Tilo                  0.259   addr_q_13
                                                       f4_mems_control/mems_rom/done<15>2
    SLICE_X11Y38.A2      net (fanout=5)        1.215   rom_scan_is_done
    SLICE_X11Y38.A       Tilo                  0.259   f4_mems_control/addr_q_2_1
                                                       f4_mems_control/Mmux_addr_d1111_1
    SLICE_X17Y36.A3      net (fanout=18)       1.372   Mmux_addr_d1111
    SLICE_X17Y36.A       Tilo                  0.259   addr_d<8>_0
                                                       f3_mems_control/Mmux_addr_d131
    RAMB16_X1Y12.ADDRA6  net (fanout=4)        1.608   addr_d<6>_0
    RAMB16_X1Y12.CLKA    Trcck_ADDRA           0.400   f3_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT2
                                                       f3_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT2
    -------------------------------------------------  ---------------------------
    Total                                      7.623ns (1.961ns logic, 5.662ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack:                  12.285ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f4_mems_control/addr_q_12 (FF)
  Destination:          f3_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT2 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.620ns (Levels of Logic = 4)
  Clock Path Skew:      -0.060ns (0.679 - 0.739)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f4_mems_control/addr_q_12 to f3_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y42.AQ       Tcko                  0.430   addr_q_13
                                                       f4_mems_control/addr_q_12
    SLICE_X9Y42.D3       net (fanout=12)       1.029   addr_q_12
    SLICE_X9Y42.D        Tilo                  0.259   addr_q_13
                                                       f4_mems_control/_n0107<1>16111
    SLICE_X9Y42.C4       net (fanout=2)        0.530   f4_mems_control/done<15>2
    SLICE_X9Y42.C        Tilo                  0.259   addr_q_13
                                                       f4_mems_control/mems_rom/done<15>2
    SLICE_X11Y38.A2      net (fanout=5)        1.215   rom_scan_is_done
    SLICE_X11Y38.A       Tilo                  0.259   f4_mems_control/addr_q_2_1
                                                       f4_mems_control/Mmux_addr_d1111_1
    SLICE_X17Y36.A3      net (fanout=18)       1.372   Mmux_addr_d1111
    SLICE_X17Y36.A       Tilo                  0.259   addr_d<8>_0
                                                       f3_mems_control/Mmux_addr_d131
    RAMB16_X1Y12.ADDRA6  net (fanout=4)        1.608   addr_d<6>_0
    RAMB16_X1Y12.CLKA    Trcck_ADDRA           0.400   f3_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT2
                                                       f3_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT2
    -------------------------------------------------  ---------------------------
    Total                                      7.620ns (1.866ns logic, 5.754ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  12.287ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f4_mems_control/addr_q_15 (FF)
  Destination:          f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT2 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.727ns (Levels of Logic = 4)
  Clock Path Skew:      0.049ns (0.698 - 0.649)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f4_mems_control/addr_q_15 to f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y43.BQ       Tcko                  0.430   f4_mems_control/addr_q[15]
                                                       f4_mems_control/addr_q_15
    SLICE_X9Y43.C1       net (fanout=4)        0.727   f4_mems_control/addr_q[15]
    SLICE_X9Y43.C        Tilo                  0.259   f4_mems_control/addr_q[15]
                                                       f4_mems_control/mems_rom/done<15>11
    SLICE_X9Y42.C1       net (fanout=2)        0.712   f4_mems_control/done<15>1
    SLICE_X9Y42.C        Tilo                  0.259   addr_q_13
                                                       f4_mems_control/mems_rom/done<15>2
    SLICE_X11Y38.A2      net (fanout=5)        1.215   rom_scan_is_done
    SLICE_X11Y38.A       Tilo                  0.259   f4_mems_control/addr_q_2_1
                                                       f4_mems_control/Mmux_addr_d1111_1
    SLICE_X8Y44.C2       net (fanout=18)       1.240   Mmux_addr_d1111
    SLICE_X8Y44.C        Tilo                  0.255   addr_q_11
                                                       f4_mems_control/Mmux_addr_d21
    RAMB16_X0Y26.ADDRA10 net (fanout=4)        1.971   addr_d[10]
    RAMB16_X0Y26.CLKA    Trcck_ADDRA           0.400   f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT2
                                                       f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT2
    -------------------------------------------------  ---------------------------
    Total                                      7.727ns (1.862ns logic, 5.865ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack:                  12.295ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f4_mems_control/addr_q_11 (FF)
  Destination:          f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.715ns (Levels of Logic = 4)
  Clock Path Skew:      0.045ns (0.696 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f4_mems_control/addr_q_11 to f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.DQ       Tcko                  0.525   addr_q_11
                                                       f4_mems_control/addr_q_11
    SLICE_X9Y42.D1       net (fanout=13)       0.937   addr_q_11
    SLICE_X9Y42.D        Tilo                  0.259   addr_q_13
                                                       f4_mems_control/_n0107<1>16111
    SLICE_X9Y42.C4       net (fanout=2)        0.530   f4_mems_control/done<15>2
    SLICE_X9Y42.C        Tilo                  0.259   addr_q_13
                                                       f4_mems_control/mems_rom/done<15>2
    SLICE_X11Y38.A2      net (fanout=5)        1.215   rom_scan_is_done
    SLICE_X11Y38.A       Tilo                  0.259   f4_mems_control/addr_q_2_1
                                                       f4_mems_control/Mmux_addr_d1111_1
    SLICE_X9Y41.A6       net (fanout=18)       0.693   Mmux_addr_d1111
    SLICE_X9Y41.A        Tilo                  0.259   addr_q_7
                                                       f4_mems_control/Mmux_addr_d111
    RAMB16_X0Y28.ADDRA4  net (fanout=4)        2.379   addr_d[4]
    RAMB16_X0Y28.CLKA    Trcck_ADDRA           0.400   f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4
                                                       f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4
    -------------------------------------------------  ---------------------------
    Total                                      7.715ns (1.961ns logic, 5.754ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack:                  12.303ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f4_mems_control/addr_q_12 (FF)
  Destination:          f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.712ns (Levels of Logic = 4)
  Clock Path Skew:      0.050ns (0.696 - 0.646)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f4_mems_control/addr_q_12 to f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y42.AQ       Tcko                  0.430   addr_q_13
                                                       f4_mems_control/addr_q_12
    SLICE_X9Y42.D3       net (fanout=12)       1.029   addr_q_12
    SLICE_X9Y42.D        Tilo                  0.259   addr_q_13
                                                       f4_mems_control/_n0107<1>16111
    SLICE_X9Y42.C4       net (fanout=2)        0.530   f4_mems_control/done<15>2
    SLICE_X9Y42.C        Tilo                  0.259   addr_q_13
                                                       f4_mems_control/mems_rom/done<15>2
    SLICE_X11Y38.A2      net (fanout=5)        1.215   rom_scan_is_done
    SLICE_X11Y38.A       Tilo                  0.259   f4_mems_control/addr_q_2_1
                                                       f4_mems_control/Mmux_addr_d1111_1
    SLICE_X9Y41.A6       net (fanout=18)       0.693   Mmux_addr_d1111
    SLICE_X9Y41.A        Tilo                  0.259   addr_q_7
                                                       f4_mems_control/Mmux_addr_d111
    RAMB16_X0Y28.ADDRA4  net (fanout=4)        2.379   addr_d[4]
    RAMB16_X0Y28.CLKA    Trcck_ADDRA           0.400   f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4
                                                       f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4
    -------------------------------------------------  ---------------------------
    Total                                      7.712ns (1.866ns logic, 5.846ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack:                  12.303ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f4_mems_control/addr_q_14 (FF)
  Destination:          f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.709ns (Levels of Logic = 4)
  Clock Path Skew:      0.047ns (0.696 - 0.649)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f4_mems_control/addr_q_14 to f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y43.AQ       Tcko                  0.430   f4_mems_control/addr_q[15]
                                                       f4_mems_control/addr_q_14
    SLICE_X9Y43.C5       net (fanout=4)        0.417   f4_mems_control/addr_q[14]
    SLICE_X9Y43.C        Tilo                  0.259   f4_mems_control/addr_q[15]
                                                       f4_mems_control/mems_rom/done<15>11
    SLICE_X9Y42.C1       net (fanout=2)        0.712   f4_mems_control/done<15>1
    SLICE_X9Y42.C        Tilo                  0.259   addr_q_13
                                                       f4_mems_control/mems_rom/done<15>2
    SLICE_X11Y38.A2      net (fanout=5)        1.215   rom_scan_is_done
    SLICE_X11Y38.A       Tilo                  0.259   f4_mems_control/addr_q_2_1
                                                       f4_mems_control/Mmux_addr_d1111_1
    SLICE_X9Y42.A6       net (fanout=18)       0.883   Mmux_addr_d1111
    SLICE_X9Y42.A        Tilo                  0.259   addr_q_13
                                                       f4_mems_control/Mmux_addr_d41
    RAMB16_X0Y28.ADDRA12 net (fanout=4)        2.616   addr_d[12]
    RAMB16_X0Y28.CLKA    Trcck_ADDRA           0.400   f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4
                                                       f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4
    -------------------------------------------------  ---------------------------
    Total                                      7.709ns (1.866ns logic, 5.843ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack:                  12.313ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f4_mems_control/addr_q_15 (FF)
  Destination:          f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.699ns (Levels of Logic = 4)
  Clock Path Skew:      0.047ns (0.696 - 0.649)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f4_mems_control/addr_q_15 to f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y43.BQ       Tcko                  0.430   f4_mems_control/addr_q[15]
                                                       f4_mems_control/addr_q_15
    SLICE_X9Y43.C1       net (fanout=4)        0.727   f4_mems_control/addr_q[15]
    SLICE_X9Y43.C        Tilo                  0.259   f4_mems_control/addr_q[15]
                                                       f4_mems_control/mems_rom/done<15>11
    SLICE_X9Y42.C1       net (fanout=2)        0.712   f4_mems_control/done<15>1
    SLICE_X9Y42.C        Tilo                  0.259   addr_q_13
                                                       f4_mems_control/mems_rom/done<15>2
    SLICE_X11Y38.A2      net (fanout=5)        1.215   rom_scan_is_done
    SLICE_X11Y38.A       Tilo                  0.259   f4_mems_control/addr_q_2_1
                                                       f4_mems_control/Mmux_addr_d1111_1
    SLICE_X9Y42.B1       net (fanout=18)       1.261   Mmux_addr_d1111
    SLICE_X9Y42.B        Tilo                  0.259   addr_q_13
                                                       f4_mems_control/Mmux_addr_d51
    RAMB16_X0Y28.ADDRA13 net (fanout=4)        1.918   addr_d[13]
    RAMB16_X0Y28.CLKA    Trcck_ADDRA           0.400   f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4
                                                       f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4
    -------------------------------------------------  ---------------------------
    Total                                      7.699ns (1.866ns logic, 5.833ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT1/CLKA
  Logical resource: f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT1/CLKA
  Location pin: RAMB16_X0Y10.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: f3_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT1/CLKA
  Logical resource: f3_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT1/CLKA
  Location pin: RAMB16_X1Y14.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT1/CLKA
  Logical resource: f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT1/CLKA
  Location pin: RAMB16_X0Y22.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT2/CLKA
  Logical resource: f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT2/CLKA
  Location pin: RAMB16_X0Y14.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: f3_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT2/CLKA
  Logical resource: f3_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT2/CLKA
  Location pin: RAMB16_X1Y12.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT2/CLKA
  Logical resource: f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT2/CLKA
  Location pin: RAMB16_X0Y26.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT3/CLKA
  Logical resource: f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT3/CLKA
  Location pin: RAMB16_X0Y16.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: f3_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT3/CLKA
  Logical resource: f3_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT3/CLKA
  Location pin: RAMB16_X1Y16.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT3/CLKA
  Logical resource: f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT3/CLKA
  Location pin: RAMB16_X0Y24.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4/CLKA
  Logical resource: f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4/CLKA
  Location pin: RAMB16_X0Y12.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: f3_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4/CLKA
  Logical resource: f3_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4/CLKA
  Location pin: RAMB16_X1Y18.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4/CLKA
  Logical resource: f4_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4/CLKA
  Location pin: RAMB16_X0Y28.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: mosi_q_0/CLK0
  Logical resource: f2_mems_spi_master/mosi_q/CK0
  Location pin: OLOGIC_X12Y31.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: mosi_q_2/CLK0
  Logical resource: f3_mems_spi_master/mosi_q/CK0
  Location pin: OLOGIC_X0Y28.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: mosi_q_4/CLK0
  Logical resource: f4_mems_spi_master/mosi_q/CK0
  Location pin: OLOGIC_X0Y47.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: tx_q/CLK0
  Logical resource: fifo_manager/serial_tx_TDC/tx_q/CK0
  Location pin: OLOGIC_X6Y1.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: avr_interface/spi_slave/sck_q/CLK0
  Logical resource: avr_interface/spi_slave/sck_q/CLK0
  Location pin: ILOGIC_X2Y0.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: avr_interface/serial_rx/rx_q/CLK0
  Logical resource: avr_interface/serial_rx/rx_q/CLK0
  Location pin: ILOGIC_X7Y2.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: spi_ss_IBUF/CLK0
  Logical resource: avr_interface/spi_slave/ss_q/CLK0
  Location pin: ILOGIC_X3Y1.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: avr_interface/spi_slave/mosi_q/CLK0
  Logical resource: avr_interface/spi_slave/mosi_q/CLK0
  Location pin: ILOGIC_X2Y1.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[25]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem28/DP/CLK
  Location pin: SLICE_X0Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[25]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem26/DP/CLK
  Location pin: SLICE_X0Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[25]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem28/SP/CLK
  Location pin: SLICE_X0Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[25]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem26/SP/CLK
  Location pin: SLICE_X0Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[24]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem24/DP/CLK
  Location pin: SLICE_X0Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[24]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem25/DP/CLK
  Location pin: SLICE_X0Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[24]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem24/SP/CLK
  Location pin: SLICE_X0Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[24]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem25/SP/CLK
  Location pin: SLICE_X0Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[30]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem30/DP/CLK
  Location pin: SLICE_X0Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.132|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 33906 paths, 0 nets, and 6215 connections

Design statistics:
   Minimum period:   8.132ns{1}   (Maximum frequency: 122.971MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Feb 15 07:38:09 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 420 MB



