============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.19-s055_1
  Generated on:           Jan 02 2025  01:23:18 am
  Module:                 BRISC_top_no_io
  Operating conditions:   PVT_1P8V_25C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

    Instance    Module  Cell Count   Cell Area   Net Area    Total Area   Wireload  
------------------------------------------------------------------------------------
BRISC_top_no_io              20405 19041440.000     0.000  19041440.000 <none> (D)  
  U4            CiscV        19194 17911840.000     0.000  17911840.000 <none> (D)  
  (D) = wireload is default in technology library
