<root><simulation><result_generated_time />2023-05-17 20:19:55<layer><layer_spec />{'B': 1, 'K': 128, 'C': 512, 'OY': 5, 'OX': 5, 'IY': 5, 'IX': 5, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />1638400<total_data_size_element />{'W': 65536, 'I': 12800, 'O': 3200}<total_data_reuse />{'W': 25, 'I': 128.0, 'O': 512}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />greedy mapping with hint<spatial_utilization_threshold />0.0<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />3360</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 8, 'Row': 8}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 8388608, 34359738368], 'I': [512, 8388608, 34359738368], 'O': [512, 8388608, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [128, 128], [2048, 2048]], 'I': [[64, 64], [128, 128], [2048, 2048]], 'O': [[64, 64], [128, 128], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 6.752825, 93.2871], 'I': [0.000693826, 6.752825, 93.2871], 'O': [0.000693826, 6.752825, 93.2871]}<mem_unroll />{'W': [64, 1, 1], 'I': [8, 1, 1], 'O': [8, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('C', 8)], [('K', 8)]], [], []]<I />[[[], [('K', 8)]], [[('C', 8)], []], [], []]<O />[[[('C', 8)], []], [[], [('K', 8)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 5), ('C', 4), ('K', 2), ('OY', 5)], [('C', 4), ('C', 4), ('K', 8)], []]<I />[[('OX', 5), ('C', 4), ('K', 2)], [('OY', 5), ('C', 4), ('C', 4), ('K', 8)], []]<O />[[('OX', 5), ('C', 4)], [('K', 2), ('OY', 5), ('C', 4), ('C', 4), ('K', 8)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [1.0, 25, 1, 1], 'I': [8.0, 2.0, 8.0, 1.0], 'O': [8.0, 4, 16, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [64, 524288, 524288], 'I': [160, 102400, 102400], 'O': [40, 25600, 25600], 'O_partial': [40, 25600, 0], 'O_final': [0, 0, 25600]}<actual_mem_utilization_individual />{'W': [0.12, 0.06, 0.0], 'I': [0.31, 0.01, 0.0], 'O': [0.08, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.12, 0.08, 0.0], 'I': [0.31, 0.08, 0.0], 'O': [0.08, 0.08, 0.0]}<effective_mem_size_bit />{'W': [64, 131072, 524288], 'I': [160, 102400, 102400], 'O': [40, 3200, 25600], 'O_partial': [40, 3200, 0], 'O_final': [0, 0, 25600]}<total_unit_count />{'W': [64, 64, 1, 1], 'I': [64, 8, 1, 1], 'O': [64, 8, 1, 1]}<unique_unit_count />{'W': [64, 64, 1, 1], 'I': [8, 8, 1, 1], 'O': [8, 8, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [8.0, 1.0, 1.0, 1.0], 'O': [8.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[327680, 65536], [65536, 65536], [65536, 0]]<I />[[204800, 102400], [102400, 12800], [12800, 0]]<O />[[(201600, 204800), (51200, 48000)], [(48000, 51200), (3200, 0)], [(0, 3200), (0, 0)]]<O_partial />[[(201600, 204800), (51200, 48000)], [(48000, 51200), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (3200, 0)], [(0, 3200), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[40960, 8192], [4096, 4096], [256, 0]]<I />[[25600, 12800], [6400, 800], [50, 0]]<O />[[(25200, 25600), (6400, 6000)], [(3000, 3200), (200, 0)], [(0, 12), (0, 0)]]<O_partial />[([25200, 25600], [6400, 6000]), ([3000, 3200], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [200, 0]), ([0, 12], [0, 0])]</mem_access_count_word><mac_count><active />1638400<idle />0</mac_count></basic_info><energy><total_energy />3582567.3<mem_energy_breakdown><W />[16.8, 202.9, 341.0]<I />[13.3, 187.0, 66.6]<O />[22.1, 158.5, 16.6]</mem_energy_breakdown><MAC_energy><active_MAC />3581542.4<idle_MAC />0.0<total />3581542.4</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.8392<utilization_without_data_loading />1.0<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.8392<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />30506<latency_cycle_without_data_loading />25600<ideal_computing_cycle />25600<data_loading><load_cycle_total />4906<load_cycle_individual />{'W': [32, 4096, 0], 'I': [10, 800, 0]}<load_cycle_combined />{'W': 4096, 'I': 800}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-25599], [-25273, -21336], [-25600, -25600]], 'I': [[-25599], [-24282, -19170], [-25600, -25600]], 'O': [[-25600], [-24320, -23040], [-25400, -25588]]}<mem_stall_cycle_shared />{'W': [[-25599], [-25273, 0], [0, 0]], 'I': [[-25599], [-24282, 0], [0, 0]], 'O': [[-25600], [-24320, -23040], [-25400, -25588]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [64, 524288, 524288], 'I': [160, 102400, 102400], 'O': [40, 25600, 25600], 'O_partial': [40, 25600, 0], 'O_final': [0, 0, 25600]}<data_size_each_level_total />{'W': [4096, 524288, 524288], 'I': [1280, 102400, 102400], 'O': [320, 25600, 25600]}<loop_cycles_each_level />{'W': [200, 25600, 25600], 'I': [40, 25600, 25600], 'O': [20, 25600, 25600]}<top_ir_loop_size />{'W': [5, 1, 1], 'I': [2, 8, 1], 'O': [4, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.3], [20.5, 20.5], [20.5, 20.5]], 'I': [[8.0, 4.0], [32.0, 4.0], [4.0, 4.0]], 'O': [[8.0, 2.0], [16.0, 1.0], [1.0, 1.0]]}<req_inst_mem_bw />{'W': [[8.0, 1.6], [102.4, 20.5], [20.5, 20.5]], 'I': [[8.0, 8.0], [64.0, 32.0], [32.0, 4.0]], 'O': [[8.0, 8.0], [64.0, 1.0], [1.0, 1.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.3], [20.5, 20.5], [20.5, 0]], 'I': [[8.0, 4.0], [32.0, 4.0], [4.0, 0]], 'O': [[8.0, 2.0], [16.0, 1.0], [1.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.3], [69.5, 40.5], [24.5, 1.0]], 'I': [[8.0, 4.0], [69.5, 40.5], [24.5, 1.0]], 'O': [[8.0, 2.0], [69.5, 40.5], [24.5, 1.0]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 25600], [200, 200, 128], [25600, 25600, 1]], 'I': [[1, 1, 25600], [40, 40, 640], [25600, 25600, 1]], 'O': [[1, 1, 25600], [20, 20, 1280], [25600, 25600, 1]]}<trans_time_real />{'W': [[0, 1, 25600], [[1, 200, 128], [32, 200, 128]], [[4096, 25600, 1], [256, 25600, 1]]], 'I': [[0, 1, 25600], [[2, 40, 640], [10, 40, 640]], [[800, 25600, 1], [50, 25600, 1]]], 'O': [[0, 1, 25600], [[1, 20, 1280], [2, 20, 1280]], [[200, 25600, 1], [12, 25600, 1]]]}<single_stall_cycle />{'W': [[-1], [-199, -168], [-21504, -25344]], 'I': [[-1], [-38, -30], [-24800, -25550]], 'O': [[-1], [-19, -18], [-25400, -25588]]}<single_stall_count />{'W': [25599, 127, 0], 'I': [25599, 639, 0], 'O': [25600, 1280, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [200, 0]}, 1: {'W': [4064, 0], 'I': [6390, 0], 'O': [2560, 200]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-25600, -25600], [-25400, -25600]], 1: [[-12586, -25600], [-23040, -25400]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />100.1<mem_area />100.1<mem_area_percentage />100.0 %</area></results><elapsed_time_second />0</simulation></root>