// Generated by CIRCT 42e53322a
module smc_wr_enable_lite(	// /tmp/tmp.yIYyKzk65m/47539_uvm_book_examples_designs_socv_rtl_rtl_lpw_smc_rtl_smc_wr_enable_lite.cleaned.mlir:2:3
  input        n_sys_reset,	// /tmp/tmp.yIYyKzk65m/47539_uvm_book_examples_designs_socv_rtl_rtl_lpw_smc_rtl_smc_wr_enable_lite.cleaned.mlir:2:36
               r_full,	// /tmp/tmp.yIYyKzk65m/47539_uvm_book_examples_designs_socv_rtl_rtl_lpw_smc_rtl_smc_wr_enable_lite.cleaned.mlir:2:58
  input  [3:0] n_r_we,	// /tmp/tmp.yIYyKzk65m/47539_uvm_book_examples_designs_socv_rtl_rtl_lpw_smc_rtl_smc_wr_enable_lite.cleaned.mlir:2:75
  input        n_r_wr,	// /tmp/tmp.yIYyKzk65m/47539_uvm_book_examples_designs_socv_rtl_rtl_lpw_smc_rtl_smc_wr_enable_lite.cleaned.mlir:2:92
  output [3:0] smc_n_we,	// /tmp/tmp.yIYyKzk65m/47539_uvm_book_examples_designs_socv_rtl_rtl_lpw_smc_rtl_smc_wr_enable_lite.cleaned.mlir:2:110
  output       smc_n_wr	// /tmp/tmp.yIYyKzk65m/47539_uvm_book_examples_designs_socv_rtl_rtl_lpw_smc_rtl_smc_wr_enable_lite.cleaned.mlir:2:129
);

  assign smc_n_we = ~{4{r_full}} | n_r_we;	// /tmp/tmp.yIYyKzk65m/47539_uvm_book_examples_designs_socv_rtl_rtl_lpw_smc_rtl_smc_wr_enable_lite.cleaned.mlir:7:10, :8:10, :9:10, :10:5
  assign smc_n_wr = ~r_full | n_r_wr;	// /tmp/tmp.yIYyKzk65m/47539_uvm_book_examples_designs_socv_rtl_rtl_lpw_smc_rtl_smc_wr_enable_lite.cleaned.mlir:5:10, :6:10, :10:5
endmodule

