# Experiment--02-Implementation-of-combinational-logic
Implementation of combinational logic gates
 
## AIM:
To implement the given logic function verify its operation in Quartus using Verilog programming.
 F1= A’B’C’D’+AC’D’+B’CD’+A’BCD+BC’D
F2=xy’z+x’y’z+w’xy+wx’y+wxy
 
 
 
## Equipments Required:
## Hardware – PCs, Cyclone II , USB flasher
## Software – Quartus prime


## Theory
 

## Logic Diagram
## Procedure
## Program:
/*
Program to implement the given logic function and to verify its operations in quartus using Verilog programming.

Developed by: VISWA PRAKAASH N J

RegisterNumber:  23001661

Code:

![Exp2 code](https://github.com/ViswaPrakaashNJ/Experiment--02-Implementation-of-combinational-logic-/assets/150996664/66561ddc-01dd-4292-bf9e-6ce7c2bbca96)

Truth table:

![Exp2 truthtable](https://github.com/ViswaPrakaashNJ/Experiment--02-Implementation-of-combinational-logic-/assets/150996664/58e64520-5e9d-488e-86b3-6bcd1b6ec87d)

RTL Diagram:

![Exp2 RTL diagram](https://github.com/ViswaPrakaashNJ/Experiment--02-Implementation-of-combinational-logic-/assets/150996664/45b253d2-9359-4e32-bc98-26df8a125a18)

## Output:

![Exp2 wave](https://github.com/ViswaPrakaashNJ/Experiment--02-Implementation-of-combinational-logic-/assets/150996664/53fef48b-0259-46c6-a0bf-9be1fd8792be)

## Result:

Thus the given logic functions are implemented using  and their operations are verified using Verilog programming.
