/***************************************************************************
 *     Copyright (c) 1999-2012, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_aud_fmm_dp_esr1_h0.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 2/28/12 2:55p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Tue Feb 28 11:03:19 2012
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7435/rdb/b0/bchp_aud_fmm_dp_esr1_h0.h $
 * 
 * Hydra_Software_Devel/1   2/28/12 2:55p tdo
 * SW7435-40: Need 7435B0 public/central RDB (magnum) headers checked into
 * clearcase
 *
 ***************************************************************************/

#ifndef BCHP_AUD_FMM_DP_ESR1_H0_H__
#define BCHP_AUD_FMM_DP_ESR1_H0_H__

/***************************************************************************
 *AUD_FMM_DP_ESR1_H0 - FMM_DP Error Status 1 (for Host) 0
 ***************************************************************************/
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS           0x00c97c40 /* Error Status Register */
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_SET       0x00c97c44 /* Error Set Register */
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_CLEAR     0x00c97c48 /* Error Clear Register */
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK             0x00c97c4c /* Mask Status Register */
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_SET         0x00c97c50 /* Mask Set Register */
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_CLEAR       0x00c97c54 /* Mask Clear Register */

/***************************************************************************
 *STATUS - Error Status Register
 ***************************************************************************/
/* AUD_FMM_DP_ESR1_H0 :: STATUS :: reserved0 [31:24] */
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_reserved0_MASK              0xff000000
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_reserved0_SHIFT             24

/* AUD_FMM_DP_ESR1_H0 :: STATUS :: VOL_RAMP_DONE11 [23:23] */
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_VOL_RAMP_DONE11_MASK        0x00800000
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_VOL_RAMP_DONE11_SHIFT       23
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_VOL_RAMP_DONE11_DEFAULT     0x00000000

/* AUD_FMM_DP_ESR1_H0 :: STATUS :: VOL_RAMP_DONE10 [22:22] */
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_VOL_RAMP_DONE10_MASK        0x00400000
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_VOL_RAMP_DONE10_SHIFT       22
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_VOL_RAMP_DONE10_DEFAULT     0x00000000

/* AUD_FMM_DP_ESR1_H0 :: STATUS :: VOL_RAMP_DONE9 [21:21] */
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_VOL_RAMP_DONE9_MASK         0x00200000
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_VOL_RAMP_DONE9_SHIFT        21
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_VOL_RAMP_DONE9_DEFAULT      0x00000000

/* AUD_FMM_DP_ESR1_H0 :: STATUS :: VOL_RAMP_DONE8 [20:20] */
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_VOL_RAMP_DONE8_MASK         0x00100000
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_VOL_RAMP_DONE8_SHIFT        20
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_VOL_RAMP_DONE8_DEFAULT      0x00000000

/* AUD_FMM_DP_ESR1_H0 :: STATUS :: VOL_RAMP_DONE7 [19:19] */
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_VOL_RAMP_DONE7_MASK         0x00080000
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_VOL_RAMP_DONE7_SHIFT        19
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_VOL_RAMP_DONE7_DEFAULT      0x00000000

/* AUD_FMM_DP_ESR1_H0 :: STATUS :: VOL_RAMP_DONE6 [18:18] */
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_VOL_RAMP_DONE6_MASK         0x00040000
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_VOL_RAMP_DONE6_SHIFT        18
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_VOL_RAMP_DONE6_DEFAULT      0x00000000

/* AUD_FMM_DP_ESR1_H0 :: STATUS :: VOL_RAMP_DONE5 [17:17] */
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_VOL_RAMP_DONE5_MASK         0x00020000
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_VOL_RAMP_DONE5_SHIFT        17
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_VOL_RAMP_DONE5_DEFAULT      0x00000000

/* AUD_FMM_DP_ESR1_H0 :: STATUS :: VOL_RAMP_DONE4 [16:16] */
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_VOL_RAMP_DONE4_MASK         0x00010000
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_VOL_RAMP_DONE4_SHIFT        16
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_VOL_RAMP_DONE4_DEFAULT      0x00000000

/* AUD_FMM_DP_ESR1_H0 :: STATUS :: VOL_RAMP_DONE3 [15:15] */
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_VOL_RAMP_DONE3_MASK         0x00008000
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_VOL_RAMP_DONE3_SHIFT        15
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_VOL_RAMP_DONE3_DEFAULT      0x00000000

/* AUD_FMM_DP_ESR1_H0 :: STATUS :: VOL_RAMP_DONE2 [14:14] */
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_VOL_RAMP_DONE2_MASK         0x00004000
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_VOL_RAMP_DONE2_SHIFT        14
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_VOL_RAMP_DONE2_DEFAULT      0x00000000

/* AUD_FMM_DP_ESR1_H0 :: STATUS :: VOL_RAMP_DONE1 [13:13] */
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_VOL_RAMP_DONE1_MASK         0x00002000
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_VOL_RAMP_DONE1_SHIFT        13
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_VOL_RAMP_DONE1_DEFAULT      0x00000000

/* AUD_FMM_DP_ESR1_H0 :: STATUS :: VOL_RAMP_DONE0 [12:12] */
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_VOL_RAMP_DONE0_MASK         0x00001000
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_VOL_RAMP_DONE0_SHIFT        12
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_VOL_RAMP_DONE0_DEFAULT      0x00000000

/* AUD_FMM_DP_ESR1_H0 :: STATUS :: MIXER11_GRP_ERR [11:11] */
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_MIXER11_GRP_ERR_MASK        0x00000800
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_MIXER11_GRP_ERR_SHIFT       11
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_MIXER11_GRP_ERR_DEFAULT     0x00000000

/* AUD_FMM_DP_ESR1_H0 :: STATUS :: MIXER10_GRP_ERR [10:10] */
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_MIXER10_GRP_ERR_MASK        0x00000400
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_MIXER10_GRP_ERR_SHIFT       10
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_MIXER10_GRP_ERR_DEFAULT     0x00000000

/* AUD_FMM_DP_ESR1_H0 :: STATUS :: MIXER9_GRP_ERR [09:09] */
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_MIXER9_GRP_ERR_MASK         0x00000200
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_MIXER9_GRP_ERR_SHIFT        9
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_MIXER9_GRP_ERR_DEFAULT      0x00000000

/* AUD_FMM_DP_ESR1_H0 :: STATUS :: MIXER8_GRP_ERR [08:08] */
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_MIXER8_GRP_ERR_MASK         0x00000100
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_MIXER8_GRP_ERR_SHIFT        8
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_MIXER8_GRP_ERR_DEFAULT      0x00000000

/* AUD_FMM_DP_ESR1_H0 :: STATUS :: MIXER7_GRP_ERR [07:07] */
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_MIXER7_GRP_ERR_MASK         0x00000080
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_MIXER7_GRP_ERR_SHIFT        7
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_MIXER7_GRP_ERR_DEFAULT      0x00000000

/* AUD_FMM_DP_ESR1_H0 :: STATUS :: MIXER6_GRP_ERR [06:06] */
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_MIXER6_GRP_ERR_MASK         0x00000040
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_MIXER6_GRP_ERR_SHIFT        6
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_MIXER6_GRP_ERR_DEFAULT      0x00000000

/* AUD_FMM_DP_ESR1_H0 :: STATUS :: MIXER5_GRP_ERR [05:05] */
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_MIXER5_GRP_ERR_MASK         0x00000020
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_MIXER5_GRP_ERR_SHIFT        5
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_MIXER5_GRP_ERR_DEFAULT      0x00000000

/* AUD_FMM_DP_ESR1_H0 :: STATUS :: MIXER4_GRP_ERR [04:04] */
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_MIXER4_GRP_ERR_MASK         0x00000010
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_MIXER4_GRP_ERR_SHIFT        4
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_MIXER4_GRP_ERR_DEFAULT      0x00000000

/* AUD_FMM_DP_ESR1_H0 :: STATUS :: MIXER3_GRP_ERR [03:03] */
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_MIXER3_GRP_ERR_MASK         0x00000008
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_MIXER3_GRP_ERR_SHIFT        3
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_MIXER3_GRP_ERR_DEFAULT      0x00000000

/* AUD_FMM_DP_ESR1_H0 :: STATUS :: MIXER2_GRP_ERR [02:02] */
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_MIXER2_GRP_ERR_MASK         0x00000004
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_MIXER2_GRP_ERR_SHIFT        2
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_MIXER2_GRP_ERR_DEFAULT      0x00000000

/* AUD_FMM_DP_ESR1_H0 :: STATUS :: MIXER1_GRP_ERR [01:01] */
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_MIXER1_GRP_ERR_MASK         0x00000002
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_MIXER1_GRP_ERR_SHIFT        1
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_MIXER1_GRP_ERR_DEFAULT      0x00000000

/* AUD_FMM_DP_ESR1_H0 :: STATUS :: MIXER0_GRP_ERR [00:00] */
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_MIXER0_GRP_ERR_MASK         0x00000001
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_MIXER0_GRP_ERR_SHIFT        0
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_MIXER0_GRP_ERR_DEFAULT      0x00000000

/***************************************************************************
 *STATUS_SET - Error Set Register
 ***************************************************************************/
/* AUD_FMM_DP_ESR1_H0 :: STATUS_SET :: reserved0 [31:24] */
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_SET_reserved0_MASK          0xff000000
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_SET_reserved0_SHIFT         24

/* AUD_FMM_DP_ESR1_H0 :: STATUS_SET :: VOL_RAMP_DONE11 [23:23] */
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_SET_VOL_RAMP_DONE11_MASK    0x00800000
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_SET_VOL_RAMP_DONE11_SHIFT   23
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_SET_VOL_RAMP_DONE11_DEFAULT 0x00000000

/* AUD_FMM_DP_ESR1_H0 :: STATUS_SET :: VOL_RAMP_DONE10 [22:22] */
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_SET_VOL_RAMP_DONE10_MASK    0x00400000
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_SET_VOL_RAMP_DONE10_SHIFT   22
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_SET_VOL_RAMP_DONE10_DEFAULT 0x00000000

/* AUD_FMM_DP_ESR1_H0 :: STATUS_SET :: VOL_RAMP_DONE9 [21:21] */
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_SET_VOL_RAMP_DONE9_MASK     0x00200000
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_SET_VOL_RAMP_DONE9_SHIFT    21
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_SET_VOL_RAMP_DONE9_DEFAULT  0x00000000

/* AUD_FMM_DP_ESR1_H0 :: STATUS_SET :: VOL_RAMP_DONE8 [20:20] */
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_SET_VOL_RAMP_DONE8_MASK     0x00100000
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_SET_VOL_RAMP_DONE8_SHIFT    20
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_SET_VOL_RAMP_DONE8_DEFAULT  0x00000000

/* AUD_FMM_DP_ESR1_H0 :: STATUS_SET :: VOL_RAMP_DONE7 [19:19] */
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_SET_VOL_RAMP_DONE7_MASK     0x00080000
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_SET_VOL_RAMP_DONE7_SHIFT    19
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_SET_VOL_RAMP_DONE7_DEFAULT  0x00000000

/* AUD_FMM_DP_ESR1_H0 :: STATUS_SET :: VOL_RAMP_DONE6 [18:18] */
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_SET_VOL_RAMP_DONE6_MASK     0x00040000
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_SET_VOL_RAMP_DONE6_SHIFT    18
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_SET_VOL_RAMP_DONE6_DEFAULT  0x00000000

/* AUD_FMM_DP_ESR1_H0 :: STATUS_SET :: VOL_RAMP_DONE5 [17:17] */
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_SET_VOL_RAMP_DONE5_MASK     0x00020000
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_SET_VOL_RAMP_DONE5_SHIFT    17
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_SET_VOL_RAMP_DONE5_DEFAULT  0x00000000

/* AUD_FMM_DP_ESR1_H0 :: STATUS_SET :: VOL_RAMP_DONE4 [16:16] */
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_SET_VOL_RAMP_DONE4_MASK     0x00010000
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_SET_VOL_RAMP_DONE4_SHIFT    16
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_SET_VOL_RAMP_DONE4_DEFAULT  0x00000000

/* AUD_FMM_DP_ESR1_H0 :: STATUS_SET :: VOL_RAMP_DONE3 [15:15] */
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_SET_VOL_RAMP_DONE3_MASK     0x00008000
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_SET_VOL_RAMP_DONE3_SHIFT    15
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_SET_VOL_RAMP_DONE3_DEFAULT  0x00000000

/* AUD_FMM_DP_ESR1_H0 :: STATUS_SET :: VOL_RAMP_DONE2 [14:14] */
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_SET_VOL_RAMP_DONE2_MASK     0x00004000
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_SET_VOL_RAMP_DONE2_SHIFT    14
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_SET_VOL_RAMP_DONE2_DEFAULT  0x00000000

/* AUD_FMM_DP_ESR1_H0 :: STATUS_SET :: VOL_RAMP_DONE1 [13:13] */
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_SET_VOL_RAMP_DONE1_MASK     0x00002000
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_SET_VOL_RAMP_DONE1_SHIFT    13
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_SET_VOL_RAMP_DONE1_DEFAULT  0x00000000

/* AUD_FMM_DP_ESR1_H0 :: STATUS_SET :: VOL_RAMP_DONE0 [12:12] */
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_SET_VOL_RAMP_DONE0_MASK     0x00001000
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_SET_VOL_RAMP_DONE0_SHIFT    12
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_SET_VOL_RAMP_DONE0_DEFAULT  0x00000000

/* AUD_FMM_DP_ESR1_H0 :: STATUS_SET :: MIXER11_GRP_ERR [11:11] */
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_SET_MIXER11_GRP_ERR_MASK    0x00000800
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_SET_MIXER11_GRP_ERR_SHIFT   11
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_SET_MIXER11_GRP_ERR_DEFAULT 0x00000000

/* AUD_FMM_DP_ESR1_H0 :: STATUS_SET :: MIXER10_GRP_ERR [10:10] */
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_SET_MIXER10_GRP_ERR_MASK    0x00000400
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_SET_MIXER10_GRP_ERR_SHIFT   10
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_SET_MIXER10_GRP_ERR_DEFAULT 0x00000000

/* AUD_FMM_DP_ESR1_H0 :: STATUS_SET :: MIXER9_GRP_ERR [09:09] */
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_SET_MIXER9_GRP_ERR_MASK     0x00000200
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_SET_MIXER9_GRP_ERR_SHIFT    9
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_SET_MIXER9_GRP_ERR_DEFAULT  0x00000000

/* AUD_FMM_DP_ESR1_H0 :: STATUS_SET :: MIXER8_GRP_ERR [08:08] */
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_SET_MIXER8_GRP_ERR_MASK     0x00000100
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_SET_MIXER8_GRP_ERR_SHIFT    8
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_SET_MIXER8_GRP_ERR_DEFAULT  0x00000000

/* AUD_FMM_DP_ESR1_H0 :: STATUS_SET :: MIXER7_GRP_ERR [07:07] */
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_SET_MIXER7_GRP_ERR_MASK     0x00000080
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_SET_MIXER7_GRP_ERR_SHIFT    7
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_SET_MIXER7_GRP_ERR_DEFAULT  0x00000000

/* AUD_FMM_DP_ESR1_H0 :: STATUS_SET :: MIXER6_GRP_ERR [06:06] */
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_SET_MIXER6_GRP_ERR_MASK     0x00000040
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_SET_MIXER6_GRP_ERR_SHIFT    6
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_SET_MIXER6_GRP_ERR_DEFAULT  0x00000000

/* AUD_FMM_DP_ESR1_H0 :: STATUS_SET :: MIXER5_GRP_ERR [05:05] */
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_SET_MIXER5_GRP_ERR_MASK     0x00000020
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_SET_MIXER5_GRP_ERR_SHIFT    5
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_SET_MIXER5_GRP_ERR_DEFAULT  0x00000000

/* AUD_FMM_DP_ESR1_H0 :: STATUS_SET :: MIXER4_GRP_ERR [04:04] */
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_SET_MIXER4_GRP_ERR_MASK     0x00000010
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_SET_MIXER4_GRP_ERR_SHIFT    4
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_SET_MIXER4_GRP_ERR_DEFAULT  0x00000000

/* AUD_FMM_DP_ESR1_H0 :: STATUS_SET :: MIXER3_GRP_ERR [03:03] */
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_SET_MIXER3_GRP_ERR_MASK     0x00000008
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_SET_MIXER3_GRP_ERR_SHIFT    3
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_SET_MIXER3_GRP_ERR_DEFAULT  0x00000000

/* AUD_FMM_DP_ESR1_H0 :: STATUS_SET :: MIXER2_GRP_ERR [02:02] */
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_SET_MIXER2_GRP_ERR_MASK     0x00000004
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_SET_MIXER2_GRP_ERR_SHIFT    2
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_SET_MIXER2_GRP_ERR_DEFAULT  0x00000000

/* AUD_FMM_DP_ESR1_H0 :: STATUS_SET :: MIXER1_GRP_ERR [01:01] */
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_SET_MIXER1_GRP_ERR_MASK     0x00000002
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_SET_MIXER1_GRP_ERR_SHIFT    1
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_SET_MIXER1_GRP_ERR_DEFAULT  0x00000000

/* AUD_FMM_DP_ESR1_H0 :: STATUS_SET :: MIXER0_GRP_ERR [00:00] */
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_SET_MIXER0_GRP_ERR_MASK     0x00000001
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_SET_MIXER0_GRP_ERR_SHIFT    0
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_SET_MIXER0_GRP_ERR_DEFAULT  0x00000000

/***************************************************************************
 *STATUS_CLEAR - Error Clear Register
 ***************************************************************************/
/* AUD_FMM_DP_ESR1_H0 :: STATUS_CLEAR :: reserved0 [31:24] */
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_CLEAR_reserved0_MASK        0xff000000
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_CLEAR_reserved0_SHIFT       24

/* AUD_FMM_DP_ESR1_H0 :: STATUS_CLEAR :: VOL_RAMP_DONE11 [23:23] */
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_CLEAR_VOL_RAMP_DONE11_MASK  0x00800000
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_CLEAR_VOL_RAMP_DONE11_SHIFT 23
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_CLEAR_VOL_RAMP_DONE11_DEFAULT 0x00000000

/* AUD_FMM_DP_ESR1_H0 :: STATUS_CLEAR :: VOL_RAMP_DONE10 [22:22] */
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_CLEAR_VOL_RAMP_DONE10_MASK  0x00400000
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_CLEAR_VOL_RAMP_DONE10_SHIFT 22
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_CLEAR_VOL_RAMP_DONE10_DEFAULT 0x00000000

/* AUD_FMM_DP_ESR1_H0 :: STATUS_CLEAR :: VOL_RAMP_DONE9 [21:21] */
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_CLEAR_VOL_RAMP_DONE9_MASK   0x00200000
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_CLEAR_VOL_RAMP_DONE9_SHIFT  21
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_CLEAR_VOL_RAMP_DONE9_DEFAULT 0x00000000

/* AUD_FMM_DP_ESR1_H0 :: STATUS_CLEAR :: VOL_RAMP_DONE8 [20:20] */
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_CLEAR_VOL_RAMP_DONE8_MASK   0x00100000
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_CLEAR_VOL_RAMP_DONE8_SHIFT  20
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_CLEAR_VOL_RAMP_DONE8_DEFAULT 0x00000000

/* AUD_FMM_DP_ESR1_H0 :: STATUS_CLEAR :: VOL_RAMP_DONE7 [19:19] */
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_CLEAR_VOL_RAMP_DONE7_MASK   0x00080000
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_CLEAR_VOL_RAMP_DONE7_SHIFT  19
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_CLEAR_VOL_RAMP_DONE7_DEFAULT 0x00000000

/* AUD_FMM_DP_ESR1_H0 :: STATUS_CLEAR :: VOL_RAMP_DONE6 [18:18] */
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_CLEAR_VOL_RAMP_DONE6_MASK   0x00040000
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_CLEAR_VOL_RAMP_DONE6_SHIFT  18
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_CLEAR_VOL_RAMP_DONE6_DEFAULT 0x00000000

/* AUD_FMM_DP_ESR1_H0 :: STATUS_CLEAR :: VOL_RAMP_DONE5 [17:17] */
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_CLEAR_VOL_RAMP_DONE5_MASK   0x00020000
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_CLEAR_VOL_RAMP_DONE5_SHIFT  17
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_CLEAR_VOL_RAMP_DONE5_DEFAULT 0x00000000

/* AUD_FMM_DP_ESR1_H0 :: STATUS_CLEAR :: VOL_RAMP_DONE4 [16:16] */
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_CLEAR_VOL_RAMP_DONE4_MASK   0x00010000
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_CLEAR_VOL_RAMP_DONE4_SHIFT  16
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_CLEAR_VOL_RAMP_DONE4_DEFAULT 0x00000000

/* AUD_FMM_DP_ESR1_H0 :: STATUS_CLEAR :: VOL_RAMP_DONE3 [15:15] */
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_CLEAR_VOL_RAMP_DONE3_MASK   0x00008000
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_CLEAR_VOL_RAMP_DONE3_SHIFT  15
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_CLEAR_VOL_RAMP_DONE3_DEFAULT 0x00000000

/* AUD_FMM_DP_ESR1_H0 :: STATUS_CLEAR :: VOL_RAMP_DONE2 [14:14] */
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_CLEAR_VOL_RAMP_DONE2_MASK   0x00004000
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_CLEAR_VOL_RAMP_DONE2_SHIFT  14
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_CLEAR_VOL_RAMP_DONE2_DEFAULT 0x00000000

/* AUD_FMM_DP_ESR1_H0 :: STATUS_CLEAR :: VOL_RAMP_DONE1 [13:13] */
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_CLEAR_VOL_RAMP_DONE1_MASK   0x00002000
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_CLEAR_VOL_RAMP_DONE1_SHIFT  13
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_CLEAR_VOL_RAMP_DONE1_DEFAULT 0x00000000

/* AUD_FMM_DP_ESR1_H0 :: STATUS_CLEAR :: VOL_RAMP_DONE0 [12:12] */
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_CLEAR_VOL_RAMP_DONE0_MASK   0x00001000
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_CLEAR_VOL_RAMP_DONE0_SHIFT  12
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_CLEAR_VOL_RAMP_DONE0_DEFAULT 0x00000000

/* AUD_FMM_DP_ESR1_H0 :: STATUS_CLEAR :: MIXER11_GRP_ERR [11:11] */
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_CLEAR_MIXER11_GRP_ERR_MASK  0x00000800
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_CLEAR_MIXER11_GRP_ERR_SHIFT 11
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_CLEAR_MIXER11_GRP_ERR_DEFAULT 0x00000000

/* AUD_FMM_DP_ESR1_H0 :: STATUS_CLEAR :: MIXER10_GRP_ERR [10:10] */
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_CLEAR_MIXER10_GRP_ERR_MASK  0x00000400
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_CLEAR_MIXER10_GRP_ERR_SHIFT 10
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_CLEAR_MIXER10_GRP_ERR_DEFAULT 0x00000000

/* AUD_FMM_DP_ESR1_H0 :: STATUS_CLEAR :: MIXER9_GRP_ERR [09:09] */
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_CLEAR_MIXER9_GRP_ERR_MASK   0x00000200
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_CLEAR_MIXER9_GRP_ERR_SHIFT  9
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_CLEAR_MIXER9_GRP_ERR_DEFAULT 0x00000000

/* AUD_FMM_DP_ESR1_H0 :: STATUS_CLEAR :: MIXER8_GRP_ERR [08:08] */
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_CLEAR_MIXER8_GRP_ERR_MASK   0x00000100
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_CLEAR_MIXER8_GRP_ERR_SHIFT  8
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_CLEAR_MIXER8_GRP_ERR_DEFAULT 0x00000000

/* AUD_FMM_DP_ESR1_H0 :: STATUS_CLEAR :: MIXER7_GRP_ERR [07:07] */
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_CLEAR_MIXER7_GRP_ERR_MASK   0x00000080
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_CLEAR_MIXER7_GRP_ERR_SHIFT  7
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_CLEAR_MIXER7_GRP_ERR_DEFAULT 0x00000000

/* AUD_FMM_DP_ESR1_H0 :: STATUS_CLEAR :: MIXER6_GRP_ERR [06:06] */
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_CLEAR_MIXER6_GRP_ERR_MASK   0x00000040
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_CLEAR_MIXER6_GRP_ERR_SHIFT  6
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_CLEAR_MIXER6_GRP_ERR_DEFAULT 0x00000000

/* AUD_FMM_DP_ESR1_H0 :: STATUS_CLEAR :: MIXER5_GRP_ERR [05:05] */
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_CLEAR_MIXER5_GRP_ERR_MASK   0x00000020
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_CLEAR_MIXER5_GRP_ERR_SHIFT  5
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_CLEAR_MIXER5_GRP_ERR_DEFAULT 0x00000000

/* AUD_FMM_DP_ESR1_H0 :: STATUS_CLEAR :: MIXER4_GRP_ERR [04:04] */
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_CLEAR_MIXER4_GRP_ERR_MASK   0x00000010
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_CLEAR_MIXER4_GRP_ERR_SHIFT  4
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_CLEAR_MIXER4_GRP_ERR_DEFAULT 0x00000000

/* AUD_FMM_DP_ESR1_H0 :: STATUS_CLEAR :: MIXER3_GRP_ERR [03:03] */
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_CLEAR_MIXER3_GRP_ERR_MASK   0x00000008
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_CLEAR_MIXER3_GRP_ERR_SHIFT  3
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_CLEAR_MIXER3_GRP_ERR_DEFAULT 0x00000000

/* AUD_FMM_DP_ESR1_H0 :: STATUS_CLEAR :: MIXER2_GRP_ERR [02:02] */
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_CLEAR_MIXER2_GRP_ERR_MASK   0x00000004
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_CLEAR_MIXER2_GRP_ERR_SHIFT  2
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_CLEAR_MIXER2_GRP_ERR_DEFAULT 0x00000000

/* AUD_FMM_DP_ESR1_H0 :: STATUS_CLEAR :: MIXER1_GRP_ERR [01:01] */
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_CLEAR_MIXER1_GRP_ERR_MASK   0x00000002
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_CLEAR_MIXER1_GRP_ERR_SHIFT  1
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_CLEAR_MIXER1_GRP_ERR_DEFAULT 0x00000000

/* AUD_FMM_DP_ESR1_H0 :: STATUS_CLEAR :: MIXER0_GRP_ERR [00:00] */
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_CLEAR_MIXER0_GRP_ERR_MASK   0x00000001
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_CLEAR_MIXER0_GRP_ERR_SHIFT  0
#define BCHP_AUD_FMM_DP_ESR1_H0_STATUS_CLEAR_MIXER0_GRP_ERR_DEFAULT 0x00000000

/***************************************************************************
 *MASK - Mask Status Register
 ***************************************************************************/
/* AUD_FMM_DP_ESR1_H0 :: MASK :: reserved0 [31:24] */
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_reserved0_MASK                0xff000000
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_reserved0_SHIFT               24

/* AUD_FMM_DP_ESR1_H0 :: MASK :: VOL_RAMP_DONE11 [23:23] */
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_VOL_RAMP_DONE11_MASK          0x00800000
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_VOL_RAMP_DONE11_SHIFT         23
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_VOL_RAMP_DONE11_DEFAULT       0x00000001

/* AUD_FMM_DP_ESR1_H0 :: MASK :: VOL_RAMP_DONE10 [22:22] */
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_VOL_RAMP_DONE10_MASK          0x00400000
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_VOL_RAMP_DONE10_SHIFT         22
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_VOL_RAMP_DONE10_DEFAULT       0x00000001

/* AUD_FMM_DP_ESR1_H0 :: MASK :: VOL_RAMP_DONE9 [21:21] */
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_VOL_RAMP_DONE9_MASK           0x00200000
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_VOL_RAMP_DONE9_SHIFT          21
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_VOL_RAMP_DONE9_DEFAULT        0x00000001

/* AUD_FMM_DP_ESR1_H0 :: MASK :: VOL_RAMP_DONE8 [20:20] */
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_VOL_RAMP_DONE8_MASK           0x00100000
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_VOL_RAMP_DONE8_SHIFT          20
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_VOL_RAMP_DONE8_DEFAULT        0x00000001

/* AUD_FMM_DP_ESR1_H0 :: MASK :: VOL_RAMP_DONE7 [19:19] */
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_VOL_RAMP_DONE7_MASK           0x00080000
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_VOL_RAMP_DONE7_SHIFT          19
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_VOL_RAMP_DONE7_DEFAULT        0x00000001

/* AUD_FMM_DP_ESR1_H0 :: MASK :: VOL_RAMP_DONE6 [18:18] */
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_VOL_RAMP_DONE6_MASK           0x00040000
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_VOL_RAMP_DONE6_SHIFT          18
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_VOL_RAMP_DONE6_DEFAULT        0x00000001

/* AUD_FMM_DP_ESR1_H0 :: MASK :: VOL_RAMP_DONE5 [17:17] */
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_VOL_RAMP_DONE5_MASK           0x00020000
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_VOL_RAMP_DONE5_SHIFT          17
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_VOL_RAMP_DONE5_DEFAULT        0x00000001

/* AUD_FMM_DP_ESR1_H0 :: MASK :: VOL_RAMP_DONE4 [16:16] */
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_VOL_RAMP_DONE4_MASK           0x00010000
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_VOL_RAMP_DONE4_SHIFT          16
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_VOL_RAMP_DONE4_DEFAULT        0x00000001

/* AUD_FMM_DP_ESR1_H0 :: MASK :: VOL_RAMP_DONE3 [15:15] */
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_VOL_RAMP_DONE3_MASK           0x00008000
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_VOL_RAMP_DONE3_SHIFT          15
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_VOL_RAMP_DONE3_DEFAULT        0x00000001

/* AUD_FMM_DP_ESR1_H0 :: MASK :: VOL_RAMP_DONE2 [14:14] */
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_VOL_RAMP_DONE2_MASK           0x00004000
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_VOL_RAMP_DONE2_SHIFT          14
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_VOL_RAMP_DONE2_DEFAULT        0x00000001

/* AUD_FMM_DP_ESR1_H0 :: MASK :: VOL_RAMP_DONE1 [13:13] */
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_VOL_RAMP_DONE1_MASK           0x00002000
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_VOL_RAMP_DONE1_SHIFT          13
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_VOL_RAMP_DONE1_DEFAULT        0x00000001

/* AUD_FMM_DP_ESR1_H0 :: MASK :: VOL_RAMP_DONE0 [12:12] */
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_VOL_RAMP_DONE0_MASK           0x00001000
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_VOL_RAMP_DONE0_SHIFT          12
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_VOL_RAMP_DONE0_DEFAULT        0x00000001

/* AUD_FMM_DP_ESR1_H0 :: MASK :: MIXER11_GRP_ERR [11:11] */
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_MIXER11_GRP_ERR_MASK          0x00000800
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_MIXER11_GRP_ERR_SHIFT         11
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_MIXER11_GRP_ERR_DEFAULT       0x00000001

/* AUD_FMM_DP_ESR1_H0 :: MASK :: MIXER10_GRP_ERR [10:10] */
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_MIXER10_GRP_ERR_MASK          0x00000400
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_MIXER10_GRP_ERR_SHIFT         10
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_MIXER10_GRP_ERR_DEFAULT       0x00000001

/* AUD_FMM_DP_ESR1_H0 :: MASK :: MIXER9_GRP_ERR [09:09] */
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_MIXER9_GRP_ERR_MASK           0x00000200
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_MIXER9_GRP_ERR_SHIFT          9
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_MIXER9_GRP_ERR_DEFAULT        0x00000001

/* AUD_FMM_DP_ESR1_H0 :: MASK :: MIXER8_GRP_ERR [08:08] */
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_MIXER8_GRP_ERR_MASK           0x00000100
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_MIXER8_GRP_ERR_SHIFT          8
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_MIXER8_GRP_ERR_DEFAULT        0x00000001

/* AUD_FMM_DP_ESR1_H0 :: MASK :: MIXER7_GRP_ERR [07:07] */
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_MIXER7_GRP_ERR_MASK           0x00000080
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_MIXER7_GRP_ERR_SHIFT          7
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_MIXER7_GRP_ERR_DEFAULT        0x00000001

/* AUD_FMM_DP_ESR1_H0 :: MASK :: MIXER6_GRP_ERR [06:06] */
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_MIXER6_GRP_ERR_MASK           0x00000040
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_MIXER6_GRP_ERR_SHIFT          6
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_MIXER6_GRP_ERR_DEFAULT        0x00000001

/* AUD_FMM_DP_ESR1_H0 :: MASK :: MIXER5_GRP_ERR [05:05] */
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_MIXER5_GRP_ERR_MASK           0x00000020
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_MIXER5_GRP_ERR_SHIFT          5
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_MIXER5_GRP_ERR_DEFAULT        0x00000001

/* AUD_FMM_DP_ESR1_H0 :: MASK :: MIXER4_GRP_ERR [04:04] */
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_MIXER4_GRP_ERR_MASK           0x00000010
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_MIXER4_GRP_ERR_SHIFT          4
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_MIXER4_GRP_ERR_DEFAULT        0x00000001

/* AUD_FMM_DP_ESR1_H0 :: MASK :: MIXER3_GRP_ERR [03:03] */
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_MIXER3_GRP_ERR_MASK           0x00000008
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_MIXER3_GRP_ERR_SHIFT          3
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_MIXER3_GRP_ERR_DEFAULT        0x00000001

/* AUD_FMM_DP_ESR1_H0 :: MASK :: MIXER2_GRP_ERR [02:02] */
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_MIXER2_GRP_ERR_MASK           0x00000004
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_MIXER2_GRP_ERR_SHIFT          2
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_MIXER2_GRP_ERR_DEFAULT        0x00000001

/* AUD_FMM_DP_ESR1_H0 :: MASK :: MIXER1_GRP_ERR [01:01] */
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_MIXER1_GRP_ERR_MASK           0x00000002
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_MIXER1_GRP_ERR_SHIFT          1
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_MIXER1_GRP_ERR_DEFAULT        0x00000001

/* AUD_FMM_DP_ESR1_H0 :: MASK :: MIXER0_GRP_ERR [00:00] */
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_MIXER0_GRP_ERR_MASK           0x00000001
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_MIXER0_GRP_ERR_SHIFT          0
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_MIXER0_GRP_ERR_DEFAULT        0x00000001

/***************************************************************************
 *MASK_SET - Mask Set Register
 ***************************************************************************/
/* AUD_FMM_DP_ESR1_H0 :: MASK_SET :: reserved0 [31:24] */
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_SET_reserved0_MASK            0xff000000
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_SET_reserved0_SHIFT           24

/* AUD_FMM_DP_ESR1_H0 :: MASK_SET :: VOL_RAMP_DONE11 [23:23] */
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_SET_VOL_RAMP_DONE11_MASK      0x00800000
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_SET_VOL_RAMP_DONE11_SHIFT     23
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_SET_VOL_RAMP_DONE11_DEFAULT   0x00000001

/* AUD_FMM_DP_ESR1_H0 :: MASK_SET :: VOL_RAMP_DONE10 [22:22] */
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_SET_VOL_RAMP_DONE10_MASK      0x00400000
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_SET_VOL_RAMP_DONE10_SHIFT     22
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_SET_VOL_RAMP_DONE10_DEFAULT   0x00000001

/* AUD_FMM_DP_ESR1_H0 :: MASK_SET :: VOL_RAMP_DONE9 [21:21] */
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_SET_VOL_RAMP_DONE9_MASK       0x00200000
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_SET_VOL_RAMP_DONE9_SHIFT      21
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_SET_VOL_RAMP_DONE9_DEFAULT    0x00000001

/* AUD_FMM_DP_ESR1_H0 :: MASK_SET :: VOL_RAMP_DONE8 [20:20] */
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_SET_VOL_RAMP_DONE8_MASK       0x00100000
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_SET_VOL_RAMP_DONE8_SHIFT      20
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_SET_VOL_RAMP_DONE8_DEFAULT    0x00000001

/* AUD_FMM_DP_ESR1_H0 :: MASK_SET :: VOL_RAMP_DONE7 [19:19] */
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_SET_VOL_RAMP_DONE7_MASK       0x00080000
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_SET_VOL_RAMP_DONE7_SHIFT      19
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_SET_VOL_RAMP_DONE7_DEFAULT    0x00000001

/* AUD_FMM_DP_ESR1_H0 :: MASK_SET :: VOL_RAMP_DONE6 [18:18] */
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_SET_VOL_RAMP_DONE6_MASK       0x00040000
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_SET_VOL_RAMP_DONE6_SHIFT      18
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_SET_VOL_RAMP_DONE6_DEFAULT    0x00000001

/* AUD_FMM_DP_ESR1_H0 :: MASK_SET :: VOL_RAMP_DONE5 [17:17] */
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_SET_VOL_RAMP_DONE5_MASK       0x00020000
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_SET_VOL_RAMP_DONE5_SHIFT      17
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_SET_VOL_RAMP_DONE5_DEFAULT    0x00000001

/* AUD_FMM_DP_ESR1_H0 :: MASK_SET :: VOL_RAMP_DONE4 [16:16] */
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_SET_VOL_RAMP_DONE4_MASK       0x00010000
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_SET_VOL_RAMP_DONE4_SHIFT      16
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_SET_VOL_RAMP_DONE4_DEFAULT    0x00000001

/* AUD_FMM_DP_ESR1_H0 :: MASK_SET :: VOL_RAMP_DONE3 [15:15] */
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_SET_VOL_RAMP_DONE3_MASK       0x00008000
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_SET_VOL_RAMP_DONE3_SHIFT      15
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_SET_VOL_RAMP_DONE3_DEFAULT    0x00000001

/* AUD_FMM_DP_ESR1_H0 :: MASK_SET :: VOL_RAMP_DONE2 [14:14] */
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_SET_VOL_RAMP_DONE2_MASK       0x00004000
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_SET_VOL_RAMP_DONE2_SHIFT      14
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_SET_VOL_RAMP_DONE2_DEFAULT    0x00000001

/* AUD_FMM_DP_ESR1_H0 :: MASK_SET :: VOL_RAMP_DONE1 [13:13] */
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_SET_VOL_RAMP_DONE1_MASK       0x00002000
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_SET_VOL_RAMP_DONE1_SHIFT      13
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_SET_VOL_RAMP_DONE1_DEFAULT    0x00000001

/* AUD_FMM_DP_ESR1_H0 :: MASK_SET :: VOL_RAMP_DONE0 [12:12] */
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_SET_VOL_RAMP_DONE0_MASK       0x00001000
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_SET_VOL_RAMP_DONE0_SHIFT      12
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_SET_VOL_RAMP_DONE0_DEFAULT    0x00000001

/* AUD_FMM_DP_ESR1_H0 :: MASK_SET :: MIXER11_GRP_ERR [11:11] */
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_SET_MIXER11_GRP_ERR_MASK      0x00000800
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_SET_MIXER11_GRP_ERR_SHIFT     11
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_SET_MIXER11_GRP_ERR_DEFAULT   0x00000001

/* AUD_FMM_DP_ESR1_H0 :: MASK_SET :: MIXER10_GRP_ERR [10:10] */
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_SET_MIXER10_GRP_ERR_MASK      0x00000400
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_SET_MIXER10_GRP_ERR_SHIFT     10
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_SET_MIXER10_GRP_ERR_DEFAULT   0x00000001

/* AUD_FMM_DP_ESR1_H0 :: MASK_SET :: MIXER9_GRP_ERR [09:09] */
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_SET_MIXER9_GRP_ERR_MASK       0x00000200
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_SET_MIXER9_GRP_ERR_SHIFT      9
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_SET_MIXER9_GRP_ERR_DEFAULT    0x00000001

/* AUD_FMM_DP_ESR1_H0 :: MASK_SET :: MIXER8_GRP_ERR [08:08] */
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_SET_MIXER8_GRP_ERR_MASK       0x00000100
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_SET_MIXER8_GRP_ERR_SHIFT      8
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_SET_MIXER8_GRP_ERR_DEFAULT    0x00000001

/* AUD_FMM_DP_ESR1_H0 :: MASK_SET :: MIXER7_GRP_ERR [07:07] */
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_SET_MIXER7_GRP_ERR_MASK       0x00000080
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_SET_MIXER7_GRP_ERR_SHIFT      7
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_SET_MIXER7_GRP_ERR_DEFAULT    0x00000001

/* AUD_FMM_DP_ESR1_H0 :: MASK_SET :: MIXER6_GRP_ERR [06:06] */
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_SET_MIXER6_GRP_ERR_MASK       0x00000040
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_SET_MIXER6_GRP_ERR_SHIFT      6
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_SET_MIXER6_GRP_ERR_DEFAULT    0x00000001

/* AUD_FMM_DP_ESR1_H0 :: MASK_SET :: MIXER5_GRP_ERR [05:05] */
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_SET_MIXER5_GRP_ERR_MASK       0x00000020
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_SET_MIXER5_GRP_ERR_SHIFT      5
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_SET_MIXER5_GRP_ERR_DEFAULT    0x00000001

/* AUD_FMM_DP_ESR1_H0 :: MASK_SET :: MIXER4_GRP_ERR [04:04] */
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_SET_MIXER4_GRP_ERR_MASK       0x00000010
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_SET_MIXER4_GRP_ERR_SHIFT      4
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_SET_MIXER4_GRP_ERR_DEFAULT    0x00000001

/* AUD_FMM_DP_ESR1_H0 :: MASK_SET :: MIXER3_GRP_ERR [03:03] */
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_SET_MIXER3_GRP_ERR_MASK       0x00000008
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_SET_MIXER3_GRP_ERR_SHIFT      3
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_SET_MIXER3_GRP_ERR_DEFAULT    0x00000001

/* AUD_FMM_DP_ESR1_H0 :: MASK_SET :: MIXER2_GRP_ERR [02:02] */
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_SET_MIXER2_GRP_ERR_MASK       0x00000004
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_SET_MIXER2_GRP_ERR_SHIFT      2
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_SET_MIXER2_GRP_ERR_DEFAULT    0x00000001

/* AUD_FMM_DP_ESR1_H0 :: MASK_SET :: MIXER1_GRP_ERR [01:01] */
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_SET_MIXER1_GRP_ERR_MASK       0x00000002
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_SET_MIXER1_GRP_ERR_SHIFT      1
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_SET_MIXER1_GRP_ERR_DEFAULT    0x00000001

/* AUD_FMM_DP_ESR1_H0 :: MASK_SET :: MIXER0_GRP_ERR [00:00] */
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_SET_MIXER0_GRP_ERR_MASK       0x00000001
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_SET_MIXER0_GRP_ERR_SHIFT      0
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_SET_MIXER0_GRP_ERR_DEFAULT    0x00000001

/***************************************************************************
 *MASK_CLEAR - Mask Clear Register
 ***************************************************************************/
/* AUD_FMM_DP_ESR1_H0 :: MASK_CLEAR :: reserved0 [31:24] */
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_CLEAR_reserved0_MASK          0xff000000
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_CLEAR_reserved0_SHIFT         24

/* AUD_FMM_DP_ESR1_H0 :: MASK_CLEAR :: VOL_RAMP_DONE11 [23:23] */
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_CLEAR_VOL_RAMP_DONE11_MASK    0x00800000
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_CLEAR_VOL_RAMP_DONE11_SHIFT   23
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_CLEAR_VOL_RAMP_DONE11_DEFAULT 0x00000001

/* AUD_FMM_DP_ESR1_H0 :: MASK_CLEAR :: VOL_RAMP_DONE10 [22:22] */
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_CLEAR_VOL_RAMP_DONE10_MASK    0x00400000
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_CLEAR_VOL_RAMP_DONE10_SHIFT   22
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_CLEAR_VOL_RAMP_DONE10_DEFAULT 0x00000001

/* AUD_FMM_DP_ESR1_H0 :: MASK_CLEAR :: VOL_RAMP_DONE9 [21:21] */
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_CLEAR_VOL_RAMP_DONE9_MASK     0x00200000
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_CLEAR_VOL_RAMP_DONE9_SHIFT    21
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_CLEAR_VOL_RAMP_DONE9_DEFAULT  0x00000001

/* AUD_FMM_DP_ESR1_H0 :: MASK_CLEAR :: VOL_RAMP_DONE8 [20:20] */
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_CLEAR_VOL_RAMP_DONE8_MASK     0x00100000
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_CLEAR_VOL_RAMP_DONE8_SHIFT    20
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_CLEAR_VOL_RAMP_DONE8_DEFAULT  0x00000001

/* AUD_FMM_DP_ESR1_H0 :: MASK_CLEAR :: VOL_RAMP_DONE7 [19:19] */
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_CLEAR_VOL_RAMP_DONE7_MASK     0x00080000
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_CLEAR_VOL_RAMP_DONE7_SHIFT    19
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_CLEAR_VOL_RAMP_DONE7_DEFAULT  0x00000001

/* AUD_FMM_DP_ESR1_H0 :: MASK_CLEAR :: VOL_RAMP_DONE6 [18:18] */
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_CLEAR_VOL_RAMP_DONE6_MASK     0x00040000
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_CLEAR_VOL_RAMP_DONE6_SHIFT    18
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_CLEAR_VOL_RAMP_DONE6_DEFAULT  0x00000001

/* AUD_FMM_DP_ESR1_H0 :: MASK_CLEAR :: VOL_RAMP_DONE5 [17:17] */
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_CLEAR_VOL_RAMP_DONE5_MASK     0x00020000
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_CLEAR_VOL_RAMP_DONE5_SHIFT    17
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_CLEAR_VOL_RAMP_DONE5_DEFAULT  0x00000001

/* AUD_FMM_DP_ESR1_H0 :: MASK_CLEAR :: VOL_RAMP_DONE4 [16:16] */
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_CLEAR_VOL_RAMP_DONE4_MASK     0x00010000
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_CLEAR_VOL_RAMP_DONE4_SHIFT    16
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_CLEAR_VOL_RAMP_DONE4_DEFAULT  0x00000001

/* AUD_FMM_DP_ESR1_H0 :: MASK_CLEAR :: VOL_RAMP_DONE3 [15:15] */
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_CLEAR_VOL_RAMP_DONE3_MASK     0x00008000
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_CLEAR_VOL_RAMP_DONE3_SHIFT    15
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_CLEAR_VOL_RAMP_DONE3_DEFAULT  0x00000001

/* AUD_FMM_DP_ESR1_H0 :: MASK_CLEAR :: VOL_RAMP_DONE2 [14:14] */
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_CLEAR_VOL_RAMP_DONE2_MASK     0x00004000
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_CLEAR_VOL_RAMP_DONE2_SHIFT    14
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_CLEAR_VOL_RAMP_DONE2_DEFAULT  0x00000001

/* AUD_FMM_DP_ESR1_H0 :: MASK_CLEAR :: VOL_RAMP_DONE1 [13:13] */
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_CLEAR_VOL_RAMP_DONE1_MASK     0x00002000
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_CLEAR_VOL_RAMP_DONE1_SHIFT    13
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_CLEAR_VOL_RAMP_DONE1_DEFAULT  0x00000001

/* AUD_FMM_DP_ESR1_H0 :: MASK_CLEAR :: VOL_RAMP_DONE0 [12:12] */
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_CLEAR_VOL_RAMP_DONE0_MASK     0x00001000
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_CLEAR_VOL_RAMP_DONE0_SHIFT    12
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_CLEAR_VOL_RAMP_DONE0_DEFAULT  0x00000001

/* AUD_FMM_DP_ESR1_H0 :: MASK_CLEAR :: MIXER11_GRP_ERR [11:11] */
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_CLEAR_MIXER11_GRP_ERR_MASK    0x00000800
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_CLEAR_MIXER11_GRP_ERR_SHIFT   11
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_CLEAR_MIXER11_GRP_ERR_DEFAULT 0x00000001

/* AUD_FMM_DP_ESR1_H0 :: MASK_CLEAR :: MIXER10_GRP_ERR [10:10] */
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_CLEAR_MIXER10_GRP_ERR_MASK    0x00000400
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_CLEAR_MIXER10_GRP_ERR_SHIFT   10
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_CLEAR_MIXER10_GRP_ERR_DEFAULT 0x00000001

/* AUD_FMM_DP_ESR1_H0 :: MASK_CLEAR :: MIXER9_GRP_ERR [09:09] */
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_CLEAR_MIXER9_GRP_ERR_MASK     0x00000200
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_CLEAR_MIXER9_GRP_ERR_SHIFT    9
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_CLEAR_MIXER9_GRP_ERR_DEFAULT  0x00000001

/* AUD_FMM_DP_ESR1_H0 :: MASK_CLEAR :: MIXER8_GRP_ERR [08:08] */
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_CLEAR_MIXER8_GRP_ERR_MASK     0x00000100
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_CLEAR_MIXER8_GRP_ERR_SHIFT    8
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_CLEAR_MIXER8_GRP_ERR_DEFAULT  0x00000001

/* AUD_FMM_DP_ESR1_H0 :: MASK_CLEAR :: MIXER7_GRP_ERR [07:07] */
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_CLEAR_MIXER7_GRP_ERR_MASK     0x00000080
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_CLEAR_MIXER7_GRP_ERR_SHIFT    7
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_CLEAR_MIXER7_GRP_ERR_DEFAULT  0x00000001

/* AUD_FMM_DP_ESR1_H0 :: MASK_CLEAR :: MIXER6_GRP_ERR [06:06] */
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_CLEAR_MIXER6_GRP_ERR_MASK     0x00000040
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_CLEAR_MIXER6_GRP_ERR_SHIFT    6
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_CLEAR_MIXER6_GRP_ERR_DEFAULT  0x00000001

/* AUD_FMM_DP_ESR1_H0 :: MASK_CLEAR :: MIXER5_GRP_ERR [05:05] */
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_CLEAR_MIXER5_GRP_ERR_MASK     0x00000020
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_CLEAR_MIXER5_GRP_ERR_SHIFT    5
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_CLEAR_MIXER5_GRP_ERR_DEFAULT  0x00000001

/* AUD_FMM_DP_ESR1_H0 :: MASK_CLEAR :: MIXER4_GRP_ERR [04:04] */
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_CLEAR_MIXER4_GRP_ERR_MASK     0x00000010
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_CLEAR_MIXER4_GRP_ERR_SHIFT    4
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_CLEAR_MIXER4_GRP_ERR_DEFAULT  0x00000001

/* AUD_FMM_DP_ESR1_H0 :: MASK_CLEAR :: MIXER3_GRP_ERR [03:03] */
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_CLEAR_MIXER3_GRP_ERR_MASK     0x00000008
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_CLEAR_MIXER3_GRP_ERR_SHIFT    3
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_CLEAR_MIXER3_GRP_ERR_DEFAULT  0x00000001

/* AUD_FMM_DP_ESR1_H0 :: MASK_CLEAR :: MIXER2_GRP_ERR [02:02] */
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_CLEAR_MIXER2_GRP_ERR_MASK     0x00000004
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_CLEAR_MIXER2_GRP_ERR_SHIFT    2
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_CLEAR_MIXER2_GRP_ERR_DEFAULT  0x00000001

/* AUD_FMM_DP_ESR1_H0 :: MASK_CLEAR :: MIXER1_GRP_ERR [01:01] */
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_CLEAR_MIXER1_GRP_ERR_MASK     0x00000002
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_CLEAR_MIXER1_GRP_ERR_SHIFT    1
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_CLEAR_MIXER1_GRP_ERR_DEFAULT  0x00000001

/* AUD_FMM_DP_ESR1_H0 :: MASK_CLEAR :: MIXER0_GRP_ERR [00:00] */
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_CLEAR_MIXER0_GRP_ERR_MASK     0x00000001
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_CLEAR_MIXER0_GRP_ERR_SHIFT    0
#define BCHP_AUD_FMM_DP_ESR1_H0_MASK_CLEAR_MIXER0_GRP_ERR_DEFAULT  0x00000001

#endif /* #ifndef BCHP_AUD_FMM_DP_ESR1_H0_H__ */

/* End of File */
