Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Oct 28 17:32:27 2024
| Host         : DESKTOP-26ONRPF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file MASTER_FILE_timing_summary_routed.rpt -pb MASTER_FILE_timing_summary_routed.pb -rpx MASTER_FILE_timing_summary_routed.rpx -warn_on_violation
| Design       : MASTER_FILE
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree        2           
TIMING-17  Critical Warning  Non-clocked sequential cell  35          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (72)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (78)
5. checking no_input_delay (22)
6. checking no_output_delay (39)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (72)
-------------------------
 There are 34 register/latch pins with no clock driven by root clock pin: Ext_ADC_RDY (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: Ext_CLK_FROM_INT_MEM (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: Ext_DnB (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MEM_DIST1/trig_pulse_byte1_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MEM_DIST1/trig_pulse_byte2_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (78)
-------------------------------------------------
 There are 78 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (22)
-------------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (39)
--------------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     39.228        0.000                      0                  170        0.190        0.000                      0                  170        7.500        0.000                       0                    96  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
Ext_CLK_IN            {0.000 12.500}     25.000          40.000          
  clk_out1_clk_wiz_0  {0.000 41.667}     83.333          12.000          
  clkfbout_clk_wiz_0  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Ext_CLK_IN                                                                                                                                                              7.500        0.000                       0                     1  
  clk_out1_clk_wiz_0       39.554        0.000                      0                  169        0.190        0.000                      0                  169       41.167        0.000                       0                    92  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0       39.228        0.000                      0                    1       42.164        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Ext_CLK_IN
  To Clock:  Ext_CLK_IN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Ext_CLK_IN
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { Ext_CLK_IN }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         25.000      23.751     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       25.000      75.000     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       39.554ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.554ns  (required time - arrival time)
  Source:                 EXT_MEM_RW1/SampleByteFromRam_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 fall@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.275ns  (logic 0.456ns (35.765%)  route 0.819ns (64.235%))
  Logic Levels:           0  
  Clock Path Skew:        -0.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.025ns = ( 42.691 - 41.667 ) 
    Source Clock Delay      (SCD):    2.092ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           2.081    -0.412    PulseGen1/CLK
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.124    -0.288 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     0.432    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.528 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=40, routed)          1.564     2.092    EXT_MEM_RW1/Ext_PULSE_OUT_OBUF_BUFG
    SLICE_X36Y41         FDRE                                         r  EXT_MEM_RW1/SampleByteFromRam_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDRE (Prop_fdre_C_Q)         0.456     2.548 r  EXT_MEM_RW1/SampleByteFromRam_reg[2]/Q
                         net (fo=2, routed)           0.819     3.367    MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[7]_0[2]
    SLICE_X39Y44         FDRE                                         r  MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    41.667    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    43.072 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.234    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    37.013 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    38.600    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    38.691 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.854    40.545    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.100    40.645 r  test_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    41.155    test_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    41.246 r  test_clk_BUFG_inst/O
                         net (fo=43, routed)          1.445    42.691    MEM_DIST1/test_clk_BUFG
    SLICE_X39Y44         FDRE                                         r  MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[2]/C
                         clock pessimism              0.483    43.174    
                         clock uncertainty           -0.192    42.982    
    SLICE_X39Y44         FDRE (Setup_fdre_C_D)       -0.061    42.921    MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[2]
  -------------------------------------------------------------------
                         required time                         42.921    
                         arrival time                          -3.367    
  -------------------------------------------------------------------
                         slack                                 39.554    

Slack (MET) :             39.605ns  (required time - arrival time)
  Source:                 EXT_MEM_RW1/SampleByteFromRam_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 fall@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.419ns (39.841%)  route 0.633ns (60.159%))
  Logic Levels:           0  
  Clock Path Skew:        -0.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.024ns = ( 42.690 - 41.667 ) 
    Source Clock Delay      (SCD):    2.092ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           2.081    -0.412    PulseGen1/CLK
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.124    -0.288 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     0.432    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.528 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=40, routed)          1.564     2.092    EXT_MEM_RW1/Ext_PULSE_OUT_OBUF_BUFG
    SLICE_X36Y41         FDRE                                         r  EXT_MEM_RW1/SampleByteFromRam_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDRE (Prop_fdre_C_Q)         0.419     2.511 r  EXT_MEM_RW1/SampleByteFromRam_reg[7]/Q
                         net (fo=1, routed)           0.633     3.144    MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[7]_0[7]
    SLICE_X37Y41         FDRE                                         r  MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    41.667    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    43.072 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.234    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    37.013 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    38.600    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    38.691 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.854    40.545    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.100    40.645 r  test_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    41.155    test_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    41.246 r  test_clk_BUFG_inst/O
                         net (fo=43, routed)          1.444    42.690    MEM_DIST1/test_clk_BUFG
    SLICE_X37Y41         FDRE                                         r  MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[7]/C
                         clock pessimism              0.483    43.173    
                         clock uncertainty           -0.192    42.981    
    SLICE_X37Y41         FDRE (Setup_fdre_C_D)       -0.233    42.748    MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[7]
  -------------------------------------------------------------------
                         required time                         42.748    
                         arrival time                          -3.144    
  -------------------------------------------------------------------
                         slack                                 39.605    

Slack (MET) :             39.761ns  (required time - arrival time)
  Source:                 EXT_MEM_RW1/SampleByteFromRam_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 fall@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.071ns  (logic 0.456ns (42.558%)  route 0.615ns (57.442%))
  Logic Levels:           0  
  Clock Path Skew:        -0.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.025ns = ( 42.691 - 41.667 ) 
    Source Clock Delay      (SCD):    2.092ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           2.081    -0.412    PulseGen1/CLK
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.124    -0.288 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     0.432    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.528 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=40, routed)          1.564     2.092    EXT_MEM_RW1/Ext_PULSE_OUT_OBUF_BUFG
    SLICE_X36Y42         FDRE                                         r  EXT_MEM_RW1/SampleByteFromRam_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.456     2.548 r  EXT_MEM_RW1/SampleByteFromRam_reg[3]/Q
                         net (fo=2, routed)           0.615     3.164    MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[7]_0[3]
    SLICE_X39Y44         FDRE                                         r  MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    41.667    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    43.072 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.234    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    37.013 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    38.600    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    38.691 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.854    40.545    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.100    40.645 r  test_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    41.155    test_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    41.246 r  test_clk_BUFG_inst/O
                         net (fo=43, routed)          1.445    42.691    MEM_DIST1/test_clk_BUFG
    SLICE_X39Y44         FDRE                                         r  MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[3]/C
                         clock pessimism              0.483    43.174    
                         clock uncertainty           -0.192    42.982    
    SLICE_X39Y44         FDRE (Setup_fdre_C_D)       -0.058    42.924    MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[3]
  -------------------------------------------------------------------
                         required time                         42.924    
                         arrival time                          -3.164    
  -------------------------------------------------------------------
                         slack                                 39.761    

Slack (MET) :             39.777ns  (required time - arrival time)
  Source:                 EXT_MEM_RW1/SampleByteFromRam_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 fall@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.086ns  (logic 0.456ns (42.000%)  route 0.630ns (58.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.025ns = ( 42.691 - 41.667 ) 
    Source Clock Delay      (SCD):    2.092ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           2.081    -0.412    PulseGen1/CLK
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.124    -0.288 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     0.432    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.528 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=40, routed)          1.564     2.092    EXT_MEM_RW1/Ext_PULSE_OUT_OBUF_BUFG
    SLICE_X36Y41         FDRE                                         r  EXT_MEM_RW1/SampleByteFromRam_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDRE (Prop_fdre_C_Q)         0.456     2.548 r  EXT_MEM_RW1/SampleByteFromRam_reg[2]/Q
                         net (fo=2, routed)           0.630     3.178    MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[7]_0[2]
    SLICE_X38Y44         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    41.667    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    43.072 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.234    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    37.013 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    38.600    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    38.691 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.854    40.545    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.100    40.645 r  test_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    41.155    test_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    41.246 r  test_clk_BUFG_inst/O
                         net (fo=43, routed)          1.445    42.691    MEM_DIST1/test_clk_BUFG
    SLICE_X38Y44         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[2]/C
                         clock pessimism              0.483    43.174    
                         clock uncertainty           -0.192    42.982    
    SLICE_X38Y44         FDRE (Setup_fdre_C_D)       -0.028    42.954    MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[2]
  -------------------------------------------------------------------
                         required time                         42.954    
                         arrival time                          -3.178    
  -------------------------------------------------------------------
                         slack                                 39.777    

Slack (MET) :             39.791ns  (required time - arrival time)
  Source:                 EXT_MEM_RW1/SampleByteFromRam_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 fall@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.071ns  (logic 0.456ns (42.558%)  route 0.615ns (57.442%))
  Logic Levels:           0  
  Clock Path Skew:        -0.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.025ns = ( 42.691 - 41.667 ) 
    Source Clock Delay      (SCD):    2.092ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           2.081    -0.412    PulseGen1/CLK
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.124    -0.288 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     0.432    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.528 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=40, routed)          1.564     2.092    EXT_MEM_RW1/Ext_PULSE_OUT_OBUF_BUFG
    SLICE_X36Y42         FDRE                                         r  EXT_MEM_RW1/SampleByteFromRam_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.456     2.548 r  EXT_MEM_RW1/SampleByteFromRam_reg[3]/Q
                         net (fo=2, routed)           0.615     3.164    MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[7]_0[3]
    SLICE_X38Y44         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    41.667    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    43.072 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.234    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    37.013 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    38.600    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    38.691 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.854    40.545    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.100    40.645 r  test_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    41.155    test_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    41.246 r  test_clk_BUFG_inst/O
                         net (fo=43, routed)          1.445    42.691    MEM_DIST1/test_clk_BUFG
    SLICE_X38Y44         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[3]/C
                         clock pessimism              0.483    43.174    
                         clock uncertainty           -0.192    42.982    
    SLICE_X38Y44         FDRE (Setup_fdre_C_D)       -0.028    42.954    MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[3]
  -------------------------------------------------------------------
                         required time                         42.954    
                         arrival time                          -3.164    
  -------------------------------------------------------------------
                         slack                                 39.791    

Slack (MET) :             39.858ns  (required time - arrival time)
  Source:                 MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            EXT_MEM_RW1/ExtMemAdrToRam_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0 fall@41.667ns)
  Data Path Delay:        1.109ns  (logic 0.419ns (37.779%)  route 0.690ns (62.221%))
  Logic Levels:           0  
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.161ns = ( 84.495 - 83.333 ) 
    Source Clock Delay      (SCD):    1.932ns = ( 43.598 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    41.667    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.143 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.376    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    37.411 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    39.077    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    39.173 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           2.073    41.246    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124    41.370 r  test_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566    41.937    test_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    42.033 r  test_clk_BUFG_inst/O
                         net (fo=43, routed)          1.565    43.598    MEM_DIST1/test_clk_BUFG
    SLICE_X32Y45         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDSE (Prop_fdse_C_Q)         0.419    44.017 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[1]/Q
                         net (fo=1, routed)           0.690    44.707    EXT_MEM_RW1/D[1]
    SLICE_X30Y41         FDRE                                         r  EXT_MEM_RW1/ExtMemAdrToRam_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    83.333    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.901    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    78.679 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    80.266    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.357 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.864    82.221    PulseGen1/CLK
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.100    82.321 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    82.959    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    83.050 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=40, routed)          1.444    84.495    EXT_MEM_RW1/Ext_PULSE_OUT_OBUF_BUFG
    SLICE_X30Y41         FDRE                                         r  EXT_MEM_RW1/ExtMemAdrToRam_reg[1]/C
                         clock pessimism              0.483    84.977    
                         clock uncertainty           -0.192    84.786    
    SLICE_X30Y41         FDRE (Setup_fdre_C_D)       -0.220    84.566    EXT_MEM_RW1/ExtMemAdrToRam_reg[1]
  -------------------------------------------------------------------
                         required time                         84.566    
                         arrival time                         -44.707    
  -------------------------------------------------------------------
                         slack                                 39.858    

Slack (MET) :             39.866ns  (required time - arrival time)
  Source:                 EXT_MEM_RW1/SampleByteFromRam_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 fall@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.943ns  (logic 0.456ns (48.365%)  route 0.487ns (51.635%))
  Logic Levels:           0  
  Clock Path Skew:        -0.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.025ns = ( 42.691 - 41.667 ) 
    Source Clock Delay      (SCD):    2.092ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           2.081    -0.412    PulseGen1/CLK
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.124    -0.288 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     0.432    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.528 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=40, routed)          1.564     2.092    EXT_MEM_RW1/Ext_PULSE_OUT_OBUF_BUFG
    SLICE_X36Y42         FDRE                                         r  EXT_MEM_RW1/SampleByteFromRam_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.456     2.548 r  EXT_MEM_RW1/SampleByteFromRam_reg[1]/Q
                         net (fo=2, routed)           0.487     3.035    MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[7]_0[1]
    SLICE_X39Y44         FDRE                                         r  MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    41.667    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    43.072 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.234    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    37.013 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    38.600    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    38.691 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.854    40.545    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.100    40.645 r  test_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    41.155    test_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    41.246 r  test_clk_BUFG_inst/O
                         net (fo=43, routed)          1.445    42.691    MEM_DIST1/test_clk_BUFG
    SLICE_X39Y44         FDRE                                         r  MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[1]/C
                         clock pessimism              0.483    43.174    
                         clock uncertainty           -0.192    42.982    
    SLICE_X39Y44         FDRE (Setup_fdre_C_D)       -0.081    42.901    MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[1]
  -------------------------------------------------------------------
                         required time                         42.901    
                         arrival time                          -3.035    
  -------------------------------------------------------------------
                         slack                                 39.866    

Slack (MET) :             39.879ns  (required time - arrival time)
  Source:                 EXT_MEM_RW1/SampleByteFromRam_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 fall@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.945ns  (logic 0.456ns (48.275%)  route 0.489ns (51.725%))
  Logic Levels:           0  
  Clock Path Skew:        -0.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.025ns = ( 42.691 - 41.667 ) 
    Source Clock Delay      (SCD):    2.092ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           2.081    -0.412    PulseGen1/CLK
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.124    -0.288 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     0.432    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.528 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=40, routed)          1.564     2.092    EXT_MEM_RW1/Ext_PULSE_OUT_OBUF_BUFG
    SLICE_X36Y42         FDRE                                         r  EXT_MEM_RW1/SampleByteFromRam_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.456     2.548 r  EXT_MEM_RW1/SampleByteFromRam_reg[0]/Q
                         net (fo=2, routed)           0.489     3.037    MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[7]_0[0]
    SLICE_X39Y44         FDRE                                         r  MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    41.667    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    43.072 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.234    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    37.013 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    38.600    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    38.691 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.854    40.545    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.100    40.645 r  test_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    41.155    test_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    41.246 r  test_clk_BUFG_inst/O
                         net (fo=43, routed)          1.445    42.691    MEM_DIST1/test_clk_BUFG
    SLICE_X39Y44         FDRE                                         r  MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[0]/C
                         clock pessimism              0.483    43.174    
                         clock uncertainty           -0.192    42.982    
    SLICE_X39Y44         FDRE (Setup_fdre_C_D)       -0.067    42.915    MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[0]
  -------------------------------------------------------------------
                         required time                         42.915    
                         arrival time                          -3.037    
  -------------------------------------------------------------------
                         slack                                 39.879    

Slack (MET) :             39.893ns  (required time - arrival time)
  Source:                 MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            EXT_MEM_RW1/ExtMemAdrToRam_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0 fall@41.667ns)
  Data Path Delay:        1.042ns  (logic 0.419ns (40.227%)  route 0.623ns (59.773%))
  Logic Levels:           0  
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.161ns = ( 84.495 - 83.333 ) 
    Source Clock Delay      (SCD):    1.932ns = ( 43.598 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    41.667    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.143 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.376    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    37.411 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    39.077    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    39.173 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           2.073    41.246    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124    41.370 r  test_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566    41.937    test_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    42.033 r  test_clk_BUFG_inst/O
                         net (fo=43, routed)          1.565    43.598    MEM_DIST1/test_clk_BUFG
    SLICE_X32Y45         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDSE (Prop_fdse_C_Q)         0.419    44.017 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[11]/Q
                         net (fo=1, routed)           0.623    44.640    EXT_MEM_RW1/D[11]
    SLICE_X32Y41         FDRE                                         r  EXT_MEM_RW1/ExtMemAdrToRam_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    83.333    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.901    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    78.679 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    80.266    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.357 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.864    82.221    PulseGen1/CLK
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.100    82.321 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    82.959    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    83.050 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=40, routed)          1.444    84.495    EXT_MEM_RW1/Ext_PULSE_OUT_OBUF_BUFG
    SLICE_X32Y41         FDRE                                         r  EXT_MEM_RW1/ExtMemAdrToRam_reg[11]/C
                         clock pessimism              0.483    84.977    
                         clock uncertainty           -0.192    84.786    
    SLICE_X32Y41         FDRE (Setup_fdre_C_D)       -0.253    84.533    EXT_MEM_RW1/ExtMemAdrToRam_reg[11]
  -------------------------------------------------------------------
                         required time                         84.533    
                         arrival time                         -44.640    
  -------------------------------------------------------------------
                         slack                                 39.893    

Slack (MET) :             39.902ns  (required time - arrival time)
  Source:                 EXT_MEM_RW1/SampleByteFromRam_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 fall@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.943ns  (logic 0.456ns (48.365%)  route 0.487ns (51.635%))
  Logic Levels:           0  
  Clock Path Skew:        -0.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.025ns = ( 42.691 - 41.667 ) 
    Source Clock Delay      (SCD):    2.092ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           2.081    -0.412    PulseGen1/CLK
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.124    -0.288 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     0.432    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.528 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=40, routed)          1.564     2.092    EXT_MEM_RW1/Ext_PULSE_OUT_OBUF_BUFG
    SLICE_X36Y42         FDRE                                         r  EXT_MEM_RW1/SampleByteFromRam_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.456     2.548 r  EXT_MEM_RW1/SampleByteFromRam_reg[1]/Q
                         net (fo=2, routed)           0.487     3.035    MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[7]_0[1]
    SLICE_X38Y44         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    41.667    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    43.072 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.234    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    37.013 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    38.600    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    38.691 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.854    40.545    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.100    40.645 r  test_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    41.155    test_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    41.246 r  test_clk_BUFG_inst/O
                         net (fo=43, routed)          1.445    42.691    MEM_DIST1/test_clk_BUFG
    SLICE_X38Y44         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[1]/C
                         clock pessimism              0.483    43.174    
                         clock uncertainty           -0.192    42.982    
    SLICE_X38Y44         FDRE (Setup_fdre_C_D)       -0.045    42.937    MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[1]
  -------------------------------------------------------------------
                         required time                         42.937    
                         arrival time                          -3.035    
  -------------------------------------------------------------------
                         slack                                 39.902    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 MEM_DIST1/FSM_onehot_s_byte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@41.667ns - clk_out1_clk_wiz_0 fall@41.667ns)
  Data Path Delay:        0.574ns  (logic 0.186ns (32.405%)  route 0.388ns (67.595%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.523ns = ( 42.190 - 41.667 ) 
    Source Clock Delay      (SCD):    0.420ns = ( 42.086 - 41.667 ) 
    Clock Pessimism Removal (CPR):    -0.159ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    41.667    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244    41.911 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    42.351    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    39.988 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    40.477    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    40.503 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.736    41.239    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045    41.284 r  test_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213    41.498    test_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    41.524 r  test_clk_BUFG_inst/O
                         net (fo=43, routed)          0.563    42.086    MEM_DIST1/test_clk_BUFG
    SLICE_X37Y45         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.141    42.227 r  MEM_DIST1/FSM_onehot_s_byte_reg[0]/Q
                         net (fo=24, routed)          0.388    42.615    MEM_DIST1/FSM_onehot_s_byte_reg_n_0_[0]
    SLICE_X34Y45         LUT5 (Prop_lut5_I1_O)        0.045    42.660 r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[2]_i_1/O
                         net (fo=1, routed)           0.000    42.660    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[2]_i_1_n_0
    SLICE_X34Y45         FDRE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    41.667    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.098 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.579    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    39.433 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    39.967    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    39.996 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.041    41.037    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056    41.093 r  test_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237    41.330    test_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    41.359 r  test_clk_BUFG_inst/O
                         net (fo=43, routed)          0.831    42.190    MEM_DIST1/test_clk_BUFG
    SLICE_X34Y45         FDRE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[2]/C
                         clock pessimism              0.159    42.349    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.121    42.470    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[2]
  -------------------------------------------------------------------
                         required time                        -42.470    
                         arrival time                          42.660    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 MEM_DIST1/FSM_onehot_s_byte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@41.667ns - clk_out1_clk_wiz_0 fall@41.667ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.560%)  route 0.121ns (39.441%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.524ns = ( 42.191 - 41.667 ) 
    Source Clock Delay      (SCD):    0.420ns = ( 42.086 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.092ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    41.667    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244    41.911 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    42.351    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    39.988 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    40.477    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    40.503 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.736    41.239    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045    41.284 r  test_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213    41.498    test_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    41.524 r  test_clk_BUFG_inst/O
                         net (fo=43, routed)          0.563    42.086    MEM_DIST1/test_clk_BUFG
    SLICE_X37Y45         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.141    42.227 r  MEM_DIST1/FSM_onehot_s_byte_reg[0]/Q
                         net (fo=24, routed)          0.121    42.348    MEM_DIST1/FSM_onehot_s_byte_reg_n_0_[0]
    SLICE_X36Y45         LUT5 (Prop_lut5_I1_O)        0.045    42.393 r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[0]_i_1/O
                         net (fo=1, routed)           0.000    42.393    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[0]_i_1_n_0
    SLICE_X36Y45         FDRE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    41.667    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.098 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.579    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    39.433 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    39.967    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    39.996 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.041    41.037    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056    41.093 r  test_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237    41.330    test_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    41.359 r  test_clk_BUFG_inst/O
                         net (fo=43, routed)          0.832    42.191    MEM_DIST1/test_clk_BUFG
    SLICE_X36Y45         FDRE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[0]/C
                         clock pessimism             -0.092    42.099    
    SLICE_X36Y45         FDRE (Hold_fdre_C_D)         0.091    42.190    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[0]
  -------------------------------------------------------------------
                         required time                        -42.190    
                         arrival time                          42.393    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 MEM_DIST1/FSM_onehot_s_byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM_DIST1/FSM_onehot_s_byte_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@41.667ns - clk_out1_clk_wiz_0 fall@41.667ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.100%)  route 0.140ns (49.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.524ns = ( 42.191 - 41.667 ) 
    Source Clock Delay      (SCD):    0.420ns = ( 42.086 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    41.667    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244    41.911 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    42.351    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    39.988 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    40.477    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    40.503 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.736    41.239    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045    41.284 r  test_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213    41.498    test_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    41.524 r  test_clk_BUFG_inst/O
                         net (fo=43, routed)          0.563    42.086    MEM_DIST1/test_clk_BUFG
    SLICE_X37Y45         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.141    42.227 r  MEM_DIST1/FSM_onehot_s_byte_reg[3]/Q
                         net (fo=5, routed)           0.140    42.368    MEM_DIST1/trig_pulse_byte2
    SLICE_X37Y45         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    41.667    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.098 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.579    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    39.433 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    39.967    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    39.996 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.041    41.037    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056    41.093 r  test_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237    41.330    test_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    41.359 r  test_clk_BUFG_inst/O
                         net (fo=43, routed)          0.832    42.191    MEM_DIST1/test_clk_BUFG
    SLICE_X37Y45         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[4]/C
                         clock pessimism             -0.105    42.086    
    SLICE_X37Y45         FDRE (Hold_fdre_C_D)         0.071    42.157    MEM_DIST1/FSM_onehot_s_byte_reg[4]
  -------------------------------------------------------------------
                         required time                        -42.157    
                         arrival time                          42.368    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 MEM_DIST1/FSM_onehot_s_byte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM_DIST1/FSM_onehot_s_byte_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@41.667ns - clk_out1_clk_wiz_0 fall@41.667ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.531%)  route 0.127ns (47.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.524ns = ( 42.191 - 41.667 ) 
    Source Clock Delay      (SCD):    0.420ns = ( 42.086 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    41.667    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244    41.911 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    42.351    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    39.988 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    40.477    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    40.503 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.736    41.239    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045    41.284 r  test_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213    41.498    test_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    41.524 r  test_clk_BUFG_inst/O
                         net (fo=43, routed)          0.563    42.086    MEM_DIST1/test_clk_BUFG
    SLICE_X37Y45         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.141    42.227 r  MEM_DIST1/FSM_onehot_s_byte_reg[0]/Q
                         net (fo=24, routed)          0.127    42.355    MEM_DIST1/FSM_onehot_s_byte_reg_n_0_[0]
    SLICE_X37Y45         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    41.667    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.098 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.579    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    39.433 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    39.967    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    39.996 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.041    41.037    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056    41.093 r  test_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237    41.330    test_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    41.359 r  test_clk_BUFG_inst/O
                         net (fo=43, routed)          0.832    42.191    MEM_DIST1/test_clk_BUFG
    SLICE_X37Y45         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[1]/C
                         clock pessimism             -0.105    42.086    
    SLICE_X37Y45         FDRE (Hold_fdre_C_D)         0.047    42.133    MEM_DIST1/FSM_onehot_s_byte_reg[1]
  -------------------------------------------------------------------
                         required time                        -42.133    
                         arrival time                          42.355    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 EXT_MEM_RW1/FSM_onehot_s_write_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            EXT_MEM_RW1/FSM_onehot_s_write_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.164ns (55.609%)  route 0.131ns (44.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.594ns
    Source Clock Delay      (SCD):    0.481ns
    Clock Pessimism Removal (CPR):    0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.747    -0.416    PulseGen1/CLK
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.045    -0.371 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.105    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.079 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=40, routed)          0.561     0.481    EXT_MEM_RW1/Ext_PULSE_OUT_OBUF_BUFG
    SLICE_X34Y42         FDRE                                         r  EXT_MEM_RW1/FSM_onehot_s_write_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.164     0.645 r  EXT_MEM_RW1/FSM_onehot_s_write_reg[3]/Q
                         net (fo=3, routed)           0.131     0.776    EXT_MEM_RW1/FSM_onehot_s_write_reg_n_0_[3]
    SLICE_X34Y42         FDRE                                         r  EXT_MEM_RW1/FSM_onehot_s_write_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.051    -0.620    PulseGen1/CLK
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.056    -0.564 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.265    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.236 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=40, routed)          0.830     0.594    EXT_MEM_RW1/Ext_PULSE_OUT_OBUF_BUFG
    SLICE_X34Y42         FDRE                                         r  EXT_MEM_RW1/FSM_onehot_s_write_reg[0]/C
                         clock pessimism             -0.113     0.481    
    SLICE_X34Y42         FDRE (Hold_fdre_C_D)         0.059     0.540    EXT_MEM_RW1/FSM_onehot_s_write_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.540    
                         arrival time                           0.776    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 MEM_DIST1/FSM_onehot_s_byte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@41.667ns - clk_out1_clk_wiz_0 fall@41.667ns)
  Data Path Delay:        0.616ns  (logic 0.187ns (30.352%)  route 0.429ns (69.648%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.524ns = ( 42.191 - 41.667 ) 
    Source Clock Delay      (SCD):    0.420ns = ( 42.086 - 41.667 ) 
    Clock Pessimism Removal (CPR):    -0.159ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    41.667    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244    41.911 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    42.351    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    39.988 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    40.477    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    40.503 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.736    41.239    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045    41.284 r  test_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213    41.498    test_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    41.524 r  test_clk_BUFG_inst/O
                         net (fo=43, routed)          0.563    42.086    MEM_DIST1/test_clk_BUFG
    SLICE_X37Y45         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.141    42.227 r  MEM_DIST1/FSM_onehot_s_byte_reg[0]/Q
                         net (fo=24, routed)          0.429    42.656    MEM_DIST1/FSM_onehot_s_byte_reg_n_0_[0]
    SLICE_X33Y44         LUT3 (Prop_lut3_I1_O)        0.046    42.702 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[3]_i_1/O
                         net (fo=1, routed)           0.000    42.702    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[3]_i_1_n_0
    SLICE_X33Y44         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    41.667    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.098 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.579    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    39.433 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    39.967    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    39.996 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.041    41.037    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056    41.093 r  test_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237    41.330    test_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    41.359 r  test_clk_BUFG_inst/O
                         net (fo=43, routed)          0.832    42.191    MEM_DIST1/test_clk_BUFG
    SLICE_X33Y44         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[3]/C
                         clock pessimism              0.159    42.350    
    SLICE_X33Y44         FDSE (Hold_fdse_C_D)         0.107    42.457    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[3]
  -------------------------------------------------------------------
                         required time                        -42.457    
                         arrival time                          42.702    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 MEM_DIST1/FSM_onehot_s_byte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM_DIST1/STATE_OUT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@41.667ns - clk_out1_clk_wiz_0 fall@41.667ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.059%)  route 0.171ns (47.941%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.524ns = ( 42.191 - 41.667 ) 
    Source Clock Delay      (SCD):    0.420ns = ( 42.086 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.089ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    41.667    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244    41.911 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    42.351    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    39.988 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    40.477    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    40.503 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.736    41.239    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045    41.284 r  test_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213    41.498    test_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    41.524 r  test_clk_BUFG_inst/O
                         net (fo=43, routed)          0.563    42.086    MEM_DIST1/test_clk_BUFG
    SLICE_X37Y45         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.141    42.227 r  MEM_DIST1/FSM_onehot_s_byte_reg[0]/Q
                         net (fo=24, routed)          0.171    42.399    MEM_DIST1/FSM_onehot_s_byte_reg_n_0_[0]
    SLICE_X37Y46         LUT3 (Prop_lut3_I1_O)        0.045    42.444 r  MEM_DIST1/STATE_OUT[0]_i_2/O
                         net (fo=1, routed)           0.000    42.444    MEM_DIST1/STATE_OUT[0]_i_2_n_0
    SLICE_X37Y46         FDRE                                         r  MEM_DIST1/STATE_OUT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    41.667    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.098 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.579    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    39.433 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    39.967    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    39.996 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.041    41.037    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056    41.093 r  test_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237    41.330    test_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    41.359 r  test_clk_BUFG_inst/O
                         net (fo=43, routed)          0.832    42.191    MEM_DIST1/test_clk_BUFG
    SLICE_X37Y46         FDRE                                         r  MEM_DIST1/STATE_OUT_reg[0]/C
                         clock pessimism             -0.089    42.102    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.091    42.193    MEM_DIST1/STATE_OUT_reg[0]
  -------------------------------------------------------------------
                         required time                        -42.193    
                         arrival time                          42.444    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 MEM_DIST1/FSM_onehot_s_byte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@41.667ns - clk_out1_clk_wiz_0 fall@41.667ns)
  Data Path Delay:        0.634ns  (logic 0.186ns (29.338%)  route 0.448ns (70.662%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.523ns = ( 42.190 - 41.667 ) 
    Source Clock Delay      (SCD):    0.420ns = ( 42.086 - 41.667 ) 
    Clock Pessimism Removal (CPR):    -0.159ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    41.667    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244    41.911 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    42.351    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    39.988 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    40.477    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    40.503 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.736    41.239    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045    41.284 r  test_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213    41.498    test_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    41.524 r  test_clk_BUFG_inst/O
                         net (fo=43, routed)          0.563    42.086    MEM_DIST1/test_clk_BUFG
    SLICE_X37Y45         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.141    42.227 r  MEM_DIST1/FSM_onehot_s_byte_reg[0]/Q
                         net (fo=24, routed)          0.448    42.675    MEM_DIST1/FSM_onehot_s_byte_reg_n_0_[0]
    SLICE_X34Y45         LUT5 (Prop_lut5_I1_O)        0.045    42.720 r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[1]_i_1/O
                         net (fo=1, routed)           0.000    42.720    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[1]_i_1_n_0
    SLICE_X34Y45         FDRE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    41.667    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.098 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.579    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    39.433 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    39.967    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    39.996 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.041    41.037    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056    41.093 r  test_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237    41.330    test_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    41.359 r  test_clk_BUFG_inst/O
                         net (fo=43, routed)          0.831    42.190    MEM_DIST1/test_clk_BUFG
    SLICE_X34Y45         FDRE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[1]/C
                         clock pessimism              0.159    42.349    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.120    42.469    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[1]
  -------------------------------------------------------------------
                         required time                        -42.469    
                         arrival time                          42.720    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 MEM_DIST1/FSM_onehot_s_byte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@41.667ns - clk_out1_clk_wiz_0 fall@41.667ns)
  Data Path Delay:        0.623ns  (logic 0.185ns (29.709%)  route 0.438ns (70.291%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.524ns = ( 42.191 - 41.667 ) 
    Source Clock Delay      (SCD):    0.420ns = ( 42.086 - 41.667 ) 
    Clock Pessimism Removal (CPR):    -0.159ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    41.667    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244    41.911 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    42.351    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    39.988 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    40.477    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    40.503 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.736    41.239    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045    41.284 r  test_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213    41.498    test_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    41.524 r  test_clk_BUFG_inst/O
                         net (fo=43, routed)          0.563    42.086    MEM_DIST1/test_clk_BUFG
    SLICE_X37Y45         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.141    42.227 r  MEM_DIST1/FSM_onehot_s_byte_reg[0]/Q
                         net (fo=24, routed)          0.438    42.665    MEM_DIST1/FSM_onehot_s_byte_reg_n_0_[0]
    SLICE_X32Y45         LUT3 (Prop_lut3_I1_O)        0.044    42.709 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[15]_i_3/O
                         net (fo=1, routed)           0.000    42.709    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[15]_i_3_n_0
    SLICE_X32Y45         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    41.667    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.098 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.579    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    39.433 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    39.967    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    39.996 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.041    41.037    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056    41.093 r  test_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237    41.330    test_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    41.359 r  test_clk_BUFG_inst/O
                         net (fo=43, routed)          0.832    42.191    MEM_DIST1/test_clk_BUFG
    SLICE_X32Y45         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[15]/C
                         clock pessimism              0.159    42.350    
    SLICE_X32Y45         FDSE (Hold_fdse_C_D)         0.107    42.457    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[15]
  -------------------------------------------------------------------
                         required time                        -42.457    
                         arrival time                          42.709    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 EXT_MEM_RW1/FSM_onehot_s_read_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            EXT_MEM_RW1/FSM_onehot_s_read_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.766%)  route 0.181ns (56.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.595ns
    Source Clock Delay      (SCD):    0.482ns
    Clock Pessimism Removal (CPR):    0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.747    -0.416    PulseGen1/CLK
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.045    -0.371 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.105    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.079 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=40, routed)          0.562     0.482    EXT_MEM_RW1/Ext_PULSE_OUT_OBUF_BUFG
    SLICE_X35Y43         FDRE                                         r  EXT_MEM_RW1/FSM_onehot_s_read_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.141     0.623 r  EXT_MEM_RW1/FSM_onehot_s_read_reg[0]/Q
                         net (fo=4, routed)           0.181     0.804    EXT_MEM_RW1/FSM_onehot_s_read_reg_n_0_[0]
    SLICE_X35Y43         FDRE                                         r  EXT_MEM_RW1/FSM_onehot_s_read_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.051    -0.620    PulseGen1/CLK
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.056    -0.564 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.265    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.236 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=40, routed)          0.831     0.595    EXT_MEM_RW1/Ext_PULSE_OUT_OBUF_BUFG
    SLICE_X35Y43         FDRE                                         r  EXT_MEM_RW1/FSM_onehot_s_read_reg[1]/C
                         clock pessimism             -0.113     0.482    
    SLICE_X35Y43         FDRE (Hold_fdre_C_D)         0.066     0.548    EXT_MEM_RW1/FSM_onehot_s_read_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.548    
                         arrival time                           0.804    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { PLL_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         83.333      81.178     BUFGCTRL_X0Y0    Ext_PULSE_OUT_OBUF_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            2.155         83.333      81.178     BUFGCTRL_X0Y1    test_clk_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            2.155         83.333      81.178     BUFGCTRL_X0Y3    PLL_1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X32Y41     EXT_MEM_RW1/ExtMemAdrToRam_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X30Y42     EXT_MEM_RW1/ExtMemAdrToRam_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X32Y41     EXT_MEM_RW1/ExtMemAdrToRam_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X32Y42     EXT_MEM_RW1/ExtMemAdrToRam_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X31Y42     EXT_MEM_RW1/ExtMemAdrToRam_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X30Y41     EXT_MEM_RW1/ExtMemAdrToRam_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X32Y41     EXT_MEM_RW1/ExtMemAdrToRam_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X32Y41     EXT_MEM_RW1/ExtMemAdrToRam_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X30Y42     EXT_MEM_RW1/ExtMemAdrToRam_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X30Y42     EXT_MEM_RW1/ExtMemAdrToRam_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X32Y41     EXT_MEM_RW1/ExtMemAdrToRam_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X32Y41     EXT_MEM_RW1/ExtMemAdrToRam_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X32Y42     EXT_MEM_RW1/ExtMemAdrToRam_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X32Y42     EXT_MEM_RW1/ExtMemAdrToRam_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X31Y42     EXT_MEM_RW1/ExtMemAdrToRam_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X31Y42     EXT_MEM_RW1/ExtMemAdrToRam_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X32Y41     EXT_MEM_RW1/ExtMemAdrToRam_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X32Y41     EXT_MEM_RW1/ExtMemAdrToRam_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X30Y42     EXT_MEM_RW1/ExtMemAdrToRam_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X30Y42     EXT_MEM_RW1/ExtMemAdrToRam_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X32Y41     EXT_MEM_RW1/ExtMemAdrToRam_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X32Y41     EXT_MEM_RW1/ExtMemAdrToRam_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X32Y42     EXT_MEM_RW1/ExtMemAdrToRam_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X32Y42     EXT_MEM_RW1/ExtMemAdrToRam_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X31Y42     EXT_MEM_RW1/ExtMemAdrToRam_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X31Y42     EXT_MEM_RW1/ExtMemAdrToRam_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { PLL_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y4    PLL_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       39.228ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       42.164ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.228ns  (required time - arrival time)
  Source:                 PulseGen1/active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            PulseGen1/stop_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 fall@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.820ns  (logic 0.642ns (35.284%)  route 1.178ns (64.716%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 40.136 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.565    -0.928    PulseGen1/CLK
    SLICE_X38Y45         FDRE                                         r  PulseGen1/active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDRE (Prop_fdre_C_Q)         0.518    -0.410 r  PulseGen1/active_reg/Q
                         net (fo=10, routed)          0.602     0.192    PulseGen1/active
    SLICE_X37Y45         LUT1 (Prop_lut1_I0_O)        0.124     0.316 f  PulseGen1/stop_i_1/O
                         net (fo=1, routed)           0.576     0.892    PulseGen1/stop_i_1_n_0
    SLICE_X37Y44         FDCE                                         f  PulseGen1/stop_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    41.667    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    43.072 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.234    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    37.013 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    38.600    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    38.691 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.445    40.136    PulseGen1/CLK
    SLICE_X37Y44         FDCE                                         r  PulseGen1/stop_reg/C  (IS_INVERTED)
                         clock pessimism              0.578    40.714    
                         clock uncertainty           -0.192    40.522    
    SLICE_X37Y44         FDCE (Recov_fdce_C_CLR)     -0.402    40.120    PulseGen1/stop_reg
  -------------------------------------------------------------------
                         required time                         40.120    
                         arrival time                          -0.892    
  -------------------------------------------------------------------
                         slack                                 39.228    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             42.164ns  (arrival time - required time)
  Source:                 PulseGen1/active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            PulseGen1/stop_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -41.667ns  (clk_out1_clk_wiz_0 fall@41.667ns - clk_out1_clk_wiz_0 rise@83.333ns)
  Data Path Delay:        0.621ns  (logic 0.209ns (33.680%)  route 0.412ns (66.320%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns = ( 40.828 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.601ns = ( 82.732 - 83.333 ) 
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    83.333    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244    83.577 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    84.017    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    81.655 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    82.144    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    82.170 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.563    82.732    PulseGen1/CLK
    SLICE_X38Y45         FDRE                                         r  PulseGen1/active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDRE (Prop_fdre_C_Q)         0.164    82.896 r  PulseGen1/active_reg/Q
                         net (fo=10, routed)          0.233    83.129    PulseGen1/active
    SLICE_X37Y45         LUT1 (Prop_lut1_I0_O)        0.045    83.174 f  PulseGen1/stop_i_1/O
                         net (fo=1, routed)           0.179    83.353    PulseGen1/stop_i_1_n_0
    SLICE_X37Y44         FDCE                                         f  PulseGen1/stop_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    41.667    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.098 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.579    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    39.433 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    39.967    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    39.996 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.832    40.828    PulseGen1/CLK
    SLICE_X37Y44         FDCE                                         r  PulseGen1/stop_reg/C  (IS_INVERTED)
                         clock pessimism              0.254    41.082    
                         clock uncertainty            0.192    41.274    
    SLICE_X37Y44         FDCE (Remov_fdce_C_CLR)     -0.085    41.189    PulseGen1/stop_reg
  -------------------------------------------------------------------
                         required time                        -41.189    
                         arrival time                          83.353    
  -------------------------------------------------------------------
                         slack                                 42.164    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            79 Endpoints
Min Delay            79 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            Ext_DATA_TO_INT_MEM[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.158ns  (logic 5.308ns (40.342%)  route 7.850ns (59.659%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  Ext_DnB_IBUF_inst/O
                         net (fo=60, routed)          4.590     6.039    MEM_DIST1/Ext_DnB_IBUF
    SLICE_X37Y41         LUT2 (Prop_lut2_I0_O)        0.152     6.191 r  MEM_DIST1/Ext_DATA_TO_INT_MEM_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.260     9.452    Ext_DATA_TO_INT_MEM_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.706    13.158 r  Ext_DATA_TO_INT_MEM_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.158    Ext_DATA_TO_INT_MEM[5]
    V5                                                                r  Ext_DATA_TO_INT_MEM[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            Ext_Mem_IO_ext[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.888ns  (logic 4.971ns (38.573%)  route 7.917ns (61.427%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 f  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 f  Ext_DnB_IBUF_inst/O
                         net (fo=60, routed)          7.917     9.366    gen_io_port_extRam[7].IOBUF_inst/T
    U14                  OBUFT (TriStatE_obuft_T_O)
                                                      3.521    12.888 r  gen_io_port_extRam[7].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.888    Ext_Mem_IO_ext[7]
    U14                                                               r  Ext_Mem_IO_ext[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            Ext_DATA_TO_INT_MEM[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.853ns  (logic 5.320ns (41.389%)  route 7.533ns (58.611%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  Ext_DnB_IBUF_inst/O
                         net (fo=60, routed)          4.144     5.594    MEM_DIST1/Ext_DnB_IBUF
    SLICE_X38Y41         LUT2 (Prop_lut2_I0_O)        0.146     5.740 r  MEM_DIST1/Ext_DATA_TO_INT_MEM_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.389     9.129    Ext_DATA_TO_INT_MEM_OBUF[7]
    U5                   OBUF (Prop_obuf_I_O)         3.724    12.853 r  Ext_DATA_TO_INT_MEM_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.853    Ext_DATA_TO_INT_MEM[7]
    U5                                                                r  Ext_DATA_TO_INT_MEM[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            Ext_Mem_IO_ext[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.742ns  (logic 4.966ns (38.971%)  route 7.776ns (61.029%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 f  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 f  Ext_DnB_IBUF_inst/O
                         net (fo=60, routed)          7.776     9.226    gen_io_port_extRam[6].IOBUF_inst/T
    V14                  OBUFT (TriStatE_obuft_T_O)
                                                      3.516    12.742 r  gen_io_port_extRam[6].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.742    Ext_Mem_IO_ext[6]
    V14                                                               r  Ext_Mem_IO_ext[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            Ext_DATA_TO_INT_MEM[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.617ns  (logic 5.073ns (40.207%)  route 7.544ns (59.793%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  Ext_DnB_IBUF_inst/O
                         net (fo=60, routed)          4.590     6.039    MEM_DIST1/Ext_DnB_IBUF
    SLICE_X37Y41         LUT2 (Prop_lut2_I0_O)        0.124     6.163 r  MEM_DIST1/Ext_DATA_TO_INT_MEM_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.954     9.118    Ext_DATA_TO_INT_MEM_OBUF[4]
    U4                   OBUF (Prop_obuf_I_O)         3.499    12.617 r  Ext_DATA_TO_INT_MEM_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.617    Ext_DATA_TO_INT_MEM[4]
    U4                                                                r  Ext_DATA_TO_INT_MEM[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            Ext_Mem_IO_ext[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.596ns  (logic 4.969ns (39.451%)  route 7.627ns (60.549%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 f  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 f  Ext_DnB_IBUF_inst/O
                         net (fo=60, routed)          7.627     9.076    gen_io_port_extRam[5].IOBUF_inst/T
    V13                  OBUFT (TriStatE_obuft_T_O)
                                                      3.519    12.596 r  gen_io_port_extRam[5].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.596    Ext_Mem_IO_ext[5]
    V13                                                               r  Ext_Mem_IO_ext[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            Ext_DATA_TO_INT_MEM[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.574ns  (logic 5.335ns (42.431%)  route 7.239ns (57.569%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  Ext_DnB_IBUF_inst/O
                         net (fo=60, routed)          3.850     5.300    MEM_DIST1/Ext_DnB_IBUF
    SLICE_X38Y44         LUT2 (Prop_lut2_I0_O)        0.146     5.446 r  MEM_DIST1/Ext_DATA_TO_INT_MEM_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           3.389     8.834    Ext_DATA_TO_INT_MEM_OBUF[11]
    V8                   OBUF (Prop_obuf_I_O)         3.740    12.574 r  Ext_DATA_TO_INT_MEM_OBUF[11]_inst/O
                         net (fo=0)                   0.000    12.574    Ext_DATA_TO_INT_MEM[11]
    V8                                                                r  Ext_DATA_TO_INT_MEM[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            Ext_Mem_IO_ext[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.446ns  (logic 4.970ns (39.929%)  route 7.477ns (60.071%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 f  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 f  Ext_DnB_IBUF_inst/O
                         net (fo=60, routed)          7.477     8.926    gen_io_port_extRam[4].IOBUF_inst/T
    U16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.520    12.446 r  gen_io_port_extRam[4].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.446    Ext_Mem_IO_ext[4]
    U16                                                               r  Ext_Mem_IO_ext[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            Ext_Mem_IO_ext[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.306ns  (logic 4.980ns (40.463%)  route 7.327ns (59.537%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 f  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 f  Ext_DnB_IBUF_inst/O
                         net (fo=60, routed)          7.327     8.776    gen_io_port_extRam[3].IOBUF_inst/T
    U15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.530    12.306 r  gen_io_port_extRam[3].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.306    Ext_Mem_IO_ext[3]
    U15                                                               r  Ext_Mem_IO_ext[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            Ext_DATA_TO_INT_MEM[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.222ns  (logic 5.084ns (41.597%)  route 7.138ns (58.403%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  Ext_DnB_IBUF_inst/O
                         net (fo=60, routed)          4.144     5.594    MEM_DIST1/Ext_DnB_IBUF
    SLICE_X38Y41         LUT2 (Prop_lut2_I0_O)        0.124     5.718 r  MEM_DIST1/Ext_DATA_TO_INT_MEM_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.994     8.712    Ext_DATA_TO_INT_MEM_OBUF[6]
    W4                   OBUF (Prop_obuf_I_O)         3.510    12.222 r  Ext_DATA_TO_INT_MEM_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.222    Ext_DATA_TO_INT_MEM[6]
    W4                                                                r  Ext_DATA_TO_INT_MEM[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 IV_SAVER1/sample_count_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.231ns  (logic 0.167ns (72.220%)  route 0.064ns (27.780%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDCE                         0.000     0.000 r  IV_SAVER1/sample_count_reg[5]/C
    SLICE_X34Y47         FDCE (Prop_fdce_C_Q)         0.167     0.167 r  IV_SAVER1/sample_count_reg[5]/Q
                         net (fo=2, routed)           0.064     0.231    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[15]_0[0]
    SLICE_X35Y47         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IV_SAVER1/sample_count_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.167ns (58.996%)  route 0.116ns (41.004%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDCE                         0.000     0.000 r  IV_SAVER1/sample_count_reg[10]/C
    SLICE_X34Y48         FDCE (Prop_fdce_C_Q)         0.167     0.167 r  IV_SAVER1/sample_count_reg[10]/Q
                         net (fo=2, routed)           0.116     0.283    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[15]_0[5]
    SLICE_X35Y47         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IV_SAVER1/sample_count_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.167ns (57.361%)  route 0.124ns (42.639%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDCE                         0.000     0.000 r  IV_SAVER1/sample_count_reg[8]/C
    SLICE_X34Y48         FDCE (Prop_fdce_C_Q)         0.167     0.167 r  IV_SAVER1/sample_count_reg[8]/Q
                         net (fo=2, routed)           0.124     0.291    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[15]_0[3]
    SLICE_X35Y47         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IV_SAVER1/sample_count_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.167ns (49.381%)  route 0.171ns (50.619%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE                         0.000     0.000 r  IV_SAVER1/sample_count_reg[12]/C
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.167     0.167 r  IV_SAVER1/sample_count_reg[12]/Q
                         net (fo=2, routed)           0.171     0.338    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[15]_0[7]
    SLICE_X35Y47         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IV_SAVER1/sample_count_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.167ns (48.376%)  route 0.178ns (51.624%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE                         0.000     0.000 r  IV_SAVER1/sample_count_reg[15]/C
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.167     0.167 r  IV_SAVER1/sample_count_reg[15]/Q
                         net (fo=2, routed)           0.178     0.345    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[15]_0[10]
    SLICE_X33Y48         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IV_SAVER1/sample_count_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.167ns (48.094%)  route 0.180ns (51.906%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE                         0.000     0.000 r  IV_SAVER1/sample_count_reg[13]/C
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.167     0.167 r  IV_SAVER1/sample_count_reg[13]/Q
                         net (fo=2, routed)           0.180     0.347    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[15]_0[8]
    SLICE_X33Y48         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IV_SAVER1/sample_count_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.167ns (47.914%)  route 0.182ns (52.086%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE                         0.000     0.000 r  IV_SAVER1/sample_count_reg[14]/C
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.167     0.167 r  IV_SAVER1/sample_count_reg[14]/Q
                         net (fo=2, routed)           0.182     0.349    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[15]_0[9]
    SLICE_X33Y48         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IV_SAVER1/sample_count_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.167ns (47.053%)  route 0.188ns (52.947%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDCE                         0.000     0.000 r  IV_SAVER1/sample_count_reg[6]/C
    SLICE_X34Y47         FDCE (Prop_fdce_C_Q)         0.167     0.167 r  IV_SAVER1/sample_count_reg[6]/Q
                         net (fo=2, routed)           0.188     0.355    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[15]_0[1]
    SLICE_X35Y47         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IV_SAVER1/sample_count_reg[4]/C
                            (rising edge-triggered cell FDPE)
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.215ns (59.179%)  route 0.148ns (40.821%))
  Logic Levels:           2  (FDPE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDPE                         0.000     0.000 r  IV_SAVER1/sample_count_reg[4]/C
    SLICE_X34Y47         FDPE (Prop_fdpe_C_Q)         0.167     0.167 r  IV_SAVER1/sample_count_reg[4]/Q
                         net (fo=2, routed)           0.148     0.315    IV_SAVER1/sample_count_reg[4]
    SLICE_X35Y46         LUT3 (Prop_lut3_I2_O)        0.048     0.363 r  IV_SAVER1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE[4]_i_1/O
                         net (fo=1, routed)           0.000     0.363    MEM_DIST1/ADDR_TO_MEM_DIST_OUT[4]
    SLICE_X35Y46         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IV_SAVER1/sample_count_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IV_SAVER1/sample_count_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.403ns  (logic 0.277ns (68.795%)  route 0.126ns (31.205%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDCE                         0.000     0.000 r  IV_SAVER1/sample_count_reg[6]/C
    SLICE_X34Y47         FDCE (Prop_fdce_C_Q)         0.167     0.167 r  IV_SAVER1/sample_count_reg[6]/Q
                         net (fo=2, routed)           0.126     0.293    IV_SAVER1/sample_count_reg[15]_0[1]
    SLICE_X34Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.403 r  IV_SAVER1/sample_count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.403    IV_SAVER1/sample_count_reg[4]_i_1_n_5
    SLICE_X34Y47         FDCE                                         r  IV_SAVER1/sample_count_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            69 Endpoints
Min Delay            69 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Ext_DATA_TO_INT_MEM[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.513ns  (logic 4.328ns (50.841%)  route 4.185ns (49.159%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    41.667    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.143 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.376    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    37.411 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    39.077    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    39.173 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           2.073    41.246    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124    41.370 r  test_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566    41.937    test_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    42.033 r  test_clk_BUFG_inst/O
                         net (fo=43, routed)          1.564    43.597    MEM_DIST1/test_clk_BUFG
    SLICE_X37Y41         FDRE                                         r  MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.456    44.053 r  MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[7]/Q
                         net (fo=1, routed)           0.796    44.849    MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER[7]
    SLICE_X38Y41         LUT2 (Prop_lut2_I1_O)        0.148    44.997 r  MEM_DIST1/Ext_DATA_TO_INT_MEM_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.389    48.386    Ext_DATA_TO_INT_MEM_OBUF[7]
    U5                   OBUF (Prop_obuf_I_O)         3.724    52.110 r  Ext_DATA_TO_INT_MEM_OBUF[7]_inst/O
                         net (fo=0)                   0.000    52.110    Ext_DATA_TO_INT_MEM[7]
    U5                                                                r  Ext_DATA_TO_INT_MEM[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Ext_DATA_TO_INT_MEM[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.457ns  (logic 4.406ns (52.091%)  route 4.052ns (47.909%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    41.667    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.143 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.376    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    37.411 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    39.077    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    39.173 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           2.073    41.246    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124    41.370 r  test_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566    41.937    test_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    42.033 r  test_clk_BUFG_inst/O
                         net (fo=43, routed)          1.565    43.598    MEM_DIST1/test_clk_BUFG
    SLICE_X38Y44         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDRE (Prop_fdre_C_Q)         0.518    44.116 r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[3]/Q
                         net (fo=1, routed)           0.663    44.779    MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER[3]
    SLICE_X38Y44         LUT2 (Prop_lut2_I1_O)        0.148    44.927 r  MEM_DIST1/Ext_DATA_TO_INT_MEM_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           3.389    48.316    Ext_DATA_TO_INT_MEM_OBUF[11]
    V8                   OBUF (Prop_obuf_I_O)         3.740    52.056 r  Ext_DATA_TO_INT_MEM_OBUF[11]_inst/O
                         net (fo=0)                   0.000    52.056    Ext_DATA_TO_INT_MEM[11]
    V8                                                                r  Ext_DATA_TO_INT_MEM[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Ext_DATA_TO_INT_MEM[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.251ns  (logic 4.405ns (53.386%)  route 3.846ns (46.614%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    41.667    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.143 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.376    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    37.411 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    39.077    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    39.173 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           2.073    41.246    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124    41.370 r  test_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566    41.937    test_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    42.033 r  test_clk_BUFG_inst/O
                         net (fo=43, routed)          1.565    43.598    MEM_DIST1/test_clk_BUFG
    SLICE_X38Y44         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDRE (Prop_fdre_C_Q)         0.518    44.116 r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[1]/Q
                         net (fo=1, routed)           0.653    44.769    MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER[1]
    SLICE_X38Y44         LUT2 (Prop_lut2_I1_O)        0.152    44.921 r  MEM_DIST1/Ext_DATA_TO_INT_MEM_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.193    48.114    Ext_DATA_TO_INT_MEM_OBUF[9]
    W7                   OBUF (Prop_obuf_I_O)         3.735    51.849 r  Ext_DATA_TO_INT_MEM_OBUF[9]_inst/O
                         net (fo=0)                   0.000    51.849    Ext_DATA_TO_INT_MEM[9]
    W7                                                                r  Ext_DATA_TO_INT_MEM[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Ext_DATA_TO_INT_MEM[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.231ns  (logic 4.314ns (52.418%)  route 3.916ns (47.582%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    41.667    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.143 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.376    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    37.411 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    39.077    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    39.173 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           2.073    41.246    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124    41.370 r  test_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566    41.937    test_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    42.033 r  test_clk_BUFG_inst/O
                         net (fo=43, routed)          1.564    43.597    MEM_DIST1/test_clk_BUFG
    SLICE_X37Y41         FDRE                                         r  MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.456    44.053 r  MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[5]/Q
                         net (fo=1, routed)           0.656    44.709    MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER[5]
    SLICE_X37Y41         LUT2 (Prop_lut2_I1_O)        0.152    44.861 r  MEM_DIST1/Ext_DATA_TO_INT_MEM_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.260    48.121    Ext_DATA_TO_INT_MEM_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.706    51.828 r  Ext_DATA_TO_INT_MEM_OBUF[5]_inst/O
                         net (fo=0)                   0.000    51.828    Ext_DATA_TO_INT_MEM[5]
    V5                                                                r  Ext_DATA_TO_INT_MEM[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Ext_DATA_TO_INT_MEM[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.046ns  (logic 4.177ns (51.917%)  route 3.869ns (48.083%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    41.667    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.143 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.376    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    37.411 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    39.077    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    39.173 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           2.073    41.246    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124    41.370 r  test_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566    41.937    test_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    42.033 r  test_clk_BUFG_inst/O
                         net (fo=43, routed)          1.565    43.598    MEM_DIST1/test_clk_BUFG
    SLICE_X38Y44         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDRE (Prop_fdre_C_Q)         0.518    44.116 r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[2]/Q
                         net (fo=1, routed)           0.641    44.758    MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER[2]
    SLICE_X38Y44         LUT2 (Prop_lut2_I1_O)        0.124    44.882 r  MEM_DIST1/Ext_DATA_TO_INT_MEM_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.227    48.109    Ext_DATA_TO_INT_MEM_OBUF[10]
    U8                   OBUF (Prop_obuf_I_O)         3.535    51.644 r  Ext_DATA_TO_INT_MEM_OBUF[10]_inst/O
                         net (fo=0)                   0.000    51.644    Ext_DATA_TO_INT_MEM[10]
    U8                                                                r  Ext_DATA_TO_INT_MEM[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Ext_DATA_TO_INT_MEM[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.014ns  (logic 4.173ns (52.075%)  route 3.841ns (47.925%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    41.667    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.143 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.376    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    37.411 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    39.077    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    39.173 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           2.073    41.246    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124    41.370 r  test_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566    41.937    test_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    42.033 r  test_clk_BUFG_inst/O
                         net (fo=43, routed)          1.565    43.598    MEM_DIST1/test_clk_BUFG
    SLICE_X38Y44         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDRE (Prop_fdre_C_Q)         0.518    44.116 r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[0]/Q
                         net (fo=1, routed)           0.519    44.635    MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER[0]
    SLICE_X38Y44         LUT2 (Prop_lut2_I1_O)        0.124    44.759 r  MEM_DIST1/Ext_DATA_TO_INT_MEM_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           3.322    48.081    Ext_DATA_TO_INT_MEM_OBUF[8]
    U7                   OBUF (Prop_obuf_I_O)         3.531    51.613 r  Ext_DATA_TO_INT_MEM_OBUF[8]_inst/O
                         net (fo=0)                   0.000    51.613    Ext_DATA_TO_INT_MEM[8]
    U7                                                                r  Ext_DATA_TO_INT_MEM[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Ext_DATA_TO_INT_MEM[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.999ns  (logic 4.339ns (54.242%)  route 3.660ns (45.758%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    41.667    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.143 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.376    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    37.411 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    39.077    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    39.173 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           2.073    41.246    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124    41.370 r  test_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566    41.937    test_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    42.033 r  test_clk_BUFG_inst/O
                         net (fo=43, routed)          1.565    43.598    MEM_DIST1/test_clk_BUFG
    SLICE_X39Y44         FDRE                                         r  MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.456    44.054 r  MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[3]/Q
                         net (fo=1, routed)           0.844    44.899    MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER[3]
    SLICE_X39Y44         LUT2 (Prop_lut2_I1_O)        0.152    45.051 r  MEM_DIST1/Ext_DATA_TO_INT_MEM_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.816    47.866    Ext_DATA_TO_INT_MEM_OBUF[3]
    V4                   OBUF (Prop_obuf_I_O)         3.731    51.597 r  Ext_DATA_TO_INT_MEM_OBUF[3]_inst/O
                         net (fo=0)                   0.000    51.597    Ext_DATA_TO_INT_MEM[3]
    V4                                                                r  Ext_DATA_TO_INT_MEM[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/STATE_OUT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Ext_STATE_OUT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.826ns  (logic 3.972ns (50.751%)  route 3.854ns (49.249%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    41.667    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.143 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.376    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    37.411 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    39.077    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    39.173 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           2.073    41.246    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124    41.370 r  test_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566    41.937    test_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    42.033 r  test_clk_BUFG_inst/O
                         net (fo=43, routed)          1.565    43.598    MEM_DIST1/test_clk_BUFG
    SLICE_X37Y46         FDRE                                         r  MEM_DIST1/STATE_OUT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456    44.054 r  MEM_DIST1/STATE_OUT_reg[0]/Q
                         net (fo=1, routed)           3.854    47.909    Ext_STATE_OUT_OBUF[0]
    L2                   OBUF (Prop_obuf_I_O)         3.516    51.425 r  Ext_STATE_OUT_OBUF[0]_inst/O
                         net (fo=0)                   0.000    51.425    Ext_STATE_OUT[0]
    L2                                                                r  Ext_STATE_OUT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/STATE_OUT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Ext_STATE_OUT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.809ns  (logic 3.963ns (50.745%)  route 3.846ns (49.255%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    41.667    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.143 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.376    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    37.411 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    39.077    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    39.173 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           2.073    41.246    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124    41.370 r  test_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566    41.937    test_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    42.033 r  test_clk_BUFG_inst/O
                         net (fo=43, routed)          1.565    43.598    MEM_DIST1/test_clk_BUFG
    SLICE_X39Y46         FDRE                                         r  MEM_DIST1/STATE_OUT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.456    44.054 r  MEM_DIST1/STATE_OUT_reg[2]/Q
                         net (fo=1, routed)           3.846    47.901    Ext_STATE_OUT_OBUF[2]
    K2                   OBUF (Prop_obuf_I_O)         3.507    51.407 r  Ext_STATE_OUT_OBUF[2]_inst/O
                         net (fo=0)                   0.000    51.407    Ext_STATE_OUT[2]
    K2                                                                r  Ext_STATE_OUT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Ext_DATA_TO_INT_MEM[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.751ns  (logic 4.093ns (52.810%)  route 3.658ns (47.190%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    41.667    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.143 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.376    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    37.411 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    39.077    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    39.173 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           2.073    41.246    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124    41.370 r  test_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566    41.937    test_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    42.033 r  test_clk_BUFG_inst/O
                         net (fo=43, routed)          1.565    43.598    MEM_DIST1/test_clk_BUFG
    SLICE_X39Y44         FDRE                                         r  MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.456    44.054 r  MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[2]/Q
                         net (fo=1, routed)           0.648    44.702    MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER[2]
    SLICE_X39Y44         LUT2 (Prop_lut2_I1_O)        0.124    44.826 r  MEM_DIST1/Ext_DATA_TO_INT_MEM_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.009    47.836    Ext_DATA_TO_INT_MEM_OBUF[2]
    W5                   OBUF (Prop_obuf_I_O)         3.513    51.349 r  Ext_DATA_TO_INT_MEM_OBUF[2]_inst/O
                         net (fo=0)                   0.000    51.349    Ext_DATA_TO_INT_MEM[2]
    W5                                                                r  Ext_DATA_TO_INT_MEM[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PulseGen1/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            PulseGen1/run_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.703ns  (logic 0.385ns (54.754%)  route 0.318ns (45.246%))
  Logic Levels:           0  
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.445    -1.531    PulseGen1/CLK
    SLICE_X38Y45         FDRE                                         r  PulseGen1/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDRE (Prop_fdre_C_Q)         0.385    -1.146 f  PulseGen1/done_reg/Q
                         net (fo=8, routed)           0.318    -0.827    PulseGen1/sig_PulseGen1_pulse_complete
    SLICE_X38Y46         FDCE                                         f  PulseGen1/run_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PLL_1/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Ext_PULSE_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.569ns  (logic 1.317ns (36.890%)  route 2.252ns (63.110%))
  Logic Levels:           4  (BUFG=2 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.747    -0.416    PulseGen1/CLK
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.045    -0.371 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.105    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.079 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=40, routed)          0.750     0.671    Ext_PULSE_OUT_OBUF_BUFG
    R3                   OBUF (Prop_obuf_I_O)         1.220     1.891 r  Ext_PULSE_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     1.891    Ext_PULSE_OUT
    R3                                                                r  Ext_PULSE_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_MEM_RW1/ExtMemAdrToRam_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Ext_Mem_Addr_ext[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.281ns  (logic 1.350ns (59.178%)  route 0.931ns (40.822%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.747    -0.416    PulseGen1/CLK
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.045    -0.371 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.105    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.079 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=40, routed)          0.562     0.482    EXT_MEM_RW1/Ext_PULSE_OUT_OBUF_BUFG
    SLICE_X32Y41         FDRE                                         r  EXT_MEM_RW1/ExtMemAdrToRam_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y41         FDRE (Prop_fdre_C_Q)         0.141     0.623 r  EXT_MEM_RW1/ExtMemAdrToRam_reg[0]/Q
                         net (fo=1, routed)           0.931     1.554    Ext_Mem_Addr_ext_OBUF[0]
    M18                  OBUF (Prop_obuf_I_O)         1.209     2.763 r  Ext_Mem_Addr_ext_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.763    Ext_Mem_Addr_ext[0]
    M18                                                               r  Ext_Mem_Addr_ext[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_MEM_RW1/nOE_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Ext_Mem_nOE_ext
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.282ns  (logic 1.339ns (58.658%)  route 0.944ns (41.342%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.747    -0.416    PulseGen1/CLK
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.045    -0.371 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.105    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.079 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=40, routed)          0.561     0.481    EXT_MEM_RW1/Ext_PULSE_OUT_OBUF_BUFG
    SLICE_X35Y42         FDSE                                         r  EXT_MEM_RW1/nOE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDSE (Prop_fdse_C_Q)         0.141     0.622 r  EXT_MEM_RW1/nOE_reg/Q
                         net (fo=1, routed)           0.944     1.566    Ext_Mem_nOE_ext_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     2.764 r  Ext_Mem_nOE_ext_OBUF_inst/O
                         net (fo=0)                   0.000     2.764    Ext_Mem_nOE_ext
    P19                                                               r  Ext_Mem_nOE_ext (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_MEM_RW1/ExtMemAdrToRam_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Ext_Mem_Addr_ext[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.285ns  (logic 1.351ns (59.139%)  route 0.934ns (40.861%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.747    -0.416    PulseGen1/CLK
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.045    -0.371 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.105    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.079 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=40, routed)          0.562     0.482    EXT_MEM_RW1/Ext_PULSE_OUT_OBUF_BUFG
    SLICE_X31Y42         FDRE                                         r  EXT_MEM_RW1/ExtMemAdrToRam_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDRE (Prop_fdre_C_Q)         0.141     0.623 r  EXT_MEM_RW1/ExtMemAdrToRam_reg[9]/Q
                         net (fo=1, routed)           0.934     1.557    Ext_Mem_Addr_ext_OBUF[9]
    V19                  OBUF (Prop_obuf_I_O)         1.210     2.767 r  Ext_Mem_Addr_ext_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.767    Ext_Mem_Addr_ext[9]
    V19                                                               r  Ext_Mem_Addr_ext[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_MEM_RW1/nWE_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Ext_Mem_nWE_ext
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.289ns  (logic 1.345ns (58.779%)  route 0.944ns (41.221%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.747    -0.416    PulseGen1/CLK
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.045    -0.371 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.105    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.079 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=40, routed)          0.561     0.481    EXT_MEM_RW1/Ext_PULSE_OUT_OBUF_BUFG
    SLICE_X35Y41         FDSE                                         r  EXT_MEM_RW1/nWE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDSE (Prop_fdse_C_Q)         0.141     0.622 r  EXT_MEM_RW1/nWE_reg/Q
                         net (fo=1, routed)           0.944     1.566    Ext_Mem_nWE_ext_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.204     2.770 r  Ext_Mem_nWE_ext_OBUF_inst/O
                         net (fo=0)                   0.000     2.770    Ext_Mem_nWE_ext
    R19                                                               r  Ext_Mem_nWE_ext (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_MEM_RW1/ExtMemAdrToRam_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Ext_Mem_Addr_ext[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.293ns  (logic 1.374ns (59.909%)  route 0.919ns (40.091%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.747    -0.416    PulseGen1/CLK
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.045    -0.371 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.105    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.079 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=40, routed)          0.562     0.482    EXT_MEM_RW1/Ext_PULSE_OUT_OBUF_BUFG
    SLICE_X30Y42         FDRE                                         r  EXT_MEM_RW1/ExtMemAdrToRam_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y42         FDRE (Prop_fdre_C_Q)         0.164     0.646 r  EXT_MEM_RW1/ExtMemAdrToRam_reg[10]/Q
                         net (fo=1, routed)           0.919     1.566    Ext_Mem_Addr_ext_OBUF[10]
    W18                  OBUF (Prop_obuf_I_O)         1.210     2.775 r  Ext_Mem_Addr_ext_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.775    Ext_Mem_Addr_ext[10]
    W18                                                               r  Ext_Mem_Addr_ext[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_MEM_RW1/ExtMemAdrToRam_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Ext_Mem_Addr_ext[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.313ns  (logic 1.356ns (58.631%)  route 0.957ns (41.369%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.747    -0.416    PulseGen1/CLK
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.045    -0.371 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.105    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.079 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=40, routed)          0.562     0.482    EXT_MEM_RW1/Ext_PULSE_OUT_OBUF_BUFG
    SLICE_X33Y42         FDRE                                         r  EXT_MEM_RW1/ExtMemAdrToRam_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDRE (Prop_fdre_C_Q)         0.141     0.623 r  EXT_MEM_RW1/ExtMemAdrToRam_reg[5]/Q
                         net (fo=1, routed)           0.957     1.580    Ext_Mem_Addr_ext_OBUF[5]
    P18                  OBUF (Prop_obuf_I_O)         1.215     2.795 r  Ext_Mem_Addr_ext_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.795    Ext_Mem_Addr_ext[5]
    P18                                                               r  Ext_Mem_Addr_ext[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_MEM_RW1/ExtMemAdrToRam_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Ext_Mem_Addr_ext[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.318ns  (logic 1.379ns (59.468%)  route 0.940ns (40.532%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.747    -0.416    PulseGen1/CLK
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.045    -0.371 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.105    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.079 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=40, routed)          0.562     0.482    EXT_MEM_RW1/Ext_PULSE_OUT_OBUF_BUFG
    SLICE_X33Y42         FDRE                                         r  EXT_MEM_RW1/ExtMemAdrToRam_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDRE (Prop_fdre_C_Q)         0.141     0.623 r  EXT_MEM_RW1/ExtMemAdrToRam_reg[2]/Q
                         net (fo=1, routed)           0.940     1.563    Ext_Mem_Addr_ext_OBUF[2]
    K17                  OBUF (Prop_obuf_I_O)         1.238     2.801 r  Ext_Mem_Addr_ext_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.801    Ext_Mem_Addr_ext[2]
    K17                                                               r  Ext_Mem_Addr_ext[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_MEM_RW1/ExtMemAdrToRam_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Ext_Mem_Addr_ext[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.341ns  (logic 1.363ns (58.212%)  route 0.978ns (41.788%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.747    -0.416    PulseGen1/CLK
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.045    -0.371 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.105    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.079 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=40, routed)          0.562     0.482    EXT_MEM_RW1/Ext_PULSE_OUT_OBUF_BUFG
    SLICE_X33Y42         FDRE                                         r  EXT_MEM_RW1/ExtMemAdrToRam_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDRE (Prop_fdre_C_Q)         0.141     0.623 r  EXT_MEM_RW1/ExtMemAdrToRam_reg[18]/Q
                         net (fo=1, routed)           0.978     1.602    Ext_Mem_Addr_ext_OBUF[18]
    V15                  OBUF (Prop_obuf_I_O)         1.222     2.823 r  Ext_Mem_Addr_ext_OBUF[18]_inst/O
                         net (fo=0)                   0.000     2.823    Ext_Mem_Addr_ext[18]
    V15                                                               r  Ext_Mem_Addr_ext[18] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLL_1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            PLL_1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.389ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    25.432 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.912    PLL_1/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145    22.767 f  PLL_1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534    23.300    PLL_1/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    23.329 f  PLL_1/inst/clkf_buf/O
                         net (fo=1, routed)           0.816    24.145    PLL_1/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  PLL_1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLL_1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            PLL_1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.389ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -1.521    PLL_1/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  PLL_1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           133 Endpoints
Min Delay           133 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Ext_ADC_HIBYTE_TO_IV_SAVER[3]
                            (input port)
  Destination:            MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.565ns  (logic 1.601ns (21.166%)  route 5.964ns (78.834%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.024ns = ( 42.690 - 41.667 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 r  Ext_ADC_HIBYTE_TO_IV_SAVER[3] (IN)
                         net (fo=0)                   0.000     0.000    Ext_ADC_HIBYTE_TO_IV_SAVER[3]
    A15                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  Ext_ADC_HIBYTE_TO_IV_SAVER_IBUF[3]_inst/O
                         net (fo=1, routed)           5.342     6.791    MEM_DIST1/Ext_ADC_HIBYTE_TO_IV_SAVER_IBUF[3]
    SLICE_X34Y45         LUT5 (Prop_lut5_I3_O)        0.153     6.944 r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[3]_i_2/O
                         net (fo=1, routed)           0.621     7.565    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[3]_i_2_n_0
    SLICE_X34Y45         FDRE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    41.667    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    43.072 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.234    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    37.013 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    38.600    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    38.691 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.854    40.545    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.100    40.645 r  test_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    41.155    test_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    41.246 r  test_clk_BUFG_inst/O
                         net (fo=43, routed)          1.444    42.690    MEM_DIST1/test_clk_BUFG
    SLICE_X34Y45         FDRE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[3]/C

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            EXT_MEM_RW1/FSM_onehot_s_write_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.838ns  (logic 1.574ns (23.014%)  route 5.264ns (76.986%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.160ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 f  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 f  Ext_DnB_IBUF_inst/O
                         net (fo=60, routed)          4.626     6.076    EXT_MEM_RW1/Ext_DnB_IBUF
    SLICE_X35Y42         LUT1 (Prop_lut1_I0_O)        0.124     6.200 r  EXT_MEM_RW1/FSM_onehot_s_write[3]_i_1/O
                         net (fo=4, routed)           0.639     6.838    EXT_MEM_RW1/sig_Sample_RW
    SLICE_X34Y42         FDRE                                         r  EXT_MEM_RW1/FSM_onehot_s_write_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.864    -1.112    PulseGen1/CLK
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.100    -1.012 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    -0.374    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.283 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=40, routed)          1.443     1.160    EXT_MEM_RW1/Ext_PULSE_OUT_OBUF_BUFG
    SLICE_X34Y42         FDRE                                         r  EXT_MEM_RW1/FSM_onehot_s_write_reg[0]/C

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            EXT_MEM_RW1/FSM_onehot_s_write_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.838ns  (logic 1.574ns (23.014%)  route 5.264ns (76.986%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.160ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 f  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 f  Ext_DnB_IBUF_inst/O
                         net (fo=60, routed)          4.626     6.076    EXT_MEM_RW1/Ext_DnB_IBUF
    SLICE_X35Y42         LUT1 (Prop_lut1_I0_O)        0.124     6.200 r  EXT_MEM_RW1/FSM_onehot_s_write[3]_i_1/O
                         net (fo=4, routed)           0.639     6.838    EXT_MEM_RW1/sig_Sample_RW
    SLICE_X34Y42         FDRE                                         r  EXT_MEM_RW1/FSM_onehot_s_write_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.864    -1.112    PulseGen1/CLK
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.100    -1.012 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    -0.374    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.283 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=40, routed)          1.443     1.160    EXT_MEM_RW1/Ext_PULSE_OUT_OBUF_BUFG
    SLICE_X34Y42         FDRE                                         r  EXT_MEM_RW1/FSM_onehot_s_write_reg[1]/C

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            EXT_MEM_RW1/FSM_onehot_s_write_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.838ns  (logic 1.574ns (23.014%)  route 5.264ns (76.986%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.160ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 f  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 f  Ext_DnB_IBUF_inst/O
                         net (fo=60, routed)          4.626     6.076    EXT_MEM_RW1/Ext_DnB_IBUF
    SLICE_X35Y42         LUT1 (Prop_lut1_I0_O)        0.124     6.200 r  EXT_MEM_RW1/FSM_onehot_s_write[3]_i_1/O
                         net (fo=4, routed)           0.639     6.838    EXT_MEM_RW1/sig_Sample_RW
    SLICE_X34Y42         FDRE                                         r  EXT_MEM_RW1/FSM_onehot_s_write_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.864    -1.112    PulseGen1/CLK
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.100    -1.012 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    -0.374    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.283 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=40, routed)          1.443     1.160    EXT_MEM_RW1/Ext_PULSE_OUT_OBUF_BUFG
    SLICE_X34Y42         FDRE                                         r  EXT_MEM_RW1/FSM_onehot_s_write_reg[2]/C

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            EXT_MEM_RW1/FSM_onehot_s_write_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.838ns  (logic 1.574ns (23.014%)  route 5.264ns (76.986%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.160ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 f  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 f  Ext_DnB_IBUF_inst/O
                         net (fo=60, routed)          4.626     6.076    EXT_MEM_RW1/Ext_DnB_IBUF
    SLICE_X35Y42         LUT1 (Prop_lut1_I0_O)        0.124     6.200 r  EXT_MEM_RW1/FSM_onehot_s_write[3]_i_1/O
                         net (fo=4, routed)           0.639     6.838    EXT_MEM_RW1/sig_Sample_RW
    SLICE_X34Y42         FDRE                                         r  EXT_MEM_RW1/FSM_onehot_s_write_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.864    -1.112    PulseGen1/CLK
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.100    -1.012 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    -0.374    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.283 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=40, routed)          1.443     1.160    EXT_MEM_RW1/Ext_PULSE_OUT_OBUF_BUFG
    SLICE_X34Y42         FDRE                                         r  EXT_MEM_RW1/FSM_onehot_s_write_reg[3]/C

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            EXT_MEM_RW1/nOE_reg/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.835ns  (logic 1.574ns (23.026%)  route 5.261ns (76.974%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.160ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  Ext_DnB_IBUF_inst/O
                         net (fo=60, routed)          4.621     6.071    EXT_MEM_RW1/Ext_DnB_IBUF
    SLICE_X35Y42         LUT4 (Prop_lut4_I3_O)        0.124     6.195 r  EXT_MEM_RW1/nOE_i_2/O
                         net (fo=1, routed)           0.640     6.835    EXT_MEM_RW1/nOE_i_2_n_0
    SLICE_X35Y42         FDSE                                         r  EXT_MEM_RW1/nOE_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.864    -1.112    PulseGen1/CLK
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.100    -1.012 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    -0.374    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.283 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=40, routed)          1.443     1.160    EXT_MEM_RW1/Ext_PULSE_OUT_OBUF_BUFG
    SLICE_X35Y42         FDSE                                         r  EXT_MEM_RW1/nOE_reg/C

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            EXT_MEM_RW1/SampleByteFromRam_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.757ns  (logic 1.602ns (23.706%)  route 5.155ns (76.294%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.161ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  Ext_DnB_IBUF_inst/O
                         net (fo=60, routed)          4.610     6.060    EXT_MEM_RW1/Ext_DnB_IBUF
    SLICE_X35Y42         LUT2 (Prop_lut2_I0_O)        0.152     6.212 r  EXT_MEM_RW1/SampleByteFromRam[7]_i_1/O
                         net (fo=8, routed)           0.545     6.757    EXT_MEM_RW1/SampleByteFromRam[7]_i_1_n_0
    SLICE_X36Y42         FDRE                                         r  EXT_MEM_RW1/SampleByteFromRam_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.864    -1.112    PulseGen1/CLK
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.100    -1.012 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    -0.374    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.283 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=40, routed)          1.444     1.161    EXT_MEM_RW1/Ext_PULSE_OUT_OBUF_BUFG
    SLICE_X36Y42         FDRE                                         r  EXT_MEM_RW1/SampleByteFromRam_reg[0]/C

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            EXT_MEM_RW1/SampleByteFromRam_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.757ns  (logic 1.602ns (23.706%)  route 5.155ns (76.294%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.161ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  Ext_DnB_IBUF_inst/O
                         net (fo=60, routed)          4.610     6.060    EXT_MEM_RW1/Ext_DnB_IBUF
    SLICE_X35Y42         LUT2 (Prop_lut2_I0_O)        0.152     6.212 r  EXT_MEM_RW1/SampleByteFromRam[7]_i_1/O
                         net (fo=8, routed)           0.545     6.757    EXT_MEM_RW1/SampleByteFromRam[7]_i_1_n_0
    SLICE_X36Y42         FDRE                                         r  EXT_MEM_RW1/SampleByteFromRam_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.864    -1.112    PulseGen1/CLK
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.100    -1.012 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    -0.374    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.283 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=40, routed)          1.444     1.161    EXT_MEM_RW1/Ext_PULSE_OUT_OBUF_BUFG
    SLICE_X36Y42         FDRE                                         r  EXT_MEM_RW1/SampleByteFromRam_reg[1]/C

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            EXT_MEM_RW1/SampleByteFromRam_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.757ns  (logic 1.602ns (23.706%)  route 5.155ns (76.294%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.161ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  Ext_DnB_IBUF_inst/O
                         net (fo=60, routed)          4.610     6.060    EXT_MEM_RW1/Ext_DnB_IBUF
    SLICE_X35Y42         LUT2 (Prop_lut2_I0_O)        0.152     6.212 r  EXT_MEM_RW1/SampleByteFromRam[7]_i_1/O
                         net (fo=8, routed)           0.545     6.757    EXT_MEM_RW1/SampleByteFromRam[7]_i_1_n_0
    SLICE_X36Y42         FDRE                                         r  EXT_MEM_RW1/SampleByteFromRam_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.864    -1.112    PulseGen1/CLK
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.100    -1.012 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    -0.374    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.283 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=40, routed)          1.444     1.161    EXT_MEM_RW1/Ext_PULSE_OUT_OBUF_BUFG
    SLICE_X36Y42         FDRE                                         r  EXT_MEM_RW1/SampleByteFromRam_reg[3]/C

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            EXT_MEM_RW1/nOE_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.756ns  (logic 1.604ns (23.737%)  route 5.153ns (76.263%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.160ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 f  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 f  Ext_DnB_IBUF_inst/O
                         net (fo=60, routed)          4.621     6.071    EXT_MEM_RW1/Ext_DnB_IBUF
    SLICE_X35Y42         LUT2 (Prop_lut2_I1_O)        0.154     6.225 r  EXT_MEM_RW1/nOE_i_1/O
                         net (fo=1, routed)           0.532     6.756    EXT_MEM_RW1/nOE_i_1_n_0
    SLICE_X35Y42         FDSE                                         r  EXT_MEM_RW1/nOE_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.864    -1.112    PulseGen1/CLK
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.100    -1.012 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    -0.374    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.283 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=40, routed)          1.443     1.160    EXT_MEM_RW1/Ext_PULSE_OUT_OBUF_BUFG
    SLICE_X35Y42         FDSE                                         r  EXT_MEM_RW1/nOE_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PulseGen1/run_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            PulseGen1/active_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.368ns  (logic 0.209ns (56.755%)  route 0.159ns (43.245%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDCE                         0.000     0.000 r  PulseGen1/run_reg/C
    SLICE_X38Y46         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  PulseGen1/run_reg/Q
                         net (fo=5, routed)           0.159     0.323    PulseGen1/run
    SLICE_X38Y45         LUT5 (Prop_lut5_I3_O)        0.045     0.368 r  PulseGen1/active_i_1/O
                         net (fo=1, routed)           0.000     0.368    PulseGen1/active_i_1_n_0
    SLICE_X38Y45         FDRE                                         r  PulseGen1/active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.832    -0.839    PulseGen1/CLK
    SLICE_X38Y45         FDRE                                         r  PulseGen1/active_reg/C

Slack:                    inf
  Source:                 PulseGen1/run_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            PulseGen1/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.371ns  (logic 0.212ns (57.105%)  route 0.159ns (42.895%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDCE                         0.000     0.000 r  PulseGen1/run_reg/C
    SLICE_X38Y46         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  PulseGen1/run_reg/Q
                         net (fo=5, routed)           0.159     0.323    PulseGen1/run
    SLICE_X38Y45         LUT4 (Prop_lut4_I3_O)        0.048     0.371 r  PulseGen1/done_i_1/O
                         net (fo=1, routed)           0.000     0.371    PulseGen1/done_i_1_n_0
    SLICE_X38Y45         FDRE                                         r  PulseGen1/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.832    -0.839    PulseGen1/CLK
    SLICE_X38Y45         FDRE                                         r  PulseGen1/done_reg/C

Slack:                    inf
  Source:                 PulseGen1/run_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            PulseGen1/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.145%)  route 0.163ns (43.855%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDCE                         0.000     0.000 r  PulseGen1/run_reg/C
    SLICE_X38Y46         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  PulseGen1/run_reg/Q
                         net (fo=5, routed)           0.163     0.327    PulseGen1/run
    SLICE_X38Y45         LUT4 (Prop_lut4_I3_O)        0.045     0.372 r  PulseGen1/count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.372    PulseGen1/count[0]_i_1_n_0
    SLICE_X38Y45         FDRE                                         r  PulseGen1/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.832    -0.839    PulseGen1/CLK
    SLICE_X38Y45         FDRE                                         r  PulseGen1/count_reg[0]/C

Slack:                    inf
  Source:                 PulseGen1/run_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            PulseGen1/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.375ns  (logic 0.212ns (56.496%)  route 0.163ns (43.504%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDCE                         0.000     0.000 r  PulseGen1/run_reg/C
    SLICE_X38Y46         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  PulseGen1/run_reg/Q
                         net (fo=5, routed)           0.163     0.327    PulseGen1/run
    SLICE_X38Y45         LUT4 (Prop_lut4_I3_O)        0.048     0.375 r  PulseGen1/count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.375    PulseGen1/count[2]_i_1_n_0
    SLICE_X38Y45         FDRE                                         r  PulseGen1/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.832    -0.839    PulseGen1/CLK
    SLICE_X38Y45         FDRE                                         r  PulseGen1/count_reg[2]/C

Slack:                    inf
  Source:                 MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.389ns  (logic 0.187ns (48.042%)  route 0.202ns (51.958%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE                         0.000     0.000 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[1]/C
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[1]/Q
                         net (fo=1, routed)           0.202     0.343    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE[1]
    SLICE_X32Y45         LUT3 (Prop_lut3_I2_O)        0.046     0.389 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[1]_i_1/O
                         net (fo=1, routed)           0.000     0.389    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[1]_i_1_n_0
    SLICE_X32Y45         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    41.667    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.098 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.579    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    39.433 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    39.967    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    39.996 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.041    41.037    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056    41.093 r  test_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237    41.330    test_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    41.359 r  test_clk_BUFG_inst/O
                         net (fo=43, routed)          0.832    42.191    MEM_DIST1/test_clk_BUFG
    SLICE_X32Y45         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[1]/C

Slack:                    inf
  Source:                 MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.400ns  (logic 0.190ns (47.516%)  route 0.210ns (52.484%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE                         0.000     0.000 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[5]/C
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[5]/Q
                         net (fo=1, routed)           0.210     0.351    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE[5]
    SLICE_X33Y44         LUT3 (Prop_lut3_I2_O)        0.049     0.400 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[5]_i_1/O
                         net (fo=1, routed)           0.000     0.400    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[5]_i_1_n_0
    SLICE_X33Y44         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    41.667    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.098 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.579    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    39.433 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    39.967    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    39.996 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.041    41.037    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056    41.093 r  test_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237    41.330    test_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    41.359 r  test_clk_BUFG_inst/O
                         net (fo=43, routed)          0.832    42.191    MEM_DIST1/test_clk_BUFG
    SLICE_X33Y44         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[5]/C

Slack:                    inf
  Source:                 MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.436ns  (logic 0.186ns (42.663%)  route 0.250ns (57.337%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE                         0.000     0.000 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[11]/C
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[11]/Q
                         net (fo=1, routed)           0.250     0.391    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE[11]
    SLICE_X32Y45         LUT3 (Prop_lut3_I2_O)        0.045     0.436 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[11]_i_1/O
                         net (fo=1, routed)           0.000     0.436    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[11]_i_1_n_0
    SLICE_X32Y45         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    41.667    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.098 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.579    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    39.433 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    39.967    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    39.996 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.041    41.037    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056    41.093 r  test_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237    41.330    test_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    41.359 r  test_clk_BUFG_inst/O
                         net (fo=43, routed)          0.832    42.191    MEM_DIST1/test_clk_BUFG
    SLICE_X32Y45         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[11]/C

Slack:                    inf
  Source:                 MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.457ns  (logic 0.183ns (40.019%)  route 0.274ns (59.981%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         FDRE                         0.000     0.000 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[15]/C
    SLICE_X33Y48         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[15]/Q
                         net (fo=1, routed)           0.274     0.415    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE[15]
    SLICE_X32Y45         LUT3 (Prop_lut3_I2_O)        0.042     0.457 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[15]_i_3/O
                         net (fo=1, routed)           0.000     0.457    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[15]_i_3_n_0
    SLICE_X32Y45         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    41.667    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.098 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.579    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    39.433 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    39.967    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    39.996 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.041    41.037    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056    41.093 r  test_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237    41.330    test_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    41.359 r  test_clk_BUFG_inst/O
                         net (fo=43, routed)          0.832    42.191    MEM_DIST1/test_clk_BUFG
    SLICE_X32Y45         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[15]/C

Slack:                    inf
  Source:                 MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.459ns  (logic 0.186ns (40.508%)  route 0.273ns (59.492%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE                         0.000     0.000 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[0]/C
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[0]/Q
                         net (fo=1, routed)           0.273     0.414    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE[0]
    SLICE_X32Y45         LUT3 (Prop_lut3_I2_O)        0.045     0.459 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[0]_i_1/O
                         net (fo=1, routed)           0.000     0.459    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[0]_i_1_n_0
    SLICE_X32Y45         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    41.667    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.098 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.579    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    39.433 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    39.967    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    39.996 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.041    41.037    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056    41.093 r  test_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237    41.330    test_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    41.359 r  test_clk_BUFG_inst/O
                         net (fo=43, routed)          0.832    42.191    MEM_DIST1/test_clk_BUFG
    SLICE_X32Y45         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[0]/C

Slack:                    inf
  Source:                 MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.460ns  (logic 0.186ns (40.437%)  route 0.274ns (59.563%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE                         0.000     0.000 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[12]/C
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[12]/Q
                         net (fo=1, routed)           0.274     0.415    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE[12]
    SLICE_X32Y45         LUT3 (Prop_lut3_I2_O)        0.045     0.460 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[12]_i_1/O
                         net (fo=1, routed)           0.000     0.460    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[12]_i_1_n_0
    SLICE_X32Y45         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    41.667    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.098 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.579    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    39.433 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    39.967    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    39.996 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.041    41.037    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056    41.093 r  test_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237    41.330    test_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    41.359 r  test_clk_BUFG_inst/O
                         net (fo=43, routed)          0.832    42.191    MEM_DIST1/test_clk_BUFG
    SLICE_X32Y45         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[12]/C





