`timescale 1ns/1ps
`default_nettype none
// PLEASE READ THIS, IT MAY SAVE YOU SOME TIME AND MONEY, THANK YOU!
// * This file was generated by Quokka FPGA Toolkit.
// * Generated code is your property, do whatever you want with it
// * Place custom code between [BEGIN USER ***] and [END USER ***].
// * CAUTION: All code outside of [USER] scope is subject to regeneration.
// * Bad things happen sometimes in developer's life,
//   it is recommended to use source control management software (e.g. git, bzr etc) to keep your custom code safe'n'sound.
// * Internal structure of code is subject to change.
//   You can use some of signals in custom code, but most likely they will not exist in future (e.g. will get shorter or gone completely)
// * Please send your feedback, comments, improvement ideas etc. to evmuryshkin@gmail.com
// * Visit https://github.com/EvgenyMuryshkin/QuokkaEvaluation to access latest version of playground
//
// DISCLAIMER:
//   Code comes AS-IS, it is your responsibility to make sure it is working as expected
//   no responsibility will be taken for any loss or damage caused by use of Quokka toolkit.
//
// System configuration name is AXISoCQuadCoreModule_TopLevel_uart_uartReceiver, clock frequency is 1Hz, Embedded
// FSM summary
// -- Packages
module AXISoCQuadCoreModule_TopLevel_uart_uartReceiver
(
	// [BEGIN USER PORTS]
	// [END USER PORTS]
	input wire BoardSignals_Clock,
	input wire BoardSignals_Reset,
	input wire BoardSignals_Running,
	input wire BoardSignals_Starting,
	input wire BoardSignals_Started,
	input wire iCE,
	input wire iRX,
	output wire oValid,
	output wire [7:0] oValue
);
	// [BEGIN USER SIGNALS]
	// [END USER SIGNALS]
	localparam HiSignal = 1'b1;
	localparam LoSignal = 1'b0;
	wire Zero = 1'b0;
	wire One = 1'b1;
	wire true = 1'b1;
	wire false = 1'b0;
	wire [7: 0] UARTReceiverModule_L23F9L35T10_UARTReceiverModule_L25F13L34T14_UARTReceiverModule_L31F17L33T18_UARTReceiverModule_L32F94T107_Expr = 8'b11111111;
	wire Inputs_iCE;
	wire Inputs_iRX;
	reg [8: 0] NextState_rxValue;
	wire iValid;
	wire [8: 0] UARTReceiverModule_L23F9L35T10_UARTReceiverModule_L25F13L34T14_UARTReceiverModule_L27F17L29T18_UARTReceiverModule_L28F41T114_Source;
	wire [8: 0] UARTReceiverModule_L23F9L35T10_UARTReceiverModule_L25F13L34T14_UARTReceiverModule_L31F17L33T18_UARTReceiverModule_L32F41T108_Source;
	reg [8: 0] State_rxValue = 9'b000000000;
	wire [8: 0] State_rxValueDefault = 9'b111111111;
	wire UARTReceiverModule_L18F24T41_Expr;
	wire UARTReceiverModule_L18F24T41_Expr_1;
	wire UARTReceiverModule_L23F9L35T10_UARTReceiverModule_L25F13L34T14_UARTReceiverModule_L26F21T28_Expr;
	wire UARTReceiverModule_L23F9L35T10_UARTReceiverModule_L25F13L34T14_UARTReceiverModule_L26F21T28_Expr_1;
	wire UARTReceiverModule_L23F9L35T10_UARTReceiverModule_L25F13L34T14_UARTReceiverModule_L30F26T37_Expr;
	wire UARTReceiverModule_L23F9L35T10_UARTReceiverModule_L25F13L34T14_UARTReceiverModule_L30F26T37_Expr_1;
	always @ (posedge BoardSignals_Clock)
	begin
		if ((BoardSignals_Reset == 1))
		begin
			State_rxValue <= State_rxValueDefault;
		end
		else
		begin
			State_rxValue <= NextState_rxValue;
		end
	end
	assign UARTReceiverModule_L18F24T41_Expr = ~UARTReceiverModule_L18F24T41_Expr_1;
	assign UARTReceiverModule_L23F9L35T10_UARTReceiverModule_L25F13L34T14_UARTReceiverModule_L26F21T28_Expr = ~UARTReceiverModule_L23F9L35T10_UARTReceiverModule_L25F13L34T14_UARTReceiverModule_L26F21T28_Expr_1;
	assign UARTReceiverModule_L23F9L35T10_UARTReceiverModule_L25F13L34T14_UARTReceiverModule_L30F26T37_Expr = ~UARTReceiverModule_L23F9L35T10_UARTReceiverModule_L25F13L34T14_UARTReceiverModule_L30F26T37_Expr_1;
	always @ (*)
	begin
		NextState_rxValue = State_rxValue;
		if ((Inputs_iCE == 1))
		begin
			if ((UARTReceiverModule_L23F9L35T10_UARTReceiverModule_L25F13L34T14_UARTReceiverModule_L26F21T28_Expr == 1))
			begin
				NextState_rxValue = UARTReceiverModule_L23F9L35T10_UARTReceiverModule_L25F13L34T14_UARTReceiverModule_L27F17L29T18_UARTReceiverModule_L28F41T114_Source;
			end
			else if ((UARTReceiverModule_L23F9L35T10_UARTReceiverModule_L25F13L34T14_UARTReceiverModule_L30F26T37_Expr == 1))
			begin
				NextState_rxValue = UARTReceiverModule_L23F9L35T10_UARTReceiverModule_L25F13L34T14_UARTReceiverModule_L31F17L33T18_UARTReceiverModule_L32F41T108_Source;
			end
		end
	end
	assign UARTReceiverModule_L18F24T41_Expr_1 = State_rxValue[0];
	assign UARTReceiverModule_L23F9L35T10_UARTReceiverModule_L25F13L34T14_UARTReceiverModule_L26F21T28_Expr_1 = iValid;
	assign UARTReceiverModule_L23F9L35T10_UARTReceiverModule_L25F13L34T14_UARTReceiverModule_L30F26T37_Expr_1 = Inputs_iRX;
	assign Inputs_iCE = iCE;
	assign Inputs_iRX = iRX;
	assign iValid = UARTReceiverModule_L18F24T41_Expr;
	assign UARTReceiverModule_L23F9L35T10_UARTReceiverModule_L25F13L34T14_UARTReceiverModule_L27F17L29T18_UARTReceiverModule_L28F41T114_Source = {
		Inputs_iRX,
		State_rxValue[8:1]
	}
	;
	assign UARTReceiverModule_L23F9L35T10_UARTReceiverModule_L25F13L34T14_UARTReceiverModule_L31F17L33T18_UARTReceiverModule_L32F41T108_Source = {
		Inputs_iRX,
		UARTReceiverModule_L23F9L35T10_UARTReceiverModule_L25F13L34T14_UARTReceiverModule_L31F17L33T18_UARTReceiverModule_L32F94T107_Expr
	}
	;
	assign oValid = iValid;
	assign oValue = State_rxValue[8:1];
	// [BEGIN USER ARCHITECTURE]
	// [END USER ARCHITECTURE]
endmodule
