

================================================================
== Vivado HLS Report for 'myFuncAccel'
================================================================
* Date:           Tue Nov 19 02:07:10 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        algHLS
* Solution:       Optimazation_2
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|    14.452|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  32034|  32034|  32034|  32034|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+-------+-------+----------+-----------+-----------+------+----------+
        |            |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+-------+-------+----------+-----------+-----------+------+----------+
        |- sizeLoop  |  32032|  32032|        65|         32|          4|  1000|    yes   |
        +------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 32, depth = 65


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 67
* Pipeline : 1
  Pipeline-0 : II = 32, D = 65, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	67  / (exitcond1)
	3  / (!exitcond1)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	2  / true
67 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %size) nounwind, !map !7"   --->   Operation 68 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %dim) nounwind, !map !13"   --->   Operation 69 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %threshold) nounwind, !map !17"   --->   Operation 70 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %data0) nounwind, !map !21"   --->   Operation 71 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %data1) nounwind, !map !27"   --->   Operation 72 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %data2) nounwind, !map !33"   --->   Operation 73 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @myFuncAccel_str) nounwind"   --->   Operation 74 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %data0, [7 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../myAccel.c:11]   --->   Operation 75 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %data1, [7 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 4000, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../myAccel.c:12]   --->   Operation 76 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %data2, [7 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 4000, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../myAccel.c:13]   --->   Operation 77 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (1.76ns)   --->   "br label %1" [../myAccel.c:23]   --->   Operation 78 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.74>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%i = phi i10 [ %i_1, %.preheader.preheader ], [ 0, %0 ]"   --->   Operation 79 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%count = phi i12 [ %count_1, %.preheader.preheader ], [ 0, %0 ]"   --->   Operation 80 'phi' 'count' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (1.77ns)   --->   "%exitcond1 = icmp eq i10 %i, -24" [../myAccel.c:23]   --->   Operation 81 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1000, i64 1000, i64 1000) nounwind"   --->   Operation 82 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (1.73ns)   --->   "%i_1 = add i10 %i, 1" [../myAccel.c:23]   --->   Operation 83 'add' 'i_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %2, label %.preheader.preheader" [../myAccel.c:23]   --->   Operation 84 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%tmp = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %i, i2 0)" [../myAccel.c:30]   --->   Operation 85 'bitconcatenate' 'tmp' <Predicate = (!exitcond1)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 8.75>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_2 = zext i12 %tmp to i64" [../myAccel.c:30]   --->   Operation 86 'zext' 'tmp_2' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%data2_addr = getelementptr inbounds float* %data2, i64 %tmp_2" [../myAccel.c:30]   --->   Operation 87 'getelementptr' 'data2_addr' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%data1_addr = getelementptr inbounds float* %data1, i64 %tmp_2" [../myAccel.c:51]   --->   Operation 88 'getelementptr' 'data1_addr' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 89 [2/2] (8.75ns)   --->   "%data0_req = call i1 @_ssdm_op_ReadReq.ap_bus.floatP(float* %data0, i32 16) nounwind" [../myAccel.c:51]   --->   Operation 89 'readreq' 'data0_req' <Predicate = (!exitcond1)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_3 : Operation 90 [2/2] (8.75ns)   --->   "%data1_addr_req = call i1 @_ssdm_op_ReadReq.ap_bus.floatP(float* %data1_addr, i32 4) nounwind" [../myAccel.c:51]   --->   Operation 90 'readreq' 'data1_addr_req' <Predicate = (!exitcond1)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 91 [1/2] (8.75ns)   --->   "%data0_req = call i1 @_ssdm_op_ReadReq.ap_bus.floatP(float* %data0, i32 16) nounwind" [../myAccel.c:51]   --->   Operation 91 'readreq' 'data0_req' <Predicate = (!exitcond1)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_4 : Operation 92 [1/2] (8.75ns)   --->   "%data1_addr_req = call i1 @_ssdm_op_ReadReq.ap_bus.floatP(float* %data1_addr, i32 4) nounwind" [../myAccel.c:51]   --->   Operation 92 'readreq' 'data1_addr_req' <Predicate = (!exitcond1)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 93 [1/1] (8.75ns)   --->   "%data0_read = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0) nounwind" [../myAccel.c:51]   --->   Operation 93 'read' 'data0_read' <Predicate = (!exitcond1)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_5 : Operation 94 [1/1] (8.75ns)   --->   "%data1_addr_read = call float @_ssdm_op_Read.ap_bus.floatP(float* %data1_addr) nounwind" [../myAccel.c:51]   --->   Operation 94 'read' 'data1_addr_read' <Predicate = (!exitcond1)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 95 [4/4] (5.70ns)   --->   "%tmp_6 = fmul float %data0_read, %data1_addr_read" [../myAccel.c:51]   --->   Operation 95 'fmul' 'tmp_6' <Predicate = (!exitcond1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 96 [1/1] (8.75ns)   --->   "%data0_read_1 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0) nounwind" [../myAccel.c:52]   --->   Operation 96 'read' 'data0_read_1' <Predicate = (!exitcond1)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_6 : Operation 97 [1/1] (8.75ns)   --->   "%data1_addr_read_1 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data1_addr) nounwind" [../myAccel.c:52]   --->   Operation 97 'read' 'data1_addr_read_1' <Predicate = (!exitcond1)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 98 [3/4] (5.70ns)   --->   "%tmp_6 = fmul float %data0_read, %data1_addr_read" [../myAccel.c:51]   --->   Operation 98 'fmul' 'tmp_6' <Predicate = (!exitcond1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 99 [4/4] (5.70ns)   --->   "%tmp_7 = fmul float %data0_read_1, %data1_addr_read_1" [../myAccel.c:52]   --->   Operation 99 'fmul' 'tmp_7' <Predicate = (!exitcond1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 100 [1/1] (8.75ns)   --->   "%data0_read_2 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0) nounwind" [../myAccel.c:53]   --->   Operation 100 'read' 'data0_read_2' <Predicate = (!exitcond1)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_7 : Operation 101 [1/1] (8.75ns)   --->   "%data1_addr_read_2 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data1_addr) nounwind" [../myAccel.c:53]   --->   Operation 101 'read' 'data1_addr_read_2' <Predicate = (!exitcond1)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 102 [2/4] (5.70ns)   --->   "%tmp_6 = fmul float %data0_read, %data1_addr_read" [../myAccel.c:51]   --->   Operation 102 'fmul' 'tmp_6' <Predicate = (!exitcond1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 103 [3/4] (5.70ns)   --->   "%tmp_7 = fmul float %data0_read_1, %data1_addr_read_1" [../myAccel.c:52]   --->   Operation 103 'fmul' 'tmp_7' <Predicate = (!exitcond1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 104 [4/4] (5.70ns)   --->   "%tmp_8 = fmul float %data0_read_2, %data1_addr_read_2" [../myAccel.c:53]   --->   Operation 104 'fmul' 'tmp_8' <Predicate = (!exitcond1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 105 [1/1] (8.75ns)   --->   "%data0_read_3 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0) nounwind" [../myAccel.c:54]   --->   Operation 105 'read' 'data0_read_3' <Predicate = (!exitcond1)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_8 : Operation 106 [1/1] (8.75ns)   --->   "%data1_addr_read_3 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data1_addr) nounwind" [../myAccel.c:54]   --->   Operation 106 'read' 'data1_addr_read_3' <Predicate = (!exitcond1)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 9 <SV = 8> <Delay = 8.75>
ST_9 : Operation 107 [1/4] (5.70ns)   --->   "%tmp_6 = fmul float %data0_read, %data1_addr_read" [../myAccel.c:51]   --->   Operation 107 'fmul' 'tmp_6' <Predicate = (!exitcond1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 108 [2/4] (5.70ns)   --->   "%tmp_7 = fmul float %data0_read_1, %data1_addr_read_1" [../myAccel.c:52]   --->   Operation 108 'fmul' 'tmp_7' <Predicate = (!exitcond1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 109 [3/4] (5.70ns)   --->   "%tmp_8 = fmul float %data0_read_2, %data1_addr_read_2" [../myAccel.c:53]   --->   Operation 109 'fmul' 'tmp_8' <Predicate = (!exitcond1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 110 [4/4] (5.70ns)   --->   "%tmp_9 = fmul float %data0_read_3, %data1_addr_read_3" [../myAccel.c:54]   --->   Operation 110 'fmul' 'tmp_9' <Predicate = (!exitcond1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 111 [1/1] (8.75ns)   --->   "%data0_read_4 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0) nounwind" [../myAccel.c:51]   --->   Operation 111 'read' 'data0_read_4' <Predicate = (!exitcond1)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 10 <SV = 9> <Delay = 8.75>
ST_10 : Operation 112 [5/5] (7.25ns)   --->   "%tempVal = fadd float %tmp_6, 0.000000e+00" [../myAccel.c:51]   --->   Operation 112 'fadd' 'tempVal' <Predicate = (!exitcond1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 113 [1/4] (5.70ns)   --->   "%tmp_7 = fmul float %data0_read_1, %data1_addr_read_1" [../myAccel.c:52]   --->   Operation 113 'fmul' 'tmp_7' <Predicate = (!exitcond1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 114 [2/4] (5.70ns)   --->   "%tmp_8 = fmul float %data0_read_2, %data1_addr_read_2" [../myAccel.c:53]   --->   Operation 114 'fmul' 'tmp_8' <Predicate = (!exitcond1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 115 [3/4] (5.70ns)   --->   "%tmp_9 = fmul float %data0_read_3, %data1_addr_read_3" [../myAccel.c:54]   --->   Operation 115 'fmul' 'tmp_9' <Predicate = (!exitcond1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 116 [4/4] (5.70ns)   --->   "%tmp_13_1 = fmul float %data0_read_4, %data1_addr_read" [../myAccel.c:51]   --->   Operation 116 'fmul' 'tmp_13_1' <Predicate = (!exitcond1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 117 [1/1] (8.75ns)   --->   "%data0_read_5 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0) nounwind" [../myAccel.c:52]   --->   Operation 117 'read' 'data0_read_5' <Predicate = (!exitcond1)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 11 <SV = 10> <Delay = 8.75>
ST_11 : Operation 118 [4/5] (7.25ns)   --->   "%tempVal = fadd float %tmp_6, 0.000000e+00" [../myAccel.c:51]   --->   Operation 118 'fadd' 'tempVal' <Predicate = (!exitcond1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 119 [1/4] (5.70ns)   --->   "%tmp_8 = fmul float %data0_read_2, %data1_addr_read_2" [../myAccel.c:53]   --->   Operation 119 'fmul' 'tmp_8' <Predicate = (!exitcond1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 120 [2/4] (5.70ns)   --->   "%tmp_9 = fmul float %data0_read_3, %data1_addr_read_3" [../myAccel.c:54]   --->   Operation 120 'fmul' 'tmp_9' <Predicate = (!exitcond1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 121 [3/4] (5.70ns)   --->   "%tmp_13_1 = fmul float %data0_read_4, %data1_addr_read" [../myAccel.c:51]   --->   Operation 121 'fmul' 'tmp_13_1' <Predicate = (!exitcond1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 122 [4/4] (5.70ns)   --->   "%tmp_16_1 = fmul float %data0_read_5, %data1_addr_read_1" [../myAccel.c:52]   --->   Operation 122 'fmul' 'tmp_16_1' <Predicate = (!exitcond1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 123 [1/1] (8.75ns)   --->   "%data0_read_6 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0) nounwind" [../myAccel.c:53]   --->   Operation 123 'read' 'data0_read_6' <Predicate = (!exitcond1)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 12 <SV = 11> <Delay = 8.75>
ST_12 : Operation 124 [3/5] (7.25ns)   --->   "%tempVal = fadd float %tmp_6, 0.000000e+00" [../myAccel.c:51]   --->   Operation 124 'fadd' 'tempVal' <Predicate = (!exitcond1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 125 [1/4] (5.70ns)   --->   "%tmp_9 = fmul float %data0_read_3, %data1_addr_read_3" [../myAccel.c:54]   --->   Operation 125 'fmul' 'tmp_9' <Predicate = (!exitcond1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 126 [2/4] (5.70ns)   --->   "%tmp_13_1 = fmul float %data0_read_4, %data1_addr_read" [../myAccel.c:51]   --->   Operation 126 'fmul' 'tmp_13_1' <Predicate = (!exitcond1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 127 [3/4] (5.70ns)   --->   "%tmp_16_1 = fmul float %data0_read_5, %data1_addr_read_1" [../myAccel.c:52]   --->   Operation 127 'fmul' 'tmp_16_1' <Predicate = (!exitcond1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 128 [4/4] (5.70ns)   --->   "%tmp_19_1 = fmul float %data0_read_6, %data1_addr_read_2" [../myAccel.c:53]   --->   Operation 128 'fmul' 'tmp_19_1' <Predicate = (!exitcond1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 129 [1/1] (8.75ns)   --->   "%data0_read_7 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0) nounwind" [../myAccel.c:54]   --->   Operation 129 'read' 'data0_read_7' <Predicate = (!exitcond1)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 13 <SV = 12> <Delay = 8.75>
ST_13 : Operation 130 [2/5] (7.25ns)   --->   "%tempVal = fadd float %tmp_6, 0.000000e+00" [../myAccel.c:51]   --->   Operation 130 'fadd' 'tempVal' <Predicate = (!exitcond1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 131 [1/4] (5.70ns)   --->   "%tmp_13_1 = fmul float %data0_read_4, %data1_addr_read" [../myAccel.c:51]   --->   Operation 131 'fmul' 'tmp_13_1' <Predicate = (!exitcond1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 132 [2/4] (5.70ns)   --->   "%tmp_16_1 = fmul float %data0_read_5, %data1_addr_read_1" [../myAccel.c:52]   --->   Operation 132 'fmul' 'tmp_16_1' <Predicate = (!exitcond1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 133 [3/4] (5.70ns)   --->   "%tmp_19_1 = fmul float %data0_read_6, %data1_addr_read_2" [../myAccel.c:53]   --->   Operation 133 'fmul' 'tmp_19_1' <Predicate = (!exitcond1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 134 [4/4] (5.70ns)   --->   "%tmp_22_1 = fmul float %data0_read_7, %data1_addr_read_3" [../myAccel.c:54]   --->   Operation 134 'fmul' 'tmp_22_1' <Predicate = (!exitcond1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 135 [1/1] (8.75ns)   --->   "%data0_read_8 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0) nounwind" [../myAccel.c:51]   --->   Operation 135 'read' 'data0_read_8' <Predicate = (!exitcond1)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 14 <SV = 13> <Delay = 8.75>
ST_14 : Operation 136 [1/5] (7.25ns)   --->   "%tempVal = fadd float %tmp_6, 0.000000e+00" [../myAccel.c:51]   --->   Operation 136 'fadd' 'tempVal' <Predicate = (!exitcond1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 137 [5/5] (7.25ns)   --->   "%tempVal_s = fadd float %tmp_13_1, 0.000000e+00" [../myAccel.c:51]   --->   Operation 137 'fadd' 'tempVal_s' <Predicate = (!exitcond1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 138 [1/4] (5.70ns)   --->   "%tmp_16_1 = fmul float %data0_read_5, %data1_addr_read_1" [../myAccel.c:52]   --->   Operation 138 'fmul' 'tmp_16_1' <Predicate = (!exitcond1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 139 [2/4] (5.70ns)   --->   "%tmp_19_1 = fmul float %data0_read_6, %data1_addr_read_2" [../myAccel.c:53]   --->   Operation 139 'fmul' 'tmp_19_1' <Predicate = (!exitcond1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 140 [3/4] (5.70ns)   --->   "%tmp_22_1 = fmul float %data0_read_7, %data1_addr_read_3" [../myAccel.c:54]   --->   Operation 140 'fmul' 'tmp_22_1' <Predicate = (!exitcond1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 141 [4/4] (5.70ns)   --->   "%tmp_13_2 = fmul float %data0_read_8, %data1_addr_read" [../myAccel.c:51]   --->   Operation 141 'fmul' 'tmp_13_2' <Predicate = (!exitcond1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 142 [1/1] (8.75ns)   --->   "%data0_read_9 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0) nounwind" [../myAccel.c:52]   --->   Operation 142 'read' 'data0_read_9' <Predicate = (!exitcond1)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 15 <SV = 14> <Delay = 8.75>
ST_15 : Operation 143 [5/5] (7.25ns)   --->   "%tempVal_1 = fadd float %tempVal, %tmp_7" [../myAccel.c:52]   --->   Operation 143 'fadd' 'tempVal_1' <Predicate = (!exitcond1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 144 [4/5] (7.25ns)   --->   "%tempVal_s = fadd float %tmp_13_1, 0.000000e+00" [../myAccel.c:51]   --->   Operation 144 'fadd' 'tempVal_s' <Predicate = (!exitcond1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 145 [1/4] (5.70ns)   --->   "%tmp_19_1 = fmul float %data0_read_6, %data1_addr_read_2" [../myAccel.c:53]   --->   Operation 145 'fmul' 'tmp_19_1' <Predicate = (!exitcond1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 146 [2/4] (5.70ns)   --->   "%tmp_22_1 = fmul float %data0_read_7, %data1_addr_read_3" [../myAccel.c:54]   --->   Operation 146 'fmul' 'tmp_22_1' <Predicate = (!exitcond1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 147 [3/4] (5.70ns)   --->   "%tmp_13_2 = fmul float %data0_read_8, %data1_addr_read" [../myAccel.c:51]   --->   Operation 147 'fmul' 'tmp_13_2' <Predicate = (!exitcond1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 148 [4/4] (5.70ns)   --->   "%tmp_16_2 = fmul float %data0_read_9, %data1_addr_read_1" [../myAccel.c:52]   --->   Operation 148 'fmul' 'tmp_16_2' <Predicate = (!exitcond1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 149 [1/1] (8.75ns)   --->   "%data0_read_10 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0) nounwind" [../myAccel.c:53]   --->   Operation 149 'read' 'data0_read_10' <Predicate = (!exitcond1)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 16 <SV = 15> <Delay = 8.75>
ST_16 : Operation 150 [4/5] (7.25ns)   --->   "%tempVal_1 = fadd float %tempVal, %tmp_7" [../myAccel.c:52]   --->   Operation 150 'fadd' 'tempVal_1' <Predicate = (!exitcond1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 151 [3/5] (7.25ns)   --->   "%tempVal_s = fadd float %tmp_13_1, 0.000000e+00" [../myAccel.c:51]   --->   Operation 151 'fadd' 'tempVal_s' <Predicate = (!exitcond1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 152 [1/4] (5.70ns)   --->   "%tmp_22_1 = fmul float %data0_read_7, %data1_addr_read_3" [../myAccel.c:54]   --->   Operation 152 'fmul' 'tmp_22_1' <Predicate = (!exitcond1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 153 [2/4] (5.70ns)   --->   "%tmp_13_2 = fmul float %data0_read_8, %data1_addr_read" [../myAccel.c:51]   --->   Operation 153 'fmul' 'tmp_13_2' <Predicate = (!exitcond1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 154 [3/4] (5.70ns)   --->   "%tmp_16_2 = fmul float %data0_read_9, %data1_addr_read_1" [../myAccel.c:52]   --->   Operation 154 'fmul' 'tmp_16_2' <Predicate = (!exitcond1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 155 [4/4] (5.70ns)   --->   "%tmp_19_2 = fmul float %data0_read_10, %data1_addr_read_2" [../myAccel.c:53]   --->   Operation 155 'fmul' 'tmp_19_2' <Predicate = (!exitcond1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 156 [1/1] (8.75ns)   --->   "%data0_read_11 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0) nounwind" [../myAccel.c:54]   --->   Operation 156 'read' 'data0_read_11' <Predicate = (!exitcond1)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 17 <SV = 16> <Delay = 8.75>
ST_17 : Operation 157 [3/5] (7.25ns)   --->   "%tempVal_1 = fadd float %tempVal, %tmp_7" [../myAccel.c:52]   --->   Operation 157 'fadd' 'tempVal_1' <Predicate = (!exitcond1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 158 [2/5] (7.25ns)   --->   "%tempVal_s = fadd float %tmp_13_1, 0.000000e+00" [../myAccel.c:51]   --->   Operation 158 'fadd' 'tempVal_s' <Predicate = (!exitcond1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 159 [1/4] (5.70ns)   --->   "%tmp_13_2 = fmul float %data0_read_8, %data1_addr_read" [../myAccel.c:51]   --->   Operation 159 'fmul' 'tmp_13_2' <Predicate = (!exitcond1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 160 [2/4] (5.70ns)   --->   "%tmp_16_2 = fmul float %data0_read_9, %data1_addr_read_1" [../myAccel.c:52]   --->   Operation 160 'fmul' 'tmp_16_2' <Predicate = (!exitcond1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 161 [3/4] (5.70ns)   --->   "%tmp_19_2 = fmul float %data0_read_10, %data1_addr_read_2" [../myAccel.c:53]   --->   Operation 161 'fmul' 'tmp_19_2' <Predicate = (!exitcond1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 162 [4/4] (5.70ns)   --->   "%tmp_22_2 = fmul float %data0_read_11, %data1_addr_read_3" [../myAccel.c:54]   --->   Operation 162 'fmul' 'tmp_22_2' <Predicate = (!exitcond1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 163 [1/1] (8.75ns)   --->   "%data0_read_12 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0) nounwind" [../myAccel.c:51]   --->   Operation 163 'read' 'data0_read_12' <Predicate = (!exitcond1)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 18 <SV = 17> <Delay = 8.75>
ST_18 : Operation 164 [2/5] (7.25ns)   --->   "%tempVal_1 = fadd float %tempVal, %tmp_7" [../myAccel.c:52]   --->   Operation 164 'fadd' 'tempVal_1' <Predicate = (!exitcond1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 165 [1/5] (7.25ns)   --->   "%tempVal_s = fadd float %tmp_13_1, 0.000000e+00" [../myAccel.c:51]   --->   Operation 165 'fadd' 'tempVal_s' <Predicate = (!exitcond1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 166 [5/5] (7.25ns)   --->   "%tempVal_4 = fadd float %tmp_13_2, 0.000000e+00" [../myAccel.c:51]   --->   Operation 166 'fadd' 'tempVal_4' <Predicate = (!exitcond1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 167 [1/4] (5.70ns)   --->   "%tmp_16_2 = fmul float %data0_read_9, %data1_addr_read_1" [../myAccel.c:52]   --->   Operation 167 'fmul' 'tmp_16_2' <Predicate = (!exitcond1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 168 [2/4] (5.70ns)   --->   "%tmp_19_2 = fmul float %data0_read_10, %data1_addr_read_2" [../myAccel.c:53]   --->   Operation 168 'fmul' 'tmp_19_2' <Predicate = (!exitcond1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 169 [3/4] (5.70ns)   --->   "%tmp_22_2 = fmul float %data0_read_11, %data1_addr_read_3" [../myAccel.c:54]   --->   Operation 169 'fmul' 'tmp_22_2' <Predicate = (!exitcond1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 170 [4/4] (5.70ns)   --->   "%tmp_13_3 = fmul float %data0_read_12, %data1_addr_read" [../myAccel.c:51]   --->   Operation 170 'fmul' 'tmp_13_3' <Predicate = (!exitcond1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 171 [1/1] (8.75ns)   --->   "%data0_read_13 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0) nounwind" [../myAccel.c:52]   --->   Operation 171 'read' 'data0_read_13' <Predicate = (!exitcond1)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 19 <SV = 18> <Delay = 8.75>
ST_19 : Operation 172 [1/5] (7.25ns)   --->   "%tempVal_1 = fadd float %tempVal, %tmp_7" [../myAccel.c:52]   --->   Operation 172 'fadd' 'tempVal_1' <Predicate = (!exitcond1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 173 [5/5] (7.25ns)   --->   "%tempVal_1_1 = fadd float %tempVal_s, %tmp_16_1" [../myAccel.c:52]   --->   Operation 173 'fadd' 'tempVal_1_1' <Predicate = (!exitcond1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 174 [4/5] (7.25ns)   --->   "%tempVal_4 = fadd float %tmp_13_2, 0.000000e+00" [../myAccel.c:51]   --->   Operation 174 'fadd' 'tempVal_4' <Predicate = (!exitcond1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 175 [1/4] (5.70ns)   --->   "%tmp_19_2 = fmul float %data0_read_10, %data1_addr_read_2" [../myAccel.c:53]   --->   Operation 175 'fmul' 'tmp_19_2' <Predicate = (!exitcond1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 176 [2/4] (5.70ns)   --->   "%tmp_22_2 = fmul float %data0_read_11, %data1_addr_read_3" [../myAccel.c:54]   --->   Operation 176 'fmul' 'tmp_22_2' <Predicate = (!exitcond1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 177 [3/4] (5.70ns)   --->   "%tmp_13_3 = fmul float %data0_read_12, %data1_addr_read" [../myAccel.c:51]   --->   Operation 177 'fmul' 'tmp_13_3' <Predicate = (!exitcond1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 178 [4/4] (5.70ns)   --->   "%tmp_16_3 = fmul float %data0_read_13, %data1_addr_read_1" [../myAccel.c:52]   --->   Operation 178 'fmul' 'tmp_16_3' <Predicate = (!exitcond1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 179 [1/1] (8.75ns)   --->   "%data0_read_14 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0) nounwind" [../myAccel.c:53]   --->   Operation 179 'read' 'data0_read_14' <Predicate = (!exitcond1)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 20 <SV = 19> <Delay = 8.75>
ST_20 : Operation 180 [5/5] (7.25ns)   --->   "%tempVal_2 = fadd float %tempVal_1, %tmp_8" [../myAccel.c:53]   --->   Operation 180 'fadd' 'tempVal_2' <Predicate = (!exitcond1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 181 [4/5] (7.25ns)   --->   "%tempVal_1_1 = fadd float %tempVal_s, %tmp_16_1" [../myAccel.c:52]   --->   Operation 181 'fadd' 'tempVal_1_1' <Predicate = (!exitcond1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 182 [3/5] (7.25ns)   --->   "%tempVal_4 = fadd float %tmp_13_2, 0.000000e+00" [../myAccel.c:51]   --->   Operation 182 'fadd' 'tempVal_4' <Predicate = (!exitcond1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 183 [1/4] (5.70ns)   --->   "%tmp_22_2 = fmul float %data0_read_11, %data1_addr_read_3" [../myAccel.c:54]   --->   Operation 183 'fmul' 'tmp_22_2' <Predicate = (!exitcond1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 184 [2/4] (5.70ns)   --->   "%tmp_13_3 = fmul float %data0_read_12, %data1_addr_read" [../myAccel.c:51]   --->   Operation 184 'fmul' 'tmp_13_3' <Predicate = (!exitcond1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 185 [3/4] (5.70ns)   --->   "%tmp_16_3 = fmul float %data0_read_13, %data1_addr_read_1" [../myAccel.c:52]   --->   Operation 185 'fmul' 'tmp_16_3' <Predicate = (!exitcond1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 186 [4/4] (5.70ns)   --->   "%tmp_19_3 = fmul float %data0_read_14, %data1_addr_read_2" [../myAccel.c:53]   --->   Operation 186 'fmul' 'tmp_19_3' <Predicate = (!exitcond1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 187 [1/1] (8.75ns)   --->   "%data0_read_15 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0) nounwind" [../myAccel.c:54]   --->   Operation 187 'read' 'data0_read_15' <Predicate = (!exitcond1)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 21 <SV = 20> <Delay = 7.25>
ST_21 : Operation 188 [4/5] (7.25ns)   --->   "%tempVal_2 = fadd float %tempVal_1, %tmp_8" [../myAccel.c:53]   --->   Operation 188 'fadd' 'tempVal_2' <Predicate = (!exitcond1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 189 [3/5] (7.25ns)   --->   "%tempVal_1_1 = fadd float %tempVal_s, %tmp_16_1" [../myAccel.c:52]   --->   Operation 189 'fadd' 'tempVal_1_1' <Predicate = (!exitcond1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 190 [2/5] (7.25ns)   --->   "%tempVal_4 = fadd float %tmp_13_2, 0.000000e+00" [../myAccel.c:51]   --->   Operation 190 'fadd' 'tempVal_4' <Predicate = (!exitcond1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 191 [1/4] (5.70ns)   --->   "%tmp_13_3 = fmul float %data0_read_12, %data1_addr_read" [../myAccel.c:51]   --->   Operation 191 'fmul' 'tmp_13_3' <Predicate = (!exitcond1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 192 [2/4] (5.70ns)   --->   "%tmp_16_3 = fmul float %data0_read_13, %data1_addr_read_1" [../myAccel.c:52]   --->   Operation 192 'fmul' 'tmp_16_3' <Predicate = (!exitcond1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 193 [3/4] (5.70ns)   --->   "%tmp_19_3 = fmul float %data0_read_14, %data1_addr_read_2" [../myAccel.c:53]   --->   Operation 193 'fmul' 'tmp_19_3' <Predicate = (!exitcond1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 194 [4/4] (5.70ns)   --->   "%tmp_22_3 = fmul float %data0_read_15, %data1_addr_read_3" [../myAccel.c:54]   --->   Operation 194 'fmul' 'tmp_22_3' <Predicate = (!exitcond1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.25>
ST_22 : Operation 195 [3/5] (7.25ns)   --->   "%tempVal_2 = fadd float %tempVal_1, %tmp_8" [../myAccel.c:53]   --->   Operation 195 'fadd' 'tempVal_2' <Predicate = (!exitcond1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 196 [2/5] (7.25ns)   --->   "%tempVal_1_1 = fadd float %tempVal_s, %tmp_16_1" [../myAccel.c:52]   --->   Operation 196 'fadd' 'tempVal_1_1' <Predicate = (!exitcond1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 197 [1/5] (7.25ns)   --->   "%tempVal_4 = fadd float %tmp_13_2, 0.000000e+00" [../myAccel.c:51]   --->   Operation 197 'fadd' 'tempVal_4' <Predicate = (!exitcond1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 198 [5/5] (7.25ns)   --->   "%tempVal_5 = fadd float %tmp_13_3, 0.000000e+00" [../myAccel.c:51]   --->   Operation 198 'fadd' 'tempVal_5' <Predicate = (!exitcond1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 199 [1/4] (5.70ns)   --->   "%tmp_16_3 = fmul float %data0_read_13, %data1_addr_read_1" [../myAccel.c:52]   --->   Operation 199 'fmul' 'tmp_16_3' <Predicate = (!exitcond1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 200 [2/4] (5.70ns)   --->   "%tmp_19_3 = fmul float %data0_read_14, %data1_addr_read_2" [../myAccel.c:53]   --->   Operation 200 'fmul' 'tmp_19_3' <Predicate = (!exitcond1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 201 [3/4] (5.70ns)   --->   "%tmp_22_3 = fmul float %data0_read_15, %data1_addr_read_3" [../myAccel.c:54]   --->   Operation 201 'fmul' 'tmp_22_3' <Predicate = (!exitcond1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.25>
ST_23 : Operation 202 [2/5] (7.25ns)   --->   "%tempVal_2 = fadd float %tempVal_1, %tmp_8" [../myAccel.c:53]   --->   Operation 202 'fadd' 'tempVal_2' <Predicate = (!exitcond1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 203 [1/5] (7.25ns)   --->   "%tempVal_1_1 = fadd float %tempVal_s, %tmp_16_1" [../myAccel.c:52]   --->   Operation 203 'fadd' 'tempVal_1_1' <Predicate = (!exitcond1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 204 [5/5] (7.25ns)   --->   "%tempVal_1_2 = fadd float %tempVal_4, %tmp_16_2" [../myAccel.c:52]   --->   Operation 204 'fadd' 'tempVal_1_2' <Predicate = (!exitcond1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 205 [4/5] (7.25ns)   --->   "%tempVal_5 = fadd float %tmp_13_3, 0.000000e+00" [../myAccel.c:51]   --->   Operation 205 'fadd' 'tempVal_5' <Predicate = (!exitcond1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 206 [1/4] (5.70ns)   --->   "%tmp_19_3 = fmul float %data0_read_14, %data1_addr_read_2" [../myAccel.c:53]   --->   Operation 206 'fmul' 'tmp_19_3' <Predicate = (!exitcond1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 207 [2/4] (5.70ns)   --->   "%tmp_22_3 = fmul float %data0_read_15, %data1_addr_read_3" [../myAccel.c:54]   --->   Operation 207 'fmul' 'tmp_22_3' <Predicate = (!exitcond1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.25>
ST_24 : Operation 208 [1/5] (7.25ns)   --->   "%tempVal_2 = fadd float %tempVal_1, %tmp_8" [../myAccel.c:53]   --->   Operation 208 'fadd' 'tempVal_2' <Predicate = (!exitcond1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 209 [5/5] (7.25ns)   --->   "%tempVal_2_1 = fadd float %tempVal_1_1, %tmp_19_1" [../myAccel.c:53]   --->   Operation 209 'fadd' 'tempVal_2_1' <Predicate = (!exitcond1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 210 [4/5] (7.25ns)   --->   "%tempVal_1_2 = fadd float %tempVal_4, %tmp_16_2" [../myAccel.c:52]   --->   Operation 210 'fadd' 'tempVal_1_2' <Predicate = (!exitcond1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 211 [3/5] (7.25ns)   --->   "%tempVal_5 = fadd float %tmp_13_3, 0.000000e+00" [../myAccel.c:51]   --->   Operation 211 'fadd' 'tempVal_5' <Predicate = (!exitcond1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 212 [1/4] (5.70ns)   --->   "%tmp_22_3 = fmul float %data0_read_15, %data1_addr_read_3" [../myAccel.c:54]   --->   Operation 212 'fmul' 'tmp_22_3' <Predicate = (!exitcond1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.25>
ST_25 : Operation 213 [5/5] (7.25ns)   --->   "%tempVal_3 = fadd float %tempVal_2, %tmp_9" [../myAccel.c:54]   --->   Operation 213 'fadd' 'tempVal_3' <Predicate = (!exitcond1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 214 [4/5] (7.25ns)   --->   "%tempVal_2_1 = fadd float %tempVal_1_1, %tmp_19_1" [../myAccel.c:53]   --->   Operation 214 'fadd' 'tempVal_2_1' <Predicate = (!exitcond1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 215 [3/5] (7.25ns)   --->   "%tempVal_1_2 = fadd float %tempVal_4, %tmp_16_2" [../myAccel.c:52]   --->   Operation 215 'fadd' 'tempVal_1_2' <Predicate = (!exitcond1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 216 [2/5] (7.25ns)   --->   "%tempVal_5 = fadd float %tmp_13_3, 0.000000e+00" [../myAccel.c:51]   --->   Operation 216 'fadd' 'tempVal_5' <Predicate = (!exitcond1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.25>
ST_26 : Operation 217 [4/5] (7.25ns)   --->   "%tempVal_3 = fadd float %tempVal_2, %tmp_9" [../myAccel.c:54]   --->   Operation 217 'fadd' 'tempVal_3' <Predicate = (!exitcond1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 218 [3/5] (7.25ns)   --->   "%tempVal_2_1 = fadd float %tempVal_1_1, %tmp_19_1" [../myAccel.c:53]   --->   Operation 218 'fadd' 'tempVal_2_1' <Predicate = (!exitcond1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 219 [2/5] (7.25ns)   --->   "%tempVal_1_2 = fadd float %tempVal_4, %tmp_16_2" [../myAccel.c:52]   --->   Operation 219 'fadd' 'tempVal_1_2' <Predicate = (!exitcond1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 220 [1/5] (7.25ns)   --->   "%tempVal_5 = fadd float %tmp_13_3, 0.000000e+00" [../myAccel.c:51]   --->   Operation 220 'fadd' 'tempVal_5' <Predicate = (!exitcond1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.25>
ST_27 : Operation 221 [3/5] (7.25ns)   --->   "%tempVal_3 = fadd float %tempVal_2, %tmp_9" [../myAccel.c:54]   --->   Operation 221 'fadd' 'tempVal_3' <Predicate = (!exitcond1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 222 [2/5] (7.25ns)   --->   "%tempVal_2_1 = fadd float %tempVal_1_1, %tmp_19_1" [../myAccel.c:53]   --->   Operation 222 'fadd' 'tempVal_2_1' <Predicate = (!exitcond1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 223 [1/5] (7.25ns)   --->   "%tempVal_1_2 = fadd float %tempVal_4, %tmp_16_2" [../myAccel.c:52]   --->   Operation 223 'fadd' 'tempVal_1_2' <Predicate = (!exitcond1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 224 [5/5] (7.25ns)   --->   "%tempVal_1_3 = fadd float %tempVal_5, %tmp_16_3" [../myAccel.c:52]   --->   Operation 224 'fadd' 'tempVal_1_3' <Predicate = (!exitcond1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.25>
ST_28 : Operation 225 [2/5] (7.25ns)   --->   "%tempVal_3 = fadd float %tempVal_2, %tmp_9" [../myAccel.c:54]   --->   Operation 225 'fadd' 'tempVal_3' <Predicate = (!exitcond1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 226 [1/5] (7.25ns)   --->   "%tempVal_2_1 = fadd float %tempVal_1_1, %tmp_19_1" [../myAccel.c:53]   --->   Operation 226 'fadd' 'tempVal_2_1' <Predicate = (!exitcond1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 227 [5/5] (7.25ns)   --->   "%tempVal_2_2 = fadd float %tempVal_1_2, %tmp_19_2" [../myAccel.c:53]   --->   Operation 227 'fadd' 'tempVal_2_2' <Predicate = (!exitcond1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 228 [4/5] (7.25ns)   --->   "%tempVal_1_3 = fadd float %tempVal_5, %tmp_16_3" [../myAccel.c:52]   --->   Operation 228 'fadd' 'tempVal_1_3' <Predicate = (!exitcond1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.25>
ST_29 : Operation 229 [1/5] (7.25ns)   --->   "%tempVal_3 = fadd float %tempVal_2, %tmp_9" [../myAccel.c:54]   --->   Operation 229 'fadd' 'tempVal_3' <Predicate = (!exitcond1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 230 [5/5] (7.25ns)   --->   "%tempVal_3_1 = fadd float %tempVal_2_1, %tmp_22_1" [../myAccel.c:54]   --->   Operation 230 'fadd' 'tempVal_3_1' <Predicate = (!exitcond1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 231 [4/5] (7.25ns)   --->   "%tempVal_2_2 = fadd float %tempVal_1_2, %tmp_19_2" [../myAccel.c:53]   --->   Operation 231 'fadd' 'tempVal_2_2' <Predicate = (!exitcond1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 232 [3/5] (7.25ns)   --->   "%tempVal_1_3 = fadd float %tempVal_5, %tmp_16_3" [../myAccel.c:52]   --->   Operation 232 'fadd' 'tempVal_1_3' <Predicate = (!exitcond1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.25>
ST_30 : Operation 233 [1/1] (6.78ns)   --->   "%tmp_11 = fcmp ole float %tempVal_3, 1.000000e+02" [../myAccel.c:64]   --->   Operation 233 'fcmp' 'tmp_11' <Predicate = (!exitcond1)> <Delay = 6.78> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 234 [4/5] (7.25ns)   --->   "%tempVal_3_1 = fadd float %tempVal_2_1, %tmp_22_1" [../myAccel.c:54]   --->   Operation 234 'fadd' 'tempVal_3_1' <Predicate = (!exitcond1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 235 [3/5] (7.25ns)   --->   "%tempVal_2_2 = fadd float %tempVal_1_2, %tmp_19_2" [../myAccel.c:53]   --->   Operation 235 'fadd' 'tempVal_2_2' <Predicate = (!exitcond1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 236 [2/5] (7.25ns)   --->   "%tempVal_1_3 = fadd float %tempVal_5, %tmp_16_3" [../myAccel.c:52]   --->   Operation 236 'fadd' 'tempVal_1_3' <Predicate = (!exitcond1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.25>
ST_31 : Operation 237 [3/5] (7.25ns)   --->   "%tempVal_3_1 = fadd float %tempVal_2_1, %tmp_22_1" [../myAccel.c:54]   --->   Operation 237 'fadd' 'tempVal_3_1' <Predicate = (!exitcond1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 238 [2/5] (7.25ns)   --->   "%tempVal_2_2 = fadd float %tempVal_1_2, %tmp_19_2" [../myAccel.c:53]   --->   Operation 238 'fadd' 'tempVal_2_2' <Predicate = (!exitcond1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 239 [1/5] (7.25ns)   --->   "%tempVal_1_3 = fadd float %tempVal_5, %tmp_16_3" [../myAccel.c:52]   --->   Operation 239 'fadd' 'tempVal_1_3' <Predicate = (!exitcond1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 7.25>
ST_32 : Operation 240 [2/5] (7.25ns)   --->   "%tempVal_3_1 = fadd float %tempVal_2_1, %tmp_22_1" [../myAccel.c:54]   --->   Operation 240 'fadd' 'tempVal_3_1' <Predicate = (!exitcond1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 241 [1/5] (7.25ns)   --->   "%tempVal_2_2 = fadd float %tempVal_1_2, %tmp_19_2" [../myAccel.c:53]   --->   Operation 241 'fadd' 'tempVal_2_2' <Predicate = (!exitcond1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 242 [5/5] (7.25ns)   --->   "%tempVal_2_3 = fadd float %tempVal_1_3, %tmp_19_3" [../myAccel.c:53]   --->   Operation 242 'fadd' 'tempVal_2_3' <Predicate = (!exitcond1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 7.25>
ST_33 : Operation 243 [1/5] (7.25ns)   --->   "%tempVal_3_1 = fadd float %tempVal_2_1, %tmp_22_1" [../myAccel.c:54]   --->   Operation 243 'fadd' 'tempVal_3_1' <Predicate = (!exitcond1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 244 [5/5] (7.25ns)   --->   "%tempVal_3_2 = fadd float %tempVal_2_2, %tmp_22_2" [../myAccel.c:54]   --->   Operation 244 'fadd' 'tempVal_3_2' <Predicate = (!exitcond1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 245 [4/5] (7.25ns)   --->   "%tempVal_2_3 = fadd float %tempVal_1_3, %tmp_19_3" [../myAccel.c:53]   --->   Operation 245 'fadd' 'tempVal_2_3' <Predicate = (!exitcond1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 7.25>
ST_34 : Operation 246 [1/1] (6.78ns)   --->   "%tmp_17 = fcmp ole float %tempVal_3_1, 1.000000e+02" [../myAccel.c:64]   --->   Operation 246 'fcmp' 'tmp_17' <Predicate = (!exitcond1)> <Delay = 6.78> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 247 [4/5] (7.25ns)   --->   "%tempVal_3_2 = fadd float %tempVal_2_2, %tmp_22_2" [../myAccel.c:54]   --->   Operation 247 'fadd' 'tempVal_3_2' <Predicate = (!exitcond1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 248 [3/5] (7.25ns)   --->   "%tempVal_2_3 = fadd float %tempVal_1_3, %tmp_19_3" [../myAccel.c:53]   --->   Operation 248 'fadd' 'tempVal_2_3' <Predicate = (!exitcond1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 8.75>
ST_35 : Operation 249 [1/1] (8.75ns)   --->   "%data2_addr_req4 = call i1 @_ssdm_op_WriteReq.ap_bus.floatP(float* %data2_addr, i32 1) nounwind" [../myAccel.c:30]   --->   Operation 249 'writereq' 'data2_addr_req4' <Predicate = (!exitcond1)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_35 : Operation 250 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.ap_bus.floatP(float* %data2_addr, float 0.000000e+00) nounwind" [../myAccel.c:30]   --->   Operation 250 'write' <Predicate = (!exitcond1)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_35 : Operation 251 [3/5] (7.25ns)   --->   "%tempVal_3_2 = fadd float %tempVal_2_2, %tmp_22_2" [../myAccel.c:54]   --->   Operation 251 'fadd' 'tempVal_3_2' <Predicate = (!exitcond1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 252 [2/5] (7.25ns)   --->   "%tempVal_2_3 = fadd float %tempVal_1_3, %tmp_19_3" [../myAccel.c:53]   --->   Operation 252 'fadd' 'tempVal_2_3' <Predicate = (!exitcond1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 8.75>
ST_36 : Operation 253 [1/1] (0.00ns)   --->   "%tmp_s = or i12 %tmp, 1" [../myAccel.c:30]   --->   Operation 253 'or' 'tmp_s' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_36 : Operation 254 [1/1] (0.00ns)   --->   "%tmp_2_1 = zext i12 %tmp_s to i64" [../myAccel.c:30]   --->   Operation 254 'zext' 'tmp_2_1' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_36 : Operation 255 [1/1] (0.00ns)   --->   "%data2_addr_1 = getelementptr inbounds float* %data2, i64 %tmp_2_1" [../myAccel.c:30]   --->   Operation 255 'getelementptr' 'data2_addr_1' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_36 : Operation 256 [1/1] (8.75ns)   --->   "%data2_addr_1_req3 = call i1 @_ssdm_op_WriteReq.ap_bus.floatP(float* %data2_addr_1, i32 1) nounwind" [../myAccel.c:30]   --->   Operation 256 'writereq' 'data2_addr_1_req3' <Predicate = (!exitcond1)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_36 : Operation 257 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.ap_bus.floatP(float* %data2_addr_1, float 0.000000e+00) nounwind" [../myAccel.c:30]   --->   Operation 257 'write' <Predicate = (!exitcond1)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_36 : Operation 258 [2/5] (7.25ns)   --->   "%tempVal_3_2 = fadd float %tempVal_2_2, %tmp_22_2" [../myAccel.c:54]   --->   Operation 258 'fadd' 'tempVal_3_2' <Predicate = (!exitcond1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 259 [1/5] (7.25ns)   --->   "%tempVal_2_3 = fadd float %tempVal_1_3, %tmp_19_3" [../myAccel.c:53]   --->   Operation 259 'fadd' 'tempVal_2_3' <Predicate = (!exitcond1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 8.75>
ST_37 : Operation 260 [1/1] (0.00ns)   --->   "%tmp_1_4 = or i12 %tmp, 2" [../myAccel.c:30]   --->   Operation 260 'or' 'tmp_1_4' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_37 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_2_2 = zext i12 %tmp_1_4 to i64" [../myAccel.c:30]   --->   Operation 261 'zext' 'tmp_2_2' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_37 : Operation 262 [1/1] (0.00ns)   --->   "%data2_addr_2 = getelementptr inbounds float* %data2, i64 %tmp_2_2" [../myAccel.c:30]   --->   Operation 262 'getelementptr' 'data2_addr_2' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_37 : Operation 263 [1/1] (8.75ns)   --->   "%data2_addr_2_req2 = call i1 @_ssdm_op_WriteReq.ap_bus.floatP(float* %data2_addr_2, i32 1) nounwind" [../myAccel.c:30]   --->   Operation 263 'writereq' 'data2_addr_2_req2' <Predicate = (!exitcond1)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_37 : Operation 264 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.ap_bus.floatP(float* %data2_addr_2, float 0.000000e+00) nounwind" [../myAccel.c:30]   --->   Operation 264 'write' <Predicate = (!exitcond1)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_37 : Operation 265 [1/5] (7.25ns)   --->   "%tempVal_3_2 = fadd float %tempVal_2_2, %tmp_22_2" [../myAccel.c:54]   --->   Operation 265 'fadd' 'tempVal_3_2' <Predicate = (!exitcond1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 266 [5/5] (7.25ns)   --->   "%tempVal_3_3 = fadd float %tempVal_2_3, %tmp_22_3" [../myAccel.c:54]   --->   Operation 266 'fadd' 'tempVal_3_3' <Predicate = (!exitcond1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 8.75>
ST_38 : Operation 267 [1/1] (0.00ns)   --->   "%tmp_2_5 = or i12 %tmp, 3" [../myAccel.c:30]   --->   Operation 267 'or' 'tmp_2_5' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_38 : Operation 268 [1/1] (0.00ns)   --->   "%tmp_2_3 = zext i12 %tmp_2_5 to i64" [../myAccel.c:30]   --->   Operation 268 'zext' 'tmp_2_3' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_38 : Operation 269 [1/1] (0.00ns)   --->   "%data2_addr_3 = getelementptr inbounds float* %data2, i64 %tmp_2_3" [../myAccel.c:30]   --->   Operation 269 'getelementptr' 'data2_addr_3' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_38 : Operation 270 [1/1] (8.75ns)   --->   "%data2_addr_3_req1 = call i1 @_ssdm_op_WriteReq.ap_bus.floatP(float* %data2_addr_3, i32 1) nounwind" [../myAccel.c:30]   --->   Operation 270 'writereq' 'data2_addr_3_req1' <Predicate = (!exitcond1)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_38 : Operation 271 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.ap_bus.floatP(float* %data2_addr_3, float 0.000000e+00) nounwind" [../myAccel.c:30]   --->   Operation 271 'write' <Predicate = (!exitcond1)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_38 : Operation 272 [1/1] (6.78ns)   --->   "%tmp_22 = fcmp ole float %tempVal_3_2, 1.000000e+02" [../myAccel.c:64]   --->   Operation 272 'fcmp' 'tmp_22' <Predicate = (!exitcond1)> <Delay = 6.78> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 273 [4/5] (7.25ns)   --->   "%tempVal_3_3 = fadd float %tempVal_2_3, %tmp_22_3" [../myAccel.c:54]   --->   Operation 273 'fadd' 'tempVal_3_3' <Predicate = (!exitcond1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 8.75>
ST_39 : Operation 274 [1/1] (0.00ns)   --->   "%tmp_3 = zext i12 %count to i64" [../myAccel.c:57]   --->   Operation 274 'zext' 'tmp_3' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_39 : Operation 275 [1/1] (0.00ns)   --->   "%data2_addr_4 = getelementptr inbounds float* %data2, i64 %tmp_3" [../myAccel.c:57]   --->   Operation 275 'getelementptr' 'data2_addr_4' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_39 : Operation 276 [1/1] (8.75ns)   --->   "%data2_addr_4_req = call i1 @_ssdm_op_WriteReq.ap_bus.floatP(float* %data2_addr_4, i32 1) nounwind" [../myAccel.c:57]   --->   Operation 276 'writereq' 'data2_addr_4_req' <Predicate = (!exitcond1)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_39 : Operation 277 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.ap_bus.floatP(float* %data2_addr_4, float %tempVal_3) nounwind" [../myAccel.c:57]   --->   Operation 277 'write' <Predicate = (!exitcond1)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_39 : Operation 278 [1/1] (0.00ns)   --->   "%tempVal_3_to_int = bitcast float %tempVal_3 to i32" [../myAccel.c:64]   --->   Operation 278 'bitcast' 'tempVal_3_to_int' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_39 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tempVal_3_to_int, i32 23, i32 30)" [../myAccel.c:64]   --->   Operation 279 'partselect' 'tmp_5' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_39 : Operation 280 [1/1] (0.00ns)   --->   "%tmp_4 = trunc i32 %tempVal_3_to_int to i23" [../myAccel.c:64]   --->   Operation 280 'trunc' 'tmp_4' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_39 : Operation 281 [1/1] (1.55ns)   --->   "%notlhs = icmp ne i8 %tmp_5, -1" [../myAccel.c:64]   --->   Operation 281 'icmp' 'notlhs' <Predicate = (!exitcond1)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 282 [1/1] (2.44ns)   --->   "%notrhs = icmp eq i23 %tmp_4, 0" [../myAccel.c:64]   --->   Operation 282 'icmp' 'notrhs' <Predicate = (!exitcond1)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node tmp_29)   --->   "%tmp_10 = or i1 %notrhs, %notlhs" [../myAccel.c:64]   --->   Operation 283 'or' 'tmp_10' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node tmp_29)   --->   "%tmp_13 = and i1 %tmp_10, %tmp_11" [../myAccel.c:64]   --->   Operation 284 'and' 'tmp_13' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 285 [1/1] (0.00ns)   --->   "%tempVal_3_1_to_int = bitcast float %tempVal_3_1 to i32" [../myAccel.c:64]   --->   Operation 285 'bitcast' 'tempVal_3_1_to_int' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_39 : Operation 286 [1/1] (0.00ns)   --->   "%tmp_14 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tempVal_3_1_to_int, i32 23, i32 30)" [../myAccel.c:64]   --->   Operation 286 'partselect' 'tmp_14' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_39 : Operation 287 [1/1] (0.00ns)   --->   "%tmp_15 = trunc i32 %tempVal_3_1_to_int to i23" [../myAccel.c:64]   --->   Operation 287 'trunc' 'tmp_15' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_39 : Operation 288 [1/1] (1.55ns)   --->   "%notlhs6 = icmp ne i8 %tmp_14, -1" [../myAccel.c:64]   --->   Operation 288 'icmp' 'notlhs6' <Predicate = (!exitcond1)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 289 [1/1] (2.44ns)   --->   "%notrhs7 = icmp eq i23 %tmp_15, 0" [../myAccel.c:64]   --->   Operation 289 'icmp' 'notrhs7' <Predicate = (!exitcond1)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node tmp_29)   --->   "%tmp_16 = or i1 %notrhs7, %notlhs6" [../myAccel.c:64]   --->   Operation 290 'or' 'tmp_16' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node tmp_29)   --->   "%tmp_18 = and i1 %tmp_16, %tmp_17" [../myAccel.c:64]   --->   Operation 291 'and' 'tmp_18' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 292 [3/5] (7.25ns)   --->   "%tempVal_3_3 = fadd float %tempVal_2_3, %tmp_22_3" [../myAccel.c:54]   --->   Operation 292 'fadd' 'tempVal_3_3' <Predicate = (!exitcond1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 293 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_29 = or i1 %tmp_18, %tmp_13" [../myAccel.c:74]   --->   Operation 293 'or' 'tmp_29' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 8.75>
ST_40 : Operation 294 [1/1] (0.00ns)   --->   "%tmp_25_s = or i12 %count, 1" [../myAccel.c:68]   --->   Operation 294 'or' 'tmp_25_s' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_40 : Operation 295 [1/1] (0.00ns)   --->   "%tmp_25_cast1 = zext i12 %tmp_25_s to i13" [../myAccel.c:68]   --->   Operation 295 'zext' 'tmp_25_cast1' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_40 : Operation 296 [1/1] (0.00ns)   --->   "%tmp_23_1 = zext i12 %tmp_25_s to i64" [../myAccel.c:57]   --->   Operation 296 'zext' 'tmp_23_1' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_40 : Operation 297 [1/1] (0.00ns)   --->   "%data2_addr_5 = getelementptr inbounds float* %data2, i64 %tmp_23_1" [../myAccel.c:57]   --->   Operation 297 'getelementptr' 'data2_addr_5' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_40 : Operation 298 [1/1] (8.75ns)   --->   "%data2_addr_5_req = call i1 @_ssdm_op_WriteReq.ap_bus.floatP(float* %data2_addr_5, i32 1) nounwind" [../myAccel.c:57]   --->   Operation 298 'writereq' 'data2_addr_5_req' <Predicate = (!exitcond1)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_40 : Operation 299 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.ap_bus.floatP(float* %data2_addr_5, float %tempVal_3_1) nounwind" [../myAccel.c:57]   --->   Operation 299 'write' <Predicate = (!exitcond1)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_40 : Operation 300 [1/1] (1.54ns)   --->   "%tmp_25_1 = add i13 1, %tmp_25_cast1" [../myAccel.c:68]   --->   Operation 300 'add' 'tmp_25_1' <Predicate = (!exitcond1)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 301 [1/1] (0.00ns)   --->   "%tmp_25_2 = or i12 %count, 3" [../myAccel.c:68]   --->   Operation 301 'or' 'tmp_25_2' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_40 : Operation 302 [2/5] (7.25ns)   --->   "%tempVal_3_3 = fadd float %tempVal_2_3, %tmp_22_3" [../myAccel.c:54]   --->   Operation 302 'fadd' 'tempVal_3_3' <Predicate = (!exitcond1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 8.75>
ST_41 : Operation 303 [1/1] (0.00ns)   --->   "%tmp_23_2 = zext i13 %tmp_25_1 to i64" [../myAccel.c:57]   --->   Operation 303 'zext' 'tmp_23_2' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_41 : Operation 304 [1/1] (0.00ns)   --->   "%data2_addr_6 = getelementptr inbounds float* %data2, i64 %tmp_23_2" [../myAccel.c:57]   --->   Operation 304 'getelementptr' 'data2_addr_6' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_41 : Operation 305 [1/1] (8.75ns)   --->   "%data2_addr_6_req = call i1 @_ssdm_op_WriteReq.ap_bus.floatP(float* %data2_addr_6, i32 1) nounwind" [../myAccel.c:57]   --->   Operation 305 'writereq' 'data2_addr_6_req' <Predicate = (!exitcond1)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_41 : Operation 306 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.ap_bus.floatP(float* %data2_addr_6, float %tempVal_3_2) nounwind" [../myAccel.c:57]   --->   Operation 306 'write' <Predicate = (!exitcond1)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_41 : Operation 307 [1/1] (0.00ns)   --->   "%tempVal_3_2_to_int = bitcast float %tempVal_3_2 to i32" [../myAccel.c:64]   --->   Operation 307 'bitcast' 'tempVal_3_2_to_int' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_41 : Operation 308 [1/1] (0.00ns)   --->   "%tmp_19 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tempVal_3_2_to_int, i32 23, i32 30)" [../myAccel.c:64]   --->   Operation 308 'partselect' 'tmp_19' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_41 : Operation 309 [1/1] (0.00ns)   --->   "%tmp_20 = trunc i32 %tempVal_3_2_to_int to i23" [../myAccel.c:64]   --->   Operation 309 'trunc' 'tmp_20' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_41 : Operation 310 [1/1] (1.55ns)   --->   "%notlhs8 = icmp ne i8 %tmp_19, -1" [../myAccel.c:64]   --->   Operation 310 'icmp' 'notlhs8' <Predicate = (!exitcond1)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 311 [1/1] (2.44ns)   --->   "%notrhs9 = icmp eq i23 %tmp_20, 0" [../myAccel.c:64]   --->   Operation 311 'icmp' 'notrhs9' <Predicate = (!exitcond1)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 312 [1/5] (7.25ns)   --->   "%tempVal_3_3 = fadd float %tempVal_2_3, %tmp_22_3" [../myAccel.c:54]   --->   Operation 312 'fadd' 'tempVal_3_3' <Predicate = (!exitcond1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 8.75>
ST_42 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node tmp_30)   --->   "%tmp_21 = or i1 %notrhs9, %notlhs8" [../myAccel.c:64]   --->   Operation 313 'or' 'tmp_21' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node tmp_30)   --->   "%tmp_23 = and i1 %tmp_21, %tmp_22" [../myAccel.c:64]   --->   Operation 314 'and' 'tmp_23' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 315 [1/1] (0.00ns)   --->   "%tmp_23_3 = zext i12 %tmp_25_2 to i64" [../myAccel.c:57]   --->   Operation 315 'zext' 'tmp_23_3' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_42 : Operation 316 [1/1] (0.00ns)   --->   "%data2_addr_7 = getelementptr inbounds float* %data2, i64 %tmp_23_3" [../myAccel.c:57]   --->   Operation 316 'getelementptr' 'data2_addr_7' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_42 : Operation 317 [1/1] (8.75ns)   --->   "%data2_addr_7_req = call i1 @_ssdm_op_WriteReq.ap_bus.floatP(float* %data2_addr_7, i32 1) nounwind" [../myAccel.c:57]   --->   Operation 317 'writereq' 'data2_addr_7_req' <Predicate = (!exitcond1)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_42 : Operation 318 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.ap_bus.floatP(float* %data2_addr_7, float %tempVal_3_3) nounwind" [../myAccel.c:57]   --->   Operation 318 'write' <Predicate = (!exitcond1)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_42 : Operation 319 [1/1] (0.00ns)   --->   "%tempVal_3_3_to_int = bitcast float %tempVal_3_3 to i32" [../myAccel.c:64]   --->   Operation 319 'bitcast' 'tempVal_3_3_to_int' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_42 : Operation 320 [1/1] (0.00ns)   --->   "%tmp_24 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tempVal_3_3_to_int, i32 23, i32 30)" [../myAccel.c:64]   --->   Operation 320 'partselect' 'tmp_24' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_42 : Operation 321 [1/1] (0.00ns)   --->   "%tmp_25 = trunc i32 %tempVal_3_3_to_int to i23" [../myAccel.c:64]   --->   Operation 321 'trunc' 'tmp_25' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_42 : Operation 322 [1/1] (1.55ns)   --->   "%notlhs1 = icmp ne i8 %tmp_24, -1" [../myAccel.c:64]   --->   Operation 322 'icmp' 'notlhs1' <Predicate = (!exitcond1)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 323 [1/1] (2.44ns)   --->   "%notrhs1 = icmp eq i23 %tmp_25, 0" [../myAccel.c:64]   --->   Operation 323 'icmp' 'notrhs1' <Predicate = (!exitcond1)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node tmp_30)   --->   "%tmp_26 = or i1 %notrhs1, %notlhs1" [../myAccel.c:64]   --->   Operation 324 'or' 'tmp_26' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 325 [1/1] (6.78ns)   --->   "%tmp_27 = fcmp ole float %tempVal_3_3, 1.000000e+02" [../myAccel.c:64]   --->   Operation 325 'fcmp' 'tmp_27' <Predicate = (!exitcond1)> <Delay = 6.78> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node tmp_30)   --->   "%tmp_28 = and i1 %tmp_26, %tmp_27" [../myAccel.c:64]   --->   Operation 326 'and' 'tmp_28' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 327 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_30 = or i1 %tmp_28, %tmp_23" [../myAccel.c:74]   --->   Operation 327 'or' 'tmp_30' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 8.75>
ST_43 : Operation 328 [2/2] (8.75ns)   --->   "%data2_load_req = call i1 @_ssdm_op_ReadReq.ap_bus.floatP(float* %data2_addr, i32 1) nounwind" [../myAccel.c:74]   --->   Operation 328 'readreq' 'data2_load_req' <Predicate = (!exitcond1)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 44 <SV = 43> <Delay = 8.75>
ST_44 : Operation 329 [1/2] (8.75ns)   --->   "%data2_load_req = call i1 @_ssdm_op_ReadReq.ap_bus.floatP(float* %data2_addr, i32 1) nounwind" [../myAccel.c:74]   --->   Operation 329 'readreq' 'data2_load_req' <Predicate = (!exitcond1)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 45 <SV = 44> <Delay = 14.4>
ST_45 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node tmp_s_6)   --->   "%tmp_31 = or i1 %tmp_30, %tmp_29" [../myAccel.c:74]   --->   Operation 330 'or' 'tmp_31' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 331 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_s_6 = select i1 %tmp_31, float 1.000000e+00, float 0.000000e+00" [../myAccel.c:74]   --->   Operation 331 'select' 'tmp_s_6' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 332 [1/1] (8.75ns)   --->   "%data2_addr_read = call float @_ssdm_op_Read.ap_bus.floatP(float* %data2_addr) nounwind" [../myAccel.c:74]   --->   Operation 332 'read' 'data2_addr_read' <Predicate = (!exitcond1)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_45 : Operation 333 [4/4] (5.70ns)   --->   "%tmp_12 = fmul float %data2_addr_read, %tmp_s_6" [../myAccel.c:74]   --->   Operation 333 'fmul' 'tmp_12' <Predicate = (!exitcond1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 5.70>
ST_46 : Operation 334 [3/4] (5.70ns)   --->   "%tmp_12 = fmul float %data2_addr_read, %tmp_s_6" [../myAccel.c:74]   --->   Operation 334 'fmul' 'tmp_12' <Predicate = (!exitcond1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 5.70>
ST_47 : Operation 335 [2/4] (5.70ns)   --->   "%tmp_12 = fmul float %data2_addr_read, %tmp_s_6" [../myAccel.c:74]   --->   Operation 335 'fmul' 'tmp_12' <Predicate = (!exitcond1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 14.4>
ST_48 : Operation 336 [1/4] (5.70ns)   --->   "%tmp_12 = fmul float %data2_addr_read, %tmp_s_6" [../myAccel.c:74]   --->   Operation 336 'fmul' 'tmp_12' <Predicate = (!exitcond1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 337 [1/1] (8.75ns)   --->   "%data2_addr_req = call i1 @_ssdm_op_WriteReq.ap_bus.floatP(float* %data2_addr, i32 1) nounwind" [../myAccel.c:74]   --->   Operation 337 'writereq' 'data2_addr_req' <Predicate = (!exitcond1)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_48 : Operation 338 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.ap_bus.floatP(float* %data2_addr, float %tmp_12) nounwind" [../myAccel.c:74]   --->   Operation 338 'write' <Predicate = (!exitcond1)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 49 <SV = 48> <Delay = 8.75>
ST_49 : Operation 339 [2/2] (8.75ns)   --->   "%data2_load_1_req = call i1 @_ssdm_op_ReadReq.ap_bus.floatP(float* %data2_addr_1, i32 1) nounwind" [../myAccel.c:74]   --->   Operation 339 'readreq' 'data2_load_1_req' <Predicate = (!exitcond1)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 50 <SV = 49> <Delay = 8.75>
ST_50 : Operation 340 [1/2] (8.75ns)   --->   "%data2_load_1_req = call i1 @_ssdm_op_ReadReq.ap_bus.floatP(float* %data2_addr_1, i32 1) nounwind" [../myAccel.c:74]   --->   Operation 340 'readreq' 'data2_load_1_req' <Predicate = (!exitcond1)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 51 <SV = 50> <Delay = 14.4>
ST_51 : Operation 341 [1/1] (8.75ns)   --->   "%data2_addr_1_read = call float @_ssdm_op_Read.ap_bus.floatP(float* %data2_addr_1) nounwind" [../myAccel.c:74]   --->   Operation 341 'read' 'data2_addr_1_read' <Predicate = (!exitcond1)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_51 : Operation 342 [4/4] (5.70ns)   --->   "%tmp_29_1 = fmul float %data2_addr_1_read, %tmp_s_6" [../myAccel.c:74]   --->   Operation 342 'fmul' 'tmp_29_1' <Predicate = (!exitcond1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 5.70>
ST_52 : Operation 343 [3/4] (5.70ns)   --->   "%tmp_29_1 = fmul float %data2_addr_1_read, %tmp_s_6" [../myAccel.c:74]   --->   Operation 343 'fmul' 'tmp_29_1' <Predicate = (!exitcond1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 5.70>
ST_53 : Operation 344 [2/4] (5.70ns)   --->   "%tmp_29_1 = fmul float %data2_addr_1_read, %tmp_s_6" [../myAccel.c:74]   --->   Operation 344 'fmul' 'tmp_29_1' <Predicate = (!exitcond1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 14.4>
ST_54 : Operation 345 [1/4] (5.70ns)   --->   "%tmp_29_1 = fmul float %data2_addr_1_read, %tmp_s_6" [../myAccel.c:74]   --->   Operation 345 'fmul' 'tmp_29_1' <Predicate = (!exitcond1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 346 [1/1] (8.75ns)   --->   "%data2_addr_1_req = call i1 @_ssdm_op_WriteReq.ap_bus.floatP(float* %data2_addr_1, i32 1) nounwind" [../myAccel.c:74]   --->   Operation 346 'writereq' 'data2_addr_1_req' <Predicate = (!exitcond1)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_54 : Operation 347 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.ap_bus.floatP(float* %data2_addr_1, float %tmp_29_1) nounwind" [../myAccel.c:74]   --->   Operation 347 'write' <Predicate = (!exitcond1)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 55 <SV = 54> <Delay = 8.75>
ST_55 : Operation 348 [2/2] (8.75ns)   --->   "%data2_load_2_req = call i1 @_ssdm_op_ReadReq.ap_bus.floatP(float* %data2_addr_2, i32 1) nounwind" [../myAccel.c:74]   --->   Operation 348 'readreq' 'data2_load_2_req' <Predicate = (!exitcond1)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 56 <SV = 55> <Delay = 8.75>
ST_56 : Operation 349 [1/2] (8.75ns)   --->   "%data2_load_2_req = call i1 @_ssdm_op_ReadReq.ap_bus.floatP(float* %data2_addr_2, i32 1) nounwind" [../myAccel.c:74]   --->   Operation 349 'readreq' 'data2_load_2_req' <Predicate = (!exitcond1)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 57 <SV = 56> <Delay = 14.4>
ST_57 : Operation 350 [1/1] (8.75ns)   --->   "%data2_addr_2_read = call float @_ssdm_op_Read.ap_bus.floatP(float* %data2_addr_2) nounwind" [../myAccel.c:74]   --->   Operation 350 'read' 'data2_addr_2_read' <Predicate = (!exitcond1)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_57 : Operation 351 [4/4] (5.70ns)   --->   "%tmp_29_2 = fmul float %data2_addr_2_read, %tmp_s_6" [../myAccel.c:74]   --->   Operation 351 'fmul' 'tmp_29_2' <Predicate = (!exitcond1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 5.70>
ST_58 : Operation 352 [3/4] (5.70ns)   --->   "%tmp_29_2 = fmul float %data2_addr_2_read, %tmp_s_6" [../myAccel.c:74]   --->   Operation 352 'fmul' 'tmp_29_2' <Predicate = (!exitcond1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 5.70>
ST_59 : Operation 353 [2/4] (5.70ns)   --->   "%tmp_29_2 = fmul float %data2_addr_2_read, %tmp_s_6" [../myAccel.c:74]   --->   Operation 353 'fmul' 'tmp_29_2' <Predicate = (!exitcond1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 14.4>
ST_60 : Operation 354 [1/4] (5.70ns)   --->   "%tmp_29_2 = fmul float %data2_addr_2_read, %tmp_s_6" [../myAccel.c:74]   --->   Operation 354 'fmul' 'tmp_29_2' <Predicate = (!exitcond1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 355 [1/1] (8.75ns)   --->   "%data2_addr_2_req = call i1 @_ssdm_op_WriteReq.ap_bus.floatP(float* %data2_addr_2, i32 1) nounwind" [../myAccel.c:74]   --->   Operation 355 'writereq' 'data2_addr_2_req' <Predicate = (!exitcond1)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_60 : Operation 356 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.ap_bus.floatP(float* %data2_addr_2, float %tmp_29_2) nounwind" [../myAccel.c:74]   --->   Operation 356 'write' <Predicate = (!exitcond1)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 61 <SV = 60> <Delay = 8.75>
ST_61 : Operation 357 [2/2] (8.75ns)   --->   "%data2_load_3_req = call i1 @_ssdm_op_ReadReq.ap_bus.floatP(float* %data2_addr_3, i32 1) nounwind" [../myAccel.c:74]   --->   Operation 357 'readreq' 'data2_load_3_req' <Predicate = (!exitcond1)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 62 <SV = 61> <Delay = 8.75>
ST_62 : Operation 358 [1/2] (8.75ns)   --->   "%data2_load_3_req = call i1 @_ssdm_op_ReadReq.ap_bus.floatP(float* %data2_addr_3, i32 1) nounwind" [../myAccel.c:74]   --->   Operation 358 'readreq' 'data2_load_3_req' <Predicate = (!exitcond1)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 63 <SV = 62> <Delay = 14.4>
ST_63 : Operation 359 [1/1] (8.75ns)   --->   "%data2_addr_3_read = call float @_ssdm_op_Read.ap_bus.floatP(float* %data2_addr_3) nounwind" [../myAccel.c:74]   --->   Operation 359 'read' 'data2_addr_3_read' <Predicate = (!exitcond1)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_63 : Operation 360 [4/4] (5.70ns)   --->   "%tmp_29_3 = fmul float %data2_addr_3_read, %tmp_s_6" [../myAccel.c:74]   --->   Operation 360 'fmul' 'tmp_29_3' <Predicate = (!exitcond1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 5.70>
ST_64 : Operation 361 [3/4] (5.70ns)   --->   "%tmp_29_3 = fmul float %data2_addr_3_read, %tmp_s_6" [../myAccel.c:74]   --->   Operation 361 'fmul' 'tmp_29_3' <Predicate = (!exitcond1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 5.70>
ST_65 : Operation 362 [2/4] (5.70ns)   --->   "%tmp_29_3 = fmul float %data2_addr_3_read, %tmp_s_6" [../myAccel.c:74]   --->   Operation 362 'fmul' 'tmp_29_3' <Predicate = (!exitcond1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 14.4>
ST_66 : Operation 363 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [../myAccel.c:24]   --->   Operation 363 'specloopname' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_66 : Operation 364 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [../myAccel.c:24]   --->   Operation 364 'specregionbegin' 'tmp_1' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_66 : Operation 365 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 4, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [../myAccel.c:25]   --->   Operation 365 'specpipeline' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_66 : Operation 366 [1/1] (1.54ns)   --->   "%count_1 = add i12 4, %count" [../myAccel.c:68]   --->   Operation 366 'add' 'count_1' <Predicate = (!exitcond1)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 367 [1/4] (5.70ns)   --->   "%tmp_29_3 = fmul float %data2_addr_3_read, %tmp_s_6" [../myAccel.c:74]   --->   Operation 367 'fmul' 'tmp_29_3' <Predicate = (!exitcond1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 368 [1/1] (8.75ns)   --->   "%data2_addr_3_req = call i1 @_ssdm_op_WriteReq.ap_bus.floatP(float* %data2_addr_3, i32 1) nounwind" [../myAccel.c:74]   --->   Operation 368 'writereq' 'data2_addr_3_req' <Predicate = (!exitcond1)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_66 : Operation 369 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.ap_bus.floatP(float* %data2_addr_3, float %tmp_29_3) nounwind" [../myAccel.c:74]   --->   Operation 369 'write' <Predicate = (!exitcond1)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_66 : Operation 370 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_1) nounwind" [../myAccel.c:78]   --->   Operation 370 'specregionend' 'empty_7' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_66 : Operation 371 [1/1] (0.00ns)   --->   "br label %1" [../myAccel.c:23]   --->   Operation 371 'br' <Predicate = (!exitcond1)> <Delay = 0.00>

State 67 <SV = 2> <Delay = 0.00>
ST_67 : Operation 372 [1/1] (0.00ns)   --->   "ret void" [../myAccel.c:79]   --->   Operation 372 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', ../myAccel.c:23) [19]  (1.77 ns)

 <State 2>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('exitcond1', ../myAccel.c:23) [21]  (1.77 ns)
	blocking operation 0.978 ns on control path)

 <State 3>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('data1_addr', ../myAccel.c:51) [50]  (0 ns)
	bus request on port 'data1' (../myAccel.c:51) [53]  (8.75 ns)

 <State 4>: 8.75ns
The critical path consists of the following:
	bus request on port 'data0' (../myAccel.c:51) [51]  (8.75 ns)

 <State 5>: 8.75ns
The critical path consists of the following:
	bus read on port 'data0' (../myAccel.c:51) [52]  (8.75 ns)

 <State 6>: 8.75ns
The critical path consists of the following:
	bus read on port 'data0' (../myAccel.c:52) [57]  (8.75 ns)

 <State 7>: 8.75ns
The critical path consists of the following:
	bus read on port 'data0' (../myAccel.c:53) [61]  (8.75 ns)

 <State 8>: 8.75ns
The critical path consists of the following:
	bus read on port 'data0' (../myAccel.c:54) [65]  (8.75 ns)

 <State 9>: 8.75ns
The critical path consists of the following:
	bus read on port 'data0' (../myAccel.c:51) [83]  (8.75 ns)

 <State 10>: 8.75ns
The critical path consists of the following:
	bus read on port 'data0' (../myAccel.c:52) [86]  (8.75 ns)

 <State 11>: 8.75ns
The critical path consists of the following:
	bus read on port 'data0' (../myAccel.c:53) [89]  (8.75 ns)

 <State 12>: 8.75ns
The critical path consists of the following:
	bus read on port 'data0' (../myAccel.c:54) [92]  (8.75 ns)

 <State 13>: 8.75ns
The critical path consists of the following:
	bus read on port 'data0' (../myAccel.c:51) [108]  (8.75 ns)

 <State 14>: 8.75ns
The critical path consists of the following:
	bus read on port 'data0' (../myAccel.c:52) [111]  (8.75 ns)

 <State 15>: 8.75ns
The critical path consists of the following:
	bus read on port 'data0' (../myAccel.c:53) [114]  (8.75 ns)

 <State 16>: 8.75ns
The critical path consists of the following:
	bus read on port 'data0' (../myAccel.c:54) [117]  (8.75 ns)

 <State 17>: 8.75ns
The critical path consists of the following:
	bus read on port 'data0' (../myAccel.c:51) [133]  (8.75 ns)

 <State 18>: 8.75ns
The critical path consists of the following:
	bus read on port 'data0' (../myAccel.c:52) [136]  (8.75 ns)

 <State 19>: 8.75ns
The critical path consists of the following:
	bus read on port 'data0' (../myAccel.c:53) [139]  (8.75 ns)

 <State 20>: 8.75ns
The critical path consists of the following:
	bus read on port 'data0' (../myAccel.c:54) [142]  (8.75 ns)

 <State 21>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tempVal_2', ../myAccel.c:53) [64]  (7.26 ns)

 <State 22>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tempVal_2', ../myAccel.c:53) [64]  (7.26 ns)

 <State 23>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tempVal_2', ../myAccel.c:53) [64]  (7.26 ns)

 <State 24>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tempVal_2', ../myAccel.c:53) [64]  (7.26 ns)

 <State 25>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tempVal_3', ../myAccel.c:54) [68]  (7.26 ns)

 <State 26>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tempVal_3', ../myAccel.c:54) [68]  (7.26 ns)

 <State 27>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tempVal_3', ../myAccel.c:54) [68]  (7.26 ns)

 <State 28>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tempVal_3', ../myAccel.c:54) [68]  (7.26 ns)

 <State 29>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tempVal_3', ../myAccel.c:54) [68]  (7.26 ns)

 <State 30>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tempVal_3_1', ../myAccel.c:54) [94]  (7.26 ns)

 <State 31>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tempVal_3_1', ../myAccel.c:54) [94]  (7.26 ns)

 <State 32>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tempVal_3_1', ../myAccel.c:54) [94]  (7.26 ns)

 <State 33>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tempVal_3_1', ../myAccel.c:54) [94]  (7.26 ns)

 <State 34>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tempVal_3_2', ../myAccel.c:54) [119]  (7.26 ns)

 <State 35>: 8.75ns
The critical path consists of the following:
	bus request on port 'data2' (../myAccel.c:30) [32]  (8.75 ns)

 <State 36>: 8.75ns
The critical path consists of the following:
	'or' operation ('tmp_s', ../myAccel.c:30) [34]  (0 ns)
	'getelementptr' operation ('data2_addr_1', ../myAccel.c:30) [36]  (0 ns)
	bus request on port 'data2' (../myAccel.c:30) [37]  (8.75 ns)

 <State 37>: 8.75ns
The critical path consists of the following:
	'or' operation ('tmp_1_4', ../myAccel.c:30) [39]  (0 ns)
	'getelementptr' operation ('data2_addr_2', ../myAccel.c:30) [41]  (0 ns)
	bus request on port 'data2' (../myAccel.c:30) [42]  (8.75 ns)

 <State 38>: 8.75ns
The critical path consists of the following:
	'or' operation ('tmp_2_5', ../myAccel.c:30) [44]  (0 ns)
	'getelementptr' operation ('data2_addr_3', ../myAccel.c:30) [46]  (0 ns)
	bus request on port 'data2' (../myAccel.c:30) [47]  (8.75 ns)

 <State 39>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('data2_addr_4', ../myAccel.c:57) [70]  (0 ns)
	bus request on port 'data2' (../myAccel.c:57) [71]  (8.75 ns)

 <State 40>: 8.75ns
The critical path consists of the following:
	'or' operation ('tmp_25_s', ../myAccel.c:68) [81]  (0 ns)
	'getelementptr' operation ('data2_addr_5', ../myAccel.c:57) [96]  (0 ns)
	bus request on port 'data2' (../myAccel.c:57) [97]  (8.75 ns)

 <State 41>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('data2_addr_6', ../myAccel.c:57) [121]  (0 ns)
	bus request on port 'data2' (../myAccel.c:57) [122]  (8.75 ns)

 <State 42>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('data2_addr_7', ../myAccel.c:57) [146]  (0 ns)
	bus request on port 'data2' (../myAccel.c:57) [147]  (8.75 ns)

 <State 43>: 8.75ns
The critical path consists of the following:
	bus request on port 'data2' (../myAccel.c:74) [161]  (8.75 ns)

 <State 44>: 8.75ns
The critical path consists of the following:
	bus request on port 'data2' (../myAccel.c:74) [161]  (8.75 ns)

 <State 45>: 14.5ns
The critical path consists of the following:
	bus read on port 'data2' (../myAccel.c:74) [162]  (8.75 ns)
	'fmul' operation ('tmp_12', ../myAccel.c:74) [163]  (5.7 ns)

 <State 46>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_12', ../myAccel.c:74) [163]  (5.7 ns)

 <State 47>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_12', ../myAccel.c:74) [163]  (5.7 ns)

 <State 48>: 14.5ns
The critical path consists of the following:
	'fmul' operation ('tmp_12', ../myAccel.c:74) [163]  (5.7 ns)
	bus write on port 'data2' (../myAccel.c:74) [165]  (8.75 ns)

 <State 49>: 8.75ns
The critical path consists of the following:
	bus request on port 'data2' (../myAccel.c:74) [166]  (8.75 ns)

 <State 50>: 8.75ns
The critical path consists of the following:
	bus request on port 'data2' (../myAccel.c:74) [166]  (8.75 ns)

 <State 51>: 14.5ns
The critical path consists of the following:
	bus read on port 'data2' (../myAccel.c:74) [167]  (8.75 ns)
	'fmul' operation ('tmp_29_1', ../myAccel.c:74) [168]  (5.7 ns)

 <State 52>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_29_1', ../myAccel.c:74) [168]  (5.7 ns)

 <State 53>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_29_1', ../myAccel.c:74) [168]  (5.7 ns)

 <State 54>: 14.5ns
The critical path consists of the following:
	'fmul' operation ('tmp_29_1', ../myAccel.c:74) [168]  (5.7 ns)
	bus write on port 'data2' (../myAccel.c:74) [170]  (8.75 ns)

 <State 55>: 8.75ns
The critical path consists of the following:
	bus request on port 'data2' (../myAccel.c:74) [171]  (8.75 ns)

 <State 56>: 8.75ns
The critical path consists of the following:
	bus request on port 'data2' (../myAccel.c:74) [171]  (8.75 ns)

 <State 57>: 14.5ns
The critical path consists of the following:
	bus read on port 'data2' (../myAccel.c:74) [172]  (8.75 ns)
	'fmul' operation ('tmp_29_2', ../myAccel.c:74) [173]  (5.7 ns)

 <State 58>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_29_2', ../myAccel.c:74) [173]  (5.7 ns)

 <State 59>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_29_2', ../myAccel.c:74) [173]  (5.7 ns)

 <State 60>: 14.5ns
The critical path consists of the following:
	'fmul' operation ('tmp_29_2', ../myAccel.c:74) [173]  (5.7 ns)
	bus write on port 'data2' (../myAccel.c:74) [175]  (8.75 ns)

 <State 61>: 8.75ns
The critical path consists of the following:
	bus request on port 'data2' (../myAccel.c:74) [176]  (8.75 ns)

 <State 62>: 8.75ns
The critical path consists of the following:
	bus request on port 'data2' (../myAccel.c:74) [176]  (8.75 ns)

 <State 63>: 14.5ns
The critical path consists of the following:
	bus read on port 'data2' (../myAccel.c:74) [177]  (8.75 ns)
	'fmul' operation ('tmp_29_3', ../myAccel.c:74) [178]  (5.7 ns)

 <State 64>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_29_3', ../myAccel.c:74) [178]  (5.7 ns)

 <State 65>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_29_3', ../myAccel.c:74) [178]  (5.7 ns)

 <State 66>: 14.5ns
The critical path consists of the following:
	'fmul' operation ('tmp_29_3', ../myAccel.c:74) [178]  (5.7 ns)
	bus write on port 'data2' (../myAccel.c:74) [180]  (8.75 ns)

 <State 67>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
