#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Mon Mar 06 15:05:14 2017
# Process ID: 8616
# Current directory: E:/Lin/vivado_learing/Gmode
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5764 E:\Lin\vivado_learing\Gmode\gpsImode_Proj.xpr
# Log file: E:/Lin/vivado_learing/Gmode/vivado.log
# Journal file: E:/Lin/vivado_learing/Gmode\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Lin/vivado_learing/Gmode/gpsImode_Proj.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'e:/Lin/vivado_learing/Gmode/ip_repo/delay_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Lin/vivado_learing/Gmode/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 981.191 ; gain = 277.980
update_compile_order -fileset sources_1
open_run impl_1
INFO: [Netlist 29-17] Analyzing 358 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/Lin/vivado_learing/Gmode/.Xil/Vivado-8616-DESKTOP-G26N4G8/dcp/gpsImode_wrapper_early.xdc]
Finished Parsing XDC File [E:/Lin/vivado_learing/Gmode/.Xil/Vivado-8616-DESKTOP-G26N4G8/dcp/gpsImode_wrapper_early.xdc]
Parsing XDC File [E:/Lin/vivado_learing/Gmode/.Xil/Vivado-8616-DESKTOP-G26N4G8/dcp/gpsImode_wrapper.xdc]
Finished Parsing XDC File [E:/Lin/vivado_learing/Gmode/.Xil/Vivado-8616-DESKTOP-G26N4G8/dcp/gpsImode_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1319.418 ; gain = 1.223
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1319.418 ; gain = 1.223
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 28 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 28 instances

open_run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 1431.719 ; gain = 444.129
set_property IOSTANDARD LVTTL [get_ports [list tstart_out]]
set_property target_constrs_file E:/Lin/vivado_learing/Gmode/gpsImode_Proj.srcs/constrs_1/new/delay.xdc [current_fileset -constrset]
save_constraints -force
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar 06 15:06:49 2017] Launched impl_1...
Run output will be captured here: E:/Lin/vivado_learing/Gmode/gpsImode_Proj.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 358 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/Lin/vivado_learing/Gmode/.Xil/Vivado-8616-DESKTOP-G26N4G8/dcp/gpsImode_wrapper_early.xdc]
Finished Parsing XDC File [E:/Lin/vivado_learing/Gmode/.Xil/Vivado-8616-DESKTOP-G26N4G8/dcp/gpsImode_wrapper_early.xdc]
Parsing XDC File [E:/Lin/vivado_learing/Gmode/.Xil/Vivado-8616-DESKTOP-G26N4G8/dcp/gpsImode_wrapper.xdc]
Finished Parsing XDC File [E:/Lin/vivado_learing/Gmode/.Xil/Vivado-8616-DESKTOP-G26N4G8/dcp/gpsImode_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1845.855 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1845.855 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 1851.043 ; gain = 5.188
file copy -force E:/Lin/vivado_learing/Gmode/gpsImode_Proj.runs/impl_1/gpsImode_wrapper.sysdef E:/Lin/vivado_learing/Gmode/gpsImode_Proj.sdk/gpsImode_wrapper.hdf

open_bd_design {E:/Lin/vivado_learing/Gmode/gpsImode_Proj.srcs/sources_1/bd/gpsImode/gpsImode.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Adding cell -- xilinx.com:ip:fifo_generator:13.1 - ch1_fifo1
INFO: [xilinx.com:ip:fifo_generator:13.1-5968] /ch1_fifo1Executing the post_config_ip from bd
Adding cell -- xilinx.com:ip:fifo_generator:13.1 - ch1_fifo2
INFO: [xilinx.com:ip:fifo_generator:13.1-5968] /ch1_fifo2Executing the post_config_ip from bd
Adding cell -- xilinx.com:ip:fifo_generator:13.1 - ch2_fifo1
INFO: [xilinx.com:ip:fifo_generator:13.1-5968] /ch2_fifo1Executing the post_config_ip from bd
Adding cell -- xilinx.com:ip:fifo_generator:13.1 - ch2_fifo2
INFO: [xilinx.com:ip:fifo_generator:13.1-5968] /ch2_fifo2Executing the post_config_ip from bd
Adding cell -- xilinx.com:ip:fifo_generator:13.1 - gps1_fifo1
INFO: [xilinx.com:ip:fifo_generator:13.1-5968] /gps1_fifo1Executing the post_config_ip from bd
Adding cell -- xilinx.com:ip:fifo_generator:13.1 - gps1_fifo2
INFO: [xilinx.com:ip:fifo_generator:13.1-5968] /gps1_fifo2Executing the post_config_ip from bd
Adding cell -- xilinx.com:ip:fifo_generator:13.1 - gps2_fifo1
INFO: [xilinx.com:ip:fifo_generator:13.1-5968] /gps2_fifo1Executing the post_config_ip from bd
Adding cell -- xilinx.com:ip:fifo_generator:13.1 - gps2_fifo2
INFO: [xilinx.com:ip:fifo_generator:13.1-5968] /gps2_fifo2Executing the post_config_ip from bd
Adding cell -- xilinx.com:ip:fifo_generator:13.1 - start_tri_fifo1
INFO: [xilinx.com:ip:fifo_generator:13.1-5968] /start_tri_fifo1Executing the post_config_ip from bd
Adding cell -- xilinx.com:ip:fifo_generator:13.1 - start_tri_fifo2
INFO: [xilinx.com:ip:fifo_generator:13.1-5968] /start_tri_fifo2Executing the post_config_ip from bd
Adding cell -- xilinx.com:user:newGpsIp:1.0 - newGpsIp_0
Adding cell -- xilinx.com:user:myip_fifo_ctrl:1.0 - myip_fifo_ctrl_0
Adding cell -- xilinx.com:user:myImode:1.0 - myGmode_0
Adding cell -- xilinx.com:user:delay:1.0 - delay_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <gpsImode> from BD file <E:/Lin/vivado_learing/Gmode/gpsImode_Proj.srcs/sources_1/bd/gpsImode/gpsImode.bd>
startgroup
create_bd_port -dir O out_4
connect_bd_net [get_bd_pins /delay_0/out_4] [get_bd_ports out_4]
endgroup
save_bd_design
Wrote  : <E:/Lin/vivado_learing/Gmode/gpsImode_Proj.srcs/sources_1/bd/gpsImode/gpsImode.bd> 
ipx::edit_ip_in_project -upgrade true -name delay_v1_0_project -directory E:/Lin/vivado_learing/Gmode/gpsImode_Proj.tmp/delay_v1_0_project e:/Lin/vivado_learing/Gmode/ip_repo/delay_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2016.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'e:/Lin/vivado_learing/Gmode/ip_repo/delay_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Lin/vivado_learing/Gmode/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
ipx::merge_project_changes ports [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 10 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source e:/lin/vivado_learing/gmode/gpsimode_proj.tmp/delay_v1_0_project/delay_v1_0_project.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Mar 06 15:30:19 2017...
update_ip_catalog -rebuild -repo_path e:/Lin/vivado_learing/Gmode/ip_repo/delay_1.0
CRITICAL WARNING: [IP_Flow 19-1681] Failed to reload user IP repository 'e:/Lin/vivado_learing/Gmode/ip_repo/delay_1.0'. ''e:/Lin/vivado_learing/Gmode/ip_repo/delay_1.0' is not valid: Path is contained within another repository.'
0
report_ip_status -name ip_status 
report_ip_status -name ip_status 
ipx::edit_ip_in_project -upgrade true -name delay_v1_0_project -directory E:/Lin/vivado_learing/Gmode/gpsImode_Proj.tmp/delay_v1_0_project e:/Lin/vivado_learing/Gmode/ip_repo/delay_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2016.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'e:/Lin/vivado_learing/Gmode/ip_repo/delay_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Lin/vivado_learing/Gmode/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 11 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source e:/lin/vivado_learing/gmode/gpsimode_proj.tmp/delay_v1_0_project/delay_v1_0_project.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Mar 06 15:32:36 2017...
update_ip_catalog -rebuild -repo_path e:/Lin/vivado_learing/Gmode/ip_repo/delay_1.0
CRITICAL WARNING: [IP_Flow 19-1681] Failed to reload user IP repository 'e:/Lin/vivado_learing/Gmode/ip_repo/delay_1.0'. ''e:/Lin/vivado_learing/Gmode/ip_repo/delay_1.0' is not valid: Path is contained within another repository.'
0
exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar 06 15:32:49 2017...
