dynam power reduct novel cmos sram low power soc hooman jarollahi eit student member ieee richard hobson eng school engin scienc simon fraser univers burnabi canada hjarolla abstract paper address novel transistor cmos sram design high perform reliabl cmos illustr reduc dynam power consumpt comparison convent low power sram counterpart design cach memori processor low power portabl devic propos sram cell featur area reduct compar convent cell featur uniqu bit negat suppli voltag bias methodolog ground control architectur enhanc perform suppress standbi leakag power keyword transistor sram low power low area sram cach memori standbi dynam power reduct introduct microprocessor chip consist cach memori comput core predict cach memori reach chip area applic addit cach memori consum portion power budget soc applic portabl batteri power electron cellular phone pdas wireless low power biomed devic dynam standbi leakag power determin batteri life aggress growth technolog scale standbi leakag power increas time technolog generat activ power remain constant process variat perform fluctuat notic cmos technolog transistor static random access memori sram attract advantag area power effici compar sram type memori focus improv perform stabil maintain promis area save technolog node hand continu scale cmos transistor techniqu develop sram dynam standbi mode drv method well bias summar order suppress leakag power consumpt combat perform fluctuat process variat previous sram longer compet current sram sram current system standbi power reduct describ sram design paper improv low power design focus dynam power reduct advantag address sram cell dual ground featur novel bit bias techniqu guarante oper process variat temperatur benefit area reduct addit improv perform compar previous fig convent sram cell propos sram cell sram architectur cell column column circuitri vssm control support cmc microsystem fund nserc canada tabl type sram cell paper vdd vddm type invert access vssm pre charg hvt svt low power hvt svt vdd conv hvt svt vdd design convent cell comparison demonstr fig fig block diagram cell includ column circuitri depict fig standbi ground control circuit requir column vssm control share entir memori array tabl specifi design paramet low power well convent cell paper comparison area reduct predict compar convent cell standard design rule portless sram dedic read write port transistor access transistor short node read write vddm node replac dual bit line power reduct detail comparison portless sram futur work portless design appear larger pmos access transistor standbi mode effect proven method suppress leakag power standbi sram dynam sleep design maintain suffici static nois margin snm ultim determin integr store data effect method rais negat suppli voltag memori cell vssm oppos lower posit vddm minim bit cell leakag power consid method sram promin featur extern chip power suppli rais vssm voltag ground standbi exist leakag sourc threshold gate leakag current advanc technolog leak memori array power sourc collect charg caus natur rise vssm desir bias level vssm control circuit fine tune evalu perform stabil power consumpt simul combin threshold voltag vth singl transistor vth invert pair impact leakag power access transistor impact perform stabil invert pair select high threshold voltag hvt access transistor smaller vth case standard vth svt cell transistor select equal size care size diod connect transistor voltag cell standbi bias remain static temperatur process corner design minimum voltag cell vmin vddm vssm select yield suffici stabil simul snm corner temperatur vddm memori array arrang block simul standbi mode bsim hspice vdd vddm larg capacit vssm consist junction wire capacitor suffici leakag current key factor stabil vssm standbi write read mode case lack leakag hvt transistor corner temperatur turn provid charg vssm read write oper vssm remain standbi steadi state uniqu featur previous work vssm pre charg bit standbi mstbi fig channel gate leakag reduc minim store cell maintain reason read nois margin rnm access close optimum achiev point acceler read write oper explain section tabl standbi leakag current worst case rnm type sram cell introduc tabl fig compar power consumpt includ peripher circuit low power design process corner tradit design vssm held vss level requir lower vth intern cell transistor technolog fig enabl write oper discuss leakag power save cut bit bias lower voltag leakag high half convent cell tabl tabl leakag current rnm comparison sram type includ peripher circuit cell low power convent leakag rnm fig low power sram design sram array peripher circuit corner left store array propos low power liz read oper read oper sram bit bit pre charg standbi vssm optimum point maxim rnm wors case advantag pre charg method compar requir addit power suppli chip convert level shifter will add chip area power consumpt simpl sens amplifi circuit fig fastest type attract simplic clock signal read signal fig caus pull will maxim rnm read perform global bit gbit output sens amplifi pre charg vssm standbi pull vss read read impli gbit pull invert suffici nois margin prevent fals trigger sens amplifi share bit line adjac column instanc column compos cell column sens amplifi bit line bitl bitr sell selr signal select row decod select appropri bit read pre charg input invert bit capacit read speed sram compar fig simul rea convent cell sens amplifi simul puls artifici generat reach vdd read power save reason gbit gbitz output sens amplifi pre charg high prez puls read oper fig demonstr read oper sens amplifi fig memori array arrang bit block neighbor cell share word store node bit line gbit load gbit gbitz counterpart cell store share word dynam increas node occur read current flow bit word rais read drop voltag node observ reason qmin qmax qmin read upset trip voltag invert pair avoid turn read write corner reduc probabl read upset cell increas word rise time bit line shorter reduc capacit improv read speed reduc bit swing delay rais cell standbi oper fig fig qmax vdd vss selz gbit vdd prez fig sens amplifi read oper convent fig read oper convent sram read oper typic corner sell selr bitl bitr sqz blz gbitz prez vdd cell stbi vssm tabl iii trip voltag qmax qmin read corner compar rnm measur mismatch case worst case corner stabil rnm measur vssm bit best bias vssm maxim rnm corner tabl iii trip point voltag cell trip voltag qmax cell qmin vssm stabil dynam standbi mode cell power suppli rais charg bit read oper driven vss maxim rnm read speed hand read oper complet bit driven vssm memori cell will standbi voltag swing bit voltag level vssm voltag take charg drop amount consecut read oper case read bit will add charg vssm amount ground line charg driven low read fortun high capacit higher capacit memori cell standbi provid electr charg vssm chang oper larg capacit attach larg memori array will help read oper term perform read nois margin fig addit decreas steadi state read complet pull standbi increas memori cell leakag fig fig vssm reach steadi read oper sram array size corner figur demonstr larger number memori cell attach initi valu instantan voltag decay read total decay reach steadi state will smaller smaller array read cycl reduc reach point steadi state memori leakag increas fulli replenish lost charg read cycl vssm voltag read cycl describ equat stbi read subcol max qmin ode ssm pre charg ssm caus ssm read ssm vel fig state ssm subcol capacit bit assum driven initi voltag read read number bit bit word simul standbi stbi includ capacit column connect vssm interconnect read singl column capacit remov averag memori leakag read cycl period reduc read cycl memori array size increas approach stbi caus small amount overlap stbi signal vssm occur write oper bit line charg discharg explanatori purpos read oper sever select demonstr number cell bit number bit word fig rnm variat bit bias vertic corner fig respons vssm forc volt left float standbi left sram array corner bit pre charg voltag bit word paper subcol current increas vssm voltag read approach fig contribut vssm cell point interest vssm fig read oper vssm array bit word fig vssm satur repeat read oper sram array bit word write oper sram cell singl bit cell bit structur technic differ select pull bit line depend data status oper appli side cell feedback will recov opposit storag node complement perform hand bit pull high global write signal gwr word select state toggl initi driven high write circuit driven convent transistor ratio size imposs write cell stronger factor typic maintain read stabil weak minimum size write abil purpos access transistor nmos pull physic natur constraint will oppos rais appli memori cell singl bit combat problem suggest size transistor weaken write perform gwr cell cell ratio strengthen cost nois margin oppos paper design reduct rnm compar cell suscept perform fluctuat advanc technolog process variat hand disconnect vss let voltag capacitor keep write method will weaken lower will facilit method advantag leakag power reduct opportun illustr fig vssm connect standbi mode stay connect float vssm pull mequ turn gwr signal vss role transistor limit fig disturb cell mequ chosen simul limit write disturb process corner fast nmos corner case disturb minim reduc write puls period limit summari stronger current drive increas vssm threshold voltag access transistor role perform simul standbi power vari high standard low vth hvt svt lvt order improv perform vth reduc rnm vth hvt lvt maintain reason rnm perform tabl delay measur rnm increas reduc bit capacit increas word rise time tabl rnm comparison worst case rnm corner cell rnm delay lvt svt fig oper cell delay will convent suggest float bias vss discuss earlier bit line ssm high improv snm column strength will maxim play key reveal loss fig hvt slow corner improv read stabil solut find reason mid point consid fact play key role standbi power consumpt limit three choic select svt reason chip foundri lower threshold lvt svt achiev chang gate oxid thick fig compar perform low power sram describ tabl case delay measur vddm delay measur vss measur tabl word cross point slower convent design improv reduc vth perform convent cell fig voltag snm disturb cell drive vssm mimick demonstr revers scenario vari vssm figur weak equal disturb cell suscept data corrupt environment disturb strength determin limit disturb lower vssm allow pull mequ ratio suc disturb snm greater fig snm disturb cell fig left delay comparison corner low propo low power propos write abil tabl ddm ddm port affect fix voltag equ fig fix equ will voltag power cell write margin propos sram design divid margin margin oppos cell counterpart wms common method measur convent sram measur maximum voltag flip cell state defin differ posit suppli voltag vddm minimum voltag cell defin maximum voltag write cell vddm typic typic corner dynam power consumpt dynam power consumpt divid read write power power consump function vmin determin consecut read driven vss vssm frequent activ power consumpt chang suppli voltag chang squar law depend power depend frequenc vssm swing read equat dynam power consum voltag ground line summat capacit vssm vss voltag swing defg read consum power read bit pull low trigger sens amplifi global bit amplifi pull bit pull high avoid amplifi global bit stay read power standbi power variou keep vmin vddm vssm constant bit block vddm increas caus equat increas read oper read power increas quadrat higher vddm fig comparison normal read standbi power vddm cell bit block read continu bit corner low power liz vddm write tion read ssm bias level fig swing frequenc sens requir activ sens ssm fig vddm valu ssm increas read standbi fig demonstr case studi worst case normal power consumpt standbi mode read write oper comparison low power design corner compar fig read power consist standbi power idl memori cell dynam power describ equat case studi array consist bit block studi read continu bit word achiev power reduct read mode compar low power structur exampl consum power compar explain earlier larger number read oper will result linear higher power consumpt differ comparison standbi power larger valu equat read oper low power design experi fig fig pipelin smart memori read block consum dynam power held vss consecut read write power divid power consist idl cell standbi power dynam power fig array consist bit block studi write bit word exampl consum power consum power compar low power structur worst case scenario corner power store bit favor cell invert reduc total power fig case studi worst case write power consumpt comparison read standbi power low power design conclus paper oper low power high perform design sram cell address improv static dynam power consumpt stabil margin perform compar previous design area stabil novel bias scheme dynam mode analyz reduct dynam power consumpt comparison low power counterpart demonstr area save predict compar convent cell refer jarollahi hooman hobson power area effici sram improv perform cmos low power soc ieee intern midwest symposiom circuit system mwscas aug press hobson sram cell power termin read write standbi assist proceed intl confer comput design cdes jul standbi suppli voltag minim deep micron sram microelectron journal mar sui huang novel sram structur leakag power suppress technolog communic circuit system iccca intern confer liang yang electr characterist fluctuat cmos devic custom integr circuit confer cicc ieee sep hamzaoglu sram design dynam stabil enhanc leakag reduct high metal gate cmos technolog solid state circuit confer isscc digest technic paper ieee intern feb khellah dual vcc sram build block cmos process activ clamp sleep transistor solid state circuit ieee journal jan tran demonstr sram dual port ram cell array vlsi circuit digest technic paper symposium jun carlson high densiti low leakag sram embed cach solid state circuit confer esscirc proceed european sep seevinck static nois margin analysi mos sram cell solid state circuit ieee journal oct hook nois margin leakag ultra low leakag sram cell design electron devic ieee transact aug romanovski leakag reduct techniqu sram cell vlsi design proceed intl confer hobson singl end sram cell write assist larg scale integr vlsi system ieee transact feb lysing radiat harden nano power sram cmos qualiti electron design isq intern symposium mar zheng guo larg scale read write margin measur cmos sram array vlsi circuit ieee symposium june wieckowski patil margala portless sram high perform altern methodolog solid state circuit ieee journal nov read read write write standbi liz propos low power 