[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  11440       tick       2865026       1299254       1251991       2865026 
      2  11440       tick       4568308       2189107       2169741       4568308 
      3  11440       tick       4565788       2187165       2167224       4565788 
      4  11440       tick       4576714       2192684       2174533       4576714 
      5  11440       tick       4558693       2185725       2166479       4558693 
      6  11440       tick       4570028       2188625       2168876       4570028 
      7  11440       tick       4574390       2189634       2172366       4574390 
      8  11440       tick       4563593       2185553       2170051       4563593 
      9  11440       tick       4563936       2187204       2170443       4563936 
     10  11440       tick       4572036       2189783       2170266       4572036 
     11  11440       tick       4561409       2185520       2169755       4561409 
     12  11440       tick       4553607       2182009       2164414       4553607 
     13  11440       tick       4574100       2191884       2170410       4574100 
     14  11440       tick       4565888       2186747       2168563       4565888 
     15  11440       tick       4566455       2187332       2169074       4566455 
     16  11440       tick       4571726       2189645       2171224       4571726 
     17  11440       tick       4562431       2185913       2169272       4562431 
     18  11440       tick       4563864       2186781       2167251       4563864 
     19  11440       tick       4432092       2124308       2109386       4432092 
     20  11440       exit       2269898       1087738       1078158       2269898 
