INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Clark Simpler/School/UT Fall 2022/EE 316/Lab_5/Part 2/Part 2.srcs/sources_1/new/CLA_4bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_4bits
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Clark Simpler/School/UT Fall 2022/EE 316/Lab_5/Part 2/Part 2.srcs/sources_1/new/register_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Clark Simpler/School/UT Fall 2022/EE 316/Lab_5/Part 2/Part 2.srcs/sim_1/new/TB_CLA_4bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CLA_4bits
