// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module clefia_ClefiaKeySet128 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        rk_address0,
        rk_ce0,
        rk_we0,
        rk_d0,
        rk_address1,
        rk_ce1,
        rk_we1,
        rk_d1
);

parameter    ap_ST_fsm_state1 = 10'd1;
parameter    ap_ST_fsm_state2 = 10'd2;
parameter    ap_ST_fsm_state3 = 10'd4;
parameter    ap_ST_fsm_state4 = 10'd8;
parameter    ap_ST_fsm_state5 = 10'd16;
parameter    ap_ST_fsm_state6 = 10'd32;
parameter    ap_ST_fsm_state7 = 10'd64;
parameter    ap_ST_fsm_state8 = 10'd128;
parameter    ap_ST_fsm_state9 = 10'd256;
parameter    ap_ST_fsm_state10 = 10'd512;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [7:0] rk_address0;
output   rk_ce0;
output   rk_we0;
output  [7:0] rk_d0;
output  [7:0] rk_address1;
output   rk_ce1;
output   rk_we1;
output  [7:0] rk_d1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[7:0] rk_address0;
reg rk_ce0;
reg rk_we0;
reg[7:0] rk_d0;
reg[7:0] rk_address1;
reg rk_ce1;
reg rk_we1;
reg[7:0] rk_d1;

(* fsm_encoding = "none" *) reg   [9:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [7:0] con128_address0;
reg    con128_ce0;
wire   [7:0] con128_q0;
reg    con128_ce1;
wire   [7:0] con128_q1;
reg    con128_ce2;
wire   [7:0] con128_q2;
reg    con128_ce3;
wire   [7:0] con128_q3;
wire    grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_ap_start;
wire    grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_ap_done;
wire    grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_ap_idle;
wire    grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_ap_ready;
wire   [7:0] grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_fin_12_out;
wire    grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_fin_12_out_ap_vld;
wire   [7:0] grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_fin_13_out;
wire    grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_fin_13_out_ap_vld;
wire   [7:0] grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_fin_14_out;
wire    grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_fin_14_out_ap_vld;
wire   [7:0] grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_fin_15_out;
wire    grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_fin_15_out_ap_vld;
wire   [7:0] grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_fin_0_out;
wire    grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_fin_0_out_ap_vld;
wire   [7:0] grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_fin_1_out;
wire    grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_fin_1_out_ap_vld;
wire   [7:0] grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_fin_2_out;
wire    grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_fin_2_out_ap_vld;
wire   [7:0] grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_fin_3_out;
wire    grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_fin_3_out_ap_vld;
wire   [7:0] grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_fin_4_out;
wire    grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_fin_4_out_ap_vld;
wire   [7:0] grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_fin_5_out;
wire    grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_fin_5_out_ap_vld;
wire   [7:0] grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_fin_6_out;
wire    grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_fin_6_out_ap_vld;
wire   [7:0] grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_fin_7_out;
wire    grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_fin_7_out_ap_vld;
wire   [7:0] grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_fin_8_out;
wire    grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_fin_8_out_ap_vld;
wire   [7:0] grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_fin_9_out;
wire    grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_fin_9_out_ap_vld;
wire   [7:0] grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_fin_10_out;
wire    grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_fin_10_out_ap_vld;
wire   [7:0] grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_fin_11_out;
wire    grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_fin_11_out_ap_vld;
wire   [7:0] grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_con128_address0;
wire    grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_con128_ce0;
wire   [7:0] grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_con128_address1;
wire    grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_con128_ce1;
wire   [7:0] grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_con128_address2;
wire    grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_con128_ce2;
wire   [7:0] grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_con128_address3;
wire    grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_con128_ce3;
wire    grp_ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7_fu_335_ap_start;
wire    grp_ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7_fu_335_ap_done;
wire    grp_ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7_fu_335_ap_idle;
wire    grp_ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7_fu_335_ap_ready;
wire   [7:0] grp_ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7_fu_335_rk_address0;
wire    grp_ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7_fu_335_rk_ce0;
wire    grp_ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7_fu_335_rk_we0;
wire   [7:0] grp_ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7_fu_335_rk_d0;
wire   [7:0] grp_ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7_fu_335_rk_address1;
wire    grp_ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7_fu_335_rk_ce1;
wire    grp_ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7_fu_335_rk_we1;
wire   [7:0] grp_ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7_fu_335_rk_d1;
wire   [7:0] grp_ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7_fu_335_con128_address0;
wire    grp_ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7_fu_335_con128_ce0;
reg    grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_ap_start_reg;
wire    ap_CS_fsm_state2;
reg   [7:0] fin_4_loc_fu_104;
reg   [7:0] fin_5_loc_fu_100;
reg   [7:0] fin_6_loc_fu_96;
reg   [7:0] fin_7_loc_fu_92;
reg   [7:0] fin_8_loc_fu_88;
reg   [7:0] fin_9_loc_fu_84;
reg   [7:0] fin_10_loc_fu_80;
reg   [7:0] fin_11_loc_fu_76;
reg    grp_ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7_fu_335_ap_start_reg;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state10;
reg   [9:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 10'd1;
#0 grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_ap_start_reg = 1'b0;
#0 grp_ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7_fu_335_ap_start_reg = 1'b0;
end

clefia_ClefiaKeySet128_con128_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 240 ),
    .AddressWidth( 8 ))
con128_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(con128_address0),
    .ce0(con128_ce0),
    .q0(con128_q0),
    .address1(grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_con128_address1),
    .ce1(con128_ce1),
    .q1(con128_q1),
    .address2(grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_con128_address2),
    .ce2(con128_ce2),
    .q2(con128_q2),
    .address3(grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_con128_address3),
    .ce3(con128_ce3),
    .q3(con128_q3)
);

clefia_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3 grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_ap_start),
    .ap_done(grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_ap_done),
    .ap_idle(grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_ap_idle),
    .ap_ready(grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_ap_ready),
    .fin_12_out(grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_fin_12_out),
    .fin_12_out_ap_vld(grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_fin_12_out_ap_vld),
    .fin_13_out(grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_fin_13_out),
    .fin_13_out_ap_vld(grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_fin_13_out_ap_vld),
    .fin_14_out(grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_fin_14_out),
    .fin_14_out_ap_vld(grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_fin_14_out_ap_vld),
    .fin_15_out(grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_fin_15_out),
    .fin_15_out_ap_vld(grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_fin_15_out_ap_vld),
    .fin_0_out(grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_fin_0_out),
    .fin_0_out_ap_vld(grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_fin_0_out_ap_vld),
    .fin_1_out(grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_fin_1_out),
    .fin_1_out_ap_vld(grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_fin_1_out_ap_vld),
    .fin_2_out(grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_fin_2_out),
    .fin_2_out_ap_vld(grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_fin_2_out_ap_vld),
    .fin_3_out(grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_fin_3_out),
    .fin_3_out_ap_vld(grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_fin_3_out_ap_vld),
    .fin_4_out(grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_fin_4_out),
    .fin_4_out_ap_vld(grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_fin_4_out_ap_vld),
    .fin_5_out(grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_fin_5_out),
    .fin_5_out_ap_vld(grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_fin_5_out_ap_vld),
    .fin_6_out(grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_fin_6_out),
    .fin_6_out_ap_vld(grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_fin_6_out_ap_vld),
    .fin_7_out(grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_fin_7_out),
    .fin_7_out_ap_vld(grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_fin_7_out_ap_vld),
    .fin_8_out(grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_fin_8_out),
    .fin_8_out_ap_vld(grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_fin_8_out_ap_vld),
    .fin_9_out(grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_fin_9_out),
    .fin_9_out_ap_vld(grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_fin_9_out_ap_vld),
    .fin_10_out(grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_fin_10_out),
    .fin_10_out_ap_vld(grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_fin_10_out_ap_vld),
    .fin_11_out(grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_fin_11_out),
    .fin_11_out_ap_vld(grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_fin_11_out_ap_vld),
    .con128_address0(grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_con128_address0),
    .con128_ce0(grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_con128_ce0),
    .con128_q0(con128_q0),
    .con128_address1(grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_con128_address1),
    .con128_ce1(grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_con128_ce1),
    .con128_q1(con128_q1),
    .con128_address2(grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_con128_address2),
    .con128_ce2(grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_con128_ce2),
    .con128_q2(con128_q2),
    .con128_address3(grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_con128_address3),
    .con128_ce3(grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_con128_ce3),
    .con128_q3(con128_q3)
);

clefia_ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7 grp_ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7_fu_335(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7_fu_335_ap_start),
    .ap_done(grp_ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7_fu_335_ap_done),
    .ap_idle(grp_ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7_fu_335_ap_idle),
    .ap_ready(grp_ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7_fu_335_ap_ready),
    .fin_11_reload(fin_11_loc_fu_76),
    .fin_10_reload(fin_10_loc_fu_80),
    .fin_9_reload(fin_9_loc_fu_84),
    .fin_8_reload(fin_8_loc_fu_88),
    .fin_7_reload(fin_7_loc_fu_92),
    .fin_6_reload(fin_6_loc_fu_96),
    .fin_5_reload(fin_5_loc_fu_100),
    .fin_4_reload(fin_4_loc_fu_104),
    .fin_3_reload(grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_fin_3_out),
    .fin_2_reload(grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_fin_2_out),
    .fin_1_reload(grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_fin_1_out),
    .fin_0_reload(grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_fin_0_out),
    .fin_15_reload(grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_fin_15_out),
    .fin_14_reload(grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_fin_14_out),
    .fin_13_reload(grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_fin_13_out),
    .fin_12_reload(grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_fin_12_out),
    .rk_address0(grp_ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7_fu_335_rk_address0),
    .rk_ce0(grp_ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7_fu_335_rk_ce0),
    .rk_we0(grp_ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7_fu_335_rk_we0),
    .rk_d0(grp_ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7_fu_335_rk_d0),
    .rk_address1(grp_ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7_fu_335_rk_address1),
    .rk_ce1(grp_ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7_fu_335_rk_ce1),
    .rk_we1(grp_ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7_fu_335_rk_we1),
    .rk_d1(grp_ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7_fu_335_rk_d1),
    .con128_address0(grp_ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7_fu_335_con128_address0),
    .con128_ce0(grp_ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7_fu_335_con128_ce0),
    .con128_q0(con128_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_ap_start_reg <= 1'b1;
        end else if ((grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_ap_ready == 1'b1)) begin
            grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7_fu_335_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state5)) begin
            grp_ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7_fu_335_ap_start_reg <= 1'b1;
        end else if ((grp_ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7_fu_335_ap_ready == 1'b1)) begin
            grp_ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7_fu_335_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_fin_10_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        fin_10_loc_fu_80 <= grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_fin_10_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_fin_11_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        fin_11_loc_fu_76 <= grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_fin_11_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_fin_4_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        fin_4_loc_fu_104 <= grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_fin_4_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_fin_5_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        fin_5_loc_fu_100 <= grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_fin_5_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_fin_6_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        fin_6_loc_fu_96 <= grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_fin_6_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_fin_7_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        fin_7_loc_fu_92 <= grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_fin_7_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_fin_8_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        fin_8_loc_fu_88 <= grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_fin_8_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_fin_9_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        fin_9_loc_fu_84 <= grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_fin_9_out;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((grp_ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7_fu_335_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        con128_address0 = grp_ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7_fu_335_con128_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        con128_address0 = grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_con128_address0;
    end else begin
        con128_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        con128_ce0 = grp_ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7_fu_335_con128_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        con128_ce0 = grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_con128_ce0;
    end else begin
        con128_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        con128_ce1 = grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_con128_ce1;
    end else begin
        con128_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        con128_ce2 = grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_con128_ce2;
    end else begin
        con128_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        con128_ce3 = grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_con128_ce3;
    end else begin
        con128_ce3 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        rk_address0 = 64'd159;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        rk_address0 = 64'd157;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rk_address0 = 64'd155;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        rk_address0 = 64'd153;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        rk_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rk_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        rk_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        rk_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rk_address0 = grp_ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7_fu_335_rk_address0;
    end else begin
        rk_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        rk_address1 = 64'd158;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        rk_address1 = 64'd156;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rk_address1 = 64'd154;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        rk_address1 = 64'd152;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        rk_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rk_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        rk_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        rk_address1 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rk_address1 = grp_ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7_fu_335_rk_address1;
    end else begin
        rk_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | ((grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        rk_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rk_ce0 = grp_ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7_fu_335_rk_ce0;
    end else begin
        rk_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | ((grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        rk_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rk_ce1 = grp_ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7_fu_335_rk_ce1;
    end else begin
        rk_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        rk_d0 = 8'd0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        rk_d0 = 8'd34;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rk_d0 = 8'd68;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        rk_d0 = 8'd102;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        rk_d0 = 8'd136;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rk_d0 = 8'd170;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        rk_d0 = 8'd204;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        rk_d0 = 8'd238;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rk_d0 = grp_ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7_fu_335_rk_d0;
    end else begin
        rk_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        rk_d1 = 8'd17;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        rk_d1 = 8'd51;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rk_d1 = 8'd85;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        rk_d1 = 8'd119;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        rk_d1 = 8'd153;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rk_d1 = 8'd187;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        rk_d1 = 8'd221;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        rk_d1 = 8'd255;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rk_d1 = grp_ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7_fu_335_rk_d1;
    end else begin
        rk_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | ((grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        rk_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rk_we0 = grp_ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7_fu_335_rk_we0;
    end else begin
        rk_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | ((grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        rk_we1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rk_we1 = grp_ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7_fu_335_rk_we1;
    end else begin
        rk_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (grp_ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7_fu_335_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_ap_start = grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309_ap_start_reg;

assign grp_ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7_fu_335_ap_start = grp_ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7_fu_335_ap_start_reg;

endmodule //clefia_ClefiaKeySet128
