// Seed: 4181225048
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  output wire id_19;
  output wire id_18;
  inout wire id_17;
  output wire id_16;
  inout wire id_15;
  output wire id_14;
  input wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_20;
  wire id_21;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_8;
  wire id_9;
  assign id_5 = 1'h0;
  always begin
    id_2 <= 1;
  end
  module_0(
      id_1,
      id_9,
      id_5,
      id_9,
      id_6,
      id_9,
      id_8,
      id_7,
      id_1,
      id_3,
      id_9,
      id_1,
      id_8,
      id_7,
      id_8,
      id_1,
      id_8,
      id_5,
      id_9
  );
  assign id_8 = id_3;
  wire id_10;
endmodule
