Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Reading design: loopback_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "loopback_top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "loopback_top"
Output Format                      : NGC
Target Device                      : xc5vlx110t-1-ff1136

---- Source Options
Top Module Name                    : loopback_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "sync.v" in library work
Compiling verilog file "posedge_detector.v" in library work
Module <sync> compiled
Compiling verilog file "rs232_ser.v" in library work
Module <posedge_detector> compiled
Compiling verilog include file "fncs.h"
Compiling verilog file "rs232_des.v" in library work
Module <rs232_ser> compiled
Compiling verilog include file "fncs.h"
Compiling verilog file "loopback_top.v" in library work
Module <rs232_des> compiled
Module <loopback_top> compiled
No errors in compilation
Analysis of file <"loopback_top.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <loopback_top> in library <work> with parameters.
	P_BAUD_RATE = "00000000000000000010010110000000"
	P_SYS_CLK_FREQ_HZ = "00000101111101011110000100000000"

Analyzing hierarchy for module <rs232_des> in library <work> with parameters.
	NBITS_LATCH_CNT = "00000000000000000000000000001110"
	P_BAUD_RATE = "00000000000000000010010110000000"
	P_CLK_FREQ_HZ = "00000101111101011110000100000000"
	SHIFT_LATCH_CNT_MAX = "00000000000000000010100010110000"
	START_LATCH_CNT_MAX = "00000000000000000001010001011000"
	STOP_LATCH_CNT_MAX = "00000000000000000010100010110000"
	S_IDLE = "00"
	S_SHIFT = "10"
	S_START = "01"
	S_STOP = "11"

Analyzing hierarchy for module <rs232_ser> in library <work> with parameters.
	LAUNCH_CNT_MAX = "00000000000000000010100010110000"
	NBITS_LAUNCH_CNT = "00000000000000000000000000001110"
	P_BAUD_RATE = "00000000000000000010010110000000"
	P_CLK_FREQ_HZ = "00000101111101011110000100000000"
	S_IDLE = "00"
	S_SHIFT = "10"
	S_START = "01"
	S_STOP = "11"

Analyzing hierarchy for module <sync> in library <work> with parameters.
	NFF = "00000000000000000000000000000010"
	P_DEFVAL = "0"
	P_NFF = "00000000000000000000000000000010"

Analyzing hierarchy for module <posedge_detector> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <loopback_top>.
	P_BAUD_RATE = 32'sb00000000000000000010010110000000
	P_SYS_CLK_FREQ_HZ = 32'sb00000101111101011110000100000000
Module <loopback_top> is correct for synthesis.
 
Analyzing module <rs232_des> in library <work>.
	NBITS_LATCH_CNT = 32'sb00000000000000000000000000001110
	P_BAUD_RATE = 32'sb00000000000000000010010110000000
	P_CLK_FREQ_HZ = 32'sb00000101111101011110000100000000
	SHIFT_LATCH_CNT_MAX = 32'sb00000000000000000010100010110000
	START_LATCH_CNT_MAX = 32'sb00000000000000000001010001011000
	STOP_LATCH_CNT_MAX = 32'sb00000000000000000010100010110000
	S_IDLE = 2'b00
	S_SHIFT = 2'b10
	S_START = 2'b01
	S_STOP = 2'b11
Module <rs232_des> is correct for synthesis.
 
Analyzing module <sync> in library <work>.
	NFF = 32'sb00000000000000000000000000000010
	P_DEFVAL = 1'b0
	P_NFF = 32'sb00000000000000000000000000000010
Module <sync> is correct for synthesis.
 
    Set property "shreg_extract = no" for signal <ff>.
Analyzing module <posedge_detector> in library <work>.
Module <posedge_detector> is correct for synthesis.
 
Analyzing module <rs232_ser> in library <work>.
	LAUNCH_CNT_MAX = 32'sb00000000000000000010100010110000
	NBITS_LAUNCH_CNT = 32'sb00000000000000000000000000001110
	P_BAUD_RATE = 32'sb00000000000000000010010110000000
	P_CLK_FREQ_HZ = 32'sb00000101111101011110000100000000
	S_IDLE = 2'b00
	S_SHIFT = 2'b10
	S_START = 2'b01
	S_STOP = 2'b11
Module <rs232_ser> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <rs232_ser>.
    Related source file is "rs232_ser.v".
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <fsm> of Case statement line 64 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <fsm> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found finite state machine <FSM_0> for signal <fsm>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst_n                     (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <tx_ack>.
    Found 1-bit register for signal <tx>.
    Found 14-bit register for signal <launch_cnt>.
    Found 14-bit adder for signal <launch_cnt$share0000> created at line 64.
    Found 3-bit register for signal <shift_cnt>.
    Found 3-bit adder for signal <shift_cnt$addsub0000> created at line 105.
    Found 8-bit register for signal <shift_reg>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  27 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <rs232_ser> synthesized.


Synthesizing Unit <sync>.
    Related source file is "sync.v".
    Found 2-bit register for signal <ff>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <sync> synthesized.


Synthesizing Unit <posedge_detector>.
    Related source file is "posedge_detector.v".
    Found 1-bit register for signal <ff>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <posedge_detector> synthesized.


Synthesizing Unit <rs232_des>.
    Related source file is "rs232_des.v".
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <fsm> of Case statement line 76 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <fsm> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found finite state machine <FSM_1> for signal <fsm>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst_n                     (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <rx_req>.
    Found 8-bit register for signal <rx_data>.
    Found 14-bit register for signal <latch_cnt>.
    Found 14-bit adder for signal <latch_cnt$share0000> created at line 76.
    Found 3-bit register for signal <shift_cnt>.
    Found 3-bit adder for signal <shift_cnt$addsub0000> created at line 108.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  26 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <rs232_des> synthesized.


Synthesizing Unit <loopback_top>.
    Related source file is "loopback_top.v".
Unit <loopback_top> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 14-bit adder                                          : 2
 3-bit adder                                           : 2
# Registers                                            : 11
 1-bit register                                        : 4
 14-bit register                                       : 2
 2-bit register                                        : 1
 3-bit register                                        : 2
 8-bit register                                        : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <RS232_DES0/fsm/FSM> on signal <fsm[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <RS232_SER0/fsm/FSM> on signal <fsm[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# Adders/Subtractors                                   : 4
 14-bit adder                                          : 2
 3-bit adder                                           : 2
# Registers                                            : 56
 Flip-Flops                                            : 56

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <loopback_top> ...

Optimizing unit <rs232_ser> ...

Optimizing unit <rs232_des> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block loopback_top, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 60
 Flip-Flops                                            : 60

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : loopback_top.ngr
Top Level Output File Name         : loopback_top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 4

Cell Usage :
# BELS                             : 173
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 26
#      LUT2                        : 2
#      LUT3                        : 12
#      LUT4                        : 27
#      LUT5                        : 34
#      LUT6                        : 11
#      MUXCY                       : 26
#      VCC                         : 1
#      XORCY                       : 28
# FlipFlops/Latches                : 60
#      FDC                         : 43
#      FDE                         : 17
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 3
#      IBUF                        : 2
#      OBUF                        : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vlx110tff1136-1 


Slice Logic Utilization: 
 Number of Slice Registers:              60  out of  69120     0%  
 Number of Slice LUTs:                  117  out of  69120     0%  
    Number used as Logic:               117  out of  69120     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    120
   Number with an unused Flip Flop:      60  out of    120    50%  
   Number with an unused LUT:             3  out of    120     2%  
   Number of fully used LUT-FF pairs:    57  out of    120    47%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                           4
 Number of bonded IOBs:                   4  out of    640     0%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
USER_CLK                           | BUFGP                  | 60    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------------+---------------------------+-------+
Control Signal                                                       | Buffer(FF name)           | Load  |
---------------------------------------------------------------------+---------------------------+-------+
RS232_DES0/PEDGE0/rst_n_inv(RS232_SER0/fsm_FSM_Acst_FSM_inv1_INV_0:O)| NONE(RS232_DES0/PEDGE0/ff)| 43    |
---------------------------------------------------------------------+---------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 2.971ns (Maximum Frequency: 336.587MHz)
   Minimum input arrival time before clock: 1.733ns
   Maximum output required time after clock: 3.838ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'USER_CLK'
  Clock period: 2.971ns (frequency: 336.587MHz)
  Total number of paths / destination ports: 1437 / 59
-------------------------------------------------------------------------
Delay:               2.971ns (Levels of Logic = 3)
  Source:            RS232_DES0/latch_cnt_9 (FF)
  Destination:       RS232_DES0/fsm_FSM_FFd1 (FF)
  Source Clock:      USER_CLK rising
  Destination Clock: USER_CLK rising

  Data Path: RS232_DES0/latch_cnt_9 to RS232_DES0/fsm_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.471   1.074  RS232_DES0/latch_cnt_9 (RS232_DES0/latch_cnt_9)
     LUT6:I0->O            3   0.094   0.491  RS232_DES0/fsm_cmp_eq000011 (RS232_DES0/N8)
     LUT6:I5->O           15   0.094   0.653  RS232_DES0/fsm_cmp_eq0000 (RS232_DES0/fsm_cmp_eq0000)
     LUT5:I3->O            1   0.094   0.000  RS232_DES0/latch_cnt_mux0000<13>1 (RS232_DES0/latch_cnt_mux0000<13>)
     FDC:D                    -0.018          RS232_DES0/latch_cnt_0
    ----------------------------------------
    Total                      2.971ns (0.753ns logic, 2.218ns route)
                                       (25.3% logic, 74.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'USER_CLK'
  Total number of paths / destination ports: 19 / 19
-------------------------------------------------------------------------
Offset:              1.733ns (Levels of Logic = 2)
  Source:            FPGA_SERIAL_RX (PAD)
  Destination:       RS232_DES0/SYNC0/ff_0 (FF)
  Destination Clock: USER_CLK rising

  Data Path: FPGA_SERIAL_RX to RS232_DES0/SYNC0/ff_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.818   0.341  FPGA_SERIAL_RX_IBUF (FPGA_SERIAL_RX_IBUF)
     INV:I->O              1   0.238   0.336  RS232_DES0_not00001_INV_0 (RS232_DES0_not0000)
     FDC:D                    -0.018          RS232_DES0/SYNC0/ff_0
    ----------------------------------------
    Total                      1.733ns (1.056ns logic, 0.677ns route)
                                       (60.9% logic, 39.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'USER_CLK'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.838ns (Levels of Logic = 2)
  Source:            RS232_SER0/tx (FF)
  Destination:       FPGA_SERIAL_TX (PAD)
  Source Clock:      USER_CLK rising

  Data Path: RS232_SER0/tx to FPGA_SERIAL_TX
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.471   0.341  RS232_SER0/tx (RS232_SER0/tx)
     INV:I->O              1   0.238   0.336  FPGA_SERIAL_TX1_INV_0 (FPGA_SERIAL_TX_OBUF)
     OBUF:I->O                 2.452          FPGA_SERIAL_TX_OBUF (FPGA_SERIAL_TX)
    ----------------------------------------
    Total                      3.838ns (3.161ns logic, 0.677ns route)
                                       (82.4% logic, 17.6% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.08 secs
 
--> 


Total memory usage is 551872 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    3 (   0 filtered)

