Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: channel.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "channel.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "channel"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg324

---- Source Options
Top Module Name                    : channel
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\SPRAM.v" into library work
Parsing module <SPRAM>.
Analyzing Verilog file "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\ipcore_dir\mulladd.v" into library work
Parsing module <mulladd>.
Analyzing Verilog file "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\cordic.v" into library work
Parsing module <cordic>.
Analyzing Verilog file "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\channel.v" into library work
Parsing module <channel>.
Parsing VHDL file "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\basic_uart.vhd" into library work
Parsing entity <basic_uart>.
Parsing architecture <Behavioral> of entity <basic_uart>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <channel>.

Elaborating module <cordic(n=7)>.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\cordic.v" Line 29: Signal <in> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\cordic.v" Line 34: Signal <z> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\cordic.v" Line 36: Signal <x> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\cordic.v" Line 37: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\cordic.v" Line 38: Signal <z> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\cordic.v" Line 38: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\cordic.v" Line 43: Signal <x> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\cordic.v" Line 44: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\cordic.v" Line 45: Signal <z> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\cordic.v" Line 45: Result of 18-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\cordic.v" Line 52: Signal <z> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\cordic.v" Line 54: Signal <x> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\cordic.v" Line 55: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\cordic.v" Line 56: Signal <z> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\cordic.v" Line 56: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\cordic.v" Line 61: Signal <x> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\cordic.v" Line 62: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\cordic.v" Line 63: Signal <z> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\cordic.v" Line 63: Result of 18-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\cordic.v" Line 70: Signal <z> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\cordic.v" Line 72: Signal <x> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\cordic.v" Line 73: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\cordic.v" Line 74: Signal <z> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\cordic.v" Line 74: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\cordic.v" Line 79: Signal <x> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\cordic.v" Line 80: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\cordic.v" Line 81: Signal <z> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\cordic.v" Line 81: Result of 18-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\cordic.v" Line 88: Signal <z> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\cordic.v" Line 90: Signal <x> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\cordic.v" Line 91: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\cordic.v" Line 92: Signal <z> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\cordic.v" Line 92: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\cordic.v" Line 97: Signal <x> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\cordic.v" Line 98: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\cordic.v" Line 99: Signal <z> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\cordic.v" Line 99: Result of 18-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\cordic.v" Line 106: Signal <z> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\cordic.v" Line 108: Signal <x> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\cordic.v" Line 109: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\cordic.v" Line 110: Signal <z> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\cordic.v" Line 110: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\cordic.v" Line 115: Signal <x> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\cordic.v" Line 116: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\cordic.v" Line 117: Signal <z> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\cordic.v" Line 117: Result of 18-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\cordic.v" Line 124: Signal <z> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\cordic.v" Line 126: Signal <x> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\cordic.v" Line 127: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\cordic.v" Line 128: Signal <z> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\cordic.v" Line 128: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\cordic.v" Line 133: Signal <x> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\cordic.v" Line 134: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\cordic.v" Line 135: Signal <z> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\cordic.v" Line 135: Result of 18-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\cordic.v" Line 142: Signal <z> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\cordic.v" Line 144: Signal <x> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\cordic.v" Line 145: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\cordic.v" Line 146: Signal <z> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\cordic.v" Line 146: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\cordic.v" Line 151: Signal <x> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\cordic.v" Line 152: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\cordic.v" Line 153: Signal <z> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\cordic.v" Line 153: Result of 18-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\cordic.v" Line 160: Signal <z> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\cordic.v" Line 162: Signal <x> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\cordic.v" Line 163: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\cordic.v" Line 168: Signal <x> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\cordic.v" Line 169: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\cordic.v" Line 177: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\cordic.v" Line 179: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\cordic.v" Line 180: Signal <zt> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\cordic.v" Line 183: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\cordic.v" Line 184: Signal <zt> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\cordic.v" Line 189: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\cordic.v" Line 191: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\cordic.v" Line 192: Signal <zt> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\cordic.v" Line 195: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\cordic.v" Line 196: Signal <zt> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\cordic.v" Line 201: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\cordic.v" Line 203: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\cordic.v" Line 204: Signal <zt> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\cordic.v" Line 207: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\cordic.v" Line 208: Signal <zt> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\cordic.v" Line 213: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\cordic.v" Line 215: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\cordic.v" Line 216: Signal <zt> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\cordic.v" Line 219: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\cordic.v" Line 220: Signal <zt> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\cordic.v" Line 225: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\cordic.v" Line 227: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\cordic.v" Line 228: Signal <zt> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\cordic.v" Line 231: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\cordic.v" Line 232: Signal <zt> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\cordic.v" Line 237: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\cordic.v" Line 239: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\cordic.v" Line 240: Signal <zt> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\cordic.v" Line 243: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\cordic.v" Line 244: Signal <zt> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\cordic.v" Line 249: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\cordic.v" Line 251: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\cordic.v" Line 252: Signal <zt> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\cordic.v" Line 255: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\cordic.v" Line 256: Signal <zt> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
Going to vhdl side to elaborate module basic_uart

Elaborating entity <basic_uart> (architecture <Behavioral>) with generics from library <work>.
Back to verilog to continue elaboration

Elaborating module <SPRAM>.
WARNING:HDLCompiler:413 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\channel.v" Line 37: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\channel.v" Line 38: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\channel.v" Line 39: Result of 32-bit expression is truncated to fit in 1-bit target.

Elaborating module <mulladd>.
WARNING:HDLCompiler:189 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\channel.v" Line 54: Size mismatch in connection of port <b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:413 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\channel.v" Line 58: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\channel.v" Line 77: Signal <address> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\channel.v" Line 83: Signal <addr_count> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\channel.v" Line 93: Signal <address> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\channel.v" Line 96: Signal <addr_count> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:634 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\channel.v" Line 18: Net <tx_data[7]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\channel.v" Line 21: Net <tx_enable> does not have a driver.
WARNING:HDLCompiler:634 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\channel.v" Line 54: Net <bb> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <channel>.
    Related source file is "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\channel.v".
        A = 4'b0000
        B = 4'b0001
        C = 4'b0010
        D = 4'b0011
        E = 4'b0100
        F = 4'b0101
        G = 4'b0110
        H = 4'b0111
        I = 4'b1000
INFO:Xst:3210 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\channel.v" line 22: Output port <tx_ready> of the instance <myUART> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\channel.v" line 22: Output port <tx> of the instance <myUART> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <tx_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <tx_enable> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <bb> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 4-bit register for signal <y_now>.
    Found finite state machine <FSM_0> for signal <y_now>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 14                                             |
    | Inputs             | 2                                              |
    | Outputs            | 13                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset_INV_63_o (positive)                      |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <addr_count[7]_GND_1_o_add_34_OUT> created at line 96.
WARNING:Xst:737 - Found 1-bit latch for signal <gotocor<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <gotocor<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <gotocor<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <gotocor<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <gotocor<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <gotocor<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <gotocor<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <gotocor<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <gotocor<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <gotocor<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <gotocor<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <gotocor<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <gotocor<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <gotocor<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <gotocor<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <num_of_vect<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <num_of_vect<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <num_of_vect<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <num_of_vect<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <num_of_vect<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <num_of_vect<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <num_of_vect<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <num_of_vect<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <data<7>> created at line 40
    Found 1-bit tristate buffer for signal <data<6>> created at line 40
    Found 1-bit tristate buffer for signal <data<5>> created at line 40
    Found 1-bit tristate buffer for signal <data<4>> created at line 40
    Found 1-bit tristate buffer for signal <data<3>> created at line 40
    Found 1-bit tristate buffer for signal <data<2>> created at line 40
    Found 1-bit tristate buffer for signal <data<1>> created at line 40
    Found 1-bit tristate buffer for signal <data<0>> created at line 40
WARNING:Xst:737 - Found 1-bit latch for signal <addr_count<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <addr_count<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <addr_count<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <addr_count<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <addr_count<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <addr_count<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <addr_count<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <addr_count<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <gotocor<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 8-bit comparator equal for signal <address[7]_num_of_vect[7]_equal_34_o> created at line 77
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 Latch(s).
	inferred   1 Comparator(s).
	inferred  19 Multiplexer(s).
	inferred   8 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <channel> synthesized.

Synthesizing Unit <cordic>.
    Related source file is "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\cordic.v".
        n = 7
        a = 4'b0000
        b = 4'b0001
        c = 4'b0011
        d = 4'b0010
        e = 4'b0110
        f = 4'b0111
        g = 4'b0101
        h = 4'b0100
        i = 4'b1100
        j = 4'b1101
        k = 4'b1111
        l = 4'b1110
        m = 4'b1010
        q = 4'b1011
        o = 4'b1001
        p = 4'b1000
    Found 4-bit register for signal <y_now>.
    Found finite state machine <FSM_1> for signal <y_now>.
    -----------------------------------------------------------------------
    | States             | 16                                             |
    | Transitions        | 16                                             |
    | Inputs             | 0                                              |
    | Outputs            | 7                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset_INV_48_o (positive)                      |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit subtractor for signal <x[7]_y[7]_sub_9_OUT> created at line 43.
    Found 16-bit subtractor for signal <y[7]_x[7]_sub_11_OUT> created at line 44.
    Found 16-bit subtractor for signal <n0408> created at line 54.
    Found 16-bit subtractor for signal <n0411> created at line 55.
    Found 16-bit subtractor for signal <x[7]_y[7]_sub_26_OUT> created at line 61.
    Found 16-bit subtractor for signal <y[7]_x[7]_sub_28_OUT> created at line 62.
    Found 16-bit subtractor for signal <x[7]_y[7]_sub_43_OUT> created at line 79.
    Found 16-bit subtractor for signal <y[7]_x[7]_sub_45_OUT> created at line 80.
    Found 16-bit subtractor for signal <x[7]_y[7]_sub_54_OUT> created at line 90.
    Found 16-bit subtractor for signal <x[7]_y[7]_sub_67_OUT> created at line 108.
    Found 16-bit subtractor for signal <x[7]_y[7]_sub_80_OUT> created at line 126.
    Found 16-bit subtractor for signal <x[7]_y[7]_sub_93_OUT> created at line 144.
    Found 16-bit subtractor for signal <x[7]_y[7]_sub_106_OUT> created at line 162.
    Found 16-bit subtractor for signal <y[7]_x[7]_sub_107_OUT> created at line 163.
    Found 16-bit subtractor for signal <y[7]_x[7]_sub_119_OUT> created at line 183.
    Found 16-bit subtractor for signal <y[7]_x[7]_sub_127_OUT> created at line 195.
    Found 16-bit subtractor for signal <y[7]_x[7]_sub_135_OUT> created at line 207.
    Found 16-bit subtractor for signal <y[7]_x[7]_sub_143_OUT> created at line 219.
    Found 16-bit subtractor for signal <y[7]_x[7]_sub_159_OUT> created at line 243.
    Found 16-bit subtractor for signal <y[7]_x[7]_sub_167_OUT> created at line 255.
    Found 16-bit adder for signal <x[7]_y[7]_add_3_OUT> created at line 36.
    Found 16-bit adder for signal <y[7]_x[7]_add_5_OUT> created at line 37.
    Found 16-bit adder for signal <z[7]_GND_18_o_add_6_OUT> created at line 38.
    Found 16-bit adder for signal <x[7]_y[7]_add_20_OUT> created at line 54.
    Found 16-bit adder for signal <y[7]_x[7]_add_22_OUT> created at line 55.
    Found 16-bit adder for signal <z[7]_GND_18_o_add_23_OUT> created at line 56.
    Found 16-bit adder for signal <x[7]_y[7]_add_24_OUT> created at line 61.
    Found 16-bit adder for signal <x[7]_y[7]_add_37_OUT> created at line 72.
    Found 16-bit adder for signal <y[7]_x[7]_add_39_OUT> created at line 73.
    Found 16-bit adder for signal <z[7]_GND_18_o_add_40_OUT> created at line 74.
    Found 16-bit adder for signal <z[7]_GND_18_o_add_55_OUT> created at line 92.
    Found 16-bit adder for signal <x[7]_y[7]_add_56_OUT> created at line 97.
    Found 16-bit adder for signal <z[7]_GND_18_o_add_68_OUT> created at line 110.
    Found 16-bit adder for signal <x[7]_y[7]_add_69_OUT> created at line 115.
    Found 16-bit adder for signal <z[7]_GND_18_o_add_81_OUT> created at line 128.
    Found 16-bit adder for signal <x[7]_y[7]_add_82_OUT> created at line 133.
    Found 16-bit adder for signal <z[7]_GND_18_o_add_94_OUT> created at line 146.
    Found 16-bit adder for signal <x[7]_y[7]_add_95_OUT> created at line 151.
    Found 16-bit adder for signal <x[7]_y[7]_add_107_OUT> created at line 168.
    Found 16-bit adder for signal <y[7]_x[7]_add_108_OUT> created at line 169.
    Found 16-bit adder for signal <y[7]_x[7]_add_116_OUT> created at line 179.
    Found 10-bit adder for signal <zt[1]_PWR_2_o_add_117_OUT> created at line 180.
    Found 10-bit adder for signal <zt[1]_GND_18_o_add_119_OUT> created at line 184.
    Found 16-bit adder for signal <y[7]_x[7]_add_124_OUT> created at line 191.
    Found 10-bit adder for signal <zt[1]_PWR_2_o_add_125_OUT> created at line 192.
    Found 10-bit adder for signal <zt[1]_GND_18_o_add_127_OUT> created at line 196.
    Found 16-bit adder for signal <y[7]_x[7]_add_132_OUT> created at line 203.
    Found 10-bit adder for signal <zt[1]_PWR_2_o_add_133_OUT> created at line 204.
    Found 10-bit adder for signal <zt[1]_GND_18_o_add_135_OUT> created at line 208.
    Found 16-bit adder for signal <y[7]_x[7]_add_140_OUT> created at line 215.
    Found 10-bit adder for signal <zt[1]_PWR_2_o_add_141_OUT> created at line 216.
    Found 10-bit adder for signal <zt[1]_GND_18_o_add_143_OUT> created at line 220.
    Found 10-bit adder for signal <zt[1]_PWR_2_o_add_149_OUT> created at line 228.
    Found 10-bit adder for signal <zt[1]_GND_18_o_add_151_OUT> created at line 232.
    Found 16-bit adder for signal <y[7]_x[7]_add_156_OUT> created at line 239.
    Found 10-bit adder for signal <zt[1]_PWR_2_o_add_157_OUT> created at line 240.
    Found 10-bit adder for signal <zt[1]_GND_18_o_add_159_OUT> created at line 244.
    Found 16-bit adder for signal <y[7]_x[7]_add_164_OUT> created at line 251.
    Found 10-bit adder for signal <zt[1]_PWR_2_o_add_165_OUT> created at line 252.
    Found 10-bit adder for signal <zt[1]_GND_18_o_add_167_OUT> created at line 256.
    Found 16-bit subtractor for signal <GND_18_o_GND_18_o_sub_12_OUT<15:0>> created at line 45.
    Found 16-bit subtractor for signal <GND_18_o_GND_18_o_sub_29_OUT<15:0>> created at line 63.
    Found 16-bit subtractor for signal <GND_18_o_GND_18_o_sub_46_OUT<15:0>> created at line 81.
    Found 16-bit subtractor for signal <GND_18_o_GND_18_o_sub_59_OUT<15:0>> created at line 99.
    Found 16-bit subtractor for signal <GND_18_o_GND_18_o_sub_72_OUT<15:0>> created at line 117.
    Found 16-bit subtractor for signal <GND_18_o_GND_18_o_sub_85_OUT<15:0>> created at line 135.
    Found 16-bit subtractor for signal <GND_18_o_GND_18_o_sub_98_OUT<15:0>> created at line 153.
    Found 16-bit 16-to-1 multiplexer for signal <y> created at line 24.
    Found 1-bit 9-to-1 multiplexer for signal <y_now[3]_x[7]_Mux_195_o> created at line 24.
    Found 1-bit 9-to-1 multiplexer for signal <y_now[3]_x[6]_Mux_197_o> created at line 24.
    Found 1-bit 9-to-1 multiplexer for signal <y_now[3]_x[5]_Mux_199_o> created at line 24.
    Found 1-bit 9-to-1 multiplexer for signal <y_now[3]_x[4]_Mux_201_o> created at line 24.
    Found 1-bit 9-to-1 multiplexer for signal <y_now[3]_x[3]_Mux_203_o> created at line 24.
    Found 1-bit 9-to-1 multiplexer for signal <y_now[3]_x[2]_Mux_205_o> created at line 24.
    Found 1-bit 9-to-1 multiplexer for signal <y_now[3]_x[1]_Mux_207_o> created at line 24.
    Found 1-bit 9-to-1 multiplexer for signal <y_now[3]_x[0]_Mux_209_o> created at line 24.
    Found 1-bit 9-to-1 multiplexer for signal <y_now[3]_x[-1]_Mux_211_o> created at line 24.
    Found 1-bit 9-to-1 multiplexer for signal <y_now[3]_x[-2]_Mux_213_o> created at line 24.
    Found 1-bit 9-to-1 multiplexer for signal <y_now[3]_x[-3]_Mux_215_o> created at line 24.
    Found 1-bit 9-to-1 multiplexer for signal <y_now[3]_x[-4]_Mux_217_o> created at line 24.
    Found 1-bit 9-to-1 multiplexer for signal <y_now[3]_x[-5]_Mux_219_o> created at line 24.
    Found 1-bit 9-to-1 multiplexer for signal <y_now[3]_x[-6]_Mux_221_o> created at line 24.
    Found 1-bit 9-to-1 multiplexer for signal <y_now[3]_x[-7]_Mux_223_o> created at line 24.
    Found 1-bit 9-to-1 multiplexer for signal <y_now[3]_x[-8]_Mux_225_o> created at line 24.
    Found 1-bit 8-to-1 multiplexer for signal <y_now[3]_z[2]_Mux_237_o> created at line 24.
    Found 1-bit 8-to-1 multiplexer for signal <y_now[3]_z[4]_Mux_233_o> created at line 24.
    Found 1-bit 8-to-1 multiplexer for signal <y_now[3]_z[-5]_Mux_251_o> created at line 24.
    Found 1-bit 8-to-1 multiplexer for signal <y_now[3]_z[-1]_Mux_243_o> created at line 24.
    Found 1-bit 8-to-1 multiplexer for signal <y_now[3]_z[0]_Mux_241_o> created at line 24.
    Found 1-bit 8-to-1 multiplexer for signal <y_now[3]_z[-8]_Mux_257_o> created at line 24.
    Found 1-bit 8-to-1 multiplexer for signal <y_now[3]_z[3]_Mux_235_o> created at line 24.
    Found 1-bit 8-to-1 multiplexer for signal <y_now[3]_z[7]_Mux_227_o> created at line 24.
    Found 1-bit 8-to-1 multiplexer for signal <y_now[3]_z[-2]_Mux_245_o> created at line 24.
    Found 1-bit 8-to-1 multiplexer for signal <y_now[3]_z[-3]_Mux_247_o> created at line 24.
    Found 1-bit 8-to-1 multiplexer for signal <y_now[3]_z[6]_Mux_229_o> created at line 24.
    Found 1-bit 8-to-1 multiplexer for signal <y_now[3]_z[-6]_Mux_253_o> created at line 24.
    Found 1-bit 8-to-1 multiplexer for signal <y_now[3]_z[1]_Mux_239_o> created at line 24.
    Found 1-bit 8-to-1 multiplexer for signal <y_now[3]_z[5]_Mux_231_o> created at line 24.
    Found 1-bit 8-to-1 multiplexer for signal <y_now[3]_z[-7]_Mux_255_o> created at line 24.
    Found 1-bit 8-to-1 multiplexer for signal <y_now[3]_z[-4]_Mux_249_o> created at line 24.
WARNING:Xst:737 - Found 1-bit latch for signal <zt<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <zt<-1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <zt<-2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <zt<-3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <zt<-4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <zt<-5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <zt<-6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <zt<-7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <zt<-8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x<-1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x<-2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x<-3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x<-4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x<-5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x<-6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x<-7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x<-8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <z<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <z<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <z<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <z<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <z<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <z<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <z<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <z<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <z<-1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <z<-2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <z<-3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <z<-4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <z<-5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <z<-6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <z<-7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <z<-8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tanh<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tanh<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tanh<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tanh<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tanh<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tanh<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tanh<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tanh<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <zt<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred  48 Adder/Subtractor(s).
	inferred  50 Latch(s).
	inferred 139 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <cordic> synthesized.

Synthesizing Unit <basic_uart>.
    Related source file is "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\basic_uart.vhd".
        DIVISOR = 54
    Found 8-bit register for signal <rx_state_bits>.
    Found 4-bit register for signal <rx_state_nbits>.
    Found 4-bit register for signal <tx_state_nbits>.
    Found 9-bit register for signal <tx_state_bits>.
    Found 6-bit register for signal <sample_counter>.
    Found 1-bit register for signal <sample>.
    Found 1-bit register for signal <rx_state_fsm_state>.
    Found 1-bit register for signal <rx_state_enable>.
    Found 1-bit register for signal <tx_state_fsm_state>.
    Found 4-bit register for signal <rx_state_counter>.
    Found 4-bit register for signal <tx_state_counter>.
    Found 6-bit adder for signal <sample_counter[5]_GND_74_o_add_1_OUT> created at line 75.
    Found 4-bit adder for signal <rx_state_nbits[3]_GND_74_o_add_14_OUT> created at line 126.
    Found 4-bit adder for signal <rx_state_counter[3]_GND_74_o_add_19_OUT> created at line 129.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <basic_uart> synthesized.

Synthesizing Unit <SPRAM>.
    Related source file is "D:\sajjad\course\term6\fpga\hws\hw5\slp\slp\SPRAM.v".
        DATA_WIDTH = 8
        ADDR_WIDTH = 8
        RAM_DEPTH = 256
    Found 256x8-bit single-port RAM <Mram_mem> for signal <mem>.
    Found 8-bit register for signal <data_out>.
    Found 1-bit tristate buffer for signal <data<7>> created at line 12
    Found 1-bit tristate buffer for signal <data<6>> created at line 12
    Found 1-bit tristate buffer for signal <data<5>> created at line 12
    Found 1-bit tristate buffer for signal <data<4>> created at line 12
    Found 1-bit tristate buffer for signal <data<3>> created at line 12
    Found 1-bit tristate buffer for signal <data<2>> created at line 12
    Found 1-bit tristate buffer for signal <data<1>> created at line 12
    Found 1-bit tristate buffer for signal <data<0>> created at line 12
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
	inferred   8 Tristate(s).
Unit <SPRAM> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 256x8-bit single-port RAM                             : 1
# Adders/Subtractors                                   : 52
 10-bit adder                                          : 7
 16-bit adder                                          : 14
 16-bit addsub                                         : 12
 16-bit subtractor                                     : 15
 4-bit adder                                           : 2
 6-bit adder                                           : 1
 8-bit adder                                           : 1
# Registers                                            : 8
 1-bit register                                        : 3
 4-bit register                                        : 2
 6-bit register                                        : 1
 8-bit register                                        : 2
# Latches                                              : 82
 1-bit latch                                           : 82
# Comparators                                          : 1
 8-bit comparator equal                                : 1
# Multiplexers                                         : 163
 1-bit 2-to-1 multiplexer                              : 100
 1-bit 8-to-1 multiplexer                              : 16
 1-bit 9-to-1 multiplexer                              : 16
 10-bit 2-to-1 multiplexer                             : 7
 16-bit 16-to-1 multiplexer                            : 1
 16-bit 2-to-1 multiplexer                             : 18
 4-bit 2-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 3
# Tristates                                            : 16
 1-bit tristate buffer                                 : 16
# FSMs                                                 : 2

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/mulladd.ngc>.
Reading Secure Unit <blk00000001>.
Loading core <mulladd> for timing and area information for instance <ut>.
WARNING:Xst:1290 - Hierarchical block <weight> is unconnected in block <channel>.
   It will be removed from the design.

Synthesizing (advanced) Unit <SPRAM>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_mem> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <address>       |          |
    |     diA            | connected to signal <data>          |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <SPRAM> synthesized (advanced).

Synthesizing (advanced) Unit <basic_uart>.
The following registers are absorbed into counter <sample_counter>: 1 register on signal <sample_counter>.
The following registers are absorbed into counter <rx_state_nbits>: 1 register on signal <rx_state_nbits>.
The following registers are absorbed into counter <rx_state_counter>: 1 register on signal <rx_state_counter>.
Unit <basic_uart> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 256x8-bit single-port distributed RAM                 : 1
# Adders/Subtractors                                   : 49
 10-bit adder                                          : 7
 16-bit adder                                          : 14
 16-bit addsub                                         : 12
 16-bit subtractor                                     : 15
 8-bit adder                                           : 1
# Counters                                             : 3
 4-bit up counter                                      : 2
 6-bit up counter                                      : 1
# Registers                                            : 19
 Flip-Flops                                            : 19
# Comparators                                          : 1
 8-bit comparator equal                                : 1
# Multiplexers                                         : 161
 1-bit 2-to-1 multiplexer                              : 100
 1-bit 8-to-1 multiplexer                              : 16
 1-bit 9-to-1 multiplexer                              : 16
 10-bit 2-to-1 multiplexer                             : 7
 16-bit 16-to-1 multiplexer                            : 1
 16-bit 2-to-1 multiplexer                             : 18
 8-bit 2-to-1 multiplexer                              : 3
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <y_now[1:9]> with one-hot encoding.
--------------------
 State | Encoding
--------------------
 0000  | 000000001
 0001  | 000000010
 0010  | 000000100
 0011  | 000001000
 0100  | 000010000
 0101  | 000100000
 0110  | 001000000
 0111  | 010000000
 1000  | 100000000
--------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <mycordic/FSM_1> on signal <y_now[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0011  | 0011
 0110  | 0110
 0010  | 0010
 1100  | 1100
 0100  | 0100
 0111  | 0111
 0101  | 0101
 1000  | 1000
 1011  | 1011
 1001  | 1001
 1101  | 1101
 1111  | 1111
 1010  | 1010
 1110  | 1110
-------------------
WARNING:Xst:2677 - Node <zt_1> of sequential type is unconnected in block <cordic>.
WARNING:Xst:2677 - Node <zt_-8> of sequential type is unconnected in block <cordic>.
WARNING:Xst:2170 - Unit cordic : the following signal(s) form a combinatorial loop: Madd_y[7]_x[7]_add_39_OUT_cy<3>, y<7>, Madd_y[7]_x[7]_add_39_OUT_cy<4>, Madd_y[7]_x[7]_add_39_OUT_cy<5>, Madd_y[7]_x[7]_add_39_OUT_cy<6>, Madd_y[7]_x[7]_add_39_OUT_cy<7>, Mmux_y_615, y<-8>, y_now[3]_zt[1]_Mux_185_o, Mmux_y_4_f77, Madd_y[7]_x[7]_add_39_OUT_cy<0>, Madd_y[7]_x[7]_add_39_OUT_cy<1>, zt[1]_zt[1]_mux_153_OUT<4>, Msub_n0411_lut<0>, y[7]_x[7]_add_39_OUT<0>, Madd_y[7]_x[7]_add_39_OUT_cy<8>, Madd_y[7]_x[7]_add_39_OUT_cy<9>, Madd_y[7]_x[7]_add_39_OUT_cy<10>, Madd_y[7]_x[7]_add_39_OUT_cy<11>, y[7]_x[7]_add_39_OUT<15>, Madd_y[7]_x[7]_add_39_OUT_cy<12>, Madd_y[7]_x[7]_add_39_OUT_cy<13>, Madd_y[7]_x[7]_add_39_OUT_cy<14>, Mmux_y_67, Madd_y[7]_x[7]_add_39_OUT_lut<0>, n0411<0>, Mmux_y_4_f715, Mmux_y_now[3]_zt[1]_Mux_185_o, GND_18_o_GND_18_o_AND_11_o, Mmux_zt[1]_zt[1]_mux_153_OUT_rs_lut<4>, y[7]_y[7]_mux_50_OUT<0>, y[7]_y[7]_mux_50_OUT<15>, Madd_y[7]_x[7]_add_39_OUT_cy<2>.
WARNING:Xst:2170 - Unit cordic : the following signal(s) form a combinatorial loop: Mmux_y_4_f72, Msub_n0411_lut<1>, Maddsub_x[7]_x[7]_mux_111_OUT_cy<8>, Maddsub_x[7]_x[7]_mux_111_OUT_cy<5>, Maddsub_x[7]_x[7]_mux_111_OUT_cy<2>, y[7]_x[7]_add_39_OUT<5>, x[7]_x[7]_mux_111_OUT<15>, n0411<1>, n0411<5>, Mmux_y_4_f76, y[7]_y[7]_mux_50_OUT<1>, Msub_n0411_cy<3>, Maddsub_x[7]_x[7]_mux_111_OUT_cy<12>, Maddsub_x[7]_x[7]_mux_111_OUT_cy<9>, Mmux_y_62, Maddsub_x[7]_x[7]_mux_111_OUT_cy<6>, Maddsub_x[7]_x[7]_mux_111_OUT_cy<3>, Maddsub_x[7]_x[7]_mux_111_OUT_lut<0>, y_now[3]_x[7]_Mux_195_o, Maddsub_x[7]_x[7]_mux_111_OUT_cy<0>, Mmux_y_66, y[7]_y[7]_mux_50_OUT<5>, Msub_n0411_cy<2>, Maddsub_x[7]_x[7]_mux_111_OUT_cy<13>, Maddsub_x[7]_x[7]_mux_111_OUT_cy<10>, Maddsub_x[7]_x[7]_mux_111_OUT_cy<7>, Madd_y[7]_x[7]_add_39_OUT_lut<5>, Maddsub_x[7]_x[7]_mux_111_OUT_cy<4>, y[7]_x[7]_add_39_OUT<1>, Maddsub_x[7]_x[7]_mux_111_OUT_cy<1>, y<-3>, y<-7>, Msub_n0411_cy<4>, Maddsub_x[7]_x[7]_mux_111_OUT_cy<14>, Madd_y[7]_x[7]_add_39_OUT_lut<1>, Maddsub_x[7]_x[7]_mux_111_OUT_cy<11>, Msub_n0411_cy<1>.
WARNING:Xst:2170 - Unit cordic : the following signal(s) form a combinatorial loop: y[7]_x[7]_add_39_OUT<2>, Maddsub_x[7]_x[7]_mux_75_OUT_lut<0>, Maddsub_x[7]_x[7]_mux_75_OUT_cy<3>, y_now[3]_x[6]_Mux_197_o, Maddsub_x[7]_x[7]_mux_75_OUT_cy<6>, Mmux_y_now[3]_x[6]_Mux_197_o, Maddsub_x[7]_x[7]_mux_75_OUT_cy<9>, Maddsub_x[7]_x[7]_mux_75_OUT_cy<12>, Mmux_y_4_f75, Maddsub_x[7]_x[7]_mux_75_OUT_cy<0>, Maddsub_x[7]_x[7]_mux_75_OUT_cy<2>, y<-6>, Maddsub_x[7]_x[7]_mux_75_OUT_cy<5>, Maddsub_x[7]_x[7]_mux_75_OUT_cy<8>, Maddsub_x[7]_x[7]_mux_75_OUT_cy<11>, n0411<2>, y[7]_y[7]_mux_50_OUT<2>, Mmux_y_65, Madd_y[7]_x[7]_add_39_OUT_lut<2>, Msub_n0411_lut<2>, Maddsub_x[7]_x[7]_mux_75_OUT_cy<4>, Maddsub_x[7]_x[7]_mux_75_OUT_cy<7>, Maddsub_x[7]_x[7]_mux_75_OUT_cy<1>, Maddsub_x[7]_x[7]_mux_75_OUT_cy<10>, Maddsub_x[7]_x[7]_mux_75_OUT_cy<13>, x[7]_x[7]_mux_75_OUT<14>.
WARNING:Xst:2170 - Unit cordic : the following signal(s) form a combinatorial loop: x[7]_x[7]_mux_62_OUT<13>, Maddsub_x[7]_x[7]_mux_62_OUT_cy<7>, Maddsub_x[7]_x[7]_mux_62_OUT_cy<10>, n0411<3>, Mmux_y_4_f74, Maddsub_x[7]_x[7]_mux_62_OUT_lut<2>, Maddsub_x[7]_x[7]_mux_62_OUT_cy<3>, Madd_y[7]_x[7]_add_39_OUT_lut<3>, Maddsub_x[7]_x[7]_mux_62_OUT_cy<6>, Maddsub_x[7]_x[7]_mux_62_OUT_cy<9>, Maddsub_x[7]_x[7]_mux_62_OUT_cy<12>, y[7]_x[7]_add_39_OUT<3>, y<-5>, Mmux_y_64, Maddsub_x[7]_x[7]_mux_62_OUT_cy<2>, Maddsub_x[7]_x[7]_mux_62_OUT_cy<5>, Maddsub_x[7]_x[7]_mux_62_OUT_cy<8>, Maddsub_x[7]_x[7]_mux_62_OUT_cy<11>, y_now[3]_x[5]_Mux_199_o, Mmux_y_now[3]_x[5]_Mux_199_o, y[7]_y[7]_mux_50_OUT<3>, Msub_n0411_lut<3>, Maddsub_x[7]_x[7]_mux_62_OUT_cy<4>.
WARNING:Xst:2170 - Unit cordic : the following signal(s) form a combinatorial loop: Mmux_y_61, y<-2>, Msub_n0411_cy<13>, Mmux_y_4_f714, y[7]_x[7]_add_39_OUT<14>, Madd_y[7]_x[7]_add_39_OUT_lut<14>, Msub_n0411_cy<12>, Msub_n0411_cy<11>, Msub_n0411_cy<10>, Msub_n0411_cy<9>, Msub_n0411_cy<8>, Msub_n0411_cy<6>, x[7]_x[7]_mux_75_OUT<12>, y<6>, Madd_y[7]_x[7]_add_39_OUT_lut<6>, y[7]_x[7]_add_39_OUT<6>, Mmux_y_614, y_now[3]_x[4]_Mux_201_o, n0411<14>, Msub_n0411_lut<6>, y[7]_y[7]_mux_50_OUT<14>, Mmux_y_4_f71, Mmux_y_now[3]_x[4]_Mux_201_o, Maddsub_x[7]_x[7]_mux_75_OUT_lut<12>, n0411<6>, y[7]_y[7]_mux_50_OUT<6>, Msub_n0411_cy<7>.
WARNING:Xst:2170 - Unit cordic : the following signal(s) form a combinatorial loop: y<5>, y_now[3]_x[3]_Mux_203_o, Mmux_y_now[3]_x[3]_Mux_203_o, Mmux_y_4_f713, Maddsub_x[7]_x[7]_mux_75_OUT_lut<11>, y[7]_y[7]_mux_50_OUT<13>, n0411<13>, Msub_n0411_lut<13>, Mmux_y_613, y[7]_x[7]_add_39_OUT<13>, Madd_y[7]_x[7]_add_39_OUT_lut<13>, x[7]_x[7]_mux_75_OUT<11>.
WARNING:Xst:2170 - Unit cordic : the following signal(s) form a combinatorial loop: Madd_y[7]_x[7]_add_39_OUT_lut<12>, Mmux_y_4_f712, y<4>, y[7]_x[7]_add_39_OUT<12>, Mmux_y_now[3]_x[2]_Mux_205_o, Mmux_y_612, Msub_n0411_lut<12>, Maddsub_x[7]_x[7]_mux_75_OUT_lut<10>, n0411<12>, x[7]_x[7]_mux_75_OUT<10>, y_now[3]_x[2]_Mux_205_o, y[7]_y[7]_mux_50_OUT<12>.
WARNING:Xst:2170 - Unit cordic : the following signal(s) form a combinatorial loop: y[7]_x[7]_add_39_OUT<11>, Mmux_y_4_f711, x[7]_x[7]_mux_75_OUT<9>, y_now[3]_x[1]_Mux_207_o, Mmux_y_611, Msub_n0411_lut<11>, y[7]_y[7]_mux_50_OUT<11>, n0411<11>, y<3>, Madd_y[7]_x[7]_add_39_OUT_lut<11>, Mmux_y_now[3]_x[1]_Mux_207_o, Maddsub_x[7]_x[7]_mux_75_OUT_lut<9>.
WARNING:Xst:2170 - Unit cordic : the following signal(s) form a combinatorial loop: Mmux_y_now[3]_x[0]_Mux_209_o, y<2>, Madd_y[7]_x[7]_add_39_OUT_lut<10>, y_now[3]_x[0]_Mux_209_o, Maddsub_x[7]_x[7]_mux_75_OUT_lut<8>, Mmux_y_4_f710, y[7]_y[7]_mux_50_OUT<10>, Mmux_y_610, Msub_n0411_lut<10>, n0411<10>, y[7]_x[7]_add_39_OUT<10>, x[7]_x[7]_mux_75_OUT<8>.
WARNING:Xst:2170 - Unit cordic : the following signal(s) form a combinatorial loop: Mmux_y_4_f79, y<1>, y[7]_x[7]_add_39_OUT<9>, Maddsub_x[7]_x[7]_mux_75_OUT_lut<7>, Mmux_y_69, n0411<9>, x[7]_x[7]_mux_75_OUT<7>, Madd_y[7]_x[7]_add_39_OUT_lut<9>, y_now[3]_x[-1]_Mux_211_o, Mmux_y_now[3]_x[-1]_Mux_211_o, Msub_n0411_lut<9>, y[7]_y[7]_mux_50_OUT<9>.
WARNING:Xst:2170 - Unit cordic : the following signal(s) form a combinatorial loop: y[7]_x[7]_add_39_OUT<8>, y_now[3]_x[-2]_Mux_213_o, Mmux_y_4_f78, x[7]_x[7]_mux_75_OUT<6>, Madd_y[7]_x[7]_add_39_OUT_lut<8>, y<0>, Msub_n0411_lut<8>, Mmux_y_68, y[7]_y[7]_mux_50_OUT<8>, Mmux_y_now[3]_x[-2]_Mux_213_o, Maddsub_x[7]_x[7]_mux_75_OUT_lut<6>, n0411<8>.
WARNING:Xst:2170 - Unit cordic : the following signal(s) form a combinatorial loop: Mmux_y_6, Mmux_y_now[3]_x[-3]_Mux_215_o, Maddsub_x[7]_x[7]_mux_75_OUT_lut<5>, y[7]_y[7]_mux_50_OUT<7>, n0411<7>, Madd_y[7]_x[7]_add_39_OUT_lut<7>, Mmux_y_4_f7, y<-1>, y[7]_x[7]_add_39_OUT<7>, y_now[3]_x[-3]_Mux_215_o, Msub_n0411_lut<7>, x[7]_x[7]_mux_75_OUT<5>.
WARNING:Xst:2170 - Unit cordic : the following signal(s) form a combinatorial loop: Mmux_y_now[3]_x[-4]_Mux_217_o, y<-4>, x[7]_x[7]_mux_88_OUT<4>, Maddsub_x[7]_x[7]_mux_88_OUT_cy<3>, y[7]_y[7]_mux_50_OUT<4>, Madd_y[7]_x[7]_add_39_OUT_lut<4>, Mmux_y_63, y_now[3]_x[-4]_Mux_217_o, Maddsub_x[7]_x[7]_mux_88_OUT_lut<1>, Maddsub_x[7]_x[7]_mux_88_OUT_cy<2>, Msub_n0411_lut<4>, Mmux_y_4_f73, y[7]_x[7]_add_39_OUT<4>, Maddsub_x[7]_x[7]_mux_88_OUT_cy<1>, n0411<4>.
WARNING:Xst:2040 - Unit channel: 8 multi-source signals are replaced by logic (pull-up yes): data<0>, data<1>, data<2>, data<3>, data<4>, data<5>, data<6>, data<7>.
WARNING:Xst:2042 - Unit SPRAM: 8 internal tristates are replaced by logic (pull-up yes): data<0>, data<1>, data<2>, data<3>, data<4>, data<5>, data<6>, data<7>.
WARNING:Xst:2677 - Node <weight/Mram_mem8> of sequential type is unconnected in block <channel>.
WARNING:Xst:2677 - Node <weight/Mram_mem7> of sequential type is unconnected in block <channel>.
WARNING:Xst:2677 - Node <weight/Mram_mem6> of sequential type is unconnected in block <channel>.
WARNING:Xst:2677 - Node <weight/Mram_mem5> of sequential type is unconnected in block <channel>.
WARNING:Xst:2677 - Node <weight/Mram_mem4> of sequential type is unconnected in block <channel>.
WARNING:Xst:2677 - Node <weight/Mram_mem3> of sequential type is unconnected in block <channel>.
WARNING:Xst:2677 - Node <weight/Mram_mem2> of sequential type is unconnected in block <channel>.
WARNING:Xst:2677 - Node <weight/Mram_mem1> of sequential type is unconnected in block <channel>.
WARNING:Xst:2677 - Node <weight/data_out_7> of sequential type is unconnected in block <channel>.
WARNING:Xst:2677 - Node <weight/data_out_6> of sequential type is unconnected in block <channel>.
WARNING:Xst:2677 - Node <weight/data_out_5> of sequential type is unconnected in block <channel>.
WARNING:Xst:2677 - Node <weight/data_out_4> of sequential type is unconnected in block <channel>.
WARNING:Xst:2677 - Node <weight/data_out_3> of sequential type is unconnected in block <channel>.
WARNING:Xst:2677 - Node <weight/data_out_2> of sequential type is unconnected in block <channel>.
WARNING:Xst:2677 - Node <weight/data_out_1> of sequential type is unconnected in block <channel>.
WARNING:Xst:2677 - Node <weight/data_out_0> of sequential type is unconnected in block <channel>.

Optimizing unit <channel> ...

Optimizing unit <basic_uart> ...

Optimizing unit <cordic> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block channel, actual ratio is 5.
Latch mycordic/x_-1 has been replicated 1 time(s)
Latch mycordic/x_-2 has been replicated 1 time(s)
Latch mycordic/x_-3 has been replicated 1 time(s)
Latch mycordic/x_-4 has been replicated 2 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 38
 Flip-Flops                                            : 38

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : channel.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2555
#      GND                         : 2
#      INV                         : 6
#      LUT2                        : 611
#      LUT3                        : 342
#      LUT4                        : 14
#      LUT5                        : 48
#      LUT6                        : 162
#      MUXCY                       : 628
#      MUXF7                       : 53
#      MUXF8                       : 16
#      VCC                         : 2
#      XORCY                       : 671
# FlipFlops/Latches                : 123
#      FDC                         : 7
#      FDCE                        : 14
#      FDR                         : 12
#      FDRE                        : 4
#      FDS                         : 1
#      LD                          : 77
#      LDE                         : 8
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 10
#      IBUF                        : 2
#      OBUF                        : 8
# DSPs                             : 1
#      DSP48A1                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             115  out of  54576     0%  
 Number of Slice LUTs:                 1183  out of  27288     4%  
    Number used as Logic:              1183  out of  27288     4%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1220
   Number with an unused Flip Flop:    1105  out of   1220    90%  
   Number with an unused LUT:            37  out of   1220     3%  
   Number of fully used LUT-FF pairs:    78  out of   1220     6%  
   Number of unique control sets:        13

IO Utilization: 
 Number of IOs:                          11
 Number of bonded IOBs:                  11  out of    218     5%  
    IOB Flip Flops/Latches:               8

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  
 Number of DSP48A1s:                      1  out of     58     1%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------------------------+-------------------------+-------+
Clock Signal                                                                         | Clock buffer(FF name)   | Load  |
-------------------------------------------------------------------------------------+-------------------------+-------+
y_now_FSM_FFd9                                                                       | NONE(num_of_vect_7)     | 8     |
y_now[3]_GND_110_o_Mux_40_o(y_now_y_now[3]_GND_110_o_Mux_40_o1:O)                    | NONE(*)(addr_count_7)   | 8     |
y_now_FSM_FFd1                                                                       | NONE(gotocor_14)        | 16    |
clk                                                                                  | BUFGP                   | 39    |
mycordic/Mmux_y_now[3]_zt[1]_Mux_189_o11(mycordic/Mmux_y_now[3]_zt[1]_Mux_189_o111:O)| NONE(*)(mycordic/tanh_0)| 8     |
mycordic/y_now[3]_PWR_6_o_Mux_178_o(mycordic/Mmux_y_now[3]_PWR_6_o_Mux_178_o11:O)    | NONE(*)(mycordic/zt_-7) | 8     |
mycordic/y_now[3]_GND_29_o_Mux_196_o(mycordic/y_now_y_now[3]_GND_29_o_Mux_196_o1:O)  | BUFG(*)(mycordic/x_-8)  | 21    |
mycordic/y_now_FSM_FFd1                                                              | NONE(mycordic/z_-8)     | 16    |
-------------------------------------------------------------------------------------+-------------------------+-------+
(*) These 4 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 81.783ns (Maximum Frequency: 12.227MHz)
   Minimum input arrival time before clock: 3.846ns
   Maximum output required time after clock: 3.648ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'y_now[3]_GND_110_o_Mux_40_o'
  Clock period: 5.645ns (frequency: 177.143MHz)
  Total number of paths / destination ports: 100 / 8
-------------------------------------------------------------------------
Delay:               5.645ns (Levels of Logic = 4)
  Source:            addr_count_1 (LATCH)
  Destination:       addr_count_7 (LATCH)
  Source Clock:      y_now[3]_GND_110_o_Mux_40_o falling
  Destination Clock: y_now[3]_GND_110_o_Mux_40_o falling

  Data Path: addr_count_1 to addr_count_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               6   0.498   1.109  addr_count_1 (addr_count_1)
     LUT6:I0->O            1   0.203   0.944  address[7]_num_of_vect[7]_equal_34_o81 (address[7]_num_of_vect[7]_equal_34_o8)
     LUT6:I0->O            5   0.203   1.079  address[7]_num_of_vect[7]_equal_34_o83 (address[7]_num_of_vect[7]_equal_34_o)
     LUT6:I0->O            8   0.203   1.167  y_now_y_now[3]_addr_count[1]_Mux_51_o1 (y_now_y_now[3]_addr_count[1]_Mux_51_o1)
     LUT6:I0->O            1   0.203   0.000  y_now_y_now[3]_addr_count[6]_Mux_41_o1 (y_now[3]_addr_count[6]_Mux_41_o)
     LD:D                      0.037          addr_count_6
    ----------------------------------------
    Total                      5.645ns (1.347ns logic, 4.298ns route)
                                       (23.9% logic, 76.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.962ns (frequency: 143.645MHz)
  Total number of paths / destination ports: 313 / 81
-------------------------------------------------------------------------
Delay:               6.962ns (Levels of Logic = 2)
  Source:            y_now_FSM_FFd5 (FF)
  Destination:       sec_inst (DSP)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: y_now_FSM_FFd5 to sec_inst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             11   0.447   1.111  y_now_FSM_FFd5 (y_now_FSM_FFd5)
     LUT3:I0->O           11   0.205   0.882  y_now_a<7>1 (a<7>)
     begin scope: 'ut:a<7>'
     begin scope: 'ut/blk00000001:A<7>'
     SEC:in                    4.316          sec_inst
    ----------------------------------------
    Total                      6.962ns (4.968ns logic, 1.994ns route)
                                       (71.4% logic, 28.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mycordic/y_now[3]_PWR_6_o_Mux_178_o'
  Clock period: 4.442ns (frequency: 225.149MHz)
  Total number of paths / destination ports: 137 / 8
-------------------------------------------------------------------------
Delay:               4.442ns (Levels of Logic = 4)
  Source:            mycordic/zt_-3 (LATCH)
  Destination:       mycordic/zt_0 (LATCH)
  Source Clock:      mycordic/y_now[3]_PWR_6_o_Mux_178_o falling
  Destination Clock: mycordic/y_now[3]_PWR_6_o_Mux_178_o falling

  Data Path: mycordic/zt_-3 to mycordic/zt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               8   0.498   1.031  mycordic/zt_-3 (mycordic/zt_-3)
     LUT4:I1->O            3   0.205   0.651  mycordic/Mmux_zt[1]_zt[1]_mux_153_OUT_rs_cy<5>11 (mycordic/Mmux_zt[1]_zt[1]_mux_153_OUT_rs_cy<5>)
     LUT5:I4->O            1   0.205   0.580  mycordic/Mmux_y_now[3]_zt[1]_Mux_177_o212 (mycordic/Mmux_y_now[3]_zt[1]_Mux_177_o212)
     LUT4:I3->O            1   0.205   0.827  mycordic/Mmux_y_now[3]_zt[1]_Mux_177_o213 (mycordic/Mmux_y_now[3]_zt[1]_Mux_177_o21)
     LUT6:I2->O            1   0.203   0.000  mycordic/Mmux_y_now[3]_zt[1]_Mux_177_o22 (mycordic/y_now[3]_zt[1]_Mux_177_o)
     LD:D                      0.037          mycordic/zt_0
    ----------------------------------------
    Total                      4.442ns (1.353ns logic, 3.089ns route)
                                       (30.5% logic, 69.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mycordic/y_now[3]_GND_29_o_Mux_196_o'
  Clock period: 81.783ns (frequency: 12.227MHz)
  Total number of paths / destination ports: 180849028500236650000000000 / 21
-------------------------------------------------------------------------
Delay:               81.783ns (Levels of Logic = 135)
  Source:            mycordic/x_-8 (LATCH)
  Destination:       mycordic/x_7 (LATCH)
  Source Clock:      mycordic/y_now[3]_GND_29_o_Mux_196_o falling
  Destination Clock: mycordic/y_now[3]_GND_29_o_Mux_196_o falling

  Data Path: mycordic/x_-8 to mycordic/x_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               8   0.498   0.803  mycordic/x_-8 (mycordic/x_-8)
     LUT2:I1->O            1   0.205   0.000  mycordic/Msub_n0411_lut<0> (mycordic/Msub_n0411_lut<0>)
     XORCY:LI->O           3   0.136   0.755  mycordic/Msub_n0411_xor<0> (mycordic/n0411<0>)
     LUT2:I0->O            1   0.203   0.000  mycordic/Madd_y[7]_x[7]_add_39_OUT_lut<0> (mycordic/Madd_y[7]_x[7]_add_39_OUT_lut<0>)
     XORCY:LI->O           1   0.136   0.580  mycordic/Madd_y[7]_x[7]_add_39_OUT_xor<0> (mycordic/y[7]_x[7]_add_39_OUT<0>)
     LUT3:I2->O            1   0.205   0.808  mycordic/Mmux_y[7]_y[7]_mux_50_OUT17 (mycordic/y[7]_y[7]_mux_50_OUT<0>)
     LUT5:I2->O            1   0.205   0.000  mycordic/Mmux_y_67 (mycordic/Mmux_y_67)
     MUXF7:I0->O           1   0.131   0.000  mycordic/Mmux_y_4_f7_6 (mycordic/Mmux_y_4_f77)
     MUXF8:I0->O          18   0.144   1.050  mycordic/Mmux_y_2_f8_6 (mycordic/y<-8>)
     LUT2:I1->O            1   0.205   0.000  mycordic/Madd_x[7]_y[7]_add_24_OUT_lut<0> (mycordic/Madd_x[7]_y[7]_add_24_OUT_lut<0>)
     XORCY:LI->O           6   0.136   0.744  mycordic/Madd_x[7]_y[7]_add_24_OUT_xor<0> (mycordic/x[7]_y[7]_add_24_OUT<0>)
     MUXCY:DI->O           1   0.145   0.000  mycordic/Msub_y[7]_x[7]_sub_45_OUT_cy<0> (mycordic/Msub_y[7]_x[7]_sub_45_OUT_cy<0>)
     XORCY:CI->O           1   0.180   0.684  mycordic/Msub_y[7]_x[7]_sub_45_OUT_xor<1> (mycordic/y[7]_x[7]_sub_45_OUT<1>)
     LUT3:I1->O            1   0.203   0.808  mycordic/Mmux_y[7]_y[7]_mux_50_OUT81 (mycordic/y[7]_y[7]_mux_50_OUT<1>)
     LUT5:I2->O            1   0.205   0.000  mycordic/Mmux_y_66 (mycordic/Mmux_y_66)
     MUXF7:I0->O           1   0.131   0.000  mycordic/Mmux_y_4_f7_5 (mycordic/Mmux_y_4_f76)
     MUXF8:I0->O          19   0.144   1.072  mycordic/Mmux_y_2_f8_5 (mycordic/y<-7>)
     LUT2:I1->O            1   0.205   0.000  mycordic/Madd_x[7]_y[7]_add_24_OUT_lut<1> (mycordic/Madd_x[7]_y[7]_add_24_OUT_lut<1>)
     XORCY:LI->O           6   0.136   0.744  mycordic/Madd_x[7]_y[7]_add_24_OUT_xor<1> (mycordic/x[7]_y[7]_add_24_OUT<1>)
     MUXCY:DI->O           1   0.145   0.000  mycordic/Msub_y[7]_x[7]_sub_45_OUT_cy<1> (mycordic/Msub_y[7]_x[7]_sub_45_OUT_cy<1>)
     XORCY:CI->O           1   0.180   0.684  mycordic/Msub_y[7]_x[7]_sub_45_OUT_xor<2> (mycordic/y[7]_x[7]_sub_45_OUT<2>)
     LUT3:I1->O            1   0.203   0.808  mycordic/Mmux_y[7]_y[7]_mux_50_OUT91 (mycordic/y[7]_y[7]_mux_50_OUT<2>)
     LUT5:I2->O            1   0.205   0.000  mycordic/Mmux_y_65 (mycordic/Mmux_y_65)
     MUXF7:I0->O           1   0.131   0.000  mycordic/Mmux_y_4_f7_4 (mycordic/Mmux_y_4_f75)
     MUXF8:I0->O          22   0.144   1.134  mycordic/Mmux_y_2_f8_4 (mycordic/y<-6>)
     LUT2:I1->O            1   0.205   0.000  mycordic/Madd_x[7]_y[7]_add_24_OUT_lut<2> (mycordic/Madd_x[7]_y[7]_add_24_OUT_lut<2>)
     XORCY:LI->O           6   0.136   0.744  mycordic/Madd_x[7]_y[7]_add_24_OUT_xor<2> (mycordic/x[7]_y[7]_add_24_OUT<2>)
     MUXCY:DI->O           1   0.145   0.000  mycordic/Msub_y[7]_x[7]_sub_45_OUT_cy<2> (mycordic/Msub_y[7]_x[7]_sub_45_OUT_cy<2>)
     XORCY:CI->O           1   0.180   0.684  mycordic/Msub_y[7]_x[7]_sub_45_OUT_xor<3> (mycordic/y[7]_x[7]_sub_45_OUT<3>)
     LUT3:I1->O            1   0.203   0.808  mycordic/Mmux_y[7]_y[7]_mux_50_OUT101 (mycordic/y[7]_y[7]_mux_50_OUT<3>)
     LUT5:I2->O            1   0.205   0.000  mycordic/Mmux_y_64 (mycordic/Mmux_y_64)
     MUXF7:I0->O           1   0.131   0.000  mycordic/Mmux_y_4_f7_3 (mycordic/Mmux_y_4_f74)
     MUXF8:I0->O          25   0.144   1.193  mycordic/Mmux_y_2_f8_3 (mycordic/y<-5>)
     LUT2:I1->O            1   0.205   0.000  mycordic/Madd_x[7]_y[7]_add_24_OUT_lut<3> (mycordic/Madd_x[7]_y[7]_add_24_OUT_lut<3>)
     XORCY:LI->O           6   0.136   0.744  mycordic/Madd_x[7]_y[7]_add_24_OUT_xor<3> (mycordic/x[7]_y[7]_add_24_OUT<3>)
     MUXCY:DI->O           1   0.145   0.000  mycordic/Msub_y[7]_x[7]_sub_45_OUT_cy<3> (mycordic/Msub_y[7]_x[7]_sub_45_OUT_cy<3>)
     XORCY:CI->O           1   0.180   0.684  mycordic/Msub_y[7]_x[7]_sub_45_OUT_xor<4> (mycordic/y[7]_x[7]_sub_45_OUT<4>)
     LUT3:I1->O            1   0.203   0.808  mycordic/Mmux_y[7]_y[7]_mux_50_OUT111 (mycordic/y[7]_y[7]_mux_50_OUT<4>)
     LUT5:I2->O            1   0.205   0.000  mycordic/Mmux_y_63 (mycordic/Mmux_y_63)
     MUXF7:I0->O           1   0.131   0.000  mycordic/Mmux_y_4_f7_2 (mycordic/Mmux_y_4_f73)
     MUXF8:I0->O          28   0.144   1.235  mycordic/Mmux_y_2_f8_2 (mycordic/y<-4>)
     LUT2:I1->O            1   0.205   0.000  mycordic/Madd_x[7]_y[7]_add_24_OUT_lut<4> (mycordic/Madd_x[7]_y[7]_add_24_OUT_lut<4>)
     XORCY:LI->O           6   0.136   0.744  mycordic/Madd_x[7]_y[7]_add_24_OUT_xor<4> (mycordic/x[7]_y[7]_add_24_OUT<4>)
     MUXCY:DI->O           1   0.145   0.000  mycordic/Msub_y[7]_x[7]_sub_45_OUT_cy<4> (mycordic/Msub_y[7]_x[7]_sub_45_OUT_cy<4>)
     XORCY:CI->O           1   0.180   0.684  mycordic/Msub_y[7]_x[7]_sub_45_OUT_xor<5> (mycordic/y[7]_x[7]_sub_45_OUT<5>)
     LUT3:I1->O            1   0.203   0.808  mycordic/Mmux_y[7]_y[7]_mux_50_OUT121 (mycordic/y[7]_y[7]_mux_50_OUT<5>)
     LUT5:I2->O            1   0.205   0.000  mycordic/Mmux_y_62 (mycordic/Mmux_y_62)
     MUXF7:I0->O           1   0.131   0.000  mycordic/Mmux_y_4_f7_1 (mycordic/Mmux_y_4_f72)
     MUXF8:I0->O          29   0.144   1.250  mycordic/Mmux_y_2_f8_1 (mycordic/y<-3>)
     LUT2:I1->O            1   0.205   0.000  mycordic/Madd_x[7]_y[7]_add_24_OUT_lut<5> (mycordic/Madd_x[7]_y[7]_add_24_OUT_lut<5>)
     XORCY:LI->O           6   0.136   0.744  mycordic/Madd_x[7]_y[7]_add_24_OUT_xor<5> (mycordic/x[7]_y[7]_add_24_OUT<5>)
     MUXCY:DI->O           1   0.145   0.000  mycordic/Msub_y[7]_x[7]_sub_45_OUT_cy<5> (mycordic/Msub_y[7]_x[7]_sub_45_OUT_cy<5>)
     XORCY:CI->O           1   0.180   0.684  mycordic/Msub_y[7]_x[7]_sub_45_OUT_xor<6> (mycordic/y[7]_x[7]_sub_45_OUT<6>)
     LUT3:I1->O            1   0.203   0.808  mycordic/Mmux_y[7]_y[7]_mux_50_OUT131 (mycordic/y[7]_y[7]_mux_50_OUT<6>)
     LUT5:I2->O            1   0.205   0.000  mycordic/Mmux_y_61 (mycordic/Mmux_y_61)
     MUXF7:I0->O           1   0.131   0.000  mycordic/Mmux_y_4_f7_0 (mycordic/Mmux_y_4_f71)
     MUXF8:I0->O          29   0.144   1.250  mycordic/Mmux_y_2_f8_0 (mycordic/y<-2>)
     LUT2:I1->O            1   0.205   0.000  mycordic/Madd_x[7]_y[7]_add_24_OUT_lut<6> (mycordic/Madd_x[7]_y[7]_add_24_OUT_lut<6>)
     XORCY:LI->O           6   0.136   0.744  mycordic/Madd_x[7]_y[7]_add_24_OUT_xor<6> (mycordic/x[7]_y[7]_add_24_OUT<6>)
     MUXCY:DI->O           1   0.145   0.000  mycordic/Msub_y[7]_x[7]_sub_45_OUT_cy<6> (mycordic/Msub_y[7]_x[7]_sub_45_OUT_cy<6>)
     XORCY:CI->O           1   0.180   0.684  mycordic/Msub_y[7]_x[7]_sub_45_OUT_xor<7> (mycordic/y[7]_x[7]_sub_45_OUT<7>)
     LUT3:I1->O            1   0.203   0.808  mycordic/Mmux_y[7]_y[7]_mux_50_OUT141 (mycordic/y[7]_y[7]_mux_50_OUT<7>)
     LUT5:I2->O            1   0.205   0.000  mycordic/Mmux_y_6 (mycordic/Mmux_y_6)
     MUXF7:I0->O           1   0.131   0.000  mycordic/Mmux_y_4_f7 (mycordic/Mmux_y_4_f7)
     MUXF8:I0->O          29   0.144   1.250  mycordic/Mmux_y_2_f8 (mycordic/y<-1>)
     LUT2:I1->O            1   0.205   0.000  mycordic/Madd_x[7]_y[7]_add_24_OUT_lut<7> (mycordic/Madd_x[7]_y[7]_add_24_OUT_lut<7>)
     XORCY:LI->O           6   0.136   0.744  mycordic/Madd_x[7]_y[7]_add_24_OUT_xor<7> (mycordic/x[7]_y[7]_add_24_OUT<7>)
     MUXCY:DI->O           1   0.145   0.000  mycordic/Msub_y[7]_x[7]_sub_45_OUT_cy<7> (mycordic/Msub_y[7]_x[7]_sub_45_OUT_cy<7>)
     XORCY:CI->O           1   0.180   0.684  mycordic/Msub_y[7]_x[7]_sub_45_OUT_xor<8> (mycordic/y[7]_x[7]_sub_45_OUT<8>)
     LUT3:I1->O            1   0.203   0.808  mycordic/Mmux_y[7]_y[7]_mux_50_OUT151 (mycordic/y[7]_y[7]_mux_50_OUT<8>)
     LUT5:I2->O            1   0.205   0.000  mycordic/Mmux_y_68 (mycordic/Mmux_y_68)
     MUXF7:I0->O           1   0.131   0.000  mycordic/Mmux_y_4_f7_7 (mycordic/Mmux_y_4_f78)
     MUXF8:I0->O          29   0.144   1.250  mycordic/Mmux_y_2_f8_7 (mycordic/y<0>)
     LUT2:I1->O            1   0.205   0.000  mycordic/Madd_x[7]_y[7]_add_24_OUT_lut<8> (mycordic/Madd_x[7]_y[7]_add_24_OUT_lut<8>)
     XORCY:LI->O           6   0.136   0.744  mycordic/Madd_x[7]_y[7]_add_24_OUT_xor<8> (mycordic/x[7]_y[7]_add_24_OUT<8>)
     MUXCY:DI->O           1   0.145   0.000  mycordic/Msub_y[7]_x[7]_sub_45_OUT_cy<8> (mycordic/Msub_y[7]_x[7]_sub_45_OUT_cy<8>)
     XORCY:CI->O           1   0.180   0.684  mycordic/Msub_y[7]_x[7]_sub_45_OUT_xor<9> (mycordic/y[7]_x[7]_sub_45_OUT<9>)
     LUT3:I1->O            1   0.203   0.808  mycordic/Mmux_y[7]_y[7]_mux_50_OUT161 (mycordic/y[7]_y[7]_mux_50_OUT<9>)
     LUT5:I2->O            1   0.205   0.000  mycordic/Mmux_y_69 (mycordic/Mmux_y_69)
     MUXF7:I0->O           1   0.131   0.000  mycordic/Mmux_y_4_f7_8 (mycordic/Mmux_y_4_f79)
     MUXF8:I0->O          29   0.144   1.250  mycordic/Mmux_y_2_f8_8 (mycordic/y<1>)
     LUT2:I1->O            1   0.205   0.000  mycordic/Madd_x[7]_y[7]_add_24_OUT_lut<9> (mycordic/Madd_x[7]_y[7]_add_24_OUT_lut<9>)
     XORCY:LI->O           6   0.136   0.744  mycordic/Madd_x[7]_y[7]_add_24_OUT_xor<9> (mycordic/x[7]_y[7]_add_24_OUT<9>)
     MUXCY:DI->O           1   0.145   0.000  mycordic/Msub_y[7]_x[7]_sub_45_OUT_cy<9> (mycordic/Msub_y[7]_x[7]_sub_45_OUT_cy<9>)
     XORCY:CI->O           1   0.180   0.684  mycordic/Msub_y[7]_x[7]_sub_45_OUT_xor<10> (mycordic/y[7]_x[7]_sub_45_OUT<10>)
     LUT3:I1->O            1   0.203   0.808  mycordic/Mmux_y[7]_y[7]_mux_50_OUT21 (mycordic/y[7]_y[7]_mux_50_OUT<10>)
     LUT5:I2->O            1   0.205   0.000  mycordic/Mmux_y_610 (mycordic/Mmux_y_610)
     MUXF7:I0->O           1   0.131   0.000  mycordic/Mmux_y_4_f7_9 (mycordic/Mmux_y_4_f710)
     MUXF8:I0->O          29   0.144   1.250  mycordic/Mmux_y_2_f8_9 (mycordic/y<2>)
     LUT2:I1->O            1   0.205   0.000  mycordic/Madd_x[7]_y[7]_add_24_OUT_lut<10> (mycordic/Madd_x[7]_y[7]_add_24_OUT_lut<10>)
     XORCY:LI->O           6   0.136   0.744  mycordic/Madd_x[7]_y[7]_add_24_OUT_xor<10> (mycordic/x[7]_y[7]_add_24_OUT<10>)
     MUXCY:DI->O           1   0.145   0.000  mycordic/Msub_y[7]_x[7]_sub_45_OUT_cy<10> (mycordic/Msub_y[7]_x[7]_sub_45_OUT_cy<10>)
     XORCY:CI->O           1   0.180   0.684  mycordic/Msub_y[7]_x[7]_sub_45_OUT_xor<11> (mycordic/y[7]_x[7]_sub_45_OUT<11>)
     LUT3:I1->O            1   0.203   0.808  mycordic/Mmux_y[7]_y[7]_mux_50_OUT31 (mycordic/y[7]_y[7]_mux_50_OUT<11>)
     LUT5:I2->O            1   0.205   0.000  mycordic/Mmux_y_611 (mycordic/Mmux_y_611)
     MUXF7:I0->O           1   0.131   0.000  mycordic/Mmux_y_4_f7_10 (mycordic/Mmux_y_4_f711)
     MUXF8:I0->O          29   0.144   1.250  mycordic/Mmux_y_2_f8_10 (mycordic/y<3>)
     LUT2:I1->O            1   0.205   0.000  mycordic/Madd_x[7]_y[7]_add_24_OUT_lut<11> (mycordic/Madd_x[7]_y[7]_add_24_OUT_lut<11>)
     XORCY:LI->O           6   0.136   0.744  mycordic/Madd_x[7]_y[7]_add_24_OUT_xor<11> (mycordic/x[7]_y[7]_add_24_OUT<11>)
     MUXCY:DI->O           1   0.145   0.000  mycordic/Msub_y[7]_x[7]_sub_45_OUT_cy<11> (mycordic/Msub_y[7]_x[7]_sub_45_OUT_cy<11>)
     XORCY:CI->O           1   0.180   0.684  mycordic/Msub_y[7]_x[7]_sub_45_OUT_xor<12> (mycordic/y[7]_x[7]_sub_45_OUT<12>)
     LUT3:I1->O            1   0.203   0.808  mycordic/Mmux_y[7]_y[7]_mux_50_OUT41 (mycordic/y[7]_y[7]_mux_50_OUT<12>)
     LUT5:I2->O            1   0.205   0.000  mycordic/Mmux_y_612 (mycordic/Mmux_y_612)
     MUXF7:I0->O           1   0.131   0.000  mycordic/Mmux_y_4_f7_11 (mycordic/Mmux_y_4_f712)
     MUXF8:I0->O          29   0.144   1.250  mycordic/Mmux_y_2_f8_11 (mycordic/y<4>)
     LUT2:I1->O            1   0.205   0.000  mycordic/Madd_x[7]_y[7]_add_24_OUT_lut<12> (mycordic/Madd_x[7]_y[7]_add_24_OUT_lut<12>)
     XORCY:LI->O           6   0.136   0.744  mycordic/Madd_x[7]_y[7]_add_24_OUT_xor<12> (mycordic/x[7]_y[7]_add_24_OUT<12>)
     MUXCY:DI->O           1   0.145   0.000  mycordic/Msub_y[7]_x[7]_sub_45_OUT_cy<12> (mycordic/Msub_y[7]_x[7]_sub_45_OUT_cy<12>)
     XORCY:CI->O           1   0.180   0.684  mycordic/Msub_y[7]_x[7]_sub_45_OUT_xor<13> (mycordic/y[7]_x[7]_sub_45_OUT<13>)
     LUT3:I1->O            1   0.203   0.808  mycordic/Mmux_y[7]_y[7]_mux_50_OUT51 (mycordic/y[7]_y[7]_mux_50_OUT<13>)
     LUT5:I2->O            1   0.205   0.000  mycordic/Mmux_y_613 (mycordic/Mmux_y_613)
     MUXF7:I0->O           1   0.131   0.000  mycordic/Mmux_y_4_f7_12 (mycordic/Mmux_y_4_f713)
     MUXF8:I0->O          29   0.144   1.250  mycordic/Mmux_y_2_f8_12 (mycordic/y<5>)
     LUT2:I1->O            1   0.205   0.000  mycordic/Madd_x[7]_y[7]_add_24_OUT_lut<13> (mycordic/Madd_x[7]_y[7]_add_24_OUT_lut<13>)
     XORCY:LI->O           6   0.136   0.744  mycordic/Madd_x[7]_y[7]_add_24_OUT_xor<13> (mycordic/x[7]_y[7]_add_24_OUT<13>)
     MUXCY:DI->O           1   0.145   0.000  mycordic/Msub_y[7]_x[7]_sub_45_OUT_cy<13> (mycordic/Msub_y[7]_x[7]_sub_45_OUT_cy<13>)
     XORCY:CI->O           1   0.180   0.684  mycordic/Msub_y[7]_x[7]_sub_45_OUT_xor<14> (mycordic/y[7]_x[7]_sub_45_OUT<14>)
     LUT3:I1->O            1   0.203   0.808  mycordic/Mmux_y[7]_y[7]_mux_50_OUT61 (mycordic/y[7]_y[7]_mux_50_OUT<14>)
     LUT5:I2->O            1   0.205   0.000  mycordic/Mmux_y_614 (mycordic/Mmux_y_614)
     MUXF7:I0->O           1   0.131   0.000  mycordic/Mmux_y_4_f7_13 (mycordic/Mmux_y_4_f714)
     MUXF8:I0->O          29   0.144   1.250  mycordic/Mmux_y_2_f8_13 (mycordic/y<6>)
     LUT2:I1->O            1   0.205   0.000  mycordic/Madd_x[7]_y[7]_add_24_OUT_lut<14> (mycordic/Madd_x[7]_y[7]_add_24_OUT_lut<14>)
     MUXCY:S->O            0   0.172   0.000  mycordic/Madd_x[7]_y[7]_add_24_OUT_cy<14> (mycordic/Madd_x[7]_y[7]_add_24_OUT_cy<14>)
     XORCY:CI->O           6   0.180   0.745  mycordic/Madd_x[7]_y[7]_add_24_OUT_xor<15> (mycordic/x[7]_y[7]_add_24_OUT<15>)
     LUT2:I1->O            0   0.205   0.000  mycordic/Msub_y[7]_x[7]_sub_45_OUT_lut<15>1 (mycordic/Msub_y[7]_x[7]_sub_45_OUT_lut<15>)
     XORCY:LI->O           1   0.136   0.684  mycordic/Msub_y[7]_x[7]_sub_45_OUT_xor<15> (mycordic/y[7]_x[7]_sub_45_OUT<15>)
     LUT3:I1->O            1   0.203   0.808  mycordic/Mmux_y[7]_y[7]_mux_50_OUT71 (mycordic/y[7]_y[7]_mux_50_OUT<15>)
     LUT5:I2->O            1   0.205   0.000  mycordic/Mmux_y_615 (mycordic/Mmux_y_615)
     MUXF7:I0->O           1   0.131   0.000  mycordic/Mmux_y_4_f7_14 (mycordic/Mmux_y_4_f715)
     MUXF8:I0->O          62   0.144   1.627  mycordic/Mmux_y_2_f8_14 (mycordic/y<7>)
     LUT2:I1->O            0   0.205   0.000  mycordic/Msub_n0408_lut<15>1 (mycordic/Msub_n0408_lut<15>1)
     XORCY:LI->O           3   0.136   0.651  mycordic/Msub_n0408_xor<15> (mycordic/n0408<15>)
     LUT2:I1->O            0   0.205   0.000  mycordic/Madd_x[7]_y[7]_add_37_OUT_lut<15>1 (mycordic/Madd_x[7]_y[7]_add_37_OUT_lut<15>)
     XORCY:LI->O           1   0.136   0.580  mycordic/Madd_x[7]_y[7]_add_37_OUT_xor<15> (mycordic/x[7]_y[7]_add_37_OUT<15>)
     LUT5:I4->O            1   0.205   0.808  mycordic/Mmux_y_now[3]_x[7]_Mux_195_o25 (mycordic/Mmux_y_now[3]_x[7]_Mux_195_o24)
     LUT6:I3->O            1   0.205   0.000  mycordic/Mmux_y_now[3]_x[7]_Mux_195_o26 (mycordic/y_now[3]_x[7]_Mux_195_o)
     LD:D                      0.037          mycordic/x_7
    ----------------------------------------
    Total                     81.783ns (23.459ns logic, 58.324ns route)
                                       (28.7% logic, 71.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mycordic/y_now_FSM_FFd1'
  Clock period: 7.138ns (frequency: 140.088MHz)
  Total number of paths / destination ports: 18816 / 16
-------------------------------------------------------------------------
Delay:               7.138ns (Levels of Logic = 21)
  Source:            mycordic/z_3 (LATCH)
  Destination:       mycordic/z_7 (LATCH)
  Source Clock:      mycordic/y_now_FSM_FFd1 rising
  Destination Clock: mycordic/y_now_FSM_FFd1 rising

  Data Path: mycordic/z_3 to mycordic/z_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               8   0.498   1.167  mycordic/z_3 (mycordic/z_3)
     LUT6:I0->O            2   0.203   0.961  mycordic/GND_18_o_GND_18_o_AND_8_o8 (mycordic/GND_18_o_GND_18_o_AND_8_o8)
     LUT6:I1->O          360   0.203   2.077  mycordic/GND_18_o_GND_18_o_AND_8_o9 (mycordic/GND_18_o_GND_18_o_AND_8_o1)
     LUT2:I1->O            1   0.205   0.000  mycordic/Maddsub_GND_18_o_z[7]_mux_61_OUT_lut<0> (mycordic/Maddsub_GND_18_o_z[7]_mux_61_OUT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  mycordic/Maddsub_GND_18_o_z[7]_mux_61_OUT_cy<0> (mycordic/Maddsub_GND_18_o_z[7]_mux_61_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  mycordic/Maddsub_GND_18_o_z[7]_mux_61_OUT_cy<1> (mycordic/Maddsub_GND_18_o_z[7]_mux_61_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  mycordic/Maddsub_GND_18_o_z[7]_mux_61_OUT_cy<2> (mycordic/Maddsub_GND_18_o_z[7]_mux_61_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  mycordic/Maddsub_GND_18_o_z[7]_mux_61_OUT_cy<3> (mycordic/Maddsub_GND_18_o_z[7]_mux_61_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  mycordic/Maddsub_GND_18_o_z[7]_mux_61_OUT_cy<4> (mycordic/Maddsub_GND_18_o_z[7]_mux_61_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  mycordic/Maddsub_GND_18_o_z[7]_mux_61_OUT_cy<5> (mycordic/Maddsub_GND_18_o_z[7]_mux_61_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  mycordic/Maddsub_GND_18_o_z[7]_mux_61_OUT_cy<6> (mycordic/Maddsub_GND_18_o_z[7]_mux_61_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  mycordic/Maddsub_GND_18_o_z[7]_mux_61_OUT_cy<7> (mycordic/Maddsub_GND_18_o_z[7]_mux_61_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  mycordic/Maddsub_GND_18_o_z[7]_mux_61_OUT_cy<8> (mycordic/Maddsub_GND_18_o_z[7]_mux_61_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  mycordic/Maddsub_GND_18_o_z[7]_mux_61_OUT_cy<9> (mycordic/Maddsub_GND_18_o_z[7]_mux_61_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  mycordic/Maddsub_GND_18_o_z[7]_mux_61_OUT_cy<10> (mycordic/Maddsub_GND_18_o_z[7]_mux_61_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  mycordic/Maddsub_GND_18_o_z[7]_mux_61_OUT_cy<11> (mycordic/Maddsub_GND_18_o_z[7]_mux_61_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  mycordic/Maddsub_GND_18_o_z[7]_mux_61_OUT_cy<12> (mycordic/Maddsub_GND_18_o_z[7]_mux_61_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  mycordic/Maddsub_GND_18_o_z[7]_mux_61_OUT_cy<13> (mycordic/Maddsub_GND_18_o_z[7]_mux_61_OUT_cy<13>)
     MUXCY:CI->O           0   0.019   0.000  mycordic/Maddsub_GND_18_o_z[7]_mux_61_OUT_cy<14> (mycordic/Maddsub_GND_18_o_z[7]_mux_61_OUT_cy<14>)
     XORCY:CI->O           1   0.180   0.827  mycordic/Maddsub_GND_18_o_z[7]_mux_61_OUT_xor<15> (mycordic/GND_18_o_z[7]_mux_61_OUT<15>)
     LUT6:I2->O            1   0.203   0.000  mycordic/Mmux_y_now[3]_z[7]_Mux_227_o_3 (mycordic/Mmux_y_now[3]_z[7]_Mux_227_o_3)
     MUXF7:I1->O           1   0.140   0.000  mycordic/Mmux_y_now[3]_z[7]_Mux_227_o_2_f7 (mycordic/y_now[3]_z[7]_Mux_227_o)
     LD:D                      0.037          mycordic/z_7
    ----------------------------------------
    Total                      7.138ns (2.107ns logic, 5.031ns route)
                                       (29.5% logic, 70.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 46 / 46
-------------------------------------------------------------------------
Offset:              3.846ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       y_now_FSM_FFd9 (FF)
  Destination Clock: clk rising

  Data Path: reset to y_now_FSM_FFd9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.222   0.683  reset_IBUF (reset_IBUF)
     INV:I->O             33   0.206   1.305  reset_INV_63_o1_INV_0 (reset_INV_63_o)
     FDS:S                     0.430          y_now_FSM_FFd9
    ----------------------------------------
    Total                      3.846ns (1.858ns logic, 1.988ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mycordic/Mmux_y_now[3]_zt[1]_Mux_189_o11'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            mycordic/tanh_7 (LATCH)
  Destination:       out<7> (PAD)
  Source Clock:      mycordic/Mmux_y_now[3]_zt[1]_Mux_189_o11 falling

  Data Path: mycordic/tanh_7 to out<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  mycordic/tanh_7 (mycordic/tanh_7)
     OBUF:I->O                 2.571          out_7_OBUF (out<7>)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
clk                        |    6.962|         |         |         |
y_now[3]_GND_110_o_Mux_40_o|         |    4.321|         |         |
y_now_FSM_FFd9             |         |    4.136|         |         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock mycordic/Mmux_y_now[3]_zt[1]_Mux_189_o11
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
mycordic/y_now[3]_PWR_6_o_Mux_178_o|         |         |    1.364|         |
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock mycordic/y_now[3]_GND_29_o_Mux_196_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
clk                                 |         |         |   80.302|         |
mycordic/y_now[3]_GND_29_o_Mux_196_o|         |         |   81.783|         |
mycordic/y_now_FSM_FFd1             |         |         |   83.830|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock mycordic/y_now[3]_PWR_6_o_Mux_178_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
clk                                 |         |         |   82.833|         |
mycordic/y_now[3]_GND_29_o_Mux_196_o|         |         |   84.315|         |
mycordic/y_now[3]_PWR_6_o_Mux_178_o |         |         |    4.442|         |
mycordic/y_now_FSM_FFd1             |         |         |   86.361|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock mycordic/y_now_FSM_FFd1
-----------------------+---------+---------+---------+---------+
                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------+---------+---------+---------+---------+
clk                    |    3.212|         |         |         |
mycordic/y_now_FSM_FFd1|    7.138|         |         |         |
y_now_FSM_FFd1         |         |    1.451|         |         |
-----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock y_now[3]_GND_110_o_Mux_40_o
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
clk                        |         |         |    3.791|         |
y_now[3]_GND_110_o_Mux_40_o|         |         |    5.645|         |
y_now_FSM_FFd9             |         |         |    5.460|         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock y_now_FSM_FFd1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.816|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock y_now_FSM_FFd9
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.861|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 14.00 secs
Total CPU time to Xst completion: 14.11 secs
 
--> 

Total memory usage is 266884 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  235 (   0 filtered)
Number of infos    :    5 (   0 filtered)

