// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
// Version: 2022.2.2
// Copyright (C) Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="fir_fir,hls_ip_2022_2_2,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcu55c-fsvh2892-2L-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.624000,HLS_SYN_LAT=17,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=252,HLS_SYN_LUT=360,HLS_VERSION=2022_2_2}" *)

module fir (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        input_r,
        output_r,
        output_r_ap_vld,
        taps_address0,
        taps_ce0,
        taps_q0
);

parameter    ap_ST_fsm_state1 = 5'd1;
parameter    ap_ST_fsm_state2 = 5'd2;
parameter    ap_ST_fsm_state3 = 5'd4;
parameter    ap_ST_fsm_state4 = 5'd8;
parameter    ap_ST_fsm_state5 = 5'd16;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] input_r;
output  [31:0] output_r;
output   output_r_ap_vld;
output  [1:0] taps_address0;
output   taps_ce0;
input  [31:0] taps_q0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg output_r_ap_vld;

(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [31:0] delay_lane_0;
reg   [31:0] delay_lane_1;
reg   [31:0] delay_lane_2;
reg   [31:0] delay_lane_3;
wire    ap_CS_fsm_state3;
wire    grp_fir_Pipeline_VITIS_LOOP_9_1_fu_59_ap_start;
wire    grp_fir_Pipeline_VITIS_LOOP_9_1_fu_59_ap_done;
wire    grp_fir_Pipeline_VITIS_LOOP_9_1_fu_59_ap_idle;
wire    grp_fir_Pipeline_VITIS_LOOP_9_1_fu_59_ap_ready;
wire   [31:0] grp_fir_Pipeline_VITIS_LOOP_9_1_fu_59_delay_lane_1_o;
wire    grp_fir_Pipeline_VITIS_LOOP_9_1_fu_59_delay_lane_1_o_ap_vld;
wire   [31:0] grp_fir_Pipeline_VITIS_LOOP_9_1_fu_59_delay_lane_2_o;
wire    grp_fir_Pipeline_VITIS_LOOP_9_1_fu_59_delay_lane_2_o_ap_vld;
wire   [31:0] grp_fir_Pipeline_VITIS_LOOP_9_1_fu_59_delay_lane_3;
wire    grp_fir_Pipeline_VITIS_LOOP_9_1_fu_59_delay_lane_3_ap_vld;
wire    grp_fir_Pipeline_VITIS_LOOP_14_2_fu_70_ap_start;
wire    grp_fir_Pipeline_VITIS_LOOP_14_2_fu_70_ap_done;
wire    grp_fir_Pipeline_VITIS_LOOP_14_2_fu_70_ap_idle;
wire    grp_fir_Pipeline_VITIS_LOOP_14_2_fu_70_ap_ready;
wire   [1:0] grp_fir_Pipeline_VITIS_LOOP_14_2_fu_70_taps_address0;
wire    grp_fir_Pipeline_VITIS_LOOP_14_2_fu_70_taps_ce0;
wire   [31:0] grp_fir_Pipeline_VITIS_LOOP_14_2_fu_70_result_out;
wire    grp_fir_Pipeline_VITIS_LOOP_14_2_fu_70_result_out_ap_vld;
reg    grp_fir_Pipeline_VITIS_LOOP_9_1_fu_59_ap_start_reg;
wire    ap_CS_fsm_state2;
reg    grp_fir_Pipeline_VITIS_LOOP_14_2_fu_70_ap_start_reg;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state5;
reg   [4:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 5'd1;
#0 delay_lane_0 = 32'd0;
#0 delay_lane_1 = 32'd0;
#0 delay_lane_2 = 32'd0;
#0 delay_lane_3 = 32'd0;
#0 grp_fir_Pipeline_VITIS_LOOP_9_1_fu_59_ap_start_reg = 1'b0;
#0 grp_fir_Pipeline_VITIS_LOOP_14_2_fu_70_ap_start_reg = 1'b0;
end

fir_fir_Pipeline_VITIS_LOOP_9_1 grp_fir_Pipeline_VITIS_LOOP_9_1_fu_59(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_fir_Pipeline_VITIS_LOOP_9_1_fu_59_ap_start),
    .ap_done(grp_fir_Pipeline_VITIS_LOOP_9_1_fu_59_ap_done),
    .ap_idle(grp_fir_Pipeline_VITIS_LOOP_9_1_fu_59_ap_idle),
    .ap_ready(grp_fir_Pipeline_VITIS_LOOP_9_1_fu_59_ap_ready),
    .delay_lane_0_load(delay_lane_0),
    .delay_lane_1_i(delay_lane_1),
    .delay_lane_1_o(grp_fir_Pipeline_VITIS_LOOP_9_1_fu_59_delay_lane_1_o),
    .delay_lane_1_o_ap_vld(grp_fir_Pipeline_VITIS_LOOP_9_1_fu_59_delay_lane_1_o_ap_vld),
    .delay_lane_2_i(delay_lane_2),
    .delay_lane_2_o(grp_fir_Pipeline_VITIS_LOOP_9_1_fu_59_delay_lane_2_o),
    .delay_lane_2_o_ap_vld(grp_fir_Pipeline_VITIS_LOOP_9_1_fu_59_delay_lane_2_o_ap_vld),
    .delay_lane_3(grp_fir_Pipeline_VITIS_LOOP_9_1_fu_59_delay_lane_3),
    .delay_lane_3_ap_vld(grp_fir_Pipeline_VITIS_LOOP_9_1_fu_59_delay_lane_3_ap_vld)
);

fir_fir_Pipeline_VITIS_LOOP_14_2 grp_fir_Pipeline_VITIS_LOOP_14_2_fu_70(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_fir_Pipeline_VITIS_LOOP_14_2_fu_70_ap_start),
    .ap_done(grp_fir_Pipeline_VITIS_LOOP_14_2_fu_70_ap_done),
    .ap_idle(grp_fir_Pipeline_VITIS_LOOP_14_2_fu_70_ap_idle),
    .ap_ready(grp_fir_Pipeline_VITIS_LOOP_14_2_fu_70_ap_ready),
    .delay_lane_2_load_1(delay_lane_2),
    .delay_lane_1_load_1(delay_lane_1),
    .input_r(input_r),
    .delay_lane_3_load(delay_lane_3),
    .taps_address0(grp_fir_Pipeline_VITIS_LOOP_14_2_fu_70_taps_address0),
    .taps_ce0(grp_fir_Pipeline_VITIS_LOOP_14_2_fu_70_taps_ce0),
    .taps_q0(taps_q0),
    .result_out(grp_fir_Pipeline_VITIS_LOOP_14_2_fu_70_result_out),
    .result_out_ap_vld(grp_fir_Pipeline_VITIS_LOOP_14_2_fu_70_result_out_ap_vld)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_fir_Pipeline_VITIS_LOOP_14_2_fu_70_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_fir_Pipeline_VITIS_LOOP_14_2_fu_70_ap_start_reg <= 1'b1;
        end else if ((grp_fir_Pipeline_VITIS_LOOP_14_2_fu_70_ap_ready == 1'b1)) begin
            grp_fir_Pipeline_VITIS_LOOP_14_2_fu_70_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_fir_Pipeline_VITIS_LOOP_9_1_fu_59_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_fir_Pipeline_VITIS_LOOP_9_1_fu_59_ap_start_reg <= 1'b1;
        end else if ((grp_fir_Pipeline_VITIS_LOOP_9_1_fu_59_ap_ready == 1'b1)) begin
            grp_fir_Pipeline_VITIS_LOOP_9_1_fu_59_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        delay_lane_0 <= input_r;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fir_Pipeline_VITIS_LOOP_9_1_fu_59_delay_lane_1_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        delay_lane_1 <= grp_fir_Pipeline_VITIS_LOOP_9_1_fu_59_delay_lane_1_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fir_Pipeline_VITIS_LOOP_9_1_fu_59_delay_lane_2_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        delay_lane_2 <= grp_fir_Pipeline_VITIS_LOOP_9_1_fu_59_delay_lane_2_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fir_Pipeline_VITIS_LOOP_9_1_fu_59_delay_lane_3_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        delay_lane_3 <= grp_fir_Pipeline_VITIS_LOOP_9_1_fu_59_delay_lane_3;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_fir_Pipeline_VITIS_LOOP_9_1_fu_59_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_fir_Pipeline_VITIS_LOOP_14_2_fu_70_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        output_r_ap_vld = 1'b1;
    end else begin
        output_r_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_fir_Pipeline_VITIS_LOOP_9_1_fu_59_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((grp_fir_Pipeline_VITIS_LOOP_14_2_fu_70_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign grp_fir_Pipeline_VITIS_LOOP_14_2_fu_70_ap_start = grp_fir_Pipeline_VITIS_LOOP_14_2_fu_70_ap_start_reg;

assign grp_fir_Pipeline_VITIS_LOOP_9_1_fu_59_ap_start = grp_fir_Pipeline_VITIS_LOOP_9_1_fu_59_ap_start_reg;

assign output_r = grp_fir_Pipeline_VITIS_LOOP_14_2_fu_70_result_out;

assign taps_address0 = grp_fir_Pipeline_VITIS_LOOP_14_2_fu_70_taps_address0;

assign taps_ce0 = grp_fir_Pipeline_VITIS_LOOP_14_2_fu_70_taps_ce0;

endmodule //fir
