## Hi there, I'm Affie Fan  
[LinkedIn](https://linkedin.com/in/affiefan) â€¢ [Email](mailto:affie.fan@mail.utoronto.ca)

---

## About Me
- Second Year Engineering Science @ University of Toronto  
- Researcher @ HFASt Lab  
- Interests: Engineering systems, circuits, and applied mathematics  

---

## Featured Projects

| **Validation of Pupil Labsâ€™ Neon Eye Tracking System** | **Caffeine Intake Optimization & Fatigue Modeling** |
|---|---|
| **Tech:** Python, D-Lab, Neon Player | **Tech:** Python, NumPy, SciPy, Matplotlib |
| Experimental validation of a head-mounted eye-tracking system, evaluating accuracy, calibration performance, and gaze data quality for behavioural research. | Mathematical and computational modeling of caffeine metabolism and fatigue using differential equations. |
| **Built:** AOI (Area of Interest) glance sorting pipelines (automated & manual) | **Built:** ODE-based caffeine metabolism & fatigue model with visualizations |
| **Impact:** Improved glance analysis efficiency | **Impact:** Data-driven evaluation of caffeine timing and dosage |
| ðŸ”— [GitHub Repo](https://github.com/yourusername/project) | ðŸ”— [GitHub Repo](https://github.com/yourusername/project) |

<br/>

| **Bridge Design Project** | **YRSTF Fruit Ripeness Detector** |
|---|---|
| **Tech:** Engineering analysis, CAD / simulation tools | **Tech:** Arduino |
| Structural engineering project focused on bridge design under realistic loading and constraint conditions. | Sensor-based system for detecting fruit ripeness using physical signal measurements. |
| **Built:** Structural calculations, load analysis models, and design documentation | **Built:** Sensor data processing and ripeness classification logic |
| **Impact:** Delivered a structurally sound bridge design | **Impact:** Demonstrated a low-cost automated ripeness detector |
| ðŸ”— [GitHub Repo](https://github.com/yourusername/project) | ðŸ”— [GitHub Repo](https://github.com/yourusername/project) |

---

## Technical Arsenal

### Languages & Frameworks
![Python](https://img.shields.io/badge/Python-3776AB?logo=python&logoColor=white)
![C](https://img.shields.io/badge/C-A8B9CC?logo=c&logoColor=black)
![Arduino](https://img.shields.io/badge/Arduino-00979D?logo=arduino&logoColor=white)
![Java](https://img.shields.io/badge/Java-ED8B00?logo=openjdk&logoColor=white)
![R](https://img.shields.io/badge/R-276DC3?logo=r&logoColor=white)
![Verilog](https://img.shields.io/badge/Verilog-000000?logo=verilog&logoColor=white)
![RISC--V](https://img.shields.io/badge/RISC--V-283272?logo=riscv&logoColor=white)

---

### Letâ€™s Connect
If youâ€™re interested in collaborating, chatting, or sharing ideas, feel free to reach out!

