{
  "module_name": "dcn201_hubp.h",
  "hash_id": "984574444d7a39d4c9c8847eb1194628f646483735605d0cbda788bb70b4053f",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/display/dc/dcn201/dcn201_hubp.h",
  "human_readable_source": " \n\n#ifndef __DC_MEM_INPUT_DCN201_H__\n#define __DC_MEM_INPUT_DCN201_H__\n\n#include \"../dcn10/dcn10_hubp.h\"\n#include \"../dcn20/dcn20_hubp.h\"\n\n#define TO_DCN201_HUBP(hubp)\\\n\tcontainer_of(hubp, struct dcn201_hubp, base)\n\n#define HUBP_REG_LIST_DCN201(id)\\\n\tHUBP_REG_LIST_DCN(id),\\\n\tSRI(PREFETCH_SETTINGS, HUBPREQ, id),\\\n\tSRI(PREFETCH_SETTINGS_C, HUBPREQ, id),\\\n\tSRI(DCSURF_FLIP_CONTROL2, HUBPREQ, id), \\\n\tSRI(CURSOR_SETTINGS, HUBPREQ, id), \\\n\tSRI(CURSOR_SURFACE_ADDRESS_HIGH, CURSOR0_, id), \\\n\tSRI(CURSOR_SURFACE_ADDRESS, CURSOR0_, id), \\\n\tSRI(CURSOR_SIZE, CURSOR0_, id), \\\n\tSRI(CURSOR_CONTROL, CURSOR0_, id), \\\n\tSRI(CURSOR_POSITION, CURSOR0_, id), \\\n\tSRI(CURSOR_HOT_SPOT, CURSOR0_, id), \\\n\tSRI(CURSOR_DST_OFFSET, CURSOR0_, id), \\\n\tSRI(DMDATA_ADDRESS_HIGH, CURSOR0_, id), \\\n\tSRI(DMDATA_ADDRESS_LOW, CURSOR0_, id), \\\n\tSRI(DMDATA_CNTL, CURSOR0_, id), \\\n\tSRI(DMDATA_SW_CNTL, CURSOR0_, id), \\\n\tSRI(DMDATA_QOS_CNTL, CURSOR0_, id), \\\n\tSRI(DMDATA_SW_DATA, CURSOR0_, id), \\\n\tSRI(DMDATA_STATUS, CURSOR0_, id),\\\n\tSRI(FLIP_PARAMETERS_0, HUBPREQ, id),\\\n\tSRI(FLIP_PARAMETERS_2, HUBPREQ, id)\n\n#define HUBP_MASK_SH_LIST_DCN201(mask_sh)\\\n\tHUBP_MASK_SH_LIST_DCN(mask_sh),\\\n\tHUBP_SF(HUBPREQ0_PREFETCH_SETTINGS, DST_Y_PREFETCH, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_PREFETCH_SETTINGS, VRATIO_PREFETCH, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_PREFETCH_SETTINGS_C, VRATIO_PREFETCH_C, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_DCSURF_FLIP_CONTROL2, SURFACE_TRIPLE_BUFFER_ENABLE, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_CURSOR_SETTINGS, CURSOR0_DST_Y_OFFSET, mask_sh), \\\n\tHUBP_SF(HUBPREQ0_CURSOR_SETTINGS, CURSOR0_CHUNK_HDL_ADJUST, mask_sh), \\\n\tHUBP_SF(CURSOR0_0_CURSOR_SURFACE_ADDRESS_HIGH, CURSOR_SURFACE_ADDRESS_HIGH, mask_sh), \\\n\tHUBP_SF(CURSOR0_0_CURSOR_SURFACE_ADDRESS, CURSOR_SURFACE_ADDRESS, mask_sh), \\\n\tHUBP_SF(CURSOR0_0_CURSOR_SIZE, CURSOR_WIDTH, mask_sh), \\\n\tHUBP_SF(CURSOR0_0_CURSOR_SIZE, CURSOR_HEIGHT, mask_sh), \\\n\tHUBP_SF(CURSOR0_0_CURSOR_CONTROL, CURSOR_MODE, mask_sh), \\\n\tHUBP_SF(CURSOR0_0_CURSOR_CONTROL, CURSOR_2X_MAGNIFY, mask_sh), \\\n\tHUBP_SF(CURSOR0_0_CURSOR_CONTROL, CURSOR_PITCH, mask_sh), \\\n\tHUBP_SF(CURSOR0_0_CURSOR_CONTROL, CURSOR_LINES_PER_CHUNK, mask_sh), \\\n\tHUBP_SF(CURSOR0_0_CURSOR_CONTROL, CURSOR_ENABLE, mask_sh), \\\n\tHUBP_SF(CURSOR0_0_CURSOR_POSITION, CURSOR_X_POSITION, mask_sh), \\\n\tHUBP_SF(CURSOR0_0_CURSOR_POSITION, CURSOR_Y_POSITION, mask_sh), \\\n\tHUBP_SF(CURSOR0_0_CURSOR_HOT_SPOT, CURSOR_HOT_SPOT_X, mask_sh), \\\n\tHUBP_SF(CURSOR0_0_CURSOR_HOT_SPOT, CURSOR_HOT_SPOT_Y, mask_sh), \\\n\tHUBP_SF(CURSOR0_0_CURSOR_DST_OFFSET, CURSOR_DST_X_OFFSET, mask_sh), \\\n\tHUBP_SF(CURSOR0_0_DMDATA_ADDRESS_HIGH, DMDATA_ADDRESS_HIGH, mask_sh), \\\n\tHUBP_SF(CURSOR0_0_DMDATA_CNTL, DMDATA_MODE, mask_sh), \\\n\tHUBP_SF(CURSOR0_0_DMDATA_CNTL, DMDATA_UPDATED, mask_sh), \\\n\tHUBP_SF(CURSOR0_0_DMDATA_CNTL, DMDATA_REPEAT, mask_sh), \\\n\tHUBP_SF(CURSOR0_0_DMDATA_CNTL, DMDATA_SIZE, mask_sh), \\\n\tHUBP_SF(CURSOR0_0_DMDATA_SW_CNTL, DMDATA_SW_UPDATED, mask_sh), \\\n\tHUBP_SF(CURSOR0_0_DMDATA_SW_CNTL, DMDATA_SW_REPEAT, mask_sh), \\\n\tHUBP_SF(CURSOR0_0_DMDATA_SW_CNTL, DMDATA_SW_SIZE, mask_sh), \\\n\tHUBP_SF(CURSOR0_0_DMDATA_QOS_CNTL, DMDATA_QOS_MODE, mask_sh), \\\n\tHUBP_SF(CURSOR0_0_DMDATA_QOS_CNTL, DMDATA_QOS_LEVEL, mask_sh), \\\n\tHUBP_SF(CURSOR0_0_DMDATA_QOS_CNTL, DMDATA_DL_DELTA, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_FLIP_PARAMETERS_0, DST_Y_PER_VM_FLIP, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_FLIP_PARAMETERS_0, DST_Y_PER_ROW_FLIP, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_FLIP_PARAMETERS_2, REFCYC_PER_META_CHUNK_FLIP_L, mask_sh),\\\n\tHUBP_SF(HUBP0_DCHUBP_CNTL, HUBP_VREADY_AT_OR_AFTER_VSYNC, mask_sh),\\\n\tHUBP_SF(HUBP0_DCHUBP_CNTL, HUBP_DISABLE_STOP_DATA_DURING_VM, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_DCSURF_FLIP_CONTROL, HUBPREQ_MASTER_UPDATE_LOCK_STATUS, mask_sh)\n\n#define DCN201_HUBP_REG_VARIABLE_LIST \\\n\tDCN2_HUBP_REG_COMMON_VARIABLE_LIST\n\n#define DCN201_HUBP_REG_FIELD_VARIABLE_LIST(type) \\\n\tDCN2_HUBP_REG_FIELD_VARIABLE_LIST(type)\n\nstruct dcn201_hubp_registers {\n\tDCN201_HUBP_REG_VARIABLE_LIST;\n};\n\nstruct dcn201_hubp_shift {\n\tDCN201_HUBP_REG_FIELD_VARIABLE_LIST(uint8_t);\n};\n\nstruct dcn201_hubp_mask {\n\tDCN201_HUBP_REG_FIELD_VARIABLE_LIST(uint32_t);\n};\n\nstruct dcn201_hubp {\n\tstruct hubp base;\n\tstruct dcn_hubp_state state;\n\tconst struct dcn201_hubp_registers *hubp_regs;\n\tconst struct dcn201_hubp_shift *hubp_shift;\n\tconst struct dcn201_hubp_mask *hubp_mask;\n};\n\nbool dcn201_hubp_construct(\n\tstruct dcn201_hubp *hubp201,\n\tstruct dc_context *ctx,\n\tuint32_t inst,\n\tconst struct dcn201_hubp_registers *hubp_regs,\n\tconst struct dcn201_hubp_shift *hubp_shift,\n\tconst struct dcn201_hubp_mask *hubp_mask);\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}