Received: from CO1PR03CU002.outbound.protection.outlook.com (mail-westus2azon11010060.outbound.protection.outlook.com [52.101.46.60])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id DA22F36308E;
	Fri, 24 Jul 2026 08:28:42 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=52.101.46.60
ARC-Seal:i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1784881731; cv=fail; b=Zu2ST1qtxv554sGxqHCWVTlwgR4q2MJL5KW2Sp/pXtNekzgGboBub9Vk7fNBk6lp/R/My8z7qbpPRgmavsBKpDQY9sfrQh/qGUSzqiE4jf6bnssZyns65818yeye9uETGFc6gwX4adxlXvkJIGfno0rfcNu9Ta1tCGhuchlSmfc=
ARC-Message-Signature:i=2; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1784881731; c=relaxed/simple;
	bh=enVWj6YrmerZrxHx7NmUjkZg3ZqfdPfUILxzfay47LI=;
	h=Message-ID:Date:Subject:To:Cc:References:From:In-Reply-To:
	 Content-Type:MIME-Version; b=W5ojkraDdeMxVvlfMTVprLAO9gPHmP2/xGb4snvL1g3RXfamsexgviI5szZLxbA57xVN9oP+peoUaACHYqUicCx9U0bBE3ZwBxstrlcHqPmx/0m7NpvJhx42WzhiO8XqJY150NOGzmovwF5UJwCSbBZBMIwBl6KfQrTgPvd8Rz0=
ARC-Authentication-Results:i=2; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=nvidia.com; spf=fail smtp.mailfrom=nvidia.com; dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com header.b=nSUksJTm; arc=fail smtp.client-ip=52.101.46.60
Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=nvidia.com
Authentication-Results: smtp.subspace.kernel.org; spf=fail smtp.mailfrom=nvidia.com
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com header.b="nSUksJTm"
ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none;
 b=alM7N0SVPM1PeagJ2bTgx1L5r4j50+J9l+Iq00tunU9ua1W9T7uPC7QmuSCoz4i23dxvipW/digjpO/A4DprMFDCWjrrUkGwUE7XyT5YFypm0cM+6o3cQIKNdpdiUsINOzOqqh0LP/LCVXnZGAJIMdsj/wWbIhWhvAMGxbGzA+N1YHE3cSg0QH5i7U2TMyPSu2DUs07jgoG7aUjFoFyWjSyPiV5zJwWmwZhrPnFrSkUli2UXKdutvAzweCvBu4VEqaHXUp1YAZ8Z3yvXW37Wipazqg3yVWeOJXpMzR4TlklZCO+5m1L9DCGOHuuRDkWPr/pAEGXlniibYM1BkUGaNA==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;
 s=arcselector10001;
 h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;
 bh=Qm7FiAcRHpP14qmskuQODLz6xeubkrz3g7ksimp0rsU=;
 b=J/6bVbj9pFQTeBhMb9wfDZDYrnCR62Y+iXKhb9bbcGmAZCcioxe2JYghsVWhj0WsXOBiCSuRTzsQv3cHc1cJNVnJTAw5foebXF9poT3sP/3oxa90TF8xfFI+acDszOOHg+zFLIUYFCA1hT7XO2XdUU534fPfBJ+kTSmeuCRREoUAF9n6qHb/XXd0k3NpdE+Tpo5AXuu91CeRAWhVTueWvDnwTeb7FT7JyLOS2g2+sWNYuCWog5dL9uCT0iraOfjisR9enLYdxpSweeASEyxE2GWxoF4lMAjSayzDEbkv4p7oh21RSX88S+vMRE9yYx+KT2SZWBJ+lSzoNJ0RQW9uMQ==
ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass
 smtp.mailfrom=nvidia.com; dmarc=pass action=none header.from=nvidia.com;
 dkim=pass header.d=nvidia.com; arc=none
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com;
 s=selector2;
 h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;
 bh=Qm7FiAcRHpP14qmskuQODLz6xeubkrz3g7ksimp0rsU=;
 b=nSUksJTmwgagRnYVKdVE15WHE/rzmjVBlfMz+ZF6o5zKUSD+rLyv+hQzYLc73w+QpHDl9nrVFf4pLs+A5VBq8WKIhFH9L3/YPRw0Ft1FKBYPPUyypl4pkaLoC6leOQstQDztHaNC6AM923uAFw+PLQ7VEFnBb8l8INTuLmTwXAn+CexBz+IR6FoPFGzvC/Ehfy699y+8VFg99/AIAqHDP0pvUiMq2aSe8HnYXd+A+mnIIKtE/4YHVwQtUDzbze80hF3y7K5sYJIOf7K9OpK0Xt3LQu9GKKmkPiP/OcSJRQzD16MkDV27/vdDX+bdKo+aWTY42gcYSc3YnQnkrbEUcw==
Authentication-Results: dkim=none (message not signed)
 header.d=none;dmarc=none action=none header.from=nvidia.com;
Received: from DS0PR12MB8245.namprd12.prod.outlook.com (2603:10b6:8:f2::16) by
 SA3PR12MB7878.namprd12.prod.outlook.com (2603:10b6:806:31e::10) with
 Microsoft SMTP Server (version=TLS1_2,
 cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.21.245.10; Fri, 24 Jul
 2026 08:28:31 +0000
Received: from DS0PR12MB8245.namprd12.prod.outlook.com
 ([fe80::e7c5:cfca:a597:7fa4]) by DS0PR12MB8245.namprd12.prod.outlook.com
 ([fe80::e7c5:cfca:a597:7fa4%4]) with mapi id 15.21.0245.010; Fri, 24 Jul 2026
 08:28:28 +0000
Message-ID: <063777d8-cd4d-43cc-8f65-102191848c9d@nvidia.com>
Date: Fri, 24 Jul 2026 13:58:15 +0530
User-Agent: Mozilla Thunderbird
Subject: Re: [PATCH v8 4/6] PCI: tegra: Add Tegra264 support
To: Thierry Reding <thierry.reding@kernel.org>
Cc: linux-pci@vger.kernel.org, devicetree@vger.kernel.org,
 linux-tegra@vger.kernel.org, linux-kernel@vger.kernel.org,
 linux-arm-kernel@lists.infradead.org, Thierry Reding <treding@nvidia.com>,
 Bjorn Helgaas <bhelgaas@google.com>,
 Lorenzo Pieralisi <lpieralisi@kernel.org>,
 =?UTF-8?Q?Krzysztof_Wilczy=C5=84ski?= <kwilczynski@kernel.org>,
 Manivannan Sadhasivam <mani@kernel.org>, Rob Herring <robh@kernel.org>,
 Krzysztof Kozlowski <krzk+dt@kernel.org>, Conor Dooley
 <conor+dt@kernel.org>, Thierry Reding <thierry.reding@gmail.com>,
 Jonathan Hunter <jonathanh@nvidia.com>,
 Karthikeyan Mitran <m.karthikeyan@mobiveil.co.in>,
 Hou Zhiqiang <Zhiqiang.Hou@nxp.com>,
 Thomas Petazzoni <thomas.petazzoni@bootlin.com>, =?UTF-8?Q?Pali_Roh=C3=A1r?=
 <pali@kernel.org>, Michal Simek <michal.simek@amd.com>,
 Kevin Xie <kevin.xie@starfivetech.com>, Aksh Garg <a-garg7@ti.com>
References: <20260716-tegra264-pcie-v8-0-23e51589229b@nvidia.com>
 <20260716-tegra264-pcie-v8-4-23e51589229b@nvidia.com>
Content-Language: en-US
X-Nvconfidentiality: public
From: Manikanta Maddireddy <mmaddireddy@nvidia.com>
In-Reply-To: <20260716-tegra264-pcie-v8-4-23e51589229b@nvidia.com>
Content-Type: text/plain; charset=UTF-8; format=flowed
Content-Transfer-Encoding: 7bit
X-ClientProxiedBy: PNYPR01CA0084.INDPRD01.PROD.OUTLOOK.COM
 (2603:1096:c01:2b4::7) To CY8PR12MB8244.namprd12.prod.outlook.com
 (2603:10b6:930:72::7)
Precedence: bulk
X-Mailing-List: linux-tegra@vger.kernel.org
List-Id: <linux-tegra.vger.kernel.org>
List-Subscribe: <mailto:linux-tegra+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:linux-tegra+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
X-MS-PublicTrafficType: Email
X-MS-TrafficTypeDiagnostic: DS0PR12MB8245:EE_|SA3PR12MB7878:EE_
X-MS-Office365-Filtering-Correlation-Id: 5454875d-0e45-470f-dab0-08dee95d8951
X-MS-Exchange-SenderADCheck: 1
X-MS-Exchange-AntiSpam-Relay: 0
X-Microsoft-Antispam:
	BCL:0;ARA:13230040|23010399003|376014|7416014|1800799024|366016|6133799003|3023799007|11063799006|10067099003|56012099006|5023799004|4143699003|18002099003|22082099003;
X-Microsoft-Antispam-Message-Info:
	DMxDBLkN41/sfNRlWNF7qrqvUR6fP0tbKpP8ehXq99u4qnGEgo23VDDtCT4PHp3/q8pt3qdv5JrzWp6mTJL9kr3tv5vGiCBUezELX6CkeYSpesvJgrjFQhN1hn2K8mdXa/mIuAQXCdoK6GnCwWpa+/jmvzwSkiSv0Rqk68mHBNjHhfxaDq3NkQK+sG+do5XV10AWVEWviV3lqQ3G1D4YmV3XyUr6L5yiumbjMy7jN82MF0ao7dzHt2e5VYcBRfJWNlL7Ck6goPvgFZLAvnIfDx9RIRXNNNIAgQ36yEg2Dq1ygaJHaI0C8FLE6nEOOx3DCYRpoXbDrYBXRCUyWxrg1XXR32CDbIwtGvNc7HKOHWDK7d7UfymbwDDDIiFMpflTJTzZDBYq/JZUmf91qwqk4ZDXdy/NIWWjpEnlOODPIX4YQTmhf49yOvHo9P16/IBm9leCIZnryYmgfg1X8LoXUvB7ep2h2j6+HP89CCivZcBY1M4ASDr3Wultpux7iUYmNTprzFLAIP6yXCpuGUkxgv/IxVY5SAkjcWz0+TxnLjw2aa6ZWRaCobAcKUGXrNx9hlKSj4XdU5vNs6lFcPr2RxQ3ebVVfqS5XJUDPaSiqiHPZnSUmZg0NPrmZs8nNAl1bsJGGIGeBl5niHkK/xK8rHAA7WsuI1Y99AKYouGxxUU=
X-Forefront-Antispam-Report:
	CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:DS0PR12MB8245.namprd12.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(23010399003)(376014)(7416014)(1800799024)(366016)(6133799003)(3023799007)(11063799006)(10067099003)(56012099006)(5023799004)(4143699003)(18002099003)(22082099003);DIR:OUT;SFP:1101;
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0:
	=?utf-8?B?M3g1Zno5aWkwVzVLbWhDVkM1Znhoa0ZnRU9HajNURzl5dlI3aDdjeTlhQXZJ?=
 =?utf-8?B?SG1wREprWGx5QUh6aXhhSmRLVzg2dkN4STNpNjVYRkxJbHN1Mm96WUZIL2J2?=
 =?utf-8?B?OXhpbE83bFVOS2ZFZnlmbHVnRUNzMWZXdzlQNUYxTGtLVTEzQUcyUWNjRzFW?=
 =?utf-8?B?Z0pXRUJDblpETnlXeGdHbjlONTFWV21ka2tJUTRJem5zeFM2MDZoVkJsRVI1?=
 =?utf-8?B?bUJaSFU1SDBGR1ZsUzZROFRYTGE4b3Jvem1mZzlwUjZCekR4MkNnTENtQzIy?=
 =?utf-8?B?MmUvM0I0aVRtNnhCUDFCU2ZnZWJvdDlGQVJyTHl4M242Z0JDRmdwcFhvT1JZ?=
 =?utf-8?B?Snp3aEJqcTJCbXFZRWRmMVgrVHAxN3dhZ29jeGlhcTNuZFE0b1dDZ2RaQXlV?=
 =?utf-8?B?WUttUnF3ZTJ1THQ4NVBkWHRiTlNTOU15Mmk5NVNib0RQRnRBOE9kL3JHb3ZM?=
 =?utf-8?B?Wm5YZzk2VWFHR2kzeUx6R1BjMmc1Qm9WSVMyTUUrMUErbUNkUUxldE5XL3RK?=
 =?utf-8?B?SVdmemYwVENYdmpjbzRCcmZRZTVkcVVHRWdobXk2ZVg0ZDFFZlBkcFViQ1kz?=
 =?utf-8?B?TnBvL2VPQzNXYU9wejFPY0VkcUxobXdpOS9yZlNwS1F6T0FpNmRNNXNXK2dM?=
 =?utf-8?B?UkovUUc3UWFXRUVvQW45UGY3UnoydEo3MjEwSlpPZHRpL3E5T0JjcHh3TmdW?=
 =?utf-8?B?TXlHbXFpQTdkMjByWi9SU0RRU2dBbEtjODJ0RlhEMHY1NVZnQVhyOCtzN3dm?=
 =?utf-8?B?VExCK0o2RGVMR2NUS0o4Ukx2Q0lmQUZXT0I4NncrS09JZlg5NDNiaFF6ZnJX?=
 =?utf-8?B?U054b2FMZDkvcGZXQmlTZXliMjB3dWxIaThUYmdaTElHcnFwaUJ6eW5vMnJ3?=
 =?utf-8?B?MnJTeXJxeTVPelQ5d3BWMzFsK2JCbXJhS1hpNjk5TERtVXkyeDFRR1ZkT3p2?=
 =?utf-8?B?L05ZdDZCMnJUM29Sd1dLSHJCamZiMXh2TzVmT0RMMm5BRVRoTjk3QlNNUjFC?=
 =?utf-8?B?NnFad25ILzI1aDFDK3N6VGVBS2t0akJjSEwzOC9IdFB0T0VBWGRrMGRyTzhQ?=
 =?utf-8?B?TUZOb0VuVTJLRHZFZmplaXVRWTVCWk1IRnRsVXhjZ2pIMVVHSG1uQVErVnNs?=
 =?utf-8?B?ZEozYjh2dFdIOVZySElDMzdnZkppcU1QMHE4RHNISHp0L2kzekZNQ1B4bEF6?=
 =?utf-8?B?OVMyQU0xYjFYczBnRDRPdWNrcXVKTlF0cHhWbkhTQkZTU1JSbFZ0ejM1SGdm?=
 =?utf-8?B?Q1hzVWFyNDdaOUtuaGNKWk9QRExFaGVDbVFvUXhReUpEVTZ5MGRMTGx6emJl?=
 =?utf-8?B?TGRZT0JEbmVwcGxLeUJYc3pKUDVmVjkzeTUyUWxsOXdrVHBDZ0krTm8ySHFw?=
 =?utf-8?B?eGFZcjlZcXMyL2hJak9PTmkrc1pPVkJ4KzBzREgrK24zQzBLTU5JUFV6SXRP?=
 =?utf-8?B?Q2NoRWp1VUhuV3FENEY4djBnWlk2WU1wNmFCV2l5OGVFSHFRNEtBZVFUK2RR?=
 =?utf-8?B?aVBOMjFjNHJoNzBwVVBicExEQkNoU1F3Z1U5UWNVMHBTZzlRUlVSQm9zQkhQ?=
 =?utf-8?B?MGYwa2JwUGFiMEdQcGF3Q1dydjE5bE56RlBFY3ZjUEFTQWZNb3hkR2g2Y3hT?=
 =?utf-8?B?L2tmTmRiT2p3bE9iZ3pXSEk0a0dsQit3MW5sclJJcVcvWFdzTHRpeGp2eWEx?=
 =?utf-8?B?Wm56Qks0NG9LSW16WDJ3dm00bzl0b1YwMXBRbHhlMGxaeUMvL3pYNWFoYWw2?=
 =?utf-8?B?UnM1dnowYS9QdEdEekJ1eUJweGhZbjRhTjl0a1hFMHB5aGg5UVYxM0RuWThT?=
 =?utf-8?B?am82OStreHBRQkRGdXVFWkRHWTRvbGZta0NMd3pvcW1tOVk4Q3NTdDQvVnFV?=
 =?utf-8?B?UWVuL28yNFRLcTFsWEFwT25mNmJyTnphRVBISXQ5ZTJkNm01NVNDdDJ2WGFy?=
 =?utf-8?B?TDE1NXFRM3NZb3lXWStwdmNQRG5yYkc4MENDcnE4SUQ1QThTYTFicndxeDhH?=
 =?utf-8?B?ckVpRklIdUUrS3RreTZZWFJnQzFybHRoV0ppRVlqc3dBS2NsVEhpMVRWdzhv?=
 =?utf-8?B?RHhKNXA4eHRscHAzZ21BUmdGb2hXeFZWbm9UaTQ4Q0V6NGozalluSVJZdVpS?=
 =?utf-8?B?R05NTjRuRzFxalNMdnJoc2dEYXY0S2xkamZGZGo2L1U2aUtURElSTWJVY0hz?=
 =?utf-8?B?U2tZMldERnNJaUwwWG1zQnpFeXBsMXZ1WGZQaC9rQzBpRmtDMUFJL29yaUdy?=
 =?utf-8?B?ZmNSenRtc09lRDVUeXUzbDVpYi9NNGR1TXlKZFFkd0QyNFg3OUpNVGF5KzRJ?=
 =?utf-8?B?Y05sSGQ2MnY2NU92OU9aN2w5dWNXc1A0ZkVIem9tenk5ZTl6dzFuSG5Vbkw0?=
 =?utf-8?Q?yIbo8sdtg6gXGl/s=3D?=
X-OriginatorOrg: Nvidia.com
X-MS-Exchange-CrossTenant-Network-Message-Id: 5454875d-0e45-470f-dab0-08dee95d8951
X-MS-Exchange-CrossTenant-AuthSource: CY8PR12MB8244.namprd12.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 24 Jul 2026 08:28:28.7727
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: qfgvyq0pFPSiB6SsvsVKyPa6IR5CQhUrr2QryFsuzTfXbjXZj39dtIXK3u88i5FEX2n/qed5j7bF6Bm8kq8Wwg==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: SA3PR12MB7878



On 16/07/26 10:37 pm, Thierry Reding wrote:
> From: Thierry Reding <treding@nvidia.com>
> 
> Add a driver for the PCIe controller found on NVIDIA Tegra264 SoCs. The
> driver is very small, with its main purpose being to set up the address
> translation registers and then creating a standard PCI host using ECAM.
> 
> Signed-off-by: Manikanta Maddireddy <mmaddireddy@nvidia.com>
> Signed-off-by: Thierry Reding <treding@nvidia.com>
> ---
> Changes in v8:
> - remove controller deinitialization, firmware does this already
> - separately track hotplug support and link up state for clarity
> - select pinctrl sleep state on suspend for symmetry with resume
> - fail probe if the link is down and not hotplug-capable
> - remove WAKE# IRQ support
> - add err_ prefix to gotos
> 
> Changes in v7:
> - select PCI_ECAM to satisfy the build dependency (Jonathan Hunter)
> - remove pre-silicon support patch to avoid extra build dependency
> 
> Changes in v6:
> - remove unneeded pm_runtime_disable() call (Sashiko)
> - do not use noirq suspend/resume callbacks (Sashiko)
> - wrap PM ops in pm_ptr() macro (Sashiko)
> - use standard wait times with msleep() (Lukas Wunner)
> - properly check errors for wake IRQs
> - fix build failures /o\
> 
> Changes in v5:
> - make PCIE_TEGRA264 symbol tristate
> - drop dependency on PCI_MSI
> - reorganize tegra264_pcie struct
> - use standard wake-gpios property
> - rename tegra264_pcie_bpmp_set_rp_state() to tegra264_pcie_power_off()
> - use dev_err() instead of dev_info() for some error messages
> - add clarifying comment as to why bandwidth requests aren't fatal
> - address some compiler warnings on 32-bit physical address platforms
> - drop needless comments
> - explicitly deinitialize controller on suspend
> - use devm_pm_runtime_active_enabled()
> - rename "free" label to "free_ecam"
> - use dev_err_probe() in more places
> - reselect default pin state during resume, not probe
> - return early on absence of wake GPIO
> - simplify BW value calculation
> 
> Changes in v2:
> - specify generations applicable for PCI_TEGRA driver to avoid confusion
> - drop SPDX-FileCopyrightText tag
> - rename link_state to link_up to clarify meaning
> - replace memset() by an empty initializer
> - sanity-check only enable BAR regions
> - bring PCI link out of reset in case firmware didn't
> - use common wait times instead of defining our own
> - use core helpers to parse and print PCI link speed
> - fix multi-line comment
> - use dev_err_probe() more ubiquitously
> - fix probe sequence and error cleanup
> - use DEFINE_NOIRQ_DEV_PM_OPS() to avoid warnings for !PM_SUSPEND
> - reuse more standard registers and remove unused register definitions
> - use %pe and ERR_PTR() to print symbolic errors
> - add signed-off-by from Manikanta as the original author
> - add myself as author after significantly modifying the driver
> ---
>   drivers/pci/controller/Kconfig         |  10 +-
>   drivers/pci/controller/Makefile        |   1 +
>   drivers/pci/controller/pcie-tegra264.c | 485 +++++++++++++++++++++++++++++++++
>   3 files changed, 495 insertions(+), 1 deletion(-)
> 
> diff --git a/drivers/pci/controller/Kconfig b/drivers/pci/controller/Kconfig
> index 2247709ef6d6..3045c8aecc7e 100644
> --- a/drivers/pci/controller/Kconfig
> +++ b/drivers/pci/controller/Kconfig
> @@ -255,7 +255,15 @@ config PCI_TEGRA
>   	select IRQ_MSI_LIB
>   	help
>   	  Say Y here if you want support for the PCIe host controller found
> -	  on NVIDIA Tegra SoCs.
> +	  on NVIDIA Tegra SoCs (Tegra20 through Tegra186).
> +
> +config PCIE_TEGRA264
> +	tristate "NVIDIA Tegra264 PCIe controller"
> +	depends on ARCH_TEGRA || COMPILE_TEST
> +	select PCI_ECAM
> +	help
> +	  Say Y here if you want support for the PCIe host controller found
> +	  on NVIDIA Tegra264 SoCs.
>   
>   config PCIE_RCAR_HOST
>   	bool "Renesas R-Car PCIe controller (host mode)"
> diff --git a/drivers/pci/controller/Makefile b/drivers/pci/controller/Makefile
> index ac8db283f0fe..d478743b5142 100644
> --- a/drivers/pci/controller/Makefile
> +++ b/drivers/pci/controller/Makefile
> @@ -7,6 +7,7 @@ obj-$(CONFIG_PCI_HYPERV_INTERFACE) += pci-hyperv-intf.o
>   obj-$(CONFIG_PCI_MVEBU) += pci-mvebu.o
>   obj-$(CONFIG_PCI_AARDVARK) += pci-aardvark.o
>   obj-$(CONFIG_PCI_TEGRA) += pci-tegra.o
> +obj-$(CONFIG_PCIE_TEGRA264) += pcie-tegra264.o
>   obj-$(CONFIG_PCI_RCAR_GEN2) += pci-rcar-gen2.o
>   obj-$(CONFIG_PCIE_RCAR_HOST) += pcie-rcar.o pcie-rcar-host.o
>   obj-$(CONFIG_PCIE_RCAR_EP) += pcie-rcar.o pcie-rcar-ep.o
> diff --git a/drivers/pci/controller/pcie-tegra264.c b/drivers/pci/controller/pcie-tegra264.c
> new file mode 100644
> index 000000000000..7071f4b3b97b
> --- /dev/null
> +++ b/drivers/pci/controller/pcie-tegra264.c
> @@ -0,0 +1,485 @@
> +// SPDX-License-Identifier: GPL-2.0-only
> +/*
> + * PCIe host controller driver for Tegra264 SoC
> + *
> + * Copyright (c) 2022-2026, NVIDIA CORPORATION. All rights reserved.
> + */
> +
> +#include <linux/delay.h>
> +#include <linux/gpio/consumer.h>

GPIO header can be removed since WAKE gpio feature is removed.

> +#include <linux/init.h>
> +#include <linux/interconnect.h>
> +#include <linux/interrupt.h>

Interrupt header file can be removed.

> +#include <linux/iopoll.h>
> +#include <linux/kernel.h>
> +#include <linux/module.h>
> +#include <linux/of_address.h>
> +#include <linux/of_device.h>
> +#include <linux/of.h>
> +#include <linux/of_pci.h>
> +#include <linux/of_platform.h>
> +#include <linux/pci-ecam.h>
> +#include <linux/pci.h>
> +#include <linux/pinctrl/consumer.h>
> +#include <linux/platform_device.h>
> +#include <linux/pm_runtime.h>
> +
> +#include <soc/tegra/bpmp.h>
> +#include <soc/tegra/bpmp-abi.h>
> +#include <soc/tegra/fuse.h>
> +
> +#include "../pci.h"
> +
> +/* XAL registers */
> +#define XAL_RC_ECAM_BASE_HI			0x00
> +#define XAL_RC_ECAM_BASE_LO			0x04
> +#define XAL_RC_ECAM_BUSMASK			0x08
> +#define XAL_RC_IO_BASE_HI			0x0c
> +#define XAL_RC_IO_BASE_LO			0x10
> +#define XAL_RC_IO_LIMIT_HI			0x14
> +#define XAL_RC_IO_LIMIT_LO			0x18
> +#define XAL_RC_MEM_32BIT_BASE_HI		0x1c
> +#define XAL_RC_MEM_32BIT_BASE_LO		0x20
> +#define XAL_RC_MEM_32BIT_LIMIT_HI		0x24
> +#define XAL_RC_MEM_32BIT_LIMIT_LO		0x28
> +#define XAL_RC_MEM_64BIT_BASE_HI		0x2c
> +#define XAL_RC_MEM_64BIT_BASE_LO		0x30
> +#define XAL_RC_MEM_64BIT_LIMIT_HI		0x34
> +#define XAL_RC_MEM_64BIT_LIMIT_LO		0x38
> +#define XAL_RC_BAR_CNTL_STANDARD		0x40
> +#define XAL_RC_BAR_CNTL_STANDARD_IOBAR_EN	BIT(0)
> +#define XAL_RC_BAR_CNTL_STANDARD_32B_BAR_EN	BIT(1)
> +#define XAL_RC_BAR_CNTL_STANDARD_64B_BAR_EN	BIT(2)
> +
> +/* XTL registers */
> +#define XTL_RC_PCIE_CFG_LINK_STATUS		0x5a
> +
> +#define XTL_RC_MGMT_PERST_CONTROL		0x218
> +#define XTL_RC_MGMT_PERST_CONTROL_PERST_O_N	BIT(0)
> +
> +#define XTL_RC_MGMT_CLOCK_CONTROL		0x47c
> +#define XTL_RC_MGMT_CLOCK_CONTROL_PEX_CLKREQ_I_N_PIN_USE_CONV_TO_PRSNT	BIT(9)
> +
> +struct tegra264_pcie {
> +	struct device *dev;
> +
> +	/* I/O memory */
> +	void __iomem *xal;
> +	void __iomem *xtl;
> +	void __iomem *ecam;
> +
> +	/* bridge configuration */
> +	struct pci_config_window *cfg;
> +	struct pci_host_bridge *bridge;
> +
> +	/* BPMP and bandwidth management */
> +	struct icc_path *icc_path;
> +	struct tegra_bpmp *bpmp;
> +	u32 ctl_id;
> +
> +	bool supports_hotplug;
> +	bool link_up;
> +};
> +
> +static void tegra264_pcie_power_off(struct tegra264_pcie *pcie)
> +{
> +	struct tegra_bpmp_message msg = {};
> +	struct mrq_pcie_request req = {};
> +	int err;
> +
> +	req.cmd = CMD_PCIE_RP_CONTROLLER_OFF;
> +	req.rp_ctrlr_off.rp_controller = pcie->ctl_id;
> +
> +	msg.mrq = MRQ_PCIE;
> +	msg.tx.data = &req;
> +	msg.tx.size = sizeof(req);
> +
> +	err = tegra_bpmp_transfer(pcie->bpmp, &msg);
> +	if (err)
> +		dev_err(pcie->dev, "failed to turn off PCIe #%u: %pe\n",
> +			pcie->ctl_id, ERR_PTR(err));
> +
> +	if (msg.rx.ret)
> +		dev_err(pcie->dev, "failed to turn off PCIe #%u: %d\n",
> +			pcie->ctl_id, msg.rx.ret);
> +}
> +
> +static void tegra264_pcie_icc_set(struct tegra264_pcie *pcie)
> +{
> +	u32 value, speed, width;
> +	int err;
> +
> +	value = readw(pcie->ecam + XTL_RC_PCIE_CFG_LINK_STATUS);
> +	speed = FIELD_GET(PCI_EXP_LNKSTA_CLS, value);
> +	width = FIELD_GET(PCI_EXP_LNKSTA_NLW, value);
> +
> +	value = Mbps_to_icc(width * PCIE_SPEED2MBS_ENC(pcie_link_speed[speed]));
> +
> +	/*
> +	 * We don't want to error out here because a boot-critical device
> +	 * could be connected to this root port. Failure to set the bandwidth
> +	 * request may have an adverse impact on performance, but it is not
> +	 * generally fatal, so we opt to continue regardless so that users
> +	 * get a chance to fix things.
> +	 */
> +	err = icc_set_bw(pcie->icc_path, value, value);
> +	if (err < 0)
> +		dev_err(pcie->dev,
> +			"failed to request bandwidth (%u MBps): %pe\n",
> +			value, ERR_PTR(err));
> +}
> +
> +/*
> + * The various memory regions used by the controller (I/O, memory, ECAM) are
> + * set up during early boot and have hardware-level protections in place. If
> + * the DT ranges don't match what's been setup, the controller won't be able
> + * to write the address endpoints properly, so make sure to validate that DT
> + * and firmware programming agree on these ranges.
> + */
> +static bool tegra264_pcie_check_ranges(struct platform_device *pdev)
> +{
> +	struct tegra264_pcie *pcie = platform_get_drvdata(pdev);
> +	struct device_node *np = pcie->dev->of_node;
> +	struct of_pci_range_parser parser;
> +	phys_addr_t phys, limit, hi, lo;
> +	struct of_pci_range range;
> +	struct resource *res;
> +	bool status = true;
> +	u32 value;
> +	int err;
> +
> +	err = of_pci_range_parser_init(&parser, np);
> +	if (err < 0)
> +		return false;
> +
> +	for_each_of_pci_range(&parser, &range) {
> +		unsigned int addr_hi, addr_lo, limit_hi, limit_lo, enable;
> +		unsigned long type = range.flags & IORESOURCE_TYPE_BITS;
> +		phys_addr_t start, end, mask;
> +		const char *region = NULL;
> +
> +		end = range.cpu_addr + range.size - 1;
> +		start = range.cpu_addr;
> +
> +		switch (type) {
> +		case IORESOURCE_IO:
> +			addr_hi = XAL_RC_IO_BASE_HI;
> +			addr_lo = XAL_RC_IO_BASE_LO;
> +			limit_hi = XAL_RC_IO_LIMIT_HI;
> +			limit_lo = XAL_RC_IO_LIMIT_LO;
> +			enable = XAL_RC_BAR_CNTL_STANDARD_IOBAR_EN;
> +			mask = SZ_64K - 1;
> +			region = "I/O";
> +			break;
> +
> +		case IORESOURCE_MEM:
> +			if (range.flags & IORESOURCE_PREFETCH) {
> +				addr_hi = XAL_RC_MEM_64BIT_BASE_HI;
> +				addr_lo = XAL_RC_MEM_64BIT_BASE_LO;
> +				limit_hi = XAL_RC_MEM_64BIT_LIMIT_HI;
> +				limit_lo = XAL_RC_MEM_64BIT_LIMIT_LO;
> +				enable = XAL_RC_BAR_CNTL_STANDARD_64B_BAR_EN;
> +				region = "prefetchable memory";
> +			} else {
> +				addr_hi = XAL_RC_MEM_32BIT_BASE_HI;
> +				addr_lo = XAL_RC_MEM_32BIT_BASE_LO;
> +				limit_hi = XAL_RC_MEM_32BIT_LIMIT_HI;
> +				limit_lo = XAL_RC_MEM_32BIT_LIMIT_LO;
> +				enable = XAL_RC_BAR_CNTL_STANDARD_32B_BAR_EN;
> +				region = "memory";
> +			}
> +
> +			mask = SZ_1M - 1;
> +			break;
> +		}
> +
> +		/* not interested in anything that's not I/O or memory */
> +		if (!region)
> +			continue;
> +
> +		/* don't check regions that haven't been enabled */
> +		value = readl(pcie->xal + XAL_RC_BAR_CNTL_STANDARD);
> +		if ((value & enable) == 0)
> +			continue;
> +
> +		hi = readl(pcie->xal + addr_hi);
> +		lo = readl(pcie->xal + addr_lo);
> +		phys = ((hi << 16) << 16) | lo;
> +
> +		hi = readl(pcie->xal + limit_hi);
> +		lo = readl(pcie->xal + limit_lo);
> +		limit = ((hi << 16) << 16) | lo | mask;
> +
> +		if (phys != start || limit != end) {
> +			dev_err(pcie->dev,
> +				"%s region mismatch: %pap-%pap -> %pap-%pap\n",
> +				region, &phys, &limit, &start, &end);
> +			status = false;
> +		}
> +	}
> +
> +	res = platform_get_resource_byname(pdev, IORESOURCE_MEM, "ecam");
> +	if (!res)
> +		return false;
> +
> +	hi = readl(pcie->xal + XAL_RC_ECAM_BASE_HI);
> +	lo = readl(pcie->xal + XAL_RC_ECAM_BASE_LO);
> +	phys = ((hi << 16) << 16) | lo;
> +
> +	value = readl(pcie->xal + XAL_RC_ECAM_BUSMASK);
> +	limit = phys + ((value + 1) << 20) - 1;
> +
> +	if (phys != res->start || limit != res->end) {
> +		dev_err(pcie->dev,
> +			"ECAM region mismatch: %pap-%pap -> %pap-%pap\n",
> +			&phys, &limit, &res->start, &res->end);
> +		status = false;
> +	}
> +
> +	return status;
> +}
> +
> +static bool tegra264_pcie_supports_hotplug(struct tegra264_pcie *pcie)
> +{
> +	u32 value = readl(pcie->xtl + XTL_RC_MGMT_CLOCK_CONTROL);
> +
> +	return (value & XTL_RC_MGMT_CLOCK_CONTROL_PEX_CLKREQ_I_N_PIN_USE_CONV_TO_PRSNT) != 0;
> +}
> +
> +static bool tegra264_pcie_link_up(struct tegra264_pcie *pcie,
> +				  enum pci_bus_speed *speed)
> +{
> +	u16 value = readw(pcie->ecam + XTL_RC_PCIE_CFG_LINK_STATUS);
> +
> +	if (value & PCI_EXP_LNKSTA_DLLLA) {
> +		if (speed)
> +			*speed = pcie_link_speed[FIELD_GET(PCI_EXP_LNKSTA_CLS,
> +							   value)];
> +
> +		return true;
> +	}
> +
> +	return false;
> +}
> +
> +static void tegra264_pcie_init(struct tegra264_pcie *pcie)
> +{
> +	enum pci_bus_speed speed;
> +	unsigned int i;
> +	u32 value;
> +
> +	/* bring the endpoint out of reset */
> +	value = readl(pcie->xtl + XTL_RC_MGMT_PERST_CONTROL);
> +	value |= XTL_RC_MGMT_PERST_CONTROL_PERST_O_N;
> +	writel(value, pcie->xtl + XTL_RC_MGMT_PERST_CONTROL);
> +
> +	for (i = 0; i < PCIE_LINK_WAIT_MAX_RETRIES; i++) {
> +		if (tegra264_pcie_link_up(pcie, NULL))
> +			break;
> +
> +		msleep(PCIE_LINK_WAIT_SLEEP_MS);
> +	}
> +
> +	pcie->supports_hotplug = tegra264_pcie_supports_hotplug(pcie);
> +	pcie->link_up = tegra264_pcie_link_up(pcie, &speed);
> +
> +	if (pcie->link_up) {
> +		msleep(PCIE_RESET_CONFIG_WAIT_MS);
> +		dev_info(pcie->dev, "PCIe #%u link is up (speed: %s)\n",
> +			 pcie->ctl_id, pci_speed_string(speed));
> +		tegra264_pcie_icc_set(pcie);
> +	} else {
> +		dev_info(pcie->dev, "PCIe #%u link is down\n", pcie->ctl_id);
> +
> +		/*
> +		 * Make sure to reset the bandwidth requirements if the link
> +		 * is down but hotplug-capable.
> +		 */
> +		if (pcie->supports_hotplug)
> +			tegra264_pcie_icc_set(pcie);
> +	}
> +}
> +
> +static int tegra264_pcie_probe(struct platform_device *pdev)
> +{
> +	struct device *dev = &pdev->dev;
> +	struct pci_host_bridge *bridge;
> +	struct tegra264_pcie *pcie;
> +	struct resource_entry *bus;
> +	struct resource *res;
> +	int err;
> +
> +	bridge = devm_pci_alloc_host_bridge(dev, sizeof(struct tegra264_pcie));
> +	if (!bridge)
> +		return dev_err_probe(dev, -ENOMEM,
> +				     "failed to allocate host bridge\n");
> +
> +	pcie = pci_host_bridge_priv(bridge);
> +	platform_set_drvdata(pdev, pcie);
> +	pcie->bridge = bridge;
> +	pcie->dev = dev;
> +
> +	pcie->xal = devm_platform_ioremap_resource_byname(pdev, "xal");
> +	if (IS_ERR(pcie->xal))
> +		return dev_err_probe(dev, PTR_ERR(pcie->xal),
> +				     "failed to map XAL memory\n");
> +
> +	pcie->xtl = devm_platform_ioremap_resource_byname(pdev, "xtl-pri");
> +	if (IS_ERR(pcie->xtl))
> +		return dev_err_probe(dev, PTR_ERR(pcie->xtl),
> +				     "failed to map XTL-PRI memory\n");
> +
> +	bus = resource_list_first_type(&bridge->windows, IORESOURCE_BUS);
> +	if (!bus)
> +		return dev_err_probe(dev, -ENODEV,
> +				     "failed to get bus resources\n");
> +
> +	res = platform_get_resource_byname(pdev, IORESOURCE_MEM, "ecam");
> +	if (!res)
> +		return dev_err_probe(dev, -ENXIO,
> +				     "failed to get ECAM resource\n");
> +
> +	pcie->icc_path = devm_of_icc_get(dev, "write");
> +	if (IS_ERR(pcie->icc_path))
> +		return dev_err_probe(dev, PTR_ERR(pcie->icc_path),
> +				     "failed to get ICC\n");
> +
> +	pcie->bpmp = tegra_bpmp_get_with_id(dev, &pcie->ctl_id);
> +	if (IS_ERR(pcie->bpmp))
> +		return dev_err_probe(dev, PTR_ERR(pcie->bpmp),
> +				     "failed to get BPMP\n");
> +
> +	err = devm_pm_runtime_set_active_enabled(dev);
> +	if (err < 0) {
> +		dev_err_probe(dev, err, "failed to enable runtime PM\n");
> +		goto err_put_bpmp;
> +	}
> +
> +	err = pm_runtime_get_sync(dev);
> +	if (err < 0) {
> +		dev_err_probe(dev, err, "failed to power on device\n");
> +		goto err_put_bpmp;
> +	}

pm_runtime_get_sync() increments the runtime-PM usage counter even when 
its resume operation returns an error. The failure path does not call 
pm_runtime_put_noidle() and bypasses err_put_pm. Prefer 
pm_runtime_resume_and_get(), whose failure semantics avoid the 
usage-counter imbalance, or explicitly balance the failed 
pm_runtime_get_sync().

> +
> +	/* sanity check that programmed ranges match what's in DT */
> +	if (!tegra264_pcie_check_ranges(pdev)) {
> +		err = -EINVAL;
> +		goto err_put_pm;
> +	}
> +
> +	pcie->cfg = pci_ecam_create(dev, res, bus->res, &pci_generic_ecam_ops);
> +	if (IS_ERR(pcie->cfg)) {
> +		err = dev_err_probe(dev, PTR_ERR(pcie->cfg),
> +				    "failed to create ECAM\n");
> +		goto err_put_pm;
> +	}
> +
> +	bridge->ops = (struct pci_ops *)&pci_generic_ecam_ops.pci_ops;
> +	bridge->sysdata = pcie->cfg;
> +	pcie->ecam = pcie->cfg->win;
> +
> +	tegra264_pcie_init(pcie);
> +
> +	/*
> +	 * Fail if the link isn't up and doesn't support hotplug, no device
> +	 * will ever be able to be added on this bus.
> +	 */
> +	if (!pcie->link_up && !pcie->supports_hotplug) {
> +		err = dev_err_probe(pcie->dev, -ENODEV,
> +				    "PCIe #%u link is down and not hotplug-capable, turning off\n",
> +				    pcie->ctl_id);
> +		tegra264_pcie_power_off(pcie);
> +		goto err_free_ecam;
> +	}
> +
> +	err = pci_host_probe(bridge);
> +	if (err < 0) {
> +		dev_err_probe(dev, err, "failed to register host\n");
> +		goto err_free_ecam;
> +	}
> +
> +	return 0;
> +
> +err_free_ecam:
> +	pci_ecam_free(pcie->cfg);
> +err_put_pm:
> +	pm_runtime_put_sync(dev);
> +err_put_bpmp:
> +	tegra_bpmp_put(pcie->bpmp);
> +
> +	return err;
> +}
> +
> +static void tegra264_pcie_remove(struct platform_device *pdev)
> +{
> +	struct tegra264_pcie *pcie = platform_get_drvdata(pdev);
> +
> +	/*
> +	 * If we undo tegra264_pcie_init() then link goes down and need
> +	 * controller reset to bring up the link again. Remove intention is
> +	 * to clean up the root bridge and re-enumerate during bind.
> +	 */
> +	pci_lock_rescan_remove();
> +	pci_stop_root_bus(pcie->bridge->bus);
> +	pci_remove_root_bus(pcie->bridge->bus);
> +	pci_unlock_rescan_remove();
> +
> +	pm_runtime_put_sync(&pdev->dev);
> +	tegra_bpmp_put(pcie->bpmp);
> +	pci_ecam_free(pcie->cfg);
> +}
> +
> +static int tegra264_pcie_suspend(struct device *dev)
> +{
> +	/*
> +	 * No need to do anything device-specific here, BPMP handles the
> +	 * details of taking the link into L2.
> +	 */
> +
> +	return pinctrl_pm_select_sleep_state(dev);
> +}
> +
> +static int tegra264_pcie_resume(struct device *dev)
> +{
> +	struct tegra264_pcie *pcie = dev_get_drvdata(dev);
> +	int err;
> +
> +	err = pinctrl_pm_select_default_state(dev);
> +	if (err < 0) {
> +		dev_err(dev, "failed to configure sideband pins: %pe\n",
> +			ERR_PTR(err));
> +		return err;
> +	}
> +
> +	tegra264_pcie_init(pcie);
> +
> +	return 0;
> +}
> +
> +static DEFINE_SIMPLE_DEV_PM_OPS(tegra264_pcie_pm_ops,
> +				tegra264_pcie_suspend,
> +				tegra264_pcie_resume);

PCI subsystem registered pm_noirq callbacks. So, controller should also 
register to pm_noirq callbacks.

> +
> +static const struct of_device_id tegra264_pcie_of_match[] = {
> +	{
> +		.compatible = "nvidia,tegra264-pcie",
> +	},
> +	{ /* sentinel */ }
> +};
> +MODULE_DEVICE_TABLE(of, tegra264_pcie_of_match);
> +
> +static struct platform_driver tegra264_pcie_driver = {
> +	.probe = tegra264_pcie_probe,
> +	.remove = tegra264_pcie_remove,
> +	.driver = {
> +		.name = "tegra264-pcie",
> +		.pm = pm_ptr(&tegra264_pcie_pm_ops),
> +		.of_match_table = tegra264_pcie_of_match,
> +	},
> +};
> +module_platform_driver(tegra264_pcie_driver);
> +
> +MODULE_AUTHOR("Manikanta Maddireddy <mmaddireddy@nvidia.com>");
> +MODULE_AUTHOR("Thierry Reding <treding@nvidia.com>");
> +MODULE_DESCRIPTION("NVIDIA Tegra264 PCIe host controller driver");
> +MODULE_LICENSE("GPL");
> 

Thanks,
Manikanta
-- 
nvpublic

