
*** Running vivado
    with args -log Top.vds -m64 -mode batch -messageDb vivado.pb -source Top.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source Top.tcl
# create_project -in_memory -part xc7vx485tffg1157-1
# set_param project.singleFileAddWarning.threshold 0
# set_param project.compositeFile.enableAutoGeneration 0
# set_param synth.vivado.isSynthRun true
# set_msg_config -source 4 -id {IP_Flow 19-2162} -severity warning -new_severity info
# set_property webtalk.parent_dir C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/project_3/project_3.cache/wt [current_project]
# set_property parent.project_path C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/project_3/project_3.xpr [current_project]
# set_property XPM_LIBRARIES XPM_CDC [current_project]
# set_property default_lib xil_defaultlib [current_project]
# set_property target_language Verilog [current_project]
# set_property ip_output_repo c:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/project_3/project_3.cache/ip [current_project]
# set_property ip_cache_permissions {read write} [current_project]
# read_verilog {
#   C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/project_3/project_3.srcs/sources_1/new/PN128.h
#   C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/project_3/project_3.srcs/sources_1/new/PN16.h
#   C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/project_3/project_3.srcs/sources_1/new/PN64.h
#   C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/project_3/project_3.srcs/sources_1/new/PN8.h
#   C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/project_3/project_3.srcs/sources_1/new/PN32.h
# }
# set_property file_type "Verilog Header" [get_files C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/project_3/project_3.srcs/sources_1/new/PN128.h]
# set_property file_type "Verilog Header" [get_files C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/project_3/project_3.srcs/sources_1/new/PN16.h]
# set_property file_type "Verilog Header" [get_files C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/project_3/project_3.srcs/sources_1/new/PN64.h]
# set_property file_type "Verilog Header" [get_files C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/project_3/project_3.srcs/sources_1/new/PN8.h]
# set_property file_type "Verilog Header" [get_files C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/project_3/project_3.srcs/sources_1/new/PN32.h]
# read_verilog -library xil_defaultlib {
#   C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/project_3/project_3.srcs/sources_1/new/BenesNetwork128.v
#   C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/project_3/project_3.srcs/sources_1/new/BenesNetwork16.v
#   C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/project_3/project_3.srcs/sources_1/new/BenesNetwork64.v
#   C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/project_3/project_3.srcs/sources_1/new/BenesNetwork8.v
#   C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/project_3/project_3.srcs/sources_1/new/CtrlSignal128.v
#   C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/project_3/project_3.srcs/sources_1/new/CtrlSignal16.v
#   C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/project_3/project_3.srcs/sources_1/new/CtrlSignal32.v
#   C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/project_3/project_3.srcs/sources_1/new/CtrlSignal64.v
#   C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/project_3/project_3.srcs/sources_1/new/CtrlSignal8.v
#   C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/project_3/project_3.srcs/sources_1/new/Network.v
#   C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/project_3/project_3.srcs/sources_1/new/ParameterGenerator.v
#   C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/project_3/project_3.srcs/sources_1/new/SwitchUnit.v
#   C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/project_3/project_3.srcs/sources_1/new/SwitchUnit3.v
#   C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/project_3/project_3.srcs/sources_1/new/Top.v
# }
# read_ip -quiet C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/project_3/project_3.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci
# set_property used_in_implementation false [get_files -all c:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/project_3/project_3.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc]
# set_property used_in_implementation false [get_files -all c:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/project_3/project_3.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]
# set_property used_in_implementation false [get_files -all c:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/project_3/project_3.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_ooc.xdc]
# set_property is_locked true [get_files C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/project_3/project_3.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
# foreach dcp [get_files -quiet -all -filter file_type=="Design\ Checkpoint"] {
#   set_property used_in_implementation false $dcp
# }
# synth_design -top Top -part xc7vx485tffg1157-1
Command: synth_design -top Top -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t-ffg1157'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t-ffg1157'
INFO: [Common 17-86] Your Synthesis license expires in 20 day(s)
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 24376 
WARNING: [Synth 8-2306] macro DATASIZE redefined [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/project_3/project_3.srcs/sources_1/new/PN16.h:2]
WARNING: [Synth 8-2306] macro DATACTRL redefined [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/project_3/project_3.srcs/sources_1/new/PN16.h:4]
WARNING: [Synth 8-2306] macro N redefined [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/project_3/project_3.srcs/sources_1/new/PN16.h:5]
WARNING: [Synth 8-2306] macro CTRLBAR redefined [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/project_3/project_3.srcs/sources_1/new/PN16.h:6]
WARNING: [Synth 8-2306] macro DATASIZE redefined [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/project_3/project_3.srcs/sources_1/new/PN64.h:2]
WARNING: [Synth 8-2306] macro DATACTRL redefined [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/project_3/project_3.srcs/sources_1/new/PN64.h:4]
WARNING: [Synth 8-2306] macro N redefined [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/project_3/project_3.srcs/sources_1/new/PN64.h:5]
WARNING: [Synth 8-2306] macro CTRLBAR redefined [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/project_3/project_3.srcs/sources_1/new/PN64.h:6]
WARNING: [Synth 8-2306] macro DATASIZE redefined [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/project_3/project_3.srcs/sources_1/new/PN8.h:2]
WARNING: [Synth 8-2306] macro DATACTRL redefined [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/project_3/project_3.srcs/sources_1/new/PN8.h:4]
WARNING: [Synth 8-2306] macro N redefined [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/project_3/project_3.srcs/sources_1/new/PN8.h:5]
WARNING: [Synth 8-2306] macro CTRLBAR redefined [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/project_3/project_3.srcs/sources_1/new/PN8.h:6]
WARNING: [Synth 8-2306] macro DATASIZE redefined [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/project_3/project_3.srcs/sources_1/new/PN128.h:2]
WARNING: [Synth 8-2306] macro DATACTRL redefined [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/project_3/project_3.srcs/sources_1/new/PN128.h:4]
WARNING: [Synth 8-2306] macro N redefined [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/project_3/project_3.srcs/sources_1/new/PN128.h:5]
WARNING: [Synth 8-2306] macro CTRLBAR redefined [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/project_3/project_3.srcs/sources_1/new/PN128.h:6]
WARNING: [Synth 8-2306] macro DATASIZE redefined [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/project_3/project_3.srcs/sources_1/new/PN16.h:2]
WARNING: [Synth 8-2306] macro DATACTRL redefined [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/project_3/project_3.srcs/sources_1/new/PN16.h:4]
WARNING: [Synth 8-2306] macro N redefined [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/project_3/project_3.srcs/sources_1/new/PN16.h:5]
WARNING: [Synth 8-2306] macro CTRLBAR redefined [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/project_3/project_3.srcs/sources_1/new/PN16.h:6]
WARNING: [Synth 8-2306] macro DATASIZE redefined [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/project_3/project_3.srcs/sources_1/new/PN32.h:2]
WARNING: [Synth 8-2306] macro DATACTRL redefined [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/project_3/project_3.srcs/sources_1/new/PN32.h:4]
WARNING: [Synth 8-2306] macro N redefined [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/project_3/project_3.srcs/sources_1/new/PN32.h:5]
WARNING: [Synth 8-2306] macro CTRLBAR redefined [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/project_3/project_3.srcs/sources_1/new/PN32.h:6]
WARNING: [Synth 8-2306] macro DATASIZE redefined [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/project_3/project_3.srcs/sources_1/new/PN64.h:2]
WARNING: [Synth 8-2306] macro DATACTRL redefined [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/project_3/project_3.srcs/sources_1/new/PN64.h:4]
WARNING: [Synth 8-2306] macro N redefined [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/project_3/project_3.srcs/sources_1/new/PN64.h:5]
WARNING: [Synth 8-2306] macro CTRLBAR redefined [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/project_3/project_3.srcs/sources_1/new/PN64.h:6]
WARNING: [Synth 8-2306] macro DATASIZE redefined [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/project_3/project_3.srcs/sources_1/new/PN8.h:2]
WARNING: [Synth 8-2306] macro DATACTRL redefined [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/project_3/project_3.srcs/sources_1/new/PN8.h:4]
WARNING: [Synth 8-2306] macro N redefined [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/project_3/project_3.srcs/sources_1/new/PN8.h:5]
WARNING: [Synth 8-2306] macro CTRLBAR redefined [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/project_3/project_3.srcs/sources_1/new/PN8.h:6]
WARNING: [Synth 8-2306] macro DATASIZE redefined [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/project_3/project_3.srcs/sources_1/new/PN32.h:2]
WARNING: [Synth 8-2306] macro DATACTRL redefined [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/project_3/project_3.srcs/sources_1/new/PN32.h:4]
WARNING: [Synth 8-2306] macro N redefined [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/project_3/project_3.srcs/sources_1/new/PN32.h:5]
WARNING: [Synth 8-2306] macro CTRLBAR redefined [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/project_3/project_3.srcs/sources_1/new/PN32.h:6]
WARNING: [Synth 8-2306] macro DATASIZE redefined [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/project_3/project_3.srcs/sources_1/new/PN128.h:2]
WARNING: [Synth 8-2306] macro DATACTRL redefined [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/project_3/project_3.srcs/sources_1/new/PN128.h:4]
WARNING: [Synth 8-2306] macro N redefined [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/project_3/project_3.srcs/sources_1/new/PN128.h:5]
WARNING: [Synth 8-2306] macro CTRLBAR redefined [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/project_3/project_3.srcs/sources_1/new/PN128.h:6]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 501.438 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top' [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/project_3/project_3.srcs/sources_1/new/Top.v:4]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/project_3/project_3.runs/synth_1/.Xil/Vivado-13896-MSEBPHD/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (1#1) [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/project_3/project_3.runs/synth_1/.Xil/Vivado-13896-MSEBPHD/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'BenesNetwork128' [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/project_3/project_3.srcs/sources_1/new/BenesNetwork128.v:4]
INFO: [Synth 8-638] synthesizing module 'SwitchUnit' [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/project_3/project_3.srcs/sources_1/new/SwitchUnit.v:3]
INFO: [Synth 8-256] done synthesizing module 'SwitchUnit' (2#1) [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/project_3/project_3.srcs/sources_1/new/SwitchUnit.v:3]
INFO: [Synth 8-638] synthesizing module 'CtrlSignal128' [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/project_3/project_3.srcs/sources_1/new/CtrlSignal128.v:4]
INFO: [Synth 8-256] done synthesizing module 'CtrlSignal128' (3#1) [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/project_3/project_3.srcs/sources_1/new/CtrlSignal128.v:4]
INFO: [Synth 8-638] synthesizing module 'ParameterGenerator' [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/project_3/project_3.srcs/sources_1/new/ParameterGenerator.v:3]
	Parameter n bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ParameterGenerator' (4#1) [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/project_3/project_3.srcs/sources_1/new/ParameterGenerator.v:3]
INFO: [Synth 8-638] synthesizing module 'BenesNetwork64' [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/project_3/project_3.srcs/sources_1/new/BenesNetwork64.v:4]
INFO: [Synth 8-638] synthesizing module 'CtrlSignal64' [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/project_3/project_3.srcs/sources_1/new/CtrlSignal64.v:4]
INFO: [Synth 8-256] done synthesizing module 'CtrlSignal64' (5#1) [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/project_3/project_3.srcs/sources_1/new/CtrlSignal64.v:4]
INFO: [Synth 8-638] synthesizing module 'ParameterGenerator__parameterized0' [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/project_3/project_3.srcs/sources_1/new/ParameterGenerator.v:3]
	Parameter n bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ParameterGenerator__parameterized0' (5#1) [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/project_3/project_3.srcs/sources_1/new/ParameterGenerator.v:3]
INFO: [Synth 8-638] synthesizing module 'BenesNetwork32' [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/project_3/project_3.srcs/sources_1/new/Network.v:4]
INFO: [Synth 8-638] synthesizing module 'CtrlSignal32' [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/project_3/project_3.srcs/sources_1/new/CtrlSignal32.v:4]
INFO: [Synth 8-256] done synthesizing module 'CtrlSignal32' (6#1) [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/project_3/project_3.srcs/sources_1/new/CtrlSignal32.v:4]
INFO: [Synth 8-638] synthesizing module 'ParameterGenerator__parameterized1' [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/project_3/project_3.srcs/sources_1/new/ParameterGenerator.v:3]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ParameterGenerator__parameterized1' (6#1) [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/project_3/project_3.srcs/sources_1/new/ParameterGenerator.v:3]
INFO: [Synth 8-638] synthesizing module 'BenesNetwork16' [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/project_3/project_3.srcs/sources_1/new/BenesNetwork16.v:4]
INFO: [Synth 8-638] synthesizing module 'CtrlSignal16' [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/project_3/project_3.srcs/sources_1/new/CtrlSignal16.v:4]
INFO: [Synth 8-256] done synthesizing module 'CtrlSignal16' (7#1) [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/project_3/project_3.srcs/sources_1/new/CtrlSignal16.v:4]
INFO: [Synth 8-638] synthesizing module 'ParameterGenerator__parameterized2' [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/project_3/project_3.srcs/sources_1/new/ParameterGenerator.v:3]
	Parameter n bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ParameterGenerator__parameterized2' (7#1) [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/project_3/project_3.srcs/sources_1/new/ParameterGenerator.v:3]
INFO: [Synth 8-638] synthesizing module 'BenesNetwork8' [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/project_3/project_3.srcs/sources_1/new/BenesNetwork8.v:4]
INFO: [Synth 8-638] synthesizing module 'CtrlSignal8' [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/project_3/project_3.srcs/sources_1/new/CtrlSignal8.v:4]
INFO: [Synth 8-256] done synthesizing module 'CtrlSignal8' (8#1) [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/project_3/project_3.srcs/sources_1/new/CtrlSignal8.v:4]
INFO: [Synth 8-638] synthesizing module 'ParameterGenerator__parameterized3' [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/project_3/project_3.srcs/sources_1/new/ParameterGenerator.v:3]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ParameterGenerator__parameterized3' (8#1) [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/project_3/project_3.srcs/sources_1/new/ParameterGenerator.v:3]
INFO: [Synth 8-638] synthesizing module 'SwitchUnit3' [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/project_3/project_3.srcs/sources_1/new/SwitchUnit3.v:3]
INFO: [Synth 8-256] done synthesizing module 'SwitchUnit3' (9#1) [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/project_3/project_3.srcs/sources_1/new/SwitchUnit3.v:3]
INFO: [Synth 8-256] done synthesizing module 'BenesNetwork8' (10#1) [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/project_3/project_3.srcs/sources_1/new/BenesNetwork8.v:4]
INFO: [Synth 8-256] done synthesizing module 'BenesNetwork16' (11#1) [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/project_3/project_3.srcs/sources_1/new/BenesNetwork16.v:4]
INFO: [Synth 8-256] done synthesizing module 'BenesNetwork32' (12#1) [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/project_3/project_3.srcs/sources_1/new/Network.v:4]
INFO: [Synth 8-256] done synthesizing module 'BenesNetwork64' (13#1) [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/project_3/project_3.srcs/sources_1/new/BenesNetwork64.v:4]
INFO: [Synth 8-256] done synthesizing module 'BenesNetwork128' (14#1) [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/project_3/project_3.srcs/sources_1/new/BenesNetwork128.v:4]
INFO: [Synth 8-256] done synthesizing module 'Top' (15#1) [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/project_3/project_3.srcs/sources_1/new/Top.v:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 501.438 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 501.438 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/project_3/project_3.runs/synth_1/.Xil/Vivado-13896-MSEBPHD/dcp3/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_inst'
Finished Parsing XDC File [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/project_3/project_3.runs/synth_1/.Xil/Vivado-13896-MSEBPHD/dcp3/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_inst'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 916.590 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 916.590 ; gain = 415.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 916.590 ; gain = 415.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/project_3/project_3.runs/synth_1/.Xil/Vivado-13896-MSEBPHD/dcp3/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/project_3/project_3.runs/synth_1/.Xil/Vivado-13896-MSEBPHD/dcp3/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for clk_wiz_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 916.590 ; gain = 415.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 916.590 ; gain = 415.152
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 5     
	   3 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 10    
	   3 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 20    
	   3 Input      4 Bit       Adders := 8     
	   2 Input      3 Bit       Adders := 40    
	   3 Input      3 Bit       Adders := 16    
	   2 Input      2 Bit       Adders := 80    
+---XORs : 
	   2 Input      1 Bit         XORs := 272   
+---Registers : 
	               96 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	  38 Input     37 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 2     
	  20 Input     19 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 4     
	  11 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 8     
	   6 Input      5 Bit        Muxes := 16    
	   2 Input      3 Bit        Muxes := 16    
	   4 Input      3 Bit        Muxes := 16    
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 1318  
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Top 
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 2     
Module CtrlSignal128 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 48    
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	  38 Input     37 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 48    
Module ParameterGenerator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
Module CtrlSignal64 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 24    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	  20 Input     19 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 24    
Module ParameterGenerator__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
Module CtrlSignal32 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	  11 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
Module ParameterGenerator__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
Module CtrlSignal16 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module ParameterGenerator__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 3     
Module CtrlSignal8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module ParameterGenerator__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 3     
Module SwitchUnit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SwitchUnit3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 943.879 ; gain = 442.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+--------------+-----------------------------------------+---------------+----------------+
|Module Name   | RTL Object                              | Depth x Width | Implemented As | 
+--------------+-----------------------------------------+---------------+----------------+
|CtrlSignal128 | ctrl_a_temp                             | 64x47         | LUT            | 
|CtrlSignal64  | ctrl_a_temp                             | 32x23         | LUT            | 
|CtrlSignal64  | ctrl_a_temp                             | 32x23         | LUT            | 
|CtrlSignal64  | ctrl_a_temp                             | 32x23         | LUT            | 
|Top           | BenesNetwork128_inst/CSG128/ctrl_a_temp | 64x47         | LUT            | 
+--------------+-----------------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_wiz_inst/clk_out1' to pin 'clk_wiz_inst/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 943.879 ; gain = 442.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:01 ; elapsed = 00:01:02 . Memory (MB): peak = 1111.391 ; gain = 609.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:03 ; elapsed = 00:01:05 . Memory (MB): peak = 1111.391 ; gain = 609.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:04 ; elapsed = 00:01:06 . Memory (MB): peak = 1111.391 ; gain = 609.953
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:04 ; elapsed = 00:01:06 . Memory (MB): peak = 1111.391 ; gain = 609.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:04 ; elapsed = 00:01:06 . Memory (MB): peak = 1111.391 ; gain = 609.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:05 ; elapsed = 00:01:06 . Memory (MB): peak = 1111.391 ; gain = 609.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:05 ; elapsed = 00:01:06 . Memory (MB): peak = 1111.391 ; gain = 609.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:05 ; elapsed = 00:01:06 . Memory (MB): peak = 1111.391 ; gain = 609.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |clk_wiz_0 |     1|
|2     |CARRY4    |     6|
|3     |LUT1      |     2|
|4     |LUT2      |    32|
|5     |LUT3      |   185|
|6     |LUT4      |    98|
|7     |LUT5      |   517|
|8     |LUT6      |   989|
|9     |FDCE      |   192|
|10    |IBUF      |   111|
|11    |OBUF      |    96|
+------+----------+------+

Report Instance Areas: 
+------+-----------------------+-----------------+------+
|      |Instance               |Module           |Cells |
+------+-----------------------+-----------------+------+
|1     |top                    |                 |  2229|
|2     |  BenesNetwork128_inst |BenesNetwork128  |  1015|
|3     |    CSG128             |CtrlSignal128    |   923|
|4     |    subnetwork_0       |BenesNetwork64   |    49|
|5     |      CSG164           |CtrlSignal64_1   |    49|
|6     |    subnetwork_1       |BenesNetwork64_0 |    43|
|7     |      CSG164           |CtrlSignal64     |    43|
+------+-----------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:05 ; elapsed = 00:01:06 . Memory (MB): peak = 1111.391 ; gain = 609.953
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 1111.391 ; gain = 194.801
Synthesis Optimization Complete : Time (s): cpu = 00:01:05 ; elapsed = 00:01:06 . Memory (MB): peak = 1111.391 ; gain = 609.953
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 117 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

51 Infos, 40 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:09 ; elapsed = 00:01:12 . Memory (MB): peak = 1111.391 ; gain = 829.598
# write_checkpoint -force -noxdef Top.dcp
INFO: [Common 17-1381] The checkpoint 'C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/project_3/project_3.runs/synth_1/Top.dcp' has been generated.
# catch { report_utilization -file Top_utilization_synth.rpt -pb Top_utilization_synth.pb }
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 1111.391 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed May 17 14:30:45 2017...
