library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;


library ieee;
use ieee.std_logic_1164.all;

entity cpu is 	
    generic (
        larguraBarramentoEnderecos  : natural := 32;
        larguraBarramentoDados      : natural := 32
    );
    port
    (	  
		  clk						  : IN STD_LOGIC;
		  controle				  : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
		  opcode					  : OUT STD_LOGIC_VECTOR(5 DOWNTO 0);
		  funct					  : OUT STD_LOGIC_VECTOR(5 DOWNTO 0)
		  
    );
end entity;

architecture estrutural of cpu is

    -- Declaração de sinais auxiliares
	 signal saidaULA, saidaPC, saidaINC, saidaROM, saidaBanco1, saidaBanco2 : STD_LOGIC_VECTOR(larguraBarramentoDados-1 DOWNTO 0);
     
    -- ...

begin
    -- Instanciação de Banco de Registradores
    bancoRegistradores : entity work.bancoRegistradores 
    -- generic map (
    -- );
    port map
    (		
        enderecoA       => saidaROM(25 DOWNTO 21);
        enderecoB      => saidaROM(20 DOWNTO 16);
        enderecoC      saidaROM(15 DOWNTO 11);
        dadoEscritaC    : in std_logic_vector((larguraDados-1) downto 0);
--
        escreveC        : in std_logic := '0';
        saidaA          : out std_logic_vector((larguraDados -1) downto 0);
        saidaB          : out std_logic_vector((larguraDados -1) downto 0)
    );
	 
	ROM : entity work.rom
	
	port map (
		Endereco		  => saidaPC,
		Instrucao	  => saidaROM
	);
	
	LEDG <= saidaPC;

    -- Instanciação de MUX
    MUXIMEDIATO : entity work.mux2x1
   -- generic map (
	--      larguraDados    => larguraBarramentoDados
   --);
    port map
    (
        entradaA_MUX            => saidaROM(7 DOWNTO 0),
        entradaB_MUX            => barramentoDadosEntrada,
        seletor_MUX             => saidaROM(12),
        saida_MUX               => saidaMUXI
    );
	 
	 FLIPFLOP : entity work.flipflop
	 
	 port map
	 (
		clk			=> CLOCK_50,
		enable	   => saidaROM(16),
		D				=> saidaULA2,
		Q				=> saidaFLIPFLOP
	 );
	 
	 SOMADOR : entity work.somador
	 
	 port map
	 (
	
		entrada    => saidaPC,
		saida 	  => saidaINC
	 );
	 
	 MUXJUMP : entity work.mux2x1
	 
	 port map
	 (
			entradaA_MUX			  => saidaINC,
			entradaB_MUX			  => saidaROM(7 DOWNTO 0),
			seletor_MUX				  => saidaROM(11) or (saidaROM(10) and saidaFLIPFLOP),
			saida_MUX				  => saidaMuxJump
	 );
    
    -- ...
		
	 PC : entity work.pc
	 
	 port map
	 (
			clk 		=> CLOCK_50,
			input 	=> saidaMuxJump,
			output	=> saidaPC
	 );
		
    ULA : entity work.ULA
	 
    port map
    (
        A        => saidaMUXI,
		  B		  => saidaAcumulador,
		  OP       => saidaROM(14 DOWNTO 13),
		  S        => saidaULA1,
		  JE_JNE 	  => saidaULA2
		  
    );
	 
	 barramentoEnderecos <= saidaROM(7 DOWNTO 0);
	 barramentoDadosSaida <= saidaAcumulador;
	 resetBarramento <= saidaROM(17);
	 readEnable <= saidaROM(8);
	 writeEnable <= saidaROM(9);
	 saidaHEX <= "000" & saidaFLIPFLOP;

    
    -- Completar com a instanciação de demais 
    -- componentes necessários

end architecture;