{
  "module_name": "cik_sdma.c",
  "hash_id": "d4a0f3094726a1cc0f5bb517d9a61a4c664267d58dfe8a91fddc79c7e734e085",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/radeon/cik_sdma.c",
  "human_readable_source": " \n#include <linux/firmware.h>\n\n#include \"radeon.h\"\n#include \"radeon_ucode.h\"\n#include \"radeon_asic.h\"\n#include \"radeon_trace.h\"\n#include \"cik.h\"\n#include \"cikd.h\"\n\n \n#define CIK_SDMA_UCODE_SIZE 1050\n#define CIK_SDMA_UCODE_VERSION 64\n\n \n\n \nuint32_t cik_sdma_get_rptr(struct radeon_device *rdev,\n\t\t\t   struct radeon_ring *ring)\n{\n\tu32 rptr, reg;\n\n\tif (rdev->wb.enabled) {\n\t\trptr = rdev->wb.wb[ring->rptr_offs/4];\n\t} else {\n\t\tif (ring->idx == R600_RING_TYPE_DMA_INDEX)\n\t\t\treg = SDMA0_GFX_RB_RPTR + SDMA0_REGISTER_OFFSET;\n\t\telse\n\t\t\treg = SDMA0_GFX_RB_RPTR + SDMA1_REGISTER_OFFSET;\n\n\t\trptr = RREG32(reg);\n\t}\n\n\treturn (rptr & 0x3fffc) >> 2;\n}\n\n \nuint32_t cik_sdma_get_wptr(struct radeon_device *rdev,\n\t\t\t   struct radeon_ring *ring)\n{\n\tu32 reg;\n\n\tif (ring->idx == R600_RING_TYPE_DMA_INDEX)\n\t\treg = SDMA0_GFX_RB_WPTR + SDMA0_REGISTER_OFFSET;\n\telse\n\t\treg = SDMA0_GFX_RB_WPTR + SDMA1_REGISTER_OFFSET;\n\n\treturn (RREG32(reg) & 0x3fffc) >> 2;\n}\n\n \nvoid cik_sdma_set_wptr(struct radeon_device *rdev,\n\t\t       struct radeon_ring *ring)\n{\n\tu32 reg;\n\n\tif (ring->idx == R600_RING_TYPE_DMA_INDEX)\n\t\treg = SDMA0_GFX_RB_WPTR + SDMA0_REGISTER_OFFSET;\n\telse\n\t\treg = SDMA0_GFX_RB_WPTR + SDMA1_REGISTER_OFFSET;\n\n\tWREG32(reg, (ring->wptr << 2) & 0x3fffc);\n\t(void)RREG32(reg);\n}\n\n \nvoid cik_sdma_ring_ib_execute(struct radeon_device *rdev,\n\t\t\t      struct radeon_ib *ib)\n{\n\tstruct radeon_ring *ring = &rdev->ring[ib->ring];\n\tu32 extra_bits = (ib->vm ? ib->vm->ids[ib->ring].id : 0) & 0xf;\n\n\tif (rdev->wb.enabled) {\n\t\tu32 next_rptr = ring->wptr + 5;\n\t\twhile ((next_rptr & 7) != 4)\n\t\t\tnext_rptr++;\n\t\tnext_rptr += 4;\n\t\tradeon_ring_write(ring, SDMA_PACKET(SDMA_OPCODE_WRITE, SDMA_WRITE_SUB_OPCODE_LINEAR, 0));\n\t\tradeon_ring_write(ring, ring->next_rptr_gpu_addr & 0xfffffffc);\n\t\tradeon_ring_write(ring, upper_32_bits(ring->next_rptr_gpu_addr));\n\t\tradeon_ring_write(ring, 1);  \n\t\tradeon_ring_write(ring, next_rptr);\n\t}\n\n\t \n\twhile ((ring->wptr & 7) != 4)\n\t\tradeon_ring_write(ring, SDMA_PACKET(SDMA_OPCODE_NOP, 0, 0));\n\tradeon_ring_write(ring, SDMA_PACKET(SDMA_OPCODE_INDIRECT_BUFFER, 0, extra_bits));\n\tradeon_ring_write(ring, ib->gpu_addr & 0xffffffe0);  \n\tradeon_ring_write(ring, upper_32_bits(ib->gpu_addr));\n\tradeon_ring_write(ring, ib->length_dw);\n\n}\n\n \nstatic void cik_sdma_hdp_flush_ring_emit(struct radeon_device *rdev,\n\t\t\t\t\t int ridx)\n{\n\tstruct radeon_ring *ring = &rdev->ring[ridx];\n\tu32 extra_bits = (SDMA_POLL_REG_MEM_EXTRA_OP(1) |\n\t\t\t  SDMA_POLL_REG_MEM_EXTRA_FUNC(3));  \n\tu32 ref_and_mask;\n\n\tif (ridx == R600_RING_TYPE_DMA_INDEX)\n\t\tref_and_mask = SDMA0;\n\telse\n\t\tref_and_mask = SDMA1;\n\n\tradeon_ring_write(ring, SDMA_PACKET(SDMA_OPCODE_POLL_REG_MEM, 0, extra_bits));\n\tradeon_ring_write(ring, GPU_HDP_FLUSH_DONE);\n\tradeon_ring_write(ring, GPU_HDP_FLUSH_REQ);\n\tradeon_ring_write(ring, ref_and_mask);  \n\tradeon_ring_write(ring, ref_and_mask);  \n\tradeon_ring_write(ring, (0xfff << 16) | 10);  \n}\n\n \nvoid cik_sdma_fence_ring_emit(struct radeon_device *rdev,\n\t\t\t      struct radeon_fence *fence)\n{\n\tstruct radeon_ring *ring = &rdev->ring[fence->ring];\n\tu64 addr = rdev->fence_drv[fence->ring].gpu_addr;\n\n\t \n\tradeon_ring_write(ring, SDMA_PACKET(SDMA_OPCODE_FENCE, 0, 0));\n\tradeon_ring_write(ring, lower_32_bits(addr));\n\tradeon_ring_write(ring, upper_32_bits(addr));\n\tradeon_ring_write(ring, fence->seq);\n\t \n\tradeon_ring_write(ring, SDMA_PACKET(SDMA_OPCODE_TRAP, 0, 0));\n\t \n\tcik_sdma_hdp_flush_ring_emit(rdev, fence->ring);\n}\n\n \nbool cik_sdma_semaphore_ring_emit(struct radeon_device *rdev,\n\t\t\t\t  struct radeon_ring *ring,\n\t\t\t\t  struct radeon_semaphore *semaphore,\n\t\t\t\t  bool emit_wait)\n{\n\tu64 addr = semaphore->gpu_addr;\n\tu32 extra_bits = emit_wait ? 0 : SDMA_SEMAPHORE_EXTRA_S;\n\n\tradeon_ring_write(ring, SDMA_PACKET(SDMA_OPCODE_SEMAPHORE, 0, extra_bits));\n\tradeon_ring_write(ring, addr & 0xfffffff8);\n\tradeon_ring_write(ring, upper_32_bits(addr));\n\n\treturn true;\n}\n\n \nstatic void cik_sdma_gfx_stop(struct radeon_device *rdev)\n{\n\tu32 rb_cntl, reg_offset;\n\tint i;\n\n\tif ((rdev->asic->copy.copy_ring_index == R600_RING_TYPE_DMA_INDEX) ||\n\t    (rdev->asic->copy.copy_ring_index == CAYMAN_RING_TYPE_DMA1_INDEX))\n\t\tradeon_ttm_set_active_vram_size(rdev, rdev->mc.visible_vram_size);\n\n\tfor (i = 0; i < 2; i++) {\n\t\tif (i == 0)\n\t\t\treg_offset = SDMA0_REGISTER_OFFSET;\n\t\telse\n\t\t\treg_offset = SDMA1_REGISTER_OFFSET;\n\t\trb_cntl = RREG32(SDMA0_GFX_RB_CNTL + reg_offset);\n\t\trb_cntl &= ~SDMA_RB_ENABLE;\n\t\tWREG32(SDMA0_GFX_RB_CNTL + reg_offset, rb_cntl);\n\t\tWREG32(SDMA0_GFX_IB_CNTL + reg_offset, 0);\n\t}\n\trdev->ring[R600_RING_TYPE_DMA_INDEX].ready = false;\n\trdev->ring[CAYMAN_RING_TYPE_DMA1_INDEX].ready = false;\n\n\t \n\tWREG32(SRBM_SOFT_RESET, SOFT_RESET_SDMA | SOFT_RESET_SDMA1);\n\t(void)RREG32(SRBM_SOFT_RESET);\n\tudelay(50);\n\tWREG32(SRBM_SOFT_RESET, 0);\n\t(void)RREG32(SRBM_SOFT_RESET);\n}\n\n \nstatic void cik_sdma_rlc_stop(struct radeon_device *rdev)\n{\n\t \n}\n\n \nstatic void cik_sdma_ctx_switch_enable(struct radeon_device *rdev, bool enable)\n{\n\tuint32_t reg_offset, value;\n\tint i;\n\n\tfor (i = 0; i < 2; i++) {\n\t\tif (i == 0)\n\t\t\treg_offset = SDMA0_REGISTER_OFFSET;\n\t\telse\n\t\t\treg_offset = SDMA1_REGISTER_OFFSET;\n\t\tvalue = RREG32(SDMA0_CNTL + reg_offset);\n\t\tif (enable)\n\t\t\tvalue |= AUTO_CTXSW_ENABLE;\n\t\telse\n\t\t\tvalue &= ~AUTO_CTXSW_ENABLE;\n\t\tWREG32(SDMA0_CNTL + reg_offset, value);\n\t}\n}\n\n \nvoid cik_sdma_enable(struct radeon_device *rdev, bool enable)\n{\n\tu32 me_cntl, reg_offset;\n\tint i;\n\n\tif (!enable) {\n\t\tcik_sdma_gfx_stop(rdev);\n\t\tcik_sdma_rlc_stop(rdev);\n\t}\n\n\tfor (i = 0; i < 2; i++) {\n\t\tif (i == 0)\n\t\t\treg_offset = SDMA0_REGISTER_OFFSET;\n\t\telse\n\t\t\treg_offset = SDMA1_REGISTER_OFFSET;\n\t\tme_cntl = RREG32(SDMA0_ME_CNTL + reg_offset);\n\t\tif (enable)\n\t\t\tme_cntl &= ~SDMA_HALT;\n\t\telse\n\t\t\tme_cntl |= SDMA_HALT;\n\t\tWREG32(SDMA0_ME_CNTL + reg_offset, me_cntl);\n\t}\n\n\tcik_sdma_ctx_switch_enable(rdev, enable);\n}\n\n \nstatic int cik_sdma_gfx_resume(struct radeon_device *rdev)\n{\n\tstruct radeon_ring *ring;\n\tu32 rb_cntl, ib_cntl;\n\tu32 rb_bufsz;\n\tu32 reg_offset, wb_offset;\n\tint i, r;\n\n\tfor (i = 0; i < 2; i++) {\n\t\tif (i == 0) {\n\t\t\tring = &rdev->ring[R600_RING_TYPE_DMA_INDEX];\n\t\t\treg_offset = SDMA0_REGISTER_OFFSET;\n\t\t\twb_offset = R600_WB_DMA_RPTR_OFFSET;\n\t\t} else {\n\t\t\tring = &rdev->ring[CAYMAN_RING_TYPE_DMA1_INDEX];\n\t\t\treg_offset = SDMA1_REGISTER_OFFSET;\n\t\t\twb_offset = CAYMAN_WB_DMA1_RPTR_OFFSET;\n\t\t}\n\n\t\tWREG32(SDMA0_SEM_INCOMPLETE_TIMER_CNTL + reg_offset, 0);\n\t\tWREG32(SDMA0_SEM_WAIT_FAIL_TIMER_CNTL + reg_offset, 0);\n\n\t\t \n\t\trb_bufsz = order_base_2(ring->ring_size / 4);\n\t\trb_cntl = rb_bufsz << 1;\n#ifdef __BIG_ENDIAN\n\t\trb_cntl |= SDMA_RB_SWAP_ENABLE | SDMA_RPTR_WRITEBACK_SWAP_ENABLE;\n#endif\n\t\tWREG32(SDMA0_GFX_RB_CNTL + reg_offset, rb_cntl);\n\n\t\t \n\t\tWREG32(SDMA0_GFX_RB_RPTR + reg_offset, 0);\n\t\tWREG32(SDMA0_GFX_RB_WPTR + reg_offset, 0);\n\n\t\t \n\t\tWREG32(SDMA0_GFX_RB_RPTR_ADDR_HI + reg_offset,\n\t\t       upper_32_bits(rdev->wb.gpu_addr + wb_offset) & 0xFFFFFFFF);\n\t\tWREG32(SDMA0_GFX_RB_RPTR_ADDR_LO + reg_offset,\n\t\t       ((rdev->wb.gpu_addr + wb_offset) & 0xFFFFFFFC));\n\n\t\tif (rdev->wb.enabled)\n\t\t\trb_cntl |= SDMA_RPTR_WRITEBACK_ENABLE;\n\n\t\tWREG32(SDMA0_GFX_RB_BASE + reg_offset, ring->gpu_addr >> 8);\n\t\tWREG32(SDMA0_GFX_RB_BASE_HI + reg_offset, ring->gpu_addr >> 40);\n\n\t\tring->wptr = 0;\n\t\tWREG32(SDMA0_GFX_RB_WPTR + reg_offset, ring->wptr << 2);\n\n\t\t \n\t\tWREG32(SDMA0_GFX_RB_CNTL + reg_offset, rb_cntl | SDMA_RB_ENABLE);\n\n\t\tib_cntl = SDMA_IB_ENABLE;\n#ifdef __BIG_ENDIAN\n\t\tib_cntl |= SDMA_IB_SWAP_ENABLE;\n#endif\n\t\t \n\t\tWREG32(SDMA0_GFX_IB_CNTL + reg_offset, ib_cntl);\n\n\t\tring->ready = true;\n\n\t\tr = radeon_ring_test(rdev, ring->idx, ring);\n\t\tif (r) {\n\t\t\tring->ready = false;\n\t\t\treturn r;\n\t\t}\n\t}\n\n\tif ((rdev->asic->copy.copy_ring_index == R600_RING_TYPE_DMA_INDEX) ||\n\t    (rdev->asic->copy.copy_ring_index == CAYMAN_RING_TYPE_DMA1_INDEX))\n\t\tradeon_ttm_set_active_vram_size(rdev, rdev->mc.real_vram_size);\n\n\treturn 0;\n}\n\n \nstatic int cik_sdma_rlc_resume(struct radeon_device *rdev)\n{\n\t \n\treturn 0;\n}\n\n \nstatic int cik_sdma_load_microcode(struct radeon_device *rdev)\n{\n\tint i;\n\n\tif (!rdev->sdma_fw)\n\t\treturn -EINVAL;\n\n\t \n\tcik_sdma_enable(rdev, false);\n\n\tif (rdev->new_fw) {\n\t\tconst struct sdma_firmware_header_v1_0 *hdr =\n\t\t\t(const struct sdma_firmware_header_v1_0 *)rdev->sdma_fw->data;\n\t\tconst __le32 *fw_data;\n\t\tu32 fw_size;\n\n\t\tradeon_ucode_print_sdma_hdr(&hdr->header);\n\n\t\t \n\t\tfw_data = (const __le32 *)\n\t\t\t(rdev->sdma_fw->data + le32_to_cpu(hdr->header.ucode_array_offset_bytes));\n\t\tfw_size = le32_to_cpu(hdr->header.ucode_size_bytes) / 4;\n\t\tWREG32(SDMA0_UCODE_ADDR + SDMA0_REGISTER_OFFSET, 0);\n\t\tfor (i = 0; i < fw_size; i++)\n\t\t\tWREG32(SDMA0_UCODE_DATA + SDMA0_REGISTER_OFFSET, le32_to_cpup(fw_data++));\n\t\tWREG32(SDMA0_UCODE_DATA + SDMA0_REGISTER_OFFSET, CIK_SDMA_UCODE_VERSION);\n\n\t\t \n\t\tfw_data = (const __le32 *)\n\t\t\t(rdev->sdma_fw->data + le32_to_cpu(hdr->header.ucode_array_offset_bytes));\n\t\tfw_size = le32_to_cpu(hdr->header.ucode_size_bytes) / 4;\n\t\tWREG32(SDMA0_UCODE_ADDR + SDMA1_REGISTER_OFFSET, 0);\n\t\tfor (i = 0; i < fw_size; i++)\n\t\t\tWREG32(SDMA0_UCODE_DATA + SDMA1_REGISTER_OFFSET, le32_to_cpup(fw_data++));\n\t\tWREG32(SDMA0_UCODE_DATA + SDMA1_REGISTER_OFFSET, CIK_SDMA_UCODE_VERSION);\n\t} else {\n\t\tconst __be32 *fw_data;\n\n\t\t \n\t\tfw_data = (const __be32 *)rdev->sdma_fw->data;\n\t\tWREG32(SDMA0_UCODE_ADDR + SDMA0_REGISTER_OFFSET, 0);\n\t\tfor (i = 0; i < CIK_SDMA_UCODE_SIZE; i++)\n\t\t\tWREG32(SDMA0_UCODE_DATA + SDMA0_REGISTER_OFFSET, be32_to_cpup(fw_data++));\n\t\tWREG32(SDMA0_UCODE_DATA + SDMA0_REGISTER_OFFSET, CIK_SDMA_UCODE_VERSION);\n\n\t\t \n\t\tfw_data = (const __be32 *)rdev->sdma_fw->data;\n\t\tWREG32(SDMA0_UCODE_ADDR + SDMA1_REGISTER_OFFSET, 0);\n\t\tfor (i = 0; i < CIK_SDMA_UCODE_SIZE; i++)\n\t\t\tWREG32(SDMA0_UCODE_DATA + SDMA1_REGISTER_OFFSET, be32_to_cpup(fw_data++));\n\t\tWREG32(SDMA0_UCODE_DATA + SDMA1_REGISTER_OFFSET, CIK_SDMA_UCODE_VERSION);\n\t}\n\n\tWREG32(SDMA0_UCODE_ADDR + SDMA0_REGISTER_OFFSET, 0);\n\tWREG32(SDMA0_UCODE_ADDR + SDMA1_REGISTER_OFFSET, 0);\n\treturn 0;\n}\n\n \nint cik_sdma_resume(struct radeon_device *rdev)\n{\n\tint r;\n\n\tr = cik_sdma_load_microcode(rdev);\n\tif (r)\n\t\treturn r;\n\n\t \n\tcik_sdma_enable(rdev, true);\n\n\t \n\tr = cik_sdma_gfx_resume(rdev);\n\tif (r)\n\t\treturn r;\n\tr = cik_sdma_rlc_resume(rdev);\n\tif (r)\n\t\treturn r;\n\n\treturn 0;\n}\n\n \nvoid cik_sdma_fini(struct radeon_device *rdev)\n{\n\t \n\tcik_sdma_enable(rdev, false);\n\tradeon_ring_fini(rdev, &rdev->ring[R600_RING_TYPE_DMA_INDEX]);\n\tradeon_ring_fini(rdev, &rdev->ring[CAYMAN_RING_TYPE_DMA1_INDEX]);\n\t \n}\n\n \nstruct radeon_fence *cik_copy_dma(struct radeon_device *rdev,\n\t\t\t\t  uint64_t src_offset, uint64_t dst_offset,\n\t\t\t\t  unsigned num_gpu_pages,\n\t\t\t\t  struct dma_resv *resv)\n{\n\tstruct radeon_fence *fence;\n\tstruct radeon_sync sync;\n\tint ring_index = rdev->asic->copy.dma_ring_index;\n\tstruct radeon_ring *ring = &rdev->ring[ring_index];\n\tu32 size_in_bytes, cur_size_in_bytes;\n\tint i, num_loops;\n\tint r = 0;\n\n\tradeon_sync_create(&sync);\n\n\tsize_in_bytes = (num_gpu_pages << RADEON_GPU_PAGE_SHIFT);\n\tnum_loops = DIV_ROUND_UP(size_in_bytes, 0x1fffff);\n\tr = radeon_ring_lock(rdev, ring, num_loops * 7 + 14);\n\tif (r) {\n\t\tDRM_ERROR(\"radeon: moving bo (%d).\\n\", r);\n\t\tradeon_sync_free(rdev, &sync, NULL);\n\t\treturn ERR_PTR(r);\n\t}\n\n\tradeon_sync_resv(rdev, &sync, resv, false);\n\tradeon_sync_rings(rdev, &sync, ring->idx);\n\n\tfor (i = 0; i < num_loops; i++) {\n\t\tcur_size_in_bytes = size_in_bytes;\n\t\tif (cur_size_in_bytes > 0x1fffff)\n\t\t\tcur_size_in_bytes = 0x1fffff;\n\t\tsize_in_bytes -= cur_size_in_bytes;\n\t\tradeon_ring_write(ring, SDMA_PACKET(SDMA_OPCODE_COPY, SDMA_COPY_SUB_OPCODE_LINEAR, 0));\n\t\tradeon_ring_write(ring, cur_size_in_bytes);\n\t\tradeon_ring_write(ring, 0);  \n\t\tradeon_ring_write(ring, lower_32_bits(src_offset));\n\t\tradeon_ring_write(ring, upper_32_bits(src_offset));\n\t\tradeon_ring_write(ring, lower_32_bits(dst_offset));\n\t\tradeon_ring_write(ring, upper_32_bits(dst_offset));\n\t\tsrc_offset += cur_size_in_bytes;\n\t\tdst_offset += cur_size_in_bytes;\n\t}\n\n\tr = radeon_fence_emit(rdev, &fence, ring->idx);\n\tif (r) {\n\t\tradeon_ring_unlock_undo(rdev, ring);\n\t\tradeon_sync_free(rdev, &sync, NULL);\n\t\treturn ERR_PTR(r);\n\t}\n\n\tradeon_ring_unlock_commit(rdev, ring, false);\n\tradeon_sync_free(rdev, &sync, fence);\n\n\treturn fence;\n}\n\n \nint cik_sdma_ring_test(struct radeon_device *rdev,\n\t\t       struct radeon_ring *ring)\n{\n\tunsigned i;\n\tint r;\n\tunsigned index;\n\tu32 tmp;\n\tu64 gpu_addr;\n\n\tif (ring->idx == R600_RING_TYPE_DMA_INDEX)\n\t\tindex = R600_WB_DMA_RING_TEST_OFFSET;\n\telse\n\t\tindex = CAYMAN_WB_DMA1_RING_TEST_OFFSET;\n\n\tgpu_addr = rdev->wb.gpu_addr + index;\n\n\ttmp = 0xCAFEDEAD;\n\trdev->wb.wb[index/4] = cpu_to_le32(tmp);\n\n\tr = radeon_ring_lock(rdev, ring, 5);\n\tif (r) {\n\t\tDRM_ERROR(\"radeon: dma failed to lock ring %d (%d).\\n\", ring->idx, r);\n\t\treturn r;\n\t}\n\tradeon_ring_write(ring, SDMA_PACKET(SDMA_OPCODE_WRITE, SDMA_WRITE_SUB_OPCODE_LINEAR, 0));\n\tradeon_ring_write(ring, lower_32_bits(gpu_addr));\n\tradeon_ring_write(ring, upper_32_bits(gpu_addr));\n\tradeon_ring_write(ring, 1);  \n\tradeon_ring_write(ring, 0xDEADBEEF);\n\tradeon_ring_unlock_commit(rdev, ring, false);\n\n\tfor (i = 0; i < rdev->usec_timeout; i++) {\n\t\ttmp = le32_to_cpu(rdev->wb.wb[index/4]);\n\t\tif (tmp == 0xDEADBEEF)\n\t\t\tbreak;\n\t\tudelay(1);\n\t}\n\n\tif (i < rdev->usec_timeout) {\n\t\tDRM_INFO(\"ring test on %d succeeded in %d usecs\\n\", ring->idx, i);\n\t} else {\n\t\tDRM_ERROR(\"radeon: ring %d test failed (0x%08X)\\n\",\n\t\t\t  ring->idx, tmp);\n\t\tr = -EINVAL;\n\t}\n\treturn r;\n}\n\n \nint cik_sdma_ib_test(struct radeon_device *rdev, struct radeon_ring *ring)\n{\n\tstruct radeon_ib ib;\n\tunsigned i;\n\tunsigned index;\n\tint r;\n\tu32 tmp = 0;\n\tu64 gpu_addr;\n\n\tif (ring->idx == R600_RING_TYPE_DMA_INDEX)\n\t\tindex = R600_WB_DMA_RING_TEST_OFFSET;\n\telse\n\t\tindex = CAYMAN_WB_DMA1_RING_TEST_OFFSET;\n\n\tgpu_addr = rdev->wb.gpu_addr + index;\n\n\ttmp = 0xCAFEDEAD;\n\trdev->wb.wb[index/4] = cpu_to_le32(tmp);\n\n\tr = radeon_ib_get(rdev, ring->idx, &ib, NULL, 256);\n\tif (r) {\n\t\tDRM_ERROR(\"radeon: failed to get ib (%d).\\n\", r);\n\t\treturn r;\n\t}\n\n\tib.ptr[0] = SDMA_PACKET(SDMA_OPCODE_WRITE, SDMA_WRITE_SUB_OPCODE_LINEAR, 0);\n\tib.ptr[1] = lower_32_bits(gpu_addr);\n\tib.ptr[2] = upper_32_bits(gpu_addr);\n\tib.ptr[3] = 1;\n\tib.ptr[4] = 0xDEADBEEF;\n\tib.length_dw = 5;\n\n\tr = radeon_ib_schedule(rdev, &ib, NULL, false);\n\tif (r) {\n\t\tradeon_ib_free(rdev, &ib);\n\t\tDRM_ERROR(\"radeon: failed to schedule ib (%d).\\n\", r);\n\t\treturn r;\n\t}\n\tr = radeon_fence_wait_timeout(ib.fence, false, usecs_to_jiffies(\n\t\tRADEON_USEC_IB_TEST_TIMEOUT));\n\tif (r < 0) {\n\t\tDRM_ERROR(\"radeon: fence wait failed (%d).\\n\", r);\n\t\treturn r;\n\t} else if (r == 0) {\n\t\tDRM_ERROR(\"radeon: fence wait timed out.\\n\");\n\t\treturn -ETIMEDOUT;\n\t}\n\tr = 0;\n\tfor (i = 0; i < rdev->usec_timeout; i++) {\n\t\ttmp = le32_to_cpu(rdev->wb.wb[index/4]);\n\t\tif (tmp == 0xDEADBEEF)\n\t\t\tbreak;\n\t\tudelay(1);\n\t}\n\tif (i < rdev->usec_timeout) {\n\t\tDRM_INFO(\"ib test on ring %d succeeded in %u usecs\\n\", ib.fence->ring, i);\n\t} else {\n\t\tDRM_ERROR(\"radeon: ib test failed (0x%08X)\\n\", tmp);\n\t\tr = -EINVAL;\n\t}\n\tradeon_ib_free(rdev, &ib);\n\treturn r;\n}\n\n \nbool cik_sdma_is_lockup(struct radeon_device *rdev, struct radeon_ring *ring)\n{\n\tu32 reset_mask = cik_gpu_check_soft_reset(rdev);\n\tu32 mask;\n\n\tif (ring->idx == R600_RING_TYPE_DMA_INDEX)\n\t\tmask = RADEON_RESET_DMA;\n\telse\n\t\tmask = RADEON_RESET_DMA1;\n\n\tif (!(reset_mask & mask)) {\n\t\tradeon_ring_lockup_update(rdev, ring);\n\t\treturn false;\n\t}\n\treturn radeon_ring_test_lockup(rdev, ring);\n}\n\n \nvoid cik_sdma_vm_copy_pages(struct radeon_device *rdev,\n\t\t\t    struct radeon_ib *ib,\n\t\t\t    uint64_t pe, uint64_t src,\n\t\t\t    unsigned count)\n{\n\twhile (count) {\n\t\tunsigned bytes = count * 8;\n\t\tif (bytes > 0x1FFFF8)\n\t\t\tbytes = 0x1FFFF8;\n\n\t\tib->ptr[ib->length_dw++] = SDMA_PACKET(SDMA_OPCODE_COPY,\n\t\t\tSDMA_WRITE_SUB_OPCODE_LINEAR, 0);\n\t\tib->ptr[ib->length_dw++] = bytes;\n\t\tib->ptr[ib->length_dw++] = 0;  \n\t\tib->ptr[ib->length_dw++] = lower_32_bits(src);\n\t\tib->ptr[ib->length_dw++] = upper_32_bits(src);\n\t\tib->ptr[ib->length_dw++] = lower_32_bits(pe);\n\t\tib->ptr[ib->length_dw++] = upper_32_bits(pe);\n\n\t\tpe += bytes;\n\t\tsrc += bytes;\n\t\tcount -= bytes / 8;\n\t}\n}\n\n \nvoid cik_sdma_vm_write_pages(struct radeon_device *rdev,\n\t\t\t     struct radeon_ib *ib,\n\t\t\t     uint64_t pe,\n\t\t\t     uint64_t addr, unsigned count,\n\t\t\t     uint32_t incr, uint32_t flags)\n{\n\tuint64_t value;\n\tunsigned ndw;\n\n\twhile (count) {\n\t\tndw = count * 2;\n\t\tif (ndw > 0xFFFFE)\n\t\t\tndw = 0xFFFFE;\n\n\t\t \n\t\tib->ptr[ib->length_dw++] = SDMA_PACKET(SDMA_OPCODE_WRITE,\n\t\t\tSDMA_WRITE_SUB_OPCODE_LINEAR, 0);\n\t\tib->ptr[ib->length_dw++] = pe;\n\t\tib->ptr[ib->length_dw++] = upper_32_bits(pe);\n\t\tib->ptr[ib->length_dw++] = ndw;\n\t\tfor (; ndw > 0; ndw -= 2, --count, pe += 8) {\n\t\t\tif (flags & R600_PTE_SYSTEM) {\n\t\t\t\tvalue = radeon_vm_map_gart(rdev, addr);\n\t\t\t} else if (flags & R600_PTE_VALID) {\n\t\t\t\tvalue = addr;\n\t\t\t} else {\n\t\t\t\tvalue = 0;\n\t\t\t}\n\t\t\taddr += incr;\n\t\t\tvalue |= flags;\n\t\t\tib->ptr[ib->length_dw++] = value;\n\t\t\tib->ptr[ib->length_dw++] = upper_32_bits(value);\n\t\t}\n\t}\n}\n\n \nvoid cik_sdma_vm_set_pages(struct radeon_device *rdev,\n\t\t\t   struct radeon_ib *ib,\n\t\t\t   uint64_t pe,\n\t\t\t   uint64_t addr, unsigned count,\n\t\t\t   uint32_t incr, uint32_t flags)\n{\n\tuint64_t value;\n\tunsigned ndw;\n\n\twhile (count) {\n\t\tndw = count;\n\t\tif (ndw > 0x7FFFF)\n\t\t\tndw = 0x7FFFF;\n\n\t\tif (flags & R600_PTE_VALID)\n\t\t\tvalue = addr;\n\t\telse\n\t\t\tvalue = 0;\n\n\t\t \n\t\tib->ptr[ib->length_dw++] = SDMA_PACKET(SDMA_OPCODE_GENERATE_PTE_PDE, 0, 0);\n\t\tib->ptr[ib->length_dw++] = pe;  \n\t\tib->ptr[ib->length_dw++] = upper_32_bits(pe);\n\t\tib->ptr[ib->length_dw++] = flags;  \n\t\tib->ptr[ib->length_dw++] = 0;\n\t\tib->ptr[ib->length_dw++] = value;  \n\t\tib->ptr[ib->length_dw++] = upper_32_bits(value);\n\t\tib->ptr[ib->length_dw++] = incr;  \n\t\tib->ptr[ib->length_dw++] = 0;\n\t\tib->ptr[ib->length_dw++] = ndw;  \n\n\t\tpe += ndw * 8;\n\t\taddr += ndw * incr;\n\t\tcount -= ndw;\n\t}\n}\n\n \nvoid cik_sdma_vm_pad_ib(struct radeon_ib *ib)\n{\n\twhile (ib->length_dw & 0x7)\n\t\tib->ptr[ib->length_dw++] = SDMA_PACKET(SDMA_OPCODE_NOP, 0, 0);\n}\n\n \nvoid cik_dma_vm_flush(struct radeon_device *rdev, struct radeon_ring *ring,\n\t\t      unsigned vm_id, uint64_t pd_addr)\n{\n\tu32 extra_bits = (SDMA_POLL_REG_MEM_EXTRA_OP(0) |\n\t\t\t  SDMA_POLL_REG_MEM_EXTRA_FUNC(0));  \n\n\tradeon_ring_write(ring, SDMA_PACKET(SDMA_OPCODE_SRBM_WRITE, 0, 0xf000));\n\tif (vm_id < 8) {\n\t\tradeon_ring_write(ring, (VM_CONTEXT0_PAGE_TABLE_BASE_ADDR + (vm_id << 2)) >> 2);\n\t} else {\n\t\tradeon_ring_write(ring, (VM_CONTEXT8_PAGE_TABLE_BASE_ADDR + ((vm_id - 8) << 2)) >> 2);\n\t}\n\tradeon_ring_write(ring, pd_addr >> 12);\n\n\t \n\tradeon_ring_write(ring, SDMA_PACKET(SDMA_OPCODE_SRBM_WRITE, 0, 0xf000));\n\tradeon_ring_write(ring, SRBM_GFX_CNTL >> 2);\n\tradeon_ring_write(ring, VMID(vm_id));\n\n\tradeon_ring_write(ring, SDMA_PACKET(SDMA_OPCODE_SRBM_WRITE, 0, 0xf000));\n\tradeon_ring_write(ring, SH_MEM_BASES >> 2);\n\tradeon_ring_write(ring, 0);\n\n\tradeon_ring_write(ring, SDMA_PACKET(SDMA_OPCODE_SRBM_WRITE, 0, 0xf000));\n\tradeon_ring_write(ring, SH_MEM_CONFIG >> 2);\n\tradeon_ring_write(ring, 0);\n\n\tradeon_ring_write(ring, SDMA_PACKET(SDMA_OPCODE_SRBM_WRITE, 0, 0xf000));\n\tradeon_ring_write(ring, SH_MEM_APE1_BASE >> 2);\n\tradeon_ring_write(ring, 1);\n\n\tradeon_ring_write(ring, SDMA_PACKET(SDMA_OPCODE_SRBM_WRITE, 0, 0xf000));\n\tradeon_ring_write(ring, SH_MEM_APE1_LIMIT >> 2);\n\tradeon_ring_write(ring, 0);\n\n\tradeon_ring_write(ring, SDMA_PACKET(SDMA_OPCODE_SRBM_WRITE, 0, 0xf000));\n\tradeon_ring_write(ring, SRBM_GFX_CNTL >> 2);\n\tradeon_ring_write(ring, VMID(0));\n\n\t \n\tcik_sdma_hdp_flush_ring_emit(rdev, ring->idx);\n\n\t \n\tradeon_ring_write(ring, SDMA_PACKET(SDMA_OPCODE_SRBM_WRITE, 0, 0xf000));\n\tradeon_ring_write(ring, VM_INVALIDATE_REQUEST >> 2);\n\tradeon_ring_write(ring, 1 << vm_id);\n\n\tradeon_ring_write(ring, SDMA_PACKET(SDMA_OPCODE_POLL_REG_MEM, 0, extra_bits));\n\tradeon_ring_write(ring, VM_INVALIDATE_REQUEST >> 2);\n\tradeon_ring_write(ring, 0);\n\tradeon_ring_write(ring, 0);  \n\tradeon_ring_write(ring, 0);  \n\tradeon_ring_write(ring, (0xfff << 16) | 10);  \n}\n\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}