
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3.1 (64-bit)
  **** SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
  **** IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vivado/2018.3/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'amiri' on host 'rocky.samba.cg.uni-saarland.de' (Linux_x86_64 version 4.18.0-21-generic) on Wed Jun 05 14:23:14 CEST 2019
INFO: [HLS 200-10] On os Ubuntu 18.04.2 LTS
INFO: [HLS 200-10] In directory '/home/amiri/Documents/Snippets/HLS/sum_io_m'
INFO: [HLS 200-10] Creating and opening project '/home/amiri/Documents/Snippets/HLS/sum_io_m/proj_sum_io'.
INFO: [HLS 200-10] Adding design file 'sum_io.c' to the project
INFO: [HLS 200-10] Adding design file 'sum_io_top.c' to the project
INFO: [HLS 200-10] Adding test bench file 'dummy_tb.c' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/amiri/Documents/Snippets/HLS/sum_io_m/proj_sum_io/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
   Compiling(apcc) ../../../../dummy_tb.c in debug mode
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/apcc'
INFO: [HLS 200-10] For user 'amiri' on host 'rocky.samba.cg.uni-saarland.de' (Linux_x86_64 version 4.18.0-21-generic) on Wed Jun 05 14:23:15 CEST 2019
INFO: [HLS 200-10] On os Ubuntu 18.04.2 LTS
INFO: [HLS 200-10] In directory '/home/amiri/Documents/Snippets/HLS/sum_io_m/proj_sum_io/solution1/csim/build'
INFO: [APCC 202-3] Tmp directory is /tmp/apcc_db_amiri/451891559737395622287
INFO: [APCC 202-1] APCC is done.
   Compiling(apcc) ../../../../sum_io.c in debug mode
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/apcc'
INFO: [HLS 200-10] For user 'amiri' on host 'rocky.samba.cg.uni-saarland.de' (Linux_x86_64 version 4.18.0-21-generic) on Wed Jun 05 14:23:20 CEST 2019
INFO: [HLS 200-10] On os Ubuntu 18.04.2 LTS
INFO: [HLS 200-10] In directory '/home/amiri/Documents/Snippets/HLS/sum_io_m/proj_sum_io/solution1/csim/build'
INFO: [APCC 202-3] Tmp directory is /tmp/apcc_db_amiri/452531559737400577820
INFO: [APCC 202-1] APCC is done.
   Compiling(apcc) ../../../../sum_io_top.c in debug mode
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/apcc'
INFO: [HLS 200-10] For user 'amiri' on host 'rocky.samba.cg.uni-saarland.de' (Linux_x86_64 version 4.18.0-21-generic) on Wed Jun 05 14:23:25 CEST 2019
INFO: [HLS 200-10] On os Ubuntu 18.04.2 LTS
INFO: [HLS 200-10] In directory '/home/amiri/Documents/Snippets/HLS/sum_io_m/proj_sum_io/solution1/csim/build'
INFO: [APCC 202-3] Tmp directory is /tmp/apcc_db_amiri/453171559737405563470
INFO: [APCC 202-1] APCC is done.
   Generating csim.exe
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sum_io.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sum_io_top.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 451.094 ; gain = 6.277 ; free physical = 57897 ; free virtual = 62999
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 451.094 ; gain = 6.277 ; free physical = 57897 ; free virtual = 62999
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 451.094 ; gain = 6.277 ; free physical = 57897 ; free virtual = 62999
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'sum_io' into 'sum_io_top' (sum_io_top.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'sum_io_2' into 'sum_io_top' (sum_io_top.c:17) automatically.
WARNING: [SYNCHK 200-77] The top function 'sum_io_top' (sum_io_top.c:3) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 451.094 ; gain = 6.277 ; free physical = 57897 ; free virtual = 62999
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 578.961 ; gain = 134.145 ; free physical = 57878 ; free virtual = 62981
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 578.961 ; gain = 134.145 ; free physical = 57885 ; free virtual = 62988
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sum_io_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sum_io_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.66 seconds; current allocated memory: 60.507 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 60.537 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sum_io_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on function 'sum_io_top' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sum_io_top'.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 60.572 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 578.961 ; gain = 134.145 ; free physical = 57880 ; free virtual = 62983
INFO: [SYSC 207-301] Generating SystemC RTL for sum_io_top.
INFO: [VHDL 208-304] Generating VHDL RTL for sum_io_top.
INFO: [VLOG 209-307] Generating Verilog RTL for sum_io_top.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/opt/Xilinx/Vivado/2018.3/tps/lnx64/gcc-6.2.0/bin/g++"
   Compiling apatb_sum_io_top.cpp
   Compiling (apcc) sum_io.c_pre.c.tb.c
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/apcc'
INFO: [HLS 200-10] For user 'amiri' on host 'rocky.samba.cg.uni-saarland.de' (Linux_x86_64 version 4.18.0-21-generic) on Wed Jun 05 14:23:45 CEST 2019
INFO: [HLS 200-10] On os Ubuntu 18.04.2 LTS
INFO: [HLS 200-10] In directory '/home/amiri/Documents/Snippets/HLS/sum_io_m/proj_sum_io/solution1/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is /tmp/apcc_db_amiri/456981559737425211356
INFO: [APCC 202-1] APCC is done.
   Compiling (apcc) dummy_tb.c_pre.c.tb.c
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/apcc'
INFO: [HLS 200-10] For user 'amiri' on host 'rocky.samba.cg.uni-saarland.de' (Linux_x86_64 version 4.18.0-21-generic) on Wed Jun 05 14:23:49 CEST 2019
INFO: [HLS 200-10] On os Ubuntu 18.04.2 LTS
INFO: [HLS 200-10] In directory '/home/amiri/Documents/Snippets/HLS/sum_io_m/proj_sum_io/solution1/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is /tmp/apcc_db_amiri/457601559737429095509
INFO: [APCC 202-1] APCC is done.
   Compiling (apcc) sum_io_top.c_pre.c.tb.c
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/apcc'
INFO: [HLS 200-10] For user 'amiri' on host 'rocky.samba.cg.uni-saarland.de' (Linux_x86_64 version 4.18.0-21-generic) on Wed Jun 05 14:23:52 CEST 2019
INFO: [HLS 200-10] On os Ubuntu 18.04.2 LTS
INFO: [HLS 200-10] In directory '/home/amiri/Documents/Snippets/HLS/sum_io_m/proj_sum_io/solution1/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is /tmp/apcc_db_amiri/458221559737433012835
INFO: [APCC 202-1] APCC is done.
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/opt/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_sum_io_top_top glbl -prj sum_io_top.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /opt/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s sum_io_top -debug wave 
Multi-threading is on. Using 30 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/amiri/Documents/Snippets/HLS/sum_io_m/proj_sum_io/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/amiri/Documents/Snippets/HLS/sum_io_m/proj_sum_io/solution1/sim/verilog/sum_io_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sum_io_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/amiri/Documents/Snippets/HLS/sum_io_m/proj_sum_io/solution1/sim/verilog/sum_io_top.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_sum_io_top_top
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sum_io_top
Compiling module xil_defaultlib.apatb_sum_io_top_top
Compiling module work.glbl
Built simulation snapshot sum_io_top

****** Webtalk v2018.3.1 (64-bit)
  **** SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
  **** IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/amiri/Documents/Snippets/HLS/sum_io_m/proj_sum_io/solution1/sim/verilog/xsim.dir/sum_io_top/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jun  5 14:23:58 2019...

****** xsim v2018.3.1 (64-bit)
  **** SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
  **** IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xsim.dir/sum_io_top/xsim_script.tcl
# xsim {sum_io_top} -autoloadwcfg -tclbatch {sum_io_top.tcl}
Vivado Simulator 2018.3
Time resolution is 1 ps
source sum_io_top.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_sum_io_top_top/AESL_inst_sum_io_top/ap_start -into $blocksiggroup
## add_wave /apatb_sum_io_top_top/AESL_inst_sum_io_top/ap_done -into $blocksiggroup
## add_wave /apatb_sum_io_top_top/AESL_inst_sum_io_top/ap_idle -into $blocksiggroup
## add_wave /apatb_sum_io_top_top/AESL_inst_sum_io_top/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_sum_io_top_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_sum_io_top_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_sum_io_top_top/done_cnt -into $tb_simstatus_group -radix hex
## save_wave_config sum_io_top.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "110000"
// RTL Simulation : 1 / 1 [n/a] @ "118000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 134 ns : File "/home/amiri/Documents/Snippets/HLS/sum_io_m/proj_sum_io/solution1/sim/verilog/sum_io_top.autotb.v" Line 155
## quit
INFO: [Common 17-206] Exiting xsim at Wed Jun  5 14:24:04 2019...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-210] Design is translated to an combinational logic. II and Latency will be marked as all 0.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2018.3.1 (64-bit)
  **** SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
  **** IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [Common 17-206] Exiting Vivado at Wed Jun  5 14:24:11 2019...
INFO: [HLS 200-10] Creating and opening solution '/home/amiri/Documents/Snippets/HLS/sum_io_m/proj_sum_io/solution2'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sum_io.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sum_io_top.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:04 ; elapsed = 00:01:05 . Memory (MB): peak = 578.961 ; gain = 134.145 ; free physical = 57894 ; free virtual = 63000
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:04 ; elapsed = 00:01:05 . Memory (MB): peak = 578.961 ; gain = 134.145 ; free physical = 57894 ; free virtual = 63000
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:04 ; elapsed = 00:01:05 . Memory (MB): peak = 578.961 ; gain = 134.145 ; free physical = 57894 ; free virtual = 63000
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'sum_io_2' into 'sum_io_top' (sum_io_top.c:17) automatically.
WARNING: [SYNCHK 200-77] The top function 'sum_io_top' (sum_io_top.c:3) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:04 ; elapsed = 00:01:05 . Memory (MB): peak = 578.961 ; gain = 134.145 ; free physical = 57894 ; free virtual = 63001
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:04 ; elapsed = 00:01:05 . Memory (MB): peak = 578.961 ; gain = 134.145 ; free physical = 57887 ; free virtual = 62994
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:04 ; elapsed = 00:01:05 . Memory (MB): peak = 578.961 ; gain = 134.145 ; free physical = 57887 ; free virtual = 62994
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sum_io_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sum_io' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 41.66 seconds; current allocated memory: 81.613 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 81.667 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sum_io_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 81.693 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 81.729 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sum_io' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sum_io'.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 81.817 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sum_io_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on function 'sum_io_top' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sum_io_top'.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 81.997 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:05 ; elapsed = 00:01:06 . Memory (MB): peak = 578.961 ; gain = 134.145 ; free physical = 57883 ; free virtual = 62990
INFO: [SYSC 207-301] Generating SystemC RTL for sum_io_top.
INFO: [VHDL 208-304] Generating VHDL RTL for sum_io_top.
INFO: [VLOG 209-307] Generating Verilog RTL for sum_io_top.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/opt/Xilinx/Vivado/2018.3/tps/lnx64/gcc-6.2.0/bin/g++"
   Compiling apatb_sum_io_top.cpp
   Compiling (apcc) sum_io.c_pre.c.tb.c
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/apcc'
INFO: [HLS 200-10] For user 'amiri' on host 'rocky.samba.cg.uni-saarland.de' (Linux_x86_64 version 4.18.0-21-generic) on Wed Jun 05 14:24:26 CEST 2019
INFO: [HLS 200-10] On os Ubuntu 18.04.2 LTS
INFO: [HLS 200-10] In directory '/home/amiri/Documents/Snippets/HLS/sum_io_m/proj_sum_io/solution2/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is /tmp/apcc_db_amiri/464671559737466884426
INFO: [APCC 202-1] APCC is done.
   Compiling (apcc) dummy_tb.c_pre.c.tb.c
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/apcc'
INFO: [HLS 200-10] For user 'amiri' on host 'rocky.samba.cg.uni-saarland.de' (Linux_x86_64 version 4.18.0-21-generic) on Wed Jun 05 14:24:30 CEST 2019
INFO: [HLS 200-10] On os Ubuntu 18.04.2 LTS
INFO: [HLS 200-10] In directory '/home/amiri/Documents/Snippets/HLS/sum_io_m/proj_sum_io/solution2/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is /tmp/apcc_db_amiri/465301559737470792187
INFO: [APCC 202-1] APCC is done.
   Compiling (apcc) sum_io_top.c_pre.c.tb.c
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/apcc'
INFO: [HLS 200-10] For user 'amiri' on host 'rocky.samba.cg.uni-saarland.de' (Linux_x86_64 version 4.18.0-21-generic) on Wed Jun 05 14:24:34 CEST 2019
INFO: [HLS 200-10] On os Ubuntu 18.04.2 LTS
INFO: [HLS 200-10] In directory '/home/amiri/Documents/Snippets/HLS/sum_io_m/proj_sum_io/solution2/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is /tmp/apcc_db_amiri/465921559737474679941
INFO: [APCC 202-1] APCC is done.
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/opt/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_sum_io_top_top glbl -prj sum_io_top.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /opt/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s sum_io_top -debug wave 
Multi-threading is on. Using 30 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/amiri/Documents/Snippets/HLS/sum_io_m/proj_sum_io/solution2/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/amiri/Documents/Snippets/HLS/sum_io_m/proj_sum_io/solution2/sim/verilog/sum_io_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sum_io_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/amiri/Documents/Snippets/HLS/sum_io_m/proj_sum_io/solution2/sim/verilog/sum_io_top.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_sum_io_top_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/amiri/Documents/Snippets/HLS/sum_io_m/proj_sum_io/solution2/sim/verilog/sum_io.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sum_io
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sum_io
Compiling module xil_defaultlib.sum_io_top
Compiling module xil_defaultlib.apatb_sum_io_top_top
Compiling module work.glbl
Built simulation snapshot sum_io_top

****** Webtalk v2018.3.1 (64-bit)
  **** SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
  **** IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/amiri/Documents/Snippets/HLS/sum_io_m/proj_sum_io/solution2/sim/verilog/xsim.dir/sum_io_top/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jun  5 14:24:39 2019...

****** xsim v2018.3.1 (64-bit)
  **** SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
  **** IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xsim.dir/sum_io_top/xsim_script.tcl
# xsim {sum_io_top} -autoloadwcfg -tclbatch {sum_io_top.tcl}
Vivado Simulator 2018.3
Time resolution is 1 ps
source sum_io_top.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_sum_io_top_top/AESL_inst_sum_io_top/ap_start -into $blocksiggroup
## add_wave /apatb_sum_io_top_top/AESL_inst_sum_io_top/ap_done -into $blocksiggroup
## add_wave /apatb_sum_io_top_top/AESL_inst_sum_io_top/ap_idle -into $blocksiggroup
## add_wave /apatb_sum_io_top_top/AESL_inst_sum_io_top/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_sum_io_top_top/AESL_inst_sum_io_top/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_sum_io_top_top/AESL_inst_sum_io_top/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_sum_io_top_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_sum_io_top_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_sum_io_top_top/done_cnt -into $tb_simstatus_group -radix hex
## save_wave_config sum_io_top.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "110000"
// RTL Simulation : 1 / 1 [100.00%] @ "122000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 138 ns : File "/home/amiri/Documents/Snippets/HLS/sum_io_m/proj_sum_io/solution2/sim/verilog/sum_io_top.autotb.v" Line 163
## quit
INFO: [Common 17-206] Exiting xsim at Wed Jun  5 14:24:46 2019...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2018.3.1 (64-bit)
  **** SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
  **** IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [Common 17-206] Exiting Vivado at Wed Jun  5 14:24:52 2019...
INFO: [HLS 200-112] Total elapsed time: 98.72 seconds; peak allocated memory: 81.997 MB.
INFO: [Common 17-206] Exiting vivado_hls at Wed Jun  5 14:24:52 2019...
