Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed Feb 26 19:37:05 2020
| Host         : Samuel-ThinkPad running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_methodology -file TopLevel_comp_methodology_drc_routed.rpt -pb TopLevel_comp_methodology_drc_routed.pb -rpx TopLevel_comp_methodology_drc_routed.rpx
| Design       : TopLevel_comp
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 21
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 21         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on reset relative to clock(s) clock, sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on carryout relative to clock(s) clock
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on dout[0] relative to clock(s) clock, sys_clk_pin
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on dout[1] relative to clock(s) clock, sys_clk_pin
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on dout[2] relative to clock(s) clock, sys_clk_pin
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on dout[3] relative to clock(s) clock, sys_clk_pin
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on dout[4] relative to clock(s) clock, sys_clk_pin
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on dout[5] relative to clock(s) clock, sys_clk_pin
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on dout[6] relative to clock(s) clock, sys_clk_pin
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on dout[7] relative to clock(s) clock, sys_clk_pin
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on enout[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on enout[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on enout[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on enout[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on overflow relative to clock(s) clock
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on pcout[0] relative to clock(s) clock
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on pcout[1] relative to clock(s) clock
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on pcout[2] relative to clock(s) clock
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on pcout[3] relative to clock(s) clock
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on pcout[4] relative to clock(s) clock
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on zero relative to clock(s) clock
Related violations: <none>


