{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1759123939984 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1759123939985 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 29 12:32:19 2025 " "Processing started: Mon Sep 29 12:32:19 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1759123939985 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1759123939985 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART -c uart_pc_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART -c uart_pc_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1759123939986 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1759123940124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "uart_rx.v" "" { Text "/home/kiet/Nextcloud/Projects/learning/On-class/SoC/UART/uart_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759123940175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759123940175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_core.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_core " "Found entity 1: uart_core" {  } { { "uart_core.v" "" { Text "/home/kiet/Nextcloud/Projects/learning/On-class/SoC/UART/uart_core.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759123940176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759123940176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modMCounter.v 1 1 " "Found 1 design units, including 1 entities, in source file modMCounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 modMCounter " "Found entity 1: modMCounter" {  } { { "modMCounter.v" "" { Text "/home/kiet/Nextcloud/Projects/learning/On-class/SoC/UART/modMCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759123940176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759123940176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.v" "" { Text "/home/kiet/Nextcloud/Projects/learning/On-class/SoC/UART/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759123940177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759123940177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_pc_test.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_pc_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_pc_test " "Found entity 1: uart_pc_test" {  } { { "uart_pc_test.v" "" { Text "/home/kiet/Nextcloud/Projects/learning/On-class/SoC/UART/uart_pc_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759123940177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759123940177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "fifo.v" "" { Text "/home/kiet/Nextcloud/Projects/learning/On-class/SoC/UART/fifo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759123940178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759123940178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.v" "" { Text "/home/kiet/Nextcloud/Projects/learning/On-class/SoC/UART/debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759123940178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759123940178 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uart_rx.v(14) " "Verilog HDL Parameter Declaration warning at uart_rx.v(14): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_rx.v" "" { Text "/home/kiet/Nextcloud/Projects/learning/On-class/SoC/UART/uart_rx.v" 14 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1759123940179 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uart_rx.v(15) " "Verilog HDL Parameter Declaration warning at uart_rx.v(15): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_rx.v" "" { Text "/home/kiet/Nextcloud/Projects/learning/On-class/SoC/UART/uart_rx.v" 15 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1759123940179 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uart_rx.v(16) " "Verilog HDL Parameter Declaration warning at uart_rx.v(16): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_rx.v" "" { Text "/home/kiet/Nextcloud/Projects/learning/On-class/SoC/UART/uart_rx.v" 16 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1759123940179 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uart_rx.v(17) " "Verilog HDL Parameter Declaration warning at uart_rx.v(17): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_rx.v" "" { Text "/home/kiet/Nextcloud/Projects/learning/On-class/SoC/UART/uart_rx.v" 17 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1759123940179 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uart_pc_test " "Elaborating entity \"uart_pc_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1759123940221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_core uart_core:uart_unit " "Elaborating entity \"uart_core\" for hierarchy \"uart_core:uart_unit\"" {  } { { "uart_pc_test.v" "uart_unit" { Text "/home/kiet/Nextcloud/Projects/learning/On-class/SoC/UART/uart_pc_test.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759123940224 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_fifo_not_empty uart_core.v(21) " "Verilog HDL or VHDL warning at uart_core.v(21): object \"tx_fifo_not_empty\" assigned a value but never read" {  } { { "uart_core.v" "" { Text "/home/kiet/Nextcloud/Projects/learning/On-class/SoC/UART/uart_core.v" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1759123940225 "|uart_pc_test|uart_core:uart_unit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "tx_empty 0 uart_core.v(21) " "Net \"tx_empty\" at uart_core.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "uart_core.v" "" { Text "/home/kiet/Nextcloud/Projects/learning/On-class/SoC/UART/uart_core.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1759123940225 "|uart_pc_test|uart_core:uart_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modMCounter uart_core:uart_unit\|modMCounter:baud_gen_unit " "Elaborating entity \"modMCounter\" for hierarchy \"uart_core:uart_unit\|modMCounter:baud_gen_unit\"" {  } { { "uart_core.v" "baud_gen_unit" { Text "/home/kiet/Nextcloud/Projects/learning/On-class/SoC/UART/uart_core.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759123940226 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 modMCounter.v(18) " "Verilog HDL assignment warning at modMCounter.v(18): truncated value with size 32 to match size of target (9)" {  } { { "modMCounter.v" "" { Text "/home/kiet/Nextcloud/Projects/learning/On-class/SoC/UART/modMCounter.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1759123940226 "|uart_pc_test|uart_core:uart_unit|modMCounter:baud_gen_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_core:uart_unit\|uart_rx:uart_rx_unit " "Elaborating entity \"uart_rx\" for hierarchy \"uart_core:uart_unit\|uart_rx:uart_rx_unit\"" {  } { { "uart_core.v" "uart_rx_unit" { Text "/home/kiet/Nextcloud/Projects/learning/On-class/SoC/UART/uart_core.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759123940227 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_rx.v(55) " "Verilog HDL assignment warning at uart_rx.v(55): truncated value with size 32 to match size of target (4)" {  } { { "uart_rx.v" "" { Text "/home/kiet/Nextcloud/Projects/learning/On-class/SoC/UART/uart_rx.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1759123940228 "|uart_pc_test|uart_core:uart_unit|uart_rx:uart_rx_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_rx.v(62) " "Verilog HDL assignment warning at uart_rx.v(62): truncated value with size 32 to match size of target (3)" {  } { { "uart_rx.v" "" { Text "/home/kiet/Nextcloud/Projects/learning/On-class/SoC/UART/uart_rx.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1759123940228 "|uart_pc_test|uart_core:uart_unit|uart_rx:uart_rx_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_rx.v(63) " "Verilog HDL assignment warning at uart_rx.v(63): truncated value with size 32 to match size of target (4)" {  } { { "uart_rx.v" "" { Text "/home/kiet/Nextcloud/Projects/learning/On-class/SoC/UART/uart_rx.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1759123940228 "|uart_pc_test|uart_core:uart_unit|uart_rx:uart_rx_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_rx.v(69) " "Verilog HDL assignment warning at uart_rx.v(69): truncated value with size 32 to match size of target (4)" {  } { { "uart_rx.v" "" { Text "/home/kiet/Nextcloud/Projects/learning/On-class/SoC/UART/uart_rx.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1759123940228 "|uart_pc_test|uart_core:uart_unit|uart_rx:uart_rx_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo uart_core:uart_unit\|fifo:fifo_rx_unit " "Elaborating entity \"fifo\" for hierarchy \"uart_core:uart_unit\|fifo:fifo_rx_unit\"" {  } { { "uart_core.v" "fifo_rx_unit" { Text "/home/kiet/Nextcloud/Projects/learning/On-class/SoC/UART/uart_core.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759123940228 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i fifo.v(30) " "Verilog HDL Always Construct warning at fifo.v(30): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "fifo.v" "" { Text "/home/kiet/Nextcloud/Projects/learning/On-class/SoC/UART/fifo.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1759123940230 "|uart_pc_test|uart_core:uart_unit|fifo:fifo_rx_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 fifo.v(55) " "Verilog HDL assignment warning at fifo.v(55): truncated value with size 32 to match size of target (2)" {  } { { "fifo.v" "" { Text "/home/kiet/Nextcloud/Projects/learning/On-class/SoC/UART/fifo.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1759123940231 "|uart_pc_test|uart_core:uart_unit|fifo:fifo_rx_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 fifo.v(56) " "Verilog HDL assignment warning at fifo.v(56): truncated value with size 32 to match size of target (2)" {  } { { "fifo.v" "" { Text "/home/kiet/Nextcloud/Projects/learning/On-class/SoC/UART/fifo.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1759123940231 "|uart_pc_test|uart_core:uart_unit|fifo:fifo_rx_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_core:uart_unit\|uart_tx:uart_tx_unit " "Elaborating entity \"uart_tx\" for hierarchy \"uart_core:uart_unit\|uart_tx:uart_tx_unit\"" {  } { { "uart_core.v" "uart_tx_unit" { Text "/home/kiet/Nextcloud/Projects/learning/On-class/SoC/UART/uart_core.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759123940240 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_tx.v(62) " "Verilog HDL assignment warning at uart_tx.v(62): truncated value with size 32 to match size of target (4)" {  } { { "uart_tx.v" "" { Text "/home/kiet/Nextcloud/Projects/learning/On-class/SoC/UART/uart_tx.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1759123940240 "|uart_pc_test|uart_core:uart_unit|uart_tx:uart_tx_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_tx.v(73) " "Verilog HDL assignment warning at uart_tx.v(73): truncated value with size 32 to match size of target (3)" {  } { { "uart_tx.v" "" { Text "/home/kiet/Nextcloud/Projects/learning/On-class/SoC/UART/uart_tx.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1759123940241 "|uart_pc_test|uart_core:uart_unit|uart_tx:uart_tx_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_tx.v(74) " "Verilog HDL assignment warning at uart_tx.v(74): truncated value with size 32 to match size of target (4)" {  } { { "uart_tx.v" "" { Text "/home/kiet/Nextcloud/Projects/learning/On-class/SoC/UART/uart_tx.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1759123940241 "|uart_pc_test|uart_core:uart_unit|uart_tx:uart_tx_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_tx.v(84) " "Verilog HDL assignment warning at uart_tx.v(84): truncated value with size 32 to match size of target (4)" {  } { { "uart_tx.v" "" { Text "/home/kiet/Nextcloud/Projects/learning/On-class/SoC/UART/uart_tx.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1759123940241 "|uart_pc_test|uart_core:uart_unit|uart_tx:uart_tx_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:btn_db_unit " "Elaborating entity \"debounce\" for hierarchy \"debounce:btn_db_unit\"" {  } { { "uart_pc_test.v" "btn_db_unit" { Text "/home/kiet/Nextcloud/Projects/learning/On-class/SoC/UART/uart_pc_test.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759123940241 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 debounce.v(44) " "Verilog HDL assignment warning at debounce.v(44): truncated value with size 32 to match size of target (21)" {  } { { "debounce.v" "" { Text "/home/kiet/Nextcloud/Projects/learning/On-class/SoC/UART/debounce.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1759123940242 "|uart_pc_test|debounce:btn_db_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 debounce.v(65) " "Verilog HDL assignment warning at debounce.v(65): truncated value with size 32 to match size of target (21)" {  } { { "debounce.v" "" { Text "/home/kiet/Nextcloud/Projects/learning/On-class/SoC/UART/debounce.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1759123940242 "|uart_pc_test|debounce:btn_db_unit"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1759123940486 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "uart_tx.v" "" { Text "/home/kiet/Nextcloud/Projects/learning/On-class/SoC/UART/uart_tx.v" 30 -1 0 } } { "fifo.v" "" { Text "/home/kiet/Nextcloud/Projects/learning/On-class/SoC/UART/fifo.v" 43 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1759123940497 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1759123940497 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1759123940682 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1759123940779 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1759123940779 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "242 " "Implemented 242 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1759123940872 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1759123940872 ""} { "Info" "ICUT_CUT_TM_LCELLS" "227 " "Implemented 227 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1759123940872 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1759123940872 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "591 " "Peak virtual memory: 591 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1759123940878 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 29 12:32:20 2025 " "Processing ended: Mon Sep 29 12:32:20 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1759123940878 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1759123940878 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1759123940878 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1759123940878 ""}
