module task2RAM (clock, address, data, wren, q);
	input  logic [4:0] address;
	input  logic clock;
	input  logic [2:0] data;
	input  logic wren;
	output logic [2:0] q;

	
	
	logic [2:0] memory_array [31:0];
	
	always_ff @(posedge clock) begin
		if(wren) begin
			memory_array[address] <= data;
			q <= data;
		
		end else begin
			q <= memory_array[address];
		end	
	
	end


endmodule 