// Seed: 2453282582
module module_0 #(
    parameter id_1 = 32'd99
) ();
  static logic _id_1;
  parameter [id_1 : -1 'b0] id_2 = 1;
  parameter id_3 = id_2;
  tri1 [1 : id_1] id_4;
  always $unsigned(86);
  ;
  assign id_4 = -1'b0;
  wire id_5;
endmodule
module module_1 #(
    parameter id_2 = 32'd75
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  input wire id_15;
  input wire id_14;
  module_0 modCall_1 ();
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  output logic [7:0] id_4;
  input wire id_3;
  input wire _id_2;
  output wire id_1;
  assign id_4[-1|1+:id_2] = -1;
endmodule
