

================================================================
== Vivado HLS Report for 'copy_b1'
================================================================
* Date:           Wed Nov  7 23:47:56 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        lenet
* Solution:       lenet_accelerator
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   19|   19|   19|   19|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   12|   12|         2|          -|          -|     6|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|      14|     12|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     91|
|Register         |        -|      -|      51|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      65|    103|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+-------+----+----+------------+------------+
    |   Variable Name   | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+-------+----+----+------------+------------+
    |i_15_fu_100_p2     |     +    |      0|  14|   9|           3|           1|
    |ap_block_state8    |    and   |      0|   0|   2|           1|           1|
    |exitcond_fu_94_p2  |   icmp   |      0|   0|   1|           3|           3|
    +-------------------+----------+-------+----+----+------------+------------+
    |Total              |          |      0|  14|  12|           7|           5|
    +-------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |  55|         10|    1|         10|
    |ap_sig_ioackin_m_axi_in_r_ARREADY  |   9|          2|    1|          2|
    |i_reg_68                           |   9|          2|    3|          6|
    |in_r_blk_n_AR                      |   9|          2|    1|          2|
    |in_r_blk_n_R                       |   9|          2|    1|          2|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              |  91|         18|    7|         22|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   9|   0|    9|          0|
    |ap_reg_ioackin_m_axi_in_r_ARREADY  |   1|   0|    1|          0|
    |i_15_reg_120                       |   3|   0|    3|          0|
    |i_cast1_reg_112                    |   3|   0|   32|         29|
    |i_reg_68                           |   3|   0|    3|          0|
    |in_addr_read_reg_125               |  32|   0|   32|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |  51|   0|   80|         29|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |    copy_b1   | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |    copy_b1   | return value |
|ap_start             |  in |    1| ap_ctrl_hs |    copy_b1   | return value |
|ap_done              | out |    1| ap_ctrl_hs |    copy_b1   | return value |
|ap_idle              | out |    1| ap_ctrl_hs |    copy_b1   | return value |
|ap_ready             | out |    1| ap_ctrl_hs |    copy_b1   | return value |
|m_axi_in_r_AWVALID   | out |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_AWREADY   |  in |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_AWADDR    | out |   32|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_AWID      | out |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_AWLEN     | out |   32|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_AWSIZE    | out |    3|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_AWBURST   | out |    2|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_AWLOCK    | out |    2|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_AWCACHE   | out |    4|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_AWPROT    | out |    3|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_AWQOS     | out |    4|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_AWREGION  | out |    4|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_AWUSER    | out |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_WVALID    | out |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_WREADY    |  in |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_WDATA     | out |   32|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_WSTRB     | out |    4|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_WLAST     | out |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_WID       | out |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_WUSER     | out |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_ARVALID   | out |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_ARREADY   |  in |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_ARADDR    | out |   32|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_ARID      | out |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_ARLEN     | out |   32|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_ARSIZE    | out |    3|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_ARBURST   | out |    2|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_ARLOCK    | out |    2|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_ARCACHE   | out |    4|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_ARPROT    | out |    3|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_ARQOS     | out |    4|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_ARREGION  | out |    4|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_ARUSER    | out |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_RVALID    |  in |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_RREADY    | out |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_RDATA     |  in |   32|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_RLAST     |  in |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_RID       |  in |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_RUSER     |  in |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_RRESP     |  in |    2|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_BVALID    |  in |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_BREADY    | out |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_BRESP     |  in |    2|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_BID       |  in |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_BUSER     |  in |    1|    m_axi   |     in_r     |    pointer   |
|c1_b_i5              |  in |   30|   ap_none  |    c1_b_i5   |    scalar    |
|out_r_address0       | out |    3|  ap_memory |     out_r    |     array    |
|out_r_ce0            | out |    1|  ap_memory |     out_r    |     array    |
|out_r_we0            | out |    1|  ap_memory |     out_r    |     array    |
|out_r_d0             | out |   32|  ap_memory |     out_r    |     array    |
+---------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 9
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / (!exitcond)
9 --> 
	8  / true
* FSM state operations: 

 <State 1>: 8.75ns
ST_1: c1_b_i5_read (4)  [1/1] 0.00ns
:0  %c1_b_i5_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %c1_b_i5)

ST_1: c1_b_i5_cast1 (5)  [1/1] 0.00ns
:1  %c1_b_i5_cast1 = zext i30 %c1_b_i5_read to i32

ST_1: in_addr (6)  [1/1] 0.00ns
:2  %in_addr = getelementptr float* %in_r, i32 %c1_b_i5_cast1

ST_1: in_addr_rd_req (8)  [7/7] 8.75ns  loc: lenet/lenet_hls.c:51
:4  %in_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %in_addr, i32 6)


 <State 2>: 8.75ns
ST_2: in_addr_rd_req (8)  [6/7] 8.75ns  loc: lenet/lenet_hls.c:51
:4  %in_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %in_addr, i32 6)


 <State 3>: 8.75ns
ST_3: in_addr_rd_req (8)  [5/7] 8.75ns  loc: lenet/lenet_hls.c:51
:4  %in_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %in_addr, i32 6)


 <State 4>: 8.75ns
ST_4: in_addr_rd_req (8)  [4/7] 8.75ns  loc: lenet/lenet_hls.c:51
:4  %in_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %in_addr, i32 6)


 <State 5>: 8.75ns
ST_5: in_addr_rd_req (8)  [3/7] 8.75ns  loc: lenet/lenet_hls.c:51
:4  %in_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %in_addr, i32 6)


 <State 6>: 8.75ns
ST_6: in_addr_rd_req (8)  [2/7] 8.75ns  loc: lenet/lenet_hls.c:51
:4  %in_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %in_addr, i32 6)


 <State 7>: 8.75ns
ST_7: StgValue_19 (7)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecInterface(float* %in_r, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 6, [12 x i8]* @p_str5, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_7: in_addr_rd_req (8)  [1/7] 8.75ns  loc: lenet/lenet_hls.c:51
:4  %in_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %in_addr, i32 6)

ST_7: StgValue_21 (9)  [1/1] 1.59ns  loc: lenet/lenet_hls.c:50
:5  br label %1


 <State 8>: 8.75ns
ST_8: i (11)  [1/1] 0.00ns
:0  %i = phi i3 [ 0, %0 ], [ %i_15, %2 ]

ST_8: i_cast1 (12)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:50
:1  %i_cast1 = zext i3 %i to i32

ST_8: exitcond (13)  [1/1] 2.07ns  loc: lenet/lenet_hls.c:50
:2  %exitcond = icmp eq i3 %i, -2

ST_8: empty (14)  [1/1] 0.00ns
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

ST_8: i_15 (15)  [1/1] 2.26ns  loc: lenet/lenet_hls.c:50
:4  %i_15 = add i3 %i, 1

ST_8: StgValue_27 (16)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:50
:5  br i1 %exitcond, label %3, label %2

ST_8: in_addr_read (18)  [1/1] 8.75ns  loc: lenet/lenet_hls.c:51
:0  %in_addr_read = call float @_ssdm_op_Read.m_axi.floatP(float* %in_addr)

ST_8: StgValue_29 (23)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:53
:0  ret void


 <State 9>: 2.32ns
ST_9: out_addr (19)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:51
:1  %out_addr = getelementptr [6 x float]* %out_r, i32 0, i32 %i_cast1

ST_9: StgValue_31 (20)  [1/1] 2.32ns  loc: lenet/lenet_hls.c:51
:2  store float %in_addr_read, float* %out_addr, align 4

ST_9: StgValue_32 (21)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:50
:3  br label %1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ c1_b_i5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
c1_b_i5_read   (read             ) [ 0000000000]
c1_b_i5_cast1  (zext             ) [ 0000000000]
in_addr        (getelementptr    ) [ 0011111111]
StgValue_19    (specinterface    ) [ 0000000000]
in_addr_rd_req (readreq          ) [ 0000000000]
StgValue_21    (br               ) [ 0000000111]
i              (phi              ) [ 0000000010]
i_cast1        (zext             ) [ 0000000001]
exitcond       (icmp             ) [ 0000000011]
empty          (speclooptripcount) [ 0000000000]
i_15           (add              ) [ 0000000111]
StgValue_27    (br               ) [ 0000000000]
in_addr_read   (read             ) [ 0000000001]
StgValue_29    (ret              ) [ 0000000000]
out_addr       (getelementptr    ) [ 0000000000]
StgValue_31    (store            ) [ 0000000000]
StgValue_32    (br               ) [ 0000000111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="c1_b_i5">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c1_b_i5"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i30"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="c1_b_i5_read_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="30" slack="0"/>
<pin id="40" dir="0" index="1" bw="30" slack="0"/>
<pin id="41" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c1_b_i5_read/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="grp_readreq_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="0" index="1" bw="32" slack="0"/>
<pin id="47" dir="0" index="2" bw="4" slack="0"/>
<pin id="48" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="in_addr_rd_req/1 "/>
</bind>
</comp>

<comp id="51" class="1004" name="in_addr_read_read_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="32" slack="0"/>
<pin id="53" dir="0" index="1" bw="32" slack="7"/>
<pin id="54" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_addr_read/8 "/>
</bind>
</comp>

<comp id="56" class="1004" name="out_addr_gep_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="0" index="2" bw="3" slack="1"/>
<pin id="60" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr/9 "/>
</bind>
</comp>

<comp id="63" class="1004" name="StgValue_31_access_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="3" slack="0"/>
<pin id="65" dir="0" index="1" bw="32" slack="1"/>
<pin id="66" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_31/9 "/>
</bind>
</comp>

<comp id="68" class="1005" name="i_reg_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="3" slack="1"/>
<pin id="70" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="72" class="1004" name="i_phi_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="1"/>
<pin id="74" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="75" dir="0" index="2" bw="3" slack="0"/>
<pin id="76" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="77" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/8 "/>
</bind>
</comp>

<comp id="79" class="1004" name="c1_b_i5_cast1_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="30" slack="0"/>
<pin id="81" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="c1_b_i5_cast1/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="in_addr_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="32" slack="0"/>
<pin id="85" dir="0" index="1" bw="32" slack="0"/>
<pin id="86" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_addr/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="i_cast1_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="3" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast1/8 "/>
</bind>
</comp>

<comp id="94" class="1004" name="exitcond_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="3" slack="0"/>
<pin id="96" dir="0" index="1" bw="3" slack="0"/>
<pin id="97" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/8 "/>
</bind>
</comp>

<comp id="100" class="1004" name="i_15_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="3" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_15/8 "/>
</bind>
</comp>

<comp id="106" class="1005" name="in_addr_reg_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="1"/>
<pin id="108" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_addr "/>
</bind>
</comp>

<comp id="112" class="1005" name="i_cast1_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="1"/>
<pin id="114" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_cast1 "/>
</bind>
</comp>

<comp id="120" class="1005" name="i_15_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="3" slack="0"/>
<pin id="122" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_15 "/>
</bind>
</comp>

<comp id="125" class="1005" name="in_addr_read_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="1"/>
<pin id="127" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="42"><net_src comp="6" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="2" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="49"><net_src comp="8" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="50"><net_src comp="10" pin="0"/><net_sink comp="44" pin=2"/></net>

<net id="55"><net_src comp="36" pin="0"/><net_sink comp="51" pin=0"/></net>

<net id="61"><net_src comp="4" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="16" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="56" pin="3"/><net_sink comp="63" pin=0"/></net>

<net id="71"><net_src comp="26" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="78"><net_src comp="68" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="82"><net_src comp="38" pin="2"/><net_sink comp="79" pin=0"/></net>

<net id="87"><net_src comp="0" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="88"><net_src comp="79" pin="1"/><net_sink comp="83" pin=1"/></net>

<net id="89"><net_src comp="83" pin="2"/><net_sink comp="44" pin=1"/></net>

<net id="93"><net_src comp="72" pin="4"/><net_sink comp="90" pin=0"/></net>

<net id="98"><net_src comp="72" pin="4"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="28" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="72" pin="4"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="34" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="109"><net_src comp="83" pin="2"/><net_sink comp="106" pin=0"/></net>

<net id="110"><net_src comp="106" pin="1"/><net_sink comp="44" pin=1"/></net>

<net id="111"><net_src comp="106" pin="1"/><net_sink comp="51" pin=1"/></net>

<net id="115"><net_src comp="90" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="116"><net_src comp="112" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="123"><net_src comp="100" pin="2"/><net_sink comp="120" pin=0"/></net>

<net id="124"><net_src comp="120" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="128"><net_src comp="51" pin="2"/><net_sink comp="125" pin=0"/></net>

<net id="129"><net_src comp="125" pin="1"/><net_sink comp="63" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in_r | {}
	Port: out_r | {9 }
 - Input state : 
	Port: copy_b1 : in_r | {1 2 3 4 5 6 7 8 }
	Port: copy_b1 : c1_b_i5 | {1 }
  - Chain level:
	State 1
		in_addr : 1
		in_addr_rd_req : 2
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
		i_cast1 : 1
		exitcond : 1
		i_15 : 1
		StgValue_27 : 2
	State 9
		StgValue_31 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|    add   |       i_15_fu_100       |    14   |    9    |
|----------|-------------------------|---------|---------|
|   icmp   |      exitcond_fu_94     |    0    |    1    |
|----------|-------------------------|---------|---------|
|   read   | c1_b_i5_read_read_fu_38 |    0    |    0    |
|          | in_addr_read_read_fu_51 |    0    |    0    |
|----------|-------------------------|---------|---------|
|  readreq |    grp_readreq_fu_44    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   zext   |   c1_b_i5_cast1_fu_79   |    0    |    0    |
|          |      i_cast1_fu_90      |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    14   |    10   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|    i_15_reg_120    |    3   |
|   i_cast1_reg_112  |   32   |
|      i_reg_68      |    3   |
|in_addr_read_reg_125|   32   |
|   in_addr_reg_106  |   32   |
+--------------------+--------+
|        Total       |   102  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_44 |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   64   ||  1.588  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   14   |   10   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   102  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   116  |   19   |
+-----------+--------+--------+--------+
