<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from utd-sv
rc: 1 (means success: 0)
should_fail: 0
tags: utd-sv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v</a>
defines: 
time_elapsed: 0.544s
ram usage: 37228 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpp87ilsa8/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/utd-sv <a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-28" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:28</a>: No timescale set for &#34;bw_zzctu_sync&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-28" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:28</a>: Compile module &#34;work@bw_zzctu_sync&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-30" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:30</a>: Implicit port type (wire) for &#34;so&#34;,
there are 2 more instances of this message.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-28" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:28</a>: Top level module &#34;work@bw_zzctu_sync&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-61" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:61</a>: Cannot find a module definition for &#34;work@bw_zzctu_sync::bw_u1_soffi_4x&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-80" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:80</a>: Cannot find a module definition for &#34;work@bw_zzctu_sync::bw_u1_soffi_4x&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-100" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:100</a>: Cannot find a module definition for &#34;work@bw_zzctu_sync::bw_u1_soff_8x&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 4.

[NTE:EL0511] Nb leaf instances: 3.

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 3.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 6
[   NOTE] : 6
+ cat /tmpfs/tmp/tmpp87ilsa8/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_bw_zzctu_sync
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpp87ilsa8/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 0a06379e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1593156724456/work=/usr/local/src/conda/uhdm-integration-0.0_0080_g5facd9a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpp87ilsa8/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@bw_zzctu_sync)
 |vpiName:work@bw_zzctu_sync
 |uhdmallPackages:
 \_package: builtin, parent:work@bw_zzctu_sync
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@bw_zzctu_sync, file:<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v</a>, line:28, parent:work@bw_zzctu_sync
   |vpiDefName:work@bw_zzctu_sync
   |vpiFullName:work@bw_zzctu_sync
   |vpiPort:
   \_port: (so), line:30
     |vpiName:so
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (so), line:30
         |vpiName:so
         |vpiFullName:work@bw_zzctu_sync.so
   |vpiPort:
   \_port: (out), line:30
     |vpiName:out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (out), line:30
         |vpiName:out
         |vpiFullName:work@bw_zzctu_sync.out
   |vpiPort:
   \_port: (sob), line:30
     |vpiName:sob
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (sob), line:30
         |vpiName:sob
         |vpiFullName:work@bw_zzctu_sync.sob
   |vpiPort:
   \_port: (d), line:32
     |vpiName:d
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (d), line:32
         |vpiName:d
         |vpiFullName:work@bw_zzctu_sync.d
   |vpiPort:
   \_port: (si), line:32
     |vpiName:si
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (si), line:32
         |vpiName:si
         |vpiFullName:work@bw_zzctu_sync.si
   |vpiPort:
   \_port: (sib), line:32
     |vpiName:sib
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (sib), line:32
         |vpiName:sib
         |vpiFullName:work@bw_zzctu_sync.sib
   |vpiPort:
   \_port: (pll_out), line:32
     |vpiName:pll_out
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (pll_out), line:32
         |vpiName:pll_out
         |vpiFullName:work@bw_zzctu_sync.pll_out
   |vpiPort:
   \_port: (pll_out_l), line:32
     |vpiName:pll_out_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (pll_out_l), line:32
         |vpiName:pll_out_l
         |vpiFullName:work@bw_zzctu_sync.pll_out_l
   |vpiPort:
   \_port: (se), line:32
     |vpiName:se
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (se), line:32
         |vpiName:se
         |vpiFullName:work@bw_zzctu_sync.se
   |vpiContAssign:
   \_cont_assign: , line:51
     |vpiRhs:
     \_operation: , line:51
       |vpiOpType:4
       |vpiOperand:
       \_ref_obj: (pll_out), line:51
         |vpiName:pll_out
         |vpiFullName:work@bw_zzctu_sync.pll_out
     |vpiLhs:
     \_ref_obj: (pll_out_inv), line:51
       |vpiName:pll_out_inv
       |vpiFullName:work@bw_zzctu_sync.pll_out_inv
       |vpiActual:
       \_logic_net: (pll_out_inv), line:48
         |vpiName:pll_out_inv
         |vpiFullName:work@bw_zzctu_sync.pll_out_inv
         |vpiNetType:1
   |vpiNet:
   \_logic_net: (ql1), line:46
     |vpiName:ql1
     |vpiFullName:work@bw_zzctu_sync.ql1
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (ql2), line:46
     |vpiName:ql2
     |vpiFullName:work@bw_zzctu_sync.ql2
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (so1), line:47
     |vpiName:so1
     |vpiFullName:work@bw_zzctu_sync.so1
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (so2), line:47
     |vpiName:so2
     |vpiFullName:work@bw_zzctu_sync.so2
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (pll_out_inv), line:48
   |vpiNet:
   \_logic_net: (so), line:30
   |vpiNet:
   \_logic_net: (out), line:30
   |vpiNet:
   \_logic_net: (sob), line:30
   |vpiNet:
   \_logic_net: (d), line:32
   |vpiNet:
   \_logic_net: (si), line:32
   |vpiNet:
   \_logic_net: (sib), line:32
   |vpiNet:
   \_logic_net: (pll_out), line:32
   |vpiNet:
   \_logic_net: (pll_out_l), line:32
   |vpiNet:
   \_logic_net: (se), line:32
 |uhdmtopModules:
 \_module: work@bw_zzctu_sync (work@bw_zzctu_sync), file:<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v</a>, line:28
   |vpiDefName:work@bw_zzctu_sync
   |vpiName:work@bw_zzctu_sync
   |vpiPort:
   \_port: (so), line:30, parent:work@bw_zzctu_sync
     |vpiName:so
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (so), line:30, parent:work@bw_zzctu_sync
         |vpiName:so
         |vpiFullName:work@bw_zzctu_sync.so
   |vpiPort:
   \_port: (out), line:30, parent:work@bw_zzctu_sync
     |vpiName:out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (out), line:30, parent:work@bw_zzctu_sync
         |vpiName:out
         |vpiFullName:work@bw_zzctu_sync.out
   |vpiPort:
   \_port: (sob), line:30, parent:work@bw_zzctu_sync
     |vpiName:sob
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (sob), line:30, parent:work@bw_zzctu_sync
         |vpiName:sob
         |vpiFullName:work@bw_zzctu_sync.sob
   |vpiPort:
   \_port: (d), line:32, parent:work@bw_zzctu_sync
     |vpiName:d
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (d), line:32, parent:work@bw_zzctu_sync
         |vpiName:d
         |vpiFullName:work@bw_zzctu_sync.d
   |vpiPort:
   \_port: (si), line:32, parent:work@bw_zzctu_sync
     |vpiName:si
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (si), line:32, parent:work@bw_zzctu_sync
         |vpiName:si
         |vpiFullName:work@bw_zzctu_sync.si
   |vpiPort:
   \_port: (sib), line:32, parent:work@bw_zzctu_sync
     |vpiName:sib
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (sib), line:32, parent:work@bw_zzctu_sync
         |vpiName:sib
         |vpiFullName:work@bw_zzctu_sync.sib
   |vpiPort:
   \_port: (pll_out), line:32, parent:work@bw_zzctu_sync
     |vpiName:pll_out
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (pll_out), line:32, parent:work@bw_zzctu_sync
         |vpiName:pll_out
         |vpiFullName:work@bw_zzctu_sync.pll_out
   |vpiPort:
   \_port: (pll_out_l), line:32, parent:work@bw_zzctu_sync
     |vpiName:pll_out_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (pll_out_l), line:32, parent:work@bw_zzctu_sync
         |vpiName:pll_out_l
         |vpiFullName:work@bw_zzctu_sync.pll_out_l
   |vpiPort:
   \_port: (se), line:32, parent:work@bw_zzctu_sync
     |vpiName:se
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (se), line:32, parent:work@bw_zzctu_sync
         |vpiName:se
         |vpiFullName:work@bw_zzctu_sync.se
   |vpiModule:
   \_module: work@bw_zzctu_sync::bw_u1_soffi_4x (u_I0), file:<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v</a>, line:61, parent:work@bw_zzctu_sync
     |vpiDefName:work@bw_zzctu_sync::bw_u1_soffi_4x
     |vpiName:u_I0
     |vpiFullName:work@bw_zzctu_sync.u_I0
     |vpiPort:
     \_port: (q_l), parent:u_I0
       |vpiName:q_l
       |vpiHighConn:
       \_ref_obj: (ql1), line:63
         |vpiName:ql1
         |vpiActual:
         \_logic_net: (ql1), line:46, parent:work@bw_zzctu_sync
           |vpiName:ql1
           |vpiFullName:work@bw_zzctu_sync.ql1
           |vpiNetType:1
     |vpiPort:
     \_port: (so), parent:u_I0
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:64
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:30, parent:work@bw_zzctu_sync
     |vpiPort:
     \_port: (ck), parent:u_I0
       |vpiName:ck
       |vpiHighConn:
       \_ref_obj: (pll_out), line:66
         |vpiName:pll_out
         |vpiActual:
         \_logic_net: (pll_out), line:32, parent:work@bw_zzctu_sync
     |vpiPort:
     \_port: (d), parent:u_I0
       |vpiName:d
       |vpiHighConn:
       \_ref_obj: (d), line:67
         |vpiName:d
         |vpiActual:
         \_logic_net: (d), line:32, parent:work@bw_zzctu_sync
     |vpiPort:
     \_port: (se), parent:u_I0
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:68
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:32, parent:work@bw_zzctu_sync
     |vpiPort:
     \_port: (sd), parent:u_I0
       |vpiName:sd
       |vpiHighConn:
       \_ref_obj: (si), line:69
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:32, parent:work@bw_zzctu_sync
     |vpiInstance:
     \_module: work@bw_zzctu_sync (work@bw_zzctu_sync), file:<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v</a>, line:28
   |vpiModule:
   \_module: work@bw_zzctu_sync::bw_u1_soffi_4x (u_I1), file:<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v</a>, line:80, parent:work@bw_zzctu_sync
     |vpiDefName:work@bw_zzctu_sync::bw_u1_soffi_4x
     |vpiName:u_I1
     |vpiFullName:work@bw_zzctu_sync.u_I1
     |vpiPort:
     \_port: (q_l), parent:u_I1
       |vpiName:q_l
       |vpiHighConn:
       \_ref_obj: (ql2), line:82
         |vpiName:ql2
         |vpiActual:
         \_logic_net: (ql2), line:46, parent:work@bw_zzctu_sync
           |vpiName:ql2
           |vpiFullName:work@bw_zzctu_sync.ql2
           |vpiNetType:1
     |vpiPort:
     \_port: (so), parent:u_I1
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (sob1), line:83
         |vpiName:sob1
     |vpiPort:
     \_port: (ck), parent:u_I1
       |vpiName:ck
       |vpiHighConn:
       \_ref_obj: (pll_out_inv), line:85
         |vpiName:pll_out_inv
         |vpiActual:
         \_logic_net: (pll_out_inv), line:48, parent:work@bw_zzctu_sync
           |vpiName:pll_out_inv
           |vpiFullName:work@bw_zzctu_sync.pll_out_inv
           |vpiNetType:1
     |vpiPort:
     \_port: (d), parent:u_I1
       |vpiName:d
       |vpiHighConn:
       \_ref_obj: (ql1), line:86
         |vpiName:ql1
         |vpiActual:
         \_logic_net: (ql1), line:46, parent:work@bw_zzctu_sync
     |vpiPort:
     \_port: (se), parent:u_I1
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:87
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:32, parent:work@bw_zzctu_sync
     |vpiPort:
     \_port: (sd), parent:u_I1
       |vpiName:sd
       |vpiHighConn:
       \_ref_obj: (sib), line:88
         |vpiName:sib
         |vpiActual:
         \_logic_net: (sib), line:32, parent:work@bw_zzctu_sync
     |vpiInstance:
     \_module: work@bw_zzctu_sync (work@bw_zzctu_sync), file:<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v</a>, line:28
   |vpiModule:
   \_module: work@bw_zzctu_sync::bw_u1_soff_8x (u_I2), file:<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v</a>, line:100, parent:work@bw_zzctu_sync
     |vpiDefName:work@bw_zzctu_sync::bw_u1_soff_8x
     |vpiName:u_I2
     |vpiFullName:work@bw_zzctu_sync.u_I2
     |vpiPort:
     \_port: (q), parent:u_I2
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (out), line:102
         |vpiName:out
         |vpiActual:
         \_logic_net: (out), line:30, parent:work@bw_zzctu_sync
     |vpiPort:
     \_port: (so), parent:u_I2
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (sob), line:103
         |vpiName:sob
         |vpiActual:
         \_logic_net: (sob), line:30, parent:work@bw_zzctu_sync
     |vpiPort:
     \_port: (ck), parent:u_I2
       |vpiName:ck
       |vpiHighConn:
       \_ref_obj: (pll_out_l), line:105
         |vpiName:pll_out_l
         |vpiActual:
         \_logic_net: (pll_out_l), line:32, parent:work@bw_zzctu_sync
     |vpiPort:
     \_port: (d), parent:u_I2
       |vpiName:d
       |vpiHighConn:
       \_ref_obj: (ql2), line:106
         |vpiName:ql2
         |vpiActual:
         \_logic_net: (ql2), line:46, parent:work@bw_zzctu_sync
     |vpiPort:
     \_port: (se), parent:u_I2
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:107
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:32, parent:work@bw_zzctu_sync
     |vpiPort:
     \_port: (sd), parent:u_I2
       |vpiName:sd
       |vpiHighConn:
       \_ref_obj: (sob1), line:108
         |vpiName:sob1
     |vpiInstance:
     \_module: work@bw_zzctu_sync (work@bw_zzctu_sync), file:<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v</a>, line:28
   |vpiNet:
   \_logic_net: (ql1), line:46, parent:work@bw_zzctu_sync
   |vpiNet:
   \_logic_net: (ql2), line:46, parent:work@bw_zzctu_sync
   |vpiNet:
   \_logic_net: (so1), line:47, parent:work@bw_zzctu_sync
     |vpiName:so1
     |vpiFullName:work@bw_zzctu_sync.so1
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (so2), line:47, parent:work@bw_zzctu_sync
     |vpiName:so2
     |vpiFullName:work@bw_zzctu_sync.so2
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (pll_out_inv), line:48, parent:work@bw_zzctu_sync
   |vpiNet:
   \_logic_net: (so), line:30, parent:work@bw_zzctu_sync
   |vpiNet:
   \_logic_net: (out), line:30, parent:work@bw_zzctu_sync
   |vpiNet:
   \_logic_net: (sob), line:30, parent:work@bw_zzctu_sync
   |vpiNet:
   \_logic_net: (d), line:32, parent:work@bw_zzctu_sync
   |vpiNet:
   \_logic_net: (si), line:32, parent:work@bw_zzctu_sync
   |vpiNet:
   \_logic_net: (sib), line:32, parent:work@bw_zzctu_sync
   |vpiNet:
   \_logic_net: (pll_out), line:32, parent:work@bw_zzctu_sync
   |vpiNet:
   \_logic_net: (pll_out_l), line:32, parent:work@bw_zzctu_sync
   |vpiNet:
   \_logic_net: (se), line:32, parent:work@bw_zzctu_sync
Object: \work_bw_zzctu_sync of type 3000
Object: \work_bw_zzctu_sync of type 32
Object: \so of type 44
Object: \out of type 44
Object: \sob of type 44
Object: \d of type 44
Object: \si of type 44
Object: \sib of type 44
Object: \pll_out of type 44
Object: \pll_out_l of type 44
Object: \se of type 44
Object: \u_I0 of type 32
Object: \q_l of type 44
Object: \so of type 44
Object: \ck of type 44
Object: \d of type 44
Object: \se of type 44
Object: \sd of type 44
Object: \u_I1 of type 32
Object: \u_I2 of type 32
Object: \q of type 44
Object: \so of type 44
Object: \ck of type 44
Object: \d of type 44
Object: \se of type 44
Object: \sd of type 44
Object: \ql1 of type 36
Object: \ql2 of type 36
Object: \so1 of type 36
Object: \so2 of type 36
Object: \pll_out_inv of type 36
Object: \so of type 36
Object: \out of type 36
Object: \sob of type 36
Object: \d of type 36
Object: \si of type 36
Object: \sib of type 36
Object: \pll_out of type 36
Object: \pll_out_l of type 36
Object: \se of type 36
Object: \work_bw_zzctu_sync of type 32
Object:  of type 8
Object: \pll_out_inv of type 608
Object: \pll_out_inv of type 36
Object:  of type 39
Object: \pll_out of type 608
Object: \ql1 of type 36
Object: \ql2 of type 36
Object: \so1 of type 36
Object: \so2 of type 36
Object: \pll_out_inv of type 36
Object: \so of type 36
Object: \out of type 36
Object: \sob of type 36
Object: \d of type 36
Object: \si of type 36
Object: \sib of type 36
Object: \pll_out of type 36
Object: \pll_out_l of type 36
Object: \se of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_bw_zzctu_sync&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b135a0] str=&#39;\work_bw_zzctu_sync&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-30" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:30</a>.0-30.0&gt; [0x1b13850] str=&#39;\so&#39; output reg port=1
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-30" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:30</a>.0-30.0&gt; [0x1b13bf0] str=&#39;\out&#39; output reg port=2
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-30" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:30</a>.0-30.0&gt; [0x1b13dc0] str=&#39;\sob&#39; output reg port=3
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-32" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:32</a>.0-32.0&gt; [0x1b13f70] str=&#39;\d&#39; input port=4
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-32" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:32</a>.0-32.0&gt; [0x1b14100] str=&#39;\si&#39; input port=5
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-32" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:32</a>.0-32.0&gt; [0x1b142b0] str=&#39;\sib&#39; input port=6
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-32" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:32</a>.0-32.0&gt; [0x1b144b0] str=&#39;\pll_out&#39; input port=7
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-32" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:32</a>.0-32.0&gt; [0x1b14660] str=&#39;\pll_out_l&#39; input port=8
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-32" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:32</a>.0-32.0&gt; [0x1b14810] str=&#39;\se&#39; input port=9
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-61" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:61</a>.0-61.0&gt; [0x1b14a50] str=&#39;\u_I0&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b154c0] str=&#39;\work_bw_zzctu_sync::bw_u1_soffi_4x&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-61" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:61</a>.0-61.0&gt; [0x1b155e0] str=&#39;\q_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-61" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:61</a>.0-61.0&gt; [0x1b15700] str=&#39;\ql1&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-61" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:61</a>.0-61.0&gt; [0x1b158e0] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-61" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:61</a>.0-61.0&gt; [0x1b15a00] str=&#39;\so&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-61" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:61</a>.0-61.0&gt; [0x1b15be0] str=&#39;\ck&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-61" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:61</a>.0-61.0&gt; [0x1b15d00] str=&#39;\pll_out&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-61" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:61</a>.0-61.0&gt; [0x1b15f00] str=&#39;\d&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-61" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:61</a>.0-61.0&gt; [0x1b16020] str=&#39;\d&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-61" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:61</a>.0-61.0&gt; [0x1b16270] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-61" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:61</a>.0-61.0&gt; [0x1b16390] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-61" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:61</a>.0-61.0&gt; [0x1b16590] str=&#39;\sd&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-61" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:61</a>.0-61.0&gt; [0x1b166b0] str=&#39;\si&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-80" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:80</a>.0-80.0&gt; [0x1b16890] str=&#39;\u_I1&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b16a00] str=&#39;\work_bw_zzctu_sync::bw_u1_soffi_4x&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-80" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:80</a>.0-80.0&gt; [0x1b16b60] str=&#39;\q_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-80" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:80</a>.0-80.0&gt; [0x1b16c80] str=&#39;\ql2&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-80" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:80</a>.0-80.0&gt; [0x1b16e80] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-80" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:80</a>.0-80.0&gt; [0x1b16fa0] str=&#39;\sob1&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-80" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:80</a>.0-80.0&gt; [0x1b17180] str=&#39;\ck&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-80" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:80</a>.0-80.0&gt; [0x1b172a0] str=&#39;\pll_out_inv&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-80" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:80</a>.0-80.0&gt; [0x1b174a0] str=&#39;\d&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-80" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:80</a>.0-80.0&gt; [0x1b175c0] str=&#39;\ql1&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-80" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:80</a>.0-80.0&gt; [0x1b17810] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-80" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:80</a>.0-80.0&gt; [0x1b17930] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-80" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:80</a>.0-80.0&gt; [0x1b17b30] str=&#39;\sd&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-80" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:80</a>.0-80.0&gt; [0x1b17c50] str=&#39;\sib&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-100" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:100</a>.0-100.0&gt; [0x1b17e30] str=&#39;\u_I2&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b18880] str=&#39;\work_bw_zzctu_sync::bw_u1_soff_8x&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-100" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:100</a>.0-100.0&gt; [0x1b1b310] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-100" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:100</a>.0-100.0&gt; [0x1b1b430] str=&#39;\out&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-100" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:100</a>.0-100.0&gt; [0x1b1b5c0] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-100" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:100</a>.0-100.0&gt; [0x1b1b6e0] str=&#39;\sob&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-100" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:100</a>.0-100.0&gt; [0x1b1b8c0] str=&#39;\ck&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-100" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:100</a>.0-100.0&gt; [0x1b1b9e0] str=&#39;\pll_out_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-100" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:100</a>.0-100.0&gt; [0x1b1bbe0] str=&#39;\d&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-100" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:100</a>.0-100.0&gt; [0x1b1bd00] str=&#39;\ql2&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-100" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:100</a>.0-100.0&gt; [0x1b1bf50] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-100" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:100</a>.0-100.0&gt; [0x1b1c070] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-100" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:100</a>.0-100.0&gt; [0x1b1c270] str=&#39;\sd&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-100" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:100</a>.0-100.0&gt; [0x1b1c390] str=&#39;\sob1&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-46" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:46</a>.0-46.0&gt; [0x1b1c570] str=&#39;\ql1&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-46" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:46</a>.0-46.0&gt; [0x1b1c6e0] str=&#39;\ql2&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-47" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:47</a>.0-47.0&gt; [0x1b1c850] str=&#39;\so1&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-47" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:47</a>.0-47.0&gt; [0x1b1c9c0] str=&#39;\so2&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-48" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:48</a>.0-48.0&gt; [0x1b1cb30] str=&#39;\pll_out_inv&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-51" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:51</a>.0-51.0&gt; [0x1b1ced0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-51" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:51</a>.0-51.0&gt; [0x1b1cff0] str=&#39;\pll_out_inv&#39;
        AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-51" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:51</a>.0-51.0&gt; [0x1b1d360]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-51" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:51</a>.0-51.0&gt; [0x1b1d4a0] str=&#39;\pll_out&#39;
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b135a0] str=&#39;\work_bw_zzctu_sync&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-30" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:30</a>.0-30.0&gt; [0x1b13850] str=&#39;\so&#39; output reg basic_prep port=1 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-30" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:30</a>.0-30.0&gt; [0x1b13bf0] str=&#39;\out&#39; output reg basic_prep port=2 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-30" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:30</a>.0-30.0&gt; [0x1b13dc0] str=&#39;\sob&#39; output reg basic_prep port=3 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-32" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:32</a>.0-32.0&gt; [0x1b13f70] str=&#39;\d&#39; input basic_prep port=4 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-32" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:32</a>.0-32.0&gt; [0x1b14100] str=&#39;\si&#39; input basic_prep port=5 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-32" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:32</a>.0-32.0&gt; [0x1b142b0] str=&#39;\sib&#39; input basic_prep port=6 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-32" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:32</a>.0-32.0&gt; [0x1b144b0] str=&#39;\pll_out&#39; input basic_prep port=7 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-32" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:32</a>.0-32.0&gt; [0x1b14660] str=&#39;\pll_out_l&#39; input basic_prep port=8 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-32" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:32</a>.0-32.0&gt; [0x1b14810] str=&#39;\se&#39; input basic_prep port=9 range=[0:0]
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-61" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:61</a>.0-61.0&gt; [0x1b14a50] str=&#39;\u_I0&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b154c0] str=&#39;\work_bw_zzctu_sync::bw_u1_soffi_4x&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-61" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:61</a>.0-61.0&gt; [0x1b155e0] str=&#39;\q_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-61" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:61</a>.0-61.0&gt; [0x1b15700 -&gt; 0x1b1c570] str=&#39;\ql1&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-61" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:61</a>.0-61.0&gt; [0x1b158e0] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-61" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:61</a>.0-61.0&gt; [0x1b15a00 -&gt; 0x1b13850] str=&#39;\so&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-61" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:61</a>.0-61.0&gt; [0x1b15be0] str=&#39;\ck&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-61" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:61</a>.0-61.0&gt; [0x1b15d00 -&gt; 0x1b144b0] str=&#39;\pll_out&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-61" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:61</a>.0-61.0&gt; [0x1b15f00] str=&#39;\d&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-61" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:61</a>.0-61.0&gt; [0x1b16020 -&gt; 0x1b13f70] str=&#39;\d&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-61" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:61</a>.0-61.0&gt; [0x1b16270] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-61" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:61</a>.0-61.0&gt; [0x1b16390 -&gt; 0x1b14810] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-61" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:61</a>.0-61.0&gt; [0x1b16590] str=&#39;\sd&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-61" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:61</a>.0-61.0&gt; [0x1b166b0 -&gt; 0x1b14100] str=&#39;\si&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-80" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:80</a>.0-80.0&gt; [0x1b16890] str=&#39;\u_I1&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b16a00] str=&#39;\work_bw_zzctu_sync::bw_u1_soffi_4x&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-80" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:80</a>.0-80.0&gt; [0x1b16b60] str=&#39;\q_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-80" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:80</a>.0-80.0&gt; [0x1b16c80 -&gt; 0x1b1c6e0] str=&#39;\ql2&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-80" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:80</a>.0-80.0&gt; [0x1b16e80] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-80" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:80</a>.0-80.0&gt; [0x1b16fa0 -&gt; 0x1b28510] str=&#39;\sob1&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-80" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:80</a>.0-80.0&gt; [0x1b17180] str=&#39;\ck&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-80" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:80</a>.0-80.0&gt; [0x1b172a0 -&gt; 0x1b1cb30] str=&#39;\pll_out_inv&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-80" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:80</a>.0-80.0&gt; [0x1b174a0] str=&#39;\d&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-80" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:80</a>.0-80.0&gt; [0x1b175c0 -&gt; 0x1b1c570] str=&#39;\ql1&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-80" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:80</a>.0-80.0&gt; [0x1b17810] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-80" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:80</a>.0-80.0&gt; [0x1b17930 -&gt; 0x1b14810] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-80" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:80</a>.0-80.0&gt; [0x1b17b30] str=&#39;\sd&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-80" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:80</a>.0-80.0&gt; [0x1b17c50 -&gt; 0x1b142b0] str=&#39;\sib&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-100" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:100</a>.0-100.0&gt; [0x1b17e30] str=&#39;\u_I2&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b18880] str=&#39;\work_bw_zzctu_sync::bw_u1_soff_8x&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-100" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:100</a>.0-100.0&gt; [0x1b1b310] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-100" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:100</a>.0-100.0&gt; [0x1b1b430 -&gt; 0x1b13bf0] str=&#39;\out&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-100" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:100</a>.0-100.0&gt; [0x1b1b5c0] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-100" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:100</a>.0-100.0&gt; [0x1b1b6e0 -&gt; 0x1b13dc0] str=&#39;\sob&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-100" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:100</a>.0-100.0&gt; [0x1b1b8c0] str=&#39;\ck&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-100" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:100</a>.0-100.0&gt; [0x1b1b9e0 -&gt; 0x1b14660] str=&#39;\pll_out_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-100" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:100</a>.0-100.0&gt; [0x1b1bbe0] str=&#39;\d&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-100" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:100</a>.0-100.0&gt; [0x1b1bd00 -&gt; 0x1b1c6e0] str=&#39;\ql2&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-100" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:100</a>.0-100.0&gt; [0x1b1bf50] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-100" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:100</a>.0-100.0&gt; [0x1b1c070 -&gt; 0x1b14810] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-100" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:100</a>.0-100.0&gt; [0x1b1c270] str=&#39;\sd&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-100" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:100</a>.0-100.0&gt; [0x1b1c390 -&gt; 0x1b28510] str=&#39;\sob1&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-46" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:46</a>.0-46.0&gt; [0x1b1c570] str=&#39;\ql1&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-46" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:46</a>.0-46.0&gt; [0x1b1c6e0] str=&#39;\ql2&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-47" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:47</a>.0-47.0&gt; [0x1b1c850] str=&#39;\so1&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-47" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:47</a>.0-47.0&gt; [0x1b1c9c0] str=&#39;\so2&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-48" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:48</a>.0-48.0&gt; [0x1b1cb30] str=&#39;\pll_out_inv&#39; basic_prep range=[0:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-51" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:51</a>.0-51.0&gt; [0x1b1ced0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-51" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:51</a>.0-51.0&gt; [0x1b1cff0 -&gt; 0x1b1cb30] str=&#39;\pll_out_inv&#39; basic_prep
        AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-51" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:51</a>.0-51.0&gt; [0x1b1d360] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-51" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:51</a>.0-51.0&gt; [0x1b1d4a0 -&gt; 0x1b144b0] str=&#39;\pll_out&#39; basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-0" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:0</a>.0-0.0&gt; [0x1b28510] str=&#39;\sob1&#39; basic_prep
--- END OF AST DUMP ---
<a href="../../../../third_party/tests/utd-sv/bw_zzctu_sync.v.html#l-80" target="file-frame">third_party/tests/utd-sv/bw_zzctu_sync.v:80</a>: Warning: Identifier `\sob1&#39; is implicitly declared.
Generating RTLIL representation for module `\work_bw_zzctu_sync::bw_u1_soff_8x&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b17f50] str=&#39;\work_bw_zzctu_sync::bw_u1_soff_8x&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b18090] str=&#39;\q&#39; port=16
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b181d0] str=&#39;\so&#39; port=17
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b18310] str=&#39;\ck&#39; port=18
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b18430] str=&#39;\d&#39; port=19
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b18550] str=&#39;\se&#39; port=20
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b186c0] str=&#39;\sd&#39; port=21
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b17f50] str=&#39;\work_bw_zzctu_sync::bw_u1_soff_8x&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b18090] str=&#39;\q&#39; basic_prep port=16 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b181d0] str=&#39;\so&#39; basic_prep port=17 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b18310] str=&#39;\ck&#39; basic_prep port=18 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b18430] str=&#39;\d&#39; basic_prep port=19 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b18550] str=&#39;\se&#39; basic_prep port=20 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b186c0] str=&#39;\sd&#39; basic_prep port=21 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_bw_zzctu_sync::bw_u1_soffi_4x&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b14b70] str=&#39;\work_bw_zzctu_sync::bw_u1_soffi_4x&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b14cd0] str=&#39;\q_l&#39; port=10
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b14e10] str=&#39;\so&#39; port=11
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b14f50] str=&#39;\ck&#39; port=12
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b15070] str=&#39;\d&#39; port=13
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b15190] str=&#39;\se&#39; port=14
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b15300] str=&#39;\sd&#39; port=15
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b14b70] str=&#39;\work_bw_zzctu_sync::bw_u1_soffi_4x&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b14cd0] str=&#39;\q_l&#39; basic_prep port=10 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b14e10] str=&#39;\so&#39; basic_prep port=11 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b14f50] str=&#39;\ck&#39; basic_prep port=12 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b15070] str=&#39;\d&#39; basic_prep port=13 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b15190] str=&#39;\se&#39; basic_prep port=14 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b15300] str=&#39;\sd&#39; basic_prep port=15 range=[0:0]
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
ERROR: Module `work_bw_zzctu_sync::bw_u1_soff_8x&#39; referenced in module `work_bw_zzctu_sync&#39; in cell `u_I2&#39; does not have a port named &#39;sd&#39;.

</pre>
</body>