(pcb /home/saul/Dropbox/Work/projects/kicad/ACDC_converter/ACDC.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(2011-nov-30)-testing")
  )
  (resolution mil 10)
  (unit mil)
  (structure
    (layer Front
      (type signal)
      (property
        (index 0)
      )
    )
    (layer Back
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  944.9 -4212.6  944.9 -2322.8  2874 -2322.8  2874 -4212.6
            944.9 -4212.6)
    )
    (plane /L_OUT (polygon Back 0  1673.2 -3149.6  1830.7 -3051.2  1929.1 -2755.9  1850.4 -2696.9
            1811 -2716.5  1594.5 -2854.3  1279.5 -2854.3  1240.2 -2893.7
            1259.8 -2952.8  1437 -3149.6))
    (plane /L_IN (polygon Back 0  1082.7 -2972.4  1161.4 -2913.4  1161.4 -2795.3  1240.2 -2716.5
            1555.1 -2716.5  1614.2 -2677.2  1614.2 -2598.4  1496.1 -2460.6
            1181.1 -2460.6  1122 -2559.1  984.3 -2559.1  964.6 -2578.7  964.6 -2893.7))
    (keepout "" (polygon Back 0  2007.9 -2795.3  1968.5 -3110.2  1771.7 -3248  1496.1 -3248
            1417.3 -3228.3  1417.3 -2834.6  1771.7 -2637.8  1909.4 -2657.5
            2007.9 -2795.3))
    (via "Via[0-1]_66.9:599.44_um" "Via[0-1]_66.9:0_um")
    (rule
      (width 23.6)
      (clearance 23.7)
      (clearance 23.7 (type default_smd))
      (clearance 5.9 (type smd_smd))
    )
  )
  (placement
    (component R4
      (place R1 1929.1 -3858.3 front 90 (PN 10))
    )
    (component pin_strip_3
      (place K1 2165.4 -2480.3 front 180 (PN CONN_3))
    )
    (component Mhole
      (place P4 1063 -4094.5 front 0 (PN CONN_1))
      (place P3 2755.9 -4094.5 front 0 (PN CONN_1))
      (place P6 2755.9 -2440.9 front 0 (PN CONN_1))
      (place P5 1063 -2440.9 front 0 (PN CONN_1))
    )
    (component G2RL1H
      (place U2 1850.4 -3425.2 front 90 (PN "G2RL-1-H"))
    )
    (component D4
      (place D1 1141.7 -3700.8 front 270 (PN DIODE))
    )
    (component CP_8x13mm
      (place C3 2519.7 -2598.4 front 180 (PN 100u))
    )
    (component CP_13x21mm
      (place C1 1535.4 -3818.9 front 0 (PN 10u))
    )
    (component CMM5_2
      (place P2 1299.2 -2913.4 front 180 (PN CONN_2))
    )
    (component CAP_MKS_26x6
      (place C2 2677.2 -3858.3 front 90 (PN 0.1u))
    )
    (component BP5041A5
      (place U1 2086.6 -3464.6 front 90 (PN BP5041A5))
    )
    (component CONN_2_AC
      (place P1 1102.4 -3267.7 front 0 (PN CONN_2))
    )
  )
  (library
    (image R4
      (outline (path signal 12  -200 0  -160 0))
      (outline (path signal 12  -160 0  -160 40))
      (outline (path signal 12  -160 40  160 40))
      (outline (path signal 12  160 40  160 -40))
      (outline (path signal 12  160 -40  -160 -40))
      (outline (path signal 12  -160 -40  -160 0))
      (outline (path signal 12  -160 20  -140 40))
      (outline (path signal 12  200 0  160 0))
      (pin Round[A]Pad_1524_um 1 -200 0)
      (pin Round[A]Pad_1524_um 2 200 0)
    )
    (image pin_strip_3
      (outline (path signal 12  -50 -50  -50 50))
      (outline (path signal 12  -150 50  150 50))
      (outline (path signal 12  150 50  150 -50))
      (outline (path signal 12  150 -50  -150 -50))
      (outline (path signal 12  -150 -50  -150 50))
      (pin Rect[A]Pad_1524x2199.64_um 1 -100 0)
      (pin Oval[A]Pad_1524x2199.64_um 2 0 0)
      (pin Oval[A]Pad_1524x2199.64_um 3 100 0)
    )
    (image Mhole
      (pin Round[A]Pad_3200.4_um 1 0 0)
    )
    (image G2RL1H
      (outline (path signal 15  -98.4 -98.4  1043.3 -98.4))
      (outline (path signal 15  1043.3 -98.4  1043.3 393.7))
      (outline (path signal 15  1043.3 393.7  -98.4 393.7))
      (outline (path signal 15  -98.4 393.7  -98.4 -98.4))
      (pin Round[A]Pad_2600.96_um 1 0 0)
      (pin Round[A]Pad_3500.12_um 2 649.6 0)
      (pin Round[A]Pad_3500.12_um 3 925.2 0)
      (pin Round[A]Pad_3500.12_um 4 787.4 295.3)
      (pin Round[A]Pad_2600.96_um 5 0 295.3)
    )
    (image D4
      (outline (path signal 12  -150 50  150 50))
      (outline (path signal 12  150 50  150 -50))
      (outline (path signal 12  150 -50  -150 -50))
      (outline (path signal 12  -150 -50  -150 50))
      (outline (path signal 12  125 50  125 -50))
      (outline (path signal 12  100 -50  100 50))
      (outline (path signal 12  -150 0  -200 0))
      (outline (path signal 12  150 0  200 0))
      (pin Round[A]Pad_1778_um 1 -200 0)
      (pin Rect[A]Pad_1778x1778_um 2 200 0)
    )
    (image CP_8x13mm
      (outline (path signal 10  80 135  -80 135))
      (outline (path signal 10  -80 135  -65 140))
      (outline (path signal 10  -65 140  65 140))
      (outline (path signal 10  65 140  80 135))
      (outline (path signal 10  160 0  152.2 -49.4  129.5 -94  94 -129.5  49.4 -152.2  0 -160
            -49.4 -152.2  -94 -129.5  -129.5 -94  -152.2 -49.4  -160 0  -152.2 49.4
            -129.5 94  -94 129.5  -49.4 152.2  0 160  49.4 152.2  94 129.5
            129.5 94  152.2 49.4))
      (outline (path signal 10  35 115  70 115))
      (outline (path signal 10  40 155  -40 155))
      (outline (path signal 10  -40 150  40 150))
      (outline (path signal 10  -60 145  60 145))
      (pin Rect[A]Pad_1998.98x1998.98_um 1 0 -75)
      (pin Round[A]Pad_1998.98_um 2 0 75)
    )
    (image CP_13x21mm
      (outline (path signal 10  -80 235  80 235))
      (outline (path signal 10  115 225  -110 225))
      (outline (path signal 10  -110 225  -75 225))
      (outline (path signal 10  55 250  -50 250))
      (outline (path signal 10  -85 240  85 240))
      (outline (path signal 10  110 230  -110 230))
      (outline (path signal 10  -110 230  -105 230))
      (outline (path signal 10  140 220  -140 220))
      (outline (path signal 10  -140 220  -35 255))
      (outline (path signal 10  -35 255  35 255))
      (outline (path signal 10  35 255  135 220))
      (outline (path signal 10  135 220  120 225))
      (outline (path signal 10  260 0  247.2 -80.3  210.3 -152.8  152.8 -210.3  80.3 -247.2
            0 -260  -80.3 -247.2  -152.8 -210.3  -210.3 -152.8  -247.2 -80.3
            -260 0  -247.2 80.3  -210.3 152.8  -152.8 210.3  -80.3 247.2
            0 260  80.3 247.2  152.8 210.3  210.3 152.8  247.2 80.3))
      (outline (path signal 10  55 195  90 195))
      (pin Rect[A]Pad_1998.98x1998.98_um 1 1 -100)
      (pin Round[A]Pad_1998.98_um 2 0 100)
    )
    (image CMM5_2
      (outline (path signal 15  -98.4 -157.5  295.3 -157.5))
      (outline (path signal 15  295.3 -157.5  295.3 196.9))
      (outline (path signal 15  295.3 196.9  -98.4 196.9))
      (outline (path signal 15  -98.4 196.9  -98.4 -157.5))
      (pin Round[A]Pad_2999.74_um 1 0 0)
      (pin Round[A]Pad_2999.74_um 2 196.9 0)
    )
    (image CAP_MKS_26x6
      (outline (path signal 15  -118.1 118.1  -118.1 -118.1))
      (outline (path signal 15  -118.1 -118.1  1023.6 -118.1))
      (outline (path signal 15  1023.6 -118.1  1023.6 118.1))
      (outline (path signal 15  1023.6 118.1  -118.1 118.1))
      (pin Round[A]Pad_1699.26_um 1 0 0)
      (pin Round[A]Pad_1699.26_um 2 885.8 0)
    )
    (image BP5041A5
      (outline (path signal 15  -600 -100  -600 -300))
      (outline (path signal 15  -600 -300  700 -300))
      (outline (path signal 15  700 -300  700 -100))
      (outline (path signal 15  700 -100  -600 -100))
      (pin Oval[A]Pad_1524x2199.64_um 1 500 -200)
      (pin Oval[A]Pad_1524x2199.64_um 3 300 -200)
      (pin Oval[A]Pad_1524x2199.64_um 5 100 -200)
      (pin Oval[A]Pad_1524x2199.64_um 7 -100 -200)
      (pin Oval[A]Pad_1524x2199.64_um 10 -400 -200)
    )
    (image CONN_2_AC
      (outline (path signal 15  -49.2 68.9  246.1 68.9))
      (outline (path signal 15  246.1 68.9  246.1 -59.1))
      (outline (path signal 15  246.1 -59.1  -49.2 -59.1))
      (outline (path signal 15  -49.2 -59.1  -49.2 68.9))
      (pin Rect[A]Pad_1524x2199.64_um 1 0 0)
      (pin Oval[A]Pad_1524x2199.64_um 2 200 0)
    )
    (padstack Round[A]Pad_2600.96_um
      (shape (circle Front 102.4))
      (shape (circle Back 102.4))
      (attach off)
    )
    (padstack Round[A]Pad_2999.74_um
      (shape (circle Front 118.1))
      (shape (circle Back 118.1))
      (attach off)
    )
    (padstack Round[A]Pad_3200.4_um
      (shape (circle Front 126))
      (shape (circle Back 126))
      (attach off)
    )
    (padstack Round[A]Pad_3500.12_um
      (shape (circle Front 137.8))
      (shape (circle Back 137.8))
      (attach off)
    )
    (padstack Round[A]Pad_1524_um
      (shape (circle Front 60))
      (shape (circle Back 60))
      (attach off)
    )
    (padstack Round[A]Pad_1699.26_um
      (shape (circle Front 66.9))
      (shape (circle Back 66.9))
      (attach off)
    )
    (padstack Round[A]Pad_1778_um
      (shape (circle Front 70))
      (shape (circle Back 70))
      (attach off)
    )
    (padstack Round[A]Pad_1998.98_um
      (shape (circle Front 78.7))
      (shape (circle Back 78.7))
      (attach off)
    )
    (padstack Oval[A]Pad_1524x2199.64_um
      (shape (path Front 60  0 -13.3  0 13.3))
      (shape (path Back 60  0 -13.3  0 13.3))
      (attach off)
    )
    (padstack Rect[A]Pad_1524x2199.64_um
      (shape (rect Front -30 -43.3 30 43.3))
      (shape (rect Back -30 -43.3 30 43.3))
      (attach off)
    )
    (padstack Rect[A]Pad_1778x1778_um
      (shape (rect Front -35 -35 35 35))
      (shape (rect Back -35 -35 35 35))
      (attach off)
    )
    (padstack Rect[A]Pad_1998.98x1998.98_um
      (shape (rect Front -39.35 -39.35 39.35 39.35))
      (shape (rect Back -39.35 -39.35 39.35 39.35))
      (attach off)
    )
    (padstack "Via[0-1]_66.9:599.44_um"
      (shape (circle Front 66.9))
      (shape (circle Back 66.9))
      (attach off)
    )
    (padstack "Via[0-1]_66.9:0_um"
      (shape (circle Front 66.9))
      (shape (circle Back 66.9))
      (attach off)
    )
  )
  (network
    (net /L_IN
      (pins U2-4 D1-1 P2-2 P1-1)
    )
    (net /L_OUT
      (pins U2-2 P2-1)
    )
    (net /N_VSS
      (pins K1-2 C3-2 C1-2 C2-2 U1-5 P1-2)
    )
    (net /VCC
      (pins K1-1 U2-1 C3-1 U1-1)
    )
    (net /VCTRL
      (pins K1-3 U2-5)
    )
    (net "N-000009"
      (pins R1-2 C2-1 U1-10)
    )
    (net "N-000014"
      (pins R1-1 D1-2 C1-1)
    )
    (class kicad_default "" /N_VSS /VCC /VCTRL "N-000009" "N-000014"
      (circuit
        (use_via Via[0-1]_66.9:599.44_um)
      )
      (rule
        (width 23.6)
        (clearance 23.7)
      )
    )
    (class AC_L /L_IN /L_OUT
      (circuit
        (use_via Via[0-1]_66.9:599.44_um)
      )
      (rule
        (width 23.6)
        (clearance 23.7)
      )
    )
  )
  (wiring
  )
)
