*** Using c compiler gcc instead of cc ...
                         Chronologic VCS (TM)
         Version T-2022.06_Full64 -- Mon Nov 18 19:27:15 2024

                    Copyright (c) 1991 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Parsing design file '../00_TESTBED/testfixture.v'
Parsing design file './IOTDF.v'
Parsing design file './F_Function.v'
Parsing design file './Sub_Key.v'
Parsing design file './CRC_Gen.v'
Top Level Modules:
       test
TimeScale is 1 ns / 10 ps
Starting vcs inline pass...

2 modules and 0 UDP read.
recompiling module test
	However, due to incremental compilation, only 1 module needs to be compiled. 
make: Warning: File `filelist.cu' has modification time 2.1 s in the future
make[1]: Warning: File `filelist.cu' has modification time 2.1 s in the future
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
make[1]: warning:  Clock skew detected.  Your build may be incomplete.
make[1]: Warning: File `filelist.cu' has modification time 2.1 s in the future
ld -shared  -Bsymbolic   -o .//../simv.daidir//_cuarc0.so objs/amcQw_d.o 
rm -f _cuarc0.so
make[1]: warning:  Clock skew detected.  Your build may be incomplete.
if [ -x ../simv ]; then chmod a-x ../simv; fi
g++  -o ../simv      -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir -Wl,-rpath=/usr/cad/synopsys/vcs/2022.06/linux64/lib -L/usr/cad/synopsys/vcs/2022.06/linux64/lib  -Wl,-rpath-link=./  /usr/lib64/libnuma.so.1     _27893_archive_1.so _prev_archive_1.so _cuarc0.so  SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o           -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -luclinative /usr/cad/synopsys/vcs/2022.06/linux64/lib/vcs_tls.o   -Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive        _vcs_pli_stub_.o   /usr/cad/synopsys/vcs/2022.06/linux64/lib/vcs_save_restore_new.o /usr/cad/synopsys/verdi/cur/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
Notice: timing checks disabled with +notimingcheck at compile-time
Chronologic VCS simulator copyright 1991-2022
Contains Synopsys proprietary information.
Compiler version T-2022.06_Full64; Runtime version T-2022.06_Full64;  Nov 18 19:27 2024
*Verdi* Loading libsscore_vcs202206.so
FSDB Dumper for VCS, Release Verdi_T-2022.06, Linux x86_64/64bit, 05/29/2022
(C) 1996 - 2022 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'IOTDF_F4.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : End of traversing.
*Verdi* : Begin traversing the MDAs, layer (0).
*Verdi* : Enable +mda and +packedmda dumping.
*Verdi* : End of traversing the MDAs.
-----------------------------------------------------

Start to Send IOT Data & Compare ...


P00:  ** Correct!! ** , iot_out=e49198391ae44eba6ac104063164548f
P01:  ** Correct!! ** , iot_out=c5f214a78fa276f2bf5449dfeffff9bb
P02:  ** Correct!! ** , iot_out=e6b3be32fcfe311a847a2b145eab6b26
P03:  ** Correct!! ** , iot_out=914bef7bb7efa13186b0eae95184716f
P04:  ** Correct!! ** , iot_out=ee0bcb877a4ebac51ee8f4df8861695b
P05:  ** Correct!! ** , iot_out=ad863f233c8f0ea0907323af0fd8a76a
P06:  ** Correct!! ** , iot_out=a65e56d6b7bb7e21443f128e9733cec8
P07:  ** Correct!! ** , iot_out=87a77bb1d0c5ec775fc2ca95025e96a0
P08:  ** Correct!! ** , iot_out=c08ab85d0d125de4899fe5085b954a06
P09:  ** Correct!! ** , iot_out=6f88a6efbdef93365230a1b8462f6fdc
P10:  ** Correct!! ** , iot_out=e34c293e2a2ef9f97759500989156d39
P11:  ** Correct!! ** , iot_out=b7f317bd7bea54690ed03480a1cdb352
P12:  ** Correct!! ** , iot_out=b08f6da5bb0a1de7008c1025a1adc361
P13:  ** Correct!! ** , iot_out=ab84d26e7580488ded47e4eadeca6256
P14:  ** Correct!! ** , iot_out=a9cfd46237afa3997e04be99b91ca724
P15:  ** Correct!! ** , iot_out=a8ad7c18223d8dbca7c9f0fbf7e4e769

-----------------------------------------------------

Congratulations! All data have been generated successfully!

Total cost time:    8755.00 ns
-------------------------PASS------------------------

$finish called from file "../00_TESTBED/testfixture.v", line 302.
$finish at simulation time               875500
           V C S   S i m u l a t i o n   R e p o r t 
Time: 8755000 ps
CPU Time:      0.900 seconds;       Data structure size:   0.0Mb
Mon Nov 18 19:27:23 2024
CPU time: 1.179 seconds to compile + .835 seconds to elab + .547 seconds to link + .954 seconds in simulation
