1178244503466	   IO	 11246	   0: R reg 0x00000000 val 60a00002 [   GPU_CTRL | GPU_ID (RO) ]
1178244503466	   IO	 11246	   1: R reg 0x00000004 val 07130206 [   GPU_CTRL | L2_FEATURES (RO) ]
1178244503986	   IO	 11246	   2: R reg 0x00000008 val 00000000 [   GPU_CTRL | CORE_FEATURES (RO) ]
1178244504507	   IO	 11246	   3: R reg 0x0000000c val 00000809 [   GPU_CTRL | TILER_FEATURES (RO) ]
1178244505028	   IO	 11246	   4: R reg 0x00000010 val 00000101 [   GPU_CTRL | MEM_FEATURES (RO) ]
1178244505028	   IO	 11246	   5: R reg 0x00000014 val 00002830 [   GPU_CTRL | MMU_FEATURES (RO) ]
1178244506070	   IO	 11246	   6: R reg 0x00000018 val 000000ff [   GPU_CTRL | AS_PRESENT (RO) ]
1178244506070	   IO	 11246	   7: R reg 0x0000001c val 00000007 [   GPU_CTRL | JS_PRESENT (RO) ]
1178244506591	   IO	 11246	   8: R reg 0x000000c0 val 0000020e [   GPU_CTRL | JS0_FEATURES (RO) ]
1178244507111	   IO	 11246	   9: R reg 0x000000c4 val 000004fe [   GPU_CTRL | JS1_FEATURES (RO) ]
1178244507632	   IO	 11246	  10: R reg 0x000000c8 val 0000007e [   GPU_CTRL | JS2_FEATURES (RO) ]
1178244507632	   IO	 11246	  11: R reg 0x000000cc val 00000000 [   GPU_CTRL | JS3_FEATURES (RO) ]
1178244508153	   IO	 11246	  12: R reg 0x000000d0 val 00000000 [   GPU_CTRL | JS4_FEATURES (RO) ]
1178244508674	   IO	 11246	  13: R reg 0x000000d4 val 00000000 [   GPU_CTRL | JS5_FEATURES (RO) ]
1178244508674	   IO	 11246	  14: R reg 0x000000d8 val 00000000 [   GPU_CTRL | JS6_FEATURES (RO) ]
1178244509195	   IO	 11246	  15: R reg 0x000000dc val 00000000 [   GPU_CTRL | JS7_FEATURES (RO) ]
1178244509716	   IO	 11246	  16: R reg 0x000000e0 val 00000000 [   GPU_CTRL | JS8_FEATURES (RO) ]
1178244509716	   IO	 11246	  17: R reg 0x000000e4 val 00000000 [   GPU_CTRL | JS9_FEATURES (RO) ]
1178244510236	   IO	 11246	  18: R reg 0x000000e8 val 00000000 [   GPU_CTRL | JS10_FEATURES (RO) ]
1178244510757	   IO	 11246	  19: R reg 0x000000ec val 00000000 [   GPU_CTRL | JS11_FEATURES (RO) ]
1178244510757	   IO	 11246	  20: R reg 0x000000f0 val 00000000 [   GPU_CTRL | JS12_FEATURES (RO) ]
1178244511278	   IO	 11246	  21: R reg 0x000000f4 val 00000000 [   GPU_CTRL | JS13_FEATURES (RO) ]
1178244511799	   IO	 11246	  22: R reg 0x000000f8 val 00000000 [   GPU_CTRL | JS14_FEATURES (RO) ]
1178244511799	   IO	 11246	  23: R reg 0x000000fc val 00000000 [   GPU_CTRL | JS15_FEATURES (RO) ]
1178244512320	   IO	 11246	  24: R reg 0x000000b0 val ffffffff [   GPU_CTRL | TEXTURE_FEATURES_0 (RO) ]
1178244512841	   IO	 11246	  25: R reg 0x000000b4 val 00ff0fff [   GPU_CTRL | TEXTURE_FEATURES_1 (RO) ]
1178244512841	   IO	 11246	  26: R reg 0x000000b8 val fe3fffff [   GPU_CTRL | TEXTURE_FEATURES_2 (RO) ]
1178244513361	   IO	 11246	  27: R reg 0x000000bc val 00000000 [   GPU_CTRL | TEXTURE_FEATURES_3 (RO) ]
1178244513882	   IO	 11246	  28: R reg 0x000000a0 val 00000180 [   GPU_CTRL | THREAD_MAX_THREAD (RO) ]
1178244513882	   IO	 11246	  29: R reg 0x000000a4 val 00000180 [   GPU_CTRL | THREAD_MAX_WORKGROUP_SIZE (RO) ]
1178244514403	   IO	 11246	  30: R reg 0x000000a8 val 00000180 [   GPU_CTRL | THREAD_MAX_BARRIER_SIZE (RO) ]
1178244514924	   IO	 11246	  31: R reg 0x000000ac val 0a046000 [   GPU_CTRL | THREAD_FEATURES (RO) ]
1178244515445	   IO	 11246	  32: R reg 0x00000310 val 00000000 [   GPU_CTRL | THREAD_TLS_ALLOC (RO) ]
1178244515445	   IO	 11246	  33: R reg 0x00000100 val 000000ff [   GPU_CTRL | SHADER_PRESENT_LO (RO) ]
1178244515966	   IO	 11246	  34: R reg 0x00000104 val 00000000 [   GPU_CTRL | SHADER_PRESENT_HI (RO) ]
1178244516486	   IO	 11246	  35: R reg 0x00000110 val 00000001 [   GPU_CTRL | TILER_PRESENT_LO (RO) ]
1178244516486	   IO	 11246	  36: R reg 0x00000114 val 00000000 [   GPU_CTRL | TILER_PRESENT_HI (RO) ]
1178244517007	   IO	 11246	  37: R reg 0x00000120 val 00000001 [   GPU_CTRL | L2_PRESENT_LO (RO) ]
1178244517528	   IO	 11246	  38: R reg 0x00000124 val 00000000 [   GPU_CTRL | L2_PRESENT_HI (RO) ]
1178244517528	   IO	 11246	  39: R reg 0x00000e00 val 00000000 [   GPU_CTRL | STACK_PRESENT_LO (RO) ]
1178244518049	   IO	 11246	  40: R reg 0x00000e04 val 00000000 [   GPU_CTRL | STACK_PRESENT_HI (RO) ]
1178278080028	   IO	 11246	  41: R reg 0x00000300 val 00000003 [   GPU_CTRL | COHERENCY_FEATURES (RO) ]
1178289646695	   IO	 11246	  42: W reg 0x00000028 val 00000000 [   GPU_CTRL | GPU_IRQ_MASK (RW) ]
1178289647216	   IO	 11246	  43: W reg 0x00000024 val 00010581 [   GPU_CTRL | GPU_IRQ_CLEAR (WO) ]
1178289647736	   IO	 11246	  44: W reg 0x00001008 val 00000000 [   JOB_CTRL | JOB_IRQ_MASK | ]
1178289647736	   IO	 11246	  45: W reg 0x00001004 val ffffffff [   JOB_CTRL | JOB_IRQ_CLEAR | ]
1178289648257	   IO	 11246	  46: W reg 0x00002008 val 00000000 [   MEM_MGMT | MMU_IRQ_MASK (RW) | ]
1178289648778	   IO	 11246	  47: W reg 0x00002004 val ffffffff [   MEM_MGMT | MMU_IRQ_CLEAR (WO) | ]
1178289650341	   IO	 11246	  48: W reg 0x00000030 val 00000001 [   GPU_CTRL | GPU_COMMAND (WO) | GPU_COMMAND_SOFT_RESET ]
1178289650861	   IO	 11246	  49: W reg 0x00000028 val 00000100 [   GPU_CTRL | GPU_IRQ_MASK (RW) ]
1178289847216	   IO	     0	  50: R reg 0x0000002c val 00000100 [   GPU_CTRL | GPU_IRQ_STATUS (RO) ]
1178289857111	   IO	     0	  51: W reg 0x00000024 val 00000100 [   GPU_CTRL | GPU_IRQ_CLEAR (WO) ]
1178290049299	   IO	 11246	  52: R reg 0x00000f00 val 00000000 [   GPU_CTRL | JM_CONFIG (RW) ]
1178290049820	   IO	 11246	  53: R reg 0x00000300 val 00000002 [   GPU_CTRL | COHERENCY_FEATURES (RO) ]
1178290050861	   IO	 11246	  54: R reg 0x00000f04 val 00000000 [   GPU_CTRL | SHADER_CONFIG (RW) ]
1178290051903	   IO	 11246	  55: R reg 0x00000f08 val 00000000 [   GPU_CTRL | TILER_CONFIG (RW) ]
1178290053466	   IO	 11246	  56: R reg 0x00000f0c val 00000000 [   GPU_CTRL | L2_MMU_CONFIG (RW) ]
1178290054507	   IO	 11246	  57: W reg 0x00000f04 val 00000000 [   GPU_CTRL | SHADER_CONFIG (RW) ]
1178290055028	   IO	 11246	  58: W reg 0x00000f08 val 00000000 [   GPU_CTRL | TILER_CONFIG (RW) ]
1178290055549	   IO	 11246	  59: W reg 0x00000f0c val 00000000 [   GPU_CTRL | L2_MMU_CONFIG (RW) ]
1178290056070	   IO	 11246	  60: W reg 0x00000f00 val 00000004 [   GPU_CTRL | JM_CONFIG (RW) ]
1178290057111	   IO	 11246	  61: W reg 0x00000304 val 0000001f [   GPU_CTRL | COHERENCY_ENABLE (RW) ]
1178290057632	   IO	 11246	  62: R reg 0x00000034 val 00000000 [   GPU_CTRL | GPU_STATUS (RO) ]
1178290058674	   IO	 11246	  63: W reg 0x00000024 val 00010581 [   GPU_CTRL | GPU_IRQ_CLEAR (WO) ]
1178290059195	   IO	 11246	  64: W reg 0x00000028 val 00010581 [   GPU_CTRL | GPU_IRQ_MASK (RW) ]
1178290059716	   IO	 11246	  65: W reg 0x00001004 val ffffffff [   JOB_CTRL | JOB_IRQ_CLEAR | ]
1178290060236	   IO	 11246	  66: W reg 0x00001008 val ffffffff [   JOB_CTRL | JOB_IRQ_MASK | ]
1178290061278	   IO	 11246	  67: W reg 0x00002004 val ffffffff [   MEM_MGMT | MMU_IRQ_CLEAR (WO) | ]
1178290061799	   IO	 11246	  68: W reg 0x00002008 val ffffffff [   MEM_MGMT | MMU_IRQ_MASK (RW) | ]
1178290063361	   IO	 11246	  69: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1178290063882	   IO	 11246	  70: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1178290064924	   IO	 11246	  71: R reg 0x00000160 val 00000000 [   GPU_CTRL | L2_READY_LO (RO) ]
1178290065445	   IO	 11246	  72: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1178290066486	   IO	 11246	  73: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1178290067528	   IO	 11246	  74: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1178290068049	   IO	 11246	  75: R reg 0x00000150 val 00000000 [   GPU_CTRL | TILER_READY_LO (RO) ]
1178290068570	   IO	 11246	  76: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1178290070132	   IO	 11246	  77: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1178290070653	   IO	 11246	  78: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1178290071174	   IO	 11246	  79: R reg 0x00000140 val 00000000 [   GPU_CTRL | SHADER_READY_LO (RO) ]
1178290072216	   IO	 11246	  80: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1178290073778	   IO	 11246	  81: R reg 0x00000160 val 00000000 [   GPU_CTRL | L2_READY_LO (RO) ]
1178290074299	   IO	 11246	  82: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1178290075341	   IO	 11246	  83: R reg 0x00000140 val 00000000 [   GPU_CTRL | SHADER_READY_LO (RO) ]
1178290076382	   IO	 11246	  84: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1178290076903	   IO	 11246	  85: R reg 0x00000150 val 00000000 [   GPU_CTRL | TILER_READY_LO (RO) ]
1178290077945	   IO	 11246	  86: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1178290080028	   IO	 11246	  87: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1178290080549	   IO	 11246	  88: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1178290081070	   IO	 11246	  89: R reg 0x00000160 val 00000000 [   GPU_CTRL | L2_READY_LO (RO) ]
1178290081591	   IO	 11246	  90: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1178290082632	   IO	 11246	  91: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1178290083153	   IO	 11246	  92: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1178290083674	   IO	 11246	  93: R reg 0x00000150 val 00000000 [   GPU_CTRL | TILER_READY_LO (RO) ]
1178290084716	   IO	 11246	  94: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1178290085236	   IO	 11246	  95: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1178290086278	   IO	 11246	  96: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1178290086799	   IO	 11246	  97: R reg 0x00000140 val 00000000 [   GPU_CTRL | SHADER_READY_LO (RO) ]
1178290087320	   IO	 11246	  98: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1178290089924	   IO	 11246	  99: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1178290090445	   IO	 11246	 100: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1178290091486	   IO	 11246	 101: R reg 0x00000160 val 00000000 [   GPU_CTRL | L2_READY_LO (RO) ]
1178290092007	   IO	 11246	 102: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1178290093049	   IO	 11246	 103: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1178290093570	   IO	 11246	 104: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1178290094091	   IO	 11246	 105: R reg 0x00000150 val 00000000 [   GPU_CTRL | TILER_READY_LO (RO) ]
1178290094611	   IO	 11246	 106: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1178290096174	   IO	 11246	 107: R reg 0x00000150 val 00000000 [   GPU_CTRL | TILER_READY_LO (RO) ]
1178290096695	   IO	 11246	 108: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1178290097736	   IO	 11246	 109: W reg 0x00000190 val 00000001 [   GPU_CTRL | TILER_PWRON_LO (WO) ]
1178290098257	   IO	 11246	 110: R reg 0x00000220 val 00000001 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1178290098778	   IO	 11246	 111: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1178290098778	   IO	 11246	 112: R reg 0x00000160 val 00000000 [   GPU_CTRL | L2_READY_LO (RO) ]
1178290099299	   IO	 11246	 113: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1178290099820	   IO	 11246	 114: R reg 0x00000210 val 00000001 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1178290100341	   IO	 11246	 115: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1178290100341	   IO	 11246	 116: R reg 0x00000150 val 00000000 [   GPU_CTRL | TILER_READY_LO (RO) ]
1178290100861	   IO	 11246	 117: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1178290101382	   IO	 11246	 118: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1178290101903	   IO	 11246	 119: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1178290101903	   IO	 11246	 120: R reg 0x00000140 val 00000000 [   GPU_CTRL | SHADER_READY_LO (RO) ]
1178290102424	   IO	 11246	 121: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1178290106070	   IO	     0	 122: R reg 0x0000002c val 00000400 [   GPU_CTRL | GPU_IRQ_STATUS (RO) ]
1178290108674	   IO	     0	 123: W reg 0x00000024 val 00000400 [   GPU_CTRL | GPU_IRQ_CLEAR (WO) ]
1178290111278	   IO	     0	 124: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1178290111799	   IO	     0	 125: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1178290112841	   IO	     0	 126: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1178290113882	   IO	     0	 127: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1178290115445	   IO	     0	 128: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1178290115966	   IO	     0	 129: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1178290117007	   IO	     0	 130: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1178290118049	   IO	     0	 131: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1178290120653	   IO	     0	 132: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1178290121174	   IO	     0	 133: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1178290122216	   IO	     0	 134: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1178290122736	   IO	     0	 135: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1178290124299	   IO	     0	 136: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1178290125341	   IO	     0	 137: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1178290125861	   IO	     0	 138: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1178290126903	   IO	     0	 139: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1178290129507	   IO	     0	 140: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1178290130028	   IO	     0	 141: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1178290131070	   IO	     0	 142: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1178290131591	   IO	     0	 143: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1178290133153	   IO	     0	 144: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1178290134195	   IO	     0	 145: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1178290134716	   IO	     0	 146: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1178290135757	   IO	     0	 147: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1178290137841	   IO	     0	 148: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1178290138361	   IO	     0	 149: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1178290139403	   IO	     0	 150: R reg 0x00000140 val 00000000 [   GPU_CTRL | SHADER_READY_LO (RO) ]
1178290139924	   IO	     0	 151: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1178290143049	   IO	     0	 152: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1178290144091	   IO	     0	 153: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1178290145132	   IO	     0	 154: R reg 0x00000140 val 00000000 [   GPU_CTRL | SHADER_READY_LO (RO) ]
1178290145653	   IO	     0	 155: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1178290148257	   IO	     0	 156: R reg 0x00000140 val 00000000 [   GPU_CTRL | SHADER_READY_LO (RO) ]
1178290148778	   IO	     0	 157: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1178290151903	   IO	     0	 158: W reg 0x00000180 val 000000ff [   GPU_CTRL | SHADER_PWRON_LO (WO) ]
1178290152945	   IO	     0	 159: R reg 0x00000200 val 000000ff [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1178290153986	   IO	     0	 160: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1178290154507	   IO	     0	 161: R reg 0x00000140 val 00000000 [   GPU_CTRL | SHADER_READY_LO (RO) ]
1178290155549	   IO	     0	 162: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1178290186278	   IO	     0	 163: R reg 0x0000002c val 00000400 [   GPU_CTRL | GPU_IRQ_STATUS (RO) ]
1178290188361	   IO	     0	 164: W reg 0x00000024 val 00000400 [   GPU_CTRL | GPU_IRQ_CLEAR (WO) ]
1178290189924	   IO	     0	 165: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1178290190966	   IO	     0	 166: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1178290192007	   IO	     0	 167: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1178290193049	   IO	     0	 168: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1178290194611	   IO	     0	 169: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1178290195653	   IO	     0	 170: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1178290196174	   IO	     0	 171: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1178290197216	   IO	     0	 172: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1178290198778	   IO	     0	 173: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1178290199820	   IO	     0	 174: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1178290200341	   IO	     0	 175: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1178290201382	   IO	     0	 176: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1178290203986	   IO	     0	 177: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1178290204507	   IO	     0	 178: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1178290205549	   IO	     0	 179: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1178290206591	   IO	     0	 180: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1178290209195	   IO	     0	 181: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1178290210236	   IO	     0	 182: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1178290212320	   IO	     0	 183: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1178290213361	   IO	     0	 184: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1178290215445	   IO	     0	 185: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1178290215966	   IO	     0	 186: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1185973251381	   IO	 11266	 187: R reg 0x00000038 val 00ffffe0 [   GPU_CTRL | LATEST_FLUSH (RO) ]
1185973281589	   IO	 11266	 188: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1185973282110	   IO	 11266	 189: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1185973283152	   IO	 11266	 190: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1185973283673	   IO	 11266	 191: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1185973284714	   IO	 11266	 192: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1185973285235	   IO	 11266	 193: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1185973285756	   IO	 11266	 194: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1185973286277	   IO	 11266	 195: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1185973288360	   IO	 11266	 196: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1185973288360	   IO	 11266	 197: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1185973288881	   IO	 11266	 198: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1185973289402	   IO	 11266	 199: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1185973292527	   IO	 11266	 200: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1185973293048	   IO	 11266	 201: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1185973294610	   IO	 11266	 202: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1185973295131	   IO	 11266	 203: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1185973296173	   IO	 11266	 204: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1185973296694	   IO	 11266	 205: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1185973301902	   IO	 11266	 206: W reg 0x00002430 val 42000006 [   MEM_MGMT |    MMU_AS0 | AS_TRANSCFG_LO]
1185973301902	   IO	 11266	 207: W reg 0x00002434 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_TRANSCFG_HI]
1185973302423	   IO	 11266	 208: W reg 0x00002400 val 0d817000 [   MEM_MGMT |    MMU_AS0 | AS_TRANSTAB_LO (RW)]
1185973302944	   IO	 11266	 209: W reg 0x00002404 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_TRANSTAB_HI (RW)]
1185973303464	   IO	 11266	 210: W reg 0x00002408 val 888d8f88 [   MEM_MGMT |    MMU_AS0 | AS_MEMATTR_LO (RW)]
1185973303464	   IO	 11266	 211: W reg 0x0000240c val 00004c8d [   MEM_MGMT |    MMU_AS0 | AS_MEMATTR_HI (RW)]
1185973305027	   IO	 11266	 212: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1185973305548	   IO	 11266	 213: W reg 0x00002418 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_UPDATE]
1185973315444	   IO	 11266	 214: W reg 0x000018c0 val 834fb040 [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_LO (RW)]
1185973315444	   IO	 11266	 215: W reg 0x000018c4 val 0000ffff [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_HI (RW)]
1185973315964	   IO	 11266	 216: W reg 0x000018d0 val 000000ff [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_LO (RW)]
1185973316485	   IO	 11266	 217: W reg 0x000018d4 val 00000000 [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_HI (RW)]
1185973317006	   IO	 11266	 218: W reg 0x000018d8 val 00087b00 [   JOB_CTRL |  JOB_SLOT1 | JS_CONFIG_NEXT (RW)]
1185973317527	   IO	 11266	 219: W reg 0x000018f0 val 00ffffe0 [   JOB_CTRL |  JOB_SLOT1 | JS_FLUSH_ID_NEXT (RW)]
1185973323256	   IO	 11266	 220: W reg 0x000018e0 val 00000001 [   JOB_CTRL |  JOB_SLOT1 | JS_COMMAND_NEXT (WO) | JS_COMMAND_START]
1185974321173	   IO	     0	 221: R reg 0x0000100c val 00000002 [   JOB_CTRL | JOB_IRQ_STATUS | ]
1185974326902	   IO	     0	 222: W reg 0x00001004 val 00000002 [   JOB_CTRL | JOB_IRQ_CLEAR | ]
1185974327944	   IO	     0	 223: R reg 0x00001010 val 00000000 [   JOB_CTRL | JOB_IRQ_JS_STATE | ]
1185974329506	   IO	     0	 224: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1185974386277	   IO	     0	 225: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1185974387319	   IO	     0	 226: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1185974388360	   IO	     0	 227: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1185974388881	   IO	     0	 228: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1185974390444	   IO	     0	 229: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1185974391485	   IO	     0	 230: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1185974392527	   IO	     0	 231: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1185974393569	   IO	     0	 232: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1185974395652	   IO	     0	 233: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1185974396694	   IO	     0	 234: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1185974397735	   IO	     0	 235: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1185974398256	   IO	     0	 236: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1185974402423	   IO	     0	 237: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1185974403464	   IO	     0	 238: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1185974406069	   IO	     0	 239: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1185974406589	   IO	     0	 240: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1185974409194	   IO	     0	 241: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1185974410235	   IO	     0	 242: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1185974420131	   IO	     0	 243: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1185974808152	   IO	   752	 244: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1185974809194	   IO	   752	 245: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1185974810235	   IO	   752	 246: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1185974811277	   IO	   752	 247: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1185974813360	   IO	   752	 248: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1185974814402	   IO	   752	 249: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1185974815444	   IO	   752	 250: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1185974816485	   IO	   752	 251: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1185974818569	   IO	   752	 252: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1185974819610	   IO	   752	 253: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1185974820652	   IO	   752	 254: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1185974821694	   IO	   752	 255: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1185974826381	   IO	   752	 256: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1185974827423	   IO	   752	 257: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1185974830548	   IO	   752	 258: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1185974831589	   IO	   752	 259: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1185974834194	   IO	   752	 260: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1185974835235	   IO	   752	 261: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1185976882110	   IO	 11266	 262: R reg 0x00000038 val 00ffffe2 [   GPU_CTRL | LATEST_FLUSH (RO) ]
1185976893569	   IO	 11266	 263: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1185976894089	   IO	 11266	 264: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1185976894610	   IO	 11266	 265: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1185976895131	   IO	 11266	 266: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1185976896173	   IO	 11266	 267: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1185976896694	   IO	 11266	 268: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1185976897214	   IO	 11266	 269: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1185976897735	   IO	 11266	 270: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1185976898777	   IO	 11266	 271: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1185976899298	   IO	 11266	 272: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1185976899819	   IO	 11266	 273: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1185976900339	   IO	 11266	 274: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1185976901381	   IO	 11266	 275: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1185976901902	   IO	 11266	 276: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1185976902944	   IO	 11266	 277: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1185976903464	   IO	 11266	 278: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1185976904506	   IO	 11266	 279: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1185976904506	   IO	 11266	 280: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1185976908152	   IO	 11266	 281: W reg 0x000018c0 val 834fbc40 [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_LO (RW)]
1185976908673	   IO	 11266	 282: W reg 0x000018c4 val 0000ffff [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_HI (RW)]
1185976908673	   IO	 11266	 283: W reg 0x000018d0 val 000000ff [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_LO (RW)]
1185976909194	   IO	 11266	 284: W reg 0x000018d4 val 00000000 [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_HI (RW)]
1185976909714	   IO	 11266	 285: W reg 0x000018d8 val 00087300 [   JOB_CTRL |  JOB_SLOT1 | JS_CONFIG_NEXT (RW)]
1185976910235	   IO	 11266	 286: W reg 0x000018f0 val 00ffffe2 [   JOB_CTRL |  JOB_SLOT1 | JS_FLUSH_ID_NEXT (RW)]
1185976912319	   IO	 11266	 287: W reg 0x000018e0 val 00000001 [   JOB_CTRL |  JOB_SLOT1 | JS_COMMAND_NEXT (WO) | JS_COMMAND_START]
1185977777423	   IO	     0	 288: R reg 0x0000100c val 00000002 [   JOB_CTRL | JOB_IRQ_STATUS | ]
1185977782631	   IO	     0	 289: W reg 0x00001004 val 00000002 [   JOB_CTRL | JOB_IRQ_CLEAR | ]
1185977783673	   IO	     0	 290: R reg 0x00001010 val 00000000 [   JOB_CTRL | JOB_IRQ_JS_STATE | ]
1185977784714	   IO	     0	 291: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1185977835235	   IO	     0	 292: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1185977836277	   IO	     0	 293: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1185977837319	   IO	     0	 294: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1185977838360	   IO	     0	 295: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1185977839923	   IO	     0	 296: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1185977840444	   IO	     0	 297: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1185977841485	   IO	     0	 298: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1185977842527	   IO	     0	 299: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1185977845131	   IO	     0	 300: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1185977846173	   IO	     0	 301: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1185977846694	   IO	     0	 302: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1185977847735	   IO	     0	 303: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1185977851902	   IO	     0	 304: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1185977852944	   IO	     0	 305: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1185977855548	   IO	     0	 306: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1185977856589	   IO	     0	 307: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1185977859194	   IO	     0	 308: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1185977860235	   IO	     0	 309: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1185977869610	   IO	     0	 310: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1185978178464	   IO	   752	 311: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1185978179506	   IO	   752	 312: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1185978181069	   IO	   752	 313: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1185978181589	   IO	   752	 314: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1185978183673	   IO	   752	 315: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1185978184714	   IO	   752	 316: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1185978185756	   IO	   752	 317: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1185978186277	   IO	   752	 318: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1185978188881	   IO	   752	 319: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1185978189923	   IO	   752	 320: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1185978190964	   IO	   752	 321: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1185978191485	   IO	   752	 322: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1185978196173	   IO	   752	 323: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1185978196694	   IO	   752	 324: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1185978200860	   IO	   752	 325: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1185978201381	   IO	   752	 326: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1185978203985	   IO	   752	 327: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1185978205027	   IO	   752	 328: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1185979675860	   IO	 11266	 329: R reg 0x00000038 val 00ffffe4 [   GPU_CTRL | LATEST_FLUSH (RO) ]
1185979685235	   IO	 11266	 330: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1185979685235	   IO	 11266	 331: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1185979686277	   IO	 11266	 332: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1185979686277	   IO	 11266	 333: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1185979687319	   IO	 11266	 334: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1185979687839	   IO	 11266	 335: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1185979688360	   IO	 11266	 336: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1185979688881	   IO	 11266	 337: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1185979689402	   IO	 11266	 338: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1185979689923	   IO	 11266	 339: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1185979689923	   IO	 11266	 340: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1185979690444	   IO	 11266	 341: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1185979691485	   IO	 11266	 342: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1185979691485	   IO	 11266	 343: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1185979693048	   IO	 11266	 344: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1185979693569	   IO	 11266	 345: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1185979694089	   IO	 11266	 346: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1185979694610	   IO	 11266	 347: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1185979696694	   IO	 11266	 348: W reg 0x000018c0 val 834fa2c0 [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_LO (RW)]
1185979697214	   IO	 11266	 349: W reg 0x000018c4 val 0000ffff [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_HI (RW)]
1185979697735	   IO	 11266	 350: W reg 0x000018d0 val 000000ff [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_LO (RW)]
1185979697735	   IO	 11266	 351: W reg 0x000018d4 val 00000000 [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_HI (RW)]
1185979698256	   IO	 11266	 352: W reg 0x000018d8 val 00087b00 [   JOB_CTRL |  JOB_SLOT1 | JS_CONFIG_NEXT (RW)]
1185979698777	   IO	 11266	 353: W reg 0x000018f0 val 00ffffe4 [   JOB_CTRL |  JOB_SLOT1 | JS_FLUSH_ID_NEXT (RW)]
1185979700339	   IO	 11266	 354: W reg 0x000018e0 val 00000001 [   JOB_CTRL |  JOB_SLOT1 | JS_COMMAND_NEXT (WO) | JS_COMMAND_START]
1185980600339	   IO	     0	 355: R reg 0x0000100c val 00000002 [   JOB_CTRL | JOB_IRQ_STATUS | ]
1185980605027	   IO	     0	 356: W reg 0x00001004 val 00000002 [   JOB_CTRL | JOB_IRQ_CLEAR | ]
1185980606069	   IO	     0	 357: R reg 0x00001010 val 00000000 [   JOB_CTRL | JOB_IRQ_JS_STATE | ]
1185980607110	   IO	     0	 358: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1185980649819	   IO	     0	 359: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1185980650339	   IO	     0	 360: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1185980651381	   IO	     0	 361: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1185980652423	   IO	     0	 362: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1185980653985	   IO	     0	 363: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1185980654506	   IO	     0	 364: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1185980655548	   IO	     0	 365: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1185980656589	   IO	     0	 366: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1185980658673	   IO	     0	 367: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1185980659714	   IO	     0	 368: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1185980660756	   IO	     0	 369: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1185980661277	   IO	     0	 370: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1185980664923	   IO	     0	 371: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1185980665964	   IO	     0	 372: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1185980668048	   IO	     0	 373: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1185980669089	   IO	     0	 374: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1185980671694	   IO	     0	 375: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1185980672735	   IO	     0	 376: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1185980682110	   IO	     0	 377: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1185980950339	   IO	   752	 378: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1185980951381	   IO	   752	 379: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1185980952423	   IO	   752	 380: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1185980953464	   IO	   752	 381: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1185980955548	   IO	   752	 382: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1185980956069	   IO	   752	 383: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1185980957631	   IO	   752	 384: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1185980958152	   IO	   752	 385: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1185980960235	   IO	   752	 386: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1185980961277	   IO	   752	 387: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1185980962319	   IO	   752	 388: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1185980962839	   IO	   752	 389: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1185980965964	   IO	   752	 390: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1185980967006	   IO	   752	 391: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1185980970131	   IO	   752	 392: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1185980970652	   IO	   752	 393: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1185980974298	   IO	   752	 394: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1185980975339	   IO	   752	 395: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1185982406069	   IO	 11252	 396: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1185982406069	   IO	 11252	 397: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1185982407110	   IO	 11252	 398: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1185982407110	   IO	 11252	 399: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1185982408673	   IO	 11252	 400: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1185982408673	   IO	 11252	 401: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1185982409714	   IO	 11252	 402: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1185982409714	   IO	 11252	 403: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1185982410756	   IO	 11252	 404: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1185982410756	   IO	 11252	 405: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1185982411277	   IO	 11252	 406: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1185982411798	   IO	 11252	 407: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1185982412839	   IO	 11252	 408: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1185982412839	   IO	 11252	 409: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1185982413881	   IO	 11252	 410: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1185982414402	   IO	 11252	 411: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1185982414923	   IO	 11252	 412: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1185982415444	   IO	 11252	 413: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1185982417006	   IO	 11252	 414: W reg 0x00002410 val 78000012 [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1185982417527	   IO	 11252	 415: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1185982418048	   IO	 11252	 416: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1185982418048	   IO	 11252	 417: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1185982418569	   IO	 11252	 418: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1185982419089	   IO	 11252	 419: W reg 0x00002418 val 00000004 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_PT]
1185982419610	   IO	 11252	 420: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1185982419610	   IO	 11252	 421: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1185982420131	   IO	 11252	 422: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1185982420652	   IO	 11252	 423: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1185982421173	   IO	 11252	 424: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1185982421173	   IO	 11252	 425: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1185982421694	   IO	 11252	 426: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1185982422214	   IO	 11252	 427: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1185982422735	   IO	 11252	 428: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1185982422735	   IO	 11252	 429: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1185982423256	   IO	 11252	 430: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1185982423777	   IO	 11252	 431: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1185982424819	   IO	 11252	 432: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1185982424819	   IO	 11252	 433: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1185982425339	   IO	 11252	 434: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1185982425860	   IO	 11252	 435: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1185982426381	   IO	 11252	 436: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1185982426902	   IO	 11252	 437: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1185982426902	   IO	 11252	 438: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1185982427423	   IO	 11252	 439: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1185982427944	   IO	 11252	 440: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1185982428464	   IO	 11252	 441: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1185982428985	   IO	 11252	 442: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1185982428985	   IO	 11252	 443: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1185982430027	   IO	 11252	 444: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1185982430027	   IO	 11252	 445: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1185982431069	   IO	 11252	 446: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1185982431589	   IO	 11252	 447: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1185982432110	   IO	 11252	 448: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1185982432631	   IO	 11252	 449: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1185982767006	   IO	 11266	 450: R reg 0x00000038 val 00ffffe7 [   GPU_CTRL | LATEST_FLUSH (RO) ]
1185982774298	   IO	 11266	 451: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1185982774819	   IO	 11266	 452: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1185982775339	   IO	 11266	 453: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1185982775339	   IO	 11266	 454: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1185982775860	   IO	 11266	 455: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1185982776381	   IO	 11266	 456: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1185982776902	   IO	 11266	 457: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1185982777423	   IO	 11266	 458: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1185982777944	   IO	 11266	 459: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1185982778464	   IO	 11266	 460: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1185982778464	   IO	 11266	 461: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1185982778985	   IO	 11266	 462: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1185982780027	   IO	 11266	 463: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1185982780548	   IO	 11266	 464: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1185982781069	   IO	 11266	 465: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1185982781589	   IO	 11266	 466: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1185982782110	   IO	 11266	 467: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1185982782631	   IO	 11266	 468: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1185982784714	   IO	 11266	 469: W reg 0x000018c0 val 834fac80 [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_LO (RW)]
1185982785235	   IO	 11266	 470: W reg 0x000018c4 val 0000ffff [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_HI (RW)]
1185982785756	   IO	 11266	 471: W reg 0x000018d0 val 000000ff [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_LO (RW)]
1185982785756	   IO	 11266	 472: W reg 0x000018d4 val 00000000 [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_HI (RW)]
1185982786277	   IO	 11266	 473: W reg 0x000018d8 val 00087300 [   JOB_CTRL |  JOB_SLOT1 | JS_CONFIG_NEXT (RW)]
1185982786798	   IO	 11266	 474: W reg 0x000018f0 val 00ffffe7 [   JOB_CTRL |  JOB_SLOT1 | JS_FLUSH_ID_NEXT (RW)]
1185982788881	   IO	 11266	 475: W reg 0x000018e0 val 00000001 [   JOB_CTRL |  JOB_SLOT1 | JS_COMMAND_NEXT (WO) | JS_COMMAND_START]
1185983145131	   IO	     0	 476: R reg 0x0000100c val 00000002 [   JOB_CTRL | JOB_IRQ_STATUS | ]
1185983149298	   IO	     0	 477: W reg 0x00001004 val 00000002 [   JOB_CTRL | JOB_IRQ_CLEAR | ]
1185983150339	   IO	     0	 478: R reg 0x00001010 val 00000000 [   JOB_CTRL | JOB_IRQ_JS_STATE | ]
1185983151381	   IO	     0	 479: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1185983192527	   IO	     0	 480: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1185983193048	   IO	     0	 481: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1185983194089	   IO	     0	 482: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1185983195131	   IO	     0	 483: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1185983196694	   IO	     0	 484: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1185983197214	   IO	     0	 485: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1185983198256	   IO	     0	 486: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1185983199298	   IO	     0	 487: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1185983201381	   IO	     0	 488: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1185983202423	   IO	     0	 489: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1185983202944	   IO	     0	 490: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1185983203985	   IO	     0	 491: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1185983207110	   IO	     0	 492: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1185983208152	   IO	     0	 493: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1185983210756	   IO	     0	 494: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1185983211798	   IO	     0	 495: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1185983213881	   IO	     0	 496: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1185983214402	   IO	     0	 497: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1185983223777	   IO	     0	 498: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1185983476902	   IO	   752	 499: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1185983477944	   IO	   752	 500: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1185983478985	   IO	   752	 501: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1185983480027	   IO	   752	 502: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1185983481589	   IO	   752	 503: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1185983482631	   IO	   752	 504: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1185983483152	   IO	   752	 505: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1185983484194	   IO	   752	 506: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1185983486277	   IO	   752	 507: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1185983486798	   IO	   752	 508: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1185983487839	   IO	   752	 509: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1185983488881	   IO	   752	 510: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1185983492006	   IO	   752	 511: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1185983492527	   IO	   752	 512: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1185983495131	   IO	   752	 513: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1185983496173	   IO	   752	 514: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1185983498256	   IO	   752	 515: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1185983499298	   IO	   752	 516: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1185984286798	   IO	 11252	 517: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1185984287319	   IO	 11252	 518: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1185984287839	   IO	 11252	 519: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1185984288360	   IO	 11252	 520: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1185984288881	   IO	 11252	 521: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1185984289402	   IO	 11252	 522: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1185984289923	   IO	 11252	 523: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1185984290444	   IO	 11252	 524: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1185984290964	   IO	 11252	 525: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1185984291485	   IO	 11252	 526: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1185984292006	   IO	 11252	 527: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1185984292006	   IO	 11252	 528: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1185984293048	   IO	 11252	 529: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1185984293569	   IO	 11252	 530: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1185984294089	   IO	 11252	 531: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1185984294610	   IO	 11252	 532: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1185984295131	   IO	 11252	 533: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1185984295652	   IO	 11252	 534: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1185984297214	   IO	 11252	 535: W reg 0x00002410 val 8215000e [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1185984297735	   IO	 11252	 536: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1185984298256	   IO	 11252	 537: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1185984298256	   IO	 11252	 538: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1185984298777	   IO	 11252	 539: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1185984299298	   IO	 11252	 540: W reg 0x00002418 val 00000004 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_PT]
1185984299298	   IO	 11252	 541: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1185984299819	   IO	 11252	 542: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1185984300339	   IO	 11252	 543: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1185984300860	   IO	 11252	 544: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1185984300860	   IO	 11252	 545: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1185984301381	   IO	 11252	 546: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1185984301902	   IO	 11252	 547: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1185984302423	   IO	 11252	 548: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1185984302423	   IO	 11252	 549: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1185984302944	   IO	 11252	 550: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1185984303464	   IO	 11252	 551: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1185984303985	   IO	 11252	 552: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1185984304506	   IO	 11252	 553: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1185984305027	   IO	 11252	 554: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1185984305548	   IO	 11252	 555: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1185984306069	   IO	 11252	 556: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1185984306589	   IO	 11252	 557: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1185984306589	   IO	 11252	 558: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1185984307110	   IO	 11252	 559: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1185984307631	   IO	 11252	 560: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1185984308152	   IO	 11252	 561: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1185984308673	   IO	 11252	 562: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1185984308673	   IO	 11252	 563: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1185984309194	   IO	 11252	 564: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1185984309714	   IO	 11252	 565: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1185984310235	   IO	 11252	 566: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1185984310756	   IO	 11252	 567: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1185984311277	   IO	 11252	 568: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1185984311798	   IO	 11252	 569: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1185984312319	   IO	 11252	 570: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1185984578464	   IO	 11266	 571: R reg 0x00000038 val 00ffffea [   GPU_CTRL | LATEST_FLUSH (RO) ]
1185984585756	   IO	 11266	 572: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1185984586277	   IO	 11266	 573: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1185984586798	   IO	 11266	 574: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1185984587319	   IO	 11266	 575: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1185984587839	   IO	 11266	 576: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1185984588360	   IO	 11266	 577: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1185984588881	   IO	 11266	 578: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1185984588881	   IO	 11266	 579: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1185984589923	   IO	 11266	 580: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1185984589923	   IO	 11266	 581: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1185984590444	   IO	 11266	 582: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1185984590964	   IO	 11266	 583: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1185984592006	   IO	 11266	 584: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1185984592006	   IO	 11266	 585: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1185984593048	   IO	 11266	 586: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1185984593048	   IO	 11266	 587: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1185984594089	   IO	 11266	 588: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1185984594610	   IO	 11266	 589: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1185984596694	   IO	 11266	 590: W reg 0x000018c0 val 834f9800 [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_LO (RW)]
1185984597214	   IO	 11266	 591: W reg 0x000018c4 val 0000ffff [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_HI (RW)]
1185984597735	   IO	 11266	 592: W reg 0x000018d0 val 000000ff [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_LO (RW)]
1185984597735	   IO	 11266	 593: W reg 0x000018d4 val 00000000 [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_HI (RW)]
1185984598256	   IO	 11266	 594: W reg 0x000018d8 val 00087b00 [   JOB_CTRL |  JOB_SLOT1 | JS_CONFIG_NEXT (RW)]
1185984598777	   IO	 11266	 595: W reg 0x000018f0 val 00ffffea [   JOB_CTRL |  JOB_SLOT1 | JS_FLUSH_ID_NEXT (RW)]
1185984600860	   IO	 11266	 596: W reg 0x000018e0 val 00000001 [   JOB_CTRL |  JOB_SLOT1 | JS_COMMAND_NEXT (WO) | JS_COMMAND_START]
1185984647214	   IO	  2237	 597: R reg 0x0000100c val 00000002 [   JOB_CTRL | JOB_IRQ_STATUS | ]
1185984652423	   IO	  2237	 598: W reg 0x00001004 val 00000002 [   JOB_CTRL | JOB_IRQ_CLEAR | ]
1185984652944	   IO	  2237	 599: R reg 0x00001010 val 00000000 [   JOB_CTRL | JOB_IRQ_JS_STATE | ]
1185984653985	   IO	  2237	 600: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1185984696694	   IO	  2237	 601: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1185984697735	   IO	  2237	 602: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1185984698256	   IO	  2237	 603: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1185984699298	   IO	  2237	 604: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1185984700860	   IO	  2237	 605: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1185984701381	   IO	  2237	 606: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1185984702423	   IO	  2237	 607: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1185984703464	   IO	  2237	 608: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1185984705548	   IO	  2237	 609: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1185984706589	   IO	  2237	 610: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1185984707110	   IO	  2237	 611: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1185984708152	   IO	  2237	 612: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1185984711277	   IO	  2237	 613: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1185984712319	   IO	  2237	 614: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1185984714923	   IO	  2237	 615: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1185984715444	   IO	  2237	 616: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1185984718048	   IO	  2237	 617: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1185984718569	   IO	  2237	 618: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1185984727423	   IO	  2237	 619: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1185984984714	   IO	   752	 620: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1185984985756	   IO	   752	 621: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1185984986277	   IO	   752	 622: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1185984987319	   IO	   752	 623: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1185984988881	   IO	   752	 624: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1185984989923	   IO	   752	 625: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1185984990964	   IO	   752	 626: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1185984992006	   IO	   752	 627: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1185984993569	   IO	   752	 628: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1185984994610	   IO	   752	 629: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1185984995652	   IO	   752	 630: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1185984996694	   IO	   752	 631: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1185984999819	   IO	   752	 632: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1185985000860	   IO	   752	 633: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1185985002944	   IO	   752	 634: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1185985003985	   IO	   752	 635: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1185985006589	   IO	   752	 636: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1185985007110	   IO	   752	 637: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1185986554506	   IO	 11266	 638: R reg 0x00000038 val 00ffffec [   GPU_CTRL | LATEST_FLUSH (RO) ]
1185986563360	   IO	 11266	 639: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1185986563881	   IO	 11266	 640: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1185986564402	   IO	 11266	 641: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1185986564923	   IO	 11266	 642: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1185986565444	   IO	 11266	 643: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1185986566485	   IO	 11266	 644: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1185986566485	   IO	 11266	 645: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1185986567006	   IO	 11266	 646: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1185986568048	   IO	 11266	 647: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1185986568569	   IO	 11266	 648: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1185986569089	   IO	 11266	 649: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1185986569089	   IO	 11266	 650: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1185986570131	   IO	 11266	 651: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1185986570652	   IO	 11266	 652: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1185986571694	   IO	 11266	 653: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1185986572214	   IO	 11266	 654: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1185986573256	   IO	 11266	 655: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1185986573256	   IO	 11266	 656: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1185986575860	   IO	 11266	 657: W reg 0x000018c0 val 834f9d40 [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_LO (RW)]
1185986575860	   IO	 11266	 658: W reg 0x000018c4 val 0000ffff [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_HI (RW)]
1185986576381	   IO	 11266	 659: W reg 0x000018d0 val 000000ff [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_LO (RW)]
1185986576902	   IO	 11266	 660: W reg 0x000018d4 val 00000000 [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_HI (RW)]
1185986576902	   IO	 11266	 661: W reg 0x000018d8 val 00087300 [   JOB_CTRL |  JOB_SLOT1 | JS_CONFIG_NEXT (RW)]
1185986577423	   IO	 11266	 662: W reg 0x000018f0 val 00ffffec [   JOB_CTRL |  JOB_SLOT1 | JS_FLUSH_ID_NEXT (RW)]
1185986579506	   IO	 11266	 663: W reg 0x000018e0 val 00000001 [   JOB_CTRL |  JOB_SLOT1 | JS_COMMAND_NEXT (WO) | JS_COMMAND_START]
1185986752944	   IO	     0	 664: R reg 0x0000100c val 00000002 [   JOB_CTRL | JOB_IRQ_STATUS | ]
1185986757631	   IO	     0	 665: W reg 0x00001004 val 00000002 [   JOB_CTRL | JOB_IRQ_CLEAR | ]
1185986758152	   IO	     0	 666: R reg 0x00001010 val 00000000 [   JOB_CTRL | JOB_IRQ_JS_STATE | ]
1185986759194	   IO	     0	 667: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1185986800860	   IO	     0	 668: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1185986801381	   IO	     0	 669: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1185986801902	   IO	     0	 670: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1185986802423	   IO	     0	 671: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1185986803464	   IO	     0	 672: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1185986803985	   IO	     0	 673: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1185986804506	   IO	     0	 674: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1185986805027	   IO	     0	 675: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1185986806589	   IO	     0	 676: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1185986807631	   IO	     0	 677: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1185986808152	   IO	     0	 678: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1185986808673	   IO	     0	 679: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1185986811277	   IO	     0	 680: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1185986812319	   IO	     0	 681: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1185986813881	   IO	     0	 682: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1185986814923	   IO	     0	 683: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1185986815964	   IO	     0	 684: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1185986817006	   IO	     0	 685: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1185986822735	   IO	     0	 686: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1185987054506	   IO	   752	 687: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1185987055027	   IO	   752	 688: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1185987055548	   IO	   752	 689: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1185987056069	   IO	   752	 690: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1185987057631	   IO	   752	 691: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1185987058152	   IO	   752	 692: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1185987058673	   IO	   752	 693: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1185987059194	   IO	   752	 694: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1185987060756	   IO	   752	 695: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1185987061277	   IO	   752	 696: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1185987062319	   IO	   752	 697: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1185987062839	   IO	   752	 698: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1185987064923	   IO	   752	 699: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1185987065444	   IO	   752	 700: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1185987067006	   IO	   752	 701: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1185987067527	   IO	   752	 702: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1185987069610	   IO	   752	 703: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1185987070131	   IO	   752	 704: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1185988080027	   IO	 11252	 705: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1185988081069	   IO	 11252	 706: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1185988081069	   IO	 11252	 707: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1185988082110	   IO	 11252	 708: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1185988082631	   IO	 11252	 709: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1185988083152	   IO	 11252	 710: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1185988083673	   IO	 11252	 711: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1185988084194	   IO	 11252	 712: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1185988084714	   IO	 11252	 713: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1185988085235	   IO	 11252	 714: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1185988085756	   IO	 11252	 715: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1185988086277	   IO	 11252	 716: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1185988086798	   IO	 11252	 717: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1185988087319	   IO	 11252	 718: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1185988088360	   IO	 11252	 719: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1185988088360	   IO	 11252	 720: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1185988089402	   IO	 11252	 721: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1185988089923	   IO	 11252	 722: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1185988091485	   IO	 11252	 723: W reg 0x00002410 val 76fc0011 [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1185988091485	   IO	 11252	 724: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1185988092006	   IO	 11252	 725: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1185988092527	   IO	 11252	 726: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1185988093048	   IO	 11252	 727: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1185988093048	   IO	 11252	 728: W reg 0x00002418 val 00000004 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_PT]
1185988093569	   IO	 11252	 729: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1185988094089	   IO	 11252	 730: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1185988094610	   IO	 11252	 731: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1185988095131	   IO	 11252	 732: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1185988095131	   IO	 11252	 733: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1185988095652	   IO	 11252	 734: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1185988096173	   IO	 11252	 735: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1185988096694	   IO	 11252	 736: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1185988096694	   IO	 11252	 737: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1185988097214	   IO	 11252	 738: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1185988097735	   IO	 11252	 739: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1185988098256	   IO	 11252	 740: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1185988098777	   IO	 11252	 741: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1185988099298	   IO	 11252	 742: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1185988099819	   IO	 11252	 743: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1185988100339	   IO	 11252	 744: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1185988100860	   IO	 11252	 745: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1185988100860	   IO	 11252	 746: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1185988101381	   IO	 11252	 747: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1185988101902	   IO	 11252	 748: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1185988102423	   IO	 11252	 749: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1185988102944	   IO	 11252	 750: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1185988103464	   IO	 11252	 751: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1185988103464	   IO	 11252	 752: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1185988104506	   IO	 11252	 753: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1185988104506	   IO	 11252	 754: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1185988105548	   IO	 11252	 755: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1185988105548	   IO	 11252	 756: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1185988106589	   IO	 11252	 757: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1185988106589	   IO	 11252	 758: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1185988215964	   IO	 11266	 759: R reg 0x00000038 val 00ffffef [   GPU_CTRL | LATEST_FLUSH (RO) ]
1185988222214	   IO	 11266	 760: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1185988222735	   IO	 11266	 761: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1185988223256	   IO	 11266	 762: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1185988223777	   IO	 11266	 763: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1185988224298	   IO	 11266	 764: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1185988224298	   IO	 11266	 765: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1185988224819	   IO	 11266	 766: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1185988225339	   IO	 11266	 767: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1185988225860	   IO	 11266	 768: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1185988226381	   IO	 11266	 769: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1185988226902	   IO	 11266	 770: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1185988227423	   IO	 11266	 771: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1185988227944	   IO	 11266	 772: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1185988228464	   IO	 11266	 773: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1185988229506	   IO	 11266	 774: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1185988229506	   IO	 11266	 775: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1185988230548	   IO	 11266	 776: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1185988230548	   IO	 11266	 777: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1185988233152	   IO	 11266	 778: W reg 0x000018c0 val 834f8740 [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_LO (RW)]
1185988233673	   IO	 11266	 779: W reg 0x000018c4 val 0000ffff [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_HI (RW)]
1185988234194	   IO	 11266	 780: W reg 0x000018d0 val 000000ff [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_LO (RW)]
1185988234194	   IO	 11266	 781: W reg 0x000018d4 val 00000000 [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_HI (RW)]
1185988234714	   IO	 11266	 782: W reg 0x000018d8 val 00087b00 [   JOB_CTRL |  JOB_SLOT1 | JS_CONFIG_NEXT (RW)]
1185988235235	   IO	 11266	 783: W reg 0x000018f0 val 00ffffef [   JOB_CTRL |  JOB_SLOT1 | JS_FLUSH_ID_NEXT (RW)]
1185988236798	   IO	 11266	 784: W reg 0x000018e0 val 00000001 [   JOB_CTRL |  JOB_SLOT1 | JS_COMMAND_NEXT (WO) | JS_COMMAND_START]
1185988328985	   IO	     0	 785: R reg 0x0000100c val 00000002 [   JOB_CTRL | JOB_IRQ_STATUS | ]
1185988330548	   IO	     0	 786: W reg 0x00001004 val 00000002 [   JOB_CTRL | JOB_IRQ_CLEAR | ]
1185988331069	   IO	     0	 787: R reg 0x00001010 val 00000000 [   JOB_CTRL | JOB_IRQ_JS_STATE | ]
1185988331589	   IO	     0	 788: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1185988344610	   IO	     0	 789: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1185988345131	   IO	     0	 790: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1185988345652	   IO	     0	 791: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1185988346173	   IO	     0	 792: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1185988347214	   IO	     0	 793: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1185988347735	   IO	     0	 794: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1185988348256	   IO	     0	 795: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1185988348777	   IO	     0	 796: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1185988350339	   IO	     0	 797: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1185988350860	   IO	     0	 798: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1185988351381	   IO	     0	 799: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1185988351902	   IO	     0	 800: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1185988353985	   IO	     0	 801: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1185988354506	   IO	     0	 802: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1185988356069	   IO	     0	 803: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1185988356589	   IO	     0	 804: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1185988358673	   IO	     0	 805: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1185988359194	   IO	     0	 806: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1185988363881	   IO	     0	 807: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1185988581069	   IO	   752	 808: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1185988581589	   IO	   752	 809: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1185988582110	   IO	   752	 810: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1185988582631	   IO	   752	 811: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1185988584194	   IO	   752	 812: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1185988584714	   IO	   752	 813: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1185988585235	   IO	   752	 814: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1185988586277	   IO	   752	 815: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1185988587839	   IO	   752	 816: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1185988588360	   IO	   752	 817: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1185988588881	   IO	   752	 818: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1185988589923	   IO	   752	 819: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1185988592527	   IO	   752	 820: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1185988593569	   IO	   752	 821: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1185988595131	   IO	   752	 822: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1185988595652	   IO	   752	 823: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1185988597735	   IO	   752	 824: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1185988598256	   IO	   752	 825: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1185989317006	   IO	 11266	 826: R reg 0x00000038 val 00fffff1 [   GPU_CTRL | LATEST_FLUSH (RO) ]
1185989328464	   IO	 11266	 827: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1185989329506	   IO	 11266	 828: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1185989330027	   IO	 11266	 829: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1185989331069	   IO	 11266	 830: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1185989331589	   IO	 11266	 831: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1185989332631	   IO	 11266	 832: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1185989333152	   IO	 11266	 833: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1185989333673	   IO	 11266	 834: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1185989334714	   IO	 11266	 835: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1185989335756	   IO	 11266	 836: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1185989336277	   IO	 11266	 837: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1185989337319	   IO	 11266	 838: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1185989338360	   IO	 11266	 839: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1185989338881	   IO	 11266	 840: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1185989340444	   IO	 11266	 841: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1185989340964	   IO	 11266	 842: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1185989342006	   IO	 11266	 843: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1185989342527	   IO	 11266	 844: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1185989347214	   IO	 11266	 845: W reg 0x000018c0 val 834f7300 [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_LO (RW)]
1185989347735	   IO	 11266	 846: W reg 0x000018c4 val 0000ffff [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_HI (RW)]
1185989348256	   IO	 11266	 847: W reg 0x000018d0 val 000000ff [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_LO (RW)]
1185989348777	   IO	 11266	 848: W reg 0x000018d4 val 00000000 [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_HI (RW)]
1185989349298	   IO	 11266	 849: W reg 0x000018d8 val 00087300 [   JOB_CTRL |  JOB_SLOT1 | JS_CONFIG_NEXT (RW)]
1185989349819	   IO	 11266	 850: W reg 0x000018f0 val 00fffff1 [   JOB_CTRL |  JOB_SLOT1 | JS_FLUSH_ID_NEXT (RW)]
1185989352423	   IO	 11266	 851: W reg 0x000018e0 val 00000001 [   JOB_CTRL |  JOB_SLOT1 | JS_COMMAND_NEXT (WO) | JS_COMMAND_START]
1185989620652	   IO	     0	 852: R reg 0x0000100c val 00000002 [   JOB_CTRL | JOB_IRQ_STATUS | ]
1185989622214	   IO	     0	 853: W reg 0x00001004 val 00000002 [   JOB_CTRL | JOB_IRQ_CLEAR | ]
1185989622735	   IO	     0	 854: R reg 0x00001010 val 00000000 [   JOB_CTRL | JOB_IRQ_JS_STATE | ]
1185989623256	   IO	     0	 855: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1185989636798	   IO	     0	 856: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1185989637319	   IO	     0	 857: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1185989637839	   IO	     0	 858: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1185989638360	   IO	     0	 859: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1185989639402	   IO	     0	 860: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1185989639923	   IO	     0	 861: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1185989640964	   IO	     0	 862: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1185989641485	   IO	     0	 863: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1185989642527	   IO	     0	 864: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1185989643569	   IO	     0	 865: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1185989644089	   IO	     0	 866: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1185989644610	   IO	     0	 867: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1185989646173	   IO	     0	 868: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1185989647214	   IO	     0	 869: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1185989648256	   IO	     0	 870: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1185989649298	   IO	     0	 871: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1185989650860	   IO	     0	 872: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1185989651902	   IO	     0	 873: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1185989656069	   IO	     0	 874: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1185989895131	   IO	   752	 875: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1185989896173	   IO	   752	 876: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1185989896694	   IO	   752	 877: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1185989897214	   IO	   752	 878: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1185989898777	   IO	   752	 879: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1185989899298	   IO	   752	 880: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1185989899819	   IO	   752	 881: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1185989900339	   IO	   752	 882: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1185989901902	   IO	   752	 883: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1185989902423	   IO	   752	 884: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1185989903464	   IO	   752	 885: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1185989903985	   IO	   752	 886: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1185989906069	   IO	   752	 887: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1185989906589	   IO	   752	 888: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1185989908673	   IO	   752	 889: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1185989909194	   IO	   752	 890: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1185989910756	   IO	   752	 891: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1185989911277	   IO	   752	 892: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1185991482631	   IO	 11266	 893: R reg 0x00000038 val 00fffff3 [   GPU_CTRL | LATEST_FLUSH (RO) ]
1185991494089	   IO	 11266	 894: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1185991494610	   IO	 11266	 895: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1185991495652	   IO	 11266	 896: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1185991496173	   IO	 11266	 897: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1185991497214	   IO	 11266	 898: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1185991497735	   IO	 11266	 899: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1185991498777	   IO	 11266	 900: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1185991499298	   IO	 11266	 901: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1185991500339	   IO	 11266	 902: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1185991500860	   IO	 11266	 903: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1185991501902	   IO	 11266	 904: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1185991502423	   IO	 11266	 905: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1185991503985	   IO	 11266	 906: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1185991504506	   IO	 11266	 907: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1185991506069	   IO	 11266	 908: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1185991506589	   IO	 11266	 909: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1185991507631	   IO	 11266	 910: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1185991508152	   IO	 11266	 911: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1185991512319	   IO	 11266	 912: W reg 0x000018c0 val 834f7840 [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_LO (RW)]
1185991512839	   IO	 11266	 913: W reg 0x000018c4 val 0000ffff [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_HI (RW)]
1185991513360	   IO	 11266	 914: W reg 0x000018d0 val 000000ff [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_LO (RW)]
1185991513881	   IO	 11266	 915: W reg 0x000018d4 val 00000000 [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_HI (RW)]
1185991514402	   IO	 11266	 916: W reg 0x000018d8 val 00087b00 [   JOB_CTRL |  JOB_SLOT1 | JS_CONFIG_NEXT (RW)]
1185991514923	   IO	 11266	 917: W reg 0x000018f0 val 00fffff3 [   JOB_CTRL |  JOB_SLOT1 | JS_FLUSH_ID_NEXT (RW)]
1185991518048	   IO	 11266	 918: W reg 0x000018e0 val 00000001 [   JOB_CTRL |  JOB_SLOT1 | JS_COMMAND_NEXT (WO) | JS_COMMAND_START]
1185991881069	   IO	     0	 919: R reg 0x0000100c val 00000002 [   JOB_CTRL | JOB_IRQ_STATUS | ]
1185991883152	   IO	     0	 920: W reg 0x00001004 val 00000002 [   JOB_CTRL | JOB_IRQ_CLEAR | ]
1185991883673	   IO	     0	 921: R reg 0x00001010 val 00000000 [   JOB_CTRL | JOB_IRQ_JS_STATE | ]
1185991884194	   IO	     0	 922: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1185991901381	   IO	     0	 923: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1185991901902	   IO	     0	 924: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1185991902423	   IO	     0	 925: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1185991902944	   IO	     0	 926: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1185991903985	   IO	     0	 927: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1185991904506	   IO	     0	 928: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1185991905548	   IO	     0	 929: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1185991906069	   IO	     0	 930: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1185991907110	   IO	     0	 931: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1185991907631	   IO	     0	 932: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1185991908673	   IO	     0	 933: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1185991909194	   IO	     0	 934: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1185991911277	   IO	     0	 935: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1185991911798	   IO	     0	 936: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1185991913881	   IO	     0	 937: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1185991914402	   IO	     0	 938: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1185991915964	   IO	     0	 939: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1185991916485	   IO	     0	 940: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1185991922214	   IO	     0	 941: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1185992138881	   IO	   752	 942: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1185992139923	   IO	   752	 943: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1185992140444	   IO	   752	 944: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1185992140964	   IO	   752	 945: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1185992142006	   IO	   752	 946: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1185992143048	   IO	   752	 947: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1185992143569	   IO	   752	 948: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1185992144089	   IO	   752	 949: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1185992145652	   IO	   752	 950: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1185992146173	   IO	   752	 951: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1185992146694	   IO	   752	 952: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1185992147214	   IO	   752	 953: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1185992150339	   IO	   752	 954: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1185992150860	   IO	   752	 955: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1185992153464	   IO	   752	 956: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1185992154506	   IO	   752	 957: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1185992155548	   IO	   752	 958: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1185992156069	   IO	   752	 959: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1185993770131	   IO	 11252	 960: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1185993770652	   IO	 11252	 961: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1185993771694	   IO	 11252	 962: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1185993772214	   IO	 11252	 963: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1185993773256	   IO	 11252	 964: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1185993773777	   IO	 11252	 965: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1185993774819	   IO	 11252	 966: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1185993775339	   IO	 11252	 967: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1185993776381	   IO	 11252	 968: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1185993776902	   IO	 11252	 969: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1185993777423	   IO	 11252	 970: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1185993777944	   IO	 11252	 971: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1185993779506	   IO	 11252	 972: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1185993780027	   IO	 11252	 973: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1185993781069	   IO	 11252	 974: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1185993781589	   IO	 11252	 975: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1185993782631	   IO	 11252	 976: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1185993783152	   IO	 11252	 977: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1185993785756	   IO	 11252	 978: W reg 0x00002410 val 76f00013 [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1185993786277	   IO	 11252	 979: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1185993786798	   IO	 11252	 980: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1185993787319	   IO	 11252	 981: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1185993788360	   IO	 11252	 982: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1185993788360	   IO	 11252	 983: W reg 0x00002418 val 00000004 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_PT]
1185993789402	   IO	 11252	 984: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1185993789923	   IO	 11252	 985: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1185993790444	   IO	 11252	 986: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1185993790964	   IO	 11252	 987: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1185993791485	   IO	 11252	 988: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1185993792006	   IO	 11252	 989: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1185993792527	   IO	 11252	 990: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1185993793048	   IO	 11252	 991: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1185993793569	   IO	 11252	 992: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1185993795131	   IO	 11252	 993: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1185993795652	   IO	 11252	 994: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1185993796173	   IO	 11252	 995: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1185993796694	   IO	 11252	 996: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1185993797735	   IO	 11252	 997: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1185993798256	   IO	 11252	 998: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1185993798777	   IO	 11252	 999: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1185993799298	   IO	 11252	1000: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1185993799819	   IO	 11252	1001: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1185993800339	   IO	 11252	1002: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1185993800860	   IO	 11252	1003: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1185993801381	   IO	 11252	1004: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1185993802944	   IO	 11252	1005: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1185993803464	   IO	 11252	1006: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1185993804506	   IO	 11252	1007: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1185993805027	   IO	 11252	1008: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1185993806069	   IO	 11252	1009: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1185993806589	   IO	 11252	1010: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1185994199298	   IO	 11266	1011: R reg 0x00000038 val 00fffff6 [   GPU_CTRL | LATEST_FLUSH (RO) ]
1185994210235	   IO	 11266	1012: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1185994210756	   IO	 11266	1013: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1185994211277	   IO	 11266	1014: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1185994211798	   IO	 11266	1015: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1185994212839	   IO	 11266	1016: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1185994213360	   IO	 11266	1017: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1185994213881	   IO	 11266	1018: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1185994214402	   IO	 11266	1019: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1185994215444	   IO	 11266	1020: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1185994215964	   IO	 11266	1021: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1185994216485	   IO	 11266	1022: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1185994217006	   IO	 11266	1023: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1185994218569	   IO	 11266	1024: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1185994219089	   IO	 11266	1025: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1185994220131	   IO	 11266	1026: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1185994220652	   IO	 11266	1027: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1185994221694	   IO	 11266	1028: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1185994222214	   IO	 11266	1029: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1185994226902	   IO	 11266	1030: W reg 0x000018c0 val 834f6280 [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_LO (RW)]
1185994226902	   IO	 11266	1031: W reg 0x000018c4 val 0000ffff [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_HI (RW)]
1185994227423	   IO	 11266	1032: W reg 0x000018d0 val 000000ff [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_LO (RW)]
1185994227944	   IO	 11266	1033: W reg 0x000018d4 val 00000000 [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_HI (RW)]
1185994228464	   IO	 11266	1034: W reg 0x000018d8 val 00087300 [   JOB_CTRL |  JOB_SLOT1 | JS_CONFIG_NEXT (RW)]
1185994228985	   IO	 11266	1035: W reg 0x000018f0 val 00fffff6 [   JOB_CTRL |  JOB_SLOT1 | JS_FLUSH_ID_NEXT (RW)]
1185994232631	   IO	 11266	1036: W reg 0x000018e0 val 00000001 [   JOB_CTRL |  JOB_SLOT1 | JS_COMMAND_NEXT (WO) | JS_COMMAND_START]
1185995273777	   IO	     0	1037: R reg 0x0000100c val 00000002 [   JOB_CTRL | JOB_IRQ_STATUS | ]
1185995276902	   IO	     0	1038: W reg 0x00001004 val 00000002 [   JOB_CTRL | JOB_IRQ_CLEAR | ]
1185995277423	   IO	     0	1039: R reg 0x00001010 val 00000000 [   JOB_CTRL | JOB_IRQ_JS_STATE | ]
1185995277944	   IO	     0	1040: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1185995302423	   IO	     0	1041: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1185995302944	   IO	     0	1042: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1185995303985	   IO	     0	1043: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1185995304506	   IO	     0	1044: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1185995305548	   IO	     0	1045: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1185995306069	   IO	     0	1046: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1185995306589	   IO	     0	1047: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1185995307110	   IO	     0	1048: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1185995308673	   IO	     0	1049: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1185995309194	   IO	     0	1050: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1185995309714	   IO	     0	1051: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1185995310235	   IO	     0	1052: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1185995312319	   IO	     0	1053: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1185995313360	   IO	     0	1054: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1185995314923	   IO	     0	1055: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1185995315444	   IO	     0	1056: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1185995317006	   IO	     0	1057: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1185995317527	   IO	     0	1058: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1185995324819	   IO	     0	1059: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1185995552423	   IO	   752	1060: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1185995553464	   IO	   752	1061: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1185995553985	   IO	   752	1062: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1185995554506	   IO	   752	1063: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1185995555548	   IO	   752	1064: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1185995556589	   IO	   752	1065: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1185995557110	   IO	   752	1066: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1185995557631	   IO	   752	1067: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1185995559194	   IO	   752	1068: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1185995559714	   IO	   752	1069: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1185995560235	   IO	   752	1070: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1185995561277	   IO	   752	1071: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1185995563360	   IO	   752	1072: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1185995563881	   IO	   752	1073: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1185995565964	   IO	   752	1074: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1185995566485	   IO	   752	1075: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1185995568048	   IO	   752	1076: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1185995568569	   IO	   752	1077: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1185996756069	   IO	 11252	1078: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1185996756589	   IO	 11252	1079: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1185996757110	   IO	 11252	1080: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1185996758152	   IO	 11252	1081: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1185996759194	   IO	 11252	1082: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1185996759714	   IO	 11252	1083: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1185996760235	   IO	 11252	1084: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1185996760756	   IO	 11252	1085: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1185996762319	   IO	 11252	1086: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1185996762839	   IO	 11252	1087: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1185996763360	   IO	 11252	1088: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1185996763881	   IO	 11252	1089: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1185996765444	   IO	 11252	1090: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1185996765964	   IO	 11252	1091: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1185996767006	   IO	 11252	1092: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1185996767527	   IO	 11252	1093: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1185996768569	   IO	 11252	1094: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1185996769089	   IO	 11252	1095: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1185996772214	   IO	 11252	1096: W reg 0x00002410 val 8215000e [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1185996772735	   IO	 11252	1097: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1185996773256	   IO	 11252	1098: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1185996773777	   IO	 11252	1099: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1185996774298	   IO	 11252	1100: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1185996774819	   IO	 11252	1101: W reg 0x00002418 val 00000004 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_PT]
1185996775339	   IO	 11252	1102: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1185996775860	   IO	 11252	1103: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1185996776381	   IO	 11252	1104: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1185996776902	   IO	 11252	1105: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1185996777423	   IO	 11252	1106: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1185996777944	   IO	 11252	1107: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1185996778464	   IO	 11252	1108: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1185996778985	   IO	 11252	1109: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1185996779506	   IO	 11252	1110: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1185996781069	   IO	 11252	1111: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1185996781589	   IO	 11252	1112: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1185996782110	   IO	 11252	1113: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1185996783152	   IO	 11252	1114: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1185996783673	   IO	 11252	1115: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1185996784194	   IO	 11252	1116: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1185996784714	   IO	 11252	1117: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1185996785235	   IO	 11252	1118: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1185996786277	   IO	 11252	1119: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1185996786798	   IO	 11252	1120: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1185996787319	   IO	 11252	1121: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1185996787839	   IO	 11252	1122: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1185996788881	   IO	 11252	1123: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1185996789402	   IO	 11252	1124: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1185996790444	   IO	 11252	1125: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1185996790964	   IO	 11252	1126: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1185996792006	   IO	 11252	1127: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1185996792527	   IO	 11252	1128: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1185997083152	   IO	 11266	1129: R reg 0x00000038 val 00fffff9 [   GPU_CTRL | LATEST_FLUSH (RO) ]
1185997093569	   IO	 11266	1130: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1185997094089	   IO	 11266	1131: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1185997094610	   IO	 11266	1132: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1185997095652	   IO	 11266	1133: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1185997096173	   IO	 11266	1134: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1185997096694	   IO	 11266	1135: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1185997097214	   IO	 11266	1136: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1185997097735	   IO	 11266	1137: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1185997098777	   IO	 11266	1138: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1185997099298	   IO	 11266	1139: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1185997100339	   IO	 11266	1140: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1185997100860	   IO	 11266	1141: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1185997101902	   IO	 11266	1142: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1185997102423	   IO	 11266	1143: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1185997103985	   IO	 11266	1144: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1185997104506	   IO	 11266	1145: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1185997105548	   IO	 11266	1146: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1185997106069	   IO	 11266	1147: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1185997110235	   IO	 11266	1148: W reg 0x000018c0 val 834f5280 [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_LO (RW)]
1185997110756	   IO	 11266	1149: W reg 0x000018c4 val 0000ffff [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_HI (RW)]
1185997111277	   IO	 11266	1150: W reg 0x000018d0 val 000000ff [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_LO (RW)]
1185997111798	   IO	 11266	1151: W reg 0x000018d4 val 00000000 [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_HI (RW)]
1185997112319	   IO	 11266	1152: W reg 0x000018d8 val 00087b00 [   JOB_CTRL |  JOB_SLOT1 | JS_CONFIG_NEXT (RW)]
1185997112839	   IO	 11266	1153: W reg 0x000018f0 val 00fffff9 [   JOB_CTRL |  JOB_SLOT1 | JS_FLUSH_ID_NEXT (RW)]
1185997115964	   IO	 11266	1154: W reg 0x000018e0 val 00000001 [   JOB_CTRL |  JOB_SLOT1 | JS_COMMAND_NEXT (WO) | JS_COMMAND_START]
1185997979506	   IO	     0	1155: R reg 0x0000100c val 00000002 [   JOB_CTRL | JOB_IRQ_STATUS | ]
1185997983152	   IO	     0	1156: W reg 0x00001004 val 00000002 [   JOB_CTRL | JOB_IRQ_CLEAR | ]
1185997983673	   IO	     0	1157: R reg 0x00001010 val 00000000 [   JOB_CTRL | JOB_IRQ_JS_STATE | ]
1185997984714	   IO	     0	1158: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1185998022735	   IO	     0	1159: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1185998023256	   IO	     0	1160: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1185998024298	   IO	     0	1161: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1185998024819	   IO	     0	1162: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1185998025860	   IO	     0	1163: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1185998026381	   IO	     0	1164: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1185998026902	   IO	     0	1165: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1185998027423	   IO	     0	1166: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1185998029506	   IO	     0	1167: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1185998030027	   IO	     0	1168: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1185998030548	   IO	     0	1169: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1185998031069	   IO	     0	1170: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1185998033673	   IO	     0	1171: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1185998034194	   IO	     0	1172: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1185998036277	   IO	     0	1173: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1185998036798	   IO	     0	1174: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1185998038360	   IO	     0	1175: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1185998038881	   IO	     0	1176: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1185998046173	   IO	     0	1177: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1185998327944	   IO	   752	1178: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1185998328985	   IO	   752	1179: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1185998329506	   IO	   752	1180: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1185998330548	   IO	   752	1181: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1185998331589	   IO	   752	1182: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1185998332110	   IO	   752	1183: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1185998332631	   IO	   752	1184: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1185998333673	   IO	   752	1185: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1185998335235	   IO	   752	1186: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1185998336277	   IO	   752	1187: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1185998336798	   IO	   752	1188: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1185998337319	   IO	   752	1189: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1185998340444	   IO	   752	1190: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1185998340964	   IO	   752	1191: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1185998344089	   IO	   752	1192: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1185998344610	   IO	   752	1193: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1185998346173	   IO	   752	1194: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1185998347214	   IO	   752	1195: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1185999587839	   IO	 11266	1196: R reg 0x00000038 val 00fffffb [   GPU_CTRL | LATEST_FLUSH (RO) ]
1185999599819	   IO	 11266	1197: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1185999600860	   IO	 11266	1198: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1185999601381	   IO	 11266	1199: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1185999601902	   IO	 11266	1200: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1185999602944	   IO	 11266	1201: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1185999603464	   IO	 11266	1202: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1185999604506	   IO	 11266	1203: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1185999605027	   IO	 11266	1204: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1185999606069	   IO	 11266	1205: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1185999606589	   IO	 11266	1206: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1185999607110	   IO	 11266	1207: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1185999607631	   IO	 11266	1208: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1185999609194	   IO	 11266	1209: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1185999609714	   IO	 11266	1210: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1185999611798	   IO	 11266	1211: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1185999612319	   IO	 11266	1212: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1185999613360	   IO	 11266	1213: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1185999613881	   IO	 11266	1214: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1185999618048	   IO	 11266	1215: W reg 0x000018c0 val 834f57c0 [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_LO (RW)]
1185999618048	   IO	 11266	1216: W reg 0x000018c4 val 0000ffff [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_HI (RW)]
1185999618569	   IO	 11266	1217: W reg 0x000018d0 val 000000ff [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_LO (RW)]
1185999619089	   IO	 11266	1218: W reg 0x000018d4 val 00000000 [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_HI (RW)]
1185999619610	   IO	 11266	1219: W reg 0x000018d8 val 00087300 [   JOB_CTRL |  JOB_SLOT1 | JS_CONFIG_NEXT (RW)]
1185999620131	   IO	 11266	1220: W reg 0x000018f0 val 00fffffb [   JOB_CTRL |  JOB_SLOT1 | JS_FLUSH_ID_NEXT (RW)]
1185999623256	   IO	 11266	1221: W reg 0x000018e0 val 00000001 [   JOB_CTRL |  JOB_SLOT1 | JS_COMMAND_NEXT (WO) | JS_COMMAND_START]
1186000585235	   IO	     0	1222: R reg 0x0000100c val 00000002 [   JOB_CTRL | JOB_IRQ_STATUS | ]
1186000588881	   IO	     0	1223: W reg 0x00001004 val 00000002 [   JOB_CTRL | JOB_IRQ_CLEAR | ]
1186000589402	   IO	     0	1224: R reg 0x00001010 val 00000000 [   JOB_CTRL | JOB_IRQ_JS_STATE | ]
1186000589923	   IO	     0	1225: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186000626381	   IO	     0	1226: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186000626902	   IO	     0	1227: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186000627944	   IO	     0	1228: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186000628464	   IO	     0	1229: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186000629506	   IO	     0	1230: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186000630027	   IO	     0	1231: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186000630548	   IO	     0	1232: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186000631069	   IO	     0	1233: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186000633152	   IO	     0	1234: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186000633673	   IO	     0	1235: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186000634194	   IO	     0	1236: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186000635235	   IO	     0	1237: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186000637839	   IO	     0	1238: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186000638360	   IO	     0	1239: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186000640444	   IO	     0	1240: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186000640964	   IO	     0	1241: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186000642527	   IO	     0	1242: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186000643569	   IO	     0	1243: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186000650860	   IO	     0	1244: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186000933673	   IO	   752	1245: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186000934714	   IO	   752	1246: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186000935235	   IO	   752	1247: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186000935756	   IO	   752	1248: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186000937319	   IO	   752	1249: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186000937839	   IO	   752	1250: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186000938881	   IO	   752	1251: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186000939402	   IO	   752	1252: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186000941485	   IO	   752	1253: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186000942006	   IO	   752	1254: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186000942527	   IO	   752	1255: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186000943048	   IO	   752	1256: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186000946694	   IO	   752	1257: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186000947214	   IO	   752	1258: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186000949819	   IO	   752	1259: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186000950339	   IO	   752	1260: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186000951902	   IO	   752	1261: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186000952423	   IO	   752	1262: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186002784714	   IO	 11252	1263: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186002785756	   IO	 11252	1264: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186002786798	   IO	 11252	1265: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186002787839	   IO	 11252	1266: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186002789402	   IO	 11252	1267: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186002790444	   IO	 11252	1268: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186002790964	   IO	 11252	1269: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186002791485	   IO	 11252	1270: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186002793048	   IO	 11252	1271: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186002794089	   IO	 11252	1272: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186002794610	   IO	 11252	1273: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186002795652	   IO	 11252	1274: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186002797214	   IO	 11252	1275: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186002797735	   IO	 11252	1276: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186002799819	   IO	 11252	1277: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186002800339	   IO	 11252	1278: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186002801381	   IO	 11252	1279: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186002802423	   IO	 11252	1280: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186002805548	   IO	 11252	1281: W reg 0x00002410 val 76e00014 [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186002806589	   IO	 11252	1282: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186002807110	   IO	 11252	1283: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186002808152	   IO	 11252	1284: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186002808673	   IO	 11252	1285: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186002809194	   IO	 11252	1286: W reg 0x00002418 val 00000004 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_PT]
1186002810235	   IO	 11252	1287: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186002810756	   IO	 11252	1288: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186002811798	   IO	 11252	1289: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186002812319	   IO	 11252	1290: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186002813360	   IO	 11252	1291: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186002813881	   IO	 11252	1292: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186002814402	   IO	 11252	1293: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186002816485	   IO	 11252	1294: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186002817006	   IO	 11252	1295: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186002818048	   IO	 11252	1296: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186002818569	   IO	 11252	1297: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186002819610	   IO	 11252	1298: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186002820652	   IO	 11252	1299: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186002821173	   IO	 11252	1300: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186002821694	   IO	 11252	1301: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186002822735	   IO	 11252	1302: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186002823777	   IO	 11252	1303: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186002824298	   IO	 11252	1304: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186002825339	   IO	 11252	1305: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186002826381	   IO	 11252	1306: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186002827423	   IO	 11252	1307: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186002828464	   IO	 11252	1308: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186002829506	   IO	 11252	1309: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186002830548	   IO	 11252	1310: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186002831589	   IO	 11252	1311: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186003246173	   IO	 11266	1312: R reg 0x00000038 val 00fffffe [   GPU_CTRL | LATEST_FLUSH (RO) ]
1186003258152	   IO	 11266	1313: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186003259194	   IO	 11266	1314: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186003260235	   IO	 11266	1315: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186003260756	   IO	 11266	1316: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186003261798	   IO	 11266	1317: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186003262839	   IO	 11266	1318: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186003263360	   IO	 11266	1319: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186003264402	   IO	 11266	1320: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186003265444	   IO	 11266	1321: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186003266485	   IO	 11266	1322: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186003267006	   IO	 11266	1323: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186003268048	   IO	 11266	1324: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186003269610	   IO	 11266	1325: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186003270652	   IO	 11266	1326: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186003271694	   IO	 11266	1327: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186003272735	   IO	 11266	1328: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186003273777	   IO	 11266	1329: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186003274819	   IO	 11266	1330: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186003280027	   IO	 11266	1331: W reg 0x000018c0 val 834f4280 [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_LO (RW)]
1186003280548	   IO	 11266	1332: W reg 0x000018c4 val 0000ffff [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_HI (RW)]
1186003281589	   IO	 11266	1333: W reg 0x000018d0 val 000000ff [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_LO (RW)]
1186003282110	   IO	 11266	1334: W reg 0x000018d4 val 00000000 [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_HI (RW)]
1186003282631	   IO	 11266	1335: W reg 0x000018d8 val 00087b00 [   JOB_CTRL |  JOB_SLOT1 | JS_CONFIG_NEXT (RW)]
1186003283673	   IO	 11266	1336: W reg 0x000018f0 val 00fffffe [   JOB_CTRL |  JOB_SLOT1 | JS_FLUSH_ID_NEXT (RW)]
1186003287839	   IO	 11266	1337: W reg 0x000018e0 val 00000001 [   JOB_CTRL |  JOB_SLOT1 | JS_COMMAND_NEXT (WO) | JS_COMMAND_START]
1186004859194	   IO	     0	1338: R reg 0x0000100c val 00000002 [   JOB_CTRL | JOB_IRQ_STATUS | ]
1186004864402	   IO	     0	1339: W reg 0x00001004 val 00000002 [   JOB_CTRL | JOB_IRQ_CLEAR | ]
1186004865444	   IO	     0	1340: R reg 0x00001010 val 00000000 [   JOB_CTRL | JOB_IRQ_JS_STATE | ]
1186004866485	   IO	     0	1341: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186004916485	   IO	     0	1342: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186004917527	   IO	     0	1343: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186004918569	   IO	     0	1344: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186004919089	   IO	     0	1345: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186004920652	   IO	     0	1346: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186004921694	   IO	     0	1347: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186004922214	   IO	     0	1348: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186004923256	   IO	     0	1349: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186004925339	   IO	     0	1350: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186004926381	   IO	     0	1351: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186004927423	   IO	     0	1352: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186004928464	   IO	     0	1353: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186004931589	   IO	     0	1354: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186004932631	   IO	     0	1355: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186004935235	   IO	     0	1356: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186004936277	   IO	     0	1357: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186004938360	   IO	     0	1358: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186004939402	   IO	     0	1359: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186004947735	   IO	     0	1360: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186005284714	   IO	   752	1361: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186005286277	   IO	   752	1362: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186005287319	   IO	   752	1363: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186005288360	   IO	   752	1364: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186005290444	   IO	   752	1365: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186005291485	   IO	   752	1366: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186005292527	   IO	   752	1367: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186005293048	   IO	   752	1368: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186005295652	   IO	   752	1369: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186005296694	   IO	   752	1370: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186005297214	   IO	   752	1371: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186005298256	   IO	   752	1372: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186005302944	   IO	   752	1373: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186005303464	   IO	   752	1374: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186005307631	   IO	   752	1375: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186005308673	   IO	   752	1376: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186005310756	   IO	   752	1377: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186005311798	   IO	   752	1378: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186007287319	   IO	 11266	1379: R reg 0x00000038 val 00000000 [   GPU_CTRL | LATEST_FLUSH (RO) ]
1186007303464	   IO	 11266	1380: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186007304506	   IO	 11266	1381: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186007305548	   IO	 11266	1382: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186007306069	   IO	 11266	1383: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186007307631	   IO	 11266	1384: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186007308152	   IO	 11266	1385: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186007309714	   IO	 11266	1386: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186007310235	   IO	 11266	1387: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186007311277	   IO	 11266	1388: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186007312319	   IO	 11266	1389: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186007312839	   IO	 11266	1390: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186007313881	   IO	 11266	1391: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186007315444	   IO	 11266	1392: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186007315964	   IO	 11266	1393: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186007319089	   IO	 11266	1394: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186007319610	   IO	 11266	1395: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186007320652	   IO	 11266	1396: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186007321694	   IO	 11266	1397: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186007325860	   IO	 11266	1398: W reg 0x000018c0 val 834f4cc0 [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_LO (RW)]
1186007326381	   IO	 11266	1399: W reg 0x000018c4 val 0000ffff [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_HI (RW)]
1186007327423	   IO	 11266	1400: W reg 0x000018d0 val 000000ff [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_LO (RW)]
1186007327944	   IO	 11266	1401: W reg 0x000018d4 val 00000000 [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_HI (RW)]
1186007328464	   IO	 11266	1402: W reg 0x000018d8 val 00087300 [   JOB_CTRL |  JOB_SLOT1 | JS_CONFIG_NEXT (RW)]
1186007329506	   IO	 11266	1403: W reg 0x000018f0 val 00000000 [   JOB_CTRL |  JOB_SLOT1 | JS_FLUSH_ID_NEXT (RW)]
1186007333673	   IO	 11266	1404: W reg 0x000018e0 val 00000001 [   JOB_CTRL |  JOB_SLOT1 | JS_COMMAND_NEXT (WO) | JS_COMMAND_START]
1186008269089	   IO	     0	1405: R reg 0x0000100c val 00000002 [   JOB_CTRL | JOB_IRQ_STATUS | ]
1186008274298	   IO	     0	1406: W reg 0x00001004 val 00000002 [   JOB_CTRL | JOB_IRQ_CLEAR | ]
1186008275339	   IO	     0	1407: R reg 0x00001010 val 00000000 [   JOB_CTRL | JOB_IRQ_JS_STATE | ]
1186008276902	   IO	     0	1408: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186008327944	   IO	     0	1409: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186008328985	   IO	     0	1410: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186008330027	   IO	     0	1411: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186008330548	   IO	     0	1412: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186008332110	   IO	     0	1413: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186008333152	   IO	     0	1414: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186008333673	   IO	     0	1415: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186008334714	   IO	     0	1416: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186008336798	   IO	     0	1417: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186008337319	   IO	     0	1418: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186008338360	   IO	     0	1419: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186008339402	   IO	     0	1420: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186008342527	   IO	     0	1421: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186008343048	   IO	     0	1422: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186008346173	   IO	     0	1423: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186008346694	   IO	     0	1424: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186008348777	   IO	     0	1425: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186008349819	   IO	     0	1426: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186008358673	   IO	     0	1427: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186008661277	   IO	   752	1428: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186008662319	   IO	   752	1429: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186008663360	   IO	   752	1430: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186008664923	   IO	   752	1431: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186008666485	   IO	   752	1432: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186008667527	   IO	   752	1433: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186008669089	   IO	   752	1434: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186008670131	   IO	   752	1435: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186008672214	   IO	   752	1436: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186008673777	   IO	   752	1437: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186008674819	   IO	   752	1438: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186008675860	   IO	   752	1439: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186008679506	   IO	   752	1440: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186008681069	   IO	   752	1441: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186008683673	   IO	   752	1442: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186008685235	   IO	   752	1443: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186008687839	   IO	   752	1444: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186008689402	   IO	   752	1445: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186017334194	   IO	 11266	1446: R reg 0x00000038 val 00000002 [   GPU_CTRL | LATEST_FLUSH (RO) ]
1186017377944	   IO	 11266	1447: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186017378985	   IO	 11266	1448: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186017380548	   IO	 11266	1449: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186017382110	   IO	 11266	1450: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186017383673	   IO	 11266	1451: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186017384714	   IO	 11266	1452: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186017385235	   IO	 11266	1453: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186017386277	   IO	 11266	1454: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186017389402	   IO	 11266	1455: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186017390444	   IO	 11266	1456: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186017390964	   IO	 11266	1457: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186017392006	   IO	 11266	1458: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186017396173	   IO	 11266	1459: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186017397214	   IO	 11266	1460: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186017400860	   IO	 11266	1461: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186017401902	   IO	 11266	1462: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186017402944	   IO	 11266	1463: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186017403985	   IO	 11266	1464: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186017418048	   IO	 11266	1465: W reg 0x000018c0 val 822c92c0 [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_LO (RW)]
1186017419089	   IO	 11266	1466: W reg 0x000018c4 val 0000ffff [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_HI (RW)]
1186017420131	   IO	 11266	1467: W reg 0x000018d0 val 000000ff [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_LO (RW)]
1186017420652	   IO	 11266	1468: W reg 0x000018d4 val 00000000 [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_HI (RW)]
1186017421694	   IO	 11266	1469: W reg 0x000018d8 val 00087b00 [   JOB_CTRL |  JOB_SLOT1 | JS_CONFIG_NEXT (RW)]
1186017422735	   IO	 11266	1470: W reg 0x000018f0 val 00000002 [   JOB_CTRL |  JOB_SLOT1 | JS_FLUSH_ID_NEXT (RW)]
1186017432110	   IO	 11266	1471: W reg 0x000018e0 val 00000001 [   JOB_CTRL |  JOB_SLOT1 | JS_COMMAND_NEXT (WO) | JS_COMMAND_START]
1186018623256	   IO	     0	1472: R reg 0x0000100c val 00000002 [   JOB_CTRL | JOB_IRQ_STATUS | ]
1186018633673	   IO	     0	1473: W reg 0x00001004 val 00000002 [   JOB_CTRL | JOB_IRQ_CLEAR | ]
1186018635235	   IO	     0	1474: R reg 0x00001010 val 00000000 [   JOB_CTRL | JOB_IRQ_JS_STATE | ]
1186018636798	   IO	     0	1475: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186018745131	   IO	     0	1476: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186018746694	   IO	     0	1477: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186018748256	   IO	     0	1478: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186018749819	   IO	     0	1479: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186018752423	   IO	     0	1480: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186018753464	   IO	     0	1481: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186018755027	   IO	     0	1482: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186018756069	   IO	     0	1483: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186018761798	   IO	     0	1484: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186018762839	   IO	     0	1485: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186018763881	   IO	     0	1486: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186018765444	   IO	     0	1487: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186018773256	   IO	     0	1488: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186018774298	   IO	     0	1489: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186018778985	   IO	     0	1490: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186018780548	   IO	     0	1491: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186018783152	   IO	     0	1492: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186018784714	   IO	     0	1493: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186018802944	   IO	     0	1494: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186019105548	   IO	   752	1495: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186019106589	   IO	   752	1496: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186019108152	   IO	   752	1497: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186019109194	   IO	   752	1498: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186019111277	   IO	   752	1499: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186019112319	   IO	   752	1500: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186019113881	   IO	   752	1501: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186019114923	   IO	   752	1502: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186019118048	   IO	   752	1503: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186019119089	   IO	   752	1504: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186019120131	   IO	   752	1505: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186019121173	   IO	   752	1506: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186019124819	   IO	   752	1507: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186019125860	   IO	   752	1508: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186019129506	   IO	   752	1509: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186019130548	   IO	   752	1510: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186019133673	   IO	   752	1511: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186019134194	   IO	   752	1512: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186027511798	   IO	 11252	1513: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186027513360	   IO	 11252	1514: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186027514402	   IO	 11252	1515: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186027515444	   IO	 11252	1516: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186027517006	   IO	 11252	1517: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186027518048	   IO	 11252	1518: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186027519089	   IO	 11252	1519: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186027519610	   IO	 11252	1520: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186027523256	   IO	 11252	1521: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186027523777	   IO	 11252	1522: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186027524819	   IO	 11252	1523: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186027525339	   IO	 11252	1524: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186027530548	   IO	 11252	1525: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186027531069	   IO	 11252	1526: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186027533673	   IO	 11252	1527: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186027534714	   IO	 11252	1528: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186027535756	   IO	 11252	1529: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186027536277	   IO	 11252	1530: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186027543048	   IO	 11252	1531: W reg 0x00002410 val 76c00015 [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186027544089	   IO	 11252	1532: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186027545652	   IO	 11252	1533: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186027546694	   IO	 11252	1534: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186027547214	   IO	 11252	1535: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186027548256	   IO	 11252	1536: W reg 0x00002418 val 00000004 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_PT]
1186027548777	   IO	 11252	1537: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186027549819	   IO	 11252	1538: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186027550339	   IO	 11252	1539: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186027551381	   IO	 11252	1540: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186027551902	   IO	 11252	1541: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186027552423	   IO	 11252	1542: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186027553464	   IO	 11252	1543: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186027555548	   IO	 11252	1544: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186027556069	   IO	 11252	1545: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186027557110	   IO	 11252	1546: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186027557631	   IO	 11252	1547: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186027558673	   IO	 11252	1548: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186027559714	   IO	 11252	1549: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186027560235	   IO	 11252	1550: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186027561277	   IO	 11252	1551: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186027562319	   IO	 11252	1552: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186027562839	   IO	 11252	1553: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186027563881	   IO	 11252	1554: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186027564402	   IO	 11252	1555: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186027565964	   IO	 11252	1556: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186027566485	   IO	 11252	1557: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186027568048	   IO	 11252	1558: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186027568569	   IO	 11252	1559: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186027570131	   IO	 11252	1560: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186027571173	   IO	 11252	1561: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186028442006	   IO	 11266	1562: R reg 0x00000038 val 00000005 [   GPU_CTRL | LATEST_FLUSH (RO) ]
1186028472735	   IO	 11266	1563: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186028473777	   IO	 11266	1564: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186028474819	   IO	 11266	1565: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186028475339	   IO	 11266	1566: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186028476381	   IO	 11266	1567: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186028477423	   IO	 11266	1568: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186028477944	   IO	 11266	1569: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186028478985	   IO	 11266	1570: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186028480027	   IO	 11266	1571: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186028481069	   IO	 11266	1572: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186028481589	   IO	 11266	1573: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186028482631	   IO	 11266	1574: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186028484194	   IO	 11266	1575: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186028484714	   IO	 11266	1576: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186028486798	   IO	 11266	1577: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186028487319	   IO	 11266	1578: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186028488881	   IO	 11266	1579: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186028489402	   IO	 11266	1580: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186028500860	   IO	 11266	1581: W reg 0x000018c0 val 822c9c80 [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_LO (RW)]
1186028501902	   IO	 11266	1582: W reg 0x000018c4 val 0000ffff [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_HI (RW)]
1186028502944	   IO	 11266	1583: W reg 0x000018d0 val 000000ff [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_LO (RW)]
1186028503464	   IO	 11266	1584: W reg 0x000018d4 val 00000000 [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_HI (RW)]
1186028505027	   IO	 11266	1585: W reg 0x000018d8 val 00087300 [   JOB_CTRL |  JOB_SLOT1 | JS_CONFIG_NEXT (RW)]
1186028506069	   IO	 11266	1586: W reg 0x000018f0 val 00000005 [   JOB_CTRL |  JOB_SLOT1 | JS_FLUSH_ID_NEXT (RW)]
1186028515444	   IO	 11266	1587: W reg 0x000018e0 val 00000001 [   JOB_CTRL |  JOB_SLOT1 | JS_COMMAND_NEXT (WO) | JS_COMMAND_START]
1186030874819	   IO	     0	1588: R reg 0x0000100c val 00000002 [   JOB_CTRL | JOB_IRQ_STATUS | ]
1186030881589	   IO	     0	1589: W reg 0x00001004 val 00000002 [   JOB_CTRL | JOB_IRQ_CLEAR | ]
1186030882631	   IO	     0	1590: R reg 0x00001010 val 00000000 [   JOB_CTRL | JOB_IRQ_JS_STATE | ]
1186030884194	   IO	     0	1591: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186030960756	   IO	     0	1592: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186030961798	   IO	     0	1593: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186030963360	   IO	     0	1594: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186030964402	   IO	     0	1595: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186030966485	   IO	     0	1596: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186030967527	   IO	     0	1597: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186030968569	   IO	     0	1598: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186030969610	   IO	     0	1599: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186030972735	   IO	     0	1600: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186030974298	   IO	     0	1601: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186030975339	   IO	     0	1602: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186030976902	   IO	     0	1603: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186030981589	   IO	     0	1604: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186030983152	   IO	     0	1605: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186030986277	   IO	     0	1606: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186030987319	   IO	     0	1607: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186030990964	   IO	     0	1608: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186030992527	   IO	     0	1609: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186031002944	   IO	     0	1610: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186031303464	   IO	   752	1611: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186031304506	   IO	   752	1612: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186031305548	   IO	   752	1613: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186031306589	   IO	   752	1614: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186031309194	   IO	   752	1615: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186031310235	   IO	   752	1616: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186031311798	   IO	   752	1617: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186031312839	   IO	   752	1618: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186031315444	   IO	   752	1619: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186031316485	   IO	   752	1620: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186031318048	   IO	   752	1621: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186031319089	   IO	   752	1622: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186031323256	   IO	   752	1623: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186031324298	   IO	   752	1624: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186031327423	   IO	   752	1625: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186031328464	   IO	   752	1626: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186031331589	   IO	   752	1627: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186031332631	   IO	   752	1628: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186032272735	   IO	 11252	1629: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186032273777	   IO	 11252	1630: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186032274298	   IO	 11252	1631: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186032275339	   IO	 11252	1632: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186032276381	   IO	 11252	1633: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186032277423	   IO	 11252	1634: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186032277944	   IO	 11252	1635: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186032278985	   IO	 11252	1636: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186032280027	   IO	 11252	1637: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186032280548	   IO	 11252	1638: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186032281069	   IO	 11252	1639: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186032282110	   IO	 11252	1640: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186032283152	   IO	 11252	1641: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186032283673	   IO	 11252	1642: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186032284714	   IO	 11252	1643: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186032285756	   IO	 11252	1644: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186032286798	   IO	 11252	1645: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186032287319	   IO	 11252	1646: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186032289402	   IO	 11252	1647: W reg 0x00002410 val 8215000e [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186032289923	   IO	 11252	1648: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186032290964	   IO	 11252	1649: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186032291485	   IO	 11252	1650: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186032292006	   IO	 11252	1651: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186032292527	   IO	 11252	1652: W reg 0x00002418 val 00000004 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_PT]
1186032293569	   IO	 11252	1653: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186032294089	   IO	 11252	1654: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186032294610	   IO	 11252	1655: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186032295652	   IO	 11252	1656: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186032296173	   IO	 11252	1657: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186032296694	   IO	 11252	1658: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186032297214	   IO	 11252	1659: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186032298256	   IO	 11252	1660: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186032299298	   IO	 11252	1661: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186032300339	   IO	 11252	1662: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186032300860	   IO	 11252	1663: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186032301381	   IO	 11252	1664: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186032302423	   IO	 11252	1665: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186032302944	   IO	 11252	1666: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186032303464	   IO	 11252	1667: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186032304506	   IO	 11252	1668: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186032305027	   IO	 11252	1669: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186032305548	   IO	 11252	1670: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186032306589	   IO	 11252	1671: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186032307110	   IO	 11252	1672: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186032308152	   IO	 11252	1673: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186032308673	   IO	 11252	1674: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186032309714	   IO	 11252	1675: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186032310235	   IO	 11252	1676: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186032311277	   IO	 11252	1677: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186032311798	   IO	 11252	1678: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186033242006	   IO	 11266	1679: R reg 0x00000038 val 00000008 [   GPU_CTRL | LATEST_FLUSH (RO) ]
1186033283152	   IO	 11266	1680: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186033284194	   IO	 11266	1681: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186033285756	   IO	 11266	1682: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186033286798	   IO	 11266	1683: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186033288360	   IO	 11266	1684: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186033289402	   IO	 11266	1685: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186033290444	   IO	 11266	1686: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186033290964	   IO	 11266	1687: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186033293569	   IO	 11266	1688: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186033294089	   IO	 11266	1689: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186033294610	   IO	 11266	1690: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186033295652	   IO	 11266	1691: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186033300339	   IO	 11266	1692: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186033300860	   IO	 11266	1693: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186033304506	   IO	 11266	1694: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186033305027	   IO	 11266	1695: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186033306069	   IO	 11266	1696: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186033306589	   IO	 11266	1697: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186033320652	   IO	 11266	1698: W reg 0x000018c0 val 822af800 [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_LO (RW)]
1186033321173	   IO	 11266	1699: W reg 0x000018c4 val 0000ffff [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_HI (RW)]
1186033322214	   IO	 11266	1700: W reg 0x000018d0 val 000000ff [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_LO (RW)]
1186033322735	   IO	 11266	1701: W reg 0x000018d4 val 00000000 [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_HI (RW)]
1186033323777	   IO	 11266	1702: W reg 0x000018d8 val 00087b00 [   JOB_CTRL |  JOB_SLOT1 | JS_CONFIG_NEXT (RW)]
1186033324819	   IO	 11266	1703: W reg 0x000018f0 val 00000008 [   JOB_CTRL |  JOB_SLOT1 | JS_FLUSH_ID_NEXT (RW)]
1186033334194	   IO	 11266	1704: W reg 0x000018e0 val 00000001 [   JOB_CTRL |  JOB_SLOT1 | JS_COMMAND_NEXT (WO) | JS_COMMAND_START]
1186034364402	   IO	     0	1705: R reg 0x0000100c val 00000002 [   JOB_CTRL | JOB_IRQ_STATUS | ]
1186034375339	   IO	     0	1706: W reg 0x00001004 val 00000002 [   JOB_CTRL | JOB_IRQ_CLEAR | ]
1186034376902	   IO	     0	1707: R reg 0x00001010 val 00000000 [   JOB_CTRL | JOB_IRQ_JS_STATE | ]
1186034378464	   IO	     0	1708: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186034482631	   IO	     0	1709: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186034483152	   IO	     0	1710: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186034485235	   IO	     0	1711: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186034486277	   IO	     0	1712: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186034489402	   IO	     0	1713: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186034490444	   IO	     0	1714: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186034492006	   IO	     0	1715: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186034493048	   IO	     0	1716: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186034499298	   IO	     0	1717: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186034500339	   IO	     0	1718: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186034501902	   IO	     0	1719: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186034502944	   IO	     0	1720: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186034510756	   IO	     0	1721: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186034511798	   IO	     0	1722: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186034515964	   IO	     0	1723: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186034517006	   IO	     0	1724: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186034520652	   IO	     0	1725: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186034521694	   IO	     0	1726: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186034539923	   IO	     0	1727: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186035106069	   IO	   752	1728: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186035108152	   IO	   752	1729: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186035109714	   IO	   752	1730: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186035110756	   IO	   752	1731: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186035113881	   IO	   752	1732: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186035114923	   IO	   752	1733: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186035116485	   IO	   752	1734: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186035117527	   IO	   752	1735: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186035122214	   IO	   752	1736: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186035123256	   IO	   752	1737: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186035124298	   IO	   752	1738: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186035125860	   IO	   752	1739: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186035134194	   IO	   752	1740: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186035135235	   IO	   752	1741: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186035140444	   IO	   752	1742: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186035142006	   IO	   752	1743: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186035144610	   IO	   752	1744: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186035145652	   IO	   752	1745: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186041852944	   IO	 11266	1746: R reg 0x00000038 val 0000000a [   GPU_CTRL | LATEST_FLUSH (RO) ]
1186041878985	   IO	 11266	1747: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186041880027	   IO	 11266	1748: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186041881069	   IO	 11266	1749: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186041881589	   IO	 11266	1750: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186041882631	   IO	 11266	1751: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186041883152	   IO	 11266	1752: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186041883673	   IO	 11266	1753: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186041884714	   IO	 11266	1754: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186041886277	   IO	 11266	1755: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186041886277	   IO	 11266	1756: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186041886798	   IO	 11266	1757: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186041887319	   IO	 11266	1758: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186041889923	   IO	 11266	1759: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186041890444	   IO	 11266	1760: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186041892527	   IO	 11266	1761: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186041893048	   IO	 11266	1762: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186041893569	   IO	 11266	1763: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186041894089	   IO	 11266	1764: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186041903464	   IO	 11266	1765: W reg 0x000018c0 val 822afd40 [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_LO (RW)]
1186041903985	   IO	 11266	1766: W reg 0x000018c4 val 0000ffff [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_HI (RW)]
1186041904506	   IO	 11266	1767: W reg 0x000018d0 val 000000ff [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_LO (RW)]
1186041905027	   IO	 11266	1768: W reg 0x000018d4 val 00000000 [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_HI (RW)]
1186041905548	   IO	 11266	1769: W reg 0x000018d8 val 00087300 [   JOB_CTRL |  JOB_SLOT1 | JS_CONFIG_NEXT (RW)]
1186041906589	   IO	 11266	1770: W reg 0x000018f0 val 0000000a [   JOB_CTRL |  JOB_SLOT1 | JS_FLUSH_ID_NEXT (RW)]
1186041911798	   IO	 11266	1771: W reg 0x000018e0 val 00000001 [   JOB_CTRL |  JOB_SLOT1 | JS_COMMAND_NEXT (WO) | JS_COMMAND_START]
1186042998256	   IO	     0	1772: R reg 0x0000100c val 00000002 [   JOB_CTRL | JOB_IRQ_STATUS | ]
1186043005548	   IO	     0	1773: W reg 0x00001004 val 00000002 [   JOB_CTRL | JOB_IRQ_CLEAR | ]
1186043006589	   IO	     0	1774: R reg 0x00001010 val 00000000 [   JOB_CTRL | JOB_IRQ_JS_STATE | ]
1186043007631	   IO	     0	1775: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186043079506	   IO	     0	1776: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186043080548	   IO	     0	1777: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186043081589	   IO	     0	1778: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186043082631	   IO	     0	1779: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186043084714	   IO	     0	1780: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186043085756	   IO	     0	1781: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186043086798	   IO	     0	1782: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186043087319	   IO	     0	1783: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186043090964	   IO	     0	1784: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186043092006	   IO	     0	1785: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186043093048	   IO	     0	1786: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186043094089	   IO	     0	1787: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186043099298	   IO	     0	1788: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186043100339	   IO	     0	1789: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186043103464	   IO	     0	1790: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186043104506	   IO	     0	1791: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186043107110	   IO	     0	1792: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186043108152	   IO	     0	1793: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186043120652	   IO	     0	1794: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186043384194	   IO	   752	1795: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186043384714	   IO	   752	1796: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186043386277	   IO	   752	1797: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186043387319	   IO	   752	1798: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186043389402	   IO	   752	1799: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186043389923	   IO	   752	1800: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186043390964	   IO	   752	1801: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186043392006	   IO	   752	1802: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186043394089	   IO	   752	1803: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186043394610	   IO	   752	1804: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186043395652	   IO	   752	1805: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186043396694	   IO	   752	1806: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186043399819	   IO	   752	1807: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186043400339	   IO	   752	1808: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186043403464	   IO	   752	1809: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186043403985	   IO	   752	1810: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186043406589	   IO	   752	1811: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186043407631	   IO	   752	1812: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186048723256	   IO	 11252	1813: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186048724298	   IO	 11252	1814: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186048724819	   IO	 11252	1815: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186048725860	   IO	 11252	1816: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186048726902	   IO	 11252	1817: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186048727944	   IO	 11252	1818: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186048728464	   IO	 11252	1819: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186048728985	   IO	 11252	1820: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186048731069	   IO	 11252	1821: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186048732110	   IO	 11252	1822: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186048732631	   IO	 11252	1823: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186048733152	   IO	 11252	1824: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186048736277	   IO	 11252	1825: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186048736798	   IO	 11252	1826: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186048738881	   IO	 11252	1827: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186048739402	   IO	 11252	1828: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186048740964	   IO	 11252	1829: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186048741485	   IO	 11252	1830: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186048745652	   IO	 11252	1831: W reg 0x00002410 val 76c00014 [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186048746173	   IO	 11252	1832: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186048747214	   IO	 11252	1833: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186048747735	   IO	 11252	1834: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186048748256	   IO	 11252	1835: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186048748777	   IO	 11252	1836: W reg 0x00002418 val 00000004 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_PT]
1186048749298	   IO	 11252	1837: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186048749819	   IO	 11252	1838: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186048750339	   IO	 11252	1839: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186048750860	   IO	 11252	1840: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186048751381	   IO	 11252	1841: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186048752423	   IO	 11252	1842: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186048752944	   IO	 11252	1843: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186048753464	   IO	 11252	1844: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186048753985	   IO	 11252	1845: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186048755548	   IO	 11252	1846: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186048756069	   IO	 11252	1847: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186048756589	   IO	 11252	1848: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186048757110	   IO	 11252	1849: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186048758152	   IO	 11252	1850: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186048758673	   IO	 11252	1851: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186048759194	   IO	 11252	1852: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186048759714	   IO	 11252	1853: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186048760756	   IO	 11252	1854: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186048761277	   IO	 11252	1855: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186048761798	   IO	 11252	1856: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186048762319	   IO	 11252	1857: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186048763360	   IO	 11252	1858: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186048763881	   IO	 11252	1859: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186048764923	   IO	 11252	1860: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186048765444	   IO	 11252	1861: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186048766485	   IO	 11252	1862: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186048767006	   IO	 11252	1863: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186050056069	   IO	 11266	1864: R reg 0x00000038 val 0000000d [   GPU_CTRL | LATEST_FLUSH (RO) ]
1186050085235	   IO	 11266	1865: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186050086277	   IO	 11266	1866: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186050087319	   IO	 11266	1867: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186050087839	   IO	 11266	1868: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186050089402	   IO	 11266	1869: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186050089923	   IO	 11266	1870: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186050090444	   IO	 11266	1871: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186050091485	   IO	 11266	1872: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186050093569	   IO	 11266	1873: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186050094089	   IO	 11266	1874: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186050094610	   IO	 11266	1875: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186050095131	   IO	 11266	1876: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186050098777	   IO	 11266	1877: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186050099298	   IO	 11266	1878: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186050101381	   IO	 11266	1879: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186050101902	   IO	 11266	1880: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186050103464	   IO	 11266	1881: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186050103985	   IO	 11266	1882: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186050112839	   IO	 11266	1883: W reg 0x000018c0 val 822ae740 [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_LO (RW)]
1186050113360	   IO	 11266	1884: W reg 0x000018c4 val 0000ffff [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_HI (RW)]
1186050113881	   IO	 11266	1885: W reg 0x000018d0 val 000000ff [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_LO (RW)]
1186050114402	   IO	 11266	1886: W reg 0x000018d4 val 00000000 [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_HI (RW)]
1186050115444	   IO	 11266	1887: W reg 0x000018d8 val 00087b00 [   JOB_CTRL |  JOB_SLOT1 | JS_CONFIG_NEXT (RW)]
1186050115964	   IO	 11266	1888: W reg 0x000018f0 val 0000000d [   JOB_CTRL |  JOB_SLOT1 | JS_FLUSH_ID_NEXT (RW)]
1186050122214	   IO	 11266	1889: W reg 0x000018e0 val 00000001 [   JOB_CTRL |  JOB_SLOT1 | JS_COMMAND_NEXT (WO) | JS_COMMAND_START]
1186052586277	   IO	     0	1890: R reg 0x0000100c val 00000002 [   JOB_CTRL | JOB_IRQ_STATUS | ]
1186052593569	   IO	     0	1891: W reg 0x00001004 val 00000002 [   JOB_CTRL | JOB_IRQ_CLEAR | ]
1186052594089	   IO	     0	1892: R reg 0x00001010 val 00000000 [   JOB_CTRL | JOB_IRQ_JS_STATE | ]
1186052595652	   IO	     0	1893: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186052662319	   IO	     0	1894: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186052663881	   IO	     0	1895: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186052664923	   IO	     0	1896: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186052665964	   IO	     0	1897: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186052668048	   IO	     0	1898: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186052669089	   IO	     0	1899: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186052669610	   IO	     0	1900: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186052670652	   IO	     0	1901: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186052674298	   IO	     0	1902: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186052675339	   IO	     0	1903: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186052676381	   IO	     0	1904: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186052676902	   IO	     0	1905: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186052683152	   IO	     0	1906: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186052684194	   IO	     0	1907: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186052687319	   IO	     0	1908: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186052688360	   IO	     0	1909: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186052690444	   IO	     0	1910: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186052691485	   IO	     0	1911: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186052703985	   IO	     0	1912: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186053085235	   IO	   752	1913: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186053086798	   IO	   752	1914: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186053087319	   IO	   752	1915: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186053088360	   IO	   752	1916: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186053090964	   IO	   752	1917: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186053091485	   IO	   752	1918: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186053092527	   IO	   752	1919: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186053093569	   IO	   752	1920: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186053096173	   IO	   752	1921: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186053097214	   IO	   752	1922: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186053098256	   IO	   752	1923: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186053098777	   IO	   752	1924: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186053105027	   IO	   752	1925: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186053106069	   IO	   752	1926: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186053109714	   IO	   752	1927: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186053110756	   IO	   752	1928: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186053112839	   IO	   752	1929: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186053113881	   IO	   752	1930: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186061596694	   IO	 11266	1931: R reg 0x00000038 val 0000000f [   GPU_CTRL | LATEST_FLUSH (RO) ]
1186061625860	   IO	 11266	1932: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186061626381	   IO	 11266	1933: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186061627423	   IO	 11266	1934: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186061627944	   IO	 11266	1935: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186061629506	   IO	 11266	1936: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186061630027	   IO	 11266	1937: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186061631069	   IO	 11266	1938: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186061631589	   IO	 11266	1939: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186061633673	   IO	 11266	1940: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186061634194	   IO	 11266	1941: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186061634714	   IO	 11266	1942: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186061635235	   IO	 11266	1943: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186061638881	   IO	 11266	1944: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186061639402	   IO	 11266	1945: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186061642006	   IO	 11266	1946: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186061642527	   IO	 11266	1947: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186061643569	   IO	 11266	1948: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186061644089	   IO	 11266	1949: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186061653985	   IO	 11266	1950: W reg 0x000018c0 val 82294300 [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_LO (RW)]
1186061654506	   IO	 11266	1951: W reg 0x000018c4 val 0000ffff [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_HI (RW)]
1186061655548	   IO	 11266	1952: W reg 0x000018d0 val 000000ff [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_LO (RW)]
1186061655548	   IO	 11266	1953: W reg 0x000018d4 val 00000000 [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_HI (RW)]
1186061656589	   IO	 11266	1954: W reg 0x000018d8 val 00087300 [   JOB_CTRL |  JOB_SLOT1 | JS_CONFIG_NEXT (RW)]
1186061657631	   IO	 11266	1955: W reg 0x000018f0 val 0000000f [   JOB_CTRL |  JOB_SLOT1 | JS_FLUSH_ID_NEXT (RW)]
1186061664402	   IO	 11266	1956: W reg 0x000018e0 val 00000001 [   JOB_CTRL |  JOB_SLOT1 | JS_COMMAND_NEXT (WO) | JS_COMMAND_START]
1186062614923	   IO	     0	1957: R reg 0x0000100c val 00000002 [   JOB_CTRL | JOB_IRQ_STATUS | ]
1186062621694	   IO	     0	1958: W reg 0x00001004 val 00000002 [   JOB_CTRL | JOB_IRQ_CLEAR | ]
1186062622735	   IO	     0	1959: R reg 0x00001010 val 00000000 [   JOB_CTRL | JOB_IRQ_JS_STATE | ]
1186062623777	   IO	     0	1960: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186062691485	   IO	     0	1961: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186062692527	   IO	     0	1962: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186062693569	   IO	     0	1963: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186062694610	   IO	     0	1964: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186062696694	   IO	     0	1965: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186062697735	   IO	     0	1966: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186062698777	   IO	     0	1967: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186062699819	   IO	     0	1968: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186062703464	   IO	     0	1969: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186062704506	   IO	     0	1970: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186062705548	   IO	     0	1971: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186062706589	   IO	     0	1972: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186062711798	   IO	     0	1973: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186062712319	   IO	     0	1974: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186062715964	   IO	     0	1975: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186062717006	   IO	     0	1976: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186062719610	   IO	     0	1977: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186062720131	   IO	     0	1978: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186062733152	   IO	     0	1979: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186063117006	   IO	   752	1980: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186063118569	   IO	   752	1981: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186063119610	   IO	   752	1982: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186063120652	   IO	   752	1983: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186063122735	   IO	   752	1984: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186063123777	   IO	   752	1985: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186063124819	   IO	   752	1986: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186063125339	   IO	   752	1987: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186063128464	   IO	   752	1988: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186063129506	   IO	   752	1989: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186063130027	   IO	   752	1990: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186063131069	   IO	   752	1991: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186063137319	   IO	   752	1992: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186063138360	   IO	   752	1993: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186063141485	   IO	   752	1994: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186063142527	   IO	   752	1995: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186063145131	   IO	   752	1996: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186063145652	   IO	   752	1997: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186068490964	   IO	 11266	1998: R reg 0x00000038 val 00000011 [   GPU_CTRL | LATEST_FLUSH (RO) ]
1186068534714	   IO	 11266	1999: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186068536277	   IO	 11266	2000: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186068537319	   IO	 11266	2001: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186068538360	   IO	 11266	2002: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186068539923	   IO	 11266	2003: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186068540964	   IO	 11266	2004: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186068541485	   IO	 11266	2005: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186068543048	   IO	 11266	2006: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186068545652	   IO	 11266	2007: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186068546173	   IO	 11266	2008: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186068547214	   IO	 11266	2009: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186068547735	   IO	 11266	2010: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186068552423	   IO	 11266	2011: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186068553464	   IO	 11266	2012: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186068557110	   IO	 11266	2013: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186068558152	   IO	 11266	2014: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186068559714	   IO	 11266	2015: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186068560756	   IO	 11266	2016: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186068574819	   IO	 11266	2017: W reg 0x000018c0 val 82294840 [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_LO (RW)]
1186068575860	   IO	 11266	2018: W reg 0x000018c4 val 0000ffff [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_HI (RW)]
1186068576902	   IO	 11266	2019: W reg 0x000018d0 val 000000ff [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_LO (RW)]
1186068577423	   IO	 11266	2020: W reg 0x000018d4 val 00000000 [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_HI (RW)]
1186068578464	   IO	 11266	2021: W reg 0x000018d8 val 00087b00 [   JOB_CTRL |  JOB_SLOT1 | JS_CONFIG_NEXT (RW)]
1186068579506	   IO	 11266	2022: W reg 0x000018f0 val 00000011 [   JOB_CTRL |  JOB_SLOT1 | JS_FLUSH_ID_NEXT (RW)]
1186068588360	   IO	 11266	2023: W reg 0x000018e0 val 00000001 [   JOB_CTRL |  JOB_SLOT1 | JS_COMMAND_NEXT (WO) | JS_COMMAND_START]
1186069881589	   IO	     0	2024: R reg 0x0000100c val 00000002 [   JOB_CTRL | JOB_IRQ_STATUS | ]
1186069890964	   IO	     0	2025: W reg 0x00001004 val 00000002 [   JOB_CTRL | JOB_IRQ_CLEAR | ]
1186069892006	   IO	     0	2026: R reg 0x00001010 val 00000000 [   JOB_CTRL | JOB_IRQ_JS_STATE | ]
1186069894089	   IO	     0	2027: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186069997735	   IO	     0	2028: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186069999298	   IO	     0	2029: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186070000860	   IO	     0	2030: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186070002423	   IO	     0	2031: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186070005027	   IO	     0	2032: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186070006589	   IO	     0	2033: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186070008152	   IO	     0	2034: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186070009194	   IO	     0	2035: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186070014402	   IO	     0	2036: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186070015444	   IO	     0	2037: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186070016485	   IO	     0	2038: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186070018048	   IO	     0	2039: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186070026902	   IO	     0	2040: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186070027944	   IO	     0	2041: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186070032110	   IO	     0	2042: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186070033673	   IO	     0	2043: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186070035756	   IO	     0	2044: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186070037319	   IO	     0	2045: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186070056069	   IO	     0	2046: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186070610756	   IO	   752	2047: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186070612319	   IO	   752	2048: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186070614402	   IO	   752	2049: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186070615444	   IO	   752	2050: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186070618569	   IO	   752	2051: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186070619610	   IO	   752	2052: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186070621173	   IO	   752	2053: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186070622214	   IO	   752	2054: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186070626381	   IO	   752	2055: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186070627423	   IO	   752	2056: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186070628985	   IO	   752	2057: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186070630027	   IO	   752	2058: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186070638360	   IO	   752	2059: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186070639402	   IO	   752	2060: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186070645131	   IO	   752	2061: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186070646173	   IO	   752	2062: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186070648777	   IO	   752	2063: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186070649819	   IO	   752	2064: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186079460756	   IO	 11252	2065: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186079462319	   IO	 11252	2066: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186079462839	   IO	 11252	2067: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186079464402	   IO	 11252	2068: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186079465444	   IO	 11252	2069: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186079466485	   IO	 11252	2070: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186079467527	   IO	 11252	2071: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186079468048	   IO	 11252	2072: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186079471694	   IO	 11252	2073: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186079472214	   IO	 11252	2074: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186079473256	   IO	 11252	2075: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186079473777	   IO	 11252	2076: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186079478464	   IO	 11252	2077: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186079479506	   IO	 11252	2078: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186079481589	   IO	 11252	2079: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186079482631	   IO	 11252	2080: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186079483673	   IO	 11252	2081: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186079484714	   IO	 11252	2082: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186079490444	   IO	 11252	2083: W reg 0x00002410 val 76800015 [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186079491485	   IO	 11252	2084: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186079493048	   IO	 11252	2085: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186079493569	   IO	 11252	2086: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186079494610	   IO	 11252	2087: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186079495131	   IO	 11252	2088: W reg 0x00002418 val 00000004 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_PT]
1186079495652	   IO	 11252	2089: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186079496694	   IO	 11252	2090: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186079497214	   IO	 11252	2091: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186079498256	   IO	 11252	2092: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186079498777	   IO	 11252	2093: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186079499819	   IO	 11252	2094: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186079500339	   IO	 11252	2095: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186079502423	   IO	 11252	2096: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186079503464	   IO	 11252	2097: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186079503985	   IO	 11252	2098: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186079505027	   IO	 11252	2099: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186079506069	   IO	 11252	2100: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186079506589	   IO	 11252	2101: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186079507631	   IO	 11252	2102: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186079508152	   IO	 11252	2103: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186079509194	   IO	 11252	2104: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186079510235	   IO	 11252	2105: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186079510756	   IO	 11252	2106: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186079511798	   IO	 11252	2107: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186079512839	   IO	 11252	2108: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186079513881	   IO	 11252	2109: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186079515444	   IO	 11252	2110: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186079515964	   IO	 11252	2111: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186079517527	   IO	 11252	2112: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186079518048	   IO	 11252	2113: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186081259714	   IO	 11266	2114: R reg 0x00000038 val 00000014 [   GPU_CTRL | LATEST_FLUSH (RO) ]
1186081303464	   IO	 11266	2115: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186081304506	   IO	 11266	2116: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186081306069	   IO	 11266	2117: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186081307110	   IO	 11266	2118: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186081308152	   IO	 11266	2119: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186081309714	   IO	 11266	2120: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186081310235	   IO	 11266	2121: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186081311798	   IO	 11266	2122: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186081314402	   IO	 11266	2123: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186081315444	   IO	 11266	2124: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186081315964	   IO	 11266	2125: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186081317006	   IO	 11266	2126: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186081321173	   IO	 11266	2127: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186081322214	   IO	 11266	2128: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186081325339	   IO	 11266	2129: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186081326381	   IO	 11266	2130: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186081327423	   IO	 11266	2131: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186081327944	   IO	 11266	2132: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186081342006	   IO	 11266	2133: W reg 0x000018c0 val 82248280 [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_LO (RW)]
1186081343048	   IO	 11266	2134: W reg 0x000018c4 val 0000ffff [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_HI (RW)]
1186081344089	   IO	 11266	2135: W reg 0x000018d0 val 000000ff [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_LO (RW)]
1186081344610	   IO	 11266	2136: W reg 0x000018d4 val 00000000 [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_HI (RW)]
1186081346173	   IO	 11266	2137: W reg 0x000018d8 val 00087300 [   JOB_CTRL |  JOB_SLOT1 | JS_CONFIG_NEXT (RW)]
1186081347214	   IO	 11266	2138: W reg 0x000018f0 val 00000014 [   JOB_CTRL |  JOB_SLOT1 | JS_FLUSH_ID_NEXT (RW)]
1186081356069	   IO	 11266	2139: W reg 0x000018e0 val 00000001 [   JOB_CTRL |  JOB_SLOT1 | JS_COMMAND_NEXT (WO) | JS_COMMAND_START]
1186086627423	   IO	     0	2140: R reg 0x0000100c val 00000002 [   JOB_CTRL | JOB_IRQ_STATUS | ]
1186086637839	   IO	     0	2141: W reg 0x00001004 val 00000002 [   JOB_CTRL | JOB_IRQ_CLEAR | ]
1186086638881	   IO	     0	2142: R reg 0x00001010 val 00000000 [   JOB_CTRL | JOB_IRQ_JS_STATE | ]
1186086640444	   IO	     0	2143: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186086719610	   IO	     0	2144: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186086721173	   IO	     0	2145: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186086722735	   IO	     0	2146: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186086723777	   IO	     0	2147: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186086726902	   IO	     0	2148: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186086728464	   IO	     0	2149: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186086729506	   IO	     0	2150: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186086730548	   IO	     0	2151: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186086735235	   IO	     0	2152: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186086736798	   IO	     0	2153: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186086737839	   IO	     0	2154: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186086738881	   IO	     0	2155: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186086747214	   IO	     0	2156: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186086748256	   IO	     0	2157: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186086753464	   IO	     0	2158: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186086755027	   IO	     0	2159: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186086761798	   IO	     0	2160: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186086763360	   IO	     0	2161: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186086778985	   IO	     0	2162: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186087075860	   IO	   752	2163: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186087076902	   IO	   752	2164: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186087078985	   IO	   752	2165: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186087080027	   IO	   752	2166: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186087082110	   IO	   752	2167: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186087083152	   IO	   752	2168: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186087084714	   IO	   752	2169: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186087085756	   IO	   752	2170: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186087088360	   IO	   752	2171: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186087089402	   IO	   752	2172: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186087090444	   IO	   752	2173: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186087091485	   IO	   752	2174: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186087095652	   IO	   752	2175: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186087096694	   IO	   752	2176: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186087099819	   IO	   752	2177: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186087100860	   IO	   752	2178: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186087103985	   IO	   752	2179: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186087105027	   IO	   752	2180: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186094378985	   IO	 11252	2181: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186094380548	   IO	 11252	2182: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186094381069	   IO	 11252	2183: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186094382631	   IO	 11252	2184: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186094384194	   IO	 11252	2185: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186094385756	   IO	 11252	2186: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186094386277	   IO	 11252	2187: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186094386798	   IO	 11252	2188: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186094389402	   IO	 11252	2189: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186094389923	   IO	 11252	2190: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186094390964	   IO	 11252	2191: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186094391485	   IO	 11252	2192: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186094395652	   IO	 11252	2193: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186094396694	   IO	 11252	2194: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186094398777	   IO	 11252	2195: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186094399298	   IO	 11252	2196: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186094400339	   IO	 11252	2197: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186094400860	   IO	 11252	2198: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186094407110	   IO	 11252	2199: W reg 0x00002410 val 8215000e [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186094407631	   IO	 11252	2200: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186094409194	   IO	 11252	2201: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186094409714	   IO	 11252	2202: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186094410756	   IO	 11252	2203: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186094411277	   IO	 11252	2204: W reg 0x00002418 val 00000004 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_PT]
1186094411798	   IO	 11252	2205: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186094412319	   IO	 11252	2206: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186094413360	   IO	 11252	2207: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186094413881	   IO	 11252	2208: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186094414402	   IO	 11252	2209: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186094414923	   IO	 11252	2210: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186094415964	   IO	 11252	2211: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186094416485	   IO	 11252	2212: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186094418048	   IO	 11252	2213: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186094418569	   IO	 11252	2214: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186094419089	   IO	 11252	2215: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186094420131	   IO	 11252	2216: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186094420652	   IO	 11252	2217: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186094421694	   IO	 11252	2218: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186094422214	   IO	 11252	2219: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186094422735	   IO	 11252	2220: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186094423777	   IO	 11252	2221: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186094424298	   IO	 11252	2222: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186094424819	   IO	 11252	2223: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186094425339	   IO	 11252	2224: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186094426381	   IO	 11252	2225: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186094426902	   IO	 11252	2226: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186094427944	   IO	 11252	2227: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186094428985	   IO	 11252	2228: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186094430027	   IO	 11252	2229: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186094430548	   IO	 11252	2230: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186095505027	   IO	 11266	2231: R reg 0x00000038 val 00000017 [   GPU_CTRL | LATEST_FLUSH (RO) ]
1186095547735	   IO	 11266	2232: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186095548777	   IO	 11266	2233: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186095550339	   IO	 11266	2234: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186095551381	   IO	 11266	2235: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186095552944	   IO	 11266	2236: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186095553985	   IO	 11266	2237: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186095555027	   IO	 11266	2238: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186095555548	   IO	 11266	2239: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186095558152	   IO	 11266	2240: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186095558673	   IO	 11266	2241: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186095559194	   IO	 11266	2242: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186095559714	   IO	 11266	2243: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186095564402	   IO	 11266	2244: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186095564923	   IO	 11266	2245: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186095568048	   IO	 11266	2246: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186095568569	   IO	 11266	2247: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186095569610	   IO	 11266	2248: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186095570131	   IO	 11266	2249: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186095584194	   IO	 11266	2250: W reg 0x000018c0 val 82247280 [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_LO (RW)]
1186095584714	   IO	 11266	2251: W reg 0x000018c4 val 0000ffff [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_HI (RW)]
1186095585756	   IO	 11266	2252: W reg 0x000018d0 val 000000ff [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_LO (RW)]
1186095586277	   IO	 11266	2253: W reg 0x000018d4 val 00000000 [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_HI (RW)]
1186095587319	   IO	 11266	2254: W reg 0x000018d8 val 00087b00 [   JOB_CTRL |  JOB_SLOT1 | JS_CONFIG_NEXT (RW)]
1186095588360	   IO	 11266	2255: W reg 0x000018f0 val 00000017 [   JOB_CTRL |  JOB_SLOT1 | JS_FLUSH_ID_NEXT (RW)]
1186095597214	   IO	 11266	2256: W reg 0x000018e0 val 00000001 [   JOB_CTRL |  JOB_SLOT1 | JS_COMMAND_NEXT (WO) | JS_COMMAND_START]
1186096587839	   IO	     0	2257: R reg 0x0000100c val 00000002 [   JOB_CTRL | JOB_IRQ_STATUS | ]
1186096593569	   IO	     0	2258: W reg 0x00001004 val 00000002 [   JOB_CTRL | JOB_IRQ_CLEAR | ]
1186096594610	   IO	     0	2259: R reg 0x00001010 val 00000000 [   JOB_CTRL | JOB_IRQ_JS_STATE | ]
1186096596173	   IO	     0	2260: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186096685235	   IO	     0	2261: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186096686277	   IO	     0	2262: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186096687839	   IO	     0	2263: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186096688881	   IO	     0	2264: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186096690444	   IO	     0	2265: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186096691485	   IO	     0	2266: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186096693048	   IO	     0	2267: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186096694089	   IO	     0	2268: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186096696694	   IO	     0	2269: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186096697735	   IO	     0	2270: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186096698777	   IO	     0	2271: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186096699819	   IO	     0	2272: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186096705027	   IO	     0	2273: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186096706069	   IO	     0	2274: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186096708673	   IO	     0	2275: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186096709714	   IO	     0	2276: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186096713360	   IO	     0	2277: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186096714402	   IO	     0	2278: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186096725339	   IO	     0	2279: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186097049298	   IO	   752	2280: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186097050339	   IO	   752	2281: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186097051902	   IO	   752	2282: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186097052944	   IO	   752	2283: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186097055027	   IO	   752	2284: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186097056069	   IO	   752	2285: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186097057631	   IO	   752	2286: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186097058673	   IO	   752	2287: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186097061277	   IO	   752	2288: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186097062839	   IO	   752	2289: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186097063881	   IO	   752	2290: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186097064923	   IO	   752	2291: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186097068569	   IO	   752	2292: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186097069610	   IO	   752	2293: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186097072735	   IO	   752	2294: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186097073777	   IO	   752	2295: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186097076902	   IO	   752	2296: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186097077944	   IO	   752	2297: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186104906069	   IO	 11266	2298: R reg 0x00000038 val 00000019 [   GPU_CTRL | LATEST_FLUSH (RO) ]
1186104934194	   IO	 11266	2299: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186104935235	   IO	 11266	2300: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186104935756	   IO	 11266	2301: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186104936798	   IO	 11266	2302: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186104938360	   IO	 11266	2303: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186104938881	   IO	 11266	2304: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186104939402	   IO	 11266	2305: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186104940444	   IO	 11266	2306: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186104942006	   IO	 11266	2307: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186104942527	   IO	 11266	2308: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186104943048	   IO	 11266	2309: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186104943569	   IO	 11266	2310: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186104947214	   IO	 11266	2311: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186104947735	   IO	 11266	2312: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186104950339	   IO	 11266	2313: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186104950860	   IO	 11266	2314: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186104951902	   IO	 11266	2315: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186104952423	   IO	 11266	2316: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186104962839	   IO	 11266	2317: W reg 0x000018c0 val 822477c0 [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_LO (RW)]
1186104963360	   IO	 11266	2318: W reg 0x000018c4 val 0000ffff [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_HI (RW)]
1186104963881	   IO	 11266	2319: W reg 0x000018d0 val 000000ff [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_LO (RW)]
1186104964402	   IO	 11266	2320: W reg 0x000018d4 val 00000000 [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_HI (RW)]
1186104965444	   IO	 11266	2321: W reg 0x000018d8 val 00087300 [   JOB_CTRL |  JOB_SLOT1 | JS_CONFIG_NEXT (RW)]
1186104966485	   IO	 11266	2322: W reg 0x000018f0 val 00000019 [   JOB_CTRL |  JOB_SLOT1 | JS_FLUSH_ID_NEXT (RW)]
1186104972214	   IO	 11266	2323: W reg 0x000018e0 val 00000001 [   JOB_CTRL |  JOB_SLOT1 | JS_COMMAND_NEXT (WO) | JS_COMMAND_START]
1186105530548	   IO	     0	2324: R reg 0x0000100c val 00000002 [   JOB_CTRL | JOB_IRQ_STATUS | ]
1186105535756	   IO	     0	2325: W reg 0x00001004 val 00000002 [   JOB_CTRL | JOB_IRQ_CLEAR | ]
1186105536798	   IO	     0	2326: R reg 0x00001010 val 00000000 [   JOB_CTRL | JOB_IRQ_JS_STATE | ]
1186105537839	   IO	     0	2327: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186105592006	   IO	     0	2328: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186105592527	   IO	     0	2329: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186105593569	   IO	     0	2330: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186105594610	   IO	     0	2331: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186105596173	   IO	     0	2332: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186105596694	   IO	     0	2333: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186105597735	   IO	     0	2334: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186105598777	   IO	     0	2335: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186105600860	   IO	     0	2336: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186105601902	   IO	     0	2337: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186105602944	   IO	     0	2338: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186105603985	   IO	     0	2339: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186105607631	   IO	     0	2340: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186105608673	   IO	     0	2341: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186105610756	   IO	     0	2342: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186105611798	   IO	     0	2343: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186105614402	   IO	     0	2344: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186105615444	   IO	     0	2345: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186105624298	   IO	     0	2346: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186105935756	   IO	   752	2347: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186105936798	   IO	   752	2348: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186105938360	   IO	   752	2349: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186105938881	   IO	   752	2350: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186105941485	   IO	   752	2351: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186105942006	   IO	   752	2352: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186105943048	   IO	   752	2353: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186105944089	   IO	   752	2354: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186105946694	   IO	   752	2355: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186105947214	   IO	   752	2356: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186105948256	   IO	   752	2357: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186105949298	   IO	   752	2358: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186105953985	   IO	   752	2359: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186105954506	   IO	   752	2360: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186105958673	   IO	   752	2361: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186105959194	   IO	   752	2362: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186105961798	   IO	   752	2363: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186105962839	   IO	   752	2364: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186108940964	   IO	 11252	2365: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186108942006	   IO	 11252	2366: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186108942527	   IO	 11252	2367: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186108943569	   IO	 11252	2368: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186108944610	   IO	 11252	2369: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186108945652	   IO	 11252	2370: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186108946173	   IO	 11252	2371: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186108947214	   IO	 11252	2372: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186108949298	   IO	 11252	2373: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186108949819	   IO	 11252	2374: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186108950339	   IO	 11252	2375: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186108950860	   IO	 11252	2376: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186108954506	   IO	 11252	2377: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186108955027	   IO	 11252	2378: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186108956589	   IO	 11252	2379: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186108957110	   IO	 11252	2380: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186108958152	   IO	 11252	2381: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186108958673	   IO	 11252	2382: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186108963360	   IO	 11252	2383: W reg 0x00002410 val 76400015 [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186108963881	   IO	 11252	2384: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186108964923	   IO	 11252	2385: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186108965444	   IO	 11252	2386: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186108965964	   IO	 11252	2387: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186108966485	   IO	 11252	2388: W reg 0x00002418 val 00000004 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_PT]
1186108967006	   IO	 11252	2389: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186108967527	   IO	 11252	2390: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186108968048	   IO	 11252	2391: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186108968569	   IO	 11252	2392: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186108969089	   IO	 11252	2393: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186108969610	   IO	 11252	2394: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186108970131	   IO	 11252	2395: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186108970652	   IO	 11252	2396: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186108971173	   IO	 11252	2397: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186108973256	   IO	 11252	2398: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186108973777	   IO	 11252	2399: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186108974298	   IO	 11252	2400: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186108974819	   IO	 11252	2401: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186108975339	   IO	 11252	2402: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186108975860	   IO	 11252	2403: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186108976381	   IO	 11252	2404: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186108976902	   IO	 11252	2405: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186108977944	   IO	 11252	2406: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186108978464	   IO	 11252	2407: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186108978985	   IO	 11252	2408: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186108979506	   IO	 11252	2409: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186108980548	   IO	 11252	2410: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186108981069	   IO	 11252	2411: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186108982110	   IO	 11252	2412: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186108982631	   IO	 11252	2413: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186108984194	   IO	 11252	2414: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186108984714	   IO	 11252	2415: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186110319610	   IO	 11266	2416: R reg 0x00000038 val 0000001c [   GPU_CTRL | LATEST_FLUSH (RO) ]
1186110345131	   IO	 11266	2417: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186110345652	   IO	 11266	2418: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186110346694	   IO	 11266	2419: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186110347214	   IO	 11266	2420: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186110348256	   IO	 11266	2421: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186110348777	   IO	 11266	2422: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186110349298	   IO	 11266	2423: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186110349819	   IO	 11266	2424: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186110351381	   IO	 11266	2425: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186110351902	   IO	 11266	2426: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186110352423	   IO	 11266	2427: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186110352944	   IO	 11266	2428: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186110355548	   IO	 11266	2429: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186110356069	   IO	 11266	2430: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186110358152	   IO	 11266	2431: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186110358673	   IO	 11266	2432: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186110359194	   IO	 11266	2433: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186110359714	   IO	 11266	2434: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186110368048	   IO	 11266	2435: W reg 0x000018c0 val 8222d280 [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_LO (RW)]
1186110368569	   IO	 11266	2436: W reg 0x000018c4 val 0000ffff [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_HI (RW)]
1186110369089	   IO	 11266	2437: W reg 0x000018d0 val 000000ff [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_LO (RW)]
1186110369610	   IO	 11266	2438: W reg 0x000018d4 val 00000000 [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_HI (RW)]
1186110370131	   IO	 11266	2439: W reg 0x000018d8 val 00087b00 [   JOB_CTRL |  JOB_SLOT1 | JS_CONFIG_NEXT (RW)]
1186110371173	   IO	 11266	2440: W reg 0x000018f0 val 0000001c [   JOB_CTRL |  JOB_SLOT1 | JS_FLUSH_ID_NEXT (RW)]
1186110376381	   IO	 11266	2441: W reg 0x000018e0 val 00000001 [   JOB_CTRL |  JOB_SLOT1 | JS_COMMAND_NEXT (WO) | JS_COMMAND_START]
1186114875860	   IO	     0	2442: R reg 0x0000100c val 00000002 [   JOB_CTRL | JOB_IRQ_STATUS | ]
1186114882631	   IO	     0	2443: W reg 0x00001004 val 00000002 [   JOB_CTRL | JOB_IRQ_CLEAR | ]
1186114883673	   IO	     0	2444: R reg 0x00001010 val 00000000 [   JOB_CTRL | JOB_IRQ_JS_STATE | ]
1186114884714	   IO	     0	2445: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186114954506	   IO	     0	2446: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186114955548	   IO	     0	2447: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186114956589	   IO	     0	2448: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186114957631	   IO	     0	2449: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186114959714	   IO	     0	2450: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186114960756	   IO	     0	2451: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186114961798	   IO	     0	2452: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186114962839	   IO	     0	2453: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186114966485	   IO	     0	2454: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186114967527	   IO	     0	2455: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186114968569	   IO	     0	2456: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186114969610	   IO	     0	2457: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186114975339	   IO	     0	2458: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186114976381	   IO	     0	2459: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186114979506	   IO	     0	2460: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186114980548	   IO	     0	2461: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186114982631	   IO	     0	2462: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186114983673	   IO	     0	2463: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186114996173	   IO	     0	2464: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186115388881	   IO	   752	2465: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186115390444	   IO	   752	2466: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186115391485	   IO	   752	2467: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186115392527	   IO	   752	2468: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186115394610	   IO	   752	2469: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186115395652	   IO	   752	2470: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186115396694	   IO	   752	2471: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186115397214	   IO	   752	2472: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186115400339	   IO	   752	2473: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186115401381	   IO	   752	2474: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186115402423	   IO	   752	2475: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186115402944	   IO	   752	2476: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186115409714	   IO	   752	2477: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186115410235	   IO	   752	2478: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186115413881	   IO	   752	2479: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186115414923	   IO	   752	2480: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186115417527	   IO	   752	2481: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186115418048	   IO	   752	2482: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186123040444	   IO	 11252	2483: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186123041485	   IO	 11252	2484: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186123042006	   IO	 11252	2485: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186123042527	   IO	 11252	2486: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186123044089	   IO	 11252	2487: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186123044610	   IO	 11252	2488: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186123045131	   IO	 11252	2489: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186123045652	   IO	 11252	2490: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186123047735	   IO	 11252	2491: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186123048256	   IO	 11252	2492: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186123048777	   IO	 11252	2493: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186123049298	   IO	 11252	2494: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186123053464	   IO	 11252	2495: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186123053985	   IO	 11252	2496: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186123055548	   IO	 11252	2497: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186123056069	   IO	 11252	2498: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186123057110	   IO	 11252	2499: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186123058152	   IO	 11252	2500: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186123062319	   IO	 11252	2501: W reg 0x00002410 val 76200014 [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186123062839	   IO	 11252	2502: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186123063881	   IO	 11252	2503: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186123064402	   IO	 11252	2504: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186123064923	   IO	 11252	2505: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186123065444	   IO	 11252	2506: W reg 0x00002418 val 00000004 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_PT]
1186123065964	   IO	 11252	2507: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186123066485	   IO	 11252	2508: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186123067006	   IO	 11252	2509: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186123067527	   IO	 11252	2510: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186123068048	   IO	 11252	2511: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186123068569	   IO	 11252	2512: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186123069089	   IO	 11252	2513: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186123069610	   IO	 11252	2514: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186123070131	   IO	 11252	2515: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186123072214	   IO	 11252	2516: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186123072735	   IO	 11252	2517: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186123073256	   IO	 11252	2518: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186123073777	   IO	 11252	2519: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186123074819	   IO	 11252	2520: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186123075339	   IO	 11252	2521: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186123075860	   IO	 11252	2522: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186123076381	   IO	 11252	2523: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186123076902	   IO	 11252	2524: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186123077423	   IO	 11252	2525: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186123077944	   IO	 11252	2526: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186123078464	   IO	 11252	2527: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186123080027	   IO	 11252	2528: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186123080548	   IO	 11252	2529: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186123081589	   IO	 11252	2530: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186123082110	   IO	 11252	2531: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186123083152	   IO	 11252	2532: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186123083673	   IO	 11252	2533: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186123765964	   IO	 11266	2534: R reg 0x00000038 val 0000001f [   GPU_CTRL | LATEST_FLUSH (RO) ]
1186123790964	   IO	 11266	2535: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186123791485	   IO	 11266	2536: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186123792006	   IO	 11266	2537: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186123792527	   IO	 11266	2538: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186123793569	   IO	 11266	2539: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186123794089	   IO	 11266	2540: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186123794610	   IO	 11266	2541: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186123795131	   IO	 11266	2542: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186123796694	   IO	 11266	2543: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186123797214	   IO	 11266	2544: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186123797735	   IO	 11266	2545: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186123798256	   IO	 11266	2546: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186123799819	   IO	 11266	2547: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186123800339	   IO	 11266	2548: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186123801902	   IO	 11266	2549: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186123802423	   IO	 11266	2550: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186123803464	   IO	 11266	2551: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186123803985	   IO	 11266	2552: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186123812839	   IO	 11266	2553: W reg 0x000018c0 val 8222dcc0 [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_LO (RW)]
1186123813360	   IO	 11266	2554: W reg 0x000018c4 val 0000ffff [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_HI (RW)]
1186123813881	   IO	 11266	2555: W reg 0x000018d0 val 000000ff [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_LO (RW)]
1186123814402	   IO	 11266	2556: W reg 0x000018d4 val 00000000 [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_HI (RW)]
1186123815444	   IO	 11266	2557: W reg 0x000018d8 val 00087300 [   JOB_CTRL |  JOB_SLOT1 | JS_CONFIG_NEXT (RW)]
1186123816485	   IO	 11266	2558: W reg 0x000018f0 val 0000001f [   JOB_CTRL |  JOB_SLOT1 | JS_FLUSH_ID_NEXT (RW)]
1186123822735	   IO	 11266	2559: W reg 0x000018e0 val 00000001 [   JOB_CTRL |  JOB_SLOT1 | JS_COMMAND_NEXT (WO) | JS_COMMAND_START]
1186124713360	   IO	 11252	2560: W reg 0x00002410 val 76000015 [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186124713881	   IO	 11252	2561: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186124714402	   IO	 11252	2562: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124714923	   IO	 11252	2563: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186124715964	   IO	 11252	2564: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124716485	   IO	 11252	2565: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124717006	   IO	 11252	2566: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124717527	   IO	 11252	2567: W reg 0x00002418 val 00000004 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_PT]
1186124718048	   IO	 11252	2568: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124718569	   IO	 11252	2569: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124719089	   IO	 11252	2570: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124719610	   IO	 11252	2571: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124720652	   IO	 11252	2572: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124721173	   IO	 11252	2573: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124721694	   IO	 11252	2574: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124722214	   IO	 11252	2575: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124722735	   IO	 11252	2576: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124723256	   IO	 11252	2577: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124723777	   IO	 11252	2578: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124724298	   IO	 11252	2579: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124724819	   IO	 11252	2580: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124725339	   IO	 11252	2581: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124725860	   IO	 11252	2582: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124726381	   IO	 11252	2583: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124726902	   IO	 11252	2584: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124727423	   IO	 11252	2585: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124727944	   IO	 11252	2586: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124728464	   IO	 11252	2587: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124728985	   IO	 11252	2588: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124729506	   IO	 11252	2589: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124730027	   IO	 11252	2590: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124730548	   IO	 11252	2591: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124731069	   IO	 11252	2592: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124731589	   IO	 11252	2593: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124732110	   IO	 11252	2594: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124732631	   IO	 11252	2595: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124733152	   IO	 11252	2596: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124733673	   IO	 11252	2597: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124734194	   IO	 11252	2598: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124734714	   IO	 11252	2599: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124735235	   IO	 11252	2600: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124735756	   IO	 11252	2601: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124736277	   IO	 11252	2602: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124736798	   IO	 11252	2603: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124737319	   IO	 11252	2604: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124737839	   IO	 11252	2605: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124738360	   IO	 11252	2606: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124738881	   IO	 11252	2607: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124739402	   IO	 11252	2608: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124739923	   IO	 11252	2609: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124740444	   IO	 11252	2610: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124740964	   IO	 11252	2611: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124741485	   IO	 11252	2612: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124742006	   IO	 11252	2613: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124742527	   IO	 11252	2614: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124743048	   IO	 11252	2615: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124743569	   IO	 11252	2616: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124744089	   IO	 11252	2617: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124744610	   IO	 11252	2618: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124745131	   IO	 11252	2619: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124745652	   IO	 11252	2620: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124746173	   IO	 11252	2621: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124746694	   IO	 11252	2622: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124747214	   IO	 11252	2623: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124747735	   IO	 11252	2624: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124748256	   IO	 11252	2625: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124748777	   IO	 11252	2626: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124749298	   IO	 11252	2627: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124749819	   IO	 11252	2628: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124750339	   IO	 11252	2629: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124750860	   IO	 11252	2630: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124751381	   IO	 11252	2631: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124751902	   IO	 11252	2632: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124752423	   IO	 11252	2633: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124752944	   IO	 11252	2634: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124753464	   IO	 11252	2635: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124753985	   IO	 11252	2636: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124754506	   IO	 11252	2637: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124755027	   IO	 11252	2638: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124755548	   IO	 11252	2639: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124756069	   IO	 11252	2640: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124756589	   IO	 11252	2641: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124757110	   IO	 11252	2642: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124757631	   IO	 11252	2643: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124758152	   IO	 11252	2644: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124758673	   IO	 11252	2645: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124759194	   IO	 11252	2646: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124759714	   IO	 11252	2647: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124760235	   IO	 11252	2648: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124760756	   IO	 11252	2649: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124761277	   IO	 11252	2650: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124761798	   IO	 11252	2651: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124762319	   IO	 11252	2652: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124762839	   IO	 11252	2653: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124763360	   IO	 11252	2654: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124763881	   IO	 11252	2655: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124764402	   IO	 11252	2656: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124764923	   IO	 11252	2657: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124765964	   IO	 11252	2658: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124766485	   IO	 11252	2659: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124767006	   IO	 11252	2660: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124767527	   IO	 11252	2661: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124768048	   IO	 11252	2662: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124768569	   IO	 11252	2663: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124769089	   IO	 11252	2664: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124769610	   IO	 11252	2665: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124770131	   IO	 11252	2666: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124770652	   IO	 11252	2667: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124771173	   IO	 11252	2668: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124771694	   IO	 11252	2669: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124772214	   IO	 11252	2670: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124772735	   IO	 11252	2671: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124773256	   IO	 11252	2672: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124773777	   IO	 11252	2673: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124774298	   IO	 11252	2674: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124774819	   IO	 11252	2675: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124775339	   IO	 11252	2676: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124775860	   IO	 11252	2677: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124776381	   IO	 11252	2678: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124776902	   IO	 11252	2679: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124777423	   IO	 11252	2680: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124777944	   IO	 11252	2681: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124778464	   IO	 11252	2682: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124778985	   IO	 11252	2683: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124779506	   IO	 11252	2684: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124780027	   IO	 11252	2685: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124780548	   IO	 11252	2686: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124781069	   IO	 11252	2687: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124781589	   IO	 11252	2688: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124782110	   IO	 11252	2689: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124782631	   IO	 11252	2690: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124783152	   IO	 11252	2691: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124783673	   IO	 11252	2692: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124784194	   IO	 11252	2693: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124784714	   IO	 11252	2694: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124785235	   IO	 11252	2695: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124785756	   IO	 11252	2696: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186124786277	   IO	 11252	2697: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186126014923	   IO	 11266	2698: R reg 0x00000038 val 00000022 [   GPU_CTRL | LATEST_FLUSH (RO) ]
1186126373256	   IO	     0	2699: R reg 0x0000100c val 00000002 [   JOB_CTRL | JOB_IRQ_STATUS | ]
1186126378464	   IO	     0	2700: W reg 0x00001004 val 00000002 [   JOB_CTRL | JOB_IRQ_CLEAR | ]
1186126379506	   IO	     0	2701: R reg 0x00001010 val 00000000 [   JOB_CTRL | JOB_IRQ_JS_STATE | ]
1186126381069	   IO	     0	2702: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186126442527	   IO	     0	2703: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186126443569	   IO	     0	2704: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186126445131	   IO	     0	2705: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186126446173	   IO	     0	2706: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186126448777	   IO	     0	2707: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186126449819	   IO	     0	2708: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186126450860	   IO	     0	2709: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186126451902	   IO	     0	2710: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186126456069	   IO	     0	2711: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186126457110	   IO	     0	2712: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186126458152	   IO	     0	2713: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186126459194	   IO	     0	2714: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186126465444	   IO	     0	2715: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186126466485	   IO	     0	2716: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186126490444	   IO	     0	2717: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186126491485	   IO	     0	2718: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186126494610	   IO	     0	2719: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186126495652	   IO	     0	2720: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186126520652	   IO	     0	2721: W reg 0x000018c0 val 8222c280 [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_LO (RW)]
1186126521173	   IO	     0	2722: W reg 0x000018c4 val 0000ffff [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_HI (RW)]
1186126522214	   IO	     0	2723: W reg 0x000018d0 val 000000ff [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_LO (RW)]
1186126523256	   IO	     0	2724: W reg 0x000018d4 val 00000000 [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_HI (RW)]
1186126524819	   IO	     0	2725: W reg 0x000018d8 val 00087b00 [   JOB_CTRL |  JOB_SLOT1 | JS_CONFIG_NEXT (RW)]
1186126525860	   IO	     0	2726: W reg 0x000018f0 val 00000022 [   JOB_CTRL |  JOB_SLOT1 | JS_FLUSH_ID_NEXT (RW)]
1186126540444	   IO	     0	2727: W reg 0x000018e0 val 00000001 [   JOB_CTRL |  JOB_SLOT1 | JS_COMMAND_NEXT (WO) | JS_COMMAND_START]
1186126543048	   IO	     0	2728: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186129421173	   IO	     0	2729: R reg 0x0000100c val 00000002 [   JOB_CTRL | JOB_IRQ_STATUS | ]
1186129428464	   IO	     0	2730: W reg 0x00001004 val 00000002 [   JOB_CTRL | JOB_IRQ_CLEAR | ]
1186129430027	   IO	     0	2731: R reg 0x00001010 val 00000000 [   JOB_CTRL | JOB_IRQ_JS_STATE | ]
1186129432110	   IO	     0	2732: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186129516485	   IO	     0	2733: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186129517527	   IO	     0	2734: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186129519610	   IO	     0	2735: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186129520652	   IO	     0	2736: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186129523777	   IO	     0	2737: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186129524819	   IO	     0	2738: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186129526381	   IO	     0	2739: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186129527423	   IO	     0	2740: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186129532110	   IO	     0	2741: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186129533152	   IO	     0	2742: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186129534714	   IO	     0	2743: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186129535756	   IO	     0	2744: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186129544089	   IO	     0	2745: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186129545131	   IO	     0	2746: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186129549819	   IO	     0	2747: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186129550860	   IO	     0	2748: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186129553985	   IO	     0	2749: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186129555027	   IO	     0	2750: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186129572214	   IO	     0	2751: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186130128464	   IO	   752	2752: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186130130548	   IO	   752	2753: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186130132110	   IO	   752	2754: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186130133152	   IO	   752	2755: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186130136277	   IO	   752	2756: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186130137319	   IO	   752	2757: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186130138881	   IO	   752	2758: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186130139923	   IO	   752	2759: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186130144089	   IO	   752	2760: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186130145131	   IO	   752	2761: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186130146173	   IO	   752	2762: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186130147735	   IO	   752	2763: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186130156069	   IO	   752	2764: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186130157631	   IO	   752	2765: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186130162319	   IO	   752	2766: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186130163881	   IO	   752	2767: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186130167006	   IO	   752	2768: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186130168048	   IO	   752	2769: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186143499298	   IO	 11252	2770: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186143500339	   IO	 11252	2771: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186143501381	   IO	 11252	2772: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186143501902	   IO	 11252	2773: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186143503464	   IO	 11252	2774: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186143503985	   IO	 11252	2775: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186143505027	   IO	 11252	2776: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186143506069	   IO	 11252	2777: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186143508673	   IO	 11252	2778: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186143509194	   IO	 11252	2779: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186143509714	   IO	 11252	2780: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186143510756	   IO	 11252	2781: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186143514923	   IO	 11252	2782: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186143515444	   IO	 11252	2783: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186143518048	   IO	 11252	2784: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186143518569	   IO	 11252	2785: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186143519610	   IO	 11252	2786: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186143520131	   IO	 11252	2787: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186143526381	   IO	 11252	2788: W reg 0x00002410 val 75800016 [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186143526902	   IO	 11252	2789: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186143528464	   IO	 11252	2790: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186143528985	   IO	 11252	2791: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186143529506	   IO	 11252	2792: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186143530027	   IO	 11252	2793: W reg 0x00002418 val 00000004 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_PT]
1186143531069	   IO	 11252	2794: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186143531589	   IO	 11252	2795: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186143532110	   IO	 11252	2796: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186143533152	   IO	 11252	2797: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186143533673	   IO	 11252	2798: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186143534194	   IO	 11252	2799: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186143534714	   IO	 11252	2800: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186143535756	   IO	 11252	2801: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186143537319	   IO	 11252	2802: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186143537839	   IO	 11252	2803: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186143538360	   IO	 11252	2804: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186143538881	   IO	 11252	2805: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186143539923	   IO	 11252	2806: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186143540444	   IO	 11252	2807: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186143541485	   IO	 11252	2808: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186143542006	   IO	 11252	2809: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186143542527	   IO	 11252	2810: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186143543569	   IO	 11252	2811: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186143544089	   IO	 11252	2812: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186143544610	   IO	 11252	2813: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186143545652	   IO	 11252	2814: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186143546173	   IO	 11252	2815: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186143547214	   IO	 11252	2816: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186143548256	   IO	 11252	2817: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186143548777	   IO	 11252	2818: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186143549819	   IO	 11252	2819: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186146078464	   IO	 11252	2820: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186146079506	   IO	 11252	2821: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186146081069	   IO	 11252	2822: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186146081589	   IO	 11252	2823: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186146083152	   IO	 11252	2824: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186146083673	   IO	 11252	2825: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186146084714	   IO	 11252	2826: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186146085235	   IO	 11252	2827: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186146086277	   IO	 11252	2828: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186146087319	   IO	 11252	2829: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186146087839	   IO	 11252	2830: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186146088360	   IO	 11252	2831: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186146091485	   IO	 11252	2832: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186146092006	   IO	 11252	2833: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186146093569	   IO	 11252	2834: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186146094610	   IO	 11252	2835: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186146095652	   IO	 11252	2836: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186146096173	   IO	 11252	2837: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186146100860	   IO	 11252	2838: W reg 0x00002410 val 75000016 [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186146101381	   IO	 11252	2839: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186146102423	   IO	 11252	2840: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186146103985	   IO	 11252	2841: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186146104506	   IO	 11252	2842: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186146105027	   IO	 11252	2843: W reg 0x00002418 val 00000004 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_PT]
1186146105548	   IO	 11252	2844: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186146106069	   IO	 11252	2845: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186146107110	   IO	 11252	2846: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186146107631	   IO	 11252	2847: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186146108152	   IO	 11252	2848: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186146108673	   IO	 11252	2849: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186146109714	   IO	 11252	2850: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186146110235	   IO	 11252	2851: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186146112319	   IO	 11252	2852: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186146112839	   IO	 11252	2853: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186146113360	   IO	 11252	2854: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186146113881	   IO	 11252	2855: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186146114923	   IO	 11252	2856: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186146115444	   IO	 11252	2857: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186146115964	   IO	 11252	2858: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186146117006	   IO	 11252	2859: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186146117527	   IO	 11252	2860: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186146118569	   IO	 11252	2861: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186146119089	   IO	 11252	2862: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186146119610	   IO	 11252	2863: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186146120652	   IO	 11252	2864: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186146121694	   IO	 11252	2865: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186146122214	   IO	 11252	2866: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186146123256	   IO	 11252	2867: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186146123777	   IO	 11252	2868: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186146124819	   IO	 11252	2869: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186147453985	   IO	 11252	2870: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186147455027	   IO	 11252	2871: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186147455027	   IO	 11252	2872: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186147455548	   IO	 11252	2873: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186147456589	   IO	 11252	2874: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186147457110	   IO	 11252	2875: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186147457631	   IO	 11252	2876: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186147458152	   IO	 11252	2877: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186147459714	   IO	 11252	2878: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186147460235	   IO	 11252	2879: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186147460235	   IO	 11252	2880: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186147460756	   IO	 11252	2881: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186147461798	   IO	 11252	2882: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186147462319	   IO	 11252	2883: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186147463360	   IO	 11252	2884: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186147463881	   IO	 11252	2885: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186147464402	   IO	 11252	2886: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186147464923	   IO	 11252	2887: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186147467006	   IO	 11252	2888: W reg 0x00002410 val 74800016 [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186147467527	   IO	 11252	2889: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186147468048	   IO	 11252	2890: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186147468048	   IO	 11252	2891: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186147469089	   IO	 11252	2892: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186147469089	   IO	 11252	2893: W reg 0x00002418 val 00000004 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_PT]
1186147469610	   IO	 11252	2894: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186147470131	   IO	 11252	2895: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186147470652	   IO	 11252	2896: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186147471173	   IO	 11252	2897: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186147471694	   IO	 11252	2898: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186147471694	   IO	 11252	2899: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186147472214	   IO	 11252	2900: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186147472735	   IO	 11252	2901: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186147473256	   IO	 11252	2902: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186147473777	   IO	 11252	2903: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186147474298	   IO	 11252	2904: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186147475339	   IO	 11252	2905: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186147475860	   IO	 11252	2906: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186147476381	   IO	 11252	2907: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186147476381	   IO	 11252	2908: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186147477423	   IO	 11252	2909: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186147477423	   IO	 11252	2910: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186147477944	   IO	 11252	2911: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186147478464	   IO	 11252	2912: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186147478985	   IO	 11252	2913: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186147479506	   IO	 11252	2914: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186147480027	   IO	 11252	2915: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186147480548	   IO	 11252	2916: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186147481069	   IO	 11252	2917: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186147481589	   IO	 11252	2918: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186147482631	   IO	 11252	2919: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186147482631	   IO	 11252	2920: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186147483673	   IO	 11252	2921: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186147484194	   IO	 11252	2922: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186150225860	   IO	 11252	2923: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186150226902	   IO	 11252	2924: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186150227423	   IO	 11252	2925: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186150227944	   IO	 11252	2926: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186150228985	   IO	 11252	2927: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186150229506	   IO	 11252	2928: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186150230027	   IO	 11252	2929: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186150230548	   IO	 11252	2930: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186150232631	   IO	 11252	2931: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186150233152	   IO	 11252	2932: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186150233673	   IO	 11252	2933: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186150233673	   IO	 11252	2934: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186150237319	   IO	 11252	2935: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186150237839	   IO	 11252	2936: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186150239402	   IO	 11252	2937: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186150239402	   IO	 11252	2938: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186150240444	   IO	 11252	2939: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186150240964	   IO	 11252	2940: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186150244089	   IO	 11252	2941: W reg 0x00002410 val 8215000e [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186150244089	   IO	 11252	2942: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186150245131	   IO	 11252	2943: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186150245652	   IO	 11252	2944: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186150246173	   IO	 11252	2945: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186150246173	   IO	 11252	2946: W reg 0x00002418 val 00000004 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_PT]
1186150246694	   IO	 11252	2947: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186150247214	   IO	 11252	2948: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186150247735	   IO	 11252	2949: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186150248256	   IO	 11252	2950: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186150248777	   IO	 11252	2951: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186150248777	   IO	 11252	2952: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186150249298	   IO	 11252	2953: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186150249819	   IO	 11252	2954: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186150250339	   IO	 11252	2955: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186150250860	   IO	 11252	2956: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186150250860	   IO	 11252	2957: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186150252423	   IO	 11252	2958: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186150252944	   IO	 11252	2959: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186150253464	   IO	 11252	2960: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186150253464	   IO	 11252	2961: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186150254506	   IO	 11252	2962: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186150254506	   IO	 11252	2963: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186150255027	   IO	 11252	2964: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186150255548	   IO	 11252	2965: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186150256069	   IO	 11252	2966: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186150256589	   IO	 11252	2967: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186150257110	   IO	 11252	2968: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186150257631	   IO	 11252	2969: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186150258152	   IO	 11252	2970: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186150258673	   IO	 11252	2971: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186150259714	   IO	 11252	2972: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186150260235	   IO	 11252	2973: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186150260756	   IO	 11252	2974: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186150261277	   IO	 11252	2975: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186150632631	   IO	 11252	2976: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186150633152	   IO	 11252	2977: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186150633673	   IO	 11252	2978: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186150634194	   IO	 11252	2979: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186150635235	   IO	 11252	2980: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186150635235	   IO	 11252	2981: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186150635756	   IO	 11252	2982: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186150636277	   IO	 11252	2983: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186150637319	   IO	 11252	2984: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186150637839	   IO	 11252	2985: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186150638360	   IO	 11252	2986: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186150638881	   IO	 11252	2987: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186150639923	   IO	 11252	2988: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186150640444	   IO	 11252	2989: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186150641485	   IO	 11252	2990: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186150641485	   IO	 11252	2991: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186150642527	   IO	 11252	2992: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186150643048	   IO	 11252	2993: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186150645131	   IO	 11252	2994: W reg 0x00002410 val 82100011 [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186150645131	   IO	 11252	2995: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186150645652	   IO	 11252	2996: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186150646173	   IO	 11252	2997: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186150646694	   IO	 11252	2998: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186150647214	   IO	 11252	2999: W reg 0x00002418 val 00000004 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_PT]
1186150647214	   IO	 11252	3000: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186150647735	   IO	 11252	3001: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186150648256	   IO	 11252	3002: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186150648777	   IO	 11252	3003: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186150649298	   IO	 11252	3004: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186150649298	   IO	 11252	3005: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186150649819	   IO	 11252	3006: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186150650339	   IO	 11252	3007: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186150650860	   IO	 11252	3008: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186150651381	   IO	 11252	3009: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186150651902	   IO	 11252	3010: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186150652944	   IO	 11252	3011: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186150652944	   IO	 11252	3012: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186150653464	   IO	 11252	3013: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186150653985	   IO	 11252	3014: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186150654506	   IO	 11252	3015: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186150655027	   IO	 11252	3016: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186150655548	   IO	 11252	3017: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186150656069	   IO	 11252	3018: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186150656589	   IO	 11252	3019: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186150657110	   IO	 11252	3020: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186150657631	   IO	 11252	3021: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186150658152	   IO	 11252	3022: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186150658673	   IO	 11252	3023: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186150659194	   IO	 11252	3024: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186150659714	   IO	 11252	3025: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186150660235	   IO	 11252	3026: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186150661277	   IO	 11252	3027: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186150661277	   IO	 11252	3028: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186150818569	   IO	 11266	3029: R reg 0x00000038 val 00000029 [   GPU_CTRL | LATEST_FLUSH (RO) ]
1186150837319	   IO	 11266	3030: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186150837839	   IO	 11266	3031: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186150838360	   IO	 11266	3032: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186150838881	   IO	 11266	3033: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186150839402	   IO	 11266	3034: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186150839923	   IO	 11266	3035: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186150840444	   IO	 11266	3036: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186150840964	   IO	 11266	3037: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186150841485	   IO	 11266	3038: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186150842006	   IO	 11266	3039: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186150842527	   IO	 11266	3040: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186150843048	   IO	 11266	3041: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186150844089	   IO	 11266	3042: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186150844610	   IO	 11266	3043: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186150845131	   IO	 11266	3044: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186150845652	   IO	 11266	3045: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186150846694	   IO	 11266	3046: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186150847214	   IO	 11266	3047: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186150853985	   IO	 11266	3048: W reg 0x000018c0 val 834fb300 [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_LO (RW)]
1186150854506	   IO	 11266	3049: W reg 0x000018c4 val 0000ffff [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_HI (RW)]
1186150855027	   IO	 11266	3050: W reg 0x000018d0 val 000000ff [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_LO (RW)]
1186150855548	   IO	 11266	3051: W reg 0x000018d4 val 00000000 [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_HI (RW)]
1186150856589	   IO	 11266	3052: W reg 0x000018d8 val 00087300 [   JOB_CTRL |  JOB_SLOT1 | JS_CONFIG_NEXT (RW)]
1186150857110	   IO	 11266	3053: W reg 0x000018f0 val 00000029 [   JOB_CTRL |  JOB_SLOT1 | JS_FLUSH_ID_NEXT (RW)]
1186150862319	   IO	 11266	3054: W reg 0x000018e0 val 00000001 [   JOB_CTRL |  JOB_SLOT1 | JS_COMMAND_NEXT (WO) | JS_COMMAND_START]
1186150867527	   IO	 11252	3055: W reg 0x00002410 val 8213000e [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186150868048	   IO	 11252	3056: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186150868569	   IO	 11252	3057: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186150869089	   IO	 11252	3058: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186150869610	   IO	 11252	3059: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186150869610	   IO	 11252	3060: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186150870131	   IO	 11252	3061: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186150870652	   IO	 11252	3062: W reg 0x00002418 val 00000004 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_PT]
1186150871173	   IO	 11252	3063: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186150871694	   IO	 11252	3064: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186150871694	   IO	 11252	3065: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186150872214	   IO	 11252	3066: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186150872735	   IO	 11252	3067: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186150873256	   IO	 11252	3068: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186150873777	   IO	 11252	3069: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186150874298	   IO	 11252	3070: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186150874298	   IO	 11266	3071: R reg 0x00000038 val 0000002b [   GPU_CTRL | LATEST_FLUSH (RO) ]
1186150874819	   IO	 11252	3072: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186150874819	   IO	 11252	3073: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186150875339	   IO	 11252	3074: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186150875860	   IO	 11252	3075: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186150876381	   IO	 11252	3076: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186150886798	   IO	 11266	3077: R reg 0x00000038 val 0000002b [   GPU_CTRL | LATEST_FLUSH (RO) ]
1186150894089	   IO	 11266	3078: R reg 0x00000038 val 0000002b [   GPU_CTRL | LATEST_FLUSH (RO) ]
1186150900339	   IO	 11266	3079: R reg 0x00000038 val 0000002b [   GPU_CTRL | LATEST_FLUSH (RO) ]
1186150907110	   IO	 11266	3080: R reg 0x00000038 val 0000002b [   GPU_CTRL | LATEST_FLUSH (RO) ]
1186150922735	   IO	 11266	3081: R reg 0x00000038 val 0000002b [   GPU_CTRL | LATEST_FLUSH (RO) ]
1186150930027	   IO	 11266	3082: R reg 0x00000038 val 0000002b [   GPU_CTRL | LATEST_FLUSH (RO) ]
1186151264923	   IO	 11266	3083: R reg 0x00000038 val 0000002b [   GPU_CTRL | LATEST_FLUSH (RO) ]
1186151286277	   IO	 11266	3084: R reg 0x00000038 val 0000002b [   GPU_CTRL | LATEST_FLUSH (RO) ]
1186151297735	   IO	 11266	3085: R reg 0x00000038 val 0000002b [   GPU_CTRL | LATEST_FLUSH (RO) ]
1186151318048	   IO	 11266	3086: R reg 0x00000038 val 0000002b [   GPU_CTRL | LATEST_FLUSH (RO) ]
1186151365964	   IO	 11252	3087: W reg 0x00002410 val 8213000e [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186151366485	   IO	 11252	3088: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186151366485	   IO	 11252	3089: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151367527	   IO	 11252	3090: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186151368048	   IO	 11252	3091: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151368569	   IO	 11252	3092: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151369089	   IO	 11252	3093: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151369610	   IO	 11252	3094: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151369610	   IO	 11252	3095: W reg 0x00002418 val 00000004 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_PT]
1186151370131	   IO	 11252	3096: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151371173	   IO	 11252	3097: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151371173	   IO	 11252	3098: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151371694	   IO	 11252	3099: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151372214	   IO	 11252	3100: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151372735	   IO	 11252	3101: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151373256	   IO	 11252	3102: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151373256	   IO	 11252	3103: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151373777	   IO	 11252	3104: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151374298	   IO	 11252	3105: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151374819	   IO	 11252	3106: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151375339	   IO	 11252	3107: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151375860	   IO	 11252	3108: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151375860	   IO	 11252	3109: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151376381	   IO	 11252	3110: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151376902	   IO	 11252	3111: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151377423	   IO	 11252	3112: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151377944	   IO	 11252	3113: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151377944	   IO	 11252	3114: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151378464	   IO	 11252	3115: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151378985	   IO	 11252	3116: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151379506	   IO	 11252	3117: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151380027	   IO	 11252	3118: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151380027	   IO	 11252	3119: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151380548	   IO	 11252	3120: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151381069	   IO	 11252	3121: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151381589	   IO	 11252	3122: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151382110	   IO	 11252	3123: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151382110	   IO	 11252	3124: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151382631	   IO	 11252	3125: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151383152	   IO	 11252	3126: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151383673	   IO	 11252	3127: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151384194	   IO	 11252	3128: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151384194	   IO	 11252	3129: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151384714	   IO	 11252	3130: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151385235	   IO	 11252	3131: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151385756	   IO	 11252	3132: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151386277	   IO	 11252	3133: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151386277	   IO	 11252	3134: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151386798	   IO	 11252	3135: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151387319	   IO	 11252	3136: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151387839	   IO	 11252	3137: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151388360	   IO	 11252	3138: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151388881	   IO	 11252	3139: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151388881	   IO	 11252	3140: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151389402	   IO	 11252	3141: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151389923	   IO	 11252	3142: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151390444	   IO	 11252	3143: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151390964	   IO	 11252	3144: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151390964	   IO	 11252	3145: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151391485	   IO	 11252	3146: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151392006	   IO	 11252	3147: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151392527	   IO	 11252	3148: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151393048	   IO	 11252	3149: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151393048	   IO	 11252	3150: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151393569	   IO	 11252	3151: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151394089	   IO	 11252	3152: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151394610	   IO	 11252	3153: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151395131	   IO	 11252	3154: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151395131	   IO	 11252	3155: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151395652	   IO	 11252	3156: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151396173	   IO	 11252	3157: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151396694	   IO	 11252	3158: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151397214	   IO	 11252	3159: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151397214	   IO	 11252	3160: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151397735	   IO	 11252	3161: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151398256	   IO	 11252	3162: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151398777	   IO	 11252	3163: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151399298	   IO	 11252	3164: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151399819	   IO	 11252	3165: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151399819	   IO	 11252	3166: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151400339	   IO	 11252	3167: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151400860	   IO	 11252	3168: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151401381	   IO	 11252	3169: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151401902	   IO	 11252	3170: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151401902	   IO	 11252	3171: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151402423	   IO	 11252	3172: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151402944	   IO	 11252	3173: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151403464	   IO	 11252	3174: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151403985	   IO	 11252	3175: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151403985	   IO	 11252	3176: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151404506	   IO	 11252	3177: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151405027	   IO	 11252	3178: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151405548	   IO	 11252	3179: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151406069	   IO	 11252	3180: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151406069	   IO	 11252	3181: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151406589	   IO	 11252	3182: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151407110	   IO	 11252	3183: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151407631	   IO	 11252	3184: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151408152	   IO	 11252	3185: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151408152	   IO	 11252	3186: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151408673	   IO	 11252	3187: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151409194	   IO	 11252	3188: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151409714	   IO	 11252	3189: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151410235	   IO	 11252	3190: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151410235	   IO	 11252	3191: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151410756	   IO	 11252	3192: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151411277	   IO	 11252	3193: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151411798	   IO	 11252	3194: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151412319	   IO	 11252	3195: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151412839	   IO	 11252	3196: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151412839	   IO	 11252	3197: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151413360	   IO	 11252	3198: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151413881	   IO	 11252	3199: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151414402	   IO	 11252	3200: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151414923	   IO	 11252	3201: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151414923	   IO	 11252	3202: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151415444	   IO	 11252	3203: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151415964	   IO	 11252	3204: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151416485	   IO	 11252	3205: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151417006	   IO	 11252	3206: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151417006	   IO	 11252	3207: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151417527	   IO	 11252	3208: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151418048	   IO	 11252	3209: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151418569	   IO	 11252	3210: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151419089	   IO	 11252	3211: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151419089	   IO	 11252	3212: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151419610	   IO	 11252	3213: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151420131	   IO	 11252	3214: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151420652	   IO	 11252	3215: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151421173	   IO	 11252	3216: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151421173	   IO	 11252	3217: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151421694	   IO	 11252	3218: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151422214	   IO	 11252	3219: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151422735	   IO	 11252	3220: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151423256	   IO	 11252	3221: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151423256	   IO	 11252	3222: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151423777	   IO	 11252	3223: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151424298	   IO	 11252	3224: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151424819	   IO	 11252	3225: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151425339	   IO	 11252	3226: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151425860	   IO	 11252	3227: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151425860	   IO	 11252	3228: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151426381	   IO	 11252	3229: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151426902	   IO	 11252	3230: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151427423	   IO	 11252	3231: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151427944	   IO	 11252	3232: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151427944	   IO	 11252	3233: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151428464	   IO	 11252	3234: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151428985	   IO	 11252	3235: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151429506	   IO	 11252	3236: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151430027	   IO	 11252	3237: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151430027	   IO	 11252	3238: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151430548	   IO	 11252	3239: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151431069	   IO	 11252	3240: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151431589	   IO	 11252	3241: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151432110	   IO	 11252	3242: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151432110	   IO	 11252	3243: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151432631	   IO	 11252	3244: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151433152	   IO	 11252	3245: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151433673	   IO	 11252	3246: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151434194	   IO	 11252	3247: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151434194	   IO	 11252	3248: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151434714	   IO	 11252	3249: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151435235	   IO	 11252	3250: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151435756	   IO	 11252	3251: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151436277	   IO	 11252	3252: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151436798	   IO	 11252	3253: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151436798	   IO	 11252	3254: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151437319	   IO	 11252	3255: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151437839	   IO	 11252	3256: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151438360	   IO	 11252	3257: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151438881	   IO	 11252	3258: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151438881	   IO	 11252	3259: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151439402	   IO	 11252	3260: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151439923	   IO	 11252	3261: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151440444	   IO	 11252	3262: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151440964	   IO	 11252	3263: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151440964	   IO	 11252	3264: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151441485	   IO	 11252	3265: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151442006	   IO	 11252	3266: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151442527	   IO	 11252	3267: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151443048	   IO	 11252	3268: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151443048	   IO	 11252	3269: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151443569	   IO	 11252	3270: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151444089	   IO	 11252	3271: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151444610	   IO	 11252	3272: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151445131	   IO	 11252	3273: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151445131	   IO	 11252	3274: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151445652	   IO	 11252	3275: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151446173	   IO	 11252	3276: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151446694	   IO	 11252	3277: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151447214	   IO	 11252	3278: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151447214	   IO	 11252	3279: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151447735	   IO	 11252	3280: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151448256	   IO	 11252	3281: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151448777	   IO	 11252	3282: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151449298	   IO	 11252	3283: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151449819	   IO	 11252	3284: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151449819	   IO	 11252	3285: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151450339	   IO	 11252	3286: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151450860	   IO	 11252	3287: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151451381	   IO	 11252	3288: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151451902	   IO	 11252	3289: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151451902	   IO	 11252	3290: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151452423	   IO	 11252	3291: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151452944	   IO	 11252	3292: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151453464	   IO	 11252	3293: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151453985	   IO	 11252	3294: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151453985	   IO	 11252	3295: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151454506	   IO	 11252	3296: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151455027	   IO	 11252	3297: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151455548	   IO	 11252	3298: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151456069	   IO	 11252	3299: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151456069	   IO	 11252	3300: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151456589	   IO	 11252	3301: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151457110	   IO	 11252	3302: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151457631	   IO	 11252	3303: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151458152	   IO	 11252	3304: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151458152	   IO	 11252	3305: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151458673	   IO	 11252	3306: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151459194	   IO	 11252	3307: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151459714	   IO	 11252	3308: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151460235	   IO	 11252	3309: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151460235	   IO	 11252	3310: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151460756	   IO	 11252	3311: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151461277	   IO	 11252	3312: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151461798	   IO	 11252	3313: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151462319	   IO	 11252	3314: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151462839	   IO	 11252	3315: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151462839	   IO	 11252	3316: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151463360	   IO	 11252	3317: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151463881	   IO	 11252	3318: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151464402	   IO	 11252	3319: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151464923	   IO	 11252	3320: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151464923	   IO	 11252	3321: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151465444	   IO	 11252	3322: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151465964	   IO	 11252	3323: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151466485	   IO	 11252	3324: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151467006	   IO	 11252	3325: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151467006	   IO	 11252	3326: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151467527	   IO	 11252	3327: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151468048	   IO	 11252	3328: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151468569	   IO	 11252	3329: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151469089	   IO	 11252	3330: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151469089	   IO	 11252	3331: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151469610	   IO	 11252	3332: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151470131	   IO	 11252	3333: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151470652	   IO	 11252	3334: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151471173	   IO	 11252	3335: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151471173	   IO	 11252	3336: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151471694	   IO	 11252	3337: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151472214	   IO	 11252	3338: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151472735	   IO	 11252	3339: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151473256	   IO	 11252	3340: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151473256	   IO	 11252	3341: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151473777	   IO	 11252	3342: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151474298	   IO	 11252	3343: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151474819	   IO	 11252	3344: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151475339	   IO	 11252	3345: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151475860	   IO	 11252	3346: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151475860	   IO	 11252	3347: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151476381	   IO	 11252	3348: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151476902	   IO	 11252	3349: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151477423	   IO	 11252	3350: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151477944	   IO	 11252	3351: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151477944	   IO	 11252	3352: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151478464	   IO	 11252	3353: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151478985	   IO	 11252	3354: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151479506	   IO	 11252	3355: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151480027	   IO	 11252	3356: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151480027	   IO	 11252	3357: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151480548	   IO	 11252	3358: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151481069	   IO	 11252	3359: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151481589	   IO	 11252	3360: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151482110	   IO	 11252	3361: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151482110	   IO	 11252	3362: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151482631	   IO	 11252	3363: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151483152	   IO	 11252	3364: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151483673	   IO	 11252	3365: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151484194	   IO	 11252	3366: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151484194	   IO	 11252	3367: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151484714	   IO	 11252	3368: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151485235	   IO	 11252	3369: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151485756	   IO	 11252	3370: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151486277	   IO	 11252	3371: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151486277	   IO	 11252	3372: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151486798	   IO	 11252	3373: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151487319	   IO	 11252	3374: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151487839	   IO	 11252	3375: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151488360	   IO	 11252	3376: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151488881	   IO	 11252	3377: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151488881	   IO	 11252	3378: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151489402	   IO	 11252	3379: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151489923	   IO	 11252	3380: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151490444	   IO	 11252	3381: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151490964	   IO	 11252	3382: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151490964	   IO	 11252	3383: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151491485	   IO	 11252	3384: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151492006	   IO	 11252	3385: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151492527	   IO	 11252	3386: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151493048	   IO	 11252	3387: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151493048	   IO	 11252	3388: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151493569	   IO	 11252	3389: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151494089	   IO	 11252	3390: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151494610	   IO	 11252	3391: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151495131	   IO	 11252	3392: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151495131	   IO	 11252	3393: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151495652	   IO	 11252	3394: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151496173	   IO	 11252	3395: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151496694	   IO	 11252	3396: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151497214	   IO	 11252	3397: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151497214	   IO	 11252	3398: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151497735	   IO	 11252	3399: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151498256	   IO	 11252	3400: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151498777	   IO	 11252	3401: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151499298	   IO	 11252	3402: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151499298	   IO	 11252	3403: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151499819	   IO	 11252	3404: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151500339	   IO	 11252	3405: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151500860	   IO	 11252	3406: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151501381	   IO	 11252	3407: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151501902	   IO	 11252	3408: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151501902	   IO	 11252	3409: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151502423	   IO	 11252	3410: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151502944	   IO	 11252	3411: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151503464	   IO	 11252	3412: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151503985	   IO	 11252	3413: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151503985	   IO	 11252	3414: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151504506	   IO	 11252	3415: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151505027	   IO	 11252	3416: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151505548	   IO	 11252	3417: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151506069	   IO	 11252	3418: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151506069	   IO	 11252	3419: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151506589	   IO	 11252	3420: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151507110	   IO	 11252	3421: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151507631	   IO	 11252	3422: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151508152	   IO	 11252	3423: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151508152	   IO	 11252	3424: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151508673	   IO	 11252	3425: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151509194	   IO	 11252	3426: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151509714	   IO	 11252	3427: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151510235	   IO	 11252	3428: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151510235	   IO	 11252	3429: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151510756	   IO	 11252	3430: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151511277	   IO	 11252	3431: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151511798	   IO	 11252	3432: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151512319	   IO	 11252	3433: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151512839	   IO	 11252	3434: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151512839	   IO	 11252	3435: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151513360	   IO	 11252	3436: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151513881	   IO	 11252	3437: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151514402	   IO	 11252	3438: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151514923	   IO	 11252	3439: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151514923	   IO	 11252	3440: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151515444	   IO	 11252	3441: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151515964	   IO	 11252	3442: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151516485	   IO	 11252	3443: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151517006	   IO	 11252	3444: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151517006	   IO	 11252	3445: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151517527	   IO	 11252	3446: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151518048	   IO	 11252	3447: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151518569	   IO	 11252	3448: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151519089	   IO	 11252	3449: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151519089	   IO	 11252	3450: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151519610	   IO	 11252	3451: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151520131	   IO	 11252	3452: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151520652	   IO	 11252	3453: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151521173	   IO	 11252	3454: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151521173	   IO	 11252	3455: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151521694	   IO	 11252	3456: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151522214	   IO	 11252	3457: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151522735	   IO	 11252	3458: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151523256	   IO	 11252	3459: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151523256	   IO	 11252	3460: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151523777	   IO	 11252	3461: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151524298	   IO	 11252	3462: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151524819	   IO	 11252	3463: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151525339	   IO	 11252	3464: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151525339	   IO	 11252	3465: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151525860	   IO	 11252	3466: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151526381	   IO	 11252	3467: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151526902	   IO	 11252	3468: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151527423	   IO	 11252	3469: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151527423	   IO	 11252	3470: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151527944	   IO	 11252	3471: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151528464	   IO	 11252	3472: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151528985	   IO	 11252	3473: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151528985	   IO	 11252	3474: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151529506	   IO	 11252	3475: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151530027	   IO	 11252	3476: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151530548	   IO	 11252	3477: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151531069	   IO	 11252	3478: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151531069	   IO	 11252	3479: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151531589	   IO	 11252	3480: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151532110	   IO	 11252	3481: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151532631	   IO	 11252	3482: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151533152	   IO	 11252	3483: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151533152	   IO	 11252	3484: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151533673	   IO	 11252	3485: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151534194	   IO	 11252	3486: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151534714	   IO	 11252	3487: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151535235	   IO	 11252	3488: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151535235	   IO	 11252	3489: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151535756	   IO	 11252	3490: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151536277	   IO	 11252	3491: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151536798	   IO	 11252	3492: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151536798	   IO	 11252	3493: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151537319	   IO	 11252	3494: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151537839	   IO	 11252	3495: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151538360	   IO	 11252	3496: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151538881	   IO	 11252	3497: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151538881	   IO	 11252	3498: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151539402	   IO	 11252	3499: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151539923	   IO	 11252	3500: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151540444	   IO	 11252	3501: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151540964	   IO	 11252	3502: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151540964	   IO	 11252	3503: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151541485	   IO	 11252	3504: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151542006	   IO	 11252	3505: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151542527	   IO	 11252	3506: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151542527	   IO	 11252	3507: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151543048	   IO	 11252	3508: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151543569	   IO	 11252	3509: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151544089	   IO	 11252	3510: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151544610	   IO	 11252	3511: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151544610	   IO	 11252	3512: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151545131	   IO	 11252	3513: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151545652	   IO	 11252	3514: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151546173	   IO	 11252	3515: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151546173	   IO	 11252	3516: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151546694	   IO	 11252	3517: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151547214	   IO	 11252	3518: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151547735	   IO	 11252	3519: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151548256	   IO	 11252	3520: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151548256	   IO	 11252	3521: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151548777	   IO	 11252	3522: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151549298	   IO	 11252	3523: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151549819	   IO	 11252	3524: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151549819	   IO	 11252	3525: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151550339	   IO	 11252	3526: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151550860	   IO	 11252	3527: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151551381	   IO	 11252	3528: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151551381	   IO	 11252	3529: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151551902	   IO	 11252	3530: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151552423	   IO	 11252	3531: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151552944	   IO	 11252	3532: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151553464	   IO	 11252	3533: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151553464	   IO	 11252	3534: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151553985	   IO	 11252	3535: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151554506	   IO	 11252	3536: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151555027	   IO	 11252	3537: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151555027	   IO	 11252	3538: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151555548	   IO	 11252	3539: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151556069	   IO	 11252	3540: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151556589	   IO	 11252	3541: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151557110	   IO	 11252	3542: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151557110	   IO	 11252	3543: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151557631	   IO	 11252	3544: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151558152	   IO	 11252	3545: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151558673	   IO	 11252	3546: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151558673	   IO	 11252	3547: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151559194	   IO	 11252	3548: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151559714	   IO	 11252	3549: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151560235	   IO	 11252	3550: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151560235	   IO	 11252	3551: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151560756	   IO	 11252	3552: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151561277	   IO	 11252	3553: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151561798	   IO	 11252	3554: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151562319	   IO	 11252	3555: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151562319	   IO	 11252	3556: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151562839	   IO	 11252	3557: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151563360	   IO	 11252	3558: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151563881	   IO	 11252	3559: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151563881	   IO	 11252	3560: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151564402	   IO	 11252	3561: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151564923	   IO	 11252	3562: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151565444	   IO	 11252	3563: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151565444	   IO	 11252	3564: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151565964	   IO	 11252	3565: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151566485	   IO	 11252	3566: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151567006	   IO	 11252	3567: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151567527	   IO	 11252	3568: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151567527	   IO	 11252	3569: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151568048	   IO	 11252	3570: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151568569	   IO	 11252	3571: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151569089	   IO	 11252	3572: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151569089	   IO	 11252	3573: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151569610	   IO	 11252	3574: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151570131	   IO	 11252	3575: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151570652	   IO	 11252	3576: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151570652	   IO	 11252	3577: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151571173	   IO	 11252	3578: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151571694	   IO	 11252	3579: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151572214	   IO	 11252	3580: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151572214	   IO	 11252	3581: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151572735	   IO	 11252	3582: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151573256	   IO	 11252	3583: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151573777	   IO	 11252	3584: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151573777	   IO	 11252	3585: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151574298	   IO	 11252	3586: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151574819	   IO	 11252	3587: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151575339	   IO	 11252	3588: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151575339	   IO	 11252	3589: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151575860	   IO	 11252	3590: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151576381	   IO	 11252	3591: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151576902	   IO	 11252	3592: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151576902	   IO	 11252	3593: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151577423	   IO	 11252	3594: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151577944	   IO	 11252	3595: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151578464	   IO	 11252	3596: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151578985	   IO	 11252	3597: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151578985	   IO	 11252	3598: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151579506	   IO	 11252	3599: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151580027	   IO	 11252	3600: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151580548	   IO	 11252	3601: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151580548	   IO	 11252	3602: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151581069	   IO	 11252	3603: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151581589	   IO	 11252	3604: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151582110	   IO	 11252	3605: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151582110	   IO	 11252	3606: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151582631	   IO	 11252	3607: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151583152	   IO	 11252	3608: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151583673	   IO	 11252	3609: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151583673	   IO	 11252	3610: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151584194	   IO	 11252	3611: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151584714	   IO	 11252	3612: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151585235	   IO	 11252	3613: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151585235	   IO	 11252	3614: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151585756	   IO	 11252	3615: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151586277	   IO	 11252	3616: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151586798	   IO	 11252	3617: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151586798	   IO	 11252	3618: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151587319	   IO	 11252	3619: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151587839	   IO	 11252	3620: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151588360	   IO	 11252	3621: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151588360	   IO	 11252	3622: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151588881	   IO	 11252	3623: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151589402	   IO	 11252	3624: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151589923	   IO	 11252	3625: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151589923	   IO	 11252	3626: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151590444	   IO	 11252	3627: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151590964	   IO	 11252	3628: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151591485	   IO	 11252	3629: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151591485	   IO	 11252	3630: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151592006	   IO	 11252	3631: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151592527	   IO	 11252	3632: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151593048	   IO	 11252	3633: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151593048	   IO	 11252	3634: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151593569	   IO	 11252	3635: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151594089	   IO	 11252	3636: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151594610	   IO	 11252	3637: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151594610	   IO	 11252	3638: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151595131	   IO	 11252	3639: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151595652	   IO	 11252	3640: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151596173	   IO	 11252	3641: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151596173	   IO	 11252	3642: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151596694	   IO	 11252	3643: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151597214	   IO	 11252	3644: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151597735	   IO	 11252	3645: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151597735	   IO	 11252	3646: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151598256	   IO	 11252	3647: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151598777	   IO	 11252	3648: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151599298	   IO	 11252	3649: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151599298	   IO	 11252	3650: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151599819	   IO	 11252	3651: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151600339	   IO	 11252	3652: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151600860	   IO	 11252	3653: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151600860	   IO	 11252	3654: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151601381	   IO	 11252	3655: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151601902	   IO	 11252	3656: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151602423	   IO	 11252	3657: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151602423	   IO	 11252	3658: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151602944	   IO	 11252	3659: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151603464	   IO	 11252	3660: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151603985	   IO	 11252	3661: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151603985	   IO	 11252	3662: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151604506	   IO	 11252	3663: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151605027	   IO	 11252	3664: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151605027	   IO	 11252	3665: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151605548	   IO	 11252	3666: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151606069	   IO	 11252	3667: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151606589	   IO	 11252	3668: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151606589	   IO	 11252	3669: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151607110	   IO	 11252	3670: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151607631	   IO	 11252	3671: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151608152	   IO	 11252	3672: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151608152	   IO	 11252	3673: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151608673	   IO	 11252	3674: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151609194	   IO	 11252	3675: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151609714	   IO	 11252	3676: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151609714	   IO	 11252	3677: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151610235	   IO	 11252	3678: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151610756	   IO	 11252	3679: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151611277	   IO	 11252	3680: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151611277	   IO	 11252	3681: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151611798	   IO	 11252	3682: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151612319	   IO	 11252	3683: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151612839	   IO	 11252	3684: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151612839	   IO	 11252	3685: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151613360	   IO	 11252	3686: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151613881	   IO	 11252	3687: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151613881	   IO	 11252	3688: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151614402	   IO	 11252	3689: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151614923	   IO	 11252	3690: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151615444	   IO	 11252	3691: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151615444	   IO	 11252	3692: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151615964	   IO	 11252	3693: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151616485	   IO	 11252	3694: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151747735	   IO	 11252	3695: W reg 0x00002410 val 78600011 [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186151748256	   IO	 11252	3696: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186151748256	   IO	 11252	3697: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151748777	   IO	 11252	3698: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186151749819	   IO	 11252	3699: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151749819	   IO	 11252	3700: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151750339	   IO	 11252	3701: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151750860	   IO	 11252	3702: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151751381	   IO	 11252	3703: W reg 0x00002418 val 00000004 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_PT]
1186151751381	   IO	 11252	3704: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151751902	   IO	 11252	3705: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151752423	   IO	 11252	3706: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151752423	   IO	 11252	3707: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151752944	   IO	 11252	3708: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151753464	   IO	 11252	3709: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151753985	   IO	 11252	3710: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151753985	   IO	 11252	3711: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151754506	   IO	 11252	3712: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151755027	   IO	 11252	3713: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151755027	   IO	 11252	3714: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151755548	   IO	 11252	3715: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151756069	   IO	 11252	3716: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151756069	   IO	 11252	3717: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151756589	   IO	 11252	3718: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151757110	   IO	 11252	3719: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151757631	   IO	 11252	3720: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151757631	   IO	 11252	3721: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151758152	   IO	 11252	3722: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151758673	   IO	 11252	3723: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151758673	   IO	 11252	3724: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151759194	   IO	 11252	3725: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151759714	   IO	 11252	3726: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151760235	   IO	 11252	3727: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151760235	   IO	 11252	3728: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151760756	   IO	 11252	3729: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151761277	   IO	 11252	3730: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151761277	   IO	 11252	3731: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151761798	   IO	 11252	3732: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151762319	   IO	 11252	3733: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151762319	   IO	 11252	3734: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151762839	   IO	 11252	3735: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151763360	   IO	 11252	3736: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151763881	   IO	 11252	3737: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151763881	   IO	 11252	3738: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151764402	   IO	 11252	3739: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151764923	   IO	 11252	3740: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151764923	   IO	 11252	3741: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151765444	   IO	 11252	3742: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151765964	   IO	 11252	3743: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151766485	   IO	 11252	3744: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151766485	   IO	 11252	3745: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151767006	   IO	 11252	3746: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151767527	   IO	 11252	3747: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151767527	   IO	 11252	3748: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151768048	   IO	 11252	3749: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151768569	   IO	 11252	3750: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151768569	   IO	 11252	3751: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151769089	   IO	 11252	3752: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151769610	   IO	 11252	3753: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151770131	   IO	 11252	3754: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151770131	   IO	 11252	3755: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151770652	   IO	 11252	3756: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151771173	   IO	 11252	3757: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151771173	   IO	 11252	3758: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151771694	   IO	 11252	3759: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151772214	   IO	 11252	3760: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151772735	   IO	 11252	3761: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151772735	   IO	 11252	3762: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151773256	   IO	 11252	3763: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151773777	   IO	 11252	3764: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151773777	   IO	 11252	3765: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151774298	   IO	 11252	3766: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151774819	   IO	 11252	3767: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151774819	   IO	 11252	3768: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151775339	   IO	 11252	3769: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151775860	   IO	 11252	3770: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151776381	   IO	 11252	3771: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151776381	   IO	 11252	3772: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151776902	   IO	 11252	3773: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151777423	   IO	 11252	3774: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151777423	   IO	 11252	3775: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151777944	   IO	 11252	3776: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151778464	   IO	 11252	3777: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151778985	   IO	 11252	3778: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151778985	   IO	 11252	3779: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151779506	   IO	 11252	3780: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151780027	   IO	 11252	3781: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151780027	   IO	 11252	3782: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151780548	   IO	 11252	3783: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151781069	   IO	 11252	3784: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151781069	   IO	 11252	3785: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151781589	   IO	 11252	3786: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151782110	   IO	 11252	3787: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151782631	   IO	 11252	3788: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151782631	   IO	 11252	3789: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151783152	   IO	 11252	3790: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151783673	   IO	 11252	3791: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151783673	   IO	 11252	3792: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151784194	   IO	 11252	3793: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151784714	   IO	 11252	3794: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151785235	   IO	 11252	3795: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151785235	   IO	 11252	3796: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151785756	   IO	 11252	3797: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151786277	   IO	 11252	3798: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151786277	   IO	 11252	3799: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151786798	   IO	 11252	3800: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151787319	   IO	 11252	3801: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151787319	   IO	 11252	3802: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151787839	   IO	 11252	3803: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151788360	   IO	 11252	3804: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151788881	   IO	 11252	3805: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151788881	   IO	 11252	3806: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151789402	   IO	 11252	3807: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151789923	   IO	 11252	3808: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151789923	   IO	 11252	3809: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151790444	   IO	 11252	3810: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151790964	   IO	 11252	3811: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151791485	   IO	 11252	3812: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151791485	   IO	 11252	3813: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151792006	   IO	 11252	3814: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151792527	   IO	 11252	3815: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151792527	   IO	 11252	3816: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151793048	   IO	 11252	3817: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151793569	   IO	 11252	3818: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151793569	   IO	 11252	3819: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151794089	   IO	 11252	3820: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151794610	   IO	 11252	3821: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151795131	   IO	 11252	3822: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151795131	   IO	 11252	3823: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151795652	   IO	 11252	3824: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151796173	   IO	 11252	3825: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151796173	   IO	 11252	3826: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151796694	   IO	 11252	3827: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151797214	   IO	 11252	3828: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151797735	   IO	 11252	3829: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151797735	   IO	 11252	3830: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151798256	   IO	 11252	3831: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151798777	   IO	 11252	3832: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151798777	   IO	 11252	3833: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151799298	   IO	 11252	3834: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151799819	   IO	 11252	3835: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151799819	   IO	 11252	3836: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151800339	   IO	 11252	3837: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151800860	   IO	 11252	3838: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151801381	   IO	 11252	3839: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151801381	   IO	 11252	3840: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151801902	   IO	 11252	3841: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151802423	   IO	 11252	3842: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151802423	   IO	 11252	3843: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151802944	   IO	 11252	3844: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151803464	   IO	 11252	3845: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151803985	   IO	 11252	3846: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151803985	   IO	 11252	3847: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151804506	   IO	 11252	3848: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151805027	   IO	 11252	3849: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151805027	   IO	 11252	3850: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151805548	   IO	 11252	3851: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151806069	   IO	 11252	3852: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151806069	   IO	 11252	3853: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151806589	   IO	 11252	3854: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151807110	   IO	 11252	3855: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151807631	   IO	 11252	3856: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151807631	   IO	 11252	3857: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151808152	   IO	 11252	3858: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151808673	   IO	 11252	3859: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151808673	   IO	 11252	3860: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151809194	   IO	 11252	3861: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151809714	   IO	 11252	3862: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151810235	   IO	 11252	3863: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151810235	   IO	 11252	3864: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151810756	   IO	 11252	3865: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151811277	   IO	 11252	3866: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151811277	   IO	 11252	3867: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151811798	   IO	 11252	3868: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151812319	   IO	 11252	3869: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151812319	   IO	 11252	3870: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151812839	   IO	 11252	3871: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151813360	   IO	 11252	3872: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151813881	   IO	 11252	3873: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151813881	   IO	 11252	3874: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151814402	   IO	 11252	3875: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151814923	   IO	 11252	3876: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151814923	   IO	 11252	3877: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151815444	   IO	 11252	3878: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151815964	   IO	 11252	3879: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151816485	   IO	 11252	3880: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151816485	   IO	 11252	3881: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151817006	   IO	 11252	3882: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151817527	   IO	 11252	3883: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151817527	   IO	 11252	3884: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151818048	   IO	 11252	3885: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151818569	   IO	 11252	3886: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151818569	   IO	 11252	3887: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151819089	   IO	 11252	3888: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151819610	   IO	 11252	3889: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151820131	   IO	 11252	3890: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151820131	   IO	 11252	3891: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151820652	   IO	 11252	3892: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151821173	   IO	 11252	3893: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151821173	   IO	 11252	3894: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151821694	   IO	 11252	3895: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151822214	   IO	 11252	3896: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151822214	   IO	 11252	3897: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151822735	   IO	 11252	3898: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151823256	   IO	 11252	3899: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151823777	   IO	 11252	3900: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151823777	   IO	 11252	3901: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151824298	   IO	 11252	3902: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151824819	   IO	 11252	3903: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151824819	   IO	 11252	3904: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151825339	   IO	 11252	3905: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151825860	   IO	 11252	3906: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151826381	   IO	 11252	3907: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151826381	   IO	 11252	3908: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151826902	   IO	 11252	3909: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151827423	   IO	 11252	3910: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151827423	   IO	 11252	3911: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151827944	   IO	 11252	3912: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151828464	   IO	 11252	3913: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151828985	   IO	 11252	3914: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151828985	   IO	 11252	3915: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151829506	   IO	 11252	3916: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151830027	   IO	 11252	3917: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151830027	   IO	 11252	3918: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151830548	   IO	 11252	3919: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151831069	   IO	 11252	3920: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151831069	   IO	 11252	3921: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151831589	   IO	 11252	3922: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151832110	   IO	 11252	3923: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151832631	   IO	 11252	3924: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151832631	   IO	 11252	3925: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151833152	   IO	 11252	3926: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151833673	   IO	 11252	3927: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151833673	   IO	 11252	3928: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151834194	   IO	 11252	3929: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151834714	   IO	 11252	3930: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151835235	   IO	 11252	3931: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151835235	   IO	 11252	3932: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151835756	   IO	 11252	3933: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151836277	   IO	 11252	3934: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151836277	   IO	 11252	3935: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151836798	   IO	 11252	3936: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151837319	   IO	 11252	3937: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151837319	   IO	 11252	3938: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151837839	   IO	 11252	3939: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151838360	   IO	 11252	3940: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151838881	   IO	 11252	3941: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151838881	   IO	 11252	3942: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151839402	   IO	 11252	3943: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151839923	   IO	 11252	3944: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151839923	   IO	 11252	3945: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151840444	   IO	 11252	3946: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151840964	   IO	 11252	3947: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151841485	   IO	 11252	3948: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151841485	   IO	 11252	3949: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151842006	   IO	 11252	3950: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151842527	   IO	 11252	3951: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151843048	   IO	 11252	3952: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151843569	   IO	 11252	3953: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151843569	   IO	 11252	3954: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151844089	   IO	 11252	3955: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151844610	   IO	 11252	3956: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151844610	   IO	 11252	3957: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151845131	   IO	 11252	3958: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151845652	   IO	 11252	3959: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151845652	   IO	 11252	3960: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151846173	   IO	 11252	3961: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151846694	   IO	 11252	3962: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151847214	   IO	 11252	3963: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151847214	   IO	 11252	3964: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151847735	   IO	 11252	3965: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151848256	   IO	 11252	3966: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151848256	   IO	 11252	3967: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151848777	   IO	 11252	3968: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151849298	   IO	 11252	3969: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151849819	   IO	 11252	3970: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151849819	   IO	 11252	3971: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151850339	   IO	 11252	3972: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151850860	   IO	 11252	3973: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151850860	   IO	 11252	3974: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151851381	   IO	 11252	3975: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151851902	   IO	 11252	3976: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151851902	   IO	 11252	3977: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151852423	   IO	 11252	3978: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151852944	   IO	 11252	3979: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151853464	   IO	 11252	3980: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151853464	   IO	 11252	3981: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151853985	   IO	 11252	3982: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151854506	   IO	 11252	3983: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151854506	   IO	 11252	3984: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151855027	   IO	 11252	3985: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151855548	   IO	 11252	3986: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151856069	   IO	 11252	3987: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151856069	   IO	 11252	3988: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151856589	   IO	 11252	3989: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151857110	   IO	 11252	3990: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151857110	   IO	 11252	3991: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151857631	   IO	 11252	3992: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151858152	   IO	 11252	3993: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151858152	   IO	 11252	3994: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151858673	   IO	 11252	3995: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151859194	   IO	 11252	3996: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151859714	   IO	 11252	3997: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151859714	   IO	 11252	3998: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151860235	   IO	 11252	3999: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151860756	   IO	 11252	4000: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151860756	   IO	 11252	4001: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151861277	   IO	 11252	4002: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151861798	   IO	 11252	4003: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151862319	   IO	 11252	4004: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151862319	   IO	 11252	4005: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151862839	   IO	 11252	4006: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151863360	   IO	 11252	4007: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151863360	   IO	 11252	4008: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151863881	   IO	 11252	4009: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151864402	   IO	 11252	4010: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151864402	   IO	 11252	4011: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151864923	   IO	 11252	4012: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151865444	   IO	 11252	4013: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151865964	   IO	 11252	4014: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151865964	   IO	 11252	4015: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151866485	   IO	 11252	4016: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151867006	   IO	 11252	4017: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151867006	   IO	 11252	4018: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151867527	   IO	 11252	4019: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151868048	   IO	 11252	4020: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151868048	   IO	 11252	4021: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151868569	   IO	 11252	4022: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151869089	   IO	 11252	4023: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151869610	   IO	 11252	4024: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151869610	   IO	 11252	4025: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151870131	   IO	 11252	4026: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151870652	   IO	 11252	4027: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151870652	   IO	 11252	4028: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151871173	   IO	 11252	4029: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151871694	   IO	 11252	4030: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151872214	   IO	 11252	4031: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151872214	   IO	 11252	4032: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151872735	   IO	 11252	4033: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151873256	   IO	 11252	4034: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151873256	   IO	 11252	4035: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151873777	   IO	 11252	4036: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151874298	   IO	 11252	4037: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151874298	   IO	 11252	4038: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151874819	   IO	 11252	4039: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151875339	   IO	 11252	4040: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151875860	   IO	 11252	4041: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151875860	   IO	 11252	4042: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151876381	   IO	 11252	4043: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151876902	   IO	 11252	4044: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151876902	   IO	 11252	4045: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151877423	   IO	 11252	4046: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151877944	   IO	 11252	4047: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151878464	   IO	 11252	4048: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151878464	   IO	 11252	4049: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151878985	   IO	 11252	4050: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151879506	   IO	 11252	4051: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151879506	   IO	 11252	4052: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151880027	   IO	 11252	4053: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151880548	   IO	 11252	4054: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151880548	   IO	 11252	4055: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151881069	   IO	 11252	4056: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151881589	   IO	 11252	4057: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151882110	   IO	 11252	4058: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151882110	   IO	 11252	4059: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151882631	   IO	 11252	4060: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151883152	   IO	 11252	4061: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151883152	   IO	 11252	4062: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151883673	   IO	 11252	4063: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151884194	   IO	 11252	4064: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151884714	   IO	 11252	4065: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151884714	   IO	 11252	4066: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151885235	   IO	 11252	4067: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151885756	   IO	 11252	4068: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151885756	   IO	 11252	4069: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151886277	   IO	 11252	4070: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151886798	   IO	 11252	4071: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151886798	   IO	 11252	4072: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151887319	   IO	 11252	4073: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151887839	   IO	 11252	4074: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151888360	   IO	 11252	4075: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151888360	   IO	 11252	4076: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151888881	   IO	 11252	4077: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151889402	   IO	 11252	4078: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151889402	   IO	 11252	4079: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151889923	   IO	 11252	4080: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151890444	   IO	 11252	4081: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151890964	   IO	 11252	4082: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151890964	   IO	 11252	4083: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151891485	   IO	 11252	4084: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151892006	   IO	 11252	4085: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151892006	   IO	 11252	4086: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151892527	   IO	 11252	4087: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151893048	   IO	 11252	4088: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151893569	   IO	 11252	4089: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151893569	   IO	 11252	4090: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151894089	   IO	 11252	4091: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151894610	   IO	 11252	4092: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151894610	   IO	 11252	4093: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151895131	   IO	 11252	4094: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151895652	   IO	 11252	4095: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151895652	   IO	 11252	4096: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151896173	   IO	 11252	4097: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151896694	   IO	 11252	4098: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151897214	   IO	 11252	4099: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151897214	   IO	 11252	4100: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151897735	   IO	 11252	4101: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151898256	   IO	 11252	4102: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151898256	   IO	 11252	4103: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151898777	   IO	 11252	4104: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151899298	   IO	 11252	4105: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151899819	   IO	 11252	4106: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151899819	   IO	 11252	4107: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151900339	   IO	 11252	4108: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151900860	   IO	 11252	4109: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151900860	   IO	 11252	4110: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151901381	   IO	 11252	4111: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151901902	   IO	 11252	4112: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151901902	   IO	 11252	4113: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151902423	   IO	 11252	4114: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151902944	   IO	 11252	4115: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151903464	   IO	 11252	4116: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151903464	   IO	 11252	4117: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151903985	   IO	 11252	4118: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151904506	   IO	 11252	4119: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151904506	   IO	 11252	4120: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151905027	   IO	 11252	4121: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151905548	   IO	 11252	4122: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151906069	   IO	 11252	4123: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151906069	   IO	 11252	4124: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151906589	   IO	 11252	4125: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151907110	   IO	 11252	4126: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151907110	   IO	 11252	4127: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151907631	   IO	 11252	4128: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151908152	   IO	 11252	4129: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151908152	   IO	 11252	4130: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151908673	   IO	 11252	4131: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151909194	   IO	 11252	4132: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151909714	   IO	 11252	4133: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151909714	   IO	 11252	4134: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151910235	   IO	 11252	4135: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151910756	   IO	 11252	4136: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151910756	   IO	 11252	4137: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151911277	   IO	 11252	4138: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151911798	   IO	 11252	4139: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151912319	   IO	 11252	4140: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151912319	   IO	 11252	4141: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151912839	   IO	 11252	4142: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151913360	   IO	 11252	4143: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151913360	   IO	 11266	4144: R reg 0x00000038 val 0000002d [   GPU_CTRL | LATEST_FLUSH (RO) ]
1186151913360	   IO	 11252	4145: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151913881	   IO	 11252	4146: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151914402	   IO	 11252	4147: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151914923	   IO	 11252	4148: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151914923	   IO	 11252	4149: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151915444	   IO	 11252	4150: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151915964	   IO	 11252	4151: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151915964	   IO	 11252	4152: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151916485	   IO	 11252	4153: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151917006	   IO	 11252	4154: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151917006	   IO	 11252	4155: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151917527	   IO	 11252	4156: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151918048	   IO	 11252	4157: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151918569	   IO	 11252	4158: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151918569	   IO	 11252	4159: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151919089	   IO	 11252	4160: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151919610	   IO	 11252	4161: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151919610	   IO	 11252	4162: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151920131	   IO	 11252	4163: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151920652	   IO	 11252	4164: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151921173	   IO	 11252	4165: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151921173	   IO	 11252	4166: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151921694	   IO	 11252	4167: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151922214	   IO	 11252	4168: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151922214	   IO	 11252	4169: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151922735	   IO	 11252	4170: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151923256	   IO	 11252	4171: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151923256	   IO	 11252	4172: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151923777	   IO	 11252	4173: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151924298	   IO	 11252	4174: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151924819	   IO	 11252	4175: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151924819	   IO	 11252	4176: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151925339	   IO	 11252	4177: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151925860	   IO	 11252	4178: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151925860	   IO	 11252	4179: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151926381	   IO	 11252	4180: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151926902	   IO	 11252	4181: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151927423	   IO	 11252	4182: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151927423	   IO	 11252	4183: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151927944	   IO	 11252	4184: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151928464	   IO	 11252	4185: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151928464	   IO	 11252	4186: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151928985	   IO	 11252	4187: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151929506	   IO	 11252	4188: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151929506	   IO	 11252	4189: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151930027	   IO	 11252	4190: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151930548	   IO	 11252	4191: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151931069	   IO	 11252	4192: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151931069	   IO	 11252	4193: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151931589	   IO	 11252	4194: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151932110	   IO	 11252	4195: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151932110	   IO	 11252	4196: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151932631	   IO	 11252	4197: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151933152	   IO	 11252	4198: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151933673	   IO	 11252	4199: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151933673	   IO	 11252	4200: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151934194	   IO	 11252	4201: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151934714	   IO	 11252	4202: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151934714	   IO	 11252	4203: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151935235	   IO	 11252	4204: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151935756	   IO	 11252	4205: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151935756	   IO	 11252	4206: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151936277	   IO	 11252	4207: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151936798	   IO	 11252	4208: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151937319	   IO	 11252	4209: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151937319	   IO	 11252	4210: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151937839	   IO	 11252	4211: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151938360	   IO	 11252	4212: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151938360	   IO	 11252	4213: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151938881	   IO	 11252	4214: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151939402	   IO	 11252	4215: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151939923	   IO	 11252	4216: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151939923	   IO	 11252	4217: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151940444	   IO	 11252	4218: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151940964	   IO	 11252	4219: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151940964	   IO	 11252	4220: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151941485	   IO	 11252	4221: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151942006	   IO	 11252	4222: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151942006	   IO	 11252	4223: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151942527	   IO	 11252	4224: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151943048	   IO	 11252	4225: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151943569	   IO	 11252	4226: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151943569	   IO	 11252	4227: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151944089	   IO	 11252	4228: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151944610	   IO	 11252	4229: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151944610	   IO	 11252	4230: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151945131	   IO	 11252	4231: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151945652	   IO	 11252	4232: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151946173	   IO	 11252	4233: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151946173	   IO	 11252	4234: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151946694	   IO	 11252	4235: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186151947214	   IO	 11252	4236: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186152160235	   IO	 11252	4237: W reg 0x00002410 val 8213000e [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186152160756	   IO	 11252	4238: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186152161277	   IO	 11252	4239: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186152161277	   IO	 11252	4240: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186152161798	   IO	 11252	4241: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186152162319	   IO	 11252	4242: W reg 0x00002418 val 00000004 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_PT]
1186152162839	   IO	 11252	4243: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186152162839	   IO	 11252	4244: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186152163360	   IO	 11252	4245: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186152163881	   IO	 11252	4246: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186152163881	   IO	 11252	4247: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186152164402	   IO	 11252	4248: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186152164923	   IO	 11252	4249: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186152165444	   IO	 11252	4250: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186152165444	   IO	 11252	4251: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186152165964	   IO	 11252	4252: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186152166485	   IO	 11252	4253: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186152167006	   IO	 11252	4254: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186152355548	   IO	 11252	4255: W reg 0x00002410 val 78000011 [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186152355548	   IO	 11252	4256: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186152356069	   IO	 11252	4257: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186152356589	   IO	 11252	4258: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186152356589	   IO	 11252	4259: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186152357110	   IO	 11252	4260: W reg 0x00002418 val 00000004 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_PT]
1186152357631	   IO	 11252	4261: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186152358152	   IO	 11252	4262: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186152358152	   IO	 11252	4263: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186152358673	   IO	 11252	4264: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186152359194	   IO	 11252	4265: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186152359194	   IO	 11252	4266: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186152359714	   IO	 11252	4267: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186152360235	   IO	 11252	4268: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186152360756	   IO	 11252	4269: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186152360756	   IO	 11252	4270: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186152361277	   IO	 11252	4271: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186152361798	   IO	 11252	4272: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186152428464	   IO	 11252	4273: W reg 0x00002410 val 8213000e [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186152428985	   IO	 11252	4274: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186152429506	   IO	 11252	4275: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186152430027	   IO	 11252	4276: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186152430027	   IO	 11252	4277: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186152430548	   IO	 11252	4278: W reg 0x00002418 val 00000004 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_PT]
1186152431069	   IO	 11252	4279: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186152431069	   IO	 11252	4280: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186152431589	   IO	 11252	4281: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186152432110	   IO	 11252	4282: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186152432631	   IO	 11252	4283: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186152432631	   IO	 11252	4284: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186152433152	   IO	 11252	4285: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186152433673	   IO	 11252	4286: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186152433673	   IO	 11252	4287: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186152434194	   IO	 11252	4288: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186152434714	   IO	 11252	4289: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186152434714	   IO	 11252	4290: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186152435235	   IO	 11252	4291: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186152681069	   IO	 11252	4292: W reg 0x00002410 val 8213000e [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186152681069	   IO	 11252	4293: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186152681589	   IO	 11252	4294: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186152682110	   IO	 11252	4295: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186152682631	   IO	 11252	4296: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186152682631	   IO	 11252	4297: W reg 0x00002418 val 00000004 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_PT]
1186152683152	   IO	 11252	4298: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186152683673	   IO	 11252	4299: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186152684194	   IO	 11252	4300: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186152684194	   IO	 11252	4301: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186152684714	   IO	 11252	4302: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186152685235	   IO	 11252	4303: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186152685235	   IO	 11252	4304: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186152685756	   IO	 11252	4305: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186152686277	   IO	 11252	4306: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186152686798	   IO	 11252	4307: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186152686798	   IO	 11252	4308: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186152687319	   IO	 11252	4309: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186152687839	   IO	 11252	4310: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186152794089	   IO	     0	4311: R reg 0x0000100c val 00000002 [   JOB_CTRL | JOB_IRQ_STATUS | ]
1186152799819	   IO	     0	4312: W reg 0x00001004 val 00000002 [   JOB_CTRL | JOB_IRQ_CLEAR | ]
1186152800860	   IO	     0	4313: R reg 0x00001010 val 00000000 [   JOB_CTRL | JOB_IRQ_JS_STATE | ]
1186152801902	   IO	     0	4314: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186152848256	   IO	     0	4315: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186152848777	   IO	     0	4316: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186152849819	   IO	     0	4317: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186152850860	   IO	     0	4318: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186152852944	   IO	     0	4319: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186152853464	   IO	     0	4320: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186152854506	   IO	     0	4321: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186152855548	   IO	     0	4322: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186152858152	   IO	     0	4323: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186152858673	   IO	     0	4324: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186152859714	   IO	     0	4325: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186152860756	   IO	     0	4326: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186152864923	   IO	     0	4327: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186152865964	   IO	     0	4328: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186152868569	   IO	     0	4329: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186152869610	   IO	     0	4330: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186152871694	   IO	     0	4331: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186152872735	   IO	     0	4332: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186152888360	   IO	     0	4333: W reg 0x000018c0 val 834fb540 [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_LO (RW)]
1186152888881	   IO	     0	4334: W reg 0x000018c4 val 0000ffff [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_HI (RW)]
1186152889923	   IO	     0	4335: W reg 0x000018d0 val 000000ff [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_LO (RW)]
1186152890444	   IO	     0	4336: W reg 0x000018d4 val 00000000 [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_HI (RW)]
1186152891485	   IO	     0	4337: W reg 0x000018d8 val 00087b00 [   JOB_CTRL |  JOB_SLOT1 | JS_CONFIG_NEXT (RW)]
1186152892006	   IO	     0	4338: W reg 0x000018f0 val 0000002b [   JOB_CTRL |  JOB_SLOT1 | JS_FLUSH_ID_NEXT (RW)]
1186152899298	   IO	     0	4339: W reg 0x000018e0 val 00000001 [   JOB_CTRL |  JOB_SLOT1 | JS_COMMAND_NEXT (WO) | JS_COMMAND_START]
1186152901381	   IO	     0	4340: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186152905548	   IO	 11252	4341: W reg 0x00002410 val 76bc0011 [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186152905548	   IO	 11252	4342: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186152906069	   IO	 11252	4343: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186152906589	   IO	 11252	4344: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186152907110	   IO	 11252	4345: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186152907110	   IO	 11252	4346: W reg 0x00002418 val 00000004 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_PT]
1186152907631	   IO	 11252	4347: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186152908152	   IO	 11252	4348: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186152908673	   IO	 11252	4349: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186152908673	   IO	 11252	4350: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186152909194	   IO	 11252	4351: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186152909714	   IO	 11252	4352: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186152909714	   IO	 11252	4353: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186152910235	   IO	 11252	4354: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186152910756	   IO	 11252	4355: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186152910756	   IO	 11252	4356: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186152911277	   IO	 11252	4357: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186152911798	   IO	 11252	4358: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186152912319	   IO	 11252	4359: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186152912319	   IO	 11252	4360: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186152912839	   IO	 11252	4361: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186152913360	   IO	 11252	4362: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186152913360	   IO	 11252	4363: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186152913881	   IO	 11252	4364: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186152914402	   IO	 11252	4365: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186152914923	   IO	 11252	4366: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186152914923	   IO	 11252	4367: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186152915444	   IO	 11252	4368: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186152915964	   IO	 11252	4369: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186152915964	   IO	 11252	4370: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186152916485	   IO	 11252	4371: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186152917006	   IO	 11252	4372: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186152917006	   IO	 11252	4373: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153074298	   IO	 11252	4374: W reg 0x00002410 val 8213000e [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186153074298	   IO	 11252	4375: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186153074819	   IO	 11252	4376: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153075339	   IO	 11252	4377: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186153075860	   IO	 11252	4378: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153075860	   IO	 11252	4379: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153076381	   IO	 11252	4380: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153076902	   IO	 11252	4381: W reg 0x00002418 val 00000004 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_PT]
1186153076902	   IO	 11252	4382: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153077423	   IO	 11252	4383: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153077944	   IO	 11252	4384: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153078464	   IO	 11252	4385: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153078464	   IO	 11252	4386: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153078985	   IO	 11252	4387: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153079506	   IO	 11252	4388: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153079506	   IO	 11252	4389: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153080027	   IO	 11252	4390: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153080548	   IO	 11252	4391: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153080548	   IO	 11252	4392: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153081069	   IO	 11252	4393: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153081589	   IO	 11252	4394: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153082110	   IO	 11252	4395: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153082110	   IO	 11252	4396: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153082631	   IO	 11252	4397: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153083152	   IO	 11252	4398: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153083152	   IO	 11252	4399: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153083673	   IO	 11252	4400: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153084194	   IO	 11252	4401: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153084714	   IO	 11252	4402: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153084714	   IO	 11252	4403: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153085235	   IO	 11252	4404: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153085756	   IO	 11252	4405: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153085756	   IO	 11252	4406: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153086277	   IO	 11252	4407: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153086798	   IO	 11252	4408: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153086798	   IO	 11252	4409: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153087319	   IO	 11252	4410: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153087839	   IO	 11252	4411: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153088360	   IO	 11252	4412: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153088360	   IO	 11252	4413: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153088881	   IO	 11252	4414: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153089402	   IO	 11252	4415: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153089402	   IO	 11252	4416: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153089923	   IO	 11252	4417: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153090444	   IO	 11252	4418: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153090964	   IO	 11252	4419: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153090964	   IO	 11252	4420: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153091485	   IO	 11252	4421: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153092006	   IO	 11252	4422: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153092006	   IO	 11252	4423: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153092527	   IO	 11252	4424: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153093048	   IO	 11252	4425: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153093048	   IO	 11252	4426: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153261277	   IO	 11252	4427: W reg 0x00002410 val 76be0010 [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186153261277	   IO	 11252	4428: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186153262319	   IO	 11252	4429: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153262839	   IO	 11252	4430: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186153263360	   IO	 11252	4431: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153263360	   IO	 11252	4432: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153263881	   IO	 11252	4433: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153264402	   IO	 11252	4434: W reg 0x00002418 val 00000004 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_PT]
1186153264402	   IO	 11252	4435: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153264923	   IO	 11252	4436: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153265444	   IO	 11252	4437: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153265444	   IO	 11252	4438: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153265964	   IO	 11252	4439: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153266485	   IO	 11252	4440: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153267006	   IO	 11252	4441: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153267006	   IO	 11252	4442: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153267527	   IO	 11252	4443: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153268048	   IO	 11252	4444: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153268048	   IO	 11252	4445: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153268569	   IO	 11252	4446: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153269089	   IO	 11252	4447: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153269610	   IO	 11252	4448: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153269610	   IO	 11252	4449: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153270131	   IO	 11252	4450: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153270652	   IO	 11252	4451: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153270652	   IO	 11252	4452: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153271173	   IO	 11252	4453: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153271694	   IO	 11252	4454: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153271694	   IO	 11252	4455: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153272214	   IO	 11252	4456: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153272735	   IO	 11252	4457: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153273256	   IO	 11252	4458: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153273256	   IO	 11252	4459: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153273777	   IO	 11252	4460: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153274298	   IO	 11252	4461: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153274298	   IO	 11252	4462: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153274819	   IO	 11252	4463: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153275339	   IO	 11252	4464: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153275860	   IO	 11252	4465: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153275860	   IO	 11252	4466: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153276381	   IO	 11252	4467: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153276902	   IO	 11252	4468: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153276902	   IO	 11252	4469: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153277423	   IO	 11252	4470: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153277944	   IO	 11252	4471: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153277944	   IO	 11252	4472: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153278464	   IO	 11252	4473: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153278985	   IO	 11252	4474: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153279506	   IO	 11252	4475: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153279506	   IO	 11252	4476: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153280027	   IO	 11252	4477: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153280548	   IO	 11252	4478: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153280548	   IO	 11252	4479: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153281069	   IO	 11252	4480: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153281589	   IO	 11252	4481: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153282110	   IO	 11252	4482: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153282110	   IO	 11252	4483: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153282631	   IO	 11252	4484: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153283152	   IO	 11252	4485: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153283152	   IO	 11252	4486: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153283673	   IO	 11252	4487: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153284194	   IO	 11252	4488: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153284194	   IO	 11252	4489: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153284714	   IO	 11252	4490: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153285235	   IO	 11252	4491: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153285756	   IO	 11252	4492: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153285756	   IO	 11252	4493: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153286277	   IO	 11252	4494: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153286798	   IO	 11252	4495: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153286798	   IO	 11252	4496: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153287319	   IO	 11252	4497: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153287839	   IO	 11252	4498: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153287839	   IO	 11252	4499: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153288360	   IO	 11252	4500: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153288881	   IO	 11252	4501: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153289402	   IO	 11252	4502: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153289402	   IO	 11252	4503: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153289923	   IO	 11252	4504: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153290444	   IO	 11252	4505: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153290444	   IO	 11252	4506: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153290964	   IO	 11252	4507: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153291485	   IO	 11252	4508: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153292006	   IO	 11252	4509: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153292006	   IO	 11252	4510: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153413360	   IO	 11266	4511: R reg 0x00000038 val 00000035 [   GPU_CTRL | LATEST_FLUSH (RO) ]
1186153426902	   IO	 11252	4512: W reg 0x00002410 val 8213000e [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186153426902	   IO	 11252	4513: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186153427423	   IO	 11252	4514: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153427944	   IO	 11252	4515: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186153428464	   IO	 11252	4516: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153428464	   IO	 11252	4517: W reg 0x00002418 val 00000004 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_PT]
1186153428985	   IO	 11252	4518: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153429506	   IO	 11266	4519: R reg 0x00000038 val 00000036 [   GPU_CTRL | LATEST_FLUSH (RO) ]
1186153429506	   IO	 11252	4520: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153430027	   IO	 11252	4521: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153430548	   IO	 11252	4522: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153431069	   IO	 11252	4523: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153431589	   IO	 11252	4524: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153432110	   IO	 11252	4525: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153432110	   IO	 11252	4526: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153432631	   IO	 11252	4527: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153433152	   IO	 11252	4528: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153433152	   IO	 11252	4529: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153433673	   IO	 11252	4530: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153434194	   IO	 11252	4531: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153434714	   IO	 11252	4532: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153434714	   IO	 11252	4533: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153435235	   IO	 11252	4534: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153435756	   IO	 11252	4535: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153435756	   IO	 11252	4536: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153436277	   IO	 11252	4537: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153436798	   IO	 11252	4538: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153437319	   IO	 11252	4539: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153437319	   IO	 11252	4540: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153437839	   IO	 11252	4541: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153438360	   IO	 11252	4542: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153438360	   IO	 11266	4543: R reg 0x00000038 val 00000036 [   GPU_CTRL | LATEST_FLUSH (RO) ]
1186153438360	   IO	 11252	4544: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153438881	   IO	 11252	4545: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153439402	   IO	 11252	4546: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153439923	   IO	 11252	4547: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153439923	   IO	 11252	4548: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153440444	   IO	 11252	4549: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153440964	   IO	 11252	4550: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153440964	   IO	 11252	4551: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153441485	   IO	 11252	4552: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153442006	   IO	 11252	4553: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153442006	   IO	 11252	4554: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153442527	   IO	 11252	4555: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153443048	   IO	 11252	4556: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153443569	   IO	 11252	4557: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153443569	   IO	 11252	4558: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153444089	   IO	 11252	4559: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153444610	   IO	 11252	4560: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153444610	   IO	 11252	4561: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153445131	   IO	 11252	4562: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153445652	   IO	 11252	4563: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153445652	   IO	 11266	4564: R reg 0x00000038 val 00000036 [   GPU_CTRL | LATEST_FLUSH (RO) ]
1186153446173	   IO	 11252	4565: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153446173	   IO	 11252	4566: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153446694	   IO	 11252	4567: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153447214	   IO	 11252	4568: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153447214	   IO	 11252	4569: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153447735	   IO	 11252	4570: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153448256	   IO	 11252	4571: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153448777	   IO	 11252	4572: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153448777	   IO	 11252	4573: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153449298	   IO	 11252	4574: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153449819	   IO	 11252	4575: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153449819	   IO	 11252	4576: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153450339	   IO	 11252	4577: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153450860	   IO	 11252	4578: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153451381	   IO	 11252	4579: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153451381	   IO	 11252	4580: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153451902	   IO	 11252	4581: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153452423	   IO	 11252	4582: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153452423	   IO	 11252	4583: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153452944	   IO	 11252	4584: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153453464	   IO	 11252	4585: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153453464	   IO	 11252	4586: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153453985	   IO	 11266	4587: R reg 0x00000038 val 00000036 [   GPU_CTRL | LATEST_FLUSH (RO) ]
1186153453985	   IO	 11252	4588: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153454506	   IO	 11252	4589: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153455027	   IO	 11252	4590: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153455027	   IO	 11252	4591: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153455548	   IO	 11252	4592: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153456069	   IO	 11252	4593: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153456589	   IO	 11252	4594: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153456589	   IO	 11252	4595: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153457110	   IO	 11252	4596: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153457631	   IO	 11252	4597: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153457631	   IO	 11252	4598: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153458152	   IO	 11252	4599: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153458673	   IO	 11252	4600: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153459194	   IO	 11252	4601: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153459194	   IO	 11252	4602: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153459714	   IO	 11252	4603: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153460235	   IO	 11252	4604: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153460235	   IO	 11252	4605: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153460756	   IO	 11252	4606: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153461277	   IO	 11252	4607: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153461798	   IO	 11252	4608: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153461798	   IO	 11252	4609: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153462319	   IO	 11252	4610: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153462839	   IO	 11252	4611: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153462839	   IO	 11252	4612: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153463360	   IO	 11266	4613: R reg 0x00000038 val 00000036 [   GPU_CTRL | LATEST_FLUSH (RO) ]
1186153463360	   IO	 11252	4614: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153463881	   IO	 11252	4615: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153464402	   IO	 11252	4616: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153464402	   IO	 11252	4617: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153501902	   IO	 11266	4618: R reg 0x00000038 val 00000036 [   GPU_CTRL | LATEST_FLUSH (RO) ]
1186153507110	   IO	 11266	4619: R reg 0x00000038 val 00000036 [   GPU_CTRL | LATEST_FLUSH (RO) ]
1186153512839	   IO	 11266	4620: R reg 0x00000038 val 00000036 [   GPU_CTRL | LATEST_FLUSH (RO) ]
1186153518048	   IO	 11266	4621: R reg 0x00000038 val 00000036 [   GPU_CTRL | LATEST_FLUSH (RO) ]
1186153523777	   IO	 11266	4622: R reg 0x00000038 val 00000036 [   GPU_CTRL | LATEST_FLUSH (RO) ]
1186153528985	   IO	 11266	4623: R reg 0x00000038 val 00000036 [   GPU_CTRL | LATEST_FLUSH (RO) ]
1186153534194	   IO	 11266	4624: R reg 0x00000038 val 00000036 [   GPU_CTRL | LATEST_FLUSH (RO) ]
1186153538881	   IO	 11266	4625: R reg 0x00000038 val 00000036 [   GPU_CTRL | LATEST_FLUSH (RO) ]
1186153544089	   IO	 11266	4626: R reg 0x00000038 val 00000036 [   GPU_CTRL | LATEST_FLUSH (RO) ]
1186153548777	   IO	 11266	4627: R reg 0x00000038 val 00000036 [   GPU_CTRL | LATEST_FLUSH (RO) ]
1186153553985	   IO	 11266	4628: R reg 0x00000038 val 00000036 [   GPU_CTRL | LATEST_FLUSH (RO) ]
1186153559714	   IO	 11266	4629: R reg 0x00000038 val 00000036 [   GPU_CTRL | LATEST_FLUSH (RO) ]
1186153564923	   IO	 11266	4630: R reg 0x00000038 val 00000036 [   GPU_CTRL | LATEST_FLUSH (RO) ]
1186153569610	   IO	 11266	4631: R reg 0x00000038 val 00000036 [   GPU_CTRL | LATEST_FLUSH (RO) ]
1186153574819	   IO	 11266	4632: R reg 0x00000038 val 00000036 [   GPU_CTRL | LATEST_FLUSH (RO) ]
1186153580548	   IO	 11266	4633: R reg 0x00000038 val 00000036 [   GPU_CTRL | LATEST_FLUSH (RO) ]
1186153586277	   IO	 11266	4634: R reg 0x00000038 val 00000036 [   GPU_CTRL | LATEST_FLUSH (RO) ]
1186153590964	   IO	 11266	4635: R reg 0x00000038 val 00000036 [   GPU_CTRL | LATEST_FLUSH (RO) ]
1186153596173	   IO	 11266	4636: R reg 0x00000038 val 00000036 [   GPU_CTRL | LATEST_FLUSH (RO) ]
1186153601381	   IO	 11266	4637: R reg 0x00000038 val 00000036 [   GPU_CTRL | LATEST_FLUSH (RO) ]
1186153606589	   IO	 11266	4638: R reg 0x00000038 val 00000036 [   GPU_CTRL | LATEST_FLUSH (RO) ]
1186153622735	   IO	 11266	4639: R reg 0x00000038 val 00000036 [   GPU_CTRL | LATEST_FLUSH (RO) ]
1186153628985	   IO	 11266	4640: R reg 0x00000038 val 00000036 [   GPU_CTRL | LATEST_FLUSH (RO) ]
1186153634714	   IO	 11266	4641: R reg 0x00000038 val 00000036 [   GPU_CTRL | LATEST_FLUSH (RO) ]
1186153658673	   IO	 11252	4642: W reg 0x00002410 val 76bc0011 [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186153659194	   IO	 11252	4643: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186153659714	   IO	 11252	4644: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153660235	   IO	 11252	4645: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186153660756	   IO	 11252	4646: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153660756	   IO	 11252	4647: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153661277	   IO	 11252	4648: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153661798	   IO	 11252	4649: W reg 0x00002418 val 00000004 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_PT]
1186153661798	   IO	 11252	4650: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153662319	   IO	 11252	4651: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153662839	   IO	 11252	4652: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153662839	   IO	 11252	4653: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153663360	   IO	 11252	4654: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153663881	   IO	 11252	4655: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153664402	   IO	 11252	4656: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153664402	   IO	 11252	4657: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153664923	   IO	 11252	4658: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153665444	   IO	 11252	4659: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153665444	   IO	 11252	4660: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153665964	   IO	 11252	4661: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153666485	   IO	 11252	4662: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153667006	   IO	 11252	4663: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153667006	   IO	 11252	4664: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153667527	   IO	 11252	4665: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153668048	   IO	 11252	4666: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153668048	   IO	 11252	4667: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153668569	   IO	 11252	4668: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153669089	   IO	 11252	4669: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153669089	   IO	 11252	4670: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153669610	   IO	 11252	4671: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153670131	   IO	 11252	4672: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153670652	   IO	 11252	4673: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153670652	   IO	 11252	4674: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153671173	   IO	 11252	4675: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153671694	   IO	 11252	4676: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153671694	   IO	 11252	4677: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153672735	   IO	 11252	4678: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153672735	   IO	 11252	4679: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153673256	   IO	 11252	4680: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153673777	   IO	 11252	4681: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153674298	   IO	 11252	4682: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153674298	   IO	 11252	4683: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153674819	   IO	 11252	4684: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153675339	   IO	 11252	4685: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153675339	   IO	 11252	4686: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153675860	   IO	 11252	4687: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153676381	   IO	 11252	4688: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153676902	   IO	 11252	4689: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153676902	   IO	 11252	4690: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153677423	   IO	 11252	4691: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153677944	   IO	 11252	4692: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153677944	   IO	 11252	4693: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153678464	   IO	 11252	4694: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153678985	   IO	 11252	4695: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153678985	   IO	 11252	4696: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153679506	   IO	 11252	4697: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153680027	   IO	 11252	4698: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153680548	   IO	 11252	4699: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153680548	   IO	 11252	4700: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153681069	   IO	 11252	4701: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153681589	   IO	 11252	4702: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153681589	   IO	 11252	4703: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153682110	   IO	 11252	4704: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153682631	   IO	 11252	4705: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153683152	   IO	 11252	4706: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153683152	   IO	 11252	4707: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153683673	   IO	 11252	4708: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153684194	   IO	 11252	4709: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153684194	   IO	 11252	4710: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153684714	   IO	 11252	4711: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153685235	   IO	 11252	4712: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153685235	   IO	 11252	4713: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153685756	   IO	 11252	4714: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153686277	   IO	 11252	4715: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153686798	   IO	 11252	4716: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153686798	   IO	 11252	4717: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153687319	   IO	 11252	4718: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153687839	   IO	 11252	4719: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153687839	   IO	 11252	4720: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153688360	   IO	 11252	4721: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153688881	   IO	 11252	4722: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153689402	   IO	 11252	4723: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153689402	   IO	 11252	4724: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153689923	   IO	 11252	4725: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153690444	   IO	 11252	4726: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153690444	   IO	 11252	4727: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153690964	   IO	 11252	4728: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153691485	   IO	 11252	4729: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153691485	   IO	 11252	4730: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153692006	   IO	 11252	4731: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153692527	   IO	 11252	4732: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153693048	   IO	 11252	4733: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153693048	   IO	 11252	4734: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153693569	   IO	 11252	4735: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153694089	   IO	 11252	4736: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153694089	   IO	 11252	4737: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153694610	   IO	 11252	4738: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153695131	   IO	 11252	4739: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153695652	   IO	 11252	4740: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153695652	   IO	 11252	4741: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153696173	   IO	 11252	4742: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153786277	   IO	 11252	4743: W reg 0x00002410 val 8213000e [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186153786277	   IO	 11252	4744: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186153786798	   IO	 11252	4745: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153787319	   IO	 11252	4746: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186153787319	   IO	 11252	4747: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153787839	   IO	 11252	4748: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153788360	   IO	 11252	4749: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153788881	   IO	 11252	4750: W reg 0x00002418 val 00000004 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_PT]
1186153788881	   IO	 11252	4751: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153789402	   IO	 11252	4752: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153789923	   IO	 11252	4753: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153789923	   IO	 11252	4754: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153790444	   IO	 11252	4755: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153790964	   IO	 11252	4756: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153791485	   IO	 11252	4757: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153791485	   IO	 11252	4758: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153792006	   IO	 11252	4759: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153792527	   IO	 11252	4760: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153792527	   IO	 11252	4761: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153793048	   IO	 11252	4762: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153793569	   IO	 11252	4763: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153793569	   IO	 11252	4764: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153794089	   IO	 11252	4765: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153794610	   IO	 11252	4766: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153795131	   IO	 11252	4767: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153795131	   IO	 11252	4768: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153795652	   IO	 11252	4769: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153796173	   IO	 11252	4770: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153796173	   IO	 11252	4771: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153796694	   IO	 11252	4772: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153797214	   IO	 11252	4773: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153797735	   IO	 11252	4774: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153797735	   IO	 11252	4775: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153798256	   IO	 11252	4776: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153798777	   IO	 11252	4777: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153798777	   IO	 11252	4778: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153799298	   IO	 11252	4779: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153799819	   IO	 11252	4780: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153799819	   IO	 11252	4781: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153800339	   IO	 11252	4782: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153800860	   IO	 11252	4783: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153801381	   IO	 11252	4784: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153801381	   IO	 11252	4785: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153801902	   IO	 11252	4786: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153802423	   IO	 11252	4787: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153802423	   IO	 11252	4788: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153802944	   IO	 11252	4789: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153803464	   IO	 11252	4790: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153803985	   IO	 11252	4791: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153803985	   IO	 11252	4792: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153804506	   IO	 11252	4793: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153805027	   IO	 11252	4794: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153805027	   IO	 11252	4795: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153805548	   IO	 11252	4796: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153806069	   IO	 11252	4797: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153806069	   IO	 11252	4798: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153806589	   IO	 11252	4799: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153807110	   IO	 11252	4800: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153807631	   IO	 11252	4801: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153807631	   IO	 11252	4802: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153808152	   IO	 11252	4803: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153808673	   IO	 11252	4804: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153808673	   IO	 11252	4805: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153809194	   IO	 11252	4806: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153809714	   IO	 11252	4807: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153810235	   IO	 11252	4808: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153810235	   IO	 11252	4809: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186153978464	   IO	 11266	4810: R reg 0x00000038 val 00000038 [   GPU_CTRL | LATEST_FLUSH (RO) ]
1186153985235	   IO	 11266	4811: R reg 0x00000038 val 00000038 [   GPU_CTRL | LATEST_FLUSH (RO) ]
1186153990964	   IO	 11266	4812: R reg 0x00000038 val 00000038 [   GPU_CTRL | LATEST_FLUSH (RO) ]
1186153996173	   IO	 11266	4813: R reg 0x00000038 val 00000038 [   GPU_CTRL | LATEST_FLUSH (RO) ]
1186154000860	   IO	 11266	4814: R reg 0x00000038 val 00000038 [   GPU_CTRL | LATEST_FLUSH (RO) ]
1186154006589	   IO	 11266	4815: R reg 0x00000038 val 00000038 [   GPU_CTRL | LATEST_FLUSH (RO) ]
1186154019089	   IO	 11266	4816: R reg 0x00000038 val 00000038 [   GPU_CTRL | LATEST_FLUSH (RO) ]
1186154045652	   IO	 11252	4817: W reg 0x00002410 val 76b80011 [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186154045652	   IO	 11252	4818: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186154046173	   IO	 11252	4819: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154046694	   IO	 11252	4820: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186154046694	   IO	 11252	4821: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154047214	   IO	 11252	4822: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154047735	   IO	 11252	4823: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154048256	   IO	 11252	4824: W reg 0x00002418 val 00000004 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_PT]
1186154048256	   IO	 11252	4825: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154048777	   IO	 11252	4826: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154049298	   IO	 11252	4827: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154049298	   IO	 11252	4828: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154049819	   IO	 11252	4829: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154050339	   IO	 11252	4830: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154050860	   IO	 11252	4831: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154050860	   IO	 11252	4832: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154051381	   IO	 11252	4833: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154051902	   IO	 11252	4834: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154052423	   IO	 11252	4835: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154052423	   IO	 11252	4836: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154052944	   IO	 11252	4837: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154053464	   IO	 11252	4838: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154053464	   IO	 11252	4839: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154053985	   IO	 11252	4840: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154054506	   IO	 11252	4841: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154054506	   IO	 11252	4842: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154055027	   IO	 11252	4843: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154055548	   IO	 11252	4844: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154056069	   IO	 11252	4845: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154056069	   IO	 11252	4846: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154056589	   IO	 11252	4847: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154057110	   IO	 11252	4848: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154057110	   IO	 11252	4849: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154057631	   IO	 11252	4850: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154058152	   IO	 11252	4851: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154058673	   IO	 11252	4852: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154058673	   IO	 11252	4853: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154059194	   IO	 11252	4854: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154059714	   IO	 11252	4855: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154059714	   IO	 11252	4856: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154060235	   IO	 11252	4857: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154060756	   IO	 11252	4858: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154060756	   IO	 11252	4859: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154061277	   IO	 11252	4860: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154061798	   IO	 11252	4861: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154062319	   IO	 11252	4862: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154062319	   IO	 11252	4863: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154062839	   IO	 11252	4864: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154063360	   IO	 11252	4865: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154063360	   IO	 11252	4866: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154063881	   IO	 11252	4867: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154064402	   IO	 11252	4868: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154064923	   IO	 11252	4869: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154064923	   IO	 11252	4870: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154065444	   IO	 11252	4871: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154065964	   IO	 11252	4872: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154065964	   IO	 11252	4873: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154066485	   IO	 11252	4874: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154067006	   IO	 11252	4875: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154067006	   IO	 11252	4876: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154067527	   IO	 11252	4877: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154068048	   IO	 11252	4878: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154068569	   IO	 11252	4879: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154068569	   IO	 11252	4880: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154069089	   IO	 11252	4881: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154069610	   IO	 11252	4882: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154069610	   IO	 11252	4883: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154070131	   IO	 11252	4884: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154070652	   IO	 11252	4885: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154071173	   IO	 11252	4886: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154071173	   IO	 11252	4887: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154071694	   IO	 11252	4888: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154072214	   IO	 11252	4889: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154072214	   IO	 11252	4890: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154072735	   IO	 11252	4891: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154073256	   IO	 11252	4892: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154073256	   IO	 11252	4893: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154073777	   IO	 11252	4894: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154074298	   IO	 11252	4895: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154074819	   IO	 11252	4896: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154074819	   IO	 11252	4897: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154075339	   IO	 11252	4898: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154075860	   IO	 11252	4899: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154075860	   IO	 11252	4900: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154076381	   IO	 11252	4901: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154076902	   IO	 11252	4902: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154077423	   IO	 11252	4903: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154077423	   IO	 11252	4904: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154077944	   IO	 11252	4905: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154078464	   IO	 11252	4906: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154078464	   IO	 11252	4907: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154078985	   IO	 11252	4908: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154079506	   IO	 11252	4909: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154079506	   IO	 11252	4910: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154080027	   IO	 11252	4911: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154080548	   IO	 11252	4912: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154081069	   IO	 11252	4913: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154081069	   IO	 11252	4914: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154081589	   IO	 11252	4915: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154082110	   IO	 11252	4916: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154082110	   IO	 11252	4917: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154082631	   IO	 11252	4918: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154083152	   IO	 11252	4919: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154083673	   IO	 11252	4920: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154083673	   IO	 11252	4921: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154084194	   IO	 11252	4922: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154084714	   IO	 11252	4923: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154084714	   IO	 11252	4924: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154085235	   IO	 11252	4925: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154085756	   IO	 11252	4926: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154085756	   IO	 11252	4927: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154086277	   IO	 11252	4928: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154086798	   IO	 11252	4929: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154087319	   IO	 11252	4930: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154087319	   IO	 11252	4931: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154087839	   IO	 11252	4932: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154088360	   IO	 11252	4933: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154088360	   IO	 11252	4934: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154088881	   IO	 11252	4935: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154089402	   IO	 11252	4936: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154089923	   IO	 11252	4937: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154141485	   IO	 11252	4938: W reg 0x00002410 val 8212800e [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186154142006	   IO	 11252	4939: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186154142527	   IO	 11252	4940: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154142527	   IO	 11252	4941: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186154143048	   IO	 11252	4942: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154143569	   IO	 11252	4943: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154143569	   IO	 11252	4944: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154144089	   IO	 11252	4945: W reg 0x00002418 val 00000004 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_PT]
1186154144610	   IO	 11252	4946: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154145131	   IO	 11252	4947: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154145131	   IO	 11252	4948: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154145652	   IO	 11252	4949: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154146173	   IO	 11252	4950: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154146173	   IO	 11252	4951: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154146694	   IO	 11252	4952: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154147214	   IO	 11252	4953: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154147735	   IO	 11252	4954: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154147735	   IO	 11252	4955: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154148256	   IO	 11252	4956: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154148777	   IO	 11252	4957: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154148777	   IO	 11252	4958: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154149298	   IO	 11252	4959: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154149819	   IO	 11252	4960: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154149819	   IO	 11252	4961: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154150339	   IO	 11252	4962: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154150860	   IO	 11252	4963: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154151381	   IO	 11252	4964: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154151381	   IO	 11252	4965: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154151902	   IO	 11252	4966: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154152423	   IO	 11252	4967: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154152423	   IO	 11252	4968: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154152944	   IO	 11252	4969: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154153464	   IO	 11252	4970: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154153985	   IO	 11252	4971: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154153985	   IO	 11252	4972: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154154506	   IO	 11252	4973: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154155027	   IO	 11252	4974: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154155027	   IO	 11252	4975: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154155548	   IO	 11252	4976: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154156069	   IO	 11252	4977: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154156069	   IO	 11252	4978: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154156589	   IO	 11252	4979: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154157110	   IO	 11252	4980: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154157631	   IO	 11252	4981: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154157631	   IO	 11252	4982: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154158152	   IO	 11252	4983: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154158673	   IO	 11252	4984: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154158673	   IO	 11252	4985: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154159194	   IO	 11252	4986: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154159714	   IO	 11252	4987: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154160235	   IO	 11252	4988: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154160235	   IO	 11252	4989: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154160756	   IO	 11252	4990: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154161277	   IO	 11252	4991: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154161277	   IO	 11252	4992: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154161798	   IO	 11252	4993: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154162319	   IO	 11252	4994: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154162319	   IO	 11252	4995: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154162839	   IO	 11252	4996: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154163360	   IO	 11252	4997: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154163881	   IO	 11252	4998: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154388881	   IO	 11252	4999: W reg 0x00002410 val 8212800e [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186154389402	   IO	 11252	5000: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186154389923	   IO	 11252	5001: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154389923	   IO	 11252	5002: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186154390444	   IO	 11252	5003: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154390964	   IO	 11252	5004: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154390964	   IO	 11252	5005: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154391485	   IO	 11252	5006: W reg 0x00002418 val 00000004 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_PT]
1186154392006	   IO	 11252	5007: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154392006	   IO	 11252	5008: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154392527	   IO	 11252	5009: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154393048	   IO	 11252	5010: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154393569	   IO	 11252	5011: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154393569	   IO	 11252	5012: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154394089	   IO	 11252	5013: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154394610	   IO	 11252	5014: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154394610	   IO	 11252	5015: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154395131	   IO	 11252	5016: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154395652	   IO	 11252	5017: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154396173	   IO	 11252	5018: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154396173	   IO	 11252	5019: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154396694	   IO	 11252	5020: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154397214	   IO	 11252	5021: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154397214	   IO	 11252	5022: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154397735	   IO	 11252	5023: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154398256	   IO	 11252	5024: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154398256	   IO	 11252	5025: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154398777	   IO	 11252	5026: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154399298	   IO	 11252	5027: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154399819	   IO	 11252	5028: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154399819	   IO	 11252	5029: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154400339	   IO	 11252	5030: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154400860	   IO	 11252	5031: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154400860	   IO	 11252	5032: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154401381	   IO	 11252	5033: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154401902	   IO	 11252	5034: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154402423	   IO	 11252	5035: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154402423	   IO	 11252	5036: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154402944	   IO	 11252	5037: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154403464	   IO	 11252	5038: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154403464	   IO	 11252	5039: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154403985	   IO	 11252	5040: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154404506	   IO	 11252	5041: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154404506	   IO	 11252	5042: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154405027	   IO	 11252	5043: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154405548	   IO	 11252	5044: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154406069	   IO	 11252	5045: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154406069	   IO	 11252	5046: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154406589	   IO	 11252	5047: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154407110	   IO	 11252	5048: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154407110	   IO	 11252	5049: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154407631	   IO	 11252	5050: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154408152	   IO	 11252	5051: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154408673	   IO	 11252	5052: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154408673	   IO	 11252	5053: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154409194	   IO	 11252	5054: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154409714	   IO	 11252	5055: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154409714	   IO	 11252	5056: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154410235	   IO	 11252	5057: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154410756	   IO	 11252	5058: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154410756	   IO	 11252	5059: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154411277	   IO	 11252	5060: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154411798	   IO	 11252	5061: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154412319	   IO	 11252	5062: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154412319	   IO	 11252	5063: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154412839	   IO	 11252	5064: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154413360	   IO	 11252	5065: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154413360	   IO	 11252	5066: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154413881	   IO	 11252	5067: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154414402	   IO	 11252	5068: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154414923	   IO	 11252	5069: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154414923	   IO	 11252	5070: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154415444	   IO	 11252	5071: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154415964	   IO	 11252	5072: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154415964	   IO	 11252	5073: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154416485	   IO	 11252	5074: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154417006	   IO	 11252	5075: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154417006	   IO	 11252	5076: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154417527	   IO	 11252	5077: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154418048	   IO	 11252	5078: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154418569	   IO	 11252	5079: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154418569	   IO	 11252	5080: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154419089	   IO	 11252	5081: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154419610	   IO	 11252	5082: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154419610	   IO	 11252	5083: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154420131	   IO	 11252	5084: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154420652	   IO	 11252	5085: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154420652	   IO	 11252	5086: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154421173	   IO	 11252	5087: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154421694	   IO	 11252	5088: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154422214	   IO	 11252	5089: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154422214	   IO	 11266	5090: R reg 0x00000038 val 0000003b [   GPU_CTRL | LATEST_FLUSH (RO) ]
1186154422735	   IO	 11252	5091: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154422735	   IO	 11252	5092: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154423256	   IO	 11252	5093: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154423777	   IO	 11252	5094: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154423777	   IO	 11252	5095: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154424298	   IO	 11252	5096: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154424819	   IO	 11252	5097: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154425339	   IO	 11252	5098: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154425339	   IO	 11252	5099: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154425860	   IO	 11252	5100: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154426381	   IO	 11252	5101: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154426381	   IO	 11252	5102: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154426902	   IO	 11252	5103: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154427423	   IO	 11252	5104: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154427423	   IO	 11252	5105: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154427944	   IO	 11252	5106: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154428464	   IO	 11252	5107: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154428985	   IO	 11252	5108: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154428985	   IO	 11252	5109: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154429506	   IO	 11252	5110: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154430027	   IO	 11252	5111: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154430027	   IO	 11252	5112: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154430548	   IO	 11252	5113: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154431069	   IO	 11252	5114: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154431589	   IO	 11252	5115: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154434194	   IO	 11266	5116: R reg 0x00000038 val 0000003b [   GPU_CTRL | LATEST_FLUSH (RO) ]
1186154439402	   IO	 11266	5117: R reg 0x00000038 val 0000003b [   GPU_CTRL | LATEST_FLUSH (RO) ]
1186154445652	   IO	 11266	5118: R reg 0x00000038 val 0000003b [   GPU_CTRL | LATEST_FLUSH (RO) ]
1186154450860	   IO	 11266	5119: R reg 0x00000038 val 0000003b [   GPU_CTRL | LATEST_FLUSH (RO) ]
1186154456069	   IO	 11266	5120: R reg 0x00000038 val 0000003b [   GPU_CTRL | LATEST_FLUSH (RO) ]
1186154460756	   IO	 11266	5121: R reg 0x00000038 val 0000003b [   GPU_CTRL | LATEST_FLUSH (RO) ]
1186154471694	   IO	 11266	5122: R reg 0x00000038 val 0000003b [   GPU_CTRL | LATEST_FLUSH (RO) ]
1186154555027	   IO	 11252	5123: W reg 0x00002410 val 76b80011 [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186154555548	   IO	 11252	5124: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186154556069	   IO	 11252	5125: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154556069	   IO	 11252	5126: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186154556589	   IO	 11252	5127: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154557110	   IO	 11252	5128: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154557631	   IO	 11252	5129: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154557631	   IO	 11252	5130: W reg 0x00002418 val 00000004 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_PT]
1186154558152	   IO	 11252	5131: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154558673	   IO	 11252	5132: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154558673	   IO	 11252	5133: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154559194	   IO	 11252	5134: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154559714	   IO	 11252	5135: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154559714	   IO	 11252	5136: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154560235	   IO	 11252	5137: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154560756	   IO	 11252	5138: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154561277	   IO	 11252	5139: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154561277	   IO	 11252	5140: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154561798	   IO	 11252	5141: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154562319	   IO	 11252	5142: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154562319	   IO	 11252	5143: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154562839	   IO	 11252	5144: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154563360	   IO	 11252	5145: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154563881	   IO	 11252	5146: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154563881	   IO	 11252	5147: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154564402	   IO	 11252	5148: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154564923	   IO	 11252	5149: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154564923	   IO	 11252	5150: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154565444	   IO	 11252	5151: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154565964	   IO	 11252	5152: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154565964	   IO	 11252	5153: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154566485	   IO	 11252	5154: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154567006	   IO	 11252	5155: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154567527	   IO	 11252	5156: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154567527	   IO	 11252	5157: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154568048	   IO	 11252	5158: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154568569	   IO	 11252	5159: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154568569	   IO	 11252	5160: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154569089	   IO	 11252	5161: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154569610	   IO	 11252	5162: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154570131	   IO	 11252	5163: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154570131	   IO	 11252	5164: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154570652	   IO	 11252	5165: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154571173	   IO	 11252	5166: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154571173	   IO	 11252	5167: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154571694	   IO	 11252	5168: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154572214	   IO	 11252	5169: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154572735	   IO	 11252	5170: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154572735	   IO	 11252	5171: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154573256	   IO	 11252	5172: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154573777	   IO	 11252	5173: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154573777	   IO	 11252	5174: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154574298	   IO	 11252	5175: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154574819	   IO	 11252	5176: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154574819	   IO	 11252	5177: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154575339	   IO	 11252	5178: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154575860	   IO	 11252	5179: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154576381	   IO	 11252	5180: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154576381	   IO	 11252	5181: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154576902	   IO	 11252	5182: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154577423	   IO	 11252	5183: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154577423	   IO	 11252	5184: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154577944	   IO	 11252	5185: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154578464	   IO	 11252	5186: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154578985	   IO	 11252	5187: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154578985	   IO	 11252	5188: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154579506	   IO	 11252	5189: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154580027	   IO	 11252	5190: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154580027	   IO	 11252	5191: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154580548	   IO	 11252	5192: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154581069	   IO	 11252	5193: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154581069	   IO	 11252	5194: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154739923	   IO	 11252	5195: W reg 0x00002410 val 8212800e [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186154739923	   IO	 11252	5196: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186154740444	   IO	 11252	5197: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154740964	   IO	 11252	5198: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186154740964	   IO	 11252	5199: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154741485	   IO	 11252	5200: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154742006	   IO	 11252	5201: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154742006	   IO	 11252	5202: W reg 0x00002418 val 00000004 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_PT]
1186154742527	   IO	 11252	5203: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154743048	   IO	 11252	5204: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154743569	   IO	 11252	5205: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154743569	   IO	 11252	5206: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154744089	   IO	 11252	5207: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154744610	   IO	 11252	5208: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154744610	   IO	 11252	5209: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154745131	   IO	 11252	5210: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154745652	   IO	 11252	5211: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154746173	   IO	 11252	5212: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154746173	   IO	 11252	5213: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154746694	   IO	 11252	5214: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154747214	   IO	 11252	5215: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154747214	   IO	 11252	5216: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154747735	   IO	 11252	5217: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154748256	   IO	 11252	5218: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154748777	   IO	 11252	5219: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154748777	   IO	 11252	5220: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154749298	   IO	 11266	5221: R reg 0x00000038 val 0000003d [   GPU_CTRL | LATEST_FLUSH (RO) ]
1186154749298	   IO	 11252	5222: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154749819	   IO	 11252	5223: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154749819	   IO	 11252	5224: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154750339	   IO	 11252	5225: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154750860	   IO	 11252	5226: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154750860	   IO	 11252	5227: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154751381	   IO	 11252	5228: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154751902	   IO	 11252	5229: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154752423	   IO	 11252	5230: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154752423	   IO	 11252	5231: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154752944	   IO	 11252	5232: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154753464	   IO	 11252	5233: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154753464	   IO	 11252	5234: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154753985	   IO	 11252	5235: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154754506	   IO	 11252	5236: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154755027	   IO	 11252	5237: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154755027	   IO	 11252	5238: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154755548	   IO	 11252	5239: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154756069	   IO	 11252	5240: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154756069	   IO	 11252	5241: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154756589	   IO	 11252	5242: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154757110	   IO	 11252	5243: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154757110	   IO	 11252	5244: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154757631	   IO	 11252	5245: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154758152	   IO	 11252	5246: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154758673	   IO	 11252	5247: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154758673	   IO	 11252	5248: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154759194	   IO	 11252	5249: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154759714	   IO	 11252	5250: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154759714	   IO	 11252	5251: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154760235	   IO	 11252	5252: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154760756	   IO	 11252	5253: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154761277	   IO	 11252	5254: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154761277	   IO	 11252	5255: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154761798	   IO	 11252	5256: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154762319	   IO	 11266	5257: R reg 0x00000038 val 0000003d [   GPU_CTRL | LATEST_FLUSH (RO) ]
1186154762319	   IO	 11252	5258: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154762839	   IO	 11252	5259: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154762839	   IO	 11252	5260: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154763360	   IO	 11252	5261: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154763881	   IO	 11252	5262: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154763881	   IO	 11252	5263: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154764402	   IO	 11252	5264: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154764923	   IO	 11252	5265: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154765444	   IO	 11252	5266: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154765444	   IO	 11252	5267: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154765964	   IO	 11252	5268: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154766485	   IO	 11252	5269: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154766485	   IO	 11252	5270: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154767006	   IO	 11252	5271: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154767527	   IO	 11252	5272: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154768048	   IO	 11252	5273: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154768048	   IO	 11252	5274: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154768569	   IO	 11252	5275: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154769089	   IO	 11252	5276: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154769089	   IO	 11252	5277: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154769610	   IO	 11266	5278: R reg 0x00000038 val 0000003d [   GPU_CTRL | LATEST_FLUSH (RO) ]
1186154769610	   IO	 11252	5279: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154770131	   IO	 11252	5280: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154770652	   IO	 11252	5281: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154770652	   IO	 11252	5282: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154771173	   IO	 11252	5283: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154771694	   IO	 11252	5284: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154771694	   IO	 11252	5285: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154772214	   IO	 11252	5286: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154772735	   IO	 11252	5287: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154773256	   IO	 11252	5288: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154773256	   IO	 11252	5289: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154773777	   IO	 11252	5290: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154774298	   IO	 11252	5291: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154774298	   IO	 11252	5292: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154774819	   IO	 11252	5293: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154775339	   IO	 11252	5294: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154775860	   IO	 11252	5295: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154775860	   IO	 11252	5296: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154776381	   IO	 11252	5297: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154776902	   IO	 11252	5298: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154776902	   IO	 11252	5299: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154777423	   IO	 11266	5300: R reg 0x00000038 val 0000003d [   GPU_CTRL | LATEST_FLUSH (RO) ]
1186154777423	   IO	 11252	5301: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154777944	   IO	 11252	5302: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154778464	   IO	 11252	5303: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186154783152	   IO	 11266	5304: R reg 0x00000038 val 0000003d [   GPU_CTRL | LATEST_FLUSH (RO) ]
1186155051381	   IO	 11266	5305: R reg 0x00000038 val 0000003d [   GPU_CTRL | LATEST_FLUSH (RO) ]
1186155059714	   IO	 11266	5306: R reg 0x00000038 val 0000003d [   GPU_CTRL | LATEST_FLUSH (RO) ]
1186155065964	   IO	 11266	5307: R reg 0x00000038 val 0000003d [   GPU_CTRL | LATEST_FLUSH (RO) ]
1186155072214	   IO	 11266	5308: R reg 0x00000038 val 0000003d [   GPU_CTRL | LATEST_FLUSH (RO) ]
1186155078464	   IO	 11266	5309: R reg 0x00000038 val 0000003d [   GPU_CTRL | LATEST_FLUSH (RO) ]
1186155083673	   IO	 11266	5310: R reg 0x00000038 val 0000003d [   GPU_CTRL | LATEST_FLUSH (RO) ]
1186155094089	   IO	 11252	5311: W reg 0x00002410 val 76b00012 [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186155094610	   IO	 11252	5312: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186155095131	   IO	 11252	5313: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155095652	   IO	 11252	5314: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186155095652	   IO	 11252	5315: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155096173	   IO	 11252	5316: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155096694	   IO	 11252	5317: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155096694	   IO	 11252	5318: W reg 0x00002418 val 00000004 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_PT]
1186155097214	   IO	 11252	5319: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155097735	   IO	 11252	5320: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155098256	   IO	 11252	5321: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155098256	   IO	 11252	5322: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155098777	   IO	 11252	5323: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155099298	   IO	 11252	5324: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155099298	   IO	 11252	5325: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155099819	   IO	 11252	5326: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155100339	   IO	 11252	5327: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155100339	   IO	 11252	5328: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155100860	   IO	 11252	5329: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155101381	   IO	 11252	5330: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155101902	   IO	 11252	5331: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155101902	   IO	 11252	5332: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155102423	   IO	 11252	5333: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155102944	   IO	 11252	5334: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155102944	   IO	 11252	5335: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155103464	   IO	 11252	5336: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155103985	   IO	 11252	5337: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155104506	   IO	 11252	5338: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155104506	   IO	 11252	5339: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155105027	   IO	 11252	5340: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155105548	   IO	 11252	5341: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155105548	   IO	 11252	5342: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155106069	   IO	 11252	5343: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155106589	   IO	 11252	5344: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155106589	   IO	 11252	5345: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155107110	   IO	 11252	5346: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155107631	   IO	 11252	5347: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155108152	   IO	 11252	5348: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155108152	   IO	 11252	5349: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155108673	   IO	 11252	5350: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155109194	   IO	 11252	5351: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155109194	   IO	 11252	5352: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155109714	   IO	 11252	5353: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155110235	   IO	 11252	5354: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155110756	   IO	 11252	5355: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155110756	   IO	 11252	5356: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155111277	   IO	 11252	5357: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155111798	   IO	 11252	5358: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155111798	   IO	 11252	5359: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155112319	   IO	 11252	5360: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155112839	   IO	 11252	5361: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155112839	   IO	 11252	5362: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155113360	   IO	 11252	5363: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155113881	   IO	 11252	5364: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155114402	   IO	 11252	5365: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155114402	   IO	 11252	5366: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155114923	   IO	 11252	5367: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155115444	   IO	 11252	5368: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155115444	   IO	 11252	5369: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155115964	   IO	 11252	5370: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155116485	   IO	 11252	5371: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155117006	   IO	 11252	5372: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155117006	   IO	 11252	5373: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155117527	   IO	 11252	5374: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155118048	   IO	 11252	5375: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155118048	   IO	 11252	5376: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155118569	   IO	 11252	5377: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155119089	   IO	 11252	5378: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155119089	   IO	 11252	5379: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155119610	   IO	 11252	5380: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155120131	   IO	 11252	5381: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155120652	   IO	 11252	5382: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155120652	   IO	 11252	5383: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155121173	   IO	 11252	5384: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155121694	   IO	 11252	5385: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155121694	   IO	 11252	5386: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155122214	   IO	 11252	5387: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155122735	   IO	 11252	5388: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155123256	   IO	 11252	5389: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155123256	   IO	 11252	5390: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155123777	   IO	 11252	5391: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155124298	   IO	 11252	5392: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155124298	   IO	 11252	5393: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155124819	   IO	 11252	5394: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155125339	   IO	 11252	5395: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155125860	   IO	 11252	5396: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155125860	   IO	 11252	5397: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155126381	   IO	 11252	5398: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155126902	   IO	 11252	5399: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155127423	   IO	 11252	5400: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155127423	   IO	 11252	5401: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155127944	   IO	 11252	5402: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155128464	   IO	 11252	5403: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155128464	   IO	 11252	5404: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155128985	   IO	 11252	5405: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155129506	   IO	 11252	5406: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155129506	   IO	 11252	5407: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155130027	   IO	 11252	5408: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155130548	   IO	 11252	5409: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155131069	   IO	 11252	5410: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155131069	   IO	 11252	5411: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155131589	   IO	 11252	5412: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155132110	   IO	 11252	5413: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155132110	   IO	 11252	5414: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155132631	   IO	 11252	5415: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155133152	   IO	 11252	5416: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155133673	   IO	 11252	5417: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155133673	   IO	 11252	5418: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155134194	   IO	 11252	5419: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155134714	   IO	 11252	5420: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155134714	   IO	 11252	5421: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155135235	   IO	 11252	5422: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155135756	   IO	 11252	5423: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155135756	   IO	 11252	5424: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155136277	   IO	 11252	5425: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155136798	   IO	 11252	5426: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155137319	   IO	 11252	5427: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155137319	   IO	 11252	5428: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155137839	   IO	 11252	5429: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155138360	   IO	 11252	5430: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155138360	   IO	 11252	5431: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155138881	   IO	 11252	5432: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155139402	   IO	 11252	5433: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155139923	   IO	 11252	5434: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155139923	   IO	 11252	5435: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155140444	   IO	 11252	5436: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155140964	   IO	 11252	5437: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155140964	   IO	 11252	5438: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155141485	   IO	 11252	5439: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155142006	   IO	 11252	5440: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155142006	   IO	 11252	5441: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155142527	   IO	 11252	5442: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155143048	   IO	 11252	5443: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155143569	   IO	 11252	5444: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155143569	   IO	 11252	5445: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155144089	   IO	 11252	5446: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155144610	   IO	 11252	5447: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155144610	   IO	 11252	5448: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155145131	   IO	 11252	5449: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155145652	   IO	 11252	5450: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155146173	   IO	 11252	5451: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155159714	   IO	 11252	5452: W reg 0x00002410 val 8212800e [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186155160235	   IO	 11252	5453: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186155160756	   IO	 11252	5454: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155160756	   IO	 11252	5455: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186155161277	   IO	 11252	5456: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155161798	   IO	 11252	5457: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155162319	   IO	 11252	5458: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155162319	   IO	 11252	5459: W reg 0x00002418 val 00000004 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_PT]
1186155162839	   IO	 11252	5460: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155163360	   IO	 11252	5461: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155163360	   IO	 11252	5462: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155163881	   IO	 11252	5463: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155164402	   IO	 11252	5464: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155164923	   IO	 11252	5465: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155164923	   IO	 11252	5466: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155165444	   IO	 11252	5467: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155165964	   IO	 11252	5468: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155165964	   IO	 11252	5469: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155166485	   IO	 11252	5470: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155167006	   IO	 11252	5471: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155167527	   IO	 11252	5472: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155167527	   IO	 11252	5473: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155168048	   IO	 11252	5474: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155168569	   IO	 11252	5475: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155168569	   IO	 11252	5476: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155169089	   IO	 11252	5477: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155169610	   IO	 11252	5478: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155169610	   IO	 11252	5479: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155170131	   IO	 11252	5480: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155170652	   IO	 11252	5481: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155171173	   IO	 11252	5482: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155171173	   IO	 11252	5483: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155171694	   IO	 11252	5484: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155172214	   IO	 11252	5485: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155172214	   IO	 11252	5486: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155172735	   IO	 11252	5487: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155173256	   IO	 11252	5488: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155173777	   IO	 11252	5489: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155174298	   IO	 11252	5490: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155174298	   IO	 11252	5491: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155174819	   IO	 11252	5492: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155175339	   IO	 11252	5493: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155175860	   IO	 11252	5494: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155176381	   IO	 11252	5495: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155176902	   IO	 11252	5496: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155177423	   IO	 11252	5497: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155177944	   IO	 11252	5498: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155178464	   IO	 11252	5499: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155178985	   IO	 11252	5500: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155179506	   IO	 11252	5501: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155180027	   IO	 11252	5502: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155180027	   IO	 11252	5503: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155181069	   IO	 11252	5504: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155181069	   IO	 11252	5505: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155181589	   IO	 11252	5506: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186155469089	   IO	 11266	5507: R reg 0x00000038 val 0000003f [   GPU_CTRL | LATEST_FLUSH (RO) ]
1186155476381	   IO	 11266	5508: R reg 0x00000038 val 0000003f [   GPU_CTRL | LATEST_FLUSH (RO) ]
1186159124298	   IO	     0	5509: R reg 0x0000100c val 00000002 [   JOB_CTRL | JOB_IRQ_STATUS | ]
1186159128464	   IO	     0	5510: W reg 0x00001004 val 00000002 [   JOB_CTRL | JOB_IRQ_CLEAR | ]
1186159129506	   IO	     0	5511: R reg 0x00001010 val 00000000 [   JOB_CTRL | JOB_IRQ_JS_STATE | ]
1186159130548	   IO	     0	5512: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186159178985	   IO	     0	5513: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186159179506	   IO	     0	5514: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186159180548	   IO	     0	5515: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186159181589	   IO	     0	5516: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186159183152	   IO	     0	5517: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186159184194	   IO	     0	5518: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186159185235	   IO	     0	5519: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186159186277	   IO	     0	5520: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186159188881	   IO	     0	5521: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186159189402	   IO	     0	5522: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186159190444	   IO	     0	5523: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186159191485	   IO	     0	5524: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186159196173	   IO	     0	5525: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186159197214	   IO	     0	5526: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186159199819	   IO	     0	5527: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186159200860	   IO	     0	5528: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186159203464	   IO	     0	5529: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186159203985	   IO	     0	5530: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186159221173	   IO	     0	5531: W reg 0x000018c0 val 834fba00 [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_LO (RW)]
1186159221694	   IO	     0	5532: W reg 0x000018c4 val 0000ffff [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_HI (RW)]
1186159222735	   IO	     0	5533: W reg 0x000018d0 val 000000ff [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_LO (RW)]
1186159223256	   IO	     0	5534: W reg 0x000018d4 val 00000000 [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_HI (RW)]
1186159224298	   IO	     0	5535: W reg 0x000018d8 val 00087300 [   JOB_CTRL |  JOB_SLOT1 | JS_CONFIG_NEXT (RW)]
1186159225339	   IO	     0	5536: W reg 0x000018f0 val 0000002b [   JOB_CTRL |  JOB_SLOT1 | JS_FLUSH_ID_NEXT (RW)]
1186159233152	   IO	     0	5537: W reg 0x000018e0 val 00000001 [   JOB_CTRL |  JOB_SLOT1 | JS_COMMAND_NEXT (WO) | JS_COMMAND_START]
1186159235756	   IO	     0	5538: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186159267527	   IO	     0	5539: R reg 0x0000100c val 00000002 [   JOB_CTRL | JOB_IRQ_STATUS | ]
1186159269610	   IO	     0	5540: W reg 0x00001004 val 00000002 [   JOB_CTRL | JOB_IRQ_CLEAR | ]
1186159270131	   IO	     0	5541: R reg 0x00001010 val 00000000 [   JOB_CTRL | JOB_IRQ_JS_STATE | ]
1186159271173	   IO	     0	5542: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186159281069	   IO	     0	5543: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186159282110	   IO	     0	5544: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186159283152	   IO	     0	5545: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186159283673	   IO	     0	5546: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186159285756	   IO	     0	5547: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186159286798	   IO	     0	5548: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186159287839	   IO	     0	5549: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186159288360	   IO	     0	5550: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186159290444	   IO	     0	5551: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186159291485	   IO	     0	5552: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186159292527	   IO	     0	5553: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186159293048	   IO	     0	5554: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186159296173	   IO	     0	5555: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186159297214	   IO	     0	5556: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186159299298	   IO	     0	5557: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186159300339	   IO	     0	5558: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186159303464	   IO	     0	5559: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186159304506	   IO	     0	5560: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186159313360	   IO	     0	5561: W reg 0x000018c0 val 834fb7c0 [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_LO (RW)]
1186159313881	   IO	     0	5562: W reg 0x000018c4 val 0000ffff [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_HI (RW)]
1186159314402	   IO	     0	5563: W reg 0x000018d0 val 000000ff [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_LO (RW)]
1186159314923	   IO	     0	5564: W reg 0x000018d4 val 00000000 [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_HI (RW)]
1186159315964	   IO	     0	5565: W reg 0x000018d8 val 00087b00 [   JOB_CTRL |  JOB_SLOT1 | JS_CONFIG_NEXT (RW)]
1186159317006	   IO	     0	5566: W reg 0x000018f0 val 0000002b [   JOB_CTRL |  JOB_SLOT1 | JS_FLUSH_ID_NEXT (RW)]
1186159322735	   IO	     0	5567: W reg 0x000018e0 val 00000001 [   JOB_CTRL |  JOB_SLOT1 | JS_COMMAND_NEXT (WO) | JS_COMMAND_START]
1186159324298	   IO	     0	5568: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186160815444	   IO	     0	5569: R reg 0x0000100c val 00000002 [   JOB_CTRL | JOB_IRQ_STATUS | ]
1186160820652	   IO	     0	5570: W reg 0x00001004 val 00000002 [   JOB_CTRL | JOB_IRQ_CLEAR | ]
1186160821694	   IO	     0	5571: R reg 0x00001010 val 00000000 [   JOB_CTRL | JOB_IRQ_JS_STATE | ]
1186160823256	   IO	     0	5572: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186160870652	   IO	     0	5573: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186160871694	   IO	     0	5574: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186160872735	   IO	     0	5575: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186160873777	   IO	     0	5576: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186160875860	   IO	     0	5577: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186160876902	   IO	     0	5578: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186160877944	   IO	     0	5579: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186160878464	   IO	     0	5580: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186160881069	   IO	     0	5581: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186160882110	   IO	     0	5582: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186160883152	   IO	     0	5583: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186160884194	   IO	     0	5584: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186160888360	   IO	     0	5585: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186160889402	   IO	     0	5586: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186160892527	   IO	     0	5587: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186160893569	   IO	     0	5588: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186160896173	   IO	     0	5589: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186160896694	   IO	     0	5590: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186160914402	   IO	     0	5591: W reg 0x000018c0 val 834fa040 [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_LO (RW)]
1186160914923	   IO	     0	5592: W reg 0x000018c4 val 0000ffff [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_HI (RW)]
1186160915964	   IO	     0	5593: W reg 0x000018d0 val 000000ff [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_LO (RW)]
1186160916485	   IO	     0	5594: W reg 0x000018d4 val 00000000 [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_HI (RW)]
1186160917527	   IO	     0	5595: W reg 0x000018d8 val 00087300 [   JOB_CTRL |  JOB_SLOT1 | JS_CONFIG_NEXT (RW)]
1186160918569	   IO	     0	5596: W reg 0x000018f0 val 0000002b [   JOB_CTRL |  JOB_SLOT1 | JS_FLUSH_ID_NEXT (RW)]
1186160926902	   IO	     0	5597: W reg 0x000018e0 val 00000001 [   JOB_CTRL |  JOB_SLOT1 | JS_COMMAND_NEXT (WO) | JS_COMMAND_START]
1186160929506	   IO	     0	5598: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186161449819	   IO	     0	5599: R reg 0x0000100c val 00000002 [   JOB_CTRL | JOB_IRQ_STATUS | ]
1186161456589	   IO	     0	5600: W reg 0x00001004 val 00000002 [   JOB_CTRL | JOB_IRQ_CLEAR | ]
1186161457110	   IO	     0	5601: R reg 0x00001010 val 00000000 [   JOB_CTRL | JOB_IRQ_JS_STATE | ]
1186161458152	   IO	     0	5602: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186161528464	   IO	     0	5603: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186161528985	   IO	     0	5604: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186161530548	   IO	     0	5605: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186161531069	   IO	     0	5606: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186161533152	   IO	     0	5607: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186161534194	   IO	     0	5608: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186161535235	   IO	     0	5609: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186161536277	   IO	     0	5610: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186161539923	   IO	     0	5611: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186161540964	   IO	     0	5612: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186161542006	   IO	     0	5613: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186161543048	   IO	     0	5614: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186161548256	   IO	     0	5615: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186161549298	   IO	     0	5616: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186161552423	   IO	     0	5617: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186161553464	   IO	     0	5618: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186161555548	   IO	     0	5619: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186161556589	   IO	     0	5620: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186161581069	   IO	     0	5621: W reg 0x000018c0 val 834fa580 [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_LO (RW)]
1186161581589	   IO	     0	5622: W reg 0x000018c4 val 0000ffff [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_HI (RW)]
1186161582631	   IO	     0	5623: W reg 0x000018d0 val 000000ff [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_LO (RW)]
1186161583152	   IO	     0	5624: W reg 0x000018d4 val 00000000 [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_HI (RW)]
1186161584194	   IO	     0	5625: W reg 0x000018d8 val 00087b00 [   JOB_CTRL |  JOB_SLOT1 | JS_CONFIG_NEXT (RW)]
1186161585235	   IO	     0	5626: W reg 0x000018f0 val 0000002b [   JOB_CTRL |  JOB_SLOT1 | JS_FLUSH_ID_NEXT (RW)]
1186161596173	   IO	     0	5627: W reg 0x000018e0 val 00000001 [   JOB_CTRL |  JOB_SLOT1 | JS_COMMAND_NEXT (WO) | JS_COMMAND_START]
1186161598256	   IO	     0	5628: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186162032631	   IO	     0	5629: R reg 0x0000100c val 00000002 [   JOB_CTRL | JOB_IRQ_STATUS | ]
1186162037319	   IO	     0	5630: W reg 0x00001004 val 00000002 [   JOB_CTRL | JOB_IRQ_CLEAR | ]
1186162038360	   IO	     0	5631: R reg 0x00001010 val 00000000 [   JOB_CTRL | JOB_IRQ_JS_STATE | ]
1186162039923	   IO	     0	5632: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186162075860	   IO	     0	5633: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186162076381	   IO	     0	5634: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186162077944	   IO	     0	5635: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186162078464	   IO	     0	5636: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186162081069	   IO	     0	5637: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186162082110	   IO	     0	5638: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186162083152	   IO	     0	5639: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186162084194	   IO	     0	5640: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186162087839	   IO	     0	5641: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186162088360	   IO	     0	5642: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186162089402	   IO	     0	5643: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186162090444	   IO	     0	5644: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186162096694	   IO	     0	5645: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186162097214	   IO	     0	5646: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186162100860	   IO	     0	5647: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186162101381	   IO	     0	5648: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186162104506	   IO	     0	5649: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186162105027	   IO	     0	5650: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186162121173	   IO	     0	5651: W reg 0x000018c0 val 834faa40 [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_LO (RW)]
1186162121694	   IO	     0	5652: W reg 0x000018c4 val 0000ffff [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_HI (RW)]
1186162122735	   IO	     0	5653: W reg 0x000018d0 val 000000ff [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_LO (RW)]
1186162123256	   IO	     0	5654: W reg 0x000018d4 val 00000000 [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_HI (RW)]
1186162124819	   IO	     0	5655: W reg 0x000018d8 val 00087300 [   JOB_CTRL |  JOB_SLOT1 | JS_CONFIG_NEXT (RW)]
1186162125860	   IO	     0	5656: W reg 0x000018f0 val 0000002b [   JOB_CTRL |  JOB_SLOT1 | JS_FLUSH_ID_NEXT (RW)]
1186162135756	   IO	     0	5657: W reg 0x000018e0 val 00000001 [   JOB_CTRL |  JOB_SLOT1 | JS_COMMAND_NEXT (WO) | JS_COMMAND_START]
1186162137839	   IO	     0	5658: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186162199819	   IO	     0	5659: R reg 0x0000100c val 00000002 [   JOB_CTRL | JOB_IRQ_STATUS | ]
1186162201381	   IO	     0	5660: W reg 0x00001004 val 00000002 [   JOB_CTRL | JOB_IRQ_CLEAR | ]
1186162202423	   IO	     0	5661: R reg 0x00001010 val 00000000 [   JOB_CTRL | JOB_IRQ_JS_STATE | ]
1186162203464	   IO	     0	5662: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186162213881	   IO	     0	5663: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186162214402	   IO	     0	5664: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186162215444	   IO	     0	5665: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186162216485	   IO	     0	5666: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186162218569	   IO	     0	5667: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186162219089	   IO	     0	5668: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186162220131	   IO	     0	5669: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186162221173	   IO	     0	5670: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186162223256	   IO	     0	5671: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186162223777	   IO	     0	5672: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186162224819	   IO	     0	5673: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186162225860	   IO	     0	5674: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186162228985	   IO	     0	5675: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186162229506	   IO	     0	5676: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186162231589	   IO	     0	5677: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186162232631	   IO	     0	5678: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186162235235	   IO	     0	5679: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186162235756	   IO	     0	5680: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186162245652	   IO	     0	5681: W reg 0x000018c0 val 834fa800 [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_LO (RW)]
1186162246173	   IO	     0	5682: W reg 0x000018c4 val 0000ffff [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_HI (RW)]
1186162246694	   IO	     0	5683: W reg 0x000018d0 val 000000ff [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_LO (RW)]
1186162247735	   IO	     0	5684: W reg 0x000018d4 val 00000000 [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_HI (RW)]
1186162248256	   IO	     0	5685: W reg 0x000018d8 val 00087b00 [   JOB_CTRL |  JOB_SLOT1 | JS_CONFIG_NEXT (RW)]
1186162249298	   IO	     0	5686: W reg 0x000018f0 val 0000002b [   JOB_CTRL |  JOB_SLOT1 | JS_FLUSH_ID_NEXT (RW)]
1186162255027	   IO	     0	5687: W reg 0x000018e0 val 00000001 [   JOB_CTRL |  JOB_SLOT1 | JS_COMMAND_NEXT (WO) | JS_COMMAND_START]
1186162257110	   IO	     0	5688: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186162707631	   IO	     0	5689: R reg 0x0000100c val 00000002 [   JOB_CTRL | JOB_IRQ_STATUS | ]
1186162714402	   IO	     0	5690: W reg 0x00001004 val 00000002 [   JOB_CTRL | JOB_IRQ_CLEAR | ]
1186162715444	   IO	     0	5691: R reg 0x00001010 val 00000000 [   JOB_CTRL | JOB_IRQ_JS_STATE | ]
1186162717006	   IO	     0	5692: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186162784194	   IO	     0	5693: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186162785235	   IO	     0	5694: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186162786798	   IO	     0	5695: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186162787319	   IO	     0	5696: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186162789923	   IO	     0	5697: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186162790444	   IO	     0	5698: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186162791485	   IO	     0	5699: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186162792527	   IO	     0	5700: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186162796173	   IO	     0	5701: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186162797214	   IO	     0	5702: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186162798256	   IO	     0	5703: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186162799298	   IO	     0	5704: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186162805027	   IO	     0	5705: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186162806069	   IO	     0	5706: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186162809194	   IO	     0	5707: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186162810235	   IO	     0	5708: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186162812839	   IO	     0	5709: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186162813881	   IO	     0	5710: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186162835235	   IO	     0	5711: W reg 0x000018c0 val 834f9040 [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_LO (RW)]
1186162835756	   IO	     0	5712: W reg 0x000018c4 val 0000ffff [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_HI (RW)]
1186162836798	   IO	     0	5713: W reg 0x000018d0 val 000000ff [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_LO (RW)]
1186162837319	   IO	     0	5714: W reg 0x000018d4 val 00000000 [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_HI (RW)]
1186162838881	   IO	     0	5715: W reg 0x000018d8 val 00087300 [   JOB_CTRL |  JOB_SLOT1 | JS_CONFIG_NEXT (RW)]
1186162839923	   IO	     0	5716: W reg 0x000018f0 val 0000002b [   JOB_CTRL |  JOB_SLOT1 | JS_FLUSH_ID_NEXT (RW)]
1186162850339	   IO	     0	5717: W reg 0x000018e0 val 00000001 [   JOB_CTRL |  JOB_SLOT1 | JS_COMMAND_NEXT (WO) | JS_COMMAND_START]
1186162852944	   IO	     0	5718: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186163575339	   IO	     0	5719: R reg 0x0000100c val 00000002 [   JOB_CTRL | JOB_IRQ_STATUS | ]
1186163582110	   IO	     0	5720: W reg 0x00001004 val 00000002 [   JOB_CTRL | JOB_IRQ_CLEAR | ]
1186163583152	   IO	     0	5721: R reg 0x00001010 val 00000000 [   JOB_CTRL | JOB_IRQ_JS_STATE | ]
1186163584194	   IO	     0	5722: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186163651902	   IO	     0	5723: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186163652423	   IO	     0	5724: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186163653985	   IO	     0	5725: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186163654506	   IO	     0	5726: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186163657110	   IO	     0	5727: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186163657631	   IO	     0	5728: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186163658673	   IO	     0	5729: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186163659714	   IO	     0	5730: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186163663881	   IO	     0	5731: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186163664402	   IO	     0	5732: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186163665444	   IO	     0	5733: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186163666485	   IO	     0	5734: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186163672214	   IO	     0	5735: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186163673256	   IO	     0	5736: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186163676381	   IO	     0	5737: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186163677423	   IO	     0	5738: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186163680027	   IO	     0	5739: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186163680548	   IO	     0	5740: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186163705548	   IO	     0	5741: W reg 0x000018c0 val 834f92c0 [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_LO (RW)]
1186163706069	   IO	     0	5742: W reg 0x000018c4 val 0000ffff [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_HI (RW)]
1186163707110	   IO	     0	5743: W reg 0x000018d0 val 000000ff [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_LO (RW)]
1186163707631	   IO	     0	5744: W reg 0x000018d4 val 00000000 [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_HI (RW)]
1186163709194	   IO	     0	5745: W reg 0x000018d8 val 00087b00 [   JOB_CTRL |  JOB_SLOT1 | JS_CONFIG_NEXT (RW)]
1186163709714	   IO	     0	5746: W reg 0x000018f0 val 0000002b [   JOB_CTRL |  JOB_SLOT1 | JS_FLUSH_ID_NEXT (RW)]
1186163720131	   IO	     0	5747: W reg 0x000018e0 val 00000001 [   JOB_CTRL |  JOB_SLOT1 | JS_COMMAND_NEXT (WO) | JS_COMMAND_START]
1186163722735	   IO	     0	5748: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186164352423	   IO	     0	5749: R reg 0x0000100c val 00000002 [   JOB_CTRL | JOB_IRQ_STATUS | ]
1186164359194	   IO	     0	5750: W reg 0x00001004 val 00000002 [   JOB_CTRL | JOB_IRQ_CLEAR | ]
1186164360235	   IO	     0	5751: R reg 0x00001010 val 00000000 [   JOB_CTRL | JOB_IRQ_JS_STATE | ]
1186164361277	   IO	     0	5752: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186164426381	   IO	     0	5753: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186164426902	   IO	     0	5754: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186164428464	   IO	     0	5755: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186164428985	   IO	     0	5756: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186164431589	   IO	     0	5757: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186164432631	   IO	     0	5758: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186164433673	   IO	     0	5759: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186164434714	   IO	     0	5760: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186164438360	   IO	     0	5761: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186164439402	   IO	     0	5762: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186164440444	   IO	     0	5763: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186164441485	   IO	     0	5764: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186164447735	   IO	     0	5765: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186164448777	   IO	     0	5766: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186164451902	   IO	     0	5767: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186164452944	   IO	     0	5768: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186164455548	   IO	     0	5769: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186164456589	   IO	     0	5770: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186164478985	   IO	     0	5771: W reg 0x000018c0 val 834f9540 [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_LO (RW)]
1186164479506	   IO	     0	5772: W reg 0x000018c4 val 0000ffff [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_HI (RW)]
1186164480548	   IO	     0	5773: W reg 0x000018d0 val 000000ff [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_LO (RW)]
1186164481069	   IO	     0	5774: W reg 0x000018d4 val 00000000 [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_HI (RW)]
1186164482631	   IO	     0	5775: W reg 0x000018d8 val 00087300 [   JOB_CTRL |  JOB_SLOT1 | JS_CONFIG_NEXT (RW)]
1186164483673	   IO	     0	5776: W reg 0x000018f0 val 0000002b [   JOB_CTRL |  JOB_SLOT1 | JS_FLUSH_ID_NEXT (RW)]
1186164493569	   IO	     0	5777: W reg 0x000018e0 val 00000001 [   JOB_CTRL |  JOB_SLOT1 | JS_COMMAND_NEXT (WO) | JS_COMMAND_START]
1186164496173	   IO	     0	5778: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186165108152	   IO	     0	5779: R reg 0x0000100c val 00000002 [   JOB_CTRL | JOB_IRQ_STATUS | ]
1186165112839	   IO	     0	5780: W reg 0x00001004 val 00000002 [   JOB_CTRL | JOB_IRQ_CLEAR | ]
1186165113360	   IO	     0	5781: R reg 0x00001010 val 00000000 [   JOB_CTRL | JOB_IRQ_JS_STATE | ]
1186165114923	   IO	     0	5782: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186165160756	   IO	     0	5783: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186165161798	   IO	     0	5784: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186165163360	   IO	     0	5785: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186165163881	   IO	     0	5786: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186165166485	   IO	     0	5787: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186165167527	   IO	     0	5788: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186165168569	   IO	     0	5789: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186165169089	   IO	     0	5790: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186165173256	   IO	     0	5791: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186165173777	   IO	     0	5792: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186165174819	   IO	     0	5793: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186165175860	   IO	     0	5794: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186165181589	   IO	     0	5795: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186165182110	   IO	     0	5796: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186165185756	   IO	     0	5797: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186165186277	   IO	     0	5798: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186165188881	   IO	     0	5799: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186165189402	   IO	     0	5800: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186165207110	   IO	     0	5801: W reg 0x000018c0 val 834f9ac0 [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_LO (RW)]
1186165207631	   IO	     0	5802: W reg 0x000018c4 val 0000ffff [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_HI (RW)]
1186165209194	   IO	     0	5803: W reg 0x000018d0 val 000000ff [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_LO (RW)]
1186165209714	   IO	     0	5804: W reg 0x000018d4 val 00000000 [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_HI (RW)]
1186165210756	   IO	     0	5805: W reg 0x000018d8 val 00087b00 [   JOB_CTRL |  JOB_SLOT1 | JS_CONFIG_NEXT (RW)]
1186165212319	   IO	     0	5806: W reg 0x000018f0 val 0000002b [   JOB_CTRL |  JOB_SLOT1 | JS_FLUSH_ID_NEXT (RW)]
1186165222735	   IO	     0	5807: W reg 0x000018e0 val 00000001 [   JOB_CTRL |  JOB_SLOT1 | JS_COMMAND_NEXT (WO) | JS_COMMAND_START]
1186165224819	   IO	     0	5808: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186165891485	   IO	     0	5809: R reg 0x0000100c val 00000002 [   JOB_CTRL | JOB_IRQ_STATUS | ]
1186165894610	   IO	     0	5810: W reg 0x00001004 val 00000002 [   JOB_CTRL | JOB_IRQ_CLEAR | ]
1186165895652	   IO	     0	5811: R reg 0x00001010 val 00000000 [   JOB_CTRL | JOB_IRQ_JS_STATE | ]
1186165896173	   IO	     0	5812: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186165917006	   IO	     0	5813: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186165918048	   IO	     0	5814: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186165919089	   IO	     0	5815: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186165919610	   IO	     0	5816: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186165921694	   IO	     0	5817: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186165922735	   IO	     0	5818: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186165923777	   IO	     0	5819: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186165924298	   IO	     0	5820: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186165926381	   IO	     0	5821: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186165927423	   IO	     0	5822: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186165928464	   IO	     0	5823: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186165928985	   IO	     0	5824: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186165932631	   IO	     0	5825: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186165933152	   IO	     0	5826: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186165936277	   IO	     0	5827: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186165936798	   IO	     0	5828: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186165939402	   IO	     0	5829: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186165940444	   IO	     0	5830: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186165949819	   IO	     0	5831: W reg 0x000018c0 val 834f8040 [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_LO (RW)]
1186165950339	   IO	     0	5832: W reg 0x000018c4 val 0000ffff [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_HI (RW)]
1186165951381	   IO	     0	5833: W reg 0x000018d0 val 000000ff [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_LO (RW)]
1186165951902	   IO	     0	5834: W reg 0x000018d4 val 00000000 [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_HI (RW)]
1186165952944	   IO	     0	5835: W reg 0x000018d8 val 00087300 [   JOB_CTRL |  JOB_SLOT1 | JS_CONFIG_NEXT (RW)]
1186165953464	   IO	     0	5836: W reg 0x000018f0 val 0000002d [   JOB_CTRL |  JOB_SLOT1 | JS_FLUSH_ID_NEXT (RW)]
1186165960756	   IO	     0	5837: W reg 0x000018e0 val 00000001 [   JOB_CTRL |  JOB_SLOT1 | JS_COMMAND_NEXT (WO) | JS_COMMAND_START]
1186165962839	   IO	     0	5838: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186166381589	   IO	     0	5839: R reg 0x0000100c val 00000002 [   JOB_CTRL | JOB_IRQ_STATUS | ]
1186166384194	   IO	     0	5840: W reg 0x00001004 val 00000002 [   JOB_CTRL | JOB_IRQ_CLEAR | ]
1186166385235	   IO	     0	5841: R reg 0x00001010 val 00000000 [   JOB_CTRL | JOB_IRQ_JS_STATE | ]
1186166386277	   IO	     0	5842: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186166405548	   IO	     0	5843: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186166406069	   IO	     0	5844: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186166407110	   IO	     0	5845: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186166408152	   IO	     0	5846: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186166410235	   IO	     0	5847: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186166410756	   IO	     0	5848: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186166412319	   IO	     0	5849: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186166412839	   IO	     0	5850: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186166415444	   IO	     0	5851: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186166415964	   IO	     0	5852: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186166417006	   IO	     0	5853: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186166418048	   IO	     0	5854: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186166421173	   IO	     0	5855: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186166422214	   IO	     0	5856: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186166424819	   IO	     0	5857: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186166425860	   IO	     0	5858: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186166427944	   IO	     0	5859: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186166428985	   IO	     0	5860: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186166440444	   IO	     0	5861: W reg 0x000018c0 val 834f8500 [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_LO (RW)]
1186166440964	   IO	     0	5862: W reg 0x000018c4 val 0000ffff [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_HI (RW)]
1186166442006	   IO	     0	5863: W reg 0x000018d0 val 000000ff [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_LO (RW)]
1186166442527	   IO	     0	5864: W reg 0x000018d4 val 00000000 [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_HI (RW)]
1186166443569	   IO	     0	5865: W reg 0x000018d8 val 00087b00 [   JOB_CTRL |  JOB_SLOT1 | JS_CONFIG_NEXT (RW)]
1186166444089	   IO	     0	5866: W reg 0x000018f0 val 00000035 [   JOB_CTRL |  JOB_SLOT1 | JS_FLUSH_ID_NEXT (RW)]
1186166450339	   IO	     0	5867: W reg 0x000018e0 val 00000001 [   JOB_CTRL |  JOB_SLOT1 | JS_COMMAND_NEXT (WO) | JS_COMMAND_START]
1186166452423	   IO	     0	5868: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186166501902	   IO	     0	5869: R reg 0x0000100c val 00000002 [   JOB_CTRL | JOB_IRQ_STATUS | ]
1186166503464	   IO	     0	5870: W reg 0x00001004 val 00000002 [   JOB_CTRL | JOB_IRQ_CLEAR | ]
1186166504506	   IO	     0	5871: R reg 0x00001010 val 00000000 [   JOB_CTRL | JOB_IRQ_JS_STATE | ]
1186166505027	   IO	     0	5872: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186166515444	   IO	     0	5873: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186166515964	   IO	     0	5874: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186166517006	   IO	     0	5875: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186166518048	   IO	     0	5876: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186166520131	   IO	     0	5877: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186166520652	   IO	     0	5878: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186166521694	   IO	     0	5879: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186166522735	   IO	     0	5880: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186166524819	   IO	     0	5881: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186166525339	   IO	     0	5882: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186166526381	   IO	     0	5883: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186166527423	   IO	     0	5884: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186166530548	   IO	     0	5885: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186166531069	   IO	     0	5886: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186166533673	   IO	     0	5887: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186166534714	   IO	     0	5888: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186166536798	   IO	     0	5889: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186166537839	   IO	     0	5890: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186166546694	   IO	     0	5891: W reg 0x000018c0 val 834f82c0 [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_LO (RW)]
1186166547214	   IO	     0	5892: W reg 0x000018c4 val 0000ffff [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_HI (RW)]
1186166547735	   IO	     0	5893: W reg 0x000018d0 val 000000ff [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_LO (RW)]
1186166548256	   IO	     0	5894: W reg 0x000018d4 val 00000000 [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_HI (RW)]
1186166549298	   IO	     0	5895: W reg 0x000018d8 val 00087300 [   JOB_CTRL |  JOB_SLOT1 | JS_CONFIG_NEXT (RW)]
1186166549819	   IO	     0	5896: W reg 0x000018f0 val 00000036 [   JOB_CTRL |  JOB_SLOT1 | JS_FLUSH_ID_NEXT (RW)]
1186166556069	   IO	     0	5897: W reg 0x000018e0 val 00000001 [   JOB_CTRL |  JOB_SLOT1 | JS_COMMAND_NEXT (WO) | JS_COMMAND_START]
1186166557631	   IO	     0	5898: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186166941485	   IO	     0	5899: R reg 0x0000100c val 00000002 [   JOB_CTRL | JOB_IRQ_STATUS | ]
1186166944089	   IO	     0	5900: W reg 0x00001004 val 00000002 [   JOB_CTRL | JOB_IRQ_CLEAR | ]
1186166945131	   IO	     0	5901: R reg 0x00001010 val 00000000 [   JOB_CTRL | JOB_IRQ_JS_STATE | ]
1186166946173	   IO	     0	5902: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186166965444	   IO	     0	5903: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186166966485	   IO	     0	5904: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186166967527	   IO	     0	5905: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186166968569	   IO	     0	5906: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186166970131	   IO	     0	5907: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186166971173	   IO	     0	5908: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186166972214	   IO	     0	5909: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186166973256	   IO	     0	5910: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186166975339	   IO	     0	5911: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186166975860	   IO	     0	5912: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186166976902	   IO	     0	5913: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186166977944	   IO	     0	5914: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186166981589	   IO	     0	5915: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186166982110	   IO	     0	5916: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186166984714	   IO	     0	5917: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186166985756	   IO	     0	5918: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186166987839	   IO	     0	5919: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186166988881	   IO	     0	5920: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186166998256	   IO	     0	5921: W reg 0x000018c0 val 834f89c0 [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_LO (RW)]
1186166998777	   IO	     0	5922: W reg 0x000018c4 val 0000ffff [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_HI (RW)]
1186166999819	   IO	     0	5923: W reg 0x000018d0 val 000000ff [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_LO (RW)]
1186167000339	   IO	     0	5924: W reg 0x000018d4 val 00000000 [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_HI (RW)]
1186167000860	   IO	     0	5925: W reg 0x000018d8 val 00087b00 [   JOB_CTRL |  JOB_SLOT1 | JS_CONFIG_NEXT (RW)]
1186167001381	   IO	     0	5926: W reg 0x000018f0 val 00000036 [   JOB_CTRL |  JOB_SLOT1 | JS_FLUSH_ID_NEXT (RW)]
1186167008152	   IO	     0	5927: W reg 0x000018e0 val 00000001 [   JOB_CTRL |  JOB_SLOT1 | JS_COMMAND_NEXT (WO) | JS_COMMAND_START]
1186167010235	   IO	     0	5928: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186167599819	   IO	     0	5929: R reg 0x0000100c val 00000002 [   JOB_CTRL | JOB_IRQ_STATUS | ]
1186167602423	   IO	     0	5930: W reg 0x00001004 val 00000002 [   JOB_CTRL | JOB_IRQ_CLEAR | ]
1186167603464	   IO	     0	5931: R reg 0x00001010 val 00000000 [   JOB_CTRL | JOB_IRQ_JS_STATE | ]
1186167604506	   IO	     0	5932: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186167625339	   IO	     0	5933: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186167625860	   IO	     0	5934: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186167626902	   IO	     0	5935: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186167627944	   IO	     0	5936: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186167629506	   IO	     0	5937: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186167630548	   IO	     0	5938: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186167631589	   IO	     0	5939: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186167632110	   IO	     0	5940: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186167634714	   IO	     0	5941: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186167635235	   IO	     0	5942: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186167636798	   IO	     0	5943: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186167637319	   IO	     0	5944: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186167640444	   IO	     0	5945: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186167641485	   IO	     0	5946: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186167644089	   IO	     0	5947: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186167645131	   IO	     0	5948: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186167647214	   IO	     0	5949: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186167648256	   IO	     0	5950: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186167658673	   IO	     0	5951: W reg 0x000018c0 val 834f8c40 [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_LO (RW)]
1186167659194	   IO	     0	5952: W reg 0x000018c4 val 0000ffff [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_HI (RW)]
1186167660235	   IO	     0	5953: W reg 0x000018d0 val 000000ff [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_LO (RW)]
1186167660756	   IO	     0	5954: W reg 0x000018d4 val 00000000 [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_HI (RW)]
1186167661798	   IO	     0	5955: W reg 0x000018d8 val 00087300 [   JOB_CTRL |  JOB_SLOT1 | JS_CONFIG_NEXT (RW)]
1186167662319	   IO	     0	5956: W reg 0x000018f0 val 00000036 [   JOB_CTRL |  JOB_SLOT1 | JS_FLUSH_ID_NEXT (RW)]
1186167668569	   IO	     0	5957: W reg 0x000018e0 val 00000001 [   JOB_CTRL |  JOB_SLOT1 | JS_COMMAND_NEXT (WO) | JS_COMMAND_START]
1186167670652	   IO	     0	5958: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186168213881	   IO	     0	5959: R reg 0x0000100c val 00000002 [   JOB_CTRL | JOB_IRQ_STATUS | ]
1186168216485	   IO	     0	5960: W reg 0x00001004 val 00000002 [   JOB_CTRL | JOB_IRQ_CLEAR | ]
1186168217527	   IO	     0	5961: R reg 0x00001010 val 00000000 [   JOB_CTRL | JOB_IRQ_JS_STATE | ]
1186168218569	   IO	     0	5962: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186168237839	   IO	     0	5963: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186168238881	   IO	     0	5964: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186168239923	   IO	     0	5965: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186168240444	   IO	     0	5966: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186168242527	   IO	     0	5967: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186168243569	   IO	     0	5968: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186168244610	   IO	     0	5969: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186168245131	   IO	     0	5970: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186168247735	   IO	     0	5971: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186168248256	   IO	     0	5972: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186168249298	   IO	     0	5973: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186168250339	   IO	     0	5974: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186168253985	   IO	     0	5975: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186168254506	   IO	     0	5976: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186168257110	   IO	     0	5977: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186168258152	   IO	     0	5978: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186168260756	   IO	     0	5979: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186168261798	   IO	     0	5980: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186168272214	   IO	     0	5981: W reg 0x000018c0 val 834f7040 [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_LO (RW)]
1186168272735	   IO	     0	5982: W reg 0x000018c4 val 0000ffff [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_HI (RW)]
1186168273256	   IO	     0	5983: W reg 0x000018d0 val 000000ff [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_LO (RW)]
1186168274298	   IO	     0	5984: W reg 0x000018d4 val 00000000 [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_HI (RW)]
1186168274819	   IO	     0	5985: W reg 0x000018d8 val 00087b00 [   JOB_CTRL |  JOB_SLOT1 | JS_CONFIG_NEXT (RW)]
1186168275339	   IO	     0	5986: W reg 0x000018f0 val 00000036 [   JOB_CTRL |  JOB_SLOT1 | JS_FLUSH_ID_NEXT (RW)]
1186168282110	   IO	     0	5987: W reg 0x000018e0 val 00000001 [   JOB_CTRL |  JOB_SLOT1 | JS_COMMAND_NEXT (WO) | JS_COMMAND_START]
1186168284194	   IO	     0	5988: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186170625860	   IO	     0	5989: R reg 0x0000100c val 00000002 [   JOB_CTRL | JOB_IRQ_STATUS | ]
1186170632631	   IO	     0	5990: W reg 0x00001004 val 00000002 [   JOB_CTRL | JOB_IRQ_CLEAR | ]
1186170633673	   IO	     0	5991: R reg 0x00001010 val 00000000 [   JOB_CTRL | JOB_IRQ_JS_STATE | ]
1186170634714	   IO	     0	5992: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186170708152	   IO	     0	5993: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186170709194	   IO	     0	5994: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186170710235	   IO	     0	5995: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186170711277	   IO	     0	5996: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186170713360	   IO	     0	5997: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186170714402	   IO	     0	5998: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186170715444	   IO	     0	5999: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186170716485	   IO	     0	6000: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186170720131	   IO	     0	6001: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186170721173	   IO	     0	6002: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186170722214	   IO	     0	6003: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186170722735	   IO	     0	6004: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186170728985	   IO	     0	6005: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186170730027	   IO	     0	6006: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186170733673	   IO	     0	6007: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186170734194	   IO	     0	6008: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186170736798	   IO	     0	6009: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186170737839	   IO	     0	6010: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186170761277	   IO	     0	6011: W reg 0x000018c0 val 834f75c0 [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_LO (RW)]
1186170761798	   IO	     0	6012: W reg 0x000018c4 val 0000ffff [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_HI (RW)]
1186170762839	   IO	     0	6013: W reg 0x000018d0 val 000000ff [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_LO (RW)]
1186170763360	   IO	     0	6014: W reg 0x000018d4 val 00000000 [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_HI (RW)]
1186170764923	   IO	     0	6015: W reg 0x000018d8 val 00087300 [   JOB_CTRL |  JOB_SLOT1 | JS_CONFIG_NEXT (RW)]
1186170765444	   IO	     0	6016: W reg 0x000018f0 val 00000036 [   JOB_CTRL |  JOB_SLOT1 | JS_FLUSH_ID_NEXT (RW)]
1186170776902	   IO	     0	6017: W reg 0x000018e0 val 00000001 [   JOB_CTRL |  JOB_SLOT1 | JS_COMMAND_NEXT (WO) | JS_COMMAND_START]
1186170778985	   IO	     0	6018: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186171268048	   IO	     0	6019: R reg 0x0000100c val 00000002 [   JOB_CTRL | JOB_IRQ_STATUS | ]
1186171269610	   IO	     0	6020: W reg 0x00001004 val 00000002 [   JOB_CTRL | JOB_IRQ_CLEAR | ]
1186171270652	   IO	     0	6021: R reg 0x00001010 val 00000000 [   JOB_CTRL | JOB_IRQ_JS_STATE | ]
1186171271694	   IO	     0	6022: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186171288881	   IO	     0	6023: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186171289923	   IO	     0	6024: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186171290964	   IO	     0	6025: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186171292006	   IO	     0	6026: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186171294089	   IO	     0	6027: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186171294610	   IO	     0	6028: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186171295652	   IO	     0	6029: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186171296694	   IO	     0	6030: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186171298777	   IO	     0	6031: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186171299298	   IO	     0	6032: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186171300339	   IO	     0	6033: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186171301381	   IO	     0	6034: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186171304506	   IO	     0	6035: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186171305548	   IO	     0	6036: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186171308152	   IO	     0	6037: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186171308673	   IO	     0	6038: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186171311798	   IO	     0	6039: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186171312319	   IO	     0	6040: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186171322214	   IO	     0	6041: W reg 0x000018c0 val 834f7b00 [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_LO (RW)]
1186171322735	   IO	     0	6042: W reg 0x000018c4 val 0000ffff [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_HI (RW)]
1186171323256	   IO	     0	6043: W reg 0x000018d0 val 000000ff [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_LO (RW)]
1186171323777	   IO	     0	6044: W reg 0x000018d4 val 00000000 [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_HI (RW)]
1186171324819	   IO	     0	6045: W reg 0x000018d8 val 00087b00 [   JOB_CTRL |  JOB_SLOT1 | JS_CONFIG_NEXT (RW)]
1186171325860	   IO	     0	6046: W reg 0x000018f0 val 00000036 [   JOB_CTRL |  JOB_SLOT1 | JS_FLUSH_ID_NEXT (RW)]
1186171332110	   IO	     0	6047: W reg 0x000018e0 val 00000001 [   JOB_CTRL |  JOB_SLOT1 | JS_COMMAND_NEXT (WO) | JS_COMMAND_START]
1186171334194	   IO	     0	6048: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186171836798	   IO	     0	6049: R reg 0x0000100c val 00000002 [   JOB_CTRL | JOB_IRQ_STATUS | ]
1186171838360	   IO	     0	6050: W reg 0x00001004 val 00000002 [   JOB_CTRL | JOB_IRQ_CLEAR | ]
1186171839402	   IO	     0	6051: R reg 0x00001010 val 00000000 [   JOB_CTRL | JOB_IRQ_JS_STATE | ]
1186171840444	   IO	     0	6052: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186171856069	   IO	     0	6053: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186171856589	   IO	     0	6054: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186171857631	   IO	     0	6055: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186171858152	   IO	     0	6056: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186171860235	   IO	     0	6057: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186171860756	   IO	     0	6058: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186171861798	   IO	     0	6059: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186171862839	   IO	     0	6060: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186171864923	   IO	     0	6061: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186171865964	   IO	     0	6062: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186171867006	   IO	     0	6063: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186171867527	   IO	     0	6064: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186171870652	   IO	     0	6065: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186171871694	   IO	     0	6066: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186171874298	   IO	     0	6067: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186171875339	   IO	     0	6068: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186171877423	   IO	     0	6069: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186171878464	   IO	     0	6070: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186171887319	   IO	     0	6071: W reg 0x000018c0 val 834f6040 [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_LO (RW)]
1186171887839	   IO	     0	6072: W reg 0x000018c4 val 0000ffff [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_HI (RW)]
1186171888360	   IO	     0	6073: W reg 0x000018d0 val 000000ff [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_LO (RW)]
1186171888881	   IO	     0	6074: W reg 0x000018d4 val 00000000 [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_HI (RW)]
1186171889923	   IO	     0	6075: W reg 0x000018d8 val 00087300 [   JOB_CTRL |  JOB_SLOT1 | JS_CONFIG_NEXT (RW)]
1186171890444	   IO	     0	6076: W reg 0x000018f0 val 00000036 [   JOB_CTRL |  JOB_SLOT1 | JS_FLUSH_ID_NEXT (RW)]
1186171896173	   IO	     0	6077: W reg 0x000018e0 val 00000001 [   JOB_CTRL |  JOB_SLOT1 | JS_COMMAND_NEXT (WO) | JS_COMMAND_START]
1186171897735	   IO	     0	6078: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186171946173	   IO	     0	6079: R reg 0x0000100c val 00000002 [   JOB_CTRL | JOB_IRQ_STATUS | ]
1186171947735	   IO	     0	6080: W reg 0x00001004 val 00000002 [   JOB_CTRL | JOB_IRQ_CLEAR | ]
1186171948777	   IO	     0	6081: R reg 0x00001010 val 00000000 [   JOB_CTRL | JOB_IRQ_JS_STATE | ]
1186171949819	   IO	     0	6082: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186171964402	   IO	     0	6083: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186171965444	   IO	     0	6084: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186171965964	   IO	     0	6085: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186171967006	   IO	     0	6086: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186171969089	   IO	     0	6087: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186171969610	   IO	     0	6088: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186171970652	   IO	     0	6089: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186171971694	   IO	     0	6090: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186171973777	   IO	     0	6091: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186171974298	   IO	     0	6092: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186171975339	   IO	     0	6093: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186171976381	   IO	     0	6094: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186171979506	   IO	     0	6095: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186171980027	   IO	     0	6096: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186171982631	   IO	     0	6097: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186171983152	   IO	     0	6098: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186171985756	   IO	     0	6099: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186171986798	   IO	     0	6100: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186171996694	   IO	     0	6101: W reg 0x000018c0 val 834f7d80 [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_LO (RW)]
1186171997214	   IO	     0	6102: W reg 0x000018c4 val 0000ffff [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_HI (RW)]
1186171998256	   IO	     0	6103: W reg 0x000018d0 val 000000ff [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_LO (RW)]
1186171998777	   IO	     0	6104: W reg 0x000018d4 val 00000000 [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_HI (RW)]
1186171999298	   IO	     0	6105: W reg 0x000018d8 val 00087b00 [   JOB_CTRL |  JOB_SLOT1 | JS_CONFIG_NEXT (RW)]
1186172000339	   IO	     0	6106: W reg 0x000018f0 val 00000036 [   JOB_CTRL |  JOB_SLOT1 | JS_FLUSH_ID_NEXT (RW)]
1186172006589	   IO	     0	6107: W reg 0x000018e0 val 00000001 [   JOB_CTRL |  JOB_SLOT1 | JS_COMMAND_NEXT (WO) | JS_COMMAND_START]
1186172008152	   IO	     0	6108: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186172318569	   IO	     0	6109: R reg 0x0000100c val 00000002 [   JOB_CTRL | JOB_IRQ_STATUS | ]
1186172320131	   IO	     0	6110: W reg 0x00001004 val 00000002 [   JOB_CTRL | JOB_IRQ_CLEAR | ]
1186172321173	   IO	     0	6111: R reg 0x00001010 val 00000000 [   JOB_CTRL | JOB_IRQ_JS_STATE | ]
1186172322214	   IO	     0	6112: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186172339923	   IO	     0	6113: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186172340444	   IO	     0	6114: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186172342006	   IO	     0	6115: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186172342527	   IO	     0	6116: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186172344089	   IO	     0	6117: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186172345131	   IO	     0	6118: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186172346173	   IO	     0	6119: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186172346694	   IO	     0	6120: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186172348777	   IO	     0	6121: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186172349298	   IO	     0	6122: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186172350339	   IO	     0	6123: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186172351381	   IO	     0	6124: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186172353985	   IO	     0	6125: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186172355027	   IO	     0	6126: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186172357631	   IO	     0	6127: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186172358673	   IO	     0	6128: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186172360756	   IO	     0	6129: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186172361798	   IO	     0	6130: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186172369089	   IO	     0	6131: W reg 0x000018c0 val 834f6500 [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_LO (RW)]
1186172369610	   IO	     0	6132: W reg 0x000018c4 val 0000ffff [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_HI (RW)]
1186172370131	   IO	     0	6133: W reg 0x000018d0 val 000000ff [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_LO (RW)]
1186172371173	   IO	     0	6134: W reg 0x000018d4 val 00000000 [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_HI (RW)]
1186172371694	   IO	     0	6135: W reg 0x000018d8 val 00087300 [   JOB_CTRL |  JOB_SLOT1 | JS_CONFIG_NEXT (RW)]
1186172372735	   IO	     0	6136: W reg 0x000018f0 val 00000036 [   JOB_CTRL |  JOB_SLOT1 | JS_FLUSH_ID_NEXT (RW)]
1186172378464	   IO	     0	6137: W reg 0x000018e0 val 00000001 [   JOB_CTRL |  JOB_SLOT1 | JS_COMMAND_NEXT (WO) | JS_COMMAND_START]
1186172380548	   IO	     0	6138: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186174298256	   IO	     0	6139: R reg 0x0000100c val 00000002 [   JOB_CTRL | JOB_IRQ_STATUS | ]
1186174304506	   IO	     0	6140: W reg 0x00001004 val 00000002 [   JOB_CTRL | JOB_IRQ_CLEAR | ]
1186174305548	   IO	     0	6141: R reg 0x00001010 val 00000000 [   JOB_CTRL | JOB_IRQ_JS_STATE | ]
1186174307110	   IO	     0	6142: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186174376902	   IO	     0	6143: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186174377423	   IO	     0	6144: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186174378985	   IO	     0	6145: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186174379506	   IO	     0	6146: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186174382110	   IO	     0	6147: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186174383152	   IO	     0	6148: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186174384194	   IO	     0	6149: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186174385235	   IO	     0	6150: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186174388881	   IO	     0	6151: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186174389923	   IO	     0	6152: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186174390964	   IO	     0	6153: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186174391485	   IO	     0	6154: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186174397735	   IO	     0	6155: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186174398256	   IO	     0	6156: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186174401902	   IO	     0	6157: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186174402944	   IO	     0	6158: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186174405027	   IO	     0	6159: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186174405548	   IO	     0	6160: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186174430027	   IO	     0	6161: W reg 0x000018c0 val 834f6780 [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_LO (RW)]
1186174431069	   IO	     0	6162: W reg 0x000018c4 val 0000ffff [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_HI (RW)]
1186174432110	   IO	     0	6163: W reg 0x000018d0 val 000000ff [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_LO (RW)]
1186174432631	   IO	     0	6164: W reg 0x000018d4 val 00000000 [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_HI (RW)]
1186174433673	   IO	     0	6165: W reg 0x000018d8 val 00087b00 [   JOB_CTRL |  JOB_SLOT1 | JS_CONFIG_NEXT (RW)]
1186174434714	   IO	     0	6166: W reg 0x000018f0 val 00000036 [   JOB_CTRL |  JOB_SLOT1 | JS_FLUSH_ID_NEXT (RW)]
1186174446173	   IO	     0	6167: W reg 0x000018e0 val 00000001 [   JOB_CTRL |  JOB_SLOT1 | JS_COMMAND_NEXT (WO) | JS_COMMAND_START]
1186174448777	   IO	     0	6168: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186175322214	   IO	     0	6169: R reg 0x0000100c val 00000002 [   JOB_CTRL | JOB_IRQ_STATUS | ]
1186175324819	   IO	     0	6170: W reg 0x00001004 val 00000002 [   JOB_CTRL | JOB_IRQ_CLEAR | ]
1186175325860	   IO	     0	6171: R reg 0x00001010 val 00000000 [   JOB_CTRL | JOB_IRQ_JS_STATE | ]
1186175326902	   IO	     0	6172: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186175347735	   IO	     0	6173: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186175348256	   IO	     0	6174: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186175349298	   IO	     0	6175: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186175350339	   IO	     0	6176: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186175352423	   IO	     0	6177: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186175353464	   IO	     0	6178: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186175354506	   IO	     0	6179: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186175355027	   IO	     0	6180: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186175357110	   IO	     0	6181: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186175358152	   IO	     0	6182: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186175359194	   IO	     0	6183: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186175359714	   IO	     0	6184: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186175363360	   IO	     0	6185: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186175363881	   IO	     0	6186: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186175367006	   IO	     0	6187: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186175367527	   IO	     0	6188: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186175370131	   IO	     0	6189: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186175371173	   IO	     0	6190: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186175380548	   IO	     0	6191: W reg 0x000018c0 val 834f6a00 [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_LO (RW)]
1186175381069	   IO	     0	6192: W reg 0x000018c4 val 0000ffff [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_HI (RW)]
1186175382110	   IO	     0	6193: W reg 0x000018d0 val 000000ff [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_LO (RW)]
1186175382631	   IO	     0	6194: W reg 0x000018d4 val 00000000 [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_HI (RW)]
1186175383673	   IO	     0	6195: W reg 0x000018d8 val 00087300 [   JOB_CTRL |  JOB_SLOT1 | JS_CONFIG_NEXT (RW)]
1186175384194	   IO	     0	6196: W reg 0x000018f0 val 00000036 [   JOB_CTRL |  JOB_SLOT1 | JS_FLUSH_ID_NEXT (RW)]
1186175390444	   IO	     0	6197: W reg 0x000018e0 val 00000001 [   JOB_CTRL |  JOB_SLOT1 | JS_COMMAND_NEXT (WO) | JS_COMMAND_START]
1186175392527	   IO	     0	6198: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186176312319	   IO	     0	6199: R reg 0x0000100c val 00000002 [   JOB_CTRL | JOB_IRQ_STATUS | ]
1186176314923	   IO	     0	6200: W reg 0x00001004 val 00000002 [   JOB_CTRL | JOB_IRQ_CLEAR | ]
1186176315964	   IO	     0	6201: R reg 0x00001010 val 00000000 [   JOB_CTRL | JOB_IRQ_JS_STATE | ]
1186176317006	   IO	     0	6202: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186176340964	   IO	     0	6203: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186176342006	   IO	     0	6204: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186176343048	   IO	     0	6205: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186176343569	   IO	     0	6206: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186176345652	   IO	     0	6207: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186176346694	   IO	     0	6208: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186176347735	   IO	     0	6209: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186176348256	   IO	     0	6210: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186176350339	   IO	     0	6211: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186176351381	   IO	     0	6212: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186176352423	   IO	     0	6213: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186176352944	   IO	     0	6214: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186176356589	   IO	     0	6215: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186176357110	   IO	     0	6216: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186176359714	   IO	     0	6217: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186176360756	   IO	     0	6218: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186176362839	   IO	     0	6219: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186176363881	   IO	     0	6220: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186176374819	   IO	     0	6221: W reg 0x000018c0 val 834f5040 [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_LO (RW)]
1186176375339	   IO	     0	6222: W reg 0x000018c4 val 0000ffff [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_HI (RW)]
1186176376381	   IO	     0	6223: W reg 0x000018d0 val 000000ff [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_LO (RW)]
1186176376902	   IO	     0	6224: W reg 0x000018d4 val 00000000 [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_HI (RW)]
1186176377944	   IO	     0	6225: W reg 0x000018d8 val 00087b00 [   JOB_CTRL |  JOB_SLOT1 | JS_CONFIG_NEXT (RW)]
1186176378464	   IO	     0	6226: W reg 0x000018f0 val 00000036 [   JOB_CTRL |  JOB_SLOT1 | JS_FLUSH_ID_NEXT (RW)]
1186176384194	   IO	     0	6227: W reg 0x000018e0 val 00000001 [   JOB_CTRL |  JOB_SLOT1 | JS_COMMAND_NEXT (WO) | JS_COMMAND_START]
1186176385756	   IO	     0	6228: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186176421694	   IO	     0	6229: R reg 0x0000100c val 00000002 [   JOB_CTRL | JOB_IRQ_STATUS | ]
1186176423256	   IO	     0	6230: W reg 0x00001004 val 00000002 [   JOB_CTRL | JOB_IRQ_CLEAR | ]
1186176423777	   IO	     0	6231: R reg 0x00001010 val 00000000 [   JOB_CTRL | JOB_IRQ_JS_STATE | ]
1186176424819	   IO	     0	6232: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186176448256	   IO	     0	6233: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186176448777	   IO	     0	6234: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186176449819	   IO	     0	6235: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186176450860	   IO	     0	6236: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186176452423	   IO	     0	6237: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186176453464	   IO	     0	6238: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186176454506	   IO	     0	6239: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186176455027	   IO	     0	6240: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186176457110	   IO	     0	6241: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186176457631	   IO	     0	6242: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186176458673	   IO	     0	6243: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186176459714	   IO	     0	6244: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186176462319	   IO	     0	6245: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186176463881	   IO	     0	6246: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186176465964	   IO	     0	6247: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186176466485	   IO	     0	6248: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186176469089	   IO	     0	6249: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186176470131	   IO	     0	6250: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186176478464	   IO	     0	6251: W reg 0x000018c0 val 834f6cc0 [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_LO (RW)]
1186176479506	   IO	     0	6252: W reg 0x000018c4 val 0000ffff [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_HI (RW)]
1186176480027	   IO	     0	6253: W reg 0x000018d0 val 000000ff [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_LO (RW)]
1186176480548	   IO	     0	6254: W reg 0x000018d4 val 00000000 [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_HI (RW)]
1186176481589	   IO	     0	6255: W reg 0x000018d8 val 00087300 [   JOB_CTRL |  JOB_SLOT1 | JS_CONFIG_NEXT (RW)]
1186176482110	   IO	     0	6256: W reg 0x000018f0 val 00000036 [   JOB_CTRL |  JOB_SLOT1 | JS_FLUSH_ID_NEXT (RW)]
1186176488360	   IO	     0	6257: W reg 0x000018e0 val 00000001 [   JOB_CTRL |  JOB_SLOT1 | JS_COMMAND_NEXT (WO) | JS_COMMAND_START]
1186176489923	   IO	     0	6258: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186177165444	   IO	     0	6259: R reg 0x0000100c val 00000002 [   JOB_CTRL | JOB_IRQ_STATUS | ]
1186177168569	   IO	     0	6260: W reg 0x00001004 val 00000002 [   JOB_CTRL | JOB_IRQ_CLEAR | ]
1186177169610	   IO	     0	6261: R reg 0x00001010 val 00000000 [   JOB_CTRL | JOB_IRQ_JS_STATE | ]
1186177170652	   IO	     0	6262: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186177190444	   IO	     0	6263: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186177191485	   IO	     0	6264: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186177192527	   IO	     0	6265: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186177193048	   IO	     0	6266: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186177195131	   IO	     0	6267: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186177196173	   IO	     0	6268: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186177197214	   IO	     0	6269: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186177198256	   IO	     0	6270: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186177200339	   IO	     0	6271: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186177200860	   IO	     0	6272: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186177201902	   IO	     0	6273: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186177202944	   IO	     0	6274: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186177206589	   IO	     0	6275: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186177207110	   IO	     0	6276: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186177210235	   IO	     0	6277: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186177210756	   IO	     0	6278: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186177213360	   IO	     0	6279: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186177214402	   IO	     0	6280: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186177223777	   IO	     0	6281: W reg 0x000018c0 val 834f5540 [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_LO (RW)]
1186177224298	   IO	     0	6282: W reg 0x000018c4 val 0000ffff [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_HI (RW)]
1186177225339	   IO	     0	6283: W reg 0x000018d0 val 000000ff [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_LO (RW)]
1186177225860	   IO	     0	6284: W reg 0x000018d4 val 00000000 [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_HI (RW)]
1186177226902	   IO	     0	6285: W reg 0x000018d8 val 00087b00 [   JOB_CTRL |  JOB_SLOT1 | JS_CONFIG_NEXT (RW)]
1186177227423	   IO	     0	6286: W reg 0x000018f0 val 00000036 [   JOB_CTRL |  JOB_SLOT1 | JS_FLUSH_ID_NEXT (RW)]
1186177233673	   IO	     0	6287: W reg 0x000018e0 val 00000001 [   JOB_CTRL |  JOB_SLOT1 | JS_COMMAND_NEXT (WO) | JS_COMMAND_START]
1186177235756	   IO	     0	6288: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186177796173	   IO	     0	6289: R reg 0x0000100c val 00000002 [   JOB_CTRL | JOB_IRQ_STATUS | ]
1186177799298	   IO	     0	6290: W reg 0x00001004 val 00000002 [   JOB_CTRL | JOB_IRQ_CLEAR | ]
1186177800339	   IO	     0	6291: R reg 0x00001010 val 00000000 [   JOB_CTRL | JOB_IRQ_JS_STATE | ]
1186177800860	   IO	     0	6292: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186177820131	   IO	     0	6293: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186177820652	   IO	     0	6294: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186177822214	   IO	     0	6295: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186177822735	   IO	     0	6296: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186177824819	   IO	     0	6297: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186177825860	   IO	     0	6298: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186177826902	   IO	     0	6299: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186177827423	   IO	     0	6300: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186177829506	   IO	     0	6301: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186177830548	   IO	     0	6302: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186177831589	   IO	     0	6303: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186177832110	   IO	     0	6304: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186177835756	   IO	     0	6305: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186177836798	   IO	     0	6306: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186177839402	   IO	     0	6307: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186177840444	   IO	     0	6308: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186177842527	   IO	     0	6309: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186177843569	   IO	     0	6310: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186177853464	   IO	     0	6311: W reg 0x000018c0 val 834f5a80 [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_LO (RW)]
1186177853985	   IO	     0	6312: W reg 0x000018c4 val 0000ffff [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_HI (RW)]
1186177854506	   IO	     0	6313: W reg 0x000018d0 val 000000ff [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_LO (RW)]
1186177855027	   IO	     0	6314: W reg 0x000018d4 val 00000000 [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_HI (RW)]
1186177856069	   IO	     0	6315: W reg 0x000018d8 val 00087300 [   JOB_CTRL |  JOB_SLOT1 | JS_CONFIG_NEXT (RW)]
1186177856589	   IO	     0	6316: W reg 0x000018f0 val 00000036 [   JOB_CTRL |  JOB_SLOT1 | JS_FLUSH_ID_NEXT (RW)]
1186177862839	   IO	     0	6317: W reg 0x000018e0 val 00000001 [   JOB_CTRL |  JOB_SLOT1 | JS_COMMAND_NEXT (WO) | JS_COMMAND_START]
1186177864923	   IO	     0	6318: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186178248256	   IO	     0	6319: R reg 0x0000100c val 00000002 [   JOB_CTRL | JOB_IRQ_STATUS | ]
1186178250860	   IO	     0	6320: W reg 0x00001004 val 00000002 [   JOB_CTRL | JOB_IRQ_CLEAR | ]
1186178251902	   IO	     0	6321: R reg 0x00001010 val 00000000 [   JOB_CTRL | JOB_IRQ_JS_STATE | ]
1186178252944	   IO	     0	6322: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186178272735	   IO	     0	6323: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186178273777	   IO	     0	6324: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186178274819	   IO	     0	6325: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186178275860	   IO	     0	6326: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186178277944	   IO	     0	6327: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186178278464	   IO	     0	6328: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186178279506	   IO	     0	6329: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186178280548	   IO	     0	6330: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186178282631	   IO	     0	6331: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186178283673	   IO	     0	6332: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186178284714	   IO	     0	6333: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186178285235	   IO	     0	6334: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186178288360	   IO	     0	6335: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186178289402	   IO	     0	6336: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186178292006	   IO	     0	6337: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186178292527	   IO	     0	6338: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186178295131	   IO	     0	6339: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186178296173	   IO	     0	6340: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186178308673	   IO	     0	6341: W reg 0x000018c0 val 834f4040 [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_LO (RW)]
1186178309714	   IO	     0	6342: W reg 0x000018c4 val 0000ffff [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_HI (RW)]
1186178310235	   IO	     0	6343: W reg 0x000018d0 val 000000ff [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_LO (RW)]
1186178310756	   IO	     0	6344: W reg 0x000018d4 val 00000000 [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_HI (RW)]
1186178311798	   IO	     0	6345: W reg 0x000018d8 val 00087b00 [   JOB_CTRL |  JOB_SLOT1 | JS_CONFIG_NEXT (RW)]
1186178312839	   IO	     0	6346: W reg 0x000018f0 val 00000036 [   JOB_CTRL |  JOB_SLOT1 | JS_FLUSH_ID_NEXT (RW)]
1186178318569	   IO	     0	6347: W reg 0x000018e0 val 00000001 [   JOB_CTRL |  JOB_SLOT1 | JS_COMMAND_NEXT (WO) | JS_COMMAND_START]
1186178320652	   IO	     0	6348: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186178349819	   IO	  2018	6349: R reg 0x0000100c val 00000002 [   JOB_CTRL | JOB_IRQ_STATUS | ]
1186178351902	   IO	  2018	6350: W reg 0x00001004 val 00000002 [   JOB_CTRL | JOB_IRQ_CLEAR | ]
1186178352944	   IO	  2018	6351: R reg 0x00001010 val 00000000 [   JOB_CTRL | JOB_IRQ_JS_STATE | ]
1186178353464	   IO	  2018	6352: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186178370131	   IO	  2018	6353: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186178371173	   IO	  2018	6354: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186178372214	   IO	  2018	6355: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186178372735	   IO	  2018	6356: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186178375339	   IO	  2018	6357: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186178375860	   IO	  2018	6358: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186178376902	   IO	  2018	6359: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186178377944	   IO	  2018	6360: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186178380027	   IO	  2018	6361: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186178381069	   IO	  2018	6362: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186178381589	   IO	  2018	6363: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186178382631	   IO	  2018	6364: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186178385756	   IO	  2018	6365: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186178386277	   IO	  2018	6366: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186178388881	   IO	  2018	6367: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186178389923	   IO	  2018	6368: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186178392527	   IO	  2018	6369: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186178393048	   IO	  2018	6370: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186178401381	   IO	  2018	6371: W reg 0x000018c0 val 834f5d00 [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_LO (RW)]
1186178401902	   IO	  2018	6372: W reg 0x000018c4 val 0000ffff [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_HI (RW)]
1186178402423	   IO	  2018	6373: W reg 0x000018d0 val 000000ff [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_LO (RW)]
1186178402944	   IO	  2018	6374: W reg 0x000018d4 val 00000000 [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_HI (RW)]
1186178403985	   IO	  2018	6375: W reg 0x000018d8 val 00087300 [   JOB_CTRL |  JOB_SLOT1 | JS_CONFIG_NEXT (RW)]
1186178405027	   IO	  2018	6376: W reg 0x000018f0 val 00000036 [   JOB_CTRL |  JOB_SLOT1 | JS_FLUSH_ID_NEXT (RW)]
1186178410235	   IO	  2018	6377: W reg 0x000018e0 val 00000001 [   JOB_CTRL |  JOB_SLOT1 | JS_COMMAND_NEXT (WO) | JS_COMMAND_START]
1186178412319	   IO	  2018	6378: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186178731069	   IO	     0	6379: R reg 0x0000100c val 00000002 [   JOB_CTRL | JOB_IRQ_STATUS | ]
1186178733673	   IO	     0	6380: W reg 0x00001004 val 00000002 [   JOB_CTRL | JOB_IRQ_CLEAR | ]
1186178734714	   IO	     0	6381: R reg 0x00001010 val 00000000 [   JOB_CTRL | JOB_IRQ_JS_STATE | ]
1186178735756	   IO	     0	6382: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186178755027	   IO	     0	6383: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186178756069	   IO	     0	6384: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186178757110	   IO	     0	6385: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186178758152	   IO	     0	6386: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186178760235	   IO	     0	6387: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186178761277	   IO	     0	6388: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186178762319	   IO	     0	6389: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186178762839	   IO	     0	6390: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186178764923	   IO	     0	6391: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186178765964	   IO	     0	6392: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186178767006	   IO	     0	6393: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186178768048	   IO	     0	6394: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186178771173	   IO	     0	6395: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186178772214	   IO	     0	6396: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186178774819	   IO	     0	6397: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186178775339	   IO	     0	6398: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186178777944	   IO	     0	6399: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186178778985	   IO	     0	6400: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186178788360	   IO	     0	6401: W reg 0x000018c0 val 834f4500 [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_LO (RW)]
1186178788881	   IO	     0	6402: W reg 0x000018c4 val 0000ffff [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_HI (RW)]
1186178789402	   IO	     0	6403: W reg 0x000018d0 val 000000ff [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_LO (RW)]
1186178789923	   IO	     0	6404: W reg 0x000018d4 val 00000000 [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_HI (RW)]
1186178790964	   IO	     0	6405: W reg 0x000018d8 val 00087b00 [   JOB_CTRL |  JOB_SLOT1 | JS_CONFIG_NEXT (RW)]
1186178791485	   IO	     0	6406: W reg 0x000018f0 val 00000036 [   JOB_CTRL |  JOB_SLOT1 | JS_FLUSH_ID_NEXT (RW)]
1186178797735	   IO	     0	6407: W reg 0x000018e0 val 00000001 [   JOB_CTRL |  JOB_SLOT1 | JS_COMMAND_NEXT (WO) | JS_COMMAND_START]
1186178799819	   IO	     0	6408: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186179351381	   IO	     0	6409: R reg 0x0000100c val 00000002 [   JOB_CTRL | JOB_IRQ_STATUS | ]
1186179353985	   IO	     0	6410: W reg 0x00001004 val 00000002 [   JOB_CTRL | JOB_IRQ_CLEAR | ]
1186179355548	   IO	     0	6411: R reg 0x00001010 val 00000000 [   JOB_CTRL | JOB_IRQ_JS_STATE | ]
1186179356069	   IO	     0	6412: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186179375860	   IO	     0	6413: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186179376902	   IO	     0	6414: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186179377944	   IO	     0	6415: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186179378985	   IO	     0	6416: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186179380548	   IO	     0	6417: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186179381589	   IO	     0	6418: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186179382631	   IO	     0	6419: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186179383673	   IO	     0	6420: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186179385756	   IO	     0	6421: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186179386277	   IO	     0	6422: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186179387319	   IO	     0	6423: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186179388360	   IO	     0	6424: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186179391485	   IO	     0	6425: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186179392527	   IO	     0	6426: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186179395131	   IO	     0	6427: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186179396173	   IO	     0	6428: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186179398256	   IO	     0	6429: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186179398777	   IO	     0	6430: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186179408152	   IO	     0	6431: W reg 0x000018c0 val 834f4780 [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_LO (RW)]
1186179409194	   IO	     0	6432: W reg 0x000018c4 val 0000ffff [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_HI (RW)]
1186179409714	   IO	     0	6433: W reg 0x000018d0 val 000000ff [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_LO (RW)]
1186179410235	   IO	     0	6434: W reg 0x000018d4 val 00000000 [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_HI (RW)]
1186179411277	   IO	     0	6435: W reg 0x000018d8 val 00087300 [   JOB_CTRL |  JOB_SLOT1 | JS_CONFIG_NEXT (RW)]
1186179412319	   IO	     0	6436: W reg 0x000018f0 val 00000036 [   JOB_CTRL |  JOB_SLOT1 | JS_FLUSH_ID_NEXT (RW)]
1186179418048	   IO	     0	6437: W reg 0x000018e0 val 00000001 [   JOB_CTRL |  JOB_SLOT1 | JS_COMMAND_NEXT (WO) | JS_COMMAND_START]
1186179420131	   IO	     0	6438: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186179604506	   IO	     0	6439: R reg 0x0000100c val 00000002 [   JOB_CTRL | JOB_IRQ_STATUS | ]
1186179606069	   IO	     0	6440: W reg 0x00001004 val 00000002 [   JOB_CTRL | JOB_IRQ_CLEAR | ]
1186179607110	   IO	     0	6441: R reg 0x00001010 val 00000000 [   JOB_CTRL | JOB_IRQ_JS_STATE | ]
1186179608152	   IO	     0	6442: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186179618048	   IO	     0	6443: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186179619089	   IO	     0	6444: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186179620131	   IO	     0	6445: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186179620652	   IO	     0	6446: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186179622735	   IO	     0	6447: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186179623256	   IO	     0	6448: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186179624819	   IO	     0	6449: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186179625339	   IO	     0	6450: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186179627944	   IO	     0	6451: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186179628985	   IO	     0	6452: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186179630027	   IO	     0	6453: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186179630548	   IO	     0	6454: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186179633673	   IO	     0	6455: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186179634194	   IO	     0	6456: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186179636798	   IO	     0	6457: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186179637319	   IO	     0	6458: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186179639923	   IO	     0	6459: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186179640964	   IO	     0	6460: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186179649819	   IO	     0	6461: W reg 0x000018c0 val 834f4a00 [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_LO (RW)]
1186179650339	   IO	     0	6462: W reg 0x000018c4 val 0000ffff [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_HI (RW)]
1186179651381	   IO	     0	6463: W reg 0x000018d0 val 000000ff [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_LO (RW)]
1186179651902	   IO	     0	6464: W reg 0x000018d4 val 00000000 [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_HI (RW)]
1186179652944	   IO	     0	6465: W reg 0x000018d8 val 00087b00 [   JOB_CTRL |  JOB_SLOT1 | JS_CONFIG_NEXT (RW)]
1186179653464	   IO	     0	6466: W reg 0x000018f0 val 00000036 [   JOB_CTRL |  JOB_SLOT1 | JS_FLUSH_ID_NEXT (RW)]
1186179658673	   IO	     0	6467: W reg 0x000018e0 val 00000001 [   JOB_CTRL |  JOB_SLOT1 | JS_COMMAND_NEXT (WO) | JS_COMMAND_START]
1186179660756	   IO	     0	6468: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186179848256	   IO	     0	6469: R reg 0x0000100c val 00000002 [   JOB_CTRL | JOB_IRQ_STATUS | ]
1186179850339	   IO	     0	6470: W reg 0x00001004 val 00000002 [   JOB_CTRL | JOB_IRQ_CLEAR | ]
1186179851381	   IO	     0	6471: R reg 0x00001010 val 00000000 [   JOB_CTRL | JOB_IRQ_JS_STATE | ]
1186179851902	   IO	     0	6472: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186179867527	   IO	     0	6473: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186179868048	   IO	     0	6474: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186179869089	   IO	     0	6475: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186179870131	   IO	     0	6476: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186179871694	   IO	     0	6477: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186179872735	   IO	     0	6478: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186179873777	   IO	     0	6479: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186179874298	   IO	     0	6480: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186179876902	   IO	     0	6481: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186179877423	   IO	     0	6482: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186179878464	   IO	     0	6483: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186179879506	   IO	     0	6484: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186179882110	   IO	     0	6485: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186179883152	   IO	     0	6486: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186179885756	   IO	     0	6487: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186179886798	   IO	     0	6488: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186179888881	   IO	     0	6489: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186179889923	   IO	     0	6490: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186179898256	   IO	     0	6491: W reg 0x000018c0 val 822c9040 [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_LO (RW)]
1186179898777	   IO	     0	6492: W reg 0x000018c4 val 0000ffff [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_HI (RW)]
1186179899298	   IO	     0	6493: W reg 0x000018d0 val 000000ff [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_LO (RW)]
1186179899819	   IO	     0	6494: W reg 0x000018d4 val 00000000 [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_HI (RW)]
1186179900860	   IO	     0	6495: W reg 0x000018d8 val 00087300 [   JOB_CTRL |  JOB_SLOT1 | JS_CONFIG_NEXT (RW)]
1186179901381	   IO	     0	6496: W reg 0x000018f0 val 00000036 [   JOB_CTRL |  JOB_SLOT1 | JS_FLUSH_ID_NEXT (RW)]
1186179907631	   IO	     0	6497: W reg 0x000018e0 val 00000001 [   JOB_CTRL |  JOB_SLOT1 | JS_COMMAND_NEXT (WO) | JS_COMMAND_START]
1186179909194	   IO	     0	6498: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186180282631	   IO	     0	6499: R reg 0x0000100c val 00000002 [   JOB_CTRL | JOB_IRQ_STATUS | ]
1186180284194	   IO	     0	6500: W reg 0x00001004 val 00000002 [   JOB_CTRL | JOB_IRQ_CLEAR | ]
1186180285235	   IO	     0	6501: R reg 0x00001010 val 00000000 [   JOB_CTRL | JOB_IRQ_JS_STATE | ]
1186180286277	   IO	     0	6502: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186180301381	   IO	     0	6503: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186180302423	   IO	     0	6504: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186180303464	   IO	     0	6505: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186180304506	   IO	     0	6506: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186180306069	   IO	     0	6507: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186180307110	   IO	     0	6508: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186180308152	   IO	     0	6509: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186180308673	   IO	     0	6510: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186180310756	   IO	     0	6511: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186180311798	   IO	     0	6512: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186180312839	   IO	     0	6513: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186180313881	   IO	     0	6514: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186180316485	   IO	     0	6515: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186180317527	   IO	     0	6516: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186180320131	   IO	     0	6517: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186180320652	   IO	     0	6518: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186180323256	   IO	     0	6519: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186180323777	   IO	     0	6520: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186180332631	   IO	     0	6521: W reg 0x000018c0 val 822c9580 [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_LO (RW)]
1186180333152	   IO	     0	6522: W reg 0x000018c4 val 0000ffff [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_HI (RW)]
1186180333673	   IO	     0	6523: W reg 0x000018d0 val 000000ff [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_LO (RW)]
1186180334714	   IO	     0	6524: W reg 0x000018d4 val 00000000 [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_HI (RW)]
1186180335235	   IO	     0	6525: W reg 0x000018d8 val 00087b00 [   JOB_CTRL |  JOB_SLOT1 | JS_CONFIG_NEXT (RW)]
1186180336277	   IO	     0	6526: W reg 0x000018f0 val 00000036 [   JOB_CTRL |  JOB_SLOT1 | JS_FLUSH_ID_NEXT (RW)]
1186180342006	   IO	     0	6527: W reg 0x000018e0 val 00000001 [   JOB_CTRL |  JOB_SLOT1 | JS_COMMAND_NEXT (WO) | JS_COMMAND_START]
1186180344089	   IO	     0	6528: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186180876381	   IO	     0	6529: R reg 0x0000100c val 00000002 [   JOB_CTRL | JOB_IRQ_STATUS | ]
1186180878464	   IO	     0	6530: W reg 0x00001004 val 00000002 [   JOB_CTRL | JOB_IRQ_CLEAR | ]
1186180879506	   IO	     0	6531: R reg 0x00001010 val 00000000 [   JOB_CTRL | JOB_IRQ_JS_STATE | ]
1186180880548	   IO	     0	6532: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186180902423	   IO	     0	6533: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186180902944	   IO	     0	6534: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186180903985	   IO	     0	6535: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186180905027	   IO	     0	6536: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186180907110	   IO	     0	6537: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186180907631	   IO	     0	6538: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186180908673	   IO	     0	6539: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186180909714	   IO	     0	6540: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186180911798	   IO	     0	6541: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186180912839	   IO	     0	6542: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186180913881	   IO	     0	6543: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186180914402	   IO	     0	6544: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186180917527	   IO	     0	6545: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186180918569	   IO	     0	6546: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186180920652	   IO	     0	6547: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186180921694	   IO	     0	6548: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186180924298	   IO	     0	6549: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186180924819	   IO	     0	6550: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186180934194	   IO	     0	6551: W reg 0x000018c0 val 822c9a40 [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_LO (RW)]
1186180934714	   IO	     0	6552: W reg 0x000018c4 val 0000ffff [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_HI (RW)]
1186180935235	   IO	     0	6553: W reg 0x000018d0 val 000000ff [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_LO (RW)]
1186180935756	   IO	     0	6554: W reg 0x000018d4 val 00000000 [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_HI (RW)]
1186180936798	   IO	     0	6555: W reg 0x000018d8 val 00087300 [   JOB_CTRL |  JOB_SLOT1 | JS_CONFIG_NEXT (RW)]
1186180937319	   IO	     0	6556: W reg 0x000018f0 val 00000036 [   JOB_CTRL |  JOB_SLOT1 | JS_FLUSH_ID_NEXT (RW)]
1186180943569	   IO	     0	6557: W reg 0x000018e0 val 00000001 [   JOB_CTRL |  JOB_SLOT1 | JS_COMMAND_NEXT (WO) | JS_COMMAND_START]
1186180945652	   IO	     0	6558: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186180995131	   IO	  1569	6559: R reg 0x0000100c val 00000002 [   JOB_CTRL | JOB_IRQ_STATUS | ]
1186180997214	   IO	  1569	6560: W reg 0x00001004 val 00000002 [   JOB_CTRL | JOB_IRQ_CLEAR | ]
1186180998256	   IO	  1569	6561: R reg 0x00001010 val 00000000 [   JOB_CTRL | JOB_IRQ_JS_STATE | ]
1186180999298	   IO	  1569	6562: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186181008673	   IO	  1569	6563: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186181009194	   IO	  1569	6564: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186181010235	   IO	  1569	6565: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186181011277	   IO	  1569	6566: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186181012839	   IO	  1569	6567: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186181013881	   IO	  1569	6568: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186181014923	   IO	  1569	6569: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186181015444	   IO	  1569	6570: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186181018048	   IO	  1569	6571: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186181018569	   IO	  1569	6572: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186181019610	   IO	  1569	6573: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186181020652	   IO	  1569	6574: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186181023256	   IO	  1569	6575: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186181023777	   IO	  1569	6576: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186181026381	   IO	  1569	6577: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186181026902	   IO	  1569	6578: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186181029506	   IO	  1569	6579: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186181030027	   IO	  1569	6580: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186181041485	   IO	  1569	6581: W reg 0x000018c0 val 822c9800 [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_LO (RW)]
1186181042006	   IO	  1569	6582: W reg 0x000018c4 val 0000ffff [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_HI (RW)]
1186181042527	   IO	  1569	6583: W reg 0x000018d0 val 000000ff [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_LO (RW)]
1186181043048	   IO	  1569	6584: W reg 0x000018d4 val 00000000 [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_HI (RW)]
1186181044089	   IO	  1569	6585: W reg 0x000018d8 val 00087b00 [   JOB_CTRL |  JOB_SLOT1 | JS_CONFIG_NEXT (RW)]
1186181044610	   IO	  1569	6586: W reg 0x000018f0 val 00000036 [   JOB_CTRL |  JOB_SLOT1 | JS_FLUSH_ID_NEXT (RW)]
1186181050860	   IO	  1569	6587: W reg 0x000018e0 val 00000001 [   JOB_CTRL |  JOB_SLOT1 | JS_COMMAND_NEXT (WO) | JS_COMMAND_START]
1186181052423	   IO	  1569	6588: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186181153985	   IO	  1569	6589: R reg 0x0000100c val 00000002 [   JOB_CTRL | JOB_IRQ_STATUS | ]
1186181155548	   IO	  1569	6590: W reg 0x00001004 val 00000002 [   JOB_CTRL | JOB_IRQ_CLEAR | ]
1186181156589	   IO	  1569	6591: R reg 0x00001010 val 00000000 [   JOB_CTRL | JOB_IRQ_JS_STATE | ]
1186181157631	   IO	  1569	6592: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186181183673	   IO	  1569	6593: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186181184714	   IO	  1569	6594: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186181185756	   IO	  1569	6595: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186181186277	   IO	  1569	6596: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186181187839	   IO	  1569	6597: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186181188881	   IO	  1569	6598: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186181189923	   IO	  1569	6599: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186181190964	   IO	  1569	6600: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186181193048	   IO	  1569	6601: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186181193569	   IO	  1569	6602: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186181194610	   IO	  1569	6603: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186181195652	   IO	  1569	6604: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186181198777	   IO	  1569	6605: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186181199298	   IO	  1569	6606: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186181201902	   IO	  1569	6607: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186181202423	   IO	  1569	6608: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186181205027	   IO	  1569	6609: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186181206069	   IO	  1569	6610: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186181210756	   IO	  1569	6611: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186181218569	   IO	   752	6612: W reg 0x000018c0 val 822af040 [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_LO (RW)]
1186181219089	   IO	   752	6613: W reg 0x000018c4 val 0000ffff [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_HI (RW)]
1186181219610	   IO	   752	6614: W reg 0x000018d0 val 000000ff [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_LO (RW)]
1186181220652	   IO	   752	6615: W reg 0x000018d4 val 00000000 [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_HI (RW)]
1186181221173	   IO	   752	6616: W reg 0x000018d8 val 00087300 [   JOB_CTRL |  JOB_SLOT1 | JS_CONFIG_NEXT (RW)]
1186181222214	   IO	   752	6617: W reg 0x000018f0 val 00000036 [   JOB_CTRL |  JOB_SLOT1 | JS_FLUSH_ID_NEXT (RW)]
1186181227944	   IO	   752	6618: W reg 0x000018e0 val 00000001 [   JOB_CTRL |  JOB_SLOT1 | JS_COMMAND_NEXT (WO) | JS_COMMAND_START]
1186182146173	   IO	     0	6619: R reg 0x0000100c val 00000002 [   JOB_CTRL | JOB_IRQ_STATUS | ]
1186182148777	   IO	     0	6620: W reg 0x00001004 val 00000002 [   JOB_CTRL | JOB_IRQ_CLEAR | ]
1186182149819	   IO	     0	6621: R reg 0x00001010 val 00000000 [   JOB_CTRL | JOB_IRQ_JS_STATE | ]
1186182150860	   IO	     0	6622: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186182171694	   IO	     0	6623: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186182172214	   IO	     0	6624: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186182173256	   IO	     0	6625: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186182174298	   IO	     0	6626: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186182176381	   IO	     0	6627: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186182177423	   IO	     0	6628: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186182178464	   IO	     0	6629: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186182178985	   IO	     0	6630: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186182181069	   IO	     0	6631: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186182182110	   IO	     0	6632: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186182183152	   IO	     0	6633: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186182183673	   IO	     0	6634: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186182187319	   IO	     0	6635: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186182188360	   IO	     0	6636: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186182190964	   IO	     0	6637: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186182191485	   IO	     0	6638: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186182194089	   IO	     0	6639: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186182195131	   IO	     0	6640: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186182205027	   IO	     0	6641: W reg 0x000018c0 val 822af2c0 [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_LO (RW)]
1186182205548	   IO	     0	6642: W reg 0x000018c4 val 0000ffff [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_HI (RW)]
1186182206069	   IO	     0	6643: W reg 0x000018d0 val 000000ff [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_LO (RW)]
1186182207110	   IO	     0	6644: W reg 0x000018d4 val 00000000 [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_HI (RW)]
1186182207631	   IO	     0	6645: W reg 0x000018d8 val 00087b00 [   JOB_CTRL |  JOB_SLOT1 | JS_CONFIG_NEXT (RW)]
1186182208152	   IO	     0	6646: W reg 0x000018f0 val 00000036 [   JOB_CTRL |  JOB_SLOT1 | JS_FLUSH_ID_NEXT (RW)]
1186182214402	   IO	     0	6647: W reg 0x000018e0 val 00000001 [   JOB_CTRL |  JOB_SLOT1 | JS_COMMAND_NEXT (WO) | JS_COMMAND_START]
1186182216485	   IO	     0	6648: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186182695131	   IO	     0	6649: R reg 0x0000100c val 00000002 [   JOB_CTRL | JOB_IRQ_STATUS | ]
1186182698256	   IO	     0	6650: W reg 0x00001004 val 00000002 [   JOB_CTRL | JOB_IRQ_CLEAR | ]
1186182699298	   IO	     0	6651: R reg 0x00001010 val 00000000 [   JOB_CTRL | JOB_IRQ_JS_STATE | ]
1186182700339	   IO	     0	6652: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186182720652	   IO	     0	6653: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186182721173	   IO	     0	6654: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186182722214	   IO	     0	6655: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186182723256	   IO	     0	6656: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186182725339	   IO	     0	6657: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186182725860	   IO	     0	6658: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186182726902	   IO	     0	6659: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186182727944	   IO	     0	6660: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186182730027	   IO	     0	6661: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186182731069	   IO	     0	6662: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186182732110	   IO	     0	6663: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186182733152	   IO	     0	6664: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186182735756	   IO	     0	6665: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186182736798	   IO	     0	6666: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186182739402	   IO	     0	6667: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186182740444	   IO	     0	6668: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186182743048	   IO	     0	6669: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186182743569	   IO	     0	6670: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186182753464	   IO	     0	6671: W reg 0x000018c0 val 822af540 [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_LO (RW)]
1186182753985	   IO	     0	6672: W reg 0x000018c4 val 0000ffff [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_HI (RW)]
1186182754506	   IO	     0	6673: W reg 0x000018d0 val 000000ff [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_LO (RW)]
1186182755027	   IO	     0	6674: W reg 0x000018d4 val 00000000 [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_HI (RW)]
1186182756069	   IO	     0	6675: W reg 0x000018d8 val 00087300 [   JOB_CTRL |  JOB_SLOT1 | JS_CONFIG_NEXT (RW)]
1186182757110	   IO	     0	6676: W reg 0x000018f0 val 00000036 [   JOB_CTRL |  JOB_SLOT1 | JS_FLUSH_ID_NEXT (RW)]
1186182762839	   IO	     0	6677: W reg 0x000018e0 val 00000001 [   JOB_CTRL |  JOB_SLOT1 | JS_COMMAND_NEXT (WO) | JS_COMMAND_START]
1186182764402	   IO	     0	6678: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186183243048	   IO	     0	6679: R reg 0x0000100c val 00000002 [   JOB_CTRL | JOB_IRQ_STATUS | ]
1186183244610	   IO	     0	6680: W reg 0x00001004 val 00000002 [   JOB_CTRL | JOB_IRQ_CLEAR | ]
1186183245652	   IO	     0	6681: R reg 0x00001010 val 00000000 [   JOB_CTRL | JOB_IRQ_JS_STATE | ]
1186183246173	   IO	     0	6682: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186183258152	   IO	     0	6683: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186183258673	   IO	     0	6684: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186183259714	   IO	     0	6685: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186183260235	   IO	     0	6686: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186183261277	   IO	     0	6687: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186183261798	   IO	     0	6688: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186183262839	   IO	     0	6689: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186183263360	   IO	     0	6690: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186183264923	   IO	     0	6691: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186183265444	   IO	     0	6692: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186183265964	   IO	     0	6693: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186183267006	   IO	     0	6694: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186183269089	   IO	     0	6695: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186183269610	   IO	     0	6696: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186183271694	   IO	     0	6697: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186183272214	   IO	     0	6698: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186183273777	   IO	     0	6699: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186183274298	   IO	     0	6700: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186183281069	   IO	     0	6701: W reg 0x000018c0 val 822afac0 [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_LO (RW)]
1186183281589	   IO	     0	6702: W reg 0x000018c4 val 0000ffff [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_HI (RW)]
1186183282110	   IO	     0	6703: W reg 0x000018d0 val 000000ff [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_LO (RW)]
1186183282631	   IO	     0	6704: W reg 0x000018d4 val 00000000 [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_HI (RW)]
1186183283152	   IO	     0	6705: W reg 0x000018d8 val 00087b00 [   JOB_CTRL |  JOB_SLOT1 | JS_CONFIG_NEXT (RW)]
1186183283673	   IO	     0	6706: W reg 0x000018f0 val 00000036 [   JOB_CTRL |  JOB_SLOT1 | JS_FLUSH_ID_NEXT (RW)]
1186183286798	   IO	     0	6707: W reg 0x000018e0 val 00000001 [   JOB_CTRL |  JOB_SLOT1 | JS_COMMAND_NEXT (WO) | JS_COMMAND_START]
1186183288360	   IO	     0	6708: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186183997735	   IO	     0	6709: R reg 0x0000100c val 00000002 [   JOB_CTRL | JOB_IRQ_STATUS | ]
1186183999819	   IO	     0	6710: W reg 0x00001004 val 00000002 [   JOB_CTRL | JOB_IRQ_CLEAR | ]
1186184000339	   IO	     0	6711: R reg 0x00001010 val 00000000 [   JOB_CTRL | JOB_IRQ_JS_STATE | ]
1186184000860	   IO	     0	6712: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186184012839	   IO	     0	6713: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186184013360	   IO	     0	6714: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186184014402	   IO	     0	6715: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186184014923	   IO	     0	6716: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186184015964	   IO	     0	6717: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186184016485	   IO	     0	6718: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186184017527	   IO	     0	6719: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186184018048	   IO	     0	6720: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186184020131	   IO	     0	6721: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186184020652	   IO	     0	6722: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186184021173	   IO	     0	6723: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186184021694	   IO	     0	6724: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186184024298	   IO	     0	6725: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186184024819	   IO	     0	6726: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186184026902	   IO	     0	6727: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186184027423	   IO	     0	6728: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186184028985	   IO	     0	6729: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186184029506	   IO	     0	6730: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186184035756	   IO	     0	6731: W reg 0x000018c0 val 822ae040 [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_LO (RW)]
1186184036277	   IO	     0	6732: W reg 0x000018c4 val 0000ffff [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_HI (RW)]
1186184036798	   IO	     0	6733: W reg 0x000018d0 val 000000ff [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_LO (RW)]
1186184037319	   IO	     0	6734: W reg 0x000018d4 val 00000000 [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_HI (RW)]
1186184037839	   IO	     0	6735: W reg 0x000018d8 val 00087300 [   JOB_CTRL |  JOB_SLOT1 | JS_CONFIG_NEXT (RW)]
1186184037839	   IO	     0	6736: W reg 0x000018f0 val 00000036 [   JOB_CTRL |  JOB_SLOT1 | JS_FLUSH_ID_NEXT (RW)]
1186184041485	   IO	     0	6737: W reg 0x000018e0 val 00000001 [   JOB_CTRL |  JOB_SLOT1 | JS_COMMAND_NEXT (WO) | JS_COMMAND_START]
1186184043048	   IO	     0	6738: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186184555027	   IO	     0	6739: R reg 0x0000100c val 00000002 [   JOB_CTRL | JOB_IRQ_STATUS | ]
1186184556589	   IO	     0	6740: W reg 0x00001004 val 00000002 [   JOB_CTRL | JOB_IRQ_CLEAR | ]
1186184557631	   IO	     0	6741: R reg 0x00001010 val 00000000 [   JOB_CTRL | JOB_IRQ_JS_STATE | ]
1186184558152	   IO	     0	6742: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186184569610	   IO	     0	6743: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186184570131	   IO	     0	6744: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186184571173	   IO	     0	6745: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186184571694	   IO	     0	6746: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186184573256	   IO	     0	6747: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186184573777	   IO	     0	6748: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186184574298	   IO	     0	6749: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186184574819	   IO	     0	6750: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186184576902	   IO	     0	6751: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186184577423	   IO	     0	6752: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186184578464	   IO	     0	6753: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186184578985	   IO	     0	6754: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186184581069	   IO	     0	6755: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186184581589	   IO	     0	6756: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186184583673	   IO	     0	6757: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186184584194	   IO	     0	6758: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186184586277	   IO	     0	6759: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186184586798	   IO	     0	6760: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186184592527	   IO	     0	6761: W reg 0x000018c0 val 822ae500 [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_LO (RW)]
1186184593048	   IO	     0	6762: W reg 0x000018c4 val 0000ffff [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_HI (RW)]
1186184593569	   IO	     0	6763: W reg 0x000018d0 val 000000ff [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_LO (RW)]
1186184593569	   IO	     0	6764: W reg 0x000018d4 val 00000000 [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_HI (RW)]
1186184594089	   IO	     0	6765: W reg 0x000018d8 val 00087b00 [   JOB_CTRL |  JOB_SLOT1 | JS_CONFIG_NEXT (RW)]
1186184595131	   IO	     0	6766: W reg 0x000018f0 val 00000038 [   JOB_CTRL |  JOB_SLOT1 | JS_FLUSH_ID_NEXT (RW)]
1186184598777	   IO	     0	6767: W reg 0x000018e0 val 00000001 [   JOB_CTRL |  JOB_SLOT1 | JS_COMMAND_NEXT (WO) | JS_COMMAND_START]
1186184599819	   IO	     0	6768: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186184872214	   IO	     0	6769: R reg 0x0000100c val 00000002 [   JOB_CTRL | JOB_IRQ_STATUS | ]
1186184873777	   IO	     0	6770: W reg 0x00001004 val 00000002 [   JOB_CTRL | JOB_IRQ_CLEAR | ]
1186184874819	   IO	     0	6771: R reg 0x00001010 val 00000000 [   JOB_CTRL | JOB_IRQ_JS_STATE | ]
1186184875339	   IO	     0	6772: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186184886798	   IO	     0	6773: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186184887319	   IO	     0	6774: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186184888360	   IO	     0	6775: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186184888881	   IO	     0	6776: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186184889923	   IO	     0	6777: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186184890964	   IO	     0	6778: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186184891485	   IO	     0	6779: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186184892006	   IO	     0	6780: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186184894089	   IO	     0	6781: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186184894610	   IO	     0	6782: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186184895652	   IO	     0	6783: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186184896173	   IO	     0	6784: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186184898256	   IO	     0	6785: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186184898777	   IO	     0	6786: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186184900860	   IO	     0	6787: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186184901381	   IO	     0	6788: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186184902944	   IO	     0	6789: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186184903464	   IO	     0	6790: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186184909714	   IO	     0	6791: W reg 0x000018c0 val 822ae2c0 [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_LO (RW)]
1186184909714	   IO	     0	6792: W reg 0x000018c4 val 0000ffff [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_HI (RW)]
1186184910756	   IO	     0	6793: W reg 0x000018d0 val 000000ff [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_LO (RW)]
1186184910756	   IO	     0	6794: W reg 0x000018d4 val 00000000 [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_HI (RW)]
1186184911277	   IO	     0	6795: W reg 0x000018d8 val 00087300 [   JOB_CTRL |  JOB_SLOT1 | JS_CONFIG_NEXT (RW)]
1186184911798	   IO	     0	6796: W reg 0x000018f0 val 00000038 [   JOB_CTRL |  JOB_SLOT1 | JS_FLUSH_ID_NEXT (RW)]
1186184915444	   IO	     0	6797: W reg 0x000018e0 val 00000001 [   JOB_CTRL |  JOB_SLOT1 | JS_COMMAND_NEXT (WO) | JS_COMMAND_START]
1186184916485	   IO	     0	6798: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186185219610	   IO	     0	6799: R reg 0x0000100c val 00000002 [   JOB_CTRL | JOB_IRQ_STATUS | ]
1186185221173	   IO	     0	6800: W reg 0x00001004 val 00000002 [   JOB_CTRL | JOB_IRQ_CLEAR | ]
1186185222214	   IO	     0	6801: R reg 0x00001010 val 00000000 [   JOB_CTRL | JOB_IRQ_JS_STATE | ]
1186185222735	   IO	     0	6802: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186185234714	   IO	     0	6803: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186185235235	   IO	     0	6804: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186185236277	   IO	     0	6805: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186185236798	   IO	     0	6806: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186185238360	   IO	     0	6807: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186185238881	   IO	     0	6808: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186185239402	   IO	     0	6809: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186185240444	   IO	     0	6810: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186185242006	   IO	     0	6811: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186185242527	   IO	     0	6812: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186185243569	   IO	     0	6813: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186185244089	   IO	     0	6814: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186185246694	   IO	     0	6815: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186185247214	   IO	     0	6816: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186185248777	   IO	     0	6817: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186185249298	   IO	     0	6818: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186185251381	   IO	     0	6819: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186185251902	   IO	     0	6820: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186185259194	   IO	     0	6821: W reg 0x000018c0 val 822ae9c0 [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_LO (RW)]
1186185259714	   IO	     0	6822: W reg 0x000018c4 val 0000ffff [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_HI (RW)]
1186185260235	   IO	     0	6823: W reg 0x000018d0 val 000000ff [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_LO (RW)]
1186185260756	   IO	     0	6824: W reg 0x000018d4 val 00000000 [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_HI (RW)]
1186185261277	   IO	     0	6825: W reg 0x000018d8 val 00087b00 [   JOB_CTRL |  JOB_SLOT1 | JS_CONFIG_NEXT (RW)]
1186185262319	   IO	     0	6826: W reg 0x000018f0 val 00000038 [   JOB_CTRL |  JOB_SLOT1 | JS_FLUSH_ID_NEXT (RW)]
1186185266485	   IO	     0	6827: W reg 0x000018e0 val 00000001 [   JOB_CTRL |  JOB_SLOT1 | JS_COMMAND_NEXT (WO) | JS_COMMAND_START]
1186185267527	   IO	     0	6828: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186186127944	   IO	     0	6829: R reg 0x0000100c val 00000002 [   JOB_CTRL | JOB_IRQ_STATUS | ]
1186186130027	   IO	     0	6830: W reg 0x00001004 val 00000002 [   JOB_CTRL | JOB_IRQ_CLEAR | ]
1186186130548	   IO	     0	6831: R reg 0x00001010 val 00000000 [   JOB_CTRL | JOB_IRQ_JS_STATE | ]
1186186131069	   IO	     0	6832: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186186143569	   IO	     0	6833: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186186144089	   IO	     0	6834: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186186145131	   IO	     0	6835: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186186145652	   IO	     0	6836: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186186146694	   IO	     0	6837: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186186147214	   IO	     0	6838: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186186148256	   IO	     0	6839: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186186148777	   IO	     0	6840: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186186150339	   IO	     0	6841: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186186150860	   IO	     0	6842: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186186151902	   IO	     0	6843: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186186152423	   IO	     0	6844: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186186154506	   IO	     0	6845: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186186155027	   IO	     0	6846: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186186157110	   IO	     0	6847: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186186157631	   IO	     0	6848: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186186159194	   IO	     0	6849: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186186159714	   IO	     0	6850: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186186165964	   IO	     0	6851: W reg 0x000018c0 val 822aec40 [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_LO (RW)]
1186186166485	   IO	     0	6852: W reg 0x000018c4 val 0000ffff [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_HI (RW)]
1186186167006	   IO	     0	6853: W reg 0x000018d0 val 000000ff [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_LO (RW)]
1186186167006	   IO	     0	6854: W reg 0x000018d4 val 00000000 [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_HI (RW)]
1186186168048	   IO	     0	6855: W reg 0x000018d8 val 00087300 [   JOB_CTRL |  JOB_SLOT1 | JS_CONFIG_NEXT (RW)]
1186186168569	   IO	     0	6856: W reg 0x000018f0 val 00000038 [   JOB_CTRL |  JOB_SLOT1 | JS_FLUSH_ID_NEXT (RW)]
1186186171694	   IO	     0	6857: W reg 0x000018e0 val 00000001 [   JOB_CTRL |  JOB_SLOT1 | JS_COMMAND_NEXT (WO) | JS_COMMAND_START]
1186186173256	   IO	     0	6858: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186186635235	   IO	     0	6859: R reg 0x0000100c val 00000002 [   JOB_CTRL | JOB_IRQ_STATUS | ]
1186186636798	   IO	     0	6860: W reg 0x00001004 val 00000002 [   JOB_CTRL | JOB_IRQ_CLEAR | ]
1186186637319	   IO	     0	6861: R reg 0x00001010 val 00000000 [   JOB_CTRL | JOB_IRQ_JS_STATE | ]
1186186637839	   IO	     0	6862: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186186649819	   IO	     0	6863: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186186650339	   IO	     0	6864: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186186651381	   IO	     0	6865: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186186651902	   IO	     0	6866: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186186653464	   IO	     0	6867: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186186653985	   IO	     0	6868: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186186654506	   IO	     0	6869: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186186655027	   IO	     0	6870: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186186656589	   IO	     0	6871: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186186657110	   IO	     0	6872: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186186658152	   IO	     0	6873: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186186658673	   IO	     0	6874: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186186661277	   IO	     0	6875: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186186661798	   IO	     0	6876: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186186663360	   IO	     0	6877: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186186663881	   IO	     0	6878: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186186665964	   IO	     0	6879: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186186666485	   IO	     0	6880: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186186672214	   IO	     0	6881: W reg 0x000018c0 val 82294040 [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_LO (RW)]
1186186672735	   IO	     0	6882: W reg 0x000018c4 val 0000ffff [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_HI (RW)]
1186186673256	   IO	     0	6883: W reg 0x000018d0 val 000000ff [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_LO (RW)]
1186186673256	   IO	     0	6884: W reg 0x000018d4 val 00000000 [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_HI (RW)]
1186186673777	   IO	     0	6885: W reg 0x000018d8 val 00087b00 [   JOB_CTRL |  JOB_SLOT1 | JS_CONFIG_NEXT (RW)]
1186186674298	   IO	     0	6886: W reg 0x000018f0 val 00000038 [   JOB_CTRL |  JOB_SLOT1 | JS_FLUSH_ID_NEXT (RW)]
1186186678464	   IO	     0	6887: W reg 0x000018e0 val 00000001 [   JOB_CTRL |  JOB_SLOT1 | JS_COMMAND_NEXT (WO) | JS_COMMAND_START]
1186186680027	   IO	     0	6888: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186187156589	   IO	     0	6889: R reg 0x0000100c val 00000002 [   JOB_CTRL | JOB_IRQ_STATUS | ]
1186187158152	   IO	     0	6890: W reg 0x00001004 val 00000002 [   JOB_CTRL | JOB_IRQ_CLEAR | ]
1186187159194	   IO	     0	6891: R reg 0x00001010 val 00000000 [   JOB_CTRL | JOB_IRQ_JS_STATE | ]
1186187159714	   IO	     0	6892: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186187172214	   IO	     0	6893: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186187172735	   IO	     0	6894: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186187173256	   IO	     0	6895: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186187173777	   IO	     0	6896: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186187175339	   IO	     0	6897: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186187175860	   IO	     0	6898: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186187176381	   IO	     0	6899: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186187176902	   IO	     0	6900: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186187179506	   IO	     0	6901: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186187180027	   IO	     0	6902: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186187180548	   IO	     0	6903: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186187181069	   IO	     0	6904: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186187183152	   IO	     0	6905: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186187183673	   IO	     0	6906: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186187185756	   IO	     0	6907: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186187186277	   IO	     0	6908: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186187188360	   IO	     0	6909: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186187188881	   IO	     0	6910: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186187195131	   IO	     0	6911: W reg 0x000018c0 val 822945c0 [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_LO (RW)]
1186187195652	   IO	     0	6912: W reg 0x000018c4 val 0000ffff [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_HI (RW)]
1186187196173	   IO	     0	6913: W reg 0x000018d0 val 000000ff [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_LO (RW)]
1186187196694	   IO	     0	6914: W reg 0x000018d4 val 00000000 [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_HI (RW)]
1186187197214	   IO	     0	6915: W reg 0x000018d8 val 00087300 [   JOB_CTRL |  JOB_SLOT1 | JS_CONFIG_NEXT (RW)]
1186187197735	   IO	     0	6916: W reg 0x000018f0 val 00000038 [   JOB_CTRL |  JOB_SLOT1 | JS_FLUSH_ID_NEXT (RW)]
1186187201381	   IO	     0	6917: W reg 0x000018e0 val 00000001 [   JOB_CTRL |  JOB_SLOT1 | JS_COMMAND_NEXT (WO) | JS_COMMAND_START]
1186187202423	   IO	     0	6918: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186188221694	   IO	     0	6919: R reg 0x0000100c val 00000002 [   JOB_CTRL | JOB_IRQ_STATUS | ]
1186188223777	   IO	     0	6920: W reg 0x00001004 val 00000002 [   JOB_CTRL | JOB_IRQ_CLEAR | ]
1186188224819	   IO	     0	6921: R reg 0x00001010 val 00000000 [   JOB_CTRL | JOB_IRQ_JS_STATE | ]
1186188225339	   IO	     0	6922: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186188237319	   IO	     0	6923: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186188238360	   IO	     0	6924: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186188238881	   IO	     0	6925: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186188239402	   IO	     0	6926: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186188240964	   IO	     0	6927: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186188241485	   IO	     0	6928: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186188242527	   IO	     0	6929: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186188243048	   IO	     0	6930: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186188244610	   IO	     0	6931: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186188245131	   IO	     0	6932: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186188246173	   IO	     0	6933: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186188246694	   IO	     0	6934: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186188249298	   IO	     0	6935: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186188249819	   IO	     0	6936: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186188251381	   IO	     0	6937: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186188251902	   IO	     0	6938: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186188253985	   IO	     0	6939: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186188254506	   IO	     0	6940: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186188261277	   IO	     0	6941: W reg 0x000018c0 val 82294b00 [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_LO (RW)]
1186188261798	   IO	     0	6942: W reg 0x000018c4 val 0000ffff [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_HI (RW)]
1186188262319	   IO	     0	6943: W reg 0x000018d0 val 000000ff [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_LO (RW)]
1186188262839	   IO	     0	6944: W reg 0x000018d4 val 00000000 [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_HI (RW)]
1186188263360	   IO	     0	6945: W reg 0x000018d8 val 00087b00 [   JOB_CTRL |  JOB_SLOT1 | JS_CONFIG_NEXT (RW)]
1186188263360	   IO	     0	6946: W reg 0x000018f0 val 00000038 [   JOB_CTRL |  JOB_SLOT1 | JS_FLUSH_ID_NEXT (RW)]
1186188267527	   IO	     0	6947: W reg 0x000018e0 val 00000001 [   JOB_CTRL |  JOB_SLOT1 | JS_COMMAND_NEXT (WO) | JS_COMMAND_START]
1186188268569	   IO	     0	6948: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186188941485	   IO	     0	6949: R reg 0x0000100c val 00000002 [   JOB_CTRL | JOB_IRQ_STATUS | ]
1186188945652	   IO	     0	6950: W reg 0x00001004 val 00000002 [   JOB_CTRL | JOB_IRQ_CLEAR | ]
1186188946173	   IO	     0	6951: R reg 0x00001010 val 00000000 [   JOB_CTRL | JOB_IRQ_JS_STATE | ]
1186188947735	   IO	     0	6952: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186188989923	   IO	     0	6953: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186188990964	   IO	     0	6954: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186188992006	   IO	     0	6955: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186188992527	   IO	     0	6956: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186188994089	   IO	     0	6957: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186188994610	   IO	     0	6958: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186188995652	   IO	     0	6959: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186188996173	   IO	     0	6960: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186188999298	   IO	     0	6961: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186188999819	   IO	     0	6962: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186189000860	   IO	     0	6963: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186189001381	   IO	     0	6964: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186189006069	   IO	     0	6965: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186189006589	   IO	     0	6966: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186189009194	   IO	     0	6967: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186189010235	   IO	     0	6968: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186189011798	   IO	     0	6969: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186189012319	   IO	     0	6970: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186189030027	   IO	     0	6971: W reg 0x000018c0 val 82248040 [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_LO (RW)]
1186189030548	   IO	     0	6972: W reg 0x000018c4 val 0000ffff [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_HI (RW)]
1186189031069	   IO	     0	6973: W reg 0x000018d0 val 000000ff [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_LO (RW)]
1186189031589	   IO	     0	6974: W reg 0x000018d4 val 00000000 [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_HI (RW)]
1186189032631	   IO	     0	6975: W reg 0x000018d8 val 00087300 [   JOB_CTRL |  JOB_SLOT1 | JS_CONFIG_NEXT (RW)]
1186189033152	   IO	     0	6976: W reg 0x000018f0 val 0000003b [   JOB_CTRL |  JOB_SLOT1 | JS_FLUSH_ID_NEXT (RW)]
1186189042006	   IO	     0	6977: W reg 0x000018e0 val 00000001 [   JOB_CTRL |  JOB_SLOT1 | JS_COMMAND_NEXT (WO) | JS_COMMAND_START]
1186189044089	   IO	     0	6978: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186189094089	   IO	     0	6979: R reg 0x0000100c val 00000002 [   JOB_CTRL | JOB_IRQ_STATUS | ]
1186189095652	   IO	     0	6980: W reg 0x00001004 val 00000002 [   JOB_CTRL | JOB_IRQ_CLEAR | ]
1186189096173	   IO	     0	6981: R reg 0x00001010 val 00000000 [   JOB_CTRL | JOB_IRQ_JS_STATE | ]
1186189096694	   IO	     0	6982: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186189102944	   IO	     0	6983: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186189103464	   IO	     0	6984: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186189103985	   IO	     0	6985: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186189104506	   IO	     0	6986: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186189106069	   IO	     0	6987: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186189106589	   IO	     0	6988: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186189107631	   IO	     0	6989: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186189108152	   IO	     0	6990: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186189109714	   IO	     0	6991: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186189110235	   IO	     0	6992: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186189110756	   IO	     0	6993: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186189111277	   IO	     0	6994: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186189113360	   IO	     0	6995: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186189113881	   IO	     0	6996: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186189115444	   IO	     0	6997: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186189116485	   IO	     0	6998: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186189117527	   IO	     0	6999: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186189118048	   IO	     0	7000: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186189124819	   IO	     0	7001: W reg 0x000018c0 val 82294d80 [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_LO (RW)]
1186189124819	   IO	     0	7002: W reg 0x000018c4 val 0000ffff [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_HI (RW)]
1186189125339	   IO	     0	7003: W reg 0x000018d0 val 000000ff [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_LO (RW)]
1186189125860	   IO	     0	7004: W reg 0x000018d4 val 00000000 [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_HI (RW)]
1186189126381	   IO	     0	7005: W reg 0x000018d8 val 00087b00 [   JOB_CTRL |  JOB_SLOT1 | JS_CONFIG_NEXT (RW)]
1186189126902	   IO	     0	7006: W reg 0x000018f0 val 0000003b [   JOB_CTRL |  JOB_SLOT1 | JS_FLUSH_ID_NEXT (RW)]
1186189130548	   IO	     0	7007: W reg 0x000018e0 val 00000001 [   JOB_CTRL |  JOB_SLOT1 | JS_COMMAND_NEXT (WO) | JS_COMMAND_START]
1186189131589	   IO	     0	7008: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186189492527	   IO	     0	7009: R reg 0x0000100c val 00000002 [   JOB_CTRL | JOB_IRQ_STATUS | ]
1186189497214	   IO	     0	7010: W reg 0x00001004 val 00000002 [   JOB_CTRL | JOB_IRQ_CLEAR | ]
1186189498256	   IO	     0	7011: R reg 0x00001010 val 00000000 [   JOB_CTRL | JOB_IRQ_JS_STATE | ]
1186189498777	   IO	     0	7012: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186189548777	   IO	     0	7013: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186189549819	   IO	     0	7014: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186189550339	   IO	     0	7015: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186189550860	   IO	     0	7016: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186189552423	   IO	     0	7017: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186189553464	   IO	     0	7018: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186189553985	   IO	     0	7019: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186189554506	   IO	     0	7020: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186189558152	   IO	     0	7021: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186189558673	   IO	     0	7022: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186189559194	   IO	     0	7023: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186189559714	   IO	     0	7024: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186189563881	   IO	     0	7025: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186189564402	   IO	     0	7026: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186189567006	   IO	     0	7027: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186189567527	   IO	     0	7028: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186189569610	   IO	     0	7029: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186189570131	   IO	     0	7030: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186189587319	   IO	     0	7031: W reg 0x000018c0 val 82248500 [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_LO (RW)]
1186189587839	   IO	     0	7032: W reg 0x000018c4 val 0000ffff [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_HI (RW)]
1186189588360	   IO	     0	7033: W reg 0x000018d0 val 000000ff [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_LO (RW)]
1186189588881	   IO	     0	7034: W reg 0x000018d4 val 00000000 [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_HI (RW)]
1186189589923	   IO	     0	7035: W reg 0x000018d8 val 00087300 [   JOB_CTRL |  JOB_SLOT1 | JS_CONFIG_NEXT (RW)]
1186189590444	   IO	     0	7036: W reg 0x000018f0 val 0000003b [   JOB_CTRL |  JOB_SLOT1 | JS_FLUSH_ID_NEXT (RW)]
1186189598256	   IO	     0	7037: W reg 0x000018e0 val 00000001 [   JOB_CTRL |  JOB_SLOT1 | JS_COMMAND_NEXT (WO) | JS_COMMAND_START]
1186189599819	   IO	     0	7038: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186192184714	   IO	     0	7039: R reg 0x0000100c val 00000002 [   JOB_CTRL | JOB_IRQ_STATUS | ]
1186192188881	   IO	     0	7040: W reg 0x00001004 val 00000002 [   JOB_CTRL | JOB_IRQ_CLEAR | ]
1186192189923	   IO	     0	7041: R reg 0x00001010 val 00000000 [   JOB_CTRL | JOB_IRQ_JS_STATE | ]
1186192190444	   IO	     0	7042: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186192243048	   IO	     0	7043: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186192243569	   IO	     0	7044: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186192244610	   IO	     0	7045: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186192245131	   IO	     0	7046: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186192246694	   IO	     0	7047: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186192247214	   IO	     0	7048: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186192248256	   IO	     0	7049: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186192248777	   IO	     0	7050: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186192251902	   IO	     0	7051: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186192252423	   IO	     0	7052: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186192253464	   IO	     0	7053: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186192253985	   IO	     0	7054: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186192259194	   IO	     0	7055: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186192259714	   IO	     0	7056: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186192262319	   IO	     0	7057: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186192262839	   IO	     0	7058: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186192264923	   IO	     0	7059: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186192265444	   IO	     0	7060: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186192285235	   IO	     0	7061: W reg 0x000018c0 val 82248780 [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_LO (RW)]
1186192285235	   IO	     0	7062: W reg 0x000018c4 val 0000ffff [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_HI (RW)]
1186192286277	   IO	     0	7063: W reg 0x000018d0 val 000000ff [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_LO (RW)]
1186192286277	   IO	     0	7064: W reg 0x000018d4 val 00000000 [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_HI (RW)]
1186192287839	   IO	     0	7065: W reg 0x000018d8 val 00087b00 [   JOB_CTRL |  JOB_SLOT1 | JS_CONFIG_NEXT (RW)]
1186192288360	   IO	     0	7066: W reg 0x000018f0 val 0000003b [   JOB_CTRL |  JOB_SLOT1 | JS_FLUSH_ID_NEXT (RW)]
1186192296694	   IO	     0	7067: W reg 0x000018e0 val 00000001 [   JOB_CTRL |  JOB_SLOT1 | JS_COMMAND_NEXT (WO) | JS_COMMAND_START]
1186192298256	   IO	     0	7068: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186192640964	   IO	     0	7069: R reg 0x0000100c val 00000002 [   JOB_CTRL | JOB_IRQ_STATUS | ]
1186192643048	   IO	     0	7070: W reg 0x00001004 val 00000002 [   JOB_CTRL | JOB_IRQ_CLEAR | ]
1186192644089	   IO	     0	7071: R reg 0x00001010 val 00000000 [   JOB_CTRL | JOB_IRQ_JS_STATE | ]
1186192645131	   IO	     0	7072: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186192661798	   IO	     0	7073: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186192662839	   IO	     0	7074: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186192663881	   IO	     0	7075: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186192664402	   IO	     0	7076: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186192666485	   IO	     0	7077: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186192667006	   IO	     0	7078: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186192668048	   IO	     0	7079: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186192669089	   IO	     0	7080: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186192671173	   IO	     0	7081: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186192671694	   IO	     0	7082: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186192672735	   IO	     0	7083: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186192673777	   IO	     0	7084: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186192676381	   IO	     0	7085: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186192677423	   IO	     0	7086: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186192680027	   IO	     0	7087: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186192681069	   IO	     0	7088: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186192683152	   IO	     0	7089: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186192684194	   IO	     0	7090: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186192693048	   IO	     0	7091: W reg 0x000018c0 val 82248a00 [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_LO (RW)]
1186192693569	   IO	     0	7092: W reg 0x000018c4 val 0000ffff [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_HI (RW)]
1186192694089	   IO	     0	7093: W reg 0x000018d0 val 000000ff [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_LO (RW)]
1186192695131	   IO	     0	7094: W reg 0x000018d4 val 00000000 [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_HI (RW)]
1186192695652	   IO	     0	7095: W reg 0x000018d8 val 00087300 [   JOB_CTRL |  JOB_SLOT1 | JS_CONFIG_NEXT (RW)]
1186192696694	   IO	     0	7096: W reg 0x000018f0 val 0000003b [   JOB_CTRL |  JOB_SLOT1 | JS_FLUSH_ID_NEXT (RW)]
1186192702944	   IO	     0	7097: W reg 0x000018e0 val 00000001 [   JOB_CTRL |  JOB_SLOT1 | JS_COMMAND_NEXT (WO) | JS_COMMAND_START]
1186192705027	   IO	     0	7098: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186193055027	   IO	     0	7099: R reg 0x0000100c val 00000002 [   JOB_CTRL | JOB_IRQ_STATUS | ]
1186193056589	   IO	     0	7100: W reg 0x00001004 val 00000002 [   JOB_CTRL | JOB_IRQ_CLEAR | ]
1186193057631	   IO	     0	7101: R reg 0x00001010 val 00000000 [   JOB_CTRL | JOB_IRQ_JS_STATE | ]
1186193058673	   IO	     0	7102: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186193074298	   IO	     0	7103: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186193074819	   IO	     0	7104: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186193075860	   IO	     0	7105: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186193076902	   IO	     0	7106: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186193078464	   IO	     0	7107: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186193079506	   IO	     0	7108: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186193080548	   IO	     0	7109: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186193081589	   IO	     0	7110: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186193083152	   IO	     0	7111: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186193084194	   IO	     0	7112: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186193085235	   IO	     0	7113: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186193086277	   IO	     0	7114: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186193088881	   IO	     0	7115: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186193089923	   IO	     0	7116: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186193092527	   IO	     0	7117: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186193093048	   IO	     0	7118: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186193095652	   IO	     0	7119: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186193096694	   IO	     0	7120: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186193104506	   IO	     0	7121: W reg 0x000018c0 val 82247040 [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_LO (RW)]
1186193105027	   IO	     0	7122: W reg 0x000018c4 val 0000ffff [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_HI (RW)]
1186193106069	   IO	     0	7123: W reg 0x000018d0 val 000000ff [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_LO (RW)]
1186193106589	   IO	     0	7124: W reg 0x000018d4 val 00000000 [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_HI (RW)]
1186193107631	   IO	     0	7125: W reg 0x000018d8 val 00087b00 [   JOB_CTRL |  JOB_SLOT1 | JS_CONFIG_NEXT (RW)]
1186193108152	   IO	     0	7126: W reg 0x000018f0 val 0000003b [   JOB_CTRL |  JOB_SLOT1 | JS_FLUSH_ID_NEXT (RW)]
1186193114402	   IO	     0	7127: W reg 0x000018e0 val 00000001 [   JOB_CTRL |  JOB_SLOT1 | JS_COMMAND_NEXT (WO) | JS_COMMAND_START]
1186193116485	   IO	     0	7128: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186193136277	   IO	     0	7129: R reg 0x0000100c val 00000002 [   JOB_CTRL | JOB_IRQ_STATUS | ]
1186193137839	   IO	     0	7130: W reg 0x00001004 val 00000002 [   JOB_CTRL | JOB_IRQ_CLEAR | ]
1186193138881	   IO	     0	7131: R reg 0x00001010 val 00000000 [   JOB_CTRL | JOB_IRQ_JS_STATE | ]
1186193139923	   IO	     0	7132: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186193149298	   IO	     0	7133: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186193149819	   IO	     0	7134: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186193150860	   IO	     0	7135: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186193151902	   IO	     0	7136: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186193153985	   IO	     0	7137: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186193154506	   IO	     0	7138: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186193156069	   IO	     0	7139: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186193156589	   IO	     0	7140: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186193158673	   IO	     0	7141: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186193159194	   IO	     0	7142: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186193160235	   IO	     0	7143: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186193161277	   IO	     0	7144: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186193164402	   IO	     0	7145: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186193165444	   IO	     0	7146: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186193167527	   IO	     0	7147: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186193168569	   IO	     0	7148: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186193171173	   IO	     0	7149: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186193172214	   IO	     0	7150: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186193180548	   IO	     0	7151: W reg 0x000018c0 val 82248cc0 [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_LO (RW)]
1186193181069	   IO	     0	7152: W reg 0x000018c4 val 0000ffff [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_HI (RW)]
1186193181589	   IO	     0	7153: W reg 0x000018d0 val 000000ff [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_LO (RW)]
1186193182110	   IO	     0	7154: W reg 0x000018d4 val 00000000 [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_HI (RW)]
1186193183152	   IO	     0	7155: W reg 0x000018d8 val 00087300 [   JOB_CTRL |  JOB_SLOT1 | JS_CONFIG_NEXT (RW)]
1186193183673	   IO	     0	7156: W reg 0x000018f0 val 0000003b [   JOB_CTRL |  JOB_SLOT1 | JS_FLUSH_ID_NEXT (RW)]
1186193189402	   IO	     0	7157: W reg 0x000018e0 val 00000001 [   JOB_CTRL |  JOB_SLOT1 | JS_COMMAND_NEXT (WO) | JS_COMMAND_START]
1186193190964	   IO	     0	7158: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186193408673	   IO	     0	7159: R reg 0x0000100c val 00000002 [   JOB_CTRL | JOB_IRQ_STATUS | ]
1186193410235	   IO	     0	7160: W reg 0x00001004 val 00000002 [   JOB_CTRL | JOB_IRQ_CLEAR | ]
1186193411277	   IO	     0	7161: R reg 0x00001010 val 00000000 [   JOB_CTRL | JOB_IRQ_JS_STATE | ]
1186193412319	   IO	     0	7162: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186193435235	   IO	     0	7163: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186193436277	   IO	     0	7164: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186193437319	   IO	     0	7165: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186193437839	   IO	     0	7166: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186193439923	   IO	     0	7167: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186193440964	   IO	     0	7168: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186193442006	   IO	     0	7169: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186193442527	   IO	     0	7170: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186193444610	   IO	     0	7171: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186193445652	   IO	     0	7172: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186193446694	   IO	     0	7173: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186193447735	   IO	     0	7174: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186193450339	   IO	     0	7175: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186193451381	   IO	     0	7176: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186193453985	   IO	     0	7177: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186193455027	   IO	     0	7178: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186193457110	   IO	     0	7179: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186193458152	   IO	     0	7180: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186193467006	   IO	     0	7181: W reg 0x000018c0 val 82247540 [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_LO (RW)]
1186193468048	   IO	     0	7182: W reg 0x000018c4 val 0000ffff [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_HI (RW)]
1186193468569	   IO	     0	7183: W reg 0x000018d0 val 000000ff [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_LO (RW)]
1186193469089	   IO	     0	7184: W reg 0x000018d4 val 00000000 [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_HI (RW)]
1186193470131	   IO	     0	7185: W reg 0x000018d8 val 00087b00 [   JOB_CTRL |  JOB_SLOT1 | JS_CONFIG_NEXT (RW)]
1186193470652	   IO	     0	7186: W reg 0x000018f0 val 0000003b [   JOB_CTRL |  JOB_SLOT1 | JS_FLUSH_ID_NEXT (RW)]
1186193477944	   IO	     0	7187: W reg 0x000018e0 val 00000001 [   JOB_CTRL |  JOB_SLOT1 | JS_COMMAND_NEXT (WO) | JS_COMMAND_START]
1186193480027	   IO	     0	7188: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186193862319	   IO	     0	7189: R reg 0x0000100c val 00000002 [   JOB_CTRL | JOB_IRQ_STATUS | ]
1186193864402	   IO	     0	7190: W reg 0x00001004 val 00000002 [   JOB_CTRL | JOB_IRQ_CLEAR | ]
1186193865444	   IO	     0	7191: R reg 0x00001010 val 00000000 [   JOB_CTRL | JOB_IRQ_JS_STATE | ]
1186193865964	   IO	     0	7192: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186193881069	   IO	     0	7193: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186193881589	   IO	     0	7194: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186193882631	   IO	     0	7195: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186193883673	   IO	     0	7196: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186193885235	   IO	     0	7197: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186193886277	   IO	     0	7198: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186193887319	   IO	     0	7199: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186193887839	   IO	     0	7200: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186193890444	   IO	     0	7201: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186193891485	   IO	     0	7202: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186193892527	   IO	     0	7203: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186193893048	   IO	     0	7204: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186193896173	   IO	     0	7205: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186193896694	   IO	     0	7206: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186193899819	   IO	     0	7207: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186193900860	   IO	     0	7208: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186193902944	   IO	     0	7209: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186193903985	   IO	     0	7210: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186193911798	   IO	     0	7211: W reg 0x000018c0 val 82247a80 [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_LO (RW)]
1186193912319	   IO	     0	7212: W reg 0x000018c4 val 0000ffff [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_HI (RW)]
1186193913360	   IO	     0	7213: W reg 0x000018d0 val 000000ff [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_LO (RW)]
1186193913881	   IO	     0	7214: W reg 0x000018d4 val 00000000 [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_HI (RW)]
1186193914402	   IO	     0	7215: W reg 0x000018d8 val 00087300 [   JOB_CTRL |  JOB_SLOT1 | JS_CONFIG_NEXT (RW)]
1186193915444	   IO	     0	7216: W reg 0x000018f0 val 0000003d [   JOB_CTRL |  JOB_SLOT1 | JS_FLUSH_ID_NEXT (RW)]
1186193920652	   IO	     0	7217: W reg 0x000018e0 val 00000001 [   JOB_CTRL |  JOB_SLOT1 | JS_COMMAND_NEXT (WO) | JS_COMMAND_START]
1186193922735	   IO	     0	7218: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186194097735	   IO	     0	7219: R reg 0x0000100c val 00000002 [   JOB_CTRL | JOB_IRQ_STATUS | ]
1186194099298	   IO	     0	7220: W reg 0x00001004 val 00000002 [   JOB_CTRL | JOB_IRQ_CLEAR | ]
1186194100339	   IO	     0	7221: R reg 0x00001010 val 00000000 [   JOB_CTRL | JOB_IRQ_JS_STATE | ]
1186194100860	   IO	     0	7222: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186194110756	   IO	     0	7223: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186194111798	   IO	     0	7224: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186194112839	   IO	     0	7225: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186194113360	   IO	     0	7226: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186194115444	   IO	     0	7227: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186194115964	   IO	     0	7228: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186194117006	   IO	     0	7229: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186194118048	   IO	     0	7230: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186194120131	   IO	     0	7231: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186194121173	   IO	     0	7232: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186194121694	   IO	     0	7233: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186194122735	   IO	     0	7234: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186194125339	   IO	     0	7235: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186194126381	   IO	     0	7236: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186194128985	   IO	     0	7237: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186194129506	   IO	     0	7238: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186194132110	   IO	     0	7239: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186194133152	   IO	     0	7240: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186194141485	   IO	     0	7241: W reg 0x000018c0 val 8222d040 [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_LO (RW)]
1186194142006	   IO	     0	7242: W reg 0x000018c4 val 0000ffff [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_HI (RW)]
1186194142527	   IO	     0	7243: W reg 0x000018d0 val 000000ff [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_LO (RW)]
1186194143048	   IO	     0	7244: W reg 0x000018d4 val 00000000 [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_HI (RW)]
1186194144089	   IO	     0	7245: W reg 0x000018d8 val 00087b00 [   JOB_CTRL |  JOB_SLOT1 | JS_CONFIG_NEXT (RW)]
1186194144610	   IO	     0	7246: W reg 0x000018f0 val 0000003d [   JOB_CTRL |  JOB_SLOT1 | JS_FLUSH_ID_NEXT (RW)]
1186194150860	   IO	     0	7247: W reg 0x000018e0 val 00000001 [   JOB_CTRL |  JOB_SLOT1 | JS_COMMAND_NEXT (WO) | JS_COMMAND_START]
1186194152423	   IO	     0	7248: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186194179506	   IO	     0	7249: R reg 0x0000100c val 00000002 [   JOB_CTRL | JOB_IRQ_STATUS | ]
1186194181589	   IO	     0	7250: W reg 0x00001004 val 00000002 [   JOB_CTRL | JOB_IRQ_CLEAR | ]
1186194182631	   IO	     0	7251: R reg 0x00001010 val 00000000 [   JOB_CTRL | JOB_IRQ_JS_STATE | ]
1186194183673	   IO	     0	7252: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186194198256	   IO	     0	7253: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186194199298	   IO	     0	7254: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186194200339	   IO	     0	7255: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186194200860	   IO	     0	7256: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186194202423	   IO	     0	7257: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186194203464	   IO	     0	7258: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186194204506	   IO	     0	7259: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186194205548	   IO	     0	7260: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186194207631	   IO	     0	7261: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186194208152	   IO	     0	7262: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186194209194	   IO	     0	7263: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186194210235	   IO	     0	7264: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186194212839	   IO	     0	7265: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186194213881	   IO	     0	7266: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186194216485	   IO	     0	7267: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186194217527	   IO	     0	7268: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186194220131	   IO	     0	7269: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186194220652	   IO	     0	7270: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186194228985	   IO	     0	7271: W reg 0x000018c0 val 82247d00 [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_LO (RW)]
1186194229506	   IO	     0	7272: W reg 0x000018c4 val 0000ffff [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_HI (RW)]
1186194230548	   IO	     0	7273: W reg 0x000018d0 val 000000ff [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_LO (RW)]
1186194231069	   IO	     0	7274: W reg 0x000018d4 val 00000000 [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_HI (RW)]
1186194232110	   IO	     0	7275: W reg 0x000018d8 val 00087300 [   JOB_CTRL |  JOB_SLOT1 | JS_CONFIG_NEXT (RW)]
1186194232631	   IO	     0	7276: W reg 0x000018f0 val 0000003d [   JOB_CTRL |  JOB_SLOT1 | JS_FLUSH_ID_NEXT (RW)]
1186194238360	   IO	     0	7277: W reg 0x000018e0 val 00000001 [   JOB_CTRL |  JOB_SLOT1 | JS_COMMAND_NEXT (WO) | JS_COMMAND_START]
1186194240444	   IO	     0	7278: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186194320131	   IO	     0	7279: R reg 0x0000100c val 00000002 [   JOB_CTRL | JOB_IRQ_STATUS | ]
1186194321694	   IO	     0	7280: W reg 0x00001004 val 00000002 [   JOB_CTRL | JOB_IRQ_CLEAR | ]
1186194322735	   IO	     0	7281: R reg 0x00001010 val 00000000 [   JOB_CTRL | JOB_IRQ_JS_STATE | ]
1186194323777	   IO	     0	7282: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186194337839	   IO	     0	7283: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186194338360	   IO	     0	7284: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186194339402	   IO	     0	7285: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186194340444	   IO	     0	7286: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186194342006	   IO	     0	7287: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186194343048	   IO	     0	7288: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186194344089	   IO	     0	7289: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186194345131	   IO	     0	7290: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186194346694	   IO	     0	7291: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186194347735	   IO	     0	7292: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186194348777	   IO	     0	7293: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186194349298	   IO	     0	7294: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186194352423	   IO	     0	7295: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186194352944	   IO	     0	7296: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186194355027	   IO	     0	7297: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186194356069	   IO	     0	7298: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186194358673	   IO	     0	7299: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186194359714	   IO	     0	7300: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186194368048	   IO	     0	7301: W reg 0x000018c0 val 8222d500 [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_LO (RW)]
1186194368569	   IO	     0	7302: W reg 0x000018c4 val 0000ffff [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_HI (RW)]
1186194369610	   IO	     0	7303: W reg 0x000018d0 val 000000ff [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_LO (RW)]
1186194370131	   IO	     0	7304: W reg 0x000018d4 val 00000000 [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_HI (RW)]
1186194370652	   IO	     0	7305: W reg 0x000018d8 val 00087b00 [   JOB_CTRL |  JOB_SLOT1 | JS_CONFIG_NEXT (RW)]
1186194371694	   IO	     0	7306: W reg 0x000018f0 val 0000003d [   JOB_CTRL |  JOB_SLOT1 | JS_FLUSH_ID_NEXT (RW)]
1186194377423	   IO	     0	7307: W reg 0x000018e0 val 00000001 [   JOB_CTRL |  JOB_SLOT1 | JS_COMMAND_NEXT (WO) | JS_COMMAND_START]
1186194378985	   IO	     0	7308: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186194834194	   IO	     0	7309: R reg 0x0000100c val 00000002 [   JOB_CTRL | JOB_IRQ_STATUS | ]
1186194836277	   IO	     0	7310: W reg 0x00001004 val 00000002 [   JOB_CTRL | JOB_IRQ_CLEAR | ]
1186194837319	   IO	     0	7311: R reg 0x00001010 val 00000000 [   JOB_CTRL | JOB_IRQ_JS_STATE | ]
1186194838360	   IO	     0	7312: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186194852944	   IO	     0	7313: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186194853464	   IO	     0	7314: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186194854506	   IO	     0	7315: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186194855548	   IO	     0	7316: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186194857631	   IO	     0	7317: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186194858152	   IO	     0	7318: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186194859714	   IO	     0	7319: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186194860235	   IO	     0	7320: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186194862319	   IO	     0	7321: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186194863360	   IO	     0	7322: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186194863881	   IO	     0	7323: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186194864923	   IO	     0	7324: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186194868048	   IO	     0	7325: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186194869089	   IO	     0	7326: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186194871694	   IO	     0	7327: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186194872214	   IO	     0	7328: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186194874819	   IO	     0	7329: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186194875339	   IO	     0	7330: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186194883673	   IO	     0	7331: W reg 0x000018c0 val 8222d780 [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_LO (RW)]
1186194884194	   IO	     0	7332: W reg 0x000018c4 val 0000ffff [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_HI (RW)]
1186194885235	   IO	     0	7333: W reg 0x000018d0 val 000000ff [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_LO (RW)]
1186194885756	   IO	     0	7334: W reg 0x000018d4 val 00000000 [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_HI (RW)]
1186194886798	   IO	     0	7335: W reg 0x000018d8 val 00087300 [   JOB_CTRL |  JOB_SLOT1 | JS_CONFIG_NEXT (RW)]
1186194887319	   IO	     0	7336: W reg 0x000018f0 val 0000003d [   JOB_CTRL |  JOB_SLOT1 | JS_FLUSH_ID_NEXT (RW)]
1186194893569	   IO	     0	7337: W reg 0x000018e0 val 00000001 [   JOB_CTRL |  JOB_SLOT1 | JS_COMMAND_NEXT (WO) | JS_COMMAND_START]
1186194895131	   IO	     0	7338: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186195020131	   IO	     0	7339: R reg 0x0000100c val 00000002 [   JOB_CTRL | JOB_IRQ_STATUS | ]
1186195021694	   IO	     0	7340: W reg 0x00001004 val 00000002 [   JOB_CTRL | JOB_IRQ_CLEAR | ]
1186195022735	   IO	     0	7341: R reg 0x00001010 val 00000000 [   JOB_CTRL | JOB_IRQ_JS_STATE | ]
1186195023777	   IO	     0	7342: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186195032631	   IO	     0	7343: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186195033673	   IO	     0	7344: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186195034714	   IO	     0	7345: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186195035235	   IO	     0	7346: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186195037319	   IO	     0	7347: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186195037839	   IO	     0	7348: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186195038881	   IO	     0	7349: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186195039923	   IO	     0	7350: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186195042006	   IO	     0	7351: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186195042527	   IO	     0	7352: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186195043569	   IO	     0	7353: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186195044610	   IO	     0	7354: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186195047214	   IO	     0	7355: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186195048256	   IO	     0	7356: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186195050339	   IO	     0	7357: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186195051381	   IO	     0	7358: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186195053464	   IO	     0	7359: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186195053985	   IO	     0	7360: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186195063360	   IO	     0	7361: W reg 0x000018c0 val 8222da00 [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_LO (RW)]
1186195063881	   IO	     0	7362: W reg 0x000018c4 val 0000ffff [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_HI (RW)]
1186195064402	   IO	     0	7363: W reg 0x000018d0 val 000000ff [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_LO (RW)]
1186195064923	   IO	     0	7364: W reg 0x000018d4 val 00000000 [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_HI (RW)]
1186195065964	   IO	     0	7365: W reg 0x000018d8 val 00087b00 [   JOB_CTRL |  JOB_SLOT1 | JS_CONFIG_NEXT (RW)]
1186195066485	   IO	     0	7366: W reg 0x000018f0 val 0000003d [   JOB_CTRL |  JOB_SLOT1 | JS_FLUSH_ID_NEXT (RW)]
1186195071694	   IO	     0	7367: W reg 0x000018e0 val 00000001 [   JOB_CTRL |  JOB_SLOT1 | JS_COMMAND_NEXT (WO) | JS_COMMAND_START]
1186195073777	   IO	     0	7368: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186195161798	   IO	     0	7369: R reg 0x0000100c val 00000002 [   JOB_CTRL | JOB_IRQ_STATUS | ]
1186195163360	   IO	     0	7370: W reg 0x00001004 val 00000002 [   JOB_CTRL | JOB_IRQ_CLEAR | ]
1186195164402	   IO	     0	7371: R reg 0x00001010 val 00000000 [   JOB_CTRL | JOB_IRQ_JS_STATE | ]
1186195165444	   IO	     0	7372: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186195179506	   IO	     0	7373: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186195180548	   IO	     0	7374: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186195181589	   IO	     0	7375: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186195182631	   IO	     0	7376: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186195184194	   IO	     0	7377: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186195184714	   IO	     0	7378: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186195185756	   IO	     0	7379: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186195186798	   IO	     0	7380: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186195188360	   IO	     0	7381: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186195189402	   IO	     0	7382: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186195190444	   IO	     0	7383: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186195191485	   IO	     0	7384: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186195194089	   IO	     0	7385: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186195195131	   IO	     0	7386: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186195197735	   IO	     0	7387: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186195198256	   IO	     0	7388: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186195200860	   IO	     0	7389: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186195201902	   IO	     0	7390: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186195210235	   IO	     0	7391: W reg 0x000018c0 val 8222c040 [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_LO (RW)]
1186195210756	   IO	     0	7392: W reg 0x000018c4 val 0000ffff [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_HI (RW)]
1186195211277	   IO	     0	7393: W reg 0x000018d0 val 000000ff [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_LO (RW)]
1186195211798	   IO	     0	7394: W reg 0x000018d4 val 00000000 [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_HI (RW)]
1186195212839	   IO	     0	7395: W reg 0x000018d8 val 00087300 [   JOB_CTRL |  JOB_SLOT1 | JS_CONFIG_NEXT (RW)]
1186195213881	   IO	     0	7396: W reg 0x000018f0 val 0000003d [   JOB_CTRL |  JOB_SLOT1 | JS_FLUSH_ID_NEXT (RW)]
1186195219610	   IO	     0	7397: W reg 0x000018e0 val 00000001 [   JOB_CTRL |  JOB_SLOT1 | JS_COMMAND_NEXT (WO) | JS_COMMAND_START]
1186195221173	   IO	     0	7398: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186195328985	   IO	     0	7399: R reg 0x0000100c val 00000002 [   JOB_CTRL | JOB_IRQ_STATUS | ]
1186195330548	   IO	     0	7400: W reg 0x00001004 val 00000002 [   JOB_CTRL | JOB_IRQ_CLEAR | ]
1186195331589	   IO	     0	7401: R reg 0x00001010 val 00000000 [   JOB_CTRL | JOB_IRQ_JS_STATE | ]
1186195332110	   IO	     0	7402: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186195341485	   IO	     0	7403: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186195342006	   IO	     0	7404: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186195343048	   IO	     0	7405: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186195344089	   IO	     0	7406: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186195346173	   IO	     0	7407: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186195347214	   IO	     0	7408: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186195348256	   IO	     0	7409: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186195348777	   IO	     0	7410: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186195350860	   IO	     0	7411: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186195351381	   IO	     0	7412: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186195352423	   IO	     0	7413: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186195353464	   IO	     0	7414: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186195356589	   IO	     0	7415: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186195357110	   IO	     0	7416: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186195359714	   IO	     0	7417: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186195360756	   IO	     0	7418: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186195362839	   IO	     0	7419: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186195363881	   IO	     0	7420: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186195372214	   IO	     0	7421: W reg 0x000018c0 val 8222c4c0 [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_LO (RW)]
1186195372735	   IO	     0	7422: W reg 0x000018c4 val 0000ffff [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_HI (RW)]
1186195373777	   IO	     0	7423: W reg 0x000018d0 val 000000ff [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_LO (RW)]
1186195374298	   IO	     0	7424: W reg 0x000018d4 val 00000000 [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_HI (RW)]
1186195375339	   IO	     0	7425: W reg 0x000018d8 val 00087b00 [   JOB_CTRL |  JOB_SLOT1 | JS_CONFIG_NEXT (RW)]
1186195375860	   IO	     0	7426: W reg 0x000018f0 val 0000003d [   JOB_CTRL |  JOB_SLOT1 | JS_FLUSH_ID_NEXT (RW)]
1186195380548	   IO	     0	7427: W reg 0x000018e0 val 00000001 [   JOB_CTRL |  JOB_SLOT1 | JS_COMMAND_NEXT (WO) | JS_COMMAND_START]
1186195382631	   IO	     0	7428: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186199501902	   IO	     0	7429: R reg 0x0000100c val 00000002 [   JOB_CTRL | JOB_IRQ_STATUS | ]
1186199508152	   IO	     0	7430: W reg 0x00001004 val 00000002 [   JOB_CTRL | JOB_IRQ_CLEAR | ]
1186199509194	   IO	     0	7431: R reg 0x00001010 val 00000000 [   JOB_CTRL | JOB_IRQ_JS_STATE | ]
1186199510235	   IO	     0	7432: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186199577944	   IO	     0	7433: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186199578985	   IO	     0	7434: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186199580027	   IO	     0	7435: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186199581069	   IO	     0	7436: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186199583152	   IO	     0	7437: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186199584194	   IO	     0	7438: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186199585235	   IO	     0	7439: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186199586277	   IO	     0	7440: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186199589923	   IO	     0	7441: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186199590444	   IO	     0	7442: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186199591485	   IO	     0	7443: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186199592527	   IO	     0	7444: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186199598256	   IO	     0	7445: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186199599298	   IO	     0	7446: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186199602423	   IO	     0	7447: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186199603464	   IO	     0	7448: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186199605548	   IO	     0	7449: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186199606589	   IO	     0	7450: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186199628464	   IO	     0	7451: W reg 0x000018c0 val 8222c9c0 [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_LO (RW)]
1186199628985	   IO	     0	7452: W reg 0x000018c4 val 0000ffff [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_HI (RW)]
1186199630548	   IO	     0	7453: W reg 0x000018d0 val 000000ff [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_LO (RW)]
1186199631069	   IO	     0	7454: W reg 0x000018d4 val 00000000 [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_HI (RW)]
1186199632110	   IO	     0	7455: W reg 0x000018d8 val 00087300 [   JOB_CTRL |  JOB_SLOT1 | JS_CONFIG_NEXT (RW)]
1186199633152	   IO	     0	7456: W reg 0x000018f0 val 0000003d [   JOB_CTRL |  JOB_SLOT1 | JS_FLUSH_ID_NEXT (RW)]
1186199644610	   IO	     0	7457: W reg 0x000018e0 val 00000001 [   JOB_CTRL |  JOB_SLOT1 | JS_COMMAND_NEXT (WO) | JS_COMMAND_START]
1186199646694	   IO	     0	7458: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186199724819	   IO	     0	7459: R reg 0x0000100c val 00000002 [   JOB_CTRL | JOB_IRQ_STATUS | ]
1186199726381	   IO	     0	7460: W reg 0x00001004 val 00000002 [   JOB_CTRL | JOB_IRQ_CLEAR | ]
1186199727423	   IO	     0	7461: R reg 0x00001010 val 00000000 [   JOB_CTRL | JOB_IRQ_JS_STATE | ]
1186199728464	   IO	     0	7462: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186199738360	   IO	     0	7463: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186199739402	   IO	     0	7464: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186199740444	   IO	     0	7465: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186199741485	   IO	     0	7466: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186199743048	   IO	     0	7467: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186199744089	   IO	     0	7468: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186199745131	   IO	     0	7469: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186199746173	   IO	     0	7470: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186199748256	   IO	     0	7471: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186199748777	   IO	     0	7472: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186199749819	   IO	     0	7473: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186199750860	   IO	     0	7474: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186199753464	   IO	     0	7475: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186199754506	   IO	     0	7476: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186199757110	   IO	     0	7477: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186199758152	   IO	     0	7478: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186199760235	   IO	     0	7479: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186199761277	   IO	     0	7480: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186199771173	   IO	     0	7481: W reg 0x000018c0 val 8222c740 [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_LO (RW)]
1186199771694	   IO	     0	7482: W reg 0x000018c4 val 0000ffff [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_HI (RW)]
1186199772735	   IO	     0	7483: W reg 0x000018d0 val 000000ff [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_LO (RW)]
1186199773256	   IO	     0	7484: W reg 0x000018d4 val 00000000 [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_HI (RW)]
1186199773777	   IO	     0	7485: W reg 0x000018d8 val 00087b00 [   JOB_CTRL |  JOB_SLOT1 | JS_CONFIG_NEXT (RW)]
1186199774819	   IO	     0	7486: W reg 0x000018f0 val 0000003d [   JOB_CTRL |  JOB_SLOT1 | JS_FLUSH_ID_NEXT (RW)]
1186199780548	   IO	     0	7487: W reg 0x000018e0 val 00000001 [   JOB_CTRL |  JOB_SLOT1 | JS_COMMAND_NEXT (WO) | JS_COMMAND_START]
1186199782110	   IO	     0	7488: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186200267006	   IO	     0	7489: R reg 0x0000100c val 00000002 [   JOB_CTRL | JOB_IRQ_STATUS | ]
1186200273256	   IO	     0	7490: W reg 0x00001004 val 00000002 [   JOB_CTRL | JOB_IRQ_CLEAR | ]
1186200274298	   IO	     0	7491: R reg 0x00001010 val 00000000 [   JOB_CTRL | JOB_IRQ_JS_STATE | ]
1186200275860	   IO	     0	7492: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186200342527	   IO	     0	7493: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186200343569	   IO	     0	7494: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186200344610	   IO	     0	7495: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186200345652	   IO	     0	7496: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186200347735	   IO	     0	7497: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186200348777	   IO	     0	7498: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186200349819	   IO	     0	7499: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186200350860	   IO	     0	7500: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186200354506	   IO	     0	7501: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186200355548	   IO	     0	7502: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186200356589	   IO	     0	7503: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186200357110	   IO	     0	7504: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186200362839	   IO	     0	7505: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186200363881	   IO	     0	7506: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186200367006	   IO	     0	7507: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186200367527	   IO	     0	7508: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186200370131	   IO	     0	7509: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186200371173	   IO	     0	7510: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186200391485	   IO	     0	7511: W reg 0x000018c0 val 8222cc00 [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_LO (RW)]
1186200392006	   IO	     0	7512: W reg 0x000018c4 val 0000ffff [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_HI (RW)]
1186200393048	   IO	     0	7513: W reg 0x000018d0 val 000000ff [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_LO (RW)]
1186200393569	   IO	     0	7514: W reg 0x000018d4 val 00000000 [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_HI (RW)]
1186200395131	   IO	     0	7515: W reg 0x000018d8 val 00087300 [   JOB_CTRL |  JOB_SLOT1 | JS_CONFIG_NEXT (RW)]
1186200396173	   IO	     0	7516: W reg 0x000018f0 val 0000003d [   JOB_CTRL |  JOB_SLOT1 | JS_FLUSH_ID_NEXT (RW)]
1186200406069	   IO	     0	7517: W reg 0x000018e0 val 00000001 [   JOB_CTRL |  JOB_SLOT1 | JS_COMMAND_NEXT (WO) | JS_COMMAND_START]
1186200408152	   IO	     0	7518: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186200431069	   IO	     0	7519: R reg 0x0000100c val 00000002 [   JOB_CTRL | JOB_IRQ_STATUS | ]
1186200432631	   IO	     0	7520: W reg 0x00001004 val 00000002 [   JOB_CTRL | JOB_IRQ_CLEAR | ]
1186200433673	   IO	     0	7521: R reg 0x00001010 val 00000000 [   JOB_CTRL | JOB_IRQ_JS_STATE | ]
1186200434714	   IO	     0	7522: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186200444089	   IO	     0	7523: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186200445131	   IO	     0	7524: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186200446173	   IO	     0	7525: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186200447214	   IO	     0	7526: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186200448777	   IO	     0	7527: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186200449819	   IO	     0	7528: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186200450860	   IO	     0	7529: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186200451902	   IO	     0	7530: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186200453985	   IO	     0	7531: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186200454506	   IO	     0	7532: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186200455548	   IO	     0	7533: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186200456589	   IO	     0	7534: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186200459194	   IO	     0	7535: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186200460235	   IO	     0	7536: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186200462839	   IO	     0	7537: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186200463881	   IO	     0	7538: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186200465964	   IO	     0	7539: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186200467006	   IO	     0	7540: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186200475339	   IO	     0	7541: W reg 0x000018c0 val 821ea040 [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_LO (RW)]
1186200475860	   IO	     0	7542: W reg 0x000018c4 val 0000ffff [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_HI (RW)]
1186200476381	   IO	     0	7543: W reg 0x000018d0 val 000000ff [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_LO (RW)]
1186200477423	   IO	     0	7544: W reg 0x000018d4 val 00000000 [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_HI (RW)]
1186200477944	   IO	     0	7545: W reg 0x000018d8 val 00087b00 [   JOB_CTRL |  JOB_SLOT1 | JS_CONFIG_NEXT (RW)]
1186200478985	   IO	     0	7546: W reg 0x000018f0 val 0000003f [   JOB_CTRL |  JOB_SLOT1 | JS_FLUSH_ID_NEXT (RW)]
1186200484714	   IO	     0	7547: W reg 0x000018e0 val 00000001 [   JOB_CTRL |  JOB_SLOT1 | JS_COMMAND_NEXT (WO) | JS_COMMAND_START]
1186200486277	   IO	     0	7548: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186200553985	   IO	     0	7549: R reg 0x0000100c val 00000002 [   JOB_CTRL | JOB_IRQ_STATUS | ]
1186200555548	   IO	     0	7550: W reg 0x00001004 val 00000002 [   JOB_CTRL | JOB_IRQ_CLEAR | ]
1186200556589	   IO	     0	7551: R reg 0x00001010 val 00000000 [   JOB_CTRL | JOB_IRQ_JS_STATE | ]
1186200557631	   IO	     0	7552: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186200567006	   IO	     0	7553: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186200568048	   IO	     0	7554: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186200569089	   IO	     0	7555: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186200570131	   IO	     0	7556: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186200571694	   IO	     0	7557: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186200572735	   IO	     0	7558: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186200573777	   IO	     0	7559: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186200574819	   IO	     0	7560: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186200576381	   IO	     0	7561: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186200577423	   IO	     0	7562: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186200578464	   IO	     0	7563: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186200579506	   IO	     0	7564: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186200582631	   IO	     0	7565: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186200583673	   IO	     0	7566: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186200585756	   IO	     0	7567: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186200586798	   IO	     0	7568: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186200588881	   IO	     0	7569: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186200589402	   IO	     0	7570: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186200597214	   IO	     0	7571: W reg 0x000018c0 val 821ea300 [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_LO (RW)]
1186200598256	   IO	     0	7572: W reg 0x000018c4 val 0000ffff [   JOB_CTRL |  JOB_SLOT1 | JS_HEAD_NEXT_HI (RW)]
1186200598777	   IO	     0	7573: W reg 0x000018d0 val 000000ff [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_LO (RW)]
1186200599298	   IO	     0	7574: W reg 0x000018d4 val 00000000 [   JOB_CTRL |  JOB_SLOT1 | JS_AFFINITY_NEXT_HI (RW)]
1186200600339	   IO	     0	7575: W reg 0x000018d8 val 00087300 [   JOB_CTRL |  JOB_SLOT1 | JS_CONFIG_NEXT (RW)]
1186200600860	   IO	     0	7576: W reg 0x000018f0 val 0000003f [   JOB_CTRL |  JOB_SLOT1 | JS_FLUSH_ID_NEXT (RW)]
1186200606589	   IO	     0	7577: W reg 0x000018e0 val 00000001 [   JOB_CTRL |  JOB_SLOT1 | JS_COMMAND_NEXT (WO) | JS_COMMAND_START]
1186200608152	   IO	     0	7578: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186200640964	   IO	     0	7579: R reg 0x0000100c val 00000002 [   JOB_CTRL | JOB_IRQ_STATUS | ]
1186200642527	   IO	     0	7580: W reg 0x00001004 val 00000002 [   JOB_CTRL | JOB_IRQ_CLEAR | ]
1186200643569	   IO	     0	7581: R reg 0x00001010 val 00000000 [   JOB_CTRL | JOB_IRQ_JS_STATE | ]
1186200644089	   IO	     0	7582: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186200669089	   IO	     0	7583: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186200670131	   IO	     0	7584: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186200671173	   IO	     0	7585: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186200671694	   IO	     0	7586: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186200673777	   IO	     0	7587: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186200674819	   IO	     0	7588: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186200675860	   IO	     0	7589: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186200676902	   IO	     0	7590: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186200678985	   IO	     0	7591: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186200679506	   IO	     0	7592: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186200680548	   IO	     0	7593: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186200681589	   IO	     0	7594: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186200684714	   IO	     0	7595: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186200685235	   IO	     0	7596: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186200687839	   IO	     0	7597: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186200688360	   IO	     0	7598: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186200691485	   IO	     0	7599: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186200692006	   IO	     0	7600: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186200697214	   IO	     0	7601: R reg 0x00001000 val 00000000 [   JOB_CTRL | JOB_IRQ_RAWSTAT | ]
1186200759194	   IO	   752	7602: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186200760235	   IO	   752	7603: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186200761277	   IO	   752	7604: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186200762319	   IO	   752	7605: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186200763881	   IO	   752	7606: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186200764923	   IO	   752	7607: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186200765964	   IO	   752	7608: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186200767006	   IO	   752	7609: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186200769089	   IO	   752	7610: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186200769610	   IO	   752	7611: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186200770652	   IO	   752	7612: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186200771694	   IO	   752	7613: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186200774819	   IO	   752	7614: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186200775860	   IO	   752	7615: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186200778464	   IO	   752	7616: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186200779506	   IO	   752	7617: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186200782110	   IO	   752	7618: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186200782631	   IO	   752	7619: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186350858673	   IO	 11257	7620: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186350859194	   IO	 11257	7621: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186350859714	   IO	 11257	7622: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186350859714	   IO	 11257	7623: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186350860756	   IO	 11257	7624: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186350861277	   IO	 11257	7625: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186350861798	   IO	 11257	7626: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186350862319	   IO	 11257	7627: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186350863360	   IO	 11257	7628: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186350863881	   IO	 11257	7629: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186350864402	   IO	 11257	7630: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186350864923	   IO	 11257	7631: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186350867527	   IO	 11257	7632: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186350867527	   IO	 11257	7633: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186350870131	   IO	 11257	7634: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186350870131	   IO	 11257	7635: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186350870652	   IO	 11257	7636: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186350871173	   IO	 11257	7637: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186350874298	   IO	 11257	7638: W reg 0x00002410 val 78700012 [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186350874298	   IO	 11257	7639: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186350875339	   IO	 11257	7640: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186350875860	   IO	 11257	7641: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186350875860	   IO	 11257	7642: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186350876381	   IO	 11257	7643: W reg 0x00002418 val 00000005 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_MEM]
1186350876902	   IO	 11257	7644: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186350876902	   IO	 11257	7645: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186350877423	   IO	 11257	7646: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186350877944	   IO	 11257	7647: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186350877944	   IO	 11257	7648: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186350878464	   IO	 11257	7649: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186350878985	   IO	 11257	7650: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186350879506	   IO	 11257	7651: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186350879506	   IO	 11257	7652: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186350880027	   IO	 11257	7653: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186350880548	   IO	 11257	7654: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186350880548	   IO	 11257	7655: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186350881069	   IO	 11257	7656: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186350881589	   IO	 11257	7657: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186350881589	   IO	 11257	7658: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186350882631	   IO	 11257	7659: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186350883152	   IO	 11257	7660: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186350883673	   IO	 11257	7661: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186350883673	   IO	 11257	7662: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186350884194	   IO	 11257	7663: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186350884714	   IO	 11257	7664: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186350885235	   IO	 11257	7665: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186350885235	   IO	 11257	7666: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186350885756	   IO	 11257	7667: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186350886277	   IO	 11257	7668: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186350886798	   IO	 11257	7669: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186350886798	   IO	 11257	7670: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186350887319	   IO	 11257	7671: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186350887839	   IO	 11257	7672: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186350888360	   IO	 11257	7673: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186350888881	   IO	 11257	7674: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186350889402	   IO	 11257	7675: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186350889923	   IO	 11257	7676: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186351955548	   IO	 11257	7677: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186351956069	   IO	 11257	7678: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186351956589	   IO	 11257	7679: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186351957110	   IO	 11257	7680: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186351958152	   IO	 11257	7681: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186351958673	   IO	 11257	7682: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186351959194	   IO	 11257	7683: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186351959194	   IO	 11257	7684: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186351960756	   IO	 11257	7685: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186351961277	   IO	 11257	7686: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186351961277	   IO	 11257	7687: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186351961798	   IO	 11257	7688: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186351964923	   IO	 11257	7689: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186351965444	   IO	 11257	7690: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186351967527	   IO	 11257	7691: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186351968048	   IO	 11257	7692: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186351968569	   IO	 11257	7693: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186351969089	   IO	 11257	7694: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186351972735	   IO	 11257	7695: W reg 0x00002410 val 78600013 [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186351973256	   IO	 11257	7696: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186351973777	   IO	 11257	7697: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186351974298	   IO	 11257	7698: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186351974819	   IO	 11257	7699: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186351975339	   IO	 11257	7700: W reg 0x00002418 val 00000005 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_MEM]
1186351975339	   IO	 11257	7701: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186351975860	   IO	 11257	7702: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186351976381	   IO	 11257	7703: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186351976381	   IO	 11257	7704: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186351976902	   IO	 11257	7705: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186351977423	   IO	 11257	7706: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186351977423	   IO	 11257	7707: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186351977944	   IO	 11257	7708: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186351978464	   IO	 11257	7709: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186351978985	   IO	 11257	7710: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186351978985	   IO	 11257	7711: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186351979506	   IO	 11257	7712: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186351980027	   IO	 11257	7713: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186351980027	   IO	 11257	7714: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186351980548	   IO	 11257	7715: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186351981589	   IO	 11257	7716: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186351982110	   IO	 11257	7717: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186351982110	   IO	 11257	7718: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186351982631	   IO	 11257	7719: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186351983152	   IO	 11257	7720: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186351983673	   IO	 11257	7721: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186351983673	   IO	 11257	7722: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186351984194	   IO	 11257	7723: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186351984714	   IO	 11257	7724: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186351984714	   IO	 11257	7725: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186351985235	   IO	 11257	7726: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186351985756	   IO	 11257	7727: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186351986277	   IO	 11257	7728: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186351986798	   IO	 11257	7729: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186351987319	   IO	 11257	7730: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186351987319	   IO	 11257	7731: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186351988360	   IO	 11257	7732: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186351988881	   IO	 11257	7733: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186352083673	   IO	 11257	7734: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186352083673	   IO	 11257	7735: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186352084194	   IO	 11257	7736: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186352084714	   IO	 11257	7737: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186352085235	   IO	 11257	7738: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186352085235	   IO	 11257	7739: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186352085756	   IO	 11257	7740: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186352086277	   IO	 11257	7741: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186352086798	   IO	 11257	7742: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186352087319	   IO	 11257	7743: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186352087319	   IO	 11257	7744: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186352087839	   IO	 11257	7745: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186352088360	   IO	 11257	7746: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186352088881	   IO	 11257	7747: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186352089402	   IO	 11257	7748: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186352089402	   IO	 11257	7749: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186352090444	   IO	 11257	7750: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186352090444	   IO	 11257	7751: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186352091485	   IO	 11257	7752: W reg 0x00002410 val 78300013 [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186352092006	   IO	 11257	7753: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186352092006	   IO	 11257	7754: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186352092527	   IO	 11257	7755: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186352093048	   IO	 11257	7756: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186352093048	   IO	 11257	7757: W reg 0x00002418 val 00000005 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_MEM]
1186352093569	   IO	 11257	7758: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186352094089	   IO	 11257	7759: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186352094089	   IO	 11257	7760: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186352094610	   IO	 11257	7761: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186352095131	   IO	 11257	7762: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186352095131	   IO	 11257	7763: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186352095652	   IO	 11257	7764: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186352096173	   IO	 11257	7765: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186352096694	   IO	 11257	7766: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186352096694	   IO	 11257	7767: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186352097214	   IO	 11257	7768: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186352097735	   IO	 11257	7769: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186352097735	   IO	 11257	7770: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186352098256	   IO	 11257	7771: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186352098777	   IO	 11257	7772: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186352099298	   IO	 11257	7773: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186352099819	   IO	 11257	7774: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186352099819	   IO	 11257	7775: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186352100339	   IO	 11257	7776: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186352100860	   IO	 11257	7777: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186352101381	   IO	 11257	7778: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186352101381	   IO	 11257	7779: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186352101902	   IO	 11257	7780: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186352102423	   IO	 11257	7781: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186352102944	   IO	 11257	7782: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186352102944	   IO	 11257	7783: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186352103464	   IO	 11257	7784: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186352103985	   IO	 11257	7785: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186352104506	   IO	 11257	7786: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186352105027	   IO	 11257	7787: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186352105027	   IO	 11257	7788: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186352106069	   IO	 11257	7789: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186352106069	   IO	 11257	7790: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186352199819	   IO	 11257	7791: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186352200339	   IO	 11257	7792: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186352200860	   IO	 11257	7793: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186352200860	   IO	 11257	7794: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186352201381	   IO	 11257	7795: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186352201902	   IO	 11257	7796: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186352202423	   IO	 11257	7797: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186352202423	   IO	 11257	7798: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186352202944	   IO	 11257	7799: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186352203464	   IO	 11257	7800: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186352203985	   IO	 11257	7801: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186352203985	   IO	 11257	7802: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186352204506	   IO	 11257	7803: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186352205027	   IO	 11257	7804: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186352205548	   IO	 11257	7805: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186352206069	   IO	 11257	7806: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186352206589	   IO	 11257	7807: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186352207110	   IO	 11257	7808: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186352207631	   IO	 11257	7809: W reg 0x00002410 val 78200013 [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186352208152	   IO	 11257	7810: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186352208673	   IO	 11257	7811: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186352208673	   IO	 11257	7812: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186352209194	   IO	 11257	7813: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186352209714	   IO	 11257	7814: W reg 0x00002418 val 00000005 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_MEM]
1186352209714	   IO	 11257	7815: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186352210235	   IO	 11257	7816: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186352210756	   IO	 11257	7817: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186352211277	   IO	 11257	7818: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186352211277	   IO	 11257	7819: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186352211798	   IO	 11257	7820: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186352212319	   IO	 11257	7821: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186352212319	   IO	 11257	7822: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186352212839	   IO	 11257	7823: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186352213360	   IO	 11257	7824: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186352213360	   IO	 11257	7825: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186352213881	   IO	 11257	7826: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186352214402	   IO	 11257	7827: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186352214402	   IO	 11257	7828: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186352214923	   IO	 11257	7829: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186352215964	   IO	 11257	7830: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186352215964	   IO	 11257	7831: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186352216485	   IO	 11257	7832: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186352217006	   IO	 11257	7833: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186352217006	   IO	 11257	7834: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186352217527	   IO	 11257	7835: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186352218048	   IO	 11257	7836: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186352218048	   IO	 11257	7837: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186352218569	   IO	 11257	7838: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186352219089	   IO	 11257	7839: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186352219610	   IO	 11257	7840: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186352219610	   IO	 11257	7841: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186352220652	   IO	 11257	7842: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186352220652	   IO	 11257	7843: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186352221173	   IO	 11257	7844: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186352221694	   IO	 11257	7845: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186352222214	   IO	 11257	7846: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186352222735	   IO	 11257	7847: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186352393569	   IO	 11257	7848: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186352394089	   IO	 11257	7849: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186352394089	   IO	 11257	7850: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186352394610	   IO	 11257	7851: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186352395131	   IO	 11257	7852: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186352395652	   IO	 11257	7853: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186352395652	   IO	 11257	7854: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186352396173	   IO	 11257	7855: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186352396694	   IO	 11257	7856: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186352397214	   IO	 11257	7857: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186352397214	   IO	 11257	7858: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186352397735	   IO	 11257	7859: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186352398256	   IO	 11257	7860: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186352398777	   IO	 11257	7861: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186352399298	   IO	 11257	7862: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186352399819	   IO	 11257	7863: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186352400339	   IO	 11257	7864: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186352400860	   IO	 11257	7865: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186352401902	   IO	 11257	7866: W reg 0x00002410 val 834f800e [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186352401902	   IO	 11257	7867: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186352402423	   IO	 11257	7868: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186352402944	   IO	 11257	7869: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186352402944	   IO	 11257	7870: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186352403464	   IO	 11257	7871: W reg 0x00002418 val 00000005 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_MEM]
1186352403985	   IO	 11257	7872: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186352403985	   IO	 11257	7873: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186352404506	   IO	 11257	7874: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186352405027	   IO	 11257	7875: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186352405548	   IO	 11257	7876: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186352405548	   IO	 11257	7877: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186352406069	   IO	 11257	7878: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186352406589	   IO	 11257	7879: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186352406589	   IO	 11257	7880: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186352407110	   IO	 11257	7881: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186352407631	   IO	 11257	7882: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186352407631	   IO	 11257	7883: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186352408152	   IO	 11257	7884: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186352408673	   IO	 11257	7885: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186352408673	   IO	 11257	7886: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186352409714	   IO	 11257	7887: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186352409714	   IO	 11257	7888: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186352410235	   IO	 11257	7889: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186352410756	   IO	 11257	7890: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186352411277	   IO	 11257	7891: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186352411277	   IO	 11257	7892: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186352411798	   IO	 11257	7893: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186352412319	   IO	 11257	7894: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186352412839	   IO	 11257	7895: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186352412839	   IO	 11257	7896: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186352413360	   IO	 11257	7897: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186352413881	   IO	 11257	7898: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186352414402	   IO	 11257	7899: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186352414402	   IO	 11257	7900: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186352415444	   IO	 11257	7901: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186352415444	   IO	 11257	7902: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186352416485	   IO	 11257	7903: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186352416485	   IO	 11257	7904: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186352432631	   IO	 11257	7905: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186352433152	   IO	 11257	7906: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186352433152	   IO	 11257	7907: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186352433673	   IO	 11257	7908: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186352434194	   IO	 11257	7909: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186352434714	   IO	 11257	7910: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186352434714	   IO	 11257	7911: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186352435235	   IO	 11257	7912: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186352435756	   IO	 11257	7913: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186352436277	   IO	 11257	7914: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186352436277	   IO	 11257	7915: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186352436798	   IO	 11257	7916: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186352437319	   IO	 11257	7917: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186352437839	   IO	 11257	7918: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186352438360	   IO	 11257	7919: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186352438881	   IO	 11257	7920: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186352439402	   IO	 11257	7921: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186352439923	   IO	 11257	7922: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186352440964	   IO	 11257	7923: W reg 0x00002410 val 78600012 [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186352440964	   IO	 11257	7924: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186352441485	   IO	 11257	7925: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186352442006	   IO	 11257	7926: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186352442006	   IO	 11257	7927: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186352442527	   IO	 11257	7928: W reg 0x00002418 val 00000005 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_MEM]
1186352443048	   IO	 11257	7929: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186352443569	   IO	 11257	7930: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186352443569	   IO	 11257	7931: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186352444089	   IO	 11257	7932: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186352444610	   IO	 11257	7933: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186352444610	   IO	 11257	7934: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186352445131	   IO	 11257	7935: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186352445652	   IO	 11257	7936: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186352445652	   IO	 11257	7937: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186352446173	   IO	 11257	7938: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186352446694	   IO	 11257	7939: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186352446694	   IO	 11257	7940: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186352447214	   IO	 11257	7941: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186352447735	   IO	 11257	7942: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186352447735	   IO	 11257	7943: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186352448777	   IO	 11257	7944: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186352449298	   IO	 11257	7945: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186352449819	   IO	 11257	7946: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186352449819	   IO	 11257	7947: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186352450339	   IO	 11257	7948: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186352450860	   IO	 11257	7949: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186352451381	   IO	 11257	7950: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186352451381	   IO	 11257	7951: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186352451902	   IO	 11257	7952: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186352452423	   IO	 11257	7953: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186352452423	   IO	 11257	7954: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186352452944	   IO	 11257	7955: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186352453464	   IO	 11257	7956: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186352453985	   IO	 11257	7957: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186352454506	   IO	 11257	7958: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186352455027	   IO	 11257	7959: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186352455548	   IO	 11257	7960: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186352455548	   IO	 11257	7961: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186352539402	   IO	 11257	7962: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186352539402	   IO	 11257	7963: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186352539923	   IO	 11257	7964: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186352540444	   IO	 11257	7965: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186352540964	   IO	 11257	7966: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186352540964	   IO	 11257	7967: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186352541485	   IO	 11257	7968: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186352542006	   IO	 11257	7969: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186352542527	   IO	 11257	7970: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186352542527	   IO	 11257	7971: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186352543048	   IO	 11257	7972: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186352543569	   IO	 11257	7973: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186352544089	   IO	 11257	7974: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186352544610	   IO	 11257	7975: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186352545131	   IO	 11257	7976: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186352545131	   IO	 11257	7977: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186352546173	   IO	 11257	7978: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186352546173	   IO	 11257	7979: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186352547735	   IO	 11257	7980: W reg 0x00002410 val 8215000e [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186352547735	   IO	 11257	7981: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186352548256	   IO	 11257	7982: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186352548777	   IO	 11257	7983: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186352548777	   IO	 11257	7984: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186352549298	   IO	 11257	7985: W reg 0x00002418 val 00000005 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_MEM]
1186352549819	   IO	 11257	7986: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186352549819	   IO	 11257	7987: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186352550339	   IO	 11257	7988: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186352550860	   IO	 11257	7989: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186352550860	   IO	 11257	7990: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186352551381	   IO	 11257	7991: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186352551902	   IO	 11257	7992: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186352552423	   IO	 11257	7993: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186352552423	   IO	 11257	7994: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186352552944	   IO	 11257	7995: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186352553464	   IO	 11257	7996: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186352553464	   IO	 11257	7997: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186352553985	   IO	 11257	7998: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186352554506	   IO	 11257	7999: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186352554506	   IO	 11257	8000: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186352555548	   IO	 11257	8001: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186352555548	   IO	 11257	8002: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186352556069	   IO	 11257	8003: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186352556589	   IO	 11257	8004: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186352557110	   IO	 11257	8005: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186352557110	   IO	 11257	8006: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186352557631	   IO	 11257	8007: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186352558152	   IO	 11257	8008: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186352558673	   IO	 11257	8009: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186352558673	   IO	 11257	8010: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186352559194	   IO	 11257	8011: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186352559714	   IO	 11257	8012: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186352560235	   IO	 11257	8013: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186352560235	   IO	 11257	8014: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186352560756	   IO	 11257	8015: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186352561277	   IO	 11257	8016: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186352561798	   IO	 11257	8017: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186352562319	   IO	 11257	8018: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186352571694	   IO	 11257	8019: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186352571694	   IO	 11257	8020: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186352572214	   IO	 11257	8021: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186352572735	   IO	 11257	8022: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186352573256	   IO	 11257	8023: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186352573256	   IO	 11257	8024: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186352573777	   IO	 11257	8025: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186352574298	   IO	 11257	8026: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186352574819	   IO	 11257	8027: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186352574819	   IO	 11257	8028: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186352575339	   IO	 11257	8029: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186352575860	   IO	 11257	8030: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186352576381	   IO	 11257	8031: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186352576902	   IO	 11257	8032: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186352577423	   IO	 11257	8033: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186352577423	   IO	 11257	8034: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186352577944	   IO	 11257	8035: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186352578464	   IO	 11257	8036: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186352579506	   IO	 11257	8037: W reg 0x00002410 val 82100011 [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186352580027	   IO	 11257	8038: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186352580027	   IO	 11257	8039: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186352580548	   IO	 11257	8040: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186352581069	   IO	 11257	8041: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186352581069	   IO	 11257	8042: W reg 0x00002418 val 00000005 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_MEM]
1186352581589	   IO	 11257	8043: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186352582110	   IO	 11257	8044: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186352582110	   IO	 11257	8045: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186352582631	   IO	 11257	8046: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186352583152	   IO	 11257	8047: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186352583152	   IO	 11257	8048: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186352583673	   IO	 11257	8049: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186352584194	   IO	 11257	8050: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186352584194	   IO	 11257	8051: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186352584714	   IO	 11257	8052: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186352585235	   IO	 11257	8053: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186352585756	   IO	 11257	8054: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186352586277	   IO	 11257	8055: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186352586798	   IO	 11257	8056: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186352587319	   IO	 11257	8057: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186352587839	   IO	 11257	8058: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186352588360	   IO	 11257	8059: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186352588881	   IO	 11257	8060: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186352589402	   IO	 11257	8061: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186352589402	   IO	 11257	8062: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186352589923	   IO	 11257	8063: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186352590444	   IO	 11257	8064: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186352590964	   IO	 11257	8065: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186352591485	   IO	 11257	8066: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186352592006	   IO	 11257	8067: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186352592006	   IO	 11257	8068: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186352592527	   IO	 11257	8069: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186352593048	   IO	 11257	8070: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186352593569	   IO	 11257	8071: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186352594089	   IO	 11257	8072: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186352594610	   IO	 11257	8073: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186352595131	   IO	 11257	8074: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186370034714	   IO	 11252	8075: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186370035235	   IO	 11252	8076: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186370035756	   IO	 11252	8077: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186370036277	   IO	 11252	8078: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186370036798	   IO	 11252	8079: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186370037319	   IO	 11252	8080: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186370037839	   IO	 11252	8081: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186370038360	   IO	 11252	8082: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186370039402	   IO	 11252	8083: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186370039923	   IO	 11252	8084: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186370040444	   IO	 11252	8085: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186370040444	   IO	 11252	8086: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186370043048	   IO	 11252	8087: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186370043569	   IO	 11252	8088: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186370045652	   IO	 11252	8089: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186370045652	   IO	 11252	8090: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186370046694	   IO	 11252	8091: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186370046694	   IO	 11252	8092: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186370049298	   IO	 11252	8093: W reg 0x00002410 val 822c0011 [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186370049819	   IO	 11252	8094: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186370050339	   IO	 11252	8095: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186370050860	   IO	 11252	8096: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186370050860	   IO	 11252	8097: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186370051381	   IO	 11252	8098: W reg 0x00002418 val 00000005 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_MEM]
1186370051902	   IO	 11252	8099: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186370051902	   IO	 11252	8100: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186370052423	   IO	 11252	8101: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186370052944	   IO	 11252	8102: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186370053464	   IO	 11252	8103: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186370053464	   IO	 11252	8104: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186370053985	   IO	 11252	8105: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186370054506	   IO	 11252	8106: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186370054506	   IO	 11252	8107: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186370055027	   IO	 11252	8108: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186370055548	   IO	 11252	8109: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186370056069	   IO	 11252	8110: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186370056069	   IO	 11252	8111: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186370056589	   IO	 11252	8112: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186370057631	   IO	 11252	8113: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186370058152	   IO	 11252	8114: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186370058152	   IO	 11252	8115: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186370058673	   IO	 11252	8116: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186370059194	   IO	 11252	8117: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186370059714	   IO	 11252	8118: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186370059714	   IO	 11252	8119: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186370060235	   IO	 11252	8120: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186370060756	   IO	 11252	8121: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186370061277	   IO	 11252	8122: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186370061277	   IO	 11252	8123: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186370061798	   IO	 11252	8124: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186370062319	   IO	 11252	8125: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186370062839	   IO	 11252	8126: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186370063360	   IO	 11252	8127: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186370063881	   IO	 11252	8128: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186370064402	   IO	 11252	8129: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186370064923	   IO	 11252	8130: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186455021694	   IO	 11257	8131: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186455022735	   IO	 11257	8132: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186455023256	   IO	 11257	8133: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186455024298	   IO	 11257	8134: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186455025339	   IO	 11257	8135: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186455026381	   IO	 11257	8136: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186455026902	   IO	 11257	8137: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186455027423	   IO	 11257	8138: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186455028985	   IO	 11257	8139: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186455029506	   IO	 11257	8140: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186455030548	   IO	 11257	8141: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186455031069	   IO	 11257	8142: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186455034714	   IO	 11257	8143: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186455035235	   IO	 11257	8144: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186455038360	   IO	 11257	8145: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186455038881	   IO	 11257	8146: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186455039923	   IO	 11257	8147: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186455040444	   IO	 11257	8148: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186455044610	   IO	 11257	8149: W reg 0x00002410 val 82260010 [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186455045131	   IO	 11257	8150: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186455046694	   IO	 11257	8151: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455047214	   IO	 11257	8152: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186455047735	   IO	 11257	8153: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455048256	   IO	 11257	8154: W reg 0x00002418 val 00000005 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_MEM]
1186455048777	   IO	 11257	8155: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455049298	   IO	 11257	8156: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455049819	   IO	 11257	8157: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455050339	   IO	 11257	8158: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455050860	   IO	 11257	8159: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455051381	   IO	 11257	8160: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455051902	   IO	 11257	8161: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455052423	   IO	 11257	8162: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455052944	   IO	 11257	8163: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455053464	   IO	 11257	8164: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455055027	   IO	 11257	8165: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186455055548	   IO	 11257	8166: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186455056589	   IO	 11257	8167: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186455057110	   IO	 11257	8168: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186455057631	   IO	 11257	8169: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186455058152	   IO	 11257	8170: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186455058673	   IO	 11257	8171: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186455059194	   IO	 11257	8172: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186455060235	   IO	 11257	8173: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186455060756	   IO	 11257	8174: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186455061277	   IO	 11257	8175: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186455061798	   IO	 11257	8176: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186455062839	   IO	 11257	8177: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186455063360	   IO	 11257	8178: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186455064402	   IO	 11257	8179: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186455064923	   IO	 11257	8180: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186455065964	   IO	 11257	8181: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186455066485	   IO	 11257	8182: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186455114402	   IO	 11257	8183: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186455114923	   IO	 11257	8184: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186455115444	   IO	 11257	8185: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186455115964	   IO	 11257	8186: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186455117006	   IO	 11257	8187: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186455117527	   IO	 11257	8188: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186455118048	   IO	 11257	8189: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186455118569	   IO	 11257	8190: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186455119089	   IO	 11257	8191: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186455120131	   IO	 11257	8192: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186455120652	   IO	 11257	8193: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186455121173	   IO	 11257	8194: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186455122214	   IO	 11257	8195: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186455122735	   IO	 11257	8196: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186455123777	   IO	 11257	8197: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186455124298	   IO	 11257	8198: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186455125339	   IO	 11257	8199: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186455126381	   IO	 11257	8200: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186455128464	   IO	 11257	8201: W reg 0x00002410 val 834f800e [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186455128985	   IO	 11257	8202: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186455129506	   IO	 11257	8203: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455130027	   IO	 11257	8204: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186455130548	   IO	 11257	8205: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455131069	   IO	 11257	8206: W reg 0x00002418 val 00000005 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_MEM]
1186455131589	   IO	 11257	8207: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455132110	   IO	 11257	8208: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455132631	   IO	 11257	8209: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455133152	   IO	 11257	8210: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455133673	   IO	 11257	8211: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455134194	   IO	 11257	8212: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455134714	   IO	 11257	8213: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455135235	   IO	 11257	8214: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455135756	   IO	 11257	8215: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455136277	   IO	 11257	8216: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455137839	   IO	 11257	8217: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186455138360	   IO	 11257	8218: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186455138881	   IO	 11257	8219: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186455139402	   IO	 11257	8220: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186455140444	   IO	 11257	8221: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186455140964	   IO	 11257	8222: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186455141485	   IO	 11257	8223: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186455142006	   IO	 11257	8224: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186455143048	   IO	 11257	8225: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186455143569	   IO	 11257	8226: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186455144089	   IO	 11257	8227: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186455144610	   IO	 11257	8228: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186455145652	   IO	 11257	8229: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186455146173	   IO	 11257	8230: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186455147214	   IO	 11257	8231: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186455147735	   IO	 11257	8232: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186455148777	   IO	 11257	8233: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186455149298	   IO	 11257	8234: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186455205548	   IO	 11257	8235: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186455206069	   IO	 11257	8236: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186455206589	   IO	 11257	8237: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186455207110	   IO	 11257	8238: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186455208152	   IO	 11257	8239: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186455208673	   IO	 11257	8240: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186455209194	   IO	 11257	8241: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186455209714	   IO	 11257	8242: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186455210756	   IO	 11257	8243: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186455211277	   IO	 11257	8244: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186455211798	   IO	 11257	8245: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186455212319	   IO	 11257	8246: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186455213360	   IO	 11257	8247: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186455213881	   IO	 11257	8248: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186455214923	   IO	 11257	8249: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186455215444	   IO	 11257	8250: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186455217006	   IO	 11257	8251: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186455217527	   IO	 11257	8252: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186455219610	   IO	 11257	8253: W reg 0x00002410 val 78680012 [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186455220131	   IO	 11257	8254: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186455220652	   IO	 11257	8255: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455221173	   IO	 11257	8256: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186455221694	   IO	 11257	8257: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455222214	   IO	 11257	8258: W reg 0x00002418 val 00000005 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_MEM]
1186455222735	   IO	 11257	8259: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455223256	   IO	 11257	8260: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455223777	   IO	 11257	8261: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455224819	   IO	 11257	8262: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455225339	   IO	 11257	8263: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455226381	   IO	 11257	8264: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455226902	   IO	 11257	8265: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455227423	   IO	 11257	8266: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455227944	   IO	 11257	8267: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455229506	   IO	 11257	8268: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186455230027	   IO	 11257	8269: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186455230548	   IO	 11257	8270: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186455231069	   IO	 11257	8271: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186455231589	   IO	 11257	8272: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186455232110	   IO	 11257	8273: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186455232631	   IO	 11257	8274: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186455233152	   IO	 11257	8275: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186455234194	   IO	 11257	8276: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186455234714	   IO	 11257	8277: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186455235235	   IO	 11257	8278: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186455235756	   IO	 11257	8279: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186455236798	   IO	 11257	8280: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186455237319	   IO	 11257	8281: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186455238360	   IO	 11257	8282: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186455238881	   IO	 11257	8283: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186455239923	   IO	 11257	8284: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186455240444	   IO	 11257	8285: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186455356069	   IO	 11257	8286: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186455356589	   IO	 11257	8287: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186455357110	   IO	 11257	8288: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186455358152	   IO	 11257	8289: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186455358673	   IO	 11257	8290: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186455359194	   IO	 11257	8291: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186455360235	   IO	 11257	8292: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186455360756	   IO	 11257	8293: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186455361798	   IO	 11257	8294: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186455362319	   IO	 11257	8295: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186455362839	   IO	 11257	8296: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186455363360	   IO	 11257	8297: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186455364923	   IO	 11257	8298: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186455365444	   IO	 11257	8299: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186455367006	   IO	 11257	8300: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186455367527	   IO	 11257	8301: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186455368569	   IO	 11257	8302: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186455369089	   IO	 11257	8303: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186455371173	   IO	 11257	8304: W reg 0x00002410 val 8213000e [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186455371694	   IO	 11257	8305: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186455372214	   IO	 11257	8306: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455372735	   IO	 11257	8307: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186455373256	   IO	 11257	8308: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455373777	   IO	 11257	8309: W reg 0x00002418 val 00000005 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_MEM]
1186455374298	   IO	 11257	8310: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455374819	   IO	 11257	8311: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455375339	   IO	 11257	8312: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455375860	   IO	 11257	8313: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455376381	   IO	 11257	8314: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455376902	   IO	 11257	8315: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455377423	   IO	 11257	8316: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455377944	   IO	 11257	8317: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455378464	   IO	 11257	8318: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455378985	   IO	 11257	8319: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455380548	   IO	 11257	8320: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186455381069	   IO	 11257	8321: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186455381589	   IO	 11257	8322: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186455382110	   IO	 11257	8323: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186455382631	   IO	 11257	8324: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186455383152	   IO	 11257	8325: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186455384194	   IO	 11257	8326: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186455384714	   IO	 11257	8327: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186455385235	   IO	 11257	8328: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186455385756	   IO	 11257	8329: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186455386277	   IO	 11257	8330: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186455386798	   IO	 11257	8331: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186455387839	   IO	 11257	8332: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186455388360	   IO	 11257	8333: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186455389402	   IO	 11257	8334: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186455389923	   IO	 11257	8335: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186455390964	   IO	 11257	8336: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186455391485	   IO	 11257	8337: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186455570652	   IO	 11257	8338: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186455571173	   IO	 11257	8339: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186455571694	   IO	 11257	8340: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186455572214	   IO	 11257	8341: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186455572735	   IO	 11257	8342: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186455573256	   IO	 11257	8343: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186455574298	   IO	 11257	8344: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186455574819	   IO	 11257	8345: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186455575339	   IO	 11257	8346: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186455575860	   IO	 11257	8347: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186455576381	   IO	 11257	8348: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186455576902	   IO	 11257	8349: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186455578464	   IO	 11257	8350: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186455578985	   IO	 11257	8351: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186455580027	   IO	 11257	8352: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186455580548	   IO	 11257	8353: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186455581589	   IO	 11257	8354: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186455582110	   IO	 11257	8355: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186455584194	   IO	 11257	8356: W reg 0x00002410 val 834f800e [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186455584714	   IO	 11257	8357: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186455585235	   IO	 11257	8358: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455585756	   IO	 11257	8359: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186455586277	   IO	 11257	8360: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455586798	   IO	 11257	8361: W reg 0x00002418 val 00000005 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_MEM]
1186455587319	   IO	 11257	8362: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455587839	   IO	 11257	8363: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455588360	   IO	 11257	8364: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455588881	   IO	 11257	8365: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455589402	   IO	 11257	8366: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455589923	   IO	 11257	8367: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455590444	   IO	 11257	8368: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455590964	   IO	 11257	8369: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455591485	   IO	 11257	8370: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455592527	   IO	 11257	8371: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455593569	   IO	 11257	8372: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186455594610	   IO	 11257	8373: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186455595131	   IO	 11257	8374: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186455595652	   IO	 11257	8375: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186455596173	   IO	 11257	8376: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186455596694	   IO	 11257	8377: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186455597214	   IO	 11257	8378: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186455597735	   IO	 11257	8379: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186455598777	   IO	 11257	8380: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186455599298	   IO	 11257	8381: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186455599819	   IO	 11257	8382: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186455600339	   IO	 11257	8383: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186455601381	   IO	 11257	8384: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186455601902	   IO	 11257	8385: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186455603464	   IO	 11257	8386: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186455603985	   IO	 11257	8387: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186455605027	   IO	 11257	8388: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186455605548	   IO	 11257	8389: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186455647735	   IO	 11257	8390: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186455648256	   IO	 11257	8391: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186455648777	   IO	 11257	8392: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186455649298	   IO	 11257	8393: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186455650339	   IO	 11257	8394: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186455650860	   IO	 11257	8395: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186455651381	   IO	 11257	8396: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186455651902	   IO	 11257	8397: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186455652423	   IO	 11257	8398: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186455653464	   IO	 11257	8399: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186455653985	   IO	 11257	8400: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186455654506	   IO	 11257	8401: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186455655548	   IO	 11257	8402: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186455656069	   IO	 11257	8403: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186455657631	   IO	 11257	8404: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186455658152	   IO	 11257	8405: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186455659194	   IO	 11257	8406: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186455659714	   IO	 11257	8407: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186455661798	   IO	 11257	8408: W reg 0x00002410 val 78600011 [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186455662319	   IO	 11257	8409: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186455662839	   IO	 11257	8410: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455663360	   IO	 11257	8411: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186455663881	   IO	 11257	8412: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455664402	   IO	 11257	8413: W reg 0x00002418 val 00000005 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_MEM]
1186455665444	   IO	 11257	8414: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455665964	   IO	 11257	8415: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455666485	   IO	 11257	8416: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455667006	   IO	 11257	8417: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455667527	   IO	 11257	8418: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455668048	   IO	 11257	8419: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455669089	   IO	 11257	8420: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455669610	   IO	 11257	8421: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455670131	   IO	 11257	8422: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455671694	   IO	 11257	8423: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186455672214	   IO	 11257	8424: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186455672735	   IO	 11257	8425: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186455673256	   IO	 11257	8426: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186455673777	   IO	 11257	8427: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186455674298	   IO	 11257	8428: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186455674819	   IO	 11257	8429: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186455675339	   IO	 11257	8430: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186455676381	   IO	 11257	8431: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186455676902	   IO	 11257	8432: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186455677423	   IO	 11257	8433: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186455677944	   IO	 11257	8434: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186455678985	   IO	 11257	8435: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186455679506	   IO	 11257	8436: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186455681069	   IO	 11257	8437: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186455681589	   IO	 11257	8438: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186455682631	   IO	 11257	8439: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186455683152	   IO	 11257	8440: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186455700339	   IO	 11257	8441: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186455700860	   IO	 11257	8442: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186455701381	   IO	 11257	8443: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186455701902	   IO	 11257	8444: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186455702944	   IO	 11257	8445: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186455703464	   IO	 11257	8446: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186455703985	   IO	 11257	8447: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186455704506	   IO	 11257	8448: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186455705548	   IO	 11257	8449: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186455706069	   IO	 11257	8450: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186455706589	   IO	 11257	8451: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186455707110	   IO	 11257	8452: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186455708152	   IO	 11257	8453: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186455708673	   IO	 11257	8454: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186455709714	   IO	 11257	8455: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186455710235	   IO	 11257	8456: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186455711277	   IO	 11257	8457: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186455711798	   IO	 11257	8458: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186455713881	   IO	 11257	8459: W reg 0x00002410 val 82240011 [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186455714402	   IO	 11257	8460: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186455714923	   IO	 11257	8461: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455715444	   IO	 11257	8462: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186455715964	   IO	 11257	8463: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455716485	   IO	 11257	8464: W reg 0x00002418 val 00000005 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_MEM]
1186455717006	   IO	 11257	8465: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455717527	   IO	 11257	8466: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455718048	   IO	 11257	8467: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455718569	   IO	 11257	8468: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455719089	   IO	 11257	8469: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455719610	   IO	 11257	8470: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455720131	   IO	 11257	8471: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455720652	   IO	 11257	8472: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455721173	   IO	 11257	8473: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455721694	   IO	 11257	8474: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455723256	   IO	 11257	8475: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186455723777	   IO	 11257	8476: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186455724298	   IO	 11257	8477: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186455724819	   IO	 11257	8478: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186455725860	   IO	 11257	8479: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186455726381	   IO	 11257	8480: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186455726902	   IO	 11257	8481: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186455727423	   IO	 11257	8482: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186455728464	   IO	 11257	8483: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186455728985	   IO	 11257	8484: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186455729506	   IO	 11257	8485: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186455730027	   IO	 11257	8486: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186455731069	   IO	 11257	8487: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186455731589	   IO	 11257	8488: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186455733152	   IO	 11257	8489: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186455733673	   IO	 11257	8490: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186455734714	   IO	 11257	8491: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186455735235	   IO	 11257	8492: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186455786798	   IO	 11257	8493: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186455787319	   IO	 11257	8494: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186455787839	   IO	 11257	8495: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186455788360	   IO	 11257	8496: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186455788881	   IO	 11257	8497: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186455789923	   IO	 11257	8498: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186455790444	   IO	 11257	8499: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186455790964	   IO	 11257	8500: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186455791485	   IO	 11257	8501: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186455792006	   IO	 11257	8502: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186455793048	   IO	 11257	8503: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186455793569	   IO	 11257	8504: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186455794610	   IO	 11257	8505: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186455795131	   IO	 11257	8506: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186455796173	   IO	 11257	8507: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186455796694	   IO	 11257	8508: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186455797735	   IO	 11257	8509: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186455798256	   IO	 11257	8510: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186455800339	   IO	 11257	8511: W reg 0x00002410 val 8213000e [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186455800860	   IO	 11257	8512: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186455801381	   IO	 11257	8513: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455801902	   IO	 11257	8514: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186455802423	   IO	 11257	8515: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455802944	   IO	 11257	8516: W reg 0x00002418 val 00000005 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_MEM]
1186455803464	   IO	 11257	8517: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455803985	   IO	 11257	8518: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455804506	   IO	 11257	8519: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455805027	   IO	 11257	8520: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455805548	   IO	 11257	8521: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455806069	   IO	 11257	8522: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455806589	   IO	 11257	8523: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455807110	   IO	 11257	8524: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455807631	   IO	 11257	8525: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455808152	   IO	 11257	8526: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455808673	   IO	 11257	8527: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455810235	   IO	 11257	8528: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186455810756	   IO	 11257	8529: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186455811277	   IO	 11257	8530: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186455811798	   IO	 11257	8531: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186455812839	   IO	 11257	8532: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186455813360	   IO	 11257	8533: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186455813881	   IO	 11257	8534: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186455814402	   IO	 11257	8535: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186455815444	   IO	 11257	8536: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186455815964	   IO	 11257	8537: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186455816485	   IO	 11257	8538: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186455817006	   IO	 11257	8539: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186455818048	   IO	 11257	8540: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186455818569	   IO	 11257	8541: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186455819610	   IO	 11257	8542: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186455820131	   IO	 11257	8543: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186455821173	   IO	 11257	8544: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186455821694	   IO	 11257	8545: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186455835235	   IO	 11257	8546: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186455835756	   IO	 11257	8547: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186455836277	   IO	 11257	8548: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186455836798	   IO	 11257	8549: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186455837319	   IO	 11257	8550: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186455837839	   IO	 11257	8551: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186455838360	   IO	 11257	8552: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186455839402	   IO	 11257	8553: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186455839923	   IO	 11257	8554: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186455840444	   IO	 11257	8555: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186455840964	   IO	 11257	8556: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186455841485	   IO	 11257	8557: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186455842527	   IO	 11257	8558: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186455843048	   IO	 11257	8559: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186455844089	   IO	 11257	8560: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186455844610	   IO	 11257	8561: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186455845652	   IO	 11257	8562: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186455846173	   IO	 11257	8563: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186455848777	   IO	 11257	8564: W reg 0x00002410 val 834f800e [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186455848777	   IO	 11257	8565: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186455849298	   IO	 11257	8566: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455849819	   IO	 11257	8567: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186455850339	   IO	 11257	8568: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455850860	   IO	 11257	8569: W reg 0x00002418 val 00000005 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_MEM]
1186455851381	   IO	 11257	8570: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455851902	   IO	 11257	8571: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455852423	   IO	 11257	8572: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455852944	   IO	 11257	8573: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455853464	   IO	 11257	8574: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455853985	   IO	 11257	8575: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455854506	   IO	 11257	8576: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455855027	   IO	 11257	8577: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455855548	   IO	 11257	8578: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455856069	   IO	 11257	8579: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455856589	   IO	 11257	8580: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455858152	   IO	 11257	8581: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186455858673	   IO	 11257	8582: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186455859194	   IO	 11257	8583: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186455859714	   IO	 11257	8584: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186455860756	   IO	 11257	8585: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186455861277	   IO	 11257	8586: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186455861798	   IO	 11257	8587: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186455862319	   IO	 11257	8588: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186455863360	   IO	 11257	8589: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186455863881	   IO	 11257	8590: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186455864402	   IO	 11257	8591: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186455864923	   IO	 11257	8592: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186455865964	   IO	 11257	8593: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186455866485	   IO	 11257	8594: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186455867527	   IO	 11257	8595: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186455868048	   IO	 11257	8596: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186455869089	   IO	 11257	8597: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186455869610	   IO	 11257	8598: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186455936798	   IO	 11257	8599: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186455937319	   IO	 11257	8600: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186455937839	   IO	 11257	8601: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186455938360	   IO	 11257	8602: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186455939402	   IO	 11257	8603: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186455939923	   IO	 11257	8604: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186455940444	   IO	 11257	8605: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186455940964	   IO	 11257	8606: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186455942006	   IO	 11257	8607: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186455942527	   IO	 11257	8608: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186455943048	   IO	 11257	8609: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186455943569	   IO	 11257	8610: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186455944610	   IO	 11257	8611: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186455945131	   IO	 11257	8612: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186455946694	   IO	 11257	8613: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186455947214	   IO	 11257	8614: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186455948256	   IO	 11257	8615: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186455948777	   IO	 11257	8616: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186455950860	   IO	 11257	8617: W reg 0x00002410 val 76f00013 [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186455951381	   IO	 11257	8618: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186455951902	   IO	 11257	8619: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455952423	   IO	 11257	8620: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186455952944	   IO	 11257	8621: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455953464	   IO	 11257	8622: W reg 0x00002418 val 00000005 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_MEM]
1186455953985	   IO	 11257	8623: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455954506	   IO	 11257	8624: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455955027	   IO	 11257	8625: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455955548	   IO	 11257	8626: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455956069	   IO	 11257	8627: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455956589	   IO	 11257	8628: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455957110	   IO	 11257	8629: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455957631	   IO	 11257	8630: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455958152	   IO	 11257	8631: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455958673	   IO	 11257	8632: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455959194	   IO	 11257	8633: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186455960756	   IO	 11257	8634: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186455961798	   IO	 11257	8635: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186455962319	   IO	 11257	8636: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186455962839	   IO	 11257	8637: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186455963360	   IO	 11257	8638: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186455963881	   IO	 11257	8639: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186455964402	   IO	 11257	8640: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186455965444	   IO	 11257	8641: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186455965964	   IO	 11257	8642: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186455966485	   IO	 11257	8643: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186455967006	   IO	 11257	8644: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186455967527	   IO	 11257	8645: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186455968569	   IO	 11257	8646: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186455969089	   IO	 11257	8647: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186455970131	   IO	 11257	8648: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186455970652	   IO	 11257	8649: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186455971694	   IO	 11257	8650: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186455972214	   IO	 11257	8651: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186456196173	   IO	 11257	8652: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186456196694	   IO	 11257	8653: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186456197214	   IO	 11257	8654: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186456197735	   IO	 11257	8655: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186456198777	   IO	 11257	8656: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186456199298	   IO	 11257	8657: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186456199819	   IO	 11257	8658: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186456200339	   IO	 11257	8659: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186456201381	   IO	 11257	8660: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186456201902	   IO	 11257	8661: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186456202423	   IO	 11257	8662: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186456202944	   IO	 11257	8663: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186456203985	   IO	 11257	8664: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186456204506	   IO	 11257	8665: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186456205548	   IO	 11257	8666: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186456206069	   IO	 11257	8667: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186456207110	   IO	 11257	8668: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186456207631	   IO	 11257	8669: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186456210235	   IO	 11257	8670: W reg 0x00002410 val 8215000e [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186456210756	   IO	 11257	8671: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186456211277	   IO	 11257	8672: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186456211798	   IO	 11257	8673: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186456212319	   IO	 11257	8674: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186456212839	   IO	 11257	8675: W reg 0x00002418 val 00000005 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_MEM]
1186456213360	   IO	 11257	8676: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186456213881	   IO	 11257	8677: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186456214402	   IO	 11257	8678: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186456214923	   IO	 11257	8679: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186456215444	   IO	 11257	8680: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186456215964	   IO	 11257	8681: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186456216485	   IO	 11257	8682: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186456217006	   IO	 11257	8683: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186456217527	   IO	 11257	8684: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186456218048	   IO	 11257	8685: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186456218569	   IO	 11257	8686: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186456220131	   IO	 11257	8687: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186456220652	   IO	 11257	8688: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186456221173	   IO	 11257	8689: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186456221694	   IO	 11257	8690: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186456222214	   IO	 11257	8691: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186456222735	   IO	 11257	8692: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186456223256	   IO	 11257	8693: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186456223777	   IO	 11257	8694: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186456224819	   IO	 11257	8695: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186456225339	   IO	 11257	8696: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186456225860	   IO	 11257	8697: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186456226381	   IO	 11257	8698: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186456227423	   IO	 11257	8699: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186456227944	   IO	 11257	8700: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186456228985	   IO	 11257	8701: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186456229506	   IO	 11257	8702: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186456230548	   IO	 11257	8703: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186456231069	   IO	 11257	8704: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186456247214	   IO	 11257	8705: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186456247735	   IO	 11257	8706: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186456248256	   IO	 11257	8707: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186456248777	   IO	 11257	8708: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186456249819	   IO	 11257	8709: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186456250339	   IO	 11257	8710: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186456250860	   IO	 11257	8711: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186456251381	   IO	 11257	8712: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186456252423	   IO	 11257	8713: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186456252944	   IO	 11257	8714: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186456253464	   IO	 11257	8715: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186456254506	   IO	 11257	8716: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186456255548	   IO	 11257	8717: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186456256589	   IO	 11257	8718: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186456257631	   IO	 11257	8719: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186456258673	   IO	 11257	8720: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186456259194	   IO	 11257	8721: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186456260235	   IO	 11257	8722: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186456262319	   IO	 11257	8723: W reg 0x00002410 val 78000011 [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186456263360	   IO	 11257	8724: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186456263881	   IO	 11257	8725: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186456264402	   IO	 11257	8726: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186456264923	   IO	 11257	8727: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186456265444	   IO	 11257	8728: W reg 0x00002418 val 00000005 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_MEM]
1186456265964	   IO	 11257	8729: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186456266485	   IO	 11257	8730: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186456267006	   IO	 11257	8731: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186456268048	   IO	 11257	8732: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186456268569	   IO	 11257	8733: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186456269089	   IO	 11257	8734: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186456269610	   IO	 11257	8735: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186456270131	   IO	 11257	8736: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186456270652	   IO	 11257	8737: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186456272735	   IO	 11257	8738: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186456273256	   IO	 11257	8739: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186456273777	   IO	 11257	8740: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186456274298	   IO	 11257	8741: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186456275339	   IO	 11257	8742: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186456275860	   IO	 11257	8743: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186456276902	   IO	 11257	8744: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186456277423	   IO	 11257	8745: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186456277944	   IO	 11257	8746: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186456278464	   IO	 11257	8747: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186456278985	   IO	 11257	8748: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186456279506	   IO	 11257	8749: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186456280548	   IO	 11257	8750: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186456281069	   IO	 11257	8751: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186456282110	   IO	 11257	8752: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186456282631	   IO	 11257	8753: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186456283673	   IO	 11257	8754: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186456284194	   IO	 11257	8755: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186456301381	   IO	 11257	8756: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186456301902	   IO	 11257	8757: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186456302423	   IO	 11257	8758: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186456302944	   IO	 11257	8759: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186456303985	   IO	 11257	8760: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186456304506	   IO	 11257	8761: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186456305027	   IO	 11257	8762: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186456305548	   IO	 11257	8763: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186456306589	   IO	 11257	8764: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186456307110	   IO	 11257	8765: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186456307631	   IO	 11257	8766: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186456308152	   IO	 11257	8767: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186456309714	   IO	 11257	8768: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186456310235	   IO	 11257	8769: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186456311277	   IO	 11257	8770: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186456311798	   IO	 11257	8771: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186456312839	   IO	 11257	8772: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186456313360	   IO	 11257	8773: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186456315444	   IO	 11257	8774: W reg 0x00002410 val 822e0010 [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186456315964	   IO	 11257	8775: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186456316485	   IO	 11257	8776: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186456317006	   IO	 11257	8777: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186456317527	   IO	 11257	8778: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186456318048	   IO	 11257	8779: W reg 0x00002418 val 00000005 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_MEM]
1186456318569	   IO	 11257	8780: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186456319089	   IO	 11257	8781: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186456319610	   IO	 11257	8782: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186456320131	   IO	 11257	8783: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186456320652	   IO	 11257	8784: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186456321173	   IO	 11257	8785: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186456321694	   IO	 11257	8786: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186456322214	   IO	 11257	8787: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186456322735	   IO	 11257	8788: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186456323256	   IO	 11257	8789: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186456324819	   IO	 11257	8790: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186456325339	   IO	 11257	8791: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186456325860	   IO	 11257	8792: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186456326381	   IO	 11257	8793: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186456326902	   IO	 11257	8794: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186456327423	   IO	 11257	8795: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186456327944	   IO	 11257	8796: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186456328464	   IO	 11257	8797: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186456329506	   IO	 11257	8798: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186456330027	   IO	 11257	8799: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186456330548	   IO	 11257	8800: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186456331069	   IO	 11257	8801: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186456332110	   IO	 11257	8802: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186456332631	   IO	 11257	8803: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186456333673	   IO	 11257	8804: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186456334194	   IO	 11257	8805: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186456335235	   IO	 11257	8806: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186456335756	   IO	 11257	8807: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186456385756	   IO	 11257	8808: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186456386277	   IO	 11257	8809: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186456386798	   IO	 11257	8810: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186456387319	   IO	 11257	8811: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186456387839	   IO	 11257	8812: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186456388360	   IO	 11257	8813: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186456388881	   IO	 11257	8814: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186456389402	   IO	 11257	8815: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186456390444	   IO	 11257	8816: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186456390964	   IO	 11257	8817: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186456391485	   IO	 11257	8818: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186456392006	   IO	 11257	8819: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186456393569	   IO	 11257	8820: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186456394089	   IO	 11257	8821: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186456395131	   IO	 11257	8822: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186456395652	   IO	 11257	8823: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186456396173	   IO	 11257	8824: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186456397214	   IO	 11257	8825: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186456399298	   IO	 11257	8826: W reg 0x00002410 val 834f000e [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186456399819	   IO	 11257	8827: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186456400339	   IO	 11257	8828: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186456400860	   IO	 11257	8829: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186456401381	   IO	 11257	8830: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186456401902	   IO	 11257	8831: W reg 0x00002418 val 00000005 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_MEM]
1186456402423	   IO	 11257	8832: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186456402944	   IO	 11257	8833: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186456403464	   IO	 11257	8834: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186456403985	   IO	 11257	8835: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186456404506	   IO	 11257	8836: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186456405027	   IO	 11257	8837: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186456405548	   IO	 11257	8838: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186456406069	   IO	 11257	8839: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186456406589	   IO	 11257	8840: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186456407110	   IO	 11257	8841: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186456407631	   IO	 11257	8842: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186456409194	   IO	 11257	8843: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186456409714	   IO	 11257	8844: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186456410235	   IO	 11257	8845: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186456410756	   IO	 11257	8846: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186456411277	   IO	 11257	8847: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186456411798	   IO	 11257	8848: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186456412319	   IO	 11257	8849: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186456412839	   IO	 11257	8850: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186456413881	   IO	 11257	8851: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186456414402	   IO	 11257	8852: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186456414923	   IO	 11257	8853: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186456415444	   IO	 11257	8854: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186456416485	   IO	 11257	8855: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186456417006	   IO	 11257	8856: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186456418048	   IO	 11257	8857: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186456418569	   IO	 11257	8858: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186456419610	   IO	 11257	8859: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186456420131	   IO	 11257	8860: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186456433152	   IO	 11257	8861: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186456433673	   IO	 11257	8862: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186456434194	   IO	 11257	8863: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186456434714	   IO	 11257	8864: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186456435756	   IO	 11257	8865: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186456436277	   IO	 11257	8866: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186456436798	   IO	 11257	8867: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186456437319	   IO	 11257	8868: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186456437839	   IO	 11257	8869: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186456438881	   IO	 11257	8870: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186456439402	   IO	 11257	8871: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186456439923	   IO	 11257	8872: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186456440964	   IO	 11257	8873: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186456441485	   IO	 11257	8874: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186456442527	   IO	 11257	8875: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186456443048	   IO	 11257	8876: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186456444089	   IO	 11257	8877: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186456444610	   IO	 11257	8878: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186456446694	   IO	 11257	8879: W reg 0x00002410 val 8213000e [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186456446694	   IO	 11257	8880: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186456447735	   IO	 11257	8881: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186456447735	   IO	 11257	8882: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186456448777	   IO	 11257	8883: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186456449298	   IO	 11257	8884: W reg 0x00002418 val 00000005 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_MEM]
1186456449819	   IO	 11257	8885: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186456450339	   IO	 11257	8886: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186456450860	   IO	 11257	8887: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186456451381	   IO	 11257	8888: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186456451902	   IO	 11257	8889: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186456452423	   IO	 11257	8890: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186456452944	   IO	 11257	8891: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186456453464	   IO	 11257	8892: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186456453985	   IO	 11257	8893: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186456454506	   IO	 11257	8894: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186456455027	   IO	 11257	8895: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186456456589	   IO	 11257	8896: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186456457110	   IO	 11257	8897: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186456457631	   IO	 11257	8898: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186456458152	   IO	 11257	8899: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186456458673	   IO	 11257	8900: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186456459194	   IO	 11257	8901: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186456459714	   IO	 11257	8902: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186456460235	   IO	 11257	8903: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186456461277	   IO	 11257	8904: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186456461798	   IO	 11257	8905: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186456462319	   IO	 11257	8906: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186456462839	   IO	 11257	8907: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186456463881	   IO	 11257	8908: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186456464402	   IO	 11257	8909: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186456465444	   IO	 11257	8910: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186456465964	   IO	 11257	8911: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186456467006	   IO	 11257	8912: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186456467527	   IO	 11257	8913: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186456522735	   IO	 11257	8914: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186456523256	   IO	 11257	8915: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186456523777	   IO	 11257	8916: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186456524819	   IO	 11257	8917: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186456525339	   IO	 11257	8918: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186456525860	   IO	 11257	8919: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186456526381	   IO	 11257	8920: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186456526902	   IO	 11257	8921: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186456527944	   IO	 11257	8922: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186456528464	   IO	 11257	8923: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186456528985	   IO	 11257	8924: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186456529506	   IO	 11257	8925: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186456530548	   IO	 11257	8926: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186456531069	   IO	 11257	8927: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186456532110	   IO	 11257	8928: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186456532631	   IO	 11257	8929: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186456533673	   IO	 11257	8930: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186456534194	   IO	 11257	8931: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186456536277	   IO	 11257	8932: W reg 0x00002410 val 8213000e [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186456536798	   IO	 11257	8933: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186456537319	   IO	 11257	8934: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186456537839	   IO	 11257	8935: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186456538360	   IO	 11257	8936: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186456538881	   IO	 11257	8937: W reg 0x00002418 val 00000005 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_MEM]
1186456539402	   IO	 11257	8938: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186456539923	   IO	 11257	8939: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186456540444	   IO	 11257	8940: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186456540964	   IO	 11257	8941: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186456541485	   IO	 11257	8942: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186456542006	   IO	 11257	8943: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186456542527	   IO	 11257	8944: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186456543048	   IO	 11257	8945: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186456544089	   IO	 11257	8946: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186456544610	   IO	 11257	8947: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186456545652	   IO	 11257	8948: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186456546173	   IO	 11257	8949: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186456547214	   IO	 11257	8950: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186456547735	   IO	 11257	8951: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186456548256	   IO	 11257	8952: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186456548777	   IO	 11257	8953: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186456549298	   IO	 11257	8954: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186456549819	   IO	 11257	8955: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186456550860	   IO	 11257	8956: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186456551381	   IO	 11257	8957: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186456551902	   IO	 11257	8958: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186456552423	   IO	 11257	8959: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186456553464	   IO	 11257	8960: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186456553985	   IO	 11257	8961: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186456555027	   IO	 11257	8962: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186456555548	   IO	 11257	8963: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186456556589	   IO	 11257	8964: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186456557110	   IO	 11257	8965: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186456571173	   IO	 11257	8966: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186456571694	   IO	 11257	8967: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186456572214	   IO	 11257	8968: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186456572735	   IO	 11257	8969: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186456573777	   IO	 11257	8970: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186456574298	   IO	 11257	8971: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186456574819	   IO	 11257	8972: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186456575339	   IO	 11257	8973: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186456575860	   IO	 11257	8974: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186456576902	   IO	 11257	8975: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186456577423	   IO	 11257	8976: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186456577944	   IO	 11257	8977: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186456578985	   IO	 11257	8978: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186456579506	   IO	 11257	8979: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186456580548	   IO	 11257	8980: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186456581069	   IO	 11257	8981: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186456582110	   IO	 11257	8982: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186456582631	   IO	 11257	8983: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186456585235	   IO	 11257	8984: W reg 0x00002410 val 834f000e [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186456585756	   IO	 11257	8985: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186456586277	   IO	 11257	8986: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186456586798	   IO	 11257	8987: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186456587319	   IO	 11257	8988: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186456587839	   IO	 11257	8989: W reg 0x00002418 val 00000005 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_MEM]
1186456588360	   IO	 11257	8990: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186456588881	   IO	 11257	8991: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186456589402	   IO	 11257	8992: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186456589923	   IO	 11257	8993: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186456590444	   IO	 11257	8994: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186456590964	   IO	 11257	8995: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186456591485	   IO	 11257	8996: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186456592006	   IO	 11257	8997: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186456592527	   IO	 11257	8998: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186456593569	   IO	 11257	8999: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186456595131	   IO	 11257	9000: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186456595652	   IO	 11257	9001: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186456596173	   IO	 11257	9002: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186456596694	   IO	 11257	9003: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186456597214	   IO	 11257	9004: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186456597735	   IO	 11257	9005: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186456598256	   IO	 11257	9006: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186456598777	   IO	 11257	9007: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186456599819	   IO	 11257	9008: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186456600339	   IO	 11257	9009: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186456600860	   IO	 11257	9010: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186456601381	   IO	 11257	9011: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186456602423	   IO	 11257	9012: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186456602944	   IO	 11257	9013: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186456603985	   IO	 11257	9014: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186456604506	   IO	 11257	9015: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186456605548	   IO	 11257	9016: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186456606069	   IO	 11257	9017: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186456643048	   IO	 11257	9018: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186456643569	   IO	 11257	9019: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186456644089	   IO	 11257	9020: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186456644610	   IO	 11257	9021: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186456645652	   IO	 11257	9022: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186456646173	   IO	 11257	9023: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186456646694	   IO	 11257	9024: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186456647214	   IO	 11257	9025: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186456648256	   IO	 11257	9026: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186456648777	   IO	 11257	9027: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186456649298	   IO	 11257	9028: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186456649819	   IO	 11257	9029: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186456650860	   IO	 11257	9030: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186456651381	   IO	 11257	9031: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186456652423	   IO	 11257	9032: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186456652944	   IO	 11257	9033: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186456653985	   IO	 11257	9034: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186456654506	   IO	 11257	9035: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186456657110	   IO	 11257	9036: W reg 0x00002410 val 783c0011 [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186456657631	   IO	 11257	9037: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186456658152	   IO	 11257	9038: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186456658673	   IO	 11257	9039: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186456659194	   IO	 11257	9040: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186456659714	   IO	 11257	9041: W reg 0x00002418 val 00000005 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_MEM]
1186456660235	   IO	 11257	9042: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186456660756	   IO	 11257	9043: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186456661277	   IO	 11257	9044: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186456661798	   IO	 11257	9045: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186456662319	   IO	 11257	9046: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186456662839	   IO	 11257	9047: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186456663360	   IO	 11257	9048: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186456663881	   IO	 11257	9049: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186456664402	   IO	 11257	9050: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186456664923	   IO	 11257	9051: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186456666485	   IO	 11257	9052: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186456667006	   IO	 11257	9053: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186456667527	   IO	 11257	9054: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186456668048	   IO	 11257	9055: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186456668569	   IO	 11257	9056: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186456669089	   IO	 11257	9057: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186456670131	   IO	 11257	9058: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186456670652	   IO	 11257	9059: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186456671173	   IO	 11257	9060: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186456671694	   IO	 11257	9061: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186456672214	   IO	 11257	9062: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186456672735	   IO	 11257	9063: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186456673777	   IO	 11257	9064: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186456674298	   IO	 11257	9065: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186456675339	   IO	 11257	9066: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186456675860	   IO	 11257	9067: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186456676902	   IO	 11257	9068: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186456677944	   IO	 11257	9069: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186456801902	   IO	 11257	9070: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186456802423	   IO	 11257	9071: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186456802944	   IO	 11257	9072: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186456803464	   IO	 11257	9073: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186456804506	   IO	 11257	9074: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186456805027	   IO	 11257	9075: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186456805548	   IO	 11257	9076: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186456806069	   IO	 11257	9077: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186456807110	   IO	 11257	9078: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186456807631	   IO	 11257	9079: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186456808152	   IO	 11257	9080: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186456808673	   IO	 11257	9081: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186456809714	   IO	 11257	9082: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186456810235	   IO	 11257	9083: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186456811277	   IO	 11257	9084: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186456811798	   IO	 11257	9085: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186456812839	   IO	 11257	9086: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186456813360	   IO	 11257	9087: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186456815444	   IO	 11257	9088: W reg 0x00002410 val 76e00014 [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186456815964	   IO	 11257	9089: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186456816485	   IO	 11257	9090: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186456817006	   IO	 11257	9091: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186456817527	   IO	 11257	9092: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186456818048	   IO	 11257	9093: W reg 0x00002418 val 00000005 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_MEM]
1186456818569	   IO	 11257	9094: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186456819089	   IO	 11257	9095: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186456819610	   IO	 11257	9096: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186456820131	   IO	 11257	9097: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186456820652	   IO	 11257	9098: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186456821173	   IO	 11257	9099: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186456821694	   IO	 11257	9100: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186456822214	   IO	 11257	9101: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186456822735	   IO	 11257	9102: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186456823256	   IO	 11257	9103: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186456824819	   IO	 11257	9104: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186456825339	   IO	 11257	9105: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186456825860	   IO	 11257	9106: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186456826381	   IO	 11257	9107: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186456827423	   IO	 11257	9108: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186456827944	   IO	 11257	9109: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186456828464	   IO	 11257	9110: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186456828985	   IO	 11257	9111: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186456830027	   IO	 11257	9112: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186456830548	   IO	 11257	9113: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186456831069	   IO	 11257	9114: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186456831589	   IO	 11257	9115: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186456832631	   IO	 11257	9116: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186456833152	   IO	 11257	9117: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186456834194	   IO	 11257	9118: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186456834714	   IO	 11257	9119: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186456835756	   IO	 11257	9120: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186456836277	   IO	 11257	9121: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186457441485	   IO	 11252	9122: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186457442006	   IO	 11252	9123: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186457443048	   IO	 11252	9124: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186457443569	   IO	 11252	9125: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186457444610	   IO	 11252	9126: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186457445131	   IO	 11252	9127: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186457445652	   IO	 11252	9128: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186457446173	   IO	 11252	9129: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186457447214	   IO	 11252	9130: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186457447735	   IO	 11252	9131: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186457448256	   IO	 11252	9132: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186457448777	   IO	 11252	9133: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186457450339	   IO	 11252	9134: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186457450860	   IO	 11252	9135: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186457451902	   IO	 11252	9136: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186457452423	   IO	 11252	9137: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186457453464	   IO	 11252	9138: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186457453985	   IO	 11252	9139: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186457457110	   IO	 11252	9140: W reg 0x00002410 val 76bc0011 [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186457457631	   IO	 11252	9141: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186457458152	   IO	 11252	9142: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186457458673	   IO	 11252	9143: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186457459194	   IO	 11252	9144: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186457459714	   IO	 11252	9145: W reg 0x00002418 val 00000005 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_MEM]
1186457460235	   IO	 11252	9146: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186457460756	   IO	 11252	9147: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186457461277	   IO	 11252	9148: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186457461798	   IO	 11252	9149: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186457462839	   IO	 11252	9150: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186457463360	   IO	 11252	9151: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186457463881	   IO	 11252	9152: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186457464402	   IO	 11252	9153: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186457464923	   IO	 11252	9154: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186457465444	   IO	 11252	9155: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186457467006	   IO	 11252	9156: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186457467527	   IO	 11252	9157: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186457468048	   IO	 11252	9158: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186457468569	   IO	 11252	9159: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186457469089	   IO	 11252	9160: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186457469610	   IO	 11252	9161: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186457470131	   IO	 11252	9162: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186457470652	   IO	 11252	9163: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186457471694	   IO	 11252	9164: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186457472214	   IO	 11252	9165: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186457472735	   IO	 11252	9166: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186457473256	   IO	 11252	9167: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186457474298	   IO	 11252	9168: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186457474819	   IO	 11252	9169: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186457475860	   IO	 11252	9170: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186457476381	   IO	 11252	9171: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186457477944	   IO	 11252	9172: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186457478464	   IO	 11252	9173: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186457500339	   IO	 11252	9174: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186457500860	   IO	 11252	9175: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186457501381	   IO	 11252	9176: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186457501902	   IO	 11252	9177: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186457502944	   IO	 11252	9178: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186457503464	   IO	 11252	9179: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186457503985	   IO	 11252	9180: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186457504506	   IO	 11252	9181: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186457505548	   IO	 11252	9182: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186457506069	   IO	 11252	9183: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186457506589	   IO	 11252	9184: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186457507110	   IO	 11252	9185: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186457508152	   IO	 11252	9186: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186457508673	   IO	 11252	9187: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186457509714	   IO	 11252	9188: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186457510235	   IO	 11252	9189: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186457511277	   IO	 11252	9190: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186457511798	   IO	 11252	9191: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186457513881	   IO	 11252	9192: W reg 0x00002410 val 822c0011 [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186457514402	   IO	 11252	9193: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186457514923	   IO	 11252	9194: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186457515444	   IO	 11252	9195: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186457515964	   IO	 11252	9196: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186457516485	   IO	 11252	9197: W reg 0x00002418 val 00000005 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_MEM]
1186457517527	   IO	 11252	9198: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186457518048	   IO	 11252	9199: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186457518569	   IO	 11252	9200: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186457519089	   IO	 11252	9201: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186457519610	   IO	 11252	9202: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186457520131	   IO	 11252	9203: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186457521173	   IO	 11252	9204: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186457521694	   IO	 11252	9205: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186457522214	   IO	 11252	9206: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186457523777	   IO	 11252	9207: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186457524298	   IO	 11252	9208: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186457524819	   IO	 11252	9209: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186457525339	   IO	 11252	9210: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186457525860	   IO	 11252	9211: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186457526381	   IO	 11252	9212: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186457526902	   IO	 11252	9213: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186457527423	   IO	 11252	9214: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186457528464	   IO	 11252	9215: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186457528985	   IO	 11252	9216: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186457529506	   IO	 11252	9217: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186457530027	   IO	 11252	9218: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186457531069	   IO	 11252	9219: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186457531589	   IO	 11252	9220: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186457532631	   IO	 11252	9221: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186457533152	   IO	 11252	9222: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186457534714	   IO	 11252	9223: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186457535235	   IO	 11252	9224: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186457555548	   IO	 11252	9225: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186457556069	   IO	 11252	9226: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186457557110	   IO	 11252	9227: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186457557631	   IO	 11252	9228: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186457558152	   IO	 11252	9229: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186457558673	   IO	 11252	9230: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186457559194	   IO	 11252	9231: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186457559714	   IO	 11252	9232: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186457560756	   IO	 11252	9233: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186457561277	   IO	 11252	9234: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186457561798	   IO	 11252	9235: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186457562319	   IO	 11252	9236: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186457563360	   IO	 11252	9237: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186457564402	   IO	 11252	9238: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186457565444	   IO	 11252	9239: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186457565964	   IO	 11252	9240: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186457567006	   IO	 11252	9241: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186457567527	   IO	 11252	9242: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186457569610	   IO	 11252	9243: W reg 0x00002410 val 834f000e [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186457570131	   IO	 11252	9244: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186457570652	   IO	 11252	9245: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186457570652	   IO	 11252	9246: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186457571694	   IO	 11252	9247: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186457571694	   IO	 11252	9248: W reg 0x00002418 val 00000005 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_MEM]
1186457572735	   IO	 11252	9249: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186457573256	   IO	 11252	9250: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186457573777	   IO	 11252	9251: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186457574298	   IO	 11252	9252: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186457574819	   IO	 11252	9253: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186457575339	   IO	 11252	9254: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186457575860	   IO	 11252	9255: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186457576381	   IO	 11252	9256: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186457576902	   IO	 11252	9257: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186457577423	   IO	 11252	9258: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186457578985	   IO	 11252	9259: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186457579506	   IO	 11252	9260: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186457580027	   IO	 11252	9261: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186457580548	   IO	 11252	9262: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186457581069	   IO	 11252	9263: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186457581589	   IO	 11252	9264: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186457582110	   IO	 11252	9265: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186457583152	   IO	 11252	9266: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186457583673	   IO	 11252	9267: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186457584194	   IO	 11252	9268: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186457584714	   IO	 11252	9269: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186457585235	   IO	 11252	9270: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186457586277	   IO	 11252	9271: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186457586798	   IO	 11252	9272: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186457587839	   IO	 11252	9273: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186457588360	   IO	 11252	9274: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186457589923	   IO	 11252	9275: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186457590444	   IO	 11252	9276: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186457622214	   IO	 11252	9277: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186457622735	   IO	 11252	9278: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186457623256	   IO	 11252	9279: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186457623777	   IO	 11252	9280: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186457624819	   IO	 11252	9281: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186457625339	   IO	 11252	9282: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186457625860	   IO	 11252	9283: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186457626381	   IO	 11252	9284: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186457627423	   IO	 11252	9285: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186457627944	   IO	 11252	9286: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186457628464	   IO	 11252	9287: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186457628985	   IO	 11252	9288: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186457630027	   IO	 11252	9289: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186457630548	   IO	 11252	9290: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186457632110	   IO	 11252	9291: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186457632631	   IO	 11252	9292: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186457633673	   IO	 11252	9293: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186457634194	   IO	 11252	9294: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186457636277	   IO	 11252	9295: W reg 0x00002410 val 8213000e [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186457636277	   IO	 11252	9296: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186457637319	   IO	 11252	9297: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186457637319	   IO	 11252	9298: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186457638360	   IO	 11252	9299: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186457638881	   IO	 11252	9300: W reg 0x00002418 val 00000005 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_MEM]
1186457639402	   IO	 11252	9301: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186457639923	   IO	 11252	9302: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186457640444	   IO	 11252	9303: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186457640964	   IO	 11252	9304: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186457641485	   IO	 11252	9305: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186457642006	   IO	 11252	9306: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186457642527	   IO	 11252	9307: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186457643048	   IO	 11252	9308: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186457643569	   IO	 11252	9309: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186457644089	   IO	 11252	9310: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186457645652	   IO	 11252	9311: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186457646173	   IO	 11252	9312: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186457646694	   IO	 11252	9313: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186457647214	   IO	 11252	9314: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186457647735	   IO	 11252	9315: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186457648256	   IO	 11252	9316: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186457649298	   IO	 11252	9317: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186457649819	   IO	 11252	9318: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186457650339	   IO	 11252	9319: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186457650860	   IO	 11252	9320: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186457651381	   IO	 11252	9321: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186457651902	   IO	 11252	9322: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186457652944	   IO	 11252	9323: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186457653464	   IO	 11252	9324: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186457654506	   IO	 11252	9325: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186457655027	   IO	 11252	9326: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186457656069	   IO	 11252	9327: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186457656589	   IO	 11252	9328: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186457698777	   IO	 11252	9329: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186457699298	   IO	 11252	9330: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186457699819	   IO	 11252	9331: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186457700339	   IO	 11252	9332: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186457701381	   IO	 11252	9333: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186457701902	   IO	 11252	9334: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186457702423	   IO	 11252	9335: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186457702944	   IO	 11252	9336: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186457703985	   IO	 11252	9337: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186457704506	   IO	 11252	9338: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186457705027	   IO	 11252	9339: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186457705548	   IO	 11252	9340: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186457706589	   IO	 11252	9341: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186457707110	   IO	 11252	9342: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186457708152	   IO	 11252	9343: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186457708673	   IO	 11252	9344: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186457709714	   IO	 11252	9345: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186457710235	   IO	 11252	9346: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186457712319	   IO	 11252	9347: W reg 0x00002410 val 834f000e [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186457712839	   IO	 11252	9348: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186457713360	   IO	 11252	9349: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186457713881	   IO	 11252	9350: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186457714402	   IO	 11252	9351: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186457714923	   IO	 11252	9352: W reg 0x00002418 val 00000005 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_MEM]
1186457715444	   IO	 11252	9353: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186457715964	   IO	 11252	9354: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186457716485	   IO	 11252	9355: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186457717006	   IO	 11252	9356: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186457717527	   IO	 11252	9357: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186457718048	   IO	 11252	9358: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186457718569	   IO	 11252	9359: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186457719089	   IO	 11252	9360: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186457719610	   IO	 11252	9361: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186457720131	   IO	 11252	9362: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186457721694	   IO	 11252	9363: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186457722214	   IO	 11252	9364: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186457722735	   IO	 11252	9365: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186457723256	   IO	 11252	9366: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186457724298	   IO	 11252	9367: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186457724819	   IO	 11252	9368: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186457725339	   IO	 11252	9369: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186457725860	   IO	 11252	9370: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186457726902	   IO	 11252	9371: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186457727423	   IO	 11252	9372: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186457727944	   IO	 11252	9373: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186457728464	   IO	 11252	9374: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186457729506	   IO	 11252	9375: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186457730027	   IO	 11252	9376: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186457731069	   IO	 11252	9377: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186457731589	   IO	 11252	9378: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186457732631	   IO	 11252	9379: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186457733152	   IO	 11252	9380: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186457778464	   IO	 11252	9381: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186457778985	   IO	 11252	9382: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186457779506	   IO	 11252	9383: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186457780027	   IO	 11252	9384: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186457781069	   IO	 11252	9385: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186457781589	   IO	 11252	9386: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186457782110	   IO	 11252	9387: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186457782631	   IO	 11252	9388: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186457783152	   IO	 11252	9389: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186457783673	   IO	 11252	9390: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186457784714	   IO	 11252	9391: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186457785235	   IO	 11252	9392: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186457786277	   IO	 11252	9393: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186457786798	   IO	 11252	9394: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186457787839	   IO	 11252	9395: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186457788360	   IO	 11252	9396: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186457789402	   IO	 11252	9397: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186457789923	   IO	 11252	9398: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186457792006	   IO	 11252	9399: W reg 0x00002410 val 76c00015 [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186457792527	   IO	 11252	9400: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186457793048	   IO	 11252	9401: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186457793569	   IO	 11252	9402: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186457794089	   IO	 11252	9403: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186457794610	   IO	 11252	9404: W reg 0x00002418 val 00000005 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_MEM]
1186457795131	   IO	 11252	9405: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186457795652	   IO	 11252	9406: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186457796173	   IO	 11252	9407: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186457796694	   IO	 11252	9408: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186457797214	   IO	 11252	9409: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186457798256	   IO	 11252	9410: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186457798777	   IO	 11252	9411: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186457799298	   IO	 11252	9412: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186457799819	   IO	 11252	9413: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186457800339	   IO	 11252	9414: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186457801902	   IO	 11252	9415: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186457802423	   IO	 11252	9416: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186457802944	   IO	 11252	9417: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186457803464	   IO	 11252	9418: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186457803985	   IO	 11252	9419: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186457804506	   IO	 11252	9420: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186457805027	   IO	 11252	9421: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186457805548	   IO	 11252	9422: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186457806589	   IO	 11252	9423: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186457807110	   IO	 11252	9424: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186457807631	   IO	 11252	9425: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186457808152	   IO	 11252	9426: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186457809194	   IO	 11252	9427: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186457809714	   IO	 11252	9428: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186457810756	   IO	 11252	9429: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186457811277	   IO	 11252	9430: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186457812319	   IO	 11252	9431: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186457812839	   IO	 11252	9432: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186458287319	   IO	 11252	9433: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186458287839	   IO	 11252	9434: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186458288360	   IO	 11252	9435: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186458289402	   IO	 11252	9436: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186458289923	   IO	 11252	9437: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186458290444	   IO	 11252	9438: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186458290964	   IO	 11252	9439: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186458291485	   IO	 11252	9440: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186458292527	   IO	 11252	9441: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186458293048	   IO	 11252	9442: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186458293569	   IO	 11252	9443: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186458294610	   IO	 11252	9444: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186458295652	   IO	 11252	9445: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186458296173	   IO	 11252	9446: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186458297214	   IO	 11252	9447: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186458297735	   IO	 11252	9448: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186458299298	   IO	 11252	9449: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186458299819	   IO	 11252	9450: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186458301902	   IO	 11252	9451: W reg 0x00002410 val 8215000e [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186458302423	   IO	 11252	9452: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186458302944	   IO	 11252	9453: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186458302944	   IO	 11252	9454: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186458303464	   IO	 11252	9455: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186458303985	   IO	 11252	9456: W reg 0x00002418 val 00000005 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_MEM]
1186458304506	   IO	 11252	9457: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186458305548	   IO	 11252	9458: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186458306069	   IO	 11252	9459: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186458306589	   IO	 11252	9460: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186458307110	   IO	 11252	9461: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186458307631	   IO	 11252	9462: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186458308152	   IO	 11252	9463: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186458308673	   IO	 11252	9464: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186458309194	   IO	 11252	9465: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186458309714	   IO	 11252	9466: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186458311277	   IO	 11252	9467: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186458311798	   IO	 11252	9468: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186458312319	   IO	 11252	9469: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186458312839	   IO	 11252	9470: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186458313360	   IO	 11252	9471: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186458313881	   IO	 11252	9472: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186458314402	   IO	 11252	9473: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186458314923	   IO	 11252	9474: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186458315964	   IO	 11252	9475: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186458316485	   IO	 11252	9476: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186458317006	   IO	 11252	9477: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186458317527	   IO	 11252	9478: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186458318569	   IO	 11252	9479: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186458319089	   IO	 11252	9480: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186458320131	   IO	 11252	9481: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186458320652	   IO	 11252	9482: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186458321694	   IO	 11252	9483: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186458322214	   IO	 11252	9484: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186458335235	   IO	 11252	9485: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186458336277	   IO	 11252	9486: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186458336798	   IO	 11252	9487: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186458337319	   IO	 11252	9488: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186458337839	   IO	 11252	9489: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186458338360	   IO	 11252	9490: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186458338881	   IO	 11252	9491: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186458339402	   IO	 11252	9492: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186458340444	   IO	 11252	9493: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186458340964	   IO	 11252	9494: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186458341485	   IO	 11252	9495: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186458342006	   IO	 11252	9496: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186458343048	   IO	 11252	9497: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186458344089	   IO	 11252	9498: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186458345131	   IO	 11252	9499: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186458345652	   IO	 11252	9500: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186458346694	   IO	 11252	9501: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186458347214	   IO	 11252	9502: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186458349298	   IO	 11252	9503: W reg 0x00002410 val 76be0010 [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186458349819	   IO	 11252	9504: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186458350339	   IO	 11252	9505: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186458350860	   IO	 11252	9506: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186458351381	   IO	 11252	9507: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186458351902	   IO	 11252	9508: W reg 0x00002418 val 00000005 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_MEM]
1186458352423	   IO	 11252	9509: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186458352944	   IO	 11252	9510: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186458353464	   IO	 11252	9511: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186458353985	   IO	 11252	9512: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186458354506	   IO	 11252	9513: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186458355027	   IO	 11252	9514: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186458355548	   IO	 11252	9515: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186458356069	   IO	 11252	9516: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186458356589	   IO	 11252	9517: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186458357110	   IO	 11252	9518: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186458358673	   IO	 11252	9519: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186458359194	   IO	 11252	9520: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186458359714	   IO	 11252	9521: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186458360235	   IO	 11252	9522: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186458361277	   IO	 11252	9523: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186458361798	   IO	 11252	9524: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186458362319	   IO	 11252	9525: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186458362839	   IO	 11252	9526: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186458363360	   IO	 11252	9527: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186458363881	   IO	 11252	9528: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186458364923	   IO	 11252	9529: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186458365444	   IO	 11252	9530: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186458366485	   IO	 11252	9531: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186458367006	   IO	 11252	9532: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186458368048	   IO	 11252	9533: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186458368569	   IO	 11252	9534: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186458369610	   IO	 11252	9535: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186458370131	   IO	 11252	9536: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186458386277	   IO	 11252	9537: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186458387319	   IO	 11252	9538: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186458387839	   IO	 11252	9539: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186458388360	   IO	 11252	9540: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186458388881	   IO	 11252	9541: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186458389402	   IO	 11252	9542: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186458389923	   IO	 11252	9543: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186458390444	   IO	 11252	9544: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186458391485	   IO	 11252	9545: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186458392006	   IO	 11252	9546: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186458392527	   IO	 11252	9547: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186458393048	   IO	 11252	9548: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186458394089	   IO	 11252	9549: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186458395131	   IO	 11252	9550: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186458396173	   IO	 11252	9551: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186458396694	   IO	 11252	9552: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186458397735	   IO	 11252	9553: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186458398256	   IO	 11252	9554: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186458400339	   IO	 11252	9555: W reg 0x00002410 val 82280011 [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186458400860	   IO	 11252	9556: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186458401381	   IO	 11252	9557: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186458401902	   IO	 11252	9558: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186458402423	   IO	 11252	9559: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186458402944	   IO	 11252	9560: W reg 0x00002418 val 00000005 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_MEM]
1186458403464	   IO	 11252	9561: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186458403985	   IO	 11252	9562: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186458404506	   IO	 11252	9563: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186458405027	   IO	 11252	9564: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186458405548	   IO	 11252	9565: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186458406069	   IO	 11252	9566: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186458406589	   IO	 11252	9567: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186458407110	   IO	 11252	9568: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186458407631	   IO	 11252	9569: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186458408152	   IO	 11252	9570: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186458409714	   IO	 11252	9571: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186458410235	   IO	 11252	9572: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186458410756	   IO	 11252	9573: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186458411277	   IO	 11252	9574: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186458411798	   IO	 11252	9575: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186458412319	   IO	 11252	9576: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186458413360	   IO	 11252	9577: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186458413881	   IO	 11252	9578: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186458414402	   IO	 11252	9579: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186458414923	   IO	 11252	9580: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186458415444	   IO	 11252	9581: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186458415964	   IO	 11252	9582: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186458417006	   IO	 11252	9583: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186458417527	   IO	 11252	9584: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186458419089	   IO	 11252	9585: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186458419610	   IO	 11252	9586: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186458420652	   IO	 11252	9587: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186458421173	   IO	 11252	9588: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186458439923	   IO	 11252	9589: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186458440444	   IO	 11252	9590: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186458440964	   IO	 11252	9591: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186458441485	   IO	 11252	9592: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186458442527	   IO	 11252	9593: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186458443048	   IO	 11252	9594: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186458443569	   IO	 11252	9595: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186458444089	   IO	 11252	9596: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186458444610	   IO	 11252	9597: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186458445131	   IO	 11252	9598: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186458446173	   IO	 11252	9599: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186458446694	   IO	 11252	9600: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186458447735	   IO	 11252	9601: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186458448256	   IO	 11252	9602: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186458449298	   IO	 11252	9603: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186458449819	   IO	 11252	9604: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186458450860	   IO	 11252	9605: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186458451381	   IO	 11252	9606: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186458453464	   IO	 11252	9607: W reg 0x00002410 val 822c800e [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186458453985	   IO	 11252	9608: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186458454506	   IO	 11252	9609: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186458455027	   IO	 11252	9610: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186458455548	   IO	 11252	9611: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186458456069	   IO	 11252	9612: W reg 0x00002418 val 00000005 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_MEM]
1186458456589	   IO	 11252	9613: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186458457110	   IO	 11252	9614: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186458457631	   IO	 11252	9615: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186458458673	   IO	 11252	9616: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186458459194	   IO	 11252	9617: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186458459714	   IO	 11252	9618: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186458460235	   IO	 11252	9619: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186458460756	   IO	 11252	9620: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186458461277	   IO	 11252	9621: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186458461798	   IO	 11252	9622: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186458463360	   IO	 11252	9623: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186458463881	   IO	 11252	9624: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186458464402	   IO	 11252	9625: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186458464923	   IO	 11252	9626: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186458465444	   IO	 11252	9627: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186458465964	   IO	 11252	9628: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186458466485	   IO	 11252	9629: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186458467006	   IO	 11252	9630: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186458468048	   IO	 11252	9631: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186458468569	   IO	 11252	9632: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186458469089	   IO	 11252	9633: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186458469610	   IO	 11252	9634: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186458470652	   IO	 11252	9635: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186458471173	   IO	 11252	9636: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186458472735	   IO	 11252	9637: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186458473256	   IO	 11252	9638: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186458474298	   IO	 11252	9639: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186458474819	   IO	 11252	9640: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186458504506	   IO	 11252	9641: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186458505027	   IO	 11252	9642: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186458505548	   IO	 11252	9643: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186458506069	   IO	 11252	9644: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186458506589	   IO	 11252	9645: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186458507631	   IO	 11252	9646: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186458508152	   IO	 11252	9647: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186458508673	   IO	 11252	9648: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186458509194	   IO	 11252	9649: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186458509714	   IO	 11252	9650: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186458510756	   IO	 11252	9651: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186458511277	   IO	 11252	9652: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186458512319	   IO	 11252	9653: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186458512839	   IO	 11252	9654: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186458513881	   IO	 11252	9655: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186458514402	   IO	 11252	9656: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186458515444	   IO	 11252	9657: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186458515964	   IO	 11252	9658: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186458518048	   IO	 11252	9659: W reg 0x00002410 val 8213000e [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186458518569	   IO	 11252	9660: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186458519089	   IO	 11252	9661: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186458519610	   IO	 11252	9662: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186458520131	   IO	 11252	9663: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186458520652	   IO	 11252	9664: W reg 0x00002418 val 00000005 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_MEM]
1186458521173	   IO	 11252	9665: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186458521694	   IO	 11252	9666: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186458522214	   IO	 11252	9667: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186458522735	   IO	 11252	9668: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186458523256	   IO	 11252	9669: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186458523777	   IO	 11252	9670: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186458524298	   IO	 11252	9671: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186458524819	   IO	 11252	9672: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186458525339	   IO	 11252	9673: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186458525860	   IO	 11252	9674: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186458526902	   IO	 11252	9675: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186458527944	   IO	 11252	9676: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186458528464	   IO	 11252	9677: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186458529506	   IO	 11252	9678: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186458530027	   IO	 11252	9679: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186458530548	   IO	 11252	9680: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186458531069	   IO	 11252	9681: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186458531589	   IO	 11252	9682: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186458532110	   IO	 11252	9683: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186458533152	   IO	 11252	9684: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186458533673	   IO	 11252	9685: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186458534194	   IO	 11252	9686: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186458534714	   IO	 11252	9687: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186458535756	   IO	 11252	9688: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186458536277	   IO	 11252	9689: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186458537319	   IO	 11252	9690: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186458537839	   IO	 11252	9691: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186458538881	   IO	 11252	9692: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186458539402	   IO	 11252	9693: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186458588881	   IO	 11252	9694: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186458589402	   IO	 11252	9695: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186458590444	   IO	 11252	9696: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186458590964	   IO	 11252	9697: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186458591485	   IO	 11252	9698: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186458592006	   IO	 11252	9699: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186458592527	   IO	 11252	9700: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186458593048	   IO	 11252	9701: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186458594089	   IO	 11252	9702: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186458594610	   IO	 11252	9703: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186458595131	   IO	 11252	9704: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186458595652	   IO	 11252	9705: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186458597214	   IO	 11252	9706: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186458597735	   IO	 11252	9707: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186458598777	   IO	 11252	9708: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186458599298	   IO	 11252	9709: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186458600339	   IO	 11252	9710: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186458600860	   IO	 11252	9711: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186458602944	   IO	 11252	9712: W reg 0x00002410 val 78000012 [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186458603464	   IO	 11252	9713: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186458603985	   IO	 11252	9714: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186458604506	   IO	 11252	9715: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186458605027	   IO	 11252	9716: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186458605548	   IO	 11252	9717: W reg 0x00002418 val 00000005 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_MEM]
1186458606069	   IO	 11252	9718: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186458606589	   IO	 11252	9719: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186458607110	   IO	 11252	9720: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186458607631	   IO	 11252	9721: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186458608152	   IO	 11252	9722: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186458608673	   IO	 11252	9723: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186458609194	   IO	 11252	9724: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186458609714	   IO	 11252	9725: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186458610235	   IO	 11252	9726: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186458610756	   IO	 11252	9727: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186458612319	   IO	 11252	9728: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186458612839	   IO	 11252	9729: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186458613360	   IO	 11252	9730: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186458613881	   IO	 11252	9731: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186458614923	   IO	 11252	9732: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186458615444	   IO	 11252	9733: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186458615964	   IO	 11252	9734: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186458616485	   IO	 11252	9735: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186458617006	   IO	 11252	9736: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186458617527	   IO	 11252	9737: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186458618048	   IO	 11252	9738: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186458618569	   IO	 11252	9739: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186458619610	   IO	 11252	9740: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186458620131	   IO	 11252	9741: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186458621173	   IO	 11252	9742: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186458621694	   IO	 11252	9743: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186458622735	   IO	 11252	9744: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186458623256	   IO	 11252	9745: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186458734714	   IO	 11252	9746: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186458735235	   IO	 11252	9747: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186458735756	   IO	 11252	9748: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186458736277	   IO	 11252	9749: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186458737319	   IO	 11252	9750: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186458737839	   IO	 11252	9751: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186458738360	   IO	 11252	9752: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186458738881	   IO	 11252	9753: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186458739923	   IO	 11252	9754: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186458740444	   IO	 11252	9755: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186458740964	   IO	 11252	9756: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186458741485	   IO	 11252	9757: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186458742527	   IO	 11252	9758: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186458743048	   IO	 11252	9759: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186458744610	   IO	 11252	9760: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186458745131	   IO	 11252	9761: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186458746173	   IO	 11252	9762: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186458746694	   IO	 11252	9763: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186458748777	   IO	 11252	9764: W reg 0x00002410 val 822a800e [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186458749298	   IO	 11252	9765: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186458749819	   IO	 11252	9766: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186458750339	   IO	 11252	9767: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186458750860	   IO	 11252	9768: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186458751381	   IO	 11252	9769: W reg 0x00002418 val 00000005 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_MEM]
1186458751902	   IO	 11252	9770: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186458752423	   IO	 11252	9771: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186458752944	   IO	 11252	9772: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186458753464	   IO	 11252	9773: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186458753985	   IO	 11252	9774: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186458754506	   IO	 11252	9775: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186458755027	   IO	 11252	9776: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186458755548	   IO	 11252	9777: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186458756069	   IO	 11252	9778: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186458756589	   IO	 11252	9779: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186458758152	   IO	 11252	9780: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186458758673	   IO	 11252	9781: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186458759194	   IO	 11252	9782: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186458759714	   IO	 11252	9783: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186458760756	   IO	 11252	9784: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186458761277	   IO	 11252	9785: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186458761798	   IO	 11252	9786: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186458762319	   IO	 11252	9787: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186458762839	   IO	 11252	9788: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186458763360	   IO	 11252	9789: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186458763881	   IO	 11252	9790: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186458764402	   IO	 11252	9791: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186458765964	   IO	 11252	9792: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186458766485	   IO	 11252	9793: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186458767527	   IO	 11252	9794: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186458768048	   IO	 11252	9795: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186458768569	   IO	 11252	9796: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186458769089	   IO	 11252	9797: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186458798777	   IO	 11252	9798: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186458799298	   IO	 11252	9799: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186458799819	   IO	 11252	9800: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186458800339	   IO	 11252	9801: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186458800860	   IO	 11252	9802: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186458801381	   IO	 11252	9803: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186458802423	   IO	 11252	9804: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186458802944	   IO	 11252	9805: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186458803464	   IO	 11252	9806: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186458803985	   IO	 11252	9807: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186458804506	   IO	 11252	9808: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186458805027	   IO	 11252	9809: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186458806589	   IO	 11252	9810: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186458807110	   IO	 11252	9811: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186458808152	   IO	 11252	9812: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186458808673	   IO	 11252	9813: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186458809714	   IO	 11252	9814: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186458810235	   IO	 11252	9815: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186458812319	   IO	 11252	9816: W reg 0x00002410 val 76c00014 [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186458812839	   IO	 11252	9817: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186458813360	   IO	 11252	9818: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186458813881	   IO	 11252	9819: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186458814402	   IO	 11252	9820: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186458814923	   IO	 11252	9821: W reg 0x00002418 val 00000005 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_MEM]
1186458815444	   IO	 11252	9822: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186458815964	   IO	 11252	9823: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186458816485	   IO	 11252	9824: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186458817006	   IO	 11252	9825: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186458817527	   IO	 11252	9826: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186458818048	   IO	 11252	9827: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186458819089	   IO	 11252	9828: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186458819610	   IO	 11252	9829: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186458820131	   IO	 11252	9830: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186458820652	   IO	 11252	9831: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186458822214	   IO	 11252	9832: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186458822735	   IO	 11252	9833: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186458823256	   IO	 11252	9834: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186458823777	   IO	 11252	9835: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186458824298	   IO	 11252	9836: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186458824819	   IO	 11252	9837: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186458825339	   IO	 11252	9838: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186458825860	   IO	 11252	9839: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186458826902	   IO	 11252	9840: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186458827423	   IO	 11252	9841: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186458827944	   IO	 11252	9842: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186458828464	   IO	 11252	9843: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186458829506	   IO	 11252	9844: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186458830027	   IO	 11252	9845: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186458831069	   IO	 11252	9846: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186458831589	   IO	 11252	9847: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186458832631	   IO	 11252	9848: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186458833152	   IO	 11252	9849: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186459314402	   IO	 11252	9850: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186459315444	   IO	 11252	9851: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186459315964	   IO	 11252	9852: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186459316485	   IO	 11252	9853: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186459317006	   IO	 11252	9854: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186459317527	   IO	 11252	9855: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186459318048	   IO	 11252	9856: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186459318569	   IO	 11252	9857: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186459319610	   IO	 11252	9858: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186459320131	   IO	 11252	9859: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186459320652	   IO	 11252	9860: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186459321173	   IO	 11252	9861: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186459322735	   IO	 11252	9862: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186459323256	   IO	 11252	9863: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186459324298	   IO	 11252	9864: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186459324819	   IO	 11252	9865: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186459325860	   IO	 11252	9866: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186459326381	   IO	 11252	9867: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186459328464	   IO	 11252	9868: W reg 0x00002410 val 76bc0011 [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186459328985	   IO	 11252	9869: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186459329506	   IO	 11252	9870: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186459330027	   IO	 11252	9871: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186459330548	   IO	 11252	9872: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186459331069	   IO	 11252	9873: W reg 0x00002418 val 00000005 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_MEM]
1186459331589	   IO	 11252	9874: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186459332110	   IO	 11252	9875: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186459332631	   IO	 11252	9876: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186459333152	   IO	 11252	9877: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186459334194	   IO	 11252	9878: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186459334714	   IO	 11252	9879: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186459335235	   IO	 11252	9880: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186459335756	   IO	 11252	9881: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186459336277	   IO	 11252	9882: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186459336798	   IO	 11252	9883: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186459338360	   IO	 11252	9884: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186459338881	   IO	 11252	9885: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186459339402	   IO	 11252	9886: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186459339923	   IO	 11252	9887: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186459340444	   IO	 11252	9888: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186459340964	   IO	 11252	9889: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186459341485	   IO	 11252	9890: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186459342006	   IO	 11252	9891: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186459343048	   IO	 11252	9892: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186459343569	   IO	 11252	9893: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186459344089	   IO	 11252	9894: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186459344610	   IO	 11252	9895: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186459345652	   IO	 11252	9896: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186459346173	   IO	 11252	9897: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186459347214	   IO	 11252	9898: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186459347735	   IO	 11252	9899: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186459348777	   IO	 11252	9900: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186459349298	   IO	 11252	9901: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186459364923	   IO	 11252	9902: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186459365964	   IO	 11252	9903: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186459366485	   IO	 11252	9904: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186459367006	   IO	 11252	9905: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186459367527	   IO	 11252	9906: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186459368048	   IO	 11252	9907: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186459368569	   IO	 11252	9908: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186459369089	   IO	 11252	9909: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186459370131	   IO	 11252	9910: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186459370652	   IO	 11252	9911: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186459371173	   IO	 11252	9912: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186459371694	   IO	 11252	9913: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186459372735	   IO	 11252	9914: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186459373256	   IO	 11252	9915: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186459374298	   IO	 11252	9916: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186459374819	   IO	 11252	9917: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186459375860	   IO	 11252	9918: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186459376381	   IO	 11252	9919: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186459378464	   IO	 11252	9920: W reg 0x00002410 val 82280011 [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186459378985	   IO	 11252	9921: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186459379506	   IO	 11252	9922: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186459380027	   IO	 11252	9923: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186459380548	   IO	 11252	9924: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186459381069	   IO	 11252	9925: W reg 0x00002418 val 00000005 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_MEM]
1186459381589	   IO	 11252	9926: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186459382110	   IO	 11252	9927: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186459382631	   IO	 11252	9928: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186459383152	   IO	 11252	9929: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186459383673	   IO	 11252	9930: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186459384194	   IO	 11252	9931: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186459384714	   IO	 11252	9932: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186459385235	   IO	 11252	9933: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186459385756	   IO	 11252	9934: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186459386277	   IO	 11252	9935: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186459386798	   IO	 11252	9936: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186459388360	   IO	 11252	9937: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186459388881	   IO	 11252	9938: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186459389402	   IO	 11252	9939: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186459389923	   IO	 11252	9940: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186459390964	   IO	 11252	9941: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186459391485	   IO	 11252	9942: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186459392006	   IO	 11252	9943: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186459392527	   IO	 11252	9944: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186459393569	   IO	 11252	9945: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186459394089	   IO	 11252	9946: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186459394610	   IO	 11252	9947: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186459395131	   IO	 11252	9948: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186459396173	   IO	 11252	9949: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186459396694	   IO	 11252	9950: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186459397735	   IO	 11252	9951: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186459398256	   IO	 11252	9952: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186459399298	   IO	 11252	9953: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186459399819	   IO	 11252	9954: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186459422214	   IO	 11252	9955: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186459423256	   IO	 11252	9956: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186459423777	   IO	 11252	9957: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186459424298	   IO	 11252	9958: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186459424819	   IO	 11252	9959: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186459425339	   IO	 11252	9960: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186459425860	   IO	 11252	9961: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186459426381	   IO	 11252	9962: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186459427423	   IO	 11252	9963: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186459427944	   IO	 11252	9964: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186459428464	   IO	 11252	9965: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186459428985	   IO	 11252	9966: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186459430548	   IO	 11252	9967: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186459431069	   IO	 11252	9968: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186459432110	   IO	 11252	9969: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186459432631	   IO	 11252	9970: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186459433673	   IO	 11252	9971: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186459434194	   IO	 11252	9972: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186459436798	   IO	 11252	9973: W reg 0x00002410 val 8213000e [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186459437319	   IO	 11252	9974: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186459437839	   IO	 11252	9975: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186459438360	   IO	 11252	9976: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186459438881	   IO	 11252	9977: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186459439402	   IO	 11252	9978: W reg 0x00002418 val 00000005 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_MEM]
1186459439923	   IO	 11252	9979: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186459440444	   IO	 11252	9980: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186459440964	   IO	 11252	9981: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186459441485	   IO	 11252	9982: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186459442006	   IO	 11252	9983: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186459442527	   IO	 11252	9984: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186459443569	   IO	 11252	9985: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186459444089	   IO	 11252	9986: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186459444610	   IO	 11252	9987: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186459445131	   IO	 11252	9988: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186459446694	   IO	 11252	9989: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186459447214	   IO	 11252	9990: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186459447735	   IO	 11252	9991: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186459448256	   IO	 11252	9992: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186459448777	   IO	 11252	9993: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186459449298	   IO	 11252	9994: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186459449819	   IO	 11252	9995: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186459450339	   IO	 11252	9996: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186459451381	   IO	 11252	9997: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186459451902	   IO	 11252	9998: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186459452423	   IO	 11252	9999: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186459452944	   IO	 11252	10000: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186459453985	   IO	 11252	10001: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186459454506	   IO	 11252	10002: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186459455548	   IO	 11252	10003: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186459456069	   IO	 11252	10004: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186459457631	   IO	 11252	10005: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186459458152	   IO	 11252	10006: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186459488360	   IO	 11252	10007: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186459488881	   IO	 11252	10008: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186459489402	   IO	 11252	10009: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186459489923	   IO	 11252	10010: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186459490444	   IO	 11252	10011: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186459491485	   IO	 11252	10012: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186459492006	   IO	 11252	10013: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186459492527	   IO	 11252	10014: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186459493048	   IO	 11252	10015: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186459493569	   IO	 11252	10016: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186459494610	   IO	 11252	10017: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186459495131	   IO	 11252	10018: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186459496173	   IO	 11252	10019: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186459496694	   IO	 11252	10020: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186459497735	   IO	 11252	10021: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186459498256	   IO	 11252	10022: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186459499298	   IO	 11252	10023: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186459499819	   IO	 11252	10024: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186459501902	   IO	 11252	10025: W reg 0x00002410 val 822a800e [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186459502423	   IO	 11252	10026: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186459502944	   IO	 11252	10027: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186459503464	   IO	 11252	10028: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186459503985	   IO	 11252	10029: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186459504506	   IO	 11252	10030: W reg 0x00002418 val 00000005 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_MEM]
1186459505027	   IO	 11252	10031: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186459505548	   IO	 11252	10032: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186459506069	   IO	 11252	10033: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186459506589	   IO	 11252	10034: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186459507110	   IO	 11252	10035: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186459507631	   IO	 11252	10036: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186459508152	   IO	 11252	10037: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186459508673	   IO	 11252	10038: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186459509194	   IO	 11252	10039: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186459509714	   IO	 11252	10040: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186459510235	   IO	 11252	10041: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186459511798	   IO	 11252	10042: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186459512319	   IO	 11252	10043: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186459512839	   IO	 11252	10044: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186459513360	   IO	 11252	10045: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186459513881	   IO	 11252	10046: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186459514402	   IO	 11252	10047: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186459514923	   IO	 11252	10048: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186459515444	   IO	 11252	10049: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186459516485	   IO	 11252	10050: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186459517006	   IO	 11252	10051: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186459517527	   IO	 11252	10052: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186459518048	   IO	 11252	10053: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186459519089	   IO	 11252	10054: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186459519610	   IO	 11252	10055: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186459520652	   IO	 11252	10056: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186459521173	   IO	 11252	10057: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186459522735	   IO	 11252	10058: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186459523256	   IO	 11252	10059: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186459583673	   IO	 11252	10060: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186459584194	   IO	 11252	10061: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186459584714	   IO	 11252	10062: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186459585235	   IO	 11252	10063: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186459586277	   IO	 11252	10064: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186459586798	   IO	 11252	10065: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186459587319	   IO	 11252	10066: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186459587839	   IO	 11252	10067: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186459588881	   IO	 11252	10068: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186459589402	   IO	 11252	10069: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186459589923	   IO	 11252	10070: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186459590444	   IO	 11252	10071: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186459591485	   IO	 11252	10072: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186459592006	   IO	 11252	10073: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186459593569	   IO	 11252	10074: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186459594089	   IO	 11252	10075: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186459595131	   IO	 11252	10076: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186459595652	   IO	 11252	10077: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186459597735	   IO	 11252	10078: W reg 0x00002410 val 76fc0011 [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186459598256	   IO	 11252	10079: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186459598777	   IO	 11252	10080: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186459599298	   IO	 11252	10081: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186459599819	   IO	 11252	10082: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186459600339	   IO	 11252	10083: W reg 0x00002418 val 00000005 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_MEM]
1186459600860	   IO	 11252	10084: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186459601381	   IO	 11252	10085: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186459601902	   IO	 11252	10086: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186459602423	   IO	 11252	10087: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186459602944	   IO	 11252	10088: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186459603464	   IO	 11252	10089: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186459603985	   IO	 11252	10090: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186459604506	   IO	 11252	10091: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186459605027	   IO	 11252	10092: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186459605548	   IO	 11252	10093: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186459607110	   IO	 11252	10094: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186459607631	   IO	 11252	10095: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186459608152	   IO	 11252	10096: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186459608673	   IO	 11252	10097: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186459609714	   IO	 11252	10098: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186459610235	   IO	 11252	10099: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186459610756	   IO	 11252	10100: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186459611277	   IO	 11252	10101: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186459611798	   IO	 11252	10102: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186459612319	   IO	 11252	10103: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186459612839	   IO	 11252	10104: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186459613360	   IO	 11252	10105: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186459614923	   IO	 11252	10106: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186459615444	   IO	 11252	10107: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186459616485	   IO	 11252	10108: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186459617006	   IO	 11252	10109: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186459618048	   IO	 11252	10110: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186459618569	   IO	 11252	10111: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186459742006	   IO	 11252	10112: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186459742527	   IO	 11252	10113: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186459743569	   IO	 11252	10114: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186459744089	   IO	 11252	10115: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186459744610	   IO	 11252	10116: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186459745131	   IO	 11252	10117: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186459745652	   IO	 11252	10118: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186459746173	   IO	 11252	10119: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186459747214	   IO	 11252	10120: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186459747735	   IO	 11252	10121: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186459748777	   IO	 11252	10122: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186459749298	   IO	 11252	10123: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186459750339	   IO	 11252	10124: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186459750860	   IO	 11252	10125: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186459751902	   IO	 11252	10126: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186459752423	   IO	 11252	10127: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186459753464	   IO	 11252	10128: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186459753985	   IO	 11252	10129: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186459756069	   IO	 11252	10130: W reg 0x00002410 val 76800015 [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186459756589	   IO	 11252	10131: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186459757110	   IO	 11252	10132: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186459757631	   IO	 11252	10133: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186459758152	   IO	 11252	10134: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186459758673	   IO	 11252	10135: W reg 0x00002418 val 00000005 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_MEM]
1186459759194	   IO	 11252	10136: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186459759714	   IO	 11252	10137: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186459760235	   IO	 11252	10138: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186459760756	   IO	 11252	10139: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186459761277	   IO	 11252	10140: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186459761798	   IO	 11252	10141: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186459762319	   IO	 11252	10142: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186459762839	   IO	 11252	10143: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186459763360	   IO	 11252	10144: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186459763881	   IO	 11252	10145: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186459765444	   IO	 11252	10146: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186459765964	   IO	 11252	10147: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186459766485	   IO	 11252	10148: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186459767006	   IO	 11252	10149: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186459768048	   IO	 11252	10150: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186459768569	   IO	 11252	10151: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186459769089	   IO	 11252	10152: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186459769610	   IO	 11252	10153: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186459770652	   IO	 11252	10154: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186459771173	   IO	 11252	10155: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186459771694	   IO	 11252	10156: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186459772214	   IO	 11252	10157: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186459773256	   IO	 11252	10158: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186459773777	   IO	 11252	10159: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186459774819	   IO	 11252	10160: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186459775339	   IO	 11252	10161: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186459776381	   IO	 11252	10162: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186459776902	   IO	 11252	10163: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186460695652	   IO	 11252	10164: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186460696173	   IO	 11252	10165: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186460696694	   IO	 11252	10166: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186460697214	   IO	 11252	10167: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186460698256	   IO	 11252	10168: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186460698777	   IO	 11252	10169: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186460699298	   IO	 11252	10170: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186460699819	   IO	 11252	10171: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186460700860	   IO	 11252	10172: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186460701381	   IO	 11252	10173: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186460701902	   IO	 11252	10174: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186460702423	   IO	 11252	10175: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186460703985	   IO	 11252	10176: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186460704506	   IO	 11252	10177: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186460706069	   IO	 11252	10178: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186460706589	   IO	 11252	10179: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186460707631	   IO	 11252	10180: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186460708152	   IO	 11252	10181: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186460713360	   IO	 11252	10182: W reg 0x00002410 val 8215000e [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186460713881	   IO	 11252	10183: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186460714402	   IO	 11252	10184: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186460714923	   IO	 11252	10185: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186460715444	   IO	 11252	10186: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186460715964	   IO	 11252	10187: W reg 0x00002418 val 00000005 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_MEM]
1186460716485	   IO	 11252	10188: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186460717006	   IO	 11252	10189: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186460717527	   IO	 11252	10190: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186460718048	   IO	 11252	10191: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186460718569	   IO	 11252	10192: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186460719089	   IO	 11252	10193: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186460719610	   IO	 11252	10194: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186460720131	   IO	 11252	10195: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186460720652	   IO	 11252	10196: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186460721173	   IO	 11252	10197: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186460722214	   IO	 11252	10198: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186460723777	   IO	 11252	10199: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186460724298	   IO	 11252	10200: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186460724819	   IO	 11252	10201: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186460725339	   IO	 11252	10202: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186460726381	   IO	 11252	10203: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186460726902	   IO	 11252	10204: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186460727423	   IO	 11252	10205: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186460727944	   IO	 11252	10206: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186460728464	   IO	 11252	10207: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186460728985	   IO	 11252	10208: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186460729506	   IO	 11252	10209: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186460730027	   IO	 11252	10210: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186460731069	   IO	 11252	10211: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186460731589	   IO	 11252	10212: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186460732631	   IO	 11252	10213: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186460733152	   IO	 11252	10214: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186460734194	   IO	 11252	10215: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186460734714	   IO	 11252	10216: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186460764402	   IO	 11252	10217: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186460764923	   IO	 11252	10218: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186460765444	   IO	 11252	10219: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186460765964	   IO	 11252	10220: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186460767006	   IO	 11252	10221: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186460767527	   IO	 11252	10222: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186460768048	   IO	 11252	10223: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186460768569	   IO	 11252	10224: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186460769610	   IO	 11252	10225: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186460770131	   IO	 11252	10226: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186460770652	   IO	 11252	10227: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186460771173	   IO	 11252	10228: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186460772214	   IO	 11252	10229: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186460772735	   IO	 11252	10230: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186460773777	   IO	 11252	10231: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186460774298	   IO	 11252	10232: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186460775339	   IO	 11252	10233: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186460775860	   IO	 11252	10234: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186460777944	   IO	 11252	10235: W reg 0x00002410 val 8213000e [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186460778464	   IO	 11252	10236: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186460778985	   IO	 11252	10237: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186460779506	   IO	 11252	10238: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186460780027	   IO	 11252	10239: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186460780548	   IO	 11252	10240: W reg 0x00002418 val 00000005 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_MEM]
1186460781069	   IO	 11252	10241: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186460781589	   IO	 11252	10242: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186460782110	   IO	 11252	10243: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186460782631	   IO	 11252	10244: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186460783152	   IO	 11252	10245: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186460783673	   IO	 11252	10246: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186460784194	   IO	 11252	10247: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186460784714	   IO	 11252	10248: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186460785235	   IO	 11252	10249: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186460785756	   IO	 11252	10250: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186460786277	   IO	 11252	10251: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186460787839	   IO	 11252	10252: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186460788360	   IO	 11252	10253: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186460788881	   IO	 11252	10254: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186460789402	   IO	 11252	10255: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186460790444	   IO	 11252	10256: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186460790964	   IO	 11252	10257: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186460791485	   IO	 11252	10258: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186460792006	   IO	 11252	10259: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186460793048	   IO	 11252	10260: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186460793569	   IO	 11252	10261: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186460794089	   IO	 11252	10262: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186460794610	   IO	 11252	10263: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186460795652	   IO	 11252	10264: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186460796173	   IO	 11252	10265: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186460797214	   IO	 11252	10266: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186460797735	   IO	 11252	10267: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186460798777	   IO	 11252	10268: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186460799298	   IO	 11252	10269: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186460813360	   IO	 11252	10270: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186460813881	   IO	 11252	10271: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186460814402	   IO	 11252	10272: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186460814923	   IO	 11252	10273: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186460815444	   IO	 11252	10274: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186460815964	   IO	 11252	10275: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186460817006	   IO	 11252	10276: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186460817527	   IO	 11252	10277: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186460818048	   IO	 11252	10278: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186460818569	   IO	 11252	10279: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186460819089	   IO	 11252	10280: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186460819610	   IO	 11252	10281: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186460821173	   IO	 11252	10282: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186460821694	   IO	 11252	10283: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186460822735	   IO	 11252	10284: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186460823256	   IO	 11252	10285: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186460824298	   IO	 11252	10286: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186460824819	   IO	 11252	10287: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186460826902	   IO	 11252	10288: W reg 0x00002410 val 76b80011 [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186460827423	   IO	 11252	10289: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186460827944	   IO	 11252	10290: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186460828464	   IO	 11252	10291: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186460828985	   IO	 11252	10292: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186460829506	   IO	 11252	10293: W reg 0x00002418 val 00000005 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_MEM]
1186460830027	   IO	 11252	10294: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186460830548	   IO	 11252	10295: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186460831069	   IO	 11252	10296: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186460831589	   IO	 11252	10297: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186460832110	   IO	 11252	10298: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186460832631	   IO	 11252	10299: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186460833152	   IO	 11252	10300: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186460833673	   IO	 11252	10301: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186460834194	   IO	 11252	10302: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186460834714	   IO	 11252	10303: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186460835235	   IO	 11252	10304: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186460836798	   IO	 11252	10305: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186460837319	   IO	 11252	10306: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186460837839	   IO	 11252	10307: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186460838360	   IO	 11252	10308: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186460838881	   IO	 11252	10309: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186460839402	   IO	 11252	10310: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186460840444	   IO	 11252	10311: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186460840964	   IO	 11252	10312: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186460841485	   IO	 11252	10313: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186460842006	   IO	 11252	10314: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186460842527	   IO	 11252	10315: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186460843048	   IO	 11252	10316: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186460844089	   IO	 11252	10317: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186460844610	   IO	 11252	10318: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186460845652	   IO	 11252	10319: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186460846173	   IO	 11252	10320: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186460847735	   IO	 11252	10321: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186460848256	   IO	 11252	10322: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186460868048	   IO	 11252	10323: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186460868569	   IO	 11252	10324: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186460869089	   IO	 11252	10325: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186460869610	   IO	 11252	10326: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186460870652	   IO	 11252	10327: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186460871173	   IO	 11252	10328: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186460871694	   IO	 11252	10329: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186460872214	   IO	 11252	10330: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186460872735	   IO	 11252	10331: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186460873777	   IO	 11252	10332: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186460874298	   IO	 11252	10333: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186460874819	   IO	 11252	10334: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186460876381	   IO	 11252	10335: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186460876902	   IO	 11252	10336: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186460877944	   IO	 11252	10337: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186460878464	   IO	 11252	10338: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186460879506	   IO	 11252	10339: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186460880027	   IO	 11252	10340: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186460882110	   IO	 11252	10341: W reg 0x00002410 val 82240011 [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186460882631	   IO	 11252	10342: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186460883152	   IO	 11252	10343: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186460883673	   IO	 11252	10344: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186460884194	   IO	 11252	10345: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186460884714	   IO	 11252	10346: W reg 0x00002418 val 00000005 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_MEM]
1186460885235	   IO	 11252	10347: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186460885756	   IO	 11252	10348: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186460886277	   IO	 11252	10349: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186460886798	   IO	 11252	10350: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186460887319	   IO	 11252	10351: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186460888360	   IO	 11252	10352: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186460888881	   IO	 11252	10353: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186460889402	   IO	 11252	10354: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186460889923	   IO	 11252	10355: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186460890444	   IO	 11252	10356: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186460890964	   IO	 11252	10357: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186460892527	   IO	 11252	10358: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186460893048	   IO	 11252	10359: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186460893569	   IO	 11252	10360: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186460894089	   IO	 11252	10361: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186460894610	   IO	 11252	10362: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186460895131	   IO	 11252	10363: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186460895652	   IO	 11252	10364: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186460896173	   IO	 11252	10365: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186460897214	   IO	 11252	10366: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186460897735	   IO	 11252	10367: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186460898256	   IO	 11252	10368: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186460898777	   IO	 11252	10369: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186460899819	   IO	 11252	10370: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186460900339	   IO	 11252	10371: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186460901381	   IO	 11252	10372: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186460901902	   IO	 11252	10373: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186460902944	   IO	 11252	10374: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186460903464	   IO	 11252	10375: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186460925860	   IO	 11252	10376: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186460926381	   IO	 11252	10377: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186460926902	   IO	 11252	10378: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186460927423	   IO	 11252	10379: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186460928464	   IO	 11252	10380: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186460928985	   IO	 11252	10381: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186460929506	   IO	 11252	10382: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186460930027	   IO	 11252	10383: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186460931069	   IO	 11252	10384: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186460931589	   IO	 11252	10385: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186460932110	   IO	 11252	10386: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186460932631	   IO	 11252	10387: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186460933673	   IO	 11252	10388: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186460934194	   IO	 11252	10389: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186460935235	   IO	 11252	10390: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186460935756	   IO	 11252	10391: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186460936798	   IO	 11252	10392: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186460937319	   IO	 11252	10393: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186460939402	   IO	 11252	10394: W reg 0x00002410 val 8229000e [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186460939923	   IO	 11252	10395: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186460940444	   IO	 11252	10396: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186460940964	   IO	 11252	10397: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186460941485	   IO	 11252	10398: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186460942006	   IO	 11252	10399: W reg 0x00002418 val 00000005 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_MEM]
1186460942527	   IO	 11252	10400: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186460943048	   IO	 11252	10401: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186460943569	   IO	 11252	10402: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186460944089	   IO	 11252	10403: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186460944610	   IO	 11252	10404: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186460945131	   IO	 11252	10405: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186460945652	   IO	 11252	10406: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186460946173	   IO	 11252	10407: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186460946694	   IO	 11252	10408: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186460947214	   IO	 11252	10409: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186460948777	   IO	 11252	10410: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186460949298	   IO	 11252	10411: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186460949819	   IO	 11252	10412: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186460950339	   IO	 11252	10413: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186460951381	   IO	 11252	10414: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186460951902	   IO	 11252	10415: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186460952423	   IO	 11252	10416: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186460952944	   IO	 11252	10417: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186460953464	   IO	 11252	10418: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186460953985	   IO	 11252	10419: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186460954506	   IO	 11252	10420: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186460955027	   IO	 11252	10421: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186460956069	   IO	 11252	10422: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186460956589	   IO	 11252	10423: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186460957631	   IO	 11252	10424: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186460958152	   IO	 11252	10425: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186460959714	   IO	 11252	10426: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186460960235	   IO	 11252	10427: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186461007110	   IO	 11252	10428: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186461007631	   IO	 11252	10429: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186461008152	   IO	 11252	10430: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186461008673	   IO	 11252	10431: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186461009714	   IO	 11252	10432: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186461010235	   IO	 11252	10433: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186461010756	   IO	 11252	10434: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186461011277	   IO	 11252	10435: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186461012319	   IO	 11252	10436: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186461012839	   IO	 11252	10437: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186461013360	   IO	 11252	10438: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186461013881	   IO	 11252	10439: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186461014923	   IO	 11252	10440: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186461015444	   IO	 11252	10441: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186461016485	   IO	 11252	10442: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186461017006	   IO	 11252	10443: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186461018048	   IO	 11252	10444: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186461018569	   IO	 11252	10445: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186461020652	   IO	 11252	10446: W reg 0x00002410 val 8212800e [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186461021173	   IO	 11252	10447: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186461021694	   IO	 11252	10448: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186461022214	   IO	 11252	10449: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186461022735	   IO	 11252	10450: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186461023256	   IO	 11252	10451: W reg 0x00002418 val 00000005 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_MEM]
1186461023777	   IO	 11252	10452: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186461024298	   IO	 11252	10453: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186461024819	   IO	 11252	10454: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186461025339	   IO	 11252	10455: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186461025860	   IO	 11252	10456: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186461026381	   IO	 11252	10457: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186461026902	   IO	 11252	10458: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186461027423	   IO	 11252	10459: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186461027944	   IO	 11252	10460: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186461028464	   IO	 11252	10461: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186461030027	   IO	 11252	10462: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186461030548	   IO	 11252	10463: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186461031069	   IO	 11252	10464: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186461031589	   IO	 11252	10465: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186461032631	   IO	 11252	10466: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186461033152	   IO	 11252	10467: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186461033673	   IO	 11252	10468: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186461034194	   IO	 11252	10469: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186461034714	   IO	 11252	10470: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186461035235	   IO	 11252	10471: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186461036277	   IO	 11252	10472: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186461036798	   IO	 11252	10473: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186461037839	   IO	 11252	10474: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186461038360	   IO	 11252	10475: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186461039402	   IO	 11252	10476: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186461039923	   IO	 11252	10477: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186461040964	   IO	 11252	10478: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186461041485	   IO	 11252	10479: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186461054506	   IO	 11252	10480: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186461055027	   IO	 11252	10481: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186461055548	   IO	 11252	10482: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186461056069	   IO	 11252	10483: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186461056589	   IO	 11252	10484: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186461057110	   IO	 11252	10485: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186461058152	   IO	 11252	10486: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186461058673	   IO	 11252	10487: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186461059194	   IO	 11252	10488: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186461059714	   IO	 11252	10489: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186461060235	   IO	 11252	10490: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186461060756	   IO	 11252	10491: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186461062319	   IO	 11252	10492: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186461062839	   IO	 11252	10493: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186461063881	   IO	 11252	10494: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186461064402	   IO	 11252	10495: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186461065444	   IO	 11252	10496: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186461065964	   IO	 11252	10497: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186461068048	   IO	 11252	10498: W reg 0x00002410 val 8224800e [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186461068569	   IO	 11252	10499: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186461069089	   IO	 11252	10500: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186461069610	   IO	 11252	10501: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186461070131	   IO	 11252	10502: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186461070652	   IO	 11252	10503: W reg 0x00002418 val 00000005 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_MEM]
1186461071173	   IO	 11252	10504: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186461071694	   IO	 11252	10505: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186461072214	   IO	 11252	10506: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186461072735	   IO	 11252	10507: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186461073256	   IO	 11252	10508: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186461073777	   IO	 11252	10509: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186461074298	   IO	 11252	10510: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186461074819	   IO	 11252	10511: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186461075339	   IO	 11252	10512: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186461075860	   IO	 11252	10513: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186461077423	   IO	 11252	10514: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186461077944	   IO	 11252	10515: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186461078464	   IO	 11252	10516: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186461078985	   IO	 11252	10517: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186461079506	   IO	 11252	10518: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186461080027	   IO	 11252	10519: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186461080548	   IO	 11252	10520: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186461081069	   IO	 11252	10521: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186461082110	   IO	 11252	10522: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186461082631	   IO	 11252	10523: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186461083152	   IO	 11252	10524: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186461083673	   IO	 11252	10525: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186461084714	   IO	 11252	10526: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186461085235	   IO	 11252	10527: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186461086277	   IO	 11252	10528: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186461086798	   IO	 11252	10529: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186461087839	   IO	 11252	10530: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186461088360	   IO	 11252	10531: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186461106069	   IO	 11252	10532: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186461106589	   IO	 11252	10533: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186461107110	   IO	 11252	10534: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186461107631	   IO	 11252	10535: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186461108673	   IO	 11252	10536: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186461109194	   IO	 11252	10537: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186461109714	   IO	 11252	10538: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186461110235	   IO	 11252	10539: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186461111277	   IO	 11252	10540: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186461111798	   IO	 11252	10541: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186461112319	   IO	 11252	10542: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186461112839	   IO	 11252	10543: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186461113881	   IO	 11252	10544: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186461114402	   IO	 11252	10545: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186461115444	   IO	 11252	10546: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186461115964	   IO	 11252	10547: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186461117527	   IO	 11252	10548: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186461118048	   IO	 11252	10549: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186461120131	   IO	 11252	10550: W reg 0x00002410 val 78700012 [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186461120652	   IO	 11252	10551: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186461121173	   IO	 11252	10552: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186461121694	   IO	 11252	10553: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186461122214	   IO	 11252	10554: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186461122735	   IO	 11252	10555: W reg 0x00002418 val 00000005 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_MEM]
1186461123256	   IO	 11252	10556: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186461123777	   IO	 11252	10557: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186461124298	   IO	 11252	10558: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186461124819	   IO	 11252	10559: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186461125339	   IO	 11252	10560: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186461125860	   IO	 11252	10561: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186461126381	   IO	 11252	10562: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186461126902	   IO	 11252	10563: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186461127423	   IO	 11252	10564: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186461127944	   IO	 11252	10565: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186461129506	   IO	 11252	10566: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186461130027	   IO	 11252	10567: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186461130548	   IO	 11252	10568: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186461131069	   IO	 11252	10569: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186461132110	   IO	 11252	10570: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186461132631	   IO	 11252	10571: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186461133152	   IO	 11252	10572: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186461133673	   IO	 11252	10573: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186461134194	   IO	 11252	10574: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186461134714	   IO	 11252	10575: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186461135235	   IO	 11252	10576: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186461135756	   IO	 11252	10577: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186461137319	   IO	 11252	10578: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186461137839	   IO	 11252	10579: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186461138360	   IO	 11252	10580: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186461138881	   IO	 11252	10581: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186461139923	   IO	 11252	10582: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186461140444	   IO	 11252	10583: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186461268048	   IO	 11252	10584: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186461268569	   IO	 11252	10585: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186461269610	   IO	 11252	10586: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186461270131	   IO	 11252	10587: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186461270652	   IO	 11252	10588: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186461271173	   IO	 11252	10589: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186461271694	   IO	 11252	10590: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186461272214	   IO	 11252	10591: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186461273256	   IO	 11252	10592: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186461273777	   IO	 11252	10593: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186461274298	   IO	 11252	10594: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186461274819	   IO	 11252	10595: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186461275860	   IO	 11252	10596: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186461276381	   IO	 11252	10597: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186461277423	   IO	 11252	10598: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186461277944	   IO	 11252	10599: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186461279506	   IO	 11252	10600: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186461280027	   IO	 11252	10601: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186461282110	   IO	 11252	10602: W reg 0x00002410 val 78280012 [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186461282631	   IO	 11252	10603: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186461283152	   IO	 11252	10604: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186461283673	   IO	 11252	10605: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186461284194	   IO	 11252	10606: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186461284714	   IO	 11252	10607: W reg 0x00002418 val 00000005 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_MEM]
1186461285235	   IO	 11252	10608: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186461285756	   IO	 11252	10609: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186461286277	   IO	 11252	10610: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186461286798	   IO	 11252	10611: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186461287319	   IO	 11252	10612: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186461287839	   IO	 11252	10613: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186461288360	   IO	 11252	10614: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186461288881	   IO	 11252	10615: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186461289402	   IO	 11252	10616: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186461289923	   IO	 11252	10617: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186461290444	   IO	 11252	10618: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186461292006	   IO	 11252	10619: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186461292527	   IO	 11252	10620: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186461293048	   IO	 11252	10621: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186461293569	   IO	 11252	10622: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186461294610	   IO	 11252	10623: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186461295131	   IO	 11252	10624: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186461295652	   IO	 11252	10625: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186461296173	   IO	 11252	10626: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186461297214	   IO	 11252	10627: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186461297735	   IO	 11252	10628: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186461298256	   IO	 11252	10629: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186461298777	   IO	 11252	10630: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186461299819	   IO	 11252	10631: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186461300339	   IO	 11252	10632: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186461301381	   IO	 11252	10633: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186461301902	   IO	 11252	10634: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186461302944	   IO	 11252	10635: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186461303464	   IO	 11252	10636: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186461437319	   IO	 11252	10637: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186461437839	   IO	 11252	10638: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186461438360	   IO	 11252	10639: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186461438881	   IO	 11252	10640: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186461439923	   IO	 11252	10641: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186461440444	   IO	 11252	10642: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186461440964	   IO	 11252	10643: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186461441485	   IO	 11252	10644: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186461442527	   IO	 11252	10645: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186461443048	   IO	 11252	10646: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186461443569	   IO	 11252	10647: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186461444089	   IO	 11252	10648: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186461445131	   IO	 11252	10649: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186461445652	   IO	 11252	10650: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186461447214	   IO	 11252	10651: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186461447735	   IO	 11252	10652: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186461448777	   IO	 11252	10653: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186461449298	   IO	 11252	10654: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186461451381	   IO	 11252	10655: W reg 0x00002410 val 76400015 [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186461451902	   IO	 11252	10656: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186461452423	   IO	 11252	10657: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186461452944	   IO	 11252	10658: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186461453464	   IO	 11252	10659: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186461453985	   IO	 11252	10660: W reg 0x00002418 val 00000005 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_MEM]
1186461454506	   IO	 11252	10661: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186461455027	   IO	 11252	10662: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186461455548	   IO	 11252	10663: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186461456069	   IO	 11252	10664: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186461456589	   IO	 11252	10665: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186461457110	   IO	 11252	10666: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186461457631	   IO	 11252	10667: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186461458152	   IO	 11252	10668: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186461458673	   IO	 11252	10669: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186461459194	   IO	 11252	10670: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186461459714	   IO	 11252	10671: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186461461277	   IO	 11252	10672: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186461461798	   IO	 11252	10673: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186461462319	   IO	 11252	10674: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186461462839	   IO	 11252	10675: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186461463881	   IO	 11252	10676: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186461464402	   IO	 11252	10677: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186461464923	   IO	 11252	10678: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186461465444	   IO	 11252	10679: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186461465964	   IO	 11252	10680: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186461466485	   IO	 11252	10681: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186461467527	   IO	 11252	10682: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186461468048	   IO	 11252	10683: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186461469089	   IO	 11252	10684: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186461469610	   IO	 11252	10685: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186461470652	   IO	 11252	10686: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186461471173	   IO	 11252	10687: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186461472214	   IO	 11252	10688: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186461472735	   IO	 11252	10689: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186462318569	   IO	 11252	10690: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186462319089	   IO	 11252	10691: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186462319610	   IO	 11252	10692: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186462320131	   IO	 11252	10693: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186462321173	   IO	 11252	10694: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186462321694	   IO	 11252	10695: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186462322214	   IO	 11252	10696: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186462322735	   IO	 11252	10697: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186462323256	   IO	 11252	10698: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186462324298	   IO	 11252	10699: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186462324819	   IO	 11252	10700: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186462325339	   IO	 11252	10701: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186462326381	   IO	 11252	10702: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186462326902	   IO	 11252	10703: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186462327944	   IO	 11252	10704: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186462328464	   IO	 11252	10705: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186462329506	   IO	 11252	10706: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186462330027	   IO	 11252	10707: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186462332110	   IO	 11252	10708: W reg 0x00002410 val 76b80011 [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186462332631	   IO	 11252	10709: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186462333152	   IO	 11252	10710: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186462333673	   IO	 11252	10711: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186462334194	   IO	 11252	10712: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186462334714	   IO	 11252	10713: W reg 0x00002418 val 00000005 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_MEM]
1186462335235	   IO	 11252	10714: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186462335756	   IO	 11252	10715: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186462336277	   IO	 11252	10716: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186462336798	   IO	 11252	10717: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186462337319	   IO	 11252	10718: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186462337839	   IO	 11252	10719: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186462338360	   IO	 11252	10720: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186462338881	   IO	 11252	10721: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186462339402	   IO	 11252	10722: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186462339923	   IO	 11252	10723: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186462341485	   IO	 11252	10724: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186462342006	   IO	 11252	10725: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186462342527	   IO	 11252	10726: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186462343048	   IO	 11252	10727: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186462344089	   IO	 11252	10728: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186462344610	   IO	 11252	10729: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186462345131	   IO	 11252	10730: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186462345652	   IO	 11252	10731: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186462346173	   IO	 11252	10732: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186462346694	   IO	 11252	10733: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186462347214	   IO	 11252	10734: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186462347735	   IO	 11252	10735: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186462349298	   IO	 11252	10736: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186462349819	   IO	 11252	10737: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186462350860	   IO	 11252	10738: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186462351381	   IO	 11252	10739: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186462352423	   IO	 11252	10740: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186462352944	   IO	 11252	10741: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186462372214	   IO	 11252	10742: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186462372735	   IO	 11252	10743: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186462373256	   IO	 11252	10744: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186462373777	   IO	 11252	10745: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186462374819	   IO	 11252	10746: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186462375339	   IO	 11252	10747: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186462375860	   IO	 11252	10748: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186462376381	   IO	 11252	10749: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186462377423	   IO	 11252	10750: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186462377944	   IO	 11252	10751: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186462378985	   IO	 11252	10752: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186462379506	   IO	 11252	10753: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186462380548	   IO	 11252	10754: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186462381069	   IO	 11252	10755: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186462382110	   IO	 11252	10756: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186462382631	   IO	 11252	10757: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186462383673	   IO	 11252	10758: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186462384194	   IO	 11252	10759: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186462386277	   IO	 11252	10760: W reg 0x00002410 val 82200011 [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186462386277	   IO	 11252	10761: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186462387319	   IO	 11252	10762: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186462387319	   IO	 11252	10763: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186462388360	   IO	 11252	10764: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186462388360	   IO	 11252	10765: W reg 0x00002418 val 00000005 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_MEM]
1186462388881	   IO	 11252	10766: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186462389923	   IO	 11252	10767: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186462390444	   IO	 11252	10768: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186462390964	   IO	 11252	10769: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186462391485	   IO	 11252	10770: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186462392006	   IO	 11252	10771: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186462392527	   IO	 11252	10772: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186462393048	   IO	 11252	10773: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186462393569	   IO	 11252	10774: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186462394089	   IO	 11252	10775: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186462395652	   IO	 11252	10776: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186462396173	   IO	 11252	10777: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186462396694	   IO	 11252	10778: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186462397214	   IO	 11252	10779: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186462397735	   IO	 11252	10780: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186462398256	   IO	 11252	10781: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186462398777	   IO	 11252	10782: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186462399298	   IO	 11252	10783: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186462400339	   IO	 11252	10784: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186462400860	   IO	 11252	10785: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186462401381	   IO	 11252	10786: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186462401902	   IO	 11252	10787: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186462402944	   IO	 11252	10788: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186462403464	   IO	 11252	10789: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186462405027	   IO	 11252	10790: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186462405548	   IO	 11252	10791: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186462406589	   IO	 11252	10792: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186462407110	   IO	 11252	10793: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186462428464	   IO	 11252	10794: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186462428985	   IO	 11252	10795: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186462429506	   IO	 11252	10796: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186462430027	   IO	 11252	10797: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186462431069	   IO	 11252	10798: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186462431589	   IO	 11252	10799: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186462432110	   IO	 11252	10800: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186462432631	   IO	 11252	10801: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186462433673	   IO	 11252	10802: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186462434194	   IO	 11252	10803: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186462434714	   IO	 11252	10804: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186462435235	   IO	 11252	10805: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186462436277	   IO	 11252	10806: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186462436798	   IO	 11252	10807: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186462437839	   IO	 11252	10808: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186462438360	   IO	 11252	10809: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186462439402	   IO	 11252	10810: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186462439923	   IO	 11252	10811: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186462442527	   IO	 11252	10812: W reg 0x00002410 val 8224000e [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186462443048	   IO	 11252	10813: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186462443569	   IO	 11252	10814: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186462444089	   IO	 11252	10815: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186462444610	   IO	 11252	10816: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186462445131	   IO	 11252	10817: W reg 0x00002418 val 00000005 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_MEM]
1186462445652	   IO	 11252	10818: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186462446173	   IO	 11252	10819: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186462446694	   IO	 11252	10820: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186462447214	   IO	 11252	10821: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186462447735	   IO	 11252	10822: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186462448256	   IO	 11252	10823: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186462448777	   IO	 11252	10824: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186462449298	   IO	 11252	10825: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186462449819	   IO	 11252	10826: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186462450339	   IO	 11252	10827: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186462450860	   IO	 11252	10828: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186462452423	   IO	 11252	10829: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186462452944	   IO	 11252	10830: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186462453464	   IO	 11252	10831: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186462453985	   IO	 11252	10832: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186462454506	   IO	 11252	10833: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186462455027	   IO	 11252	10834: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186462455548	   IO	 11252	10835: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186462456069	   IO	 11252	10836: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186462457110	   IO	 11252	10837: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186462457631	   IO	 11252	10838: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186462458152	   IO	 11252	10839: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186462458673	   IO	 11252	10840: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186462459714	   IO	 11252	10841: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186462460235	   IO	 11252	10842: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186462461277	   IO	 11252	10843: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186462461798	   IO	 11252	10844: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186462462839	   IO	 11252	10845: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186462463360	   IO	 11252	10846: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186462490444	   IO	 11252	10847: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186462490964	   IO	 11252	10848: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186462491485	   IO	 11252	10849: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186462492006	   IO	 11252	10850: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186462492527	   IO	 11252	10851: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186462493569	   IO	 11252	10852: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186462494089	   IO	 11252	10853: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186462494610	   IO	 11252	10854: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186462495131	   IO	 11252	10855: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186462495652	   IO	 11252	10856: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186462496694	   IO	 11252	10857: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186462497214	   IO	 11252	10858: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186462498256	   IO	 11252	10859: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186462498777	   IO	 11252	10860: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186462499819	   IO	 11252	10861: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186462500339	   IO	 11252	10862: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186462501381	   IO	 11252	10863: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186462501902	   IO	 11252	10864: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186462504506	   IO	 11252	10865: W reg 0x00002410 val 8212800e [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186462504506	   IO	 11252	10866: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186462505027	   IO	 11252	10867: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186462505548	   IO	 11252	10868: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186462506069	   IO	 11252	10869: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186462506589	   IO	 11252	10870: W reg 0x00002418 val 00000005 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_MEM]
1186462507110	   IO	 11252	10871: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186462507631	   IO	 11252	10872: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186462508152	   IO	 11252	10873: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186462509194	   IO	 11252	10874: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186462509714	   IO	 11252	10875: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186462510235	   IO	 11252	10876: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186462510756	   IO	 11252	10877: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186462511277	   IO	 11252	10878: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186462511798	   IO	 11252	10879: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186462512319	   IO	 11252	10880: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186462513881	   IO	 11252	10881: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186462514402	   IO	 11252	10882: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186462514923	   IO	 11252	10883: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186462515444	   IO	 11252	10884: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186462515964	   IO	 11252	10885: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186462516485	   IO	 11252	10886: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186462517006	   IO	 11252	10887: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186462517527	   IO	 11252	10888: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186462518569	   IO	 11252	10889: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186462519089	   IO	 11252	10890: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186462519610	   IO	 11252	10891: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186462520131	   IO	 11252	10892: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186462521173	   IO	 11252	10893: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186462521694	   IO	 11252	10894: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186462522735	   IO	 11252	10895: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186462523256	   IO	 11252	10896: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186462524298	   IO	 11252	10897: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186462524819	   IO	 11252	10898: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186462559194	   IO	 11252	10899: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186462559714	   IO	 11252	10900: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186462560235	   IO	 11252	10901: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186462560756	   IO	 11252	10902: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186462561798	   IO	 11252	10903: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186462562319	   IO	 11252	10904: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186462562839	   IO	 11252	10905: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186462563360	   IO	 11252	10906: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186462564402	   IO	 11252	10907: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186462564923	   IO	 11252	10908: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186462565444	   IO	 11252	10909: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186462565964	   IO	 11252	10910: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186462567006	   IO	 11252	10911: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186462567527	   IO	 11252	10912: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186462569089	   IO	 11252	10913: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186462569610	   IO	 11252	10914: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186462570652	   IO	 11252	10915: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186462571173	   IO	 11252	10916: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186462573777	   IO	 11252	10917: W reg 0x00002410 val 76000015 [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186462573777	   IO	 11252	10918: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186462574298	   IO	 11252	10919: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186462574819	   IO	 11252	10920: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186462575339	   IO	 11252	10921: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186462575860	   IO	 11252	10922: W reg 0x00002418 val 00000005 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_MEM]
1186462576381	   IO	 11252	10923: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186462577423	   IO	 11252	10924: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186462577944	   IO	 11252	10925: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186462578985	   IO	 11252	10926: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186462579506	   IO	 11252	10927: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186462580027	   IO	 11252	10928: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186462580548	   IO	 11252	10929: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186462581069	   IO	 11252	10930: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186462581589	   IO	 11252	10931: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186462583152	   IO	 11252	10932: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186462583673	   IO	 11252	10933: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186462584194	   IO	 11252	10934: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186462584714	   IO	 11252	10935: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186462585235	   IO	 11252	10936: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186462585756	   IO	 11252	10937: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186462586277	   IO	 11252	10938: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186462586798	   IO	 11252	10939: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186462587839	   IO	 11252	10940: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186462588360	   IO	 11252	10941: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186462588881	   IO	 11252	10942: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186462589402	   IO	 11252	10943: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186462590444	   IO	 11252	10944: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186462590964	   IO	 11252	10945: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186462592006	   IO	 11252	10946: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186462592527	   IO	 11252	10947: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186462593569	   IO	 11252	10948: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186462594089	   IO	 11252	10949: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186463353985	   IO	 11252	10950: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186463354506	   IO	 11252	10951: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186463355027	   IO	 11252	10952: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186463355548	   IO	 11252	10953: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186463356589	   IO	 11252	10954: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186463357110	   IO	 11252	10955: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186463357631	   IO	 11252	10956: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186463358152	   IO	 11252	10957: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186463359194	   IO	 11252	10958: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186463359714	   IO	 11252	10959: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186463360235	   IO	 11252	10960: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186463360756	   IO	 11252	10961: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186463362319	   IO	 11252	10962: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186463362839	   IO	 11252	10963: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186463363881	   IO	 11252	10964: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186463364402	   IO	 11252	10965: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186463365444	   IO	 11252	10966: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186463365964	   IO	 11252	10967: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186463368569	   IO	 11252	10968: W reg 0x00002410 val 8215000e [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186463368569	   IO	 11252	10969: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186463369610	   IO	 11252	10970: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463369610	   IO	 11252	10971: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186463370131	   IO	 11252	10972: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463370652	   IO	 11252	10973: W reg 0x00002418 val 00000005 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_MEM]
1186463371173	   IO	 11252	10974: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463371694	   IO	 11252	10975: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463372735	   IO	 11252	10976: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463373256	   IO	 11252	10977: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463373777	   IO	 11252	10978: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463374298	   IO	 11252	10979: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463374819	   IO	 11252	10980: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463375339	   IO	 11252	10981: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463375860	   IO	 11252	10982: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463376381	   IO	 11252	10983: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463377944	   IO	 11252	10984: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186463378464	   IO	 11252	10985: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186463378985	   IO	 11252	10986: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186463379506	   IO	 11252	10987: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186463380027	   IO	 11252	10988: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186463380548	   IO	 11252	10989: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186463381069	   IO	 11252	10990: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186463381589	   IO	 11252	10991: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186463382631	   IO	 11252	10992: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186463383152	   IO	 11252	10993: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186463383673	   IO	 11252	10994: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186463384194	   IO	 11252	10995: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186463385235	   IO	 11252	10996: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186463385756	   IO	 11252	10997: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186463386798	   IO	 11252	10998: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186463387319	   IO	 11252	10999: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186463388360	   IO	 11252	11000: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186463388881	   IO	 11252	11001: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186463405027	   IO	 11252	11002: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186463405548	   IO	 11252	11003: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186463406069	   IO	 11252	11004: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186463406589	   IO	 11252	11005: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186463407631	   IO	 11252	11006: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186463408152	   IO	 11252	11007: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186463408673	   IO	 11252	11008: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186463409194	   IO	 11252	11009: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186463410235	   IO	 11252	11010: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186463410756	   IO	 11252	11011: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186463411277	   IO	 11252	11012: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186463411798	   IO	 11252	11013: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186463412839	   IO	 11252	11014: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186463413360	   IO	 11252	11015: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186463414402	   IO	 11252	11016: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186463414923	   IO	 11252	11017: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186463415964	   IO	 11252	11018: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186463416485	   IO	 11252	11019: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186463419089	   IO	 11252	11020: W reg 0x00002410 val 8222800e [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186463419610	   IO	 11252	11021: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186463420131	   IO	 11252	11022: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463420652	   IO	 11252	11023: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186463421173	   IO	 11252	11024: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463421694	   IO	 11252	11025: W reg 0x00002418 val 00000005 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_MEM]
1186463422214	   IO	 11252	11026: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463422735	   IO	 11252	11027: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463423256	   IO	 11252	11028: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463423777	   IO	 11252	11029: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463424298	   IO	 11252	11030: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463424819	   IO	 11252	11031: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463425339	   IO	 11252	11032: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463425860	   IO	 11252	11033: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463426381	   IO	 11252	11034: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463426902	   IO	 11252	11035: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463428464	   IO	 11252	11036: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186463428985	   IO	 11252	11037: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186463429506	   IO	 11252	11038: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186463430027	   IO	 11252	11039: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186463430548	   IO	 11252	11040: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186463431069	   IO	 11252	11041: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186463431589	   IO	 11252	11042: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186463432110	   IO	 11252	11043: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186463433152	   IO	 11252	11044: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186463433673	   IO	 11252	11045: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186463434194	   IO	 11252	11046: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186463434714	   IO	 11252	11047: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186463435756	   IO	 11252	11048: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186463436277	   IO	 11252	11049: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186463437319	   IO	 11252	11050: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186463437839	   IO	 11252	11051: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186463439402	   IO	 11252	11052: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186463439923	   IO	 11252	11053: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186463467006	   IO	 11252	11054: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186463467527	   IO	 11252	11055: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186463468048	   IO	 11252	11056: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186463468569	   IO	 11252	11057: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186463469610	   IO	 11252	11058: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186463470131	   IO	 11252	11059: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186463470652	   IO	 11252	11060: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186463471173	   IO	 11252	11061: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186463471694	   IO	 11252	11062: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186463472214	   IO	 11252	11063: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186463473256	   IO	 11252	11064: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186463473777	   IO	 11252	11065: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186463474819	   IO	 11252	11066: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186463475339	   IO	 11252	11067: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186463476381	   IO	 11252	11068: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186463477423	   IO	 11252	11069: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186463478464	   IO	 11252	11070: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186463478985	   IO	 11252	11071: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186463481069	   IO	 11252	11072: W reg 0x00002410 val 8212800e [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186463481589	   IO	 11252	11073: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186463482110	   IO	 11252	11074: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463482631	   IO	 11252	11075: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186463483152	   IO	 11252	11076: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463483673	   IO	 11252	11077: W reg 0x00002418 val 00000005 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_MEM]
1186463484194	   IO	 11252	11078: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463484714	   IO	 11252	11079: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463485235	   IO	 11252	11080: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463485756	   IO	 11252	11081: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463486277	   IO	 11252	11082: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463486798	   IO	 11252	11083: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463487319	   IO	 11252	11084: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463487839	   IO	 11252	11085: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463488360	   IO	 11252	11086: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463488881	   IO	 11252	11087: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463490444	   IO	 11252	11088: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186463490964	   IO	 11252	11089: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186463491485	   IO	 11252	11090: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186463492006	   IO	 11252	11091: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186463493048	   IO	 11252	11092: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186463493569	   IO	 11252	11093: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186463494089	   IO	 11252	11094: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186463494610	   IO	 11252	11095: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186463495131	   IO	 11252	11096: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186463495652	   IO	 11252	11097: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186463496694	   IO	 11252	11098: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186463497214	   IO	 11252	11099: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186463498256	   IO	 11252	11100: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186463498777	   IO	 11252	11101: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186463499819	   IO	 11252	11102: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186463500339	   IO	 11252	11103: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186463500860	   IO	 11252	11104: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186463501381	   IO	 11252	11105: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186463515444	   IO	 11252	11106: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186463515964	   IO	 11252	11107: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186463516485	   IO	 11252	11108: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186463517006	   IO	 11252	11109: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186463518048	   IO	 11252	11110: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186463518569	   IO	 11252	11111: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186463519089	   IO	 11252	11112: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186463519610	   IO	 11252	11113: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186463520131	   IO	 11252	11114: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186463520652	   IO	 11252	11115: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186463521694	   IO	 11252	11116: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186463522214	   IO	 11252	11117: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186463523256	   IO	 11252	11118: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186463523777	   IO	 11252	11119: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186463524819	   IO	 11252	11120: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186463525339	   IO	 11252	11121: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186463526381	   IO	 11252	11122: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186463526902	   IO	 11252	11123: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186463528985	   IO	 11252	11124: W reg 0x00002410 val 8222800e [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186463529506	   IO	 11252	11125: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186463530027	   IO	 11252	11126: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463530548	   IO	 11252	11127: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186463531069	   IO	 11252	11128: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463531589	   IO	 11252	11129: W reg 0x00002418 val 00000005 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_MEM]
1186463532110	   IO	 11252	11130: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463532631	   IO	 11252	11131: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463533152	   IO	 11252	11132: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463533673	   IO	 11252	11133: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463534194	   IO	 11252	11134: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463534714	   IO	 11252	11135: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463535235	   IO	 11252	11136: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463535756	   IO	 11252	11137: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463536277	   IO	 11252	11138: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463536798	   IO	 11252	11139: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463538360	   IO	 11252	11140: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186463538881	   IO	 11252	11141: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186463539402	   IO	 11252	11142: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186463539923	   IO	 11252	11143: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186463540964	   IO	 11252	11144: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186463541485	   IO	 11252	11145: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186463542006	   IO	 11252	11146: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186463542527	   IO	 11252	11147: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186463543569	   IO	 11252	11148: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186463544089	   IO	 11252	11149: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186463544610	   IO	 11252	11150: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186463545131	   IO	 11252	11151: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186463546173	   IO	 11252	11152: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186463546694	   IO	 11252	11153: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186463547735	   IO	 11252	11154: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186463548256	   IO	 11252	11155: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186463549298	   IO	 11252	11156: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186463549819	   IO	 11252	11157: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186463578985	   IO	 11252	11158: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186463579506	   IO	 11252	11159: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186463580027	   IO	 11252	11160: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186463580548	   IO	 11252	11161: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186463581589	   IO	 11252	11162: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186463582110	   IO	 11252	11163: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186463582631	   IO	 11252	11164: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186463583152	   IO	 11252	11165: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186463584194	   IO	 11252	11166: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186463584714	   IO	 11252	11167: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186463585235	   IO	 11252	11168: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186463585756	   IO	 11252	11169: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186463586798	   IO	 11252	11170: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186463587319	   IO	 11252	11171: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186463588360	   IO	 11252	11172: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186463588881	   IO	 11252	11173: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186463589923	   IO	 11252	11174: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186463590444	   IO	 11252	11175: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186463593048	   IO	 11252	11176: W reg 0x00002410 val 8212800e [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186463593569	   IO	 11252	11177: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186463594089	   IO	 11252	11178: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463594610	   IO	 11252	11179: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186463595131	   IO	 11252	11180: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463595652	   IO	 11252	11181: W reg 0x00002418 val 00000005 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_MEM]
1186463596173	   IO	 11252	11182: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463596694	   IO	 11252	11183: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463597214	   IO	 11252	11184: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463597735	   IO	 11252	11185: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463598256	   IO	 11252	11186: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463598777	   IO	 11252	11187: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463599298	   IO	 11252	11188: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463599819	   IO	 11252	11189: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463600339	   IO	 11252	11190: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463600860	   IO	 11252	11191: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463602423	   IO	 11252	11192: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186463602944	   IO	 11252	11193: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186463603464	   IO	 11252	11194: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186463603985	   IO	 11252	11195: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186463605027	   IO	 11252	11196: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186463605548	   IO	 11252	11197: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186463606069	   IO	 11252	11198: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186463606589	   IO	 11252	11199: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186463607110	   IO	 11252	11200: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186463607631	   IO	 11252	11201: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186463608152	   IO	 11252	11202: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186463608673	   IO	 11252	11203: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186463609714	   IO	 11252	11204: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186463610235	   IO	 11252	11205: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186463611277	   IO	 11252	11206: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186463611798	   IO	 11252	11207: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186463612839	   IO	 11252	11208: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186463613360	   IO	 11252	11209: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186463626381	   IO	 11252	11210: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186463626902	   IO	 11252	11211: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186463627423	   IO	 11252	11212: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186463627944	   IO	 11252	11213: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186463628985	   IO	 11252	11214: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186463629506	   IO	 11252	11215: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186463630027	   IO	 11252	11216: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186463630548	   IO	 11252	11217: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186463631589	   IO	 11252	11218: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186463632110	   IO	 11252	11219: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186463632631	   IO	 11252	11220: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186463633152	   IO	 11252	11221: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186463634194	   IO	 11252	11222: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186463634714	   IO	 11252	11223: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186463635756	   IO	 11252	11224: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186463636798	   IO	 11252	11225: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186463637839	   IO	 11252	11226: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186463638360	   IO	 11252	11227: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186463640444	   IO	 11252	11228: W reg 0x00002410 val 76b00012 [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186463640964	   IO	 11252	11229: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186463641485	   IO	 11252	11230: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463642006	   IO	 11252	11231: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186463642527	   IO	 11252	11232: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463643048	   IO	 11252	11233: W reg 0x00002418 val 00000005 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_MEM]
1186463643569	   IO	 11252	11234: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463644089	   IO	 11252	11235: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463644610	   IO	 11252	11236: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463645131	   IO	 11252	11237: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463645652	   IO	 11252	11238: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463646173	   IO	 11252	11239: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463646694	   IO	 11252	11240: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463647214	   IO	 11252	11241: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463647735	   IO	 11252	11242: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463648777	   IO	 11252	11243: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463649819	   IO	 11252	11244: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186463650339	   IO	 11252	11245: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186463651381	   IO	 11252	11246: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186463651902	   IO	 11252	11247: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186463652423	   IO	 11252	11248: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186463652944	   IO	 11252	11249: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186463653464	   IO	 11252	11250: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186463653985	   IO	 11252	11251: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186463655027	   IO	 11252	11252: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186463655548	   IO	 11252	11253: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186463656069	   IO	 11252	11254: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186463656589	   IO	 11252	11255: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186463657631	   IO	 11252	11256: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186463658152	   IO	 11252	11257: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186463659194	   IO	 11252	11258: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186463659714	   IO	 11252	11259: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186463660756	   IO	 11252	11260: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186463661277	   IO	 11252	11261: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186463684194	   IO	 11252	11262: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186463684714	   IO	 11252	11263: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186463685235	   IO	 11252	11264: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186463685756	   IO	 11252	11265: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186463686798	   IO	 11252	11266: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186463687319	   IO	 11252	11267: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186463687839	   IO	 11252	11268: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186463688360	   IO	 11252	11269: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186463689402	   IO	 11252	11270: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186463689923	   IO	 11252	11271: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186463690444	   IO	 11252	11272: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186463690964	   IO	 11252	11273: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186463692006	   IO	 11252	11274: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186463692527	   IO	 11252	11275: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186463693569	   IO	 11252	11276: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186463694089	   IO	 11252	11277: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186463695652	   IO	 11252	11278: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186463696173	   IO	 11252	11279: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186463698256	   IO	 11252	11280: W reg 0x00002410 val 821e800e [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186463698777	   IO	 11252	11281: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186463699298	   IO	 11252	11282: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463699819	   IO	 11252	11283: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186463700339	   IO	 11252	11284: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463700860	   IO	 11252	11285: W reg 0x00002418 val 00000005 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_MEM]
1186463701381	   IO	 11252	11286: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463701902	   IO	 11252	11287: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463702423	   IO	 11252	11288: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463702944	   IO	 11252	11289: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463703464	   IO	 11252	11290: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463703985	   IO	 11252	11291: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463704506	   IO	 11252	11292: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463705027	   IO	 11252	11293: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463705548	   IO	 11252	11294: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463706069	   IO	 11252	11295: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463707631	   IO	 11252	11296: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186463708152	   IO	 11252	11297: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186463708673	   IO	 11252	11298: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186463709194	   IO	 11252	11299: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186463710235	   IO	 11252	11300: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186463710756	   IO	 11252	11301: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186463711277	   IO	 11252	11302: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186463711798	   IO	 11252	11303: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186463712319	   IO	 11252	11304: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186463712839	   IO	 11252	11305: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186463713360	   IO	 11252	11306: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186463713881	   IO	 11252	11307: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186463715444	   IO	 11252	11308: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186463715964	   IO	 11252	11309: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186463717006	   IO	 11252	11310: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186463717527	   IO	 11252	11311: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186463718569	   IO	 11252	11312: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186463719089	   IO	 11252	11313: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186463739402	   IO	 11252	11314: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186463739923	   IO	 11252	11315: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186463740444	   IO	 11252	11316: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186463740964	   IO	 11252	11317: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186463741485	   IO	 11252	11318: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186463742006	   IO	 11252	11319: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186463743048	   IO	 11252	11320: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186463743569	   IO	 11252	11321: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186463744089	   IO	 11252	11322: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186463744610	   IO	 11252	11323: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186463745652	   IO	 11252	11324: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186463746173	   IO	 11252	11325: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186463747214	   IO	 11252	11326: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186463747735	   IO	 11252	11327: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186463748777	   IO	 11252	11328: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186463749298	   IO	 11252	11329: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186463750339	   IO	 11252	11330: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186463750860	   IO	 11252	11331: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186463752944	   IO	 11252	11332: W reg 0x00002410 val 82180012 [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186463753464	   IO	 11252	11333: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186463753985	   IO	 11252	11334: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463754506	   IO	 11252	11335: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186463755027	   IO	 11252	11336: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463755548	   IO	 11252	11337: W reg 0x00002418 val 00000005 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_MEM]
1186463756069	   IO	 11252	11338: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463756589	   IO	 11252	11339: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463757110	   IO	 11252	11340: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463757631	   IO	 11252	11341: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463758152	   IO	 11252	11342: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463758673	   IO	 11252	11343: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463759714	   IO	 11252	11344: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463760235	   IO	 11252	11345: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463760756	   IO	 11252	11346: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463761277	   IO	 11252	11347: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463762319	   IO	 11252	11348: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186463762839	   IO	 11252	11349: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186463763881	   IO	 11252	11350: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186463764402	   IO	 11252	11351: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186463764923	   IO	 11252	11352: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186463765444	   IO	 11252	11353: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186463765964	   IO	 11252	11354: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186463766485	   IO	 11252	11355: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186463767527	   IO	 11252	11356: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186463768048	   IO	 11252	11357: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186463768569	   IO	 11252	11358: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186463769089	   IO	 11252	11359: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186463770131	   IO	 11252	11360: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186463770652	   IO	 11252	11361: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186463771694	   IO	 11252	11362: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186463772214	   IO	 11252	11363: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186463773256	   IO	 11252	11364: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186463773777	   IO	 11252	11365: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186463793569	   IO	 11252	11366: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186463794089	   IO	 11252	11367: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186463794610	   IO	 11252	11368: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186463795131	   IO	 11252	11369: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186463796173	   IO	 11252	11370: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186463796694	   IO	 11252	11371: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186463797214	   IO	 11252	11372: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186463797735	   IO	 11252	11373: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186463798777	   IO	 11252	11374: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186463799298	   IO	 11252	11375: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186463799819	   IO	 11252	11376: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186463800339	   IO	 11252	11377: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186463801381	   IO	 11252	11378: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186463801902	   IO	 11252	11379: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186463802944	   IO	 11252	11380: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186463803464	   IO	 11252	11381: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186463804506	   IO	 11252	11382: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186463805027	   IO	 11252	11383: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186463807631	   IO	 11252	11384: W reg 0x00002410 val 82200010 [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186463808152	   IO	 11252	11385: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186463808673	   IO	 11252	11386: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463809194	   IO	 11252	11387: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186463809714	   IO	 11252	11388: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463810235	   IO	 11252	11389: W reg 0x00002418 val 00000005 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_MEM]
1186463810756	   IO	 11252	11390: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463811277	   IO	 11252	11391: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463811798	   IO	 11252	11392: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463812319	   IO	 11252	11393: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463812839	   IO	 11252	11394: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463813360	   IO	 11252	11395: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463813881	   IO	 11252	11396: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463814402	   IO	 11252	11397: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463814923	   IO	 11252	11398: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463815444	   IO	 11252	11399: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463817006	   IO	 11252	11400: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186463817527	   IO	 11252	11401: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186463818048	   IO	 11252	11402: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186463818569	   IO	 11252	11403: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186463819089	   IO	 11252	11404: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186463819610	   IO	 11252	11405: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186463820652	   IO	 11252	11406: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186463821173	   IO	 11252	11407: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186463821694	   IO	 11252	11408: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186463822214	   IO	 11252	11409: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186463822735	   IO	 11252	11410: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186463823256	   IO	 11252	11411: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186463824298	   IO	 11252	11412: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186463824819	   IO	 11252	11413: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186463825860	   IO	 11252	11414: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186463826381	   IO	 11252	11415: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186463827423	   IO	 11252	11416: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186463827944	   IO	 11252	11417: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186463877944	   IO	 11252	11418: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186463878464	   IO	 11252	11419: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186463878985	   IO	 11252	11420: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186463879506	   IO	 11252	11421: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186463880548	   IO	 11252	11422: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186463881069	   IO	 11252	11423: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186463881589	   IO	 11252	11424: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186463882110	   IO	 11252	11425: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186463883152	   IO	 11252	11426: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186463883673	   IO	 11252	11427: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186463884194	   IO	 11252	11428: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186463884714	   IO	 11252	11429: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186463885756	   IO	 11252	11430: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186463886277	   IO	 11252	11431: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186463887319	   IO	 11252	11432: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186463887839	   IO	 11252	11433: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186463888881	   IO	 11252	11434: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186463889402	   IO	 11252	11435: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186463892527	   IO	 11252	11436: W reg 0x00002410 val 77000011 [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186463893048	   IO	 11252	11437: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186463893569	   IO	 11252	11438: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463894089	   IO	 11252	11439: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186463894610	   IO	 11252	11440: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463895131	   IO	 11252	11441: W reg 0x00002418 val 00000005 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_MEM]
1186463895652	   IO	 11252	11442: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463896173	   IO	 11252	11443: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463896694	   IO	 11252	11444: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463897214	   IO	 11252	11445: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463897735	   IO	 11252	11446: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463898256	   IO	 11252	11447: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463898777	   IO	 11252	11448: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463899298	   IO	 11252	11449: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463899819	   IO	 11252	11450: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463900339	   IO	 11252	11451: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463901902	   IO	 11252	11452: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186463902423	   IO	 11252	11453: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186463902944	   IO	 11252	11454: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186463903464	   IO	 11252	11455: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186463904506	   IO	 11252	11456: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186463905027	   IO	 11252	11457: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186463905548	   IO	 11252	11458: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186463906069	   IO	 11252	11459: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186463907110	   IO	 11252	11460: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186463907631	   IO	 11252	11461: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186463908152	   IO	 11252	11462: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186463908673	   IO	 11252	11463: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186463909714	   IO	 11252	11464: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186463910235	   IO	 11252	11465: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186463911277	   IO	 11252	11466: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186463911798	   IO	 11252	11467: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186463912839	   IO	 11252	11468: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186463913360	   IO	 11252	11469: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186463954506	   IO	 11252	11470: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186463955548	   IO	 11252	11471: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186463956069	   IO	 11252	11472: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186463956589	   IO	 11252	11473: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186463957631	   IO	 11252	11474: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186463958152	   IO	 11252	11475: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186463958673	   IO	 11252	11476: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186463959194	   IO	 11252	11477: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186463960235	   IO	 11252	11478: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186463960756	   IO	 11252	11479: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186463961277	   IO	 11252	11480: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186463961798	   IO	 11252	11481: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186463962839	   IO	 11252	11482: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186463963360	   IO	 11252	11483: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186463964402	   IO	 11252	11484: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186463964923	   IO	 11252	11485: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186463965964	   IO	 11252	11486: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186463966485	   IO	 11252	11487: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186463969089	   IO	 11252	11488: W reg 0x00002410 val 75000016 [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186463969089	   IO	 11252	11489: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186463970131	   IO	 11252	11490: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463970131	   IO	 11252	11491: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186463971173	   IO	 11252	11492: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463971173	   IO	 11252	11493: W reg 0x00002418 val 00000005 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_MEM]
1186463972214	   IO	 11252	11494: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463972735	   IO	 11252	11495: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463973256	   IO	 11252	11496: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463973777	   IO	 11252	11497: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463974298	   IO	 11252	11498: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463974819	   IO	 11252	11499: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463975339	   IO	 11252	11500: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463975860	   IO	 11252	11501: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463976381	   IO	 11252	11502: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463976902	   IO	 11252	11503: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186463978464	   IO	 11252	11504: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186463978985	   IO	 11252	11505: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186463979506	   IO	 11252	11506: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186463980027	   IO	 11252	11507: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186463980548	   IO	 11252	11508: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186463981069	   IO	 11252	11509: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186463981589	   IO	 11252	11510: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186463982110	   IO	 11252	11511: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186463983152	   IO	 11252	11512: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186463983673	   IO	 11252	11513: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186463984194	   IO	 11252	11514: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186463984714	   IO	 11252	11515: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186463985756	   IO	 11252	11516: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186463986277	   IO	 11252	11517: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186463987319	   IO	 11252	11518: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186463987839	   IO	 11252	11519: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186463988881	   IO	 11252	11520: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186463989402	   IO	 11252	11521: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186465698777	   IO	 11252	11522: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186465699298	   IO	 11252	11523: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186465699819	   IO	 11252	11524: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186465700339	   IO	 11252	11525: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186465701381	   IO	 11252	11526: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186465701902	   IO	 11252	11527: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186465702423	   IO	 11252	11528: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186465702944	   IO	 11252	11529: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186465704506	   IO	 11252	11530: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186465705027	   IO	 11252	11531: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186465705548	   IO	 11252	11532: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186465706069	   IO	 11252	11533: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186465707631	   IO	 11252	11534: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186465708152	   IO	 11252	11535: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186465709194	   IO	 11252	11536: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186465709714	   IO	 11252	11537: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186465710756	   IO	 11252	11538: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186465711277	   IO	 11252	11539: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186465713881	   IO	 11252	11540: W reg 0x00002410 val 74800016 [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186465714402	   IO	 11252	11541: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186465715444	   IO	 11252	11542: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186465715964	   IO	 11252	11543: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186465716485	   IO	 11252	11544: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186465717006	   IO	 11252	11545: W reg 0x00002418 val 00000005 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_MEM]
1186465717527	   IO	 11252	11546: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186465718048	   IO	 11252	11547: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186465718569	   IO	 11252	11548: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186465719089	   IO	 11252	11549: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186465719610	   IO	 11252	11550: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186465720131	   IO	 11252	11551: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186465720652	   IO	 11252	11552: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186465721173	   IO	 11252	11553: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186465721694	   IO	 11252	11554: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186465722214	   IO	 11252	11555: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186465724298	   IO	 11252	11556: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186465724819	   IO	 11252	11557: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186465725339	   IO	 11252	11558: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186465725860	   IO	 11252	11559: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186465726902	   IO	 11252	11560: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186465727423	   IO	 11252	11561: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186465727944	   IO	 11252	11562: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186465728464	   IO	 11252	11563: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186465728985	   IO	 11252	11564: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186465729506	   IO	 11252	11565: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186465730027	   IO	 11252	11566: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186465730548	   IO	 11252	11567: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186465731589	   IO	 11252	11568: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186465732110	   IO	 11252	11569: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186465733152	   IO	 11252	11570: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186465733673	   IO	 11252	11571: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186465735235	   IO	 11252	11572: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186465735756	   IO	 11252	11573: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186466811798	   IO	 11252	11574: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186466812319	   IO	 11252	11575: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186466812839	   IO	 11252	11576: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186466813360	   IO	 11252	11577: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186466814402	   IO	 11252	11578: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186466814923	   IO	 11252	11579: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186466815444	   IO	 11252	11580: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186466815964	   IO	 11252	11581: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186466817527	   IO	 11252	11582: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186466818048	   IO	 11252	11583: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186466818569	   IO	 11252	11584: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186466819089	   IO	 11252	11585: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186466821173	   IO	 11252	11586: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186466821694	   IO	 11252	11587: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186466822735	   IO	 11252	11588: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186466823256	   IO	 11252	11589: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186466824298	   IO	 11252	11590: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186466824819	   IO	 11252	11591: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186466826902	   IO	 11252	11592: W reg 0x00002410 val 76200014 [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186466827423	   IO	 11252	11593: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186466827944	   IO	 11252	11594: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186466828464	   IO	 11252	11595: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186466828985	   IO	 11252	11596: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186466829506	   IO	 11252	11597: W reg 0x00002418 val 00000005 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_MEM]
1186466830027	   IO	 11252	11598: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186466830548	   IO	 11252	11599: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186466831069	   IO	 11252	11600: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186466831589	   IO	 11252	11601: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186466832110	   IO	 11252	11602: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186466832631	   IO	 11252	11603: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186466833152	   IO	 11252	11604: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186466833673	   IO	 11252	11605: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186466834194	   IO	 11252	11606: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186466834714	   IO	 11252	11607: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186466836277	   IO	 11252	11608: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186466836798	   IO	 11252	11609: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186466837319	   IO	 11252	11610: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186466837839	   IO	 11252	11611: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186466838881	   IO	 11252	11612: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186466839402	   IO	 11252	11613: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186466839923	   IO	 11252	11614: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186466840444	   IO	 11252	11615: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186466841485	   IO	 11252	11616: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186466842006	   IO	 11252	11617: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186466842527	   IO	 11252	11618: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186466843048	   IO	 11252	11619: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186466844089	   IO	 11252	11620: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186466844610	   IO	 11252	11621: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186466845652	   IO	 11252	11622: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186466846173	   IO	 11252	11623: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186466847214	   IO	 11252	11624: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186466847735	   IO	 11252	11625: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186467598256	   IO	 11252	11626: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186467598777	   IO	 11252	11627: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186467599819	   IO	 11252	11628: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186467600339	   IO	 11252	11629: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186467600860	   IO	 11252	11630: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186467601381	   IO	 11252	11631: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186467601902	   IO	 11252	11632: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186467602423	   IO	 11252	11633: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186467603464	   IO	 11252	11634: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186467603985	   IO	 11252	11635: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186467604506	   IO	 11252	11636: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186467605027	   IO	 11252	11637: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186467606589	   IO	 11252	11638: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186467607110	   IO	 11252	11639: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186467608152	   IO	 11252	11640: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186467608673	   IO	 11252	11641: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186467609714	   IO	 11252	11642: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186467610235	   IO	 11252	11643: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186467612839	   IO	 11252	11644: W reg 0x00002410 val 75800016 [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186467613360	   IO	 11252	11645: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186467613881	   IO	 11252	11646: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186467614402	   IO	 11252	11647: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186467614923	   IO	 11252	11648: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186467615444	   IO	 11252	11649: W reg 0x00002418 val 00000005 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_MEM]
1186467615964	   IO	 11252	11650: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186467616485	   IO	 11252	11651: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186467617006	   IO	 11252	11652: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186467617527	   IO	 11252	11653: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186467618048	   IO	 11252	11654: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186467618569	   IO	 11252	11655: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186467619089	   IO	 11252	11656: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186467619610	   IO	 11252	11657: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186467620131	   IO	 11252	11658: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186467620652	   IO	 11252	11659: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186467622214	   IO	 11252	11660: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186467622735	   IO	 11252	11661: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186467623256	   IO	 11252	11662: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186467623777	   IO	 11252	11663: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186467624298	   IO	 11252	11664: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186467624819	   IO	 11252	11665: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186467625339	   IO	 11252	11666: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186467625860	   IO	 11252	11667: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186467626902	   IO	 11252	11668: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186467627423	   IO	 11252	11669: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186467627944	   IO	 11252	11670: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186467628464	   IO	 11252	11671: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186467629506	   IO	 11252	11672: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186467630027	   IO	 11252	11673: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186467631069	   IO	 11252	11674: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186467631589	   IO	 11252	11675: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186467632631	   IO	 11252	11676: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186467633152	   IO	 11252	11677: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186470210756	   IO	 11252	11678: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186470211277	   IO	 11252	11679: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186470211798	   IO	 11252	11680: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186470212839	   IO	 11252	11681: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186470213881	   IO	 11252	11682: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186470214402	   IO	 11252	11683: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186470214923	   IO	 11252	11684: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186470215444	   IO	 11252	11685: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186470216485	   IO	 11252	11686: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186470217006	   IO	 11252	11687: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186470218048	   IO	 11252	11688: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186470218569	   IO	 11252	11689: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186470220652	   IO	 11252	11690: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186470221173	   IO	 11252	11691: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186470222214	   IO	 11252	11692: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186470222735	   IO	 11252	11693: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186470223777	   IO	 11252	11694: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186470224298	   IO	 11252	11695: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186470228985	   IO	 11252	11696: W reg 0x00002410 val 78000015 [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186470229506	   IO	 11252	11697: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186470230027	   IO	 11252	11698: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186470230548	   IO	 11252	11699: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186470231069	   IO	 11252	11700: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186470231589	   IO	 11252	11701: W reg 0x00002418 val 00000005 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_MEM]
1186470232110	   IO	 11252	11702: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186470232631	   IO	 11252	11703: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186470233152	   IO	 11252	11704: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186470233673	   IO	 11252	11705: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186470234194	   IO	 11252	11706: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186470234714	   IO	 11252	11707: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186470235235	   IO	 11252	11708: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186470235756	   IO	 11252	11709: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186470236277	   IO	 11252	11710: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186470236798	   IO	 11252	11711: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186470237319	   IO	 11252	11712: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186470239402	   IO	 11252	11713: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186470239923	   IO	 11252	11714: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186470240444	   IO	 11252	11715: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186470240964	   IO	 11252	11716: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186470241485	   IO	 11252	11717: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186470242006	   IO	 11252	11718: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186470242527	   IO	 11252	11719: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186470243048	   IO	 11252	11720: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186470244089	   IO	 11252	11721: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186470244610	   IO	 11252	11722: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186470245131	   IO	 11252	11723: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186470245652	   IO	 11252	11724: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186470246694	   IO	 11252	11725: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186470247214	   IO	 11252	11726: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186470248256	   IO	 11252	11727: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186470248777	   IO	 11252	11728: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186470249298	   IO	 11252	11729: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186470249819	   IO	 11252	11730: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186470682110	   IO	 11252	11731: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186470682631	   IO	 11252	11732: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186470683152	   IO	 11252	11733: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186470683673	   IO	 11252	11734: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186470684194	   IO	 11252	11735: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186470685235	   IO	 11252	11736: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186470685756	   IO	 11252	11737: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186470686277	   IO	 11252	11738: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186470686798	   IO	 11252	11739: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186470686798	   IO	 11252	11740: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186470687319	   IO	 11252	11741: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186470687839	   IO	 11252	11742: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186470688360	   IO	 11252	11743: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186470688881	   IO	 11252	11744: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186470689923	   IO	 11252	11745: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186470689923	   IO	 11252	11746: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186470690964	   IO	 11252	11747: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186470691485	   IO	 11252	11748: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186470693048	   IO	 11252	11749: W reg 0x00002410 val 82100013 [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186470693569	   IO	 11252	11750: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186470693569	   IO	 11252	11751: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186470694089	   IO	 11252	11752: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186470695131	   IO	 11252	11753: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186470695652	   IO	 11252	11754: W reg 0x00002418 val 00000005 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_MEM]
1186470695652	   IO	 11252	11755: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186470696173	   IO	 11252	11756: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186470696694	   IO	 11252	11757: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186470697214	   IO	 11252	11758: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186470697214	   IO	 11252	11759: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186470697735	   IO	 11252	11760: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186470698256	   IO	 11252	11761: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186470698256	   IO	 11252	11762: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186470698777	   IO	 11252	11763: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186470699298	   IO	 11252	11764: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186470699819	   IO	 11252	11765: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186470699819	   IO	 11252	11766: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186470700339	   IO	 11252	11767: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186470700860	   IO	 11252	11768: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186470701381	   IO	 11252	11769: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186470701902	   IO	 11252	11770: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186470702423	   IO	 11252	11771: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186470702423	   IO	 11252	11772: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186470702944	   IO	 11252	11773: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186470703464	   IO	 11252	11774: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186470703985	   IO	 11252	11775: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186470704506	   IO	 11252	11776: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186470704506	   IO	 11252	11777: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186470705027	   IO	 11252	11778: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186470705548	   IO	 11252	11779: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186470706069	   IO	 11252	11780: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186470706589	   IO	 11252	11781: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186470707110	   IO	 11252	11782: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186470707631	   IO	 11252	11783: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186470707631	   IO	 11252	11784: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186470708152	   IO	 11252	11785: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186470708673	   IO	 11252	11786: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186471084714	   IO	 11252	11787: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186471085235	   IO	 11252	11788: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186471086277	   IO	 11252	11789: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186471086277	   IO	 11252	11790: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186471086798	   IO	 11252	11791: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186471087319	   IO	 11252	11792: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186471087839	   IO	 11252	11793: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186471088360	   IO	 11252	11794: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186471088881	   IO	 11252	11795: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186471088881	   IO	 11252	11796: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186471089402	   IO	 11252	11797: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186471089923	   IO	 11252	11798: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186471090444	   IO	 11252	11799: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186471090964	   IO	 11252	11800: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186471091485	   IO	 11252	11801: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186471092006	   IO	 11252	11802: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186471092527	   IO	 11252	11803: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186471093048	   IO	 11252	11804: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186471094089	   IO	 11252	11805: W reg 0x00002410 val 78400015 [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186471094610	   IO	 11252	11806: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186471095131	   IO	 11252	11807: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186471095131	   IO	 11252	11808: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186471095652	   IO	 11252	11809: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186471096173	   IO	 11252	11810: W reg 0x00002418 val 00000005 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_MEM]
1186471096694	   IO	 11252	11811: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186471096694	   IO	 11252	11812: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186471097214	   IO	 11252	11813: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186471097735	   IO	 11252	11814: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186471097735	   IO	 11252	11815: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186471098256	   IO	 11252	11816: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186471098777	   IO	 11252	11817: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186471099298	   IO	 11252	11818: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186471099298	   IO	 11252	11819: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186471099819	   IO	 11252	11820: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186471100339	   IO	 11252	11821: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186471100339	   IO	 11252	11822: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186471100860	   IO	 11252	11823: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186471101381	   IO	 11252	11824: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186471101902	   IO	 11252	11825: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186471102423	   IO	 11252	11826: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186471102944	   IO	 11252	11827: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186471103464	   IO	 11252	11828: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186471103464	   IO	 11252	11829: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186471103985	   IO	 11252	11830: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186471104506	   IO	 11252	11831: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186471105027	   IO	 11252	11832: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186471105548	   IO	 11252	11833: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186471105548	   IO	 11252	11834: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186471106069	   IO	 11252	11835: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186471106589	   IO	 11252	11836: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186471107110	   IO	 11252	11837: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186471107631	   IO	 11252	11838: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186471108152	   IO	 11252	11839: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186471108673	   IO	 11252	11840: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186471109194	   IO	 11252	11841: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186471109714	   IO	 11252	11842: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186471509194	   IO	 11252	11843: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186471509714	   IO	 11252	11844: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186471510235	   IO	 11252	11845: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186471510756	   IO	 11252	11846: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186471511277	   IO	 11252	11847: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186471511798	   IO	 11252	11848: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186471512319	   IO	 11252	11849: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186471512319	   IO	 11252	11850: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186471512839	   IO	 11252	11851: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186471513360	   IO	 11252	11852: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186471513881	   IO	 11252	11853: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186471513881	   IO	 11252	11854: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186471514923	   IO	 11252	11855: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186471515444	   IO	 11252	11856: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186471515964	   IO	 11252	11857: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186471516485	   IO	 11252	11858: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186471517006	   IO	 11252	11859: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186471517006	   IO	 11252	11860: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186471519089	   IO	 11252	11861: W reg 0x00002410 val 834f800e [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186471519089	   IO	 11252	11862: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186471519610	   IO	 11252	11863: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186471520131	   IO	 11252	11864: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186471520131	   IO	 11252	11865: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186471520652	   IO	 11252	11866: W reg 0x00002418 val 00000005 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_MEM]
1186471521173	   IO	 11252	11867: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186471521694	   IO	 11252	11868: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186471521694	   IO	 11252	11869: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186471522214	   IO	 11252	11870: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186471522735	   IO	 11252	11871: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186471522735	   IO	 11252	11872: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186471523256	   IO	 11252	11873: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186471523777	   IO	 11252	11874: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186471524298	   IO	 11252	11875: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186471524298	   IO	 11252	11876: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186471524819	   IO	 11252	11877: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186471525339	   IO	 11252	11878: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186471525339	   IO	 11252	11879: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186471525860	   IO	 11252	11880: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186471526902	   IO	 11252	11881: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186471526902	   IO	 11252	11882: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186471527423	   IO	 11252	11883: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186471527944	   IO	 11252	11884: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186471528464	   IO	 11252	11885: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186471528464	   IO	 11252	11886: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186471528985	   IO	 11252	11887: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186471529506	   IO	 11252	11888: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186471530027	   IO	 11252	11889: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186471530548	   IO	 11252	11890: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186471530548	   IO	 11252	11891: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186471531069	   IO	 11252	11892: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186471531589	   IO	 11252	11893: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186471532110	   IO	 11252	11894: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186471532631	   IO	 11252	11895: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186471533152	   IO	 11252	11896: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186471533673	   IO	 11252	11897: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186471534194	   IO	 11252	11898: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186472022735	   IO	 11252	11899: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186472023256	   IO	 11252	11900: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186472023777	   IO	 11252	11901: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186472024298	   IO	 11252	11902: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186472024819	   IO	 11252	11903: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186472024819	   IO	 11252	11904: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186472025339	   IO	 11252	11905: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186472025860	   IO	 11252	11906: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186472026902	   IO	 11252	11907: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186472026902	   IO	 11252	11908: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186472027423	   IO	 11252	11909: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186472027944	   IO	 11252	11910: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186472028464	   IO	 11252	11911: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186472028985	   IO	 11252	11912: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186472030548	   IO	 11252	11913: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186472031069	   IO	 11252	11914: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186472031589	   IO	 11252	11915: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186472032110	   IO	 11252	11916: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186472033152	   IO	 11252	11917: W reg 0x00002410 val 834f800e [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186472033673	   IO	 11252	11918: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186472034194	   IO	 11252	11919: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186472034194	   IO	 11252	11920: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186472034714	   IO	 11252	11921: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186472035235	   IO	 11252	11922: W reg 0x00002418 val 00000005 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_MEM]
1186472035235	   IO	 11252	11923: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186472035756	   IO	 11252	11924: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186472036277	   IO	 11252	11925: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186472036798	   IO	 11252	11926: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186472036798	   IO	 11252	11927: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186472037319	   IO	 11252	11928: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186472037839	   IO	 11252	11929: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186472037839	   IO	 11252	11930: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186472038360	   IO	 11252	11931: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186472038881	   IO	 11252	11932: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186472038881	   IO	 11252	11933: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186472039402	   IO	 11252	11934: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186472039923	   IO	 11252	11935: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186472040444	   IO	 11252	11936: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186472041485	   IO	 11252	11937: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186472041485	   IO	 11252	11938: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186472042006	   IO	 11252	11939: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186472042527	   IO	 11252	11940: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186472043048	   IO	 11252	11941: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186472043048	   IO	 11252	11942: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186472043569	   IO	 11252	11943: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186472044089	   IO	 11252	11944: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186472044610	   IO	 11252	11945: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186472045131	   IO	 11252	11946: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186472045131	   IO	 11252	11947: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186472045652	   IO	 11252	11948: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186472046173	   IO	 11252	11949: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186472046694	   IO	 11252	11950: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186472047735	   IO	 11252	11951: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186472047735	   IO	 11252	11952: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186472048777	   IO	 11252	11953: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186472048777	   IO	 11252	11954: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186472062319	   IO	 11252	11955: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186472062839	   IO	 11252	11956: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186472063360	   IO	 11252	11957: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186472063360	   IO	 11252	11958: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186472063881	   IO	 11252	11959: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186472064402	   IO	 11252	11960: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186472064923	   IO	 11252	11961: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186472064923	   IO	 11252	11962: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186472065444	   IO	 11252	11963: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186472065964	   IO	 11252	11964: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186472066485	   IO	 11252	11965: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186472067006	   IO	 11252	11966: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186472067527	   IO	 11252	11967: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186472068048	   IO	 11252	11968: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186472068569	   IO	 11252	11969: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186472069089	   IO	 11252	11970: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186472069610	   IO	 11252	11971: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186472069610	   IO	 11252	11972: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186472071173	   IO	 11252	11973: W reg 0x00002410 val 834f800e [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186472071173	   IO	 11252	11974: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186472071694	   IO	 11252	11975: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186472072214	   IO	 11252	11976: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186472072735	   IO	 11252	11977: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186472072735	   IO	 11252	11978: W reg 0x00002418 val 00000005 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_MEM]
1186472073256	   IO	 11252	11979: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186472073777	   IO	 11252	11980: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186472073777	   IO	 11252	11981: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186472074298	   IO	 11252	11982: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186472074819	   IO	 11252	11983: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186472075339	   IO	 11252	11984: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186472075339	   IO	 11252	11985: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186472075860	   IO	 11252	11986: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186472076381	   IO	 11252	11987: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186472076381	   IO	 11252	11988: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186472076902	   IO	 11252	11989: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186472077423	   IO	 11252	11990: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186472077423	   IO	 11252	11991: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186472077944	   IO	 11252	11992: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186472078985	   IO	 11252	11993: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186472078985	   IO	 11252	11994: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186472079506	   IO	 11252	11995: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186472080027	   IO	 11252	11996: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186472080548	   IO	 11252	11997: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186472080548	   IO	 11252	11998: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186472081069	   IO	 11252	11999: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186472081589	   IO	 11252	12000: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186472082110	   IO	 11252	12001: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186472082631	   IO	 11252	12002: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186472082631	   IO	 11252	12003: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186472083152	   IO	 11252	12004: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186472083673	   IO	 11252	12005: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186472084194	   IO	 11252	12006: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186472084714	   IO	 11252	12007: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186472085235	   IO	 11252	12008: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186472085756	   IO	 11252	12009: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186472086277	   IO	 11252	12010: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186472092006	   IO	 11252	12011: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186472092527	   IO	 11252	12012: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186472093048	   IO	 11252	12013: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186472093048	   IO	 11252	12014: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186472093569	   IO	 11252	12015: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186472094089	   IO	 11252	12016: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186472094610	   IO	 11252	12017: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186472094610	   IO	 11252	12018: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186472095131	   IO	 11252	12019: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186472095652	   IO	 11252	12020: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186472096173	   IO	 11252	12021: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186472096694	   IO	 11252	12022: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186472097214	   IO	 11252	12023: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186472097735	   IO	 11252	12024: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186472098256	   IO	 11252	12025: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186472098777	   IO	 11252	12026: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186472099298	   IO	 11252	12027: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186472099819	   IO	 11252	12028: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186472100860	   IO	 11252	12029: W reg 0x00002410 val 834f800e [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186472101381	   IO	 11252	12030: W reg 0x00002414 val 0000ffff [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186472101381	   IO	 11252	12031: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186472101902	   IO	 11252	12032: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186472102423	   IO	 11252	12033: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186472102423	   IO	 11252	12034: W reg 0x00002418 val 00000005 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_MEM]
1186472102944	   IO	 11252	12035: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186472103464	   IO	 11252	12036: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186472103985	   IO	 11252	12037: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186472103985	   IO	 11252	12038: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186472104506	   IO	 11252	12039: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186472105027	   IO	 11252	12040: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186472105027	   IO	 11252	12041: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186472105548	   IO	 11252	12042: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186472106069	   IO	 11252	12043: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186472106069	   IO	 11252	12044: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186472106589	   IO	 11252	12045: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186472107110	   IO	 11252	12046: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186472107631	   IO	 11252	12047: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186472107631	   IO	 11252	12048: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186472108673	   IO	 11252	12049: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186472109194	   IO	 11252	12050: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186472109194	   IO	 11252	12051: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186472109714	   IO	 11252	12052: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186472110235	   IO	 11252	12053: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186472110756	   IO	 11252	12054: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186472110756	   IO	 11252	12055: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186472111277	   IO	 11252	12056: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186472111798	   IO	 11252	12057: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186472112319	   IO	 11252	12058: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186472112319	   IO	 11252	12059: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186472112839	   IO	 11252	12060: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186472113360	   IO	 11252	12061: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186472113881	   IO	 11252	12062: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186472114402	   IO	 11252	12063: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186472114923	   IO	 11252	12064: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186472115444	   IO	 11252	12065: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186472115964	   IO	 11252	12066: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186488900339	   IO	 11252	12067: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186488900860	   IO	 11252	12068: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186488901381	   IO	 11252	12069: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186488901381	   IO	 11252	12070: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186488902423	   IO	 11252	12071: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186488902944	   IO	 11252	12072: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186488903464	   IO	 11252	12073: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186488903464	   IO	 11252	12074: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186488904506	   IO	 11252	12075: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186488905027	   IO	 11252	12076: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186488905548	   IO	 11252	12077: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186488906069	   IO	 11252	12078: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186488907631	   IO	 11252	12079: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186488908152	   IO	 11252	12080: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186488909714	   IO	 11252	12081: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186488910235	   IO	 11252	12082: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186488911277	   IO	 11252	12083: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186488911277	   IO	 11252	12084: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186501925860	   IO	 11252	12085: W reg 0x00002410 val 0000002b [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_LO (RW)]
1186501926381	   IO	 11252	12086: W reg 0x00002414 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_LOCKADDR_HI (RW)]
1186501927423	   IO	 11252	12087: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186501927423	   IO	 11252	12088: W reg 0x00002418 val 00000002 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_LOCK]
1186501927944	   IO	 11252	12089: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186501928464	   IO	 11252	12090: W reg 0x00002418 val 00000005 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_FLUSH_MEM]
1186501928985	   IO	 11252	12091: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186501929506	   IO	 11252	12092: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186501930027	   IO	 11252	12093: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186501930027	   IO	 11252	12094: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186501930548	   IO	 11252	12095: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186501931069	   IO	 11252	12096: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186501931589	   IO	 11252	12097: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186501932110	   IO	 11252	12098: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186501932110	   IO	 11252	12099: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186501932631	   IO	 11252	12100: R reg 0x00002428 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186501933152	   IO	 11252	12101: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186501933673	   IO	 11252	12102: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186501935756	   IO	 11252	12103: W reg 0x00002430 val 42000001 [   MEM_MGMT |    MMU_AS0 | AS_TRANSCFG_LO]
1186501935756	   IO	 11252	12104: W reg 0x00002434 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_TRANSCFG_HI]
1186501936277	   IO	 11252	12105: W reg 0x00002400 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_TRANSTAB_LO (RW)]
1186501936798	   IO	 11252	12106: W reg 0x00002404 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_TRANSTAB_HI (RW)]
1186501936798	   IO	 11252	12107: W reg 0x00002408 val 888d8f88 [   MEM_MGMT |    MMU_AS0 | AS_MEMATTR_LO (RW)]
1186501937319	   IO	 11252	12108: W reg 0x0000240c val 00004c8d [   MEM_MGMT |    MMU_AS0 | AS_MEMATTR_HI (RW)]
1186501939923	   IO	 11252	12109: R reg 0x00002428 val 00000000 [   MEM_MGMT |    MMU_AS0 | AS_STATUS (RO)]
1186501939923	   IO	 11252	12110: W reg 0x00002418 val 00000001 [   MEM_MGMT |    MMU_AS0 | AS_COMMAND (WO) | AS_COMMAND_UPDATE]
1186502032110	   IO	 11252	12111: R reg 0x00000220 val 00000000 [   GPU_CTRL | L2_PWRTRANS_LO (RO) ]
1186502032631	   IO	 11252	12112: R reg 0x00000224 val 00000000 [   GPU_CTRL | L2_PWRTRANS_HI (RO) ]
1186502033152	   IO	 11252	12113: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186502034194	   IO	 11252	12114: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186502034714	   IO	 11252	12115: R reg 0x00000210 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_LO (RO) ]
1186502035235	   IO	 11252	12116: R reg 0x00000214 val 00000000 [   GPU_CTRL | TILER_PWRTRANS_HI (RO) ]
1186502035756	   IO	 11252	12117: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186502036277	   IO	 11252	12118: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
1186502037839	   IO	 11252	12119: R reg 0x00000200 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_LO (RO) ]
1186502038360	   IO	 11252	12120: R reg 0x00000204 val 00000000 [   GPU_CTRL | SHADER_PWRTRANS_HI (RO) ]
1186502038881	   IO	 11252	12121: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186502039402	   IO	 11252	12122: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186502042006	   IO	 11252	12123: R reg 0x00000160 val 00000001 [   GPU_CTRL | L2_READY_LO (RO) ]
1186502042527	   IO	 11252	12124: R reg 0x00000164 val 00000000 [   GPU_CTRL | L2_READY_HI (RO) ]
1186502044089	   IO	 11252	12125: R reg 0x00000140 val 000000ff [   GPU_CTRL | SHADER_READY_LO (RO) ]
1186502044610	   IO	 11252	12126: R reg 0x00000144 val 00000000 [   GPU_CTRL | SHADER_READY_HI (RO) ]
1186502045131	   IO	 11252	12127: R reg 0x00000150 val 00000001 [   GPU_CTRL | TILER_READY_LO (RO) ]
1186502045652	   IO	 11252	12128: R reg 0x00000154 val 00000000 [   GPU_CTRL | TILER_READY_HI (RO) ]
