// ==============================================================
// Generated by Vitis HLS v2025.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module cnn_accel_conv_relu (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        p_read,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        cnn_accel_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_conv_buf_address0,
        cnn_accel_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_conv_buf_ce0,
        cnn_accel_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_conv_buf_we0,
        cnn_accel_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_conv_buf_d0,
        cnn_accel_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_conv_buf_1_address0,
        cnn_accel_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_conv_buf_1_ce0,
        cnn_accel_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_conv_buf_1_we0,
        cnn_accel_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_conv_buf_1_d0,
        p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_5_address0,
        p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_5_ce0,
        p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_5_q0,
        p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_5_address1,
        p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_5_ce1,
        p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_5_q1,
        p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_4_address0,
        p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_4_ce0,
        p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_4_q0,
        p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_4_address1,
        p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_4_ce1,
        p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_4_q1,
        p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_3_address0,
        p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_3_ce0,
        p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_3_q0,
        p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_3_address1,
        p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_3_ce1,
        p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_3_q1,
        p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_2_address0,
        p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_2_ce0,
        p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_2_q0,
        p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_2_address1,
        p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_2_ce1,
        p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_2_q1,
        p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_1_address0,
        p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_1_ce0,
        p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_1_q0,
        p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_1_address1,
        p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_1_ce1,
        p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_1_q1,
        p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_address0,
        p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_ce0,
        p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_q0,
        p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_address1,
        p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_ce1,
        p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_q1
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [15:0] p_read;
input  [15:0] p_read1;
input  [15:0] p_read2;
input  [15:0] p_read3;
input  [15:0] p_read4;
input  [15:0] p_read5;
input  [15:0] p_read6;
input  [15:0] p_read7;
input  [15:0] p_read8;
input  [15:0] p_read9;
output  [8:0] cnn_accel_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_conv_buf_address0;
output   cnn_accel_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_conv_buf_ce0;
output   cnn_accel_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_conv_buf_we0;
output  [14:0] cnn_accel_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_conv_buf_d0;
output  [8:0] cnn_accel_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_conv_buf_1_address0;
output   cnn_accel_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_conv_buf_1_ce0;
output   cnn_accel_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_conv_buf_1_we0;
output  [14:0] cnn_accel_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_conv_buf_1_d0;
output  [7:0] p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_5_address0;
output   p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_5_ce0;
input  [15:0] p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_5_q0;
output  [7:0] p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_5_address1;
output   p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_5_ce1;
input  [15:0] p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_5_q1;
output  [7:0] p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_4_address0;
output   p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_4_ce0;
input  [15:0] p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_4_q0;
output  [7:0] p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_4_address1;
output   p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_4_ce1;
input  [15:0] p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_4_q1;
output  [7:0] p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_3_address0;
output   p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_3_ce0;
input  [15:0] p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_3_q0;
output  [7:0] p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_3_address1;
output   p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_3_ce1;
input  [15:0] p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_3_q1;
output  [7:0] p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_2_address0;
output   p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_2_ce0;
input  [15:0] p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_2_q0;
output  [7:0] p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_2_address1;
output   p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_2_ce1;
input  [15:0] p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_2_q1;
output  [7:0] p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_1_address0;
output   p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_1_ce0;
input  [15:0] p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_1_q0;
output  [7:0] p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_1_address1;
output   p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_1_ce1;
input  [15:0] p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_1_q1;
output  [7:0] p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_address0;
output   p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_ce0;
input  [15:0] p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_q0;
output  [7:0] p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_address1;
output   p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_ce1;
input  [15:0] p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_q1;

reg ap_idle;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_idle_pp0;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln30_fu_996_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg;
reg    ap_block_pp0_stage0_11001;
reg    ap_condition_exit_pp0_iter0_stage0_pp0_iter2_reg;
reg    ap_condition_exit_pp0_iter0_stage0_pp0_iter3_reg;
reg    ap_condition_exit_pp0_iter0_stage0_pp0_iter4_reg;
reg    ap_condition_exit_pp0_iter0_stage0_pp0_iter5_reg;
reg    ap_condition_exit_pp0_iter0_stage0_pp0_iter6_reg;
reg    ap_condition_exit_pp0_iter0_stage0_pp0_iter7_reg;
reg    ap_condition_exit_pp0_iter0_stage0_pp0_iter8_reg;
reg    ap_condition_exit_pp0_iter0_stage0_pp0_iter9_reg;
reg    ap_loop_exit_ready_delayed;
wire  signed [23:0] sext_ln36_fu_836_p1;
reg  signed [23:0] sext_ln36_reg_1812;
reg  signed [23:0] sext_ln36_reg_1812_pp0_iter1_reg;
reg  signed [23:0] sext_ln36_reg_1812_pp0_iter2_reg;
reg  signed [23:0] sext_ln36_reg_1812_pp0_iter3_reg;
reg  signed [23:0] sext_ln36_reg_1812_pp0_iter4_reg;
reg  signed [23:0] sext_ln36_reg_1812_pp0_iter5_reg;
reg  signed [23:0] sext_ln36_reg_1812_pp0_iter6_reg;
reg  signed [23:0] sext_ln36_reg_1812_pp0_iter7_reg;
reg  signed [23:0] sext_ln36_reg_1812_pp0_iter8_reg;
reg  signed [23:0] sext_ln36_reg_1812_pp0_iter9_reg;
reg  signed [23:0] sext_ln36_reg_1812_pp0_iter10_reg;
wire   [23:0] shl_i_i26_i_i814_i_i_fu_840_p3;
reg   [23:0] shl_i_i26_i_i814_i_i_reg_1817;
reg   [23:0] shl_i_i26_i_i814_i_i_reg_1817_pp0_iter1_reg;
reg   [23:0] shl_i_i26_i_i814_i_i_reg_1817_pp0_iter2_reg;
reg   [23:0] shl_i_i26_i_i814_i_i_reg_1817_pp0_iter3_reg;
reg   [23:0] shl_i_i26_i_i814_i_i_reg_1817_pp0_iter4_reg;
reg   [23:0] shl_i_i26_i_i814_i_i_reg_1817_pp0_iter5_reg;
reg   [23:0] shl_i_i26_i_i814_i_i_reg_1817_pp0_iter6_reg;
reg   [23:0] shl_i_i26_i_i814_i_i_reg_1817_pp0_iter7_reg;
reg   [23:0] shl_i_i26_i_i814_i_i_reg_1817_pp0_iter8_reg;
reg   [23:0] shl_i_i26_i_i814_i_i_reg_1817_pp0_iter9_reg;
reg   [23:0] shl_i_i26_i_i814_i_i_reg_1817_pp0_iter10_reg;
reg   [23:0] shl_i_i26_i_i814_i_i_reg_1817_pp0_iter11_reg;
reg   [23:0] shl_i_i26_i_i814_i_i_reg_1817_pp0_iter12_reg;
wire  signed [23:0] sext_ln37_fu_848_p1;
reg  signed [23:0] sext_ln37_reg_1822;
reg  signed [23:0] sext_ln37_reg_1822_pp0_iter1_reg;
reg  signed [23:0] sext_ln37_reg_1822_pp0_iter2_reg;
reg  signed [23:0] sext_ln37_reg_1822_pp0_iter3_reg;
reg  signed [23:0] sext_ln37_reg_1822_pp0_iter4_reg;
reg  signed [23:0] sext_ln37_reg_1822_pp0_iter5_reg;
reg  signed [23:0] sext_ln37_reg_1822_pp0_iter6_reg;
reg  signed [23:0] sext_ln37_reg_1822_pp0_iter7_reg;
reg  signed [23:0] sext_ln37_reg_1822_pp0_iter8_reg;
reg  signed [23:0] sext_ln37_reg_1822_pp0_iter9_reg;
reg  signed [23:0] sext_ln37_reg_1822_pp0_iter10_reg;
reg  signed [23:0] sext_ln37_reg_1822_pp0_iter11_reg;
wire  signed [23:0] sext_ln38_fu_852_p1;
reg  signed [23:0] sext_ln38_reg_1827;
reg  signed [23:0] sext_ln38_reg_1827_pp0_iter1_reg;
reg  signed [23:0] sext_ln38_reg_1827_pp0_iter2_reg;
reg  signed [23:0] sext_ln38_reg_1827_pp0_iter3_reg;
reg  signed [23:0] sext_ln38_reg_1827_pp0_iter4_reg;
reg  signed [23:0] sext_ln38_reg_1827_pp0_iter5_reg;
reg  signed [23:0] sext_ln38_reg_1827_pp0_iter6_reg;
reg  signed [23:0] sext_ln38_reg_1827_pp0_iter7_reg;
reg  signed [23:0] sext_ln38_reg_1827_pp0_iter8_reg;
reg  signed [23:0] sext_ln38_reg_1827_pp0_iter9_reg;
reg  signed [23:0] sext_ln38_reg_1827_pp0_iter10_reg;
reg  signed [23:0] sext_ln38_reg_1827_pp0_iter11_reg;
reg  signed [23:0] sext_ln38_reg_1827_pp0_iter12_reg;
wire  signed [23:0] sext_ln39_fu_856_p1;
reg  signed [23:0] sext_ln39_reg_1832;
reg  signed [23:0] sext_ln39_reg_1832_pp0_iter1_reg;
reg  signed [23:0] sext_ln39_reg_1832_pp0_iter2_reg;
reg  signed [23:0] sext_ln39_reg_1832_pp0_iter3_reg;
reg  signed [23:0] sext_ln39_reg_1832_pp0_iter4_reg;
reg  signed [23:0] sext_ln39_reg_1832_pp0_iter5_reg;
reg  signed [23:0] sext_ln39_reg_1832_pp0_iter6_reg;
reg  signed [23:0] sext_ln39_reg_1832_pp0_iter7_reg;
reg  signed [23:0] sext_ln39_reg_1832_pp0_iter8_reg;
reg  signed [23:0] sext_ln39_reg_1832_pp0_iter9_reg;
reg  signed [23:0] sext_ln39_reg_1832_pp0_iter10_reg;
reg  signed [23:0] sext_ln39_reg_1832_pp0_iter11_reg;
reg  signed [23:0] sext_ln39_reg_1832_pp0_iter12_reg;
reg  signed [23:0] sext_ln39_reg_1832_pp0_iter13_reg;
wire  signed [23:0] sext_ln40_fu_860_p1;
reg  signed [23:0] sext_ln40_reg_1837;
reg  signed [23:0] sext_ln40_reg_1837_pp0_iter1_reg;
reg  signed [23:0] sext_ln40_reg_1837_pp0_iter2_reg;
reg  signed [23:0] sext_ln40_reg_1837_pp0_iter3_reg;
reg  signed [23:0] sext_ln40_reg_1837_pp0_iter4_reg;
reg  signed [23:0] sext_ln40_reg_1837_pp0_iter5_reg;
reg  signed [23:0] sext_ln40_reg_1837_pp0_iter6_reg;
reg  signed [23:0] sext_ln40_reg_1837_pp0_iter7_reg;
reg  signed [23:0] sext_ln40_reg_1837_pp0_iter8_reg;
reg  signed [23:0] sext_ln40_reg_1837_pp0_iter9_reg;
reg  signed [23:0] sext_ln40_reg_1837_pp0_iter10_reg;
reg  signed [23:0] sext_ln40_reg_1837_pp0_iter11_reg;
reg  signed [23:0] sext_ln40_reg_1837_pp0_iter12_reg;
reg  signed [23:0] sext_ln40_reg_1837_pp0_iter13_reg;
reg  signed [23:0] sext_ln40_reg_1837_pp0_iter14_reg;
wire  signed [23:0] sext_ln41_fu_864_p1;
reg  signed [23:0] sext_ln41_reg_1842;
reg  signed [23:0] sext_ln41_reg_1842_pp0_iter1_reg;
reg  signed [23:0] sext_ln41_reg_1842_pp0_iter2_reg;
reg  signed [23:0] sext_ln41_reg_1842_pp0_iter3_reg;
reg  signed [23:0] sext_ln41_reg_1842_pp0_iter4_reg;
reg  signed [23:0] sext_ln41_reg_1842_pp0_iter5_reg;
reg  signed [23:0] sext_ln41_reg_1842_pp0_iter6_reg;
reg  signed [23:0] sext_ln41_reg_1842_pp0_iter7_reg;
reg  signed [23:0] sext_ln41_reg_1842_pp0_iter8_reg;
reg  signed [23:0] sext_ln41_reg_1842_pp0_iter9_reg;
reg  signed [23:0] sext_ln41_reg_1842_pp0_iter10_reg;
reg  signed [23:0] sext_ln41_reg_1842_pp0_iter11_reg;
reg  signed [23:0] sext_ln41_reg_1842_pp0_iter12_reg;
reg  signed [23:0] sext_ln41_reg_1842_pp0_iter13_reg;
reg  signed [23:0] sext_ln41_reg_1842_pp0_iter14_reg;
reg  signed [23:0] sext_ln41_reg_1842_pp0_iter15_reg;
wire  signed [23:0] sext_ln42_fu_868_p1;
reg  signed [23:0] sext_ln42_reg_1847;
reg  signed [23:0] sext_ln42_reg_1847_pp0_iter1_reg;
reg  signed [23:0] sext_ln42_reg_1847_pp0_iter2_reg;
reg  signed [23:0] sext_ln42_reg_1847_pp0_iter3_reg;
reg  signed [23:0] sext_ln42_reg_1847_pp0_iter4_reg;
reg  signed [23:0] sext_ln42_reg_1847_pp0_iter5_reg;
reg  signed [23:0] sext_ln42_reg_1847_pp0_iter6_reg;
reg  signed [23:0] sext_ln42_reg_1847_pp0_iter7_reg;
reg  signed [23:0] sext_ln42_reg_1847_pp0_iter8_reg;
reg  signed [23:0] sext_ln42_reg_1847_pp0_iter9_reg;
reg  signed [23:0] sext_ln42_reg_1847_pp0_iter10_reg;
reg  signed [23:0] sext_ln42_reg_1847_pp0_iter11_reg;
reg  signed [23:0] sext_ln42_reg_1847_pp0_iter12_reg;
reg  signed [23:0] sext_ln42_reg_1847_pp0_iter13_reg;
reg  signed [23:0] sext_ln42_reg_1847_pp0_iter14_reg;
reg  signed [23:0] sext_ln42_reg_1847_pp0_iter15_reg;
reg  signed [23:0] sext_ln42_reg_1847_pp0_iter16_reg;
wire  signed [23:0] sext_ln43_fu_872_p1;
reg  signed [23:0] sext_ln43_reg_1852;
reg  signed [23:0] sext_ln43_reg_1852_pp0_iter1_reg;
reg  signed [23:0] sext_ln43_reg_1852_pp0_iter2_reg;
reg  signed [23:0] sext_ln43_reg_1852_pp0_iter3_reg;
reg  signed [23:0] sext_ln43_reg_1852_pp0_iter4_reg;
reg  signed [23:0] sext_ln43_reg_1852_pp0_iter5_reg;
reg  signed [23:0] sext_ln43_reg_1852_pp0_iter6_reg;
reg  signed [23:0] sext_ln43_reg_1852_pp0_iter7_reg;
reg  signed [23:0] sext_ln43_reg_1852_pp0_iter8_reg;
reg  signed [23:0] sext_ln43_reg_1852_pp0_iter9_reg;
reg  signed [23:0] sext_ln43_reg_1852_pp0_iter10_reg;
reg  signed [23:0] sext_ln43_reg_1852_pp0_iter11_reg;
reg  signed [23:0] sext_ln43_reg_1852_pp0_iter12_reg;
reg  signed [23:0] sext_ln43_reg_1852_pp0_iter13_reg;
reg  signed [23:0] sext_ln43_reg_1852_pp0_iter14_reg;
reg  signed [23:0] sext_ln43_reg_1852_pp0_iter15_reg;
reg  signed [23:0] sext_ln43_reg_1852_pp0_iter16_reg;
reg  signed [23:0] sext_ln43_reg_1852_pp0_iter17_reg;
wire  signed [23:0] sext_ln44_fu_876_p1;
reg  signed [23:0] sext_ln44_reg_1857;
reg  signed [23:0] sext_ln44_reg_1857_pp0_iter1_reg;
reg  signed [23:0] sext_ln44_reg_1857_pp0_iter2_reg;
reg  signed [23:0] sext_ln44_reg_1857_pp0_iter3_reg;
reg  signed [23:0] sext_ln44_reg_1857_pp0_iter4_reg;
reg  signed [23:0] sext_ln44_reg_1857_pp0_iter5_reg;
reg  signed [23:0] sext_ln44_reg_1857_pp0_iter6_reg;
reg  signed [23:0] sext_ln44_reg_1857_pp0_iter7_reg;
reg  signed [23:0] sext_ln44_reg_1857_pp0_iter8_reg;
reg  signed [23:0] sext_ln44_reg_1857_pp0_iter9_reg;
reg  signed [23:0] sext_ln44_reg_1857_pp0_iter10_reg;
reg  signed [23:0] sext_ln44_reg_1857_pp0_iter11_reg;
reg  signed [23:0] sext_ln44_reg_1857_pp0_iter12_reg;
reg  signed [23:0] sext_ln44_reg_1857_pp0_iter13_reg;
reg  signed [23:0] sext_ln44_reg_1857_pp0_iter14_reg;
reg  signed [23:0] sext_ln44_reg_1857_pp0_iter15_reg;
reg  signed [23:0] sext_ln44_reg_1857_pp0_iter16_reg;
reg  signed [23:0] sext_ln44_reg_1857_pp0_iter17_reg;
reg  signed [23:0] sext_ln44_reg_1857_pp0_iter18_reg;
wire   [4:0] select_ln30_1_fu_926_p3;
reg   [4:0] select_ln30_1_reg_1862;
wire   [4:0] i_fu_934_p3;
reg   [4:0] i_reg_1867;
reg   [4:0] i_reg_1867_pp0_iter1_reg;
reg   [4:0] i_reg_1867_pp0_iter2_reg;
reg   [4:0] i_reg_1867_pp0_iter3_reg;
reg   [4:0] i_reg_1867_pp0_iter4_reg;
reg   [4:0] i_reg_1867_pp0_iter5_reg;
reg   [4:0] i_reg_1867_pp0_iter6_reg;
reg   [4:0] i_reg_1867_pp0_iter7_reg;
reg   [4:0] i_reg_1867_pp0_iter8_reg;
reg   [4:0] i_reg_1867_pp0_iter9_reg;
reg   [4:0] i_reg_1867_pp0_iter10_reg;
reg   [4:0] i_reg_1867_pp0_iter11_reg;
reg   [4:0] i_reg_1867_pp0_iter12_reg;
reg   [4:0] i_reg_1867_pp0_iter13_reg;
reg   [4:0] i_reg_1867_pp0_iter14_reg;
reg   [4:0] i_reg_1867_pp0_iter15_reg;
reg   [4:0] i_reg_1867_pp0_iter16_reg;
reg   [4:0] i_reg_1867_pp0_iter17_reg;
reg   [4:0] i_reg_1867_pp0_iter18_reg;
reg   [4:0] i_reg_1867_pp0_iter19_reg;
wire   [0:0] trunc_ln31_fu_948_p1;
reg   [0:0] trunc_ln31_reg_1875;
reg   [0:0] trunc_ln31_reg_1875_pp0_iter1_reg;
reg   [0:0] trunc_ln31_reg_1875_pp0_iter2_reg;
reg   [0:0] trunc_ln31_reg_1875_pp0_iter3_reg;
reg   [0:0] trunc_ln31_reg_1875_pp0_iter4_reg;
reg   [0:0] trunc_ln31_reg_1875_pp0_iter5_reg;
reg   [0:0] trunc_ln31_reg_1875_pp0_iter6_reg;
reg   [0:0] trunc_ln31_reg_1875_pp0_iter7_reg;
reg   [0:0] trunc_ln31_reg_1875_pp0_iter8_reg;
reg   [0:0] trunc_ln31_reg_1875_pp0_iter9_reg;
reg   [0:0] trunc_ln31_reg_1875_pp0_iter10_reg;
reg   [0:0] trunc_ln31_reg_1875_pp0_iter11_reg;
reg   [0:0] trunc_ln31_reg_1875_pp0_iter12_reg;
reg   [0:0] trunc_ln31_reg_1875_pp0_iter13_reg;
reg   [0:0] trunc_ln31_reg_1875_pp0_iter14_reg;
reg   [0:0] trunc_ln31_reg_1875_pp0_iter15_reg;
reg   [0:0] trunc_ln31_reg_1875_pp0_iter16_reg;
reg   [0:0] trunc_ln31_reg_1875_pp0_iter17_reg;
reg   [0:0] trunc_ln31_reg_1875_pp0_iter18_reg;
reg   [0:0] trunc_ln31_reg_1875_pp0_iter19_reg;
reg   [0:0] trunc_ln31_reg_1875_pp0_iter20_reg;
reg   [0:0] trunc_ln31_reg_1875_pp0_iter21_reg;
reg   [0:0] trunc_ln31_reg_1875_pp0_iter22_reg;
reg   [3:0] lshr_ln_reg_1888;
reg   [3:0] lshr_ln_reg_1888_pp0_iter1_reg;
reg   [3:0] lshr_ln_reg_1888_pp0_iter2_reg;
reg   [3:0] lshr_ln_reg_1888_pp0_iter3_reg;
reg   [3:0] lshr_ln_reg_1888_pp0_iter4_reg;
reg   [3:0] lshr_ln_reg_1888_pp0_iter5_reg;
reg   [3:0] lshr_ln_reg_1888_pp0_iter6_reg;
reg   [3:0] lshr_ln_reg_1888_pp0_iter7_reg;
reg   [3:0] lshr_ln_reg_1888_pp0_iter8_reg;
reg   [3:0] lshr_ln_reg_1888_pp0_iter9_reg;
reg   [3:0] lshr_ln_reg_1888_pp0_iter10_reg;
reg   [3:0] lshr_ln_reg_1888_pp0_iter11_reg;
reg   [3:0] lshr_ln_reg_1888_pp0_iter12_reg;
reg   [3:0] lshr_ln_reg_1888_pp0_iter13_reg;
reg   [3:0] lshr_ln_reg_1888_pp0_iter14_reg;
reg   [3:0] lshr_ln_reg_1888_pp0_iter15_reg;
reg   [3:0] lshr_ln_reg_1888_pp0_iter16_reg;
reg   [3:0] lshr_ln_reg_1888_pp0_iter17_reg;
reg   [3:0] lshr_ln_reg_1888_pp0_iter18_reg;
reg   [3:0] lshr_ln_reg_1888_pp0_iter19_reg;
reg   [3:0] lshr_ln_reg_1888_pp0_iter20_reg;
reg   [3:0] lshr_ln_reg_1888_pp0_iter21_reg;
reg   [3:0] lshr_ln1_reg_1895;
reg   [3:0] lshr_ln1_reg_1895_pp0_iter1_reg;
reg   [3:0] lshr_ln1_reg_1895_pp0_iter2_reg;
reg   [3:0] lshr_ln1_reg_1895_pp0_iter3_reg;
reg   [3:0] lshr_ln1_reg_1895_pp0_iter4_reg;
reg   [3:0] lshr_ln1_reg_1895_pp0_iter5_reg;
reg   [3:0] lshr_ln1_reg_1895_pp0_iter6_reg;
reg   [3:0] lshr_ln1_reg_1895_pp0_iter7_reg;
reg   [3:0] lshr_ln1_reg_1895_pp0_iter8_reg;
wire   [0:0] icmp_ln31_fu_990_p2;
reg   [0:0] icmp_ln31_reg_1900;
reg   [0:0] icmp_ln30_reg_1905;
reg   [3:0] tmp_11_reg_1909;
reg   [3:0] tmp_11_reg_1909_pp0_iter2_reg;
reg   [3:0] tmp_11_reg_1909_pp0_iter3_reg;
reg   [3:0] tmp_11_reg_1909_pp0_iter4_reg;
reg   [3:0] tmp_11_reg_1909_pp0_iter5_reg;
reg   [3:0] tmp_11_reg_1909_pp0_iter6_reg;
reg   [3:0] tmp_11_reg_1909_pp0_iter7_reg;
reg   [3:0] tmp_11_reg_1909_pp0_iter8_reg;
reg   [3:0] tmp_reg_1915;
wire   [1:0] trunc_ln30_fu_1060_p1;
reg   [1:0] trunc_ln30_reg_1921;
reg   [1:0] trunc_ln30_reg_1921_pp0_iter9_reg;
reg   [3:0] tmp_13_reg_1937;
wire   [15:0] select_ln36_fu_1358_p3;
reg  signed [15:0] select_ln36_reg_2213;
wire   [15:0] select_ln37_fu_1365_p3;
reg   [15:0] select_ln37_reg_2218;
reg  signed [15:0] select_ln37_reg_2218_pp0_iter11_reg;
wire   [15:0] select_ln38_fu_1372_p3;
reg   [15:0] select_ln38_reg_2223;
reg   [15:0] select_ln38_reg_2223_pp0_iter11_reg;
reg  signed [15:0] select_ln38_reg_2223_pp0_iter12_reg;
wire   [15:0] select_ln39_fu_1417_p3;
reg   [15:0] select_ln39_reg_2228;
reg   [15:0] select_ln39_reg_2228_pp0_iter11_reg;
reg   [15:0] select_ln39_reg_2228_pp0_iter12_reg;
reg  signed [15:0] select_ln39_reg_2228_pp0_iter13_reg;
wire   [15:0] select_ln40_fu_1424_p3;
reg   [15:0] select_ln40_reg_2233;
reg   [15:0] select_ln40_reg_2233_pp0_iter11_reg;
reg   [15:0] select_ln40_reg_2233_pp0_iter12_reg;
reg   [15:0] select_ln40_reg_2233_pp0_iter13_reg;
reg  signed [15:0] select_ln40_reg_2233_pp0_iter14_reg;
wire   [15:0] select_ln41_fu_1431_p3;
reg   [15:0] select_ln41_reg_2238;
reg   [15:0] select_ln41_reg_2238_pp0_iter11_reg;
reg   [15:0] select_ln41_reg_2238_pp0_iter12_reg;
reg   [15:0] select_ln41_reg_2238_pp0_iter13_reg;
reg   [15:0] select_ln41_reg_2238_pp0_iter14_reg;
reg  signed [15:0] select_ln41_reg_2238_pp0_iter15_reg;
wire   [15:0] select_ln42_fu_1476_p3;
reg   [15:0] select_ln42_reg_2243;
reg   [15:0] select_ln42_reg_2243_pp0_iter11_reg;
reg   [15:0] select_ln42_reg_2243_pp0_iter12_reg;
reg   [15:0] select_ln42_reg_2243_pp0_iter13_reg;
reg   [15:0] select_ln42_reg_2243_pp0_iter14_reg;
reg   [15:0] select_ln42_reg_2243_pp0_iter15_reg;
reg  signed [15:0] select_ln42_reg_2243_pp0_iter16_reg;
wire   [15:0] select_ln43_fu_1483_p3;
reg   [15:0] select_ln43_reg_2248;
reg   [15:0] select_ln43_reg_2248_pp0_iter11_reg;
reg   [15:0] select_ln43_reg_2248_pp0_iter12_reg;
reg   [15:0] select_ln43_reg_2248_pp0_iter13_reg;
reg   [15:0] select_ln43_reg_2248_pp0_iter14_reg;
reg   [15:0] select_ln43_reg_2248_pp0_iter15_reg;
reg   [15:0] select_ln43_reg_2248_pp0_iter16_reg;
reg  signed [15:0] select_ln43_reg_2248_pp0_iter17_reg;
wire   [15:0] select_ln44_fu_1490_p3;
reg   [15:0] select_ln44_reg_2253;
reg   [15:0] select_ln44_reg_2253_pp0_iter11_reg;
reg   [15:0] select_ln44_reg_2253_pp0_iter12_reg;
reg   [15:0] select_ln44_reg_2253_pp0_iter13_reg;
reg   [15:0] select_ln44_reg_2253_pp0_iter14_reg;
reg   [15:0] select_ln44_reg_2253_pp0_iter15_reg;
reg   [15:0] select_ln44_reg_2253_pp0_iter16_reg;
reg   [15:0] select_ln44_reg_2253_pp0_iter17_reg;
reg  signed [15:0] select_ln44_reg_2253_pp0_iter18_reg;
wire   [14:0] select_ln47_fu_1690_p3;
reg   [14:0] select_ln47_reg_2353;
reg   [0:0] ap_phi_mux_icmp_ln31343_phi_fu_715_p4;
wire    ap_loop_init;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln36_3_fu_1170_p1;
wire   [63:0] zext_ln39_1_fu_1186_p1;
wire   [63:0] zext_ln42_1_fu_1202_p1;
wire   [63:0] zext_ln37_1_fu_1221_p1;
wire   [63:0] zext_ln40_fu_1237_p1;
wire   [63:0] zext_ln43_fu_1253_p1;
wire   [63:0] zext_ln38_1_fu_1278_p1;
wire   [63:0] zext_ln41_fu_1294_p1;
wire   [63:0] zext_ln44_fu_1310_p1;
wire   [63:0] zext_ln47_1_fu_1698_p1;
reg   [9:0] indvar_flatten339_fu_124;
wire   [9:0] add_ln30_fu_978_p2;
reg   [9:0] ap_sig_allocacmp_indvar_flatten339_load;
reg   [4:0] i340_fu_128;
reg   [4:0] ap_sig_allocacmp_i340_load;
reg   [4:0] j341_fu_132;
wire   [4:0] j_fu_962_p2;
reg   [4:0] ap_sig_allocacmp_j341_load;
reg   [4:0] indvars_iv_next14_i_i342_fu_136;
wire   [4:0] indvars_iv_next14_i_i_fu_984_p2;
reg   [4:0] ap_sig_allocacmp_indvars_iv_next14_i_i342_load;
reg    p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_5_ce1_local;
reg   [7:0] p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_5_address1_local;
reg    p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_5_ce0_local;
reg   [7:0] p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_5_address0_local;
reg    p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_4_ce1_local;
reg   [7:0] p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_4_address1_local;
reg    p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_4_ce0_local;
reg   [7:0] p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_4_address0_local;
reg    p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_3_ce1_local;
reg   [7:0] p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_3_address1_local;
reg    p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_3_ce0_local;
reg   [7:0] p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_3_address0_local;
reg    p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_2_ce1_local;
reg   [7:0] p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_2_address1_local;
reg    p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_2_ce0_local;
reg   [7:0] p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_2_address0_local;
reg    p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_1_ce1_local;
reg   [7:0] p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_1_address1_local;
reg    p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_1_ce0_local;
reg   [7:0] p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_1_address0_local;
reg    p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_ce1_local;
reg   [7:0] p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_address1_local;
reg    p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_ce0_local;
reg   [7:0] p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_address0_local;
reg    cnn_accel_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_conv_buf_we0_local;
reg    cnn_accel_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_conv_buf_ce0_local;
reg    cnn_accel_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_conv_buf_1_we0_local;
reg    cnn_accel_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_conv_buf_1_ce0_local;
wire   [15:0] grp_fu_722_p7;
wire   [15:0] grp_fu_741_p7;
wire   [15:0] grp_fu_760_p7;
wire   [15:0] grp_fu_779_p7;
wire   [15:0] grp_fu_798_p7;
wire   [15:0] grp_fu_817_p7;
wire   [4:0] indvars_iv_next14_i_i_mid1_fu_920_p2;
wire   [2:0] grp_fu_942_p1;
wire   [4:0] select_ln30_fu_912_p3;
wire   [4:0] mul2_fu_1025_p0;
wire   [6:0] mul2_fu_1025_p1;
wire   [10:0] mul2_fu_1025_p2;
wire   [4:0] mul_ln30_fu_1044_p0;
wire   [6:0] mul_ln30_fu_1044_p1;
wire   [10:0] mul_ln30_fu_1044_p2;
wire   [1:0] grp_fu_942_p2;
wire   [4:0] empty_fu_1064_p2;
wire   [4:0] mul_ln31_fu_1073_p0;
wire   [6:0] mul_ln31_fu_1073_p1;
wire   [10:0] mul_ln31_fu_1073_p2;
wire   [4:0] tmp_10_fu_1096_p3;
wire   [7:0] p_shl1_fu_1089_p3;
wire   [7:0] zext_ln36_fu_1103_p1;
wire   [4:0] tmp_12_fu_1120_p3;
wire   [7:0] p_shl2_fu_1113_p3;
wire   [7:0] zext_ln39_fu_1127_p1;
wire   [4:0] tmp_14_fu_1144_p3;
wire   [7:0] p_shl_fu_1137_p3;
wire   [7:0] zext_ln42_fu_1151_p1;
wire   [7:0] sub_ln36_fu_1107_p2;
wire   [7:0] zext_ln36_2_fu_1161_p1;
wire   [7:0] add_ln36_1_fu_1164_p2;
wire   [7:0] sub_ln39_fu_1131_p2;
wire   [7:0] add_ln39_1_fu_1180_p2;
wire   [7:0] sub_ln42_fu_1155_p2;
wire   [7:0] add_ln42_1_fu_1196_p2;
wire   [7:0] zext_ln37_fu_1212_p1;
wire   [7:0] add_ln37_2_fu_1215_p2;
wire   [7:0] add_ln40_1_fu_1231_p2;
wire   [7:0] add_ln43_1_fu_1247_p2;
wire   [3:0] add_ln38_fu_1263_p2;
wire   [7:0] zext_ln38_fu_1268_p1;
wire   [7:0] add_ln38_2_fu_1272_p2;
wire   [7:0] add_ln41_1_fu_1288_p2;
wire   [7:0] add_ln44_1_fu_1304_p2;
wire   [15:0] tmp_i_fu_1320_p7;
wire   [15:0] tmp_1_i_fu_1339_p7;
wire   [15:0] tmp_1_i_fu_1339_p9;
wire   [15:0] tmp_i_fu_1320_p9;
wire   [15:0] grp_fu_722_p9;
wire   [15:0] grp_fu_741_p9;
wire   [15:0] tmp_9_i_fu_1379_p7;
wire   [15:0] tmp_i_25_fu_1398_p7;
wire   [15:0] tmp_i_25_fu_1398_p9;
wire   [15:0] tmp_9_i_fu_1379_p9;
wire   [15:0] grp_fu_760_p9;
wire   [15:0] grp_fu_779_p9;
wire   [15:0] tmp_11_i_fu_1438_p7;
wire   [15:0] tmp_12_i_fu_1457_p7;
wire   [15:0] tmp_12_i_fu_1457_p9;
wire   [15:0] tmp_11_i_fu_1438_p9;
wire   [15:0] grp_fu_798_p9;
wire   [15:0] grp_fu_817_p9;
wire  signed [23:0] tmp_2_fu_1506_p1;
wire   [23:0] grp_fu_1703_p3;
wire   [15:0] tmp_2_fu_1506_p4;
wire  signed [23:0] tmp_3_fu_1526_p1;
wire   [23:0] grp_fu_1710_p3;
wire   [15:0] tmp_3_fu_1526_p4;
wire  signed [23:0] tmp_4_fu_1546_p1;
wire   [23:0] grp_fu_1718_p3;
wire   [15:0] tmp_4_fu_1546_p4;
wire  signed [23:0] tmp_5_fu_1566_p1;
wire   [23:0] grp_fu_1726_p3;
wire   [15:0] tmp_5_fu_1566_p4;
wire  signed [23:0] tmp_6_fu_1586_p1;
wire   [23:0] grp_fu_1734_p3;
wire   [15:0] tmp_6_fu_1586_p4;
wire  signed [23:0] tmp_7_fu_1606_p1;
wire   [23:0] grp_fu_1742_p3;
wire   [15:0] tmp_7_fu_1606_p4;
wire  signed [23:0] tmp_8_fu_1629_p1;
wire   [23:0] grp_fu_1750_p3;
wire   [15:0] tmp_8_fu_1629_p4;
wire  signed [23:0] tmp_9_fu_1646_p1;
wire   [23:0] grp_fu_1758_p3;
wire   [15:0] tmp_9_fu_1646_p4;
wire  signed [23:0] sum_fu_1666_p1;
wire   [23:0] grp_fu_1766_p3;
wire  signed [23:0] trunc_ln33_1_fu_1675_p1;
wire   [15:0] sum_fu_1666_p4;
wire   [0:0] icmp_ln47_fu_1684_p2;
wire   [14:0] trunc_ln33_1_fu_1675_p4;
wire   [8:0] grp_fu_1775_p3;
wire  signed [15:0] grp_fu_1703_p1;
wire  signed [15:0] grp_fu_1710_p1;
wire   [23:0] grp_fu_1710_p2;
wire  signed [15:0] grp_fu_1718_p1;
wire   [23:0] grp_fu_1718_p2;
wire  signed [15:0] grp_fu_1726_p1;
wire   [23:0] grp_fu_1726_p2;
wire  signed [15:0] grp_fu_1734_p1;
wire   [23:0] grp_fu_1734_p2;
wire  signed [15:0] grp_fu_1742_p1;
wire   [23:0] grp_fu_1742_p2;
wire  signed [15:0] grp_fu_1750_p1;
wire   [23:0] grp_fu_1750_p2;
wire  signed [15:0] grp_fu_1758_p1;
wire   [23:0] grp_fu_1758_p2;
wire  signed [15:0] grp_fu_1766_p1;
wire   [23:0] grp_fu_1766_p2;
wire   [4:0] grp_fu_1775_p0;
wire   [3:0] grp_fu_1775_p1;
wire   [3:0] grp_fu_1775_p2;
reg    grp_fu_942_ce;
reg    grp_fu_1703_ce;
reg    grp_fu_1710_ce;
reg    grp_fu_1718_ce;
reg    grp_fu_1726_ce;
reg    grp_fu_1734_ce;
reg    grp_fu_1742_ce;
reg    grp_fu_1750_ce;
reg    grp_fu_1758_ce;
reg    grp_fu_1766_ce;
reg    grp_fu_1775_ce;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg    ap_loop_exit_ready_pp0_iter16_reg;
reg    ap_loop_exit_ready_pp0_iter17_reg;
reg    ap_loop_exit_ready_pp0_iter18_reg;
reg    ap_loop_exit_ready_pp0_iter19_reg;
reg    ap_loop_exit_ready_pp0_iter20_reg;
reg    ap_loop_exit_ready_pp0_iter21_reg;
reg    ap_loop_exit_ready_pp0_iter22_reg;
reg    ap_loop_exit_ready_pp0_iter23_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire   [8:0] grp_fu_1775_p00;
wire   [8:0] grp_fu_1775_p20;
wire   [10:0] mul2_fu_1025_p00;
wire   [10:0] mul_ln30_fu_1044_p00;
wire   [10:0] mul_ln31_fu_1073_p00;
reg    ap_condition_1617;
reg    ap_condition_467;
reg    ap_condition_1622;
reg    ap_condition_1625;
wire   [1:0] grp_fu_722_p1;
wire   [1:0] grp_fu_722_p3;
wire  signed [1:0] grp_fu_722_p5;
wire   [1:0] grp_fu_741_p1;
wire   [1:0] grp_fu_741_p3;
wire  signed [1:0] grp_fu_741_p5;
wire  signed [1:0] grp_fu_760_p1;
wire   [1:0] grp_fu_760_p3;
wire   [1:0] grp_fu_760_p5;
wire  signed [1:0] grp_fu_779_p1;
wire   [1:0] grp_fu_779_p3;
wire   [1:0] grp_fu_779_p5;
wire   [1:0] grp_fu_798_p1;
wire  signed [1:0] grp_fu_798_p3;
wire   [1:0] grp_fu_798_p5;
wire   [1:0] grp_fu_817_p1;
wire  signed [1:0] grp_fu_817_p3;
wire   [1:0] grp_fu_817_p5;
wire   [1:0] tmp_i_fu_1320_p1;
wire   [1:0] tmp_i_fu_1320_p3;
wire  signed [1:0] tmp_i_fu_1320_p5;
wire   [1:0] tmp_1_i_fu_1339_p1;
wire   [1:0] tmp_1_i_fu_1339_p3;
wire  signed [1:0] tmp_1_i_fu_1339_p5;
wire  signed [1:0] tmp_9_i_fu_1379_p1;
wire   [1:0] tmp_9_i_fu_1379_p3;
wire   [1:0] tmp_9_i_fu_1379_p5;
wire  signed [1:0] tmp_i_25_fu_1398_p1;
wire   [1:0] tmp_i_25_fu_1398_p3;
wire   [1:0] tmp_i_25_fu_1398_p5;
wire   [1:0] tmp_11_i_fu_1438_p1;
wire  signed [1:0] tmp_11_i_fu_1438_p3;
wire   [1:0] tmp_11_i_fu_1438_p5;
wire   [1:0] tmp_12_i_fu_1457_p1;
wire  signed [1:0] tmp_12_i_fu_1457_p3;
wire   [1:0] tmp_12_i_fu_1457_p5;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 indvar_flatten339_fu_124 = 10'd0;
#0 i340_fu_128 = 5'd0;
#0 j341_fu_132 = 5'd0;
#0 indvars_iv_next14_i_i342_fu_136 = 5'd0;
end

(* dissolve_hierarchy = "yes" *) cnn_accel_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U44(
    .din0(p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_5_q0),
    .din1(p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_4_q0),
    .din2(p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_3_q0),
    .def(grp_fu_722_p7),
    .sel(trunc_ln30_reg_1921_pp0_iter9_reg),
    .dout(grp_fu_722_p9)
);

(* dissolve_hierarchy = "yes" *) cnn_accel_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U45(
    .din0(p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_2_q0),
    .din1(p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_1_q0),
    .din2(p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_q0),
    .def(grp_fu_741_p7),
    .sel(trunc_ln30_reg_1921_pp0_iter9_reg),
    .dout(grp_fu_741_p9)
);

(* dissolve_hierarchy = "yes" *) cnn_accel_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U46(
    .din0(p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_5_q0),
    .din1(p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_4_q0),
    .din2(p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_3_q0),
    .def(grp_fu_760_p7),
    .sel(trunc_ln30_reg_1921_pp0_iter9_reg),
    .dout(grp_fu_760_p9)
);

(* dissolve_hierarchy = "yes" *) cnn_accel_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U47(
    .din0(p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_2_q0),
    .din1(p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_1_q0),
    .din2(p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_q0),
    .def(grp_fu_779_p7),
    .sel(trunc_ln30_reg_1921_pp0_iter9_reg),
    .dout(grp_fu_779_p9)
);

(* dissolve_hierarchy = "yes" *) cnn_accel_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U48(
    .din0(p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_5_q0),
    .din1(p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_4_q0),
    .din2(p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_3_q0),
    .def(grp_fu_798_p7),
    .sel(trunc_ln30_reg_1921_pp0_iter9_reg),
    .dout(grp_fu_798_p9)
);

(* dissolve_hierarchy = "yes" *) cnn_accel_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U49(
    .din0(p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_2_q0),
    .din1(p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_1_q0),
    .din2(p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_q0),
    .def(grp_fu_817_p7),
    .sel(trunc_ln30_reg_1921_pp0_iter9_reg),
    .dout(grp_fu_817_p9)
);

cnn_accel_urem_5ns_3ns_2_9_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 2 ))
urem_5ns_3ns_2_9_1_U50(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(i_fu_934_p3),
    .din1(grp_fu_942_p1),
    .ce(grp_fu_942_ce),
    .dout(grp_fu_942_p2)
);

cnn_accel_mul_5ns_7ns_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 11 ))
mul_5ns_7ns_11_1_1_U51(
    .din0(mul2_fu_1025_p0),
    .din1(mul2_fu_1025_p1),
    .dout(mul2_fu_1025_p2)
);

cnn_accel_mul_5ns_7ns_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 11 ))
mul_5ns_7ns_11_1_1_U52(
    .din0(mul_ln30_fu_1044_p0),
    .din1(mul_ln30_fu_1044_p1),
    .dout(mul_ln30_fu_1044_p2)
);

cnn_accel_mul_5ns_7ns_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 11 ))
mul_5ns_7ns_11_1_1_U53(
    .din0(mul_ln31_fu_1073_p0),
    .din1(mul_ln31_fu_1073_p1),
    .dout(mul_ln31_fu_1073_p2)
);

(* dissolve_hierarchy = "yes" *) cnn_accel_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U54(
    .din0(p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_5_q1),
    .din1(p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_4_q1),
    .din2(p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_3_q1),
    .def(tmp_i_fu_1320_p7),
    .sel(trunc_ln30_reg_1921_pp0_iter9_reg),
    .dout(tmp_i_fu_1320_p9)
);

(* dissolve_hierarchy = "yes" *) cnn_accel_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U55(
    .din0(p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_2_q1),
    .din1(p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_1_q1),
    .din2(p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_q1),
    .def(tmp_1_i_fu_1339_p7),
    .sel(trunc_ln30_reg_1921_pp0_iter9_reg),
    .dout(tmp_1_i_fu_1339_p9)
);

(* dissolve_hierarchy = "yes" *) cnn_accel_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U56(
    .din0(p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_5_q1),
    .din1(p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_4_q1),
    .din2(p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_3_q1),
    .def(tmp_9_i_fu_1379_p7),
    .sel(trunc_ln30_reg_1921_pp0_iter9_reg),
    .dout(tmp_9_i_fu_1379_p9)
);

(* dissolve_hierarchy = "yes" *) cnn_accel_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U57(
    .din0(p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_2_q1),
    .din1(p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_1_q1),
    .din2(p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_q1),
    .def(tmp_i_25_fu_1398_p7),
    .sel(trunc_ln30_reg_1921_pp0_iter9_reg),
    .dout(tmp_i_25_fu_1398_p9)
);

(* dissolve_hierarchy = "yes" *) cnn_accel_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U58(
    .din0(p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_5_q1),
    .din1(p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_4_q1),
    .din2(p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_3_q1),
    .def(tmp_11_i_fu_1438_p7),
    .sel(trunc_ln30_reg_1921_pp0_iter9_reg),
    .dout(tmp_11_i_fu_1438_p9)
);

(* dissolve_hierarchy = "yes" *) cnn_accel_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U59(
    .din0(p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_2_q1),
    .din1(p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_1_q1),
    .din2(p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_q1),
    .def(tmp_12_i_fu_1457_p7),
    .sel(trunc_ln30_reg_1921_pp0_iter9_reg),
    .dout(tmp_12_i_fu_1457_p9)
);

cnn_accel_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U60(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln36_reg_2213),
    .din1(grp_fu_1703_p1),
    .din2(shl_i_i26_i_i814_i_i_reg_1817_pp0_iter12_reg),
    .ce(grp_fu_1703_ce),
    .dout(grp_fu_1703_p3)
);

cnn_accel_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U61(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln37_reg_2218_pp0_iter11_reg),
    .din1(grp_fu_1710_p1),
    .din2(grp_fu_1710_p2),
    .ce(grp_fu_1710_ce),
    .dout(grp_fu_1710_p3)
);

cnn_accel_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U62(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln38_reg_2223_pp0_iter12_reg),
    .din1(grp_fu_1718_p1),
    .din2(grp_fu_1718_p2),
    .ce(grp_fu_1718_ce),
    .dout(grp_fu_1718_p3)
);

cnn_accel_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U63(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln39_reg_2228_pp0_iter13_reg),
    .din1(grp_fu_1726_p1),
    .din2(grp_fu_1726_p2),
    .ce(grp_fu_1726_ce),
    .dout(grp_fu_1726_p3)
);

cnn_accel_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U64(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln40_reg_2233_pp0_iter14_reg),
    .din1(grp_fu_1734_p1),
    .din2(grp_fu_1734_p2),
    .ce(grp_fu_1734_ce),
    .dout(grp_fu_1734_p3)
);

cnn_accel_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U65(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln41_reg_2238_pp0_iter15_reg),
    .din1(grp_fu_1742_p1),
    .din2(grp_fu_1742_p2),
    .ce(grp_fu_1742_ce),
    .dout(grp_fu_1742_p3)
);

cnn_accel_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U66(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln42_reg_2243_pp0_iter16_reg),
    .din1(grp_fu_1750_p1),
    .din2(grp_fu_1750_p2),
    .ce(grp_fu_1750_ce),
    .dout(grp_fu_1750_p3)
);

cnn_accel_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U67(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln43_reg_2248_pp0_iter17_reg),
    .din1(grp_fu_1758_p1),
    .din2(grp_fu_1758_p2),
    .ce(grp_fu_1758_ce),
    .dout(grp_fu_1758_p3)
);

cnn_accel_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U68(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln44_reg_2253_pp0_iter18_reg),
    .din1(grp_fu_1766_p1),
    .din2(grp_fu_1766_p2),
    .ce(grp_fu_1766_ce),
    .dout(grp_fu_1766_p3)
);

cnn_accel_mac_muladd_5ns_4ns_4ns_9_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 4 ),
    .dout_WIDTH( 9 ))
mac_muladd_5ns_4ns_4ns_9_4_1_U69(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1775_p0),
    .din1(grp_fu_1775_p1),
    .din2(grp_fu_1775_p2),
    .ce(grp_fu_1775_ce),
    .dout(grp_fu_1775_p3)
);

cnn_accel_flow_control_loop_delay_pipe flow_control_loop_delay_pipe_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int),
    .ap_continue(ap_continue),
    .ap_loop_exit_ready_delayed(ap_loop_exit_ready_delayed)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter23_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_exit_ready_pp0_iter22_reg == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_loop_exit_ready_pp0_iter23_reg <= 1'b0;
    end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter23_reg <= ap_loop_exit_ready_pp0_iter22_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_467)) begin
        i340_fu_128 <= i_fu_934_p3;
    end
end

always @ (posedge ap_clk) begin
if ((1'b1 == ap_condition_467)) begin
    indvar_flatten339_fu_124 <= add_ln30_fu_978_p2;
end
end

always @ (posedge ap_clk) begin
if ((1'b1 == ap_condition_467)) begin
    indvars_iv_next14_i_i342_fu_136 <= indvars_iv_next14_i_i_fu_984_p2;
end
end

always @ (posedge ap_clk) begin
if ((1'b1 == ap_condition_467)) begin
    j341_fu_132 <= j_fu_962_p2;
end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg <= ap_condition_exit_pp0_iter0_stage0;
        ap_condition_exit_pp0_iter0_stage0_pp0_iter2_reg <= ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        i_reg_1867 <= i_fu_934_p3;
        i_reg_1867_pp0_iter1_reg <= i_reg_1867;
        icmp_ln30_reg_1905 <= icmp_ln30_fu_996_p2;
        lshr_ln1_reg_1895 <= {{j_fu_962_p2[4:1]}};
        lshr_ln1_reg_1895_pp0_iter1_reg <= lshr_ln1_reg_1895;
        lshr_ln_reg_1888 <= {{select_ln30_fu_912_p3[4:1]}};
        lshr_ln_reg_1888_pp0_iter1_reg <= lshr_ln_reg_1888;
        select_ln30_1_reg_1862 <= select_ln30_1_fu_926_p3;
        sext_ln36_reg_1812 <= sext_ln36_fu_836_p1;
        sext_ln36_reg_1812_pp0_iter1_reg <= sext_ln36_reg_1812;
        sext_ln37_reg_1822 <= sext_ln37_fu_848_p1;
        sext_ln37_reg_1822_pp0_iter1_reg <= sext_ln37_reg_1822;
        sext_ln38_reg_1827 <= sext_ln38_fu_852_p1;
        sext_ln38_reg_1827_pp0_iter1_reg <= sext_ln38_reg_1827;
        sext_ln39_reg_1832 <= sext_ln39_fu_856_p1;
        sext_ln39_reg_1832_pp0_iter1_reg <= sext_ln39_reg_1832;
        sext_ln40_reg_1837 <= sext_ln40_fu_860_p1;
        sext_ln40_reg_1837_pp0_iter1_reg <= sext_ln40_reg_1837;
        sext_ln41_reg_1842 <= sext_ln41_fu_864_p1;
        sext_ln41_reg_1842_pp0_iter1_reg <= sext_ln41_reg_1842;
        sext_ln42_reg_1847 <= sext_ln42_fu_868_p1;
        sext_ln42_reg_1847_pp0_iter1_reg <= sext_ln42_reg_1847;
        sext_ln43_reg_1852 <= sext_ln43_fu_872_p1;
        sext_ln43_reg_1852_pp0_iter1_reg <= sext_ln43_reg_1852;
        sext_ln44_reg_1857 <= sext_ln44_fu_876_p1;
        sext_ln44_reg_1857_pp0_iter1_reg <= sext_ln44_reg_1857;
        shl_i_i26_i_i814_i_i_reg_1817[23 : 8] <= shl_i_i26_i_i814_i_i_fu_840_p3[23 : 8];
        shl_i_i26_i_i814_i_i_reg_1817_pp0_iter1_reg[23 : 8] <= shl_i_i26_i_i814_i_i_reg_1817[23 : 8];
        tmp_11_reg_1909 <= {{mul2_fu_1025_p2[10:7]}};
        trunc_ln31_reg_1875 <= trunc_ln31_fu_948_p1;
        trunc_ln31_reg_1875_pp0_iter1_reg <= trunc_ln31_reg_1875;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_condition_exit_pp0_iter0_stage0_pp0_iter3_reg <= ap_condition_exit_pp0_iter0_stage0_pp0_iter2_reg;
        ap_condition_exit_pp0_iter0_stage0_pp0_iter4_reg <= ap_condition_exit_pp0_iter0_stage0_pp0_iter3_reg;
        ap_condition_exit_pp0_iter0_stage0_pp0_iter5_reg <= ap_condition_exit_pp0_iter0_stage0_pp0_iter4_reg;
        ap_condition_exit_pp0_iter0_stage0_pp0_iter6_reg <= ap_condition_exit_pp0_iter0_stage0_pp0_iter5_reg;
        ap_condition_exit_pp0_iter0_stage0_pp0_iter7_reg <= ap_condition_exit_pp0_iter0_stage0_pp0_iter6_reg;
        ap_condition_exit_pp0_iter0_stage0_pp0_iter8_reg <= ap_condition_exit_pp0_iter0_stage0_pp0_iter7_reg;
        ap_condition_exit_pp0_iter0_stage0_pp0_iter9_reg <= ap_condition_exit_pp0_iter0_stage0_pp0_iter8_reg;
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
        ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
        ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
        ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
        ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
        ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
        ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
        ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        i_reg_1867_pp0_iter10_reg <= i_reg_1867_pp0_iter9_reg;
        i_reg_1867_pp0_iter11_reg <= i_reg_1867_pp0_iter10_reg;
        i_reg_1867_pp0_iter12_reg <= i_reg_1867_pp0_iter11_reg;
        i_reg_1867_pp0_iter13_reg <= i_reg_1867_pp0_iter12_reg;
        i_reg_1867_pp0_iter14_reg <= i_reg_1867_pp0_iter13_reg;
        i_reg_1867_pp0_iter15_reg <= i_reg_1867_pp0_iter14_reg;
        i_reg_1867_pp0_iter16_reg <= i_reg_1867_pp0_iter15_reg;
        i_reg_1867_pp0_iter17_reg <= i_reg_1867_pp0_iter16_reg;
        i_reg_1867_pp0_iter18_reg <= i_reg_1867_pp0_iter17_reg;
        i_reg_1867_pp0_iter19_reg <= i_reg_1867_pp0_iter18_reg;
        i_reg_1867_pp0_iter2_reg <= i_reg_1867_pp0_iter1_reg;
        i_reg_1867_pp0_iter3_reg <= i_reg_1867_pp0_iter2_reg;
        i_reg_1867_pp0_iter4_reg <= i_reg_1867_pp0_iter3_reg;
        i_reg_1867_pp0_iter5_reg <= i_reg_1867_pp0_iter4_reg;
        i_reg_1867_pp0_iter6_reg <= i_reg_1867_pp0_iter5_reg;
        i_reg_1867_pp0_iter7_reg <= i_reg_1867_pp0_iter6_reg;
        i_reg_1867_pp0_iter8_reg <= i_reg_1867_pp0_iter7_reg;
        i_reg_1867_pp0_iter9_reg <= i_reg_1867_pp0_iter8_reg;
        lshr_ln1_reg_1895_pp0_iter2_reg <= lshr_ln1_reg_1895_pp0_iter1_reg;
        lshr_ln1_reg_1895_pp0_iter3_reg <= lshr_ln1_reg_1895_pp0_iter2_reg;
        lshr_ln1_reg_1895_pp0_iter4_reg <= lshr_ln1_reg_1895_pp0_iter3_reg;
        lshr_ln1_reg_1895_pp0_iter5_reg <= lshr_ln1_reg_1895_pp0_iter4_reg;
        lshr_ln1_reg_1895_pp0_iter6_reg <= lshr_ln1_reg_1895_pp0_iter5_reg;
        lshr_ln1_reg_1895_pp0_iter7_reg <= lshr_ln1_reg_1895_pp0_iter6_reg;
        lshr_ln1_reg_1895_pp0_iter8_reg <= lshr_ln1_reg_1895_pp0_iter7_reg;
        lshr_ln_reg_1888_pp0_iter10_reg <= lshr_ln_reg_1888_pp0_iter9_reg;
        lshr_ln_reg_1888_pp0_iter11_reg <= lshr_ln_reg_1888_pp0_iter10_reg;
        lshr_ln_reg_1888_pp0_iter12_reg <= lshr_ln_reg_1888_pp0_iter11_reg;
        lshr_ln_reg_1888_pp0_iter13_reg <= lshr_ln_reg_1888_pp0_iter12_reg;
        lshr_ln_reg_1888_pp0_iter14_reg <= lshr_ln_reg_1888_pp0_iter13_reg;
        lshr_ln_reg_1888_pp0_iter15_reg <= lshr_ln_reg_1888_pp0_iter14_reg;
        lshr_ln_reg_1888_pp0_iter16_reg <= lshr_ln_reg_1888_pp0_iter15_reg;
        lshr_ln_reg_1888_pp0_iter17_reg <= lshr_ln_reg_1888_pp0_iter16_reg;
        lshr_ln_reg_1888_pp0_iter18_reg <= lshr_ln_reg_1888_pp0_iter17_reg;
        lshr_ln_reg_1888_pp0_iter19_reg <= lshr_ln_reg_1888_pp0_iter18_reg;
        lshr_ln_reg_1888_pp0_iter20_reg <= lshr_ln_reg_1888_pp0_iter19_reg;
        lshr_ln_reg_1888_pp0_iter21_reg <= lshr_ln_reg_1888_pp0_iter20_reg;
        lshr_ln_reg_1888_pp0_iter2_reg <= lshr_ln_reg_1888_pp0_iter1_reg;
        lshr_ln_reg_1888_pp0_iter3_reg <= lshr_ln_reg_1888_pp0_iter2_reg;
        lshr_ln_reg_1888_pp0_iter4_reg <= lshr_ln_reg_1888_pp0_iter3_reg;
        lshr_ln_reg_1888_pp0_iter5_reg <= lshr_ln_reg_1888_pp0_iter4_reg;
        lshr_ln_reg_1888_pp0_iter6_reg <= lshr_ln_reg_1888_pp0_iter5_reg;
        lshr_ln_reg_1888_pp0_iter7_reg <= lshr_ln_reg_1888_pp0_iter6_reg;
        lshr_ln_reg_1888_pp0_iter8_reg <= lshr_ln_reg_1888_pp0_iter7_reg;
        lshr_ln_reg_1888_pp0_iter9_reg <= lshr_ln_reg_1888_pp0_iter8_reg;
        select_ln36_reg_2213 <= select_ln36_fu_1358_p3;
        select_ln37_reg_2218 <= select_ln37_fu_1365_p3;
        select_ln37_reg_2218_pp0_iter11_reg <= select_ln37_reg_2218;
        select_ln38_reg_2223 <= select_ln38_fu_1372_p3;
        select_ln38_reg_2223_pp0_iter11_reg <= select_ln38_reg_2223;
        select_ln38_reg_2223_pp0_iter12_reg <= select_ln38_reg_2223_pp0_iter11_reg;
        select_ln39_reg_2228 <= select_ln39_fu_1417_p3;
        select_ln39_reg_2228_pp0_iter11_reg <= select_ln39_reg_2228;
        select_ln39_reg_2228_pp0_iter12_reg <= select_ln39_reg_2228_pp0_iter11_reg;
        select_ln39_reg_2228_pp0_iter13_reg <= select_ln39_reg_2228_pp0_iter12_reg;
        select_ln40_reg_2233 <= select_ln40_fu_1424_p3;
        select_ln40_reg_2233_pp0_iter11_reg <= select_ln40_reg_2233;
        select_ln40_reg_2233_pp0_iter12_reg <= select_ln40_reg_2233_pp0_iter11_reg;
        select_ln40_reg_2233_pp0_iter13_reg <= select_ln40_reg_2233_pp0_iter12_reg;
        select_ln40_reg_2233_pp0_iter14_reg <= select_ln40_reg_2233_pp0_iter13_reg;
        select_ln41_reg_2238 <= select_ln41_fu_1431_p3;
        select_ln41_reg_2238_pp0_iter11_reg <= select_ln41_reg_2238;
        select_ln41_reg_2238_pp0_iter12_reg <= select_ln41_reg_2238_pp0_iter11_reg;
        select_ln41_reg_2238_pp0_iter13_reg <= select_ln41_reg_2238_pp0_iter12_reg;
        select_ln41_reg_2238_pp0_iter14_reg <= select_ln41_reg_2238_pp0_iter13_reg;
        select_ln41_reg_2238_pp0_iter15_reg <= select_ln41_reg_2238_pp0_iter14_reg;
        select_ln42_reg_2243 <= select_ln42_fu_1476_p3;
        select_ln42_reg_2243_pp0_iter11_reg <= select_ln42_reg_2243;
        select_ln42_reg_2243_pp0_iter12_reg <= select_ln42_reg_2243_pp0_iter11_reg;
        select_ln42_reg_2243_pp0_iter13_reg <= select_ln42_reg_2243_pp0_iter12_reg;
        select_ln42_reg_2243_pp0_iter14_reg <= select_ln42_reg_2243_pp0_iter13_reg;
        select_ln42_reg_2243_pp0_iter15_reg <= select_ln42_reg_2243_pp0_iter14_reg;
        select_ln42_reg_2243_pp0_iter16_reg <= select_ln42_reg_2243_pp0_iter15_reg;
        select_ln43_reg_2248 <= select_ln43_fu_1483_p3;
        select_ln43_reg_2248_pp0_iter11_reg <= select_ln43_reg_2248;
        select_ln43_reg_2248_pp0_iter12_reg <= select_ln43_reg_2248_pp0_iter11_reg;
        select_ln43_reg_2248_pp0_iter13_reg <= select_ln43_reg_2248_pp0_iter12_reg;
        select_ln43_reg_2248_pp0_iter14_reg <= select_ln43_reg_2248_pp0_iter13_reg;
        select_ln43_reg_2248_pp0_iter15_reg <= select_ln43_reg_2248_pp0_iter14_reg;
        select_ln43_reg_2248_pp0_iter16_reg <= select_ln43_reg_2248_pp0_iter15_reg;
        select_ln43_reg_2248_pp0_iter17_reg <= select_ln43_reg_2248_pp0_iter16_reg;
        select_ln44_reg_2253 <= select_ln44_fu_1490_p3;
        select_ln44_reg_2253_pp0_iter11_reg <= select_ln44_reg_2253;
        select_ln44_reg_2253_pp0_iter12_reg <= select_ln44_reg_2253_pp0_iter11_reg;
        select_ln44_reg_2253_pp0_iter13_reg <= select_ln44_reg_2253_pp0_iter12_reg;
        select_ln44_reg_2253_pp0_iter14_reg <= select_ln44_reg_2253_pp0_iter13_reg;
        select_ln44_reg_2253_pp0_iter15_reg <= select_ln44_reg_2253_pp0_iter14_reg;
        select_ln44_reg_2253_pp0_iter16_reg <= select_ln44_reg_2253_pp0_iter15_reg;
        select_ln44_reg_2253_pp0_iter17_reg <= select_ln44_reg_2253_pp0_iter16_reg;
        select_ln44_reg_2253_pp0_iter18_reg <= select_ln44_reg_2253_pp0_iter17_reg;
        select_ln47_reg_2353 <= select_ln47_fu_1690_p3;
        sext_ln36_reg_1812_pp0_iter10_reg <= sext_ln36_reg_1812_pp0_iter9_reg;
        sext_ln36_reg_1812_pp0_iter2_reg <= sext_ln36_reg_1812_pp0_iter1_reg;
        sext_ln36_reg_1812_pp0_iter3_reg <= sext_ln36_reg_1812_pp0_iter2_reg;
        sext_ln36_reg_1812_pp0_iter4_reg <= sext_ln36_reg_1812_pp0_iter3_reg;
        sext_ln36_reg_1812_pp0_iter5_reg <= sext_ln36_reg_1812_pp0_iter4_reg;
        sext_ln36_reg_1812_pp0_iter6_reg <= sext_ln36_reg_1812_pp0_iter5_reg;
        sext_ln36_reg_1812_pp0_iter7_reg <= sext_ln36_reg_1812_pp0_iter6_reg;
        sext_ln36_reg_1812_pp0_iter8_reg <= sext_ln36_reg_1812_pp0_iter7_reg;
        sext_ln36_reg_1812_pp0_iter9_reg <= sext_ln36_reg_1812_pp0_iter8_reg;
        sext_ln37_reg_1822_pp0_iter10_reg <= sext_ln37_reg_1822_pp0_iter9_reg;
        sext_ln37_reg_1822_pp0_iter11_reg <= sext_ln37_reg_1822_pp0_iter10_reg;
        sext_ln37_reg_1822_pp0_iter2_reg <= sext_ln37_reg_1822_pp0_iter1_reg;
        sext_ln37_reg_1822_pp0_iter3_reg <= sext_ln37_reg_1822_pp0_iter2_reg;
        sext_ln37_reg_1822_pp0_iter4_reg <= sext_ln37_reg_1822_pp0_iter3_reg;
        sext_ln37_reg_1822_pp0_iter5_reg <= sext_ln37_reg_1822_pp0_iter4_reg;
        sext_ln37_reg_1822_pp0_iter6_reg <= sext_ln37_reg_1822_pp0_iter5_reg;
        sext_ln37_reg_1822_pp0_iter7_reg <= sext_ln37_reg_1822_pp0_iter6_reg;
        sext_ln37_reg_1822_pp0_iter8_reg <= sext_ln37_reg_1822_pp0_iter7_reg;
        sext_ln37_reg_1822_pp0_iter9_reg <= sext_ln37_reg_1822_pp0_iter8_reg;
        sext_ln38_reg_1827_pp0_iter10_reg <= sext_ln38_reg_1827_pp0_iter9_reg;
        sext_ln38_reg_1827_pp0_iter11_reg <= sext_ln38_reg_1827_pp0_iter10_reg;
        sext_ln38_reg_1827_pp0_iter12_reg <= sext_ln38_reg_1827_pp0_iter11_reg;
        sext_ln38_reg_1827_pp0_iter2_reg <= sext_ln38_reg_1827_pp0_iter1_reg;
        sext_ln38_reg_1827_pp0_iter3_reg <= sext_ln38_reg_1827_pp0_iter2_reg;
        sext_ln38_reg_1827_pp0_iter4_reg <= sext_ln38_reg_1827_pp0_iter3_reg;
        sext_ln38_reg_1827_pp0_iter5_reg <= sext_ln38_reg_1827_pp0_iter4_reg;
        sext_ln38_reg_1827_pp0_iter6_reg <= sext_ln38_reg_1827_pp0_iter5_reg;
        sext_ln38_reg_1827_pp0_iter7_reg <= sext_ln38_reg_1827_pp0_iter6_reg;
        sext_ln38_reg_1827_pp0_iter8_reg <= sext_ln38_reg_1827_pp0_iter7_reg;
        sext_ln38_reg_1827_pp0_iter9_reg <= sext_ln38_reg_1827_pp0_iter8_reg;
        sext_ln39_reg_1832_pp0_iter10_reg <= sext_ln39_reg_1832_pp0_iter9_reg;
        sext_ln39_reg_1832_pp0_iter11_reg <= sext_ln39_reg_1832_pp0_iter10_reg;
        sext_ln39_reg_1832_pp0_iter12_reg <= sext_ln39_reg_1832_pp0_iter11_reg;
        sext_ln39_reg_1832_pp0_iter13_reg <= sext_ln39_reg_1832_pp0_iter12_reg;
        sext_ln39_reg_1832_pp0_iter2_reg <= sext_ln39_reg_1832_pp0_iter1_reg;
        sext_ln39_reg_1832_pp0_iter3_reg <= sext_ln39_reg_1832_pp0_iter2_reg;
        sext_ln39_reg_1832_pp0_iter4_reg <= sext_ln39_reg_1832_pp0_iter3_reg;
        sext_ln39_reg_1832_pp0_iter5_reg <= sext_ln39_reg_1832_pp0_iter4_reg;
        sext_ln39_reg_1832_pp0_iter6_reg <= sext_ln39_reg_1832_pp0_iter5_reg;
        sext_ln39_reg_1832_pp0_iter7_reg <= sext_ln39_reg_1832_pp0_iter6_reg;
        sext_ln39_reg_1832_pp0_iter8_reg <= sext_ln39_reg_1832_pp0_iter7_reg;
        sext_ln39_reg_1832_pp0_iter9_reg <= sext_ln39_reg_1832_pp0_iter8_reg;
        sext_ln40_reg_1837_pp0_iter10_reg <= sext_ln40_reg_1837_pp0_iter9_reg;
        sext_ln40_reg_1837_pp0_iter11_reg <= sext_ln40_reg_1837_pp0_iter10_reg;
        sext_ln40_reg_1837_pp0_iter12_reg <= sext_ln40_reg_1837_pp0_iter11_reg;
        sext_ln40_reg_1837_pp0_iter13_reg <= sext_ln40_reg_1837_pp0_iter12_reg;
        sext_ln40_reg_1837_pp0_iter14_reg <= sext_ln40_reg_1837_pp0_iter13_reg;
        sext_ln40_reg_1837_pp0_iter2_reg <= sext_ln40_reg_1837_pp0_iter1_reg;
        sext_ln40_reg_1837_pp0_iter3_reg <= sext_ln40_reg_1837_pp0_iter2_reg;
        sext_ln40_reg_1837_pp0_iter4_reg <= sext_ln40_reg_1837_pp0_iter3_reg;
        sext_ln40_reg_1837_pp0_iter5_reg <= sext_ln40_reg_1837_pp0_iter4_reg;
        sext_ln40_reg_1837_pp0_iter6_reg <= sext_ln40_reg_1837_pp0_iter5_reg;
        sext_ln40_reg_1837_pp0_iter7_reg <= sext_ln40_reg_1837_pp0_iter6_reg;
        sext_ln40_reg_1837_pp0_iter8_reg <= sext_ln40_reg_1837_pp0_iter7_reg;
        sext_ln40_reg_1837_pp0_iter9_reg <= sext_ln40_reg_1837_pp0_iter8_reg;
        sext_ln41_reg_1842_pp0_iter10_reg <= sext_ln41_reg_1842_pp0_iter9_reg;
        sext_ln41_reg_1842_pp0_iter11_reg <= sext_ln41_reg_1842_pp0_iter10_reg;
        sext_ln41_reg_1842_pp0_iter12_reg <= sext_ln41_reg_1842_pp0_iter11_reg;
        sext_ln41_reg_1842_pp0_iter13_reg <= sext_ln41_reg_1842_pp0_iter12_reg;
        sext_ln41_reg_1842_pp0_iter14_reg <= sext_ln41_reg_1842_pp0_iter13_reg;
        sext_ln41_reg_1842_pp0_iter15_reg <= sext_ln41_reg_1842_pp0_iter14_reg;
        sext_ln41_reg_1842_pp0_iter2_reg <= sext_ln41_reg_1842_pp0_iter1_reg;
        sext_ln41_reg_1842_pp0_iter3_reg <= sext_ln41_reg_1842_pp0_iter2_reg;
        sext_ln41_reg_1842_pp0_iter4_reg <= sext_ln41_reg_1842_pp0_iter3_reg;
        sext_ln41_reg_1842_pp0_iter5_reg <= sext_ln41_reg_1842_pp0_iter4_reg;
        sext_ln41_reg_1842_pp0_iter6_reg <= sext_ln41_reg_1842_pp0_iter5_reg;
        sext_ln41_reg_1842_pp0_iter7_reg <= sext_ln41_reg_1842_pp0_iter6_reg;
        sext_ln41_reg_1842_pp0_iter8_reg <= sext_ln41_reg_1842_pp0_iter7_reg;
        sext_ln41_reg_1842_pp0_iter9_reg <= sext_ln41_reg_1842_pp0_iter8_reg;
        sext_ln42_reg_1847_pp0_iter10_reg <= sext_ln42_reg_1847_pp0_iter9_reg;
        sext_ln42_reg_1847_pp0_iter11_reg <= sext_ln42_reg_1847_pp0_iter10_reg;
        sext_ln42_reg_1847_pp0_iter12_reg <= sext_ln42_reg_1847_pp0_iter11_reg;
        sext_ln42_reg_1847_pp0_iter13_reg <= sext_ln42_reg_1847_pp0_iter12_reg;
        sext_ln42_reg_1847_pp0_iter14_reg <= sext_ln42_reg_1847_pp0_iter13_reg;
        sext_ln42_reg_1847_pp0_iter15_reg <= sext_ln42_reg_1847_pp0_iter14_reg;
        sext_ln42_reg_1847_pp0_iter16_reg <= sext_ln42_reg_1847_pp0_iter15_reg;
        sext_ln42_reg_1847_pp0_iter2_reg <= sext_ln42_reg_1847_pp0_iter1_reg;
        sext_ln42_reg_1847_pp0_iter3_reg <= sext_ln42_reg_1847_pp0_iter2_reg;
        sext_ln42_reg_1847_pp0_iter4_reg <= sext_ln42_reg_1847_pp0_iter3_reg;
        sext_ln42_reg_1847_pp0_iter5_reg <= sext_ln42_reg_1847_pp0_iter4_reg;
        sext_ln42_reg_1847_pp0_iter6_reg <= sext_ln42_reg_1847_pp0_iter5_reg;
        sext_ln42_reg_1847_pp0_iter7_reg <= sext_ln42_reg_1847_pp0_iter6_reg;
        sext_ln42_reg_1847_pp0_iter8_reg <= sext_ln42_reg_1847_pp0_iter7_reg;
        sext_ln42_reg_1847_pp0_iter9_reg <= sext_ln42_reg_1847_pp0_iter8_reg;
        sext_ln43_reg_1852_pp0_iter10_reg <= sext_ln43_reg_1852_pp0_iter9_reg;
        sext_ln43_reg_1852_pp0_iter11_reg <= sext_ln43_reg_1852_pp0_iter10_reg;
        sext_ln43_reg_1852_pp0_iter12_reg <= sext_ln43_reg_1852_pp0_iter11_reg;
        sext_ln43_reg_1852_pp0_iter13_reg <= sext_ln43_reg_1852_pp0_iter12_reg;
        sext_ln43_reg_1852_pp0_iter14_reg <= sext_ln43_reg_1852_pp0_iter13_reg;
        sext_ln43_reg_1852_pp0_iter15_reg <= sext_ln43_reg_1852_pp0_iter14_reg;
        sext_ln43_reg_1852_pp0_iter16_reg <= sext_ln43_reg_1852_pp0_iter15_reg;
        sext_ln43_reg_1852_pp0_iter17_reg <= sext_ln43_reg_1852_pp0_iter16_reg;
        sext_ln43_reg_1852_pp0_iter2_reg <= sext_ln43_reg_1852_pp0_iter1_reg;
        sext_ln43_reg_1852_pp0_iter3_reg <= sext_ln43_reg_1852_pp0_iter2_reg;
        sext_ln43_reg_1852_pp0_iter4_reg <= sext_ln43_reg_1852_pp0_iter3_reg;
        sext_ln43_reg_1852_pp0_iter5_reg <= sext_ln43_reg_1852_pp0_iter4_reg;
        sext_ln43_reg_1852_pp0_iter6_reg <= sext_ln43_reg_1852_pp0_iter5_reg;
        sext_ln43_reg_1852_pp0_iter7_reg <= sext_ln43_reg_1852_pp0_iter6_reg;
        sext_ln43_reg_1852_pp0_iter8_reg <= sext_ln43_reg_1852_pp0_iter7_reg;
        sext_ln43_reg_1852_pp0_iter9_reg <= sext_ln43_reg_1852_pp0_iter8_reg;
        sext_ln44_reg_1857_pp0_iter10_reg <= sext_ln44_reg_1857_pp0_iter9_reg;
        sext_ln44_reg_1857_pp0_iter11_reg <= sext_ln44_reg_1857_pp0_iter10_reg;
        sext_ln44_reg_1857_pp0_iter12_reg <= sext_ln44_reg_1857_pp0_iter11_reg;
        sext_ln44_reg_1857_pp0_iter13_reg <= sext_ln44_reg_1857_pp0_iter12_reg;
        sext_ln44_reg_1857_pp0_iter14_reg <= sext_ln44_reg_1857_pp0_iter13_reg;
        sext_ln44_reg_1857_pp0_iter15_reg <= sext_ln44_reg_1857_pp0_iter14_reg;
        sext_ln44_reg_1857_pp0_iter16_reg <= sext_ln44_reg_1857_pp0_iter15_reg;
        sext_ln44_reg_1857_pp0_iter17_reg <= sext_ln44_reg_1857_pp0_iter16_reg;
        sext_ln44_reg_1857_pp0_iter18_reg <= sext_ln44_reg_1857_pp0_iter17_reg;
        sext_ln44_reg_1857_pp0_iter2_reg <= sext_ln44_reg_1857_pp0_iter1_reg;
        sext_ln44_reg_1857_pp0_iter3_reg <= sext_ln44_reg_1857_pp0_iter2_reg;
        sext_ln44_reg_1857_pp0_iter4_reg <= sext_ln44_reg_1857_pp0_iter3_reg;
        sext_ln44_reg_1857_pp0_iter5_reg <= sext_ln44_reg_1857_pp0_iter4_reg;
        sext_ln44_reg_1857_pp0_iter6_reg <= sext_ln44_reg_1857_pp0_iter5_reg;
        sext_ln44_reg_1857_pp0_iter7_reg <= sext_ln44_reg_1857_pp0_iter6_reg;
        sext_ln44_reg_1857_pp0_iter8_reg <= sext_ln44_reg_1857_pp0_iter7_reg;
        sext_ln44_reg_1857_pp0_iter9_reg <= sext_ln44_reg_1857_pp0_iter8_reg;
        shl_i_i26_i_i814_i_i_reg_1817_pp0_iter10_reg[23 : 8] <= shl_i_i26_i_i814_i_i_reg_1817_pp0_iter9_reg[23 : 8];
        shl_i_i26_i_i814_i_i_reg_1817_pp0_iter11_reg[23 : 8] <= shl_i_i26_i_i814_i_i_reg_1817_pp0_iter10_reg[23 : 8];
        shl_i_i26_i_i814_i_i_reg_1817_pp0_iter12_reg[23 : 8] <= shl_i_i26_i_i814_i_i_reg_1817_pp0_iter11_reg[23 : 8];
        shl_i_i26_i_i814_i_i_reg_1817_pp0_iter2_reg[23 : 8] <= shl_i_i26_i_i814_i_i_reg_1817_pp0_iter1_reg[23 : 8];
        shl_i_i26_i_i814_i_i_reg_1817_pp0_iter3_reg[23 : 8] <= shl_i_i26_i_i814_i_i_reg_1817_pp0_iter2_reg[23 : 8];
        shl_i_i26_i_i814_i_i_reg_1817_pp0_iter4_reg[23 : 8] <= shl_i_i26_i_i814_i_i_reg_1817_pp0_iter3_reg[23 : 8];
        shl_i_i26_i_i814_i_i_reg_1817_pp0_iter5_reg[23 : 8] <= shl_i_i26_i_i814_i_i_reg_1817_pp0_iter4_reg[23 : 8];
        shl_i_i26_i_i814_i_i_reg_1817_pp0_iter6_reg[23 : 8] <= shl_i_i26_i_i814_i_i_reg_1817_pp0_iter5_reg[23 : 8];
        shl_i_i26_i_i814_i_i_reg_1817_pp0_iter7_reg[23 : 8] <= shl_i_i26_i_i814_i_i_reg_1817_pp0_iter6_reg[23 : 8];
        shl_i_i26_i_i814_i_i_reg_1817_pp0_iter8_reg[23 : 8] <= shl_i_i26_i_i814_i_i_reg_1817_pp0_iter7_reg[23 : 8];
        shl_i_i26_i_i814_i_i_reg_1817_pp0_iter9_reg[23 : 8] <= shl_i_i26_i_i814_i_i_reg_1817_pp0_iter8_reg[23 : 8];
        tmp_11_reg_1909_pp0_iter2_reg <= tmp_11_reg_1909;
        tmp_11_reg_1909_pp0_iter3_reg <= tmp_11_reg_1909_pp0_iter2_reg;
        tmp_11_reg_1909_pp0_iter4_reg <= tmp_11_reg_1909_pp0_iter3_reg;
        tmp_11_reg_1909_pp0_iter5_reg <= tmp_11_reg_1909_pp0_iter4_reg;
        tmp_11_reg_1909_pp0_iter6_reg <= tmp_11_reg_1909_pp0_iter5_reg;
        tmp_11_reg_1909_pp0_iter7_reg <= tmp_11_reg_1909_pp0_iter6_reg;
        tmp_11_reg_1909_pp0_iter8_reg <= tmp_11_reg_1909_pp0_iter7_reg;
        tmp_13_reg_1937 <= {{mul_ln31_fu_1073_p2[10:7]}};
        tmp_reg_1915 <= {{mul_ln30_fu_1044_p2[10:7]}};
        trunc_ln30_reg_1921 <= trunc_ln30_fu_1060_p1;
        trunc_ln30_reg_1921_pp0_iter9_reg <= trunc_ln30_reg_1921;
        trunc_ln31_reg_1875_pp0_iter10_reg <= trunc_ln31_reg_1875_pp0_iter9_reg;
        trunc_ln31_reg_1875_pp0_iter11_reg <= trunc_ln31_reg_1875_pp0_iter10_reg;
        trunc_ln31_reg_1875_pp0_iter12_reg <= trunc_ln31_reg_1875_pp0_iter11_reg;
        trunc_ln31_reg_1875_pp0_iter13_reg <= trunc_ln31_reg_1875_pp0_iter12_reg;
        trunc_ln31_reg_1875_pp0_iter14_reg <= trunc_ln31_reg_1875_pp0_iter13_reg;
        trunc_ln31_reg_1875_pp0_iter15_reg <= trunc_ln31_reg_1875_pp0_iter14_reg;
        trunc_ln31_reg_1875_pp0_iter16_reg <= trunc_ln31_reg_1875_pp0_iter15_reg;
        trunc_ln31_reg_1875_pp0_iter17_reg <= trunc_ln31_reg_1875_pp0_iter16_reg;
        trunc_ln31_reg_1875_pp0_iter18_reg <= trunc_ln31_reg_1875_pp0_iter17_reg;
        trunc_ln31_reg_1875_pp0_iter19_reg <= trunc_ln31_reg_1875_pp0_iter18_reg;
        trunc_ln31_reg_1875_pp0_iter20_reg <= trunc_ln31_reg_1875_pp0_iter19_reg;
        trunc_ln31_reg_1875_pp0_iter21_reg <= trunc_ln31_reg_1875_pp0_iter20_reg;
        trunc_ln31_reg_1875_pp0_iter22_reg <= trunc_ln31_reg_1875_pp0_iter21_reg;
        trunc_ln31_reg_1875_pp0_iter2_reg <= trunc_ln31_reg_1875_pp0_iter1_reg;
        trunc_ln31_reg_1875_pp0_iter3_reg <= trunc_ln31_reg_1875_pp0_iter2_reg;
        trunc_ln31_reg_1875_pp0_iter4_reg <= trunc_ln31_reg_1875_pp0_iter3_reg;
        trunc_ln31_reg_1875_pp0_iter5_reg <= trunc_ln31_reg_1875_pp0_iter4_reg;
        trunc_ln31_reg_1875_pp0_iter6_reg <= trunc_ln31_reg_1875_pp0_iter5_reg;
        trunc_ln31_reg_1875_pp0_iter7_reg <= trunc_ln31_reg_1875_pp0_iter6_reg;
        trunc_ln31_reg_1875_pp0_iter8_reg <= trunc_ln31_reg_1875_pp0_iter7_reg;
        trunc_ln31_reg_1875_pp0_iter9_reg <= trunc_ln31_reg_1875_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln31_reg_1900 <= icmp_ln31_fu_990_p2;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln30_fu_996_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter23_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_condition_exit_pp0_iter0_stage0_pp0_iter9_reg) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_loop_exit_ready_delayed = 1'b1;
    end else begin
        ap_loop_exit_ready_delayed = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        if ((1'b1 == ap_condition_1617)) begin
            ap_phi_mux_icmp_ln31343_phi_fu_715_p4 = icmp_ln31_reg_1900;
        end else if ((ap_loop_init == 1'b1)) begin
            ap_phi_mux_icmp_ln31343_phi_fu_715_p4 = 1'd0;
        end else begin
            ap_phi_mux_icmp_ln31343_phi_fu_715_p4 = icmp_ln31_reg_1900;
        end
    end else begin
        ap_phi_mux_icmp_ln31343_phi_fu_715_p4 = icmp_ln31_reg_1900;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_i340_load = 5'd0;
    end else begin
        ap_sig_allocacmp_i340_load = i340_fu_128;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten339_load = 10'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten339_load = indvar_flatten339_fu_124;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_indvars_iv_next14_i_i342_load = 5'd1;
    end else begin
        ap_sig_allocacmp_indvars_iv_next14_i_i342_load = indvars_iv_next14_i_i342_fu_136;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_j341_load = 5'd0;
    end else begin
        ap_sig_allocacmp_j341_load = j341_fu_132;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cnn_accel_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_conv_buf_1_ce0_local = 1'b1;
    end else begin
        cnn_accel_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_conv_buf_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter23 == 1'b1) & (trunc_ln31_reg_1875_pp0_iter22_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cnn_accel_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_conv_buf_1_we0_local = 1'b1;
    end else begin
        cnn_accel_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_conv_buf_1_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cnn_accel_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_conv_buf_ce0_local = 1'b1;
    end else begin
        cnn_accel_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_conv_buf_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter23 == 1'b1) & (trunc_ln31_reg_1875_pp0_iter22_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cnn_accel_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_conv_buf_we0_local = 1'b1;
    end else begin
        cnn_accel_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_conv_buf_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_1703_ce = 1'b1;
    end else begin
        grp_fu_1703_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_1710_ce = 1'b1;
    end else begin
        grp_fu_1710_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_1718_ce = 1'b1;
    end else begin
        grp_fu_1718_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_1726_ce = 1'b1;
    end else begin
        grp_fu_1726_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_1734_ce = 1'b1;
    end else begin
        grp_fu_1734_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_1742_ce = 1'b1;
    end else begin
        grp_fu_1742_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_1750_ce = 1'b1;
    end else begin
        grp_fu_1750_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_1758_ce = 1'b1;
    end else begin
        grp_fu_1758_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_1766_ce = 1'b1;
    end else begin
        grp_fu_1766_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_1775_ce = 1'b1;
    end else begin
        grp_fu_1775_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_942_ce = 1'b1;
    end else begin
        grp_fu_942_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if (((trunc_ln30_reg_1921 == 2'd2) & (trunc_ln31_reg_1875_pp0_iter8_reg == 1'd1))) begin
            p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_1_address0_local = zext_ln44_fu_1310_p1;
        end else if (((trunc_ln30_reg_1921 == 2'd2) & (trunc_ln31_reg_1875_pp0_iter8_reg == 1'd0))) begin
            p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_1_address0_local = zext_ln43_fu_1253_p1;
        end else if (((trunc_ln30_reg_1921 == 2'd0) & (trunc_ln31_reg_1875_pp0_iter8_reg == 1'd1))) begin
            p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_1_address0_local = zext_ln41_fu_1294_p1;
        end else if (((trunc_ln30_reg_1921 == 2'd0) & (trunc_ln31_reg_1875_pp0_iter8_reg == 1'd0))) begin
            p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_1_address0_local = zext_ln40_fu_1237_p1;
        end else if (((trunc_ln30_reg_1921 == 2'd1) & (trunc_ln31_reg_1875_pp0_iter8_reg == 1'd1))) begin
            p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_1_address0_local = zext_ln38_1_fu_1278_p1;
        end else if (((trunc_ln30_reg_1921 == 2'd1) & (trunc_ln31_reg_1875_pp0_iter8_reg == 1'd0))) begin
            p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_1_address0_local = zext_ln37_1_fu_1221_p1;
        end else begin
            p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_1_address0_local = 'bx;
        end
    end else begin
        p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_1_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1622)) begin
        if ((trunc_ln30_reg_1921 == 2'd2)) begin
            p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_1_address1_local = zext_ln42_1_fu_1202_p1;
        end else if ((trunc_ln30_reg_1921 == 2'd0)) begin
            p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_1_address1_local = zext_ln39_1_fu_1186_p1;
        end else if ((trunc_ln30_reg_1921 == 2'd1)) begin
            p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_1_address1_local = zext_ln36_3_fu_1170_p1;
        end else begin
            p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_1_address1_local = 'bx;
        end
    end else begin
        p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_1_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln30_reg_1921 == 2'd1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln31_reg_1875_pp0_iter8_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln30_reg_1921 == 2'd1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln31_reg_1875_pp0_iter8_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln30_reg_1921 == 2'd2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln31_reg_1875_pp0_iter8_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln30_reg_1921 == 2'd2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln31_reg_1875_pp0_iter8_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln30_reg_1921 == 2'd0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln31_reg_1875_pp0_iter8_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln30_reg_1921 == 2'd0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln31_reg_1875_pp0_iter8_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_1_ce0_local = 1'b1;
    end else begin
        p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln30_reg_1921 == 2'd1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln31_reg_1875_pp0_iter8_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln30_reg_1921 == 2'd2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln31_reg_1875_pp0_iter8_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln30_reg_1921 == 2'd0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln31_reg_1875_pp0_iter8_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_1_ce1_local = 1'b1;
    end else begin
        p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_1_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if (((trunc_ln30_reg_1921 == 2'd1) & (trunc_ln31_reg_1875_pp0_iter8_reg == 1'd1))) begin
            p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_2_address0_local = zext_ln44_fu_1310_p1;
        end else if (((trunc_ln30_reg_1921 == 2'd1) & (trunc_ln31_reg_1875_pp0_iter8_reg == 1'd0))) begin
            p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_2_address0_local = zext_ln43_fu_1253_p1;
        end else if (((trunc_ln30_reg_1921 == 2'd2) & (trunc_ln31_reg_1875_pp0_iter8_reg == 1'd1))) begin
            p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_2_address0_local = zext_ln41_fu_1294_p1;
        end else if (((trunc_ln30_reg_1921 == 2'd2) & (trunc_ln31_reg_1875_pp0_iter8_reg == 1'd0))) begin
            p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_2_address0_local = zext_ln40_fu_1237_p1;
        end else if (((trunc_ln30_reg_1921 == 2'd0) & (trunc_ln31_reg_1875_pp0_iter8_reg == 1'd1))) begin
            p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_2_address0_local = zext_ln38_1_fu_1278_p1;
        end else if (((trunc_ln30_reg_1921 == 2'd0) & (trunc_ln31_reg_1875_pp0_iter8_reg == 1'd0))) begin
            p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_2_address0_local = zext_ln37_1_fu_1221_p1;
        end else begin
            p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_2_address0_local = 'bx;
        end
    end else begin
        p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_2_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1622)) begin
        if ((trunc_ln30_reg_1921 == 2'd1)) begin
            p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_2_address1_local = zext_ln42_1_fu_1202_p1;
        end else if ((trunc_ln30_reg_1921 == 2'd2)) begin
            p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_2_address1_local = zext_ln39_1_fu_1186_p1;
        end else if ((trunc_ln30_reg_1921 == 2'd0)) begin
            p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_2_address1_local = zext_ln36_3_fu_1170_p1;
        end else begin
            p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_2_address1_local = 'bx;
        end
    end else begin
        p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_2_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln30_reg_1921 == 2'd1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln31_reg_1875_pp0_iter8_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln30_reg_1921 == 2'd1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln31_reg_1875_pp0_iter8_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln30_reg_1921 == 2'd2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln31_reg_1875_pp0_iter8_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln30_reg_1921 == 2'd2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln31_reg_1875_pp0_iter8_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln30_reg_1921 == 2'd0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln31_reg_1875_pp0_iter8_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln30_reg_1921 == 2'd0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln31_reg_1875_pp0_iter8_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_2_ce0_local = 1'b1;
    end else begin
        p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln30_reg_1921 == 2'd1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln31_reg_1875_pp0_iter8_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln30_reg_1921 == 2'd2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln31_reg_1875_pp0_iter8_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln30_reg_1921 == 2'd0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln31_reg_1875_pp0_iter8_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_2_ce1_local = 1'b1;
    end else begin
        p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_2_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if (((trunc_ln30_reg_1921 == 2'd0) & (trunc_ln31_reg_1875_pp0_iter8_reg == 1'd0))) begin
            p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_3_address0_local = zext_ln44_fu_1310_p1;
        end else if (((trunc_ln30_reg_1921 == 2'd0) & (trunc_ln31_reg_1875_pp0_iter8_reg == 1'd1))) begin
            p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_3_address0_local = zext_ln43_fu_1253_p1;
        end else if (((trunc_ln30_reg_1921 == 2'd1) & (trunc_ln31_reg_1875_pp0_iter8_reg == 1'd0))) begin
            p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_3_address0_local = zext_ln41_fu_1294_p1;
        end else if (((trunc_ln30_reg_1921 == 2'd1) & (trunc_ln31_reg_1875_pp0_iter8_reg == 1'd1))) begin
            p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_3_address0_local = zext_ln40_fu_1237_p1;
        end else if (((trunc_ln30_reg_1921 == 2'd2) & (trunc_ln31_reg_1875_pp0_iter8_reg == 1'd0))) begin
            p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_3_address0_local = zext_ln38_1_fu_1278_p1;
        end else if (((trunc_ln30_reg_1921 == 2'd2) & (trunc_ln31_reg_1875_pp0_iter8_reg == 1'd1))) begin
            p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_3_address0_local = zext_ln37_1_fu_1221_p1;
        end else begin
            p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_3_address0_local = 'bx;
        end
    end else begin
        p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_3_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1625)) begin
        if ((trunc_ln30_reg_1921 == 2'd0)) begin
            p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_3_address1_local = zext_ln42_1_fu_1202_p1;
        end else if ((trunc_ln30_reg_1921 == 2'd1)) begin
            p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_3_address1_local = zext_ln39_1_fu_1186_p1;
        end else if ((trunc_ln30_reg_1921 == 2'd2)) begin
            p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_3_address1_local = zext_ln36_3_fu_1170_p1;
        end else begin
            p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_3_address1_local = 'bx;
        end
    end else begin
        p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_3_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln30_reg_1921 == 2'd1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln31_reg_1875_pp0_iter8_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln30_reg_1921 == 2'd1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln31_reg_1875_pp0_iter8_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln30_reg_1921 == 2'd2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln31_reg_1875_pp0_iter8_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln30_reg_1921 == 2'd2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln31_reg_1875_pp0_iter8_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln30_reg_1921 == 2'd0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln31_reg_1875_pp0_iter8_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln30_reg_1921 == 2'd0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln31_reg_1875_pp0_iter8_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_3_ce0_local = 1'b1;
    end else begin
        p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln30_reg_1921 == 2'd1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln31_reg_1875_pp0_iter8_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln30_reg_1921 == 2'd2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln31_reg_1875_pp0_iter8_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln30_reg_1921 == 2'd0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln31_reg_1875_pp0_iter8_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_3_ce1_local = 1'b1;
    end else begin
        p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_3_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if (((trunc_ln30_reg_1921 == 2'd2) & (trunc_ln31_reg_1875_pp0_iter8_reg == 1'd0))) begin
            p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_4_address0_local = zext_ln44_fu_1310_p1;
        end else if (((trunc_ln30_reg_1921 == 2'd2) & (trunc_ln31_reg_1875_pp0_iter8_reg == 1'd1))) begin
            p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_4_address0_local = zext_ln43_fu_1253_p1;
        end else if (((trunc_ln30_reg_1921 == 2'd0) & (trunc_ln31_reg_1875_pp0_iter8_reg == 1'd0))) begin
            p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_4_address0_local = zext_ln41_fu_1294_p1;
        end else if (((trunc_ln30_reg_1921 == 2'd0) & (trunc_ln31_reg_1875_pp0_iter8_reg == 1'd1))) begin
            p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_4_address0_local = zext_ln40_fu_1237_p1;
        end else if (((trunc_ln30_reg_1921 == 2'd1) & (trunc_ln31_reg_1875_pp0_iter8_reg == 1'd0))) begin
            p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_4_address0_local = zext_ln38_1_fu_1278_p1;
        end else if (((trunc_ln30_reg_1921 == 2'd1) & (trunc_ln31_reg_1875_pp0_iter8_reg == 1'd1))) begin
            p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_4_address0_local = zext_ln37_1_fu_1221_p1;
        end else begin
            p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_4_address0_local = 'bx;
        end
    end else begin
        p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_4_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1625)) begin
        if ((trunc_ln30_reg_1921 == 2'd2)) begin
            p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_4_address1_local = zext_ln42_1_fu_1202_p1;
        end else if ((trunc_ln30_reg_1921 == 2'd0)) begin
            p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_4_address1_local = zext_ln39_1_fu_1186_p1;
        end else if ((trunc_ln30_reg_1921 == 2'd1)) begin
            p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_4_address1_local = zext_ln36_3_fu_1170_p1;
        end else begin
            p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_4_address1_local = 'bx;
        end
    end else begin
        p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_4_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln30_reg_1921 == 2'd1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln31_reg_1875_pp0_iter8_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln30_reg_1921 == 2'd1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln31_reg_1875_pp0_iter8_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln30_reg_1921 == 2'd2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln31_reg_1875_pp0_iter8_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln30_reg_1921 == 2'd2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln31_reg_1875_pp0_iter8_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln30_reg_1921 == 2'd0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln31_reg_1875_pp0_iter8_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln30_reg_1921 == 2'd0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln31_reg_1875_pp0_iter8_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_4_ce0_local = 1'b1;
    end else begin
        p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln30_reg_1921 == 2'd1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln31_reg_1875_pp0_iter8_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln30_reg_1921 == 2'd2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln31_reg_1875_pp0_iter8_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln30_reg_1921 == 2'd0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln31_reg_1875_pp0_iter8_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_4_ce1_local = 1'b1;
    end else begin
        p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_4_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if (((trunc_ln30_reg_1921 == 2'd1) & (trunc_ln31_reg_1875_pp0_iter8_reg == 1'd0))) begin
            p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_5_address0_local = zext_ln44_fu_1310_p1;
        end else if (((trunc_ln30_reg_1921 == 2'd1) & (trunc_ln31_reg_1875_pp0_iter8_reg == 1'd1))) begin
            p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_5_address0_local = zext_ln43_fu_1253_p1;
        end else if (((trunc_ln30_reg_1921 == 2'd2) & (trunc_ln31_reg_1875_pp0_iter8_reg == 1'd0))) begin
            p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_5_address0_local = zext_ln41_fu_1294_p1;
        end else if (((trunc_ln30_reg_1921 == 2'd2) & (trunc_ln31_reg_1875_pp0_iter8_reg == 1'd1))) begin
            p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_5_address0_local = zext_ln40_fu_1237_p1;
        end else if (((trunc_ln30_reg_1921 == 2'd0) & (trunc_ln31_reg_1875_pp0_iter8_reg == 1'd0))) begin
            p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_5_address0_local = zext_ln38_1_fu_1278_p1;
        end else if (((trunc_ln30_reg_1921 == 2'd0) & (trunc_ln31_reg_1875_pp0_iter8_reg == 1'd1))) begin
            p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_5_address0_local = zext_ln37_1_fu_1221_p1;
        end else begin
            p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_5_address0_local = 'bx;
        end
    end else begin
        p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_5_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1625)) begin
        if ((trunc_ln30_reg_1921 == 2'd1)) begin
            p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_5_address1_local = zext_ln42_1_fu_1202_p1;
        end else if ((trunc_ln30_reg_1921 == 2'd2)) begin
            p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_5_address1_local = zext_ln39_1_fu_1186_p1;
        end else if ((trunc_ln30_reg_1921 == 2'd0)) begin
            p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_5_address1_local = zext_ln36_3_fu_1170_p1;
        end else begin
            p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_5_address1_local = 'bx;
        end
    end else begin
        p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_5_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln30_reg_1921 == 2'd1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln31_reg_1875_pp0_iter8_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln30_reg_1921 == 2'd1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln31_reg_1875_pp0_iter8_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln30_reg_1921 == 2'd2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln31_reg_1875_pp0_iter8_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln30_reg_1921 == 2'd2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln31_reg_1875_pp0_iter8_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln30_reg_1921 == 2'd0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln31_reg_1875_pp0_iter8_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln30_reg_1921 == 2'd0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln31_reg_1875_pp0_iter8_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_5_ce0_local = 1'b1;
    end else begin
        p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_5_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln30_reg_1921 == 2'd1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln31_reg_1875_pp0_iter8_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln30_reg_1921 == 2'd2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln31_reg_1875_pp0_iter8_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln30_reg_1921 == 2'd0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln31_reg_1875_pp0_iter8_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_5_ce1_local = 1'b1;
    end else begin
        p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_5_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if (((trunc_ln30_reg_1921 == 2'd0) & (trunc_ln31_reg_1875_pp0_iter8_reg == 1'd1))) begin
            p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_address0_local = zext_ln44_fu_1310_p1;
        end else if (((trunc_ln30_reg_1921 == 2'd0) & (trunc_ln31_reg_1875_pp0_iter8_reg == 1'd0))) begin
            p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_address0_local = zext_ln43_fu_1253_p1;
        end else if (((trunc_ln30_reg_1921 == 2'd1) & (trunc_ln31_reg_1875_pp0_iter8_reg == 1'd1))) begin
            p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_address0_local = zext_ln41_fu_1294_p1;
        end else if (((trunc_ln30_reg_1921 == 2'd1) & (trunc_ln31_reg_1875_pp0_iter8_reg == 1'd0))) begin
            p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_address0_local = zext_ln40_fu_1237_p1;
        end else if (((trunc_ln30_reg_1921 == 2'd2) & (trunc_ln31_reg_1875_pp0_iter8_reg == 1'd1))) begin
            p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_address0_local = zext_ln38_1_fu_1278_p1;
        end else if (((trunc_ln30_reg_1921 == 2'd2) & (trunc_ln31_reg_1875_pp0_iter8_reg == 1'd0))) begin
            p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_address0_local = zext_ln37_1_fu_1221_p1;
        end else begin
            p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_address0_local = 'bx;
        end
    end else begin
        p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1622)) begin
        if ((trunc_ln30_reg_1921 == 2'd0)) begin
            p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_address1_local = zext_ln42_1_fu_1202_p1;
        end else if ((trunc_ln30_reg_1921 == 2'd1)) begin
            p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_address1_local = zext_ln39_1_fu_1186_p1;
        end else if ((trunc_ln30_reg_1921 == 2'd2)) begin
            p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_address1_local = zext_ln36_3_fu_1170_p1;
        end else begin
            p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_address1_local = 'bx;
        end
    end else begin
        p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln30_reg_1921 == 2'd1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln31_reg_1875_pp0_iter8_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln30_reg_1921 == 2'd1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln31_reg_1875_pp0_iter8_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln30_reg_1921 == 2'd2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln31_reg_1875_pp0_iter8_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln30_reg_1921 == 2'd2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln31_reg_1875_pp0_iter8_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln30_reg_1921 == 2'd0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln31_reg_1875_pp0_iter8_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln30_reg_1921 == 2'd0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln31_reg_1875_pp0_iter8_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_ce0_local = 1'b1;
    end else begin
        p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln30_reg_1921 == 2'd1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln31_reg_1875_pp0_iter8_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln30_reg_1921 == 2'd2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln31_reg_1875_pp0_iter8_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln30_reg_1921 == 2'd0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln31_reg_1875_pp0_iter8_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_ce1_local = 1'b1;
    end else begin
        p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_ce1_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln30_fu_978_p2 = (ap_sig_allocacmp_indvar_flatten339_load + 10'd1);

assign add_ln36_1_fu_1164_p2 = (sub_ln36_fu_1107_p2 + zext_ln36_2_fu_1161_p1);

assign add_ln37_2_fu_1215_p2 = (sub_ln36_fu_1107_p2 + zext_ln37_fu_1212_p1);

assign add_ln38_2_fu_1272_p2 = (sub_ln36_fu_1107_p2 + zext_ln38_fu_1268_p1);

assign add_ln38_fu_1263_p2 = (lshr_ln_reg_1888_pp0_iter8_reg + 4'd1);

assign add_ln39_1_fu_1180_p2 = (sub_ln39_fu_1131_p2 + zext_ln36_2_fu_1161_p1);

assign add_ln40_1_fu_1231_p2 = (sub_ln39_fu_1131_p2 + zext_ln37_fu_1212_p1);

assign add_ln41_1_fu_1288_p2 = (sub_ln39_fu_1131_p2 + zext_ln38_fu_1268_p1);

assign add_ln42_1_fu_1196_p2 = (sub_ln42_fu_1155_p2 + zext_ln36_2_fu_1161_p1);

assign add_ln43_1_fu_1247_p2 = (sub_ln42_fu_1155_p2 + zext_ln37_fu_1212_p1);

assign add_ln44_1_fu_1304_p2 = (sub_ln42_fu_1155_p2 + zext_ln38_fu_1268_p1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_done_reg == 1'b1);
end

always @ (*) begin
    ap_condition_1617 = ((icmp_ln30_reg_1905 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_1622 = ((ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln31_reg_1875_pp0_iter8_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_1625 = ((ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln31_reg_1875_pp0_iter8_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_467 = ((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign cnn_accel_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_conv_buf_1_address0 = zext_ln47_1_fu_1698_p1;

assign cnn_accel_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_conv_buf_1_ce0 = cnn_accel_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_conv_buf_1_ce0_local;

assign cnn_accel_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_conv_buf_1_d0 = select_ln47_reg_2353;

assign cnn_accel_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_conv_buf_1_we0 = cnn_accel_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_conv_buf_1_we0_local;

assign cnn_accel_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_conv_buf_address0 = zext_ln47_1_fu_1698_p1;

assign cnn_accel_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_conv_buf_ce0 = cnn_accel_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_conv_buf_ce0_local;

assign cnn_accel_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_conv_buf_d0 = select_ln47_reg_2353;

assign cnn_accel_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_conv_buf_we0 = cnn_accel_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_conv_buf_we0_local;

assign empty_fu_1064_p2 = (i_reg_1867_pp0_iter7_reg + 5'd2);

assign grp_fu_1703_p1 = sext_ln36_reg_1812_pp0_iter10_reg;

assign grp_fu_1710_p1 = sext_ln37_reg_1822_pp0_iter11_reg;

assign grp_fu_1710_p2 = {{tmp_2_fu_1506_p4}, {8'd0}};

assign grp_fu_1718_p1 = sext_ln38_reg_1827_pp0_iter12_reg;

assign grp_fu_1718_p2 = {{tmp_3_fu_1526_p4}, {8'd0}};

assign grp_fu_1726_p1 = sext_ln39_reg_1832_pp0_iter13_reg;

assign grp_fu_1726_p2 = {{tmp_4_fu_1546_p4}, {8'd0}};

assign grp_fu_1734_p1 = sext_ln40_reg_1837_pp0_iter14_reg;

assign grp_fu_1734_p2 = {{tmp_5_fu_1566_p4}, {8'd0}};

assign grp_fu_1742_p1 = sext_ln41_reg_1842_pp0_iter15_reg;

assign grp_fu_1742_p2 = {{tmp_6_fu_1586_p4}, {8'd0}};

assign grp_fu_1750_p1 = sext_ln42_reg_1847_pp0_iter16_reg;

assign grp_fu_1750_p2 = {{tmp_7_fu_1606_p4}, {8'd0}};

assign grp_fu_1758_p1 = sext_ln43_reg_1852_pp0_iter17_reg;

assign grp_fu_1758_p2 = {{tmp_8_fu_1629_p4}, {8'd0}};

assign grp_fu_1766_p1 = sext_ln44_reg_1857_pp0_iter18_reg;

assign grp_fu_1766_p2 = {{tmp_9_fu_1646_p4}, {8'd0}};

assign grp_fu_1775_p0 = grp_fu_1775_p00;

assign grp_fu_1775_p00 = i_reg_1867_pp0_iter19_reg;

assign grp_fu_1775_p1 = 9'd13;

assign grp_fu_1775_p2 = grp_fu_1775_p20;

assign grp_fu_1775_p20 = lshr_ln_reg_1888_pp0_iter21_reg;

assign grp_fu_722_p7 = 'bx;

assign grp_fu_741_p7 = 'bx;

assign grp_fu_760_p7 = 'bx;

assign grp_fu_779_p7 = 'bx;

assign grp_fu_798_p7 = 'bx;

assign grp_fu_817_p7 = 'bx;

assign grp_fu_942_p1 = 5'd3;

assign i_fu_934_p3 = ((ap_phi_mux_icmp_ln31343_phi_fu_715_p4[0:0] == 1'b1) ? ap_sig_allocacmp_indvars_iv_next14_i_i342_load : ap_sig_allocacmp_i340_load);

assign icmp_ln30_fu_996_p2 = ((ap_sig_allocacmp_indvar_flatten339_load == 10'd675) ? 1'b1 : 1'b0);

assign icmp_ln31_fu_990_p2 = ((j_fu_962_p2 == 5'd26) ? 1'b1 : 1'b0);

assign icmp_ln47_fu_1684_p2 = (($signed(sum_fu_1666_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign indvars_iv_next14_i_i_fu_984_p2 = (i_fu_934_p3 + 5'd1);

assign indvars_iv_next14_i_i_mid1_fu_920_p2 = (ap_sig_allocacmp_i340_load + 5'd2);

assign j_fu_962_p2 = (select_ln30_fu_912_p3 + 5'd1);

assign mul2_fu_1025_p0 = mul2_fu_1025_p00;

assign mul2_fu_1025_p00 = select_ln30_1_reg_1862;

assign mul2_fu_1025_p1 = 11'd43;

assign mul_ln30_fu_1044_p0 = mul_ln30_fu_1044_p00;

assign mul_ln30_fu_1044_p00 = i_reg_1867_pp0_iter7_reg;

assign mul_ln30_fu_1044_p1 = 11'd43;

assign mul_ln31_fu_1073_p0 = mul_ln31_fu_1073_p00;

assign mul_ln31_fu_1073_p00 = empty_fu_1064_p2;

assign mul_ln31_fu_1073_p1 = 11'd43;

assign p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_1_address0 = p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_1_address0_local;

assign p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_1_address1 = p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_1_address1_local;

assign p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_1_ce0 = p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_1_ce0_local;

assign p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_1_ce1 = p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_1_ce1_local;

assign p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_2_address0 = p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_2_address0_local;

assign p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_2_address1 = p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_2_address1_local;

assign p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_2_ce0 = p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_2_ce0_local;

assign p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_2_ce1 = p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_2_ce1_local;

assign p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_3_address0 = p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_3_address0_local;

assign p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_3_address1 = p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_3_address1_local;

assign p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_3_ce0 = p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_3_ce0_local;

assign p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_3_ce1 = p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_3_ce1_local;

assign p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_4_address0 = p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_4_address0_local;

assign p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_4_address1 = p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_4_address1_local;

assign p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_4_ce0 = p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_4_ce0_local;

assign p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_4_ce1 = p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_4_ce1_local;

assign p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_5_address0 = p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_5_address0_local;

assign p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_5_address1 = p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_5_address1_local;

assign p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_5_ce0 = p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_5_ce0_local;

assign p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_5_ce1 = p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_5_ce1_local;

assign p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_address0 = p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_address0_local;

assign p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_address1 = p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_address1_local;

assign p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_ce0 = p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_ce0_local;

assign p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_ce1 = p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_ce1_local;

assign p_shl1_fu_1089_p3 = {{tmp_reg_1915}, {4'd0}};

assign p_shl2_fu_1113_p3 = {{tmp_11_reg_1909_pp0_iter8_reg}, {4'd0}};

assign p_shl_fu_1137_p3 = {{tmp_13_reg_1937}, {4'd0}};

assign select_ln30_1_fu_926_p3 = ((ap_phi_mux_icmp_ln31343_phi_fu_715_p4[0:0] == 1'b1) ? indvars_iv_next14_i_i_mid1_fu_920_p2 : ap_sig_allocacmp_indvars_iv_next14_i_i342_load);

assign select_ln30_fu_912_p3 = ((ap_phi_mux_icmp_ln31343_phi_fu_715_p4[0:0] == 1'b1) ? 5'd0 : ap_sig_allocacmp_j341_load);

assign select_ln36_fu_1358_p3 = ((trunc_ln31_reg_1875_pp0_iter9_reg[0:0] == 1'b1) ? tmp_1_i_fu_1339_p9 : tmp_i_fu_1320_p9);

assign select_ln37_fu_1365_p3 = ((trunc_ln31_reg_1875_pp0_iter9_reg[0:0] == 1'b1) ? grp_fu_722_p9 : grp_fu_741_p9);

assign select_ln38_fu_1372_p3 = ((trunc_ln31_reg_1875_pp0_iter9_reg[0:0] == 1'b1) ? grp_fu_741_p9 : grp_fu_722_p9);

assign select_ln39_fu_1417_p3 = ((trunc_ln31_reg_1875_pp0_iter9_reg[0:0] == 1'b1) ? tmp_i_25_fu_1398_p9 : tmp_9_i_fu_1379_p9);

assign select_ln40_fu_1424_p3 = ((trunc_ln31_reg_1875_pp0_iter9_reg[0:0] == 1'b1) ? grp_fu_760_p9 : grp_fu_779_p9);

assign select_ln41_fu_1431_p3 = ((trunc_ln31_reg_1875_pp0_iter9_reg[0:0] == 1'b1) ? grp_fu_779_p9 : grp_fu_760_p9);

assign select_ln42_fu_1476_p3 = ((trunc_ln31_reg_1875_pp0_iter9_reg[0:0] == 1'b1) ? tmp_12_i_fu_1457_p9 : tmp_11_i_fu_1438_p9);

assign select_ln43_fu_1483_p3 = ((trunc_ln31_reg_1875_pp0_iter9_reg[0:0] == 1'b1) ? grp_fu_798_p9 : grp_fu_817_p9);

assign select_ln44_fu_1490_p3 = ((trunc_ln31_reg_1875_pp0_iter9_reg[0:0] == 1'b1) ? grp_fu_817_p9 : grp_fu_798_p9);

assign select_ln47_fu_1690_p3 = ((icmp_ln47_fu_1684_p2[0:0] == 1'b1) ? trunc_ln33_1_fu_1675_p4 : 15'd0);

assign sext_ln36_fu_836_p1 = $signed(p_read1);

assign sext_ln37_fu_848_p1 = $signed(p_read2);

assign sext_ln38_fu_852_p1 = $signed(p_read3);

assign sext_ln39_fu_856_p1 = $signed(p_read4);

assign sext_ln40_fu_860_p1 = $signed(p_read5);

assign sext_ln41_fu_864_p1 = $signed(p_read6);

assign sext_ln42_fu_868_p1 = $signed(p_read7);

assign sext_ln43_fu_872_p1 = $signed(p_read8);

assign sext_ln44_fu_876_p1 = $signed(p_read9);

assign shl_i_i26_i_i814_i_i_fu_840_p3 = {{p_read}, {8'd0}};

assign sub_ln36_fu_1107_p2 = (p_shl1_fu_1089_p3 - zext_ln36_fu_1103_p1);

assign sub_ln39_fu_1131_p2 = (p_shl2_fu_1113_p3 - zext_ln39_fu_1127_p1);

assign sub_ln42_fu_1155_p2 = (p_shl_fu_1137_p3 - zext_ln42_fu_1151_p1);

assign sum_fu_1666_p1 = grp_fu_1766_p3;

assign sum_fu_1666_p4 = {{sum_fu_1666_p1[23:8]}};

assign tmp_10_fu_1096_p3 = {{tmp_reg_1915}, {1'd0}};

assign tmp_11_i_fu_1438_p7 = 'bx;

assign tmp_12_fu_1120_p3 = {{tmp_11_reg_1909_pp0_iter8_reg}, {1'd0}};

assign tmp_12_i_fu_1457_p7 = 'bx;

assign tmp_14_fu_1144_p3 = {{tmp_13_reg_1937}, {1'd0}};

assign tmp_1_i_fu_1339_p7 = 'bx;

assign tmp_2_fu_1506_p1 = grp_fu_1703_p3;

assign tmp_2_fu_1506_p4 = {{tmp_2_fu_1506_p1[23:8]}};

assign tmp_3_fu_1526_p1 = grp_fu_1710_p3;

assign tmp_3_fu_1526_p4 = {{tmp_3_fu_1526_p1[23:8]}};

assign tmp_4_fu_1546_p1 = grp_fu_1718_p3;

assign tmp_4_fu_1546_p4 = {{tmp_4_fu_1546_p1[23:8]}};

assign tmp_5_fu_1566_p1 = grp_fu_1726_p3;

assign tmp_5_fu_1566_p4 = {{tmp_5_fu_1566_p1[23:8]}};

assign tmp_6_fu_1586_p1 = grp_fu_1734_p3;

assign tmp_6_fu_1586_p4 = {{tmp_6_fu_1586_p1[23:8]}};

assign tmp_7_fu_1606_p1 = grp_fu_1742_p3;

assign tmp_7_fu_1606_p4 = {{tmp_7_fu_1606_p1[23:8]}};

assign tmp_8_fu_1629_p1 = grp_fu_1750_p3;

assign tmp_8_fu_1629_p4 = {{tmp_8_fu_1629_p1[23:8]}};

assign tmp_9_fu_1646_p1 = grp_fu_1758_p3;

assign tmp_9_fu_1646_p4 = {{tmp_9_fu_1646_p1[23:8]}};

assign tmp_9_i_fu_1379_p7 = 'bx;

assign tmp_i_25_fu_1398_p7 = 'bx;

assign tmp_i_fu_1320_p7 = 'bx;

assign trunc_ln30_fu_1060_p1 = grp_fu_942_p2[1:0];

assign trunc_ln31_fu_948_p1 = select_ln30_fu_912_p3[0:0];

assign trunc_ln33_1_fu_1675_p1 = grp_fu_1766_p3;

assign trunc_ln33_1_fu_1675_p4 = {{trunc_ln33_1_fu_1675_p1[22:8]}};

assign zext_ln36_2_fu_1161_p1 = lshr_ln_reg_1888_pp0_iter8_reg;

assign zext_ln36_3_fu_1170_p1 = add_ln36_1_fu_1164_p2;

assign zext_ln36_fu_1103_p1 = tmp_10_fu_1096_p3;

assign zext_ln37_1_fu_1221_p1 = add_ln37_2_fu_1215_p2;

assign zext_ln37_fu_1212_p1 = lshr_ln1_reg_1895_pp0_iter8_reg;

assign zext_ln38_1_fu_1278_p1 = add_ln38_2_fu_1272_p2;

assign zext_ln38_fu_1268_p1 = add_ln38_fu_1263_p2;

assign zext_ln39_1_fu_1186_p1 = add_ln39_1_fu_1180_p2;

assign zext_ln39_fu_1127_p1 = tmp_12_fu_1120_p3;

assign zext_ln40_fu_1237_p1 = add_ln40_1_fu_1231_p2;

assign zext_ln41_fu_1294_p1 = add_ln41_1_fu_1288_p2;

assign zext_ln42_1_fu_1202_p1 = add_ln42_1_fu_1196_p2;

assign zext_ln42_fu_1151_p1 = tmp_14_fu_1144_p3;

assign zext_ln43_fu_1253_p1 = add_ln43_1_fu_1247_p2;

assign zext_ln44_fu_1310_p1 = add_ln44_1_fu_1304_p2;

assign zext_ln47_1_fu_1698_p1 = grp_fu_1775_p3;

always @ (posedge ap_clk) begin
    shl_i_i26_i_i814_i_i_reg_1817[7:0] <= 8'b00000000;
    shl_i_i26_i_i814_i_i_reg_1817_pp0_iter1_reg[7:0] <= 8'b00000000;
    shl_i_i26_i_i814_i_i_reg_1817_pp0_iter2_reg[7:0] <= 8'b00000000;
    shl_i_i26_i_i814_i_i_reg_1817_pp0_iter3_reg[7:0] <= 8'b00000000;
    shl_i_i26_i_i814_i_i_reg_1817_pp0_iter4_reg[7:0] <= 8'b00000000;
    shl_i_i26_i_i814_i_i_reg_1817_pp0_iter5_reg[7:0] <= 8'b00000000;
    shl_i_i26_i_i814_i_i_reg_1817_pp0_iter6_reg[7:0] <= 8'b00000000;
    shl_i_i26_i_i814_i_i_reg_1817_pp0_iter7_reg[7:0] <= 8'b00000000;
    shl_i_i26_i_i814_i_i_reg_1817_pp0_iter8_reg[7:0] <= 8'b00000000;
    shl_i_i26_i_i814_i_i_reg_1817_pp0_iter9_reg[7:0] <= 8'b00000000;
    shl_i_i26_i_i814_i_i_reg_1817_pp0_iter10_reg[7:0] <= 8'b00000000;
    shl_i_i26_i_i814_i_i_reg_1817_pp0_iter11_reg[7:0] <= 8'b00000000;
    shl_i_i26_i_i814_i_i_reg_1817_pp0_iter12_reg[7:0] <= 8'b00000000;
end

endmodule //cnn_accel_conv_relu
