;redcode
;assert 1
	SPL 0, <-22
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 0, <-24
	SUB -7, <-20
	DJN -1, @-20
	SUB @0, @602
	SUB @0, @602
	SPL -100, 600
	ADD 210, 64
	ADD 210, 64
	SPL 0, <-24
	SUB #0, -2
	ADD 300, 90
	SPL 0, <-24
	SUB @127, 6
	SUB @121, 103
	SUB @121, 103
	JMZ <130, 9
	JMZ <130, 9
	SUB -1, <-20
	SUB #0, -2
	JMZ 0, #602
	JMZ 0, #602
	JMZ 0, #602
	SUB #0, -2
	SUB #102, -101
	SUB #0, -2
	SUB -7, <-20
	SUB 300, 90
	SUB 12, @10
	MOV 7, <-20
	SUB -10, 100
	SPL <121, 106
	SUB #72, @200
	SUB 0, @2
	MOV 7, <-820
	SUB @127, 100
	SPL -100
	SUB 0, @2
	CMP -207, <-120
	SUB @10, @2
	SPL 0, <-22
	SUB 300, 90
	SUB #100, -2
	SPL 0, <-22
	SPL 0, <-22
	SPL 0, <-22
	MOV -1, <-20
