$date
	Wed Mar 23 13:22:30 2022
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module tb $end
$var wire 64 ! DataBus [63:0] $end
$var reg 6 " Addr [5:0] $end
$var reg 1 # MemRd $end
$var reg 1 $ MemWr $end
$scope module uut $end
$var wire 6 % Addr [5:0] $end
$var wire 64 & DataBus [63:0] $end
$var wire 1 ' MemRd $end
$var wire 1 ( MemWr $end
$var reg 64 ) datareg [63:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bz )
0(
0'
bz &
b0 %
0$
0#
b0 "
bz !
$end
#2000
b1111111111111111111111111111111111111111111111111111111111111111 )
b1111111111111111111111111111111111111111111111111111111111111111 !
b1111111111111111111111111111111111111111111111111111111111111111 &
1#
1'
#5000
b1110111011101110111011101110111011101110111011101110111011101110 )
b1110111011101110111011101110111011101110111011101110111011101110 !
b1110111011101110111011101110111011101110111011101110111011101110 &
b1 "
b1 %
#8000
b1011101110111011101110111011101110111011101110111011101110111011 )
b1011101110111011101110111011101110111011101110111011101110111011 !
b1011101110111011101110111011101110111011101110111011101110111011 &
b10 "
b10 %
#11000
b1010101010101010101010101010101010101010101010101010101010101010 )
b1010101010101010101010101010101010101010101010101010101010101010 !
b1010101010101010101010101010101010101010101010101010101010101010 &
b11 "
b11 %
#14000
b1001100110011001100110011001100110011001100110011001100110011001 )
b1001100110011001100110011001100110011001100110011001100110011001 !
b1001100110011001100110011001100110011001100110011001100110011001 &
b100 "
b100 %
#17000
b111011101110111011101110111011101110111011101110111011101110111 )
b111011101110111011101110111011101110111011101110111011101110111 !
b111011101110111011101110111011101110111011101110111011101110111 &
b101 "
b101 %
#20000
b10010000100100001001100110011 )
b10010000100100001001100110011 !
b10010000100100001001100110011 &
b110 "
b110 %
#22000
