<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml VmodCAM_Ref.twx VmodCAM_Ref.ncd -o VmodCAM_Ref.twr
VmodCAM_Ref.pcf -ucf atlys.ucf -ucf timing.ucf -ucf atlys_vmodcam.ucf

</twCmdLine><twDesign>VmodCAM_Ref.ncd</twDesign><twDesignPath>VmodCAM_Ref.ncd</twDesignPath><twPCF>VmodCAM_Ref.pcf</twPCF><twPcfPath>VmodCAM_Ref.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="csg324"><twDevName>xc6slx45</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-3</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC &quot;TS_clk&quot; = PERIOD &quot;fx2Clk_in&quot; 20 ns HIGH 50 %;" ScopeName="">TS_clk = PERIOD TIMEGRP &quot;fx2Clk_in&quot; 20 ns HIGH 50%;</twConstName><twItemCnt>7095</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>941</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>10.128</twMinPer></twConstHead><twPathRptBanner iPaths="30" iCriticalPaths="0" sType="EndPoint">Paths for end point write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_4 (SLICE_X24Y104.CE), 30 paths
</twPathRptBanner><twPathRpt anchorID="6"><twConstPath anchorID="7" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.872</twSlack><twSrc BELType="FF">write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i</twSrc><twDest BELType="FF">write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_4</twDest><twTotPathDel>10.074</twTotPathDel><twClkSkew dest = "0.230" src = "0.249">0.019</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i</twSrc><twDest BELType='FF'>write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X13Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fx2Clk_in_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X13Y106.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>write_fifo/inputFull</twComp><twBEL>write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y114.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.691</twDelInfo><twComp>write_fifo/inputFull</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y114.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>comm_fpga_fx2/state_FSM_FFd4</twComp><twBEL>writeFifoInputValid2</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y106.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.157</twDelInfo><twComp>writeFifoInputValid2</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y106.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>write_fifo/inputFull</twComp><twBEL>writeFifoInputValid3</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y106.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>writeFifoInputValid</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y106.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;6&gt;</twComp><twBEL>write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/Mxor_cntr_en_xo&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y104.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.371</twDelInfo><twComp>write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/cntr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y104.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>fifoCount&lt;15&gt;</twComp><twBEL>write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_4</twBEL></twPathDel><twLogDel>1.441</twLogDel><twRouteDel>8.633</twRouteDel><twTotDel>10.074</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">fx2Clk_in_BUFGP</twDestClk><twPctLog>14.3</twPctLog><twPctRoute>85.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="8"><twConstPath anchorID="9" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.942</twSlack><twSrc BELType="FF">consumer_timer/count_11</twSrc><twDest BELType="FF">write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_4</twDest><twTotPathDel>9.965</twTotPathDel><twClkSkew dest = "0.547" src = "0.605">0.058</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>consumer_timer/count_11</twSrc><twDest BELType='FF'>write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X24Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fx2Clk_in_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X24Y32.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>consumer_timer/count&lt;11&gt;</twComp><twBEL>consumer_timer/count_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y34.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.895</twDelInfo><twComp>consumer_timer/count&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y34.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.370</twDelInfo><twComp>writeFifoOutputReady</twComp><twBEL>consumer_timer/Mmux_tick_out_4</twBEL><twBEL>consumer_timer/Mmux_tick_out_3_f7</twBEL><twBEL>consumer_timer/Mmux_tick_out_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y106.C5</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">5.335</twDelInfo><twComp>writeFifoOutputReady</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y106.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;6&gt;</twComp><twBEL>write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/Mxor_cntr_en_xo&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y104.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.371</twDelInfo><twComp>write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/cntr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y104.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>fifoCount&lt;15&gt;</twComp><twBEL>write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_4</twBEL></twPathDel><twLogDel>1.364</twLogDel><twRouteDel>8.601</twRouteDel><twTotDel>9.965</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">fx2Clk_in_BUFGP</twDestClk><twPctLog>13.7</twPctLog><twPctRoute>86.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.983</twSlack><twSrc BELType="FF">consumer_timer/count_22</twSrc><twDest BELType="FF">write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_4</twDest><twTotPathDel>9.928</twTotPathDel><twClkSkew dest = "0.547" src = "0.601">0.054</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>consumer_timer/count_22</twSrc><twDest BELType='FF'>write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X24Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fx2Clk_in_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X24Y35.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>consumer_timer/count&lt;23&gt;</twComp><twBEL>consumer_timer/count_22</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y34.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.835</twDelInfo><twComp>consumer_timer/count&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y34.BMUX</twSite><twDelType>Topdb</twDelType><twDelInfo twEdge="twRising">0.393</twDelInfo><twComp>writeFifoOutputReady</twComp><twBEL>consumer_timer/Mmux_tick_out_6</twBEL><twBEL>consumer_timer/Mmux_tick_out_4_f7</twBEL><twBEL>consumer_timer/Mmux_tick_out_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y106.C5</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">5.335</twDelInfo><twComp>writeFifoOutputReady</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y106.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;6&gt;</twComp><twBEL>write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/Mxor_cntr_en_xo&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y104.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.371</twDelInfo><twComp>write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/cntr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y104.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>fifoCount&lt;15&gt;</twComp><twBEL>write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_4</twBEL></twPathDel><twLogDel>1.387</twLogDel><twRouteDel>8.541</twRouteDel><twTotDel>9.928</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">fx2Clk_in_BUFGP</twDestClk><twPctLog>14.0</twPctLog><twPctRoute>86.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="30" iCriticalPaths="0" sType="EndPoint">Paths for end point write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_7 (SLICE_X24Y104.CE), 30 paths
</twPathRptBanner><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.892</twSlack><twSrc BELType="FF">write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i</twSrc><twDest BELType="FF">write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_7</twDest><twTotPathDel>10.054</twTotPathDel><twClkSkew dest = "0.230" src = "0.249">0.019</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i</twSrc><twDest BELType='FF'>write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_7</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X13Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fx2Clk_in_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X13Y106.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>write_fifo/inputFull</twComp><twBEL>write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y114.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.691</twDelInfo><twComp>write_fifo/inputFull</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y114.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>comm_fpga_fx2/state_FSM_FFd4</twComp><twBEL>writeFifoInputValid2</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y106.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.157</twDelInfo><twComp>writeFifoInputValid2</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y106.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>write_fifo/inputFull</twComp><twBEL>writeFifoInputValid3</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y106.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>writeFifoInputValid</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y106.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;6&gt;</twComp><twBEL>write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/Mxor_cntr_en_xo&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y104.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.371</twDelInfo><twComp>write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/cntr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y104.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>fifoCount&lt;15&gt;</twComp><twBEL>write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_7</twBEL></twPathDel><twLogDel>1.421</twLogDel><twRouteDel>8.633</twRouteDel><twTotDel>10.054</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">fx2Clk_in_BUFGP</twDestClk><twPctLog>14.1</twPctLog><twPctRoute>85.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.962</twSlack><twSrc BELType="FF">consumer_timer/count_11</twSrc><twDest BELType="FF">write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_7</twDest><twTotPathDel>9.945</twTotPathDel><twClkSkew dest = "0.547" src = "0.605">0.058</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>consumer_timer/count_11</twSrc><twDest BELType='FF'>write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_7</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X24Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fx2Clk_in_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X24Y32.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>consumer_timer/count&lt;11&gt;</twComp><twBEL>consumer_timer/count_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y34.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.895</twDelInfo><twComp>consumer_timer/count&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y34.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.370</twDelInfo><twComp>writeFifoOutputReady</twComp><twBEL>consumer_timer/Mmux_tick_out_4</twBEL><twBEL>consumer_timer/Mmux_tick_out_3_f7</twBEL><twBEL>consumer_timer/Mmux_tick_out_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y106.C5</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">5.335</twDelInfo><twComp>writeFifoOutputReady</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y106.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;6&gt;</twComp><twBEL>write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/Mxor_cntr_en_xo&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y104.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.371</twDelInfo><twComp>write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/cntr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y104.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>fifoCount&lt;15&gt;</twComp><twBEL>write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_7</twBEL></twPathDel><twLogDel>1.344</twLogDel><twRouteDel>8.601</twRouteDel><twTotDel>9.945</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">fx2Clk_in_BUFGP</twDestClk><twPctLog>13.5</twPctLog><twPctRoute>86.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.003</twSlack><twSrc BELType="FF">consumer_timer/count_22</twSrc><twDest BELType="FF">write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_7</twDest><twTotPathDel>9.908</twTotPathDel><twClkSkew dest = "0.547" src = "0.601">0.054</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>consumer_timer/count_22</twSrc><twDest BELType='FF'>write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_7</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X24Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fx2Clk_in_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X24Y35.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>consumer_timer/count&lt;23&gt;</twComp><twBEL>consumer_timer/count_22</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y34.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.835</twDelInfo><twComp>consumer_timer/count&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y34.BMUX</twSite><twDelType>Topdb</twDelType><twDelInfo twEdge="twRising">0.393</twDelInfo><twComp>writeFifoOutputReady</twComp><twBEL>consumer_timer/Mmux_tick_out_6</twBEL><twBEL>consumer_timer/Mmux_tick_out_4_f7</twBEL><twBEL>consumer_timer/Mmux_tick_out_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y106.C5</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">5.335</twDelInfo><twComp>writeFifoOutputReady</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y106.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;6&gt;</twComp><twBEL>write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/Mxor_cntr_en_xo&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y104.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.371</twDelInfo><twComp>write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/cntr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y104.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>fifoCount&lt;15&gt;</twComp><twBEL>write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_7</twBEL></twPathDel><twLogDel>1.367</twLogDel><twRouteDel>8.541</twRouteDel><twTotDel>9.908</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">fx2Clk_in_BUFGP</twDestClk><twPctLog>13.8</twPctLog><twPctRoute>86.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="30" iCriticalPaths="0" sType="EndPoint">Paths for end point write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_6 (SLICE_X24Y104.CE), 30 paths
</twPathRptBanner><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.893</twSlack><twSrc BELType="FF">write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i</twSrc><twDest BELType="FF">write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_6</twDest><twTotPathDel>10.053</twTotPathDel><twClkSkew dest = "0.230" src = "0.249">0.019</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i</twSrc><twDest BELType='FF'>write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_6</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X13Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fx2Clk_in_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X13Y106.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>write_fifo/inputFull</twComp><twBEL>write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y114.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.691</twDelInfo><twComp>write_fifo/inputFull</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y114.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>comm_fpga_fx2/state_FSM_FFd4</twComp><twBEL>writeFifoInputValid2</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y106.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.157</twDelInfo><twComp>writeFifoInputValid2</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y106.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>write_fifo/inputFull</twComp><twBEL>writeFifoInputValid3</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y106.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>writeFifoInputValid</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y106.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;6&gt;</twComp><twBEL>write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/Mxor_cntr_en_xo&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y104.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.371</twDelInfo><twComp>write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/cntr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y104.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>fifoCount&lt;15&gt;</twComp><twBEL>write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_6</twBEL></twPathDel><twLogDel>1.420</twLogDel><twRouteDel>8.633</twRouteDel><twTotDel>10.053</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">fx2Clk_in_BUFGP</twDestClk><twPctLog>14.1</twPctLog><twPctRoute>85.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.963</twSlack><twSrc BELType="FF">consumer_timer/count_11</twSrc><twDest BELType="FF">write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_6</twDest><twTotPathDel>9.944</twTotPathDel><twClkSkew dest = "0.547" src = "0.605">0.058</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>consumer_timer/count_11</twSrc><twDest BELType='FF'>write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_6</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X24Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fx2Clk_in_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X24Y32.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>consumer_timer/count&lt;11&gt;</twComp><twBEL>consumer_timer/count_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y34.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.895</twDelInfo><twComp>consumer_timer/count&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y34.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.370</twDelInfo><twComp>writeFifoOutputReady</twComp><twBEL>consumer_timer/Mmux_tick_out_4</twBEL><twBEL>consumer_timer/Mmux_tick_out_3_f7</twBEL><twBEL>consumer_timer/Mmux_tick_out_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y106.C5</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">5.335</twDelInfo><twComp>writeFifoOutputReady</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y106.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;6&gt;</twComp><twBEL>write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/Mxor_cntr_en_xo&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y104.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.371</twDelInfo><twComp>write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/cntr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y104.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>fifoCount&lt;15&gt;</twComp><twBEL>write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_6</twBEL></twPathDel><twLogDel>1.343</twLogDel><twRouteDel>8.601</twRouteDel><twTotDel>9.944</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">fx2Clk_in_BUFGP</twDestClk><twPctLog>13.5</twPctLog><twPctRoute>86.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.004</twSlack><twSrc BELType="FF">consumer_timer/count_22</twSrc><twDest BELType="FF">write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_6</twDest><twTotPathDel>9.907</twTotPathDel><twClkSkew dest = "0.547" src = "0.601">0.054</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>consumer_timer/count_22</twSrc><twDest BELType='FF'>write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_6</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X24Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fx2Clk_in_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X24Y35.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>consumer_timer/count&lt;23&gt;</twComp><twBEL>consumer_timer/count_22</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y34.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.835</twDelInfo><twComp>consumer_timer/count&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y34.BMUX</twSite><twDelType>Topdb</twDelType><twDelInfo twEdge="twRising">0.393</twDelInfo><twComp>writeFifoOutputReady</twComp><twBEL>consumer_timer/Mmux_tick_out_6</twBEL><twBEL>consumer_timer/Mmux_tick_out_4_f7</twBEL><twBEL>consumer_timer/Mmux_tick_out_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y106.C5</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">5.335</twDelInfo><twComp>writeFifoOutputReady</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y106.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;6&gt;</twComp><twBEL>write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/Mxor_cntr_en_xo&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y104.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.371</twDelInfo><twComp>write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/cntr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y104.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>fifoCount&lt;15&gt;</twComp><twBEL>write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_6</twBEL></twPathDel><twLogDel>1.366</twLogDel><twRouteDel>8.541</twRouteDel><twTotDel>9.907</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">fx2Clk_in_BUFGP</twDestClk><twPctLog>13.8</twPctLog><twPctRoute>86.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clk = PERIOD TIMEGRP &quot;fx2Clk_in&quot; 20 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X2Y48.DIADI1), 1 path
</twPathRptBanner><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.273</twSlack><twSrc BELType="FF">count_1</twSrc><twDest BELType="RAM">read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twTotPathDel>0.276</twTotPathDel><twClkSkew dest = "0.077" src = "0.074">-0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>count_1</twSrc><twDest BELType='RAM'>read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X40Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">fx2Clk_in_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X40Y96.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>count&lt;3&gt;</twComp><twBEL>count_1</twBEL></twPathDel><twPathDel><twSite>RAMB8_X2Y48.DIADI1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.129</twDelInfo><twComp>count&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X2Y48.CLKAWRCLK</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twComp><twBEL>read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twBEL></twPathDel><twLogDel>0.147</twLogDel><twRouteDel>0.129</twRouteDel><twTotDel>0.276</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">fx2Clk_in_BUFGP</twDestClk><twPctLog>53.3</twPctLog><twPctRoute>46.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X2Y48.DIADI9), 1 path
</twPathRptBanner><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.273</twSlack><twSrc BELType="FF">count_3</twSrc><twDest BELType="RAM">read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twTotPathDel>0.276</twTotPathDel><twClkSkew dest = "0.077" src = "0.074">-0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>count_3</twSrc><twDest BELType='RAM'>read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X40Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">fx2Clk_in_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X40Y96.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>count&lt;3&gt;</twComp><twBEL>count_3</twBEL></twPathDel><twPathDel><twSite>RAMB8_X2Y48.DIADI9</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.129</twDelInfo><twComp>count&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X2Y48.CLKAWRCLK</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twComp><twBEL>read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twBEL></twPathDel><twLogDel>0.147</twLogDel><twRouteDel>0.129</twRouteDel><twTotDel>0.276</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">fx2Clk_in_BUFGP</twDestClk><twPctLog>53.3</twPctLog><twPctRoute>46.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X2Y48.DIBDI1), 1 path
</twPathRptBanner><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.273</twSlack><twSrc BELType="FF">count_5</twSrc><twDest BELType="RAM">read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twTotPathDel>0.276</twTotPathDel><twClkSkew dest = "0.077" src = "0.074">-0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>count_5</twSrc><twDest BELType='RAM'>read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X40Y97.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">fx2Clk_in_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X40Y97.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>count&lt;7&gt;</twComp><twBEL>count_5</twBEL></twPathDel><twPathDel><twSite>RAMB8_X2Y48.DIBDI1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.129</twDelInfo><twComp>count&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X2Y48.CLKAWRCLK</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twComp><twBEL>read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twBEL></twPathDel><twLogDel>0.147</twLogDel><twRouteDel>0.129</twRouteDel><twTotDel>0.276</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">fx2Clk_in_BUFGP</twDestClk><twPctLog>53.3</twPctLog><twPctRoute>46.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="30"><twPinLimitBanner>Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP &quot;fx2Clk_in&quot; 20 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="31" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="16.876" period="20.000" constraintValue="20.000" deviceLimit="3.124" freqLimit="320.102" physResource="read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" logResource="read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X2Y48.CLKAWRCLK" clockNet="fx2Clk_in_BUFGP"/><twPinLimit anchorID="32" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="16.876" period="20.000" constraintValue="20.000" deviceLimit="3.124" freqLimit="320.102" physResource="read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKBRDCLK" logResource="read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKBRDCLK" locationPin="RAMB8_X2Y48.CLKBRDCLK" clockNet="fx2Clk_in_BUFGP"/><twPinLimit anchorID="33" type="MINPERIOD" name="Tbcper_I" slack="18.270" period="20.000" constraintValue="20.000" deviceLimit="1.730" freqLimit="578.035" physResource="fx2Clk_in_BUFGP/BUFG/I0" logResource="fx2Clk_in_BUFGP/BUFG/I0" locationPin="BUFGMUX_X3Y7.I0" clockNet="fx2Clk_in_BUFGP/IBUFG"/></twPinLimitRpt></twConst><twConst anchorID="34" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_CLK_I = PERIOD &quot;CLK_I&quot; 99.99 MHz HIGH 50 %;" ScopeName="">TS_CLK_I = PERIOD TIMEGRP &quot;CLK_I&quot; 99.99 MHz HIGH 50%;</twConstName><twItemCnt>360</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>147</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.182</twMinPer></twConstHead><twPathRptBanner iPaths="6" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_SysCon/prevRes_0 (SLICE_X30Y72.CE), 6 paths
</twPathRptBanner><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.819</twSlack><twSrc BELType="OTHER">Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst</twSrc><twDest BELType="FF">Inst_SysCon/prevRes_0</twDest><twTotPathDel>5.499</twTotPathDel><twClkSkew dest = "0.278" src = "2.926">2.648</twClkSkew><twDelConst>10.001</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst</twSrc><twDest BELType='FF'>Inst_SysCon/prevRes_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>DCM_X0Y6.PSCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_SysCon/SysConCLK</twSrcClk><twPathDel><twSite>DCM_X0Y6.PSDONE</twSite><twDelType>Tdmcko_PSDONE</twDelType><twDelInfo twEdge="twRising">1.500</twDelInfo><twComp>Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst</twComp><twBEL>Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y80.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.469</twDelInfo><twComp>Inst_SysCon/DcmProgDone</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y80.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>Inst_SysCon/state_FSM_FFd4</twComp><twBEL>Inst_SysCon/_n0155_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y72.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.886</twDelInfo><twComp>Inst_SysCon/_n0155_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y72.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>Inst_SysCon/prevRes&lt;2&gt;</twComp><twBEL>Inst_SysCon/prevRes_0</twBEL></twPathDel><twLogDel>2.144</twLogDel><twRouteDel>3.355</twRouteDel><twTotDel>5.499</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twDestClk><twPctLog>39.0</twPctLog><twPctRoute>61.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.518</twSlack><twSrc BELType="FF">Inst_SysCon/SRL16_inst/SRL16E</twSrc><twDest BELType="FF">Inst_SysCon/prevRes_0</twDest><twTotPathDel>4.277</twTotPathDel><twClkSkew dest = "0.482" src = "0.653">0.171</twClkSkew><twDelConst>10.001</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_SysCon/SRL16_inst/SRL16E</twSrc><twDest BELType='FF'>Inst_SysCon/prevRes_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X30Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_SysCon/SysConCLK</twSrcClk><twPathDel><twSite>SLICE_X30Y71.A</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.060</twDelInfo><twComp>Inst_SysCon/Start_Up_Rst</twComp><twBEL>Inst_SysCon/SRL16_inst/SRL16E</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y72.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.306</twDelInfo><twComp>Inst_SysCon/Start_Up_Rst</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y72.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>Inst_SysCon/prevRes&lt;2&gt;</twComp><twBEL>Inst_SysCon/DcmRst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y80.A4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>Inst_SysCon/DcmRst</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y80.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>Inst_SysCon/state_FSM_FFd4</twComp><twBEL>Inst_SysCon/_n0155_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y72.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.886</twDelInfo><twComp>Inst_SysCon/_n0155_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y72.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>Inst_SysCon/prevRes&lt;2&gt;</twComp><twBEL>Inst_SysCon/prevRes_0</twBEL></twPathDel><twLogDel>1.907</twLogDel><twRouteDel>2.370</twRouteDel><twTotDel>4.277</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twDestClk><twPctLog>44.6</twPctLog><twPctRoute>55.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.093</twSlack><twSrc BELType="FF">Inst_SysCon/RstQ_96</twSrc><twDest BELType="FF">Inst_SysCon/prevRes_0</twDest><twTotPathDel>4.047</twTotPathDel><twClkSkew dest = "0.482" src = "0.308">-0.174</twClkSkew><twDelConst>10.001</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_SysCon/RstQ_96</twSrc><twDest BELType='FF'>Inst_SysCon/prevRes_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X30Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_SysCon/SysConCLK</twSrcClk><twPathDel><twSite>SLICE_X30Y70.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>Inst_SysCon/RstQ&lt;98&gt;</twComp><twBEL>Inst_SysCon/RstQ_96</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y72.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.689</twDelInfo><twComp>Inst_SysCon/RstQ&lt;96&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y72.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>Inst_SysCon/prevRes&lt;2&gt;</twComp><twBEL>Inst_SysCon/DcmRst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y80.A4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>Inst_SysCon/DcmRst</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y80.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>Inst_SysCon/state_FSM_FFd4</twComp><twBEL>Inst_SysCon/_n0155_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y72.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.886</twDelInfo><twComp>Inst_SysCon/_n0155_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y72.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>Inst_SysCon/prevRes&lt;2&gt;</twComp><twBEL>Inst_SysCon/prevRes_0</twBEL></twPathDel><twLogDel>1.294</twLogDel><twRouteDel>2.753</twRouteDel><twTotDel>4.047</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twDestClk><twPctLog>32.0</twPctLog><twPctRoute>68.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="6" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_SysCon/prevRes_2 (SLICE_X30Y72.CE), 6 paths
</twPathRptBanner><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.874</twSlack><twSrc BELType="OTHER">Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst</twSrc><twDest BELType="FF">Inst_SysCon/prevRes_2</twDest><twTotPathDel>5.444</twTotPathDel><twClkSkew dest = "0.278" src = "2.926">2.648</twClkSkew><twDelConst>10.001</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst</twSrc><twDest BELType='FF'>Inst_SysCon/prevRes_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>DCM_X0Y6.PSCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_SysCon/SysConCLK</twSrcClk><twPathDel><twSite>DCM_X0Y6.PSDONE</twSite><twDelType>Tdmcko_PSDONE</twDelType><twDelInfo twEdge="twRising">1.500</twDelInfo><twComp>Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst</twComp><twBEL>Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y80.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.469</twDelInfo><twComp>Inst_SysCon/DcmProgDone</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y80.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>Inst_SysCon/state_FSM_FFd4</twComp><twBEL>Inst_SysCon/_n0155_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y72.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.886</twDelInfo><twComp>Inst_SysCon/_n0155_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y72.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.276</twDelInfo><twComp>Inst_SysCon/prevRes&lt;2&gt;</twComp><twBEL>Inst_SysCon/prevRes_2</twBEL></twPathDel><twLogDel>2.089</twLogDel><twRouteDel>3.355</twRouteDel><twTotDel>5.444</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twDestClk><twPctLog>38.4</twPctLog><twPctRoute>61.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.573</twSlack><twSrc BELType="FF">Inst_SysCon/SRL16_inst/SRL16E</twSrc><twDest BELType="FF">Inst_SysCon/prevRes_2</twDest><twTotPathDel>4.222</twTotPathDel><twClkSkew dest = "0.482" src = "0.653">0.171</twClkSkew><twDelConst>10.001</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_SysCon/SRL16_inst/SRL16E</twSrc><twDest BELType='FF'>Inst_SysCon/prevRes_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X30Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_SysCon/SysConCLK</twSrcClk><twPathDel><twSite>SLICE_X30Y71.A</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.060</twDelInfo><twComp>Inst_SysCon/Start_Up_Rst</twComp><twBEL>Inst_SysCon/SRL16_inst/SRL16E</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y72.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.306</twDelInfo><twComp>Inst_SysCon/Start_Up_Rst</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y72.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>Inst_SysCon/prevRes&lt;2&gt;</twComp><twBEL>Inst_SysCon/DcmRst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y80.A4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>Inst_SysCon/DcmRst</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y80.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>Inst_SysCon/state_FSM_FFd4</twComp><twBEL>Inst_SysCon/_n0155_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y72.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.886</twDelInfo><twComp>Inst_SysCon/_n0155_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y72.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.276</twDelInfo><twComp>Inst_SysCon/prevRes&lt;2&gt;</twComp><twBEL>Inst_SysCon/prevRes_2</twBEL></twPathDel><twLogDel>1.852</twLogDel><twRouteDel>2.370</twRouteDel><twTotDel>4.222</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twDestClk><twPctLog>43.9</twPctLog><twPctRoute>56.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.148</twSlack><twSrc BELType="FF">Inst_SysCon/RstQ_96</twSrc><twDest BELType="FF">Inst_SysCon/prevRes_2</twDest><twTotPathDel>3.992</twTotPathDel><twClkSkew dest = "0.482" src = "0.308">-0.174</twClkSkew><twDelConst>10.001</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_SysCon/RstQ_96</twSrc><twDest BELType='FF'>Inst_SysCon/prevRes_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X30Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_SysCon/SysConCLK</twSrcClk><twPathDel><twSite>SLICE_X30Y70.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>Inst_SysCon/RstQ&lt;98&gt;</twComp><twBEL>Inst_SysCon/RstQ_96</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y72.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.689</twDelInfo><twComp>Inst_SysCon/RstQ&lt;96&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y72.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>Inst_SysCon/prevRes&lt;2&gt;</twComp><twBEL>Inst_SysCon/DcmRst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y80.A4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>Inst_SysCon/DcmRst</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y80.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>Inst_SysCon/state_FSM_FFd4</twComp><twBEL>Inst_SysCon/_n0155_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y72.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.886</twDelInfo><twComp>Inst_SysCon/_n0155_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y72.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.276</twDelInfo><twComp>Inst_SysCon/prevRes&lt;2&gt;</twComp><twBEL>Inst_SysCon/prevRes_2</twBEL></twPathDel><twLogDel>1.239</twLogDel><twRouteDel>2.753</twRouteDel><twTotDel>3.992</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twDestClk><twPctLog>31.0</twPctLog><twPctRoute>69.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="9" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_SysCon/bitCount_3 (SLICE_X30Y82.SR), 9 paths
</twPathRptBanner><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.289</twSlack><twSrc BELType="OTHER">Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst</twSrc><twDest BELType="FF">Inst_SysCon/bitCount_3</twDest><twTotPathDel>5.838</twTotPathDel><twClkSkew dest = "0.100" src = "1.939">1.839</twClkSkew><twDelConst>10.001</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst</twSrc><twDest BELType='FF'>Inst_SysCon/bitCount_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>DCM_X0Y6.PSCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_SysCon/SysConCLK</twSrcClk><twPathDel><twSite>DCM_X0Y6.PSDONE</twSite><twDelType>Tdmcko_PSDONE</twDelType><twDelInfo twEdge="twRising">1.500</twDelInfo><twComp>Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst</twComp><twBEL>Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y81.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.447</twDelInfo><twComp>Inst_SysCon/DcmProgDone</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y81.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;4&gt;</twComp><twBEL>Inst_SysCon/state__n0159_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y82.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>Inst_SysCon/state__n0159_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y82.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;1&gt;</twComp><twBEL>Inst_SysCon/state_loadRegEn1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y82.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>Inst_SysCon/loadRegEn</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y82.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>Inst_SysCon/bitCount&lt;2&gt;</twComp><twBEL>Inst_SysCon/bitCount_3</twBEL></twPathDel><twLogDel>2.466</twLogDel><twRouteDel>3.372</twRouteDel><twTotDel>5.838</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twDestClk><twPctLog>42.2</twPctLog><twPctRoute>57.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.318</twSlack><twSrc BELType="FF">Inst_SysCon/bitCount_0</twSrc><twDest BELType="FF">Inst_SysCon/bitCount_3</twDest><twTotPathDel>2.648</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.001</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_SysCon/bitCount_0</twSrc><twDest BELType='FF'>Inst_SysCon/bitCount_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X30Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_SysCon/SysConCLK</twSrcClk><twPathDel><twSite>SLICE_X30Y82.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>Inst_SysCon/bitCount&lt;2&gt;</twComp><twBEL>Inst_SysCon/bitCount_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y82.A3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.025</twDelInfo><twComp>Inst_SysCon/bitCount&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y82.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;1&gt;</twComp><twBEL>Inst_SysCon/state_loadRegEn1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y82.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>Inst_SysCon/loadRegEn</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y82.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>Inst_SysCon/bitCount&lt;2&gt;</twComp><twBEL>Inst_SysCon/bitCount_3</twBEL></twPathDel><twLogDel>1.154</twLogDel><twRouteDel>1.494</twRouteDel><twTotDel>2.648</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twDestClk><twPctLog>43.6</twPctLog><twPctRoute>56.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.421</twSlack><twSrc BELType="FF">Inst_SysCon/prevRes_0</twSrc><twDest BELType="FF">Inst_SysCon/bitCount_3</twDest><twTotPathDel>3.284</twTotPathDel><twClkSkew dest = "1.033" src = "0.294">-0.739</twClkSkew><twDelConst>10.001</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_SysCon/prevRes_0</twSrc><twDest BELType='FF'>Inst_SysCon/bitCount_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X30Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_SysCon/SysConCLK</twSrcClk><twPathDel><twSite>SLICE_X30Y72.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>Inst_SysCon/prevRes&lt;2&gt;</twComp><twBEL>Inst_SysCon/prevRes_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y81.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.946</twDelInfo><twComp>Inst_SysCon/prevRes&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y81.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;4&gt;</twComp><twBEL>Inst_SysCon/state__n0159_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y82.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>Inst_SysCon/state__n0159_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y82.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;1&gt;</twComp><twBEL>Inst_SysCon/state_loadRegEn1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y82.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>Inst_SysCon/loadRegEn</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y82.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>Inst_SysCon/bitCount&lt;2&gt;</twComp><twBEL>Inst_SysCon/bitCount_3</twBEL></twPathDel><twLogDel>1.413</twLogDel><twRouteDel>1.871</twRouteDel><twTotDel>3.284</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twDestClk><twPctLog>43.0</twPctLog><twPctRoute>57.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLK_I = PERIOD TIMEGRP &quot;CLK_I&quot; 99.99 MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_SysCon/DcmProgReg_1 (SLICE_X31Y82.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.378</twSlack><twSrc BELType="FF">Inst_SysCon/state_FSM_FFd3</twSrc><twDest BELType="FF">Inst_SysCon/DcmProgReg_1</twDest><twTotPathDel>0.595</twTotPathDel><twClkSkew dest = "0.353" src = "0.136">-0.217</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_SysCon/state_FSM_FFd3</twSrc><twDest BELType='FF'>Inst_SysCon/DcmProgReg_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X31Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twSrcClk><twPathDel><twSite>SLICE_X31Y80.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>Inst_SysCon/state_FSM_FFd4</twComp><twBEL>Inst_SysCon/state_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y82.C5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twFalling">0.182</twDelInfo><twComp>Inst_SysCon/state_FSM_FFd3</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X31Y82.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;1&gt;</twComp><twBEL>Inst_SysCon/state_DcmProgReg[9]_loadReg[9]_mux_16_OUT&lt;1&gt;3</twBEL><twBEL>Inst_SysCon/DcmProgReg_1</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.182</twRouteDel><twTotDel>0.595</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twDestClk><twPctLog>69.4</twPctLog><twPctRoute>30.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_SysCon/RstDbncQ_8 (SLICE_X49Y39.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.399</twSlack><twSrc BELType="FF">Inst_SysCon/RstDbncQ_7</twSrc><twDest BELType="FF">Inst_SysCon/RstDbncQ_8</twDest><twTotPathDel>0.399</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_SysCon/RstDbncQ_7</twSrc><twDest BELType='FF'>Inst_SysCon/RstDbncQ_8</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X49Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twSrcClk><twPathDel><twSite>SLICE_X49Y39.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>Inst_SysCon/RstDbncQ_8</twComp><twBEL>Inst_SysCon/RstDbncQ_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y39.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>Inst_SysCon/RstDbncQ_7</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X49Y39.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>Inst_SysCon/RstDbncQ_8</twComp><twBEL>Inst_SysCon/RstDbncQ_8</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.142</twRouteDel><twTotDel>0.399</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twDestClk><twPctLog>64.4</twPctLog><twPctRoute>35.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_SysCon/state_FSM_FFd7 (SLICE_X30Y81.B6), 1 path
</twPathRptBanner><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.410</twSlack><twSrc BELType="FF">Inst_SysCon/prevRes_2</twSrc><twDest BELType="FF">Inst_SysCon/state_FSM_FFd7</twDest><twTotPathDel>0.812</twTotPathDel><twClkSkew dest = "0.511" src = "0.109">-0.402</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_SysCon/prevRes_2</twSrc><twDest BELType='FF'>Inst_SysCon/state_FSM_FFd7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X30Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twSrcClk><twPathDel><twSite>SLICE_X30Y72.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>Inst_SysCon/prevRes&lt;2&gt;</twComp><twBEL>Inst_SysCon/prevRes_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y81.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.381</twDelInfo><twComp>Inst_SysCon/prevRes&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X30Y81.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.197</twDelInfo><twComp>Inst_SysCon/state_FSM_FFd7</twComp><twBEL>Inst_SysCon/state_FSM_FFd7-In1</twBEL><twBEL>Inst_SysCon/state_FSM_FFd7</twBEL></twPathDel><twLogDel>0.431</twLogDel><twRouteDel>0.381</twRouteDel><twTotDel>0.812</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twDestClk><twPctLog>53.1</twPctLog><twPctRoute>46.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="59"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_I = PERIOD TIMEGRP &quot;CLK_I&quot; 99.99 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="60" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.575" period="1.500" constraintValue="1.500" deviceLimit="0.925" freqLimit="1081.081" physResource="Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT0" logResource="Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT0" locationPin="PLL_ADV_X0Y2.CLKOUT0" clockNet="Inst_SysCon/ddr2clk_2x"/><twPinLimit anchorID="61" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.575" period="1.500" constraintValue="1.500" deviceLimit="0.925" freqLimit="1081.081" physResource="Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT1" logResource="Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT1" locationPin="PLL_ADV_X0Y2.CLKOUT1" clockNet="Inst_SysCon/ddr2clk_2x_180"/><twPinLimit anchorID="62" type="MINPERIOD" name="Tdcmper_PSCLK" slack="4.011" period="10.001" constraintValue="10.001" deviceLimit="5.990" freqLimit="166.945" physResource="Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/PROGCLK" logResource="Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/PROGCLK" locationPin="DCM_X0Y6.PSCLK" clockNet="Inst_SysCon/SysConCLK"/></twPinLimitRpt></twConst><twConst anchorID="63" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_CAMA_PCLK_I = PERIOD &quot;CAMA_PCLK_I&quot; 80 MHz HIGH 50 %;" ScopeName="">TS_CAMA_PCLK_I = PERIOD TIMEGRP &quot;CAMA_PCLK_I&quot; 80 MHz HIGH 50%;</twConstName><twItemCnt>2993</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>570</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.693</twMinPer></twConstHead><twPathRptBanner iPaths="27" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FBCtl/pa_wr_addr_13 (SLICE_X2Y76.SR), 27 paths
</twPathRptBanner><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.807</twSlack><twSrc BELType="CPU">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType="FF">Inst_FBCtl/pa_wr_addr_13</twDest><twTotPathDel>6.629</twTotPathDel><twClkSkew dest = "0.597" src = "0.626">0.029</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType='FF'>Inst_FBCtl/pa_wr_addr_13</twDest><twLogLvls>2</twLogLvls><twSrcSite>MCB_X0Y1.P1WRCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamAPClk</twSrcClk><twPathDel><twSite>MCB_X0Y1.P1WREMPTY</twSite><twDelType>Tmcbcko_WREMPTY</twDelType><twDelInfo twEdge="twRising">2.270</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y72.C3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.013</twDelInfo><twComp>Inst_FBCtl/p1_wr_empty</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y72.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>Inst_FBCtl/Mcount_pa_wr_cnt_lut&lt;0&gt;</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable541</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y72.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable541</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y72.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>Inst_FBCtl/Mcount_pa_wr_cnt_lut&lt;0&gt;</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable546</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y76.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.901</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable54</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y76.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>Inst_FBCtl/pa_wr_addr&lt;15&gt;</twComp><twBEL>Inst_FBCtl/pa_wr_addr_13</twBEL></twPathDel><twLogDel>3.119</twLogDel><twRouteDel>3.510</twRouteDel><twTotDel>6.629</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamAPClk</twDestClk><twPctLog>47.1</twPctLog><twPctRoute>52.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.119</twSlack><twSrc BELType="FF">Inst_FBCtl/pa_wr_addr_1</twSrc><twDest BELType="FF">Inst_FBCtl/pa_wr_addr_13</twDest><twTotPathDel>4.345</twTotPathDel><twClkSkew dest = "0.152" src = "0.153">0.001</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/pa_wr_addr_1</twSrc><twDest BELType='FF'>Inst_FBCtl/pa_wr_addr_13</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X2Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamAPClk</twSrcClk><twPathDel><twSite>SLICE_X2Y73.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>Inst_FBCtl/pa_wr_addr&lt;3&gt;</twComp><twBEL>Inst_FBCtl/pa_wr_addr_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y66.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.159</twDelInfo><twComp>Inst_FBCtl/pa_wr_addr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y66.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/stateWrA_FSM_FFd1</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable543</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y72.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.934</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable543</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y72.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>Inst_FBCtl/Mcount_pa_wr_cnt_lut&lt;0&gt;</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable546</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y76.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.901</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable54</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y76.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>Inst_FBCtl/pa_wr_addr&lt;15&gt;</twComp><twBEL>Inst_FBCtl/pa_wr_addr_13</twBEL></twPathDel><twLogDel>1.351</twLogDel><twRouteDel>2.994</twRouteDel><twTotDel>4.345</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamAPClk</twDestClk><twPctLog>31.1</twPctLog><twPctRoute>68.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.184</twSlack><twSrc BELType="FF">Inst_FBCtl/stateWrA_FSM_FFd2</twSrc><twDest BELType="FF">Inst_FBCtl/pa_wr_addr_13</twDest><twTotPathDel>4.267</twTotPathDel><twClkSkew dest = "0.242" src = "0.256">0.014</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/stateWrA_FSM_FFd2</twSrc><twDest BELType='FF'>Inst_FBCtl/pa_wr_addr_13</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X10Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamAPClk</twSrcClk><twPathDel><twSite>SLICE_X10Y65.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>Inst_FBCtl/stateWrA_FSM_FFd2</twComp><twBEL>Inst_FBCtl/stateWrA_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y66.D4</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">1.081</twDelInfo><twComp>Inst_FBCtl/stateWrA_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y66.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/stateWrA_FSM_FFd1</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable543</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y72.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.934</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable543</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y72.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>Inst_FBCtl/Mcount_pa_wr_cnt_lut&lt;0&gt;</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable546</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y76.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.901</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable54</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y76.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>Inst_FBCtl/pa_wr_addr&lt;15&gt;</twComp><twBEL>Inst_FBCtl/pa_wr_addr_13</twBEL></twPathDel><twLogDel>1.351</twLogDel><twRouteDel>2.916</twRouteDel><twTotDel>4.267</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamAPClk</twDestClk><twPctLog>31.7</twPctLog><twPctRoute>68.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="27" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FBCtl/pa_wr_addr_15 (SLICE_X2Y76.SR), 27 paths
</twPathRptBanner><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.810</twSlack><twSrc BELType="CPU">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType="FF">Inst_FBCtl/pa_wr_addr_15</twDest><twTotPathDel>6.626</twTotPathDel><twClkSkew dest = "0.597" src = "0.626">0.029</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType='FF'>Inst_FBCtl/pa_wr_addr_15</twDest><twLogLvls>2</twLogLvls><twSrcSite>MCB_X0Y1.P1WRCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamAPClk</twSrcClk><twPathDel><twSite>MCB_X0Y1.P1WREMPTY</twSite><twDelType>Tmcbcko_WREMPTY</twDelType><twDelInfo twEdge="twRising">2.270</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y72.C3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.013</twDelInfo><twComp>Inst_FBCtl/p1_wr_empty</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y72.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>Inst_FBCtl/Mcount_pa_wr_cnt_lut&lt;0&gt;</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable541</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y72.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable541</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y72.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>Inst_FBCtl/Mcount_pa_wr_cnt_lut&lt;0&gt;</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable546</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y76.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.901</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable54</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y76.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.439</twDelInfo><twComp>Inst_FBCtl/pa_wr_addr&lt;15&gt;</twComp><twBEL>Inst_FBCtl/pa_wr_addr_15</twBEL></twPathDel><twLogDel>3.116</twLogDel><twRouteDel>3.510</twRouteDel><twTotDel>6.626</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamAPClk</twDestClk><twPctLog>47.0</twPctLog><twPctRoute>53.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.122</twSlack><twSrc BELType="FF">Inst_FBCtl/pa_wr_addr_1</twSrc><twDest BELType="FF">Inst_FBCtl/pa_wr_addr_15</twDest><twTotPathDel>4.342</twTotPathDel><twClkSkew dest = "0.152" src = "0.153">0.001</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/pa_wr_addr_1</twSrc><twDest BELType='FF'>Inst_FBCtl/pa_wr_addr_15</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X2Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamAPClk</twSrcClk><twPathDel><twSite>SLICE_X2Y73.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>Inst_FBCtl/pa_wr_addr&lt;3&gt;</twComp><twBEL>Inst_FBCtl/pa_wr_addr_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y66.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.159</twDelInfo><twComp>Inst_FBCtl/pa_wr_addr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y66.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/stateWrA_FSM_FFd1</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable543</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y72.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.934</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable543</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y72.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>Inst_FBCtl/Mcount_pa_wr_cnt_lut&lt;0&gt;</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable546</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y76.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.901</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable54</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y76.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.439</twDelInfo><twComp>Inst_FBCtl/pa_wr_addr&lt;15&gt;</twComp><twBEL>Inst_FBCtl/pa_wr_addr_15</twBEL></twPathDel><twLogDel>1.348</twLogDel><twRouteDel>2.994</twRouteDel><twTotDel>4.342</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamAPClk</twDestClk><twPctLog>31.0</twPctLog><twPctRoute>69.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.187</twSlack><twSrc BELType="FF">Inst_FBCtl/stateWrA_FSM_FFd2</twSrc><twDest BELType="FF">Inst_FBCtl/pa_wr_addr_15</twDest><twTotPathDel>4.264</twTotPathDel><twClkSkew dest = "0.242" src = "0.256">0.014</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/stateWrA_FSM_FFd2</twSrc><twDest BELType='FF'>Inst_FBCtl/pa_wr_addr_15</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X10Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamAPClk</twSrcClk><twPathDel><twSite>SLICE_X10Y65.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>Inst_FBCtl/stateWrA_FSM_FFd2</twComp><twBEL>Inst_FBCtl/stateWrA_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y66.D4</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">1.081</twDelInfo><twComp>Inst_FBCtl/stateWrA_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y66.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/stateWrA_FSM_FFd1</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable543</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y72.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.934</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable543</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y72.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>Inst_FBCtl/Mcount_pa_wr_cnt_lut&lt;0&gt;</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable546</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y76.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.901</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable54</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y76.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.439</twDelInfo><twComp>Inst_FBCtl/pa_wr_addr&lt;15&gt;</twComp><twBEL>Inst_FBCtl/pa_wr_addr_15</twBEL></twPathDel><twLogDel>1.348</twLogDel><twRouteDel>2.916</twRouteDel><twTotDel>4.264</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamAPClk</twDestClk><twPctLog>31.6</twPctLog><twPctRoute>68.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="27" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FBCtl/pa_wr_addr_14 (SLICE_X2Y76.SR), 27 paths
</twPathRptBanner><twPathRpt anchorID="76"><twConstPath anchorID="77" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.818</twSlack><twSrc BELType="CPU">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType="FF">Inst_FBCtl/pa_wr_addr_14</twDest><twTotPathDel>6.618</twTotPathDel><twClkSkew dest = "0.597" src = "0.626">0.029</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType='FF'>Inst_FBCtl/pa_wr_addr_14</twDest><twLogLvls>2</twLogLvls><twSrcSite>MCB_X0Y1.P1WRCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamAPClk</twSrcClk><twPathDel><twSite>MCB_X0Y1.P1WREMPTY</twSite><twDelType>Tmcbcko_WREMPTY</twDelType><twDelInfo twEdge="twRising">2.270</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y72.C3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.013</twDelInfo><twComp>Inst_FBCtl/p1_wr_empty</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y72.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>Inst_FBCtl/Mcount_pa_wr_cnt_lut&lt;0&gt;</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable541</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y72.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable541</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y72.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>Inst_FBCtl/Mcount_pa_wr_cnt_lut&lt;0&gt;</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable546</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y76.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.901</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable54</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y76.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>Inst_FBCtl/pa_wr_addr&lt;15&gt;</twComp><twBEL>Inst_FBCtl/pa_wr_addr_14</twBEL></twPathDel><twLogDel>3.108</twLogDel><twRouteDel>3.510</twRouteDel><twTotDel>6.618</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamAPClk</twDestClk><twPctLog>47.0</twPctLog><twPctRoute>53.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="78"><twConstPath anchorID="79" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.130</twSlack><twSrc BELType="FF">Inst_FBCtl/pa_wr_addr_1</twSrc><twDest BELType="FF">Inst_FBCtl/pa_wr_addr_14</twDest><twTotPathDel>4.334</twTotPathDel><twClkSkew dest = "0.152" src = "0.153">0.001</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/pa_wr_addr_1</twSrc><twDest BELType='FF'>Inst_FBCtl/pa_wr_addr_14</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X2Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamAPClk</twSrcClk><twPathDel><twSite>SLICE_X2Y73.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>Inst_FBCtl/pa_wr_addr&lt;3&gt;</twComp><twBEL>Inst_FBCtl/pa_wr_addr_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y66.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.159</twDelInfo><twComp>Inst_FBCtl/pa_wr_addr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y66.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/stateWrA_FSM_FFd1</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable543</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y72.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.934</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable543</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y72.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>Inst_FBCtl/Mcount_pa_wr_cnt_lut&lt;0&gt;</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable546</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y76.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.901</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable54</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y76.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>Inst_FBCtl/pa_wr_addr&lt;15&gt;</twComp><twBEL>Inst_FBCtl/pa_wr_addr_14</twBEL></twPathDel><twLogDel>1.340</twLogDel><twRouteDel>2.994</twRouteDel><twTotDel>4.334</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamAPClk</twDestClk><twPctLog>30.9</twPctLog><twPctRoute>69.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="80"><twConstPath anchorID="81" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.195</twSlack><twSrc BELType="FF">Inst_FBCtl/stateWrA_FSM_FFd2</twSrc><twDest BELType="FF">Inst_FBCtl/pa_wr_addr_14</twDest><twTotPathDel>4.256</twTotPathDel><twClkSkew dest = "0.242" src = "0.256">0.014</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/stateWrA_FSM_FFd2</twSrc><twDest BELType='FF'>Inst_FBCtl/pa_wr_addr_14</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X10Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamAPClk</twSrcClk><twPathDel><twSite>SLICE_X10Y65.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>Inst_FBCtl/stateWrA_FSM_FFd2</twComp><twBEL>Inst_FBCtl/stateWrA_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y66.D4</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">1.081</twDelInfo><twComp>Inst_FBCtl/stateWrA_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y66.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/stateWrA_FSM_FFd1</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable543</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y72.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.934</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable543</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y72.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>Inst_FBCtl/Mcount_pa_wr_cnt_lut&lt;0&gt;</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable546</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y76.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.901</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable54</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y76.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>Inst_FBCtl/pa_wr_addr&lt;15&gt;</twComp><twBEL>Inst_FBCtl/pa_wr_addr_14</twBEL></twPathDel><twLogDel>1.340</twLogDel><twRouteDel>2.916</twRouteDel><twTotDel>4.256</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamAPClk</twDestClk><twPctLog>31.5</twPctLog><twPctRoute>68.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CAMA_PCLK_I = PERIOD TIMEGRP &quot;CAMA_PCLK_I&quot; 80 MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1WRDATA10), 1 path
</twPathRptBanner><twPathRpt anchorID="82"><twConstPath anchorID="83" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.364</twSlack><twSrc BELType="FF">Inst_FBCtl/p1_wr_data_10</twSrc><twDest BELType="CPU">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twTotPathDel>0.366</twTotPathDel><twClkSkew dest = "0.075" src = "0.073">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_FBCtl/p1_wr_data_10</twSrc><twDest BELType='CPU'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X1Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">CamAPClk</twSrcClk><twPathDel><twSite>SLICE_X1Y50.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>Inst_FBCtl/p1_wr_data_11</twComp><twBEL>Inst_FBCtl/p1_wr_data_10</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P1WRDATA10</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.123</twDelInfo><twComp>Inst_FBCtl/p1_wr_data_10</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>MCB_X0Y1.P1WRCLK</twSite><twDelType>Tmcbckd_WRDATA</twDelType><twDelInfo twEdge="twFalling">0.045</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>0.243</twLogDel><twRouteDel>0.123</twRouteDel><twTotDel>0.366</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamAPClk</twDestClk><twPctLog>66.4</twPctLog><twPctRoute>33.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FBCtl/Inst_LocalRstA2/RstQ_4 (SLICE_X1Y66.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="84"><twConstPath anchorID="85" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.393</twSlack><twSrc BELType="FF">Inst_FBCtl/Inst_LocalRstA2/RstQ_3</twSrc><twDest BELType="FF">Inst_FBCtl/Inst_LocalRstA2/RstQ_4</twDest><twTotPathDel>0.393</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_FBCtl/Inst_LocalRstA2/RstQ_3</twSrc><twDest BELType='FF'>Inst_FBCtl/Inst_LocalRstA2/RstQ_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X1Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">CamAPClk</twSrcClk><twPathDel><twSite>SLICE_X1Y66.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>Inst_FBCtl/Inst_LocalRstA2/RstQ_4</twComp><twBEL>Inst_FBCtl/Inst_LocalRstA2/RstQ_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y66.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.136</twDelInfo><twComp>Inst_FBCtl/Inst_LocalRstA2/RstQ_3</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X1Y66.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>Inst_FBCtl/Inst_LocalRstA2/RstQ_4</twComp><twBEL>Inst_FBCtl/Inst_LocalRstA2/RstQ_4</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.136</twRouteDel><twTotDel>0.393</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamAPClk</twDestClk><twPctLog>65.4</twPctLog><twPctRoute>34.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FBCtl/Inst_LocalRstA1/RstQ_4 (SLICE_X11Y52.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="86"><twConstPath anchorID="87" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.393</twSlack><twSrc BELType="FF">Inst_FBCtl/Inst_LocalRstA1/RstQ_3</twSrc><twDest BELType="FF">Inst_FBCtl/Inst_LocalRstA1/RstQ_4</twDest><twTotPathDel>0.393</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_FBCtl/Inst_LocalRstA1/RstQ_3</twSrc><twDest BELType='FF'>Inst_FBCtl/Inst_LocalRstA1/RstQ_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X11Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">CamAPClk</twSrcClk><twPathDel><twSite>SLICE_X11Y52.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>Inst_FBCtl/Inst_LocalRstA1/RstQ_4</twComp><twBEL>Inst_FBCtl/Inst_LocalRstA1/RstQ_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y52.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.136</twDelInfo><twComp>Inst_FBCtl/Inst_LocalRstA1/RstQ_3</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X11Y52.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>Inst_FBCtl/Inst_LocalRstA1/RstQ_4</twComp><twBEL>Inst_FBCtl/Inst_LocalRstA1/RstQ_4</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.136</twRouteDel><twTotDel>0.393</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamAPClk</twDestClk><twPctLog>65.4</twPctLog><twPctRoute>34.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="88"><twPinLimitBanner>Component Switching Limit Checks: TS_CAMA_PCLK_I = PERIOD TIMEGRP &quot;CAMA_PCLK_I&quot; 80 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="89" type="MINPERIOD" name="Tbcper_I" slack="10.770" period="12.500" constraintValue="12.500" deviceLimit="1.730" freqLimit="578.035" physResource="Inst_camctlA/BUFG_inst/I0" logResource="Inst_camctlA/BUFG_inst/I0" locationPin="BUFGMUX_X2Y9.I0" clockNet="int_CAMA_PCLK_I"/><twPinLimit anchorID="90" type="MINPERIOD" name="Tmcbcper_P1CMDCLK" slack="11.000" period="12.500" constraintValue="12.500" deviceLimit="1.500" freqLimit="666.667" physResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P1CMDCLK" logResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P1CMDCLK" locationPin="MCB_X0Y1.P1CMDCLK" clockNet="CamAPClk"/><twPinLimit anchorID="91" type="MINPERIOD" name="Tmcbcper_P1WRCLK" slack="11.500" period="12.500" constraintValue="12.500" deviceLimit="1.000" freqLimit="1000.000" physResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P1WRCLK" logResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P1WRCLK" locationPin="MCB_X0Y1.P1WRCLK" clockNet="CamAPClk"/></twPinLimitRpt></twConst><twConst anchorID="92" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC TS_CAMB_PCLK_I = PERIOD &quot;CAMB_PCLK_I&quot; 80 MHz HIGH 50 %;" ScopeName="">TS_CAMB_PCLK_I = PERIOD TIMEGRP &quot;CAMB_PCLK_I&quot; 80 MHz HIGH 50%;</twConstName><twItemCnt>2999</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>570</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.868</twMinPer></twConstHead><twPathRptBanner iPaths="27" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FBCtl/pb_wr_addr_13 (SLICE_X4Y74.SR), 27 paths
</twPathRptBanner><twPathRpt anchorID="93"><twConstPath anchorID="94" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.632</twSlack><twSrc BELType="CPU">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType="FF">Inst_FBCtl/pb_wr_addr_13</twDest><twTotPathDel>6.795</twTotPathDel><twClkSkew dest = "0.591" src = "0.629">0.038</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType='FF'>Inst_FBCtl/pb_wr_addr_13</twDest><twLogLvls>2</twLogLvls><twSrcSite>MCB_X0Y1.P2CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>MCB_X0Y1.P2EMPTY</twSite><twDelType>Tmcbcko_EMPTY</twDelType><twDelInfo twEdge="twRising">2.270</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y70.C3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.288</twDelInfo><twComp>Inst_FBCtl/p2_wr_empty</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y70.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_FBCtl/Mcount_pb_wr_cnt_lut&lt;0&gt;</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable311</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y70.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable311</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y70.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_FBCtl/Mcount_pb_wr_cnt_lut&lt;0&gt;</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable316</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y74.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.921</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable31</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y74.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>Inst_FBCtl/pb_wr_addr&lt;15&gt;</twComp><twBEL>Inst_FBCtl/pb_wr_addr_13</twBEL></twPathDel><twLogDel>3.135</twLogDel><twRouteDel>3.660</twRouteDel><twTotDel>6.795</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twDestClk><twPctLog>46.1</twPctLog><twPctRoute>53.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="95"><twConstPath anchorID="96" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.397</twSlack><twSrc BELType="FF">Inst_FBCtl/pb_wr_addr_1</twSrc><twDest BELType="FF">Inst_FBCtl/pb_wr_addr_13</twDest><twTotPathDel>4.059</twTotPathDel><twClkSkew dest = "0.236" src = "0.245">0.009</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/pb_wr_addr_1</twSrc><twDest BELType='FF'>Inst_FBCtl/pb_wr_addr_13</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X4Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X4Y71.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>Inst_FBCtl/pb_wr_addr&lt;3&gt;</twComp><twBEL>Inst_FBCtl/pb_wr_addr_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y64.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.139</twDelInfo><twComp>Inst_FBCtl/pb_wr_addr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y64.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/stateWrB_FSM_FFd1</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable313</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y70.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable313</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y70.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_FBCtl/Mcount_pb_wr_cnt_lut&lt;0&gt;</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable316</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y74.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.921</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable31</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y74.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>Inst_FBCtl/pb_wr_addr&lt;15&gt;</twComp><twBEL>Inst_FBCtl/pb_wr_addr_13</twBEL></twPathDel><twLogDel>1.327</twLogDel><twRouteDel>2.732</twRouteDel><twTotDel>4.059</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twDestClk><twPctLog>32.7</twPctLog><twPctRoute>67.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="97"><twConstPath anchorID="98" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.428</twSlack><twSrc BELType="FF">Inst_FBCtl/stateWrB_FSM_FFd2</twSrc><twDest BELType="FF">Inst_FBCtl/pb_wr_addr_13</twDest><twTotPathDel>4.000</twTotPathDel><twClkSkew dest = "0.591" src = "0.628">0.037</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/stateWrB_FSM_FFd2</twSrc><twDest BELType='FF'>Inst_FBCtl/pb_wr_addr_13</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X0Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X0Y62.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>Inst_FBCtl/stateWrB_FSM_FFd2</twComp><twBEL>Inst_FBCtl/stateWrB_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y64.D5</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>Inst_FBCtl/stateWrB_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y64.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/stateWrB_FSM_FFd1</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable313</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y70.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable313</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y70.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_FBCtl/Mcount_pb_wr_cnt_lut&lt;0&gt;</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable316</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y74.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.921</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable31</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y74.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>Inst_FBCtl/pb_wr_addr&lt;15&gt;</twComp><twBEL>Inst_FBCtl/pb_wr_addr_13</twBEL></twPathDel><twLogDel>1.327</twLogDel><twRouteDel>2.673</twRouteDel><twTotDel>4.000</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twDestClk><twPctLog>33.2</twPctLog><twPctRoute>66.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="27" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FBCtl/pb_wr_addr_12 (SLICE_X4Y74.SR), 27 paths
</twPathRptBanner><twPathRpt anchorID="99"><twConstPath anchorID="100" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.643</twSlack><twSrc BELType="CPU">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType="FF">Inst_FBCtl/pb_wr_addr_12</twDest><twTotPathDel>6.784</twTotPathDel><twClkSkew dest = "0.591" src = "0.629">0.038</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType='FF'>Inst_FBCtl/pb_wr_addr_12</twDest><twLogLvls>2</twLogLvls><twSrcSite>MCB_X0Y1.P2CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>MCB_X0Y1.P2EMPTY</twSite><twDelType>Tmcbcko_EMPTY</twDelType><twDelInfo twEdge="twRising">2.270</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y70.C3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.288</twDelInfo><twComp>Inst_FBCtl/p2_wr_empty</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y70.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_FBCtl/Mcount_pb_wr_cnt_lut&lt;0&gt;</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable311</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y70.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable311</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y70.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_FBCtl/Mcount_pb_wr_cnt_lut&lt;0&gt;</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable316</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y74.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.921</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable31</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y74.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>Inst_FBCtl/pb_wr_addr&lt;15&gt;</twComp><twBEL>Inst_FBCtl/pb_wr_addr_12</twBEL></twPathDel><twLogDel>3.124</twLogDel><twRouteDel>3.660</twRouteDel><twTotDel>6.784</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twDestClk><twPctLog>46.0</twPctLog><twPctRoute>54.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="101"><twConstPath anchorID="102" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.408</twSlack><twSrc BELType="FF">Inst_FBCtl/pb_wr_addr_1</twSrc><twDest BELType="FF">Inst_FBCtl/pb_wr_addr_12</twDest><twTotPathDel>4.048</twTotPathDel><twClkSkew dest = "0.236" src = "0.245">0.009</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/pb_wr_addr_1</twSrc><twDest BELType='FF'>Inst_FBCtl/pb_wr_addr_12</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X4Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X4Y71.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>Inst_FBCtl/pb_wr_addr&lt;3&gt;</twComp><twBEL>Inst_FBCtl/pb_wr_addr_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y64.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.139</twDelInfo><twComp>Inst_FBCtl/pb_wr_addr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y64.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/stateWrB_FSM_FFd1</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable313</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y70.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable313</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y70.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_FBCtl/Mcount_pb_wr_cnt_lut&lt;0&gt;</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable316</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y74.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.921</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable31</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y74.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>Inst_FBCtl/pb_wr_addr&lt;15&gt;</twComp><twBEL>Inst_FBCtl/pb_wr_addr_12</twBEL></twPathDel><twLogDel>1.316</twLogDel><twRouteDel>2.732</twRouteDel><twTotDel>4.048</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twDestClk><twPctLog>32.5</twPctLog><twPctRoute>67.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="103"><twConstPath anchorID="104" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.439</twSlack><twSrc BELType="FF">Inst_FBCtl/stateWrB_FSM_FFd2</twSrc><twDest BELType="FF">Inst_FBCtl/pb_wr_addr_12</twDest><twTotPathDel>3.989</twTotPathDel><twClkSkew dest = "0.591" src = "0.628">0.037</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/stateWrB_FSM_FFd2</twSrc><twDest BELType='FF'>Inst_FBCtl/pb_wr_addr_12</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X0Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X0Y62.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>Inst_FBCtl/stateWrB_FSM_FFd2</twComp><twBEL>Inst_FBCtl/stateWrB_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y64.D5</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>Inst_FBCtl/stateWrB_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y64.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/stateWrB_FSM_FFd1</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable313</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y70.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable313</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y70.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_FBCtl/Mcount_pb_wr_cnt_lut&lt;0&gt;</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable316</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y74.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.921</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable31</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y74.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>Inst_FBCtl/pb_wr_addr&lt;15&gt;</twComp><twBEL>Inst_FBCtl/pb_wr_addr_12</twBEL></twPathDel><twLogDel>1.316</twLogDel><twRouteDel>2.673</twRouteDel><twTotDel>3.989</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twDestClk><twPctLog>33.0</twPctLog><twPctRoute>67.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="27" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FBCtl/pb_wr_addr_14 (SLICE_X4Y74.SR), 27 paths
</twPathRptBanner><twPathRpt anchorID="105"><twConstPath anchorID="106" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.666</twSlack><twSrc BELType="CPU">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType="FF">Inst_FBCtl/pb_wr_addr_14</twDest><twTotPathDel>6.761</twTotPathDel><twClkSkew dest = "0.591" src = "0.629">0.038</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType='FF'>Inst_FBCtl/pb_wr_addr_14</twDest><twLogLvls>2</twLogLvls><twSrcSite>MCB_X0Y1.P2CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>MCB_X0Y1.P2EMPTY</twSite><twDelType>Tmcbcko_EMPTY</twDelType><twDelInfo twEdge="twRising">2.270</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y70.C3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.288</twDelInfo><twComp>Inst_FBCtl/p2_wr_empty</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y70.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_FBCtl/Mcount_pb_wr_cnt_lut&lt;0&gt;</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable311</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y70.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable311</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y70.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_FBCtl/Mcount_pb_wr_cnt_lut&lt;0&gt;</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable316</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y74.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.921</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable31</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y74.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>Inst_FBCtl/pb_wr_addr&lt;15&gt;</twComp><twBEL>Inst_FBCtl/pb_wr_addr_14</twBEL></twPathDel><twLogDel>3.101</twLogDel><twRouteDel>3.660</twRouteDel><twTotDel>6.761</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twDestClk><twPctLog>45.9</twPctLog><twPctRoute>54.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="107"><twConstPath anchorID="108" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.431</twSlack><twSrc BELType="FF">Inst_FBCtl/pb_wr_addr_1</twSrc><twDest BELType="FF">Inst_FBCtl/pb_wr_addr_14</twDest><twTotPathDel>4.025</twTotPathDel><twClkSkew dest = "0.236" src = "0.245">0.009</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/pb_wr_addr_1</twSrc><twDest BELType='FF'>Inst_FBCtl/pb_wr_addr_14</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X4Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X4Y71.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>Inst_FBCtl/pb_wr_addr&lt;3&gt;</twComp><twBEL>Inst_FBCtl/pb_wr_addr_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y64.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.139</twDelInfo><twComp>Inst_FBCtl/pb_wr_addr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y64.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/stateWrB_FSM_FFd1</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable313</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y70.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable313</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y70.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_FBCtl/Mcount_pb_wr_cnt_lut&lt;0&gt;</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable316</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y74.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.921</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable31</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y74.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>Inst_FBCtl/pb_wr_addr&lt;15&gt;</twComp><twBEL>Inst_FBCtl/pb_wr_addr_14</twBEL></twPathDel><twLogDel>1.293</twLogDel><twRouteDel>2.732</twRouteDel><twTotDel>4.025</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twDestClk><twPctLog>32.1</twPctLog><twPctRoute>67.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="109"><twConstPath anchorID="110" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.462</twSlack><twSrc BELType="FF">Inst_FBCtl/stateWrB_FSM_FFd2</twSrc><twDest BELType="FF">Inst_FBCtl/pb_wr_addr_14</twDest><twTotPathDel>3.966</twTotPathDel><twClkSkew dest = "0.591" src = "0.628">0.037</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/stateWrB_FSM_FFd2</twSrc><twDest BELType='FF'>Inst_FBCtl/pb_wr_addr_14</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X0Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X0Y62.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>Inst_FBCtl/stateWrB_FSM_FFd2</twComp><twBEL>Inst_FBCtl/stateWrB_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y64.D5</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>Inst_FBCtl/stateWrB_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y64.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/stateWrB_FSM_FFd1</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable313</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y70.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable313</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y70.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_FBCtl/Mcount_pb_wr_cnt_lut&lt;0&gt;</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable316</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y74.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.921</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable31</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y74.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>Inst_FBCtl/pb_wr_addr&lt;15&gt;</twComp><twBEL>Inst_FBCtl/pb_wr_addr_14</twBEL></twPathDel><twLogDel>1.293</twLogDel><twRouteDel>2.673</twRouteDel><twTotDel>3.966</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twDestClk><twPctLog>32.6</twPctLog><twPctRoute>67.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CAMB_PCLK_I = PERIOD TIMEGRP &quot;CAMB_PCLK_I&quot; 80 MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P2WRDATA15), 1 path
</twPathRptBanner><twPathRpt anchorID="111"><twConstPath anchorID="112" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.331</twSlack><twSrc BELType="FF">Inst_FBCtl/p2_wr_data_15</twSrc><twDest BELType="CPU">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twTotPathDel>0.366</twTotPathDel><twClkSkew dest = "0.243" src = "0.208">-0.035</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_FBCtl/p2_wr_data_15</twSrc><twDest BELType='CPU'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X1Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X1Y47.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>Inst_FBCtl/p2_wr_data_15</twComp><twBEL>Inst_FBCtl/p2_wr_data_15</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P2WRDATA15</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.123</twDelInfo><twComp>Inst_FBCtl/p2_wr_data_15</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>MCB_X0Y1.P2CLK</twSite><twDelType>Tmcbckd_WRDATA</twDelType><twDelInfo twEdge="twFalling">0.045</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>0.243</twLogDel><twRouteDel>0.123</twRouteDel><twTotDel>0.366</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twDestClk><twPctLog>66.4</twPctLog><twPctRoute>33.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P2WRDATA1), 1 path
</twPathRptBanner><twPathRpt anchorID="113"><twConstPath anchorID="114" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.333</twSlack><twSrc BELType="FF">Inst_FBCtl/p2_wr_data_1</twSrc><twDest BELType="CPU">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twTotPathDel>0.368</twTotPathDel><twClkSkew dest = "0.243" src = "0.208">-0.035</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_FBCtl/p2_wr_data_1</twSrc><twDest BELType='CPU'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X0Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X0Y47.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>Inst_FBCtl/p2_wr_data_3</twComp><twBEL>Inst_FBCtl/p2_wr_data_1</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P2WRDATA1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.123</twDelInfo><twComp>Inst_FBCtl/p2_wr_data_1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>MCB_X0Y1.P2CLK</twSite><twDelType>Tmcbckd_WRDATA</twDelType><twDelInfo twEdge="twFalling">0.045</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>0.245</twLogDel><twRouteDel>0.123</twRouteDel><twTotDel>0.368</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twDestClk><twPctLog>66.6</twPctLog><twPctRoute>33.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P2WRDATA14), 1 path
</twPathRptBanner><twPathRpt anchorID="115"><twConstPath anchorID="116" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.365</twSlack><twSrc BELType="FF">Inst_FBCtl/p2_wr_data_14</twSrc><twDest BELType="CPU">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twTotPathDel>0.400</twTotPathDel><twClkSkew dest = "0.243" src = "0.208">-0.035</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_FBCtl/p2_wr_data_14</twSrc><twDest BELType='CPU'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X1Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X1Y47.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>Inst_FBCtl/p2_wr_data_15</twComp><twBEL>Inst_FBCtl/p2_wr_data_14</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P2WRDATA14</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.157</twDelInfo><twComp>Inst_FBCtl/p2_wr_data_14</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>MCB_X0Y1.P2CLK</twSite><twDelType>Tmcbckd_WRDATA</twDelType><twDelInfo twEdge="twFalling">0.045</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>0.243</twLogDel><twRouteDel>0.157</twRouteDel><twTotDel>0.400</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twDestClk><twPctLog>60.8</twPctLog><twPctRoute>39.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="117"><twPinLimitBanner>Component Switching Limit Checks: TS_CAMB_PCLK_I = PERIOD TIMEGRP &quot;CAMB_PCLK_I&quot; 80 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="118" type="MINPERIOD" name="Tbcper_I" slack="10.770" period="12.500" constraintValue="12.500" deviceLimit="1.730" freqLimit="578.035" physResource="Inst_camctlB/BUFG_inst/I0" logResource="Inst_camctlB/BUFG_inst/I0" locationPin="BUFGMUX_X2Y11.I0" clockNet="int_CAMB_PCLK_I"/><twPinLimit anchorID="119" type="MINPERIOD" name="Tmcbcper_P2CMDCLK" slack="11.000" period="12.500" constraintValue="12.500" deviceLimit="1.500" freqLimit="666.667" physResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P2CMDCLK" logResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P2CMDCLK" locationPin="MCB_X0Y1.P2CMDCLK" clockNet="CamBPClk"/><twPinLimit anchorID="120" type="MINPERIOD" name="Tmcbcper_P2CLK" slack="11.500" period="12.500" constraintValue="12.500" deviceLimit="1.000" freqLimit="1000.000" physResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P2CLK" logResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P2CLK" locationPin="MCB_X0Y1.P2CLK" clockNet="CamBPClk"/></twPinLimitRpt></twConst><twConst anchorID="121" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="TIMESPEC TS_CLK_I = PERIOD &quot;CLK_I&quot; 99.99 MHz HIGH 50 %;" ScopeName="">TS_Inst_SysCon_Inst_dcm_recfg_clkfx = PERIOD TIMEGRP         &quot;Inst_SysCon_Inst_dcm_recfg_clkfx&quot; TS_CLK_I * 1.08 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.334</twMinPer></twConstHead><twPinLimitRpt anchorID="122"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_SysCon_Inst_dcm_recfg_clkfx = PERIOD TIMEGRP
        &quot;Inst_SysCon_Inst_dcm_recfg_clkfx&quot; TS_CLK_I * 1.08 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="123" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.001" period="0.926" constraintValue="0.926" deviceLimit="0.925" freqLimit="1081.081" physResource="Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT0" logResource="Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT0" locationPin="PLL_ADV_X0Y1.CLKOUT0" clockNet="Inst_SysCon/pllout_xs"/><twPinLimit anchorID="124" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="2.131" period="4.630" constraintValue="4.630" deviceLimit="2.499" freqLimit="400.160" physResource="Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT3" logResource="Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT3" locationPin="PLL_ADV_X0Y1.CLKOUT3" clockNet="Inst_SysCon/pllout_x2"/><twPinLimit anchorID="125" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="5.926" period="9.260" constraintValue="4.630" deviceLimit="1.667" physResource="Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1" logResource="Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y1.CLKIN2" clockNet="Inst_SysCon/Pclk"/></twPinLimitRpt></twConst><twConst anchorID="126" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="TIMESPEC TS_CLK_I = PERIOD &quot;CLK_I&quot; 99.99 MHz HIGH 50 %;" ScopeName="">TS_Inst_SysCon_Inst_dcm_fixed_clkfx = PERIOD TIMEGRP         &quot;Inst_SysCon_Inst_dcm_fixed_clkfx&quot; TS_CLK_I * 0.24 HIGH 50%;</twConstName><twItemCnt>6237</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1481</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.105</twMinPer></twConstHead><twPathRptBanner iPaths="32" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (SLICE_X13Y19.B2), 32 paths
</twPathRptBanner><twPathRpt anchorID="127"><twConstPath anchorID="128" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>35.565</twSlack><twSrc BELType="FF">Inst_camctlB/Inst_TWICtl/dSda</twSrc><twDest BELType="FF">Inst_camctlB/Inst_TWICtl/state_FSM_FFd2</twDest><twTotPathDel>5.507</twTotPathDel><twClkSkew dest = "0.481" src = "0.527">0.046</twClkSkew><twDelConst>41.670</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.033" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.552</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_camctlB/Inst_TWICtl/dSda</twSrc><twDest BELType='FF'>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X20Y6.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twSrcClk><twPathDel><twSite>SLICE_X20Y6.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/dSda</twComp><twBEL>Inst_camctlB/Inst_TWICtl/dSda</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y13.C2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.327</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/dSda</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/busFreeCnt&lt;5&gt;</twComp><twBEL>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In11</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y21.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.078</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In1</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y21.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/state_FSM_FFd3-In1</twComp><twBEL>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y19.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.611</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In2</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y19.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2</twComp><twBEL>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In2</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y19.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.038</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In4</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y19.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2</twComp><twBEL>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In7</twBEL><twBEL>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2</twBEL></twPathDel><twLogDel>1.453</twLogDel><twRouteDel>4.054</twRouteDel><twTotDel>5.507</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.670">CamClk</twDestClk><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="129"><twConstPath anchorID="130" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>36.137</twSlack><twSrc BELType="FF">Inst_camctlB/Inst_TWICtl/sclCnt_1</twSrc><twDest BELType="FF">Inst_camctlB/Inst_TWICtl/state_FSM_FFd2</twDest><twTotPathDel>4.972</twTotPathDel><twClkSkew dest = "0.241" src = "0.250">0.009</twClkSkew><twDelConst>41.670</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.033" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.552</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_camctlB/Inst_TWICtl/sclCnt_1</twSrc><twDest BELType='FF'>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X10Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twSrcClk><twPathDel><twSite>SLICE_X10Y21.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/sclCnt&lt;5&gt;</twComp><twBEL>Inst_camctlB/Inst_TWICtl/sclCnt_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y21.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.625</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/sclCnt&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y21.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/state_FSM_FFd4-In31</twComp><twBEL>Inst_camctlB/Inst_TWICtl/Mcount_sclCnt_xor&lt;4&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y21.C4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.312</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/Mcount_sclCnt_xor&lt;4&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y21.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/state_FSM_FFd4-In31</twComp><twBEL>Inst_camctlB/Inst_TWICtl/state_FSM_FFd3-In41</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y21.D5</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.252</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/state_FSM_FFd3-In4</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y21.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/state_FSM_FFd4-In31</twComp><twBEL>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In31</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y19.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.845</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In3</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y19.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2</twComp><twBEL>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In2</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y19.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.038</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In4</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y19.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2</twComp><twBEL>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In7</twBEL><twBEL>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2</twBEL></twPathDel><twLogDel>1.900</twLogDel><twRouteDel>3.072</twRouteDel><twTotDel>4.972</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.670">CamClk</twDestClk><twPctLog>38.2</twPctLog><twPctRoute>61.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="131"><twConstPath anchorID="132" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>36.170</twSlack><twSrc BELType="FF">Inst_camctlB/Inst_TWICtl/rSda</twSrc><twDest BELType="FF">Inst_camctlB/Inst_TWICtl/state_FSM_FFd2</twDest><twTotPathDel>4.938</twTotPathDel><twClkSkew dest = "0.152" src = "0.162">0.010</twClkSkew><twDelConst>41.670</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.033" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.552</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_camctlB/Inst_TWICtl/rSda</twSrc><twDest BELType='FF'>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X13Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twSrcClk><twPathDel><twSite>SLICE_X13Y18.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/rSda</twComp><twBEL>Inst_camctlB/Inst_TWICtl/rSda</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y13.C5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.775</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/rSda</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/busFreeCnt&lt;5&gt;</twComp><twBEL>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In11</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y21.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.078</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In1</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y21.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/state_FSM_FFd3-In1</twComp><twBEL>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y19.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.611</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In2</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y19.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2</twComp><twBEL>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In2</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y19.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.038</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In4</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y19.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2</twComp><twBEL>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In7</twBEL><twBEL>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2</twBEL></twPathDel><twLogDel>1.436</twLogDel><twRouteDel>3.502</twRouteDel><twTotDel>4.938</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.670">CamClk</twDestClk><twPctLog>29.1</twPctLog><twPctRoute>70.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="17" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_camctlB/Inst_TWICtl/dataByte_0 (SLICE_X13Y22.A4), 17 paths
</twPathRptBanner><twPathRpt anchorID="133"><twConstPath anchorID="134" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>35.732</twSlack><twSrc BELType="FF">Inst_camctlB/initA_3</twSrc><twDest BELType="FF">Inst_camctlB/Inst_TWICtl/dataByte_0</twDest><twTotPathDel>5.374</twTotPathDel><twClkSkew dest = "0.233" src = "0.245">0.012</twClkSkew><twDelConst>41.670</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.033" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.552</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_camctlB/initA_3</twSrc><twDest BELType='FF'>Inst_camctlB/Inst_TWICtl/dataByte_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X15Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twSrcClk><twPathDel><twSite>SLICE_X15Y24.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_camctlB/initA&lt;3&gt;</twComp><twBEL>Inst_camctlB/initA_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y24.D4</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.562</twDelInfo><twComp>Inst_camctlB/initA&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y24.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>Inst_camctlB/_n0130&lt;32&gt;</twComp><twBEL>Inst_camctlB/Mram_CamInitRAM33</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y20.C1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.086</twDelInfo><twComp>Inst_camctlB/_n0130&lt;32&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/addrNData</twComp><twBEL>Inst_camctlB/Inst_TWICtl/mux831</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y20.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.836</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/mux83</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y20.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/addrNData</twComp><twBEL>Inst_camctlB/Inst_TWICtl/mux82</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y22.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.564</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/mux82</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y22.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Inst_camctlB/initFb&lt;2&gt;</twComp><twBEL>Inst_camctlB/Inst_TWICtl/mux83</twBEL><twBEL>Inst_camctlB/Inst_TWICtl/dataByte_0</twBEL></twPathDel><twLogDel>1.326</twLogDel><twRouteDel>4.048</twRouteDel><twTotDel>5.374</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.670">CamClk</twDestClk><twPctLog>24.7</twPctLog><twPctRoute>75.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="135"><twConstPath anchorID="136" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>35.969</twSlack><twSrc BELType="FF">Inst_camctlB/initA_4</twSrc><twDest BELType="FF">Inst_camctlB/Inst_TWICtl/dataByte_0</twDest><twTotPathDel>5.137</twTotPathDel><twClkSkew dest = "0.233" src = "0.245">0.012</twClkSkew><twDelConst>41.670</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.033" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.552</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_camctlB/initA_4</twSrc><twDest BELType='FF'>Inst_camctlB/Inst_TWICtl/dataByte_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X15Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twSrcClk><twPathDel><twSite>SLICE_X15Y24.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>Inst_camctlB/initA&lt;3&gt;</twComp><twBEL>Inst_camctlB/initA_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y24.D5</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.255</twDelInfo><twComp>Inst_camctlB/initA&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y24.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>Inst_camctlB/_n0130&lt;32&gt;</twComp><twBEL>Inst_camctlB/Mram_CamInitRAM33</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y20.C1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.086</twDelInfo><twComp>Inst_camctlB/_n0130&lt;32&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/addrNData</twComp><twBEL>Inst_camctlB/Inst_TWICtl/mux831</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y20.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.836</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/mux83</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y20.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/addrNData</twComp><twBEL>Inst_camctlB/Inst_TWICtl/mux82</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y22.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.564</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/mux82</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y22.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Inst_camctlB/initFb&lt;2&gt;</twComp><twBEL>Inst_camctlB/Inst_TWICtl/mux83</twBEL><twBEL>Inst_camctlB/Inst_TWICtl/dataByte_0</twBEL></twPathDel><twLogDel>1.396</twLogDel><twRouteDel>3.741</twRouteDel><twTotDel>5.137</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.670">CamClk</twDestClk><twPctLog>27.2</twPctLog><twPctRoute>72.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="137"><twConstPath anchorID="138" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>36.158</twSlack><twSrc BELType="FF">Inst_camctlB/initA_2</twSrc><twDest BELType="FF">Inst_camctlB/Inst_TWICtl/dataByte_0</twDest><twTotPathDel>4.948</twTotPathDel><twClkSkew dest = "0.233" src = "0.245">0.012</twClkSkew><twDelConst>41.670</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.033" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.552</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_camctlB/initA_2</twSrc><twDest BELType='FF'>Inst_camctlB/Inst_TWICtl/dataByte_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X15Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twSrcClk><twPathDel><twSite>SLICE_X15Y24.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>Inst_camctlB/initA&lt;3&gt;</twComp><twBEL>Inst_camctlB/initA_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y24.D3</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">1.066</twDelInfo><twComp>Inst_camctlB/initA&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y24.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>Inst_camctlB/_n0130&lt;32&gt;</twComp><twBEL>Inst_camctlB/Mram_CamInitRAM33</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y20.C1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.086</twDelInfo><twComp>Inst_camctlB/_n0130&lt;32&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/addrNData</twComp><twBEL>Inst_camctlB/Inst_TWICtl/mux831</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y20.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.836</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/mux83</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y20.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/addrNData</twComp><twBEL>Inst_camctlB/Inst_TWICtl/mux82</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y22.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.564</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/mux82</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y22.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Inst_camctlB/initFb&lt;2&gt;</twComp><twBEL>Inst_camctlB/Inst_TWICtl/mux83</twBEL><twBEL>Inst_camctlB/Inst_TWICtl/dataByte_0</twBEL></twPathDel><twLogDel>1.396</twLogDel><twRouteDel>3.552</twRouteDel><twTotDel>4.948</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.670">CamClk</twDestClk><twPctLog>28.2</twPctLog><twPctRoute>71.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="32" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_camctlA/Inst_TWICtl/state_FSM_FFd2 (SLICE_X45Y14.B1), 32 paths
</twPathRptBanner><twPathRpt anchorID="139"><twConstPath anchorID="140" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>35.861</twSlack><twSrc BELType="FF">Inst_camctlA/Inst_TWICtl/dSda</twSrc><twDest BELType="FF">Inst_camctlA/Inst_TWICtl/state_FSM_FFd2</twDest><twTotPathDel>5.243</twTotPathDel><twClkSkew dest = "0.242" src = "0.256">0.014</twClkSkew><twDelConst>41.670</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.033" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.552</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_camctlA/Inst_TWICtl/dSda</twSrc><twDest BELType='FF'>Inst_camctlA/Inst_TWICtl/state_FSM_FFd2</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X37Y2.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twSrcClk><twPathDel><twSite>SLICE_X37Y2.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_camctlA/Inst_TWICtl/dSda</twComp><twBEL>Inst_camctlA/Inst_TWICtl/dSda</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y11.B3</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.473</twDelInfo><twComp>Inst_camctlA/Inst_TWICtl/dSda</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y11.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_camctlA/Inst_TWICtl/busFreeCnt&lt;5&gt;</twComp><twBEL>Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In11</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y16.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.959</twDelInfo><twComp>Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In1</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y16.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_camctlA/Inst_TWICtl/shiftBit_GND_1161_o_AND_146_o</twComp><twBEL>Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y14.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In2</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y14.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_camctlA/Inst_TWICtl/state_FSM_FFd2</twComp><twBEL>Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In2</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y14.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In4</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y14.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Inst_camctlA/Inst_TWICtl/state_FSM_FFd2</twComp><twBEL>Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In7</twBEL><twBEL>Inst_camctlA/Inst_TWICtl/state_FSM_FFd2</twBEL></twPathDel><twLogDel>1.436</twLogDel><twRouteDel>3.807</twRouteDel><twTotDel>5.243</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.670">CamClk</twDestClk><twPctLog>27.4</twPctLog><twPctRoute>72.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="141"><twConstPath anchorID="142" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>36.266</twSlack><twSrc BELType="FF">Inst_camctlA/Inst_TWICtl/dScl</twSrc><twDest BELType="FF">Inst_camctlA/Inst_TWICtl/state_FSM_FFd2</twDest><twTotPathDel>4.848</twTotPathDel><twClkSkew dest = "0.242" src = "0.246">0.004</twClkSkew><twDelConst>41.670</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.033" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.552</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_camctlA/Inst_TWICtl/dScl</twSrc><twDest BELType='FF'>Inst_camctlA/Inst_TWICtl/state_FSM_FFd2</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X40Y8.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twSrcClk><twPathDel><twSite>SLICE_X40Y8.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>Inst_camctlA/Inst_TWICtl/dScl</twComp><twBEL>Inst_camctlA/Inst_TWICtl/dScl</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y11.B4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.061</twDelInfo><twComp>Inst_camctlA/Inst_TWICtl/dScl</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y11.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_camctlA/Inst_TWICtl/busFreeCnt&lt;5&gt;</twComp><twBEL>Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In11</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y16.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.959</twDelInfo><twComp>Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In1</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y16.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_camctlA/Inst_TWICtl/shiftBit_GND_1161_o_AND_146_o</twComp><twBEL>Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y14.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In2</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y14.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_camctlA/Inst_TWICtl/state_FSM_FFd2</twComp><twBEL>Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In2</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y14.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In4</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y14.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Inst_camctlA/Inst_TWICtl/state_FSM_FFd2</twComp><twBEL>Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In7</twBEL><twBEL>Inst_camctlA/Inst_TWICtl/state_FSM_FFd2</twBEL></twPathDel><twLogDel>1.453</twLogDel><twRouteDel>3.395</twRouteDel><twTotDel>4.848</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.670">CamClk</twDestClk><twPctLog>30.0</twPctLog><twPctRoute>70.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="143"><twConstPath anchorID="144" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>36.398</twSlack><twSrc BELType="FF">Inst_camctlA/Inst_TWICtl/rSda</twSrc><twDest BELType="FF">Inst_camctlA/Inst_TWICtl/state_FSM_FFd2</twDest><twTotPathDel>4.721</twTotPathDel><twClkSkew dest = "0.489" src = "0.488">-0.001</twClkSkew><twDelConst>41.670</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.033" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.552</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_camctlA/Inst_TWICtl/rSda</twSrc><twDest BELType='FF'>Inst_camctlA/Inst_TWICtl/state_FSM_FFd2</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X48Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twSrcClk><twPathDel><twSite>SLICE_X48Y16.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>Inst_camctlA/Inst_TWICtl/rSda</twComp><twBEL>Inst_camctlA/Inst_TWICtl/rSda</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y11.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.895</twDelInfo><twComp>Inst_camctlA/Inst_TWICtl/rSda</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y11.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_camctlA/Inst_TWICtl/busFreeCnt&lt;5&gt;</twComp><twBEL>Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In11</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y16.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.959</twDelInfo><twComp>Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In1</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y16.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_camctlA/Inst_TWICtl/shiftBit_GND_1161_o_AND_146_o</twComp><twBEL>Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y14.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In2</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y14.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_camctlA/Inst_TWICtl/state_FSM_FFd2</twComp><twBEL>Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In2</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y14.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In4</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y14.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Inst_camctlA/Inst_TWICtl/state_FSM_FFd2</twComp><twBEL>Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In7</twBEL><twBEL>Inst_camctlA/Inst_TWICtl/state_FSM_FFd2</twBEL></twPathDel><twLogDel>1.492</twLogDel><twRouteDel>3.229</twRouteDel><twTotDel>4.721</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.670">CamClk</twDestClk><twPctLog>31.6</twPctLog><twPctRoute>68.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_Inst_SysCon_Inst_dcm_fixed_clkfx = PERIOD TIMEGRP
        &quot;Inst_SysCon_Inst_dcm_fixed_clkfx&quot; TS_CLK_I * 0.24 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_camctlA/Mram_CamInitRAM29 (SLICE_X48Y20.D5), 1 path
</twPathRptBanner><twPathRpt anchorID="145"><twConstPath anchorID="146" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.255</twSlack><twSrc BELType="FF">Inst_camctlA/initA_3</twSrc><twDest BELType="RAM">Inst_camctlA/Mram_CamInitRAM29</twDest><twTotPathDel>0.257</twTotPathDel><twClkSkew dest = "0.039" src = "0.037">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_camctlA/initA_3</twSrc><twDest BELType='RAM'>Inst_camctlA/Mram_CamInitRAM29</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X49Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twSrcClk><twPathDel><twSite>SLICE_X49Y20.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>Inst_camctlA/initA&lt;3&gt;</twComp><twBEL>Inst_camctlA/initA_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y20.D5</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twFalling">0.116</twDelInfo><twComp>Inst_camctlA/initA&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y20.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.057</twDelInfo><twComp>Inst_camctlA/_n0130&lt;28&gt;</twComp><twBEL>Inst_camctlA/Mram_CamInitRAM29</twBEL></twPathDel><twLogDel>0.141</twLogDel><twRouteDel>0.116</twRouteDel><twTotDel>0.257</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twDestClk><twPctLog>54.9</twPctLog><twPctRoute>45.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_camctlB/Mram_CamInitRAM1 (SLICE_X14Y24.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="147"><twConstPath anchorID="148" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.262</twSlack><twSrc BELType="FF">Inst_camctlB/initA_0</twSrc><twDest BELType="RAM">Inst_camctlB/Mram_CamInitRAM1</twDest><twTotPathDel>0.264</twTotPathDel><twClkSkew dest = "0.031" src = "0.029">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_camctlB/initA_0</twSrc><twDest BELType='RAM'>Inst_camctlB/Mram_CamInitRAM1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X15Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twSrcClk><twPathDel><twSite>SLICE_X15Y24.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>Inst_camctlB/initA&lt;3&gt;</twComp><twBEL>Inst_camctlB/initA_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y24.D1</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twFalling">0.359</twDelInfo><twComp>Inst_camctlB/initA&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X14Y24.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.293</twDelInfo><twComp>Inst_camctlB/_n0130&lt;32&gt;</twComp><twBEL>Inst_camctlB/Mram_CamInitRAM1</twBEL></twPathDel><twLogDel>-0.095</twLogDel><twRouteDel>0.359</twRouteDel><twTotDel>0.264</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twDestClk><twPctLog>-36.0</twPctLog><twPctRoute>136.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_camctlB/Mram_CamInitRAM18 (SLICE_X14Y24.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="149"><twConstPath anchorID="150" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.262</twSlack><twSrc BELType="FF">Inst_camctlB/initA_0</twSrc><twDest BELType="RAM">Inst_camctlB/Mram_CamInitRAM18</twDest><twTotPathDel>0.264</twTotPathDel><twClkSkew dest = "0.031" src = "0.029">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_camctlB/initA_0</twSrc><twDest BELType='RAM'>Inst_camctlB/Mram_CamInitRAM18</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X15Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twSrcClk><twPathDel><twSite>SLICE_X15Y24.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>Inst_camctlB/initA&lt;3&gt;</twComp><twBEL>Inst_camctlB/initA_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y24.D1</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twFalling">0.359</twDelInfo><twComp>Inst_camctlB/initA&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X14Y24.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.293</twDelInfo><twComp>Inst_camctlB/_n0130&lt;32&gt;</twComp><twBEL>Inst_camctlB/Mram_CamInitRAM18</twBEL></twPathDel><twLogDel>-0.095</twLogDel><twRouteDel>0.359</twRouteDel><twTotDel>0.264</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twDestClk><twPctLog>-36.0</twPctLog><twPctRoute>136.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="151"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_SysCon_Inst_dcm_fixed_clkfx = PERIOD TIMEGRP
        &quot;Inst_SysCon_Inst_dcm_fixed_clkfx&quot; TS_CLK_I * 0.24 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="152" type="MINPERIOD" name="Tbcper_I" slack="39.940" period="41.670" constraintValue="41.670" deviceLimit="1.730" freqLimit="578.035" physResource="Inst_SysCon/Inst_dcm_fixed/clkout1_buf/I0" logResource="Inst_SysCon/Inst_dcm_fixed/clkout1_buf/I0" locationPin="BUFGMUX_X3Y13.I0" clockNet="Inst_SysCon/Inst_dcm_fixed/clkfx"/><twPinLimit anchorID="153" type="MINPERIOD" name="Tockper" slack="40.031" period="41.670" constraintValue="41.670" deviceLimit="1.639" freqLimit="610.128" physResource="CAMA_MCLK_O_OBUF/CLK0" logResource="Inst_camctlA/Inst_ODDR2_MCLK_FORWARD/CK0" locationPin="OLOGIC_X19Y0.CLK0" clockNet="CamClk"/><twPinLimit anchorID="154" type="MINPERIOD" name="Tockper" slack="40.031" period="41.670" constraintValue="41.670" deviceLimit="1.639" freqLimit="610.128" physResource="CAMB_MCLK_O_OBUF/CLK0" logResource="Inst_camctlB/Inst_ODDR2_MCLK_FORWARD/CK0" locationPin="OLOGIC_X12Y2.CLK0" clockNet="CamClk"/></twPinLimitRpt></twConst><twConst anchorID="155" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="TIMESPEC TS_CLK_I = PERIOD &quot;CLK_I&quot; 99.99 MHz HIGH 50 %;" ScopeName="">TS_Inst_SysCon_Inst_dcm_fixed_clkfx180 = PERIOD TIMEGRP         &quot;Inst_SysCon_Inst_dcm_fixed_clkfx180&quot; TS_CLK_I * 0.24 PHASE 20.8354169         ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.730</twMinPer></twConstHead><twPinLimitRpt anchorID="156"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_SysCon_Inst_dcm_fixed_clkfx180 = PERIOD TIMEGRP
        &quot;Inst_SysCon_Inst_dcm_fixed_clkfx180&quot; TS_CLK_I * 0.24 PHASE 20.8354169
        ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="157" type="MINPERIOD" name="Tbcper_I" slack="39.940" period="41.670" constraintValue="41.670" deviceLimit="1.730" freqLimit="578.035" physResource="Inst_SysCon/Inst_dcm_fixed/clkout2_buf/I0" logResource="Inst_SysCon/Inst_dcm_fixed/clkout2_buf/I0" locationPin="BUFGMUX_X2Y2.I0" clockNet="Inst_SysCon/Inst_dcm_fixed/clkfx180"/><twPinLimit anchorID="158" type="MINPERIOD" name="Tockper" slack="40.267" period="41.670" constraintValue="41.670" deviceLimit="1.403" freqLimit="712.758" physResource="CAMA_MCLK_O_OBUF/CLK1" logResource="Inst_camctlA/Inst_ODDR2_MCLK_FORWARD/CK1" locationPin="OLOGIC_X19Y0.CLK1" clockNet="CamClk_180"/><twPinLimit anchorID="159" type="MINPERIOD" name="Tockper" slack="40.267" period="41.670" constraintValue="41.670" deviceLimit="1.403" freqLimit="712.758" physResource="CAMB_MCLK_O_OBUF/CLK1" logResource="Inst_camctlB/Inst_ODDR2_MCLK_FORWARD/CK1" locationPin="OLOGIC_X12Y2.CLK1" clockNet="CamClk_180"/></twPinLimitRpt></twConst><twConst anchorID="160" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="TIMESPEC TS_CLK_I = PERIOD &quot;CLK_I&quot; 99.99 MHz HIGH 50 %;" ScopeName="">TS_Inst_SysCon_ddr2clk_2x_180 = PERIOD TIMEGRP &quot;Inst_SysCon_ddr2clk_2x_180&quot;         TS_CLK_I * 6.66666667 PHASE 0.750075008 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.249</twMinPer></twConstHead><twPinLimitRpt anchorID="161"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_SysCon_ddr2clk_2x_180 = PERIOD TIMEGRP &quot;Inst_SysCon_ddr2clk_2x_180&quot;
        TS_CLK_I * 6.66666667 PHASE 0.750075008 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="162" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="0.251" period="1.500" constraintValue="1.500" deviceLimit="1.249" freqLimit="800.641" physResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1" logResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1" locationPin="MCB_X0Y1.PLLCLK1" clockNet="ddr2clk_2x_180"/></twPinLimitRpt></twConst><twConst anchorID="163" twConstType="PERIOD" ><twConstHead uID="9"><twConstName UCFConstName="TIMESPEC TS_CLK_I = PERIOD &quot;CLK_I&quot; 99.99 MHz HIGH 50 %;" ScopeName="">TS_Inst_SysCon_ddr2clk_2x = PERIOD TIMEGRP &quot;Inst_SysCon_ddr2clk_2x&quot; TS_CLK_I *         6.66666667 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.249</twMinPer></twConstHead><twPinLimitRpt anchorID="164"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_SysCon_ddr2clk_2x = PERIOD TIMEGRP &quot;Inst_SysCon_ddr2clk_2x&quot; TS_CLK_I *
        6.66666667 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="165" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="0.251" period="1.500" constraintValue="1.500" deviceLimit="1.249" freqLimit="800.641" physResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0" logResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0" locationPin="MCB_X0Y1.PLLCLK0" clockNet="ddr2clk_2x"/></twPinLimitRpt></twConst><twConst anchorID="166" twConstType="PERIOD" ><twConstHead uID="10"><twConstName UCFConstName="TIMESPEC TS_CLK_I = PERIOD &quot;CLK_I&quot; 99.99 MHz HIGH 50 %;" ScopeName="">TS_Inst_SysCon_mcb_drp_clk_bfg = PERIOD TIMEGRP &quot;Inst_SysCon_mcb_drp_clk_bfg&quot;         TS_CLK_I * 0.416666667 HIGH 50%;</twConstName><twItemCnt>11964</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1314</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.791</twMinPer></twConstHead><twPathRptBanner iPaths="50" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 (SLICE_X22Y91.A1), 50 paths
</twPathRptBanner><twPathRpt anchorID="167"><twConstPath anchorID="168" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.211</twSlack><twSrc BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6</twSrc><twDest BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2</twDest><twTotPathDel>7.633</twTotPathDel><twClkSkew dest = "0.240" src = "0.252">0.012</twClkSkew><twDelConst>24.002</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.282" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.146</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6</twSrc><twDest BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X13Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X13Y84.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY&lt;6&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y91.D3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.461</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y91.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;6&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y91.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.791</twDelInfo><twComp>N276</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y91.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In2</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag21</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y100.C2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.816</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y100.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1394_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y91.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.163</twDelInfo><twComp>N119</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y91.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;3&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2_dpot</twBEL><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2</twBEL></twPathDel><twLogDel>1.402</twLogDel><twRouteDel>6.231</twRouteDel><twTotDel>7.633</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="24.002">mcb_drp_clk</twDestClk><twPctLog>18.4</twPctLog><twPctRoute>81.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="169"><twConstPath anchorID="170" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.369</twSlack><twSrc BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5</twSrc><twDest BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2</twDest><twTotPathDel>7.475</twTotPathDel><twClkSkew dest = "0.240" src = "0.252">0.012</twClkSkew><twDelConst>24.002</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.282" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.146</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5</twSrc><twDest BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X13Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X13Y84.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY&lt;6&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y91.D4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.303</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y91.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;6&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y91.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.791</twDelInfo><twComp>N276</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y91.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In2</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag21</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y100.C2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.816</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y100.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1394_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y91.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.163</twDelInfo><twComp>N119</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y91.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;3&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2_dpot</twBEL><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2</twBEL></twPathDel><twLogDel>1.402</twLogDel><twRouteDel>6.073</twRouteDel><twTotDel>7.475</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="24.002">mcb_drp_clk</twDestClk><twPctLog>18.8</twPctLog><twPctRoute>81.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="171"><twConstPath anchorID="172" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.457</twSlack><twSrc BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0</twSrc><twDest BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2</twDest><twTotPathDel>7.381</twTotPathDel><twClkSkew dest = "0.240" src = "0.258">0.018</twClkSkew><twDelConst>24.002</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.282" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.146</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0</twSrc><twDest BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X15Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X15Y80.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY&lt;2&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y91.B1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.048</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y91.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1510_inv</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y91.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>N253</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y91.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1510_inv</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y100.C6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.580</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y100.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1394_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y91.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.163</twDelInfo><twComp>N119</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y91.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;3&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2_dpot</twBEL><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2</twBEL></twPathDel><twLogDel>1.403</twLogDel><twRouteDel>5.978</twRouteDel><twTotDel>7.381</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="24.002">mcb_drp_clk</twDestClk><twPctLog>19.0</twPctLog><twPctRoute>81.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="50" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 (SLICE_X22Y91.C2), 50 paths
</twPathRptBanner><twPathRpt anchorID="173"><twConstPath anchorID="174" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.483</twSlack><twSrc BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6</twSrc><twDest BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3</twDest><twTotPathDel>7.361</twTotPathDel><twClkSkew dest = "0.240" src = "0.252">0.012</twClkSkew><twDelConst>24.002</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.282" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.146</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6</twSrc><twDest BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X13Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X13Y84.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY&lt;6&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y91.D3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.461</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y91.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;6&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y91.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.791</twDelInfo><twComp>N276</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y91.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In2</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag21</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y100.C2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.816</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y100.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1394_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y91.C2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.891</twDelInfo><twComp>N119</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y91.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;3&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3_dpot</twBEL><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3</twBEL></twPathDel><twLogDel>1.402</twLogDel><twRouteDel>5.959</twRouteDel><twTotDel>7.361</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="24.002">mcb_drp_clk</twDestClk><twPctLog>19.0</twPctLog><twPctRoute>81.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="175"><twConstPath anchorID="176" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.641</twSlack><twSrc BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5</twSrc><twDest BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3</twDest><twTotPathDel>7.203</twTotPathDel><twClkSkew dest = "0.240" src = "0.252">0.012</twClkSkew><twDelConst>24.002</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.282" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.146</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5</twSrc><twDest BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X13Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X13Y84.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY&lt;6&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y91.D4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.303</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y91.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;6&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y91.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.791</twDelInfo><twComp>N276</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y91.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In2</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag21</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y100.C2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.816</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y100.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1394_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y91.C2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.891</twDelInfo><twComp>N119</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y91.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;3&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3_dpot</twBEL><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3</twBEL></twPathDel><twLogDel>1.402</twLogDel><twRouteDel>5.801</twRouteDel><twTotDel>7.203</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="24.002">mcb_drp_clk</twDestClk><twPctLog>19.5</twPctLog><twPctRoute>80.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="177"><twConstPath anchorID="178" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.729</twSlack><twSrc BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0</twSrc><twDest BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3</twDest><twTotPathDel>7.109</twTotPathDel><twClkSkew dest = "0.240" src = "0.258">0.018</twClkSkew><twDelConst>24.002</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.282" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.146</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0</twSrc><twDest BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X15Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X15Y80.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY&lt;2&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y91.B1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.048</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y91.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1510_inv</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y91.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>N253</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y91.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1510_inv</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y100.C6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.580</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y100.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1394_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y91.C2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.891</twDelInfo><twComp>N119</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y91.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;3&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3_dpot</twBEL><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3</twBEL></twPathDel><twLogDel>1.403</twLogDel><twRouteDel>5.706</twRouteDel><twTotDel>7.109</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="24.002">mcb_drp_clk</twDestClk><twPctLog>19.7</twPctLog><twPctRoute>80.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="50" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (SLICE_X22Y92.A2), 50 paths
</twPathRptBanner><twPathRpt anchorID="179"><twConstPath anchorID="180" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.490</twSlack><twSrc BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6</twSrc><twDest BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4</twDest><twTotPathDel>7.356</twTotPathDel><twClkSkew dest = "0.242" src = "0.252">0.010</twClkSkew><twDelConst>24.002</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.282" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.146</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6</twSrc><twDest BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X13Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X13Y84.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY&lt;6&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y91.D3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.461</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y91.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;6&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y91.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.791</twDelInfo><twComp>N276</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y91.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In2</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag21</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y100.C2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.816</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y100.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1394_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y92.A2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.886</twDelInfo><twComp>N119</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y92.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;5&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4_dpot</twBEL><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4</twBEL></twPathDel><twLogDel>1.402</twLogDel><twRouteDel>5.954</twRouteDel><twTotDel>7.356</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="24.002">mcb_drp_clk</twDestClk><twPctLog>19.1</twPctLog><twPctRoute>80.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="181"><twConstPath anchorID="182" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.648</twSlack><twSrc BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5</twSrc><twDest BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4</twDest><twTotPathDel>7.198</twTotPathDel><twClkSkew dest = "0.242" src = "0.252">0.010</twClkSkew><twDelConst>24.002</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.282" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.146</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5</twSrc><twDest BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X13Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X13Y84.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY&lt;6&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y91.D4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.303</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y91.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;6&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y91.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.791</twDelInfo><twComp>N276</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y91.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In2</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag21</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y100.C2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.816</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y100.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1394_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y92.A2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.886</twDelInfo><twComp>N119</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y92.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;5&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4_dpot</twBEL><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4</twBEL></twPathDel><twLogDel>1.402</twLogDel><twRouteDel>5.796</twRouteDel><twTotDel>7.198</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="24.002">mcb_drp_clk</twDestClk><twPctLog>19.5</twPctLog><twPctRoute>80.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="183"><twConstPath anchorID="184" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.736</twSlack><twSrc BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0</twSrc><twDest BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4</twDest><twTotPathDel>7.104</twTotPathDel><twClkSkew dest = "0.242" src = "0.258">0.016</twClkSkew><twDelConst>24.002</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.282" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.146</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0</twSrc><twDest BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X15Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X15Y80.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY&lt;2&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y91.B1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.048</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y91.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1510_inv</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y91.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>N253</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y91.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1510_inv</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y100.C6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.580</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y100.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1394_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y92.A2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.886</twDelInfo><twComp>N119</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y92.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;5&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4_dpot</twBEL><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4</twBEL></twPathDel><twLogDel>1.403</twLogDel><twRouteDel>5.701</twRouteDel><twTotDel>7.104</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="24.002">mcb_drp_clk</twDestClk><twPctLog>19.7</twPctLog><twPctRoute>80.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_Inst_SysCon_mcb_drp_clk_bfg = PERIOD TIMEGRP &quot;Inst_SysCon_mcb_drp_clk_bfg&quot;
        TS_CLK_I * 0.416666667 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.UIADDR1), 1 path
</twPathRptBanner><twPathRpt anchorID="185"><twConstPath anchorID="186" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.423</twSlack><twSrc BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_xilinx3_1</twSrc><twDest BELType="CPU">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twTotPathDel>0.427</twTotPathDel><twClkSkew dest = "0.076" src = "0.072">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_xilinx3_1</twSrc><twDest BELType='CPU'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="24.002">mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X3Y82.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_xilinx3&lt;1&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_xilinx3_1</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.UIADDR1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.229</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_xilinx3&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>MCB_X0Y1.UICLK</twSite><twDelType>Tmcbckd_UIADDR</twDelType><twDelInfo twEdge="twFalling">0.000</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>0.198</twLogDel><twRouteDel>0.229</twRouteDel><twTotDel>0.427</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="24.002">mcb_drp_clk</twDestClk><twPctLog>46.4</twPctLog><twPctRoute>53.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE_xilinx11 (SLICE_X15Y76.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="187"><twConstPath anchorID="188" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.434</twSlack><twSrc BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE_xilinx11</twSrc><twDest BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE_xilinx11</twDest><twTotPathDel>0.434</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE_xilinx11</twSrc><twDest BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE_xilinx11</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X15Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="24.002">mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X15Y76.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE_xilinx11</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE_xilinx11</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y76.A6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twFalling">0.021</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE_xilinx11</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X15Y76.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE_xilinx11</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE_xilinx11_glue_set</twBEL><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE_xilinx11</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.021</twRouteDel><twTotDel>0.434</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="24.002">mcb_drp_clk</twDestClk><twPctLog>95.2</twPctLog><twPctRoute>4.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.UIADDR0), 1 path
</twPathRptBanner><twPathRpt anchorID="189"><twConstPath anchorID="190" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.442</twSlack><twSrc BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_xilinx3_0</twSrc><twDest BELType="CPU">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twTotPathDel>0.446</twTotPathDel><twClkSkew dest = "0.076" src = "0.072">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_xilinx3_0</twSrc><twDest BELType='CPU'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="24.002">mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X3Y82.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_xilinx3&lt;1&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_xilinx3_0</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.UIADDR0</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.248</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_xilinx3&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>MCB_X0Y1.UICLK</twSite><twDelType>Tmcbckd_UIADDR</twDelType><twDelInfo twEdge="twFalling">0.000</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>0.198</twLogDel><twRouteDel>0.248</twRouteDel><twTotDel>0.446</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="24.002">mcb_drp_clk</twDestClk><twPctLog>44.4</twPctLog><twPctRoute>55.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="191"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_SysCon_mcb_drp_clk_bfg = PERIOD TIMEGRP &quot;Inst_SysCon_mcb_drp_clk_bfg&quot;
        TS_CLK_I * 0.416666667 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="192" type="MINPERIOD" name="Tbcper_I" slack="22.272" period="24.002" constraintValue="24.002" deviceLimit="1.730" freqLimit="578.035" physResource="Inst_SysCon/BUFG_inst3/I0" logResource="Inst_SysCon/BUFG_inst3/I0" locationPin="BUFGMUX_X2Y4.I0" clockNet="Inst_SysCon/mcb_drp_clk_bfg"/><twPinLimit anchorID="193" type="MINPERIOD" name="Tcp" slack="23.002" period="24.002" constraintValue="24.002" deviceLimit="1.000" freqLimit="1000.000" physResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R3/CLK" logResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mshreg_SELFREFRESH_MCB_MODE_R2/CLK" locationPin="SLICE_X10Y77.CLK" clockNet="mcb_drp_clk"/><twPinLimit anchorID="194" type="MINPERIOD" name="Tmcbcper_UICLK" slack="23.002" period="24.002" constraintValue="24.002" deviceLimit="1.000" freqLimit="1000.000" physResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/UICLK" logResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/UICLK" locationPin="MCB_X0Y1.UICLK" clockNet="mcb_drp_clk"/></twPinLimitRpt></twConst><twConst anchorID="195" twConstType="PERIOD" ><twConstHead uID="11"><twConstName UCFConstName="" ScopeName="">TS_Inst_SysCon_pllout_x2 = PERIOD TIMEGRP &quot;Inst_SysCon_pllout_x2&quot;         TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 2 HIGH 50%;</twConstName><twItemCnt>83</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>83</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.960</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_m (OLOGIC_X12Y119.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="196"><twConstPath anchorID="197" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.670</twSlack><twSrc BELType="FF">Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_4</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_m</twDest><twTotPathDel>3.885</twTotPathDel><twClkSkew dest = "0.496" src = "0.489">-0.007</twClkSkew><twDelConst>4.630</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.148" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_4</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_m</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X11Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClkX2</twSrcClk><twPathDel><twSite>SLICE_X11Y99.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn&lt;4&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_4</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X12Y119.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.448</twDelInfo><twComp>Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X12Y119.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">-0.024</twDelInfo><twComp>Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_m</twComp><twBEL>Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_m</twBEL></twPathDel><twLogDel>0.437</twLogDel><twRouteDel>3.448</twRouteDel><twTotDel>3.885</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.630">PClkX2</twDestClk><twPctLog>11.2</twPctLog><twPctRoute>88.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_s (OLOGIC_X12Y118.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="198"><twConstPath anchorID="199" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.520</twSlack><twSrc BELType="FF">Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_1</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_s</twDest><twTotPathDel>3.018</twTotPathDel><twClkSkew dest = "0.496" src = "0.506">0.010</twClkSkew><twDelConst>4.630</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.148" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_1</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_s</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X21Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClkX2</twSrcClk><twPathDel><twSite>SLICE_X21Y94.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn&lt;3&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X12Y118.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.663</twDelInfo><twComp>Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X12Y118.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">-0.036</twDelInfo><twComp>Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_s</twComp><twBEL>Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_s</twBEL></twPathDel><twLogDel>0.355</twLogDel><twRouteDel>2.663</twRouteDel><twTotDel>3.018</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.630">PClkX2</twDestClk><twPctLog>11.8</twPctLog><twPctRoute>88.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_s (OLOGIC_X12Y118.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="200"><twConstPath anchorID="201" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.670</twSlack><twSrc BELType="FF">Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_2</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_s</twDest><twTotPathDel>2.868</twTotPathDel><twClkSkew dest = "0.496" src = "0.506">0.010</twClkSkew><twDelConst>4.630</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.148" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_2</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_s</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X21Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClkX2</twSrcClk><twPathDel><twSite>SLICE_X21Y94.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn&lt;3&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_2</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X12Y118.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.510</twDelInfo><twComp>Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X12Y118.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">-0.033</twDelInfo><twComp>Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_s</twComp><twBEL>Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_s</twBEL></twPathDel><twLogDel>0.358</twLogDel><twRouteDel>2.510</twRouteDel><twTotDel>2.868</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.630">PClkX2</twDestClk><twPctLog>12.5</twPctLog><twPctRoute>87.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_Inst_SysCon_pllout_x2 = PERIOD TIMEGRP &quot;Inst_SysCon_pllout_x2&quot;
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_0 (SLICE_X8Y100.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="202"><twConstPath anchorID="203" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.253</twSlack><twSrc BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_0</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_0</twDest><twTotPathDel>0.503</twTotPathDel><twClkSkew dest = "0.907" src = "0.869">-0.038</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.169" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.212</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_0</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClk</twSrcClk><twPathDel><twSite>SLICE_X8Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d&lt;3&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y100.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.113</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X8Y100.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn&lt;3&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_d1_serializer_10_1/Mmux_DP_I[9]_DP_I[4]_mux_0_OUT11</twBEL><twBEL>Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_0</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.113</twRouteDel><twTotDel>0.503</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">PClkX2</twDestClk><twPctLog>77.5</twPctLog><twPctRoute>22.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_1 (SLICE_X8Y100.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="204"><twConstPath anchorID="205" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.306</twSlack><twSrc BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_1</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_1</twDest><twTotPathDel>0.556</twTotPathDel><twClkSkew dest = "0.907" src = "0.869">-0.038</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.169" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.212</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_1</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClk</twSrcClk><twPathDel><twSite>SLICE_X8Y99.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d&lt;3&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y100.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.166</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X8Y100.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn&lt;3&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_d1_serializer_10_1/Mmux_DP_I[9]_DP_I[4]_mux_0_OUT21</twBEL><twBEL>Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_1</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.166</twRouteDel><twTotDel>0.556</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">PClkX2</twDestClk><twPctLog>70.1</twPctLog><twPctRoute>29.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_3 (SLICE_X8Y100.D5), 1 path
</twPathRptBanner><twPathRpt anchorID="206"><twConstPath anchorID="207" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.317</twSlack><twSrc BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_8</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_3</twDest><twTotPathDel>0.565</twTotPathDel><twClkSkew dest = "0.907" src = "0.871">-0.036</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.169" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.212</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_8</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClk</twSrcClk><twPathDel><twSite>SLICE_X8Y98.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d&lt;8&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y100.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.175</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X8Y100.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn&lt;3&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_d1_serializer_10_1/Mmux_DP_I[9]_DP_I[4]_mux_0_OUT41</twBEL><twBEL>Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_3</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.175</twRouteDel><twTotDel>0.565</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">PClkX2</twDestClk><twPctLog>69.0</twPctLog><twPctRoute>31.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="208"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_SysCon_pllout_x2 = PERIOD TIMEGRP &quot;Inst_SysCon_pllout_x2&quot;
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="209" type="MINPERIOD" name="Tbcper_I" slack="2.900" period="4.630" constraintValue="4.630" deviceLimit="1.730" freqLimit="578.035" physResource="Inst_SysCon/BUFG_inst2/I0" logResource="Inst_SysCon/BUFG_inst2/I0" locationPin="BUFGMUX_X2Y1.I0" clockNet="Inst_SysCon/pllout_x2"/><twPinLimit anchorID="210" type="MINPERIOD" name="Tcp" slack="4.200" period="4.630" constraintValue="4.630" deviceLimit="0.430" freqLimit="2325.581" physResource="Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn&lt;3&gt;/CLK" logResource="Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_0/CK" locationPin="SLICE_X8Y100.CLK" clockNet="PClkX2"/><twPinLimit anchorID="211" type="MINPERIOD" name="Tcp" slack="4.200" period="4.630" constraintValue="4.630" deviceLimit="0.430" freqLimit="2325.581" physResource="Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn&lt;3&gt;/CLK" logResource="Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_1/CK" locationPin="SLICE_X8Y100.CLK" clockNet="PClkX2"/></twPinLimitRpt></twConst><twConst anchorID="212" twConstType="PERIOD" ><twConstHead uID="12"><twConstName UCFConstName="" ScopeName="">TS_Inst_SysCon_pllout_xs = PERIOD TIMEGRP &quot;Inst_SysCon_pllout_xs&quot;         TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 10 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="213"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_SysCon_pllout_xs = PERIOD TIMEGRP &quot;Inst_SysCon_pllout_xs&quot;
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 10 HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="214" twConstType="PERIOD" ><twConstHead uID="13"><twConstName UCFConstName="" ScopeName="">TS_Inst_SysCon_pllout_x1 = PERIOD TIMEGRP &quot;Inst_SysCon_pllout_x1&quot;         TS_Inst_SysCon_Inst_dcm_recfg_clkfx HIGH 50%;</twConstName><twItemCnt>7755</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1113</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.988</twMinPer></twConstHead><twPathRptBanner iPaths="14" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6 (SLICE_X23Y97.A2), 14 paths
</twPathRptBanner><twPathRpt anchorID="215"><twConstPath anchorID="216" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.272</twSlack><twSrc BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6</twDest><twTotPathDel>6.835</twTotPathDel><twClkSkew dest = "0.559" src = "0.620">0.061</twClkSkew><twDelConst>9.260</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.169" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.092</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X8Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClk</twSrcClk><twPathDel><twSite>SLICE_X8Y53.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m&lt;3&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y55.A1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.238</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y55.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut&lt;2&gt;1</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced2</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y55.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.739</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced2</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y55.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m&lt;2&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced3</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y97.A2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">3.664</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y97.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d&lt;8&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Mmux_q_out71</twBEL><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6</twBEL></twPathDel><twLogDel>1.194</twLogDel><twRouteDel>5.641</twRouteDel><twTotDel>6.835</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.260">PClk</twDestClk><twPctLog>17.5</twPctLog><twPctRoute>82.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="217"><twConstPath anchorID="218" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.276</twSlack><twSrc BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6</twDest><twTotPathDel>6.831</twTotPathDel><twClkSkew dest = "0.559" src = "0.620">0.061</twClkSkew><twDelConst>9.260</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.169" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.092</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X8Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClk</twSrcClk><twPathDel><twSite>SLICE_X8Y53.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m&lt;3&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y55.A2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.234</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y55.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut&lt;2&gt;1</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced2</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y55.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.739</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced2</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y55.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m&lt;2&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced3</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y97.A2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">3.664</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y97.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d&lt;8&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Mmux_q_out71</twBEL><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6</twBEL></twPathDel><twLogDel>1.194</twLogDel><twRouteDel>5.637</twRouteDel><twTotDel>6.831</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.260">PClk</twDestClk><twPctLog>17.5</twPctLog><twPctRoute>82.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="219"><twConstPath anchorID="220" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.404</twSlack><twSrc BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6</twDest><twTotPathDel>6.703</twTotPathDel><twClkSkew dest = "0.559" src = "0.620">0.061</twClkSkew><twDelConst>9.260</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.169" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.092</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X8Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClk</twSrcClk><twPathDel><twSite>SLICE_X8Y53.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m&lt;3&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y55.D1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.432</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y55.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m&lt;2&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y55.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.467</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced1</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y55.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m&lt;2&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced3</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y97.A2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">3.664</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y97.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d&lt;8&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Mmux_q_out71</twBEL><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6</twBEL></twPathDel><twLogDel>1.140</twLogDel><twRouteDel>5.563</twRouteDel><twTotDel>6.703</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.260">PClk</twDestClk><twPctLog>17.0</twPctLog><twPctRoute>83.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="14" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_1 (SLICE_X22Y96.B2), 14 paths
</twPathRptBanner><twPathRpt anchorID="221"><twConstPath anchorID="222" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.293</twSlack><twSrc BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_1</twDest><twTotPathDel>6.815</twTotPathDel><twClkSkew dest = "0.560" src = "0.620">0.060</twClkSkew><twDelConst>9.260</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.169" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.092</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X8Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClk</twSrcClk><twPathDel><twSite>SLICE_X8Y53.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m&lt;3&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y55.A1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.238</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y55.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut&lt;2&gt;1</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced2</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y55.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.739</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced2</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y55.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m&lt;2&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced3</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y96.B2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">3.677</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y96.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d&lt;5&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Mmux_q_out21</twBEL><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_1</twBEL></twPathDel><twLogDel>1.161</twLogDel><twRouteDel>5.654</twRouteDel><twTotDel>6.815</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.260">PClk</twDestClk><twPctLog>17.0</twPctLog><twPctRoute>83.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="223"><twConstPath anchorID="224" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.297</twSlack><twSrc BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_1</twDest><twTotPathDel>6.811</twTotPathDel><twClkSkew dest = "0.560" src = "0.620">0.060</twClkSkew><twDelConst>9.260</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.169" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.092</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X8Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClk</twSrcClk><twPathDel><twSite>SLICE_X8Y53.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m&lt;3&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y55.A2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.234</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y55.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut&lt;2&gt;1</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced2</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y55.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.739</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced2</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y55.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m&lt;2&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced3</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y96.B2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">3.677</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y96.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d&lt;5&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Mmux_q_out21</twBEL><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_1</twBEL></twPathDel><twLogDel>1.161</twLogDel><twRouteDel>5.650</twRouteDel><twTotDel>6.811</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.260">PClk</twDestClk><twPctLog>17.0</twPctLog><twPctRoute>83.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="225"><twConstPath anchorID="226" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.425</twSlack><twSrc BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_1</twDest><twTotPathDel>6.683</twTotPathDel><twClkSkew dest = "0.560" src = "0.620">0.060</twClkSkew><twDelConst>9.260</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.169" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.092</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X8Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClk</twSrcClk><twPathDel><twSite>SLICE_X8Y53.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m&lt;3&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y55.D1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.432</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y55.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m&lt;2&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y55.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.467</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced1</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y55.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m&lt;2&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced3</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y96.B2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">3.677</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y96.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d&lt;5&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Mmux_q_out21</twBEL><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_1</twBEL></twPathDel><twLogDel>1.107</twLogDel><twRouteDel>5.576</twRouteDel><twTotDel>6.683</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.260">PClk</twDestClk><twPctLog>16.6</twPctLog><twPctRoute>83.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="14" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_0 (SLICE_X22Y96.A2), 14 paths
</twPathRptBanner><twPathRpt anchorID="227"><twConstPath anchorID="228" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.316</twSlack><twSrc BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_0</twDest><twTotPathDel>6.792</twTotPathDel><twClkSkew dest = "0.560" src = "0.620">0.060</twClkSkew><twDelConst>9.260</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.169" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.092</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X8Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClk</twSrcClk><twPathDel><twSite>SLICE_X8Y53.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m&lt;3&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y55.A1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.238</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y55.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut&lt;2&gt;1</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced2</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y55.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.739</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced2</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y55.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m&lt;2&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced3</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y96.A2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">3.654</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y96.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d&lt;5&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Mmux_q_out12</twBEL><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_0</twBEL></twPathDel><twLogDel>1.161</twLogDel><twRouteDel>5.631</twRouteDel><twTotDel>6.792</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.260">PClk</twDestClk><twPctLog>17.1</twPctLog><twPctRoute>82.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="229"><twConstPath anchorID="230" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.320</twSlack><twSrc BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_0</twDest><twTotPathDel>6.788</twTotPathDel><twClkSkew dest = "0.560" src = "0.620">0.060</twClkSkew><twDelConst>9.260</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.169" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.092</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X8Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClk</twSrcClk><twPathDel><twSite>SLICE_X8Y53.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m&lt;3&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y55.A2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.234</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y55.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut&lt;2&gt;1</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced2</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y55.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.739</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced2</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y55.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m&lt;2&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced3</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y96.A2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">3.654</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y96.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d&lt;5&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Mmux_q_out12</twBEL><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_0</twBEL></twPathDel><twLogDel>1.161</twLogDel><twRouteDel>5.627</twRouteDel><twTotDel>6.788</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.260">PClk</twDestClk><twPctLog>17.1</twPctLog><twPctRoute>82.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="231"><twConstPath anchorID="232" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.448</twSlack><twSrc BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_0</twDest><twTotPathDel>6.660</twTotPathDel><twClkSkew dest = "0.560" src = "0.620">0.060</twClkSkew><twDelConst>9.260</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.169" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.092</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X8Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClk</twSrcClk><twPathDel><twSite>SLICE_X8Y53.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m&lt;3&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y55.D1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.432</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y55.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m&lt;2&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y55.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.467</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced1</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y55.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m&lt;2&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced3</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y96.A2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">3.654</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y96.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d&lt;5&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Mmux_q_out12</twBEL><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_0</twBEL></twPathDel><twLogDel>1.107</twLogDel><twRouteDel>5.553</twRouteDel><twTotDel>6.660</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.260">PClk</twDestClk><twPctLog>16.6</twPctLog><twPctRoute>83.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_Inst_SysCon_pllout_x1 = PERIOD TIMEGRP &quot;Inst_SysCon_pllout_x1&quot;
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DVITransmitter/Inst_TMDSEncoder_blue/Mshreg_c0_dd (SLICE_X22Y70.CI), 1 path
</twPathRptBanner><twPathRpt anchorID="233"><twConstPath anchorID="234" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.397</twSlack><twSrc BELType="FF">Inst_VideoTimingCtl/hs</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_blue/Mshreg_c0_dd</twDest><twTotPathDel>0.397</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_VideoTimingCtl/hs</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_blue/Mshreg_c0_dd</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X22Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="9.260">PClk</twSrcClk><twPathDel><twSite>SLICE_X22Y69.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>Inst_VideoTimingCtl/hs</twComp><twBEL>Inst_VideoTimingCtl/hs</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y70.CI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.113</twDelInfo><twComp>Inst_VideoTimingCtl/hs</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y70.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">0.050</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_blue/Mshreg_c0_dd</twBEL></twPathDel><twLogDel>0.284</twLogDel><twRouteDel>0.113</twRouteDel><twTotDel>0.397</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.260">PClk</twDestClk><twPctLog>71.5</twPctLog><twPctRoute>28.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_VideoTimingCtl/vs (SLICE_X24Y69.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="235"><twConstPath anchorID="236" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.412</twSlack><twSrc BELType="FF">Inst_VideoTimingCtl/vs</twSrc><twDest BELType="FF">Inst_VideoTimingCtl/vs</twDest><twTotPathDel>0.412</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_VideoTimingCtl/vs</twSrc><twDest BELType='FF'>Inst_VideoTimingCtl/vs</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="9.260">PClk</twSrcClk><twPathDel><twSite>SLICE_X24Y69.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>Inst_VideoTimingCtl/vs</twComp><twBEL>Inst_VideoTimingCtl/vs</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y69.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.022</twDelInfo><twComp>Inst_VideoTimingCtl/vs</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y69.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>Inst_VideoTimingCtl/vs</twComp><twBEL>Inst_VideoTimingCtl/vs_rstpot</twBEL><twBEL>Inst_VideoTimingCtl/vs</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.022</twRouteDel><twTotDel>0.412</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.260">PClk</twDestClk><twPctLog>94.7</twPctLog><twPctRoute>5.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DVITransmitter/Inst_TMDSEncoder_red/Mshreg_de_dd (SLICE_X22Y70.AI), 1 path
</twPathRptBanner><twPathRpt anchorID="237"><twConstPath anchorID="238" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.423</twSlack><twSrc BELType="FF">Inst_VideoTimingCtl/vde</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_red/Mshreg_de_dd</twDest><twTotPathDel>0.423</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_VideoTimingCtl/vde</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_red/Mshreg_de_dd</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X22Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="9.260">PClk</twSrcClk><twPathDel><twSite>SLICE_X22Y69.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.266</twDelInfo><twComp>Inst_VideoTimingCtl/hs</twComp><twBEL>Inst_VideoTimingCtl/vde</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y70.AI</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.127</twDelInfo><twComp>Inst_VideoTimingCtl/vde</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y70.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">0.030</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Mshreg_de_dd</twBEL></twPathDel><twLogDel>0.296</twLogDel><twRouteDel>0.127</twRouteDel><twTotDel>0.423</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.260">PClk</twDestClk><twPctLog>70.0</twPctLog><twPctRoute>30.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="239"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_SysCon_pllout_x1 = PERIOD TIMEGRP &quot;Inst_SysCon_pllout_x1&quot;
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="240" type="MINPERIOD" name="Tbcper_I" slack="7.530" period="9.260" constraintValue="9.260" deviceLimit="1.730" freqLimit="578.035" physResource="Inst_SysCon/BUFG_inst1/I0" logResource="Inst_SysCon/BUFG_inst1/I0" locationPin="BUFGMUX_X2Y12.I0" clockNet="Inst_SysCon/pllout_x1"/><twPinLimit anchorID="241" type="MINPERIOD" name="Tmcbcper_P3CMDCLK" slack="7.760" period="9.260" constraintValue="9.260" deviceLimit="1.500" freqLimit="666.667" physResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P3CMDCLK" logResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P3CMDCLK" locationPin="MCB_X0Y1.P3CMDCLK" clockNet="PClk"/><twPinLimit anchorID="242" type="MINPERIOD" name="Tcp" slack="8.260" period="9.260" constraintValue="9.260" deviceLimit="1.000" freqLimit="1000.000" physResource="Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd/CLK" logResource="Inst_DVITransmitter/Inst_TMDSEncoder_red/Mshreg_de_dd/CLK" locationPin="SLICE_X22Y70.CLK" clockNet="PClk"/></twPinLimitRpt></twConst><twConst anchorID="243" twConstType="OFFSETINDELAY" ><twConstHead uID="14"><twConstName UCFConstName="OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE &quot;CAMA_PCLK_I&quot; RISING;" ScopeName="">OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP &quot;CAMA_PCLK_I&quot; &quot;RISING&quot;;</twConstName><twItemCnt>18</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>18</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>1.179</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_camctlA/D_O_12 (SLICE_X41Y6.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="244"><twConstOffIn anchorID="245" twDataPathType="twDataPathMaxDelay"><twSlack>0.071</twSlack><twSrc BELType="PAD">CAMA_D_I&lt;4&gt;</twSrc><twDest BELType="FF">Inst_camctlA/D_O_12</twDest><twClkDel>1.786</twClkDel><twClkSrc>CAMA_PCLK_I</twClkSrc><twClkDest>Inst_camctlA/D_O&lt;15&gt;</twClkDest><twOff>1.250</twOff><twOffSrc>CAMA_D_I&lt;4&gt;</twOffSrc><twOffDest>CAMA_PCLK_I</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>CAMA_D_I&lt;4&gt;</twSrc><twDest BELType='FF'>Inst_camctlA/D_O_12</twDest><twLogLvls>2</twLogLvls><twSrcSite>U15.PAD</twSrcSite><twPathDel><twSite>U15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.887</twDelInfo><twComp>CAMA_D_I&lt;4&gt;</twComp><twBEL>CAMA_D_I&lt;4&gt;</twBEL><twBEL>CAMA_D_I_4_IBUF</twBEL><twBEL>ProtoComp202.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y6.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">1.817</twDelInfo><twComp>CAMA_D_I_4_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y6.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twFalling">0.236</twDelInfo><twComp>Inst_camctlA/D_O&lt;15&gt;</twComp><twBEL>Inst_camctlA/Mmux_D_O[15]_D_I[7]_mux_9_OUT41</twBEL><twBEL>Inst_camctlA/D_O_12</twBEL></twPathDel><twLogDel>1.123</twLogDel><twRouteDel>1.817</twRouteDel><twTotDel>2.940</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamAPClk</twDestClk><twPctLog>38.2</twPctLog><twPctRoute>61.8</twPctRoute></twDataPath><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>CAMA_PCLK_I</twSrc><twDest BELType='FF'>Inst_camctlA/D_O_12</twDest><twLogLvls>2</twLogLvls><twSrcSite>R10.PAD</twSrcSite><twPathDel><twSite>R10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>CAMA_PCLK_I</twComp><twBEL>CAMA_PCLK_I</twBEL><twBEL>Inst_IOBUF_CAMA_PCLK/IBUF</twBEL><twBEL>ProtoComp205.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.265</twDelInfo><twComp>int_CAMA_PCLK_I</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>Inst_camctlA/BUFG_inst</twComp><twBEL>Inst_camctlA/BUFG_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y6.CLK</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>CamAPClk</twComp></twPathDel><twLogDel>0.822</twLogDel><twRouteDel>0.964</twRouteDel><twTotDel>1.786</twTotDel><twPctLog>46.0</twPctLog><twPctRoute>54.0</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_camctlA/D_O_11 (SLICE_X45Y6.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="246"><twConstOffIn anchorID="247" twDataPathType="twDataPathMaxDelay"><twSlack>0.130</twSlack><twSrc BELType="PAD">CAMA_D_I&lt;3&gt;</twSrc><twDest BELType="FF">Inst_camctlA/D_O_11</twDest><twClkDel>1.784</twClkDel><twClkSrc>CAMA_PCLK_I</twClkSrc><twClkDest>Inst_camctlA/D_O&lt;11&gt;</twClkDest><twOff>1.250</twOff><twOffSrc>CAMA_D_I&lt;3&gt;</twOffSrc><twOffDest>CAMA_PCLK_I</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>CAMA_D_I&lt;3&gt;</twSrc><twDest BELType='FF'>Inst_camctlA/D_O_11</twDest><twLogLvls>2</twLogLvls><twSrcSite>U16.PAD</twSrcSite><twPathDel><twSite>U16.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.887</twDelInfo><twComp>CAMA_D_I&lt;3&gt;</twComp><twBEL>CAMA_D_I&lt;3&gt;</twBEL><twBEL>CAMA_D_I_3_IBUF</twBEL><twBEL>ProtoComp202.IMUX.4</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y6.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">1.756</twDelInfo><twComp>CAMA_D_I_3_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y6.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twFalling">0.236</twDelInfo><twComp>Inst_camctlA/D_O&lt;11&gt;</twComp><twBEL>Inst_camctlA/Mmux_D_O[15]_D_I[7]_mux_9_OUT31</twBEL><twBEL>Inst_camctlA/D_O_11</twBEL></twPathDel><twLogDel>1.123</twLogDel><twRouteDel>1.756</twRouteDel><twTotDel>2.879</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamAPClk</twDestClk><twPctLog>39.0</twPctLog><twPctRoute>61.0</twPctRoute></twDataPath><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>CAMA_PCLK_I</twSrc><twDest BELType='FF'>Inst_camctlA/D_O_11</twDest><twLogLvls>2</twLogLvls><twSrcSite>R10.PAD</twSrcSite><twPathDel><twSite>R10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>CAMA_PCLK_I</twComp><twBEL>CAMA_PCLK_I</twBEL><twBEL>Inst_IOBUF_CAMA_PCLK/IBUF</twBEL><twBEL>ProtoComp205.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.265</twDelInfo><twComp>int_CAMA_PCLK_I</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>Inst_camctlA/BUFG_inst</twComp><twBEL>Inst_camctlA/BUFG_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y6.CLK</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">0.697</twDelInfo><twComp>CamAPClk</twComp></twPathDel><twLogDel>0.822</twLogDel><twRouteDel>0.962</twRouteDel><twTotDel>1.784</twTotDel><twPctLog>46.1</twPctLog><twPctRoute>53.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_camctlA/D_O_4 (SLICE_X41Y6.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="248"><twConstOffIn anchorID="249" twDataPathType="twDataPathMaxDelay"><twSlack>0.135</twSlack><twSrc BELType="PAD">CAMA_D_I&lt;4&gt;</twSrc><twDest BELType="FF">Inst_camctlA/D_O_4</twDest><twClkDel>1.786</twClkDel><twClkSrc>CAMA_PCLK_I</twClkSrc><twClkDest>Inst_camctlA/D_O&lt;15&gt;</twClkDest><twOff>1.250</twOff><twOffSrc>CAMA_D_I&lt;4&gt;</twOffSrc><twOffDest>CAMA_PCLK_I</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>CAMA_D_I&lt;4&gt;</twSrc><twDest BELType='FF'>Inst_camctlA/D_O_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>U15.PAD</twSrcSite><twPathDel><twSite>U15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.887</twDelInfo><twComp>CAMA_D_I&lt;4&gt;</twComp><twBEL>CAMA_D_I&lt;4&gt;</twBEL><twBEL>CAMA_D_I_4_IBUF</twBEL><twBEL>ProtoComp202.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y6.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">1.817</twDelInfo><twComp>CAMA_D_I_4_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y6.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twFalling">0.172</twDelInfo><twComp>Inst_camctlA/D_O&lt;15&gt;</twComp><twBEL>Inst_camctlA/Mmux_D_O[15]_D_I[7]_mux_9_OUT111</twBEL><twBEL>Inst_camctlA/D_O_4</twBEL></twPathDel><twLogDel>1.059</twLogDel><twRouteDel>1.817</twRouteDel><twTotDel>2.876</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamAPClk</twDestClk><twPctLog>36.8</twPctLog><twPctRoute>63.2</twPctRoute></twDataPath><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>CAMA_PCLK_I</twSrc><twDest BELType='FF'>Inst_camctlA/D_O_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>R10.PAD</twSrcSite><twPathDel><twSite>R10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>CAMA_PCLK_I</twComp><twBEL>CAMA_PCLK_I</twBEL><twBEL>Inst_IOBUF_CAMA_PCLK/IBUF</twBEL><twBEL>ProtoComp205.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.265</twDelInfo><twComp>int_CAMA_PCLK_I</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>Inst_camctlA/BUFG_inst</twComp><twBEL>Inst_camctlA/BUFG_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y6.CLK</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>CamAPClk</twComp></twPathDel><twLogDel>0.822</twLogDel><twRouteDel>0.964</twRouteDel><twTotDel>1.786</twTotDel><twPctLog>46.0</twPctLog><twPctRoute>54.0</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP &quot;CAMA_PCLK_I&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_InputSync_FVA/sreg_0 (SLICE_X33Y9.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="250"><twConstOffIn anchorID="251" twDataPathType="twDataPathMinDelay"><twSlack>5.918</twSlack><twSrc BELType="PAD">CAMA_FV_I</twSrc><twDest BELType="FF">Inst_InputSync_FVA/sreg_0</twDest><twClkDel>3.536</twClkDel><twClkSrc>CAMA_PCLK_I</twClkSrc><twClkDest>Inst_InputSync_FVA/sreg&lt;1&gt;</twClkDest><twOff>6.250</twOff><twOffSrc>CAMA_FV_I</twOffSrc><twOffDest>CAMA_PCLK_I</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMA_FV_I</twSrc><twDest BELType='FF'>Inst_InputSync_FVA/sreg_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>T12.PAD</twSrcSite><twPathDel><twSite>T12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>CAMA_FV_I</twComp><twBEL>CAMA_FV_I</twBEL><twBEL>CAMA_FV_I_IBUF</twBEL><twBEL>ProtoComp202.IMUX.27</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y9.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.055</twDelInfo><twComp>Inst_InputSync_FVA/n0003&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X33Y9.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.048</twDelInfo><twComp>Inst_InputSync_FVA/sreg&lt;1&gt;</twComp><twBEL>Inst_InputSync_FVA/sreg_0</twBEL></twPathDel><twLogDel>1.174</twLogDel><twRouteDel>2.055</twRouteDel><twTotDel>3.229</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamAPClk</twDestClk><twPctLog>36.4</twPctLog><twPctRoute>63.6</twPctRoute></twDataPath><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMA_PCLK_I</twSrc><twDest BELType='FF'>Inst_InputSync_FVA/sreg_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>R10.PAD</twSrcSite><twPathDel><twSite>R10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>CAMA_PCLK_I</twComp><twBEL>CAMA_PCLK_I</twBEL><twBEL>Inst_IOBUF_CAMA_PCLK/IBUF</twBEL><twBEL>ProtoComp205.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.771</twDelInfo><twComp>int_CAMA_PCLK_I</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>Inst_camctlA/BUFG_inst</twComp><twBEL>Inst_camctlA/BUFG_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y9.CLK</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.246</twDelInfo><twComp>CamAPClk</twComp></twPathDel><twLogDel>1.519</twLogDel><twRouteDel>2.017</twRouteDel><twTotDel>3.536</twTotDel><twPctLog>43.0</twPctLog><twPctRoute>57.0</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_camctlA/D_O_6 (SLICE_X41Y6.C3), 1 path
</twPathRptBanner><twPathRpt anchorID="252"><twConstOffIn anchorID="253" twDataPathType="twDataPathMinDelay"><twSlack>6.042</twSlack><twSrc BELType="PAD">CAMA_D_I&lt;6&gt;</twSrc><twDest BELType="FF">Inst_camctlA/D_O_6</twDest><twClkDel>3.536</twClkDel><twClkSrc>CAMA_PCLK_I</twClkSrc><twClkDest>Inst_camctlA/D_O&lt;15&gt;</twClkDest><twOff>6.250</twOff><twOffSrc>CAMA_D_I&lt;6&gt;</twOffSrc><twOffDest>CAMA_PCLK_I</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMA_D_I&lt;6&gt;</twSrc><twDest BELType='FF'>Inst_camctlA/D_O_6</twDest><twLogLvls>2</twLogLvls><twSrcSite>M11.PAD</twSrcSite><twPathDel><twSite>M11.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>CAMA_D_I&lt;6&gt;</twComp><twBEL>CAMA_D_I&lt;6&gt;</twBEL><twBEL>CAMA_D_I_6_IBUF</twBEL><twBEL>ProtoComp202.IMUX.8</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y6.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.025</twDelInfo><twComp>CAMA_D_I_6_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X41Y6.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.202</twDelInfo><twComp>Inst_camctlA/D_O&lt;15&gt;</twComp><twBEL>Inst_camctlA/Mmux_D_O[15]_D_I[7]_mux_9_OUT131</twBEL><twBEL>Inst_camctlA/D_O_6</twBEL></twPathDel><twLogDel>1.328</twLogDel><twRouteDel>2.025</twRouteDel><twTotDel>3.353</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamAPClk</twDestClk><twPctLog>39.6</twPctLog><twPctRoute>60.4</twPctRoute></twDataPath><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMA_PCLK_I</twSrc><twDest BELType='FF'>Inst_camctlA/D_O_6</twDest><twLogLvls>2</twLogLvls><twSrcSite>R10.PAD</twSrcSite><twPathDel><twSite>R10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>CAMA_PCLK_I</twComp><twBEL>CAMA_PCLK_I</twBEL><twBEL>Inst_IOBUF_CAMA_PCLK/IBUF</twBEL><twBEL>ProtoComp205.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.771</twDelInfo><twComp>int_CAMA_PCLK_I</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>Inst_camctlA/BUFG_inst</twComp><twBEL>Inst_camctlA/BUFG_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y6.CLK</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.246</twDelInfo><twComp>CamAPClk</twComp></twPathDel><twLogDel>1.519</twLogDel><twRouteDel>2.017</twRouteDel><twTotDel>3.536</twTotDel><twPctLog>43.0</twPctLog><twPctRoute>57.0</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_camctlA/D_O_5 (SLICE_X41Y6.B4), 1 path
</twPathRptBanner><twPathRpt anchorID="254"><twConstOffIn anchorID="255" twDataPathType="twDataPathMinDelay"><twSlack>6.044</twSlack><twSrc BELType="PAD">CAMA_D_I&lt;5&gt;</twSrc><twDest BELType="FF">Inst_camctlA/D_O_5</twDest><twClkDel>3.536</twClkDel><twClkSrc>CAMA_PCLK_I</twClkSrc><twClkDest>Inst_camctlA/D_O&lt;15&gt;</twClkDest><twOff>6.250</twOff><twOffSrc>CAMA_D_I&lt;5&gt;</twOffSrc><twOffDest>CAMA_PCLK_I</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMA_D_I&lt;5&gt;</twSrc><twDest BELType='FF'>Inst_camctlA/D_O_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>U13.PAD</twSrcSite><twPathDel><twSite>U13.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>CAMA_D_I&lt;5&gt;</twComp><twBEL>CAMA_D_I&lt;5&gt;</twBEL><twBEL>CAMA_D_I_5_IBUF</twBEL><twBEL>ProtoComp202.IMUX.6</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y6.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.027</twDelInfo><twComp>CAMA_D_I_5_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X41Y6.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.202</twDelInfo><twComp>Inst_camctlA/D_O&lt;15&gt;</twComp><twBEL>Inst_camctlA/Mmux_D_O[15]_D_I[7]_mux_9_OUT121</twBEL><twBEL>Inst_camctlA/D_O_5</twBEL></twPathDel><twLogDel>1.328</twLogDel><twRouteDel>2.027</twRouteDel><twTotDel>3.355</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamAPClk</twDestClk><twPctLog>39.6</twPctLog><twPctRoute>60.4</twPctRoute></twDataPath><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMA_PCLK_I</twSrc><twDest BELType='FF'>Inst_camctlA/D_O_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>R10.PAD</twSrcSite><twPathDel><twSite>R10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>CAMA_PCLK_I</twComp><twBEL>CAMA_PCLK_I</twBEL><twBEL>Inst_IOBUF_CAMA_PCLK/IBUF</twBEL><twBEL>ProtoComp205.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.771</twDelInfo><twComp>int_CAMA_PCLK_I</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>Inst_camctlA/BUFG_inst</twComp><twBEL>Inst_camctlA/BUFG_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y6.CLK</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.246</twDelInfo><twComp>CamAPClk</twComp></twPathDel><twLogDel>1.519</twLogDel><twRouteDel>2.017</twRouteDel><twTotDel>3.536</twTotDel><twPctLog>43.0</twPctLog><twPctRoute>57.0</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="256" twConstType="OFFSETINDELAY" ><twConstHead uID="15"><twConstName UCFConstName="OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE &quot;CAMB_PCLK_I&quot; RISING;" ScopeName="">OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP &quot;CAMB_PCLK_I&quot; &quot;RISING&quot;;</twConstName><twItemCnt>18</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>18</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>1.076</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_camctlB/D_O_0 (SLICE_X18Y9.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="257"><twConstOffIn anchorID="258" twDataPathType="twDataPathMaxDelay"><twSlack>0.174</twSlack><twSrc BELType="PAD">CAMB_D_I&lt;0&gt;</twSrc><twDest BELType="FF">Inst_camctlB/D_O_0</twDest><twClkDel>1.779</twClkDel><twClkSrc>CAMB_PCLK_I</twClkSrc><twClkDest>Inst_camctlB/D_O&lt;11&gt;</twClkDest><twOff>1.250</twOff><twOffSrc>CAMB_D_I&lt;0&gt;</twOffSrc><twOffDest>CAMB_PCLK_I</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>CAMB_D_I&lt;0&gt;</twSrc><twDest BELType='FF'>Inst_camctlB/D_O_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>U5.PAD</twSrcSite><twPathDel><twSite>U5.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.887</twDelInfo><twComp>CAMB_D_I&lt;0&gt;</twComp><twBEL>CAMB_D_I&lt;0&gt;</twBEL><twBEL>CAMB_D_I_0_IBUF</twBEL><twBEL>ProtoComp202.IMUX.15</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y9.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">1.719</twDelInfo><twComp>CAMB_D_I_0_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y9.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twFalling">0.224</twDelInfo><twComp>Inst_camctlB/D_O&lt;11&gt;</twComp><twBEL>Inst_camctlB/Mmux_D_O[15]_D_I[7]_mux_9_OUT17</twBEL><twBEL>Inst_camctlB/D_O_0</twBEL></twPathDel><twLogDel>1.111</twLogDel><twRouteDel>1.719</twRouteDel><twTotDel>2.830</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twDestClk><twPctLog>39.3</twPctLog><twPctRoute>60.7</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>CAMB_PCLK_I</twSrc><twDest BELType='FF'>Inst_camctlB/D_O_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>U10.PAD</twSrcSite><twPathDel><twSite>U10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>CAMB_PCLK_I</twComp><twBEL>CAMB_PCLK_I</twBEL><twBEL>Inst_IOBUF_CAMB_PCLK/IBUF</twBEL><twBEL>ProtoComp205.IMUX.1</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.237</twDelInfo><twComp>int_CAMB_PCLK_I</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>Inst_camctlB/BUFG_inst</twComp><twBEL>Inst_camctlB/BUFG_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y9.CLK</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>CamBPClk</twComp></twPathDel><twLogDel>0.822</twLogDel><twRouteDel>0.957</twRouteDel><twTotDel>1.779</twTotDel><twPctLog>46.2</twPctLog><twPctRoute>53.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_camctlB/D_O_1 (SLICE_X18Y9.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="259"><twConstOffIn anchorID="260" twDataPathType="twDataPathMaxDelay"><twSlack>0.177</twSlack><twSrc BELType="PAD">CAMB_D_I&lt;1&gt;</twSrc><twDest BELType="FF">Inst_camctlB/D_O_1</twDest><twClkDel>1.779</twClkDel><twClkSrc>CAMB_PCLK_I</twClkSrc><twClkDest>Inst_camctlB/D_O&lt;11&gt;</twClkDest><twOff>1.250</twOff><twOffSrc>CAMB_D_I&lt;1&gt;</twOffSrc><twOffDest>CAMB_PCLK_I</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>CAMB_D_I&lt;1&gt;</twSrc><twDest BELType='FF'>Inst_camctlB/D_O_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>V5.PAD</twSrcSite><twPathDel><twSite>V5.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.887</twDelInfo><twComp>CAMB_D_I&lt;1&gt;</twComp><twBEL>CAMB_D_I&lt;1&gt;</twBEL><twBEL>CAMB_D_I_1_IBUF</twBEL><twBEL>ProtoComp202.IMUX.16</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y9.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">1.716</twDelInfo><twComp>CAMB_D_I_1_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y9.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twFalling">0.224</twDelInfo><twComp>Inst_camctlB/D_O&lt;11&gt;</twComp><twBEL>Inst_camctlB/Mmux_D_O[15]_D_I[7]_mux_9_OUT81</twBEL><twBEL>Inst_camctlB/D_O_1</twBEL></twPathDel><twLogDel>1.111</twLogDel><twRouteDel>1.716</twRouteDel><twTotDel>2.827</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twDestClk><twPctLog>39.3</twPctLog><twPctRoute>60.7</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>CAMB_PCLK_I</twSrc><twDest BELType='FF'>Inst_camctlB/D_O_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>U10.PAD</twSrcSite><twPathDel><twSite>U10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>CAMB_PCLK_I</twComp><twBEL>CAMB_PCLK_I</twBEL><twBEL>Inst_IOBUF_CAMB_PCLK/IBUF</twBEL><twBEL>ProtoComp205.IMUX.1</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.237</twDelInfo><twComp>int_CAMB_PCLK_I</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>Inst_camctlB/BUFG_inst</twComp><twBEL>Inst_camctlB/BUFG_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y9.CLK</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>CamBPClk</twComp></twPathDel><twLogDel>0.822</twLogDel><twRouteDel>0.957</twRouteDel><twTotDel>1.779</twTotDel><twPctLog>46.2</twPctLog><twPctRoute>53.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_camctlB/D_O_8 (SLICE_X18Y9.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="261"><twConstOffIn anchorID="262" twDataPathType="twDataPathMaxDelay"><twSlack>0.244</twSlack><twSrc BELType="PAD">CAMB_D_I&lt;0&gt;</twSrc><twDest BELType="FF">Inst_camctlB/D_O_8</twDest><twClkDel>1.779</twClkDel><twClkSrc>CAMB_PCLK_I</twClkSrc><twClkDest>Inst_camctlB/D_O&lt;11&gt;</twClkDest><twOff>1.250</twOff><twOffSrc>CAMB_D_I&lt;0&gt;</twOffSrc><twOffDest>CAMB_PCLK_I</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>CAMB_D_I&lt;0&gt;</twSrc><twDest BELType='FF'>Inst_camctlB/D_O_8</twDest><twLogLvls>2</twLogLvls><twSrcSite>U5.PAD</twSrcSite><twPathDel><twSite>U5.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.887</twDelInfo><twComp>CAMB_D_I&lt;0&gt;</twComp><twBEL>CAMB_D_I&lt;0&gt;</twBEL><twBEL>CAMB_D_I_0_IBUF</twBEL><twBEL>ProtoComp202.IMUX.15</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y9.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">1.719</twDelInfo><twComp>CAMB_D_I_0_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y9.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twFalling">0.154</twDelInfo><twComp>Inst_camctlB/D_O&lt;11&gt;</twComp><twBEL>Inst_camctlB/Mmux_D_O[15]_D_I[7]_mux_9_OUT151</twBEL><twBEL>Inst_camctlB/D_O_8</twBEL></twPathDel><twLogDel>1.041</twLogDel><twRouteDel>1.719</twRouteDel><twTotDel>2.760</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twDestClk><twPctLog>37.7</twPctLog><twPctRoute>62.3</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>CAMB_PCLK_I</twSrc><twDest BELType='FF'>Inst_camctlB/D_O_8</twDest><twLogLvls>2</twLogLvls><twSrcSite>U10.PAD</twSrcSite><twPathDel><twSite>U10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>CAMB_PCLK_I</twComp><twBEL>CAMB_PCLK_I</twBEL><twBEL>Inst_IOBUF_CAMB_PCLK/IBUF</twBEL><twBEL>ProtoComp205.IMUX.1</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.237</twDelInfo><twComp>int_CAMB_PCLK_I</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>Inst_camctlB/BUFG_inst</twComp><twBEL>Inst_camctlB/BUFG_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y9.CLK</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>CamBPClk</twComp></twPathDel><twLogDel>0.822</twLogDel><twRouteDel>0.957</twRouteDel><twTotDel>1.779</twTotDel><twPctLog>46.2</twPctLog><twPctRoute>53.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP &quot;CAMB_PCLK_I&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_camctlB/D_O_7 (SLICE_X18Y11.D4), 1 path
</twPathRptBanner><twPathRpt anchorID="263"><twConstOffIn anchorID="264" twDataPathType="twDataPathMinDelay"><twSlack>5.988</twSlack><twSrc BELType="PAD">CAMB_D_I&lt;7&gt;</twSrc><twDest BELType="FF">Inst_camctlB/D_O_7</twDest><twClkDel>3.534</twClkDel><twClkSrc>CAMB_PCLK_I</twClkSrc><twClkDest>Inst_camctlB/D_O&lt;15&gt;</twClkDest><twOff>6.250</twOff><twOffSrc>CAMB_D_I&lt;7&gt;</twOffSrc><twOffDest>CAMB_PCLK_I</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMB_D_I&lt;7&gt;</twSrc><twDest BELType='FF'>Inst_camctlB/D_O_7</twDest><twLogLvls>2</twLogLvls><twSrcSite>T6.PAD</twSrcSite><twPathDel><twSite>T6.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>CAMB_D_I&lt;7&gt;</twComp><twBEL>CAMB_D_I&lt;7&gt;</twBEL><twBEL>CAMB_D_I_7_IBUF</twBEL><twBEL>ProtoComp202.IMUX.22</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y11.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.057</twDelInfo><twComp>CAMB_D_I_7_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X18Y11.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>Inst_camctlB/D_O&lt;15&gt;</twComp><twBEL>Inst_camctlB/Mmux_D_O[15]_D_I[7]_mux_9_OUT141</twBEL><twBEL>Inst_camctlB/D_O_7</twBEL></twPathDel><twLogDel>1.240</twLogDel><twRouteDel>2.057</twRouteDel><twTotDel>3.297</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twDestClk><twPctLog>37.6</twPctLog><twPctRoute>62.4</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMB_PCLK_I</twSrc><twDest BELType='FF'>Inst_camctlB/D_O_7</twDest><twLogLvls>2</twLogLvls><twSrcSite>U10.PAD</twSrcSite><twPathDel><twSite>U10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>CAMB_PCLK_I</twComp><twBEL>CAMB_PCLK_I</twBEL><twBEL>Inst_IOBUF_CAMB_PCLK/IBUF</twBEL><twBEL>ProtoComp205.IMUX.1</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.743</twDelInfo><twComp>int_CAMB_PCLK_I</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>Inst_camctlB/BUFG_inst</twComp><twBEL>Inst_camctlB/BUFG_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y11.CLK</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">1.272</twDelInfo><twComp>CamBPClk</twComp></twPathDel><twLogDel>1.519</twLogDel><twRouteDel>2.015</twRouteDel><twTotDel>3.534</twTotDel><twPctLog>43.0</twPctLog><twPctRoute>57.0</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_InputSync_FVB/sreg_0 (SLICE_X18Y16.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="265"><twConstOffIn anchorID="266" twDataPathType="twDataPathMinDelay"><twSlack>6.074</twSlack><twSrc BELType="PAD">CAMB_FV_I</twSrc><twDest BELType="FF">Inst_InputSync_FVB/sreg_0</twDest><twClkDel>3.511</twClkDel><twClkSrc>CAMB_PCLK_I</twClkSrc><twClkDest>Inst_InputSync_FVB/sreg&lt;1&gt;</twClkDest><twOff>6.250</twOff><twOffSrc>CAMB_FV_I</twOffSrc><twOffDest>CAMB_PCLK_I</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMB_FV_I</twSrc><twDest BELType='FF'>Inst_InputSync_FVB/sreg_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>R7.PAD</twSrcSite><twPathDel><twSite>R7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>CAMB_FV_I</twComp><twBEL>CAMB_FV_I</twBEL><twBEL>CAMB_FV_I_IBUF</twBEL><twBEL>ProtoComp202.IMUX.28</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y16.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.184</twDelInfo><twComp>Inst_InputSync_FVB/n0003&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X18Y16.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.050</twDelInfo><twComp>Inst_InputSync_FVB/sreg&lt;1&gt;</twComp><twBEL>Inst_InputSync_FVB/sreg_0</twBEL></twPathDel><twLogDel>1.176</twLogDel><twRouteDel>2.184</twRouteDel><twTotDel>3.360</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twDestClk><twPctLog>35.0</twPctLog><twPctRoute>65.0</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMB_PCLK_I</twSrc><twDest BELType='FF'>Inst_InputSync_FVB/sreg_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>U10.PAD</twSrcSite><twPathDel><twSite>U10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>CAMB_PCLK_I</twComp><twBEL>CAMB_PCLK_I</twBEL><twBEL>Inst_IOBUF_CAMB_PCLK/IBUF</twBEL><twBEL>ProtoComp205.IMUX.1</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.743</twDelInfo><twComp>int_CAMB_PCLK_I</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>Inst_camctlB/BUFG_inst</twComp><twBEL>Inst_camctlB/BUFG_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y16.CLK</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">1.249</twDelInfo><twComp>CamBPClk</twComp></twPathDel><twLogDel>1.519</twLogDel><twRouteDel>1.992</twRouteDel><twTotDel>3.511</twTotDel><twPctLog>43.3</twPctLog><twPctRoute>56.7</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_camctlB/D_O_15 (SLICE_X18Y11.D4), 1 path
</twPathRptBanner><twPathRpt anchorID="267"><twConstOffIn anchorID="268" twDataPathType="twDataPathMinDelay"><twSlack>6.115</twSlack><twSrc BELType="PAD">CAMB_D_I&lt;7&gt;</twSrc><twDest BELType="FF">Inst_camctlB/D_O_15</twDest><twClkDel>3.534</twClkDel><twClkSrc>CAMB_PCLK_I</twClkSrc><twClkDest>Inst_camctlB/D_O&lt;15&gt;</twClkDest><twOff>6.250</twOff><twOffSrc>CAMB_D_I&lt;7&gt;</twOffSrc><twOffDest>CAMB_PCLK_I</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMB_D_I&lt;7&gt;</twSrc><twDest BELType='FF'>Inst_camctlB/D_O_15</twDest><twLogLvls>2</twLogLvls><twSrcSite>T6.PAD</twSrcSite><twPathDel><twSite>T6.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>CAMB_D_I&lt;7&gt;</twComp><twBEL>CAMB_D_I&lt;7&gt;</twBEL><twBEL>CAMB_D_I_7_IBUF</twBEL><twBEL>ProtoComp202.IMUX.22</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y11.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.057</twDelInfo><twComp>CAMB_D_I_7_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X18Y11.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.241</twDelInfo><twComp>Inst_camctlB/D_O&lt;15&gt;</twComp><twBEL>Inst_camctlB/Mmux_D_O[15]_D_I[7]_mux_9_OUT71</twBEL><twBEL>Inst_camctlB/D_O_15</twBEL></twPathDel><twLogDel>1.367</twLogDel><twRouteDel>2.057</twRouteDel><twTotDel>3.424</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twDestClk><twPctLog>39.9</twPctLog><twPctRoute>60.1</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMB_PCLK_I</twSrc><twDest BELType='FF'>Inst_camctlB/D_O_15</twDest><twLogLvls>2</twLogLvls><twSrcSite>U10.PAD</twSrcSite><twPathDel><twSite>U10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>CAMB_PCLK_I</twComp><twBEL>CAMB_PCLK_I</twBEL><twBEL>Inst_IOBUF_CAMB_PCLK/IBUF</twBEL><twBEL>ProtoComp205.IMUX.1</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.743</twDelInfo><twComp>int_CAMB_PCLK_I</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>Inst_camctlB/BUFG_inst</twComp><twBEL>Inst_camctlB/BUFG_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y11.CLK</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">1.272</twDelInfo><twComp>CamBPClk</twComp></twPathDel><twLogDel>1.519</twLogDel><twRouteDel>2.015</twRouteDel><twTotDel>3.534</twTotDel><twPctLog>43.0</twPctLog><twPctRoute>57.0</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConstRollupTable uID="2" anchorID="269"><twConstRollup name="TS_CLK_I" fullName="TS_CLK_I = PERIOD TIMEGRP &quot;CLK_I&quot; 99.99 MHz HIGH 50%;" type="origin" depth="0" requirement="10.001" prefType="period" actual="8.182" actualRollup="8.554" errors="0" errorRollup="0" items="360" itemsRollup="26039"/><twConstRollup name="TS_Inst_SysCon_Inst_dcm_recfg_clkfx" fullName="TS_Inst_SysCon_Inst_dcm_recfg_clkfx = PERIOD TIMEGRP         &quot;Inst_SysCon_Inst_dcm_recfg_clkfx&quot; TS_CLK_I * 1.08 HIGH 50%;" type="child" depth="1" requirement="9.260" prefType="period" actual="3.334" actualRollup="7.920" errors="0" errorRollup="0" items="0" itemsRollup="7838"/><twConstRollup name="TS_Inst_SysCon_pllout_x2" fullName="TS_Inst_SysCon_pllout_x2 = PERIOD TIMEGRP &quot;Inst_SysCon_pllout_x2&quot;         TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 2 HIGH 50%;" type="child" depth="2" requirement="4.630" prefType="period" actual="3.960" actualRollup="N/A" errors="0" errorRollup="0" items="83" itemsRollup="0"/><twConstRollup name="TS_Inst_SysCon_pllout_xs" fullName="TS_Inst_SysCon_pllout_xs = PERIOD TIMEGRP &quot;Inst_SysCon_pllout_xs&quot;         TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 10 HIGH 50%;" type="child" depth="2" requirement="0.926" prefType="period" actual="N/A" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_Inst_SysCon_pllout_x1" fullName="TS_Inst_SysCon_pllout_x1 = PERIOD TIMEGRP &quot;Inst_SysCon_pllout_x1&quot;         TS_Inst_SysCon_Inst_dcm_recfg_clkfx HIGH 50%;" type="child" depth="2" requirement="9.260" prefType="period" actual="6.988" actualRollup="N/A" errors="0" errorRollup="0" items="7755" itemsRollup="0"/><twConstRollup name="TS_Inst_SysCon_Inst_dcm_fixed_clkfx" fullName="TS_Inst_SysCon_Inst_dcm_fixed_clkfx = PERIOD TIMEGRP         &quot;Inst_SysCon_Inst_dcm_fixed_clkfx&quot; TS_CLK_I * 0.24 HIGH 50%;" type="child" depth="1" requirement="41.671" prefType="period" actual="6.105" actualRollup="N/A" errors="0" errorRollup="0" items="6237" itemsRollup="0"/><twConstRollup name="TS_Inst_SysCon_Inst_dcm_fixed_clkfx180" fullName="TS_Inst_SysCon_Inst_dcm_fixed_clkfx180 = PERIOD TIMEGRP         &quot;Inst_SysCon_Inst_dcm_fixed_clkfx180&quot; TS_CLK_I * 0.24 PHASE 20.8354169         ns HIGH 50%;" type="child" depth="1" requirement="41.671" prefType="period" actual="1.730" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_Inst_SysCon_ddr2clk_2x_180" fullName="TS_Inst_SysCon_ddr2clk_2x_180 = PERIOD TIMEGRP &quot;Inst_SysCon_ddr2clk_2x_180&quot;         TS_CLK_I * 6.66666667 PHASE 0.750075008 ns HIGH 50%;" type="child" depth="1" requirement="1.500" prefType="period" actual="1.249" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_Inst_SysCon_ddr2clk_2x" fullName="TS_Inst_SysCon_ddr2clk_2x = PERIOD TIMEGRP &quot;Inst_SysCon_ddr2clk_2x&quot; TS_CLK_I *         6.66666667 HIGH 50%;" type="child" depth="1" requirement="1.500" prefType="period" actual="1.249" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_Inst_SysCon_mcb_drp_clk_bfg" fullName="TS_Inst_SysCon_mcb_drp_clk_bfg = PERIOD TIMEGRP &quot;Inst_SysCon_mcb_drp_clk_bfg&quot;         TS_CLK_I * 0.416666667 HIGH 50%;" type="child" depth="1" requirement="24.002" prefType="period" actual="7.791" actualRollup="N/A" errors="0" errorRollup="0" items="11964" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="270">0</twUnmetConstCnt><twDataSheet anchorID="271" twNameLen="15"><twSUH2ClkList anchorID="272" twDestWidth="11" twPhaseWidth="8"><twDest>CAMA_PCLK_I</twDest><twSUH2Clk ><twSrc>CAMA_D_I&lt;0&gt;</twSrc><twSUHTime twInternalClk ="CamAPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">1.024</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.114</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMA_D_I&lt;1&gt;</twSrc><twSUHTime twInternalClk ="CamAPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">1.081</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.185</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMA_D_I&lt;2&gt;</twSrc><twSUHTime twInternalClk ="CamAPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">1.037</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.194</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMA_D_I&lt;3&gt;</twSrc><twSUHTime twInternalClk ="CamAPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">1.120</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.225</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMA_D_I&lt;4&gt;</twSrc><twSUHTime twInternalClk ="CamAPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">1.179</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.307</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMA_D_I&lt;5&gt;</twSrc><twSUHTime twInternalClk ="CamAPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.747</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.206</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMA_D_I&lt;6&gt;</twSrc><twSUHTime twInternalClk ="CamAPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.825</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.208</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMA_D_I&lt;7&gt;</twSrc><twSUHTime twInternalClk ="CamAPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.864</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.183</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMA_FV_I</twSrc><twSUHTime twInternalClk ="CamAPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.643</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.332</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMA_LV_I</twSrc><twSUHTime twInternalClk ="CamAPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.815</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.120</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twSUH2ClkList anchorID="273" twDestWidth="11" twPhaseWidth="8"><twDest>CAMB_PCLK_I</twDest><twSUH2Clk ><twSrc>CAMB_D_I&lt;0&gt;</twSrc><twSUHTime twInternalClk ="CamBPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">1.076</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.092</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMB_D_I&lt;1&gt;</twSrc><twSUHTime twInternalClk ="CamBPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">1.073</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.039</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMB_D_I&lt;2&gt;</twSrc><twSUHTime twInternalClk ="CamBPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.986</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.006</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMB_D_I&lt;3&gt;</twSrc><twSUHTime twInternalClk ="CamBPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.919</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.122</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMB_D_I&lt;4&gt;</twSrc><twSUHTime twInternalClk ="CamBPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.875</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.083</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMB_D_I&lt;5&gt;</twSrc><twSUHTime twInternalClk ="CamBPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.852</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.124</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMB_D_I&lt;6&gt;</twSrc><twSUHTime twInternalClk ="CamBPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.883</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.120</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMB_D_I&lt;7&gt;</twSrc><twSUHTime twInternalClk ="CamBPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.753</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.262</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMB_FV_I</twSrc><twSUHTime twInternalClk ="CamBPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.724</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.176</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMB_LV_I</twSrc><twSUHTime twInternalClk ="CamBPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.874</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.026</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twClk2SUList anchorID="274" twDestWidth="11"><twDest>CAMA_PCLK_I</twDest><twClk2SU><twSrc>CAMA_PCLK_I</twSrc><twRiseRise>6.693</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="275" twDestWidth="11"><twDest>CAMB_PCLK_I</twDest><twClk2SU><twSrc>CAMB_PCLK_I</twSrc><twRiseRise>6.868</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="276" twDestWidth="5"><twDest>CLK_I</twDest><twClk2SU><twSrc>CLK_I</twSrc><twRiseRise>8.182</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="277" twDestWidth="9"><twDest>fx2Clk_in</twDest><twClk2SU><twSrc>fx2Clk_in</twSrc><twRiseRise>10.128</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables><twOffsetInTable anchorID="278" twDestWidth="11" twWorstWindow="1.511" twWorstSetup="1.179" twWorstHold="0.332" twWorstSetupSlack="0.071" twWorstHoldSlack="5.918" ><twConstName>OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP &quot;CAMA_PCLK_I&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>CAMA_D_I&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.226" twHoldSlack = "6.364" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">1.024</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.114</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMA_D_I&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.169" twHoldSlack = "6.435" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">1.081</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.185</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMA_D_I&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.213" twHoldSlack = "6.444" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">1.037</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.194</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMA_D_I&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.130" twHoldSlack = "6.475" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">1.120</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.225</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMA_D_I&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.071" twHoldSlack = "6.557" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">1.179</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.307</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMA_D_I&lt;5&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.503" twHoldSlack = "6.044" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.747</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.206</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMA_D_I&lt;6&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.425" twHoldSlack = "6.042" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.825</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.208</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMA_D_I&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.386" twHoldSlack = "6.067" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.864</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.183</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMA_FV_I</twSrc><twSUHSlackTime twSetupSlack = "0.607" twHoldSlack = "5.918" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.643</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.332</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMA_LV_I</twSrc><twSUHSlackTime twSetupSlack = "0.435" twHoldSlack = "6.130" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.815</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.120</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="279" twDestWidth="11" twWorstWindow="1.338" twWorstSetup="1.076" twWorstHold="0.262" twWorstSetupSlack="0.174" twWorstHoldSlack="5.988" ><twConstName>OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP &quot;CAMB_PCLK_I&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>CAMB_D_I&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.174" twHoldSlack = "6.342" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">1.076</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.092</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMB_D_I&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.177" twHoldSlack = "6.289" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">1.073</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.039</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMB_D_I&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.264" twHoldSlack = "6.256" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.986</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.006</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMB_D_I&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.331" twHoldSlack = "6.128" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.919</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.122</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMB_D_I&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.375" twHoldSlack = "6.167" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.875</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.083</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMB_D_I&lt;5&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.398" twHoldSlack = "6.126" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.852</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.124</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMB_D_I&lt;6&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.367" twHoldSlack = "6.130" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.883</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.120</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMB_D_I&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.497" twHoldSlack = "5.988" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.753</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.262</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMB_FV_I</twSrc><twSUHSlackTime twSetupSlack = "0.526" twHoldSlack = "6.074" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.724</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.176</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMB_LV_I</twSrc><twSUHSlackTime twSetupSlack = "0.376" twHoldSlack = "6.276" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.874</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.026</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="280"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>39522</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>8059</twConnCnt></twConstCov><twStats anchorID="281"><twMinPer>10.128</twMinPer><twFootnote number="1" /><twMaxFreq>98.736</twMaxFreq><twMinInBeforeClk>1.179</twMinInBeforeClk></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Wed Apr  2 16:04:46 2014 </twTimestamp></twFoot><twClientInfo anchorID="282"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 482 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
