library (generated_clock) {
  delay_model : "table_lookup";
  time_unit : "1ns";
  voltage_unit : "1v";
  input_threshold_pct_rise : 50;
  input_threshold_pct_fall : 50;
  output_threshold_pct_rise : 50;
  output_threshold_pct_fall : 50;
  slew_lower_threshold_pct_rise : 30;
  slew_lower_threshold_pct_fall : 30;
  slew_upper_threshold_pct_rise : 70;
  slew_upper_threshold_pct_fall : 70;
  cell (CLK_GEN) {
    area : 10.0;
    pin (CLK_IN) {
      direction : input;
      clock : true;
    }
    pin (CLK_OUT_DIV2) {
      direction : output;
    }
    pin (CLK_OUT_MUL2) {
      direction : output;
    }
    generated_clock (gen_clk_div2) {
      clock_pin : CLK_OUT_DIV2;
      master_pin : CLK_IN;
      divided_by : 2;
    }
    generated_clock (gen_clk_mul2) {
      clock_pin : CLK_OUT_MUL2;
      master_pin : CLK_IN;
      multiplied_by : 2;
    }
    timing () {
      related_pin : CLK_IN;
      timing_type : rising_edge;
      intrinsic_rise : 10;
      intrinsic_fall : 10;
    }
  }
  cell (NESTED_CLKGEN) {
    area : 10.0;
    pin (CLK_IN) {
      direction : input;
      clock : true;
    }
    pin (CLK_OUT_DIV2) {
      direction : output;
    }
    generated_clock (gen_clk_div4) {
      clock_pin : CLK_OUT_DIV2;
      master_pin : CLK_IN;
      divided_by : 2;
    }
    timing () {
      related_pin : CLK_IN;
      timing_type : rising_edge;
      intrinsic_rise : 10;
      intrinsic_fall : 10;
    }
  }
}