$date
	Wed Mar  2 17:10:40 2011
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module rf_bench $end
$var wire 1 ! clk $end
$var wire 16 " read1data [15:0] $end
$var wire 16 # read2data [15:0] $end
$var wire 1 $ rst $end
$var integer 32 % cycle_count [31:0] $end
$var reg 3 & read1regsel [2:0] $end
$var reg 3 ' read2regsel [2:0] $end
$var reg 16 ( ref_r1data [15:0] $end
$var reg 16 ) ref_r2data [15:0] $end
$var reg 1 * write $end
$var reg 16 + writedata [15:0] $end
$var reg 3 , writeregsel [2:0] $end
$scope module DUT $end
$var wire 1 - clk $end
$var wire 1 . err $end
$var wire 16 / read1data [15:0] $end
$var wire 3 0 read1regsel [2:0] $end
$var wire 16 1 read2data [15:0] $end
$var wire 3 2 read2regsel [2:0] $end
$var wire 1 3 rst $end
$var wire 1 4 write $end
$var wire 16 5 writedata [15:0] $end
$var wire 3 6 writeregsel [2:0] $end
$scope module clk_generator $end
$var wire 1 . err $end
$var reg 1 7 clk $end
$var integer 32 8 cycle_count [31:0] $end
$var reg 1 9 rst $end
$upscope $end
$scope module rf0 $end
$var wire 1 - clk $end
$var wire 1 . err $end
$var wire 16 : read1data [15:0] $end
$var wire 3 ; read1regsel [2:0] $end
$var wire 16 < read2data [15:0] $end
$var wire 3 = read2regsel [2:0] $end
$var wire 1 3 rst $end
$var wire 1 4 write $end
$var wire 8 > writeEnable [7:0] $end
$var wire 16 ? writedata [15:0] $end
$var wire 3 @ writeregsel [2:0] $end
$var reg 16 A readDataReg1 [15:0] $end
$var reg 16 B readDataReg2 [15:0] $end
$scope module r0 $end
$var wire 1 - clk $end
$var wire 16 C readdata [15:0] $end
$var wire 1 3 rst $end
$var wire 1 D write $end
$var wire 16 E writedata [15:0] $end
$scope module r0 $end
$var wire 1 F actualWrite $end
$var wire 1 - clk $end
$var wire 1 G readdata $end
$var wire 1 3 rst $end
$var wire 1 D write $end
$var wire 1 H writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 F d $end
$var wire 1 G q $end
$var wire 1 3 rst $end
$var reg 1 I state $end
$upscope $end
$upscope $end
$scope module r1 $end
$var wire 1 J actualWrite $end
$var wire 1 - clk $end
$var wire 1 K readdata $end
$var wire 1 3 rst $end
$var wire 1 D write $end
$var wire 1 L writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 J d $end
$var wire 1 K q $end
$var wire 1 3 rst $end
$var reg 1 M state $end
$upscope $end
$upscope $end
$scope module r2 $end
$var wire 1 N actualWrite $end
$var wire 1 - clk $end
$var wire 1 O readdata $end
$var wire 1 3 rst $end
$var wire 1 D write $end
$var wire 1 P writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 N d $end
$var wire 1 O q $end
$var wire 1 3 rst $end
$var reg 1 Q state $end
$upscope $end
$upscope $end
$scope module r3 $end
$var wire 1 R actualWrite $end
$var wire 1 - clk $end
$var wire 1 S readdata $end
$var wire 1 3 rst $end
$var wire 1 D write $end
$var wire 1 T writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 R d $end
$var wire 1 S q $end
$var wire 1 3 rst $end
$var reg 1 U state $end
$upscope $end
$upscope $end
$scope module r4 $end
$var wire 1 V actualWrite $end
$var wire 1 - clk $end
$var wire 1 W readdata $end
$var wire 1 3 rst $end
$var wire 1 D write $end
$var wire 1 X writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 V d $end
$var wire 1 W q $end
$var wire 1 3 rst $end
$var reg 1 Y state $end
$upscope $end
$upscope $end
$scope module r5 $end
$var wire 1 Z actualWrite $end
$var wire 1 - clk $end
$var wire 1 [ readdata $end
$var wire 1 3 rst $end
$var wire 1 D write $end
$var wire 1 \ writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 Z d $end
$var wire 1 [ q $end
$var wire 1 3 rst $end
$var reg 1 ] state $end
$upscope $end
$upscope $end
$scope module r6 $end
$var wire 1 ^ actualWrite $end
$var wire 1 - clk $end
$var wire 1 _ readdata $end
$var wire 1 3 rst $end
$var wire 1 D write $end
$var wire 1 ` writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 ^ d $end
$var wire 1 _ q $end
$var wire 1 3 rst $end
$var reg 1 a state $end
$upscope $end
$upscope $end
$scope module r7 $end
$var wire 1 b actualWrite $end
$var wire 1 - clk $end
$var wire 1 c readdata $end
$var wire 1 3 rst $end
$var wire 1 D write $end
$var wire 1 d writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 b d $end
$var wire 1 c q $end
$var wire 1 3 rst $end
$var reg 1 e state $end
$upscope $end
$upscope $end
$scope module r8 $end
$var wire 1 f actualWrite $end
$var wire 1 - clk $end
$var wire 1 g readdata $end
$var wire 1 3 rst $end
$var wire 1 D write $end
$var wire 1 h writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 f d $end
$var wire 1 g q $end
$var wire 1 3 rst $end
$var reg 1 i state $end
$upscope $end
$upscope $end
$scope module r9 $end
$var wire 1 j actualWrite $end
$var wire 1 - clk $end
$var wire 1 k readdata $end
$var wire 1 3 rst $end
$var wire 1 D write $end
$var wire 1 l writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 j d $end
$var wire 1 k q $end
$var wire 1 3 rst $end
$var reg 1 m state $end
$upscope $end
$upscope $end
$scope module r10 $end
$var wire 1 n actualWrite $end
$var wire 1 - clk $end
$var wire 1 o readdata $end
$var wire 1 3 rst $end
$var wire 1 D write $end
$var wire 1 p writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 n d $end
$var wire 1 o q $end
$var wire 1 3 rst $end
$var reg 1 q state $end
$upscope $end
$upscope $end
$scope module r11 $end
$var wire 1 r actualWrite $end
$var wire 1 - clk $end
$var wire 1 s readdata $end
$var wire 1 3 rst $end
$var wire 1 D write $end
$var wire 1 t writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 r d $end
$var wire 1 s q $end
$var wire 1 3 rst $end
$var reg 1 u state $end
$upscope $end
$upscope $end
$scope module r12 $end
$var wire 1 v actualWrite $end
$var wire 1 - clk $end
$var wire 1 w readdata $end
$var wire 1 3 rst $end
$var wire 1 D write $end
$var wire 1 x writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 v d $end
$var wire 1 w q $end
$var wire 1 3 rst $end
$var reg 1 y state $end
$upscope $end
$upscope $end
$scope module r13 $end
$var wire 1 z actualWrite $end
$var wire 1 - clk $end
$var wire 1 { readdata $end
$var wire 1 3 rst $end
$var wire 1 D write $end
$var wire 1 | writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 z d $end
$var wire 1 { q $end
$var wire 1 3 rst $end
$var reg 1 } state $end
$upscope $end
$upscope $end
$scope module r14 $end
$var wire 1 ~ actualWrite $end
$var wire 1 - clk $end
$var wire 1 !" readdata $end
$var wire 1 3 rst $end
$var wire 1 D write $end
$var wire 1 "" writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 ~ d $end
$var wire 1 !" q $end
$var wire 1 3 rst $end
$var reg 1 #" state $end
$upscope $end
$upscope $end
$scope module r15 $end
$var wire 1 $" actualWrite $end
$var wire 1 - clk $end
$var wire 1 %" readdata $end
$var wire 1 3 rst $end
$var wire 1 D write $end
$var wire 1 &" writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 $" d $end
$var wire 1 %" q $end
$var wire 1 3 rst $end
$var reg 1 '" state $end
$upscope $end
$upscope $end
$upscope $end
$scope module r1 $end
$var wire 1 - clk $end
$var wire 16 (" readdata [15:0] $end
$var wire 1 3 rst $end
$var wire 1 )" write $end
$var wire 16 *" writedata [15:0] $end
$scope module r0 $end
$var wire 1 +" actualWrite $end
$var wire 1 - clk $end
$var wire 1 ," readdata $end
$var wire 1 3 rst $end
$var wire 1 )" write $end
$var wire 1 -" writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 +" d $end
$var wire 1 ," q $end
$var wire 1 3 rst $end
$var reg 1 ." state $end
$upscope $end
$upscope $end
$scope module r1 $end
$var wire 1 /" actualWrite $end
$var wire 1 - clk $end
$var wire 1 0" readdata $end
$var wire 1 3 rst $end
$var wire 1 )" write $end
$var wire 1 1" writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 /" d $end
$var wire 1 0" q $end
$var wire 1 3 rst $end
$var reg 1 2" state $end
$upscope $end
$upscope $end
$scope module r2 $end
$var wire 1 3" actualWrite $end
$var wire 1 - clk $end
$var wire 1 4" readdata $end
$var wire 1 3 rst $end
$var wire 1 )" write $end
$var wire 1 5" writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 3" d $end
$var wire 1 4" q $end
$var wire 1 3 rst $end
$var reg 1 6" state $end
$upscope $end
$upscope $end
$scope module r3 $end
$var wire 1 7" actualWrite $end
$var wire 1 - clk $end
$var wire 1 8" readdata $end
$var wire 1 3 rst $end
$var wire 1 )" write $end
$var wire 1 9" writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 7" d $end
$var wire 1 8" q $end
$var wire 1 3 rst $end
$var reg 1 :" state $end
$upscope $end
$upscope $end
$scope module r4 $end
$var wire 1 ;" actualWrite $end
$var wire 1 - clk $end
$var wire 1 <" readdata $end
$var wire 1 3 rst $end
$var wire 1 )" write $end
$var wire 1 =" writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 ;" d $end
$var wire 1 <" q $end
$var wire 1 3 rst $end
$var reg 1 >" state $end
$upscope $end
$upscope $end
$scope module r5 $end
$var wire 1 ?" actualWrite $end
$var wire 1 - clk $end
$var wire 1 @" readdata $end
$var wire 1 3 rst $end
$var wire 1 )" write $end
$var wire 1 A" writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 ?" d $end
$var wire 1 @" q $end
$var wire 1 3 rst $end
$var reg 1 B" state $end
$upscope $end
$upscope $end
$scope module r6 $end
$var wire 1 C" actualWrite $end
$var wire 1 - clk $end
$var wire 1 D" readdata $end
$var wire 1 3 rst $end
$var wire 1 )" write $end
$var wire 1 E" writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 C" d $end
$var wire 1 D" q $end
$var wire 1 3 rst $end
$var reg 1 F" state $end
$upscope $end
$upscope $end
$scope module r7 $end
$var wire 1 G" actualWrite $end
$var wire 1 - clk $end
$var wire 1 H" readdata $end
$var wire 1 3 rst $end
$var wire 1 )" write $end
$var wire 1 I" writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 G" d $end
$var wire 1 H" q $end
$var wire 1 3 rst $end
$var reg 1 J" state $end
$upscope $end
$upscope $end
$scope module r8 $end
$var wire 1 K" actualWrite $end
$var wire 1 - clk $end
$var wire 1 L" readdata $end
$var wire 1 3 rst $end
$var wire 1 )" write $end
$var wire 1 M" writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 K" d $end
$var wire 1 L" q $end
$var wire 1 3 rst $end
$var reg 1 N" state $end
$upscope $end
$upscope $end
$scope module r9 $end
$var wire 1 O" actualWrite $end
$var wire 1 - clk $end
$var wire 1 P" readdata $end
$var wire 1 3 rst $end
$var wire 1 )" write $end
$var wire 1 Q" writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 O" d $end
$var wire 1 P" q $end
$var wire 1 3 rst $end
$var reg 1 R" state $end
$upscope $end
$upscope $end
$scope module r10 $end
$var wire 1 S" actualWrite $end
$var wire 1 - clk $end
$var wire 1 T" readdata $end
$var wire 1 3 rst $end
$var wire 1 )" write $end
$var wire 1 U" writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 S" d $end
$var wire 1 T" q $end
$var wire 1 3 rst $end
$var reg 1 V" state $end
$upscope $end
$upscope $end
$scope module r11 $end
$var wire 1 W" actualWrite $end
$var wire 1 - clk $end
$var wire 1 X" readdata $end
$var wire 1 3 rst $end
$var wire 1 )" write $end
$var wire 1 Y" writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 W" d $end
$var wire 1 X" q $end
$var wire 1 3 rst $end
$var reg 1 Z" state $end
$upscope $end
$upscope $end
$scope module r12 $end
$var wire 1 [" actualWrite $end
$var wire 1 - clk $end
$var wire 1 \" readdata $end
$var wire 1 3 rst $end
$var wire 1 )" write $end
$var wire 1 ]" writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 [" d $end
$var wire 1 \" q $end
$var wire 1 3 rst $end
$var reg 1 ^" state $end
$upscope $end
$upscope $end
$scope module r13 $end
$var wire 1 _" actualWrite $end
$var wire 1 - clk $end
$var wire 1 `" readdata $end
$var wire 1 3 rst $end
$var wire 1 )" write $end
$var wire 1 a" writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 _" d $end
$var wire 1 `" q $end
$var wire 1 3 rst $end
$var reg 1 b" state $end
$upscope $end
$upscope $end
$scope module r14 $end
$var wire 1 c" actualWrite $end
$var wire 1 - clk $end
$var wire 1 d" readdata $end
$var wire 1 3 rst $end
$var wire 1 )" write $end
$var wire 1 e" writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 c" d $end
$var wire 1 d" q $end
$var wire 1 3 rst $end
$var reg 1 f" state $end
$upscope $end
$upscope $end
$scope module r15 $end
$var wire 1 g" actualWrite $end
$var wire 1 - clk $end
$var wire 1 h" readdata $end
$var wire 1 3 rst $end
$var wire 1 )" write $end
$var wire 1 i" writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 g" d $end
$var wire 1 h" q $end
$var wire 1 3 rst $end
$var reg 1 j" state $end
$upscope $end
$upscope $end
$upscope $end
$scope module r2 $end
$var wire 1 - clk $end
$var wire 16 k" readdata [15:0] $end
$var wire 1 3 rst $end
$var wire 1 l" write $end
$var wire 16 m" writedata [15:0] $end
$scope module r0 $end
$var wire 1 n" actualWrite $end
$var wire 1 - clk $end
$var wire 1 o" readdata $end
$var wire 1 3 rst $end
$var wire 1 l" write $end
$var wire 1 p" writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 n" d $end
$var wire 1 o" q $end
$var wire 1 3 rst $end
$var reg 1 q" state $end
$upscope $end
$upscope $end
$scope module r1 $end
$var wire 1 r" actualWrite $end
$var wire 1 - clk $end
$var wire 1 s" readdata $end
$var wire 1 3 rst $end
$var wire 1 l" write $end
$var wire 1 t" writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 r" d $end
$var wire 1 s" q $end
$var wire 1 3 rst $end
$var reg 1 u" state $end
$upscope $end
$upscope $end
$scope module r2 $end
$var wire 1 v" actualWrite $end
$var wire 1 - clk $end
$var wire 1 w" readdata $end
$var wire 1 3 rst $end
$var wire 1 l" write $end
$var wire 1 x" writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 v" d $end
$var wire 1 w" q $end
$var wire 1 3 rst $end
$var reg 1 y" state $end
$upscope $end
$upscope $end
$scope module r3 $end
$var wire 1 z" actualWrite $end
$var wire 1 - clk $end
$var wire 1 {" readdata $end
$var wire 1 3 rst $end
$var wire 1 l" write $end
$var wire 1 |" writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 z" d $end
$var wire 1 {" q $end
$var wire 1 3 rst $end
$var reg 1 }" state $end
$upscope $end
$upscope $end
$scope module r4 $end
$var wire 1 ~" actualWrite $end
$var wire 1 - clk $end
$var wire 1 !# readdata $end
$var wire 1 3 rst $end
$var wire 1 l" write $end
$var wire 1 "# writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 ~" d $end
$var wire 1 !# q $end
$var wire 1 3 rst $end
$var reg 1 ## state $end
$upscope $end
$upscope $end
$scope module r5 $end
$var wire 1 $# actualWrite $end
$var wire 1 - clk $end
$var wire 1 %# readdata $end
$var wire 1 3 rst $end
$var wire 1 l" write $end
$var wire 1 &# writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 $# d $end
$var wire 1 %# q $end
$var wire 1 3 rst $end
$var reg 1 '# state $end
$upscope $end
$upscope $end
$scope module r6 $end
$var wire 1 (# actualWrite $end
$var wire 1 - clk $end
$var wire 1 )# readdata $end
$var wire 1 3 rst $end
$var wire 1 l" write $end
$var wire 1 *# writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 (# d $end
$var wire 1 )# q $end
$var wire 1 3 rst $end
$var reg 1 +# state $end
$upscope $end
$upscope $end
$scope module r7 $end
$var wire 1 ,# actualWrite $end
$var wire 1 - clk $end
$var wire 1 -# readdata $end
$var wire 1 3 rst $end
$var wire 1 l" write $end
$var wire 1 .# writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 ,# d $end
$var wire 1 -# q $end
$var wire 1 3 rst $end
$var reg 1 /# state $end
$upscope $end
$upscope $end
$scope module r8 $end
$var wire 1 0# actualWrite $end
$var wire 1 - clk $end
$var wire 1 1# readdata $end
$var wire 1 3 rst $end
$var wire 1 l" write $end
$var wire 1 2# writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 0# d $end
$var wire 1 1# q $end
$var wire 1 3 rst $end
$var reg 1 3# state $end
$upscope $end
$upscope $end
$scope module r9 $end
$var wire 1 4# actualWrite $end
$var wire 1 - clk $end
$var wire 1 5# readdata $end
$var wire 1 3 rst $end
$var wire 1 l" write $end
$var wire 1 6# writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 4# d $end
$var wire 1 5# q $end
$var wire 1 3 rst $end
$var reg 1 7# state $end
$upscope $end
$upscope $end
$scope module r10 $end
$var wire 1 8# actualWrite $end
$var wire 1 - clk $end
$var wire 1 9# readdata $end
$var wire 1 3 rst $end
$var wire 1 l" write $end
$var wire 1 :# writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 8# d $end
$var wire 1 9# q $end
$var wire 1 3 rst $end
$var reg 1 ;# state $end
$upscope $end
$upscope $end
$scope module r11 $end
$var wire 1 <# actualWrite $end
$var wire 1 - clk $end
$var wire 1 =# readdata $end
$var wire 1 3 rst $end
$var wire 1 l" write $end
$var wire 1 ># writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 <# d $end
$var wire 1 =# q $end
$var wire 1 3 rst $end
$var reg 1 ?# state $end
$upscope $end
$upscope $end
$scope module r12 $end
$var wire 1 @# actualWrite $end
$var wire 1 - clk $end
$var wire 1 A# readdata $end
$var wire 1 3 rst $end
$var wire 1 l" write $end
$var wire 1 B# writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 @# d $end
$var wire 1 A# q $end
$var wire 1 3 rst $end
$var reg 1 C# state $end
$upscope $end
$upscope $end
$scope module r13 $end
$var wire 1 D# actualWrite $end
$var wire 1 - clk $end
$var wire 1 E# readdata $end
$var wire 1 3 rst $end
$var wire 1 l" write $end
$var wire 1 F# writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 D# d $end
$var wire 1 E# q $end
$var wire 1 3 rst $end
$var reg 1 G# state $end
$upscope $end
$upscope $end
$scope module r14 $end
$var wire 1 H# actualWrite $end
$var wire 1 - clk $end
$var wire 1 I# readdata $end
$var wire 1 3 rst $end
$var wire 1 l" write $end
$var wire 1 J# writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 H# d $end
$var wire 1 I# q $end
$var wire 1 3 rst $end
$var reg 1 K# state $end
$upscope $end
$upscope $end
$scope module r15 $end
$var wire 1 L# actualWrite $end
$var wire 1 - clk $end
$var wire 1 M# readdata $end
$var wire 1 3 rst $end
$var wire 1 l" write $end
$var wire 1 N# writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 L# d $end
$var wire 1 M# q $end
$var wire 1 3 rst $end
$var reg 1 O# state $end
$upscope $end
$upscope $end
$upscope $end
$scope module r3 $end
$var wire 1 - clk $end
$var wire 16 P# readdata [15:0] $end
$var wire 1 3 rst $end
$var wire 1 Q# write $end
$var wire 16 R# writedata [15:0] $end
$scope module r0 $end
$var wire 1 S# actualWrite $end
$var wire 1 - clk $end
$var wire 1 T# readdata $end
$var wire 1 3 rst $end
$var wire 1 Q# write $end
$var wire 1 U# writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 S# d $end
$var wire 1 T# q $end
$var wire 1 3 rst $end
$var reg 1 V# state $end
$upscope $end
$upscope $end
$scope module r1 $end
$var wire 1 W# actualWrite $end
$var wire 1 - clk $end
$var wire 1 X# readdata $end
$var wire 1 3 rst $end
$var wire 1 Q# write $end
$var wire 1 Y# writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 W# d $end
$var wire 1 X# q $end
$var wire 1 3 rst $end
$var reg 1 Z# state $end
$upscope $end
$upscope $end
$scope module r2 $end
$var wire 1 [# actualWrite $end
$var wire 1 - clk $end
$var wire 1 \# readdata $end
$var wire 1 3 rst $end
$var wire 1 Q# write $end
$var wire 1 ]# writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 [# d $end
$var wire 1 \# q $end
$var wire 1 3 rst $end
$var reg 1 ^# state $end
$upscope $end
$upscope $end
$scope module r3 $end
$var wire 1 _# actualWrite $end
$var wire 1 - clk $end
$var wire 1 `# readdata $end
$var wire 1 3 rst $end
$var wire 1 Q# write $end
$var wire 1 a# writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 _# d $end
$var wire 1 `# q $end
$var wire 1 3 rst $end
$var reg 1 b# state $end
$upscope $end
$upscope $end
$scope module r4 $end
$var wire 1 c# actualWrite $end
$var wire 1 - clk $end
$var wire 1 d# readdata $end
$var wire 1 3 rst $end
$var wire 1 Q# write $end
$var wire 1 e# writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 c# d $end
$var wire 1 d# q $end
$var wire 1 3 rst $end
$var reg 1 f# state $end
$upscope $end
$upscope $end
$scope module r5 $end
$var wire 1 g# actualWrite $end
$var wire 1 - clk $end
$var wire 1 h# readdata $end
$var wire 1 3 rst $end
$var wire 1 Q# write $end
$var wire 1 i# writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 g# d $end
$var wire 1 h# q $end
$var wire 1 3 rst $end
$var reg 1 j# state $end
$upscope $end
$upscope $end
$scope module r6 $end
$var wire 1 k# actualWrite $end
$var wire 1 - clk $end
$var wire 1 l# readdata $end
$var wire 1 3 rst $end
$var wire 1 Q# write $end
$var wire 1 m# writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 k# d $end
$var wire 1 l# q $end
$var wire 1 3 rst $end
$var reg 1 n# state $end
$upscope $end
$upscope $end
$scope module r7 $end
$var wire 1 o# actualWrite $end
$var wire 1 - clk $end
$var wire 1 p# readdata $end
$var wire 1 3 rst $end
$var wire 1 Q# write $end
$var wire 1 q# writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 o# d $end
$var wire 1 p# q $end
$var wire 1 3 rst $end
$var reg 1 r# state $end
$upscope $end
$upscope $end
$scope module r8 $end
$var wire 1 s# actualWrite $end
$var wire 1 - clk $end
$var wire 1 t# readdata $end
$var wire 1 3 rst $end
$var wire 1 Q# write $end
$var wire 1 u# writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 s# d $end
$var wire 1 t# q $end
$var wire 1 3 rst $end
$var reg 1 v# state $end
$upscope $end
$upscope $end
$scope module r9 $end
$var wire 1 w# actualWrite $end
$var wire 1 - clk $end
$var wire 1 x# readdata $end
$var wire 1 3 rst $end
$var wire 1 Q# write $end
$var wire 1 y# writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 w# d $end
$var wire 1 x# q $end
$var wire 1 3 rst $end
$var reg 1 z# state $end
$upscope $end
$upscope $end
$scope module r10 $end
$var wire 1 {# actualWrite $end
$var wire 1 - clk $end
$var wire 1 |# readdata $end
$var wire 1 3 rst $end
$var wire 1 Q# write $end
$var wire 1 }# writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 {# d $end
$var wire 1 |# q $end
$var wire 1 3 rst $end
$var reg 1 ~# state $end
$upscope $end
$upscope $end
$scope module r11 $end
$var wire 1 !$ actualWrite $end
$var wire 1 - clk $end
$var wire 1 "$ readdata $end
$var wire 1 3 rst $end
$var wire 1 Q# write $end
$var wire 1 #$ writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 !$ d $end
$var wire 1 "$ q $end
$var wire 1 3 rst $end
$var reg 1 $$ state $end
$upscope $end
$upscope $end
$scope module r12 $end
$var wire 1 %$ actualWrite $end
$var wire 1 - clk $end
$var wire 1 &$ readdata $end
$var wire 1 3 rst $end
$var wire 1 Q# write $end
$var wire 1 '$ writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 %$ d $end
$var wire 1 &$ q $end
$var wire 1 3 rst $end
$var reg 1 ($ state $end
$upscope $end
$upscope $end
$scope module r13 $end
$var wire 1 )$ actualWrite $end
$var wire 1 - clk $end
$var wire 1 *$ readdata $end
$var wire 1 3 rst $end
$var wire 1 Q# write $end
$var wire 1 +$ writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 )$ d $end
$var wire 1 *$ q $end
$var wire 1 3 rst $end
$var reg 1 ,$ state $end
$upscope $end
$upscope $end
$scope module r14 $end
$var wire 1 -$ actualWrite $end
$var wire 1 - clk $end
$var wire 1 .$ readdata $end
$var wire 1 3 rst $end
$var wire 1 Q# write $end
$var wire 1 /$ writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 -$ d $end
$var wire 1 .$ q $end
$var wire 1 3 rst $end
$var reg 1 0$ state $end
$upscope $end
$upscope $end
$scope module r15 $end
$var wire 1 1$ actualWrite $end
$var wire 1 - clk $end
$var wire 1 2$ readdata $end
$var wire 1 3 rst $end
$var wire 1 Q# write $end
$var wire 1 3$ writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 1$ d $end
$var wire 1 2$ q $end
$var wire 1 3 rst $end
$var reg 1 4$ state $end
$upscope $end
$upscope $end
$upscope $end
$scope module r4 $end
$var wire 1 - clk $end
$var wire 16 5$ readdata [15:0] $end
$var wire 1 3 rst $end
$var wire 1 6$ write $end
$var wire 16 7$ writedata [15:0] $end
$scope module r0 $end
$var wire 1 8$ actualWrite $end
$var wire 1 - clk $end
$var wire 1 9$ readdata $end
$var wire 1 3 rst $end
$var wire 1 6$ write $end
$var wire 1 :$ writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 8$ d $end
$var wire 1 9$ q $end
$var wire 1 3 rst $end
$var reg 1 ;$ state $end
$upscope $end
$upscope $end
$scope module r1 $end
$var wire 1 <$ actualWrite $end
$var wire 1 - clk $end
$var wire 1 =$ readdata $end
$var wire 1 3 rst $end
$var wire 1 6$ write $end
$var wire 1 >$ writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 <$ d $end
$var wire 1 =$ q $end
$var wire 1 3 rst $end
$var reg 1 ?$ state $end
$upscope $end
$upscope $end
$scope module r2 $end
$var wire 1 @$ actualWrite $end
$var wire 1 - clk $end
$var wire 1 A$ readdata $end
$var wire 1 3 rst $end
$var wire 1 6$ write $end
$var wire 1 B$ writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 @$ d $end
$var wire 1 A$ q $end
$var wire 1 3 rst $end
$var reg 1 C$ state $end
$upscope $end
$upscope $end
$scope module r3 $end
$var wire 1 D$ actualWrite $end
$var wire 1 - clk $end
$var wire 1 E$ readdata $end
$var wire 1 3 rst $end
$var wire 1 6$ write $end
$var wire 1 F$ writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 D$ d $end
$var wire 1 E$ q $end
$var wire 1 3 rst $end
$var reg 1 G$ state $end
$upscope $end
$upscope $end
$scope module r4 $end
$var wire 1 H$ actualWrite $end
$var wire 1 - clk $end
$var wire 1 I$ readdata $end
$var wire 1 3 rst $end
$var wire 1 6$ write $end
$var wire 1 J$ writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 H$ d $end
$var wire 1 I$ q $end
$var wire 1 3 rst $end
$var reg 1 K$ state $end
$upscope $end
$upscope $end
$scope module r5 $end
$var wire 1 L$ actualWrite $end
$var wire 1 - clk $end
$var wire 1 M$ readdata $end
$var wire 1 3 rst $end
$var wire 1 6$ write $end
$var wire 1 N$ writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 L$ d $end
$var wire 1 M$ q $end
$var wire 1 3 rst $end
$var reg 1 O$ state $end
$upscope $end
$upscope $end
$scope module r6 $end
$var wire 1 P$ actualWrite $end
$var wire 1 - clk $end
$var wire 1 Q$ readdata $end
$var wire 1 3 rst $end
$var wire 1 6$ write $end
$var wire 1 R$ writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 P$ d $end
$var wire 1 Q$ q $end
$var wire 1 3 rst $end
$var reg 1 S$ state $end
$upscope $end
$upscope $end
$scope module r7 $end
$var wire 1 T$ actualWrite $end
$var wire 1 - clk $end
$var wire 1 U$ readdata $end
$var wire 1 3 rst $end
$var wire 1 6$ write $end
$var wire 1 V$ writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 T$ d $end
$var wire 1 U$ q $end
$var wire 1 3 rst $end
$var reg 1 W$ state $end
$upscope $end
$upscope $end
$scope module r8 $end
$var wire 1 X$ actualWrite $end
$var wire 1 - clk $end
$var wire 1 Y$ readdata $end
$var wire 1 3 rst $end
$var wire 1 6$ write $end
$var wire 1 Z$ writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 X$ d $end
$var wire 1 Y$ q $end
$var wire 1 3 rst $end
$var reg 1 [$ state $end
$upscope $end
$upscope $end
$scope module r9 $end
$var wire 1 \$ actualWrite $end
$var wire 1 - clk $end
$var wire 1 ]$ readdata $end
$var wire 1 3 rst $end
$var wire 1 6$ write $end
$var wire 1 ^$ writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 \$ d $end
$var wire 1 ]$ q $end
$var wire 1 3 rst $end
$var reg 1 _$ state $end
$upscope $end
$upscope $end
$scope module r10 $end
$var wire 1 `$ actualWrite $end
$var wire 1 - clk $end
$var wire 1 a$ readdata $end
$var wire 1 3 rst $end
$var wire 1 6$ write $end
$var wire 1 b$ writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 `$ d $end
$var wire 1 a$ q $end
$var wire 1 3 rst $end
$var reg 1 c$ state $end
$upscope $end
$upscope $end
$scope module r11 $end
$var wire 1 d$ actualWrite $end
$var wire 1 - clk $end
$var wire 1 e$ readdata $end
$var wire 1 3 rst $end
$var wire 1 6$ write $end
$var wire 1 f$ writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 d$ d $end
$var wire 1 e$ q $end
$var wire 1 3 rst $end
$var reg 1 g$ state $end
$upscope $end
$upscope $end
$scope module r12 $end
$var wire 1 h$ actualWrite $end
$var wire 1 - clk $end
$var wire 1 i$ readdata $end
$var wire 1 3 rst $end
$var wire 1 6$ write $end
$var wire 1 j$ writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 h$ d $end
$var wire 1 i$ q $end
$var wire 1 3 rst $end
$var reg 1 k$ state $end
$upscope $end
$upscope $end
$scope module r13 $end
$var wire 1 l$ actualWrite $end
$var wire 1 - clk $end
$var wire 1 m$ readdata $end
$var wire 1 3 rst $end
$var wire 1 6$ write $end
$var wire 1 n$ writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 l$ d $end
$var wire 1 m$ q $end
$var wire 1 3 rst $end
$var reg 1 o$ state $end
$upscope $end
$upscope $end
$scope module r14 $end
$var wire 1 p$ actualWrite $end
$var wire 1 - clk $end
$var wire 1 q$ readdata $end
$var wire 1 3 rst $end
$var wire 1 6$ write $end
$var wire 1 r$ writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 p$ d $end
$var wire 1 q$ q $end
$var wire 1 3 rst $end
$var reg 1 s$ state $end
$upscope $end
$upscope $end
$scope module r15 $end
$var wire 1 t$ actualWrite $end
$var wire 1 - clk $end
$var wire 1 u$ readdata $end
$var wire 1 3 rst $end
$var wire 1 6$ write $end
$var wire 1 v$ writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 t$ d $end
$var wire 1 u$ q $end
$var wire 1 3 rst $end
$var reg 1 w$ state $end
$upscope $end
$upscope $end
$upscope $end
$scope module r5 $end
$var wire 1 - clk $end
$var wire 16 x$ readdata [15:0] $end
$var wire 1 3 rst $end
$var wire 1 y$ write $end
$var wire 16 z$ writedata [15:0] $end
$scope module r0 $end
$var wire 1 {$ actualWrite $end
$var wire 1 - clk $end
$var wire 1 |$ readdata $end
$var wire 1 3 rst $end
$var wire 1 y$ write $end
$var wire 1 }$ writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 {$ d $end
$var wire 1 |$ q $end
$var wire 1 3 rst $end
$var reg 1 ~$ state $end
$upscope $end
$upscope $end
$scope module r1 $end
$var wire 1 !% actualWrite $end
$var wire 1 - clk $end
$var wire 1 "% readdata $end
$var wire 1 3 rst $end
$var wire 1 y$ write $end
$var wire 1 #% writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 !% d $end
$var wire 1 "% q $end
$var wire 1 3 rst $end
$var reg 1 $% state $end
$upscope $end
$upscope $end
$scope module r2 $end
$var wire 1 %% actualWrite $end
$var wire 1 - clk $end
$var wire 1 &% readdata $end
$var wire 1 3 rst $end
$var wire 1 y$ write $end
$var wire 1 '% writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 %% d $end
$var wire 1 &% q $end
$var wire 1 3 rst $end
$var reg 1 (% state $end
$upscope $end
$upscope $end
$scope module r3 $end
$var wire 1 )% actualWrite $end
$var wire 1 - clk $end
$var wire 1 *% readdata $end
$var wire 1 3 rst $end
$var wire 1 y$ write $end
$var wire 1 +% writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 )% d $end
$var wire 1 *% q $end
$var wire 1 3 rst $end
$var reg 1 ,% state $end
$upscope $end
$upscope $end
$scope module r4 $end
$var wire 1 -% actualWrite $end
$var wire 1 - clk $end
$var wire 1 .% readdata $end
$var wire 1 3 rst $end
$var wire 1 y$ write $end
$var wire 1 /% writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 -% d $end
$var wire 1 .% q $end
$var wire 1 3 rst $end
$var reg 1 0% state $end
$upscope $end
$upscope $end
$scope module r5 $end
$var wire 1 1% actualWrite $end
$var wire 1 - clk $end
$var wire 1 2% readdata $end
$var wire 1 3 rst $end
$var wire 1 y$ write $end
$var wire 1 3% writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 1% d $end
$var wire 1 2% q $end
$var wire 1 3 rst $end
$var reg 1 4% state $end
$upscope $end
$upscope $end
$scope module r6 $end
$var wire 1 5% actualWrite $end
$var wire 1 - clk $end
$var wire 1 6% readdata $end
$var wire 1 3 rst $end
$var wire 1 y$ write $end
$var wire 1 7% writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 5% d $end
$var wire 1 6% q $end
$var wire 1 3 rst $end
$var reg 1 8% state $end
$upscope $end
$upscope $end
$scope module r7 $end
$var wire 1 9% actualWrite $end
$var wire 1 - clk $end
$var wire 1 :% readdata $end
$var wire 1 3 rst $end
$var wire 1 y$ write $end
$var wire 1 ;% writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 9% d $end
$var wire 1 :% q $end
$var wire 1 3 rst $end
$var reg 1 <% state $end
$upscope $end
$upscope $end
$scope module r8 $end
$var wire 1 =% actualWrite $end
$var wire 1 - clk $end
$var wire 1 >% readdata $end
$var wire 1 3 rst $end
$var wire 1 y$ write $end
$var wire 1 ?% writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 =% d $end
$var wire 1 >% q $end
$var wire 1 3 rst $end
$var reg 1 @% state $end
$upscope $end
$upscope $end
$scope module r9 $end
$var wire 1 A% actualWrite $end
$var wire 1 - clk $end
$var wire 1 B% readdata $end
$var wire 1 3 rst $end
$var wire 1 y$ write $end
$var wire 1 C% writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 A% d $end
$var wire 1 B% q $end
$var wire 1 3 rst $end
$var reg 1 D% state $end
$upscope $end
$upscope $end
$scope module r10 $end
$var wire 1 E% actualWrite $end
$var wire 1 - clk $end
$var wire 1 F% readdata $end
$var wire 1 3 rst $end
$var wire 1 y$ write $end
$var wire 1 G% writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 E% d $end
$var wire 1 F% q $end
$var wire 1 3 rst $end
$var reg 1 H% state $end
$upscope $end
$upscope $end
$scope module r11 $end
$var wire 1 I% actualWrite $end
$var wire 1 - clk $end
$var wire 1 J% readdata $end
$var wire 1 3 rst $end
$var wire 1 y$ write $end
$var wire 1 K% writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 I% d $end
$var wire 1 J% q $end
$var wire 1 3 rst $end
$var reg 1 L% state $end
$upscope $end
$upscope $end
$scope module r12 $end
$var wire 1 M% actualWrite $end
$var wire 1 - clk $end
$var wire 1 N% readdata $end
$var wire 1 3 rst $end
$var wire 1 y$ write $end
$var wire 1 O% writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 M% d $end
$var wire 1 N% q $end
$var wire 1 3 rst $end
$var reg 1 P% state $end
$upscope $end
$upscope $end
$scope module r13 $end
$var wire 1 Q% actualWrite $end
$var wire 1 - clk $end
$var wire 1 R% readdata $end
$var wire 1 3 rst $end
$var wire 1 y$ write $end
$var wire 1 S% writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 Q% d $end
$var wire 1 R% q $end
$var wire 1 3 rst $end
$var reg 1 T% state $end
$upscope $end
$upscope $end
$scope module r14 $end
$var wire 1 U% actualWrite $end
$var wire 1 - clk $end
$var wire 1 V% readdata $end
$var wire 1 3 rst $end
$var wire 1 y$ write $end
$var wire 1 W% writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 U% d $end
$var wire 1 V% q $end
$var wire 1 3 rst $end
$var reg 1 X% state $end
$upscope $end
$upscope $end
$scope module r15 $end
$var wire 1 Y% actualWrite $end
$var wire 1 - clk $end
$var wire 1 Z% readdata $end
$var wire 1 3 rst $end
$var wire 1 y$ write $end
$var wire 1 [% writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 Y% d $end
$var wire 1 Z% q $end
$var wire 1 3 rst $end
$var reg 1 \% state $end
$upscope $end
$upscope $end
$upscope $end
$scope module r6 $end
$var wire 1 - clk $end
$var wire 16 ]% readdata [15:0] $end
$var wire 1 3 rst $end
$var wire 1 ^% write $end
$var wire 16 _% writedata [15:0] $end
$scope module r0 $end
$var wire 1 `% actualWrite $end
$var wire 1 - clk $end
$var wire 1 a% readdata $end
$var wire 1 3 rst $end
$var wire 1 ^% write $end
$var wire 1 b% writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 `% d $end
$var wire 1 a% q $end
$var wire 1 3 rst $end
$var reg 1 c% state $end
$upscope $end
$upscope $end
$scope module r1 $end
$var wire 1 d% actualWrite $end
$var wire 1 - clk $end
$var wire 1 e% readdata $end
$var wire 1 3 rst $end
$var wire 1 ^% write $end
$var wire 1 f% writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 d% d $end
$var wire 1 e% q $end
$var wire 1 3 rst $end
$var reg 1 g% state $end
$upscope $end
$upscope $end
$scope module r2 $end
$var wire 1 h% actualWrite $end
$var wire 1 - clk $end
$var wire 1 i% readdata $end
$var wire 1 3 rst $end
$var wire 1 ^% write $end
$var wire 1 j% writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 h% d $end
$var wire 1 i% q $end
$var wire 1 3 rst $end
$var reg 1 k% state $end
$upscope $end
$upscope $end
$scope module r3 $end
$var wire 1 l% actualWrite $end
$var wire 1 - clk $end
$var wire 1 m% readdata $end
$var wire 1 3 rst $end
$var wire 1 ^% write $end
$var wire 1 n% writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 l% d $end
$var wire 1 m% q $end
$var wire 1 3 rst $end
$var reg 1 o% state $end
$upscope $end
$upscope $end
$scope module r4 $end
$var wire 1 p% actualWrite $end
$var wire 1 - clk $end
$var wire 1 q% readdata $end
$var wire 1 3 rst $end
$var wire 1 ^% write $end
$var wire 1 r% writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 p% d $end
$var wire 1 q% q $end
$var wire 1 3 rst $end
$var reg 1 s% state $end
$upscope $end
$upscope $end
$scope module r5 $end
$var wire 1 t% actualWrite $end
$var wire 1 - clk $end
$var wire 1 u% readdata $end
$var wire 1 3 rst $end
$var wire 1 ^% write $end
$var wire 1 v% writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 t% d $end
$var wire 1 u% q $end
$var wire 1 3 rst $end
$var reg 1 w% state $end
$upscope $end
$upscope $end
$scope module r6 $end
$var wire 1 x% actualWrite $end
$var wire 1 - clk $end
$var wire 1 y% readdata $end
$var wire 1 3 rst $end
$var wire 1 ^% write $end
$var wire 1 z% writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 x% d $end
$var wire 1 y% q $end
$var wire 1 3 rst $end
$var reg 1 {% state $end
$upscope $end
$upscope $end
$scope module r7 $end
$var wire 1 |% actualWrite $end
$var wire 1 - clk $end
$var wire 1 }% readdata $end
$var wire 1 3 rst $end
$var wire 1 ^% write $end
$var wire 1 ~% writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 |% d $end
$var wire 1 }% q $end
$var wire 1 3 rst $end
$var reg 1 !& state $end
$upscope $end
$upscope $end
$scope module r8 $end
$var wire 1 "& actualWrite $end
$var wire 1 - clk $end
$var wire 1 #& readdata $end
$var wire 1 3 rst $end
$var wire 1 ^% write $end
$var wire 1 $& writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 "& d $end
$var wire 1 #& q $end
$var wire 1 3 rst $end
$var reg 1 %& state $end
$upscope $end
$upscope $end
$scope module r9 $end
$var wire 1 && actualWrite $end
$var wire 1 - clk $end
$var wire 1 '& readdata $end
$var wire 1 3 rst $end
$var wire 1 ^% write $end
$var wire 1 (& writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 && d $end
$var wire 1 '& q $end
$var wire 1 3 rst $end
$var reg 1 )& state $end
$upscope $end
$upscope $end
$scope module r10 $end
$var wire 1 *& actualWrite $end
$var wire 1 - clk $end
$var wire 1 +& readdata $end
$var wire 1 3 rst $end
$var wire 1 ^% write $end
$var wire 1 ,& writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 *& d $end
$var wire 1 +& q $end
$var wire 1 3 rst $end
$var reg 1 -& state $end
$upscope $end
$upscope $end
$scope module r11 $end
$var wire 1 .& actualWrite $end
$var wire 1 - clk $end
$var wire 1 /& readdata $end
$var wire 1 3 rst $end
$var wire 1 ^% write $end
$var wire 1 0& writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 .& d $end
$var wire 1 /& q $end
$var wire 1 3 rst $end
$var reg 1 1& state $end
$upscope $end
$upscope $end
$scope module r12 $end
$var wire 1 2& actualWrite $end
$var wire 1 - clk $end
$var wire 1 3& readdata $end
$var wire 1 3 rst $end
$var wire 1 ^% write $end
$var wire 1 4& writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 2& d $end
$var wire 1 3& q $end
$var wire 1 3 rst $end
$var reg 1 5& state $end
$upscope $end
$upscope $end
$scope module r13 $end
$var wire 1 6& actualWrite $end
$var wire 1 - clk $end
$var wire 1 7& readdata $end
$var wire 1 3 rst $end
$var wire 1 ^% write $end
$var wire 1 8& writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 6& d $end
$var wire 1 7& q $end
$var wire 1 3 rst $end
$var reg 1 9& state $end
$upscope $end
$upscope $end
$scope module r14 $end
$var wire 1 :& actualWrite $end
$var wire 1 - clk $end
$var wire 1 ;& readdata $end
$var wire 1 3 rst $end
$var wire 1 ^% write $end
$var wire 1 <& writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 :& d $end
$var wire 1 ;& q $end
$var wire 1 3 rst $end
$var reg 1 =& state $end
$upscope $end
$upscope $end
$scope module r15 $end
$var wire 1 >& actualWrite $end
$var wire 1 - clk $end
$var wire 1 ?& readdata $end
$var wire 1 3 rst $end
$var wire 1 ^% write $end
$var wire 1 @& writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 >& d $end
$var wire 1 ?& q $end
$var wire 1 3 rst $end
$var reg 1 A& state $end
$upscope $end
$upscope $end
$upscope $end
$scope module r7 $end
$var wire 1 - clk $end
$var wire 16 B& readdata [15:0] $end
$var wire 1 3 rst $end
$var wire 1 C& write $end
$var wire 16 D& writedata [15:0] $end
$scope module r0 $end
$var wire 1 E& actualWrite $end
$var wire 1 - clk $end
$var wire 1 F& readdata $end
$var wire 1 3 rst $end
$var wire 1 C& write $end
$var wire 1 G& writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 E& d $end
$var wire 1 F& q $end
$var wire 1 3 rst $end
$var reg 1 H& state $end
$upscope $end
$upscope $end
$scope module r1 $end
$var wire 1 I& actualWrite $end
$var wire 1 - clk $end
$var wire 1 J& readdata $end
$var wire 1 3 rst $end
$var wire 1 C& write $end
$var wire 1 K& writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 I& d $end
$var wire 1 J& q $end
$var wire 1 3 rst $end
$var reg 1 L& state $end
$upscope $end
$upscope $end
$scope module r2 $end
$var wire 1 M& actualWrite $end
$var wire 1 - clk $end
$var wire 1 N& readdata $end
$var wire 1 3 rst $end
$var wire 1 C& write $end
$var wire 1 O& writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 M& d $end
$var wire 1 N& q $end
$var wire 1 3 rst $end
$var reg 1 P& state $end
$upscope $end
$upscope $end
$scope module r3 $end
$var wire 1 Q& actualWrite $end
$var wire 1 - clk $end
$var wire 1 R& readdata $end
$var wire 1 3 rst $end
$var wire 1 C& write $end
$var wire 1 S& writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 Q& d $end
$var wire 1 R& q $end
$var wire 1 3 rst $end
$var reg 1 T& state $end
$upscope $end
$upscope $end
$scope module r4 $end
$var wire 1 U& actualWrite $end
$var wire 1 - clk $end
$var wire 1 V& readdata $end
$var wire 1 3 rst $end
$var wire 1 C& write $end
$var wire 1 W& writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 U& d $end
$var wire 1 V& q $end
$var wire 1 3 rst $end
$var reg 1 X& state $end
$upscope $end
$upscope $end
$scope module r5 $end
$var wire 1 Y& actualWrite $end
$var wire 1 - clk $end
$var wire 1 Z& readdata $end
$var wire 1 3 rst $end
$var wire 1 C& write $end
$var wire 1 [& writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 Y& d $end
$var wire 1 Z& q $end
$var wire 1 3 rst $end
$var reg 1 \& state $end
$upscope $end
$upscope $end
$scope module r6 $end
$var wire 1 ]& actualWrite $end
$var wire 1 - clk $end
$var wire 1 ^& readdata $end
$var wire 1 3 rst $end
$var wire 1 C& write $end
$var wire 1 _& writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 ]& d $end
$var wire 1 ^& q $end
$var wire 1 3 rst $end
$var reg 1 `& state $end
$upscope $end
$upscope $end
$scope module r7 $end
$var wire 1 a& actualWrite $end
$var wire 1 - clk $end
$var wire 1 b& readdata $end
$var wire 1 3 rst $end
$var wire 1 C& write $end
$var wire 1 c& writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 a& d $end
$var wire 1 b& q $end
$var wire 1 3 rst $end
$var reg 1 d& state $end
$upscope $end
$upscope $end
$scope module r8 $end
$var wire 1 e& actualWrite $end
$var wire 1 - clk $end
$var wire 1 f& readdata $end
$var wire 1 3 rst $end
$var wire 1 C& write $end
$var wire 1 g& writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 e& d $end
$var wire 1 f& q $end
$var wire 1 3 rst $end
$var reg 1 h& state $end
$upscope $end
$upscope $end
$scope module r9 $end
$var wire 1 i& actualWrite $end
$var wire 1 - clk $end
$var wire 1 j& readdata $end
$var wire 1 3 rst $end
$var wire 1 C& write $end
$var wire 1 k& writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 i& d $end
$var wire 1 j& q $end
$var wire 1 3 rst $end
$var reg 1 l& state $end
$upscope $end
$upscope $end
$scope module r10 $end
$var wire 1 m& actualWrite $end
$var wire 1 - clk $end
$var wire 1 n& readdata $end
$var wire 1 3 rst $end
$var wire 1 C& write $end
$var wire 1 o& writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 m& d $end
$var wire 1 n& q $end
$var wire 1 3 rst $end
$var reg 1 p& state $end
$upscope $end
$upscope $end
$scope module r11 $end
$var wire 1 q& actualWrite $end
$var wire 1 - clk $end
$var wire 1 r& readdata $end
$var wire 1 3 rst $end
$var wire 1 C& write $end
$var wire 1 s& writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 q& d $end
$var wire 1 r& q $end
$var wire 1 3 rst $end
$var reg 1 t& state $end
$upscope $end
$upscope $end
$scope module r12 $end
$var wire 1 u& actualWrite $end
$var wire 1 - clk $end
$var wire 1 v& readdata $end
$var wire 1 3 rst $end
$var wire 1 C& write $end
$var wire 1 w& writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 u& d $end
$var wire 1 v& q $end
$var wire 1 3 rst $end
$var reg 1 x& state $end
$upscope $end
$upscope $end
$scope module r13 $end
$var wire 1 y& actualWrite $end
$var wire 1 - clk $end
$var wire 1 z& readdata $end
$var wire 1 3 rst $end
$var wire 1 C& write $end
$var wire 1 {& writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 y& d $end
$var wire 1 z& q $end
$var wire 1 3 rst $end
$var reg 1 |& state $end
$upscope $end
$upscope $end
$scope module r14 $end
$var wire 1 }& actualWrite $end
$var wire 1 - clk $end
$var wire 1 ~& readdata $end
$var wire 1 3 rst $end
$var wire 1 C& write $end
$var wire 1 !' writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 }& d $end
$var wire 1 ~& q $end
$var wire 1 3 rst $end
$var reg 1 "' state $end
$upscope $end
$upscope $end
$scope module r15 $end
$var wire 1 #' actualWrite $end
$var wire 1 - clk $end
$var wire 1 $' readdata $end
$var wire 1 3 rst $end
$var wire 1 C& write $end
$var wire 1 %' writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 #' d $end
$var wire 1 $' q $end
$var wire 1 3 rst $end
$var reg 1 &' state $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module rf_bench $end
$scope module DUT $end
$scope module clk_generator $end
$upscope $end
$scope module rf0 $end
$scope module r0 $end
$scope module r0 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r1 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r2 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r3 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r4 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r5 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r6 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r7 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r8 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r9 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r10 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r11 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r12 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r13 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r14 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r15 $end
$scope module data $end
$upscope $end
$upscope $end
$upscope $end
$scope module r1 $end
$scope module r0 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r1 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r2 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r3 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r4 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r5 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r6 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r7 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r8 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r9 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r10 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r11 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r12 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r13 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r14 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r15 $end
$scope module data $end
$upscope $end
$upscope $end
$upscope $end
$scope module r2 $end
$scope module r0 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r1 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r2 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r3 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r4 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r5 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r6 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r7 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r8 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r9 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r10 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r11 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r12 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r13 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r14 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r15 $end
$scope module data $end
$upscope $end
$upscope $end
$upscope $end
$scope module r3 $end
$scope module r0 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r1 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r2 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r3 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r4 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r5 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r6 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r7 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r8 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r9 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r10 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r11 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r12 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r13 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r14 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r15 $end
$scope module data $end
$upscope $end
$upscope $end
$upscope $end
$scope module r4 $end
$scope module r0 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r1 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r2 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r3 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r4 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r5 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r6 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r7 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r8 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r9 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r10 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r11 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r12 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r13 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r14 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r15 $end
$scope module data $end
$upscope $end
$upscope $end
$upscope $end
$scope module r5 $end
$scope module r0 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r1 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r2 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r3 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r4 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r5 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r6 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r7 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r8 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r9 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r10 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r11 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r12 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r13 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r14 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r15 $end
$scope module data $end
$upscope $end
$upscope $end
$upscope $end
$scope module r6 $end
$scope module r0 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r1 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r2 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r3 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r4 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r5 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r6 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r7 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r8 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r9 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r10 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r11 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r12 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r13 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r14 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r15 $end
$scope module data $end
$upscope $end
$upscope $end
$upscope $end
$scope module r7 $end
$scope module r0 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r1 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r2 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r3 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r4 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r5 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r6 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r7 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r8 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r9 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r10 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r11 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r12 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r13 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r14 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r15 $end
$scope module data $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x&'
x%'
x$'
x#'
x"'
x!'
x~&
x}&
x|&
x{&
xz&
xy&
xx&
xw&
xv&
xu&
xt&
xs&
xr&
xq&
xp&
xo&
xn&
xm&
xl&
xk&
xj&
xi&
xh&
xg&
xf&
xe&
xd&
xc&
xb&
xa&
x`&
x_&
x^&
x]&
x\&
x[&
xZ&
xY&
xX&
xW&
xV&
xU&
xT&
xS&
xR&
xQ&
xP&
xO&
xN&
xM&
xL&
xK&
xJ&
xI&
xH&
xG&
xF&
xE&
bx D&
0C&
bx B&
xA&
x@&
x?&
x>&
x=&
x<&
x;&
x:&
x9&
x8&
x7&
x6&
x5&
x4&
x3&
x2&
x1&
x0&
x/&
x.&
x-&
x,&
x+&
x*&
x)&
x(&
x'&
x&&
x%&
x$&
x#&
x"&
x!&
x~%
x}%
x|%
x{%
xz%
xy%
xx%
xw%
xv%
xu%
xt%
xs%
xr%
xq%
xp%
xo%
xn%
xm%
xl%
xk%
xj%
xi%
xh%
xg%
xf%
xe%
xd%
xc%
xb%
xa%
x`%
bx _%
0^%
bx ]%
x\%
x[%
xZ%
xY%
xX%
xW%
xV%
xU%
xT%
xS%
xR%
xQ%
xP%
xO%
xN%
xM%
xL%
xK%
xJ%
xI%
xH%
xG%
xF%
xE%
xD%
xC%
xB%
xA%
x@%
x?%
x>%
x=%
x<%
x;%
x:%
x9%
x8%
x7%
x6%
x5%
x4%
x3%
x2%
x1%
x0%
x/%
x.%
x-%
x,%
x+%
x*%
x)%
x(%
x'%
x&%
x%%
x$%
x#%
x"%
x!%
x~$
x}$
x|$
x{$
bx z$
0y$
bx x$
xw$
xv$
xu$
xt$
xs$
xr$
xq$
xp$
xo$
xn$
xm$
xl$
xk$
xj$
xi$
xh$
xg$
xf$
xe$
xd$
xc$
xb$
xa$
x`$
x_$
x^$
x]$
x\$
x[$
xZ$
xY$
xX$
xW$
xV$
xU$
xT$
xS$
xR$
xQ$
xP$
xO$
xN$
xM$
xL$
xK$
xJ$
xI$
xH$
xG$
xF$
xE$
xD$
xC$
xB$
xA$
x@$
x?$
x>$
x=$
x<$
x;$
x:$
x9$
x8$
bx 7$
06$
bx 5$
x4$
x3$
x2$
x1$
x0$
x/$
x.$
x-$
x,$
x+$
x*$
x)$
x($
x'$
x&$
x%$
x$$
x#$
x"$
x!$
x~#
x}#
x|#
x{#
xz#
xy#
xx#
xw#
xv#
xu#
xt#
xs#
xr#
xq#
xp#
xo#
xn#
xm#
xl#
xk#
xj#
xi#
xh#
xg#
xf#
xe#
xd#
xc#
xb#
xa#
x`#
x_#
x^#
x]#
x\#
x[#
xZ#
xY#
xX#
xW#
xV#
xU#
xT#
xS#
bx R#
0Q#
bx P#
xO#
xN#
xM#
xL#
xK#
xJ#
xI#
xH#
xG#
xF#
xE#
xD#
xC#
xB#
xA#
x@#
x?#
x>#
x=#
x<#
x;#
x:#
x9#
x8#
x7#
x6#
x5#
x4#
x3#
x2#
x1#
x0#
x/#
x.#
x-#
x,#
x+#
x*#
x)#
x(#
x'#
x&#
x%#
x$#
x##
x"#
x!#
x~"
x}"
x|"
x{"
xz"
xy"
xx"
xw"
xv"
xu"
xt"
xs"
xr"
xq"
xp"
xo"
xn"
bx m"
0l"
bx k"
xj"
xi"
xh"
xg"
xf"
xe"
xd"
xc"
xb"
xa"
x`"
x_"
x^"
x]"
x\"
x["
xZ"
xY"
xX"
xW"
xV"
xU"
xT"
xS"
xR"
xQ"
xP"
xO"
xN"
xM"
xL"
xK"
xJ"
xI"
xH"
xG"
xF"
xE"
xD"
xC"
xB"
xA"
x@"
x?"
x>"
x="
x<"
x;"
x:"
x9"
x8"
x7"
x6"
x5"
x4"
x3"
x2"
x1"
x0"
x/"
x."
x-"
x,"
x+"
bx *"
0)"
bx ("
x'"
x&"
x%"
x$"
x#"
x""
x!"
x~
x}
x|
x{
xz
xy
xx
xw
xv
xu
xt
xs
xr
xq
xp
xo
xn
xm
xl
xk
xj
xi
xh
xg
xf
xe
xd
xc
xb
xa
x`
x_
x^
x]
x\
x[
xZ
xY
xX
xW
xV
xU
xT
xS
xR
xQ
xP
xO
xN
xM
xL
xK
xJ
xI
xH
xG
xF
bx E
0D
bx C
bx B
bx A
bx @
bx ?
b0 >
bx =
bx <
bx ;
bx :
19
b0 8
17
bx 6
bx 5
04
13
bx 2
bx 1
bx 0
bx /
z.
1-
bx ,
bx +
0*
b0 )
b0 (
bx '
bx &
b0 %
1$
bx #
bx "
1!
$end
#50
07
0-
0!
#100
0W#
0[#
0c#
0g#
0k#
0o#
0s#
0!$
0)$
1S#
1_#
1w#
1{#
1%$
1-$
11$
1Q#
b1000 >
1H
0L
0P
1T
0X
0\
0`
0d
0h
1l
1p
0t
1x
0|
1""
1&"
1-"
01"
05"
19"
0="
0A"
0E"
0I"
0M"
1Q"
1U"
0Y"
1]"
0a"
1e"
1i"
1p"
0t"
0x"
1|"
0"#
0&#
0*#
0.#
02#
16#
1:#
0>#
1B#
0F#
1J#
1N#
1U#
0Y#
0]#
1a#
0e#
0i#
0m#
0q#
0u#
1y#
1}#
0#$
1'$
0+$
1/$
13$
1:$
0>$
0B$
1F$
0J$
0N$
0R$
0V$
0Z$
1^$
1b$
0f$
1j$
0n$
1r$
1v$
1}$
0#%
0'%
1+%
0/%
03%
07%
0;%
0?%
1C%
1G%
0K%
1O%
0S%
1W%
1[%
1b%
0f%
0j%
1n%
0r%
0v%
0z%
0~%
0$&
1(&
1,&
00&
14&
08&
1<&
1@&
1G&
0K&
0O&
1S&
0W&
0[&
0_&
0c&
0g&
1k&
1o&
0s&
1w&
0{&
1!'
1%'
b1 8
0I
0M
0Q
0U
0Y
0]
0a
0e
0i
0m
0q
0u
0y
0}
0#"
0'"
0."
02"
06"
0:"
0>"
0B"
0F"
0J"
0N"
0R"
0V"
0Z"
0^"
0b"
0f"
0j"
0q"
0u"
0y"
0}"
0##
0'#
0+#
0/#
03#
07#
0;#
0?#
0C#
0G#
0K#
0O#
0V#
0Z#
0^#
0b#
0f#
0j#
0n#
0r#
0v#
0z#
0~#
0$$
0($
0,$
00$
04$
0;$
0?$
0C$
0G$
0K$
0O$
0S$
0W$
0[$
0_$
0c$
0g$
0k$
0o$
0s$
0w$
0~$
0$%
0(%
0,%
00%
04%
08%
0<%
0@%
0D%
0H%
0L%
0P%
0T%
0X%
0\%
0c%
0g%
0k%
0o%
0s%
0w%
0{%
0!&
0%&
0)&
0-&
01&
05&
09&
0=&
0A&
0H&
0L&
0P&
0T&
0X&
0\&
0`&
0d&
0h&
0l&
0p&
0t&
0x&
0|&
0"'
0&'
1*
14
b11 ,
b11 6
b11 @
b1101011000001001 +
b1101011000001001 5
b1101011000001001 ?
b1101011000001001 E
b1101011000001001 *"
b1101011000001001 m"
b1101011000001001 R#
b1101011000001001 7$
b1101011000001001 z$
b1101011000001001 _%
b1101011000001001 D&
b1 '
b1 2
b1 =
b100 &
b100 0
b100 ;
17
1-
1!
#101
0F
0J
0N
0R
0V
0Z
0^
0b
0f
0j
0n
0r
0v
0z
0~
0$"
0+"
0/"
03"
07"
0;"
0?"
0C"
0G"
0K"
0O"
0S"
0W"
0["
0_"
0c"
0g"
0n"
0r"
0v"
0z"
0~"
0$#
0(#
0,#
00#
04#
08#
0<#
0@#
0D#
0H#
0L#
08$
0<$
0@$
0D$
0H$
0L$
0P$
0T$
0X$
0\$
0`$
0d$
0h$
0l$
0p$
0t$
0{$
0!%
0%%
0)%
0-%
01%
05%
09%
0=%
0A%
0E%
0I%
0M%
0Q%
0U%
0Y%
0`%
0d%
0h%
0l%
0p%
0t%
0x%
0|%
0"&
0&&
0*&
0.&
02&
06&
0:&
0>&
0E&
0I&
0M&
0Q&
0U&
0Y&
0]&
0a&
0e&
0i&
0m&
0q&
0u&
0y&
0}&
0#'
b0 A
b0 "
b0 /
b0 :
b0 B
b0 #
b0 1
b0 <
0G
0K
0O
0S
0W
0[
0_
0c
0g
0k
0o
0s
0w
0{
0!"
0%"
b0 C
0,"
00"
04"
08"
0<"
0@"
0D"
0H"
0L"
0P"
0T"
0X"
0\"
0`"
0d"
0h"
b0 ("
0o"
0s"
0w"
0{"
0!#
0%#
0)#
0-#
01#
05#
09#
0=#
0A#
0E#
0I#
0M#
b0 k"
0T#
0X#
0\#
0`#
0d#
0h#
0l#
0p#
0t#
0x#
0|#
0"$
0&$
0*$
0.$
02$
b0 P#
09$
0=$
0A$
0E$
0I$
0M$
0Q$
0U$
0Y$
0]$
0a$
0e$
0i$
0m$
0q$
0u$
b0 5$
0|$
0"%
0&%
0*%
0.%
02%
06%
0:%
0>%
0B%
0F%
0J%
0N%
0R%
0V%
0Z%
b0 x$
0a%
0e%
0i%
0m%
0q%
0u%
0y%
0}%
0#&
0'&
0+&
0/&
03&
07&
0;&
0?&
b0 ]%
0F&
0J&
0N&
0R&
0V&
0Z&
0^&
0b&
0f&
0j&
0n&
0r&
0v&
0z&
0~&
0$'
b0 B&
#110
b1 %
#150
07
0-
0!
#200
1/"
1;"
1O"
1["
1c"
0w#
0%$
0-$
0S#
0W#
0_#
0c#
0{#
01$
1)"
0Q#
b10 >
0H
1L
0T
1X
0p
0&"
0-"
11"
09"
1="
0U"
0i"
0p"
1t"
0|"
1"#
0:#
0N#
0U#
1Y#
0a#
1e#
0}#
03$
0:$
1>$
0F$
1J$
0b$
0v$
0}$
1#%
0+%
1/%
0G%
0[%
0b%
1f%
0n%
1r%
0,&
0@&
0G&
1K&
0S&
1W&
0o&
0%'
b10 8
b1 ,
b1 6
b1 @
b101001000010010 +
b101001000010010 5
b101001000010010 ?
b101001000010010 E
b101001000010010 *"
b101001000010010 m"
b101001000010010 R#
b101001000010010 7$
b101001000010010 z$
b101001000010010 _%
b101001000010010 D&
b101 '
b101 2
b101 =
b101 &
b101 0
b101 ;
17
1-
1!
#201
09
03
0$
#210
b10 %
#250
07
0-
0!
#300
0O"
0["
0c"
18$
1@$
1D$
1L$
1P$
1T$
1X$
1\$
1`$
1h$
1p$
0+"
0/"
03"
07"
0;"
0?"
0C"
0G"
0K"
0S"
0)"
16$
b10000 >
1H
0L
1P
1T
0X
1\
1`
1d
1h
1p
1-"
01"
15"
19"
0="
1A"
1E"
1I"
1M"
1U"
1p"
0t"
1x"
1|"
0"#
1&#
1*#
1.#
12#
1:#
1U#
0Y#
1]#
1a#
0e#
1i#
1m#
1q#
1u#
1}#
1:$
0>$
1B$
1F$
0J$
1N$
1R$
1V$
1Z$
1b$
1}$
0#%
1'%
1+%
0/%
13%
17%
1;%
1?%
1G%
1b%
0f%
1j%
1n%
0r%
1v%
1z%
1~%
1$&
1,&
1G&
0K&
1O&
1S&
0W&
1[&
1_&
1c&
1g&
1o&
b11 8
12"
1>"
1R"
1^"
1f"
b100 ,
b100 6
b100 @
b101011111101101 +
b101011111101101 5
b101011111101101 ?
b101011111101101 E
b101011111101101 *"
b101011111101101 m"
b101011111101101 R#
b101011111101101 7$
b101011111101101 z$
b101011111101101 _%
b101011111101101 D&
b110 &
b110 0
b110 ;
17
1-
1!
#301
1/"
1;"
1O"
1["
1c"
10"
1<"
1P"
1\"
1d"
b101001000010010 ("
#310
b11 %
#350
07
0-
0!
#400
0D$
0L$
0T$
0\$
0h$
0p$
1!%
1)%
11%
19%
1A%
1M%
1U%
1Y%
08$
0<$
0@$
0P$
0X$
0`$
0t$
06$
1y$
b100000 >
0H
1L
0P
0`
0h
0p
1&"
0-"
11"
05"
0E"
0M"
0U"
1i"
0p"
1t"
0x"
0*#
02#
0:#
1N#
0U#
1Y#
0]#
0m#
0u#
0}#
13$
0:$
1>$
0B$
0R$
0Z$
0b$
1v$
0}$
1#%
0'%
07%
0?%
0G%
1[%
0b%
1f%
0j%
0z%
0$&
0,&
1@&
0G&
1K&
0O&
0_&
0g&
0o&
1%'
1s$
1k$
1c$
1_$
1[$
1W$
1S$
1O$
1G$
1C$
1;$
b100 8
b101 ,
b101 6
b101 @
b1101001010101010 +
b1101001010101010 5
b1101001010101010 ?
b1101001010101010 E
b1101001010101010 *"
b1101001010101010 m"
b1101001010101010 R#
b1101001010101010 7$
b1101001010101010 z$
b1101001010101010 _%
b1101001010101010 D&
17
1-
1!
#401
1p$
1h$
1`$
1\$
1X$
1T$
1P$
1L$
1D$
1@$
18$
1q$
1i$
1a$
1]$
1Y$
1U$
1Q$
1M$
1E$
1A$
19$
b101011111101101 5$
#410
b100 %
#450
07
0-
0!
#500
0!%
01%
09%
0U%
0)%
0-%
05%
0=%
0A%
0I%
0M%
0Q%
0Y%
0y$
b0 >
0T
1X
1`
1h
0l
1t
0x
1|
0&"
09"
1="
1E"
1M"
0Q"
1Y"
0]"
1a"
0i"
0|"
1"#
1*#
12#
06#
1>#
0B#
1F#
0N#
0a#
1e#
1m#
1u#
0y#
1#$
0'$
1+$
03$
0F$
1J$
1R$
1Z$
0^$
1f$
0j$
1n$
0v$
0+%
1/%
17%
1?%
0C%
1K%
0O%
1S%
0[%
0n%
1r%
1z%
1$&
0(&
10&
04&
18&
0@&
0S&
1W&
1_&
1g&
0k&
1s&
0w&
1{&
0%'
b101 8
1$%
1,%
14%
1<%
1D%
1P%
1X%
1\%
0*
04
b110 ,
b110 6
b110 @
b110100111110010 +
b110100111110010 5
b110100111110010 ?
b110100111110010 E
b110100111110010 *"
b110100111110010 m"
b110100111110010 R#
b110100111110010 7$
b110100111110010 z$
b110100111110010 _%
b110100111110010 D&
b111 '
b111 2
b111 =
b10 &
b10 0
b10 ;
17
1-
1!
#501
1!%
1)%
11%
19%
1A%
1M%
1U%
1Y%
1"%
1*%
12%
1:%
1B%
1N%
1V%
1Z%
b1101001010101010 x$
#510
b101 %
#550
07
0-
0!
#600
0!%
0A%
0M%
0U%
0Y%
1{$
1%%
1-%
1I%
1Q%
1y$
b100000 >
1H
0L
1P
1T
0`
0h
0""
1-"
01"
15"
19"
0E"
0M"
0e"
1p"
0t"
1x"
1|"
0*#
02#
0J#
1U#
0Y#
1]#
1a#
0m#
0u#
0/$
1:$
0>$
1B$
1F$
0R$
0Z$
0r$
1}$
0#%
1'%
1+%
07%
0?%
0W%
1b%
0f%
1j%
1n%
0z%
0$&
0<&
1G&
0K&
1O&
1S&
0_&
0g&
0!'
b101011111101101 B
b101011111101101 #
b101011111101101 1
b101011111101101 <
b1101001010101010 A
b1101001010101010 "
b1101001010101010 /
b1101001010101010 :
b110 8
b101011111101101 )
b1101001010101010 (
1*
14
b101 ,
b101 6
b101 @
b10100010111101 +
b10100010111101 5
b10100010111101 ?
b10100010111101 E
b10100010111101 *"
b10100010111101 m"
b10100010111101 R#
b10100010111101 7$
b10100010111101 z$
b10100010111101 _%
b10100010111101 D&
b100 '
b100 2
b100 =
b101 &
b101 0
b101 ;
17
1-
1!
#610
b110 %
#650
07
0-
0!
#700
1!%
1M%
1U%
1Y%
0Q%
0{$
0%%
1)%
0-%
11%
1A%
0I%
0y$
b0 >
0H
0P
0T
0X
0\
1l
0t
0-"
05"
09"
0="
0A"
1Q"
0Y"
0p"
0x"
0|"
0"#
0&#
16#
0>#
0U#
0]#
0a#
0e#
0i#
1y#
0#$
0:$
0B$
0F$
0J$
0N$
1^$
0f$
0}$
0'%
0+%
0/%
03%
1C%
0K%
0b%
0j%
0n%
0r%
0v%
1(&
00&
0G&
0O&
0S&
0W&
0[&
1k&
0s&
b0 B
b0 #
b0 1
b0 <
b0 A
b0 "
b0 /
b0 :
b111 8
1~$
0$%
1(%
10%
0D%
1L%
0P%
1T%
0X%
0\%
b0 )
b0 (
0*
04
b0 ,
b0 6
b0 @
b10001010000000 +
b10001010000000 5
b10001010000000 ?
b10001010000000 E
b10001010000000 *"
b10001010000000 m"
b10001010000000 R#
b10001010000000 7$
b10001010000000 z$
b10001010000000 _%
b10001010000000 D&
b10 '
b10 2
b10 =
b11 &
b11 0
b11 ;
17
1-
1!
#701
1{$
0!%
1%%
1-%
0A%
1I%
0M%
1Q%
0U%
0Y%
1|$
0"%
1&%
1.%
0B%
1J%
0N%
1R%
0V%
0Z%
b10100010111101 x$
#710
b111 %
#750
07
0-
0!
#800
0%%
0)%
01%
09%
1!%
1M%
1Y%
1y$
b100000 >
1H
1L
1X
0d
0l
1t
1x
1&"
1-"
11"
1="
0I"
0Q"
1Y"
1]"
1i"
1p"
1t"
1"#
0.#
06#
1>#
1B#
1N#
1U#
1Y#
1e#
0q#
0y#
1#$
1'$
13$
1:$
1>$
1J$
0V$
0^$
1f$
1j$
1v$
1}$
1#%
1/%
0;%
0C%
1K%
1O%
1[%
1b%
1f%
1r%
0~%
0(&
10&
14&
1@&
1G&
1K&
1W&
0c&
0k&
1s&
1w&
1%'
b10100010111101 A
b10100010111101 "
b10100010111101 /
b10100010111101 :
b1000 8
b10100010111101 (
1*
14
b101 ,
b101 6
b101 @
b1011100000010011 +
b1011100000010011 5
b1011100000010011 ?
b1011100000010011 E
b1011100000010011 *"
b1011100000010011 m"
b1011100000010011 R#
b1011100000010011 7$
b1011100000010011 z$
b1011100000010011 _%
b1011100000010011 D&
b110 '
b110 2
b110 =
b101 &
b101 0
b101 ;
17
1-
1!
#810
b1000 %
#850
07
0-
0!
#900
1%%
1)%
11%
19%
0!%
1d%
1&&
1.&
1:&
1{$
1-%
0A%
0M%
1Q%
0U%
0Y%
0y$
1^%
b1000000 >
0H
0X
1l
0x
0|
1""
0&"
0-"
0="
1Q"
0]"
0a"
1e"
0i"
0p"
0"#
16#
0B#
0F#
1J#
0N#
0U#
0e#
1y#
0'$
0+$
1/$
03$
0:$
0J$
1^$
0j$
0n$
1r$
0v$
0}$
0/%
1C%
0O%
0S%
1W%
0[%
0b%
0r%
1(&
04&
08&
1<&
0@&
0G&
0W&
1k&
0w&
0{&
1!'
0%'
b10100010111101 B
b10100010111101 #
b10100010111101 1
b10100010111101 <
b0 A
b0 "
b0 /
b0 :
b1001 8
1$%
0(%
0,%
04%
0<%
1P%
1\%
b1011100000010011 )
b0 (
b110 ,
b110 6
b110 @
b100101000000010 +
b100101000000010 5
b100101000000010 ?
b100101000000010 E
b100101000000010 *"
b100101000000010 m"
b100101000000010 R#
b100101000000010 7$
b100101000000010 z$
b100101000000010 _%
b100101000000010 D&
b101 '
b101 2
b101 =
b11 &
b11 0
b11 ;
17
1-
1!
#901
1!%
0%%
0)%
01%
09%
1M%
1Y%
b1011100000010011 B
b1011100000010011 #
b1011100000010011 1
b1011100000010011 <
1"%
0&%
0*%
02%
0:%
1N%
1Z%
b1011100000010011 x$
#910
b1001 %
#950
07
0-
0!
#1000
0d%
0:&
0l%
0"&
0&&
0*&
0.&
06&
0^%
b0 >
1T
1h
0l
1p
0t
1|
19"
1M"
0Q"
1U"
0Y"
1a"
1|"
12#
06#
1:#
0>#
1F#
1a#
1u#
0y#
1}#
0#$
1+$
1F$
1Z$
0^$
1b$
0f$
1n$
1+%
1?%
0C%
1G%
0K%
1S%
1n%
1$&
0(&
1,&
00&
18&
1S&
1g&
0k&
1o&
0s&
1{&
b0 B
b0 #
b0 1
b0 <
1=&
11&
1)&
1g%
b1010 8
b0 )
0*
04
b10 ,
b10 6
b10 @
b110010100001010 +
b110010100001010 5
b110010100001010 ?
b110010100001010 E
b110010100001010 *"
b110010100001010 m"
b110010100001010 R#
b110010100001010 7$
b110010100001010 z$
b110010100001010 _%
b110010100001010 D&
b11 '
b11 2
b11 =
b111 &
b111 0
b111 ;
17
1-
1!
#1001
1:&
1.&
1&&
1d%
1;&
1/&
1'&
1e%
b100101000000010 ]%
#1010
b1010 %
#1050
07
0-
0!
#1100
1H
0L
0T
1`
1l
0p
1x
0""
1&"
1-"
01"
09"
1E"
1Q"
0U"
1]"
0e"
1i"
1p"
0t"
0|"
1*#
16#
0:#
1B#
0J#
1N#
1U#
0Y#
0a#
1m#
1y#
0}#
1'$
0/$
13$
1:$
0>$
0F$
1R$
1^$
0b$
1j$
0r$
1v$
1}$
0#%
0+%
17%
1C%
0G%
1O%
0W%
1[%
1b%
0f%
0n%
1z%
1(&
0,&
14&
0<&
1@&
1G&
0K&
0S&
1_&
1k&
0o&
1w&
0!'
1%'
b1011 8
b0 ,
b0 6
b0 @
b1011001101000001 +
b1011001101000001 5
b1011001101000001 ?
b1011001101000001 E
b1011001101000001 *"
b1011001101000001 m"
b1011001101000001 R#
b1011001101000001 7$
b1011001101000001 z$
b1011001101000001 _%
b1011001101000001 D&
b10 '
b10 2
b10 =
b10 &
b10 0
b10 ;
17
1-
1!
#1110
b1011 %
#1150
07
0-
0!
#1200
0H
1L
1P
1X
1\
0`
1d
0l
1p
0x
1""
0&"
0-"
11"
15"
1="
1A"
0E"
1I"
0Q"
1U"
0]"
1e"
0i"
0p"
1t"
1x"
1"#
1&#
0*#
1.#
06#
1:#
0B#
1J#
0N#
0U#
1Y#
1]#
1e#
1i#
0m#
1q#
0y#
1}#
0'$
1/$
03$
0:$
1>$
1B$
1J$
1N$
0R$
1V$
0^$
1b$
0j$
1r$
0v$
0}$
1#%
1'%
1/%
13%
07%
1;%
0C%
1G%
0O%
1W%
0[%
0b%
1f%
1j%
1r%
1v%
0z%
1~%
0(&
1,&
04&
1<&
0@&
0G&
1K&
1O&
1W&
1[&
0_&
1c&
0k&
1o&
0w&
1!'
0%'
b101001000010010 A
b101001000010010 "
b101001000010010 /
b101001000010010 :
b1100 8
b101001000010010 (
b110 ,
b110 6
b110 @
b110010110110110 +
b110010110110110 5
b110010110110110 ?
b110010110110110 E
b110010110110110 *"
b110010110110110 m"
b110010110110110 R#
b110010110110110 7$
b110010110110110 z$
b110010110110110 _%
b110010110110110 D&
b11 '
b11 2
b11 =
b1 &
b1 0
b1 ;
17
1-
1!
#1210
b1100 %
#1250
07
0-
0!
#1300
0;"
0c"
1+"
17"
1W"
1g"
1)"
b10 >
1H
0P
1T
0X
0\
0d
0h
1l
0p
1t
1x
0|
0""
1&"
1-"
05"
19"
0="
0A"
0I"
0M"
1Q"
0U"
1Y"
1]"
0a"
0e"
1i"
1p"
0x"
1|"
0"#
0&#
0.#
02#
16#
0:#
1>#
1B#
0F#
0J#
1N#
1U#
0]#
1a#
0e#
0i#
0q#
0u#
1y#
0}#
1#$
1'$
0+$
0/$
13$
1:$
0B$
1F$
0J$
0N$
0V$
0Z$
1^$
0b$
1f$
1j$
0n$
0r$
1v$
1}$
0'%
1+%
0/%
03%
0;%
0?%
1C%
0G%
1K%
1O%
0S%
0W%
1[%
1b%
0j%
1n%
0r%
0v%
0~%
0$&
1(&
0,&
10&
14&
08&
0<&
1@&
1G&
0O&
1S&
0W&
0[&
0c&
0g&
1k&
0o&
1s&
1w&
0{&
0!'
1%'
b101011111101101 A
b101011111101101 "
b101011111101101 /
b101011111101101 :
b1101 8
b101011111101101 (
1*
14
b1 ,
b1 6
b1 @
b1001101000001011 +
b1001101000001011 5
b1001101000001011 ?
b1001101000001011 E
b1001101000001011 *"
b1001101000001011 m"
b1001101000001011 R#
b1001101000001011 7$
b1001101000001011 z$
b1001101000001011 _%
b1001101000001011 D&
b10 '
b10 2
b10 =
b100 &
b100 0
b100 ;
17
1-
1!
#1310
b1101 %
#1350
07
0-
0!
#1400
1c"
0.&
0:&
07"
1l%
1p%
1t%
1"&
12&
16&
0+"
1;"
0?"
0K"
0W"
0_"
0g"
0)"
1^%
b1000000 >
0H
1X
1\
1h
0t
1|
0&"
0-"
1="
1A"
1M"
0Y"
1a"
0i"
0p"
1"#
1&#
12#
0>#
1F#
0N#
0U#
1e#
1i#
1u#
0#$
1+$
03$
0:$
1J$
1N$
1Z$
0f$
1n$
0v$
0}$
1/%
13%
1?%
0K%
1S%
0[%
0b%
1r%
1v%
1$&
00&
18&
0@&
0G&
1W&
1[&
1g&
0s&
1{&
0%'
b0 A
b0 "
b0 /
b0 :
1j"
0f"
1Z"
0>"
1:"
1."
b1110 8
b0 (
b110 ,
b110 6
b110 @
b11001100111010 +
b11001100111010 5
b11001100111010 ?
b11001100111010 E
b11001100111010 *"
b11001100111010 m"
b11001100111010 R#
b11001100111010 7$
b11001100111010 z$
b11001100111010 _%
b11001100111010 D&
b11 '
b11 2
b11 =
b111 &
b111 0
b111 ;
17
1-
1!
#1401
1g"
0c"
1W"
0;"
17"
1+"
1h"
0d"
1X"
0<"
18"
1,"
b1001101000001011 ("
#1410
b1110 %
#1450
07
0-
0!
#1500
08$
0@$
0D$
0T$
0h$
0p$
1.&
1:&
1<$
0t%
0"&
0l%
0p%
0x%
0*&
02&
06&
16$
0^%
b10000 >
0T
0X
1`
1p
0x
0|
09"
0="
1E"
1U"
0]"
0a"
0|"
0"#
1*#
1:#
0B#
0F#
0a#
0e#
1m#
1}#
0'$
0+$
0F$
0J$
1R$
1b$
0j$
0n$
0+%
0/%
17%
1G%
0O%
0S%
0n%
0r%
1z%
1,&
04&
08&
0S&
0W&
1_&
1o&
0w&
0{&
b1001101000001011 B
b1001101000001011 #
b1001101000001011 1
b1001101000001011 <
b1001101000001011 A
b1001101000001011 "
b1001101000001011 /
b1001101000001011 :
b1111 8
1o%
1s%
1w%
1%&
01&
15&
19&
0=&
b1001101000001011 )
b1001101000001011 (
b100 ,
b100 6
b100 @
b11101100010 +
b11101100010 5
b11101100010 ?
b11101100010 E
b11101100010 *"
b11101100010 m"
b11101100010 R#
b11101100010 7$
b11101100010 z$
b11101100010 _%
b11101100010 D&
b1 '
b1 2
b1 =
b1 &
b1 0
b1 ;
17
1-
1!
#1501
1l%
1p%
1t%
1"&
0.&
12&
16&
0:&
1m%
1q%
1u%
1#&
0/&
13&
17&
0;&
b11001100111010 ]%
#1510
b1111 %
#1550
07
0-
0!
#1600
1D$
1h$
0<$
18$
1@$
0H$
1P$
1T$
1X$
1\$
1`$
0l$
1p$
06$
b0 >
1H
1P
1X
0`
1d
0h
0l
0p
1|
1""
1-"
15"
1="
0E"
1I"
0M"
0Q"
0U"
1a"
1e"
1p"
1x"
1"#
0*#
1.#
02#
06#
0:#
1F#
1J#
1U#
1]#
1e#
0m#
1q#
0u#
0y#
0}#
1+$
1/$
1:$
1B$
1J$
0R$
1V$
0Z$
0^$
0b$
1n$
1r$
1}$
1'%
1/%
07%
1;%
0?%
0C%
0G%
1S%
1W%
1b%
1j%
1r%
0z%
1~%
0$&
0(&
0,&
18&
1<&
1G&
1O&
1W&
0_&
1c&
0g&
0k&
0o&
1{&
1!'
b0 B
b0 #
b0 1
b0 <
b0 A
b0 "
b0 /
b0 :
0s$
0k$
0W$
0G$
0C$
1?$
0;$
b10000 8
b0 )
b0 (
0*
04
b111 ,
b111 6
b111 @
b110000010110111 +
b110000010110111 5
b110000010110111 ?
b110000010110111 E
b110000010110111 *"
b110000010110111 m"
b110000010110111 R#
b110000010110111 7$
b110000010110111 z$
b110000010110111 _%
b110000010110111 D&
b0 '
b0 2
b0 =
b111 &
b111 0
b111 ;
17
1-
1!
#1601
0p$
0h$
0T$
0D$
0@$
1<$
08$
0q$
0i$
0U$
0E$
0A$
1=$
09$
b11101100010 5$
#1610
b10000 %
#1650
07
0-
0!
#1700
1F
1R
1^
1j
1v
1z
1D
b1 >
0L
0P
1T
0X
0\
1`
0d
1l
1x
0""
01"
05"
19"
0="
0A"
1E"
0I"
1Q"
1]"
0e"
0t"
0x"
1|"
0"#
0&#
1*#
0.#
16#
1B#
0J#
0Y#
0]#
1a#
0e#
0i#
1m#
0q#
1y#
1'$
0/$
0>$
0B$
1F$
0J$
0N$
1R$
0V$
1^$
1j$
0r$
0#%
0'%
1+%
0/%
03%
17%
0;%
1C%
1O%
0W%
0f%
0j%
1n%
0r%
0v%
1z%
0~%
1(&
14&
0<&
0K&
0O&
1S&
0W&
0[&
1_&
0c&
1k&
1w&
0!'
b1001101000001011 B
b1001101000001011 #
b1001101000001011 1
b1001101000001011 <
b10001 8
b1001101000001011 )
1*
14
b0 ,
b0 6
b0 @
b11001001001001 +
b11001001001001 5
b11001001001001 ?
b11001001001001 E
b11001001001001 *"
b11001001001001 m"
b11001001001001 R#
b11001001001001 7$
b11001001001001 z$
b11001001001001 _%
b11001001001001 D&
b1 '
b1 2
b1 =
b11 &
b11 0
b11 ;
17
1-
1!
#1710
b10001 %
#1750
07
0-
0!
#1800
0R
0j
0v
0z
0F
0N
0^
0f
0n
0r
0~
0D
b0 >
0H
1P
0`
1h
1p
1t
1""
0-"
15"
0E"
1M"
1U"
1Y"
1e"
0p"
1x"
0*#
12#
1:#
1>#
1J#
0U#
1]#
0m#
1u#
1}#
1#$
1/$
0:$
1B$
0R$
1Z$
1b$
1f$
1r$
0}$
1'%
07%
1?%
1G%
1K%
1W%
0b%
1j%
0z%
1$&
1,&
10&
1<&
0G&
1O&
0_&
1g&
1o&
1s&
1!'
b11001100111010 B
b11001100111010 #
b11001100111010 1
b11001100111010 <
b1001101000001011 A
b1001101000001011 "
b1001101000001011 /
b1001101000001011 :
1}
1y
1m
1a
1U
1I
b10010 8
b11001100111010 )
b1001101000001011 (
0*
04
b10 ,
b10 6
b10 @
b111111100001100 +
b111111100001100 5
b111111100001100 ?
b111111100001100 E
b111111100001100 *"
b111111100001100 m"
b111111100001100 R#
b111111100001100 7$
b111111100001100 z$
b111111100001100 _%
b111111100001100 D&
b110 '
b110 2
b110 =
b1 &
b1 0
b1 ;
17
1-
1!
#1801
1z
1v
1j
1^
1R
1F
1{
1w
1k
1_
1S
1G
b11001001001001 C
#1810
b10010 %
#1850
07
0-
0!
#1900
0l%
0t%
06&
1.&
1:&
1>&
1^%
b1000000 >
1L
0P
0T
1X
0p
0|
1&"
11"
05"
09"
1="
0U"
0a"
1i"
1t"
0x"
0|"
1"#
0:#
0F#
1N#
1Y#
0]#
0a#
1e#
0}#
0+$
13$
1>$
0B$
0F$
1J$
0b$
0n$
1v$
1#%
0'%
0+%
1/%
0G%
0S%
1[%
1f%
0j%
0n%
1r%
0,&
08&
1@&
1K&
0O&
0S&
1W&
0o&
0{&
1%'
b1011100000010011 B
b1011100000010011 #
b1011100000010011 1
b1011100000010011 <
b0 A
b0 "
b0 /
b0 :
b10011 8
b1011100000010011 )
b0 (
1*
14
b110 ,
b110 6
b110 @
b1101101100010010 +
b1101101100010010 5
b1101101100010010 ?
b1101101100010010 E
b1101101100010010 *"
b1101101100010010 m"
b1101101100010010 R#
b1101101100010010 7$
b1101101100010010 z$
b1101101100010010 _%
b1101101100010010 D&
b101 '
b101 2
b101 =
b111 &
b111 0
b111 ;
17
1-
1!
#1910
b10011 %
#1950
07
0-
0!
#2000
1l%
1t%
0:&
0>&
0`%
0x%
0|%
1"&
0*&
0.&
16&
0^%
b0 >
1H
1`
1d
0h
1p
0t
1|
1-"
1E"
1I"
0M"
1U"
0Y"
1a"
1p"
1*#
1.#
02#
1:#
0>#
1F#
1U#
1m#
1q#
0u#
1}#
0#$
1+$
1:$
1R$
1V$
0Z$
1b$
0f$
1n$
1}$
17%
1;%
0?%
1G%
0K%
1S%
1b%
1z%
1~%
0$&
1,&
00&
18&
1G&
1_&
1c&
0g&
1o&
0s&
1{&
b0 B
b0 #
b0 1
b0 <
b1001101000001011 A
b1001101000001011 "
b1001101000001011 /
b1001101000001011 :
1A&
1=&
09&
11&
0w%
0o%
b10100 8
b0 )
b1001101000001011 (
0*
04
b101 ,
b101 6
b101 @
b1111011011010011 +
b1111011011010011 5
b1111011011010011 ?
b1111011011010011 E
b1111011011010011 *"
b1111011011010011 m"
b1111011011010011 R#
b1111011011010011 7$
b1111011011010011 z$
b1111011011010011 _%
b1111011011010011 D&
b111 '
b111 2
b111 =
b1 &
b1 0
b1 ;
17
1-
1!
#2001
1>&
1:&
06&
1.&
0t%
0l%
1?&
1;&
07&
1/&
0u%
0m%
b1101101100010010 ]%
#2010
b10100 %
#2050
07
0-
0!
#2100
1P
1T
1\
0`
0d
1t
0x
0""
15"
19"
1A"
0E"
0I"
1Y"
0]"
0e"
1x"
1|"
1&#
0*#
0.#
1>#
0B#
0J#
1]#
1a#
1i#
0m#
0q#
1#$
0'$
0/$
1B$
1F$
1N$
0R$
0V$
1f$
0j$
0r$
1'%
1+%
13%
07%
0;%
1K%
0O%
0W%
1j%
1n%
1v%
0z%
0~%
10&
04&
0<&
1O&
1S&
1[&
0_&
0c&
1s&
0w&
0!'
b1001101000001011 B
b1001101000001011 #
b1001101000001011 1
b1001101000001011 <
b0 A
b0 "
b0 /
b0 :
b10101 8
b1001101000001011 )
b0 (
b10 ,
b10 6
b10 @
b1010111000111111 +
b1010111000111111 5
b1010111000111111 ?
b1010111000111111 E
b1010111000111111 *"
b1010111000111111 m"
b1010111000111111 R#
b1010111000111111 7$
b1010111000111111 z$
b1010111000111111 _%
b1010111000111111 D&
b1 '
b1 2
b1 =
b11 &
b11 0
b11 ;
17
1-
1!
#2110
b10101 %
#2150
07
0-
0!
#2200
0H
0L
0\
1d
0p
0t
1x
1""
0-"
01"
0A"
1I"
0U"
0Y"
1]"
1e"
0p"
0t"
0&#
1.#
0:#
0>#
1B#
1J#
0U#
0Y#
0i#
1q#
0}#
0#$
1'$
1/$
0:$
0>$
0N$
1V$
0b$
0f$
1j$
1r$
0}$
0#%
03%
1;%
0G%
0K%
1O%
1W%
0b%
0f%
0v%
1~%
0,&
00&
14&
1<&
0G&
0K&
0[&
1c&
0o&
0s&
1w&
1!'
b1101101100010010 B
b1101101100010010 #
b1101101100010010 1
b1101101100010010 <
b1101101100010010 A
b1101101100010010 "
b1101101100010010 /
b1101101100010010 :
b10110 8
b1101101100010010 )
b1101101100010010 (
b1111001010011100 +
b1111001010011100 5
b1111001010011100 ?
b1111001010011100 E
b1111001010011100 *"
b1111001010011100 m"
b1111001010011100 R#
b1111001010011100 7$
b1111001010011100 z$
b1111001010011100 _%
b1111001010011100 D&
b110 '
b110 2
b110 =
b110 &
b110 0
b110 ;
17
1-
1!
#2210
b10110 %
#2250
07
0-
0!
#2300
1S#
1W#
1[#
1_#
1g#
1!$
1)$
11$
1Q#
b1000 >
1H
1L
0X
1\
0d
0l
1t
0x
0""
1-"
11"
0="
1A"
0I"
0Q"
1Y"
0]"
0e"
1p"
1t"
0"#
1&#
0.#
06#
1>#
0B#
0J#
1U#
1Y#
0e#
1i#
0q#
0y#
1#$
0'$
0/$
1:$
1>$
0J$
1N$
0V$
0^$
1f$
0j$
0r$
1}$
1#%
0/%
13%
0;%
0C%
1K%
0O%
0W%
1b%
1f%
0r%
1v%
0~%
0(&
10&
04&
0<&
1G&
1K&
0W&
1[&
0c&
0k&
1s&
0w&
0!'
b0 B
b0 #
b0 1
b0 <
b0 A
b0 "
b0 /
b0 :
b10111 8
b0 )
b0 (
1*
14
b11 ,
b11 6
b11 @
b1010100000101111 +
b1010100000101111 5
b1010100000101111 ?
b1010100000101111 E
b1010100000101111 *"
b1010100000101111 m"
b1010100000101111 R#
b1010100000101111 7$
b1010100000101111 z$
b1010100000101111 _%
b1010100000101111 D&
b11 '
b11 2
b11 =
b11 &
b11 0
b11 ;
17
1-
1!
#2310
b10111 %
#2350
07
0-
0!
#2400
0S#
0W#
0_#
0)$
0[#
0g#
0k#
0o#
0w#
0{#
0!$
0%$
01$
0Q#
b0 >
0P
0\
1`
1d
1l
1p
0t
1x
0&"
05"
0A"
1E"
1I"
1Q"
1U"
0Y"
1]"
0i"
0x"
0&#
1*#
1.#
16#
1:#
0>#
1B#
0N#
0]#
0i#
1m#
1q#
1y#
1}#
0#$
1'$
03$
0B$
0N$
1R$
1V$
1^$
1b$
0f$
1j$
0v$
0'%
03%
17%
1;%
1C%
1G%
0K%
1O%
0[%
0j%
0v%
1z%
1~%
1(&
1,&
00&
14&
0@&
0O&
0[&
1_&
1c&
1k&
1o&
0s&
1w&
0%'
b11101100010 A
b11101100010 "
b11101100010 /
b11101100010 :
14$
1,$
1$$
1j#
1b#
1^#
1Z#
1V#
b11000 8
b11101100010 (
0*
04
b110 ,
b110 6
b110 @
b11011011001011 +
b11011011001011 5
b11011011001011 ?
b11011011001011 E
b11011011001011 *"
b11011011001011 m"
b11011011001011 R#
b11011011001011 7$
b11011011001011 z$
b11011011001011 _%
b11011011001011 D&
b111 '
b111 2
b111 =
b100 &
b100 0
b100 ;
17
1-
1!
#2401
11$
1)$
1!$
1g#
1_#
1[#
1W#
1S#
12$
1*$
1"$
1h#
1`#
1\#
1X#
1T#
b1010100000101111 P#
#2410
b11000 %
#2450
07
0-
0!
#2500
0{$
0M%
0Y%
1)%
15%
19%
1E%
1U%
1y$
b100000 >
0H
1X
0l
1t
0x
1""
0-"
1="
0Q"
1Y"
0]"
1e"
0p"
1"#
06#
1>#
0B#
1J#
0U#
1e#
0y#
1#$
0'$
1/$
0:$
1J$
0^$
1f$
0j$
1r$
0}$
1/%
0C%
1K%
0O%
1W%
0b%
1r%
0(&
10&
04&
1<&
0G&
1W&
0k&
1s&
0w&
1!'
b1011100000010011 B
b1011100000010011 #
b1011100000010011 1
b1011100000010011 <
b1001101000001011 A
b1001101000001011 "
b1001101000001011 /
b1001101000001011 :
b11001 8
b1011100000010011 )
b1001101000001011 (
1*
14
b101 ,
b101 6
b101 @
b110110011011010 +
b110110011011010 5
b110110011011010 ?
b110110011011010 E
b110110011011010 *"
b110110011011010 m"
b110110011011010 R#
b110110011011010 7$
b110110011011010 z$
b110110011011010 _%
b110110011011010 D&
b101 '
b101 2
b101 =
b1 &
b1 0
b1 ;
17
1-
1!
#2510
b11001 %
#2550
07
0-
0!
#2600
1{$
05%
0E%
0U%
1!%
0%%
0)%
1-%
09%
0=%
0A%
1M%
1Y%
0y$
b0 >
0L
1P
0T
0X
0d
1h
1l
1x
1&"
01"
15"
09"
0="
0I"
1M"
1Q"
1]"
1i"
0t"
1x"
0|"
0"#
0.#
12#
16#
1B#
1N#
0Y#
1]#
0a#
0e#
0q#
1u#
1y#
1'$
13$
0>$
1B$
0F$
0J$
0V$
1Z$
1^$
1j$
1v$
0#%
1'%
0+%
0/%
0;%
1?%
1C%
1O%
1[%
0f%
1j%
0n%
0r%
0~%
1$&
1(&
14&
1@&
0K&
1O&
0S&
0W&
0c&
1g&
1k&
1w&
1%'
b1001101000001011 B
b1001101000001011 #
b1001101000001011 1
b1001101000001011 <
b0 A
b0 "
b0 /
b0 :
0\%
1X%
0P%
1H%
1<%
18%
1,%
0~$
b11010 8
b1001101000001011 )
b0 (
0*
04
b0 ,
b0 6
b0 @
b1111111101000100 +
b1111111101000100 5
b1111111101000100 ?
b1111111101000100 E
b1111111101000100 *"
b1111111101000100 m"
b1111111101000100 R#
b1111111101000100 7$
b1111111101000100 z$
b1111111101000100 _%
b1111111101000100 D&
b1 '
b1 2
b1 =
b111 &
b111 0
b111 ;
17
1-
1!
#2601
0Y%
1U%
0M%
1E%
19%
15%
1)%
0{$
0Z%
1V%
0N%
1F%
1:%
16%
1*%
0|$
b110110011011010 x$
#2610
b11010 %
#2650
07
0-
0!
#2700
1v"
1z"
1~"
1(#
1,#
10#
18#
1<#
1D#
1L#
1l"
b100 >
1T
1X
1d
0l
0x
0""
19"
1="
1I"
0Q"
0]"
0e"
1|"
1"#
1.#
06#
0B#
0J#
1a#
1e#
1q#
0y#
0'$
0/$
1F$
1J$
1V$
0^$
0j$
0r$
1+%
1/%
1;%
0C%
0O%
0W%
1n%
1r%
1~%
0(&
04&
0<&
1S&
1W&
1c&
0k&
0w&
0!'
b1101101100010010 B
b1101101100010010 #
b1101101100010010 1
b1101101100010010 <
b1010100000101111 A
b1010100000101111 "
b1010100000101111 /
b1010100000101111 :
b11011 8
b1101101100010010 )
b1010100000101111 (
1*
14
b10 ,
b10 6
b10 @
b1010110111011100 +
b1010110111011100 5
b1010110111011100 ?
b1010110111011100 E
b1010110111011100 *"
b1010110111011100 m"
b1010110111011100 R#
b1010110111011100 7$
b1010110111011100 z$
b1010110111011100 _%
b1010110111011100 D&
b110 '
b110 2
b110 =
b11 &
b11 0
b11 ;
17
1-
1!
#2710
b11011 %
#2750
07
0-
0!
#2800
0v"
0z"
0(#
00#
0<#
0D#
0L#
0r"
0~"
0,#
08#
0H#
0l"
b0 >
1L
0X
0d
0p
1""
11"
0="
0I"
0U"
1e"
1t"
0"#
0.#
0:#
1J#
1Y#
0e#
0q#
0}#
1/$
1>$
0J$
0V$
0b$
1r$
1#%
0/%
0;%
0G%
1W%
1f%
0r%
0~%
0,&
1<&
1K&
0W&
0c&
0o&
1!'
1O#
1G#
1?#
1;#
13#
1/#
1+#
1##
1}"
1y"
b11100 8
0*
04
b111 ,
b111 6
b111 @
b1110100101001110 +
b1110100101001110 5
b1110100101001110 ?
b1110100101001110 E
b1110100101001110 *"
b1110100101001110 m"
b1110100101001110 R#
b1110100101001110 7$
b1110100101001110 z$
b1110100101001110 _%
b1110100101001110 D&
17
1-
1!
#2801
1L#
1D#
1<#
18#
10#
1,#
1(#
1~"
1z"
1v"
1M#
1E#
1=#
19#
11#
1-#
1)#
1!#
1{"
1w"
b1010110111011100 k"
#2810
b11100 %
#2850
07
0-
0!
#2900
1H
0L
0P
1X
1\
1l
1p
0t
0|
0""
1-"
01"
05"
1="
1A"
1Q"
1U"
0Y"
0a"
0e"
1p"
0t"
0x"
1"#
1&#
16#
1:#
0>#
0F#
0J#
1U#
0Y#
0]#
1e#
1i#
1y#
1}#
0#$
0+$
0/$
1:$
0>$
0B$
1J$
1N$
1^$
1b$
0f$
0n$
0r$
1}$
0#%
0'%
1/%
13%
1C%
1G%
0K%
0S%
0W%
1b%
0f%
0j%
1r%
1v%
1(&
1,&
00&
08&
0<&
1G&
0K&
0O&
1W&
1[&
1k&
1o&
0s&
0{&
0!'
b11001001001001 B
b11001001001001 #
b11001001001001 1
b11001001001001 <
b1101101100010010 A
b1101101100010010 "
b1101101100010010 /
b1101101100010010 :
b11101 8
b11001001001001 )
b1101101100010010 (
b0 ,
b0 6
b0 @
b1000011101111001 +
b1000011101111001 5
b1000011101111001 ?
b1000011101111001 E
b1000011101111001 *"
b1000011101111001 m"
b1000011101111001 R#
b1000011101111001 7$
b1000011101111001 z$
b1000011101111001 _%
b1000011101111001 D&
b0 '
b0 2
b0 =
b110 &
b110 0
b110 ;
17
1-
1!
#2910
b11101 %
#2950
07
0-
0!
#3000
0W#
0[#
0g#
0)$
1c#
1k#
1w#
1-$
1Q#
b1000 >
0\
0h
0p
1t
1""
0A"
0M"
0U"
1Y"
1e"
0&#
02#
0:#
1>#
1J#
0i#
0u#
0}#
1#$
1/$
0N$
0Z$
0b$
1f$
1r$
03%
0?%
0G%
1K%
1W%
0v%
0$&
0,&
10&
1<&
0[&
0g&
0o&
1s&
1!'
b11101100010 B
b11101100010 #
b11101100010 1
b11101100010 <
b1010100000101111 A
b1010100000101111 "
b1010100000101111 /
b1010100000101111 :
b11110 8
b11101100010 )
b1010100000101111 (
1*
14
b11 ,
b11 6
b11 @
b1100101001011001 +
b1100101001011001 5
b1100101001011001 ?
b1100101001011001 E
b1100101001011001 *"
b1100101001011001 m"
b1100101001011001 R#
b1100101001011001 7$
b1100101001011001 z$
b1100101001011001 _%
b1100101001011001 D&
b100 '
b100 2
b100 =
b11 &
b11 0
b11 ;
17
1-
1!
#3010
b11110 %
#3050
07
0-
0!
#3100
0c#
0k#
0w#
0-$
1S#
1W#
1[#
1_#
1g#
1!$
1)$
0Q#
b0 >
0H
1L
1P
0T
1\
0t
1|
0-"
11"
15"
09"
1A"
0Y"
1a"
0p"
1t"
1x"
0|"
1&#
0>#
1F#
0U#
1Y#
1]#
0a#
1i#
0#$
1+$
0:$
1>$
1B$
0F$
1N$
0f$
1n$
0}$
1#%
1'%
0+%
13%
0K%
1S%
0b%
1f%
1j%
0n%
1v%
00&
18&
0G&
1K&
1O&
0S&
1[&
0s&
1{&
b110110011011010 B
b110110011011010 #
b110110011011010 1
b110110011011010 <
b1001101000001011 A
b1001101000001011 "
b1001101000001011 /
b1001101000001011 :
b11111 8
0Z#
0^#
1f#
0j#
1n#
1z#
0,$
10$
b110110011011010 )
b1001101000001011 (
0*
04
b10 ,
b10 6
b10 @
b1110001001110110 +
b1110001001110110 5
b1110001001110110 ?
b1110001001110110 E
b1110001001110110 *"
b1110001001110110 m"
b1110001001110110 R#
b1110001001110110 7$
b1110001001110110 z$
b1110001001110110 _%
b1110001001110110 D&
b101 '
b101 2
b101 =
b1 &
b1 0
b1 ;
17
1-
1!
#3101
0W#
0[#
1c#
0g#
1k#
1w#
0)$
1-$
0X#
0\#
1d#
0h#
1l#
1x#
0*$
1.$
b1100101001011001 P#
#3110
b11111 %
#3150
07
0-
0!
#3200
1M&
1e&
1i&
1q&
1u&
1#'
1C&
b10000000 >
0L
0X
0\
0`
1h
1t
1x
0|
0""
01"
0="
0A"
0E"
1M"
1Y"
1]"
0a"
0e"
0t"
0"#
0&#
0*#
12#
1>#
1B#
0F#
0J#
0Y#
0e#
0i#
0m#
1u#
1#$
1'$
0+$
0/$
0>$
0J$
0N$
0R$
1Z$
1f$
1j$
0n$
0r$
0#%
0/%
03%
07%
1?%
1K%
1O%
0S%
0W%
0f%
0r%
0v%
0z%
1$&
10&
14&
08&
0<&
0K&
0W&
0[&
0_&
1g&
1s&
1w&
0{&
0!'
b1101101100010010 B
b1101101100010010 #
b1101101100010010 1
b1101101100010010 <
b110110011011010 A
b110110011011010 "
b110110011011010 /
b110110011011010 :
b100000 8
b1101101100010010 )
b110110011011010 (
1*
14
b111 ,
b111 6
b111 @
b1001101100000100 +
b1001101100000100 5
b1001101100000100 ?
b1001101100000100 E
b1001101100000100 *"
b1001101100000100 m"
b1001101100000100 R#
b1001101100000100 7$
b1001101100000100 z$
b1001101100000100 _%
b1001101100000100 D&
b110 '
b110 2
b110 =
b101 &
b101 0
b101 ;
17
1-
1!
#3210
b100000 %
#3250
07
0-
0!
#3300
0!%
0-%
05%
09%
0E%
0Q%
11%
1=%
1M%
1Y%
0e&
0q&
0u&
0#'
0M&
0Q&
0Y&
0i&
0}&
1y$
0C&
b100000 >
0P
1T
1\
0l
1""
05"
19"
1A"
0Q"
1e"
0x"
1|"
1&#
06#
1J#
0]#
1a#
1i#
0y#
1/$
0B$
1F$
1N$
0^$
1r$
0'%
1+%
13%
0C%
1W%
0j%
1n%
1v%
0(&
1<&
0O&
1S&
1[&
0k&
1!'
b11001001001001 B
b11001001001001 #
b11001001001001 1
b11001001001001 <
b11101100010 A
b11101100010 "
b11101100010 /
b11101100010 :
b100001 8
1P&
1h&
1l&
1t&
1x&
1&'
b11001001001001 )
b11101100010 (
b101 ,
b101 6
b101 @
b1101100100101000 +
b1101100100101000 5
b1101100100101000 ?
b1101100100101000 E
b1101100100101000 *"
b1101100100101000 m"
b1101100100101000 R#
b1101100100101000 7$
b1101100100101000 z$
b1101100100101000 _%
b1101100100101000 D&
b0 '
b0 2
b0 =
b100 &
b100 0
b100 ;
17
1-
1!
#3301
1M&
1e&
1i&
1q&
1u&
1#'
1N&
1f&
1j&
1r&
1v&
1$'
b1001101100000100 B&
#3310
b100001 %
#3350
07
0-
0!
#3400
1%%
1-%
01%
1E%
0I%
0M%
0Y%
1P
1X
0\
1p
0t
0x
0&"
15"
1="
0A"
1U"
0Y"
0]"
0i"
1x"
1"#
0&#
1:#
0>#
0B#
0N#
1]#
1e#
0i#
1}#
0#$
0'$
03$
1B$
1J$
0N$
1b$
0f$
0j$
0v$
1'%
1/%
03%
1G%
0K%
0O%
0[%
1j%
1r%
0v%
1,&
00&
04&
0@&
1O&
1W&
0[&
1o&
0s&
0w&
0%'
b1101101100010010 A
b1101101100010010 "
b1101101100010010 /
b1101101100010010 :
1\%
0T%
1P%
0H%
1@%
0<%
08%
14%
00%
0$%
b100010 8
b1101101100010010 (
b100010100011100 +
b100010100011100 5
b100010100011100 ?
b100010100011100 E
b100010100011100 *"
b100010100011100 m"
b100010100011100 R#
b100010100011100 7$
b100010100011100 z$
b100010100011100 _%
b100010100011100 D&
b110 &
b110 0
b110 ;
17
1-
1!
#3401
1Z%
0R%
1N%
0F%
1>%
0:%
06%
12%
0.%
0"%
b1101100100101000 x$
#3410
b100010 %
#3450
07
0-
0!
#3500
11%
1M%
1Y%
0-%
0!%
0%%
05%
09%
1=%
0E%
1I%
1U%
0y$
b0 >
1L
0P
1`
1d
0h
0p
1t
0""
11"
05"
1E"
1I"
0M"
0U"
1Y"
0e"
1t"
0x"
1*#
1.#
02#
0:#
1>#
0J#
1Y#
0]#
1m#
1q#
0u#
0}#
1#$
0/$
1>$
0B$
1R$
1V$
0Z$
0b$
1f$
0r$
1#%
0'%
17%
1;%
0?%
0G%
1K%
0W%
1f%
0j%
1z%
1~%
0$&
0,&
10&
0<&
1K&
0O&
1_&
1c&
0g&
0o&
1s&
0!'
b1101101100010010 B
b1101101100010010 #
b1101101100010010 1
b1101101100010010 <
b11101100010 A
b11101100010 "
b11101100010 /
b11101100010 :
b100011 8
1(%
10%
04%
1H%
0L%
0P%
0\%
b1101101100010010 )
b11101100010 (
0*
04
b100011011010 +
b100011011010 5
b100011011010 ?
b100011011010 E
b100011011010 *"
b100011011010 m"
b100011011010 R#
b100011011010 7$
b100011011010 z$
b100011011010 _%
b100011011010 D&
b110 '
b110 2
b110 =
b100 &
b100 0
b100 ;
17
1-
1!
#3501
1%%
1-%
01%
1E%
0I%
0M%
0Y%
1&%
1.%
02%
1F%
0J%
0N%
0Z%
b100010100011100 x$
#3510
b100011 %
#3550
07
0-
0!
#3600
1\
0`
1h
1x
1&"
1A"
0E"
1M"
1]"
1i"
1&#
0*#
12#
1B#
1N#
1i#
0m#
1u#
1'$
13$
1N$
0R$
1Z$
1j$
1v$
13%
07%
1?%
1O%
1[%
1v%
0z%
1$&
14&
1@&
1[&
0_&
1g&
1w&
1%'
b1100101001011001 B
b1100101001011001 #
b1100101001011001 1
b1100101001011001 <
b11001001001001 A
b11001001001001 "
b11001001001001 /
b11001001001001 :
b100100 8
b1100101001011001 )
b11001001001001 (
b110 ,
b110 6
b110 @
b1001100110111010 +
b1001100110111010 5
b1001100110111010 ?
b1001100110111010 E
b1001100110111010 *"
b1001100110111010 m"
b1001100110111010 R#
b1001100110111010 7$
b1001100110111010 z$
b1001100110111010 _%
b1001100110111010 D&
b11 '
b11 2
b11 =
b0 &
b0 0
b0 ;
17
1-
1!
#3610
b100100 %
#3650
07
0-
0!
#3700
1H
0L
0h
0t
0x
0&"
1-"
01"
0M"
0Y"
0]"
0i"
1p"
0t"
02#
0>#
0B#
0N#
1U#
0Y#
0u#
0#$
0'$
03$
1:$
0>$
0Z$
0f$
0j$
0v$
1}$
0#%
0?%
0K%
0O%
0[%
1b%
0f%
0$&
00&
04&
0@&
1G&
0K&
0g&
0s&
0w&
0%'
b1010110111011100 B
b1010110111011100 #
b1010110111011100 1
b1010110111011100 <
b100010100011100 A
b100010100011100 "
b100010100011100 /
b100010100011100 :
b100101 8
b1010110111011100 )
b100010100011100 (
b111 ,
b111 6
b111 @
b10111001 +
b10111001 5
b10111001 ?
b10111001 E
b10111001 *"
b10111001 m"
b10111001 R#
b10111001 7$
b10111001 z$
b10111001 _%
b10111001 D&
b10 '
b10 2
b10 =
b101 &
b101 0
b101 ;
17
1-
1!
#3710
b100101 %
#3750
07
0-
0!
#3800
0H
1L
1P
0T
1l
1t
1x
0-"
11"
15"
09"
1Q"
1Y"
1]"
0p"
1t"
1x"
0|"
16#
1>#
1B#
0U#
1Y#
1]#
0a#
1y#
1#$
1'$
0:$
1>$
1B$
0F$
1^$
1f$
1j$
0}$
1#%
1'%
0+%
1C%
1K%
1O%
0b%
1f%
1j%
0n%
1(&
10&
14&
0G&
1K&
1O&
0S&
1k&
1s&
1w&
b1101101100010010 B
b1101101100010010 #
b1101101100010010 1
b1101101100010010 <
b11001001001001 A
b11001001001001 "
b11001001001001 /
b11001001001001 :
b100110 8
b1101101100010010 )
b11001001001001 (
b101 ,
b101 6
b101 @
b1101010110110 +
b1101010110110 5
b1101010110110 ?
b1101010110110 E
b1101010110110 *"
b1101010110110 m"
b1101010110110 R#
b1101010110110 7$
b1101010110110 z$
b1101010110110 _%
b1101010110110 D&
b110 '
b110 2
b110 =
b0 &
b0 0
b0 ;
17
1-
1!
#3810
b100110 %
#3850
07
0-
0!
#3900
0S#
0-$
1W#
1[#
1g#
1s#
1%$
1Q#
b1000 >
1T
1`
0d
1h
1&"
19"
1E"
0I"
1M"
1i"
1|"
1*#
0.#
12#
1N#
1a#
1m#
0q#
1u#
13$
1F$
1R$
0V$
1Z$
1v$
1+%
17%
0;%
1?%
1[%
1n%
1z%
0~%
1$&
1@&
1S&
1_&
0c&
1g&
1%'
b11001001001001 B
b11001001001001 #
b11001001001001 1
b11001001001001 <
b1101101100010010 A
b1101101100010010 "
b1101101100010010 /
b1101101100010010 :
b100111 8
b11001001001001 )
b1101101100010010 (
1*
14
b11 ,
b11 6
b11 @
b1001101101111110 +
b1001101101111110 5
b1001101101111110 ?
b1001101101111110 E
b1001101101111110 *"
b1001101101111110 m"
b1001101101111110 R#
b1001101101111110 7$
b1001101101111110 z$
b1001101101111110 _%
b1001101101111110 D&
b0 '
b0 2
b0 =
b110 &
b110 0
b110 ;
17
1-
1!
#3910
b100111 %
#3950
07
0-
0!
#4000
0M&
0e&
0u&
0g#
1E&
1Y&
1]&
1m&
1y&
1}&
1S#
0W#
0[#
1_#
1c#
0s#
0{#
0%$
0)$
1-$
0Q#
1C&
b10000000 >
1H
0L
0P
0T
0X
0h
1p
0x
1|
1""
1-"
01"
05"
09"
0="
0M"
1U"
0]"
1a"
1e"
1p"
0t"
0x"
0|"
0"#
02#
1:#
0B#
1F#
1J#
1U#
0Y#
0]#
0a#
0e#
0u#
1}#
0'$
1+$
1/$
1:$
0>$
0B$
0F$
0J$
0Z$
1b$
0j$
1n$
1r$
1}$
0#%
0'%
0+%
0/%
0?%
1G%
0O%
1S%
1W%
1b%
0f%
0j%
0n%
0r%
0$&
1,&
04&
18&
1<&
1G&
0K&
0O&
0S&
0W&
0g&
1o&
0w&
1{&
1!'
b1010110111011100 B
b1010110111011100 #
b1010110111011100 1
b1010110111011100 <
b1001101000001011 A
b1001101000001011 "
b1001101000001011 /
b1001101000001011 :
00$
1($
1v#
1j#
1^#
1Z#
0V#
b101000 8
b1010110111011100 )
b1001101000001011 (
b111 ,
b111 6
b111 @
b1110111001100001 +
b1110111001100001 5
b1110111001100001 ?
b1110111001100001 E
b1110111001100001 *"
b1110111001100001 m"
b1110111001100001 R#
b1110111001100001 7$
b1110111001100001 z$
b1110111001100001 _%
b1110111001100001 D&
b10 '
b10 2
b10 =
b1 &
b1 0
b1 ;
17
1-
1!
#4001
0-$
1%$
1s#
1g#
1[#
1W#
0S#
0.$
1&$
1t#
1h#
1\#
1X#
0T#
b1001101101111110 P#
#4010
b101000 %
#4050
07
0-
0!
#4100
0)%
0E%
1{$
11%
15%
19%
1I%
1M%
0E&
0Y&
0]&
0}&
1M&
0U&
0a&
1e&
1i&
0m&
1u&
0y&
1#'
1y$
0C&
b100000 >
1P
1X
1d
1h
0l
0p
1x
0|
0&"
15"
1="
1I"
1M"
0Q"
0U"
1]"
0a"
0i"
1x"
1"#
1.#
12#
06#
0:#
1B#
0F#
0N#
1]#
1e#
1q#
1u#
0y#
0}#
1'$
0+$
03$
1B$
1J$
1V$
1Z$
0^$
0b$
1j$
0n$
0v$
1'%
1/%
1;%
1?%
0C%
0G%
1O%
0S%
0[%
1j%
1r%
1~%
1$&
0(&
0,&
14&
08&
0@&
1O&
1W&
1c&
1g&
0k&
0o&
1w&
0{&
0%'
b11001001001001 B
b11001001001001 #
b11001001001001 1
b11001001001001 <
b1101101100010010 A
b1101101100010010 "
b1101101100010010 /
b1101101100010010 :
b101001 8
1H&
0P&
1\&
1`&
0h&
1p&
0x&
1|&
1"'
b11001001001001 )
b1101101100010010 (
b101 ,
b101 6
b101 @
b101100111110101 +
b101100111110101 5
b101100111110101 ?
b101100111110101 E
b101100111110101 *"
b101100111110101 m"
b101100111110101 R#
b101100111110101 7$
b101100111110101 z$
b101100111110101 _%
b101100111110101 D&
b0 '
b0 2
b0 =
b110 &
b110 0
b110 ;
17
1-
1!
#4101
1E&
0M&
1Y&
1]&
0e&
1m&
0u&
1y&
1}&
1F&
0N&
1Z&
1^&
0f&
1n&
0v&
1z&
1~&
b1110111001100001 B&
#4110
b101001 %
#4150
07
0-
0!
#4200
0W#
0[#
0g#
0k#
0s#
0w#
0!$
1o#
1{#
1)$
09%
0M%
0{$
1%%
1)%
01%
05%
1=%
1E%
0I%
0Q%
1U%
0Y%
1Q#
0y$
b1000 >
0H
0P
1T
0\
0`
0h
1p
0t
1|
0""
1&"
0-"
05"
19"
0A"
0E"
0M"
1U"
0Y"
1a"
0e"
1i"
0p"
0x"
1|"
0&#
0*#
02#
1:#
0>#
1F#
0J#
1N#
0U#
0]#
1a#
0i#
0m#
0u#
1}#
0#$
1+$
0/$
13$
0:$
0B$
1F$
0N$
0R$
0Z$
1b$
0f$
1n$
0r$
1v$
0}$
0'%
1+%
03%
07%
0?%
1G%
0K%
1S%
0W%
1[%
0b%
0j%
1n%
0v%
0z%
0$&
1,&
00&
18&
0<&
1@&
0G&
0O&
1S&
0[&
0_&
0g&
1o&
0s&
1{&
0!'
1%'
b100010100011100 B
b100010100011100 #
b100010100011100 1
b100010100011100 <
b1001101000001011 A
b1001101000001011 "
b1001101000001011 /
b1001101000001011 :
1P%
1L%
0H%
1<%
18%
14%
0,%
1~$
b101010 8
b101100111110101 )
b1001101000001011 (
b11 ,
b11 6
b11 @
b1011010010011000 +
b1011010010011000 5
b1011010010011000 ?
b1011010010011000 E
b1011010010011000 *"
b1011010010011000 m"
b1011010010011000 R#
b1011010010011000 7$
b1011010010011000 z$
b1011010010011000 _%
b1011010010011000 D&
b101 '
b101 2
b101 =
b1 &
b1 0
b1 ;
17
1-
1!
#4201
1M%
1I%
0E%
19%
15%
11%
0)%
1{$
b101100111110101 B
b101100111110101 #
b101100111110101 1
b101100111110101 <
1N%
1J%
0F%
1:%
16%
12%
0*%
1|$
b101100111110101 x$
#4210
b101010 %
#4250
07
0-
0!
#4300
0F
0j
0z
1g#
1w#
1!$
1J
1N
1f
1~
1$"
1W#
1[#
1c#
1k#
0o#
1s#
0{#
0)$
0-$
1D
0Q#
b1 >
1L
1P
0X
1`
0d
1h
0p
0|
1""
11"
15"
0="
1E"
0I"
1M"
0U"
0a"
1e"
1t"
1x"
0"#
1*#
0.#
12#
0:#
0F#
1J#
1Y#
1]#
0e#
1m#
0q#
1u#
0}#
0+$
1/$
1>$
1B$
0J$
1R$
0V$
1Z$
0b$
0n$
1r$
1#%
1'%
0/%
17%
0;%
1?%
0G%
0S%
1W%
1f%
1j%
0r%
1z%
0~%
1$&
0,&
08&
1<&
1K&
1O&
0W&
1_&
0c&
1g&
0o&
0{&
1!'
b1010110111011100 B
b1010110111011100 #
b1010110111011100 1
b1010110111011100 <
b11101100010 A
b11101100010 "
b11101100010 /
b11101100010 :
b101011 8
0Z#
0^#
0j#
0n#
1r#
0v#
0z#
1~#
0$$
1,$
b1010110111011100 )
b11101100010 (
b0 ,
b0 6
b0 @
b1101000101001110 +
b1101000101001110 5
b1101000101001110 ?
b1101000101001110 E
b1101000101001110 *"
b1101000101001110 m"
b1101000101001110 R#
b1101000101001110 7$
b1101000101001110 z$
b1101000101001110 _%
b1101000101001110 D&
b10 '
b10 2
b10 =
b100 &
b100 0
b100 ;
17
1-
1!
#4301
0W#
0[#
0g#
0k#
1o#
0s#
0w#
1{#
0!$
1)$
0X#
0\#
0h#
0l#
1p#
0t#
0x#
1|#
0"$
1*$
b1011010010011000 P#
#4310
b101011 %
#4350
07
0-
0!
#4400
1F
0J
0N
0~
1R
0Z
0b
0f
1j
0n
1v
1z
0$"
0D
b0 >
0T
1\
1d
0h
1l
1p
0x
1|
0&"
09"
1A"
1I"
0M"
1Q"
1U"
0]"
1a"
0i"
0|"
1&#
1.#
02#
16#
1:#
0B#
1F#
0N#
0a#
1i#
1q#
0u#
1y#
1}#
0'$
1+$
03$
0F$
1N$
1V$
0Z$
1^$
1b$
0j$
1n$
0v$
0+%
13%
1;%
0?%
1C%
1G%
0O%
1S%
0[%
0n%
1v%
1~%
0$&
1(&
1,&
04&
18&
0@&
0S&
1[&
1c&
0g&
1k&
1o&
0w&
1{&
0%'
b1101101100010010 B
b1101101100010010 #
b1101101100010010 1
b1101101100010010 <
b1001101000001011 A
b1001101000001011 "
b1001101000001011 /
b1001101000001011 :
1'"
1#"
0}
0m
1i
1Q
1M
0I
b101100 8
b1101101100010010 )
b1001101000001011 (
0*
04
b111 ,
b111 6
b111 @
b110011011100110 +
b110011011100110 5
b110011011100110 ?
b110011011100110 E
b110011011100110 *"
b110011011100110 m"
b110011011100110 R#
b110011011100110 7$
b110011011100110 z$
b110011011100110 _%
b110011011100110 D&
b110 '
b110 2
b110 =
b1 &
b1 0
b1 ;
17
1-
1!
#4401
1$"
1~
0z
0j
1f
1N
1J
0F
1%"
1!"
0{
0k
1g
1O
1K
0G
b1101000101001110 C
#4410
b101100 %
#4450
07
0-
0!
#4500
0^
1V
1b
1j
1n
1r
1z
1D
b1 >
1T
1X
0\
0`
1h
1t
1x
1&"
19"
1="
0A"
0E"
1M"
1Y"
1]"
1i"
1|"
1"#
0&#
0*#
12#
1>#
1B#
1N#
1a#
1e#
0i#
0m#
1u#
1#$
1'$
13$
1F$
1J$
0N$
0R$
1Z$
1f$
1j$
1v$
1+%
1/%
03%
07%
1?%
1K%
1O%
1[%
1n%
1r%
0v%
0z%
1$&
10&
14&
1@&
1S&
1W&
0[&
0_&
1g&
1s&
1w&
1%'
b101100111110101 B
b101100111110101 #
b101100111110101 1
b101100111110101 <
b1010110111011100 A
b1010110111011100 "
b1010110111011100 /
b1010110111011100 :
b101101 8
b101100111110101 )
b1010110111011100 (
1*
14
b0 ,
b0 6
b0 @
b1111111110011110 +
b1111111110011110 5
b1111111110011110 ?
b1111111110011110 E
b1111111110011110 *"
b1111111110011110 m"
b1111111110011110 R#
b1111111110011110 7$
b1111111110011110 z$
b1111111110011110 _%
b1111111110011110 D&
b101 '
b101 2
b101 =
b10 &
b10 0
b10 ;
17
1-
1!
#4510
b101101 %
#4550
07
0-
0!
#4600
1^
0_#
0o#
0{#
0%$
0)$
01$
0V
1S#
1W#
1s#
1-$
0F
1N
1R
0b
0j
0n
0r
1v
0z
1$"
0D
1Q#
b1000 >
1H
0P
0T
0d
0l
0p
0t
0x
0|
0&"
1-"
05"
09"
0I"
0Q"
0U"
0Y"
0]"
0a"
0i"
1p"
0x"
0|"
0.#
06#
0:#
0>#
0B#
0F#
0N#
1U#
0]#
0a#
0q#
0y#
0}#
0#$
0'$
0+$
03$
1:$
0B$
0F$
0V$
0^$
0b$
0f$
0j$
0n$
0v$
1}$
0'%
0+%
0;%
0C%
0G%
0K%
0O%
0S%
0[%
1b%
0j%
0n%
0~%
0(&
0,&
00&
04&
08&
0@&
1G&
0O&
0S&
0c&
0k&
0o&
0s&
0w&
0{&
0%'
b1010110111011100 B
b1010110111011100 #
b1010110111011100 1
b1010110111011100 <
b1101000101001110 A
b1101000101001110 "
b1101000101001110 /
b1101000101001110 :
1}
1u
1q
1m
1e
0a
1Y
b101110 8
b1010110111011100 )
b1111111110011110 (
b11 ,
b11 6
b11 @
b100000100010011 +
b100000100010011 5
b100000100010011 ?
b100000100010011 E
b100000100010011 *"
b100000100010011 m"
b100000100010011 R#
b100000100010011 7$
b100000100010011 z$
b100000100010011 _%
b100000100010011 D&
b10 '
b10 2
b10 =
b0 &
b0 0
b0 ;
17
1-
1!
#4601
1z
1r
1n
1j
1b
0^
1V
b1111111110011110 A
b1111111110011110 "
b1111111110011110 /
b1111111110011110 :
1{
1s
1o
1k
1c
0_
1W
b1111111110011110 C
#4610
b101110 %
#4650
07
0-
0!
#4700
1_#
1{#
1%$
0s#
0S#
0W#
0[#
1c#
0k#
1o#
0w#
0!$
1)$
0-$
11$
0Q#
b0 >
0H
0L
1P
0X
1`
1d
1l
1t
1|
0""
1&"
0-"
01"
15"
0="
1E"
1I"
1Q"
1Y"
1a"
0e"
1i"
0p"
0t"
1x"
0"#
1*#
1.#
16#
1>#
1F#
0J#
1N#
0U#
0Y#
1]#
0e#
1m#
1q#
1y#
1#$
1+$
0/$
13$
0:$
0>$
1B$
0J$
1R$
1V$
1^$
1f$
1n$
0r$
1v$
0}$
0#%
1'%
0/%
17%
1;%
1C%
1K%
1S%
0W%
1[%
0b%
0f%
1j%
0r%
1z%
1~%
1(&
10&
18&
0<&
1@&
0G&
0K&
1O&
0W&
1_&
1c&
1k&
1s&
1{&
0!'
1%'
b1101101100010010 A
b1101101100010010 "
b1101101100010010 /
b1101101100010010 :
b101111 8
1V#
1Z#
0b#
0r#
1v#
0~#
0($
0,$
10$
04$
b1101101100010010 (
0*
04
b1 ,
b1 6
b1 @
b1010101111000100 +
b1010101111000100 5
b1010101111000100 ?
b1010101111000100 E
b1010101111000100 *"
b1010101111000100 m"
b1010101111000100 R#
b1010101111000100 7$
b1010101111000100 z$
b1010101111000100 _%
b1010101111000100 D&
b110 &
b110 0
b110 ;
17
1-
1!
#4701
1S#
1W#
0_#
0o#
1s#
0{#
0%$
0)$
1-$
01$
1T#
1X#
0`#
0p#
1t#
0|#
0&$
0*$
1.$
02$
b100000100010011 P#
#4710
b101111 %
#4750
07
0-
0!
#4800
1L
0`
0h
0l
0t
1x
0|
11"
0E"
0M"
0Q"
0Y"
1]"
0a"
1t"
0*#
02#
06#
0>#
1B#
0F#
1Y#
0m#
0u#
0y#
0#$
1'$
0+$
1>$
0R$
0Z$
0^$
0f$
1j$
0n$
1#%
07%
0?%
0C%
0K%
1O%
0S%
1f%
0z%
0$&
0(&
00&
14&
08&
1K&
0_&
0g&
0k&
0s&
1w&
0{&
b1110111001100001 B
b1110111001100001 #
b1110111001100001 1
b1110111001100001 <
b11101100010 A
b11101100010 "
b11101100010 /
b11101100010 :
b110000 8
b1110111001100001 )
b11101100010 (
b10 ,
b10 6
b10 @
b1001000010000110 +
b1001000010000110 5
b1001000010000110 ?
b1001000010000110 E
b1001000010000110 *"
b1001000010000110 m"
b1001000010000110 R#
b1001000010000110 7$
b1001000010000110 z$
b1001000010000110 _%
b1001000010000110 D&
b111 '
b111 2
b111 =
b100 &
b100 0
b100 ;
17
1-
1!
#4810
b110000 %
#4850
07
0-
0!
#4900
0L
1h
1p
1t
0x
1""
01"
1M"
1U"
1Y"
0]"
1e"
0t"
12#
1:#
1>#
0B#
1J#
0Y#
1u#
1}#
1#$
0'$
1/$
0>$
1Z$
1b$
1f$
0j$
1r$
0#%
1?%
1G%
1K%
0O%
1W%
0f%
1$&
1,&
10&
04&
1<&
0K&
1g&
1o&
1s&
0w&
1!'
b101100111110101 B
b101100111110101 #
b101100111110101 1
b101100111110101 <
b1010110111011100 A
b1010110111011100 "
b1010110111011100 /
b1010110111011100 :
b110001 8
b101100111110101 )
b1010110111011100 (
b100 ,
b100 6
b100 @
b1100110110000100 +
b1100110110000100 5
b1100110110000100 ?
b1100110110000100 E
b1100110110000100 *"
b1100110110000100 m"
b1100110110000100 R#
b1100110110000100 7$
b1100110110000100 z$
b1100110110000100 _%
b1100110110000100 D&
b101 '
b101 2
b101 =
b10 &
b10 0
b10 ;
17
1-
1!
#4910
b110001 %
#4950
07
0-
0!
#5000
0S#
0c#
0-$
1[#
1_#
1o#
1!$
1)$
11$
1Q#
b1000 >
1L
1T
0p
1|
0""
11"
19"
0U"
1a"
0e"
1t"
1|"
0:#
1F#
0J#
1Y#
1a#
0}#
1+$
0/$
1>$
1F$
0b$
1n$
0r$
1#%
1+%
0G%
1S%
0W%
1f%
1n%
0,&
18&
0<&
1K&
1S&
0o&
1{&
0!'
b1001101000001011 B
b1001101000001011 #
b1001101000001011 1
b1001101000001011 <
b1001101000001011 A
b1001101000001011 "
b1001101000001011 /
b1001101000001011 :
b110010 8
b1001101000001011 )
b1001101000001011 (
1*
14
b11 ,
b11 6
b11 @
b1010100110001110 +
b1010100110001110 5
b1010100110001110 ?
b1010100110001110 E
b1010100110001110 *"
b1010100110001110 m"
b1010100110001110 R#
b1010100110001110 7$
b1010100110001110 z$
b1010100110001110 _%
b1010100110001110 D&
b1 '
b1 2
b1 =
b1 &
b1 0
b1 ;
17
1-
1!
#5010
b110010 %
#5050
07
0-
0!
#5100
1S#
0{$
05%
09%
0I%
0M%
0[#
0)$
01$
1!%
1E%
1Q%
1Y%
0_#
1c#
0g#
0o#
0{#
0!$
1-$
0Q#
1y$
b100000 >
0T
1X
1\
0d
1p
0t
1""
09"
1="
1A"
0I"
1U"
0Y"
1e"
0|"
1"#
1&#
0.#
1:#
0>#
1J#
0a#
1e#
1i#
0q#
1}#
0#$
1/$
0F$
1J$
1N$
0V$
1b$
0f$
1r$
0+%
1/%
13%
0;%
1G%
0K%
1W%
0n%
1r%
1v%
0~%
1,&
00&
1<&
0S&
1W&
1[&
0c&
1o&
0s&
1!'
b1110111001100001 A
b1110111001100001 "
b1110111001100001 /
b1110111001100001 :
b110011 8
0V#
1^#
1b#
0f#
1r#
1$$
1,$
00$
14$
b1110111001100001 (
b101 ,
b101 6
b101 @
b1110010100110110 +
b1110010100110110 5
b1110010100110110 ?
b1110010100110110 E
b1110010100110110 *"
b1110010100110110 m"
b1110010100110110 R#
b1110010100110110 7$
b1110010100110110 z$
b1110010100110110 _%
b1110010100110110 D&
b111 &
b111 0
b111 ;
17
1-
1!
#5101
0S#
1[#
1_#
0c#
1o#
1!$
1)$
0-$
11$
0T#
1\#
1`#
0d#
1p#
1"$
1*$
0.$
12$
b1010100110001110 P#
#5110
