#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_000000000094db00 .scope module, "ICARUS_TB" "ICARUS_TB" 2 5;
 .timescale -8 -9;
v00000000009b8410_0 .net "bank", 7 0, v000000000094f970_0;  1 drivers
v00000000009b8eb0_0 .var "bank_1", 7 0;
v00000000009b9130_0 .var "bank_2", 7 0;
v00000000009b84b0_0 .var "clk", 0 0;
v00000000009b9a90_0 .var "clk_1kHz", 0 0;
v00000000009b9b30_0 .net "data", 255 0, v00000000009b7540_0;  1 drivers
v00000000009b85f0_0 .var "data_1", 255 0;
v00000000009b91d0_0 .var "data_2", 255 0;
v00000000009b9270_0 .net "data_write_copy", 0 0, v00000000009b7680_0;  1 drivers
v00000000009b8ff0_0 .var "data_write_copy_1", 0 0;
v00000000009b9810_0 .var "data_write_copy_2", 0 0;
S_000000000094dc90 .scope module, "host_mux" "HOST_MUX" 2 53, 3 2 0, S_000000000094db00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "CLK_1kHz";
    .port_info 2 /INPUT 256 "DATA_1";
    .port_info 3 /INPUT 1 "DATA_WRITE_COPY_1";
    .port_info 4 /INPUT 8 "BANK_1";
    .port_info 5 /INPUT 256 "DATA_2";
    .port_info 6 /INPUT 1 "DATA_WRITE_COPY_2";
    .port_info 7 /INPUT 8 "BANK_2";
    .port_info 8 /OUTPUT 256 "DATA";
    .port_info 9 /OUTPUT 1 "DATA_WRITE_COPY";
    .port_info 10 /OUTPUT 8 "BANK";
P_000000000094f7f0 .param/l "MUX_DELAY" 0 3 19, C4<0000001111101000>;
L_000000000090d880 .functor AND 1, v00000000009b7ea0_0, L_00000000009b8370, C4<1>, C4<1>;
L_000000000094b740 .functor AND 1, L_00000000009b9db0, v00000000009b7400_0, C4<1>, C4<1>;
L_00000000009bac20 .functor AND 1, v00000000009b7cc0_0, L_00000000009b9ef0, C4<1>, C4<1>;
L_00000000009baec0 .functor AND 1, L_00000000009b9950, v00000000009b7e00_0, C4<1>, C4<1>;
L_00000000009bac90 .functor AND 1, v00000000009b87d0_0, L_00000000009b9770, C4<1>, C4<1>;
L_00000000009baf30 .functor AND 1, L_00000000009b94f0, v00000000009b8af0_0, C4<1>, C4<1>;
v000000000094f970_0 .var "BANK", 7 0;
v000000000094fa10_0 .net "BANK_1", 7 0, v00000000009b8eb0_0;  1 drivers
v000000000094fab0_0 .net "BANK_2", 7 0, v00000000009b9130_0;  1 drivers
v00000000009b74a0_0 .net "CLK", 0 0, v00000000009b84b0_0;  1 drivers
v00000000009b7fe0_0 .net "CLK_1kHz", 0 0, v00000000009b9a90_0;  1 drivers
v00000000009b7540_0 .var "DATA", 255 0;
v00000000009b77c0_0 .net "DATA_1", 255 0, v00000000009b85f0_0;  1 drivers
v00000000009b75e0_0 .net "DATA_2", 255 0, v00000000009b91d0_0;  1 drivers
v00000000009b7680_0 .var "DATA_WRITE_COPY", 0 0;
v00000000009b7720_0 .net "DATA_WRITE_COPY_1", 0 0, v00000000009b8ff0_0;  1 drivers
v00000000009b70e0_0 .net "DATA_WRITE_COPY_2", 0 0, v00000000009b9810_0;  1 drivers
v00000000009b7900_0 .net *"_s1", 0 0, L_00000000009b8370;  1 drivers
v00000000009b7ae0_0 .net *"_s13", 0 0, L_00000000009b9950;  1 drivers
v00000000009b7f40_0 .net *"_s17", 0 0, L_00000000009b9770;  1 drivers
v00000000009b7b80_0 .net *"_s21", 0 0, L_00000000009b94f0;  1 drivers
v00000000009b7860_0 .net *"_s5", 0 0, L_00000000009b9db0;  1 drivers
v00000000009b7180_0 .net *"_s9", 0 0, L_00000000009b9ef0;  1 drivers
v00000000009b7d60_0 .net "clk_1kHz_fe", 0 0, L_00000000009baf30;  1 drivers
v00000000009b79a0_0 .net "clk_1kHz_re", 0 0, L_00000000009bac90;  1 drivers
v00000000009b7220_0 .net "copy_1_fe", 0 0, L_000000000094b740;  1 drivers
v00000000009b7360_0 .net "copy_1_re", 0 0, L_000000000090d880;  1 drivers
v00000000009b7a40_0 .net "copy_2_fe", 0 0, L_00000000009baec0;  1 drivers
v00000000009b7c20_0 .net "copy_2_re", 0 0, L_00000000009bac20;  1 drivers
v00000000009b72c0_0 .var "counter", 15 0;
v00000000009b7ea0_0 .var "hri1", 0 0;
v00000000009b7400_0 .var "hri2", 0 0;
v00000000009b7cc0_0 .var "hri3", 0 0;
v00000000009b7e00_0 .var "hri4", 0 0;
v00000000009b87d0_0 .var "hri5", 0 0;
v00000000009b8af0_0 .var "hri6", 0 0;
E_000000000094ebf0 .event posedge, v00000000009b74a0_0;
L_00000000009b8370 .reduce/nor v00000000009b7400_0;
L_00000000009b9db0 .reduce/nor v00000000009b7ea0_0;
L_00000000009b9ef0 .reduce/nor v00000000009b7e00_0;
L_00000000009b9950 .reduce/nor v00000000009b7cc0_0;
L_00000000009b9770 .reduce/nor v00000000009b8af0_0;
L_00000000009b94f0 .reduce/nor v00000000009b87d0_0;
    .scope S_000000000094dc90;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000009b7680_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000000000094f970_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v00000000009b7540_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000000009b72c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000009b7ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000009b7400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000009b7cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000009b7e00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000009b87d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000009b8af0_0, 0;
    %end;
    .thread T_0;
    .scope S_000000000094dc90;
T_1 ;
    %wait E_000000000094ebf0;
    %load/vec4 v00000000009b7720_0;
    %assign/vec4 v00000000009b7ea0_0, 0;
    %load/vec4 v00000000009b7ea0_0;
    %assign/vec4 v00000000009b7400_0, 0;
    %load/vec4 v00000000009b70e0_0;
    %assign/vec4 v00000000009b7cc0_0, 0;
    %load/vec4 v00000000009b7cc0_0;
    %assign/vec4 v00000000009b7e00_0, 0;
    %load/vec4 v00000000009b7fe0_0;
    %assign/vec4 v00000000009b87d0_0, 0;
    %load/vec4 v00000000009b87d0_0;
    %assign/vec4 v00000000009b8af0_0, 0;
    %load/vec4 v00000000009b7680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000009b7680_0, 0;
T_1.0 ;
    %load/vec4 v00000000009b79a0_0;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000000009b72c0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v00000000009b72c0_0;
    %subi 1, 0, 16;
    %assign/vec4 v00000000009b72c0_0, 0;
T_1.2 ;
    %load/vec4 v00000000009b7360_0;
    %load/vec4 v00000000009b72c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v00000000009b77c0_0;
    %assign/vec4 v00000000009b7540_0, 0;
    %load/vec4 v000000000094fa10_0;
    %assign/vec4 v000000000094f970_0, 0;
T_1.4 ;
    %load/vec4 v00000000009b7220_0;
    %load/vec4 v00000000009b72c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000009b7680_0, 0;
T_1.6 ;
    %load/vec4 v00000000009b7c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %pushi/vec4 1000, 0, 16;
    %assign/vec4 v00000000009b72c0_0, 0;
    %load/vec4 v00000000009b75e0_0;
    %assign/vec4 v00000000009b7540_0, 0;
    %load/vec4 v000000000094fab0_0;
    %assign/vec4 v000000000094f970_0, 0;
T_1.8 ;
    %load/vec4 v00000000009b7a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000009b7680_0, 0;
T_1.10 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000000000094db00;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000009b84b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000009b9a90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000000009b8eb0_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v00000000009b85f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000009b8ff0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000000009b9130_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v00000000009b91d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000009b9810_0, 0;
    %vpi_call 2 31 "$dumpfile", "vcd\134icarus_tb.vcd" {0 0 0};
    %vpi_call 2 32 "$dumpvars", 32'sb00000000000000000000000000000000, S_000000000094db00 {0 0 0};
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000009b9810_0, 0;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000009b9810_0, 0;
    %delay 80, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v00000000009b8eb0_0, 0;
    %delay 0, 0;
    %pushi/vec4 1, 0, 256;
    %assign/vec4 v00000000009b85f0_0, 0;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000009b8ff0_0, 0;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000009b8ff0_0, 0;
    %delay 80, 0;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v00000000009b9130_0, 0;
    %delay 0, 0;
    %pushi/vec4 2, 0, 256;
    %assign/vec4 v00000000009b91d0_0, 0;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000009b9810_0, 0;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000009b9810_0, 0;
    %delay 200, 0;
    %vpi_call 2 47 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_000000000094db00;
T_3 ;
    %delay 10, 0;
    %load/vec4 v00000000009b84b0_0;
    %nor/r;
    %assign/vec4 v00000000009b84b0_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_000000000094db00;
T_4 ;
    %delay 100, 0;
    %load/vec4 v00000000009b9a90_0;
    %nor/r;
    %assign/vec4 v00000000009b9a90_0, 0;
    %jmp T_4;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "ICARUS_TB.v";
    "./HOST_MUX.v";
