//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-28845127
// Cuda compilation tools, release 11.0, V11.0.221
// Based on LLVM 3.4svn
//

.version 7.0
.target sm_52
.address_size 64

	// .weak	_ZNK6thrust2mr15memory_resourceINS_10device_ptrIvEEE11do_is_equalERKS4_
.weak .func  (.param .b32 func_retval0) _ZNK6thrust2mr15memory_resourceINS_10device_ptrIvEEE11do_is_equalERKS4_
(
	.param .b64 _ZNK6thrust2mr15memory_resourceINS_10device_ptrIvEEE11do_is_equalERKS4__param_0,
	.param .b64 _ZNK6thrust2mr15memory_resourceINS_10device_ptrIvEEE11do_is_equalERKS4__param_1
)
;
.weak .func  (.param .b32 func_retval0) _ZNK6thrust2mr15memory_resourceINS_8cuda_cub7pointerIvEEE11do_is_equalERKS5_
(
	.param .b64 _ZNK6thrust2mr15memory_resourceINS_8cuda_cub7pointerIvEEE11do_is_equalERKS5__param_0,
	.param .b64 _ZNK6thrust2mr15memory_resourceINS_8cuda_cub7pointerIvEEE11do_is_equalERKS5__param_1
)
;
.extern .func  (.param .b32 func_retval0) vprintf
(
	.param .b64 vprintf_param_0,
	.param .b64 vprintf_param_1
)
;
.extern .func  (.param .b64 func_retval0) malloc
(
	.param .b64 malloc_param_0
)
;
.extern .func free
(
	.param .b64 free_param_0
)
;
.weak .global .align 8 .b8 _ZTVSt9exception[40];
.weak .global .align 8 .b8 _ZTVSt9bad_alloc[40];
.weak .global .align 8 .b8 _ZTVN6thrust6system14error_categoryE[72];
.weak .global .align 8 .b8 _ZTVN6thrust6system8cuda_cub6detail19cuda_error_categoryE[72];
.weak .global .align 8 .b8 _ZTVN6thrust6system6detail9bad_allocE[40];
.weak .global .align 8 .b8 _ZTVN7qsketch6SketchIjjEE[64];
.weak .global .align 8 .b8 _ZTVN7qsketch10Sketch_GPUIjjjjNS_12hash_mul_addIjjjEEEE[72];
.weak .global .align 8 .b8 _ZTVN7qsketch17Sketch_GPU_ThreadIjjjjNS_12hash_mul_addIjjjEEEE[72];
.weak .global .align 8 .b8 _ZTVN7qsketch13Unordered_MapIjjEE[72];
.weak .global .align 8 .b8 _ZTVN7qsketch17Unordered_Map_GPUIjjEE[72];
.weak .global .align 8 .b8 _ZTVN7qsketch15Sketch_GPU_WarpIjjjjNS_12hash_mul_addIjjjEEEE[72];
.weak .global .align 8 .b8 _ZTVN7qsketch19Sketch_GPU_Sub_WarpIjjjjNS_12hash_mul_addIjjjEEEE[72];
.weak .global .align 8 .b8 _ZTVN7qsketch25Sketch_GPU_Sub_Warp_LevelIjjjjNS_12hash_mul_addIjjjEEEE[80];
.weak .global .align 8 .b8 _ZTVN7qsketch5ToolsIjEE[64];
.weak .global .align 8 .b8 _ZTVN7qsketch9CPU_ToolsIjEE[64];
.weak .global .align 8 .b8 _ZTVN7qsketch9GPU_ToolsIjEE[64];
.weak .global .align 8 .b8 _ZTVN7qsketch16Curand_GPU_ToolsIjEE[64];
.weak .global .align 8 .u64 _ZTVN6thrust2mr15memory_resourceINS_10device_ptrIvEEEE[7] = {0, 0, 0, 0, 0, 0, _ZNK6thrust2mr15memory_resourceINS_10device_ptrIvEEE11do_is_equalERKS4_};
.weak .global .align 8 .u64 _ZTVN6thrust2mr15memory_resourceINS_8cuda_cub7pointerIvEEEE[7] = {0, 0, 0, 0, 0, 0, _ZNK6thrust2mr15memory_resourceINS_8cuda_cub7pointerIvEEE11do_is_equalERKS5_};
.weak .global .align 8 .u64 _ZTVN6thrust6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS_8cuda_cub7pointerIvEEEE[7] = {0, 0, 0, 0, 0, 0, _ZNK6thrust2mr15memory_resourceINS_8cuda_cub7pointerIvEEE11do_is_equalERKS5_};
.weak .global .align 8 .u64 _ZTVN6thrust26device_ptr_memory_resourceINS_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS_8cuda_cub7pointerIvEEEEEE[7] = {0, 0, 0, 0, 0, 0, _ZNK6thrust2mr15memory_resourceINS_10device_ptrIvEEE11do_is_equalERKS4_};
.weak .shared .align 4 .b8 _ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_jEEvT0_T1_T2_T3_T4_E12temp_storage[44];
.weak .shared .align 4 .b8 _ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage[44];
.weak .shared .align 4 .b8 _ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4_E12temp_storage[44];
.weak .shared .align 4 .b8 _ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_jEEvT0_T1_T2_T3_T4_E12temp_storage[44];
.weak .shared .align 4 .b8 _ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage[44];
.weak .shared .align 4 .b8 _ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4_E12temp_storage[44];
.weak .shared .align 8 .b8 _ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlliN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPliS4_lEEvT0_T1_T2_T3_T4_E12temp_storage[80];
.weak .shared .align 8 .b8 _ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIlliN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPliS4_EEvT0_T1_T2_NS_13GridEvenShareISL_EET3_E12temp_storage[80];
.weak .shared .align 8 .b8 _ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlliN6thrust4plusIlEEE9Policy600EPlS7_iS4_lEEvT0_T1_T2_T3_T4_E12temp_storage[80];
.weak .shared .align 8 .b8 _ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlllN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPllS4_lEEvT0_T1_T2_T3_T4_E12temp_storage[80];
.weak .shared .align 8 .b8 _ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIlllN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPllS4_EEvT0_T1_T2_NS_13GridEvenShareISL_EET3_E12temp_storage[80];
.weak .shared .align 8 .b8 _ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlllN6thrust4plusIlEEE9Policy600EPlS7_lS4_lEEvT0_T1_T2_T3_T4_E12temp_storage[80];
.weak .shared .align 4 .b8 _ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_jEEvT0_T1_T2_T3_T4_E12temp_storage[44];
.weak .shared .align 4 .b8 _ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage[44];
.weak .shared .align 4 .b8 _ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4_E12temp_storage[44];
.weak .shared .align 4 .b8 _ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_jEEvT0_T1_T2_T3_T4_E12temp_storage[44];
.weak .shared .align 4 .b8 _ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage[44];
.weak .shared .align 4 .b8 _ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4_E12temp_storage[44];
.weak .shared .align 8 .b8 _ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_dEEvT0_T1_T2_T3_T4_E12temp_storage[80];
.weak .shared .align 8 .b8 _ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage[80];
.weak .shared .align 8 .b8 _ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600EPdS7_iS4_dEEvT0_T1_T2_T3_T4_E12temp_storage[80];
.weak .shared .align 8 .b8 _ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_dEEvT0_T1_T2_T3_T4_E12temp_storage[80];
.weak .shared .align 8 .b8 _ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage[80];
.weak .shared .align 8 .b8 _ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600EPdS7_lS4_dEEvT0_T1_T2_T3_T4_E12temp_storage[80];
.weak .shared .align 8 .b8 _ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_dEEvT0_T1_T2_T3_T4_E12temp_storage[80];
.weak .shared .align 8 .b8 _ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddiN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage[80];
.weak .shared .align 8 .b8 _ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust4plusIdEEE9Policy600EPdS7_iS4_dEEvT0_T1_T2_T3_T4_E12temp_storage[80];
.weak .shared .align 8 .b8 _ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_dEEvT0_T1_T2_T3_T4_E12temp_storage[80];
.weak .shared .align 8 .b8 _ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddlN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage[80];
.weak .shared .align 8 .b8 _ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust4plusIdEEE9Policy600EPdS7_lS4_dEEvT0_T1_T2_T3_T4_E12temp_storage[80];
.weak .global .align 8 .b8 _ZTVN7qsketch5ToolsIhEE[64];
.weak .global .align 8 .b8 _ZTVN7qsketch9CPU_ToolsIhEE[64];
.weak .global .align 8 .b8 _ZTVN7qsketch9GPU_ToolsIhEE[64];
.weak .shared .align 1 .b8 _ZZN7qsketch22Sketch_GPU_Warp_Kernel13insert_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPhmmPvE9hash_mask[16];
.weak .shared .align 1 .b8 _ZZN7qsketch22Sketch_GPU_Warp_Kernel13search_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPS7_S7_PhmmPvE9hash_mask[16];
.weak .shared .align 1 .b8 _ZZN7qsketch26Sketch_GPU_Sub_Warp_Kernel13insert_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPhmmPvE9hash_mask[16];
.weak .shared .align 1 .b8 _ZZN7qsketch26Sketch_GPU_Sub_Warp_Kernel13search_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPS7_S7_PhmmPvE9hash_mask[16];
.weak .shared .align 1 .b8 _ZZN7qsketch32Sketch_GPU_Sub_Warp_Level_Kernel13insert_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EES8_mRKT3_NS_11Device_SeedIT2_EEPhmmPvE9hash_mask[16];
.weak .shared .align 4 .b8 _ZZN7qsketch32Sketch_GPU_Sub_Warp_Level_Kernel21calculation_s2_searchIjjjjNS_12hash_mul_addIjjjEEEEvPT0_S4_RKS4_S7_RNS_17Device_Hash_TableIS4_EESA_S5_PhRKmRKjRKhRKT_SD_SD_SD_SF_E15thread_min_high[16];
.weak .shared .align 1 .b8 _ZZN7qsketch32Sketch_GPU_Sub_Warp_Level_Kernel13search_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EES8_mRKT3_NS_11Device_SeedIT2_EEPS7_S7_PhmmPvE9hash_mask[16];
.global .align 8 .u64 __nv_static_52__40_tmpxft_000058a9_00000000_22_main_cpp1_ii_seed_sz__ZN61_INTERNAL_40_tmpxft_000058a9_00000000_22_main_cpp1_ii_seed_sz7qsketch11device_bitsIhEE = 8;
.global .align 1 .b8 __nv_static_52__40_tmpxft_000058a9_00000000_22_main_cpp1_ii_seed_sz__ZN61_INTERNAL_40_tmpxft_000058a9_00000000_22_main_cpp1_ii_seed_sz6thrust6system6detail10sequential3seqE[1];
.global .align 1 .b8 __nv_static_52__40_tmpxft_000058a9_00000000_22_main_cpp1_ii_seed_sz__ZN61_INTERNAL_40_tmpxft_000058a9_00000000_22_main_cpp1_ii_seed_sz6thrust6system3cpp3parE[1];
.global .align 1 .b8 __nv_static_52__40_tmpxft_000058a9_00000000_22_main_cpp1_ii_seed_sz__ZN61_INTERNAL_40_tmpxft_000058a9_00000000_22_main_cpp1_ii_seed_sz6thrust8cuda_cub3parE[1];
.global .align 1 .b8 __nv_static_52__40_tmpxft_000058a9_00000000_22_main_cpp1_ii_seed_sz__ZN61_INTERNAL_40_tmpxft_000058a9_00000000_22_main_cpp1_ii_seed_sz6thrust12placeholders2_1E[1];
.global .align 1 .b8 __nv_static_52__40_tmpxft_000058a9_00000000_22_main_cpp1_ii_seed_sz__ZN61_INTERNAL_40_tmpxft_000058a9_00000000_22_main_cpp1_ii_seed_sz6thrust12placeholders2_2E[1];
.global .align 1 .b8 __nv_static_52__40_tmpxft_000058a9_00000000_22_main_cpp1_ii_seed_sz__ZN61_INTERNAL_40_tmpxft_000058a9_00000000_22_main_cpp1_ii_seed_sz6thrust12placeholders2_3E[1];
.global .align 1 .b8 __nv_static_52__40_tmpxft_000058a9_00000000_22_main_cpp1_ii_seed_sz__ZN61_INTERNAL_40_tmpxft_000058a9_00000000_22_main_cpp1_ii_seed_sz6thrust12placeholders2_4E[1];
.global .align 1 .b8 __nv_static_52__40_tmpxft_000058a9_00000000_22_main_cpp1_ii_seed_sz__ZN61_INTERNAL_40_tmpxft_000058a9_00000000_22_main_cpp1_ii_seed_sz6thrust12placeholders2_5E[1];
.global .align 1 .b8 __nv_static_52__40_tmpxft_000058a9_00000000_22_main_cpp1_ii_seed_sz__ZN61_INTERNAL_40_tmpxft_000058a9_00000000_22_main_cpp1_ii_seed_sz6thrust12placeholders2_6E[1];
.global .align 1 .b8 __nv_static_52__40_tmpxft_000058a9_00000000_22_main_cpp1_ii_seed_sz__ZN61_INTERNAL_40_tmpxft_000058a9_00000000_22_main_cpp1_ii_seed_sz6thrust12placeholders2_7E[1];
.global .align 1 .b8 __nv_static_52__40_tmpxft_000058a9_00000000_22_main_cpp1_ii_seed_sz__ZN61_INTERNAL_40_tmpxft_000058a9_00000000_22_main_cpp1_ii_seed_sz6thrust12placeholders2_8E[1];
.global .align 1 .b8 __nv_static_52__40_tmpxft_000058a9_00000000_22_main_cpp1_ii_seed_sz__ZN61_INTERNAL_40_tmpxft_000058a9_00000000_22_main_cpp1_ii_seed_sz6thrust12placeholders2_9E[1];
.global .align 1 .b8 __nv_static_52__40_tmpxft_000058a9_00000000_22_main_cpp1_ii_seed_sz__ZN61_INTERNAL_40_tmpxft_000058a9_00000000_22_main_cpp1_ii_seed_sz6thrust12placeholders3_10E[1];
.global .align 1 .b8 __nv_static_52__40_tmpxft_000058a9_00000000_22_main_cpp1_ii_seed_sz__ZN61_INTERNAL_40_tmpxft_000058a9_00000000_22_main_cpp1_ii_seed_sz6thrust3seqE[1];
.global .align 1 .b8 __nv_static_52__40_tmpxft_000058a9_00000000_22_main_cpp1_ii_seed_sz__ZN61_INTERNAL_40_tmpxft_000058a9_00000000_22_main_cpp1_ii_seed_sz6thrust6deviceE[1];
.global .align 1 .b8 $str[56] = {116, 101, 109, 112, 111, 114, 97, 114, 121, 95, 98, 117, 102, 102, 101, 114, 58, 58, 97, 108, 108, 111, 99, 97, 116, 101, 58, 32, 103, 101, 116, 95, 116, 101, 109, 112, 111, 114, 97, 114, 121, 95, 98, 117, 102, 102, 101, 114, 32, 102, 97, 105, 108, 101, 100, 0};
.global .align 1 .b8 $str1[4] = {37, 115, 10, 0};
.extern .global .align 8 .u64 _ZN7qsketch14default_values26DEVICE_NEXT_LEVEL_ID_STARTE;
.extern .global .align 4 .u32 _ZN7qsketch14default_values16DEVICE_WARP_SIZEE;

.weak .func  (.param .b32 func_retval0) _ZNK6thrust2mr15memory_resourceINS_10device_ptrIvEEE11do_is_equalERKS4_(
	.param .b64 _ZNK6thrust2mr15memory_resourceINS_10device_ptrIvEEE11do_is_equalERKS4__param_0,
	.param .b64 _ZNK6thrust2mr15memory_resourceINS_10device_ptrIvEEE11do_is_equalERKS4__param_1
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<2>;
	.reg .b64 	%rd<3>;


	ld.param.u64 	%rd1, [_ZNK6thrust2mr15memory_resourceINS_10device_ptrIvEEE11do_is_equalERKS4__param_0];
	ld.param.u64 	%rd2, [_ZNK6thrust2mr15memory_resourceINS_10device_ptrIvEEE11do_is_equalERKS4__param_1];
	setp.eq.s64	%p1, %rd1, %rd2;
	selp.u32	%r1, 1, 0, %p1;
	st.param.b32	[func_retval0+0], %r1;
	ret;
}

	// .weak	_ZNK6thrust2mr15memory_resourceINS_8cuda_cub7pointerIvEEE11do_is_equalERKS5_
.weak .func  (.param .b32 func_retval0) _ZNK6thrust2mr15memory_resourceINS_8cuda_cub7pointerIvEEE11do_is_equalERKS5_(
	.param .b64 _ZNK6thrust2mr15memory_resourceINS_8cuda_cub7pointerIvEEE11do_is_equalERKS5__param_0,
	.param .b64 _ZNK6thrust2mr15memory_resourceINS_8cuda_cub7pointerIvEEE11do_is_equalERKS5__param_1
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<2>;
	.reg .b64 	%rd<3>;


	ld.param.u64 	%rd1, [_ZNK6thrust2mr15memory_resourceINS_8cuda_cub7pointerIvEEE11do_is_equalERKS5__param_0];
	ld.param.u64 	%rd2, [_ZNK6thrust2mr15memory_resourceINS_8cuda_cub7pointerIvEEE11do_is_equalERKS5__param_1];
	setp.eq.s64	%p1, %rd1, %rd2;
	selp.u32	%r1, 1, 0, %p1;
	st.param.b32	[func_retval0+0], %r1;
	ret;
}

	// .weak	_ZN7qsketch24Sketch_GPU_Thread_Kernel13insert_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEmPv
.weak .entry _ZN7qsketch24Sketch_GPU_Thread_Kernel13insert_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEmPv(
	.param .u64 _ZN7qsketch24Sketch_GPU_Thread_Kernel13insert_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEmPv_param_0,
	.param .u64 _ZN7qsketch24Sketch_GPU_Thread_Kernel13insert_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEmPv_param_1,
	.param .align 8 .b8 _ZN7qsketch24Sketch_GPU_Thread_Kernel13insert_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEmPv_param_2[40],
	.param .u64 _ZN7qsketch24Sketch_GPU_Thread_Kernel13insert_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEmPv_param_3,
	.param .u64 _ZN7qsketch24Sketch_GPU_Thread_Kernel13insert_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEmPv_param_4,
	.param .align 8 .b8 _ZN7qsketch24Sketch_GPU_Thread_Kernel13insert_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEmPv_param_5[32],
	.param .u64 _ZN7qsketch24Sketch_GPU_Thread_Kernel13insert_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEmPv_param_6,
	.param .u64 _ZN7qsketch24Sketch_GPU_Thread_Kernel13insert_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEmPv_param_7
)
{
	.reg .pred 	%p<8>;
	.reg .b32 	%r<21>;
	.reg .b64 	%rd<54>;


	ld.param.u64 	%rd22, [_ZN7qsketch24Sketch_GPU_Thread_Kernel13insert_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEmPv_param_0];
	ld.param.u64 	%rd32, [_ZN7qsketch24Sketch_GPU_Thread_Kernel13insert_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEmPv_param_1];
	ld.param.u64 	%rd26, [_ZN7qsketch24Sketch_GPU_Thread_Kernel13insert_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEmPv_param_2+24];
	ld.param.u64 	%rd24, [_ZN7qsketch24Sketch_GPU_Thread_Kernel13insert_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEmPv_param_2+8];
	ld.param.u64 	%rd23, [_ZN7qsketch24Sketch_GPU_Thread_Kernel13insert_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEmPv_param_2];
	ld.param.u64 	%rd31, [_ZN7qsketch24Sketch_GPU_Thread_Kernel13insert_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEmPv_param_5+24];
	ld.param.u64 	%rd1, [_ZN7qsketch24Sketch_GPU_Thread_Kernel13insert_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEmPv_param_5+8];
	ld.param.u64 	%rd33, [_ZN7qsketch24Sketch_GPU_Thread_Kernel13insert_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEmPv_param_6];
	mov.u32 	%r6, %ntid.x;
	mov.u32 	%r7, %ctaid.x;
	mov.u32 	%r8, %tid.x;
	mad.lo.s32 	%r9, %r6, %r7, %r8;
	mov.u32 	%r1, WARP_SZ;
	div.u32 	%r10, %r9, %r1;
	cvt.u64.u32	%rd34, %r10;
	rem.u32 	%r11, %r8, %r1;
	cvt.u64.u32	%rd35, %r11;
	mul.lo.s64 	%rd36, %rd34, %rd33;
	add.s64 	%rd37, %rd34, 1;
	mul.lo.s64 	%rd38, %rd37, %rd33;
	min.u64 	%rd2, %rd32, %rd38;
	add.s64 	%rd49, %rd36, %rd35;
	setp.ge.u64	%p1, %rd49, %rd2;
	@%p1 bra 	BB2_11;

	cvt.s64.s32	%rd6, %r1;
	cvta.to.global.u64 	%rd7, %rd31;
	cvta.to.global.u64 	%rd8, %rd26;
	cvta.to.global.u64 	%rd40, %rd22;

BB2_2:
	shl.b64 	%rd41, %rd49, 2;
	add.s64 	%rd42, %rd40, %rd41;
	ld.global.u32 	%r2, [%rd42];
	setp.eq.s64	%p2, %rd24, 0;
	mov.u64 	%rd50, 0;
	@%p2 bra 	BB2_10;

BB2_3:
	setp.eq.s64	%p3, %rd1, 0;
	mov.u32 	%r20, 0;
	@%p3 bra 	BB2_6;

	shl.b64 	%rd43, %rd50, 2;
	add.s64 	%rd51, %rd7, %rd43;
	mov.u32 	%r20, 0;
	mov.u64 	%rd52, %rd1;

BB2_5:
	ld.global.u32 	%r14, [%rd51];
	mad.lo.s32 	%r20, %r14, %r2, %r20;
	add.s64 	%rd51, %rd51, 4;
	add.s64 	%rd52, %rd52, -1;
	setp.ne.s64	%p4, %rd52, 0;
	@%p4 bra 	BB2_5;

BB2_6:
	cvt.u64.u32	%rd16, %r20;
	and.b64  	%rd44, %rd23, -4294967296;
	setp.eq.s64	%p5, %rd44, 0;
	@%p5 bra 	BB2_8;
	bra.uni 	BB2_7;

BB2_8:
	cvt.u32.u64	%r15, %rd23;
	cvt.u32.u64	%r16, %rd16;
	rem.u32 	%r17, %r16, %r15;
	cvt.u64.u32	%rd53, %r17;
	bra.uni 	BB2_9;

BB2_7:
	rem.u64 	%rd53, %rd16, %rd23;

BB2_9:
	mul.lo.s64 	%rd45, %rd50, %rd23;
	add.s64 	%rd46, %rd53, %rd45;
	shl.b64 	%rd47, %rd46, 2;
	add.s64 	%rd48, %rd8, %rd47;
	atom.global.add.u32 	%r18, [%rd48], 1;
	add.s64 	%rd50, %rd50, 1;
	setp.lt.u64	%p6, %rd50, %rd24;
	@%p6 bra 	BB2_3;

BB2_10:
	add.s64 	%rd49, %rd49, %rd6;
	setp.lt.u64	%p7, %rd49, %rd2;
	@%p7 bra 	BB2_2;

BB2_11:
	ret;
}

	// .weak	_ZN7qsketch24Sketch_GPU_Thread_Kernel13search_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPS7_S7_mPv
.weak .entry _ZN7qsketch24Sketch_GPU_Thread_Kernel13search_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPS7_S7_mPv(
	.param .u64 _ZN7qsketch24Sketch_GPU_Thread_Kernel13search_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPS7_S7_mPv_param_0,
	.param .u64 _ZN7qsketch24Sketch_GPU_Thread_Kernel13search_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPS7_S7_mPv_param_1,
	.param .align 8 .b8 _ZN7qsketch24Sketch_GPU_Thread_Kernel13search_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPS7_S7_mPv_param_2[40],
	.param .u64 _ZN7qsketch24Sketch_GPU_Thread_Kernel13search_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPS7_S7_mPv_param_3,
	.param .u64 _ZN7qsketch24Sketch_GPU_Thread_Kernel13search_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPS7_S7_mPv_param_4,
	.param .align 8 .b8 _ZN7qsketch24Sketch_GPU_Thread_Kernel13search_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPS7_S7_mPv_param_5[32],
	.param .u64 _ZN7qsketch24Sketch_GPU_Thread_Kernel13search_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPS7_S7_mPv_param_6,
	.param .u32 _ZN7qsketch24Sketch_GPU_Thread_Kernel13search_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPS7_S7_mPv_param_7,
	.param .u64 _ZN7qsketch24Sketch_GPU_Thread_Kernel13search_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPS7_S7_mPv_param_8,
	.param .u64 _ZN7qsketch24Sketch_GPU_Thread_Kernel13search_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPS7_S7_mPv_param_9
)
{
	.reg .pred 	%p<8>;
	.reg .b32 	%r<27>;
	.reg .b64 	%rd<58>;


	ld.param.u64 	%rd21, [_ZN7qsketch24Sketch_GPU_Thread_Kernel13search_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPS7_S7_mPv_param_0];
	ld.param.u64 	%rd32, [_ZN7qsketch24Sketch_GPU_Thread_Kernel13search_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPS7_S7_mPv_param_1];
	ld.param.u64 	%rd25, [_ZN7qsketch24Sketch_GPU_Thread_Kernel13search_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPS7_S7_mPv_param_2+24];
	ld.param.u64 	%rd23, [_ZN7qsketch24Sketch_GPU_Thread_Kernel13search_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPS7_S7_mPv_param_2+8];
	ld.param.u64 	%rd22, [_ZN7qsketch24Sketch_GPU_Thread_Kernel13search_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPS7_S7_mPv_param_2];
	ld.param.u64 	%rd30, [_ZN7qsketch24Sketch_GPU_Thread_Kernel13search_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPS7_S7_mPv_param_5+24];
	ld.param.u64 	%rd1, [_ZN7qsketch24Sketch_GPU_Thread_Kernel13search_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPS7_S7_mPv_param_5+8];
	ld.param.u64 	%rd31, [_ZN7qsketch24Sketch_GPU_Thread_Kernel13search_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPS7_S7_mPv_param_6];
	ld.param.u32 	%r8, [_ZN7qsketch24Sketch_GPU_Thread_Kernel13search_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPS7_S7_mPv_param_7];
	ld.param.u64 	%rd33, [_ZN7qsketch24Sketch_GPU_Thread_Kernel13search_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPS7_S7_mPv_param_8];
	mov.u32 	%r9, %ntid.x;
	mov.u32 	%r10, %ctaid.x;
	mov.u32 	%r11, %tid.x;
	mad.lo.s32 	%r12, %r9, %r10, %r11;
	mov.u32 	%r13, WARP_SZ;
	div.u32 	%r14, %r12, %r13;
	cvt.u64.u32	%rd34, %r14;
	rem.u32 	%r15, %r11, %r13;
	cvt.u64.u32	%rd35, %r15;
	mul.lo.s64 	%rd36, %rd34, %rd33;
	add.s64 	%rd37, %rd34, 1;
	mul.lo.s64 	%rd38, %rd37, %rd33;
	min.u64 	%rd2, %rd32, %rd38;
	add.s64 	%rd53, %rd36, %rd35;
	setp.ge.u64	%p1, %rd53, %rd2;
	@%p1 bra 	BB3_11;

	cvta.to.global.u64 	%rd6, %rd30;
	cvta.to.global.u64 	%rd7, %rd25;
	cvta.to.global.u64 	%rd40, %rd21;
	cvta.to.global.u64 	%rd49, %rd31;

BB3_2:
	shl.b64 	%rd41, %rd53, 2;
	add.s64 	%rd42, %rd40, %rd41;
	ld.global.u32 	%r1, [%rd42];
	setp.eq.s64	%p2, %rd23, 0;
	mov.u64 	%rd54, 0;
	mov.u32 	%r24, %r8;
	@%p2 bra 	BB3_10;

BB3_3:
	setp.eq.s64	%p3, %rd1, 0;
	mov.u32 	%r26, 0;
	@%p3 bra 	BB3_6;

	shl.b64 	%rd43, %rd54, 2;
	add.s64 	%rd55, %rd6, %rd43;
	mov.u32 	%r26, 0;
	mov.u64 	%rd56, %rd1;

BB3_5:
	ld.global.u32 	%r18, [%rd55];
	mad.lo.s32 	%r26, %r18, %r1, %r26;
	add.s64 	%rd55, %rd55, 4;
	add.s64 	%rd56, %rd56, -1;
	setp.ne.s64	%p4, %rd56, 0;
	@%p4 bra 	BB3_5;

BB3_6:
	cvt.u64.u32	%rd15, %r26;
	and.b64  	%rd44, %rd22, -4294967296;
	setp.eq.s64	%p5, %rd44, 0;
	@%p5 bra 	BB3_8;
	bra.uni 	BB3_7;

BB3_8:
	cvt.u32.u64	%r19, %rd22;
	cvt.u32.u64	%r20, %rd15;
	rem.u32 	%r21, %r20, %r19;
	cvt.u64.u32	%rd57, %r21;
	bra.uni 	BB3_9;

BB3_7:
	rem.u64 	%rd57, %rd15, %rd22;

BB3_9:
	mul.lo.s64 	%rd45, %rd54, %rd22;
	add.s64 	%rd46, %rd57, %rd45;
	shl.b64 	%rd47, %rd46, 2;
	add.s64 	%rd48, %rd7, %rd47;
	ld.global.u32 	%r22, [%rd48];
	min.u32 	%r24, %r24, %r22;
	add.s64 	%rd54, %rd54, 1;
	setp.lt.u64	%p6, %rd54, %rd23;
	@%p6 bra 	BB3_3;

BB3_10:
	add.s64 	%rd51, %rd49, %rd41;
	st.global.u32 	[%rd51], %r24;
	cvt.s64.s32	%rd52, %r13;
	add.s64 	%rd53, %rd53, %rd52;
	setp.lt.u64	%p7, %rd53, %rd2;
	@%p7 bra 	BB3_2;

BB3_11:
	ret;
}

	// .weak	_ZN7qsketch22Sketch_GPU_Warp_Kernel13insert_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPhmmPv
.weak .entry _ZN7qsketch22Sketch_GPU_Warp_Kernel13insert_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPhmmPv(
	.param .u64 _ZN7qsketch22Sketch_GPU_Warp_Kernel13insert_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPhmmPv_param_0,
	.param .u64 _ZN7qsketch22Sketch_GPU_Warp_Kernel13insert_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPhmmPv_param_1,
	.param .align 8 .b8 _ZN7qsketch22Sketch_GPU_Warp_Kernel13insert_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPhmmPv_param_2[40],
	.param .u64 _ZN7qsketch22Sketch_GPU_Warp_Kernel13insert_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPhmmPv_param_3,
	.param .u64 _ZN7qsketch22Sketch_GPU_Warp_Kernel13insert_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPhmmPv_param_4,
	.param .align 8 .b8 _ZN7qsketch22Sketch_GPU_Warp_Kernel13insert_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPhmmPv_param_5[32],
	.param .u64 _ZN7qsketch22Sketch_GPU_Warp_Kernel13insert_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPhmmPv_param_6,
	.param .u64 _ZN7qsketch22Sketch_GPU_Warp_Kernel13insert_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPhmmPv_param_7,
	.param .u64 _ZN7qsketch22Sketch_GPU_Warp_Kernel13insert_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPhmmPv_param_8,
	.param .u64 _ZN7qsketch22Sketch_GPU_Warp_Kernel13insert_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPhmmPv_param_9
)
{
	.reg .pred 	%p<15>;
	.reg .b16 	%rs<6>;
	.reg .b32 	%r<43>;
	.reg .b64 	%rd<72>;


	ld.param.u64 	%rd34, [_ZN7qsketch22Sketch_GPU_Warp_Kernel13insert_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPhmmPv_param_0];
	ld.param.u64 	%rd46, [_ZN7qsketch22Sketch_GPU_Warp_Kernel13insert_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPhmmPv_param_1];
	ld.param.u64 	%rd38, [_ZN7qsketch22Sketch_GPU_Warp_Kernel13insert_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPhmmPv_param_2+24];
	ld.param.u64 	%rd35, [_ZN7qsketch22Sketch_GPU_Warp_Kernel13insert_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPhmmPv_param_2];
	ld.param.u64 	%rd5, [_ZN7qsketch22Sketch_GPU_Warp_Kernel13insert_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPhmmPv_param_2+8];
	ld.param.u64 	%rd43, [_ZN7qsketch22Sketch_GPU_Warp_Kernel13insert_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPhmmPv_param_5+24];
	ld.param.u64 	%rd1, [_ZN7qsketch22Sketch_GPU_Warp_Kernel13insert_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPhmmPv_param_5+8];
	ld.param.u64 	%rd44, [_ZN7qsketch22Sketch_GPU_Warp_Kernel13insert_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPhmmPv_param_6];
	ld.param.u64 	%rd45, [_ZN7qsketch22Sketch_GPU_Warp_Kernel13insert_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPhmmPv_param_7];
	ld.param.u64 	%rd47, [_ZN7qsketch22Sketch_GPU_Warp_Kernel13insert_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPhmmPv_param_8];
	mov.u32 	%r12, %ntid.x;
	mov.u32 	%r13, %ctaid.x;
	mov.u32 	%r14, %tid.x;
	mad.lo.s32 	%r15, %r12, %r13, %r14;
	mov.u32 	%r1, WARP_SZ;
	div.u32 	%r16, %r15, %r1;
	cvt.u64.u32	%rd48, %r16;
	rem.u32 	%r2, %r14, %r1;
	cvt.u64.u32	%rd2, %r2;
	mul.lo.s64 	%rd64, %rd48, %rd47;
	add.s64 	%rd49, %rd48, 1;
	mul.lo.s64 	%rd50, %rd49, %rd47;
	min.u64 	%rd4, %rd46, %rd50;
	add.s64 	%rd51, %rd5, 7;
	shr.u64 	%rd6, %rd51, 3;
	setp.ge.u64	%p2, %rd64, %rd4;
	@%p2 bra 	BB4_19;

	cvt.u32.u64	%r17, %rd2;
	mov.u32 	%r18, _ZZN7qsketch22Sketch_GPU_Warp_Kernel13insert_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPhmmPvE9hash_mask;
	add.s32 	%r3, %r18, %r17;
	shr.u32 	%r19, %r2, 3;
	add.s32 	%r4, %r18, %r19;
	cvt.s64.s32	%rd8, %r1;
	and.b32  	%r20, %r2, 7;
	mov.u32 	%r21, 1;
	shl.b32 	%r22, %r21, %r20;
	cvt.u16.u32	%rs1, %r22;
	cvta.to.global.u64 	%rd9, %rd43;
	cvta.to.global.u64 	%rd10, %rd38;
	cvta.to.global.u64 	%rd11, %rd34;
	cvta.to.global.u64 	%rd12, %rd44;

BB4_2:
	shl.b64 	%rd53, %rd64, 2;
	add.s64 	%rd15, %rd11, %rd53;
	setp.ne.s32	%p3, %r2, 0;
	@%p3 bra 	BB4_12;

	ld.global.u32 	%r5, [%rd15];
	setp.eq.s64	%p4, %rd1, 0;
	mov.u32 	%r41, 0;
	mov.u64 	%rd66, %rd9;
	mov.u64 	%rd67, %rd1;
	@%p4 bra 	BB4_5;

BB4_4:
	ld.global.u32 	%r26, [%rd66];
	mad.lo.s32 	%r41, %r26, %r5, %r41;
	add.s64 	%rd66, %rd66, 4;
	add.s64 	%rd67, %rd67, -1;
	setp.ne.s64	%p5, %rd67, 0;
	@%p5 bra 	BB4_4;

BB4_5:
	cvt.u64.u32	%rd20, %r41;
	and.b64  	%rd54, %rd35, -4294967296;
	setp.eq.s64	%p6, %rd54, 0;
	@%p6 bra 	BB4_7;
	bra.uni 	BB4_6;

BB4_7:
	cvt.u32.u64	%r27, %rd35;
	cvt.u32.u64	%r28, %rd20;
	rem.u32 	%r29, %r28, %r27;
	cvt.u64.u32	%rd68, %r29;
	bra.uni 	BB4_8;

BB4_6:
	rem.u64 	%rd68, %rd20, %rd35;

BB4_8:
	and.b64  	%rd55, %rd45, -4294967296;
	setp.eq.s64	%p7, %rd55, 0;
	@%p7 bra 	BB4_10;
	bra.uni 	BB4_9;

BB4_10:
	cvt.u32.u64	%r30, %rd45;
	cvt.u32.u64	%r31, %rd20;
	rem.u32 	%r32, %r31, %r30;
	cvt.u64.u32	%rd69, %r32;
	bra.uni 	BB4_11;

BB4_9:
	rem.u64 	%rd69, %rd20, %rd45;

BB4_11:
	mul.lo.s64 	%rd70, %rd69, %rd6;
	mul.lo.s64 	%rd56, %rd68, %rd5;
	cvt.u32.u64	%r42, %rd56;

BB4_12:
	mov.u32 	%r37, 31;
	mov.u32 	%r38, 0;
	mov.u32 	%r39, -1;
	shfl.sync.idx.b32 	%r11|%p1, %r42, %r38, %r37, %r39;
	// inline asm
	mov.b64 {%r33,%r34}, %rd70;
	// inline asm
	shfl.sync.idx.b32 	%r36|%p8, %r34, %r38, %r37, %r39;
	shfl.sync.idx.b32 	%r35|%p9, %r33, %r38, %r37, %r39;
	// inline asm
	mov.b64 %rd70, {%r35,%r36};
	// inline asm
	setp.ge.u64	%p10, %rd2, %rd6;
	@%p10 bra 	BB4_14;

	add.s64 	%rd59, %rd70, %rd2;
	add.s64 	%rd60, %rd12, %rd59;
	ld.global.u8 	%rs2, [%rd60];
	st.shared.u8 	[%r3], %rs2;

BB4_14:
	cvt.u64.u32	%rd30, %r11;
	setp.ge.u64	%p11, %rd2, %rd5;
	mov.u64 	%rd71, %rd2;
	@%p11 bra 	BB4_18;

BB4_15:
	ld.shared.u8 	%rs3, [%r4];
	and.b16  	%rs4, %rs3, %rs1;
	and.b16  	%rs5, %rs4, 255;
	setp.eq.s16	%p12, %rs5, 0;
	@%p12 bra 	BB4_17;

	add.s64 	%rd61, %rd71, %rd30;
	shl.b64 	%rd62, %rd61, 2;
	add.s64 	%rd63, %rd10, %rd62;
	atom.global.add.u32 	%r40, [%rd63], 1;

BB4_17:
	add.s64 	%rd71, %rd71, %rd8;
	setp.lt.u64	%p13, %rd71, %rd5;
	@%p13 bra 	BB4_15;

BB4_18:
	add.s64 	%rd64, %rd64, 1;
	setp.lt.u64	%p14, %rd64, %rd4;
	@%p14 bra 	BB4_2;

BB4_19:
	ret;
}

	// .weak	_ZN7qsketch22Sketch_GPU_Warp_Kernel13search_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPS7_S7_PhmmPv
.weak .entry _ZN7qsketch22Sketch_GPU_Warp_Kernel13search_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPS7_S7_PhmmPv(
	.param .u64 _ZN7qsketch22Sketch_GPU_Warp_Kernel13search_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPS7_S7_PhmmPv_param_0,
	.param .u64 _ZN7qsketch22Sketch_GPU_Warp_Kernel13search_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPS7_S7_PhmmPv_param_1,
	.param .align 8 .b8 _ZN7qsketch22Sketch_GPU_Warp_Kernel13search_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPS7_S7_PhmmPv_param_2[40],
	.param .u64 _ZN7qsketch22Sketch_GPU_Warp_Kernel13search_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPS7_S7_PhmmPv_param_3,
	.param .u64 _ZN7qsketch22Sketch_GPU_Warp_Kernel13search_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPS7_S7_PhmmPv_param_4,
	.param .align 8 .b8 _ZN7qsketch22Sketch_GPU_Warp_Kernel13search_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPS7_S7_PhmmPv_param_5[32],
	.param .u64 _ZN7qsketch22Sketch_GPU_Warp_Kernel13search_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPS7_S7_PhmmPv_param_6,
	.param .u32 _ZN7qsketch22Sketch_GPU_Warp_Kernel13search_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPS7_S7_PhmmPv_param_7,
	.param .u64 _ZN7qsketch22Sketch_GPU_Warp_Kernel13search_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPS7_S7_PhmmPv_param_8,
	.param .u64 _ZN7qsketch22Sketch_GPU_Warp_Kernel13search_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPS7_S7_PhmmPv_param_9,
	.param .u64 _ZN7qsketch22Sketch_GPU_Warp_Kernel13search_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPS7_S7_PhmmPv_param_10,
	.param .u64 _ZN7qsketch22Sketch_GPU_Warp_Kernel13search_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPS7_S7_PhmmPv_param_11
)
{
	.reg .pred 	%p<26>;
	.reg .b16 	%rs<6>;
	.reg .b32 	%r<86>;
	.reg .b64 	%rd<76>;


	ld.param.u64 	%rd36, [_ZN7qsketch22Sketch_GPU_Warp_Kernel13search_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPS7_S7_PhmmPv_param_0];
	ld.param.u64 	%rd49, [_ZN7qsketch22Sketch_GPU_Warp_Kernel13search_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPS7_S7_PhmmPv_param_1];
	ld.param.u64 	%rd40, [_ZN7qsketch22Sketch_GPU_Warp_Kernel13search_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPS7_S7_PhmmPv_param_2+24];
	ld.param.u64 	%rd37, [_ZN7qsketch22Sketch_GPU_Warp_Kernel13search_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPS7_S7_PhmmPv_param_2];
	ld.param.u64 	%rd5, [_ZN7qsketch22Sketch_GPU_Warp_Kernel13search_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPS7_S7_PhmmPv_param_2+8];
	ld.param.u64 	%rd45, [_ZN7qsketch22Sketch_GPU_Warp_Kernel13search_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPS7_S7_PhmmPv_param_5+24];
	ld.param.u64 	%rd1, [_ZN7qsketch22Sketch_GPU_Warp_Kernel13search_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPS7_S7_PhmmPv_param_5+8];
	ld.param.u64 	%rd46, [_ZN7qsketch22Sketch_GPU_Warp_Kernel13search_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPS7_S7_PhmmPv_param_6];
	ld.param.u32 	%r32, [_ZN7qsketch22Sketch_GPU_Warp_Kernel13search_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPS7_S7_PhmmPv_param_7];
	ld.param.u64 	%rd47, [_ZN7qsketch22Sketch_GPU_Warp_Kernel13search_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPS7_S7_PhmmPv_param_8];
	ld.param.u64 	%rd48, [_ZN7qsketch22Sketch_GPU_Warp_Kernel13search_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPS7_S7_PhmmPv_param_9];
	ld.param.u64 	%rd50, [_ZN7qsketch22Sketch_GPU_Warp_Kernel13search_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPS7_S7_PhmmPv_param_10];
	mov.u32 	%r33, %ntid.x;
	mov.u32 	%r34, %ctaid.x;
	mov.u32 	%r35, %tid.x;
	mad.lo.s32 	%r36, %r33, %r34, %r35;
	mov.u32 	%r1, WARP_SZ;
	div.u32 	%r37, %r36, %r1;
	cvt.u64.u32	%rd51, %r37;
	rem.u32 	%r2, %r35, %r1;
	cvt.u64.u32	%rd2, %r2;
	mul.lo.s64 	%rd68, %rd51, %rd50;
	add.s64 	%rd52, %rd51, 1;
	mul.lo.s64 	%rd53, %rd52, %rd50;
	min.u64 	%rd4, %rd49, %rd53;
	add.s64 	%rd54, %rd5, 7;
	shr.u64 	%rd6, %rd54, 3;
	setp.ge.u64	%p7, %rd68, %rd4;
	@%p7 bra 	BB5_32;

	cvt.u32.u64	%r3, %rd2;
	mov.u32 	%r38, _ZZN7qsketch22Sketch_GPU_Warp_Kernel13search_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPS7_S7_PhmmPvE9hash_mask;
	add.s32 	%r4, %r38, %r2;
	shr.u32 	%r39, %r2, 3;
	add.s32 	%r5, %r38, %r39;
	cvt.s64.s32	%rd8, %r1;
	and.b32  	%r40, %r2, 7;
	mov.u32 	%r41, 1;
	shl.b32 	%r42, %r41, %r40;
	cvt.u16.u32	%rs1, %r42;
	cvta.to.global.u64 	%rd9, %rd45;
	cvta.to.global.u64 	%rd10, %rd40;
	cvta.to.global.u64 	%rd11, %rd36;
	cvta.to.global.u64 	%rd12, %rd47;
	cvta.to.global.u64 	%rd13, %rd46;

BB5_2:
	shl.b64 	%rd56, %rd68, 2;
	add.s64 	%rd16, %rd11, %rd56;
	setp.ne.s32	%p8, %r2, 0;
	@%p8 bra 	BB5_12;

	ld.global.u32 	%r6, [%rd16];
	setp.eq.s64	%p9, %rd1, 0;
	mov.u32 	%r76, 0;
	mov.u64 	%rd70, %rd9;
	mov.u64 	%rd71, %rd1;
	@%p9 bra 	BB5_5;

BB5_4:
	ld.global.u32 	%r46, [%rd70];
	mad.lo.s32 	%r76, %r46, %r6, %r76;
	add.s64 	%rd70, %rd70, 4;
	add.s64 	%rd71, %rd71, -1;
	setp.ne.s64	%p10, %rd71, 0;
	@%p10 bra 	BB5_4;

BB5_5:
	cvt.u64.u32	%rd21, %r76;
	and.b64  	%rd57, %rd37, -4294967296;
	setp.eq.s64	%p11, %rd57, 0;
	@%p11 bra 	BB5_7;
	bra.uni 	BB5_6;

BB5_7:
	cvt.u32.u64	%r47, %rd37;
	cvt.u32.u64	%r48, %rd21;
	rem.u32 	%r49, %r48, %r47;
	cvt.u64.u32	%rd72, %r49;
	bra.uni 	BB5_8;

BB5_6:
	rem.u64 	%rd72, %rd21, %rd37;

BB5_8:
	and.b64  	%rd58, %rd48, -4294967296;
	setp.eq.s64	%p12, %rd58, 0;
	@%p12 bra 	BB5_10;
	bra.uni 	BB5_9;

BB5_10:
	cvt.u32.u64	%r50, %rd48;
	cvt.u32.u64	%r51, %rd21;
	rem.u32 	%r52, %r51, %r50;
	cvt.u64.u32	%rd73, %r52;
	bra.uni 	BB5_11;

BB5_9:
	rem.u64 	%rd73, %rd21, %rd48;

BB5_11:
	mul.lo.s64 	%rd74, %rd73, %rd6;
	mul.lo.s64 	%rd59, %rd72, %rd5;
	cvt.u32.u64	%r77, %rd59;

BB5_12:
	mov.u32 	%r57, 31;
	mov.u32 	%r58, 0;
	mov.u32 	%r59, -1;
	shfl.sync.idx.b32 	%r12|%p1, %r77, %r58, %r57, %r59;
	// inline asm
	mov.b64 {%r53,%r54}, %rd74;
	// inline asm
	shfl.sync.idx.b32 	%r56|%p13, %r54, %r58, %r57, %r59;
	shfl.sync.idx.b32 	%r55|%p14, %r53, %r58, %r57, %r59;
	// inline asm
	mov.b64 %rd74, {%r55,%r56};
	// inline asm
	setp.ge.u64	%p15, %rd2, %rd6;
	@%p15 bra 	BB5_14;

	add.s64 	%rd62, %rd74, %rd2;
	add.s64 	%rd63, %rd12, %rd62;
	ld.global.u8 	%rs3, [%rd63];
	st.shared.u8 	[%r4], %rs3;

BB5_14:
	add.s64 	%rd31, %rd13, %rd56;
	setp.ge.u64	%p16, %rd2, %rd5;
	mov.u32 	%r78, %r32;
	@%p16 bra 	BB5_19;

	ld.shared.u8 	%rs4, [%r5];
	and.b16  	%rs2, %rs4, %rs1;
	cvt.u64.u32	%rd32, %r12;
	mov.u64 	%rd75, %rd2;
	mov.u32 	%r78, %r32;

BB5_16:
	and.b16  	%rs5, %rs2, 255;
	setp.eq.s16	%p17, %rs5, 0;
	@%p17 bra 	BB5_18;

	add.s64 	%rd65, %rd75, %rd32;
	shl.b64 	%rd66, %rd65, 2;
	add.s64 	%rd67, %rd10, %rd66;
	ld.global.u32 	%r60, [%rd67];
	min.u32 	%r78, %r78, %r60;

BB5_18:
	add.s64 	%rd75, %rd75, %rd8;
	setp.lt.u64	%p18, %rd75, %rd5;
	@%p18 bra 	BB5_16;

BB5_19:
	mov.u32 	%r62, 16;
	shfl.sync.down.b32 	%r17|%p2, %r78, %r62, %r57, %r59;
	setp.gt.u32	%p19, %r2, 15;
	@%p19 bra 	BB5_21;

	min.u32 	%r78, %r78, %r17;

BB5_21:
	mov.u32 	%r65, 8;
	shfl.sync.down.b32 	%r20|%p3, %r78, %r65, %r57, %r59;
	setp.gt.u32	%p20, %r2, 7;
	@%p20 bra 	BB5_23;

	min.u32 	%r78, %r78, %r20;

BB5_23:
	mov.u32 	%r68, 4;
	shfl.sync.down.b32 	%r23|%p4, %r78, %r68, %r57, %r59;
	setp.gt.u32	%p21, %r2, 3;
	@%p21 bra 	BB5_25;

	min.u32 	%r78, %r78, %r23;

BB5_25:
	mov.u32 	%r71, 2;
	shfl.sync.down.b32 	%r26|%p5, %r78, %r71, %r57, %r59;
	setp.gt.u32	%p22, %r3, 1;
	@%p22 bra 	BB5_27;

	min.u32 	%r78, %r78, %r26;

BB5_27:
	shfl.sync.down.b32 	%r29|%p6, %r78, %r41, %r57, %r59;
	@%p8 bra 	BB5_29;

	min.u32 	%r78, %r78, %r29;

BB5_29:
	@%p8 bra 	BB5_31;

	st.global.u32 	[%rd31], %r78;

BB5_31:
	add.s64 	%rd68, %rd68, 1;
	setp.lt.u64	%p25, %rd68, %rd4;
	@%p25 bra 	BB5_2;

BB5_32:
	ret;
}

	// .weak	_ZN7qsketch26Sketch_GPU_Sub_Warp_Kernel13insert_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPhmmPv
.weak .entry _ZN7qsketch26Sketch_GPU_Sub_Warp_Kernel13insert_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPhmmPv(
	.param .u64 _ZN7qsketch26Sketch_GPU_Sub_Warp_Kernel13insert_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPhmmPv_param_0,
	.param .u64 _ZN7qsketch26Sketch_GPU_Sub_Warp_Kernel13insert_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPhmmPv_param_1,
	.param .align 8 .b8 _ZN7qsketch26Sketch_GPU_Sub_Warp_Kernel13insert_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPhmmPv_param_2[40],
	.param .u64 _ZN7qsketch26Sketch_GPU_Sub_Warp_Kernel13insert_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPhmmPv_param_3,
	.param .u64 _ZN7qsketch26Sketch_GPU_Sub_Warp_Kernel13insert_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPhmmPv_param_4,
	.param .align 8 .b8 _ZN7qsketch26Sketch_GPU_Sub_Warp_Kernel13insert_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPhmmPv_param_5[32],
	.param .u64 _ZN7qsketch26Sketch_GPU_Sub_Warp_Kernel13insert_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPhmmPv_param_6,
	.param .u64 _ZN7qsketch26Sketch_GPU_Sub_Warp_Kernel13insert_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPhmmPv_param_7,
	.param .u64 _ZN7qsketch26Sketch_GPU_Sub_Warp_Kernel13insert_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPhmmPv_param_8,
	.param .u64 _ZN7qsketch26Sketch_GPU_Sub_Warp_Kernel13insert_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPhmmPv_param_9
)
{
	.reg .pred 	%p<15>;
	.reg .b16 	%rs<2>;
	.reg .b32 	%r<56>;
	.reg .b64 	%rd<88>;


	ld.param.u64 	%rd41, [_ZN7qsketch26Sketch_GPU_Sub_Warp_Kernel13insert_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPhmmPv_param_0];
	ld.param.u64 	%rd54, [_ZN7qsketch26Sketch_GPU_Sub_Warp_Kernel13insert_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPhmmPv_param_1];
	ld.param.u64 	%rd45, [_ZN7qsketch26Sketch_GPU_Sub_Warp_Kernel13insert_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPhmmPv_param_2+24];
	ld.param.u64 	%rd42, [_ZN7qsketch26Sketch_GPU_Sub_Warp_Kernel13insert_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPhmmPv_param_2];
	ld.param.u64 	%rd6, [_ZN7qsketch26Sketch_GPU_Sub_Warp_Kernel13insert_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPhmmPv_param_2+8];
	ld.param.u64 	%rd50, [_ZN7qsketch26Sketch_GPU_Sub_Warp_Kernel13insert_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPhmmPv_param_5+24];
	ld.param.u64 	%rd1, [_ZN7qsketch26Sketch_GPU_Sub_Warp_Kernel13insert_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPhmmPv_param_5+8];
	ld.param.u64 	%rd51, [_ZN7qsketch26Sketch_GPU_Sub_Warp_Kernel13insert_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPhmmPv_param_6];
	ld.param.u64 	%rd52, [_ZN7qsketch26Sketch_GPU_Sub_Warp_Kernel13insert_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPhmmPv_param_7];
	ld.param.u64 	%rd53, [_ZN7qsketch26Sketch_GPU_Sub_Warp_Kernel13insert_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPhmmPv_param_8];
	mov.u32 	%r14, %ntid.x;
	mov.u32 	%r15, %ctaid.x;
	mov.u32 	%r16, %tid.x;
	mad.lo.s32 	%r17, %r14, %r15, %r16;
	mov.u32 	%r18, WARP_SZ;
	div.u32 	%r19, %r17, %r18;
	cvt.u64.u32	%rd2, %r19;
	rem.u32 	%r1, %r16, %r18;
	cvt.u64.u32	%rd3, %r1;
	add.s64 	%rd55, %rd2, 1;
	mul.lo.s64 	%rd56, %rd55, %rd53;
	min.u64 	%rd4, %rd54, %rd56;
	cvt.s64.s32	%rd5, %r18;
	or.b64  	%rd57, %rd5, %rd6;
	and.b64  	%rd58, %rd57, -4294967296;
	setp.eq.s64	%p2, %rd58, 0;
	@%p2 bra 	BB6_2;

	div.u64 	%rd78, %rd5, %rd6;
	bra.uni 	BB6_3;

BB6_2:
	cvt.u32.u64	%r20, %rd6;
	cvt.u32.u64	%r21, %rd5;
	div.u32 	%r22, %r21, %r20;
	cvt.u64.u32	%rd78, %r22;

BB6_3:
	and.b64  	%rd59, %rd6, -4294967296;
	setp.eq.s64	%p3, %rd59, 0;
	@%p3 bra 	BB6_5;

	div.u64 	%rd79, %rd3, %rd6;
	rem.u64 	%rd80, %rd3, %rd6;
	bra.uni 	BB6_6;

BB6_5:
	cvt.u32.u64	%r23, %rd6;
	cvt.u32.u64	%r24, %rd3;
	div.u32 	%r25, %r24, %r23;
	rem.u32 	%r26, %r24, %r23;
	cvt.u64.u32	%rd79, %r25;
	cvt.u64.u32	%rd80, %r26;

BB6_6:
	mul.lo.s64 	%rd60, %rd79, %rd6;
	cvt.u32.u64	%r2, %rd60;
	add.s64 	%rd61, %rd6, 7;
	shr.u64 	%rd16, %rd61, 3;
	mul.lo.s64 	%rd62, %rd2, %rd53;
	add.s64 	%rd81, %rd79, %rd62;
	setp.ge.u64	%p4, %rd81, %rd4;
	@%p4 bra 	BB6_23;

	cvt.u32.u64	%r27, %rd6;
	mov.u32 	%r28, 1;
	shl.b32 	%r29, %r28, %r27;
	add.s32 	%r30, %r29, -1;
	shl.b32 	%r3, %r30, %r2;
	cvt.u32.u64	%r31, %rd3;
	shr.u32 	%r32, %r31, 3;
	mul.lo.s64 	%rd64, %rd79, %rd16;
	add.s64 	%rd65, %rd64, %rd80;
	cvt.u32.u64	%r33, %rd65;
	mov.u32 	%r34, _ZZN7qsketch26Sketch_GPU_Sub_Warp_Kernel13insert_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPhmmPvE9hash_mask;
	add.s32 	%r4, %r34, %r33;
	add.s32 	%r5, %r34, %r32;
	cvta.to.global.u64 	%rd19, %rd50;
	cvta.to.global.u64 	%rd20, %rd45;
	cvta.to.global.u64 	%rd21, %rd41;
	cvta.to.global.u64 	%rd22, %rd51;
	and.b32  	%r35, %r1, 7;
	shl.b32 	%r6, %r28, %r35;

BB6_8:
	shl.b64 	%rd66, %rd81, 2;
	add.s64 	%rd25, %rd21, %rd66;
	setp.ne.s64	%p5, %rd80, 0;
	@%p5 bra 	BB6_18;

	ld.global.u32 	%r7, [%rd25];
	setp.eq.s64	%p6, %rd1, 0;
	mov.u32 	%r54, 0;
	mov.u64 	%rd83, %rd19;
	mov.u64 	%rd84, %rd1;
	@%p6 bra 	BB6_11;

BB6_10:
	ld.global.u32 	%r39, [%rd83];
	mad.lo.s32 	%r54, %r39, %r7, %r54;
	add.s64 	%rd83, %rd83, 4;
	add.s64 	%rd84, %rd84, -1;
	setp.ne.s64	%p7, %rd84, 0;
	@%p7 bra 	BB6_10;

BB6_11:
	cvt.u64.u32	%rd30, %r54;
	and.b64  	%rd67, %rd42, -4294967296;
	setp.eq.s64	%p8, %rd67, 0;
	@%p8 bra 	BB6_13;
	bra.uni 	BB6_12;

BB6_13:
	cvt.u32.u64	%r40, %rd42;
	cvt.u32.u64	%r41, %rd30;
	rem.u32 	%r42, %r41, %r40;
	cvt.u64.u32	%rd85, %r42;
	bra.uni 	BB6_14;

BB6_12:
	rem.u64 	%rd85, %rd30, %rd42;

BB6_14:
	and.b64  	%rd68, %rd52, -4294967296;
	setp.eq.s64	%p9, %rd68, 0;
	@%p9 bra 	BB6_16;
	bra.uni 	BB6_15;

BB6_16:
	cvt.u32.u64	%r43, %rd52;
	cvt.u32.u64	%r44, %rd30;
	rem.u32 	%r45, %r44, %r43;
	cvt.u64.u32	%rd86, %r45;
	bra.uni 	BB6_17;

BB6_15:
	rem.u64 	%rd86, %rd30, %rd52;

BB6_17:
	mul.lo.s64 	%rd87, %rd86, %rd16;
	mul.lo.s64 	%rd69, %rd85, %rd6;
	cvt.u32.u64	%r55, %rd69;

BB6_18:
	mov.u32 	%r50, 31;
	shfl.sync.idx.b32 	%r13|%p1, %r55, %r2, %r50, %r3;
	// inline asm
	mov.b64 {%r46,%r47}, %rd87;
	// inline asm
	shfl.sync.idx.b32 	%r49|%p10, %r47, %r2, %r50, %r3;
	shfl.sync.idx.b32 	%r48|%p11, %r46, %r2, %r50, %r3;
	// inline asm
	mov.b64 %rd87, {%r48,%r49};
	// inline asm
	setp.ge.u64	%p12, %rd80, %rd16;
	@%p12 bra 	BB6_20;

	add.s64 	%rd72, %rd87, %rd80;
	add.s64 	%rd73, %rd22, %rd72;
	ld.global.u8 	%rs1, [%rd73];
	st.shared.u8 	[%r4], %rs1;

BB6_20:
	ld.shared.u8 	%r51, [%r5];
	and.b32  	%r52, %r6, %r51;
	setp.eq.s32	%p13, %r52, 0;
	@%p13 bra 	BB6_22;

	cvt.u64.u32	%rd74, %r13;
	add.s64 	%rd75, %rd74, %rd80;
	shl.b64 	%rd76, %rd75, 2;
	add.s64 	%rd77, %rd20, %rd76;
	atom.global.add.u32 	%r53, [%rd77], 1;

BB6_22:
	add.s64 	%rd81, %rd81, %rd78;
	setp.lt.u64	%p14, %rd81, %rd4;
	@%p14 bra 	BB6_8;

BB6_23:
	ret;
}

	// .weak	_ZN7qsketch26Sketch_GPU_Sub_Warp_Kernel13search_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPS7_S7_PhmmPv
.weak .entry _ZN7qsketch26Sketch_GPU_Sub_Warp_Kernel13search_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPS7_S7_PhmmPv(
	.param .u64 _ZN7qsketch26Sketch_GPU_Sub_Warp_Kernel13search_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPS7_S7_PhmmPv_param_0,
	.param .u64 _ZN7qsketch26Sketch_GPU_Sub_Warp_Kernel13search_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPS7_S7_PhmmPv_param_1,
	.param .align 8 .b8 _ZN7qsketch26Sketch_GPU_Sub_Warp_Kernel13search_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPS7_S7_PhmmPv_param_2[40],
	.param .u64 _ZN7qsketch26Sketch_GPU_Sub_Warp_Kernel13search_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPS7_S7_PhmmPv_param_3,
	.param .u64 _ZN7qsketch26Sketch_GPU_Sub_Warp_Kernel13search_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPS7_S7_PhmmPv_param_4,
	.param .align 8 .b8 _ZN7qsketch26Sketch_GPU_Sub_Warp_Kernel13search_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPS7_S7_PhmmPv_param_5[32],
	.param .u64 _ZN7qsketch26Sketch_GPU_Sub_Warp_Kernel13search_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPS7_S7_PhmmPv_param_6,
	.param .u32 _ZN7qsketch26Sketch_GPU_Sub_Warp_Kernel13search_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPS7_S7_PhmmPv_param_7,
	.param .u64 _ZN7qsketch26Sketch_GPU_Sub_Warp_Kernel13search_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPS7_S7_PhmmPv_param_8,
	.param .u64 _ZN7qsketch26Sketch_GPU_Sub_Warp_Kernel13search_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPS7_S7_PhmmPv_param_9,
	.param .u64 _ZN7qsketch26Sketch_GPU_Sub_Warp_Kernel13search_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPS7_S7_PhmmPv_param_10,
	.param .u64 _ZN7qsketch26Sketch_GPU_Sub_Warp_Kernel13search_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPS7_S7_PhmmPv_param_11
)
{
	.reg .pred 	%p<22>;
	.reg .b16 	%rs<6>;
	.reg .b32 	%r<71>;
	.reg .b64 	%rd<95>;


	ld.param.u64 	%rd44, [_ZN7qsketch26Sketch_GPU_Sub_Warp_Kernel13search_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPS7_S7_PhmmPv_param_0];
	ld.param.u64 	%rd58, [_ZN7qsketch26Sketch_GPU_Sub_Warp_Kernel13search_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPS7_S7_PhmmPv_param_1];
	ld.param.u64 	%rd48, [_ZN7qsketch26Sketch_GPU_Sub_Warp_Kernel13search_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPS7_S7_PhmmPv_param_2+24];
	ld.param.u64 	%rd45, [_ZN7qsketch26Sketch_GPU_Sub_Warp_Kernel13search_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPS7_S7_PhmmPv_param_2];
	ld.param.u64 	%rd6, [_ZN7qsketch26Sketch_GPU_Sub_Warp_Kernel13search_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPS7_S7_PhmmPv_param_2+8];
	ld.param.u64 	%rd53, [_ZN7qsketch26Sketch_GPU_Sub_Warp_Kernel13search_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPS7_S7_PhmmPv_param_5+24];
	ld.param.u64 	%rd1, [_ZN7qsketch26Sketch_GPU_Sub_Warp_Kernel13search_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPS7_S7_PhmmPv_param_5+8];
	ld.param.u64 	%rd54, [_ZN7qsketch26Sketch_GPU_Sub_Warp_Kernel13search_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPS7_S7_PhmmPv_param_6];
	ld.param.u32 	%r23, [_ZN7qsketch26Sketch_GPU_Sub_Warp_Kernel13search_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPS7_S7_PhmmPv_param_7];
	ld.param.u64 	%rd55, [_ZN7qsketch26Sketch_GPU_Sub_Warp_Kernel13search_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPS7_S7_PhmmPv_param_8];
	ld.param.u64 	%rd56, [_ZN7qsketch26Sketch_GPU_Sub_Warp_Kernel13search_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPS7_S7_PhmmPv_param_9];
	ld.param.u64 	%rd57, [_ZN7qsketch26Sketch_GPU_Sub_Warp_Kernel13search_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPS7_S7_PhmmPv_param_10];
	mov.u32 	%r24, %ntid.x;
	mov.u32 	%r25, %ctaid.x;
	mov.u32 	%r26, %tid.x;
	mad.lo.s32 	%r27, %r24, %r25, %r26;
	mov.u32 	%r28, WARP_SZ;
	div.u32 	%r29, %r27, %r28;
	cvt.u64.u32	%rd2, %r29;
	rem.u32 	%r1, %r26, %r28;
	cvt.u64.u32	%rd3, %r1;
	add.s64 	%rd59, %rd2, 1;
	mul.lo.s64 	%rd60, %rd59, %rd57;
	min.u64 	%rd4, %rd58, %rd60;
	cvt.s64.s32	%rd5, %r28;
	or.b64  	%rd61, %rd5, %rd6;
	and.b64  	%rd62, %rd61, -4294967296;
	setp.eq.s64	%p3, %rd62, 0;
	@%p3 bra 	BB7_2;

	div.u64 	%rd85, %rd5, %rd6;
	bra.uni 	BB7_3;

BB7_2:
	cvt.u32.u64	%r30, %rd6;
	cvt.u32.u64	%r31, %rd5;
	div.u32 	%r32, %r31, %r30;
	cvt.u64.u32	%rd85, %r32;

BB7_3:
	and.b64  	%rd63, %rd6, -4294967296;
	setp.eq.s64	%p4, %rd63, 0;
	@%p4 bra 	BB7_5;

	div.u64 	%rd86, %rd3, %rd6;
	rem.u64 	%rd87, %rd3, %rd6;
	bra.uni 	BB7_6;

BB7_5:
	cvt.u32.u64	%r33, %rd6;
	cvt.u32.u64	%r34, %rd3;
	div.u32 	%r35, %r34, %r33;
	rem.u32 	%r36, %r34, %r33;
	cvt.u64.u32	%rd86, %r35;
	cvt.u64.u32	%rd87, %r36;

BB7_6:
	mul.lo.s64 	%rd16, %rd86, %rd6;
	cvt.u32.u64	%r2, %rd16;
	add.s64 	%rd64, %rd6, 7;
	shr.u64 	%rd17, %rd64, 3;
	mul.lo.s64 	%rd65, %rd2, %rd57;
	add.s64 	%rd88, %rd86, %rd65;
	setp.ge.u64	%p5, %rd88, %rd4;
	@%p5 bra 	BB7_29;

	cvt.u32.u64	%r37, %rd6;
	mov.u32 	%r38, 1;
	shl.b32 	%r39, %r38, %r37;
	add.s32 	%r40, %r39, -1;
	shl.b32 	%r3, %r40, %r2;
	shr.u32 	%r41, %r1, 3;
	mul.lo.s64 	%rd67, %rd86, %rd17;
	add.s64 	%rd68, %rd67, %rd87;
	cvt.u32.u64	%r42, %rd68;
	mov.u32 	%r43, _ZZN7qsketch26Sketch_GPU_Sub_Warp_Kernel13search_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EEmRKT3_NS_11Device_SeedIT2_EEPS7_S7_PhmmPvE9hash_mask;
	add.s32 	%r4, %r43, %r42;
	add.s32 	%r5, %r43, %r41;
	shr.u64 	%rd69, %rd6, 1;
	cvt.u32.u64	%r6, %rd69;
	cvta.to.global.u64 	%rd20, %rd53;
	cvta.to.global.u64 	%rd21, %rd48;
	cvta.to.global.u64 	%rd22, %rd44;
	cvta.to.global.u64 	%rd23, %rd55;
	cvta.to.global.u64 	%rd24, %rd54;
	cvt.u32.u64	%r44, %rd3;
	and.b32  	%r45, %r44, 7;
	shl.b32 	%r46, %r38, %r45;
	cvt.u16.u32	%rs1, %r46;

BB7_8:
	shl.b64 	%rd70, %rd88, 2;
	add.s64 	%rd27, %rd22, %rd70;
	setp.ne.s64	%p6, %rd87, 0;
	@%p6 bra 	BB7_18;

	ld.global.u32 	%r7, [%rd27];
	setp.eq.s64	%p7, %rd1, 0;
	mov.u32 	%r65, 0;
	mov.u64 	%rd90, %rd20;
	mov.u64 	%rd91, %rd1;
	@%p7 bra 	BB7_11;

BB7_10:
	ld.global.u32 	%r50, [%rd90];
	mad.lo.s32 	%r65, %r50, %r7, %r65;
	add.s64 	%rd90, %rd90, 4;
	add.s64 	%rd91, %rd91, -1;
	setp.ne.s64	%p8, %rd91, 0;
	@%p8 bra 	BB7_10;

BB7_11:
	cvt.u64.u32	%rd32, %r65;
	and.b64  	%rd71, %rd45, -4294967296;
	setp.eq.s64	%p9, %rd71, 0;
	@%p9 bra 	BB7_13;
	bra.uni 	BB7_12;

BB7_13:
	cvt.u32.u64	%r51, %rd45;
	cvt.u32.u64	%r52, %rd32;
	rem.u32 	%r53, %r52, %r51;
	cvt.u64.u32	%rd92, %r53;
	bra.uni 	BB7_14;

BB7_12:
	rem.u64 	%rd92, %rd32, %rd45;

BB7_14:
	and.b64  	%rd72, %rd56, -4294967296;
	setp.eq.s64	%p10, %rd72, 0;
	@%p10 bra 	BB7_16;
	bra.uni 	BB7_15;

BB7_16:
	cvt.u32.u64	%r54, %rd56;
	cvt.u32.u64	%r55, %rd32;
	rem.u32 	%r56, %r55, %r54;
	cvt.u64.u32	%rd93, %r56;
	bra.uni 	BB7_17;

BB7_15:
	rem.u64 	%rd93, %rd32, %rd56;

BB7_17:
	mul.lo.s64 	%rd94, %rd93, %rd17;
	mul.lo.s64 	%rd73, %rd92, %rd6;
	cvt.u32.u64	%r66, %rd73;

BB7_18:
	mov.u32 	%r61, 31;
	shfl.sync.idx.b32 	%r13|%p1, %r66, %r2, %r61, %r3;
	// inline asm
	mov.b64 {%r57,%r58}, %rd94;
	// inline asm
	shfl.sync.idx.b32 	%r60|%p11, %r58, %r2, %r61, %r3;
	shfl.sync.idx.b32 	%r59|%p12, %r57, %r2, %r61, %r3;
	// inline asm
	mov.b64 %rd94, {%r59,%r60};
	// inline asm
	setp.ge.u64	%p13, %rd87, %rd17;
	@%p13 bra 	BB7_20;

	add.s64 	%rd76, %rd94, %rd87;
	add.s64 	%rd77, %rd23, %rd76;
	ld.global.u8 	%rs2, [%rd77];
	st.shared.u8 	[%r4], %rs2;

BB7_20:
	add.s64 	%rd42, %rd24, %rd70;
	ld.shared.u8 	%rs3, [%r5];
	and.b16  	%rs4, %rs3, %rs1;
	and.b16  	%rs5, %rs4, 255;
	setp.eq.s16	%p14, %rs5, 0;
	mov.u32 	%r69, %r23;
	@%p14 bra 	BB7_22;

	cvt.u64.u32	%rd79, %r13;
	add.s64 	%rd80, %rd79, %rd87;
	shl.b64 	%rd81, %rd80, 2;
	add.s64 	%rd82, %rd21, %rd81;
	ld.global.u32 	%r62, [%rd82];
	min.u32 	%r69, %r23, %r62;

BB7_22:
	setp.lt.s32	%p15, %r6, 1;
	mov.u32 	%r68, %r6;
	@%p15 bra 	BB7_26;

BB7_23:
	mov.u32 	%r64, -1;
	shfl.sync.down.b32 	%r18|%p2, %r69, %r68, %r61, %r64;
	cvt.s64.s32	%rd83, %r68;
	add.s64 	%rd84, %rd83, %rd16;
	setp.lt.u64	%p16, %rd3, %rd84;
	setp.ge.u64	%p17, %rd3, %rd16;
	and.pred  	%p18, %p16, %p17;
	@!%p18 bra 	BB7_25;
	bra.uni 	BB7_24;

BB7_24:
	min.u32 	%r69, %r69, %r18;

BB7_25:
	shr.s32 	%r68, %r68, 1;
	setp.gt.s32	%p19, %r68, 0;
	@%p19 bra 	BB7_23;

BB7_26:
	@%p6 bra 	BB7_28;

	st.global.u32 	[%rd42], %r69;

BB7_28:
	add.s64 	%rd88, %rd88, %rd85;
	setp.lt.u64	%p21, %rd88, %rd4;
	@%p21 bra 	BB7_8;

BB7_29:
	ret;
}

	// .weak	_ZN7qsketch32Sketch_GPU_Sub_Warp_Level_Kernel13insert_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EES8_mRKT3_NS_11Device_SeedIT2_EEPhmmPv
.weak .entry _ZN7qsketch32Sketch_GPU_Sub_Warp_Level_Kernel13insert_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EES8_mRKT3_NS_11Device_SeedIT2_EEPhmmPv(
	.param .u64 _ZN7qsketch32Sketch_GPU_Sub_Warp_Level_Kernel13insert_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EES8_mRKT3_NS_11Device_SeedIT2_EEPhmmPv_param_0,
	.param .u64 _ZN7qsketch32Sketch_GPU_Sub_Warp_Level_Kernel13insert_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EES8_mRKT3_NS_11Device_SeedIT2_EEPhmmPv_param_1,
	.param .align 8 .b8 _ZN7qsketch32Sketch_GPU_Sub_Warp_Level_Kernel13insert_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EES8_mRKT3_NS_11Device_SeedIT2_EEPhmmPv_param_2[40],
	.param .align 8 .b8 _ZN7qsketch32Sketch_GPU_Sub_Warp_Level_Kernel13insert_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EES8_mRKT3_NS_11Device_SeedIT2_EEPhmmPv_param_3[40],
	.param .u64 _ZN7qsketch32Sketch_GPU_Sub_Warp_Level_Kernel13insert_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EES8_mRKT3_NS_11Device_SeedIT2_EEPhmmPv_param_4,
	.param .u64 _ZN7qsketch32Sketch_GPU_Sub_Warp_Level_Kernel13insert_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EES8_mRKT3_NS_11Device_SeedIT2_EEPhmmPv_param_5,
	.param .align 8 .b8 _ZN7qsketch32Sketch_GPU_Sub_Warp_Level_Kernel13insert_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EES8_mRKT3_NS_11Device_SeedIT2_EEPhmmPv_param_6[32],
	.param .u64 _ZN7qsketch32Sketch_GPU_Sub_Warp_Level_Kernel13insert_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EES8_mRKT3_NS_11Device_SeedIT2_EEPhmmPv_param_7,
	.param .u64 _ZN7qsketch32Sketch_GPU_Sub_Warp_Level_Kernel13insert_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EES8_mRKT3_NS_11Device_SeedIT2_EEPhmmPv_param_8,
	.param .u64 _ZN7qsketch32Sketch_GPU_Sub_Warp_Level_Kernel13insert_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EES8_mRKT3_NS_11Device_SeedIT2_EEPhmmPv_param_9,
	.param .u64 _ZN7qsketch32Sketch_GPU_Sub_Warp_Level_Kernel13insert_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EES8_mRKT3_NS_11Device_SeedIT2_EEPhmmPv_param_10
)
{
	.reg .pred 	%p<43>;
	.reg .b16 	%rs<9>;
	.reg .b32 	%r<143>;
	.reg .b64 	%rd<148>;


	ld.param.u64 	%rd66, [_ZN7qsketch32Sketch_GPU_Sub_Warp_Level_Kernel13insert_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EES8_mRKT3_NS_11Device_SeedIT2_EEPhmmPv_param_0];
	ld.param.u64 	%rd79, [_ZN7qsketch32Sketch_GPU_Sub_Warp_Level_Kernel13insert_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EES8_mRKT3_NS_11Device_SeedIT2_EEPhmmPv_param_1];
	ld.param.u64 	%rd71, [_ZN7qsketch32Sketch_GPU_Sub_Warp_Level_Kernel13insert_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EES8_mRKT3_NS_11Device_SeedIT2_EEPhmmPv_param_2+32];
	ld.param.u64 	%rd70, [_ZN7qsketch32Sketch_GPU_Sub_Warp_Level_Kernel13insert_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EES8_mRKT3_NS_11Device_SeedIT2_EEPhmmPv_param_2+24];
	ld.param.u64 	%rd67, [_ZN7qsketch32Sketch_GPU_Sub_Warp_Level_Kernel13insert_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EES8_mRKT3_NS_11Device_SeedIT2_EEPhmmPv_param_2];
	ld.param.u64 	%rd7, [_ZN7qsketch32Sketch_GPU_Sub_Warp_Level_Kernel13insert_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EES8_mRKT3_NS_11Device_SeedIT2_EEPhmmPv_param_2+8];
	ld.param.u64 	%rd80, [_ZN7qsketch32Sketch_GPU_Sub_Warp_Level_Kernel13insert_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EES8_mRKT3_NS_11Device_SeedIT2_EEPhmmPv_param_3+24];
	ld.param.u64 	%rd75, [_ZN7qsketch32Sketch_GPU_Sub_Warp_Level_Kernel13insert_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EES8_mRKT3_NS_11Device_SeedIT2_EEPhmmPv_param_6+24];
	ld.param.u64 	%rd76, [_ZN7qsketch32Sketch_GPU_Sub_Warp_Level_Kernel13insert_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EES8_mRKT3_NS_11Device_SeedIT2_EEPhmmPv_param_7];
	ld.param.u64 	%rd77, [_ZN7qsketch32Sketch_GPU_Sub_Warp_Level_Kernel13insert_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EES8_mRKT3_NS_11Device_SeedIT2_EEPhmmPv_param_8];
	ld.param.u64 	%rd78, [_ZN7qsketch32Sketch_GPU_Sub_Warp_Level_Kernel13insert_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EES8_mRKT3_NS_11Device_SeedIT2_EEPhmmPv_param_9];
	cvta.to.global.u64 	%rd1, %rd80;
	mov.u32 	%r37, %ntid.x;
	mov.u32 	%r38, %ctaid.x;
	mov.u32 	%r39, %tid.x;
	mad.lo.s32 	%r40, %r37, %r38, %r39;
	mov.u32 	%r41, WARP_SZ;
	div.u32 	%r42, %r40, %r41;
	cvt.u64.u32	%rd3, %r42;
	rem.u32 	%r1, %r39, %r41;
	cvt.u64.u32	%rd4, %r1;
	add.s64 	%rd81, %rd3, 1;
	mul.lo.s64 	%rd82, %rd81, %rd78;
	min.u64 	%rd5, %rd79, %rd82;
	cvt.s64.s32	%rd6, %r41;
	or.b64  	%rd83, %rd6, %rd7;
	and.b64  	%rd84, %rd83, -4294967296;
	setp.eq.s64	%p3, %rd84, 0;
	@%p3 bra 	BB8_2;

	div.u64 	%rd135, %rd6, %rd7;
	bra.uni 	BB8_3;

BB8_2:
	cvt.u32.u64	%r43, %rd7;
	cvt.u32.u64	%r44, %rd6;
	div.u32 	%r45, %r44, %r43;
	cvt.u64.u32	%rd135, %r45;

BB8_3:
	and.b64  	%rd85, %rd7, -4294967296;
	setp.eq.s64	%p4, %rd85, 0;
	@%p4 bra 	BB8_5;

	div.u64 	%rd136, %rd4, %rd7;
	rem.u64 	%rd137, %rd4, %rd7;
	bra.uni 	BB8_6;

BB8_5:
	cvt.u32.u64	%r46, %rd7;
	cvt.u32.u64	%r47, %rd4;
	div.u32 	%r48, %r47, %r46;
	rem.u32 	%r49, %r47, %r46;
	cvt.u64.u32	%rd136, %r48;
	cvt.u64.u32	%rd137, %r49;

BB8_6:
	cvt.u32.u64	%r50, %rd7;
	mov.u32 	%r51, 1;
	shl.b32 	%r52, %r51, %r50;
	add.s32 	%r53, %r52, -1;
	mul.lo.s64 	%rd86, %rd136, %rd7;
	cvt.u32.u64	%r2, %rd86;
	shl.b32 	%r3, %r53, %r2;
	shl.b64 	%rd87, %rd7, 2;
	add.s64 	%rd88, %rd87, 7;
	shr.u64 	%rd17, %rd88, 3;
	and.b32  	%r54, %r1, 7;
	shl.b32 	%r55, %r51, %r54;
	cvt.u16.u32	%rs1, %r55;
	mul.lo.s64 	%rd89, %rd3, %rd78;
	add.s64 	%rd138, %rd136, %rd89;
	setp.ge.u64	%p5, %rd138, %rd5;
	@%p5 bra 	BB8_52;

	cvta.to.global.u64 	%rd21, %rd70;
	cvt.u32.u64	%r56, %rd4;
	mul.lo.s64 	%rd91, %rd136, %rd17;
	add.s64 	%rd92, %rd91, %rd137;
	cvt.u32.u64	%r57, %rd92;
	mov.u32 	%r58, _ZZN7qsketch32Sketch_GPU_Sub_Warp_Level_Kernel13insert_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EES8_mRKT3_NS_11Device_SeedIT2_EEPhmmPvE9hash_mask;
	add.s32 	%r4, %r58, %r57;
	shr.u32 	%r59, %r1, 3;
	cvt.u64.u32	%rd23, %r59;
	shr.u32 	%r60, %r1, 1;
	add.s32 	%r5, %r58, %r60;
	and.b32  	%r61, %r56, 1;
	shl.b32 	%r6, %r61, 2;
	cvta.to.global.u64 	%rd24, %rd75;
	cvta.to.global.u64 	%rd25, %rd71;
	cvta.to.global.u64 	%rd26, %rd66;
	cvta.to.global.u64 	%rd27, %rd76;

BB8_8:
	shl.b64 	%rd93, %rd138, 2;
	add.s64 	%rd30, %rd26, %rd93;
	setp.ne.s64	%p6, %rd137, 0;
	@%p6 bra 	BB8_18;

	ld.param.u64 	%rd141, [_ZN7qsketch32Sketch_GPU_Sub_Warp_Level_Kernel13insert_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EES8_mRKT3_NS_11Device_SeedIT2_EEPhmmPv_param_6+8];
	ld.global.u32 	%r7, [%rd30];
	setp.eq.s64	%p7, %rd141, 0;
	mov.u32 	%r132, 0;
	mov.u64 	%rd140, %rd24;
	@%p7 bra 	BB8_11;

BB8_10:
	ld.global.u32 	%r65, [%rd140];
	mad.lo.s32 	%r132, %r65, %r7, %r132;
	add.s64 	%rd140, %rd140, 4;
	add.s64 	%rd141, %rd141, -1;
	setp.ne.s64	%p8, %rd141, 0;
	@%p8 bra 	BB8_10;

BB8_11:
	cvt.u64.u32	%rd35, %r132;
	and.b64  	%rd94, %rd67, -4294967296;
	setp.eq.s64	%p9, %rd94, 0;
	@%p9 bra 	BB8_13;
	bra.uni 	BB8_12;

BB8_13:
	cvt.u32.u64	%r66, %rd67;
	cvt.u32.u64	%r67, %rd35;
	rem.u32 	%r68, %r67, %r66;
	cvt.u64.u32	%rd142, %r68;
	bra.uni 	BB8_14;

BB8_12:
	rem.u64 	%rd142, %rd35, %rd67;

BB8_14:
	and.b64  	%rd95, %rd77, -4294967296;
	setp.eq.s64	%p10, %rd95, 0;
	@%p10 bra 	BB8_16;
	bra.uni 	BB8_15;

BB8_16:
	cvt.u32.u64	%r69, %rd77;
	cvt.u32.u64	%r70, %rd35;
	rem.u32 	%r71, %r70, %r69;
	cvt.u64.u32	%rd143, %r71;
	bra.uni 	BB8_17;

BB8_15:
	rem.u64 	%rd143, %rd35, %rd77;

BB8_17:
	mul.lo.s64 	%rd144, %rd143, %rd17;
	mul.lo.s64 	%rd96, %rd142, %rd7;
	cvt.u32.u64	%r133, %rd96;

BB8_18:
	add.s64 	%rd132, %rd7, -1;
	mov.u32 	%r76, 31;
	shfl.sync.idx.b32 	%r77|%p11, %r133, %r2, %r76, %r3;
	// inline asm
	mov.b64 {%r72,%r73}, %rd144;
	// inline asm
	shfl.sync.idx.b32 	%r75|%p12, %r73, %r2, %r76, %r3;
	shfl.sync.idx.b32 	%r74|%p13, %r72, %r2, %r76, %r3;
	// inline asm
	mov.b64 %rd144, {%r74,%r75};
	// inline asm
	cvt.u64.u32	%rd99, %r77;
	add.s64 	%rd45, %rd132, %rd99;
	shl.b64 	%rd100, %rd45, 2;
	add.s64 	%rd46, %rd21, %rd100;
	ld.global.u32 	%rd47, [%rd46];
	add.s64 	%rd48, %rd99, %rd137;
	shl.b64 	%rd101, %rd48, 2;
	add.s64 	%rd102, %rd21, %rd101;
	ld.global.u32 	%r13, [%rd102];
	setp.ge.u64	%p14, %rd137, %rd17;
	@%p14 bra 	BB8_20;

	add.s64 	%rd103, %rd144, %rd137;
	add.s64 	%rd104, %rd27, %rd103;
	ld.global.u8 	%rs2, [%rd104];
	st.shared.u8 	[%r4], %rs2;

BB8_20:
	membar.cta;
	bar.warp.sync 	-1;
	ld.global.u64 	%rd105, [_ZN7qsketch14default_values26DEVICE_NEXT_LEVEL_ID_STARTE];
	setp.gt.u64	%p15, %rd47, %rd105;
	mov.u32 	%r78, -1;
	vote.sync.any.pred 	%p16, %p15, %r78;
	@!%p16 bra 	BB8_29;
	bra.uni 	BB8_21;

BB8_21:
	ld.global.u32 	%r80, [_ZN7qsketch14default_values16DEVICE_WARP_SIZEE];
	setp.eq.s32	%p17, %r80, 0;
	mov.u64 	%rd145, 0;
	@%p17 bra 	BB8_29;

BB8_22:
	mov.u32 	%r130, 31;
	mov.u32 	%r129, -1;
	cvt.u32.u64	%r81, %rd145;
	cvt.u32.u64	%r82, %rd47;
	shfl.sync.idx.b32 	%r14|%p18, %r82, %r81, %r130, %r129;
	bar.warp.sync 	-1;
	cvt.u64.u32	%rd50, %r14;
	ld.global.u64 	%rd51, [_ZN7qsketch14default_values26DEVICE_NEXT_LEVEL_ID_STARTE];
	setp.le.u64	%p19, %rd50, %rd51;
	@%p19 bra 	BB8_28;

	or.b64  	%rd107, %rd145, %rd7;
	and.b64  	%rd108, %rd107, -4294967296;
	setp.eq.s64	%p20, %rd108, 0;
	@%p20 bra 	BB8_25;
	bra.uni 	BB8_24;

BB8_25:
	cvt.u32.u64	%r131, %rd145;
	div.u32 	%r87, %r131, %r50;
	cvt.u64.u32	%rd146, %r87;
	bra.uni 	BB8_26;

BB8_24:
	div.u64 	%rd146, %rd145, %rd7;

BB8_26:
	ld.global.u32 	%rd109, [_ZN7qsketch14default_values16DEVICE_WARP_SIZEE];
	sub.s64 	%rd110, %rd50, %rd51;
	mul.lo.s64 	%rd55, %rd109, %rd110;
	mul.lo.s64 	%rd111, %rd146, %rd17;
	add.s64 	%rd112, %rd111, %rd23;
	cvt.u32.u64	%r88, %rd112;
	add.s32 	%r90, %r58, %r88;
	ld.shared.u8 	%rs3, [%r90];
	and.b16  	%rs4, %rs3, %rs1;
	and.b16  	%rs5, %rs4, 255;
	setp.eq.s16	%p21, %rs5, 0;
	@%p21 bra 	BB8_28;

	add.s64 	%rd113, %rd55, %rd4;
	shl.b64 	%rd114, %rd113, 2;
	add.s64 	%rd115, %rd1, %rd114;
	atom.global.add.u32 	%r91, [%rd115], 1;

BB8_28:
	add.s64 	%rd145, %rd145, %rd7;
	ld.global.u32 	%rd116, [_ZN7qsketch14default_values16DEVICE_WARP_SIZEE];
	setp.lt.u64	%p22, %rd145, %rd116;
	@%p22 bra 	BB8_22;

BB8_29:
	bar.warp.sync 	-1;
	ld.global.u64 	%rd117, [_ZN7qsketch14default_values26DEVICE_NEXT_LEVEL_ID_STARTE];
	setp.gt.u64	%p23, %rd47, %rd117;
	vote.sync.any.pred 	%p24, %p23, %r3;
	mov.u32 	%r136, 0;
	mov.u32 	%r137, %r136;
	@%p24 bra 	BB8_36;

	ld.shared.u8 	%r95, [%r5];
	shr.u32 	%r15, %r95, %r6;
	bfe.s32 	%r96, %r15, 0, 1;
	and.b32  	%r97, %r13, %r96;
	and.b32  	%r136, %r97, 255;
	and.b32  	%r137, %r15, 1;
	and.b32  	%r98, %r15, 2;
	setp.eq.s32	%p25, %r98, 0;
	@%p25 bra 	BB8_32;

	or.b32  	%r137, %r137, 256;
	bfe.u32 	%r99, %r13, 8, 8;
	max.u32 	%r136, %r136, %r99;

BB8_32:
	and.b32  	%r100, %r15, 4;
	setp.eq.s32	%p26, %r100, 0;
	@%p26 bra 	BB8_34;

	or.b32  	%r137, %r137, 65536;
	bfe.u32 	%r101, %r13, 16, 8;
	max.u32 	%r136, %r136, %r101;

BB8_34:
	and.b32  	%r102, %r15, 8;
	setp.eq.s32	%p27, %r102, 0;
	@%p27 bra 	BB8_36;

	or.b32  	%r137, %r137, 16777216;
	shr.u32 	%r103, %r13, 24;
	max.u32 	%r136, %r136, %r103;

BB8_36:
	bar.warp.sync 	-1;
	mov.u32 	%r125, -1;
	setp.gt.u32	%p28, %r136, 128;
	vote.sync.any.pred 	%p1, %p28, %r3;
	vote.sync.any.pred 	%p2, %p28, %r125;
	not.pred 	%p29, %p1;
	setp.ne.s32	%p30, %r137, 0;
	and.pred  	%p31, %p30, %p29;
	@!%p31 bra 	BB8_38;
	bra.uni 	BB8_37;

BB8_37:
	atom.global.add.u32 	%r106, [%rd102], %r137;

BB8_38:
	@!%p2 bra 	BB8_51;
	bra.uni 	BB8_39;

BB8_39:
	setp.eq.s64	%p32, %rd137, 0;
	and.pred  	%p33, %p32, %p1;
	mov.u32 	%r142, 0;
	mov.u32 	%r141, %r142;
	@!%p33 bra 	BB8_43;
	bra.uni 	BB8_40;

BB8_40:
	mov.u32 	%r128, 1;
	ld.param.u64 	%rd134, [_ZN7qsketch32Sketch_GPU_Sub_Warp_Level_Kernel13insert_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EES8_mRKT3_NS_11Device_SeedIT2_EEPhmmPv_param_2+24];
	add.s64 	%rd57, %rd134, %rd100;
	mov.u32 	%r141, 0;
	atom.global.cas.b32 	%r110, [%rd46], %r141, %r128;
	setp.eq.s32	%p34, %r110, 0;
	@%p34 bra 	BB8_42;
	bra.uni 	BB8_41;

BB8_42:
	atom.global.add.u32 	%r141, [%rd25], 1;
	st.global.u32 	[%rd46], %r141;
	bra.uni 	BB8_43;

BB8_41:
	// inline asm
	ld.global.cv.u32 %r111, [%rd57];
	// inline asm
	max.u32 	%r141, %r141, %r111;
	membar.cta;
	setp.lt.u32	%p35, %r141, 2;
	@%p35 bra 	BB8_41;

BB8_43:
	membar.cta;
	ld.global.u32 	%r113, [_ZN7qsketch14default_values16DEVICE_WARP_SIZEE];
	setp.eq.s32	%p36, %r113, 0;
	@%p36 bra 	BB8_51;

BB8_44:
	mov.u32 	%r127, 31;
	mov.u32 	%r126, -1;
	shfl.sync.idx.b32 	%r116|%p37, %r141, %r142, %r127, %r126;
	cvt.u64.u32	%rd58, %r116;
	ld.global.u64 	%rd59, [_ZN7qsketch14default_values26DEVICE_NEXT_LEVEL_ID_STARTE];
	setp.le.u64	%p38, %rd58, %rd59;
	@%p38 bra 	BB8_50;

	cvt.u64.u32	%rd60, %r142;
	@%p4 bra 	BB8_47;
	bra.uni 	BB8_46;

BB8_47:
	cvt.u32.u64	%r118, %rd60;
	div.u32 	%r119, %r118, %r50;
	cvt.u64.u32	%rd147, %r119;
	bra.uni 	BB8_48;

BB8_46:
	div.u64 	%rd147, %rd60, %rd7;

BB8_48:
	ld.global.u32 	%rd123, [_ZN7qsketch14default_values16DEVICE_WARP_SIZEE];
	sub.s64 	%rd124, %rd58, %rd59;
	mul.lo.s64 	%rd64, %rd123, %rd124;
	mul.lo.s64 	%rd125, %rd147, %rd17;
	add.s64 	%rd126, %rd125, %rd23;
	cvt.u32.u64	%r120, %rd126;
	add.s32 	%r122, %r58, %r120;
	ld.shared.u8 	%rs6, [%r122];
	and.b16  	%rs7, %rs6, %rs1;
	and.b16  	%rs8, %rs7, 255;
	setp.eq.s16	%p40, %rs8, 0;
	@%p40 bra 	BB8_50;

	add.s64 	%rd127, %rd64, %rd137;
	shl.b64 	%rd128, %rd127, 2;
	add.s64 	%rd129, %rd1, %rd128;
	atom.global.add.u32 	%r123, [%rd129], 1;

BB8_50:
	cvt.u64.u32	%rd130, %r142;
	add.s64 	%rd131, %rd130, %rd7;
	cvt.u32.u64	%r142, %rd131;
	ld.global.u32 	%r124, [_ZN7qsketch14default_values16DEVICE_WARP_SIZEE];
	setp.lt.u32	%p41, %r142, %r124;
	@%p41 bra 	BB8_44;

BB8_51:
	add.s64 	%rd138, %rd138, %rd135;
	setp.lt.u64	%p42, %rd138, %rd5;
	@%p42 bra 	BB8_8;

BB8_52:
	ret;
}

	// .weak	_ZN7qsketch32Sketch_GPU_Sub_Warp_Level_Kernel13search_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EES8_mRKT3_NS_11Device_SeedIT2_EEPS7_S7_PhmmPv
.weak .entry _ZN7qsketch32Sketch_GPU_Sub_Warp_Level_Kernel13search_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EES8_mRKT3_NS_11Device_SeedIT2_EEPS7_S7_PhmmPv(
	.param .u64 _ZN7qsketch32Sketch_GPU_Sub_Warp_Level_Kernel13search_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EES8_mRKT3_NS_11Device_SeedIT2_EEPS7_S7_PhmmPv_param_0,
	.param .u64 _ZN7qsketch32Sketch_GPU_Sub_Warp_Level_Kernel13search_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EES8_mRKT3_NS_11Device_SeedIT2_EEPS7_S7_PhmmPv_param_1,
	.param .align 8 .b8 _ZN7qsketch32Sketch_GPU_Sub_Warp_Level_Kernel13search_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EES8_mRKT3_NS_11Device_SeedIT2_EEPS7_S7_PhmmPv_param_2[40],
	.param .align 8 .b8 _ZN7qsketch32Sketch_GPU_Sub_Warp_Level_Kernel13search_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EES8_mRKT3_NS_11Device_SeedIT2_EEPS7_S7_PhmmPv_param_3[40],
	.param .u64 _ZN7qsketch32Sketch_GPU_Sub_Warp_Level_Kernel13search_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EES8_mRKT3_NS_11Device_SeedIT2_EEPS7_S7_PhmmPv_param_4,
	.param .u64 _ZN7qsketch32Sketch_GPU_Sub_Warp_Level_Kernel13search_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EES8_mRKT3_NS_11Device_SeedIT2_EEPS7_S7_PhmmPv_param_5,
	.param .align 8 .b8 _ZN7qsketch32Sketch_GPU_Sub_Warp_Level_Kernel13search_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EES8_mRKT3_NS_11Device_SeedIT2_EEPS7_S7_PhmmPv_param_6[32],
	.param .u64 _ZN7qsketch32Sketch_GPU_Sub_Warp_Level_Kernel13search_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EES8_mRKT3_NS_11Device_SeedIT2_EEPS7_S7_PhmmPv_param_7,
	.param .u32 _ZN7qsketch32Sketch_GPU_Sub_Warp_Level_Kernel13search_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EES8_mRKT3_NS_11Device_SeedIT2_EEPS7_S7_PhmmPv_param_8,
	.param .u64 _ZN7qsketch32Sketch_GPU_Sub_Warp_Level_Kernel13search_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EES8_mRKT3_NS_11Device_SeedIT2_EEPS7_S7_PhmmPv_param_9,
	.param .u64 _ZN7qsketch32Sketch_GPU_Sub_Warp_Level_Kernel13search_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EES8_mRKT3_NS_11Device_SeedIT2_EEPS7_S7_PhmmPv_param_10,
	.param .u64 _ZN7qsketch32Sketch_GPU_Sub_Warp_Level_Kernel13search_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EES8_mRKT3_NS_11Device_SeedIT2_EEPS7_S7_PhmmPv_param_11,
	.param .u64 _ZN7qsketch32Sketch_GPU_Sub_Warp_Level_Kernel13search_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EES8_mRKT3_NS_11Device_SeedIT2_EEPS7_S7_PhmmPv_param_12
)
{
	.reg .pred 	%p<50>;
	.reg .b16 	%rs<6>;
	.reg .b32 	%r<188>;
	.reg .b64 	%rd<133>;


	ld.param.u64 	%rd55, [_ZN7qsketch32Sketch_GPU_Sub_Warp_Level_Kernel13search_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EES8_mRKT3_NS_11Device_SeedIT2_EEPS7_S7_PhmmPv_param_0];
	ld.param.u64 	%rd74, [_ZN7qsketch32Sketch_GPU_Sub_Warp_Level_Kernel13search_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EES8_mRKT3_NS_11Device_SeedIT2_EEPS7_S7_PhmmPv_param_1];
	ld.param.u64 	%rd59, [_ZN7qsketch32Sketch_GPU_Sub_Warp_Level_Kernel13search_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EES8_mRKT3_NS_11Device_SeedIT2_EEPS7_S7_PhmmPv_param_2+24];
	ld.param.u64 	%rd56, [_ZN7qsketch32Sketch_GPU_Sub_Warp_Level_Kernel13search_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EES8_mRKT3_NS_11Device_SeedIT2_EEPS7_S7_PhmmPv_param_2];
	ld.param.u64 	%rd6, [_ZN7qsketch32Sketch_GPU_Sub_Warp_Level_Kernel13search_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EES8_mRKT3_NS_11Device_SeedIT2_EEPS7_S7_PhmmPv_param_2+8];
	ld.param.u64 	%rd64, [_ZN7qsketch32Sketch_GPU_Sub_Warp_Level_Kernel13search_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EES8_mRKT3_NS_11Device_SeedIT2_EEPS7_S7_PhmmPv_param_3+24];
	ld.param.u64 	%rd69, [_ZN7qsketch32Sketch_GPU_Sub_Warp_Level_Kernel13search_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EES8_mRKT3_NS_11Device_SeedIT2_EEPS7_S7_PhmmPv_param_6+24];
	ld.param.u64 	%rd70, [_ZN7qsketch32Sketch_GPU_Sub_Warp_Level_Kernel13search_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EES8_mRKT3_NS_11Device_SeedIT2_EEPS7_S7_PhmmPv_param_7];
	ld.param.u32 	%r53, [_ZN7qsketch32Sketch_GPU_Sub_Warp_Level_Kernel13search_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EES8_mRKT3_NS_11Device_SeedIT2_EEPS7_S7_PhmmPv_param_8];
	ld.param.u64 	%rd71, [_ZN7qsketch32Sketch_GPU_Sub_Warp_Level_Kernel13search_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EES8_mRKT3_NS_11Device_SeedIT2_EEPS7_S7_PhmmPv_param_9];
	ld.param.u64 	%rd72, [_ZN7qsketch32Sketch_GPU_Sub_Warp_Level_Kernel13search_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EES8_mRKT3_NS_11Device_SeedIT2_EEPS7_S7_PhmmPv_param_10];
	ld.param.u64 	%rd73, [_ZN7qsketch32Sketch_GPU_Sub_Warp_Level_Kernel13search_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EES8_mRKT3_NS_11Device_SeedIT2_EEPS7_S7_PhmmPv_param_11];
	mov.u32 	%r54, %ntid.x;
	mov.u32 	%r55, %ctaid.x;
	mov.u32 	%r56, %tid.x;
	mad.lo.s32 	%r57, %r54, %r55, %r56;
	mov.u32 	%r58, WARP_SZ;
	div.u32 	%r59, %r57, %r58;
	cvt.u64.u32	%rd2, %r59;
	rem.u32 	%r1, %r56, %r58;
	cvt.u64.u32	%rd3, %r1;
	add.s64 	%rd75, %rd2, 1;
	mul.lo.s64 	%rd76, %rd75, %rd73;
	min.u64 	%rd4, %rd74, %rd76;
	cvt.s64.s32	%rd5, %r58;
	or.b64  	%rd77, %rd5, %rd6;
	and.b64  	%rd78, %rd77, -4294967296;
	setp.eq.s64	%p13, %rd78, 0;
	@%p13 bra 	BB9_2;

	div.u64 	%rd121, %rd5, %rd6;
	bra.uni 	BB9_3;

BB9_2:
	cvt.u32.u64	%r60, %rd6;
	cvt.u32.u64	%r61, %rd5;
	div.u32 	%r62, %r61, %r60;
	cvt.u64.u32	%rd121, %r62;

BB9_3:
	and.b64  	%rd79, %rd6, -4294967296;
	setp.eq.s64	%p14, %rd79, 0;
	@%p14 bra 	BB9_5;

	div.u64 	%rd122, %rd3, %rd6;
	rem.u64 	%rd123, %rd3, %rd6;
	bra.uni 	BB9_6;

BB9_5:
	cvt.u32.u64	%r63, %rd6;
	cvt.u32.u64	%r64, %rd3;
	div.u32 	%r65, %r64, %r63;
	rem.u32 	%r66, %r64, %r63;
	cvt.u64.u32	%rd122, %r65;
	cvt.u64.u32	%rd123, %r66;

BB9_6:
	mul.lo.s64 	%rd16, %rd122, %rd6;
	cvt.u32.u64	%r2, %rd16;
	shl.b64 	%rd80, %rd6, 2;
	add.s64 	%rd81, %rd80, 7;
	shr.u64 	%rd17, %rd81, 3;
	mul.lo.s64 	%rd82, %rd2, %rd73;
	add.s64 	%rd124, %rd122, %rd82;
	setp.ge.u64	%p15, %rd124, %rd4;
	@%p15 bra 	BB9_60;

	cvta.to.global.u64 	%rd20, %rd59;
	cvt.u32.u64	%r67, %rd6;
	mov.u32 	%r68, 1;
	shl.b32 	%r69, %r68, %r67;
	add.s32 	%r70, %r69, -1;
	shl.b32 	%r3, %r70, %r2;
	mul.lo.s64 	%rd84, %rd122, %rd17;
	add.s64 	%rd85, %rd84, %rd123;
	cvt.u32.u64	%r71, %rd85;
	mov.u32 	%r72, _ZZN7qsketch32Sketch_GPU_Sub_Warp_Level_Kernel13search_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EES8_mRKT3_NS_11Device_SeedIT2_EEPS7_S7_PhmmPvE9hash_mask;
	add.s32 	%r5, %r72, %r71;
	shl.b32 	%r73, %r1, 2;
	mov.u32 	%r74, _ZZN7qsketch32Sketch_GPU_Sub_Warp_Level_Kernel21calculation_s2_searchIjjjjNS_12hash_mul_addIjjjEEEEvPT0_S4_RKS4_S7_RNS_17Device_Hash_TableIS4_EESA_S5_PhRKmRKjRKhRKT_SD_SD_SD_SF_E15thread_min_high;
	add.s32 	%r6, %r74, %r73;
	shr.u32 	%r75, %r1, 1;
	add.s32 	%r7, %r72, %r75;
	and.b32  	%r8, %r73, 4;
	shr.u32 	%r76, %r1, 3;
	cvt.u64.u32	%rd22, %r76;
	cvt.u32.u64	%r77, %rd122;
	shl.b32 	%r78, %r77, 2;
	add.s32 	%r9, %r74, %r78;
	add.s64 	%rd86, %rd16, 4;
	setp.lt.u64	%p16, %rd3, %rd86;
	setp.ge.u64	%p17, %rd3, %rd16;
	and.pred  	%p1, %p16, %p17;
	add.s64 	%rd87, %rd16, 2;
	setp.lt.u64	%p18, %rd3, %rd87;
	and.pred  	%p2, %p18, %p17;
	add.s64 	%rd88, %rd16, 1;
	setp.lt.u64	%p19, %rd3, %rd88;
	and.pred  	%p3, %p19, %p17;
	cvta.to.global.u64 	%rd23, %rd69;
	cvta.to.global.u64 	%rd24, %rd64;
	cvta.to.global.u64 	%rd25, %rd55;
	cvta.to.global.u64 	%rd26, %rd71;
	cvta.to.global.u64 	%rd27, %rd70;
	and.b32  	%r79, %r1, 7;
	shl.b32 	%r80, %r68, %r79;
	cvt.u16.u32	%rs1, %r80;

BB9_8:
	shl.b64 	%rd89, %rd124, 2;
	add.s64 	%rd30, %rd25, %rd89;
	setp.ne.s64	%p20, %rd123, 0;
	@%p20 bra 	BB9_18;

	ld.param.u64 	%rd127, [_ZN7qsketch32Sketch_GPU_Sub_Warp_Level_Kernel13search_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EES8_mRKT3_NS_11Device_SeedIT2_EEPS7_S7_PhmmPv_param_6+8];
	ld.global.u32 	%r10, [%rd30];
	setp.eq.s64	%p21, %rd127, 0;
	mov.u32 	%r173, 0;
	mov.u64 	%rd126, %rd23;
	@%p21 bra 	BB9_11;

BB9_10:
	ld.global.u32 	%r84, [%rd126];
	mad.lo.s32 	%r173, %r84, %r10, %r173;
	add.s64 	%rd126, %rd126, 4;
	add.s64 	%rd127, %rd127, -1;
	setp.ne.s64	%p22, %rd127, 0;
	@%p22 bra 	BB9_10;

BB9_11:
	cvt.u64.u32	%rd35, %r173;
	and.b64  	%rd90, %rd56, -4294967296;
	setp.eq.s64	%p23, %rd90, 0;
	@%p23 bra 	BB9_13;
	bra.uni 	BB9_12;

BB9_13:
	cvt.u32.u64	%r85, %rd56;
	cvt.u32.u64	%r86, %rd35;
	rem.u32 	%r87, %r86, %r85;
	cvt.u64.u32	%rd128, %r87;
	bra.uni 	BB9_14;

BB9_12:
	rem.u64 	%rd128, %rd35, %rd56;

BB9_14:
	and.b64  	%rd91, %rd72, -4294967296;
	setp.eq.s64	%p24, %rd91, 0;
	@%p24 bra 	BB9_16;
	bra.uni 	BB9_15;

BB9_16:
	cvt.u32.u64	%r88, %rd72;
	cvt.u32.u64	%r89, %rd35;
	rem.u32 	%r90, %r89, %r88;
	cvt.u64.u32	%rd129, %r90;
	bra.uni 	BB9_17;

BB9_15:
	rem.u64 	%rd129, %rd35, %rd72;

BB9_17:
	mul.lo.s64 	%rd130, %rd129, %rd17;
	mul.lo.s64 	%rd92, %rd128, %rd6;
	cvt.u32.u64	%r174, %rd92;

BB9_18:
	add.s64 	%rd118, %rd6, -1;
	mov.u32 	%r95, 31;
	shfl.sync.idx.b32 	%r96|%p25, %r174, %r2, %r95, %r3;
	// inline asm
	mov.b64 {%r91,%r92}, %rd130;
	// inline asm
	shfl.sync.idx.b32 	%r94|%p26, %r92, %r2, %r95, %r3;
	shfl.sync.idx.b32 	%r93|%p27, %r91, %r2, %r95, %r3;
	// inline asm
	mov.b64 %rd130, {%r93,%r94};
	// inline asm
	cvt.u64.u32	%rd95, %r96;
	add.s64 	%rd96, %rd118, %rd95;
	shl.b64 	%rd97, %rd96, 2;
	add.s64 	%rd98, %rd20, %rd97;
	ld.global.u32 	%rd45, [%rd98];
	add.s64 	%rd99, %rd95, %rd123;
	shl.b64 	%rd100, %rd99, 2;
	add.s64 	%rd101, %rd20, %rd100;
	ld.global.u32 	%r16, [%rd101];
	setp.ge.u64	%p28, %rd123, %rd17;
	@%p28 bra 	BB9_20;

	add.s64 	%rd102, %rd130, %rd123;
	add.s64 	%rd103, %rd26, %rd102;
	ld.global.u8 	%rs2, [%rd103];
	st.shared.u8 	[%r5], %rs2;

BB9_20:
	setp.lt.u32	%p4, %r1, 4;
	bar.warp.sync 	-1;
	@!%p4 bra 	BB9_22;
	bra.uni 	BB9_21;

BB9_21:
	mov.u32 	%r97, 0;
	st.shared.u32 	[%r6], %r97;

BB9_22:
	ld.shared.u8 	%r98, [%r7];
	shr.u32 	%r17, %r98, %r8;
	and.b32  	%r99, %r17, 1;
	setp.eq.b32	%p29, %r99, 1;
	mov.u32 	%r186, %r53;
	@!%p29 bra 	BB9_24;
	bra.uni 	BB9_23;

BB9_23:
	and.b32  	%r100, %r16, 255;
	min.u32 	%r186, %r53, %r100;

BB9_24:
	and.b32  	%r101, %r17, 2;
	setp.eq.s32	%p30, %r101, 0;
	@%p30 bra 	BB9_26;

	bfe.u32 	%r102, %r16, 8, 8;
	min.u32 	%r186, %r186, %r102;

BB9_26:
	and.b32  	%r103, %r17, 4;
	setp.eq.s32	%p31, %r103, 0;
	@%p31 bra 	BB9_28;

	bfe.u32 	%r104, %r16, 16, 8;
	min.u32 	%r186, %r186, %r104;

BB9_28:
	and.b32  	%r105, %r17, 8;
	setp.eq.s32	%p32, %r105, 0;
	@%p32 bra 	BB9_30;

	shr.u32 	%r106, %r16, 24;
	min.u32 	%r186, %r186, %r106;

BB9_30:
	membar.cta;
	bar.warp.sync 	-1;
	ld.global.u64 	%rd104, [_ZN7qsketch14default_values26DEVICE_NEXT_LEVEL_ID_STARTE];
	setp.gt.u64	%p33, %rd45, %rd104;
	mov.u32 	%r107, -1;
	vote.sync.any.pred 	%p34, %p33, %r107;
	@!%p34 bra 	BB9_51;
	bra.uni 	BB9_31;

BB9_31:
	ld.global.u32 	%r109, [_ZN7qsketch14default_values16DEVICE_WARP_SIZEE];
	setp.eq.s32	%p35, %r109, 0;
	mov.u64 	%rd131, 0;
	@%p35 bra 	BB9_51;

BB9_32:
	mov.u32 	%r169, 31;
	mov.u32 	%r168, -1;
	cvt.u32.u64	%r110, %rd131;
	cvt.u32.u64	%r111, %rd45;
	shfl.sync.idx.b32 	%r26|%p36, %r111, %r110, %r169, %r168;
	bar.warp.sync 	-1;
	cvt.u64.u32	%rd47, %r26;
	ld.global.u64 	%rd48, [_ZN7qsketch14default_values26DEVICE_NEXT_LEVEL_ID_STARTE];
	setp.le.u64	%p37, %rd47, %rd48;
	@%p37 bra 	BB9_50;

	or.b64  	%rd106, %rd131, %rd6;
	and.b64  	%rd107, %rd106, -4294967296;
	setp.eq.s64	%p38, %rd107, 0;
	@%p38 bra 	BB9_35;
	bra.uni 	BB9_34;

BB9_35:
	cvt.u32.u64	%r172, %rd6;
	cvt.u32.u64	%r171, %rd131;
	div.u32 	%r116, %r171, %r172;
	cvt.u64.u32	%rd132, %r116;
	bra.uni 	BB9_36;

BB9_34:
	div.u64 	%rd132, %rd131, %rd6;

BB9_36:
	mov.u32 	%r150, _ZZN7qsketch32Sketch_GPU_Sub_Warp_Level_Kernel13search_kernelIjjjjNS_12hash_mul_addIjjjEEEEvPT_mNS_17Device_Hash_TableIT0_EES8_mRKT3_NS_11Device_SeedIT2_EEPS7_S7_PhmmPvE9hash_mask;
	ld.global.u32 	%rd108, [_ZN7qsketch14default_values16DEVICE_WARP_SIZEE];
	sub.s64 	%rd109, %rd47, %rd48;
	mul.lo.s64 	%rd52, %rd108, %rd109;
	mul.lo.s64 	%rd110, %rd132, %rd17;
	add.s64 	%rd111, %rd110, %rd22;
	cvt.u32.u64	%r117, %rd111;
	add.s32 	%r119, %r150, %r117;
	ld.shared.u8 	%rs3, [%r119];
	and.b16  	%rs4, %rs3, %rs1;
	and.b16  	%rs5, %rs4, 255;
	setp.eq.s16	%p39, %rs5, 0;
	mov.u32 	%r180, %r53;
	@%p39 bra 	BB9_38;

	add.s64 	%rd112, %rd52, %rd3;
	shl.b64 	%rd113, %rd112, 2;
	add.s64 	%rd114, %rd24, %rd113;
	ld.global.u32 	%r180, [%rd114];

BB9_38:
	mov.u32 	%r152, 31;
	mov.u32 	%r151, -1;
	mov.u32 	%r121, 16;
	shfl.sync.down.b32 	%r29|%p5, %r180, %r121, %r152, %r151;
	setp.gt.u32	%p40, %r1, 15;
	@%p40 bra 	BB9_40;

	min.u32 	%r180, %r180, %r29;

BB9_40:
	mov.u32 	%r154, 31;
	mov.u32 	%r153, -1;
	mov.u32 	%r124, 8;
	shfl.sync.down.b32 	%r32|%p6, %r180, %r124, %r154, %r153;
	setp.gt.u32	%p41, %r1, 7;
	@%p41 bra 	BB9_42;

	min.u32 	%r180, %r180, %r32;

BB9_42:
	mov.u32 	%r156, 31;
	mov.u32 	%r155, -1;
	mov.u32 	%r127, 4;
	shfl.sync.down.b32 	%r35|%p7, %r180, %r127, %r156, %r155;
	setp.gt.u32	%p42, %r1, 3;
	@%p42 bra 	BB9_44;

	min.u32 	%r180, %r180, %r35;

BB9_44:
	cvt.u32.u64	%r159, %rd3;
	mov.u32 	%r158, 31;
	mov.u32 	%r157, -1;
	mov.u32 	%r130, 2;
	shfl.sync.down.b32 	%r38|%p8, %r180, %r130, %r158, %r157;
	setp.gt.u32	%p43, %r159, 1;
	@%p43 bra 	BB9_46;

	min.u32 	%r180, %r180, %r38;

BB9_46:
	mov.u32 	%r161, 31;
	mov.u32 	%r160, -1;
	shfl.sync.down.b32 	%r41|%p9, %r180, %r68, %r161, %r160;
	setp.ne.s32	%p44, %r1, 0;
	@%p44 bra 	BB9_48;

	min.u32 	%r180, %r180, %r41;

BB9_48:
	@%p44 bra 	BB9_50;

	mov.u32 	%r170, _ZZN7qsketch32Sketch_GPU_Sub_Warp_Level_Kernel21calculation_s2_searchIjjjjNS_12hash_mul_addIjjjEEEEvPT0_S4_RKS4_S7_RNS_17Device_Hash_TableIS4_EESA_S5_PhRKmRKjRKhRKT_SD_SD_SD_SF_E15thread_min_high;
	cvt.u32.u64	%r135, %rd132;
	shl.b32 	%r136, %r135, 2;
	add.s32 	%r138, %r170, %r136;
	st.shared.u32 	[%r138], %r180;

BB9_50:
	add.s64 	%rd131, %rd131, %rd6;
	ld.global.u32 	%rd115, [_ZN7qsketch14default_values16DEVICE_WARP_SIZEE];
	setp.lt.u64	%p46, %rd131, %rd115;
	@%p46 bra 	BB9_32;

BB9_51:
	mov.u32 	%r163, 31;
	mov.u32 	%r162, -1;
	membar.cta;
	mov.u32 	%r140, 4;
	shfl.sync.down.b32 	%r44|%p10, %r186, %r140, %r163, %r162;
	@!%p1 bra 	BB9_53;
	bra.uni 	BB9_52;

BB9_52:
	min.u32 	%r186, %r186, %r44;

BB9_53:
	mov.u32 	%r165, 31;
	mov.u32 	%r164, -1;
	mov.u32 	%r143, 2;
	shfl.sync.down.b32 	%r47|%p11, %r186, %r143, %r165, %r164;
	@!%p2 bra 	BB9_55;
	bra.uni 	BB9_54;

BB9_54:
	min.u32 	%r186, %r186, %r47;

BB9_55:
	mov.u32 	%r167, 31;
	mov.u32 	%r166, -1;
	shfl.sync.down.b32 	%r50|%p12, %r186, %r68, %r167, %r166;
	@!%p3 bra 	BB9_57;
	bra.uni 	BB9_56;

BB9_56:
	min.u32 	%r186, %r186, %r50;

BB9_57:
	setp.ne.s64	%p49, %rd123, 0;
	@%p49 bra 	BB9_59;

	shl.b64 	%rd120, %rd124, 2;
	ld.shared.u32 	%r148, [%r9];
	add.s32 	%r149, %r148, %r186;
	add.s64 	%rd117, %rd27, %rd120;
	st.global.u32 	[%rd117], %r149;

BB9_59:
	add.s64 	%rd124, %rd124, %rd121;
	setp.lt.u64	%p48, %rd124, %rd4;
	@%p48 bra 	BB9_8;

BB9_60:
	ret;
}

	// .weak	_ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_20__uninitialized_fill7functorINS_10device_ptrIjEEjEEmEES9_mEEvT0_T1_
.weak .entry _ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_20__uninitialized_fill7functorINS_10device_ptrIjEEjEEmEES9_mEEvT0_T1_(
	.param .align 8 .b8 _ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_20__uninitialized_fill7functorINS_10device_ptrIjEEjEEmEES9_mEEvT0_T1__param_0[16],
	.param .u64 _ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_20__uninitialized_fill7functorINS_10device_ptrIjEEjEEmEES9_mEEvT0_T1__param_1
)
.maxntid 256, 1, 1
{
	.reg .pred 	%p<8>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<36>;


	ld.param.u64 	%rd2, [_ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_20__uninitialized_fill7functorINS_10device_ptrIjEEjEEmEES9_mEEvT0_T1__param_0];
	ld.param.u32 	%r1, [_ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_20__uninitialized_fill7functorINS_10device_ptrIjEEjEEmEES9_mEEvT0_T1__param_0+8];
	ld.param.u64 	%rd9, [_ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_20__uninitialized_fill7functorINS_10device_ptrIjEEjEEmEES9_mEEvT0_T1__param_1];
	mov.u32 	%r3, %ctaid.x;
	mul.wide.u32 	%rd10, %r3, 512;
	sub.s64 	%rd11, %rd9, %rd10;
	mov.u64 	%rd12, 512;
	min.u64 	%rd1, %rd11, %rd12;
	setp.eq.s64	%p1, %rd1, 512;
	mov.u32 	%r2, %tid.x;
	cvt.u64.u32	%rd3, %r2;
	@%p1 bra 	BB10_7;
	bra.uni 	BB10_1;

BB10_7:
	add.s64 	%rd28, %rd3, %rd10;
	shl.b64 	%rd29, %rd28, 2;
	add.s64 	%rd7, %rd2, %rd29;
	setp.eq.s64	%p6, %rd7, 0;
	@%p6 bra 	BB10_9;

	cvta.to.global.u64 	%rd30, %rd7;
	st.global.u32 	[%rd30], %r1;

BB10_9:
	add.s32 	%r11, %r2, 256;
	cvt.u64.u32	%rd31, %r11;
	add.s64 	%rd33, %rd31, %rd10;
	shl.b64 	%rd34, %rd33, 2;
	add.s64 	%rd8, %rd2, %rd34;
	setp.eq.s64	%p7, %rd8, 0;
	@%p7 bra 	BB10_11;

	cvta.to.global.u64 	%rd35, %rd8;
	st.global.u32 	[%rd35], %r1;
	bra.uni 	BB10_11;

BB10_1:
	cvt.s64.s32 	%rd4, %rd1;
	setp.ge.u64	%p2, %rd3, %rd4;
	@%p2 bra 	BB10_4;

	add.s64 	%rd14, %rd3, %rd10;
	shl.b64 	%rd15, %rd14, 2;
	add.s64 	%rd16, %rd2, %rd15;
	setp.eq.s64	%p3, %rd16, 0;
	@%p3 bra 	BB10_4;

	cvta.to.global.u64 	%rd22, %rd16;
	st.global.u32 	[%rd22], %r1;

BB10_4:
	add.s32 	%r8, %r2, 256;
	cvt.u64.u32	%rd5, %r8;
	setp.ge.u64	%p4, %rd5, %rd4;
	@%p4 bra 	BB10_11;

	add.s64 	%rd24, %rd5, %rd10;
	shl.b64 	%rd25, %rd24, 2;
	add.s64 	%rd6, %rd2, %rd25;
	setp.eq.s64	%p5, %rd6, 0;
	@%p5 bra 	BB10_11;

	cvta.to.global.u64 	%rd26, %rd6;
	st.global.u32 	[%rd26], %r1;

BB10_11:
	ret;
}

	// .weak	_ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_11__transform18binary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIKjEEEESC_NS8_INS9_IjEEEENS5_14no_stencil_tagENS_5minusIjEENS5_21always_true_predicateEEElEESJ_lEEvT0_T1_
.weak .entry _ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_11__transform18binary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIKjEEEESC_NS8_INS9_IjEEEENS5_14no_stencil_tagENS_5minusIjEENS5_21always_true_predicateEEElEESJ_lEEvT0_T1_(
	.param .align 8 .b8 _ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_11__transform18binary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIKjEEEESC_NS8_INS9_IjEEEENS5_14no_stencil_tagENS_5minusIjEENS5_21always_true_predicateEEElEESJ_lEEvT0_T1__param_0[32],
	.param .u64 _ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_11__transform18binary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIKjEEEESC_NS8_INS9_IjEEEENS5_14no_stencil_tagENS_5minusIjEENS5_21always_true_predicateEEElEESJ_lEEvT0_T1__param_1
)
.maxntid 256, 1, 1
{
	.reg .pred 	%p<4>;
	.reg .b32 	%r<23>;
	.reg .b64 	%rd<50>;


	ld.param.u64 	%rd2, [_ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_11__transform18binary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIKjEEEESC_NS8_INS9_IjEEEENS5_14no_stencil_tagENS_5minusIjEENS5_21always_true_predicateEEElEESJ_lEEvT0_T1__param_0];
	ld.param.u64 	%rd3, [_ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_11__transform18binary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIKjEEEESC_NS8_INS9_IjEEEENS5_14no_stencil_tagENS_5minusIjEENS5_21always_true_predicateEEElEESJ_lEEvT0_T1__param_0+8];
	ld.param.u64 	%rd4, [_ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_11__transform18binary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIKjEEEESC_NS8_INS9_IjEEEENS5_14no_stencil_tagENS_5minusIjEENS5_21always_true_predicateEEElEESJ_lEEvT0_T1__param_0+16];
	ld.param.u64 	%rd7, [_ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_11__transform18binary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIKjEEEESC_NS8_INS9_IjEEEENS5_14no_stencil_tagENS_5minusIjEENS5_21always_true_predicateEEElEESJ_lEEvT0_T1__param_1];
	mov.u32 	%r1, %ctaid.x;
	mul.wide.u32 	%rd8, %r1, 512;
	sub.s64 	%rd9, %rd7, %rd8;
	mov.u64 	%rd10, 512;
	min.s64 	%rd1, %rd9, %rd10;
	setp.eq.s64	%p1, %rd1, 512;
	@%p1 bra 	BB11_5;
	bra.uni 	BB11_1;

BB11_5:
	mov.u32 	%r14, %tid.x;
	cvt.u64.u32	%rd31, %r14;
	add.s64 	%rd33, %rd31, %rd8;
	shl.b64 	%rd34, %rd33, 2;
	add.s64 	%rd35, %rd4, %rd34;
	add.s64 	%rd36, %rd2, %rd34;
	cvta.to.global.u64 	%rd37, %rd36;
	add.s64 	%rd38, %rd3, %rd34;
	cvta.to.global.u64 	%rd39, %rd38;
	ld.global.u32 	%r16, [%rd39];
	ld.global.u32 	%r17, [%rd37];
	sub.s32 	%r18, %r17, %r16;
	cvta.to.global.u64 	%rd40, %rd35;
	st.global.u32 	[%rd40], %r18;
	add.s32 	%r19, %r14, 256;
	cvt.u64.u32	%rd41, %r19;
	add.s64 	%rd42, %rd41, %rd8;
	shl.b64 	%rd43, %rd42, 2;
	add.s64 	%rd44, %rd4, %rd43;
	add.s64 	%rd45, %rd2, %rd43;
	cvta.to.global.u64 	%rd46, %rd45;
	add.s64 	%rd47, %rd3, %rd43;
	cvta.to.global.u64 	%rd48, %rd47;
	ld.global.u32 	%r20, [%rd48];
	ld.global.u32 	%r21, [%rd46];
	sub.s32 	%r22, %r21, %r20;
	cvta.to.global.u64 	%rd49, %rd44;
	st.global.u32 	[%rd49], %r22;
	bra.uni 	BB11_6;

BB11_1:
	cvt.s64.s32 	%rd5, %rd1;
	mov.u32 	%r2, %tid.x;
	cvt.u64.u32	%rd11, %r2;
	setp.ge.s64	%p2, %rd11, %rd5;
	@%p2 bra 	BB11_3;

	add.s64 	%rd14, %rd11, %rd8;
	shl.b64 	%rd15, %rd14, 2;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd2, %rd15;
	cvta.to.global.u64 	%rd18, %rd17;
	add.s64 	%rd19, %rd3, %rd15;
	cvta.to.global.u64 	%rd20, %rd19;
	ld.global.u32 	%r5, [%rd20];
	ld.global.u32 	%r6, [%rd18];
	sub.s32 	%r7, %r6, %r5;
	cvta.to.global.u64 	%rd21, %rd16;
	st.global.u32 	[%rd21], %r7;

BB11_3:
	add.s32 	%r9, %r2, 256;
	cvt.u64.u32	%rd6, %r9;
	setp.ge.s64	%p3, %rd6, %rd5;
	@%p3 bra 	BB11_6;

	add.s64 	%rd23, %rd6, %rd8;
	shl.b64 	%rd24, %rd23, 2;
	add.s64 	%rd25, %rd4, %rd24;
	add.s64 	%rd26, %rd2, %rd24;
	cvta.to.global.u64 	%rd27, %rd26;
	add.s64 	%rd28, %rd3, %rd24;
	cvta.to.global.u64 	%rd29, %rd28;
	ld.global.u32 	%r11, [%rd29];
	ld.global.u32 	%r12, [%rd27];
	sub.s32 	%r13, %r12, %r11;
	cvta.to.global.u64 	%rd30, %rd25;
	st.global.u32 	[%rd30], %r13;

BB11_6:
	ret;
}

	// .weak	_ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_11__transform17unary_transform_fIPKjNS_10device_ptrIjEENS5_14no_stencil_tagENS_8identityIjEENS5_21always_true_predicateEEElEESF_lEEvT0_T1_
.weak .entry _ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_11__transform17unary_transform_fIPKjNS_10device_ptrIjEENS5_14no_stencil_tagENS_8identityIjEENS5_21always_true_predicateEEElEESF_lEEvT0_T1_(
	.param .align 8 .b8 _ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_11__transform17unary_transform_fIPKjNS_10device_ptrIjEENS5_14no_stencil_tagENS_8identityIjEENS5_21always_true_predicateEEElEESF_lEEvT0_T1__param_0[24],
	.param .u64 _ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_11__transform17unary_transform_fIPKjNS_10device_ptrIjEENS5_14no_stencil_tagENS_8identityIjEENS5_21always_true_predicateEEElEESF_lEEvT0_T1__param_1
)
.maxntid 256, 1, 1
{
	.reg .pred 	%p<4>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<17>;


	ld.param.u64 	%rd6, [_ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_11__transform17unary_transform_fIPKjNS_10device_ptrIjEENS5_14no_stencil_tagENS_8identityIjEENS5_21always_true_predicateEEElEESF_lEEvT0_T1__param_0+8];
	ld.param.u64 	%rd7, [_ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_11__transform17unary_transform_fIPKjNS_10device_ptrIjEENS5_14no_stencil_tagENS_8identityIjEENS5_21always_true_predicateEEElEESF_lEEvT0_T1__param_0];
	ld.param.u64 	%rd8, [_ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_11__transform17unary_transform_fIPKjNS_10device_ptrIjEENS5_14no_stencil_tagENS_8identityIjEENS5_21always_true_predicateEEElEESF_lEEvT0_T1__param_1];
	mov.u32 	%r1, %ctaid.x;
	mul.wide.u32 	%rd9, %r1, 512;
	sub.s64 	%rd10, %rd8, %rd9;
	mov.u64 	%rd11, 512;
	min.s64 	%rd1, %rd10, %rd11;
	setp.eq.s64	%p1, %rd1, 512;
	cvta.to.global.u64 	%rd12, %rd7;
	cvta.to.global.u64 	%rd13, %rd6;
	mov.u32 	%r2, %tid.x;
	cvt.u64.u32	%rd2, %r2;
	add.s64 	%rd14, %rd2, %rd9;
	shl.b64 	%rd15, %rd14, 2;
	add.s64 	%rd3, %rd12, %rd15;
	add.s64 	%rd4, %rd13, %rd15;
	@%p1 bra 	BB12_5;
	bra.uni 	BB12_1;

BB12_5:
	ld.global.u32 	%r7, [%rd3];
	st.global.u32 	[%rd4], %r7;
	ld.global.u32 	%r8, [%rd3+1024];
	st.global.u32 	[%rd4+1024], %r8;
	bra.uni 	BB12_6;

BB12_1:
	cvt.s64.s32 	%rd5, %rd1;
	setp.ge.s64	%p2, %rd2, %rd5;
	@%p2 bra 	BB12_3;

	ld.global.u32 	%r3, [%rd3];
	st.global.u32 	[%rd4], %r3;

BB12_3:
	cvt.u32.u64	%r4, %rd2;
	add.s32 	%r5, %r4, 256;
	cvt.u64.u32	%rd16, %r5;
	setp.ge.s64	%p3, %rd16, %rd5;
	@%p3 bra 	BB12_6;

	ld.global.u32 	%r6, [%rd3+1024];
	st.global.u32 	[%rd4+1024], %r6;

BB12_6:
	ret;
}

	// .weak	_ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_11__transform17unary_transform_fINS_10device_ptrIjEEPjNS5_14no_stencil_tagENS_8identityIjEENS5_21always_true_predicateEEElEESE_lEEvT0_T1_
.weak .entry _ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_11__transform17unary_transform_fINS_10device_ptrIjEEPjNS5_14no_stencil_tagENS_8identityIjEENS5_21always_true_predicateEEElEESE_lEEvT0_T1_(
	.param .align 8 .b8 _ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_11__transform17unary_transform_fINS_10device_ptrIjEEPjNS5_14no_stencil_tagENS_8identityIjEENS5_21always_true_predicateEEElEESE_lEEvT0_T1__param_0[24],
	.param .u64 _ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_11__transform17unary_transform_fINS_10device_ptrIjEEPjNS5_14no_stencil_tagENS_8identityIjEENS5_21always_true_predicateEEElEESE_lEEvT0_T1__param_1
)
.maxntid 256, 1, 1
{
	.reg .pred 	%p<4>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<17>;


	ld.param.u64 	%rd6, [_ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_11__transform17unary_transform_fINS_10device_ptrIjEEPjNS5_14no_stencil_tagENS_8identityIjEENS5_21always_true_predicateEEElEESE_lEEvT0_T1__param_0+8];
	ld.param.u64 	%rd7, [_ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_11__transform17unary_transform_fINS_10device_ptrIjEEPjNS5_14no_stencil_tagENS_8identityIjEENS5_21always_true_predicateEEElEESE_lEEvT0_T1__param_0];
	ld.param.u64 	%rd8, [_ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_11__transform17unary_transform_fINS_10device_ptrIjEEPjNS5_14no_stencil_tagENS_8identityIjEENS5_21always_true_predicateEEElEESE_lEEvT0_T1__param_1];
	mov.u32 	%r1, %ctaid.x;
	mul.wide.u32 	%rd9, %r1, 512;
	sub.s64 	%rd10, %rd8, %rd9;
	mov.u64 	%rd11, 512;
	min.s64 	%rd1, %rd10, %rd11;
	setp.eq.s64	%p1, %rd1, 512;
	cvta.to.global.u64 	%rd12, %rd7;
	cvta.to.global.u64 	%rd13, %rd6;
	mov.u32 	%r2, %tid.x;
	cvt.u64.u32	%rd2, %r2;
	add.s64 	%rd14, %rd2, %rd9;
	shl.b64 	%rd15, %rd14, 2;
	add.s64 	%rd3, %rd12, %rd15;
	add.s64 	%rd4, %rd13, %rd15;
	@%p1 bra 	BB13_5;
	bra.uni 	BB13_1;

BB13_5:
	ld.global.u32 	%r7, [%rd3];
	st.global.u32 	[%rd4], %r7;
	ld.global.u32 	%r8, [%rd3+1024];
	st.global.u32 	[%rd4+1024], %r8;
	bra.uni 	BB13_6;

BB13_1:
	cvt.s64.s32 	%rd5, %rd1;
	setp.ge.s64	%p2, %rd2, %rd5;
	@%p2 bra 	BB13_3;

	ld.global.u32 	%r3, [%rd3];
	st.global.u32 	[%rd4], %r3;

BB13_3:
	cvt.u32.u64	%r4, %rd2;
	add.s32 	%r5, %r4, 256;
	cvt.u64.u32	%rd16, %r5;
	setp.ge.s64	%p3, %rd16, %rd5;
	@%p3 bra 	BB13_6;

	ld.global.u32 	%r6, [%rd3+1024];
	st.global.u32 	[%rd4+1024], %r6;

BB13_6:
	ret;
}

	// .weak	_ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_11__transform17unary_transform_fIPjS7_NS5_14no_stencil_tagENS_8identityIjEENS5_21always_true_predicateEEElEESC_lEEvT0_T1_
.weak .entry _ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_11__transform17unary_transform_fIPjS7_NS5_14no_stencil_tagENS_8identityIjEENS5_21always_true_predicateEEElEESC_lEEvT0_T1_(
	.param .align 8 .b8 _ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_11__transform17unary_transform_fIPjS7_NS5_14no_stencil_tagENS_8identityIjEENS5_21always_true_predicateEEElEESC_lEEvT0_T1__param_0[24],
	.param .u64 _ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_11__transform17unary_transform_fIPjS7_NS5_14no_stencil_tagENS_8identityIjEENS5_21always_true_predicateEEElEESC_lEEvT0_T1__param_1
)
.maxntid 256, 1, 1
{
	.reg .pred 	%p<4>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<17>;


	ld.param.u64 	%rd6, [_ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_11__transform17unary_transform_fIPjS7_NS5_14no_stencil_tagENS_8identityIjEENS5_21always_true_predicateEEElEESC_lEEvT0_T1__param_0+8];
	ld.param.u64 	%rd7, [_ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_11__transform17unary_transform_fIPjS7_NS5_14no_stencil_tagENS_8identityIjEENS5_21always_true_predicateEEElEESC_lEEvT0_T1__param_0];
	ld.param.u64 	%rd8, [_ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_11__transform17unary_transform_fIPjS7_NS5_14no_stencil_tagENS_8identityIjEENS5_21always_true_predicateEEElEESC_lEEvT0_T1__param_1];
	mov.u32 	%r1, %ctaid.x;
	mul.wide.u32 	%rd9, %r1, 512;
	sub.s64 	%rd10, %rd8, %rd9;
	mov.u64 	%rd11, 512;
	min.s64 	%rd1, %rd10, %rd11;
	setp.eq.s64	%p1, %rd1, 512;
	cvta.to.global.u64 	%rd12, %rd7;
	cvta.to.global.u64 	%rd13, %rd6;
	mov.u32 	%r2, %tid.x;
	cvt.u64.u32	%rd2, %r2;
	add.s64 	%rd14, %rd2, %rd9;
	shl.b64 	%rd15, %rd14, 2;
	add.s64 	%rd3, %rd12, %rd15;
	add.s64 	%rd4, %rd13, %rd15;
	@%p1 bra 	BB14_5;
	bra.uni 	BB14_1;

BB14_5:
	ld.global.u32 	%r7, [%rd3];
	st.global.u32 	[%rd4], %r7;
	ld.global.u32 	%r8, [%rd3+1024];
	st.global.u32 	[%rd4+1024], %r8;
	bra.uni 	BB14_6;

BB14_1:
	cvt.s64.s32 	%rd5, %rd1;
	setp.ge.s64	%p2, %rd2, %rd5;
	@%p2 bra 	BB14_3;

	ld.global.u32 	%r3, [%rd3];
	st.global.u32 	[%rd4], %r3;

BB14_3:
	cvt.u32.u64	%r4, %rd2;
	add.s32 	%r5, %r4, 256;
	cvt.u64.u32	%rd16, %r5;
	setp.ge.s64	%p3, %rd16, %rd5;
	@%p3 bra 	BB14_6;

	ld.global.u32 	%r6, [%rd3+1024];
	st.global.u32 	[%rd4+1024], %r6;

BB14_6:
	ret;
}

	// .weak	_ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_11__transform17unary_transform_fIPlS7_NS5_14no_stencil_tagENS_8identityIlEENS5_21always_true_predicateEEElEESC_lEEvT0_T1_
.weak .entry _ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_11__transform17unary_transform_fIPlS7_NS5_14no_stencil_tagENS_8identityIlEENS5_21always_true_predicateEEElEESC_lEEvT0_T1_(
	.param .align 8 .b8 _ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_11__transform17unary_transform_fIPlS7_NS5_14no_stencil_tagENS_8identityIlEENS5_21always_true_predicateEEElEESC_lEEvT0_T1__param_0[24],
	.param .u64 _ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_11__transform17unary_transform_fIPlS7_NS5_14no_stencil_tagENS_8identityIlEENS5_21always_true_predicateEEElEESC_lEEvT0_T1__param_1
)
.maxntid 256, 1, 1
{
	.reg .pred 	%p<4>;
	.reg .b32 	%r<5>;
	.reg .b64 	%rd<21>;


	ld.param.u64 	%rd6, [_ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_11__transform17unary_transform_fIPlS7_NS5_14no_stencil_tagENS_8identityIlEENS5_21always_true_predicateEEElEESC_lEEvT0_T1__param_0+8];
	ld.param.u64 	%rd7, [_ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_11__transform17unary_transform_fIPlS7_NS5_14no_stencil_tagENS_8identityIlEENS5_21always_true_predicateEEElEESC_lEEvT0_T1__param_0];
	ld.param.u64 	%rd8, [_ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_11__transform17unary_transform_fIPlS7_NS5_14no_stencil_tagENS_8identityIlEENS5_21always_true_predicateEEElEESC_lEEvT0_T1__param_1];
	mov.u32 	%r1, %ctaid.x;
	mul.wide.u32 	%rd9, %r1, 512;
	sub.s64 	%rd10, %rd8, %rd9;
	mov.u64 	%rd11, 512;
	min.s64 	%rd1, %rd10, %rd11;
	setp.eq.s64	%p1, %rd1, 512;
	cvta.to.global.u64 	%rd12, %rd7;
	cvta.to.global.u64 	%rd13, %rd6;
	mov.u32 	%r2, %tid.x;
	cvt.u64.u32	%rd2, %r2;
	add.s64 	%rd14, %rd2, %rd9;
	shl.b64 	%rd15, %rd14, 3;
	add.s64 	%rd3, %rd12, %rd15;
	add.s64 	%rd4, %rd13, %rd15;
	@%p1 bra 	BB15_5;
	bra.uni 	BB15_1;

BB15_5:
	ld.global.u64 	%rd19, [%rd3];
	st.global.u64 	[%rd4], %rd19;
	ld.global.u64 	%rd20, [%rd3+2048];
	st.global.u64 	[%rd4+2048], %rd20;
	bra.uni 	BB15_6;

BB15_1:
	cvt.s64.s32 	%rd5, %rd1;
	setp.ge.s64	%p2, %rd2, %rd5;
	@%p2 bra 	BB15_3;

	ld.global.u64 	%rd16, [%rd3];
	st.global.u64 	[%rd4], %rd16;

BB15_3:
	cvt.u32.u64	%r3, %rd2;
	add.s32 	%r4, %r3, 256;
	cvt.u64.u32	%rd17, %r4;
	setp.ge.s64	%p3, %rd17, %rd5;
	@%p3 bra 	BB15_6;

	ld.global.u64 	%rd18, [%rd3+2048];
	st.global.u64 	[%rd4+2048], %rd18;

BB15_6:
	ret;
}

	// .weak	_ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_20__uninitialized_fill7functorINS_10device_ptrIdEEdEEmEES9_mEEvT0_T1_
.weak .entry _ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_20__uninitialized_fill7functorINS_10device_ptrIdEEdEEmEES9_mEEvT0_T1_(
	.param .align 8 .b8 _ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_20__uninitialized_fill7functorINS_10device_ptrIdEEdEEmEES9_mEEvT0_T1__param_0[16],
	.param .u64 _ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_20__uninitialized_fill7functorINS_10device_ptrIdEEdEEmEES9_mEEvT0_T1__param_1
)
.maxntid 256, 1, 1
{
	.reg .pred 	%p<8>;
	.reg .b32 	%r<12>;
	.reg .f64 	%fd<2>;
	.reg .b64 	%rd<36>;


	ld.param.u64 	%rd2, [_ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_20__uninitialized_fill7functorINS_10device_ptrIdEEdEEmEES9_mEEvT0_T1__param_0];
	ld.param.f64 	%fd1, [_ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_20__uninitialized_fill7functorINS_10device_ptrIdEEdEEmEES9_mEEvT0_T1__param_0+8];
	ld.param.u64 	%rd9, [_ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_20__uninitialized_fill7functorINS_10device_ptrIdEEdEEmEES9_mEEvT0_T1__param_1];
	mov.u32 	%r2, %ctaid.x;
	mul.wide.u32 	%rd10, %r2, 512;
	sub.s64 	%rd11, %rd9, %rd10;
	mov.u64 	%rd12, 512;
	min.u64 	%rd1, %rd11, %rd12;
	setp.eq.s64	%p1, %rd1, 512;
	mov.u32 	%r1, %tid.x;
	cvt.u64.u32	%rd3, %r1;
	@%p1 bra 	BB16_7;
	bra.uni 	BB16_1;

BB16_7:
	add.s64 	%rd28, %rd3, %rd10;
	shl.b64 	%rd29, %rd28, 3;
	add.s64 	%rd7, %rd2, %rd29;
	setp.eq.s64	%p6, %rd7, 0;
	@%p6 bra 	BB16_9;

	cvta.to.global.u64 	%rd30, %rd7;
	st.global.f64 	[%rd30], %fd1;

BB16_9:
	add.s32 	%r10, %r1, 256;
	cvt.u64.u32	%rd31, %r10;
	add.s64 	%rd33, %rd31, %rd10;
	shl.b64 	%rd34, %rd33, 3;
	add.s64 	%rd8, %rd2, %rd34;
	setp.eq.s64	%p7, %rd8, 0;
	@%p7 bra 	BB16_11;

	cvta.to.global.u64 	%rd35, %rd8;
	st.global.f64 	[%rd35], %fd1;
	bra.uni 	BB16_11;

BB16_1:
	cvt.s64.s32 	%rd4, %rd1;
	setp.ge.u64	%p2, %rd3, %rd4;
	@%p2 bra 	BB16_4;

	add.s64 	%rd14, %rd3, %rd10;
	shl.b64 	%rd15, %rd14, 3;
	add.s64 	%rd16, %rd2, %rd15;
	setp.eq.s64	%p3, %rd16, 0;
	@%p3 bra 	BB16_4;

	cvta.to.global.u64 	%rd22, %rd16;
	st.global.f64 	[%rd22], %fd1;

BB16_4:
	add.s32 	%r7, %r1, 256;
	cvt.u64.u32	%rd5, %r7;
	setp.ge.u64	%p4, %rd5, %rd4;
	@%p4 bra 	BB16_11;

	add.s64 	%rd24, %rd5, %rd10;
	shl.b64 	%rd25, %rd24, 3;
	add.s64 	%rd6, %rd2, %rd25;
	setp.eq.s64	%p5, %rd6, 0;
	@%p5 bra 	BB16_11;

	cvta.to.global.u64 	%rd26, %rd6;
	st.global.f64 	[%rd26], %fd1;

BB16_11:
	ret;
}

	// .weak	_ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_11__transform18binary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIKjEEEESC_NS8_INS9_IdEEEENS5_14no_stencil_tagEN7qsketch18Percentage_FunctorIjEENS5_21always_true_predicateEEElEESK_lEEvT0_T1_
.weak .entry _ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_11__transform18binary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIKjEEEESC_NS8_INS9_IdEEEENS5_14no_stencil_tagEN7qsketch18Percentage_FunctorIjEENS5_21always_true_predicateEEElEESK_lEEvT0_T1_(
	.param .align 8 .b8 _ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_11__transform18binary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIKjEEEESC_NS8_INS9_IdEEEENS5_14no_stencil_tagEN7qsketch18Percentage_FunctorIjEENS5_21always_true_predicateEEElEESK_lEEvT0_T1__param_0[32],
	.param .u64 _ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_11__transform18binary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIKjEEEESC_NS8_INS9_IdEEEENS5_14no_stencil_tagEN7qsketch18Percentage_FunctorIjEENS5_21always_true_predicateEEElEESK_lEEvT0_T1__param_1
)
.maxntid 256, 1, 1
{
	.reg .pred 	%p<4>;
	.reg .b32 	%r<19>;
	.reg .f64 	%fd<17>;
	.reg .b64 	%rd<54>;


	ld.param.u64 	%rd2, [_ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_11__transform18binary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIKjEEEESC_NS8_INS9_IdEEEENS5_14no_stencil_tagEN7qsketch18Percentage_FunctorIjEENS5_21always_true_predicateEEElEESK_lEEvT0_T1__param_0];
	ld.param.u64 	%rd3, [_ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_11__transform18binary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIKjEEEESC_NS8_INS9_IdEEEENS5_14no_stencil_tagEN7qsketch18Percentage_FunctorIjEENS5_21always_true_predicateEEElEESK_lEEvT0_T1__param_0+8];
	ld.param.u64 	%rd4, [_ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_11__transform18binary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIKjEEEESC_NS8_INS9_IdEEEENS5_14no_stencil_tagEN7qsketch18Percentage_FunctorIjEENS5_21always_true_predicateEEElEESK_lEEvT0_T1__param_0+16];
	ld.param.u64 	%rd7, [_ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_11__transform18binary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIKjEEEESC_NS8_INS9_IdEEEENS5_14no_stencil_tagEN7qsketch18Percentage_FunctorIjEENS5_21always_true_predicateEEElEESK_lEEvT0_T1__param_1];
	mov.u32 	%r1, %ctaid.x;
	mul.wide.u32 	%rd8, %r1, 512;
	sub.s64 	%rd9, %rd7, %rd8;
	mov.u64 	%rd10, 512;
	min.s64 	%rd1, %rd9, %rd10;
	setp.eq.s64	%p1, %rd1, 512;
	@%p1 bra 	BB17_5;
	bra.uni 	BB17_1;

BB17_5:
	mov.u32 	%r12, %tid.x;
	cvt.u64.u32	%rd33, %r12;
	add.s64 	%rd35, %rd33, %rd8;
	shl.b64 	%rd36, %rd35, 3;
	add.s64 	%rd37, %rd4, %rd36;
	shl.b64 	%rd38, %rd35, 2;
	add.s64 	%rd39, %rd2, %rd38;
	cvta.to.global.u64 	%rd40, %rd39;
	add.s64 	%rd41, %rd3, %rd38;
	cvta.to.global.u64 	%rd42, %rd41;
	ld.global.u32 	%r14, [%rd40];
	cvt.rn.f64.u32	%fd9, %r14;
	ld.global.u32 	%r15, [%rd42];
	cvt.rn.f64.u32	%fd10, %r15;
	div.rn.f64 	%fd11, %fd9, %fd10;
	mul.f64 	%fd12, %fd11, 0d4059000000000000;
	cvta.to.global.u64 	%rd43, %rd37;
	st.global.f64 	[%rd43], %fd12;
	add.s32 	%r16, %r12, 256;
	cvt.u64.u32	%rd44, %r16;
	add.s64 	%rd45, %rd44, %rd8;
	shl.b64 	%rd46, %rd45, 3;
	add.s64 	%rd47, %rd4, %rd46;
	shl.b64 	%rd48, %rd45, 2;
	add.s64 	%rd49, %rd2, %rd48;
	cvta.to.global.u64 	%rd50, %rd49;
	add.s64 	%rd51, %rd3, %rd48;
	cvta.to.global.u64 	%rd52, %rd51;
	ld.global.u32 	%r17, [%rd50];
	cvt.rn.f64.u32	%fd13, %r17;
	ld.global.u32 	%r18, [%rd52];
	cvt.rn.f64.u32	%fd14, %r18;
	div.rn.f64 	%fd15, %fd13, %fd14;
	mul.f64 	%fd16, %fd15, 0d4059000000000000;
	cvta.to.global.u64 	%rd53, %rd47;
	st.global.f64 	[%rd53], %fd16;
	bra.uni 	BB17_6;

BB17_1:
	cvt.s64.s32 	%rd5, %rd1;
	mov.u32 	%r2, %tid.x;
	cvt.u64.u32	%rd11, %r2;
	setp.ge.s64	%p2, %rd11, %rd5;
	@%p2 bra 	BB17_3;

	add.s64 	%rd14, %rd11, %rd8;
	shl.b64 	%rd15, %rd14, 3;
	add.s64 	%rd16, %rd4, %rd15;
	shl.b64 	%rd17, %rd14, 2;
	add.s64 	%rd18, %rd2, %rd17;
	cvta.to.global.u64 	%rd19, %rd18;
	add.s64 	%rd20, %rd3, %rd17;
	cvta.to.global.u64 	%rd21, %rd20;
	ld.global.u32 	%r5, [%rd19];
	cvt.rn.f64.u32	%fd1, %r5;
	ld.global.u32 	%r6, [%rd21];
	cvt.rn.f64.u32	%fd2, %r6;
	div.rn.f64 	%fd3, %fd1, %fd2;
	mul.f64 	%fd4, %fd3, 0d4059000000000000;
	cvta.to.global.u64 	%rd22, %rd16;
	st.global.f64 	[%rd22], %fd4;

BB17_3:
	add.s32 	%r8, %r2, 256;
	cvt.u64.u32	%rd6, %r8;
	setp.ge.s64	%p3, %rd6, %rd5;
	@%p3 bra 	BB17_6;

	add.s64 	%rd24, %rd6, %rd8;
	shl.b64 	%rd25, %rd24, 3;
	add.s64 	%rd26, %rd4, %rd25;
	shl.b64 	%rd27, %rd24, 2;
	add.s64 	%rd28, %rd2, %rd27;
	cvta.to.global.u64 	%rd29, %rd28;
	add.s64 	%rd30, %rd3, %rd27;
	cvta.to.global.u64 	%rd31, %rd30;
	ld.global.u32 	%r10, [%rd29];
	cvt.rn.f64.u32	%fd5, %r10;
	ld.global.u32 	%r11, [%rd31];
	cvt.rn.f64.u32	%fd6, %r11;
	div.rn.f64 	%fd7, %fd5, %fd6;
	mul.f64 	%fd8, %fd7, 0d4059000000000000;
	cvta.to.global.u64 	%rd32, %rd26;
	st.global.f64 	[%rd32], %fd8;

BB17_6:
	ret;
}

	// .weak	_ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_11__transform17unary_transform_fIPKdNS_10device_ptrIdEENS5_14no_stencil_tagENS_8identityIdEENS5_21always_true_predicateEEElEESF_lEEvT0_T1_
.weak .entry _ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_11__transform17unary_transform_fIPKdNS_10device_ptrIdEENS5_14no_stencil_tagENS_8identityIdEENS5_21always_true_predicateEEElEESF_lEEvT0_T1_(
	.param .align 8 .b8 _ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_11__transform17unary_transform_fIPKdNS_10device_ptrIdEENS5_14no_stencil_tagENS_8identityIdEENS5_21always_true_predicateEEElEESF_lEEvT0_T1__param_0[24],
	.param .u64 _ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_11__transform17unary_transform_fIPKdNS_10device_ptrIdEENS5_14no_stencil_tagENS_8identityIdEENS5_21always_true_predicateEEElEESF_lEEvT0_T1__param_1
)
.maxntid 256, 1, 1
{
	.reg .pred 	%p<4>;
	.reg .b32 	%r<5>;
	.reg .f64 	%fd<5>;
	.reg .b64 	%rd<17>;


	ld.param.u64 	%rd6, [_ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_11__transform17unary_transform_fIPKdNS_10device_ptrIdEENS5_14no_stencil_tagENS_8identityIdEENS5_21always_true_predicateEEElEESF_lEEvT0_T1__param_0+8];
	ld.param.u64 	%rd7, [_ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_11__transform17unary_transform_fIPKdNS_10device_ptrIdEENS5_14no_stencil_tagENS_8identityIdEENS5_21always_true_predicateEEElEESF_lEEvT0_T1__param_0];
	ld.param.u64 	%rd8, [_ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_11__transform17unary_transform_fIPKdNS_10device_ptrIdEENS5_14no_stencil_tagENS_8identityIdEENS5_21always_true_predicateEEElEESF_lEEvT0_T1__param_1];
	mov.u32 	%r1, %ctaid.x;
	mul.wide.u32 	%rd9, %r1, 512;
	sub.s64 	%rd10, %rd8, %rd9;
	mov.u64 	%rd11, 512;
	min.s64 	%rd1, %rd10, %rd11;
	setp.eq.s64	%p1, %rd1, 512;
	cvta.to.global.u64 	%rd12, %rd7;
	cvta.to.global.u64 	%rd13, %rd6;
	mov.u32 	%r2, %tid.x;
	cvt.u64.u32	%rd2, %r2;
	add.s64 	%rd14, %rd2, %rd9;
	shl.b64 	%rd15, %rd14, 3;
	add.s64 	%rd3, %rd12, %rd15;
	add.s64 	%rd4, %rd13, %rd15;
	@%p1 bra 	BB18_5;
	bra.uni 	BB18_1;

BB18_5:
	ld.global.f64 	%fd3, [%rd3];
	st.global.f64 	[%rd4], %fd3;
	ld.global.f64 	%fd4, [%rd3+2048];
	st.global.f64 	[%rd4+2048], %fd4;
	bra.uni 	BB18_6;

BB18_1:
	cvt.s64.s32 	%rd5, %rd1;
	setp.ge.s64	%p2, %rd2, %rd5;
	@%p2 bra 	BB18_3;

	ld.global.f64 	%fd1, [%rd3];
	st.global.f64 	[%rd4], %fd1;

BB18_3:
	cvt.u32.u64	%r3, %rd2;
	add.s32 	%r4, %r3, 256;
	cvt.u64.u32	%rd16, %r4;
	setp.ge.s64	%p3, %rd16, %rd5;
	@%p3 bra 	BB18_6;

	ld.global.f64 	%fd2, [%rd3+2048];
	st.global.f64 	[%rd4+2048], %fd2;

BB18_6:
	ret;
}

	// .weak	_ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_11__transform17unary_transform_fINS_10device_ptrIdEEPdNS5_14no_stencil_tagENS_8identityIdEENS5_21always_true_predicateEEElEESE_lEEvT0_T1_
.weak .entry _ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_11__transform17unary_transform_fINS_10device_ptrIdEEPdNS5_14no_stencil_tagENS_8identityIdEENS5_21always_true_predicateEEElEESE_lEEvT0_T1_(
	.param .align 8 .b8 _ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_11__transform17unary_transform_fINS_10device_ptrIdEEPdNS5_14no_stencil_tagENS_8identityIdEENS5_21always_true_predicateEEElEESE_lEEvT0_T1__param_0[24],
	.param .u64 _ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_11__transform17unary_transform_fINS_10device_ptrIdEEPdNS5_14no_stencil_tagENS_8identityIdEENS5_21always_true_predicateEEElEESE_lEEvT0_T1__param_1
)
.maxntid 256, 1, 1
{
	.reg .pred 	%p<4>;
	.reg .b32 	%r<5>;
	.reg .f64 	%fd<5>;
	.reg .b64 	%rd<17>;


	ld.param.u64 	%rd6, [_ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_11__transform17unary_transform_fINS_10device_ptrIdEEPdNS5_14no_stencil_tagENS_8identityIdEENS5_21always_true_predicateEEElEESE_lEEvT0_T1__param_0+8];
	ld.param.u64 	%rd7, [_ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_11__transform17unary_transform_fINS_10device_ptrIdEEPdNS5_14no_stencil_tagENS_8identityIdEENS5_21always_true_predicateEEElEESE_lEEvT0_T1__param_0];
	ld.param.u64 	%rd8, [_ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_11__transform17unary_transform_fINS_10device_ptrIdEEPdNS5_14no_stencil_tagENS_8identityIdEENS5_21always_true_predicateEEElEESE_lEEvT0_T1__param_1];
	mov.u32 	%r1, %ctaid.x;
	mul.wide.u32 	%rd9, %r1, 512;
	sub.s64 	%rd10, %rd8, %rd9;
	mov.u64 	%rd11, 512;
	min.s64 	%rd1, %rd10, %rd11;
	setp.eq.s64	%p1, %rd1, 512;
	cvta.to.global.u64 	%rd12, %rd7;
	cvta.to.global.u64 	%rd13, %rd6;
	mov.u32 	%r2, %tid.x;
	cvt.u64.u32	%rd2, %r2;
	add.s64 	%rd14, %rd2, %rd9;
	shl.b64 	%rd15, %rd14, 3;
	add.s64 	%rd3, %rd12, %rd15;
	add.s64 	%rd4, %rd13, %rd15;
	@%p1 bra 	BB19_5;
	bra.uni 	BB19_1;

BB19_5:
	ld.global.f64 	%fd3, [%rd3];
	st.global.f64 	[%rd4], %fd3;
	ld.global.f64 	%fd4, [%rd3+2048];
	st.global.f64 	[%rd4+2048], %fd4;
	bra.uni 	BB19_6;

BB19_1:
	cvt.s64.s32 	%rd5, %rd1;
	setp.ge.s64	%p2, %rd2, %rd5;
	@%p2 bra 	BB19_3;

	ld.global.f64 	%fd1, [%rd3];
	st.global.f64 	[%rd4], %fd1;

BB19_3:
	cvt.u32.u64	%r3, %rd2;
	add.s32 	%r4, %r3, 256;
	cvt.u64.u32	%rd16, %r4;
	setp.ge.s64	%p3, %rd16, %rd5;
	@%p3 bra 	BB19_6;

	ld.global.f64 	%fd2, [%rd3+2048];
	st.global.f64 	[%rd4+2048], %fd2;

BB19_6:
	ret;
}

	// .weak	_ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_11__transform17unary_transform_fIPdS7_NS5_14no_stencil_tagENS_8identityIdEENS5_21always_true_predicateEEElEESC_lEEvT0_T1_
.weak .entry _ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_11__transform17unary_transform_fIPdS7_NS5_14no_stencil_tagENS_8identityIdEENS5_21always_true_predicateEEElEESC_lEEvT0_T1_(
	.param .align 8 .b8 _ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_11__transform17unary_transform_fIPdS7_NS5_14no_stencil_tagENS_8identityIdEENS5_21always_true_predicateEEElEESC_lEEvT0_T1__param_0[24],
	.param .u64 _ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_11__transform17unary_transform_fIPdS7_NS5_14no_stencil_tagENS_8identityIdEENS5_21always_true_predicateEEElEESC_lEEvT0_T1__param_1
)
.maxntid 256, 1, 1
{
	.reg .pred 	%p<4>;
	.reg .b32 	%r<5>;
	.reg .f64 	%fd<5>;
	.reg .b64 	%rd<17>;


	ld.param.u64 	%rd6, [_ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_11__transform17unary_transform_fIPdS7_NS5_14no_stencil_tagENS_8identityIdEENS5_21always_true_predicateEEElEESC_lEEvT0_T1__param_0+8];
	ld.param.u64 	%rd7, [_ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_11__transform17unary_transform_fIPdS7_NS5_14no_stencil_tagENS_8identityIdEENS5_21always_true_predicateEEElEESC_lEEvT0_T1__param_0];
	ld.param.u64 	%rd8, [_ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_11__transform17unary_transform_fIPdS7_NS5_14no_stencil_tagENS_8identityIdEENS5_21always_true_predicateEEElEESC_lEEvT0_T1__param_1];
	mov.u32 	%r1, %ctaid.x;
	mul.wide.u32 	%rd9, %r1, 512;
	sub.s64 	%rd10, %rd8, %rd9;
	mov.u64 	%rd11, 512;
	min.s64 	%rd1, %rd10, %rd11;
	setp.eq.s64	%p1, %rd1, 512;
	cvta.to.global.u64 	%rd12, %rd7;
	cvta.to.global.u64 	%rd13, %rd6;
	mov.u32 	%r2, %tid.x;
	cvt.u64.u32	%rd2, %r2;
	add.s64 	%rd14, %rd2, %rd9;
	shl.b64 	%rd15, %rd14, 3;
	add.s64 	%rd3, %rd12, %rd15;
	add.s64 	%rd4, %rd13, %rd15;
	@%p1 bra 	BB20_5;
	bra.uni 	BB20_1;

BB20_5:
	ld.global.f64 	%fd3, [%rd3];
	st.global.f64 	[%rd4], %fd3;
	ld.global.f64 	%fd4, [%rd3+2048];
	st.global.f64 	[%rd4+2048], %fd4;
	bra.uni 	BB20_6;

BB20_1:
	cvt.s64.s32 	%rd5, %rd1;
	setp.ge.s64	%p2, %rd2, %rd5;
	@%p2 bra 	BB20_3;

	ld.global.f64 	%fd1, [%rd3];
	st.global.f64 	[%rd4], %fd1;

BB20_3:
	cvt.u32.u64	%r3, %rd2;
	add.s32 	%r4, %r3, 256;
	cvt.u64.u32	%rd16, %r4;
	setp.ge.s64	%p3, %rd16, %rd5;
	@%p3 bra 	BB20_6;

	ld.global.f64 	%fd2, [%rd3+2048];
	st.global.f64 	[%rd4+2048], %fd2;

BB20_6:
	ret;
}

	// .weak	_ZN3cub11EmptyKernelIvEEvv
.weak .entry _ZN3cub11EmptyKernelIvEEvv(

)
{



	ret;
}

	// .weak	_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_jEEvT0_T1_T2_T3_T4_
.weak .entry _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_jEEvT0_T1_T2_T3_T4_(
	.param .align 8 .b8 _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_jEEvT0_T1_T2_T3_T4__param_0[8],
	.param .u64 _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_jEEvT0_T1_T2_T3_T4__param_1,
	.param .u32 _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_jEEvT0_T1_T2_T3_T4__param_2,
	.param .align 1 .b8 _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_jEEvT0_T1_T2_T3_T4__param_3[1],
	.param .u32 _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_jEEvT0_T1_T2_T3_T4__param_4
)
.maxntid 256, 1, 1
.minnctapersm 1
{
	.reg .pred 	%p<95>;
	.reg .b32 	%r<372>;
	.reg .b64 	%rd<154>;


	ld.param.u64 	%rd12, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_jEEvT0_T1_T2_T3_T4__param_0];
	ld.param.u64 	%rd13, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_jEEvT0_T1_T2_T3_T4__param_1];
	ld.param.u32 	%r69, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_jEEvT0_T1_T2_T3_T4__param_2];
	ld.param.u32 	%r70, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_jEEvT0_T1_T2_T3_T4__param_4];
	cvta.to.global.u64 	%rd1, %rd13;
	mov.u32 	%r1, %tid.x;
	setp.eq.s32	%p1, %r69, 0;
	@%p1 bra 	BB22_50;

	setp.lt.s32	%p2, %r69, 5120;
	@%p2 bra 	BB22_26;
	bra.uni 	BB22_2;

BB22_26:
	setp.ge.s32	%p29, %r1, %r69;
	mov.u32 	%r36, %r1;
	@%p29 bra 	BB22_28;

	mul.wide.s32 	%rd131, %r1, 4;
	add.s64 	%rd132, %rd12, %rd131;
	cvta.to.global.u64 	%rd133, %rd132;
	ld.global.u32 	%r35, [%rd133];
	add.s32 	%r36, %r1, 256;

BB22_28:
	setp.ge.s32	%p30, %r36, %r69;
	@%p30 bra 	BB22_29;

	add.s32 	%r241, %r69, -1;
	sub.s32 	%r242, %r241, %r36;
	shr.u32 	%r243, %r242, 8;
	add.s32 	%r37, %r243, 1;
	and.b32  	%r38, %r37, 3;
	setp.eq.s32	%p31, %r38, 0;
	mov.u32 	%r370, 0;
	@%p31 bra 	BB22_36;

	setp.eq.s32	%p32, %r38, 1;
	@%p32 bra 	BB22_35;

	setp.eq.s32	%p33, %r38, 2;
	@%p33 bra 	BB22_34;

	mul.wide.s32 	%rd134, %r36, 4;
	add.s64 	%rd135, %rd12, %rd134;
	cvta.to.global.u64 	%rd136, %rd135;
	ld.global.u32 	%r244, [%rd136];
	max.u32 	%r35, %r244, %r35;
	add.s32 	%r36, %r36, 256;

BB22_34:
	mul.wide.s32 	%rd137, %r36, 4;
	add.s64 	%rd138, %rd12, %rd137;
	cvta.to.global.u64 	%rd139, %rd138;
	ld.global.u32 	%r245, [%rd139];
	max.u32 	%r35, %r245, %r35;
	add.s32 	%r36, %r36, 256;

BB22_35:
	mul.wide.s32 	%rd140, %r36, 4;
	add.s64 	%rd141, %rd12, %rd140;
	cvta.to.global.u64 	%rd142, %rd141;
	ld.global.u32 	%r246, [%rd142];
	max.u32 	%r35, %r246, %r35;
	add.s32 	%r36, %r36, 256;
	mov.u32 	%r370, %r35;

BB22_36:
	setp.lt.u32	%p34, %r37, 4;
	@%p34 bra 	BB22_39;

	mul.wide.s32 	%rd143, %r36, 4;
	add.s64 	%rd153, %rd12, %rd143;
	mov.u32 	%r370, %r35;

BB22_38:
	cvta.to.global.u64 	%rd144, %rd153;
	ld.global.u32 	%r247, [%rd144];
	max.u32 	%r248, %r247, %r370;
	add.s64 	%rd145, %rd153, 1024;
	cvta.to.global.u64 	%rd146, %rd145;
	ld.global.u32 	%r249, [%rd146];
	max.u32 	%r250, %r249, %r248;
	add.s64 	%rd147, %rd153, 2048;
	cvta.to.global.u64 	%rd148, %rd147;
	ld.global.u32 	%r251, [%rd148];
	max.u32 	%r252, %r251, %r250;
	add.s64 	%rd149, %rd153, 3072;
	cvta.to.global.u64 	%rd150, %rd149;
	ld.global.u32 	%r253, [%rd150];
	max.u32 	%r370, %r253, %r252;
	add.s64 	%rd153, %rd153, 4096;
	add.s32 	%r36, %r36, 1024;
	setp.lt.s32	%p35, %r36, %r69;
	@%p35 bra 	BB22_38;
	bra.uni 	BB22_39;

BB22_50:
	setp.ne.s32	%p94, %r1, 0;
	@%p94 bra 	BB22_52;

	st.global.u32 	[%rd1], %r70;
	bra.uni 	BB22_52;

BB22_2:
	mul.wide.s32 	%rd14, %r1, 4;
	add.s64 	%rd151, %rd12, %rd14;
	cvta.to.global.u64 	%rd16, %rd151;
	add.s32 	%r2, %r1, 256;
	mul.wide.s32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd12, %rd17;
	cvta.to.global.u64 	%rd19, %rd18;
	add.s32 	%r72, %r1, 512;
	mul.wide.s32 	%rd20, %r72, 4;
	add.s64 	%rd21, %rd12, %rd20;
	cvta.to.global.u64 	%rd22, %rd21;
	add.s32 	%r73, %r1, 768;
	mul.wide.s32 	%rd23, %r73, 4;
	add.s64 	%rd24, %rd12, %rd23;
	cvta.to.global.u64 	%rd25, %rd24;
	add.s32 	%r74, %r1, 1024;
	mul.wide.s32 	%rd26, %r74, 4;
	add.s64 	%rd27, %rd12, %rd26;
	cvta.to.global.u64 	%rd28, %rd27;
	add.s32 	%r75, %r1, 1280;
	mul.wide.s32 	%rd29, %r75, 4;
	add.s64 	%rd30, %rd12, %rd29;
	cvta.to.global.u64 	%rd31, %rd30;
	add.s32 	%r76, %r1, 1536;
	mul.wide.s32 	%rd32, %r76, 4;
	add.s64 	%rd33, %rd12, %rd32;
	cvta.to.global.u64 	%rd34, %rd33;
	add.s32 	%r77, %r1, 1792;
	mul.wide.s32 	%rd35, %r77, 4;
	add.s64 	%rd36, %rd12, %rd35;
	cvta.to.global.u64 	%rd37, %rd36;
	add.s32 	%r78, %r1, 2048;
	mul.wide.s32 	%rd38, %r78, 4;
	add.s64 	%rd39, %rd12, %rd38;
	cvta.to.global.u64 	%rd40, %rd39;
	add.s32 	%r79, %r1, 2304;
	mul.wide.s32 	%rd41, %r79, 4;
	add.s64 	%rd42, %rd12, %rd41;
	cvta.to.global.u64 	%rd43, %rd42;
	add.s32 	%r80, %r1, 2560;
	mul.wide.s32 	%rd44, %r80, 4;
	add.s64 	%rd45, %rd12, %rd44;
	cvta.to.global.u64 	%rd46, %rd45;
	add.s32 	%r81, %r1, 2816;
	mul.wide.s32 	%rd47, %r81, 4;
	add.s64 	%rd48, %rd12, %rd47;
	cvta.to.global.u64 	%rd49, %rd48;
	add.s32 	%r82, %r1, 3072;
	mul.wide.s32 	%rd50, %r82, 4;
	add.s64 	%rd51, %rd12, %rd50;
	cvta.to.global.u64 	%rd52, %rd51;
	add.s32 	%r83, %r1, 3328;
	mul.wide.s32 	%rd53, %r83, 4;
	add.s64 	%rd54, %rd12, %rd53;
	cvta.to.global.u64 	%rd55, %rd54;
	add.s32 	%r84, %r1, 3584;
	mul.wide.s32 	%rd56, %r84, 4;
	add.s64 	%rd57, %rd12, %rd56;
	cvta.to.global.u64 	%rd58, %rd57;
	add.s32 	%r85, %r1, 3840;
	mul.wide.s32 	%rd59, %r85, 4;
	add.s64 	%rd60, %rd12, %rd59;
	cvta.to.global.u64 	%rd61, %rd60;
	add.s32 	%r86, %r1, 4096;
	mul.wide.s32 	%rd62, %r86, 4;
	add.s64 	%rd63, %rd12, %rd62;
	cvta.to.global.u64 	%rd64, %rd63;
	add.s32 	%r87, %r1, 4352;
	mul.wide.s32 	%rd65, %r87, 4;
	add.s64 	%rd66, %rd12, %rd65;
	cvta.to.global.u64 	%rd67, %rd66;
	add.s32 	%r88, %r1, 4608;
	mul.wide.s32 	%rd68, %r88, 4;
	add.s64 	%rd69, %rd12, %rd68;
	cvta.to.global.u64 	%rd70, %rd69;
	add.s32 	%r89, %r1, 4864;
	mul.wide.s32 	%rd71, %r89, 4;
	add.s64 	%rd72, %rd12, %rd71;
	cvta.to.global.u64 	%rd73, %rd72;
	ld.global.u32 	%r90, [%rd19];
	ld.global.u32 	%r91, [%rd16];
	max.u32 	%r92, %r90, %r91;
	ld.global.u32 	%r93, [%rd22];
	max.u32 	%r94, %r93, %r92;
	ld.global.u32 	%r95, [%rd25];
	max.u32 	%r96, %r95, %r94;
	ld.global.u32 	%r97, [%rd28];
	max.u32 	%r98, %r97, %r96;
	ld.global.u32 	%r99, [%rd31];
	max.u32 	%r100, %r99, %r98;
	ld.global.u32 	%r101, [%rd34];
	max.u32 	%r102, %r101, %r100;
	ld.global.u32 	%r103, [%rd37];
	max.u32 	%r104, %r103, %r102;
	ld.global.u32 	%r105, [%rd40];
	max.u32 	%r106, %r105, %r104;
	ld.global.u32 	%r107, [%rd43];
	max.u32 	%r108, %r107, %r106;
	ld.global.u32 	%r109, [%rd46];
	max.u32 	%r110, %r109, %r108;
	ld.global.u32 	%r111, [%rd49];
	max.u32 	%r112, %r111, %r110;
	ld.global.u32 	%r113, [%rd52];
	max.u32 	%r114, %r113, %r112;
	ld.global.u32 	%r115, [%rd55];
	max.u32 	%r116, %r115, %r114;
	ld.global.u32 	%r117, [%rd58];
	max.u32 	%r118, %r117, %r116;
	ld.global.u32 	%r119, [%rd61];
	max.u32 	%r120, %r119, %r118;
	ld.global.u32 	%r121, [%rd64];
	max.u32 	%r122, %r121, %r120;
	ld.global.u32 	%r123, [%rd67];
	max.u32 	%r124, %r123, %r122;
	ld.global.u32 	%r125, [%rd70];
	max.u32 	%r126, %r125, %r124;
	ld.global.u32 	%r127, [%rd73];
	max.u32 	%r10, %r127, %r126;
	setp.lt.s32	%p3, %r69, 10240;
	mov.u32 	%r9, 5120;
	@%p3 bra 	BB22_6;

	mov.u32 	%r345, 0;

BB22_4:
	add.s64 	%rd5, %rd151, 20480;
	cvta.to.global.u64 	%rd75, %rd5;
	add.s64 	%rd76, %rd151, 21504;
	cvta.to.global.u64 	%rd77, %rd76;
	add.s64 	%rd78, %rd151, 22528;
	cvta.to.global.u64 	%rd79, %rd78;
	add.s64 	%rd80, %rd151, 23552;
	cvta.to.global.u64 	%rd81, %rd80;
	add.s64 	%rd82, %rd151, 24576;
	cvta.to.global.u64 	%rd83, %rd82;
	add.s64 	%rd84, %rd151, 25600;
	cvta.to.global.u64 	%rd85, %rd84;
	add.s64 	%rd86, %rd151, 26624;
	cvta.to.global.u64 	%rd87, %rd86;
	add.s64 	%rd88, %rd151, 27648;
	cvta.to.global.u64 	%rd89, %rd88;
	add.s64 	%rd90, %rd151, 28672;
	cvta.to.global.u64 	%rd91, %rd90;
	add.s64 	%rd92, %rd151, 29696;
	cvta.to.global.u64 	%rd93, %rd92;
	add.s64 	%rd94, %rd151, 30720;
	cvta.to.global.u64 	%rd95, %rd94;
	add.s64 	%rd96, %rd151, 31744;
	cvta.to.global.u64 	%rd97, %rd96;
	add.s64 	%rd98, %rd151, 32768;
	cvta.to.global.u64 	%rd99, %rd98;
	add.s64 	%rd100, %rd151, 33792;
	cvta.to.global.u64 	%rd101, %rd100;
	add.s64 	%rd102, %rd151, 34816;
	cvta.to.global.u64 	%rd103, %rd102;
	add.s64 	%rd104, %rd151, 35840;
	cvta.to.global.u64 	%rd105, %rd104;
	add.s64 	%rd106, %rd151, 36864;
	cvta.to.global.u64 	%rd107, %rd106;
	add.s64 	%rd108, %rd151, 37888;
	cvta.to.global.u64 	%rd109, %rd108;
	add.s64 	%rd110, %rd151, 38912;
	cvta.to.global.u64 	%rd111, %rd110;
	add.s64 	%rd112, %rd151, 39936;
	cvta.to.global.u64 	%rd113, %rd112;
	ld.global.u32 	%r129, [%rd75];
	max.u32 	%r130, %r129, %r10;
	ld.global.u32 	%r131, [%rd77];
	max.u32 	%r132, %r131, %r130;
	ld.global.u32 	%r133, [%rd79];
	max.u32 	%r134, %r133, %r132;
	ld.global.u32 	%r135, [%rd81];
	max.u32 	%r136, %r135, %r134;
	ld.global.u32 	%r137, [%rd83];
	max.u32 	%r138, %r137, %r136;
	ld.global.u32 	%r139, [%rd85];
	max.u32 	%r140, %r139, %r138;
	ld.global.u32 	%r141, [%rd87];
	max.u32 	%r142, %r141, %r140;
	ld.global.u32 	%r143, [%rd89];
	max.u32 	%r144, %r143, %r142;
	ld.global.u32 	%r145, [%rd91];
	max.u32 	%r146, %r145, %r144;
	ld.global.u32 	%r147, [%rd93];
	max.u32 	%r148, %r147, %r146;
	ld.global.u32 	%r149, [%rd95];
	max.u32 	%r150, %r149, %r148;
	ld.global.u32 	%r151, [%rd97];
	max.u32 	%r152, %r151, %r150;
	ld.global.u32 	%r153, [%rd99];
	max.u32 	%r154, %r153, %r152;
	ld.global.u32 	%r155, [%rd101];
	max.u32 	%r156, %r155, %r154;
	ld.global.u32 	%r157, [%rd103];
	max.u32 	%r158, %r157, %r156;
	ld.global.u32 	%r159, [%rd105];
	max.u32 	%r160, %r159, %r158;
	ld.global.u32 	%r161, [%rd107];
	max.u32 	%r162, %r161, %r160;
	ld.global.u32 	%r163, [%rd109];
	max.u32 	%r164, %r163, %r162;
	ld.global.u32 	%r165, [%rd111];
	max.u32 	%r166, %r165, %r164;
	ld.global.u32 	%r167, [%rd113];
	max.u32 	%r10, %r167, %r166;
	add.s32 	%r7, %r345, 5120;
	add.s32 	%r168, %r345, 15360;
	setp.le.s32	%p4, %r168, %r69;
	mov.u64 	%rd151, %rd5;
	mov.u32 	%r345, %r7;
	@%p4 bra 	BB22_4;

	add.s32 	%r9, %r7, 5120;

BB22_6:
	setp.ge.s32	%p5, %r9, %r69;
	@%p5 bra 	BB22_7;

	sub.s32 	%r11, %r69, %r9;
	setp.ge.s32	%p6, %r1, %r11;
	@%p6 bra 	BB22_9;

	add.s32 	%r170, %r69, -1;
	sub.s32 	%r171, %r170, %r1;
	sub.s32 	%r172, %r171, %r9;
	shr.u32 	%r173, %r172, 8;
	add.s32 	%r12, %r173, 1;
	and.b32  	%r13, %r12, 3;
	setp.eq.s32	%p7, %r13, 0;
	mov.u32 	%r358, 0;
	@%p7 bra 	BB22_11;

	setp.eq.s32	%p8, %r13, 1;
	@%p8 bra 	BB22_13;
	bra.uni 	BB22_14;

BB22_13:
	mov.u32 	%r351, %r1;
	bra.uni 	BB22_18;

BB22_29:
	mov.u32 	%r370, %r35;

BB22_39:
	// inline asm
	mov.u32 %r254, %laneid;
	// inline asm
	add.s32 	%r58, %r254, 2;
	add.s32 	%r59, %r254, 4;
	add.s32 	%r60, %r254, 8;
	add.s32 	%r61, %r254, 16;
	shr.s32 	%r255, %r1, 31;
	shr.u32 	%r256, %r255, 27;
	add.s32 	%r257, %r1, %r256;
	shr.s32 	%r62, %r257, 5;
	shl.b32 	%r258, %r62, 2;
	mov.u32 	%r259, _ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_jEEvT0_T1_T2_T3_T4_E12temp_storage;
	add.s32 	%r260, %r259, %r258;
	setp.gt.s32	%p36, %r69, 255;
	@%p36 bra 	BB22_44;
	bra.uni 	BB22_40;

BB22_44:
	mov.u32 	%r305, 1;
	mov.u32 	%r326, 31;
	mov.u32 	%r327, -1;
	// inline asm
	shfl.sync.down.b32 %r303, %r370, %r305, %r326, %r327;
	// inline asm
	add.s32 	%r328, %r254, 1;
	setp.lt.s32	%p76, %r328, 32;
	setp.lt.u32	%p77, %r370, %r303;
	and.pred  	%p78, %p77, %p76;
	selp.b32	%r309, %r303, %r370, %p78;
	mov.u32 	%r310, 2;
	// inline asm
	shfl.sync.down.b32 %r308, %r309, %r310, %r326, %r327;
	// inline asm
	setp.lt.u32	%p79, %r309, %r308;
	setp.lt.s32	%p80, %r58, 32;
	and.pred  	%p81, %p79, %p80;
	selp.b32	%r314, %r308, %r309, %p81;
	mov.u32 	%r315, 4;
	// inline asm
	shfl.sync.down.b32 %r313, %r314, %r315, %r326, %r327;
	// inline asm
	setp.lt.u32	%p82, %r314, %r313;
	setp.lt.s32	%p83, %r59, 32;
	and.pred  	%p84, %p82, %p83;
	selp.b32	%r319, %r313, %r314, %p84;
	mov.u32 	%r320, 8;
	// inline asm
	shfl.sync.down.b32 %r318, %r319, %r320, %r326, %r327;
	// inline asm
	setp.lt.u32	%p85, %r319, %r318;
	setp.lt.s32	%p86, %r60, 32;
	and.pred  	%p87, %p85, %p86;
	selp.b32	%r324, %r318, %r319, %p87;
	mov.u32 	%r325, 16;
	// inline asm
	shfl.sync.down.b32 %r323, %r324, %r325, %r326, %r327;
	// inline asm
	setp.lt.u32	%p88, %r324, %r323;
	setp.lt.s32	%p89, %r61, 32;
	and.pred  	%p90, %p88, %p89;
	selp.b32	%r371, %r323, %r324, %p90;
	setp.ne.s32	%p91, %r254, 0;
	@%p91 bra 	BB22_46;

	add.s32 	%r344, %r260, 8;
	st.shared.u32 	[%r344], %r371;

BB22_46:
	bar.sync 	0;
	setp.ne.s32	%p92, %r1, 0;
	@%p92 bra 	BB22_48;

	ld.shared.u32 	%r329, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+12];
	max.u32 	%r330, %r329, %r371;
	ld.shared.u32 	%r331, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+16];
	max.u32 	%r332, %r331, %r330;
	ld.shared.u32 	%r333, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+20];
	max.u32 	%r334, %r333, %r332;
	ld.shared.u32 	%r335, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+24];
	max.u32 	%r336, %r335, %r334;
	ld.shared.u32 	%r337, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+28];
	max.u32 	%r338, %r337, %r336;
	ld.shared.u32 	%r339, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+32];
	max.u32 	%r340, %r339, %r338;
	ld.shared.u32 	%r341, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+36];
	max.u32 	%r371, %r341, %r340;
	bra.uni 	BB22_48;

BB22_7:
	mov.u32 	%r358, %r10;
	bra.uni 	BB22_22;

BB22_40:
	shl.b32 	%r286, %r62, 5;
	add.s32 	%r287, %r286, 32;
	setp.gt.s32	%p37, %r287, %r69;
	add.s32 	%r288, %r69, -1;
	mov.u32 	%r285, -1;
	sub.s32 	%r289, %r288, %r286;
	selp.b32	%r284, %r289, 31, %p37;
	mov.u32 	%r263, 1;
	// inline asm
	shfl.sync.down.b32 %r261, %r370, %r263, %r284, %r285;
	// inline asm
	setp.lt.s32	%p38, %r254, %r284;
	setp.lt.u32	%p39, %r370, %r261;
	and.pred  	%p40, %p39, %p38;
	selp.b32	%r267, %r261, %r370, %p40;
	mov.u32 	%r268, 2;
	// inline asm
	shfl.sync.down.b32 %r266, %r267, %r268, %r284, %r285;
	// inline asm
	setp.lt.u32	%p41, %r267, %r266;
	setp.le.s32	%p42, %r58, %r284;
	and.pred  	%p43, %p41, %p42;
	selp.b32	%r272, %r266, %r267, %p43;
	mov.u32 	%r273, 4;
	// inline asm
	shfl.sync.down.b32 %r271, %r272, %r273, %r284, %r285;
	// inline asm
	setp.lt.u32	%p44, %r272, %r271;
	setp.le.s32	%p45, %r59, %r284;
	and.pred  	%p46, %p44, %p45;
	selp.b32	%r277, %r271, %r272, %p46;
	mov.u32 	%r278, 8;
	// inline asm
	shfl.sync.down.b32 %r276, %r277, %r278, %r284, %r285;
	// inline asm
	setp.lt.u32	%p47, %r277, %r276;
	setp.le.s32	%p48, %r60, %r284;
	and.pred  	%p49, %p47, %p48;
	selp.b32	%r282, %r276, %r277, %p49;
	mov.u32 	%r283, 16;
	// inline asm
	shfl.sync.down.b32 %r281, %r282, %r283, %r284, %r285;
	// inline asm
	setp.lt.u32	%p50, %r282, %r281;
	setp.le.s32	%p51, %r61, %r284;
	and.pred  	%p52, %p50, %p51;
	selp.b32	%r371, %r281, %r282, %p52;
	setp.ne.s32	%p53, %r254, 0;
	@%p53 bra 	BB22_42;

	add.s32 	%r343, %r260, 8;
	st.shared.u32 	[%r343], %r371;

BB22_42:
	bar.sync 	0;
	setp.ne.s32	%p54, %r1, 0;
	@%p54 bra 	BB22_48;

	setp.gt.s32	%p55, %r69, 32;
	ld.shared.u32 	%r290, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+12];
	setp.lt.u32	%p56, %r371, %r290;
	and.pred  	%p57, %p56, %p55;
	selp.b32	%r291, %r290, %r371, %p57;
	ld.shared.u32 	%r292, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+16];
	setp.lt.u32	%p58, %r291, %r292;
	setp.gt.s32	%p59, %r69, 64;
	and.pred  	%p60, %p58, %p59;
	selp.b32	%r293, %r292, %r291, %p60;
	ld.shared.u32 	%r294, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+20];
	setp.lt.u32	%p61, %r293, %r294;
	setp.gt.s32	%p62, %r69, 96;
	and.pred  	%p63, %p61, %p62;
	selp.b32	%r295, %r294, %r293, %p63;
	ld.shared.u32 	%r296, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+24];
	setp.lt.u32	%p64, %r295, %r296;
	setp.gt.s32	%p65, %r69, 128;
	and.pred  	%p66, %p64, %p65;
	selp.b32	%r297, %r296, %r295, %p66;
	ld.shared.u32 	%r298, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+28];
	setp.lt.u32	%p67, %r297, %r298;
	setp.gt.s32	%p68, %r69, 160;
	and.pred  	%p69, %p67, %p68;
	selp.b32	%r299, %r298, %r297, %p69;
	ld.shared.u32 	%r300, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+32];
	setp.lt.u32	%p70, %r299, %r300;
	setp.gt.s32	%p71, %r69, 192;
	and.pred  	%p72, %p70, %p71;
	selp.b32	%r301, %r300, %r299, %p72;
	ld.shared.u32 	%r302, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+36];
	setp.lt.u32	%p73, %r301, %r302;
	setp.gt.s32	%p74, %r69, 224;
	and.pred  	%p75, %p73, %p74;
	selp.b32	%r371, %r302, %r301, %p75;
	bra.uni 	BB22_48;

BB22_9:
	mov.u32 	%r358, %r10;
	bra.uni 	BB22_22;

BB22_11:
	mov.u32 	%r356, %r1;
	bra.uni 	BB22_19;

BB22_14:
	setp.eq.s32	%p9, %r13, 2;
	@%p9 bra 	BB22_15;
	bra.uni 	BB22_16;

BB22_15:
	mov.u32 	%r2, %r1;
	bra.uni 	BB22_17;

BB22_16:
	add.s32 	%r174, %r1, %r9;
	mul.wide.s32 	%rd114, %r174, 4;
	add.s64 	%rd115, %rd12, %rd114;
	cvta.to.global.u64 	%rd116, %rd115;
	ld.global.u32 	%r175, [%rd116];
	max.u32 	%r10, %r175, %r10;

BB22_17:
	add.s32 	%r176, %r2, %r9;
	mul.wide.s32 	%rd117, %r176, 4;
	add.s64 	%rd118, %rd12, %rd117;
	cvta.to.global.u64 	%rd119, %rd118;
	ld.global.u32 	%r177, [%rd119];
	max.u32 	%r10, %r177, %r10;
	add.s32 	%r351, %r2, 256;

BB22_18:
	add.s32 	%r178, %r351, %r9;
	mul.wide.s32 	%rd120, %r178, 4;
	add.s64 	%rd121, %rd12, %rd120;
	cvta.to.global.u64 	%rd122, %rd121;
	ld.global.u32 	%r179, [%rd122];
	max.u32 	%r10, %r179, %r10;
	add.s32 	%r356, %r351, 256;
	mov.u32 	%r358, %r10;

BB22_19:
	setp.lt.u32	%p10, %r12, 4;
	@%p10 bra 	BB22_22;

	add.s32 	%r180, %r356, %r9;
	mul.wide.s32 	%rd123, %r180, 4;
	add.s64 	%rd152, %rd12, %rd123;
	mov.u32 	%r358, %r10;

BB22_21:
	cvta.to.global.u64 	%rd124, %rd152;
	ld.global.u32 	%r181, [%rd124];
	max.u32 	%r182, %r181, %r358;
	add.s64 	%rd125, %rd152, 1024;
	cvta.to.global.u64 	%rd126, %rd125;
	ld.global.u32 	%r183, [%rd126];
	max.u32 	%r184, %r183, %r182;
	add.s64 	%rd127, %rd152, 2048;
	cvta.to.global.u64 	%rd128, %rd127;
	ld.global.u32 	%r185, [%rd128];
	max.u32 	%r186, %r185, %r184;
	add.s64 	%rd129, %rd152, 3072;
	cvta.to.global.u64 	%rd130, %rd129;
	ld.global.u32 	%r187, [%rd130];
	max.u32 	%r358, %r187, %r186;
	add.s64 	%rd152, %rd152, 4096;
	add.s32 	%r356, %r356, 1024;
	setp.lt.s32	%p11, %r356, %r11;
	@%p11 bra 	BB22_21;

BB22_22:
	// inline asm
	mov.u32 %r188, %laneid;
	// inline asm
	mov.u32 	%r191, 1;
	mov.u32 	%r212, 31;
	mov.u32 	%r213, -1;
	// inline asm
	shfl.sync.down.b32 %r189, %r358, %r191, %r212, %r213;
	// inline asm
	add.s32 	%r214, %r188, 1;
	setp.lt.s32	%p12, %r214, 32;
	setp.lt.u32	%p13, %r358, %r189;
	and.pred  	%p14, %p13, %p12;
	selp.b32	%r195, %r189, %r358, %p14;
	mov.u32 	%r196, 2;
	// inline asm
	shfl.sync.down.b32 %r194, %r195, %r196, %r212, %r213;
	// inline asm
	add.s32 	%r215, %r188, 2;
	setp.lt.s32	%p15, %r215, 32;
	setp.lt.u32	%p16, %r195, %r194;
	and.pred  	%p17, %p16, %p15;
	selp.b32	%r200, %r194, %r195, %p17;
	mov.u32 	%r201, 4;
	// inline asm
	shfl.sync.down.b32 %r199, %r200, %r201, %r212, %r213;
	// inline asm
	add.s32 	%r216, %r188, 4;
	setp.lt.s32	%p18, %r216, 32;
	setp.lt.u32	%p19, %r200, %r199;
	and.pred  	%p20, %p19, %p18;
	selp.b32	%r205, %r199, %r200, %p20;
	mov.u32 	%r206, 8;
	// inline asm
	shfl.sync.down.b32 %r204, %r205, %r206, %r212, %r213;
	// inline asm
	add.s32 	%r217, %r188, 8;
	setp.lt.s32	%p21, %r217, 32;
	setp.lt.u32	%p22, %r205, %r204;
	and.pred  	%p23, %p22, %p21;
	selp.b32	%r210, %r204, %r205, %p23;
	mov.u32 	%r211, 16;
	// inline asm
	shfl.sync.down.b32 %r209, %r210, %r211, %r212, %r213;
	// inline asm
	add.s32 	%r218, %r188, 16;
	setp.lt.s32	%p24, %r218, 32;
	setp.lt.u32	%p25, %r210, %r209;
	and.pred  	%p26, %p25, %p24;
	selp.b32	%r371, %r209, %r210, %p26;
	setp.ne.s32	%p27, %r188, 0;
	@%p27 bra 	BB22_24;

	shr.s32 	%r219, %r1, 31;
	shr.u32 	%r220, %r219, 27;
	add.s32 	%r221, %r1, %r220;
	shr.s32 	%r222, %r221, 5;
	shl.b32 	%r223, %r222, 2;
	mov.u32 	%r224, _ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_jEEvT0_T1_T2_T3_T4_E12temp_storage;
	add.s32 	%r225, %r224, %r223;
	st.shared.u32 	[%r225+8], %r371;

BB22_24:
	bar.sync 	0;
	setp.ne.s32	%p28, %r1, 0;
	@%p28 bra 	BB22_48;

	ld.shared.u32 	%r226, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+12];
	max.u32 	%r227, %r226, %r371;
	ld.shared.u32 	%r228, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+16];
	max.u32 	%r229, %r228, %r227;
	ld.shared.u32 	%r230, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+20];
	max.u32 	%r231, %r230, %r229;
	ld.shared.u32 	%r232, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+24];
	max.u32 	%r233, %r232, %r231;
	ld.shared.u32 	%r234, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+28];
	max.u32 	%r235, %r234, %r233;
	ld.shared.u32 	%r236, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+32];
	max.u32 	%r237, %r236, %r235;
	ld.shared.u32 	%r238, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+36];
	max.u32 	%r371, %r238, %r237;

BB22_48:
	setp.ne.s32	%p93, %r1, 0;
	@%p93 bra 	BB22_52;

	max.u32 	%r342, %r371, %r70;
	st.global.u32 	[%rd1], %r342;

BB22_52:
	ret;
}

	// .weak	_ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_
.weak .entry _ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_(
	.param .align 8 .b8 _ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3__param_0[8],
	.param .u64 _ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3__param_1,
	.param .u32 _ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3__param_2,
	.param .align 4 .b8 _ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3__param_3[40],
	.param .align 1 .b8 _ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3__param_4[1]
)
.maxntid 256, 1, 1
{
	.reg .pred 	%p<93>;
	.reg .b32 	%r<368>;
	.reg .b64 	%rd<138>;


	ld.param.u64 	%rd1, [_ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3__param_0];
	ld.param.u64 	%rd9, [_ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3__param_1];
	ld.param.u32 	%r4, [_ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3__param_3+20];
	ld.param.u32 	%r75, [_ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3__param_3+24];
	mul.lo.s32 	%r1, %r75, 5120;
	mov.u32 	%r2, %ctaid.x;
	mul.lo.s32 	%r3, %r2, 5120;
	add.s32 	%r76, %r3, 5120;
	setp.gt.s32	%p1, %r76, %r4;
	mov.u32 	%r366, %tid.x;
	@%p1 bra 	BB23_23;
	bra.uni 	BB23_1;

BB23_23:
	sub.s32 	%r37, %r4, %r3;
	setp.ge.s32	%p28, %r366, %r37;
	mov.u32 	%r41, %r366;
	@%p28 bra 	BB23_25;

	add.s32 	%r228, %r366, %r3;
	mul.wide.s32 	%rd113, %r228, 4;
	add.s64 	%rd114, %rd1, %rd113;
	cvta.to.global.u64 	%rd115, %rd114;
	ld.global.u32 	%r40, [%rd115];
	add.s32 	%r41, %r366, 256;

BB23_25:
	setp.ge.s32	%p29, %r41, %r37;
	@%p29 bra 	BB23_26;

	add.s32 	%r230, %r4, -1;
	sub.s32 	%r231, %r230, %r41;
	mad.lo.s32 	%r232, %r2, -5120, %r231;
	shr.u32 	%r233, %r232, 8;
	add.s32 	%r42, %r233, 1;
	and.b32  	%r43, %r42, 3;
	setp.eq.s32	%p30, %r43, 0;
	mov.u32 	%r365, 0;
	@%p30 bra 	BB23_33;

	setp.eq.s32	%p31, %r43, 1;
	@%p31 bra 	BB23_32;

	setp.eq.s32	%p32, %r43, 2;
	@%p32 bra 	BB23_31;

	add.s32 	%r234, %r41, %r3;
	mul.wide.s32 	%rd116, %r234, 4;
	add.s64 	%rd117, %rd1, %rd116;
	cvta.to.global.u64 	%rd118, %rd117;
	ld.global.u32 	%r235, [%rd118];
	max.u32 	%r40, %r235, %r40;
	add.s32 	%r41, %r41, 256;

BB23_31:
	add.s32 	%r236, %r41, %r3;
	mul.wide.s32 	%rd119, %r236, 4;
	add.s64 	%rd120, %rd1, %rd119;
	cvta.to.global.u64 	%rd121, %rd120;
	ld.global.u32 	%r237, [%rd121];
	max.u32 	%r40, %r237, %r40;
	add.s32 	%r41, %r41, 256;

BB23_32:
	add.s32 	%r238, %r41, %r3;
	mul.wide.s32 	%rd122, %r238, 4;
	add.s64 	%rd123, %rd1, %rd122;
	cvta.to.global.u64 	%rd124, %rd123;
	ld.global.u32 	%r239, [%rd124];
	max.u32 	%r40, %r239, %r40;
	add.s32 	%r41, %r41, 256;
	mov.u32 	%r365, %r40;

BB23_33:
	setp.lt.u32	%p33, %r42, 4;
	@%p33 bra 	BB23_36;

	mad.lo.s32 	%r240, %r2, 5120, %r41;
	mul.wide.s32 	%rd125, %r240, 4;
	add.s64 	%rd137, %rd1, %rd125;
	mov.u32 	%r365, %r40;

BB23_35:
	cvta.to.global.u64 	%rd126, %rd137;
	ld.global.u32 	%r241, [%rd126];
	max.u32 	%r242, %r241, %r365;
	add.s64 	%rd127, %rd137, 1024;
	cvta.to.global.u64 	%rd128, %rd127;
	ld.global.u32 	%r243, [%rd128];
	max.u32 	%r244, %r243, %r242;
	add.s64 	%rd129, %rd137, 2048;
	cvta.to.global.u64 	%rd130, %rd129;
	ld.global.u32 	%r245, [%rd130];
	max.u32 	%r246, %r245, %r244;
	add.s64 	%rd131, %rd137, 3072;
	cvta.to.global.u64 	%rd132, %rd131;
	ld.global.u32 	%r247, [%rd132];
	max.u32 	%r365, %r247, %r246;
	add.s64 	%rd137, %rd137, 4096;
	add.s32 	%r41, %r41, 1024;
	setp.lt.s32	%p34, %r41, %r37;
	@%p34 bra 	BB23_35;
	bra.uni 	BB23_36;

BB23_1:
	cvt.s64.s32	%rd10, %r3;
	cvt.s64.s32	%rd2, %r366;
	add.s64 	%rd11, %rd2, %rd10;
	shl.b64 	%rd12, %rd11, 2;
	add.s64 	%rd13, %rd12, %rd1;
	cvta.to.global.u64 	%rd14, %rd13;
	add.s64 	%rd15, %rd13, 1024;
	cvta.to.global.u64 	%rd16, %rd15;
	add.s64 	%rd17, %rd13, 2048;
	cvta.to.global.u64 	%rd18, %rd17;
	add.s64 	%rd19, %rd13, 3072;
	cvta.to.global.u64 	%rd20, %rd19;
	add.s64 	%rd21, %rd13, 4096;
	cvta.to.global.u64 	%rd22, %rd21;
	add.s64 	%rd23, %rd13, 5120;
	cvta.to.global.u64 	%rd24, %rd23;
	add.s64 	%rd25, %rd13, 6144;
	cvta.to.global.u64 	%rd26, %rd25;
	add.s64 	%rd27, %rd13, 7168;
	cvta.to.global.u64 	%rd28, %rd27;
	add.s64 	%rd29, %rd13, 8192;
	cvta.to.global.u64 	%rd30, %rd29;
	add.s64 	%rd31, %rd13, 9216;
	cvta.to.global.u64 	%rd32, %rd31;
	add.s64 	%rd33, %rd13, 10240;
	cvta.to.global.u64 	%rd34, %rd33;
	add.s64 	%rd35, %rd13, 11264;
	cvta.to.global.u64 	%rd36, %rd35;
	add.s64 	%rd37, %rd13, 12288;
	cvta.to.global.u64 	%rd38, %rd37;
	add.s64 	%rd39, %rd13, 13312;
	cvta.to.global.u64 	%rd40, %rd39;
	add.s64 	%rd41, %rd13, 14336;
	cvta.to.global.u64 	%rd42, %rd41;
	add.s64 	%rd43, %rd13, 15360;
	cvta.to.global.u64 	%rd44, %rd43;
	add.s64 	%rd45, %rd13, 16384;
	cvta.to.global.u64 	%rd46, %rd45;
	add.s64 	%rd47, %rd13, 17408;
	cvta.to.global.u64 	%rd48, %rd47;
	add.s64 	%rd49, %rd13, 18432;
	cvta.to.global.u64 	%rd50, %rd49;
	add.s64 	%rd51, %rd13, 19456;
	cvta.to.global.u64 	%rd52, %rd51;
	ld.global.u32 	%r77, [%rd16];
	ld.global.u32 	%r78, [%rd14];
	max.u32 	%r79, %r77, %r78;
	ld.global.u32 	%r80, [%rd18];
	max.u32 	%r81, %r80, %r79;
	ld.global.u32 	%r82, [%rd20];
	max.u32 	%r83, %r82, %r81;
	ld.global.u32 	%r84, [%rd22];
	max.u32 	%r85, %r84, %r83;
	ld.global.u32 	%r86, [%rd24];
	max.u32 	%r87, %r86, %r85;
	ld.global.u32 	%r88, [%rd26];
	max.u32 	%r89, %r88, %r87;
	ld.global.u32 	%r90, [%rd28];
	max.u32 	%r91, %r90, %r89;
	ld.global.u32 	%r92, [%rd30];
	max.u32 	%r93, %r92, %r91;
	ld.global.u32 	%r94, [%rd32];
	max.u32 	%r95, %r94, %r93;
	ld.global.u32 	%r96, [%rd34];
	max.u32 	%r97, %r96, %r95;
	ld.global.u32 	%r98, [%rd36];
	max.u32 	%r99, %r98, %r97;
	ld.global.u32 	%r100, [%rd38];
	max.u32 	%r101, %r100, %r99;
	ld.global.u32 	%r102, [%rd40];
	max.u32 	%r103, %r102, %r101;
	ld.global.u32 	%r104, [%rd42];
	max.u32 	%r105, %r104, %r103;
	ld.global.u32 	%r106, [%rd44];
	max.u32 	%r107, %r106, %r105;
	ld.global.u32 	%r108, [%rd46];
	max.u32 	%r109, %r108, %r107;
	ld.global.u32 	%r110, [%rd48];
	max.u32 	%r111, %r110, %r109;
	ld.global.u32 	%r112, [%rd50];
	max.u32 	%r113, %r112, %r111;
	ld.global.u32 	%r114, [%rd52];
	max.u32 	%r13, %r114, %r113;
	add.s32 	%r342, %r3, %r1;
	add.s32 	%r115, %r342, 5120;
	setp.gt.s32	%p2, %r115, %r4;
	@%p2 bra 	BB23_3;

BB23_2:
	cvt.s64.s32	%rd53, %r342;
	add.s64 	%rd54, %rd2, %rd53;
	shl.b64 	%rd55, %rd54, 2;
	add.s64 	%rd56, %rd55, %rd1;
	cvta.to.global.u64 	%rd57, %rd56;
	add.s64 	%rd58, %rd56, 1024;
	cvta.to.global.u64 	%rd59, %rd58;
	add.s64 	%rd60, %rd56, 2048;
	cvta.to.global.u64 	%rd61, %rd60;
	add.s64 	%rd62, %rd56, 3072;
	cvta.to.global.u64 	%rd63, %rd62;
	add.s64 	%rd64, %rd56, 4096;
	cvta.to.global.u64 	%rd65, %rd64;
	add.s64 	%rd66, %rd56, 5120;
	cvta.to.global.u64 	%rd67, %rd66;
	add.s64 	%rd68, %rd56, 6144;
	cvta.to.global.u64 	%rd69, %rd68;
	add.s64 	%rd70, %rd56, 7168;
	cvta.to.global.u64 	%rd71, %rd70;
	add.s64 	%rd72, %rd56, 8192;
	cvta.to.global.u64 	%rd73, %rd72;
	add.s64 	%rd74, %rd56, 9216;
	cvta.to.global.u64 	%rd75, %rd74;
	add.s64 	%rd76, %rd56, 10240;
	cvta.to.global.u64 	%rd77, %rd76;
	add.s64 	%rd78, %rd56, 11264;
	cvta.to.global.u64 	%rd79, %rd78;
	add.s64 	%rd80, %rd56, 12288;
	cvta.to.global.u64 	%rd81, %rd80;
	add.s64 	%rd82, %rd56, 13312;
	cvta.to.global.u64 	%rd83, %rd82;
	add.s64 	%rd84, %rd56, 14336;
	cvta.to.global.u64 	%rd85, %rd84;
	add.s64 	%rd86, %rd56, 15360;
	cvta.to.global.u64 	%rd87, %rd86;
	add.s64 	%rd88, %rd56, 16384;
	cvta.to.global.u64 	%rd89, %rd88;
	add.s64 	%rd90, %rd56, 17408;
	cvta.to.global.u64 	%rd91, %rd90;
	add.s64 	%rd92, %rd56, 18432;
	cvta.to.global.u64 	%rd93, %rd92;
	add.s64 	%rd94, %rd56, 19456;
	cvta.to.global.u64 	%rd95, %rd94;
	ld.global.u32 	%r116, [%rd57];
	max.u32 	%r117, %r116, %r13;
	ld.global.u32 	%r118, [%rd59];
	max.u32 	%r119, %r118, %r117;
	ld.global.u32 	%r120, [%rd61];
	max.u32 	%r121, %r120, %r119;
	ld.global.u32 	%r122, [%rd63];
	max.u32 	%r123, %r122, %r121;
	ld.global.u32 	%r124, [%rd65];
	max.u32 	%r125, %r124, %r123;
	ld.global.u32 	%r126, [%rd67];
	max.u32 	%r127, %r126, %r125;
	ld.global.u32 	%r128, [%rd69];
	max.u32 	%r129, %r128, %r127;
	ld.global.u32 	%r130, [%rd71];
	max.u32 	%r131, %r130, %r129;
	ld.global.u32 	%r132, [%rd73];
	max.u32 	%r133, %r132, %r131;
	ld.global.u32 	%r134, [%rd75];
	max.u32 	%r135, %r134, %r133;
	ld.global.u32 	%r136, [%rd77];
	max.u32 	%r137, %r136, %r135;
	ld.global.u32 	%r138, [%rd79];
	max.u32 	%r139, %r138, %r137;
	ld.global.u32 	%r140, [%rd81];
	max.u32 	%r141, %r140, %r139;
	ld.global.u32 	%r142, [%rd83];
	max.u32 	%r143, %r142, %r141;
	ld.global.u32 	%r144, [%rd85];
	max.u32 	%r145, %r144, %r143;
	ld.global.u32 	%r146, [%rd87];
	max.u32 	%r147, %r146, %r145;
	ld.global.u32 	%r148, [%rd89];
	max.u32 	%r149, %r148, %r147;
	ld.global.u32 	%r150, [%rd91];
	max.u32 	%r151, %r150, %r149;
	ld.global.u32 	%r152, [%rd93];
	max.u32 	%r153, %r152, %r151;
	ld.global.u32 	%r154, [%rd95];
	max.u32 	%r13, %r154, %r153;
	add.s32 	%r342, %r342, %r1;
	add.s32 	%r155, %r342, 5120;
	setp.le.s32	%p3, %r155, %r4;
	@%p3 bra 	BB23_2;

BB23_3:
	setp.le.s32	%p4, %r4, %r342;
	@%p4 bra 	BB23_4;

	sub.s32 	%r14, %r4, %r342;
	setp.ge.s32	%p5, %r366, %r14;
	@%p5 bra 	BB23_6;

	add.s32 	%r157, %r4, -1;
	sub.s32 	%r158, %r157, %r366;
	sub.s32 	%r159, %r158, %r342;
	shr.u32 	%r160, %r159, 8;
	add.s32 	%r15, %r160, 1;
	and.b32  	%r16, %r15, 3;
	setp.eq.s32	%p6, %r16, 0;
	mov.u32 	%r353, 0;
	@%p6 bra 	BB23_8;

	setp.eq.s32	%p7, %r16, 1;
	@%p7 bra 	BB23_10;
	bra.uni 	BB23_11;

BB23_10:
	mov.u32 	%r346, %r366;
	bra.uni 	BB23_15;

BB23_26:
	mov.u32 	%r365, %r40;

BB23_36:
	// inline asm
	mov.u32 %r248, %laneid;
	// inline asm
	add.s32 	%r63, %r248, 2;
	add.s32 	%r64, %r248, 4;
	add.s32 	%r65, %r248, 8;
	add.s32 	%r66, %r248, 16;
	shr.s32 	%r249, %r366, 31;
	shr.u32 	%r250, %r249, 27;
	add.s32 	%r251, %r366, %r250;
	shr.s32 	%r67, %r251, 5;
	shl.b32 	%r252, %r67, 2;
	mov.u32 	%r253, _ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage;
	add.s32 	%r254, %r253, %r252;
	setp.gt.s32	%p35, %r37, 255;
	@%p35 bra 	BB23_41;
	bra.uni 	BB23_37;

BB23_41:
	mov.u32 	%r300, 1;
	mov.u32 	%r321, 31;
	mov.u32 	%r322, -1;
	// inline asm
	shfl.sync.down.b32 %r298, %r365, %r300, %r321, %r322;
	// inline asm
	add.s32 	%r323, %r248, 1;
	setp.lt.s32	%p75, %r323, 32;
	setp.lt.u32	%p76, %r365, %r298;
	and.pred  	%p77, %p76, %p75;
	selp.b32	%r304, %r298, %r365, %p77;
	mov.u32 	%r305, 2;
	// inline asm
	shfl.sync.down.b32 %r303, %r304, %r305, %r321, %r322;
	// inline asm
	setp.lt.u32	%p78, %r304, %r303;
	setp.lt.s32	%p79, %r63, 32;
	and.pred  	%p80, %p78, %p79;
	selp.b32	%r309, %r303, %r304, %p80;
	mov.u32 	%r310, 4;
	// inline asm
	shfl.sync.down.b32 %r308, %r309, %r310, %r321, %r322;
	// inline asm
	setp.lt.u32	%p81, %r309, %r308;
	setp.lt.s32	%p82, %r64, 32;
	and.pred  	%p83, %p81, %p82;
	selp.b32	%r314, %r308, %r309, %p83;
	mov.u32 	%r315, 8;
	// inline asm
	shfl.sync.down.b32 %r313, %r314, %r315, %r321, %r322;
	// inline asm
	setp.lt.u32	%p84, %r314, %r313;
	setp.lt.s32	%p85, %r65, 32;
	and.pred  	%p86, %p84, %p85;
	selp.b32	%r319, %r313, %r314, %p86;
	mov.u32 	%r320, 16;
	// inline asm
	shfl.sync.down.b32 %r318, %r319, %r320, %r321, %r322;
	// inline asm
	setp.lt.u32	%p87, %r319, %r318;
	setp.lt.s32	%p88, %r66, 32;
	and.pred  	%p89, %p87, %p88;
	selp.b32	%r367, %r318, %r319, %p89;
	setp.ne.s32	%p90, %r248, 0;
	@%p90 bra 	BB23_43;

	add.s32 	%r339, %r254, 8;
	st.shared.u32 	[%r339], %r367;

BB23_43:
	bar.sync 	0;
	setp.ne.s32	%p91, %r366, 0;
	@%p91 bra 	BB23_46;

	ld.shared.u32 	%r325, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+12];
	max.u32 	%r326, %r325, %r367;
	ld.shared.u32 	%r327, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+16];
	max.u32 	%r328, %r327, %r326;
	ld.shared.u32 	%r329, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+20];
	max.u32 	%r330, %r329, %r328;
	ld.shared.u32 	%r331, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+24];
	max.u32 	%r332, %r331, %r330;
	ld.shared.u32 	%r333, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+28];
	max.u32 	%r334, %r333, %r332;
	ld.shared.u32 	%r335, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+32];
	max.u32 	%r336, %r335, %r334;
	ld.shared.u32 	%r337, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+36];
	max.u32 	%r367, %r337, %r336;
	bra.uni 	BB23_45;

BB23_4:
	mov.u32 	%r353, %r13;
	bra.uni 	BB23_19;

BB23_37:
	shl.b32 	%r280, %r67, 5;
	add.s32 	%r281, %r280, 32;
	setp.gt.s32	%p36, %r281, %r37;
	add.s32 	%r282, %r37, -1;
	mov.u32 	%r279, -1;
	sub.s32 	%r283, %r282, %r280;
	selp.b32	%r278, %r283, 31, %p36;
	mov.u32 	%r257, 1;
	// inline asm
	shfl.sync.down.b32 %r255, %r365, %r257, %r278, %r279;
	// inline asm
	setp.lt.s32	%p37, %r248, %r278;
	setp.lt.u32	%p38, %r365, %r255;
	and.pred  	%p39, %p38, %p37;
	selp.b32	%r261, %r255, %r365, %p39;
	mov.u32 	%r262, 2;
	// inline asm
	shfl.sync.down.b32 %r260, %r261, %r262, %r278, %r279;
	// inline asm
	setp.lt.u32	%p40, %r261, %r260;
	setp.le.s32	%p41, %r63, %r278;
	and.pred  	%p42, %p40, %p41;
	selp.b32	%r266, %r260, %r261, %p42;
	mov.u32 	%r267, 4;
	// inline asm
	shfl.sync.down.b32 %r265, %r266, %r267, %r278, %r279;
	// inline asm
	setp.lt.u32	%p43, %r266, %r265;
	setp.le.s32	%p44, %r64, %r278;
	and.pred  	%p45, %p43, %p44;
	selp.b32	%r271, %r265, %r266, %p45;
	mov.u32 	%r272, 8;
	// inline asm
	shfl.sync.down.b32 %r270, %r271, %r272, %r278, %r279;
	// inline asm
	setp.lt.u32	%p46, %r271, %r270;
	setp.le.s32	%p47, %r65, %r278;
	and.pred  	%p48, %p46, %p47;
	selp.b32	%r276, %r270, %r271, %p48;
	mov.u32 	%r277, 16;
	// inline asm
	shfl.sync.down.b32 %r275, %r276, %r277, %r278, %r279;
	// inline asm
	setp.lt.u32	%p49, %r276, %r275;
	setp.le.s32	%p50, %r66, %r278;
	and.pred  	%p51, %p49, %p50;
	selp.b32	%r367, %r275, %r276, %p51;
	setp.ne.s32	%p52, %r248, 0;
	@%p52 bra 	BB23_39;

	add.s32 	%r338, %r254, 8;
	st.shared.u32 	[%r338], %r367;

BB23_39:
	bar.sync 	0;
	setp.ne.s32	%p53, %r366, 0;
	@%p53 bra 	BB23_46;

	setp.gt.s32	%p54, %r37, 32;
	ld.shared.u32 	%r285, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+12];
	setp.lt.u32	%p55, %r367, %r285;
	and.pred  	%p56, %p55, %p54;
	selp.b32	%r286, %r285, %r367, %p56;
	ld.shared.u32 	%r287, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+16];
	setp.lt.u32	%p57, %r286, %r287;
	setp.gt.s32	%p58, %r37, 64;
	and.pred  	%p59, %p57, %p58;
	selp.b32	%r288, %r287, %r286, %p59;
	ld.shared.u32 	%r289, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+20];
	setp.lt.u32	%p60, %r288, %r289;
	setp.gt.s32	%p61, %r37, 96;
	and.pred  	%p62, %p60, %p61;
	selp.b32	%r290, %r289, %r288, %p62;
	ld.shared.u32 	%r291, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+24];
	setp.lt.u32	%p63, %r290, %r291;
	setp.gt.s32	%p64, %r37, 128;
	and.pred  	%p65, %p63, %p64;
	selp.b32	%r292, %r291, %r290, %p65;
	ld.shared.u32 	%r293, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+28];
	setp.lt.u32	%p66, %r292, %r293;
	setp.gt.s32	%p67, %r37, 160;
	and.pred  	%p68, %p66, %p67;
	selp.b32	%r294, %r293, %r292, %p68;
	ld.shared.u32 	%r295, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+32];
	setp.lt.u32	%p69, %r294, %r295;
	setp.gt.s32	%p70, %r37, 192;
	and.pred  	%p71, %p69, %p70;
	selp.b32	%r296, %r295, %r294, %p71;
	ld.shared.u32 	%r297, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+36];
	setp.lt.u32	%p72, %r296, %r297;
	setp.gt.s32	%p73, %r37, 224;
	and.pred  	%p74, %p72, %p73;
	selp.b32	%r367, %r297, %r296, %p74;
	bra.uni 	BB23_45;

BB23_6:
	mov.u32 	%r353, %r13;
	bra.uni 	BB23_19;

BB23_8:
	mov.u32 	%r351, %r366;
	bra.uni 	BB23_16;

BB23_11:
	setp.eq.s32	%p8, %r16, 2;
	@%p8 bra 	BB23_12;
	bra.uni 	BB23_13;

BB23_12:
	mov.u32 	%r344, %r366;
	bra.uni 	BB23_14;

BB23_13:
	add.s32 	%r161, %r366, %r342;
	mul.wide.s32 	%rd96, %r161, 4;
	add.s64 	%rd97, %rd1, %rd96;
	cvta.to.global.u64 	%rd98, %rd97;
	ld.global.u32 	%r162, [%rd98];
	max.u32 	%r13, %r162, %r13;
	add.s32 	%r344, %r366, 256;

BB23_14:
	add.s32 	%r163, %r344, %r342;
	mul.wide.s32 	%rd99, %r163, 4;
	add.s64 	%rd100, %rd1, %rd99;
	cvta.to.global.u64 	%rd101, %rd100;
	ld.global.u32 	%r164, [%rd101];
	max.u32 	%r13, %r164, %r13;
	add.s32 	%r346, %r344, 256;

BB23_15:
	add.s32 	%r165, %r346, %r342;
	mul.wide.s32 	%rd102, %r165, 4;
	add.s64 	%rd103, %rd1, %rd102;
	cvta.to.global.u64 	%rd104, %rd103;
	ld.global.u32 	%r166, [%rd104];
	max.u32 	%r13, %r166, %r13;
	add.s32 	%r351, %r346, 256;
	mov.u32 	%r353, %r13;

BB23_16:
	setp.lt.u32	%p9, %r15, 4;
	@%p9 bra 	BB23_19;

	add.s32 	%r167, %r351, %r342;
	mul.wide.s32 	%rd105, %r167, 4;
	add.s64 	%rd136, %rd1, %rd105;
	mov.u32 	%r353, %r13;

BB23_18:
	cvta.to.global.u64 	%rd106, %rd136;
	ld.global.u32 	%r168, [%rd106];
	max.u32 	%r169, %r168, %r353;
	add.s64 	%rd107, %rd136, 1024;
	cvta.to.global.u64 	%rd108, %rd107;
	ld.global.u32 	%r170, [%rd108];
	max.u32 	%r171, %r170, %r169;
	add.s64 	%rd109, %rd136, 2048;
	cvta.to.global.u64 	%rd110, %rd109;
	ld.global.u32 	%r172, [%rd110];
	max.u32 	%r173, %r172, %r171;
	add.s64 	%rd111, %rd136, 3072;
	cvta.to.global.u64 	%rd112, %rd111;
	ld.global.u32 	%r174, [%rd112];
	max.u32 	%r353, %r174, %r173;
	add.s64 	%rd136, %rd136, 4096;
	add.s32 	%r351, %r351, 1024;
	setp.lt.s32	%p10, %r351, %r14;
	@%p10 bra 	BB23_18;

BB23_19:
	// inline asm
	mov.u32 %r175, %laneid;
	// inline asm
	mov.u32 	%r178, 1;
	mov.u32 	%r199, 31;
	mov.u32 	%r200, -1;
	// inline asm
	shfl.sync.down.b32 %r176, %r353, %r178, %r199, %r200;
	// inline asm
	add.s32 	%r201, %r175, 1;
	setp.lt.s32	%p11, %r201, 32;
	setp.lt.u32	%p12, %r353, %r176;
	and.pred  	%p13, %p12, %p11;
	selp.b32	%r182, %r176, %r353, %p13;
	mov.u32 	%r183, 2;
	// inline asm
	shfl.sync.down.b32 %r181, %r182, %r183, %r199, %r200;
	// inline asm
	add.s32 	%r202, %r175, 2;
	setp.lt.s32	%p14, %r202, 32;
	setp.lt.u32	%p15, %r182, %r181;
	and.pred  	%p16, %p15, %p14;
	selp.b32	%r187, %r181, %r182, %p16;
	mov.u32 	%r188, 4;
	// inline asm
	shfl.sync.down.b32 %r186, %r187, %r188, %r199, %r200;
	// inline asm
	add.s32 	%r203, %r175, 4;
	setp.lt.s32	%p17, %r203, 32;
	setp.lt.u32	%p18, %r187, %r186;
	and.pred  	%p19, %p18, %p17;
	selp.b32	%r192, %r186, %r187, %p19;
	mov.u32 	%r193, 8;
	// inline asm
	shfl.sync.down.b32 %r191, %r192, %r193, %r199, %r200;
	// inline asm
	add.s32 	%r204, %r175, 8;
	setp.lt.s32	%p20, %r204, 32;
	setp.lt.u32	%p21, %r192, %r191;
	and.pred  	%p22, %p21, %p20;
	selp.b32	%r197, %r191, %r192, %p22;
	mov.u32 	%r198, 16;
	// inline asm
	shfl.sync.down.b32 %r196, %r197, %r198, %r199, %r200;
	// inline asm
	add.s32 	%r205, %r175, 16;
	setp.lt.s32	%p23, %r205, 32;
	setp.lt.u32	%p24, %r197, %r196;
	and.pred  	%p25, %p24, %p23;
	selp.b32	%r367, %r196, %r197, %p25;
	setp.ne.s32	%p26, %r175, 0;
	@%p26 bra 	BB23_21;

	shr.s32 	%r206, %r366, 31;
	shr.u32 	%r207, %r206, 27;
	add.s32 	%r208, %r366, %r207;
	shr.s32 	%r209, %r208, 5;
	shl.b32 	%r210, %r209, 2;
	mov.u32 	%r211, _ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage;
	add.s32 	%r212, %r211, %r210;
	st.shared.u32 	[%r212+8], %r367;

BB23_21:
	bar.sync 	0;
	setp.ne.s32	%p27, %r366, 0;
	@%p27 bra 	BB23_46;

	ld.shared.u32 	%r214, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+12];
	max.u32 	%r215, %r214, %r367;
	ld.shared.u32 	%r216, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+16];
	max.u32 	%r217, %r216, %r215;
	ld.shared.u32 	%r218, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+20];
	max.u32 	%r219, %r218, %r217;
	ld.shared.u32 	%r220, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+24];
	max.u32 	%r221, %r220, %r219;
	ld.shared.u32 	%r222, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+28];
	max.u32 	%r223, %r222, %r221;
	ld.shared.u32 	%r224, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+32];
	max.u32 	%r225, %r224, %r223;
	ld.shared.u32 	%r226, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+36];
	max.u32 	%r367, %r226, %r225;

BB23_45:
	mov.u32 	%r366, 0;

BB23_46:
	setp.ne.s32	%p92, %r366, 0;
	@%p92 bra 	BB23_48;

	cvta.to.global.u64 	%rd133, %rd9;
	mul.wide.u32 	%rd134, %r2, 4;
	add.s64 	%rd135, %rd133, %rd134;
	st.global.u32 	[%rd135], %r367;

BB23_48:
	ret;
}

	// .weak	_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4_
.weak .entry _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4_(
	.param .u64 _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4__param_0,
	.param .u64 _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4__param_1,
	.param .u32 _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4__param_2,
	.param .align 1 .b8 _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4__param_3[1],
	.param .u32 _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4__param_4
)
.maxntid 256, 1, 1
.minnctapersm 1
{
	.reg .pred 	%p<187>;
	.reg .b32 	%r<731>;
	.reg .b64 	%rd<170>;


	ld.param.u64 	%rd20, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4__param_0];
	ld.param.u64 	%rd21, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4__param_1];
	ld.param.u32 	%r136, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4__param_2];
	ld.param.u32 	%r137, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4__param_4];
	cvta.to.global.u64 	%rd1, %rd21;
	mov.u32 	%r729, %tid.x;
	setp.eq.s32	%p1, %r136, 0;
	@%p1 bra 	BB24_99;

	and.b64  	%rd22, %rd20, 15;
	setp.eq.s64	%p2, %rd22, 0;
	@%p2 bra 	BB24_49;

	setp.lt.s32	%p3, %r136, 5120;
	@%p3 bra 	BB24_27;
	bra.uni 	BB24_3;

BB24_27:
	setp.ge.s32	%p30, %r729, %r136;
	mov.u32 	%r36, %r729;
	@%p30 bra 	BB24_29;

	mul.wide.s32 	%rd96, %r729, 4;
	add.s64 	%rd95, %rd20, %rd96;
	// inline asm
	ld.global.nc.u32 %r35, [%rd95];
	// inline asm
	add.s32 	%r36, %r729, 256;

BB24_29:
	setp.ge.s32	%p31, %r36, %r136;
	@%p31 bra 	BB24_30;

	add.s32 	%r310, %r136, -1;
	sub.s32 	%r311, %r310, %r36;
	shr.u32 	%r312, %r311, 8;
	add.s32 	%r37, %r312, 1;
	and.b32  	%r38, %r37, 3;
	setp.eq.s32	%p32, %r38, 0;
	mov.u32 	%r702, 0;
	@%p32 bra 	BB24_37;

	setp.eq.s32	%p33, %r38, 1;
	@%p33 bra 	BB24_36;

	setp.eq.s32	%p34, %r38, 2;
	@%p34 bra 	BB24_35;

	mul.wide.s32 	%rd98, %r36, 4;
	add.s64 	%rd97, %rd20, %rd98;
	// inline asm
	ld.global.nc.u32 %r313, [%rd97];
	// inline asm
	max.u32 	%r35, %r313, %r35;
	add.s32 	%r36, %r36, 256;

BB24_35:
	mul.wide.s32 	%rd100, %r36, 4;
	add.s64 	%rd99, %rd20, %rd100;
	// inline asm
	ld.global.nc.u32 %r314, [%rd99];
	// inline asm
	max.u32 	%r35, %r314, %r35;
	add.s32 	%r36, %r36, 256;

BB24_36:
	mul.wide.s32 	%rd102, %r36, 4;
	add.s64 	%rd101, %rd20, %rd102;
	// inline asm
	ld.global.nc.u32 %r315, [%rd101];
	// inline asm
	max.u32 	%r35, %r315, %r35;
	add.s32 	%r36, %r36, 256;
	mov.u32 	%r702, %r35;

BB24_37:
	setp.lt.u32	%p35, %r37, 4;
	@%p35 bra 	BB24_40;

	mul.wide.s32 	%rd103, %r36, 4;
	add.s64 	%rd166, %rd20, %rd103;
	mov.u32 	%r702, %r35;

BB24_39:
	// inline asm
	ld.global.nc.u32 %r316, [%rd166];
	// inline asm
	max.u32 	%r320, %r316, %r702;
	add.s64 	%rd105, %rd166, 1024;
	// inline asm
	ld.global.nc.u32 %r317, [%rd105];
	// inline asm
	max.u32 	%r321, %r317, %r320;
	add.s64 	%rd106, %rd166, 2048;
	// inline asm
	ld.global.nc.u32 %r318, [%rd106];
	// inline asm
	max.u32 	%r322, %r318, %r321;
	add.s64 	%rd107, %rd166, 3072;
	// inline asm
	ld.global.nc.u32 %r319, [%rd107];
	// inline asm
	max.u32 	%r702, %r319, %r322;
	add.s64 	%rd166, %rd166, 4096;
	add.s32 	%r36, %r36, 1024;
	setp.lt.s32	%p36, %r36, %r136;
	@%p36 bra 	BB24_39;
	bra.uni 	BB24_40;

BB24_99:
	setp.ne.s32	%p186, %r729, 0;
	@%p186 bra 	BB24_101;

	st.global.u32 	[%rd1], %r137;
	bra.uni 	BB24_101;

BB24_49:
	setp.lt.s32	%p94, %r136, 5120;
	@%p94 bra 	BB24_74;
	bra.uni 	BB24_50;

BB24_74:
	setp.ge.s32	%p121, %r729, %r136;
	mov.u32 	%r102, %r729;
	@%p121 bra 	BB24_76;

	mul.wide.s32 	%rd152, %r729, 4;
	add.s64 	%rd151, %rd20, %rd152;
	// inline asm
	ld.global.nc.u32 %r101, [%rd151];
	// inline asm
	add.s32 	%r102, %r729, 256;

BB24_76:
	setp.ge.s32	%p122, %r102, %r136;
	@%p122 bra 	BB24_77;

	add.s32 	%r569, %r136, -1;
	sub.s32 	%r570, %r569, %r102;
	shr.u32 	%r571, %r570, 8;
	add.s32 	%r103, %r571, 1;
	and.b32  	%r104, %r103, 3;
	setp.eq.s32	%p123, %r104, 0;
	mov.u32 	%r728, 0;
	@%p123 bra 	BB24_84;

	setp.eq.s32	%p124, %r104, 1;
	@%p124 bra 	BB24_83;

	setp.eq.s32	%p125, %r104, 2;
	@%p125 bra 	BB24_82;

	mul.wide.s32 	%rd154, %r102, 4;
	add.s64 	%rd153, %rd20, %rd154;
	// inline asm
	ld.global.nc.u32 %r572, [%rd153];
	// inline asm
	max.u32 	%r101, %r572, %r101;
	add.s32 	%r102, %r102, 256;

BB24_82:
	mul.wide.s32 	%rd156, %r102, 4;
	add.s64 	%rd155, %rd20, %rd156;
	// inline asm
	ld.global.nc.u32 %r573, [%rd155];
	// inline asm
	max.u32 	%r101, %r573, %r101;
	add.s32 	%r102, %r102, 256;

BB24_83:
	mul.wide.s32 	%rd158, %r102, 4;
	add.s64 	%rd157, %rd20, %rd158;
	// inline asm
	ld.global.nc.u32 %r574, [%rd157];
	// inline asm
	max.u32 	%r101, %r574, %r101;
	add.s32 	%r102, %r102, 256;
	mov.u32 	%r728, %r101;

BB24_84:
	setp.lt.u32	%p126, %r103, 4;
	@%p126 bra 	BB24_87;

	mul.wide.s32 	%rd159, %r102, 4;
	add.s64 	%rd169, %rd20, %rd159;
	mov.u32 	%r728, %r101;

BB24_86:
	// inline asm
	ld.global.nc.u32 %r575, [%rd169];
	// inline asm
	max.u32 	%r579, %r575, %r728;
	add.s64 	%rd161, %rd169, 1024;
	// inline asm
	ld.global.nc.u32 %r576, [%rd161];
	// inline asm
	max.u32 	%r580, %r576, %r579;
	add.s64 	%rd162, %rd169, 2048;
	// inline asm
	ld.global.nc.u32 %r577, [%rd162];
	// inline asm
	max.u32 	%r581, %r577, %r580;
	add.s64 	%rd163, %rd169, 3072;
	// inline asm
	ld.global.nc.u32 %r578, [%rd163];
	// inline asm
	max.u32 	%r728, %r578, %r581;
	add.s64 	%rd169, %rd169, 4096;
	add.s32 	%r102, %r102, 1024;
	setp.lt.s32	%p127, %r102, %r136;
	@%p127 bra 	BB24_86;
	bra.uni 	BB24_87;

BB24_3:
	mul.wide.s32 	%rd43, %r729, 4;
	add.s64 	%rd164, %rd20, %rd43;
	// inline asm
	ld.global.nc.u32 %r138, [%rd164];
	// inline asm
	add.s32 	%r2, %r729, 256;
	mul.wide.s32 	%rd44, %r2, 4;
	add.s64 	%rd24, %rd20, %rd44;
	// inline asm
	ld.global.nc.u32 %r139, [%rd24];
	// inline asm
	add.s32 	%r159, %r729, 512;
	mul.wide.s32 	%rd45, %r159, 4;
	add.s64 	%rd25, %rd20, %rd45;
	// inline asm
	ld.global.nc.u32 %r140, [%rd25];
	// inline asm
	add.s32 	%r160, %r729, 768;
	mul.wide.s32 	%rd46, %r160, 4;
	add.s64 	%rd26, %rd20, %rd46;
	// inline asm
	ld.global.nc.u32 %r141, [%rd26];
	// inline asm
	add.s32 	%r161, %r729, 1024;
	mul.wide.s32 	%rd47, %r161, 4;
	add.s64 	%rd27, %rd20, %rd47;
	// inline asm
	ld.global.nc.u32 %r142, [%rd27];
	// inline asm
	add.s32 	%r162, %r729, 1280;
	mul.wide.s32 	%rd48, %r162, 4;
	add.s64 	%rd28, %rd20, %rd48;
	// inline asm
	ld.global.nc.u32 %r143, [%rd28];
	// inline asm
	add.s32 	%r163, %r729, 1536;
	mul.wide.s32 	%rd49, %r163, 4;
	add.s64 	%rd29, %rd20, %rd49;
	// inline asm
	ld.global.nc.u32 %r144, [%rd29];
	// inline asm
	add.s32 	%r164, %r729, 1792;
	mul.wide.s32 	%rd50, %r164, 4;
	add.s64 	%rd30, %rd20, %rd50;
	// inline asm
	ld.global.nc.u32 %r145, [%rd30];
	// inline asm
	add.s32 	%r165, %r729, 2048;
	mul.wide.s32 	%rd51, %r165, 4;
	add.s64 	%rd31, %rd20, %rd51;
	// inline asm
	ld.global.nc.u32 %r146, [%rd31];
	// inline asm
	add.s32 	%r166, %r729, 2304;
	mul.wide.s32 	%rd52, %r166, 4;
	add.s64 	%rd32, %rd20, %rd52;
	// inline asm
	ld.global.nc.u32 %r147, [%rd32];
	// inline asm
	add.s32 	%r167, %r729, 2560;
	mul.wide.s32 	%rd53, %r167, 4;
	add.s64 	%rd33, %rd20, %rd53;
	// inline asm
	ld.global.nc.u32 %r148, [%rd33];
	// inline asm
	add.s32 	%r168, %r729, 2816;
	mul.wide.s32 	%rd54, %r168, 4;
	add.s64 	%rd34, %rd20, %rd54;
	// inline asm
	ld.global.nc.u32 %r149, [%rd34];
	// inline asm
	add.s32 	%r169, %r729, 3072;
	mul.wide.s32 	%rd55, %r169, 4;
	add.s64 	%rd35, %rd20, %rd55;
	// inline asm
	ld.global.nc.u32 %r150, [%rd35];
	// inline asm
	add.s32 	%r170, %r729, 3328;
	mul.wide.s32 	%rd56, %r170, 4;
	add.s64 	%rd36, %rd20, %rd56;
	// inline asm
	ld.global.nc.u32 %r151, [%rd36];
	// inline asm
	add.s32 	%r171, %r729, 3584;
	mul.wide.s32 	%rd57, %r171, 4;
	add.s64 	%rd37, %rd20, %rd57;
	// inline asm
	ld.global.nc.u32 %r152, [%rd37];
	// inline asm
	add.s32 	%r172, %r729, 3840;
	mul.wide.s32 	%rd58, %r172, 4;
	add.s64 	%rd38, %rd20, %rd58;
	// inline asm
	ld.global.nc.u32 %r153, [%rd38];
	// inline asm
	add.s32 	%r173, %r729, 4096;
	mul.wide.s32 	%rd59, %r173, 4;
	add.s64 	%rd39, %rd20, %rd59;
	// inline asm
	ld.global.nc.u32 %r154, [%rd39];
	// inline asm
	add.s32 	%r174, %r729, 4352;
	mul.wide.s32 	%rd60, %r174, 4;
	add.s64 	%rd40, %rd20, %rd60;
	// inline asm
	ld.global.nc.u32 %r155, [%rd40];
	// inline asm
	add.s32 	%r175, %r729, 4608;
	mul.wide.s32 	%rd61, %r175, 4;
	add.s64 	%rd41, %rd20, %rd61;
	// inline asm
	ld.global.nc.u32 %r156, [%rd41];
	// inline asm
	add.s32 	%r176, %r729, 4864;
	mul.wide.s32 	%rd62, %r176, 4;
	add.s64 	%rd42, %rd20, %rd62;
	// inline asm
	ld.global.nc.u32 %r157, [%rd42];
	// inline asm
	max.u32 	%r177, %r139, %r138;
	max.u32 	%r178, %r140, %r177;
	max.u32 	%r179, %r141, %r178;
	max.u32 	%r180, %r142, %r179;
	max.u32 	%r181, %r143, %r180;
	max.u32 	%r182, %r144, %r181;
	max.u32 	%r183, %r145, %r182;
	max.u32 	%r184, %r146, %r183;
	max.u32 	%r185, %r147, %r184;
	max.u32 	%r186, %r148, %r185;
	max.u32 	%r187, %r149, %r186;
	max.u32 	%r188, %r150, %r187;
	max.u32 	%r189, %r151, %r188;
	max.u32 	%r190, %r152, %r189;
	max.u32 	%r191, %r153, %r190;
	max.u32 	%r192, %r154, %r191;
	max.u32 	%r193, %r155, %r192;
	max.u32 	%r194, %r156, %r193;
	max.u32 	%r10, %r157, %r194;
	setp.lt.s32	%p4, %r136, 10240;
	mov.u32 	%r9, 5120;
	@%p4 bra 	BB24_7;

	mov.u32 	%r677, 0;

BB24_5:
	add.s64 	%rd4, %rd164, 20480;
	// inline asm
	ld.global.nc.u32 %r196, [%rd4];
	// inline asm
	add.s64 	%rd65, %rd164, 21504;
	// inline asm
	ld.global.nc.u32 %r197, [%rd65];
	// inline asm
	add.s64 	%rd66, %rd164, 22528;
	// inline asm
	ld.global.nc.u32 %r198, [%rd66];
	// inline asm
	add.s64 	%rd67, %rd164, 23552;
	// inline asm
	ld.global.nc.u32 %r199, [%rd67];
	// inline asm
	add.s64 	%rd68, %rd164, 24576;
	// inline asm
	ld.global.nc.u32 %r200, [%rd68];
	// inline asm
	add.s64 	%rd69, %rd164, 25600;
	// inline asm
	ld.global.nc.u32 %r201, [%rd69];
	// inline asm
	add.s64 	%rd70, %rd164, 26624;
	// inline asm
	ld.global.nc.u32 %r202, [%rd70];
	// inline asm
	add.s64 	%rd71, %rd164, 27648;
	// inline asm
	ld.global.nc.u32 %r203, [%rd71];
	// inline asm
	add.s64 	%rd72, %rd164, 28672;
	// inline asm
	ld.global.nc.u32 %r204, [%rd72];
	// inline asm
	add.s64 	%rd73, %rd164, 29696;
	// inline asm
	ld.global.nc.u32 %r205, [%rd73];
	// inline asm
	add.s64 	%rd74, %rd164, 30720;
	// inline asm
	ld.global.nc.u32 %r206, [%rd74];
	// inline asm
	add.s64 	%rd75, %rd164, 31744;
	// inline asm
	ld.global.nc.u32 %r207, [%rd75];
	// inline asm
	add.s64 	%rd76, %rd164, 32768;
	// inline asm
	ld.global.nc.u32 %r208, [%rd76];
	// inline asm
	add.s64 	%rd77, %rd164, 33792;
	// inline asm
	ld.global.nc.u32 %r209, [%rd77];
	// inline asm
	add.s64 	%rd78, %rd164, 34816;
	// inline asm
	ld.global.nc.u32 %r210, [%rd78];
	// inline asm
	add.s64 	%rd79, %rd164, 35840;
	// inline asm
	ld.global.nc.u32 %r211, [%rd79];
	// inline asm
	add.s64 	%rd80, %rd164, 36864;
	// inline asm
	ld.global.nc.u32 %r212, [%rd80];
	// inline asm
	add.s64 	%rd81, %rd164, 37888;
	// inline asm
	ld.global.nc.u32 %r213, [%rd81];
	// inline asm
	add.s64 	%rd82, %rd164, 38912;
	// inline asm
	ld.global.nc.u32 %r214, [%rd82];
	// inline asm
	add.s64 	%rd83, %rd164, 39936;
	// inline asm
	ld.global.nc.u32 %r215, [%rd83];
	// inline asm
	max.u32 	%r216, %r196, %r10;
	max.u32 	%r217, %r197, %r216;
	max.u32 	%r218, %r198, %r217;
	max.u32 	%r219, %r199, %r218;
	max.u32 	%r220, %r200, %r219;
	max.u32 	%r221, %r201, %r220;
	max.u32 	%r222, %r202, %r221;
	max.u32 	%r223, %r203, %r222;
	max.u32 	%r224, %r204, %r223;
	max.u32 	%r225, %r205, %r224;
	max.u32 	%r226, %r206, %r225;
	max.u32 	%r227, %r207, %r226;
	max.u32 	%r228, %r208, %r227;
	max.u32 	%r229, %r209, %r228;
	max.u32 	%r230, %r210, %r229;
	max.u32 	%r231, %r211, %r230;
	max.u32 	%r232, %r212, %r231;
	max.u32 	%r233, %r213, %r232;
	max.u32 	%r234, %r214, %r233;
	max.u32 	%r10, %r215, %r234;
	add.s32 	%r7, %r677, 5120;
	add.s32 	%r235, %r677, 15360;
	setp.le.s32	%p5, %r235, %r136;
	mov.u64 	%rd164, %rd4;
	mov.u32 	%r677, %r7;
	@%p5 bra 	BB24_5;

	add.s32 	%r9, %r7, 5120;

BB24_7:
	setp.ge.s32	%p6, %r9, %r136;
	@%p6 bra 	BB24_8;

	sub.s32 	%r11, %r136, %r9;
	setp.ge.s32	%p7, %r729, %r11;
	@%p7 bra 	BB24_10;

	add.s32 	%r237, %r136, -1;
	sub.s32 	%r238, %r237, %r729;
	sub.s32 	%r239, %r238, %r9;
	shr.u32 	%r240, %r239, 8;
	add.s32 	%r12, %r240, 1;
	and.b32  	%r13, %r12, 3;
	setp.eq.s32	%p8, %r13, 0;
	mov.u32 	%r690, 0;
	@%p8 bra 	BB24_12;

	setp.eq.s32	%p9, %r13, 1;
	@%p9 bra 	BB24_14;
	bra.uni 	BB24_15;

BB24_14:
	mov.u32 	%r683, %r729;
	bra.uni 	BB24_19;

BB24_50:
	shl.b32 	%r414, %r729, 2;
	mul.wide.u32 	%rd123, %r414, 4;
	add.s64 	%rd167, %rd20, %rd123;
	// inline asm
	ld.global.nc.v2.u64 {%rd108, %rd109}, [%rd167];
	// inline asm
	mov.b64	{%r415, %r416}, %rd108;
	mov.b64	{%r417, %r418}, %rd109;
	add.s64 	%rd113, %rd167, 4096;
	// inline asm
	ld.global.nc.v2.u64 {%rd111, %rd112}, [%rd113];
	// inline asm
	mov.b64	{%r419, %r420}, %rd111;
	mov.b64	{%r421, %r422}, %rd112;
	add.s64 	%rd116, %rd167, 8192;
	// inline asm
	ld.global.nc.v2.u64 {%rd114, %rd115}, [%rd116];
	// inline asm
	mov.b64	{%r423, %r424}, %rd114;
	mov.b64	{%r425, %r426}, %rd115;
	add.s64 	%rd119, %rd167, 12288;
	// inline asm
	ld.global.nc.v2.u64 {%rd117, %rd118}, [%rd119];
	// inline asm
	mov.b64	{%r427, %r428}, %rd117;
	mov.b64	{%r429, %r430}, %rd118;
	add.s64 	%rd122, %rd167, 16384;
	// inline asm
	ld.global.nc.v2.u64 {%rd120, %rd121}, [%rd122];
	// inline asm
	mov.b64	{%r431, %r432}, %rd120;
	mov.b64	{%r433, %r434}, %rd121;
	max.u32 	%r435, %r416, %r415;
	max.u32 	%r436, %r417, %r435;
	max.u32 	%r437, %r418, %r436;
	max.u32 	%r438, %r419, %r437;
	max.u32 	%r439, %r420, %r438;
	max.u32 	%r440, %r421, %r439;
	max.u32 	%r441, %r422, %r440;
	max.u32 	%r442, %r423, %r441;
	max.u32 	%r443, %r424, %r442;
	max.u32 	%r444, %r425, %r443;
	max.u32 	%r445, %r426, %r444;
	max.u32 	%r446, %r427, %r445;
	max.u32 	%r447, %r428, %r446;
	max.u32 	%r448, %r429, %r447;
	max.u32 	%r449, %r430, %r448;
	max.u32 	%r450, %r431, %r449;
	max.u32 	%r451, %r432, %r450;
	max.u32 	%r452, %r433, %r451;
	max.u32 	%r75, %r434, %r452;
	setp.lt.s32	%p95, %r136, 10240;
	mov.u32 	%r74, 5120;
	@%p95 bra 	BB24_54;

	mov.u32 	%r703, 0;

BB24_52:
	add.s64 	%rd13, %rd167, 20480;
	// inline asm
	ld.global.nc.v2.u64 {%rd125, %rd126}, [%rd13];
	// inline asm
	mov.b64	{%r455, %r456}, %rd125;
	mov.b64	{%r457, %r458}, %rd126;
	add.s64 	%rd130, %rd167, 24576;
	// inline asm
	ld.global.nc.v2.u64 {%rd128, %rd129}, [%rd130];
	// inline asm
	mov.b64	{%r459, %r460}, %rd128;
	mov.b64	{%r461, %r462}, %rd129;
	add.s64 	%rd133, %rd167, 28672;
	// inline asm
	ld.global.nc.v2.u64 {%rd131, %rd132}, [%rd133];
	// inline asm
	mov.b64	{%r463, %r464}, %rd131;
	mov.b64	{%r465, %r466}, %rd132;
	add.s64 	%rd136, %rd167, 32768;
	// inline asm
	ld.global.nc.v2.u64 {%rd134, %rd135}, [%rd136];
	// inline asm
	mov.b64	{%r467, %r468}, %rd134;
	mov.b64	{%r469, %r470}, %rd135;
	add.s64 	%rd139, %rd167, 36864;
	// inline asm
	ld.global.nc.v2.u64 {%rd137, %rd138}, [%rd139];
	// inline asm
	mov.b64	{%r471, %r472}, %rd137;
	mov.b64	{%r473, %r474}, %rd138;
	max.u32 	%r475, %r455, %r75;
	max.u32 	%r476, %r456, %r475;
	max.u32 	%r477, %r457, %r476;
	max.u32 	%r478, %r458, %r477;
	max.u32 	%r479, %r459, %r478;
	max.u32 	%r480, %r460, %r479;
	max.u32 	%r481, %r461, %r480;
	max.u32 	%r482, %r462, %r481;
	max.u32 	%r483, %r463, %r482;
	max.u32 	%r484, %r464, %r483;
	max.u32 	%r485, %r465, %r484;
	max.u32 	%r486, %r466, %r485;
	max.u32 	%r487, %r467, %r486;
	max.u32 	%r488, %r468, %r487;
	max.u32 	%r489, %r469, %r488;
	max.u32 	%r490, %r470, %r489;
	max.u32 	%r491, %r471, %r490;
	max.u32 	%r492, %r472, %r491;
	max.u32 	%r493, %r473, %r492;
	max.u32 	%r75, %r474, %r493;
	add.s32 	%r72, %r703, 5120;
	add.s32 	%r494, %r703, 15360;
	setp.le.s32	%p96, %r494, %r136;
	mov.u64 	%rd167, %rd13;
	mov.u32 	%r703, %r72;
	@%p96 bra 	BB24_52;

	add.s32 	%r74, %r72, 5120;

BB24_54:
	setp.ge.s32	%p97, %r74, %r136;
	@%p97 bra 	BB24_55;

	sub.s32 	%r76, %r136, %r74;
	setp.ge.s32	%p98, %r729, %r76;
	@%p98 bra 	BB24_57;

	add.s32 	%r496, %r136, -1;
	sub.s32 	%r497, %r496, %r729;
	sub.s32 	%r498, %r497, %r74;
	shr.u32 	%r499, %r498, 8;
	add.s32 	%r77, %r499, 1;
	and.b32  	%r78, %r77, 3;
	setp.eq.s32	%p99, %r78, 0;
	mov.u32 	%r716, 0;
	@%p99 bra 	BB24_59;

	setp.eq.s32	%p100, %r78, 1;
	@%p100 bra 	BB24_61;
	bra.uni 	BB24_62;

BB24_61:
	mov.u32 	%r709, %r729;
	bra.uni 	BB24_66;

BB24_30:
	mov.u32 	%r702, %r35;

BB24_40:
	// inline asm
	mov.u32 %r323, %laneid;
	// inline asm
	add.s32 	%r58, %r323, 2;
	add.s32 	%r59, %r323, 4;
	add.s32 	%r60, %r323, 8;
	add.s32 	%r61, %r323, 16;
	shr.s32 	%r324, %r729, 31;
	shr.u32 	%r325, %r324, 27;
	add.s32 	%r326, %r729, %r325;
	shr.s32 	%r62, %r326, 5;
	shl.b32 	%r327, %r62, 2;
	mov.u32 	%r328, _ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4_E12temp_storage;
	add.s32 	%r329, %r328, %r327;
	setp.gt.s32	%p37, %r136, 255;
	@%p37 bra 	BB24_45;
	bra.uni 	BB24_41;

BB24_45:
	mov.u32 	%r375, 1;
	mov.u32 	%r396, 31;
	mov.u32 	%r397, -1;
	// inline asm
	shfl.sync.down.b32 %r373, %r702, %r375, %r396, %r397;
	// inline asm
	add.s32 	%r398, %r323, 1;
	setp.lt.s32	%p77, %r398, 32;
	setp.lt.u32	%p78, %r702, %r373;
	and.pred  	%p79, %p78, %p77;
	selp.b32	%r379, %r373, %r702, %p79;
	mov.u32 	%r380, 2;
	// inline asm
	shfl.sync.down.b32 %r378, %r379, %r380, %r396, %r397;
	// inline asm
	setp.lt.u32	%p80, %r379, %r378;
	setp.lt.s32	%p81, %r58, 32;
	and.pred  	%p82, %p80, %p81;
	selp.b32	%r384, %r378, %r379, %p82;
	mov.u32 	%r385, 4;
	// inline asm
	shfl.sync.down.b32 %r383, %r384, %r385, %r396, %r397;
	// inline asm
	setp.lt.u32	%p83, %r384, %r383;
	setp.lt.s32	%p84, %r59, 32;
	and.pred  	%p85, %p83, %p84;
	selp.b32	%r389, %r383, %r384, %p85;
	mov.u32 	%r390, 8;
	// inline asm
	shfl.sync.down.b32 %r388, %r389, %r390, %r396, %r397;
	// inline asm
	setp.lt.u32	%p86, %r389, %r388;
	setp.lt.s32	%p87, %r60, 32;
	and.pred  	%p88, %p86, %p87;
	selp.b32	%r394, %r388, %r389, %p88;
	mov.u32 	%r395, 16;
	// inline asm
	shfl.sync.down.b32 %r393, %r394, %r395, %r396, %r397;
	// inline asm
	setp.lt.u32	%p89, %r394, %r393;
	setp.lt.s32	%p90, %r61, 32;
	and.pred  	%p91, %p89, %p90;
	selp.b32	%r730, %r393, %r394, %p91;
	setp.ne.s32	%p92, %r323, 0;
	@%p92 bra 	BB24_47;

	add.s32 	%r674, %r329, 8;
	st.shared.u32 	[%r674], %r730;

BB24_47:
	bar.sync 	0;
	setp.ne.s32	%p93, %r729, 0;
	@%p93 bra 	BB24_97;

	ld.shared.u32 	%r400, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+12];
	max.u32 	%r401, %r400, %r730;
	ld.shared.u32 	%r402, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+16];
	max.u32 	%r403, %r402, %r401;
	ld.shared.u32 	%r404, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+20];
	max.u32 	%r405, %r404, %r403;
	ld.shared.u32 	%r406, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+24];
	max.u32 	%r407, %r406, %r405;
	ld.shared.u32 	%r408, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+28];
	max.u32 	%r409, %r408, %r407;
	ld.shared.u32 	%r410, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+32];
	max.u32 	%r411, %r410, %r409;
	ld.shared.u32 	%r412, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+36];
	max.u32 	%r730, %r412, %r411;
	bra.uni 	BB24_96;

BB24_8:
	mov.u32 	%r690, %r10;
	bra.uni 	BB24_23;

BB24_41:
	shl.b32 	%r355, %r62, 5;
	add.s32 	%r356, %r355, 32;
	setp.gt.s32	%p38, %r356, %r136;
	add.s32 	%r357, %r136, -1;
	mov.u32 	%r354, -1;
	sub.s32 	%r358, %r357, %r355;
	selp.b32	%r353, %r358, 31, %p38;
	mov.u32 	%r332, 1;
	// inline asm
	shfl.sync.down.b32 %r330, %r702, %r332, %r353, %r354;
	// inline asm
	setp.lt.s32	%p39, %r323, %r353;
	setp.lt.u32	%p40, %r702, %r330;
	and.pred  	%p41, %p40, %p39;
	selp.b32	%r336, %r330, %r702, %p41;
	mov.u32 	%r337, 2;
	// inline asm
	shfl.sync.down.b32 %r335, %r336, %r337, %r353, %r354;
	// inline asm
	setp.lt.u32	%p42, %r336, %r335;
	setp.le.s32	%p43, %r58, %r353;
	and.pred  	%p44, %p42, %p43;
	selp.b32	%r341, %r335, %r336, %p44;
	mov.u32 	%r342, 4;
	// inline asm
	shfl.sync.down.b32 %r340, %r341, %r342, %r353, %r354;
	// inline asm
	setp.lt.u32	%p45, %r341, %r340;
	setp.le.s32	%p46, %r59, %r353;
	and.pred  	%p47, %p45, %p46;
	selp.b32	%r346, %r340, %r341, %p47;
	mov.u32 	%r347, 8;
	// inline asm
	shfl.sync.down.b32 %r345, %r346, %r347, %r353, %r354;
	// inline asm
	setp.lt.u32	%p48, %r346, %r345;
	setp.le.s32	%p49, %r60, %r353;
	and.pred  	%p50, %p48, %p49;
	selp.b32	%r351, %r345, %r346, %p50;
	mov.u32 	%r352, 16;
	// inline asm
	shfl.sync.down.b32 %r350, %r351, %r352, %r353, %r354;
	// inline asm
	setp.lt.u32	%p51, %r351, %r350;
	setp.le.s32	%p52, %r61, %r353;
	and.pred  	%p53, %p51, %p52;
	selp.b32	%r730, %r350, %r351, %p53;
	setp.ne.s32	%p54, %r323, 0;
	@%p54 bra 	BB24_43;

	add.s32 	%r673, %r329, 8;
	st.shared.u32 	[%r673], %r730;

BB24_43:
	bar.sync 	0;
	setp.ne.s32	%p55, %r729, 0;
	@%p55 bra 	BB24_97;

	setp.gt.s32	%p56, %r136, 32;
	ld.shared.u32 	%r360, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+12];
	setp.lt.u32	%p57, %r730, %r360;
	and.pred  	%p58, %p57, %p56;
	selp.b32	%r361, %r360, %r730, %p58;
	ld.shared.u32 	%r362, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+16];
	setp.lt.u32	%p59, %r361, %r362;
	setp.gt.s32	%p60, %r136, 64;
	and.pred  	%p61, %p59, %p60;
	selp.b32	%r363, %r362, %r361, %p61;
	ld.shared.u32 	%r364, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+20];
	setp.lt.u32	%p62, %r363, %r364;
	setp.gt.s32	%p63, %r136, 96;
	and.pred  	%p64, %p62, %p63;
	selp.b32	%r365, %r364, %r363, %p64;
	ld.shared.u32 	%r366, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+24];
	setp.lt.u32	%p65, %r365, %r366;
	setp.gt.s32	%p66, %r136, 128;
	and.pred  	%p67, %p65, %p66;
	selp.b32	%r367, %r366, %r365, %p67;
	ld.shared.u32 	%r368, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+28];
	setp.lt.u32	%p68, %r367, %r368;
	setp.gt.s32	%p69, %r136, 160;
	and.pred  	%p70, %p68, %p69;
	selp.b32	%r369, %r368, %r367, %p70;
	ld.shared.u32 	%r370, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+32];
	setp.lt.u32	%p71, %r369, %r370;
	setp.gt.s32	%p72, %r136, 192;
	and.pred  	%p73, %p71, %p72;
	selp.b32	%r371, %r370, %r369, %p73;
	ld.shared.u32 	%r372, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+36];
	setp.lt.u32	%p74, %r371, %r372;
	setp.gt.s32	%p75, %r136, 224;
	and.pred  	%p76, %p74, %p75;
	selp.b32	%r730, %r372, %r371, %p76;
	bra.uni 	BB24_96;

BB24_77:
	mov.u32 	%r728, %r101;

BB24_87:
	// inline asm
	mov.u32 %r582, %laneid;
	// inline asm
	add.s32 	%r124, %r582, 2;
	add.s32 	%r125, %r582, 4;
	add.s32 	%r126, %r582, 8;
	add.s32 	%r127, %r582, 16;
	shr.s32 	%r583, %r729, 31;
	shr.u32 	%r584, %r583, 27;
	add.s32 	%r585, %r729, %r584;
	shr.s32 	%r128, %r585, 5;
	shl.b32 	%r586, %r128, 2;
	mov.u32 	%r587, _ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4_E12temp_storage;
	add.s32 	%r588, %r587, %r586;
	setp.gt.s32	%p128, %r136, 255;
	@%p128 bra 	BB24_92;
	bra.uni 	BB24_88;

BB24_92:
	mov.u32 	%r634, 1;
	mov.u32 	%r655, 31;
	mov.u32 	%r656, -1;
	// inline asm
	shfl.sync.down.b32 %r632, %r728, %r634, %r655, %r656;
	// inline asm
	add.s32 	%r657, %r582, 1;
	setp.lt.s32	%p168, %r657, 32;
	setp.lt.u32	%p169, %r728, %r632;
	and.pred  	%p170, %p169, %p168;
	selp.b32	%r638, %r632, %r728, %p170;
	mov.u32 	%r639, 2;
	// inline asm
	shfl.sync.down.b32 %r637, %r638, %r639, %r655, %r656;
	// inline asm
	setp.lt.u32	%p171, %r638, %r637;
	setp.lt.s32	%p172, %r124, 32;
	and.pred  	%p173, %p171, %p172;
	selp.b32	%r643, %r637, %r638, %p173;
	mov.u32 	%r644, 4;
	// inline asm
	shfl.sync.down.b32 %r642, %r643, %r644, %r655, %r656;
	// inline asm
	setp.lt.u32	%p174, %r643, %r642;
	setp.lt.s32	%p175, %r125, 32;
	and.pred  	%p176, %p174, %p175;
	selp.b32	%r648, %r642, %r643, %p176;
	mov.u32 	%r649, 8;
	// inline asm
	shfl.sync.down.b32 %r647, %r648, %r649, %r655, %r656;
	// inline asm
	setp.lt.u32	%p177, %r648, %r647;
	setp.lt.s32	%p178, %r126, 32;
	and.pred  	%p179, %p177, %p178;
	selp.b32	%r653, %r647, %r648, %p179;
	mov.u32 	%r654, 16;
	// inline asm
	shfl.sync.down.b32 %r652, %r653, %r654, %r655, %r656;
	// inline asm
	setp.lt.u32	%p180, %r653, %r652;
	setp.lt.s32	%p181, %r127, 32;
	and.pred  	%p182, %p180, %p181;
	selp.b32	%r730, %r652, %r653, %p182;
	setp.ne.s32	%p183, %r582, 0;
	@%p183 bra 	BB24_94;

	add.s32 	%r676, %r588, 8;
	st.shared.u32 	[%r676], %r730;

BB24_94:
	bar.sync 	0;
	setp.ne.s32	%p184, %r729, 0;
	@%p184 bra 	BB24_97;

	ld.shared.u32 	%r659, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+12];
	max.u32 	%r660, %r659, %r730;
	ld.shared.u32 	%r661, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+16];
	max.u32 	%r662, %r661, %r660;
	ld.shared.u32 	%r663, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+20];
	max.u32 	%r664, %r663, %r662;
	ld.shared.u32 	%r665, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+24];
	max.u32 	%r666, %r665, %r664;
	ld.shared.u32 	%r667, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+28];
	max.u32 	%r668, %r667, %r666;
	ld.shared.u32 	%r669, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+32];
	max.u32 	%r670, %r669, %r668;
	ld.shared.u32 	%r671, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+36];
	max.u32 	%r730, %r671, %r670;
	bra.uni 	BB24_96;

BB24_55:
	mov.u32 	%r716, %r75;
	bra.uni 	BB24_70;

BB24_88:
	shl.b32 	%r614, %r128, 5;
	add.s32 	%r615, %r614, 32;
	setp.gt.s32	%p129, %r615, %r136;
	add.s32 	%r616, %r136, -1;
	mov.u32 	%r613, -1;
	sub.s32 	%r617, %r616, %r614;
	selp.b32	%r612, %r617, 31, %p129;
	mov.u32 	%r591, 1;
	// inline asm
	shfl.sync.down.b32 %r589, %r728, %r591, %r612, %r613;
	// inline asm
	setp.lt.s32	%p130, %r582, %r612;
	setp.lt.u32	%p131, %r728, %r589;
	and.pred  	%p132, %p131, %p130;
	selp.b32	%r595, %r589, %r728, %p132;
	mov.u32 	%r596, 2;
	// inline asm
	shfl.sync.down.b32 %r594, %r595, %r596, %r612, %r613;
	// inline asm
	setp.lt.u32	%p133, %r595, %r594;
	setp.le.s32	%p134, %r124, %r612;
	and.pred  	%p135, %p133, %p134;
	selp.b32	%r600, %r594, %r595, %p135;
	mov.u32 	%r601, 4;
	// inline asm
	shfl.sync.down.b32 %r599, %r600, %r601, %r612, %r613;
	// inline asm
	setp.lt.u32	%p136, %r600, %r599;
	setp.le.s32	%p137, %r125, %r612;
	and.pred  	%p138, %p136, %p137;
	selp.b32	%r605, %r599, %r600, %p138;
	mov.u32 	%r606, 8;
	// inline asm
	shfl.sync.down.b32 %r604, %r605, %r606, %r612, %r613;
	// inline asm
	setp.lt.u32	%p139, %r605, %r604;
	setp.le.s32	%p140, %r126, %r612;
	and.pred  	%p141, %p139, %p140;
	selp.b32	%r610, %r604, %r605, %p141;
	mov.u32 	%r611, 16;
	// inline asm
	shfl.sync.down.b32 %r609, %r610, %r611, %r612, %r613;
	// inline asm
	setp.lt.u32	%p142, %r610, %r609;
	setp.le.s32	%p143, %r127, %r612;
	and.pred  	%p144, %p142, %p143;
	selp.b32	%r730, %r609, %r610, %p144;
	setp.ne.s32	%p145, %r582, 0;
	@%p145 bra 	BB24_90;

	add.s32 	%r675, %r588, 8;
	st.shared.u32 	[%r675], %r730;

BB24_90:
	bar.sync 	0;
	setp.ne.s32	%p146, %r729, 0;
	@%p146 bra 	BB24_97;

	setp.gt.s32	%p147, %r136, 32;
	ld.shared.u32 	%r619, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+12];
	setp.lt.u32	%p148, %r730, %r619;
	and.pred  	%p149, %p148, %p147;
	selp.b32	%r620, %r619, %r730, %p149;
	ld.shared.u32 	%r621, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+16];
	setp.lt.u32	%p150, %r620, %r621;
	setp.gt.s32	%p151, %r136, 64;
	and.pred  	%p152, %p150, %p151;
	selp.b32	%r622, %r621, %r620, %p152;
	ld.shared.u32 	%r623, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+20];
	setp.lt.u32	%p153, %r622, %r623;
	setp.gt.s32	%p154, %r136, 96;
	and.pred  	%p155, %p153, %p154;
	selp.b32	%r624, %r623, %r622, %p155;
	ld.shared.u32 	%r625, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+24];
	setp.lt.u32	%p156, %r624, %r625;
	setp.gt.s32	%p157, %r136, 128;
	and.pred  	%p158, %p156, %p157;
	selp.b32	%r626, %r625, %r624, %p158;
	ld.shared.u32 	%r627, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+28];
	setp.lt.u32	%p159, %r626, %r627;
	setp.gt.s32	%p160, %r136, 160;
	and.pred  	%p161, %p159, %p160;
	selp.b32	%r628, %r627, %r626, %p161;
	ld.shared.u32 	%r629, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+32];
	setp.lt.u32	%p162, %r628, %r629;
	setp.gt.s32	%p163, %r136, 192;
	and.pred  	%p164, %p162, %p163;
	selp.b32	%r630, %r629, %r628, %p164;
	ld.shared.u32 	%r631, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+36];
	setp.lt.u32	%p165, %r630, %r631;
	setp.gt.s32	%p166, %r136, 224;
	and.pred  	%p167, %p165, %p166;
	selp.b32	%r730, %r631, %r630, %p167;
	bra.uni 	BB24_96;

BB24_10:
	mov.u32 	%r690, %r10;
	bra.uni 	BB24_23;

BB24_57:
	mov.u32 	%r716, %r75;
	bra.uni 	BB24_70;

BB24_12:
	mov.u32 	%r688, %r729;
	bra.uni 	BB24_20;

BB24_15:
	setp.eq.s32	%p10, %r13, 2;
	@%p10 bra 	BB24_16;
	bra.uni 	BB24_17;

BB24_16:
	mov.u32 	%r2, %r729;
	bra.uni 	BB24_18;

BB24_59:
	mov.u32 	%r714, %r729;
	bra.uni 	BB24_67;

BB24_62:
	setp.eq.s32	%p101, %r78, 2;
	@%p101 bra 	BB24_63;
	bra.uni 	BB24_64;

BB24_63:
	mov.u32 	%r707, %r729;
	bra.uni 	BB24_65;

BB24_17:
	add.s32 	%r242, %r729, %r9;
	mul.wide.s32 	%rd85, %r242, 4;
	add.s64 	%rd84, %rd20, %rd85;
	// inline asm
	ld.global.nc.u32 %r241, [%rd84];
	// inline asm
	max.u32 	%r10, %r241, %r10;

BB24_18:
	add.s32 	%r244, %r2, %r9;
	mul.wide.s32 	%rd87, %r244, 4;
	add.s64 	%rd86, %rd20, %rd87;
	// inline asm
	ld.global.nc.u32 %r243, [%rd86];
	// inline asm
	max.u32 	%r10, %r243, %r10;
	add.s32 	%r683, %r2, 256;

BB24_19:
	add.s32 	%r246, %r683, %r9;
	mul.wide.s32 	%rd89, %r246, 4;
	add.s64 	%rd88, %rd20, %rd89;
	// inline asm
	ld.global.nc.u32 %r245, [%rd88];
	// inline asm
	max.u32 	%r10, %r245, %r10;
	add.s32 	%r688, %r683, 256;
	mov.u32 	%r690, %r10;

BB24_20:
	setp.lt.u32	%p11, %r12, 4;
	@%p11 bra 	BB24_23;

	add.s32 	%r247, %r688, %r9;
	mul.wide.s32 	%rd90, %r247, 4;
	add.s64 	%rd165, %rd20, %rd90;
	mov.u32 	%r690, %r10;

BB24_22:
	// inline asm
	ld.global.nc.u32 %r248, [%rd165];
	// inline asm
	max.u32 	%r252, %r248, %r690;
	add.s64 	%rd92, %rd165, 1024;
	// inline asm
	ld.global.nc.u32 %r249, [%rd92];
	// inline asm
	max.u32 	%r253, %r249, %r252;
	add.s64 	%rd93, %rd165, 2048;
	// inline asm
	ld.global.nc.u32 %r250, [%rd93];
	// inline asm
	max.u32 	%r254, %r250, %r253;
	add.s64 	%rd94, %rd165, 3072;
	// inline asm
	ld.global.nc.u32 %r251, [%rd94];
	// inline asm
	max.u32 	%r690, %r251, %r254;
	add.s64 	%rd165, %rd165, 4096;
	add.s32 	%r688, %r688, 1024;
	setp.lt.s32	%p12, %r688, %r11;
	@%p12 bra 	BB24_22;

BB24_23:
	// inline asm
	mov.u32 %r255, %laneid;
	// inline asm
	mov.u32 	%r258, 1;
	mov.u32 	%r279, 31;
	mov.u32 	%r280, -1;
	// inline asm
	shfl.sync.down.b32 %r256, %r690, %r258, %r279, %r280;
	// inline asm
	add.s32 	%r281, %r255, 1;
	setp.lt.s32	%p13, %r281, 32;
	setp.lt.u32	%p14, %r690, %r256;
	and.pred  	%p15, %p14, %p13;
	selp.b32	%r262, %r256, %r690, %p15;
	mov.u32 	%r263, 2;
	// inline asm
	shfl.sync.down.b32 %r261, %r262, %r263, %r279, %r280;
	// inline asm
	add.s32 	%r282, %r255, 2;
	setp.lt.s32	%p16, %r282, 32;
	setp.lt.u32	%p17, %r262, %r261;
	and.pred  	%p18, %p17, %p16;
	selp.b32	%r267, %r261, %r262, %p18;
	mov.u32 	%r268, 4;
	// inline asm
	shfl.sync.down.b32 %r266, %r267, %r268, %r279, %r280;
	// inline asm
	add.s32 	%r283, %r255, 4;
	setp.lt.s32	%p19, %r283, 32;
	setp.lt.u32	%p20, %r267, %r266;
	and.pred  	%p21, %p20, %p19;
	selp.b32	%r272, %r266, %r267, %p21;
	mov.u32 	%r273, 8;
	// inline asm
	shfl.sync.down.b32 %r271, %r272, %r273, %r279, %r280;
	// inline asm
	add.s32 	%r284, %r255, 8;
	setp.lt.s32	%p22, %r284, 32;
	setp.lt.u32	%p23, %r272, %r271;
	and.pred  	%p24, %p23, %p22;
	selp.b32	%r277, %r271, %r272, %p24;
	mov.u32 	%r278, 16;
	// inline asm
	shfl.sync.down.b32 %r276, %r277, %r278, %r279, %r280;
	// inline asm
	add.s32 	%r285, %r255, 16;
	setp.lt.s32	%p25, %r285, 32;
	setp.lt.u32	%p26, %r277, %r276;
	and.pred  	%p27, %p26, %p25;
	selp.b32	%r730, %r276, %r277, %p27;
	setp.ne.s32	%p28, %r255, 0;
	@%p28 bra 	BB24_25;

	shr.s32 	%r286, %r729, 31;
	shr.u32 	%r287, %r286, 27;
	add.s32 	%r288, %r729, %r287;
	shr.s32 	%r289, %r288, 5;
	shl.b32 	%r290, %r289, 2;
	mov.u32 	%r291, _ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4_E12temp_storage;
	add.s32 	%r292, %r291, %r290;
	st.shared.u32 	[%r292+8], %r730;

BB24_25:
	bar.sync 	0;
	setp.ne.s32	%p29, %r729, 0;
	@%p29 bra 	BB24_97;

	ld.shared.u32 	%r294, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+12];
	max.u32 	%r295, %r294, %r730;
	ld.shared.u32 	%r296, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+16];
	max.u32 	%r297, %r296, %r295;
	ld.shared.u32 	%r298, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+20];
	max.u32 	%r299, %r298, %r297;
	ld.shared.u32 	%r300, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+24];
	max.u32 	%r301, %r300, %r299;
	ld.shared.u32 	%r302, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+28];
	max.u32 	%r303, %r302, %r301;
	ld.shared.u32 	%r304, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+32];
	max.u32 	%r305, %r304, %r303;
	ld.shared.u32 	%r306, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+36];
	max.u32 	%r730, %r306, %r305;
	bra.uni 	BB24_96;

BB24_64:
	add.s32 	%r501, %r729, %r74;
	mul.wide.s32 	%rd141, %r501, 4;
	add.s64 	%rd140, %rd20, %rd141;
	// inline asm
	ld.global.nc.u32 %r500, [%rd140];
	// inline asm
	max.u32 	%r75, %r500, %r75;
	add.s32 	%r707, %r729, 256;

BB24_65:
	add.s32 	%r503, %r707, %r74;
	mul.wide.s32 	%rd143, %r503, 4;
	add.s64 	%rd142, %rd20, %rd143;
	// inline asm
	ld.global.nc.u32 %r502, [%rd142];
	// inline asm
	max.u32 	%r75, %r502, %r75;
	add.s32 	%r709, %r707, 256;

BB24_66:
	add.s32 	%r505, %r709, %r74;
	mul.wide.s32 	%rd145, %r505, 4;
	add.s64 	%rd144, %rd20, %rd145;
	// inline asm
	ld.global.nc.u32 %r504, [%rd144];
	// inline asm
	max.u32 	%r75, %r504, %r75;
	add.s32 	%r714, %r709, 256;
	mov.u32 	%r716, %r75;

BB24_67:
	setp.lt.u32	%p102, %r77, 4;
	@%p102 bra 	BB24_70;

	add.s32 	%r506, %r714, %r74;
	mul.wide.s32 	%rd146, %r506, 4;
	add.s64 	%rd168, %rd20, %rd146;
	mov.u32 	%r716, %r75;

BB24_69:
	// inline asm
	ld.global.nc.u32 %r507, [%rd168];
	// inline asm
	max.u32 	%r511, %r507, %r716;
	add.s64 	%rd148, %rd168, 1024;
	// inline asm
	ld.global.nc.u32 %r508, [%rd148];
	// inline asm
	max.u32 	%r512, %r508, %r511;
	add.s64 	%rd149, %rd168, 2048;
	// inline asm
	ld.global.nc.u32 %r509, [%rd149];
	// inline asm
	max.u32 	%r513, %r509, %r512;
	add.s64 	%rd150, %rd168, 3072;
	// inline asm
	ld.global.nc.u32 %r510, [%rd150];
	// inline asm
	max.u32 	%r716, %r510, %r513;
	add.s64 	%rd168, %rd168, 4096;
	add.s32 	%r714, %r714, 1024;
	setp.lt.s32	%p103, %r714, %r76;
	@%p103 bra 	BB24_69;

BB24_70:
	// inline asm
	mov.u32 %r514, %laneid;
	// inline asm
	mov.u32 	%r517, 1;
	mov.u32 	%r538, 31;
	mov.u32 	%r539, -1;
	// inline asm
	shfl.sync.down.b32 %r515, %r716, %r517, %r538, %r539;
	// inline asm
	add.s32 	%r540, %r514, 1;
	setp.lt.s32	%p104, %r540, 32;
	setp.lt.u32	%p105, %r716, %r515;
	and.pred  	%p106, %p105, %p104;
	selp.b32	%r521, %r515, %r716, %p106;
	mov.u32 	%r522, 2;
	// inline asm
	shfl.sync.down.b32 %r520, %r521, %r522, %r538, %r539;
	// inline asm
	add.s32 	%r541, %r514, 2;
	setp.lt.s32	%p107, %r541, 32;
	setp.lt.u32	%p108, %r521, %r520;
	and.pred  	%p109, %p108, %p107;
	selp.b32	%r526, %r520, %r521, %p109;
	mov.u32 	%r527, 4;
	// inline asm
	shfl.sync.down.b32 %r525, %r526, %r527, %r538, %r539;
	// inline asm
	add.s32 	%r542, %r514, 4;
	setp.lt.s32	%p110, %r542, 32;
	setp.lt.u32	%p111, %r526, %r525;
	and.pred  	%p112, %p111, %p110;
	selp.b32	%r531, %r525, %r526, %p112;
	mov.u32 	%r532, 8;
	// inline asm
	shfl.sync.down.b32 %r530, %r531, %r532, %r538, %r539;
	// inline asm
	add.s32 	%r543, %r514, 8;
	setp.lt.s32	%p113, %r543, 32;
	setp.lt.u32	%p114, %r531, %r530;
	and.pred  	%p115, %p114, %p113;
	selp.b32	%r536, %r530, %r531, %p115;
	mov.u32 	%r537, 16;
	// inline asm
	shfl.sync.down.b32 %r535, %r536, %r537, %r538, %r539;
	// inline asm
	add.s32 	%r544, %r514, 16;
	setp.lt.s32	%p116, %r544, 32;
	setp.lt.u32	%p117, %r536, %r535;
	and.pred  	%p118, %p117, %p116;
	selp.b32	%r730, %r535, %r536, %p118;
	setp.ne.s32	%p119, %r514, 0;
	@%p119 bra 	BB24_72;

	shr.s32 	%r545, %r729, 31;
	shr.u32 	%r546, %r545, 27;
	add.s32 	%r547, %r729, %r546;
	shr.s32 	%r548, %r547, 5;
	shl.b32 	%r549, %r548, 2;
	mov.u32 	%r550, _ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4_E12temp_storage;
	add.s32 	%r551, %r550, %r549;
	st.shared.u32 	[%r551+8], %r730;

BB24_72:
	bar.sync 	0;
	setp.ne.s32	%p120, %r729, 0;
	@%p120 bra 	BB24_97;

	ld.shared.u32 	%r553, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+12];
	max.u32 	%r554, %r553, %r730;
	ld.shared.u32 	%r555, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+16];
	max.u32 	%r556, %r555, %r554;
	ld.shared.u32 	%r557, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+20];
	max.u32 	%r558, %r557, %r556;
	ld.shared.u32 	%r559, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+24];
	max.u32 	%r560, %r559, %r558;
	ld.shared.u32 	%r561, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+28];
	max.u32 	%r562, %r561, %r560;
	ld.shared.u32 	%r563, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+32];
	max.u32 	%r564, %r563, %r562;
	ld.shared.u32 	%r565, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust7maximumIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+36];
	max.u32 	%r730, %r565, %r564;

BB24_96:
	mov.u32 	%r729, 0;

BB24_97:
	setp.ne.s32	%p185, %r729, 0;
	@%p185 bra 	BB24_101;

	max.u32 	%r672, %r730, %r137;
	st.global.u32 	[%rd1], %r672;

BB24_101:
	ret;
}

	// .weak	_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_jEEvT0_T1_T2_T3_T4_
.weak .entry _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_jEEvT0_T1_T2_T3_T4_(
	.param .align 8 .b8 _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_jEEvT0_T1_T2_T3_T4__param_0[8],
	.param .u64 _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_jEEvT0_T1_T2_T3_T4__param_1,
	.param .u64 _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_jEEvT0_T1_T2_T3_T4__param_2,
	.param .align 1 .b8 _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_jEEvT0_T1_T2_T3_T4__param_3[1],
	.param .u32 _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_jEEvT0_T1_T2_T3_T4__param_4
)
.maxntid 256, 1, 1
.minnctapersm 1
{
	.reg .pred 	%p<95>;
	.reg .b32 	%r<363>;
	.reg .b64 	%rd<175>;


	ld.param.u64 	%rd18, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_jEEvT0_T1_T2_T3_T4__param_0];
	ld.param.u64 	%rd20, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_jEEvT0_T1_T2_T3_T4__param_1];
	ld.param.u64 	%rd19, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_jEEvT0_T1_T2_T3_T4__param_2];
	ld.param.u32 	%r67, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_jEEvT0_T1_T2_T3_T4__param_4];
	cvta.to.global.u64 	%rd1, %rd20;
	mov.u32 	%r361, %tid.x;
	setp.eq.s64	%p1, %rd19, 0;
	@%p1 bra 	BB25_50;

	setp.lt.s64	%p2, %rd19, 5120;
	@%p2 bra 	BB25_25;
	bra.uni 	BB25_2;

BB25_25:
	cvt.u32.u64	%r29, %rd19;
	setp.ge.s32	%p29, %r361, %r29;
	mov.u32 	%r33, %r361;
	@%p29 bra 	BB25_27;

	mul.wide.s32 	%rd149, %r361, 4;
	add.s64 	%rd150, %rd18, %rd149;
	cvta.to.global.u64 	%rd151, %rd150;
	ld.global.u32 	%r32, [%rd151];
	add.s32 	%r33, %r361, 256;

BB25_27:
	setp.ge.s32	%p30, %r33, %r29;
	@%p30 bra 	BB25_28;

	add.s32 	%r231, %r29, -1;
	sub.s32 	%r232, %r231, %r33;
	shr.u32 	%r233, %r232, 8;
	add.s32 	%r34, %r233, 1;
	and.b32  	%r35, %r34, 3;
	setp.eq.s32	%p31, %r35, 0;
	mov.u32 	%r360, 0;
	@%p31 bra 	BB25_35;

	setp.eq.s32	%p32, %r35, 1;
	@%p32 bra 	BB25_34;

	setp.eq.s32	%p33, %r35, 2;
	@%p33 bra 	BB25_33;

	mul.wide.s32 	%rd152, %r33, 4;
	add.s64 	%rd153, %rd18, %rd152;
	cvta.to.global.u64 	%rd154, %rd153;
	ld.global.u32 	%r234, [%rd154];
	max.u32 	%r32, %r234, %r32;
	add.s32 	%r33, %r33, 256;

BB25_33:
	mul.wide.s32 	%rd155, %r33, 4;
	add.s64 	%rd156, %rd18, %rd155;
	cvta.to.global.u64 	%rd157, %rd156;
	ld.global.u32 	%r235, [%rd157];
	max.u32 	%r32, %r235, %r32;
	add.s32 	%r33, %r33, 256;

BB25_34:
	mul.wide.s32 	%rd158, %r33, 4;
	add.s64 	%rd159, %rd18, %rd158;
	cvta.to.global.u64 	%rd160, %rd159;
	ld.global.u32 	%r236, [%rd160];
	max.u32 	%r32, %r236, %r32;
	add.s32 	%r33, %r33, 256;
	mov.u32 	%r360, %r32;

BB25_35:
	setp.lt.u32	%p34, %r34, 4;
	@%p34 bra 	BB25_38;

	mul.wide.s32 	%rd161, %r33, 4;
	add.s64 	%rd174, %rd18, %rd161;
	mov.u32 	%r360, %r32;

BB25_37:
	cvta.to.global.u64 	%rd162, %rd174;
	ld.global.u32 	%r237, [%rd162];
	max.u32 	%r238, %r237, %r360;
	add.s64 	%rd163, %rd174, 1024;
	cvta.to.global.u64 	%rd164, %rd163;
	ld.global.u32 	%r239, [%rd164];
	max.u32 	%r240, %r239, %r238;
	add.s64 	%rd165, %rd174, 2048;
	cvta.to.global.u64 	%rd166, %rd165;
	ld.global.u32 	%r241, [%rd166];
	max.u32 	%r242, %r241, %r240;
	add.s64 	%rd167, %rd174, 3072;
	cvta.to.global.u64 	%rd168, %rd167;
	ld.global.u32 	%r243, [%rd168];
	max.u32 	%r360, %r243, %r242;
	add.s64 	%rd174, %rd174, 4096;
	add.s32 	%r33, %r33, 1024;
	setp.lt.s32	%p35, %r33, %r29;
	@%p35 bra 	BB25_37;
	bra.uni 	BB25_38;

BB25_50:
	setp.ne.s32	%p94, %r361, 0;
	@%p94 bra 	BB25_52;

	st.global.u32 	[%rd1], %r67;
	bra.uni 	BB25_52;

BB25_2:
	cvt.s64.s32	%rd3, %r361;
	mul.wide.s32 	%rd22, %r361, 4;
	add.s64 	%rd169, %rd18, %rd22;
	cvta.to.global.u64 	%rd24, %rd169;
	add.s32 	%r2, %r361, 256;
	mul.wide.s32 	%rd25, %r2, 4;
	add.s64 	%rd26, %rd18, %rd25;
	cvta.to.global.u64 	%rd27, %rd26;
	add.s32 	%r68, %r361, 512;
	mul.wide.s32 	%rd28, %r68, 4;
	add.s64 	%rd29, %rd18, %rd28;
	cvta.to.global.u64 	%rd30, %rd29;
	add.s32 	%r69, %r361, 768;
	mul.wide.s32 	%rd31, %r69, 4;
	add.s64 	%rd32, %rd18, %rd31;
	cvta.to.global.u64 	%rd33, %rd32;
	add.s32 	%r70, %r361, 1024;
	mul.wide.s32 	%rd34, %r70, 4;
	add.s64 	%rd35, %rd18, %rd34;
	cvta.to.global.u64 	%rd36, %rd35;
	add.s32 	%r71, %r361, 1280;
	mul.wide.s32 	%rd37, %r71, 4;
	add.s64 	%rd38, %rd18, %rd37;
	cvta.to.global.u64 	%rd39, %rd38;
	add.s32 	%r72, %r361, 1536;
	mul.wide.s32 	%rd40, %r72, 4;
	add.s64 	%rd41, %rd18, %rd40;
	cvta.to.global.u64 	%rd42, %rd41;
	add.s32 	%r73, %r361, 1792;
	mul.wide.s32 	%rd43, %r73, 4;
	add.s64 	%rd44, %rd18, %rd43;
	cvta.to.global.u64 	%rd45, %rd44;
	add.s32 	%r74, %r361, 2048;
	mul.wide.s32 	%rd46, %r74, 4;
	add.s64 	%rd47, %rd18, %rd46;
	cvta.to.global.u64 	%rd48, %rd47;
	add.s32 	%r75, %r361, 2304;
	mul.wide.s32 	%rd49, %r75, 4;
	add.s64 	%rd50, %rd18, %rd49;
	cvta.to.global.u64 	%rd51, %rd50;
	add.s32 	%r76, %r361, 2560;
	mul.wide.s32 	%rd52, %r76, 4;
	add.s64 	%rd53, %rd18, %rd52;
	cvta.to.global.u64 	%rd54, %rd53;
	add.s32 	%r77, %r361, 2816;
	mul.wide.s32 	%rd55, %r77, 4;
	add.s64 	%rd56, %rd18, %rd55;
	cvta.to.global.u64 	%rd57, %rd56;
	add.s32 	%r78, %r361, 3072;
	mul.wide.s32 	%rd58, %r78, 4;
	add.s64 	%rd59, %rd18, %rd58;
	cvta.to.global.u64 	%rd60, %rd59;
	add.s32 	%r79, %r361, 3328;
	mul.wide.s32 	%rd61, %r79, 4;
	add.s64 	%rd62, %rd18, %rd61;
	cvta.to.global.u64 	%rd63, %rd62;
	add.s32 	%r80, %r361, 3584;
	mul.wide.s32 	%rd64, %r80, 4;
	add.s64 	%rd65, %rd18, %rd64;
	cvta.to.global.u64 	%rd66, %rd65;
	add.s32 	%r81, %r361, 3840;
	mul.wide.s32 	%rd67, %r81, 4;
	add.s64 	%rd68, %rd18, %rd67;
	cvta.to.global.u64 	%rd69, %rd68;
	add.s32 	%r82, %r361, 4096;
	mul.wide.s32 	%rd70, %r82, 4;
	add.s64 	%rd71, %rd18, %rd70;
	cvta.to.global.u64 	%rd72, %rd71;
	add.s32 	%r83, %r361, 4352;
	mul.wide.s32 	%rd73, %r83, 4;
	add.s64 	%rd74, %rd18, %rd73;
	cvta.to.global.u64 	%rd75, %rd74;
	add.s32 	%r84, %r361, 4608;
	mul.wide.s32 	%rd76, %r84, 4;
	add.s64 	%rd77, %rd18, %rd76;
	cvta.to.global.u64 	%rd78, %rd77;
	add.s32 	%r85, %r361, 4864;
	mul.wide.s32 	%rd79, %r85, 4;
	add.s64 	%rd80, %rd18, %rd79;
	cvta.to.global.u64 	%rd81, %rd80;
	ld.global.u32 	%r86, [%rd27];
	ld.global.u32 	%r87, [%rd24];
	max.u32 	%r88, %r86, %r87;
	ld.global.u32 	%r89, [%rd30];
	max.u32 	%r90, %r89, %r88;
	ld.global.u32 	%r91, [%rd33];
	max.u32 	%r92, %r91, %r90;
	ld.global.u32 	%r93, [%rd36];
	max.u32 	%r94, %r93, %r92;
	ld.global.u32 	%r95, [%rd39];
	max.u32 	%r96, %r95, %r94;
	ld.global.u32 	%r97, [%rd42];
	max.u32 	%r98, %r97, %r96;
	ld.global.u32 	%r99, [%rd45];
	max.u32 	%r100, %r99, %r98;
	ld.global.u32 	%r101, [%rd48];
	max.u32 	%r102, %r101, %r100;
	ld.global.u32 	%r103, [%rd51];
	max.u32 	%r104, %r103, %r102;
	ld.global.u32 	%r105, [%rd54];
	max.u32 	%r106, %r105, %r104;
	ld.global.u32 	%r107, [%rd57];
	max.u32 	%r108, %r107, %r106;
	ld.global.u32 	%r109, [%rd60];
	max.u32 	%r110, %r109, %r108;
	ld.global.u32 	%r111, [%rd63];
	max.u32 	%r112, %r111, %r110;
	ld.global.u32 	%r113, [%rd66];
	max.u32 	%r114, %r113, %r112;
	ld.global.u32 	%r115, [%rd69];
	max.u32 	%r116, %r115, %r114;
	ld.global.u32 	%r117, [%rd72];
	max.u32 	%r118, %r117, %r116;
	ld.global.u32 	%r119, [%rd75];
	max.u32 	%r120, %r119, %r118;
	ld.global.u32 	%r121, [%rd78];
	max.u32 	%r122, %r121, %r120;
	ld.global.u32 	%r123, [%rd81];
	max.u32 	%r6, %r123, %r122;
	setp.lt.s64	%p3, %rd19, 10240;
	mov.u64 	%rd172, 5120;
	@%p3 bra 	BB25_5;

	mov.u64 	%rd171, 10240;
	mov.u64 	%rd172, 5120;

BB25_4:
	add.s64 	%rd9, %rd169, 20480;
	cvta.to.global.u64 	%rd85, %rd9;
	add.s64 	%rd86, %rd169, 21504;
	cvta.to.global.u64 	%rd87, %rd86;
	add.s64 	%rd88, %rd169, 22528;
	cvta.to.global.u64 	%rd89, %rd88;
	add.s64 	%rd90, %rd169, 23552;
	cvta.to.global.u64 	%rd91, %rd90;
	add.s64 	%rd92, %rd169, 24576;
	cvta.to.global.u64 	%rd93, %rd92;
	add.s64 	%rd94, %rd169, 25600;
	cvta.to.global.u64 	%rd95, %rd94;
	add.s64 	%rd96, %rd169, 26624;
	cvta.to.global.u64 	%rd97, %rd96;
	add.s64 	%rd98, %rd169, 27648;
	cvta.to.global.u64 	%rd99, %rd98;
	add.s64 	%rd100, %rd169, 28672;
	cvta.to.global.u64 	%rd101, %rd100;
	add.s64 	%rd102, %rd169, 29696;
	cvta.to.global.u64 	%rd103, %rd102;
	add.s64 	%rd104, %rd169, 30720;
	cvta.to.global.u64 	%rd105, %rd104;
	add.s64 	%rd106, %rd169, 31744;
	cvta.to.global.u64 	%rd107, %rd106;
	add.s64 	%rd108, %rd169, 32768;
	cvta.to.global.u64 	%rd109, %rd108;
	add.s64 	%rd110, %rd169, 33792;
	cvta.to.global.u64 	%rd111, %rd110;
	add.s64 	%rd112, %rd169, 34816;
	cvta.to.global.u64 	%rd113, %rd112;
	add.s64 	%rd114, %rd169, 35840;
	cvta.to.global.u64 	%rd115, %rd114;
	add.s64 	%rd116, %rd169, 36864;
	cvta.to.global.u64 	%rd117, %rd116;
	add.s64 	%rd118, %rd169, 37888;
	cvta.to.global.u64 	%rd119, %rd118;
	add.s64 	%rd120, %rd169, 38912;
	cvta.to.global.u64 	%rd121, %rd120;
	add.s64 	%rd122, %rd169, 39936;
	cvta.to.global.u64 	%rd123, %rd122;
	ld.global.u32 	%r124, [%rd85];
	max.u32 	%r125, %r124, %r6;
	ld.global.u32 	%r126, [%rd87];
	max.u32 	%r127, %r126, %r125;
	ld.global.u32 	%r128, [%rd89];
	max.u32 	%r129, %r128, %r127;
	ld.global.u32 	%r130, [%rd91];
	max.u32 	%r131, %r130, %r129;
	ld.global.u32 	%r132, [%rd93];
	max.u32 	%r133, %r132, %r131;
	ld.global.u32 	%r134, [%rd95];
	max.u32 	%r135, %r134, %r133;
	ld.global.u32 	%r136, [%rd97];
	max.u32 	%r137, %r136, %r135;
	ld.global.u32 	%r138, [%rd99];
	max.u32 	%r139, %r138, %r137;
	ld.global.u32 	%r140, [%rd101];
	max.u32 	%r141, %r140, %r139;
	ld.global.u32 	%r142, [%rd103];
	max.u32 	%r143, %r142, %r141;
	ld.global.u32 	%r144, [%rd105];
	max.u32 	%r145, %r144, %r143;
	ld.global.u32 	%r146, [%rd107];
	max.u32 	%r147, %r146, %r145;
	ld.global.u32 	%r148, [%rd109];
	max.u32 	%r149, %r148, %r147;
	ld.global.u32 	%r150, [%rd111];
	max.u32 	%r151, %r150, %r149;
	ld.global.u32 	%r152, [%rd113];
	max.u32 	%r153, %r152, %r151;
	ld.global.u32 	%r154, [%rd115];
	max.u32 	%r155, %r154, %r153;
	ld.global.u32 	%r156, [%rd117];
	max.u32 	%r157, %r156, %r155;
	ld.global.u32 	%r158, [%rd119];
	max.u32 	%r159, %r158, %r157;
	ld.global.u32 	%r160, [%rd121];
	max.u32 	%r161, %r160, %r159;
	ld.global.u32 	%r162, [%rd123];
	max.u32 	%r6, %r162, %r161;
	add.s64 	%rd172, %rd172, 5120;
	add.s64 	%rd171, %rd171, 5120;
	setp.le.s64	%p4, %rd171, %rd19;
	mov.u64 	%rd169, %rd9;
	@%p4 bra 	BB25_4;

BB25_5:
	setp.ge.s64	%p5, %rd172, %rd19;
	@%p5 bra 	BB25_6;

	sub.s64 	%rd124, %rd19, %rd172;
	cvt.u32.u64	%r7, %rd124;
	setp.ge.s32	%p6, %r361, %r7;
	@%p6 bra 	BB25_8;

	add.s32 	%r164, %r7, -1;
	sub.s32 	%r165, %r164, %r361;
	shr.u32 	%r166, %r165, 8;
	add.s32 	%r8, %r166, 1;
	and.b32  	%r9, %r8, 3;
	setp.eq.s32	%p7, %r9, 0;
	mov.u32 	%r348, 0;
	@%p7 bra 	BB25_10;

	setp.eq.s32	%p8, %r9, 1;
	@%p8 bra 	BB25_12;
	bra.uni 	BB25_13;

BB25_12:
	mov.u32 	%r341, %r361;
	bra.uni 	BB25_17;

BB25_28:
	mov.u32 	%r360, %r32;

BB25_38:
	// inline asm
	mov.u32 %r244, %laneid;
	// inline asm
	add.s32 	%r55, %r244, 2;
	add.s32 	%r56, %r244, 4;
	add.s32 	%r57, %r244, 8;
	add.s32 	%r58, %r244, 16;
	shr.s32 	%r245, %r361, 31;
	shr.u32 	%r246, %r245, 27;
	add.s32 	%r247, %r361, %r246;
	shr.s32 	%r59, %r247, 5;
	shl.b32 	%r248, %r59, 2;
	mov.u32 	%r249, _ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_jEEvT0_T1_T2_T3_T4_E12temp_storage;
	add.s32 	%r250, %r249, %r248;
	setp.gt.s32	%p36, %r29, 255;
	@%p36 bra 	BB25_43;
	bra.uni 	BB25_39;

BB25_43:
	mov.u32 	%r296, 1;
	mov.u32 	%r317, 31;
	mov.u32 	%r318, -1;
	// inline asm
	shfl.sync.down.b32 %r294, %r360, %r296, %r317, %r318;
	// inline asm
	add.s32 	%r319, %r244, 1;
	setp.lt.s32	%p76, %r319, 32;
	setp.lt.u32	%p77, %r360, %r294;
	and.pred  	%p78, %p77, %p76;
	selp.b32	%r300, %r294, %r360, %p78;
	mov.u32 	%r301, 2;
	// inline asm
	shfl.sync.down.b32 %r299, %r300, %r301, %r317, %r318;
	// inline asm
	setp.lt.u32	%p79, %r300, %r299;
	setp.lt.s32	%p80, %r55, 32;
	and.pred  	%p81, %p79, %p80;
	selp.b32	%r305, %r299, %r300, %p81;
	mov.u32 	%r306, 4;
	// inline asm
	shfl.sync.down.b32 %r304, %r305, %r306, %r317, %r318;
	// inline asm
	setp.lt.u32	%p82, %r305, %r304;
	setp.lt.s32	%p83, %r56, 32;
	and.pred  	%p84, %p82, %p83;
	selp.b32	%r310, %r304, %r305, %p84;
	mov.u32 	%r311, 8;
	// inline asm
	shfl.sync.down.b32 %r309, %r310, %r311, %r317, %r318;
	// inline asm
	setp.lt.u32	%p85, %r310, %r309;
	setp.lt.s32	%p86, %r57, 32;
	and.pred  	%p87, %p85, %p86;
	selp.b32	%r315, %r309, %r310, %p87;
	mov.u32 	%r316, 16;
	// inline asm
	shfl.sync.down.b32 %r314, %r315, %r316, %r317, %r318;
	// inline asm
	setp.lt.u32	%p88, %r315, %r314;
	setp.lt.s32	%p89, %r58, 32;
	and.pred  	%p90, %p88, %p89;
	selp.b32	%r362, %r314, %r315, %p90;
	setp.ne.s32	%p91, %r244, 0;
	@%p91 bra 	BB25_45;

	add.s32 	%r336, %r250, 8;
	st.shared.u32 	[%r336], %r362;

BB25_45:
	bar.sync 	0;
	setp.ne.s32	%p92, %r361, 0;
	@%p92 bra 	BB25_48;

	ld.shared.u32 	%r321, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+12];
	max.u32 	%r322, %r321, %r362;
	ld.shared.u32 	%r323, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+16];
	max.u32 	%r324, %r323, %r322;
	ld.shared.u32 	%r325, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+20];
	max.u32 	%r326, %r325, %r324;
	ld.shared.u32 	%r327, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+24];
	max.u32 	%r328, %r327, %r326;
	ld.shared.u32 	%r329, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+28];
	max.u32 	%r330, %r329, %r328;
	ld.shared.u32 	%r331, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+32];
	max.u32 	%r332, %r331, %r330;
	ld.shared.u32 	%r333, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+36];
	max.u32 	%r362, %r333, %r332;
	bra.uni 	BB25_47;

BB25_6:
	mov.u32 	%r348, %r6;
	bra.uni 	BB25_21;

BB25_39:
	shl.b32 	%r276, %r59, 5;
	add.s32 	%r277, %r276, 32;
	setp.gt.s32	%p37, %r277, %r29;
	add.s32 	%r278, %r29, -1;
	mov.u32 	%r275, -1;
	sub.s32 	%r279, %r278, %r276;
	selp.b32	%r274, %r279, 31, %p37;
	mov.u32 	%r253, 1;
	// inline asm
	shfl.sync.down.b32 %r251, %r360, %r253, %r274, %r275;
	// inline asm
	setp.lt.s32	%p38, %r244, %r274;
	setp.lt.u32	%p39, %r360, %r251;
	and.pred  	%p40, %p39, %p38;
	selp.b32	%r257, %r251, %r360, %p40;
	mov.u32 	%r258, 2;
	// inline asm
	shfl.sync.down.b32 %r256, %r257, %r258, %r274, %r275;
	// inline asm
	setp.lt.u32	%p41, %r257, %r256;
	setp.le.s32	%p42, %r55, %r274;
	and.pred  	%p43, %p41, %p42;
	selp.b32	%r262, %r256, %r257, %p43;
	mov.u32 	%r263, 4;
	// inline asm
	shfl.sync.down.b32 %r261, %r262, %r263, %r274, %r275;
	// inline asm
	setp.lt.u32	%p44, %r262, %r261;
	setp.le.s32	%p45, %r56, %r274;
	and.pred  	%p46, %p44, %p45;
	selp.b32	%r267, %r261, %r262, %p46;
	mov.u32 	%r268, 8;
	// inline asm
	shfl.sync.down.b32 %r266, %r267, %r268, %r274, %r275;
	// inline asm
	setp.lt.u32	%p47, %r267, %r266;
	setp.le.s32	%p48, %r57, %r274;
	and.pred  	%p49, %p47, %p48;
	selp.b32	%r272, %r266, %r267, %p49;
	mov.u32 	%r273, 16;
	// inline asm
	shfl.sync.down.b32 %r271, %r272, %r273, %r274, %r275;
	// inline asm
	setp.lt.u32	%p50, %r272, %r271;
	setp.le.s32	%p51, %r58, %r274;
	and.pred  	%p52, %p50, %p51;
	selp.b32	%r362, %r271, %r272, %p52;
	setp.ne.s32	%p53, %r244, 0;
	@%p53 bra 	BB25_41;

	add.s32 	%r335, %r250, 8;
	st.shared.u32 	[%r335], %r362;

BB25_41:
	bar.sync 	0;
	setp.ne.s32	%p54, %r361, 0;
	@%p54 bra 	BB25_48;

	setp.gt.s32	%p55, %r29, 32;
	ld.shared.u32 	%r281, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+12];
	setp.lt.u32	%p56, %r362, %r281;
	and.pred  	%p57, %p56, %p55;
	selp.b32	%r282, %r281, %r362, %p57;
	ld.shared.u32 	%r283, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+16];
	setp.lt.u32	%p58, %r282, %r283;
	setp.gt.s32	%p59, %r29, 64;
	and.pred  	%p60, %p58, %p59;
	selp.b32	%r284, %r283, %r282, %p60;
	ld.shared.u32 	%r285, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+20];
	setp.lt.u32	%p61, %r284, %r285;
	setp.gt.s32	%p62, %r29, 96;
	and.pred  	%p63, %p61, %p62;
	selp.b32	%r286, %r285, %r284, %p63;
	ld.shared.u32 	%r287, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+24];
	setp.lt.u32	%p64, %r286, %r287;
	setp.gt.s32	%p65, %r29, 128;
	and.pred  	%p66, %p64, %p65;
	selp.b32	%r288, %r287, %r286, %p66;
	ld.shared.u32 	%r289, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+28];
	setp.lt.u32	%p67, %r288, %r289;
	setp.gt.s32	%p68, %r29, 160;
	and.pred  	%p69, %p67, %p68;
	selp.b32	%r290, %r289, %r288, %p69;
	ld.shared.u32 	%r291, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+32];
	setp.lt.u32	%p70, %r290, %r291;
	setp.gt.s32	%p71, %r29, 192;
	and.pred  	%p72, %p70, %p71;
	selp.b32	%r292, %r291, %r290, %p72;
	ld.shared.u32 	%r293, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+36];
	setp.lt.u32	%p73, %r292, %r293;
	setp.gt.s32	%p74, %r29, 224;
	and.pred  	%p75, %p73, %p74;
	selp.b32	%r362, %r293, %r292, %p75;
	bra.uni 	BB25_47;

BB25_8:
	mov.u32 	%r348, %r6;
	bra.uni 	BB25_21;

BB25_10:
	mov.u32 	%r346, %r361;
	bra.uni 	BB25_18;

BB25_13:
	setp.eq.s32	%p9, %r9, 2;
	@%p9 bra 	BB25_14;
	bra.uni 	BB25_15;

BB25_14:
	mov.u32 	%r2, %r361;
	bra.uni 	BB25_16;

BB25_15:
	add.s64 	%rd125, %rd3, %rd172;
	shl.b64 	%rd126, %rd125, 2;
	add.s64 	%rd127, %rd18, %rd126;
	cvta.to.global.u64 	%rd128, %rd127;
	ld.global.u32 	%r167, [%rd128];
	max.u32 	%r6, %r167, %r6;

BB25_16:
	cvt.s64.s32	%rd129, %r2;
	add.s64 	%rd130, %rd129, %rd172;
	shl.b64 	%rd131, %rd130, 2;
	add.s64 	%rd132, %rd18, %rd131;
	cvta.to.global.u64 	%rd133, %rd132;
	ld.global.u32 	%r168, [%rd133];
	max.u32 	%r6, %r168, %r6;
	add.s32 	%r341, %r2, 256;

BB25_17:
	cvt.s64.s32	%rd134, %r341;
	add.s64 	%rd135, %rd134, %rd172;
	shl.b64 	%rd136, %rd135, 2;
	add.s64 	%rd137, %rd18, %rd136;
	cvta.to.global.u64 	%rd138, %rd137;
	ld.global.u32 	%r169, [%rd138];
	max.u32 	%r6, %r169, %r6;
	add.s32 	%r346, %r341, 256;
	mov.u32 	%r348, %r6;

BB25_18:
	setp.lt.u32	%p10, %r8, 4;
	@%p10 bra 	BB25_21;

	cvt.s64.s32	%rd139, %r346;
	add.s64 	%rd140, %rd172, %rd139;
	shl.b64 	%rd141, %rd140, 2;
	add.s64 	%rd173, %rd18, %rd141;
	mov.u32 	%r348, %r6;

BB25_20:
	cvta.to.global.u64 	%rd142, %rd173;
	ld.global.u32 	%r170, [%rd142];
	max.u32 	%r171, %r170, %r348;
	add.s64 	%rd143, %rd173, 1024;
	cvta.to.global.u64 	%rd144, %rd143;
	ld.global.u32 	%r172, [%rd144];
	max.u32 	%r173, %r172, %r171;
	add.s64 	%rd145, %rd173, 2048;
	cvta.to.global.u64 	%rd146, %rd145;
	ld.global.u32 	%r174, [%rd146];
	max.u32 	%r175, %r174, %r173;
	add.s64 	%rd147, %rd173, 3072;
	cvta.to.global.u64 	%rd148, %rd147;
	ld.global.u32 	%r176, [%rd148];
	max.u32 	%r348, %r176, %r175;
	add.s64 	%rd173, %rd173, 4096;
	add.s32 	%r346, %r346, 1024;
	setp.lt.s32	%p11, %r346, %r7;
	@%p11 bra 	BB25_20;

BB25_21:
	// inline asm
	mov.u32 %r177, %laneid;
	// inline asm
	mov.u32 	%r180, 1;
	mov.u32 	%r201, 31;
	mov.u32 	%r202, -1;
	// inline asm
	shfl.sync.down.b32 %r178, %r348, %r180, %r201, %r202;
	// inline asm
	add.s32 	%r203, %r177, 1;
	setp.lt.s32	%p12, %r203, 32;
	setp.lt.u32	%p13, %r348, %r178;
	and.pred  	%p14, %p13, %p12;
	selp.b32	%r184, %r178, %r348, %p14;
	mov.u32 	%r185, 2;
	// inline asm
	shfl.sync.down.b32 %r183, %r184, %r185, %r201, %r202;
	// inline asm
	add.s32 	%r204, %r177, 2;
	setp.lt.s32	%p15, %r204, 32;
	setp.lt.u32	%p16, %r184, %r183;
	and.pred  	%p17, %p16, %p15;
	selp.b32	%r189, %r183, %r184, %p17;
	mov.u32 	%r190, 4;
	// inline asm
	shfl.sync.down.b32 %r188, %r189, %r190, %r201, %r202;
	// inline asm
	add.s32 	%r205, %r177, 4;
	setp.lt.s32	%p18, %r205, 32;
	setp.lt.u32	%p19, %r189, %r188;
	and.pred  	%p20, %p19, %p18;
	selp.b32	%r194, %r188, %r189, %p20;
	mov.u32 	%r195, 8;
	// inline asm
	shfl.sync.down.b32 %r193, %r194, %r195, %r201, %r202;
	// inline asm
	add.s32 	%r206, %r177, 8;
	setp.lt.s32	%p21, %r206, 32;
	setp.lt.u32	%p22, %r194, %r193;
	and.pred  	%p23, %p22, %p21;
	selp.b32	%r199, %r193, %r194, %p23;
	mov.u32 	%r200, 16;
	// inline asm
	shfl.sync.down.b32 %r198, %r199, %r200, %r201, %r202;
	// inline asm
	add.s32 	%r207, %r177, 16;
	setp.lt.s32	%p24, %r207, 32;
	setp.lt.u32	%p25, %r199, %r198;
	and.pred  	%p26, %p25, %p24;
	selp.b32	%r362, %r198, %r199, %p26;
	setp.ne.s32	%p27, %r177, 0;
	@%p27 bra 	BB25_23;

	shr.s32 	%r208, %r361, 31;
	shr.u32 	%r209, %r208, 27;
	add.s32 	%r210, %r361, %r209;
	shr.s32 	%r211, %r210, 5;
	shl.b32 	%r212, %r211, 2;
	mov.u32 	%r213, _ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_jEEvT0_T1_T2_T3_T4_E12temp_storage;
	add.s32 	%r214, %r213, %r212;
	st.shared.u32 	[%r214+8], %r362;

BB25_23:
	bar.sync 	0;
	setp.ne.s32	%p28, %r361, 0;
	@%p28 bra 	BB25_48;

	ld.shared.u32 	%r216, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+12];
	max.u32 	%r217, %r216, %r362;
	ld.shared.u32 	%r218, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+16];
	max.u32 	%r219, %r218, %r217;
	ld.shared.u32 	%r220, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+20];
	max.u32 	%r221, %r220, %r219;
	ld.shared.u32 	%r222, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+24];
	max.u32 	%r223, %r222, %r221;
	ld.shared.u32 	%r224, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+28];
	max.u32 	%r225, %r224, %r223;
	ld.shared.u32 	%r226, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+32];
	max.u32 	%r227, %r226, %r225;
	ld.shared.u32 	%r228, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+36];
	max.u32 	%r362, %r228, %r227;

BB25_47:
	mov.u32 	%r361, 0;

BB25_48:
	setp.ne.s32	%p93, %r361, 0;
	@%p93 bra 	BB25_52;

	max.u32 	%r334, %r362, %r67;
	st.global.u32 	[%rd1], %r334;

BB25_52:
	ret;
}

	// .weak	_ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_
.weak .entry _ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_(
	.param .align 8 .b8 _ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3__param_0[8],
	.param .u64 _ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3__param_1,
	.param .u64 _ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3__param_2,
	.param .align 8 .b8 _ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3__param_3[80],
	.param .align 1 .b8 _ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3__param_4[1]
)
.maxntid 256, 1, 1
{
	.reg .pred 	%p<93>;
	.reg .b32 	%r<349>;
	.reg .b64 	%rd<169>;


	ld.param.u64 	%rd1, [_ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3__param_0];
	ld.param.u64 	%rd16, [_ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3__param_1];
	ld.param.u64 	%rd4, [_ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3__param_3+40];
	ld.param.u32 	%r68, [_ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3__param_3+48];
	mul.lo.s32 	%r69, %r68, 5120;
	cvt.s64.s32	%rd2, %r69;
	mov.u32 	%r1, %ctaid.x;
	mul.lo.s32 	%r70, %r1, 5120;
	cvt.s64.s32	%rd3, %r70;
	add.s64 	%rd17, %rd3, 5120;
	setp.gt.s64	%p1, %rd17, %rd4;
	mov.u32 	%r347, %tid.x;
	@%p1 bra 	BB26_23;
	bra.uni 	BB26_1;

BB26_23:
	sub.s64 	%rd129, %rd4, %rd3;
	cvt.u32.u64	%r30, %rd129;
	setp.ge.s32	%p28, %r347, %r30;
	mov.u32 	%r34, %r347;
	@%p28 bra 	BB26_25;

	cvt.s64.s32	%rd130, %r347;
	add.s64 	%rd131, %rd130, %rd3;
	shl.b64 	%rd132, %rd131, 2;
	add.s64 	%rd133, %rd1, %rd132;
	cvta.to.global.u64 	%rd134, %rd133;
	ld.global.u32 	%r33, [%rd134];
	add.s32 	%r34, %r347, 256;

BB26_25:
	setp.ge.s32	%p29, %r34, %r30;
	@%p29 bra 	BB26_26;

	add.s32 	%r217, %r30, -1;
	sub.s32 	%r218, %r217, %r34;
	shr.u32 	%r219, %r218, 8;
	add.s32 	%r35, %r219, 1;
	and.b32  	%r36, %r35, 3;
	setp.eq.s32	%p30, %r36, 0;
	mov.u32 	%r346, 0;
	@%p30 bra 	BB26_33;

	setp.eq.s32	%p31, %r36, 1;
	@%p31 bra 	BB26_32;

	setp.eq.s32	%p32, %r36, 2;
	@%p32 bra 	BB26_31;

	cvt.s64.s32	%rd136, %r34;
	add.s64 	%rd137, %rd136, %rd3;
	shl.b64 	%rd138, %rd137, 2;
	add.s64 	%rd139, %rd1, %rd138;
	cvta.to.global.u64 	%rd140, %rd139;
	ld.global.u32 	%r220, [%rd140];
	max.u32 	%r33, %r220, %r33;
	add.s32 	%r34, %r34, 256;

BB26_31:
	cvt.s64.s32	%rd141, %r34;
	add.s64 	%rd142, %rd141, %rd3;
	shl.b64 	%rd143, %rd142, 2;
	add.s64 	%rd144, %rd1, %rd143;
	cvta.to.global.u64 	%rd145, %rd144;
	ld.global.u32 	%r221, [%rd145];
	max.u32 	%r33, %r221, %r33;
	add.s32 	%r34, %r34, 256;

BB26_32:
	cvt.s64.s32	%rd146, %r34;
	add.s64 	%rd147, %rd146, %rd3;
	shl.b64 	%rd148, %rd147, 2;
	add.s64 	%rd149, %rd1, %rd148;
	cvta.to.global.u64 	%rd150, %rd149;
	ld.global.u32 	%r222, [%rd150];
	max.u32 	%r33, %r222, %r33;
	add.s32 	%r34, %r34, 256;
	mov.u32 	%r346, %r33;

BB26_33:
	setp.lt.u32	%p33, %r35, 4;
	@%p33 bra 	BB26_36;

	cvt.s64.s32	%rd151, %r34;
	add.s64 	%rd153, %rd151, %rd3;
	shl.b64 	%rd154, %rd153, 2;
	add.s64 	%rd168, %rd1, %rd154;
	mov.u32 	%r346, %r33;

BB26_35:
	cvta.to.global.u64 	%rd155, %rd168;
	ld.global.u32 	%r224, [%rd155];
	max.u32 	%r225, %r224, %r346;
	add.s64 	%rd156, %rd168, 1024;
	cvta.to.global.u64 	%rd157, %rd156;
	ld.global.u32 	%r226, [%rd157];
	max.u32 	%r227, %r226, %r225;
	add.s64 	%rd158, %rd168, 2048;
	cvta.to.global.u64 	%rd159, %rd158;
	ld.global.u32 	%r228, [%rd159];
	max.u32 	%r229, %r228, %r227;
	add.s64 	%rd160, %rd168, 3072;
	cvta.to.global.u64 	%rd161, %rd160;
	ld.global.u32 	%r230, [%rd161];
	max.u32 	%r346, %r230, %r229;
	add.s64 	%rd168, %rd168, 4096;
	add.s32 	%r34, %r34, 1024;
	setp.lt.s32	%p34, %r34, %r30;
	@%p34 bra 	BB26_35;
	bra.uni 	BB26_36;

BB26_1:
	cvt.s64.s32	%rd5, %r347;
	add.s64 	%rd18, %rd5, %rd3;
	shl.b64 	%rd19, %rd18, 2;
	add.s64 	%rd20, %rd19, %rd1;
	cvta.to.global.u64 	%rd21, %rd20;
	add.s64 	%rd22, %rd20, 1024;
	cvta.to.global.u64 	%rd23, %rd22;
	add.s64 	%rd24, %rd20, 2048;
	cvta.to.global.u64 	%rd25, %rd24;
	add.s64 	%rd26, %rd20, 3072;
	cvta.to.global.u64 	%rd27, %rd26;
	add.s64 	%rd28, %rd20, 4096;
	cvta.to.global.u64 	%rd29, %rd28;
	add.s64 	%rd30, %rd20, 5120;
	cvta.to.global.u64 	%rd31, %rd30;
	add.s64 	%rd32, %rd20, 6144;
	cvta.to.global.u64 	%rd33, %rd32;
	add.s64 	%rd34, %rd20, 7168;
	cvta.to.global.u64 	%rd35, %rd34;
	add.s64 	%rd36, %rd20, 8192;
	cvta.to.global.u64 	%rd37, %rd36;
	add.s64 	%rd38, %rd20, 9216;
	cvta.to.global.u64 	%rd39, %rd38;
	add.s64 	%rd40, %rd20, 10240;
	cvta.to.global.u64 	%rd41, %rd40;
	add.s64 	%rd42, %rd20, 11264;
	cvta.to.global.u64 	%rd43, %rd42;
	add.s64 	%rd44, %rd20, 12288;
	cvta.to.global.u64 	%rd45, %rd44;
	add.s64 	%rd46, %rd20, 13312;
	cvta.to.global.u64 	%rd47, %rd46;
	add.s64 	%rd48, %rd20, 14336;
	cvta.to.global.u64 	%rd49, %rd48;
	add.s64 	%rd50, %rd20, 15360;
	cvta.to.global.u64 	%rd51, %rd50;
	add.s64 	%rd52, %rd20, 16384;
	cvta.to.global.u64 	%rd53, %rd52;
	add.s64 	%rd54, %rd20, 17408;
	cvta.to.global.u64 	%rd55, %rd54;
	add.s64 	%rd56, %rd20, 18432;
	cvta.to.global.u64 	%rd57, %rd56;
	add.s64 	%rd58, %rd20, 19456;
	cvta.to.global.u64 	%rd59, %rd58;
	ld.global.u32 	%r71, [%rd23];
	ld.global.u32 	%r72, [%rd21];
	max.u32 	%r73, %r71, %r72;
	ld.global.u32 	%r74, [%rd25];
	max.u32 	%r75, %r74, %r73;
	ld.global.u32 	%r76, [%rd27];
	max.u32 	%r77, %r76, %r75;
	ld.global.u32 	%r78, [%rd29];
	max.u32 	%r79, %r78, %r77;
	ld.global.u32 	%r80, [%rd31];
	max.u32 	%r81, %r80, %r79;
	ld.global.u32 	%r82, [%rd33];
	max.u32 	%r83, %r82, %r81;
	ld.global.u32 	%r84, [%rd35];
	max.u32 	%r85, %r84, %r83;
	ld.global.u32 	%r86, [%rd37];
	max.u32 	%r87, %r86, %r85;
	ld.global.u32 	%r88, [%rd39];
	max.u32 	%r89, %r88, %r87;
	ld.global.u32 	%r90, [%rd41];
	max.u32 	%r91, %r90, %r89;
	ld.global.u32 	%r92, [%rd43];
	max.u32 	%r93, %r92, %r91;
	ld.global.u32 	%r94, [%rd45];
	max.u32 	%r95, %r94, %r93;
	ld.global.u32 	%r96, [%rd47];
	max.u32 	%r97, %r96, %r95;
	ld.global.u32 	%r98, [%rd49];
	max.u32 	%r99, %r98, %r97;
	ld.global.u32 	%r100, [%rd51];
	max.u32 	%r101, %r100, %r99;
	ld.global.u32 	%r102, [%rd53];
	max.u32 	%r103, %r102, %r101;
	ld.global.u32 	%r104, [%rd55];
	max.u32 	%r105, %r104, %r103;
	ld.global.u32 	%r106, [%rd57];
	max.u32 	%r107, %r106, %r105;
	ld.global.u32 	%r108, [%rd59];
	max.u32 	%r6, %r108, %r107;
	add.s64 	%rd166, %rd3, %rd2;
	add.s64 	%rd60, %rd166, 5120;
	setp.gt.s64	%p2, %rd60, %rd4;
	@%p2 bra 	BB26_3;

BB26_2:
	add.s64 	%rd61, %rd5, %rd166;
	shl.b64 	%rd62, %rd61, 2;
	add.s64 	%rd63, %rd62, %rd1;
	cvta.to.global.u64 	%rd64, %rd63;
	add.s64 	%rd65, %rd63, 1024;
	cvta.to.global.u64 	%rd66, %rd65;
	add.s64 	%rd67, %rd63, 2048;
	cvta.to.global.u64 	%rd68, %rd67;
	add.s64 	%rd69, %rd63, 3072;
	cvta.to.global.u64 	%rd70, %rd69;
	add.s64 	%rd71, %rd63, 4096;
	cvta.to.global.u64 	%rd72, %rd71;
	add.s64 	%rd73, %rd63, 5120;
	cvta.to.global.u64 	%rd74, %rd73;
	add.s64 	%rd75, %rd63, 6144;
	cvta.to.global.u64 	%rd76, %rd75;
	add.s64 	%rd77, %rd63, 7168;
	cvta.to.global.u64 	%rd78, %rd77;
	add.s64 	%rd79, %rd63, 8192;
	cvta.to.global.u64 	%rd80, %rd79;
	add.s64 	%rd81, %rd63, 9216;
	cvta.to.global.u64 	%rd82, %rd81;
	add.s64 	%rd83, %rd63, 10240;
	cvta.to.global.u64 	%rd84, %rd83;
	add.s64 	%rd85, %rd63, 11264;
	cvta.to.global.u64 	%rd86, %rd85;
	add.s64 	%rd87, %rd63, 12288;
	cvta.to.global.u64 	%rd88, %rd87;
	add.s64 	%rd89, %rd63, 13312;
	cvta.to.global.u64 	%rd90, %rd89;
	add.s64 	%rd91, %rd63, 14336;
	cvta.to.global.u64 	%rd92, %rd91;
	add.s64 	%rd93, %rd63, 15360;
	cvta.to.global.u64 	%rd94, %rd93;
	add.s64 	%rd95, %rd63, 16384;
	cvta.to.global.u64 	%rd96, %rd95;
	add.s64 	%rd97, %rd63, 17408;
	cvta.to.global.u64 	%rd98, %rd97;
	add.s64 	%rd99, %rd63, 18432;
	cvta.to.global.u64 	%rd100, %rd99;
	add.s64 	%rd101, %rd63, 19456;
	cvta.to.global.u64 	%rd102, %rd101;
	ld.global.u32 	%r109, [%rd64];
	max.u32 	%r110, %r109, %r6;
	ld.global.u32 	%r111, [%rd66];
	max.u32 	%r112, %r111, %r110;
	ld.global.u32 	%r113, [%rd68];
	max.u32 	%r114, %r113, %r112;
	ld.global.u32 	%r115, [%rd70];
	max.u32 	%r116, %r115, %r114;
	ld.global.u32 	%r117, [%rd72];
	max.u32 	%r118, %r117, %r116;
	ld.global.u32 	%r119, [%rd74];
	max.u32 	%r120, %r119, %r118;
	ld.global.u32 	%r121, [%rd76];
	max.u32 	%r122, %r121, %r120;
	ld.global.u32 	%r123, [%rd78];
	max.u32 	%r124, %r123, %r122;
	ld.global.u32 	%r125, [%rd80];
	max.u32 	%r126, %r125, %r124;
	ld.global.u32 	%r127, [%rd82];
	max.u32 	%r128, %r127, %r126;
	ld.global.u32 	%r129, [%rd84];
	max.u32 	%r130, %r129, %r128;
	ld.global.u32 	%r131, [%rd86];
	max.u32 	%r132, %r131, %r130;
	ld.global.u32 	%r133, [%rd88];
	max.u32 	%r134, %r133, %r132;
	ld.global.u32 	%r135, [%rd90];
	max.u32 	%r136, %r135, %r134;
	ld.global.u32 	%r137, [%rd92];
	max.u32 	%r138, %r137, %r136;
	ld.global.u32 	%r139, [%rd94];
	max.u32 	%r140, %r139, %r138;
	ld.global.u32 	%r141, [%rd96];
	max.u32 	%r142, %r141, %r140;
	ld.global.u32 	%r143, [%rd98];
	max.u32 	%r144, %r143, %r142;
	ld.global.u32 	%r145, [%rd100];
	max.u32 	%r146, %r145, %r144;
	ld.global.u32 	%r147, [%rd102];
	max.u32 	%r6, %r147, %r146;
	add.s64 	%rd166, %rd166, %rd2;
	add.s64 	%rd103, %rd166, 5120;
	setp.le.s64	%p3, %rd103, %rd4;
	@%p3 bra 	BB26_2;

BB26_3:
	setp.le.s64	%p4, %rd4, %rd166;
	@%p4 bra 	BB26_4;

	sub.s64 	%rd104, %rd4, %rd166;
	cvt.u32.u64	%r7, %rd104;
	setp.ge.s32	%p5, %r347, %r7;
	@%p5 bra 	BB26_6;

	add.s32 	%r149, %r7, -1;
	sub.s32 	%r150, %r149, %r347;
	shr.u32 	%r151, %r150, 8;
	add.s32 	%r8, %r151, 1;
	and.b32  	%r9, %r8, 3;
	setp.eq.s32	%p6, %r9, 0;
	mov.u32 	%r334, 0;
	@%p6 bra 	BB26_8;

	setp.eq.s32	%p7, %r9, 1;
	@%p7 bra 	BB26_10;
	bra.uni 	BB26_11;

BB26_10:
	mov.u32 	%r327, %r347;
	bra.uni 	BB26_15;

BB26_26:
	mov.u32 	%r346, %r33;

BB26_36:
	// inline asm
	mov.u32 %r231, %laneid;
	// inline asm
	add.s32 	%r56, %r231, 2;
	add.s32 	%r57, %r231, 4;
	add.s32 	%r58, %r231, 8;
	add.s32 	%r59, %r231, 16;
	shr.s32 	%r232, %r347, 31;
	shr.u32 	%r233, %r232, 27;
	add.s32 	%r234, %r347, %r233;
	shr.s32 	%r60, %r234, 5;
	shl.b32 	%r235, %r60, 2;
	mov.u32 	%r236, _ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage;
	add.s32 	%r237, %r236, %r235;
	setp.gt.s32	%p35, %r30, 255;
	@%p35 bra 	BB26_41;
	bra.uni 	BB26_37;

BB26_41:
	mov.u32 	%r283, 1;
	mov.u32 	%r304, 31;
	mov.u32 	%r305, -1;
	// inline asm
	shfl.sync.down.b32 %r281, %r346, %r283, %r304, %r305;
	// inline asm
	add.s32 	%r306, %r231, 1;
	setp.lt.s32	%p75, %r306, 32;
	setp.lt.u32	%p76, %r346, %r281;
	and.pred  	%p77, %p76, %p75;
	selp.b32	%r287, %r281, %r346, %p77;
	mov.u32 	%r288, 2;
	// inline asm
	shfl.sync.down.b32 %r286, %r287, %r288, %r304, %r305;
	// inline asm
	setp.lt.u32	%p78, %r287, %r286;
	setp.lt.s32	%p79, %r56, 32;
	and.pred  	%p80, %p78, %p79;
	selp.b32	%r292, %r286, %r287, %p80;
	mov.u32 	%r293, 4;
	// inline asm
	shfl.sync.down.b32 %r291, %r292, %r293, %r304, %r305;
	// inline asm
	setp.lt.u32	%p81, %r292, %r291;
	setp.lt.s32	%p82, %r57, 32;
	and.pred  	%p83, %p81, %p82;
	selp.b32	%r297, %r291, %r292, %p83;
	mov.u32 	%r298, 8;
	// inline asm
	shfl.sync.down.b32 %r296, %r297, %r298, %r304, %r305;
	// inline asm
	setp.lt.u32	%p84, %r297, %r296;
	setp.lt.s32	%p85, %r58, 32;
	and.pred  	%p86, %p84, %p85;
	selp.b32	%r302, %r296, %r297, %p86;
	mov.u32 	%r303, 16;
	// inline asm
	shfl.sync.down.b32 %r301, %r302, %r303, %r304, %r305;
	// inline asm
	setp.lt.u32	%p87, %r302, %r301;
	setp.lt.s32	%p88, %r59, 32;
	and.pred  	%p89, %p87, %p88;
	selp.b32	%r348, %r301, %r302, %p89;
	setp.ne.s32	%p90, %r231, 0;
	@%p90 bra 	BB26_43;

	add.s32 	%r322, %r237, 8;
	st.shared.u32 	[%r322], %r348;

BB26_43:
	bar.sync 	0;
	setp.ne.s32	%p91, %r347, 0;
	@%p91 bra 	BB26_46;

	ld.shared.u32 	%r308, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+12];
	max.u32 	%r309, %r308, %r348;
	ld.shared.u32 	%r310, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+16];
	max.u32 	%r311, %r310, %r309;
	ld.shared.u32 	%r312, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+20];
	max.u32 	%r313, %r312, %r311;
	ld.shared.u32 	%r314, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+24];
	max.u32 	%r315, %r314, %r313;
	ld.shared.u32 	%r316, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+28];
	max.u32 	%r317, %r316, %r315;
	ld.shared.u32 	%r318, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+32];
	max.u32 	%r319, %r318, %r317;
	ld.shared.u32 	%r320, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+36];
	max.u32 	%r348, %r320, %r319;
	bra.uni 	BB26_45;

BB26_4:
	mov.u32 	%r334, %r6;
	bra.uni 	BB26_19;

BB26_37:
	shl.b32 	%r263, %r60, 5;
	add.s32 	%r264, %r263, 32;
	setp.gt.s32	%p36, %r264, %r30;
	add.s32 	%r265, %r30, -1;
	mov.u32 	%r262, -1;
	sub.s32 	%r266, %r265, %r263;
	selp.b32	%r261, %r266, 31, %p36;
	mov.u32 	%r240, 1;
	// inline asm
	shfl.sync.down.b32 %r238, %r346, %r240, %r261, %r262;
	// inline asm
	setp.lt.s32	%p37, %r231, %r261;
	setp.lt.u32	%p38, %r346, %r238;
	and.pred  	%p39, %p38, %p37;
	selp.b32	%r244, %r238, %r346, %p39;
	mov.u32 	%r245, 2;
	// inline asm
	shfl.sync.down.b32 %r243, %r244, %r245, %r261, %r262;
	// inline asm
	setp.lt.u32	%p40, %r244, %r243;
	setp.le.s32	%p41, %r56, %r261;
	and.pred  	%p42, %p40, %p41;
	selp.b32	%r249, %r243, %r244, %p42;
	mov.u32 	%r250, 4;
	// inline asm
	shfl.sync.down.b32 %r248, %r249, %r250, %r261, %r262;
	// inline asm
	setp.lt.u32	%p43, %r249, %r248;
	setp.le.s32	%p44, %r57, %r261;
	and.pred  	%p45, %p43, %p44;
	selp.b32	%r254, %r248, %r249, %p45;
	mov.u32 	%r255, 8;
	// inline asm
	shfl.sync.down.b32 %r253, %r254, %r255, %r261, %r262;
	// inline asm
	setp.lt.u32	%p46, %r254, %r253;
	setp.le.s32	%p47, %r58, %r261;
	and.pred  	%p48, %p46, %p47;
	selp.b32	%r259, %r253, %r254, %p48;
	mov.u32 	%r260, 16;
	// inline asm
	shfl.sync.down.b32 %r258, %r259, %r260, %r261, %r262;
	// inline asm
	setp.lt.u32	%p49, %r259, %r258;
	setp.le.s32	%p50, %r59, %r261;
	and.pred  	%p51, %p49, %p50;
	selp.b32	%r348, %r258, %r259, %p51;
	setp.ne.s32	%p52, %r231, 0;
	@%p52 bra 	BB26_39;

	add.s32 	%r321, %r237, 8;
	st.shared.u32 	[%r321], %r348;

BB26_39:
	bar.sync 	0;
	setp.ne.s32	%p53, %r347, 0;
	@%p53 bra 	BB26_46;

	setp.gt.s32	%p54, %r30, 32;
	ld.shared.u32 	%r268, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+12];
	setp.lt.u32	%p55, %r348, %r268;
	and.pred  	%p56, %p55, %p54;
	selp.b32	%r269, %r268, %r348, %p56;
	ld.shared.u32 	%r270, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+16];
	setp.lt.u32	%p57, %r269, %r270;
	setp.gt.s32	%p58, %r30, 64;
	and.pred  	%p59, %p57, %p58;
	selp.b32	%r271, %r270, %r269, %p59;
	ld.shared.u32 	%r272, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+20];
	setp.lt.u32	%p60, %r271, %r272;
	setp.gt.s32	%p61, %r30, 96;
	and.pred  	%p62, %p60, %p61;
	selp.b32	%r273, %r272, %r271, %p62;
	ld.shared.u32 	%r274, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+24];
	setp.lt.u32	%p63, %r273, %r274;
	setp.gt.s32	%p64, %r30, 128;
	and.pred  	%p65, %p63, %p64;
	selp.b32	%r275, %r274, %r273, %p65;
	ld.shared.u32 	%r276, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+28];
	setp.lt.u32	%p66, %r275, %r276;
	setp.gt.s32	%p67, %r30, 160;
	and.pred  	%p68, %p66, %p67;
	selp.b32	%r277, %r276, %r275, %p68;
	ld.shared.u32 	%r278, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+32];
	setp.lt.u32	%p69, %r277, %r278;
	setp.gt.s32	%p70, %r30, 192;
	and.pred  	%p71, %p69, %p70;
	selp.b32	%r279, %r278, %r277, %p71;
	ld.shared.u32 	%r280, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+36];
	setp.lt.u32	%p72, %r279, %r280;
	setp.gt.s32	%p73, %r30, 224;
	and.pred  	%p74, %p72, %p73;
	selp.b32	%r348, %r280, %r279, %p74;
	bra.uni 	BB26_45;

BB26_6:
	mov.u32 	%r334, %r6;
	bra.uni 	BB26_19;

BB26_8:
	mov.u32 	%r332, %r347;
	bra.uni 	BB26_16;

BB26_11:
	setp.eq.s32	%p8, %r9, 2;
	@%p8 bra 	BB26_12;
	bra.uni 	BB26_13;

BB26_12:
	mov.u32 	%r325, %r347;
	bra.uni 	BB26_14;

BB26_13:
	add.s64 	%rd105, %rd5, %rd166;
	shl.b64 	%rd106, %rd105, 2;
	add.s64 	%rd107, %rd1, %rd106;
	cvta.to.global.u64 	%rd108, %rd107;
	ld.global.u32 	%r152, [%rd108];
	max.u32 	%r6, %r152, %r6;
	add.s32 	%r325, %r347, 256;

BB26_14:
	cvt.s64.s32	%rd109, %r325;
	add.s64 	%rd110, %rd109, %rd166;
	shl.b64 	%rd111, %rd110, 2;
	add.s64 	%rd112, %rd1, %rd111;
	cvta.to.global.u64 	%rd113, %rd112;
	ld.global.u32 	%r153, [%rd113];
	max.u32 	%r6, %r153, %r6;
	add.s32 	%r327, %r325, 256;

BB26_15:
	cvt.s64.s32	%rd114, %r327;
	add.s64 	%rd115, %rd114, %rd166;
	shl.b64 	%rd116, %rd115, 2;
	add.s64 	%rd117, %rd1, %rd116;
	cvta.to.global.u64 	%rd118, %rd117;
	ld.global.u32 	%r154, [%rd118];
	max.u32 	%r6, %r154, %r6;
	add.s32 	%r332, %r327, 256;
	mov.u32 	%r334, %r6;

BB26_16:
	setp.lt.u32	%p9, %r8, 4;
	@%p9 bra 	BB26_19;

	cvt.s64.s32	%rd119, %r332;
	add.s64 	%rd120, %rd166, %rd119;
	shl.b64 	%rd121, %rd120, 2;
	add.s64 	%rd167, %rd1, %rd121;
	mov.u32 	%r334, %r6;

BB26_18:
	cvta.to.global.u64 	%rd122, %rd167;
	ld.global.u32 	%r155, [%rd122];
	max.u32 	%r156, %r155, %r334;
	add.s64 	%rd123, %rd167, 1024;
	cvta.to.global.u64 	%rd124, %rd123;
	ld.global.u32 	%r157, [%rd124];
	max.u32 	%r158, %r157, %r156;
	add.s64 	%rd125, %rd167, 2048;
	cvta.to.global.u64 	%rd126, %rd125;
	ld.global.u32 	%r159, [%rd126];
	max.u32 	%r160, %r159, %r158;
	add.s64 	%rd127, %rd167, 3072;
	cvta.to.global.u64 	%rd128, %rd127;
	ld.global.u32 	%r161, [%rd128];
	max.u32 	%r334, %r161, %r160;
	add.s64 	%rd167, %rd167, 4096;
	add.s32 	%r332, %r332, 1024;
	setp.lt.s32	%p10, %r332, %r7;
	@%p10 bra 	BB26_18;

BB26_19:
	// inline asm
	mov.u32 %r162, %laneid;
	// inline asm
	mov.u32 	%r165, 1;
	mov.u32 	%r186, 31;
	mov.u32 	%r187, -1;
	// inline asm
	shfl.sync.down.b32 %r163, %r334, %r165, %r186, %r187;
	// inline asm
	add.s32 	%r188, %r162, 1;
	setp.lt.s32	%p11, %r188, 32;
	setp.lt.u32	%p12, %r334, %r163;
	and.pred  	%p13, %p12, %p11;
	selp.b32	%r169, %r163, %r334, %p13;
	mov.u32 	%r170, 2;
	// inline asm
	shfl.sync.down.b32 %r168, %r169, %r170, %r186, %r187;
	// inline asm
	add.s32 	%r189, %r162, 2;
	setp.lt.s32	%p14, %r189, 32;
	setp.lt.u32	%p15, %r169, %r168;
	and.pred  	%p16, %p15, %p14;
	selp.b32	%r174, %r168, %r169, %p16;
	mov.u32 	%r175, 4;
	// inline asm
	shfl.sync.down.b32 %r173, %r174, %r175, %r186, %r187;
	// inline asm
	add.s32 	%r190, %r162, 4;
	setp.lt.s32	%p17, %r190, 32;
	setp.lt.u32	%p18, %r174, %r173;
	and.pred  	%p19, %p18, %p17;
	selp.b32	%r179, %r173, %r174, %p19;
	mov.u32 	%r180, 8;
	// inline asm
	shfl.sync.down.b32 %r178, %r179, %r180, %r186, %r187;
	// inline asm
	add.s32 	%r191, %r162, 8;
	setp.lt.s32	%p20, %r191, 32;
	setp.lt.u32	%p21, %r179, %r178;
	and.pred  	%p22, %p21, %p20;
	selp.b32	%r184, %r178, %r179, %p22;
	mov.u32 	%r185, 16;
	// inline asm
	shfl.sync.down.b32 %r183, %r184, %r185, %r186, %r187;
	// inline asm
	add.s32 	%r192, %r162, 16;
	setp.lt.s32	%p23, %r192, 32;
	setp.lt.u32	%p24, %r184, %r183;
	and.pred  	%p25, %p24, %p23;
	selp.b32	%r348, %r183, %r184, %p25;
	setp.ne.s32	%p26, %r162, 0;
	@%p26 bra 	BB26_21;

	shr.s32 	%r193, %r347, 31;
	shr.u32 	%r194, %r193, 27;
	add.s32 	%r195, %r347, %r194;
	shr.s32 	%r196, %r195, 5;
	shl.b32 	%r197, %r196, 2;
	mov.u32 	%r198, _ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage;
	add.s32 	%r199, %r198, %r197;
	st.shared.u32 	[%r199+8], %r348;

BB26_21:
	bar.sync 	0;
	setp.ne.s32	%p27, %r347, 0;
	@%p27 bra 	BB26_46;

	ld.shared.u32 	%r201, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+12];
	max.u32 	%r202, %r201, %r348;
	ld.shared.u32 	%r203, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+16];
	max.u32 	%r204, %r203, %r202;
	ld.shared.u32 	%r205, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+20];
	max.u32 	%r206, %r205, %r204;
	ld.shared.u32 	%r207, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+24];
	max.u32 	%r208, %r207, %r206;
	ld.shared.u32 	%r209, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+28];
	max.u32 	%r210, %r209, %r208;
	ld.shared.u32 	%r211, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+32];
	max.u32 	%r212, %r211, %r210;
	ld.shared.u32 	%r213, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+36];
	max.u32 	%r348, %r213, %r212;

BB26_45:
	mov.u32 	%r347, 0;

BB26_46:
	setp.ne.s32	%p92, %r347, 0;
	@%p92 bra 	BB26_48;

	cvta.to.global.u64 	%rd162, %rd16;
	mul.wide.u32 	%rd163, %r1, 4;
	add.s64 	%rd164, %rd162, %rd163;
	st.global.u32 	[%rd164], %r348;

BB26_48:
	ret;
}

	// .weak	_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4_
.weak .entry _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4_(
	.param .u64 _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4__param_0,
	.param .u64 _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4__param_1,
	.param .u64 _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4__param_2,
	.param .align 1 .b8 _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4__param_3[1],
	.param .u32 _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4__param_4
)
.maxntid 256, 1, 1
.minnctapersm 1
{
	.reg .pred 	%p<187>;
	.reg .b32 	%r<704>;
	.reg .b64 	%rd<211>;


	ld.param.u64 	%rd31, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4__param_0];
	ld.param.u64 	%rd33, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4__param_1];
	ld.param.u64 	%rd32, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4__param_2];
	ld.param.u32 	%r130, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4__param_4];
	cvta.to.global.u64 	%rd1, %rd33;
	mov.u32 	%r702, %tid.x;
	setp.eq.s64	%p1, %rd32, 0;
	@%p1 bra 	BB27_97;

	and.b64  	%rd34, %rd31, 15;
	setp.eq.s64	%p2, %rd34, 0;
	@%p2 bra 	BB27_48;

	setp.lt.s64	%p3, %rd32, 5120;
	@%p3 bra 	BB27_26;
	bra.uni 	BB27_3;

BB27_26:
	cvt.u32.u64	%r29, %rd32;
	setp.ge.s32	%p30, %r702, %r29;
	mov.u32 	%r33, %r702;
	@%p30 bra 	BB27_28;

	mul.wide.s32 	%rd119, %r702, 4;
	add.s64 	%rd118, %rd31, %rd119;
	// inline asm
	ld.global.nc.u32 %r32, [%rd118];
	// inline asm
	add.s32 	%r33, %r702, 256;

BB27_28:
	setp.ge.s32	%p31, %r33, %r29;
	@%p31 bra 	BB27_29;

	add.s32 	%r295, %r29, -1;
	sub.s32 	%r296, %r295, %r33;
	shr.u32 	%r297, %r296, 8;
	add.s32 	%r34, %r297, 1;
	and.b32  	%r35, %r34, 3;
	setp.eq.s32	%p32, %r35, 0;
	mov.u32 	%r677, 0;
	@%p32 bra 	BB27_36;

	setp.eq.s32	%p33, %r35, 1;
	@%p33 bra 	BB27_35;

	setp.eq.s32	%p34, %r35, 2;
	@%p34 bra 	BB27_34;

	mul.wide.s32 	%rd121, %r33, 4;
	add.s64 	%rd120, %rd31, %rd121;
	// inline asm
	ld.global.nc.u32 %r298, [%rd120];
	// inline asm
	max.u32 	%r32, %r298, %r32;
	add.s32 	%r33, %r33, 256;

BB27_34:
	mul.wide.s32 	%rd123, %r33, 4;
	add.s64 	%rd122, %rd31, %rd123;
	// inline asm
	ld.global.nc.u32 %r299, [%rd122];
	// inline asm
	max.u32 	%r32, %r299, %r32;
	add.s32 	%r33, %r33, 256;

BB27_35:
	mul.wide.s32 	%rd125, %r33, 4;
	add.s64 	%rd124, %rd31, %rd125;
	// inline asm
	ld.global.nc.u32 %r300, [%rd124];
	// inline asm
	max.u32 	%r32, %r300, %r32;
	add.s32 	%r33, %r33, 256;
	mov.u32 	%r677, %r32;

BB27_36:
	setp.lt.u32	%p35, %r34, 4;
	@%p35 bra 	BB27_39;

	mul.wide.s32 	%rd126, %r33, 4;
	add.s64 	%rd204, %rd31, %rd126;
	mov.u32 	%r677, %r32;

BB27_38:
	// inline asm
	ld.global.nc.u32 %r301, [%rd204];
	// inline asm
	max.u32 	%r305, %r301, %r677;
	add.s64 	%rd128, %rd204, 1024;
	// inline asm
	ld.global.nc.u32 %r302, [%rd128];
	// inline asm
	max.u32 	%r306, %r302, %r305;
	add.s64 	%rd129, %rd204, 2048;
	// inline asm
	ld.global.nc.u32 %r303, [%rd129];
	// inline asm
	max.u32 	%r307, %r303, %r306;
	add.s64 	%rd130, %rd204, 3072;
	// inline asm
	ld.global.nc.u32 %r304, [%rd130];
	// inline asm
	max.u32 	%r677, %r304, %r307;
	add.s64 	%rd204, %rd204, 4096;
	add.s32 	%r33, %r33, 1024;
	setp.lt.s32	%p36, %r33, %r29;
	@%p36 bra 	BB27_38;
	bra.uni 	BB27_39;

BB27_97:
	setp.ne.s32	%p186, %r702, 0;
	@%p186 bra 	BB27_99;

	st.global.u32 	[%rd1], %r130;
	bra.uni 	BB27_99;

BB27_48:
	setp.lt.s64	%p94, %rd32, 5120;
	@%p94 bra 	BB27_72;
	bra.uni 	BB27_49;

BB27_72:
	cvt.u32.u64	%r92, %rd32;
	setp.ge.s32	%p121, %r702, %r92;
	mov.u32 	%r96, %r702;
	@%p121 bra 	BB27_74;

	mul.wide.s32 	%rd187, %r702, 4;
	add.s64 	%rd186, %rd31, %rd187;
	// inline asm
	ld.global.nc.u32 %r95, [%rd186];
	// inline asm
	add.s32 	%r96, %r702, 256;

BB27_74:
	setp.ge.s32	%p122, %r96, %r92;
	@%p122 bra 	BB27_75;

	add.s32 	%r546, %r92, -1;
	sub.s32 	%r547, %r546, %r96;
	shr.u32 	%r548, %r547, 8;
	add.s32 	%r97, %r548, 1;
	and.b32  	%r98, %r97, 3;
	setp.eq.s32	%p123, %r98, 0;
	mov.u32 	%r701, 0;
	@%p123 bra 	BB27_82;

	setp.eq.s32	%p124, %r98, 1;
	@%p124 bra 	BB27_81;

	setp.eq.s32	%p125, %r98, 2;
	@%p125 bra 	BB27_80;

	mul.wide.s32 	%rd189, %r96, 4;
	add.s64 	%rd188, %rd31, %rd189;
	// inline asm
	ld.global.nc.u32 %r549, [%rd188];
	// inline asm
	max.u32 	%r95, %r549, %r95;
	add.s32 	%r96, %r96, 256;

BB27_80:
	mul.wide.s32 	%rd191, %r96, 4;
	add.s64 	%rd190, %rd31, %rd191;
	// inline asm
	ld.global.nc.u32 %r550, [%rd190];
	// inline asm
	max.u32 	%r95, %r550, %r95;
	add.s32 	%r96, %r96, 256;

BB27_81:
	mul.wide.s32 	%rd193, %r96, 4;
	add.s64 	%rd192, %rd31, %rd193;
	// inline asm
	ld.global.nc.u32 %r551, [%rd192];
	// inline asm
	max.u32 	%r95, %r551, %r95;
	add.s32 	%r96, %r96, 256;
	mov.u32 	%r701, %r95;

BB27_82:
	setp.lt.u32	%p126, %r97, 4;
	@%p126 bra 	BB27_85;

	mul.wide.s32 	%rd194, %r96, 4;
	add.s64 	%rd210, %rd31, %rd194;
	mov.u32 	%r701, %r95;

BB27_84:
	// inline asm
	ld.global.nc.u32 %r552, [%rd210];
	// inline asm
	max.u32 	%r556, %r552, %r701;
	add.s64 	%rd196, %rd210, 1024;
	// inline asm
	ld.global.nc.u32 %r553, [%rd196];
	// inline asm
	max.u32 	%r557, %r553, %r556;
	add.s64 	%rd197, %rd210, 2048;
	// inline asm
	ld.global.nc.u32 %r554, [%rd197];
	// inline asm
	max.u32 	%r558, %r554, %r557;
	add.s64 	%rd198, %rd210, 3072;
	// inline asm
	ld.global.nc.u32 %r555, [%rd198];
	// inline asm
	max.u32 	%r701, %r555, %r558;
	add.s64 	%rd210, %rd210, 4096;
	add.s32 	%r96, %r96, 1024;
	setp.lt.s32	%p127, %r96, %r92;
	@%p127 bra 	BB27_84;
	bra.uni 	BB27_85;

BB27_3:
	cvt.s64.s32	%rd2, %r702;
	mul.wide.s32 	%rd56, %r702, 4;
	add.s64 	%rd199, %rd31, %rd56;
	// inline asm
	ld.global.nc.u32 %r131, [%rd199];
	// inline asm
	add.s32 	%r2, %r702, 256;
	mul.wide.s32 	%rd57, %r2, 4;
	add.s64 	%rd36, %rd31, %rd57;
	// inline asm
	ld.global.nc.u32 %r132, [%rd36];
	// inline asm
	add.s32 	%r151, %r702, 512;
	mul.wide.s32 	%rd58, %r151, 4;
	add.s64 	%rd37, %rd31, %rd58;
	// inline asm
	ld.global.nc.u32 %r133, [%rd37];
	// inline asm
	add.s32 	%r152, %r702, 768;
	mul.wide.s32 	%rd59, %r152, 4;
	add.s64 	%rd38, %rd31, %rd59;
	// inline asm
	ld.global.nc.u32 %r134, [%rd38];
	// inline asm
	add.s32 	%r153, %r702, 1024;
	mul.wide.s32 	%rd60, %r153, 4;
	add.s64 	%rd39, %rd31, %rd60;
	// inline asm
	ld.global.nc.u32 %r135, [%rd39];
	// inline asm
	add.s32 	%r154, %r702, 1280;
	mul.wide.s32 	%rd61, %r154, 4;
	add.s64 	%rd40, %rd31, %rd61;
	// inline asm
	ld.global.nc.u32 %r136, [%rd40];
	// inline asm
	add.s32 	%r155, %r702, 1536;
	mul.wide.s32 	%rd62, %r155, 4;
	add.s64 	%rd41, %rd31, %rd62;
	// inline asm
	ld.global.nc.u32 %r137, [%rd41];
	// inline asm
	add.s32 	%r156, %r702, 1792;
	mul.wide.s32 	%rd63, %r156, 4;
	add.s64 	%rd42, %rd31, %rd63;
	// inline asm
	ld.global.nc.u32 %r138, [%rd42];
	// inline asm
	add.s32 	%r157, %r702, 2048;
	mul.wide.s32 	%rd64, %r157, 4;
	add.s64 	%rd43, %rd31, %rd64;
	// inline asm
	ld.global.nc.u32 %r139, [%rd43];
	// inline asm
	add.s32 	%r158, %r702, 2304;
	mul.wide.s32 	%rd65, %r158, 4;
	add.s64 	%rd44, %rd31, %rd65;
	// inline asm
	ld.global.nc.u32 %r140, [%rd44];
	// inline asm
	add.s32 	%r159, %r702, 2560;
	mul.wide.s32 	%rd66, %r159, 4;
	add.s64 	%rd45, %rd31, %rd66;
	// inline asm
	ld.global.nc.u32 %r141, [%rd45];
	// inline asm
	add.s32 	%r160, %r702, 2816;
	mul.wide.s32 	%rd67, %r160, 4;
	add.s64 	%rd46, %rd31, %rd67;
	// inline asm
	ld.global.nc.u32 %r142, [%rd46];
	// inline asm
	add.s32 	%r161, %r702, 3072;
	mul.wide.s32 	%rd68, %r161, 4;
	add.s64 	%rd47, %rd31, %rd68;
	// inline asm
	ld.global.nc.u32 %r143, [%rd47];
	// inline asm
	add.s32 	%r162, %r702, 3328;
	mul.wide.s32 	%rd69, %r162, 4;
	add.s64 	%rd48, %rd31, %rd69;
	// inline asm
	ld.global.nc.u32 %r144, [%rd48];
	// inline asm
	add.s32 	%r163, %r702, 3584;
	mul.wide.s32 	%rd70, %r163, 4;
	add.s64 	%rd49, %rd31, %rd70;
	// inline asm
	ld.global.nc.u32 %r145, [%rd49];
	// inline asm
	add.s32 	%r164, %r702, 3840;
	mul.wide.s32 	%rd71, %r164, 4;
	add.s64 	%rd50, %rd31, %rd71;
	// inline asm
	ld.global.nc.u32 %r146, [%rd50];
	// inline asm
	add.s32 	%r165, %r702, 4096;
	mul.wide.s32 	%rd72, %r165, 4;
	add.s64 	%rd51, %rd31, %rd72;
	// inline asm
	ld.global.nc.u32 %r147, [%rd51];
	// inline asm
	add.s32 	%r166, %r702, 4352;
	mul.wide.s32 	%rd73, %r166, 4;
	add.s64 	%rd52, %rd31, %rd73;
	// inline asm
	ld.global.nc.u32 %r148, [%rd52];
	// inline asm
	add.s32 	%r167, %r702, 4608;
	mul.wide.s32 	%rd74, %r167, 4;
	add.s64 	%rd53, %rd31, %rd74;
	// inline asm
	ld.global.nc.u32 %r149, [%rd53];
	// inline asm
	add.s32 	%r168, %r702, 4864;
	mul.wide.s32 	%rd75, %r168, 4;
	add.s64 	%rd54, %rd31, %rd75;
	// inline asm
	ld.global.nc.u32 %r150, [%rd54];
	// inline asm
	max.u32 	%r169, %r132, %r131;
	max.u32 	%r170, %r133, %r169;
	max.u32 	%r171, %r134, %r170;
	max.u32 	%r172, %r135, %r171;
	max.u32 	%r173, %r136, %r172;
	max.u32 	%r174, %r137, %r173;
	max.u32 	%r175, %r138, %r174;
	max.u32 	%r176, %r139, %r175;
	max.u32 	%r177, %r140, %r176;
	max.u32 	%r178, %r141, %r177;
	max.u32 	%r179, %r142, %r178;
	max.u32 	%r180, %r143, %r179;
	max.u32 	%r181, %r144, %r180;
	max.u32 	%r182, %r145, %r181;
	max.u32 	%r183, %r146, %r182;
	max.u32 	%r184, %r147, %r183;
	max.u32 	%r185, %r148, %r184;
	max.u32 	%r186, %r149, %r185;
	max.u32 	%r6, %r150, %r186;
	setp.lt.s64	%p4, %rd32, 10240;
	mov.u64 	%rd202, 5120;
	@%p4 bra 	BB27_6;

	mov.u64 	%rd201, 10240;
	mov.u64 	%rd202, 5120;

BB27_5:
	add.s64 	%rd8, %rd199, 20480;
	// inline asm
	ld.global.nc.u32 %r187, [%rd8];
	// inline asm
	add.s64 	%rd80, %rd199, 21504;
	// inline asm
	ld.global.nc.u32 %r188, [%rd80];
	// inline asm
	add.s64 	%rd81, %rd199, 22528;
	// inline asm
	ld.global.nc.u32 %r189, [%rd81];
	// inline asm
	add.s64 	%rd82, %rd199, 23552;
	// inline asm
	ld.global.nc.u32 %r190, [%rd82];
	// inline asm
	add.s64 	%rd83, %rd199, 24576;
	// inline asm
	ld.global.nc.u32 %r191, [%rd83];
	// inline asm
	add.s64 	%rd84, %rd199, 25600;
	// inline asm
	ld.global.nc.u32 %r192, [%rd84];
	// inline asm
	add.s64 	%rd85, %rd199, 26624;
	// inline asm
	ld.global.nc.u32 %r193, [%rd85];
	// inline asm
	add.s64 	%rd86, %rd199, 27648;
	// inline asm
	ld.global.nc.u32 %r194, [%rd86];
	// inline asm
	add.s64 	%rd87, %rd199, 28672;
	// inline asm
	ld.global.nc.u32 %r195, [%rd87];
	// inline asm
	add.s64 	%rd88, %rd199, 29696;
	// inline asm
	ld.global.nc.u32 %r196, [%rd88];
	// inline asm
	add.s64 	%rd89, %rd199, 30720;
	// inline asm
	ld.global.nc.u32 %r197, [%rd89];
	// inline asm
	add.s64 	%rd90, %rd199, 31744;
	// inline asm
	ld.global.nc.u32 %r198, [%rd90];
	// inline asm
	add.s64 	%rd91, %rd199, 32768;
	// inline asm
	ld.global.nc.u32 %r199, [%rd91];
	// inline asm
	add.s64 	%rd92, %rd199, 33792;
	// inline asm
	ld.global.nc.u32 %r200, [%rd92];
	// inline asm
	add.s64 	%rd93, %rd199, 34816;
	// inline asm
	ld.global.nc.u32 %r201, [%rd93];
	// inline asm
	add.s64 	%rd94, %rd199, 35840;
	// inline asm
	ld.global.nc.u32 %r202, [%rd94];
	// inline asm
	add.s64 	%rd95, %rd199, 36864;
	// inline asm
	ld.global.nc.u32 %r203, [%rd95];
	// inline asm
	add.s64 	%rd96, %rd199, 37888;
	// inline asm
	ld.global.nc.u32 %r204, [%rd96];
	// inline asm
	add.s64 	%rd97, %rd199, 38912;
	// inline asm
	ld.global.nc.u32 %r205, [%rd97];
	// inline asm
	add.s64 	%rd98, %rd199, 39936;
	// inline asm
	ld.global.nc.u32 %r206, [%rd98];
	// inline asm
	max.u32 	%r207, %r187, %r6;
	max.u32 	%r208, %r188, %r207;
	max.u32 	%r209, %r189, %r208;
	max.u32 	%r210, %r190, %r209;
	max.u32 	%r211, %r191, %r210;
	max.u32 	%r212, %r192, %r211;
	max.u32 	%r213, %r193, %r212;
	max.u32 	%r214, %r194, %r213;
	max.u32 	%r215, %r195, %r214;
	max.u32 	%r216, %r196, %r215;
	max.u32 	%r217, %r197, %r216;
	max.u32 	%r218, %r198, %r217;
	max.u32 	%r219, %r199, %r218;
	max.u32 	%r220, %r200, %r219;
	max.u32 	%r221, %r201, %r220;
	max.u32 	%r222, %r202, %r221;
	max.u32 	%r223, %r203, %r222;
	max.u32 	%r224, %r204, %r223;
	max.u32 	%r225, %r205, %r224;
	max.u32 	%r6, %r206, %r225;
	add.s64 	%rd202, %rd202, 5120;
	add.s64 	%rd201, %rd201, 5120;
	setp.le.s64	%p5, %rd201, %rd32;
	mov.u64 	%rd199, %rd8;
	@%p5 bra 	BB27_5;

BB27_6:
	setp.ge.s64	%p6, %rd202, %rd32;
	@%p6 bra 	BB27_7;

	sub.s64 	%rd99, %rd32, %rd202;
	cvt.u32.u64	%r7, %rd99;
	setp.ge.s32	%p7, %r702, %r7;
	@%p7 bra 	BB27_9;

	add.s32 	%r227, %r7, -1;
	sub.s32 	%r228, %r227, %r702;
	shr.u32 	%r229, %r228, 8;
	add.s32 	%r8, %r229, 1;
	and.b32  	%r9, %r8, 3;
	setp.eq.s32	%p8, %r9, 0;
	mov.u32 	%r665, 0;
	@%p8 bra 	BB27_11;

	setp.eq.s32	%p9, %r9, 1;
	@%p9 bra 	BB27_13;
	bra.uni 	BB27_14;

BB27_13:
	mov.u32 	%r658, %r702;
	bra.uni 	BB27_18;

BB27_49:
	shl.b32 	%r398, %r702, 2;
	mul.wide.u32 	%rd147, %r398, 4;
	add.s64 	%rd205, %rd31, %rd147;
	// inline asm
	ld.global.nc.v2.u64 {%rd131, %rd132}, [%rd205];
	// inline asm
	mov.b64	{%r399, %r400}, %rd131;
	mov.b64	{%r401, %r402}, %rd132;
	add.s64 	%rd136, %rd205, 4096;
	// inline asm
	ld.global.nc.v2.u64 {%rd134, %rd135}, [%rd136];
	// inline asm
	mov.b64	{%r403, %r404}, %rd134;
	mov.b64	{%r405, %r406}, %rd135;
	add.s64 	%rd139, %rd205, 8192;
	// inline asm
	ld.global.nc.v2.u64 {%rd137, %rd138}, [%rd139];
	// inline asm
	mov.b64	{%r407, %r408}, %rd137;
	mov.b64	{%r409, %r410}, %rd138;
	add.s64 	%rd142, %rd205, 12288;
	// inline asm
	ld.global.nc.v2.u64 {%rd140, %rd141}, [%rd142];
	// inline asm
	mov.b64	{%r411, %r412}, %rd140;
	mov.b64	{%r413, %r414}, %rd141;
	add.s64 	%rd145, %rd205, 16384;
	// inline asm
	ld.global.nc.v2.u64 {%rd143, %rd144}, [%rd145];
	// inline asm
	mov.b64	{%r415, %r416}, %rd143;
	mov.b64	{%r417, %r418}, %rd144;
	max.u32 	%r419, %r400, %r399;
	max.u32 	%r420, %r401, %r419;
	max.u32 	%r421, %r402, %r420;
	max.u32 	%r422, %r403, %r421;
	max.u32 	%r423, %r404, %r422;
	max.u32 	%r424, %r405, %r423;
	max.u32 	%r425, %r406, %r424;
	max.u32 	%r426, %r407, %r425;
	max.u32 	%r427, %r408, %r426;
	max.u32 	%r428, %r409, %r427;
	max.u32 	%r429, %r410, %r428;
	max.u32 	%r430, %r411, %r429;
	max.u32 	%r431, %r412, %r430;
	max.u32 	%r432, %r413, %r431;
	max.u32 	%r433, %r414, %r432;
	max.u32 	%r434, %r415, %r433;
	max.u32 	%r435, %r416, %r434;
	max.u32 	%r436, %r417, %r435;
	max.u32 	%r68, %r418, %r436;
	setp.lt.s64	%p95, %rd32, 10240;
	mov.u64 	%rd208, 5120;
	@%p95 bra 	BB27_52;

	mov.u64 	%rd207, 10240;
	mov.u64 	%rd208, 5120;

BB27_51:
	add.s64 	%rd22, %rd205, 20480;
	// inline asm
	ld.global.nc.v2.u64 {%rd151, %rd152}, [%rd22];
	// inline asm
	mov.b64	{%r438, %r439}, %rd151;
	mov.b64	{%r440, %r441}, %rd152;
	add.s64 	%rd156, %rd205, 24576;
	// inline asm
	ld.global.nc.v2.u64 {%rd154, %rd155}, [%rd156];
	// inline asm
	mov.b64	{%r442, %r443}, %rd154;
	mov.b64	{%r444, %r445}, %rd155;
	add.s64 	%rd159, %rd205, 28672;
	// inline asm
	ld.global.nc.v2.u64 {%rd157, %rd158}, [%rd159];
	// inline asm
	mov.b64	{%r446, %r447}, %rd157;
	mov.b64	{%r448, %r449}, %rd158;
	add.s64 	%rd162, %rd205, 32768;
	// inline asm
	ld.global.nc.v2.u64 {%rd160, %rd161}, [%rd162];
	// inline asm
	mov.b64	{%r450, %r451}, %rd160;
	mov.b64	{%r452, %r453}, %rd161;
	add.s64 	%rd165, %rd205, 36864;
	// inline asm
	ld.global.nc.v2.u64 {%rd163, %rd164}, [%rd165];
	// inline asm
	mov.b64	{%r454, %r455}, %rd163;
	mov.b64	{%r456, %r457}, %rd164;
	max.u32 	%r458, %r438, %r68;
	max.u32 	%r459, %r439, %r458;
	max.u32 	%r460, %r440, %r459;
	max.u32 	%r461, %r441, %r460;
	max.u32 	%r462, %r442, %r461;
	max.u32 	%r463, %r443, %r462;
	max.u32 	%r464, %r444, %r463;
	max.u32 	%r465, %r445, %r464;
	max.u32 	%r466, %r446, %r465;
	max.u32 	%r467, %r447, %r466;
	max.u32 	%r468, %r448, %r467;
	max.u32 	%r469, %r449, %r468;
	max.u32 	%r470, %r450, %r469;
	max.u32 	%r471, %r451, %r470;
	max.u32 	%r472, %r452, %r471;
	max.u32 	%r473, %r453, %r472;
	max.u32 	%r474, %r454, %r473;
	max.u32 	%r475, %r455, %r474;
	max.u32 	%r476, %r456, %r475;
	max.u32 	%r68, %r457, %r476;
	add.s64 	%rd208, %rd208, 5120;
	add.s64 	%rd207, %rd207, 5120;
	setp.le.s64	%p96, %rd207, %rd32;
	mov.u64 	%rd205, %rd22;
	@%p96 bra 	BB27_51;

BB27_52:
	setp.ge.s64	%p97, %rd208, %rd32;
	@%p97 bra 	BB27_53;

	sub.s64 	%rd166, %rd32, %rd208;
	cvt.u32.u64	%r69, %rd166;
	setp.ge.s32	%p98, %r702, %r69;
	@%p98 bra 	BB27_55;

	add.s32 	%r478, %r69, -1;
	sub.s32 	%r479, %r478, %r702;
	shr.u32 	%r480, %r479, 8;
	add.s32 	%r70, %r480, 1;
	and.b32  	%r71, %r70, 3;
	setp.eq.s32	%p99, %r71, 0;
	mov.u32 	%r689, 0;
	@%p99 bra 	BB27_57;

	setp.eq.s32	%p100, %r71, 1;
	@%p100 bra 	BB27_59;
	bra.uni 	BB27_60;

BB27_59:
	mov.u32 	%r682, %r702;
	bra.uni 	BB27_64;

BB27_29:
	mov.u32 	%r677, %r32;

BB27_39:
	// inline asm
	mov.u32 %r308, %laneid;
	// inline asm
	add.s32 	%r55, %r308, 2;
	add.s32 	%r56, %r308, 4;
	add.s32 	%r57, %r308, 8;
	add.s32 	%r58, %r308, 16;
	shr.s32 	%r309, %r702, 31;
	shr.u32 	%r310, %r309, 27;
	add.s32 	%r311, %r702, %r310;
	shr.s32 	%r59, %r311, 5;
	shl.b32 	%r312, %r59, 2;
	mov.u32 	%r313, _ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4_E12temp_storage;
	add.s32 	%r314, %r313, %r312;
	setp.gt.s32	%p37, %r29, 255;
	@%p37 bra 	BB27_44;
	bra.uni 	BB27_40;

BB27_44:
	mov.u32 	%r360, 1;
	mov.u32 	%r381, 31;
	mov.u32 	%r382, -1;
	// inline asm
	shfl.sync.down.b32 %r358, %r677, %r360, %r381, %r382;
	// inline asm
	add.s32 	%r383, %r308, 1;
	setp.lt.s32	%p77, %r383, 32;
	setp.lt.u32	%p78, %r677, %r358;
	and.pred  	%p79, %p78, %p77;
	selp.b32	%r364, %r358, %r677, %p79;
	mov.u32 	%r365, 2;
	// inline asm
	shfl.sync.down.b32 %r363, %r364, %r365, %r381, %r382;
	// inline asm
	setp.lt.u32	%p80, %r364, %r363;
	setp.lt.s32	%p81, %r55, 32;
	and.pred  	%p82, %p80, %p81;
	selp.b32	%r369, %r363, %r364, %p82;
	mov.u32 	%r370, 4;
	// inline asm
	shfl.sync.down.b32 %r368, %r369, %r370, %r381, %r382;
	// inline asm
	setp.lt.u32	%p83, %r369, %r368;
	setp.lt.s32	%p84, %r56, 32;
	and.pred  	%p85, %p83, %p84;
	selp.b32	%r374, %r368, %r369, %p85;
	mov.u32 	%r375, 8;
	// inline asm
	shfl.sync.down.b32 %r373, %r374, %r375, %r381, %r382;
	// inline asm
	setp.lt.u32	%p86, %r374, %r373;
	setp.lt.s32	%p87, %r57, 32;
	and.pred  	%p88, %p86, %p87;
	selp.b32	%r379, %r373, %r374, %p88;
	mov.u32 	%r380, 16;
	// inline asm
	shfl.sync.down.b32 %r378, %r379, %r380, %r381, %r382;
	// inline asm
	setp.lt.u32	%p89, %r379, %r378;
	setp.lt.s32	%p90, %r58, 32;
	and.pred  	%p91, %p89, %p90;
	selp.b32	%r703, %r378, %r379, %p91;
	setp.ne.s32	%p92, %r308, 0;
	@%p92 bra 	BB27_46;

	add.s32 	%r651, %r314, 8;
	st.shared.u32 	[%r651], %r703;

BB27_46:
	bar.sync 	0;
	setp.ne.s32	%p93, %r702, 0;
	@%p93 bra 	BB27_95;

	ld.shared.u32 	%r385, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+12];
	max.u32 	%r386, %r385, %r703;
	ld.shared.u32 	%r387, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+16];
	max.u32 	%r388, %r387, %r386;
	ld.shared.u32 	%r389, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+20];
	max.u32 	%r390, %r389, %r388;
	ld.shared.u32 	%r391, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+24];
	max.u32 	%r392, %r391, %r390;
	ld.shared.u32 	%r393, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+28];
	max.u32 	%r394, %r393, %r392;
	ld.shared.u32 	%r395, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+32];
	max.u32 	%r396, %r395, %r394;
	ld.shared.u32 	%r397, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+36];
	max.u32 	%r703, %r397, %r396;
	bra.uni 	BB27_94;

BB27_7:
	mov.u32 	%r665, %r6;
	bra.uni 	BB27_22;

BB27_40:
	shl.b32 	%r340, %r59, 5;
	add.s32 	%r341, %r340, 32;
	setp.gt.s32	%p38, %r341, %r29;
	add.s32 	%r342, %r29, -1;
	mov.u32 	%r339, -1;
	sub.s32 	%r343, %r342, %r340;
	selp.b32	%r338, %r343, 31, %p38;
	mov.u32 	%r317, 1;
	// inline asm
	shfl.sync.down.b32 %r315, %r677, %r317, %r338, %r339;
	// inline asm
	setp.lt.s32	%p39, %r308, %r338;
	setp.lt.u32	%p40, %r677, %r315;
	and.pred  	%p41, %p40, %p39;
	selp.b32	%r321, %r315, %r677, %p41;
	mov.u32 	%r322, 2;
	// inline asm
	shfl.sync.down.b32 %r320, %r321, %r322, %r338, %r339;
	// inline asm
	setp.lt.u32	%p42, %r321, %r320;
	setp.le.s32	%p43, %r55, %r338;
	and.pred  	%p44, %p42, %p43;
	selp.b32	%r326, %r320, %r321, %p44;
	mov.u32 	%r327, 4;
	// inline asm
	shfl.sync.down.b32 %r325, %r326, %r327, %r338, %r339;
	// inline asm
	setp.lt.u32	%p45, %r326, %r325;
	setp.le.s32	%p46, %r56, %r338;
	and.pred  	%p47, %p45, %p46;
	selp.b32	%r331, %r325, %r326, %p47;
	mov.u32 	%r332, 8;
	// inline asm
	shfl.sync.down.b32 %r330, %r331, %r332, %r338, %r339;
	// inline asm
	setp.lt.u32	%p48, %r331, %r330;
	setp.le.s32	%p49, %r57, %r338;
	and.pred  	%p50, %p48, %p49;
	selp.b32	%r336, %r330, %r331, %p50;
	mov.u32 	%r337, 16;
	// inline asm
	shfl.sync.down.b32 %r335, %r336, %r337, %r338, %r339;
	// inline asm
	setp.lt.u32	%p51, %r336, %r335;
	setp.le.s32	%p52, %r58, %r338;
	and.pred  	%p53, %p51, %p52;
	selp.b32	%r703, %r335, %r336, %p53;
	setp.ne.s32	%p54, %r308, 0;
	@%p54 bra 	BB27_42;

	add.s32 	%r650, %r314, 8;
	st.shared.u32 	[%r650], %r703;

BB27_42:
	bar.sync 	0;
	setp.ne.s32	%p55, %r702, 0;
	@%p55 bra 	BB27_95;

	setp.gt.s32	%p56, %r29, 32;
	ld.shared.u32 	%r345, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+12];
	setp.lt.u32	%p57, %r703, %r345;
	and.pred  	%p58, %p57, %p56;
	selp.b32	%r346, %r345, %r703, %p58;
	ld.shared.u32 	%r347, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+16];
	setp.lt.u32	%p59, %r346, %r347;
	setp.gt.s32	%p60, %r29, 64;
	and.pred  	%p61, %p59, %p60;
	selp.b32	%r348, %r347, %r346, %p61;
	ld.shared.u32 	%r349, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+20];
	setp.lt.u32	%p62, %r348, %r349;
	setp.gt.s32	%p63, %r29, 96;
	and.pred  	%p64, %p62, %p63;
	selp.b32	%r350, %r349, %r348, %p64;
	ld.shared.u32 	%r351, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+24];
	setp.lt.u32	%p65, %r350, %r351;
	setp.gt.s32	%p66, %r29, 128;
	and.pred  	%p67, %p65, %p66;
	selp.b32	%r352, %r351, %r350, %p67;
	ld.shared.u32 	%r353, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+28];
	setp.lt.u32	%p68, %r352, %r353;
	setp.gt.s32	%p69, %r29, 160;
	and.pred  	%p70, %p68, %p69;
	selp.b32	%r354, %r353, %r352, %p70;
	ld.shared.u32 	%r355, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+32];
	setp.lt.u32	%p71, %r354, %r355;
	setp.gt.s32	%p72, %r29, 192;
	and.pred  	%p73, %p71, %p72;
	selp.b32	%r356, %r355, %r354, %p73;
	ld.shared.u32 	%r357, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+36];
	setp.lt.u32	%p74, %r356, %r357;
	setp.gt.s32	%p75, %r29, 224;
	and.pred  	%p76, %p74, %p75;
	selp.b32	%r703, %r357, %r356, %p76;
	bra.uni 	BB27_94;

BB27_75:
	mov.u32 	%r701, %r95;

BB27_85:
	// inline asm
	mov.u32 %r559, %laneid;
	// inline asm
	add.s32 	%r118, %r559, 2;
	add.s32 	%r119, %r559, 4;
	add.s32 	%r120, %r559, 8;
	add.s32 	%r121, %r559, 16;
	shr.s32 	%r560, %r702, 31;
	shr.u32 	%r561, %r560, 27;
	add.s32 	%r562, %r702, %r561;
	shr.s32 	%r122, %r562, 5;
	shl.b32 	%r563, %r122, 2;
	mov.u32 	%r564, _ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4_E12temp_storage;
	add.s32 	%r565, %r564, %r563;
	setp.gt.s32	%p128, %r92, 255;
	@%p128 bra 	BB27_90;
	bra.uni 	BB27_86;

BB27_90:
	mov.u32 	%r611, 1;
	mov.u32 	%r632, 31;
	mov.u32 	%r633, -1;
	// inline asm
	shfl.sync.down.b32 %r609, %r701, %r611, %r632, %r633;
	// inline asm
	add.s32 	%r634, %r559, 1;
	setp.lt.s32	%p168, %r634, 32;
	setp.lt.u32	%p169, %r701, %r609;
	and.pred  	%p170, %p169, %p168;
	selp.b32	%r615, %r609, %r701, %p170;
	mov.u32 	%r616, 2;
	// inline asm
	shfl.sync.down.b32 %r614, %r615, %r616, %r632, %r633;
	// inline asm
	setp.lt.u32	%p171, %r615, %r614;
	setp.lt.s32	%p172, %r118, 32;
	and.pred  	%p173, %p171, %p172;
	selp.b32	%r620, %r614, %r615, %p173;
	mov.u32 	%r621, 4;
	// inline asm
	shfl.sync.down.b32 %r619, %r620, %r621, %r632, %r633;
	// inline asm
	setp.lt.u32	%p174, %r620, %r619;
	setp.lt.s32	%p175, %r119, 32;
	and.pred  	%p176, %p174, %p175;
	selp.b32	%r625, %r619, %r620, %p176;
	mov.u32 	%r626, 8;
	// inline asm
	shfl.sync.down.b32 %r624, %r625, %r626, %r632, %r633;
	// inline asm
	setp.lt.u32	%p177, %r625, %r624;
	setp.lt.s32	%p178, %r120, 32;
	and.pred  	%p179, %p177, %p178;
	selp.b32	%r630, %r624, %r625, %p179;
	mov.u32 	%r631, 16;
	// inline asm
	shfl.sync.down.b32 %r629, %r630, %r631, %r632, %r633;
	// inline asm
	setp.lt.u32	%p180, %r630, %r629;
	setp.lt.s32	%p181, %r121, 32;
	and.pred  	%p182, %p180, %p181;
	selp.b32	%r703, %r629, %r630, %p182;
	setp.ne.s32	%p183, %r559, 0;
	@%p183 bra 	BB27_92;

	add.s32 	%r653, %r565, 8;
	st.shared.u32 	[%r653], %r703;

BB27_92:
	bar.sync 	0;
	setp.ne.s32	%p184, %r702, 0;
	@%p184 bra 	BB27_95;

	ld.shared.u32 	%r636, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+12];
	max.u32 	%r637, %r636, %r703;
	ld.shared.u32 	%r638, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+16];
	max.u32 	%r639, %r638, %r637;
	ld.shared.u32 	%r640, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+20];
	max.u32 	%r641, %r640, %r639;
	ld.shared.u32 	%r642, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+24];
	max.u32 	%r643, %r642, %r641;
	ld.shared.u32 	%r644, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+28];
	max.u32 	%r645, %r644, %r643;
	ld.shared.u32 	%r646, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+32];
	max.u32 	%r647, %r646, %r645;
	ld.shared.u32 	%r648, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+36];
	max.u32 	%r703, %r648, %r647;
	bra.uni 	BB27_94;

BB27_53:
	mov.u32 	%r689, %r68;
	bra.uni 	BB27_68;

BB27_86:
	shl.b32 	%r591, %r122, 5;
	add.s32 	%r592, %r591, 32;
	setp.gt.s32	%p129, %r592, %r92;
	add.s32 	%r593, %r92, -1;
	mov.u32 	%r590, -1;
	sub.s32 	%r594, %r593, %r591;
	selp.b32	%r589, %r594, 31, %p129;
	mov.u32 	%r568, 1;
	// inline asm
	shfl.sync.down.b32 %r566, %r701, %r568, %r589, %r590;
	// inline asm
	setp.lt.s32	%p130, %r559, %r589;
	setp.lt.u32	%p131, %r701, %r566;
	and.pred  	%p132, %p131, %p130;
	selp.b32	%r572, %r566, %r701, %p132;
	mov.u32 	%r573, 2;
	// inline asm
	shfl.sync.down.b32 %r571, %r572, %r573, %r589, %r590;
	// inline asm
	setp.lt.u32	%p133, %r572, %r571;
	setp.le.s32	%p134, %r118, %r589;
	and.pred  	%p135, %p133, %p134;
	selp.b32	%r577, %r571, %r572, %p135;
	mov.u32 	%r578, 4;
	// inline asm
	shfl.sync.down.b32 %r576, %r577, %r578, %r589, %r590;
	// inline asm
	setp.lt.u32	%p136, %r577, %r576;
	setp.le.s32	%p137, %r119, %r589;
	and.pred  	%p138, %p136, %p137;
	selp.b32	%r582, %r576, %r577, %p138;
	mov.u32 	%r583, 8;
	// inline asm
	shfl.sync.down.b32 %r581, %r582, %r583, %r589, %r590;
	// inline asm
	setp.lt.u32	%p139, %r582, %r581;
	setp.le.s32	%p140, %r120, %r589;
	and.pred  	%p141, %p139, %p140;
	selp.b32	%r587, %r581, %r582, %p141;
	mov.u32 	%r588, 16;
	// inline asm
	shfl.sync.down.b32 %r586, %r587, %r588, %r589, %r590;
	// inline asm
	setp.lt.u32	%p142, %r587, %r586;
	setp.le.s32	%p143, %r121, %r589;
	and.pred  	%p144, %p142, %p143;
	selp.b32	%r703, %r586, %r587, %p144;
	setp.ne.s32	%p145, %r559, 0;
	@%p145 bra 	BB27_88;

	add.s32 	%r652, %r565, 8;
	st.shared.u32 	[%r652], %r703;

BB27_88:
	bar.sync 	0;
	setp.ne.s32	%p146, %r702, 0;
	@%p146 bra 	BB27_95;

	setp.gt.s32	%p147, %r92, 32;
	ld.shared.u32 	%r596, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+12];
	setp.lt.u32	%p148, %r703, %r596;
	and.pred  	%p149, %p148, %p147;
	selp.b32	%r597, %r596, %r703, %p149;
	ld.shared.u32 	%r598, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+16];
	setp.lt.u32	%p150, %r597, %r598;
	setp.gt.s32	%p151, %r92, 64;
	and.pred  	%p152, %p150, %p151;
	selp.b32	%r599, %r598, %r597, %p152;
	ld.shared.u32 	%r600, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+20];
	setp.lt.u32	%p153, %r599, %r600;
	setp.gt.s32	%p154, %r92, 96;
	and.pred  	%p155, %p153, %p154;
	selp.b32	%r601, %r600, %r599, %p155;
	ld.shared.u32 	%r602, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+24];
	setp.lt.u32	%p156, %r601, %r602;
	setp.gt.s32	%p157, %r92, 128;
	and.pred  	%p158, %p156, %p157;
	selp.b32	%r603, %r602, %r601, %p158;
	ld.shared.u32 	%r604, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+28];
	setp.lt.u32	%p159, %r603, %r604;
	setp.gt.s32	%p160, %r92, 160;
	and.pred  	%p161, %p159, %p160;
	selp.b32	%r605, %r604, %r603, %p161;
	ld.shared.u32 	%r606, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+32];
	setp.lt.u32	%p162, %r605, %r606;
	setp.gt.s32	%p163, %r92, 192;
	and.pred  	%p164, %p162, %p163;
	selp.b32	%r607, %r606, %r605, %p164;
	ld.shared.u32 	%r608, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+36];
	setp.lt.u32	%p165, %r607, %r608;
	setp.gt.s32	%p166, %r92, 224;
	and.pred  	%p167, %p165, %p166;
	selp.b32	%r703, %r608, %r607, %p167;
	bra.uni 	BB27_94;

BB27_9:
	mov.u32 	%r665, %r6;
	bra.uni 	BB27_22;

BB27_55:
	mov.u32 	%r689, %r68;
	bra.uni 	BB27_68;

BB27_11:
	mov.u32 	%r663, %r702;
	bra.uni 	BB27_19;

BB27_14:
	setp.eq.s32	%p10, %r9, 2;
	@%p10 bra 	BB27_15;
	bra.uni 	BB27_16;

BB27_15:
	mov.u32 	%r2, %r702;
	bra.uni 	BB27_17;

BB27_57:
	mov.u32 	%r687, %r702;
	bra.uni 	BB27_65;

BB27_60:
	setp.eq.s32	%p101, %r71, 2;
	@%p101 bra 	BB27_61;
	bra.uni 	BB27_62;

BB27_61:
	mov.u32 	%r680, %r702;
	bra.uni 	BB27_63;

BB27_16:
	add.s64 	%rd101, %rd2, %rd202;
	shl.b64 	%rd102, %rd101, 2;
	add.s64 	%rd100, %rd31, %rd102;
	// inline asm
	ld.global.nc.u32 %r230, [%rd100];
	// inline asm
	max.u32 	%r6, %r230, %r6;

BB27_17:
	cvt.s64.s32	%rd104, %r2;
	add.s64 	%rd105, %rd104, %rd202;
	shl.b64 	%rd106, %rd105, 2;
	add.s64 	%rd103, %rd31, %rd106;
	// inline asm
	ld.global.nc.u32 %r231, [%rd103];
	// inline asm
	max.u32 	%r6, %r231, %r6;
	add.s32 	%r658, %r2, 256;

BB27_18:
	cvt.s64.s32	%rd108, %r658;
	add.s64 	%rd109, %rd108, %rd202;
	shl.b64 	%rd110, %rd109, 2;
	add.s64 	%rd107, %rd31, %rd110;
	// inline asm
	ld.global.nc.u32 %r232, [%rd107];
	// inline asm
	max.u32 	%r6, %r232, %r6;
	add.s32 	%r663, %r658, 256;
	mov.u32 	%r665, %r6;

BB27_19:
	setp.lt.u32	%p11, %r8, 4;
	@%p11 bra 	BB27_22;

	cvt.s64.s32	%rd111, %r663;
	add.s64 	%rd112, %rd202, %rd111;
	shl.b64 	%rd113, %rd112, 2;
	add.s64 	%rd203, %rd31, %rd113;
	mov.u32 	%r665, %r6;

BB27_21:
	// inline asm
	ld.global.nc.u32 %r233, [%rd203];
	// inline asm
	max.u32 	%r237, %r233, %r665;
	add.s64 	%rd115, %rd203, 1024;
	// inline asm
	ld.global.nc.u32 %r234, [%rd115];
	// inline asm
	max.u32 	%r238, %r234, %r237;
	add.s64 	%rd116, %rd203, 2048;
	// inline asm
	ld.global.nc.u32 %r235, [%rd116];
	// inline asm
	max.u32 	%r239, %r235, %r238;
	add.s64 	%rd117, %rd203, 3072;
	// inline asm
	ld.global.nc.u32 %r236, [%rd117];
	// inline asm
	max.u32 	%r665, %r236, %r239;
	add.s64 	%rd203, %rd203, 4096;
	add.s32 	%r663, %r663, 1024;
	setp.lt.s32	%p12, %r663, %r7;
	@%p12 bra 	BB27_21;

BB27_22:
	// inline asm
	mov.u32 %r240, %laneid;
	// inline asm
	mov.u32 	%r243, 1;
	mov.u32 	%r264, 31;
	mov.u32 	%r265, -1;
	// inline asm
	shfl.sync.down.b32 %r241, %r665, %r243, %r264, %r265;
	// inline asm
	add.s32 	%r266, %r240, 1;
	setp.lt.s32	%p13, %r266, 32;
	setp.lt.u32	%p14, %r665, %r241;
	and.pred  	%p15, %p14, %p13;
	selp.b32	%r247, %r241, %r665, %p15;
	mov.u32 	%r248, 2;
	// inline asm
	shfl.sync.down.b32 %r246, %r247, %r248, %r264, %r265;
	// inline asm
	add.s32 	%r267, %r240, 2;
	setp.lt.s32	%p16, %r267, 32;
	setp.lt.u32	%p17, %r247, %r246;
	and.pred  	%p18, %p17, %p16;
	selp.b32	%r252, %r246, %r247, %p18;
	mov.u32 	%r253, 4;
	// inline asm
	shfl.sync.down.b32 %r251, %r252, %r253, %r264, %r265;
	// inline asm
	add.s32 	%r268, %r240, 4;
	setp.lt.s32	%p19, %r268, 32;
	setp.lt.u32	%p20, %r252, %r251;
	and.pred  	%p21, %p20, %p19;
	selp.b32	%r257, %r251, %r252, %p21;
	mov.u32 	%r258, 8;
	// inline asm
	shfl.sync.down.b32 %r256, %r257, %r258, %r264, %r265;
	// inline asm
	add.s32 	%r269, %r240, 8;
	setp.lt.s32	%p22, %r269, 32;
	setp.lt.u32	%p23, %r257, %r256;
	and.pred  	%p24, %p23, %p22;
	selp.b32	%r262, %r256, %r257, %p24;
	mov.u32 	%r263, 16;
	// inline asm
	shfl.sync.down.b32 %r261, %r262, %r263, %r264, %r265;
	// inline asm
	add.s32 	%r270, %r240, 16;
	setp.lt.s32	%p25, %r270, 32;
	setp.lt.u32	%p26, %r262, %r261;
	and.pred  	%p27, %p26, %p25;
	selp.b32	%r703, %r261, %r262, %p27;
	setp.ne.s32	%p28, %r240, 0;
	@%p28 bra 	BB27_24;

	shr.s32 	%r271, %r702, 31;
	shr.u32 	%r272, %r271, 27;
	add.s32 	%r273, %r702, %r272;
	shr.s32 	%r274, %r273, 5;
	shl.b32 	%r275, %r274, 2;
	mov.u32 	%r276, _ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4_E12temp_storage;
	add.s32 	%r277, %r276, %r275;
	st.shared.u32 	[%r277+8], %r703;

BB27_24:
	bar.sync 	0;
	setp.ne.s32	%p29, %r702, 0;
	@%p29 bra 	BB27_95;

	ld.shared.u32 	%r279, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+12];
	max.u32 	%r280, %r279, %r703;
	ld.shared.u32 	%r281, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+16];
	max.u32 	%r282, %r281, %r280;
	ld.shared.u32 	%r283, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+20];
	max.u32 	%r284, %r283, %r282;
	ld.shared.u32 	%r285, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+24];
	max.u32 	%r286, %r285, %r284;
	ld.shared.u32 	%r287, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+28];
	max.u32 	%r288, %r287, %r286;
	ld.shared.u32 	%r289, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+32];
	max.u32 	%r290, %r289, %r288;
	ld.shared.u32 	%r291, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+36];
	max.u32 	%r703, %r291, %r290;
	bra.uni 	BB27_94;

BB27_62:
	cvt.s64.s32	%rd168, %r702;
	add.s64 	%rd169, %rd168, %rd208;
	shl.b64 	%rd170, %rd169, 2;
	add.s64 	%rd167, %rd31, %rd170;
	// inline asm
	ld.global.nc.u32 %r481, [%rd167];
	// inline asm
	max.u32 	%r68, %r481, %r68;
	add.s32 	%r680, %r702, 256;

BB27_63:
	cvt.s64.s32	%rd172, %r680;
	add.s64 	%rd173, %rd172, %rd208;
	shl.b64 	%rd174, %rd173, 2;
	add.s64 	%rd171, %rd31, %rd174;
	// inline asm
	ld.global.nc.u32 %r482, [%rd171];
	// inline asm
	max.u32 	%r68, %r482, %r68;
	add.s32 	%r682, %r680, 256;

BB27_64:
	cvt.s64.s32	%rd176, %r682;
	add.s64 	%rd177, %rd176, %rd208;
	shl.b64 	%rd178, %rd177, 2;
	add.s64 	%rd175, %rd31, %rd178;
	// inline asm
	ld.global.nc.u32 %r483, [%rd175];
	// inline asm
	max.u32 	%r68, %r483, %r68;
	add.s32 	%r687, %r682, 256;
	mov.u32 	%r689, %r68;

BB27_65:
	setp.lt.u32	%p102, %r70, 4;
	@%p102 bra 	BB27_68;

	cvt.s64.s32	%rd179, %r687;
	add.s64 	%rd180, %rd208, %rd179;
	shl.b64 	%rd181, %rd180, 2;
	add.s64 	%rd209, %rd31, %rd181;
	mov.u32 	%r689, %r68;

BB27_67:
	// inline asm
	ld.global.nc.u32 %r484, [%rd209];
	// inline asm
	max.u32 	%r488, %r484, %r689;
	add.s64 	%rd183, %rd209, 1024;
	// inline asm
	ld.global.nc.u32 %r485, [%rd183];
	// inline asm
	max.u32 	%r489, %r485, %r488;
	add.s64 	%rd184, %rd209, 2048;
	// inline asm
	ld.global.nc.u32 %r486, [%rd184];
	// inline asm
	max.u32 	%r490, %r486, %r489;
	add.s64 	%rd185, %rd209, 3072;
	// inline asm
	ld.global.nc.u32 %r487, [%rd185];
	// inline asm
	max.u32 	%r689, %r487, %r490;
	add.s64 	%rd209, %rd209, 4096;
	add.s32 	%r687, %r687, 1024;
	setp.lt.s32	%p103, %r687, %r69;
	@%p103 bra 	BB27_67;

BB27_68:
	// inline asm
	mov.u32 %r491, %laneid;
	// inline asm
	mov.u32 	%r494, 1;
	mov.u32 	%r515, 31;
	mov.u32 	%r516, -1;
	// inline asm
	shfl.sync.down.b32 %r492, %r689, %r494, %r515, %r516;
	// inline asm
	add.s32 	%r517, %r491, 1;
	setp.lt.s32	%p104, %r517, 32;
	setp.lt.u32	%p105, %r689, %r492;
	and.pred  	%p106, %p105, %p104;
	selp.b32	%r498, %r492, %r689, %p106;
	mov.u32 	%r499, 2;
	// inline asm
	shfl.sync.down.b32 %r497, %r498, %r499, %r515, %r516;
	// inline asm
	add.s32 	%r518, %r491, 2;
	setp.lt.s32	%p107, %r518, 32;
	setp.lt.u32	%p108, %r498, %r497;
	and.pred  	%p109, %p108, %p107;
	selp.b32	%r503, %r497, %r498, %p109;
	mov.u32 	%r504, 4;
	// inline asm
	shfl.sync.down.b32 %r502, %r503, %r504, %r515, %r516;
	// inline asm
	add.s32 	%r519, %r491, 4;
	setp.lt.s32	%p110, %r519, 32;
	setp.lt.u32	%p111, %r503, %r502;
	and.pred  	%p112, %p111, %p110;
	selp.b32	%r508, %r502, %r503, %p112;
	mov.u32 	%r509, 8;
	// inline asm
	shfl.sync.down.b32 %r507, %r508, %r509, %r515, %r516;
	// inline asm
	add.s32 	%r520, %r491, 8;
	setp.lt.s32	%p113, %r520, 32;
	setp.lt.u32	%p114, %r508, %r507;
	and.pred  	%p115, %p114, %p113;
	selp.b32	%r513, %r507, %r508, %p115;
	mov.u32 	%r514, 16;
	// inline asm
	shfl.sync.down.b32 %r512, %r513, %r514, %r515, %r516;
	// inline asm
	add.s32 	%r521, %r491, 16;
	setp.lt.s32	%p116, %r521, 32;
	setp.lt.u32	%p117, %r513, %r512;
	and.pred  	%p118, %p117, %p116;
	selp.b32	%r703, %r512, %r513, %p118;
	setp.ne.s32	%p119, %r491, 0;
	@%p119 bra 	BB27_70;

	shr.s32 	%r522, %r702, 31;
	shr.u32 	%r523, %r522, 27;
	add.s32 	%r524, %r702, %r523;
	shr.s32 	%r525, %r524, 5;
	shl.b32 	%r526, %r525, 2;
	mov.u32 	%r527, _ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4_E12temp_storage;
	add.s32 	%r528, %r527, %r526;
	st.shared.u32 	[%r528+8], %r703;

BB27_70:
	bar.sync 	0;
	setp.ne.s32	%p120, %r702, 0;
	@%p120 bra 	BB27_95;

	ld.shared.u32 	%r530, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+12];
	max.u32 	%r531, %r530, %r703;
	ld.shared.u32 	%r532, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+16];
	max.u32 	%r533, %r532, %r531;
	ld.shared.u32 	%r534, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+20];
	max.u32 	%r535, %r534, %r533;
	ld.shared.u32 	%r536, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+24];
	max.u32 	%r537, %r536, %r535;
	ld.shared.u32 	%r538, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+28];
	max.u32 	%r539, %r538, %r537;
	ld.shared.u32 	%r540, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+32];
	max.u32 	%r541, %r540, %r539;
	ld.shared.u32 	%r542, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust7maximumIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+36];
	max.u32 	%r703, %r542, %r541;

BB27_94:
	mov.u32 	%r702, 0;

BB27_95:
	setp.ne.s32	%p185, %r702, 0;
	@%p185 bra 	BB27_99;

	max.u32 	%r649, %r703, %r130;
	st.global.u32 	[%rd1], %r649;

BB27_99:
	ret;
}

	// .weak	_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlliN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPliS4_lEEvT0_T1_T2_T3_T4_
.weak .entry _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlliN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPliS4_lEEvT0_T1_T2_T3_T4_(
	.param .align 8 .b8 _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlliN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPliS4_lEEvT0_T1_T2_T3_T4__param_0[16],
	.param .u64 _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlliN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPliS4_lEEvT0_T1_T2_T3_T4__param_1,
	.param .u32 _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlliN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPliS4_lEEvT0_T1_T2_T3_T4__param_2,
	.param .align 1 .b8 _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlliN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPliS4_lEEvT0_T1_T2_T3_T4__param_3[1],
	.param .u64 _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlliN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPliS4_lEEvT0_T1_T2_T3_T4__param_4
)
.maxntid 256, 1, 1
.minnctapersm 1
{
	.reg .pred 	%p<86>;
	.reg .b16 	%rs<9>;
	.reg .b32 	%r<284>;
	.reg .b64 	%rd<303>;


	ld.param.u64 	%rd45, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlliN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPliS4_lEEvT0_T1_T2_T3_T4__param_0];
	ld.param.u64 	%rd47, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlliN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPliS4_lEEvT0_T1_T2_T3_T4__param_1];
	ld.param.u32 	%r38, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlliN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPliS4_lEEvT0_T1_T2_T3_T4__param_2];
	ld.param.u64 	%rd46, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlliN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPliS4_lEEvT0_T1_T2_T3_T4__param_4];
	cvta.to.global.u64 	%rd1, %rd47;
	mov.u32 	%r1, %tid.x;
	setp.eq.s32	%p1, %r38, 0;
	@%p1 bra 	BB28_50;

	setp.lt.s32	%p2, %r38, 2560;
	@%p2 bra 	BB28_26;
	bra.uni 	BB28_2;

BB28_26:
	setp.ge.s32	%p46, %r1, %r38;
	mov.u32 	%r18, %r1;
	@%p46 bra 	BB28_28;

	mul.wide.s32 	%rd191, %r1, 4;
	add.s64 	%rd192, %rd45, %rd191;
	cvta.to.global.u64 	%rd193, %rd192;
	ld.global.u32 	%r148, [%rd193];
	setp.gt.u32	%p47, %r148, -294967296;
	selp.u64	%rd26, 1, 0, %p47;
	add.s32 	%r18, %r1, 256;

BB28_28:
	setp.ge.s32	%p48, %r18, %r38;
	@%p48 bra 	BB28_29;

	add.s32 	%r149, %r38, -1;
	sub.s32 	%r150, %r149, %r18;
	shr.u32 	%r151, %r150, 8;
	add.s32 	%r19, %r151, 1;
	and.b32  	%r20, %r19, 3;
	setp.eq.s32	%p49, %r20, 0;
	mov.u64 	%rd301, 0;
	@%p49 bra 	BB28_36;

	setp.eq.s32	%p50, %r20, 1;
	@%p50 bra 	BB28_35;

	setp.eq.s32	%p51, %r20, 2;
	@%p51 bra 	BB28_34;

	mul.wide.s32 	%rd195, %r18, 4;
	add.s64 	%rd196, %rd45, %rd195;
	cvta.to.global.u64 	%rd197, %rd196;
	ld.global.u32 	%r152, [%rd197];
	setp.gt.u32	%p52, %r152, -294967296;
	selp.u64	%rd198, 1, 0, %p52;
	add.s64 	%rd26, %rd198, %rd26;
	add.s32 	%r18, %r18, 256;

BB28_34:
	mul.wide.s32 	%rd199, %r18, 4;
	add.s64 	%rd200, %rd45, %rd199;
	cvta.to.global.u64 	%rd201, %rd200;
	ld.global.u32 	%r153, [%rd201];
	setp.gt.u32	%p53, %r153, -294967296;
	selp.u64	%rd202, 1, 0, %p53;
	add.s64 	%rd26, %rd202, %rd26;
	add.s32 	%r18, %r18, 256;

BB28_35:
	mul.wide.s32 	%rd203, %r18, 4;
	add.s64 	%rd204, %rd45, %rd203;
	cvta.to.global.u64 	%rd205, %rd204;
	ld.global.u32 	%r154, [%rd205];
	setp.gt.u32	%p54, %r154, -294967296;
	selp.u64	%rd206, 1, 0, %p54;
	add.s64 	%rd26, %rd206, %rd26;
	add.s32 	%r18, %r18, 256;
	mov.u64 	%rd301, %rd26;

BB28_36:
	setp.lt.u32	%p55, %r19, 4;
	@%p55 bra 	BB28_39;

	mul.wide.s32 	%rd207, %r18, 4;
	add.s64 	%rd299, %rd45, %rd207;
	mov.u64 	%rd301, %rd26;

BB28_38:
	cvta.to.global.u64 	%rd208, %rd299;
	ld.global.u32 	%r155, [%rd208];
	setp.gt.u32	%p56, %r155, -294967296;
	selp.u64	%rd209, 1, 0, %p56;
	add.s64 	%rd210, %rd209, %rd301;
	add.s64 	%rd211, %rd299, 1024;
	cvta.to.global.u64 	%rd212, %rd211;
	ld.global.u32 	%r156, [%rd212];
	setp.gt.u32	%p57, %r156, -294967296;
	selp.u64	%rd213, 1, 0, %p57;
	add.s64 	%rd214, %rd213, %rd210;
	add.s64 	%rd215, %rd299, 2048;
	cvta.to.global.u64 	%rd216, %rd215;
	ld.global.u32 	%r157, [%rd216];
	setp.gt.u32	%p58, %r157, -294967296;
	selp.u64	%rd217, 1, 0, %p58;
	add.s64 	%rd218, %rd217, %rd214;
	add.s64 	%rd219, %rd299, 3072;
	cvta.to.global.u64 	%rd220, %rd219;
	ld.global.u32 	%r158, [%rd220];
	setp.gt.u32	%p59, %r158, -294967296;
	selp.u64	%rd221, 1, 0, %p59;
	add.s64 	%rd301, %rd221, %rd218;
	add.s64 	%rd299, %rd299, 4096;
	add.s32 	%r18, %r18, 1024;
	setp.lt.s32	%p60, %r18, %r38;
	@%p60 bra 	BB28_38;
	bra.uni 	BB28_39;

BB28_50:
	setp.ne.s32	%p85, %r1, 0;
	@%p85 bra 	BB28_52;

	st.global.u64 	[%rd1], %rd46;
	bra.uni 	BB28_52;

BB28_2:
	mul.wide.s32 	%rd48, %r1, 4;
	add.s64 	%rd284, %rd45, %rd48;
	cvta.to.global.u64 	%rd50, %rd284;
	ld.global.u32 	%r40, [%rd50];
	setp.gt.u32	%p3, %r40, -294967296;
	selp.u64	%rd51, 1, 0, %p3;
	add.s32 	%r2, %r1, 256;
	mul.wide.s32 	%rd52, %r2, 4;
	add.s64 	%rd53, %rd45, %rd52;
	cvta.to.global.u64 	%rd54, %rd53;
	ld.global.u32 	%r41, [%rd54];
	setp.gt.u32	%p4, %r41, -294967296;
	selp.u64	%rd55, 1, 0, %p4;
	add.s32 	%r42, %r1, 512;
	mul.wide.s32 	%rd56, %r42, 4;
	add.s64 	%rd57, %rd45, %rd56;
	cvta.to.global.u64 	%rd58, %rd57;
	ld.global.u32 	%r43, [%rd58];
	setp.gt.u32	%p5, %r43, -294967296;
	selp.u64	%rd59, 1, 0, %p5;
	add.s32 	%r44, %r1, 768;
	mul.wide.s32 	%rd60, %r44, 4;
	add.s64 	%rd61, %rd45, %rd60;
	cvta.to.global.u64 	%rd62, %rd61;
	ld.global.u32 	%r45, [%rd62];
	setp.gt.u32	%p6, %r45, -294967296;
	selp.u64	%rd63, 1, 0, %p6;
	add.s32 	%r46, %r1, 1024;
	mul.wide.s32 	%rd64, %r46, 4;
	add.s64 	%rd65, %rd45, %rd64;
	cvta.to.global.u64 	%rd66, %rd65;
	ld.global.u32 	%r47, [%rd66];
	setp.gt.u32	%p7, %r47, -294967296;
	selp.u64	%rd67, 1, 0, %p7;
	add.s32 	%r48, %r1, 1280;
	mul.wide.s32 	%rd68, %r48, 4;
	add.s64 	%rd69, %rd45, %rd68;
	cvta.to.global.u64 	%rd70, %rd69;
	ld.global.u32 	%r49, [%rd70];
	setp.gt.u32	%p8, %r49, -294967296;
	selp.u64	%rd71, 1, 0, %p8;
	add.s32 	%r50, %r1, 1536;
	mul.wide.s32 	%rd72, %r50, 4;
	add.s64 	%rd73, %rd45, %rd72;
	cvta.to.global.u64 	%rd74, %rd73;
	ld.global.u32 	%r51, [%rd74];
	setp.gt.u32	%p9, %r51, -294967296;
	selp.u64	%rd75, 1, 0, %p9;
	add.s32 	%r52, %r1, 1792;
	mul.wide.s32 	%rd76, %r52, 4;
	add.s64 	%rd77, %rd45, %rd76;
	cvta.to.global.u64 	%rd78, %rd77;
	ld.global.u32 	%r53, [%rd78];
	setp.gt.u32	%p10, %r53, -294967296;
	selp.u64	%rd79, 1, 0, %p10;
	add.s32 	%r54, %r1, 2048;
	mul.wide.s32 	%rd80, %r54, 4;
	add.s64 	%rd81, %rd45, %rd80;
	cvta.to.global.u64 	%rd82, %rd81;
	ld.global.u32 	%r55, [%rd82];
	setp.gt.u32	%p11, %r55, -294967296;
	selp.u64	%rd83, 1, 0, %p11;
	add.s32 	%r56, %r1, 2304;
	mul.wide.s32 	%rd84, %r56, 4;
	add.s64 	%rd85, %rd45, %rd84;
	cvta.to.global.u64 	%rd86, %rd85;
	ld.global.u32 	%r57, [%rd86];
	setp.gt.u32	%p12, %r57, -294967296;
	selp.u64	%rd87, 1, 0, %p12;
	add.s64 	%rd88, %rd55, %rd51;
	add.s64 	%rd89, %rd59, %rd88;
	add.s64 	%rd90, %rd63, %rd89;
	add.s64 	%rd91, %rd67, %rd90;
	add.s64 	%rd92, %rd71, %rd91;
	add.s64 	%rd93, %rd75, %rd92;
	add.s64 	%rd94, %rd79, %rd93;
	add.s64 	%rd95, %rd83, %rd94;
	add.s64 	%rd9, %rd87, %rd95;
	setp.lt.s32	%p13, %r38, 5120;
	mov.u32 	%r6, 2560;
	@%p13 bra 	BB28_6;

	mov.u32 	%r273, 0;

BB28_4:
	add.s64 	%rd8, %rd284, 10240;
	cvta.to.global.u64 	%rd97, %rd8;
	ld.global.u32 	%r59, [%rd97];
	setp.gt.u32	%p14, %r59, -294967296;
	selp.u64	%rd98, 1, 0, %p14;
	add.s64 	%rd99, %rd284, 11264;
	cvta.to.global.u64 	%rd100, %rd99;
	ld.global.u32 	%r60, [%rd100];
	setp.gt.u32	%p15, %r60, -294967296;
	selp.u64	%rd101, 1, 0, %p15;
	add.s64 	%rd102, %rd284, 12288;
	cvta.to.global.u64 	%rd103, %rd102;
	ld.global.u32 	%r61, [%rd103];
	setp.gt.u32	%p16, %r61, -294967296;
	selp.u64	%rd104, 1, 0, %p16;
	add.s64 	%rd105, %rd284, 13312;
	cvta.to.global.u64 	%rd106, %rd105;
	ld.global.u32 	%r62, [%rd106];
	setp.gt.u32	%p17, %r62, -294967296;
	selp.u64	%rd107, 1, 0, %p17;
	add.s64 	%rd108, %rd284, 14336;
	cvta.to.global.u64 	%rd109, %rd108;
	ld.global.u32 	%r63, [%rd109];
	setp.gt.u32	%p18, %r63, -294967296;
	selp.u64	%rd110, 1, 0, %p18;
	add.s64 	%rd111, %rd284, 15360;
	cvta.to.global.u64 	%rd112, %rd111;
	ld.global.u32 	%r64, [%rd112];
	setp.gt.u32	%p19, %r64, -294967296;
	selp.u64	%rd113, 1, 0, %p19;
	add.s64 	%rd114, %rd284, 16384;
	cvta.to.global.u64 	%rd115, %rd114;
	ld.global.u32 	%r65, [%rd115];
	setp.gt.u32	%p20, %r65, -294967296;
	selp.u64	%rd116, 1, 0, %p20;
	add.s64 	%rd117, %rd284, 17408;
	cvta.to.global.u64 	%rd118, %rd117;
	ld.global.u32 	%r66, [%rd118];
	setp.gt.u32	%p21, %r66, -294967296;
	selp.u64	%rd119, 1, 0, %p21;
	add.s64 	%rd120, %rd284, 18432;
	cvta.to.global.u64 	%rd121, %rd120;
	ld.global.u32 	%r67, [%rd121];
	setp.gt.u32	%p22, %r67, -294967296;
	selp.u64	%rd122, 1, 0, %p22;
	add.s64 	%rd123, %rd284, 19456;
	cvta.to.global.u64 	%rd124, %rd123;
	ld.global.u32 	%r68, [%rd124];
	setp.gt.u32	%p23, %r68, -294967296;
	selp.u64	%rd125, 1, 0, %p23;
	add.s64 	%rd126, %rd98, %rd9;
	add.s64 	%rd127, %rd101, %rd126;
	add.s64 	%rd128, %rd104, %rd127;
	add.s64 	%rd129, %rd107, %rd128;
	add.s64 	%rd130, %rd110, %rd129;
	add.s64 	%rd131, %rd113, %rd130;
	add.s64 	%rd132, %rd116, %rd131;
	add.s64 	%rd133, %rd119, %rd132;
	add.s64 	%rd134, %rd122, %rd133;
	add.s64 	%rd9, %rd125, %rd134;
	add.s32 	%r4, %r273, 2560;
	add.s32 	%r69, %r273, 7680;
	setp.le.s32	%p24, %r69, %r38;
	mov.u64 	%rd284, %rd8;
	mov.u32 	%r273, %r4;
	@%p24 bra 	BB28_4;

	add.s32 	%r6, %r4, 2560;

BB28_6:
	setp.ge.s32	%p25, %r6, %r38;
	@%p25 bra 	BB28_7;

	sub.s32 	%r7, %r38, %r6;
	setp.ge.s32	%p26, %r1, %r7;
	@%p26 bra 	BB28_9;

	add.s32 	%r70, %r38, -1;
	sub.s32 	%r71, %r70, %r1;
	sub.s32 	%r72, %r71, %r6;
	shr.u32 	%r73, %r72, 8;
	add.s32 	%r8, %r73, 1;
	and.b32  	%r9, %r8, 3;
	setp.eq.s32	%p27, %r9, 0;
	mov.u64 	%rd293, 0;
	@%p27 bra 	BB28_11;

	setp.eq.s32	%p28, %r9, 1;
	@%p28 bra 	BB28_13;
	bra.uni 	BB28_14;

BB28_13:
	mov.u32 	%r276, %r1;
	bra.uni 	BB28_18;

BB28_29:
	mov.u64 	%rd301, %rd26;

BB28_39:
	// inline asm
	mov.u32 %r159, %laneid;
	// inline asm
	mov.b64	{%r30, %r31}, %rd301;
	add.s32 	%r32, %r159, 2;
	add.s32 	%r33, %r159, 4;
	add.s32 	%r34, %r159, 8;
	add.s32 	%r35, %r159, 16;
	shr.s32 	%r160, %r1, 31;
	shr.u32 	%r161, %r160, 27;
	add.s32 	%r162, %r1, %r161;
	shr.s32 	%r36, %r162, 5;
	shl.b32 	%r163, %r36, 3;
	mov.u32 	%r164, _ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlliN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPliS4_lEEvT0_T1_T2_T3_T4_E12temp_storage;
	add.s32 	%r165, %r164, %r163;
	setp.gt.s32	%p61, %r38, 255;
	@%p61 bra 	BB28_44;
	bra.uni 	BB28_40;

BB28_44:
	mov.u32 	%r227, 1;
	mov.u32 	%r268, 31;
	mov.u32 	%r269, -1;
	// inline asm
	shfl.sync.down.b32 %r220, %r30, %r227, %r268, %r269;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r225, %r31, %r227, %r268, %r269;
	// inline asm
	mov.b64	%rd256, {%r220, %r225};
	add.s32 	%r270, %r159, 1;
	setp.lt.s32	%p77, %r270, 32;
	selp.b64	%rd257, %rd256, 0, %p77;
	add.s64 	%rd258, %rd257, %rd301;
	mov.b64	{%r231, %r236}, %rd258;
	mov.u32 	%r237, 2;
	// inline asm
	shfl.sync.down.b32 %r230, %r231, %r237, %r268, %r269;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r235, %r236, %r237, %r268, %r269;
	// inline asm
	mov.b64	%rd259, {%r230, %r235};
	setp.lt.s32	%p78, %r32, 32;
	selp.b64	%rd260, %rd259, 0, %p78;
	add.s64 	%rd261, %rd260, %rd258;
	mov.b64	{%r241, %r246}, %rd261;
	mov.u32 	%r247, 4;
	// inline asm
	shfl.sync.down.b32 %r240, %r241, %r247, %r268, %r269;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r245, %r246, %r247, %r268, %r269;
	// inline asm
	mov.b64	%rd262, {%r240, %r245};
	setp.lt.s32	%p79, %r33, 32;
	selp.b64	%rd263, %rd262, 0, %p79;
	add.s64 	%rd264, %rd263, %rd261;
	mov.b64	{%r251, %r256}, %rd264;
	mov.u32 	%r257, 8;
	// inline asm
	shfl.sync.down.b32 %r250, %r251, %r257, %r268, %r269;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r255, %r256, %r257, %r268, %r269;
	// inline asm
	mov.b64	%rd265, {%r250, %r255};
	setp.lt.s32	%p80, %r34, 32;
	selp.b64	%rd266, %rd265, 0, %p80;
	add.s64 	%rd267, %rd266, %rd264;
	mov.b64	{%r261, %r266}, %rd267;
	mov.u32 	%r267, 16;
	// inline asm
	shfl.sync.down.b32 %r260, %r261, %r267, %r268, %r269;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r265, %r266, %r267, %r268, %r269;
	// inline asm
	mov.b64	%rd268, {%r260, %r265};
	setp.lt.s32	%p81, %r35, 32;
	selp.b64	%rd269, %rd268, 0, %p81;
	add.s64 	%rd302, %rd269, %rd267;
	setp.ne.s32	%p82, %r159, 0;
	@%p82 bra 	BB28_46;

	add.s32 	%r272, %r165, 8;
	st.shared.u64 	[%r272], %rd302;

BB28_46:
	bar.sync 	0;
	setp.ne.s32	%p83, %r1, 0;
	@%p83 bra 	BB28_48;

	ld.shared.u64 	%rd270, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlliN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPliS4_lEEvT0_T1_T2_T3_T4_E12temp_storage+16];
	add.s64 	%rd271, %rd270, %rd302;
	ld.shared.u64 	%rd272, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlliN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPliS4_lEEvT0_T1_T2_T3_T4_E12temp_storage+24];
	add.s64 	%rd273, %rd271, %rd272;
	ld.shared.u64 	%rd274, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlliN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPliS4_lEEvT0_T1_T2_T3_T4_E12temp_storage+32];
	add.s64 	%rd275, %rd273, %rd274;
	ld.shared.u64 	%rd276, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlliN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPliS4_lEEvT0_T1_T2_T3_T4_E12temp_storage+40];
	add.s64 	%rd277, %rd275, %rd276;
	ld.shared.u64 	%rd278, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlliN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPliS4_lEEvT0_T1_T2_T3_T4_E12temp_storage+48];
	add.s64 	%rd279, %rd277, %rd278;
	ld.shared.u64 	%rd280, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlliN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPliS4_lEEvT0_T1_T2_T3_T4_E12temp_storage+56];
	add.s64 	%rd281, %rd279, %rd280;
	ld.shared.u64 	%rd282, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlliN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPliS4_lEEvT0_T1_T2_T3_T4_E12temp_storage+64];
	add.s64 	%rd302, %rd281, %rd282;
	bra.uni 	BB28_48;

BB28_7:
	mov.u64 	%rd293, %rd9;
	bra.uni 	BB28_22;

BB28_40:
	shl.b32 	%r216, %r36, 5;
	add.s32 	%r217, %r216, 32;
	setp.gt.s32	%p62, %r217, %r38;
	add.s32 	%r218, %r38, -1;
	mov.u32 	%r215, -1;
	sub.s32 	%r219, %r218, %r216;
	selp.b32	%r214, %r219, 31, %p62;
	mov.u32 	%r173, 1;
	// inline asm
	shfl.sync.down.b32 %r166, %r30, %r173, %r214, %r215;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r171, %r31, %r173, %r214, %r215;
	// inline asm
	mov.b64	%rd222, {%r166, %r171};
	setp.lt.s32	%p63, %r159, %r214;
	selp.b64	%rd223, %rd222, 0, %p63;
	add.s64 	%rd224, %rd223, %rd301;
	mov.b64	{%r177, %r182}, %rd224;
	mov.u32 	%r183, 2;
	// inline asm
	shfl.sync.down.b32 %r176, %r177, %r183, %r214, %r215;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r181, %r182, %r183, %r214, %r215;
	// inline asm
	mov.b64	%rd225, {%r176, %r181};
	setp.gt.s32	%p64, %r32, %r214;
	selp.b64	%rd226, 0, %rd225, %p64;
	add.s64 	%rd227, %rd226, %rd224;
	mov.b64	{%r187, %r192}, %rd227;
	mov.u32 	%r193, 4;
	// inline asm
	shfl.sync.down.b32 %r186, %r187, %r193, %r214, %r215;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r191, %r192, %r193, %r214, %r215;
	// inline asm
	mov.b64	%rd228, {%r186, %r191};
	setp.gt.s32	%p65, %r33, %r214;
	selp.b64	%rd229, 0, %rd228, %p65;
	add.s64 	%rd230, %rd229, %rd227;
	mov.b64	{%r197, %r202}, %rd230;
	mov.u32 	%r203, 8;
	// inline asm
	shfl.sync.down.b32 %r196, %r197, %r203, %r214, %r215;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r201, %r202, %r203, %r214, %r215;
	// inline asm
	mov.b64	%rd231, {%r196, %r201};
	setp.gt.s32	%p66, %r34, %r214;
	selp.b64	%rd232, 0, %rd231, %p66;
	add.s64 	%rd233, %rd232, %rd230;
	mov.b64	{%r207, %r212}, %rd233;
	mov.u32 	%r213, 16;
	// inline asm
	shfl.sync.down.b32 %r206, %r207, %r213, %r214, %r215;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r211, %r212, %r213, %r214, %r215;
	// inline asm
	mov.b64	%rd234, {%r206, %r211};
	setp.gt.s32	%p67, %r35, %r214;
	selp.b64	%rd235, 0, %rd234, %p67;
	add.s64 	%rd302, %rd235, %rd233;
	setp.ne.s32	%p68, %r159, 0;
	@%p68 bra 	BB28_42;

	add.s32 	%r271, %r165, 8;
	st.shared.u64 	[%r271], %rd302;

BB28_42:
	bar.sync 	0;
	setp.ne.s32	%p69, %r1, 0;
	@%p69 bra 	BB28_48;

	setp.gt.s32	%p70, %r38, 32;
	ld.shared.u64 	%rd236, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlliN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPliS4_lEEvT0_T1_T2_T3_T4_E12temp_storage+16];
	selp.b64	%rd237, %rd236, 0, %p70;
	add.s64 	%rd238, %rd237, %rd302;
	ld.shared.u64 	%rd239, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlliN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPliS4_lEEvT0_T1_T2_T3_T4_E12temp_storage+24];
	setp.gt.s32	%p71, %r38, 64;
	selp.b64	%rd240, %rd239, 0, %p71;
	add.s64 	%rd241, %rd238, %rd240;
	ld.shared.u64 	%rd242, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlliN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPliS4_lEEvT0_T1_T2_T3_T4_E12temp_storage+32];
	setp.gt.s32	%p72, %r38, 96;
	selp.b64	%rd243, %rd242, 0, %p72;
	add.s64 	%rd244, %rd241, %rd243;
	ld.shared.u64 	%rd245, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlliN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPliS4_lEEvT0_T1_T2_T3_T4_E12temp_storage+40];
	setp.gt.s32	%p73, %r38, 128;
	selp.b64	%rd246, %rd245, 0, %p73;
	add.s64 	%rd247, %rd244, %rd246;
	ld.shared.u64 	%rd248, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlliN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPliS4_lEEvT0_T1_T2_T3_T4_E12temp_storage+48];
	setp.gt.s32	%p74, %r38, 160;
	selp.b64	%rd249, %rd248, 0, %p74;
	add.s64 	%rd250, %rd247, %rd249;
	ld.shared.u64 	%rd251, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlliN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPliS4_lEEvT0_T1_T2_T3_T4_E12temp_storage+56];
	setp.gt.s32	%p75, %r38, 192;
	selp.b64	%rd252, %rd251, 0, %p75;
	add.s64 	%rd253, %rd250, %rd252;
	ld.shared.u64 	%rd254, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlliN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPliS4_lEEvT0_T1_T2_T3_T4_E12temp_storage+64];
	setp.gt.s32	%p76, %r38, 224;
	selp.b64	%rd255, %rd254, 0, %p76;
	add.s64 	%rd302, %rd253, %rd255;
	bra.uni 	BB28_48;

BB28_9:
	mov.u64 	%rd293, %rd9;
	bra.uni 	BB28_22;

BB28_11:
	mov.u32 	%r278, %r1;
	bra.uni 	BB28_19;

BB28_14:
	setp.eq.s32	%p29, %r9, 2;
	@%p29 bra 	BB28_15;
	bra.uni 	BB28_16;

BB28_15:
	mov.u32 	%r2, %r1;
	bra.uni 	BB28_17;

BB28_16:
	add.s32 	%r74, %r1, %r6;
	mul.wide.s32 	%rd136, %r74, 4;
	add.s64 	%rd137, %rd45, %rd136;
	cvta.to.global.u64 	%rd138, %rd137;
	ld.global.u32 	%r75, [%rd138];
	setp.gt.u32	%p30, %r75, -294967296;
	selp.u64	%rd139, 1, 0, %p30;
	add.s64 	%rd9, %rd139, %rd9;

BB28_17:
	add.s32 	%r76, %r2, %r6;
	mul.wide.s32 	%rd140, %r76, 4;
	add.s64 	%rd141, %rd45, %rd140;
	cvta.to.global.u64 	%rd142, %rd141;
	ld.global.u32 	%r77, [%rd142];
	setp.gt.u32	%p31, %r77, -294967296;
	selp.u64	%rd143, 1, 0, %p31;
	add.s64 	%rd9, %rd143, %rd9;
	add.s32 	%r276, %r2, 256;

BB28_18:
	add.s32 	%r78, %r276, %r6;
	mul.wide.s32 	%rd144, %r78, 4;
	add.s64 	%rd145, %rd45, %rd144;
	cvta.to.global.u64 	%rd146, %rd145;
	ld.global.u32 	%r79, [%rd146];
	setp.gt.u32	%p32, %r79, -294967296;
	selp.u64	%rd147, 1, 0, %p32;
	add.s64 	%rd9, %rd147, %rd9;
	add.s32 	%r278, %r276, 256;
	mov.u64 	%rd293, %rd9;

BB28_19:
	setp.lt.u32	%p33, %r8, 4;
	@%p33 bra 	BB28_22;

	add.s32 	%r80, %r278, %r6;
	mul.wide.s32 	%rd148, %r80, 4;
	add.s64 	%rd291, %rd45, %rd148;
	mov.u64 	%rd293, %rd9;

BB28_21:
	cvta.to.global.u64 	%rd149, %rd291;
	ld.global.u32 	%r81, [%rd149];
	setp.gt.u32	%p34, %r81, -294967296;
	selp.u64	%rd150, 1, 0, %p34;
	add.s64 	%rd151, %rd150, %rd293;
	add.s64 	%rd152, %rd291, 1024;
	cvta.to.global.u64 	%rd153, %rd152;
	ld.global.u32 	%r82, [%rd153];
	setp.gt.u32	%p35, %r82, -294967296;
	selp.u64	%rd154, 1, 0, %p35;
	add.s64 	%rd155, %rd154, %rd151;
	add.s64 	%rd156, %rd291, 2048;
	cvta.to.global.u64 	%rd157, %rd156;
	ld.global.u32 	%r83, [%rd157];
	setp.gt.u32	%p36, %r83, -294967296;
	selp.u64	%rd158, 1, 0, %p36;
	add.s64 	%rd159, %rd158, %rd155;
	add.s64 	%rd160, %rd291, 3072;
	cvta.to.global.u64 	%rd161, %rd160;
	ld.global.u32 	%r84, [%rd161];
	setp.gt.u32	%p37, %r84, -294967296;
	selp.u64	%rd162, 1, 0, %p37;
	add.s64 	%rd293, %rd162, %rd159;
	add.s64 	%rd291, %rd291, 4096;
	add.s32 	%r278, %r278, 1024;
	setp.lt.s32	%p38, %r278, %r7;
	@%p38 bra 	BB28_21;

BB28_22:
	// inline asm
	mov.u32 %r85, %laneid;
	// inline asm
	mov.b64	{%r87, %r92}, %rd293;
	mov.u32 	%r93, 1;
	mov.u32 	%r134, 31;
	mov.u32 	%r135, -1;
	// inline asm
	shfl.sync.down.b32 %r86, %r87, %r93, %r134, %r135;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r91, %r92, %r93, %r134, %r135;
	// inline asm
	mov.b64	%rd163, {%r86, %r91};
	add.s32 	%r136, %r85, 1;
	setp.lt.s32	%p39, %r136, 32;
	selp.b64	%rd164, %rd163, 0, %p39;
	add.s64 	%rd165, %rd164, %rd293;
	mov.b64	{%r97, %r102}, %rd165;
	mov.u32 	%r103, 2;
	// inline asm
	shfl.sync.down.b32 %r96, %r97, %r103, %r134, %r135;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r101, %r102, %r103, %r134, %r135;
	// inline asm
	mov.b64	%rd166, {%r96, %r101};
	add.s32 	%r137, %r85, 2;
	setp.lt.s32	%p40, %r137, 32;
	selp.b64	%rd167, %rd166, 0, %p40;
	add.s64 	%rd168, %rd167, %rd165;
	mov.b64	{%r107, %r112}, %rd168;
	mov.u32 	%r113, 4;
	// inline asm
	shfl.sync.down.b32 %r106, %r107, %r113, %r134, %r135;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r111, %r112, %r113, %r134, %r135;
	// inline asm
	mov.b64	%rd169, {%r106, %r111};
	add.s32 	%r138, %r85, 4;
	setp.lt.s32	%p41, %r138, 32;
	selp.b64	%rd170, %rd169, 0, %p41;
	add.s64 	%rd171, %rd170, %rd168;
	mov.b64	{%r117, %r122}, %rd171;
	mov.u32 	%r123, 8;
	// inline asm
	shfl.sync.down.b32 %r116, %r117, %r123, %r134, %r135;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r121, %r122, %r123, %r134, %r135;
	// inline asm
	mov.b64	%rd172, {%r116, %r121};
	add.s32 	%r139, %r85, 8;
	setp.lt.s32	%p42, %r139, 32;
	selp.b64	%rd173, %rd172, 0, %p42;
	add.s64 	%rd174, %rd173, %rd171;
	mov.b64	{%r127, %r132}, %rd174;
	mov.u32 	%r133, 16;
	// inline asm
	shfl.sync.down.b32 %r126, %r127, %r133, %r134, %r135;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r131, %r132, %r133, %r134, %r135;
	// inline asm
	mov.b64	%rd175, {%r126, %r131};
	add.s32 	%r140, %r85, 16;
	setp.lt.s32	%p43, %r140, 32;
	selp.b64	%rd176, %rd175, 0, %p43;
	add.s64 	%rd302, %rd176, %rd174;
	setp.ne.s32	%p44, %r85, 0;
	@%p44 bra 	BB28_24;

	shr.s32 	%r141, %r1, 31;
	shr.u32 	%r142, %r141, 27;
	add.s32 	%r143, %r1, %r142;
	shr.s32 	%r144, %r143, 5;
	shl.b32 	%r145, %r144, 3;
	mov.u32 	%r146, _ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlliN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPliS4_lEEvT0_T1_T2_T3_T4_E12temp_storage;
	add.s32 	%r147, %r146, %r145;
	st.shared.u64 	[%r147+8], %rd302;

BB28_24:
	bar.sync 	0;
	setp.ne.s32	%p45, %r1, 0;
	@%p45 bra 	BB28_48;

	ld.shared.u64 	%rd177, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlliN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPliS4_lEEvT0_T1_T2_T3_T4_E12temp_storage+16];
	add.s64 	%rd178, %rd177, %rd302;
	ld.shared.u64 	%rd179, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlliN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPliS4_lEEvT0_T1_T2_T3_T4_E12temp_storage+24];
	add.s64 	%rd180, %rd178, %rd179;
	ld.shared.u64 	%rd181, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlliN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPliS4_lEEvT0_T1_T2_T3_T4_E12temp_storage+32];
	add.s64 	%rd182, %rd180, %rd181;
	ld.shared.u64 	%rd183, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlliN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPliS4_lEEvT0_T1_T2_T3_T4_E12temp_storage+40];
	add.s64 	%rd184, %rd182, %rd183;
	ld.shared.u64 	%rd185, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlliN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPliS4_lEEvT0_T1_T2_T3_T4_E12temp_storage+48];
	add.s64 	%rd186, %rd184, %rd185;
	ld.shared.u64 	%rd187, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlliN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPliS4_lEEvT0_T1_T2_T3_T4_E12temp_storage+56];
	add.s64 	%rd188, %rd186, %rd187;
	ld.shared.u64 	%rd189, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlliN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPliS4_lEEvT0_T1_T2_T3_T4_E12temp_storage+64];
	add.s64 	%rd302, %rd188, %rd189;

BB28_48:
	setp.ne.s32	%p84, %r1, 0;
	@%p84 bra 	BB28_52;

	add.s64 	%rd283, %rd302, %rd46;
	st.global.u64 	[%rd1], %rd283;

BB28_52:
	ret;
}

	// .weak	_ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIlliN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPliS4_EEvT0_T1_T2_NS_13GridEvenShareISL_EET3_
.weak .entry _ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIlliN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPliS4_EEvT0_T1_T2_NS_13GridEvenShareISL_EET3_(
	.param .align 8 .b8 _ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIlliN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPliS4_EEvT0_T1_T2_NS_13GridEvenShareISL_EET3__param_0[16],
	.param .u64 _ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIlliN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPliS4_EEvT0_T1_T2_NS_13GridEvenShareISL_EET3__param_1,
	.param .u32 _ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIlliN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPliS4_EEvT0_T1_T2_NS_13GridEvenShareISL_EET3__param_2,
	.param .align 4 .b8 _ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIlliN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPliS4_EEvT0_T1_T2_NS_13GridEvenShareISL_EET3__param_3[40],
	.param .align 1 .b8 _ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIlliN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPliS4_EEvT0_T1_T2_NS_13GridEvenShareISL_EET3__param_4[1]
)
.maxntid 256, 1, 1
{
	.reg .pred 	%p<84>;
	.reg .b32 	%r<300>;
	.reg .b64 	%rd<340>;


	ld.param.u64 	%rd1, [_ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIlliN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPliS4_EEvT0_T1_T2_NS_13GridEvenShareISL_EET3__param_0];
	ld.param.u64 	%rd51, [_ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIlliN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPliS4_EEvT0_T1_T2_NS_13GridEvenShareISL_EET3__param_1];
	ld.param.u32 	%r4, [_ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIlliN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPliS4_EEvT0_T1_T2_NS_13GridEvenShareISL_EET3__param_3+20];
	ld.param.u32 	%r44, [_ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIlliN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPliS4_EEvT0_T1_T2_NS_13GridEvenShareISL_EET3__param_3+24];
	mul.lo.s32 	%r1, %r44, 2560;
	mov.u32 	%r2, %ctaid.x;
	mul.lo.s32 	%r3, %r2, 2560;
	add.s32 	%r45, %r3, 2560;
	setp.gt.s32	%p1, %r45, %r4;
	mov.u32 	%r299, %tid.x;
	@%p1 bra 	BB29_23;
	bra.uni 	BB29_1;

BB29_23:
	sub.s32 	%r21, %r4, %r3;
	setp.ge.s32	%p45, %r299, %r21;
	mov.u32 	%r23, %r299;
	@%p45 bra 	BB29_25;

	add.s32 	%r155, %r299, %r3;
	mul.wide.s32 	%rd227, %r155, 4;
	add.s64 	%rd228, %rd1, %rd227;
	cvta.to.global.u64 	%rd229, %rd228;
	ld.global.u32 	%r156, [%rd229];
	setp.gt.u32	%p46, %r156, -294967296;
	selp.u64	%rd32, 1, 0, %p46;
	add.s32 	%r23, %r299, 256;

BB29_25:
	setp.ge.s32	%p47, %r23, %r21;
	@%p47 bra 	BB29_26;

	add.s32 	%r157, %r4, -1;
	sub.s32 	%r158, %r157, %r23;
	mad.lo.s32 	%r159, %r2, -2560, %r158;
	shr.u32 	%r160, %r159, 8;
	add.s32 	%r24, %r160, 1;
	and.b32  	%r25, %r24, 3;
	setp.eq.s32	%p48, %r25, 0;
	mov.u64 	%rd338, 0;
	@%p48 bra 	BB29_33;

	setp.eq.s32	%p49, %r25, 1;
	@%p49 bra 	BB29_32;

	setp.eq.s32	%p50, %r25, 2;
	@%p50 bra 	BB29_31;

	add.s32 	%r161, %r23, %r3;
	mul.wide.s32 	%rd231, %r161, 4;
	add.s64 	%rd232, %rd1, %rd231;
	cvta.to.global.u64 	%rd233, %rd232;
	ld.global.u32 	%r162, [%rd233];
	setp.gt.u32	%p51, %r162, -294967296;
	selp.u64	%rd234, 1, 0, %p51;
	add.s64 	%rd32, %rd234, %rd32;
	add.s32 	%r23, %r23, 256;

BB29_31:
	add.s32 	%r163, %r23, %r3;
	mul.wide.s32 	%rd235, %r163, 4;
	add.s64 	%rd236, %rd1, %rd235;
	cvta.to.global.u64 	%rd237, %rd236;
	ld.global.u32 	%r164, [%rd237];
	setp.gt.u32	%p52, %r164, -294967296;
	selp.u64	%rd238, 1, 0, %p52;
	add.s64 	%rd32, %rd238, %rd32;
	add.s32 	%r23, %r23, 256;

BB29_32:
	add.s32 	%r165, %r23, %r3;
	mul.wide.s32 	%rd239, %r165, 4;
	add.s64 	%rd240, %rd1, %rd239;
	cvta.to.global.u64 	%rd241, %rd240;
	ld.global.u32 	%r166, [%rd241];
	setp.gt.u32	%p53, %r166, -294967296;
	selp.u64	%rd242, 1, 0, %p53;
	add.s64 	%rd32, %rd242, %rd32;
	add.s32 	%r23, %r23, 256;
	mov.u64 	%rd338, %rd32;

BB29_33:
	setp.lt.u32	%p54, %r24, 4;
	@%p54 bra 	BB29_36;

	mad.lo.s32 	%r167, %r2, 2560, %r23;
	mul.wide.s32 	%rd243, %r167, 4;
	add.s64 	%rd336, %rd1, %rd243;
	mov.u64 	%rd338, %rd32;

BB29_35:
	cvta.to.global.u64 	%rd244, %rd336;
	ld.global.u32 	%r168, [%rd244];
	setp.gt.u32	%p55, %r168, -294967296;
	selp.u64	%rd245, 1, 0, %p55;
	add.s64 	%rd246, %rd245, %rd338;
	add.s64 	%rd247, %rd336, 1024;
	cvta.to.global.u64 	%rd248, %rd247;
	ld.global.u32 	%r169, [%rd248];
	setp.gt.u32	%p56, %r169, -294967296;
	selp.u64	%rd249, 1, 0, %p56;
	add.s64 	%rd250, %rd249, %rd246;
	add.s64 	%rd251, %rd336, 2048;
	cvta.to.global.u64 	%rd252, %rd251;
	ld.global.u32 	%r170, [%rd252];
	setp.gt.u32	%p57, %r170, -294967296;
	selp.u64	%rd253, 1, 0, %p57;
	add.s64 	%rd254, %rd253, %rd250;
	add.s64 	%rd255, %rd336, 3072;
	cvta.to.global.u64 	%rd256, %rd255;
	ld.global.u32 	%r171, [%rd256];
	setp.gt.u32	%p58, %r171, -294967296;
	selp.u64	%rd257, 1, 0, %p58;
	add.s64 	%rd338, %rd257, %rd254;
	add.s64 	%rd336, %rd336, 4096;
	add.s32 	%r23, %r23, 1024;
	setp.lt.s32	%p59, %r23, %r21;
	@%p59 bra 	BB29_35;
	bra.uni 	BB29_36;

BB29_1:
	cvt.s64.s32	%rd52, %r3;
	cvt.s64.s32	%rd2, %r299;
	add.s64 	%rd53, %rd2, %rd52;
	shl.b64 	%rd54, %rd53, 2;
	add.s64 	%rd55, %rd1, %rd54;
	cvta.to.global.u64 	%rd56, %rd55;
	ld.global.u32 	%r46, [%rd56];
	setp.gt.u32	%p2, %r46, -294967296;
	selp.u64	%rd57, 1, 0, %p2;
	add.s32 	%r6, %r299, 256;
	cvt.s64.s32	%rd3, %r6;
	add.s64 	%rd58, %rd3, %rd52;
	shl.b64 	%rd59, %rd58, 2;
	add.s64 	%rd60, %rd1, %rd59;
	cvta.to.global.u64 	%rd61, %rd60;
	ld.global.u32 	%r47, [%rd61];
	setp.gt.u32	%p3, %r47, -294967296;
	selp.u64	%rd62, 1, 0, %p3;
	add.s32 	%r48, %r299, 512;
	cvt.s64.s32	%rd4, %r48;
	add.s64 	%rd63, %rd4, %rd52;
	shl.b64 	%rd64, %rd63, 2;
	add.s64 	%rd65, %rd1, %rd64;
	cvta.to.global.u64 	%rd66, %rd65;
	ld.global.u32 	%r49, [%rd66];
	setp.gt.u32	%p4, %r49, -294967296;
	selp.u64	%rd67, 1, 0, %p4;
	add.s32 	%r50, %r299, 768;
	cvt.s64.s32	%rd5, %r50;
	add.s64 	%rd68, %rd5, %rd52;
	shl.b64 	%rd69, %rd68, 2;
	add.s64 	%rd70, %rd1, %rd69;
	cvta.to.global.u64 	%rd71, %rd70;
	ld.global.u32 	%r51, [%rd71];
	setp.gt.u32	%p5, %r51, -294967296;
	selp.u64	%rd72, 1, 0, %p5;
	add.s32 	%r52, %r299, 1024;
	cvt.s64.s32	%rd6, %r52;
	add.s64 	%rd73, %rd6, %rd52;
	shl.b64 	%rd74, %rd73, 2;
	add.s64 	%rd75, %rd1, %rd74;
	cvta.to.global.u64 	%rd76, %rd75;
	ld.global.u32 	%r53, [%rd76];
	setp.gt.u32	%p6, %r53, -294967296;
	selp.u64	%rd77, 1, 0, %p6;
	add.s32 	%r54, %r299, 1280;
	cvt.s64.s32	%rd7, %r54;
	add.s64 	%rd78, %rd7, %rd52;
	shl.b64 	%rd79, %rd78, 2;
	add.s64 	%rd80, %rd1, %rd79;
	cvta.to.global.u64 	%rd81, %rd80;
	ld.global.u32 	%r55, [%rd81];
	setp.gt.u32	%p7, %r55, -294967296;
	selp.u64	%rd82, 1, 0, %p7;
	add.s32 	%r56, %r299, 1536;
	cvt.s64.s32	%rd8, %r56;
	add.s64 	%rd83, %rd8, %rd52;
	shl.b64 	%rd84, %rd83, 2;
	add.s64 	%rd85, %rd1, %rd84;
	cvta.to.global.u64 	%rd86, %rd85;
	ld.global.u32 	%r57, [%rd86];
	setp.gt.u32	%p8, %r57, -294967296;
	selp.u64	%rd87, 1, 0, %p8;
	add.s32 	%r58, %r299, 1792;
	cvt.s64.s32	%rd9, %r58;
	add.s64 	%rd88, %rd9, %rd52;
	shl.b64 	%rd89, %rd88, 2;
	add.s64 	%rd90, %rd1, %rd89;
	cvta.to.global.u64 	%rd91, %rd90;
	ld.global.u32 	%r59, [%rd91];
	setp.gt.u32	%p9, %r59, -294967296;
	selp.u64	%rd92, 1, 0, %p9;
	add.s32 	%r60, %r299, 2048;
	cvt.s64.s32	%rd10, %r60;
	add.s64 	%rd93, %rd10, %rd52;
	shl.b64 	%rd94, %rd93, 2;
	add.s64 	%rd95, %rd1, %rd94;
	cvta.to.global.u64 	%rd96, %rd95;
	ld.global.u32 	%r61, [%rd96];
	setp.gt.u32	%p10, %r61, -294967296;
	selp.u64	%rd97, 1, 0, %p10;
	add.s32 	%r62, %r299, 2304;
	cvt.s64.s32	%rd11, %r62;
	add.s64 	%rd98, %rd11, %rd52;
	shl.b64 	%rd99, %rd98, 2;
	add.s64 	%rd100, %rd1, %rd99;
	cvta.to.global.u64 	%rd101, %rd100;
	ld.global.u32 	%r63, [%rd101];
	setp.gt.u32	%p11, %r63, -294967296;
	selp.u64	%rd102, 1, 0, %p11;
	add.s64 	%rd103, %rd62, %rd57;
	add.s64 	%rd104, %rd67, %rd103;
	add.s64 	%rd105, %rd72, %rd104;
	add.s64 	%rd106, %rd77, %rd105;
	add.s64 	%rd107, %rd82, %rd106;
	add.s64 	%rd108, %rd87, %rd107;
	add.s64 	%rd109, %rd92, %rd108;
	add.s64 	%rd110, %rd97, %rd109;
	add.s64 	%rd15, %rd102, %rd110;
	add.s32 	%r289, %r3, %r1;
	add.s32 	%r64, %r289, 2560;
	setp.gt.s32	%p12, %r64, %r4;
	@%p12 bra 	BB29_3;

BB29_2:
	cvt.s64.s32	%rd111, %r289;
	add.s64 	%rd112, %rd2, %rd111;
	shl.b64 	%rd113, %rd112, 2;
	add.s64 	%rd114, %rd1, %rd113;
	cvta.to.global.u64 	%rd115, %rd114;
	ld.global.u32 	%r65, [%rd115];
	setp.gt.u32	%p13, %r65, -294967296;
	selp.u64	%rd116, 1, 0, %p13;
	add.s64 	%rd117, %rd3, %rd111;
	shl.b64 	%rd118, %rd117, 2;
	add.s64 	%rd119, %rd1, %rd118;
	cvta.to.global.u64 	%rd120, %rd119;
	ld.global.u32 	%r66, [%rd120];
	setp.gt.u32	%p14, %r66, -294967296;
	selp.u64	%rd121, 1, 0, %p14;
	add.s64 	%rd122, %rd4, %rd111;
	shl.b64 	%rd123, %rd122, 2;
	add.s64 	%rd124, %rd1, %rd123;
	cvta.to.global.u64 	%rd125, %rd124;
	ld.global.u32 	%r67, [%rd125];
	setp.gt.u32	%p15, %r67, -294967296;
	selp.u64	%rd126, 1, 0, %p15;
	add.s64 	%rd127, %rd5, %rd111;
	shl.b64 	%rd128, %rd127, 2;
	add.s64 	%rd129, %rd1, %rd128;
	cvta.to.global.u64 	%rd130, %rd129;
	ld.global.u32 	%r68, [%rd130];
	setp.gt.u32	%p16, %r68, -294967296;
	selp.u64	%rd131, 1, 0, %p16;
	add.s64 	%rd132, %rd6, %rd111;
	shl.b64 	%rd133, %rd132, 2;
	add.s64 	%rd134, %rd1, %rd133;
	cvta.to.global.u64 	%rd135, %rd134;
	ld.global.u32 	%r69, [%rd135];
	setp.gt.u32	%p17, %r69, -294967296;
	selp.u64	%rd136, 1, 0, %p17;
	add.s64 	%rd137, %rd7, %rd111;
	shl.b64 	%rd138, %rd137, 2;
	add.s64 	%rd139, %rd1, %rd138;
	cvta.to.global.u64 	%rd140, %rd139;
	ld.global.u32 	%r70, [%rd140];
	setp.gt.u32	%p18, %r70, -294967296;
	selp.u64	%rd141, 1, 0, %p18;
	add.s64 	%rd142, %rd8, %rd111;
	shl.b64 	%rd143, %rd142, 2;
	add.s64 	%rd144, %rd1, %rd143;
	cvta.to.global.u64 	%rd145, %rd144;
	ld.global.u32 	%r71, [%rd145];
	setp.gt.u32	%p19, %r71, -294967296;
	selp.u64	%rd146, 1, 0, %p19;
	add.s64 	%rd147, %rd9, %rd111;
	shl.b64 	%rd148, %rd147, 2;
	add.s64 	%rd149, %rd1, %rd148;
	cvta.to.global.u64 	%rd150, %rd149;
	ld.global.u32 	%r72, [%rd150];
	setp.gt.u32	%p20, %r72, -294967296;
	selp.u64	%rd151, 1, 0, %p20;
	add.s64 	%rd152, %rd10, %rd111;
	shl.b64 	%rd153, %rd152, 2;
	add.s64 	%rd154, %rd1, %rd153;
	cvta.to.global.u64 	%rd155, %rd154;
	ld.global.u32 	%r73, [%rd155];
	setp.gt.u32	%p21, %r73, -294967296;
	selp.u64	%rd156, 1, 0, %p21;
	add.s64 	%rd157, %rd11, %rd111;
	shl.b64 	%rd158, %rd157, 2;
	add.s64 	%rd159, %rd1, %rd158;
	cvta.to.global.u64 	%rd160, %rd159;
	ld.global.u32 	%r74, [%rd160];
	setp.gt.u32	%p22, %r74, -294967296;
	selp.u64	%rd161, 1, 0, %p22;
	add.s64 	%rd162, %rd116, %rd15;
	add.s64 	%rd163, %rd121, %rd162;
	add.s64 	%rd164, %rd126, %rd163;
	add.s64 	%rd165, %rd131, %rd164;
	add.s64 	%rd166, %rd136, %rd165;
	add.s64 	%rd167, %rd141, %rd166;
	add.s64 	%rd168, %rd146, %rd167;
	add.s64 	%rd169, %rd151, %rd168;
	add.s64 	%rd170, %rd156, %rd169;
	add.s64 	%rd15, %rd161, %rd170;
	add.s32 	%r289, %r289, %r1;
	add.s32 	%r75, %r289, 2560;
	setp.le.s32	%p23, %r75, %r4;
	@%p23 bra 	BB29_2;

BB29_3:
	setp.le.s32	%p24, %r4, %r289;
	@%p24 bra 	BB29_4;

	sub.s32 	%r11, %r4, %r289;
	setp.ge.s32	%p25, %r299, %r11;
	@%p25 bra 	BB29_6;

	add.s32 	%r76, %r4, -1;
	sub.s32 	%r77, %r76, %r299;
	sub.s32 	%r78, %r77, %r289;
	shr.u32 	%r79, %r78, 8;
	add.s32 	%r12, %r79, 1;
	and.b32  	%r13, %r12, 3;
	setp.eq.s32	%p26, %r13, 0;
	mov.u64 	%rd330, 0;
	@%p26 bra 	BB29_8;

	setp.eq.s32	%p27, %r13, 1;
	@%p27 bra 	BB29_10;
	bra.uni 	BB29_11;

BB29_10:
	mov.u32 	%r291, %r299;
	bra.uni 	BB29_15;

BB29_26:
	mov.u64 	%rd338, %rd32;

BB29_36:
	// inline asm
	mov.u32 %r172, %laneid;
	// inline asm
	mov.b64	{%r35, %r36}, %rd338;
	add.s32 	%r37, %r172, 2;
	add.s32 	%r38, %r172, 4;
	add.s32 	%r39, %r172, 8;
	add.s32 	%r40, %r172, 16;
	shr.s32 	%r173, %r299, 31;
	shr.u32 	%r174, %r173, 27;
	add.s32 	%r175, %r299, %r174;
	shr.s32 	%r41, %r175, 5;
	shl.b32 	%r176, %r41, 3;
	mov.u32 	%r177, _ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIlliN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPliS4_EEvT0_T1_T2_NS_13GridEvenShareISL_EET3_E12temp_storage;
	add.s32 	%r178, %r177, %r176;
	setp.gt.s32	%p60, %r21, 255;
	@%p60 bra 	BB29_41;
	bra.uni 	BB29_37;

BB29_41:
	mov.u32 	%r241, 1;
	mov.u32 	%r282, 31;
	mov.u32 	%r283, -1;
	// inline asm
	shfl.sync.down.b32 %r234, %r35, %r241, %r282, %r283;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r239, %r36, %r241, %r282, %r283;
	// inline asm
	mov.b64	%rd292, {%r234, %r239};
	add.s32 	%r284, %r172, 1;
	setp.lt.s32	%p76, %r284, 32;
	selp.b64	%rd293, %rd292, 0, %p76;
	add.s64 	%rd294, %rd293, %rd338;
	mov.b64	{%r245, %r250}, %rd294;
	mov.u32 	%r251, 2;
	// inline asm
	shfl.sync.down.b32 %r244, %r245, %r251, %r282, %r283;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r249, %r250, %r251, %r282, %r283;
	// inline asm
	mov.b64	%rd295, {%r244, %r249};
	setp.lt.s32	%p77, %r37, 32;
	selp.b64	%rd296, %rd295, 0, %p77;
	add.s64 	%rd297, %rd296, %rd294;
	mov.b64	{%r255, %r260}, %rd297;
	mov.u32 	%r261, 4;
	// inline asm
	shfl.sync.down.b32 %r254, %r255, %r261, %r282, %r283;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r259, %r260, %r261, %r282, %r283;
	// inline asm
	mov.b64	%rd298, {%r254, %r259};
	setp.lt.s32	%p78, %r38, 32;
	selp.b64	%rd299, %rd298, 0, %p78;
	add.s64 	%rd300, %rd299, %rd297;
	mov.b64	{%r265, %r270}, %rd300;
	mov.u32 	%r271, 8;
	// inline asm
	shfl.sync.down.b32 %r264, %r265, %r271, %r282, %r283;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r269, %r270, %r271, %r282, %r283;
	// inline asm
	mov.b64	%rd301, {%r264, %r269};
	setp.lt.s32	%p79, %r39, 32;
	selp.b64	%rd302, %rd301, 0, %p79;
	add.s64 	%rd303, %rd302, %rd300;
	mov.b64	{%r275, %r280}, %rd303;
	mov.u32 	%r281, 16;
	// inline asm
	shfl.sync.down.b32 %r274, %r275, %r281, %r282, %r283;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r279, %r280, %r281, %r282, %r283;
	// inline asm
	mov.b64	%rd304, {%r274, %r279};
	setp.lt.s32	%p80, %r40, 32;
	selp.b64	%rd305, %rd304, 0, %p80;
	add.s64 	%rd339, %rd305, %rd303;
	setp.ne.s32	%p81, %r172, 0;
	@%p81 bra 	BB29_43;

	add.s32 	%r287, %r178, 8;
	st.shared.u64 	[%r287], %rd339;

BB29_43:
	bar.sync 	0;
	setp.ne.s32	%p82, %r299, 0;
	@%p82 bra 	BB29_46;

	ld.shared.u64 	%rd306, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIlliN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPliS4_EEvT0_T1_T2_NS_13GridEvenShareISL_EET3_E12temp_storage+16];
	add.s64 	%rd307, %rd306, %rd339;
	ld.shared.u64 	%rd308, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIlliN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPliS4_EEvT0_T1_T2_NS_13GridEvenShareISL_EET3_E12temp_storage+24];
	add.s64 	%rd309, %rd307, %rd308;
	ld.shared.u64 	%rd310, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIlliN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPliS4_EEvT0_T1_T2_NS_13GridEvenShareISL_EET3_E12temp_storage+32];
	add.s64 	%rd311, %rd309, %rd310;
	ld.shared.u64 	%rd312, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIlliN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPliS4_EEvT0_T1_T2_NS_13GridEvenShareISL_EET3_E12temp_storage+40];
	add.s64 	%rd313, %rd311, %rd312;
	ld.shared.u64 	%rd314, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIlliN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPliS4_EEvT0_T1_T2_NS_13GridEvenShareISL_EET3_E12temp_storage+48];
	add.s64 	%rd315, %rd313, %rd314;
	ld.shared.u64 	%rd316, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIlliN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPliS4_EEvT0_T1_T2_NS_13GridEvenShareISL_EET3_E12temp_storage+56];
	add.s64 	%rd317, %rd315, %rd316;
	ld.shared.u64 	%rd318, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIlliN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPliS4_EEvT0_T1_T2_NS_13GridEvenShareISL_EET3_E12temp_storage+64];
	add.s64 	%rd339, %rd317, %rd318;
	bra.uni 	BB29_45;

BB29_4:
	mov.u64 	%rd330, %rd15;
	bra.uni 	BB29_19;

BB29_37:
	shl.b32 	%r229, %r41, 5;
	add.s32 	%r230, %r229, 32;
	setp.gt.s32	%p61, %r230, %r21;
	add.s32 	%r231, %r21, -1;
	mov.u32 	%r228, -1;
	sub.s32 	%r232, %r231, %r229;
	selp.b32	%r227, %r232, 31, %p61;
	mov.u32 	%r186, 1;
	// inline asm
	shfl.sync.down.b32 %r179, %r35, %r186, %r227, %r228;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r184, %r36, %r186, %r227, %r228;
	// inline asm
	mov.b64	%rd258, {%r179, %r184};
	setp.lt.s32	%p62, %r172, %r227;
	selp.b64	%rd259, %rd258, 0, %p62;
	add.s64 	%rd260, %rd259, %rd338;
	mov.b64	{%r190, %r195}, %rd260;
	mov.u32 	%r196, 2;
	// inline asm
	shfl.sync.down.b32 %r189, %r190, %r196, %r227, %r228;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r194, %r195, %r196, %r227, %r228;
	// inline asm
	mov.b64	%rd261, {%r189, %r194};
	setp.gt.s32	%p63, %r37, %r227;
	selp.b64	%rd262, 0, %rd261, %p63;
	add.s64 	%rd263, %rd262, %rd260;
	mov.b64	{%r200, %r205}, %rd263;
	mov.u32 	%r206, 4;
	// inline asm
	shfl.sync.down.b32 %r199, %r200, %r206, %r227, %r228;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r204, %r205, %r206, %r227, %r228;
	// inline asm
	mov.b64	%rd264, {%r199, %r204};
	setp.gt.s32	%p64, %r38, %r227;
	selp.b64	%rd265, 0, %rd264, %p64;
	add.s64 	%rd266, %rd265, %rd263;
	mov.b64	{%r210, %r215}, %rd266;
	mov.u32 	%r216, 8;
	// inline asm
	shfl.sync.down.b32 %r209, %r210, %r216, %r227, %r228;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r214, %r215, %r216, %r227, %r228;
	// inline asm
	mov.b64	%rd267, {%r209, %r214};
	setp.gt.s32	%p65, %r39, %r227;
	selp.b64	%rd268, 0, %rd267, %p65;
	add.s64 	%rd269, %rd268, %rd266;
	mov.b64	{%r220, %r225}, %rd269;
	mov.u32 	%r226, 16;
	// inline asm
	shfl.sync.down.b32 %r219, %r220, %r226, %r227, %r228;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r224, %r225, %r226, %r227, %r228;
	// inline asm
	mov.b64	%rd270, {%r219, %r224};
	setp.gt.s32	%p66, %r40, %r227;
	selp.b64	%rd271, 0, %rd270, %p66;
	add.s64 	%rd339, %rd271, %rd269;
	setp.ne.s32	%p67, %r172, 0;
	@%p67 bra 	BB29_39;

	add.s32 	%r286, %r178, 8;
	st.shared.u64 	[%r286], %rd339;

BB29_39:
	bar.sync 	0;
	setp.ne.s32	%p68, %r299, 0;
	@%p68 bra 	BB29_46;

	setp.gt.s32	%p69, %r21, 32;
	ld.shared.u64 	%rd272, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIlliN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPliS4_EEvT0_T1_T2_NS_13GridEvenShareISL_EET3_E12temp_storage+16];
	selp.b64	%rd273, %rd272, 0, %p69;
	add.s64 	%rd274, %rd273, %rd339;
	ld.shared.u64 	%rd275, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIlliN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPliS4_EEvT0_T1_T2_NS_13GridEvenShareISL_EET3_E12temp_storage+24];
	setp.gt.s32	%p70, %r21, 64;
	selp.b64	%rd276, %rd275, 0, %p70;
	add.s64 	%rd277, %rd274, %rd276;
	ld.shared.u64 	%rd278, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIlliN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPliS4_EEvT0_T1_T2_NS_13GridEvenShareISL_EET3_E12temp_storage+32];
	setp.gt.s32	%p71, %r21, 96;
	selp.b64	%rd279, %rd278, 0, %p71;
	add.s64 	%rd280, %rd277, %rd279;
	ld.shared.u64 	%rd281, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIlliN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPliS4_EEvT0_T1_T2_NS_13GridEvenShareISL_EET3_E12temp_storage+40];
	setp.gt.s32	%p72, %r21, 128;
	selp.b64	%rd282, %rd281, 0, %p72;
	add.s64 	%rd283, %rd280, %rd282;
	ld.shared.u64 	%rd284, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIlliN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPliS4_EEvT0_T1_T2_NS_13GridEvenShareISL_EET3_E12temp_storage+48];
	setp.gt.s32	%p73, %r21, 160;
	selp.b64	%rd285, %rd284, 0, %p73;
	add.s64 	%rd286, %rd283, %rd285;
	ld.shared.u64 	%rd287, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIlliN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPliS4_EEvT0_T1_T2_NS_13GridEvenShareISL_EET3_E12temp_storage+56];
	setp.gt.s32	%p74, %r21, 192;
	selp.b64	%rd288, %rd287, 0, %p74;
	add.s64 	%rd289, %rd286, %rd288;
	ld.shared.u64 	%rd290, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIlliN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPliS4_EEvT0_T1_T2_NS_13GridEvenShareISL_EET3_E12temp_storage+64];
	setp.gt.s32	%p75, %r21, 224;
	selp.b64	%rd291, %rd290, 0, %p75;
	add.s64 	%rd339, %rd289, %rd291;
	bra.uni 	BB29_45;

BB29_6:
	mov.u64 	%rd330, %rd15;
	bra.uni 	BB29_19;

BB29_8:
	mov.u32 	%r293, %r299;
	bra.uni 	BB29_16;

BB29_11:
	setp.eq.s32	%p28, %r13, 2;
	@%p28 bra 	BB29_12;
	bra.uni 	BB29_13;

BB29_12:
	mov.u32 	%r6, %r299;
	bra.uni 	BB29_14;

BB29_13:
	add.s32 	%r80, %r299, %r289;
	mul.wide.s32 	%rd172, %r80, 4;
	add.s64 	%rd173, %rd1, %rd172;
	cvta.to.global.u64 	%rd174, %rd173;
	ld.global.u32 	%r81, [%rd174];
	setp.gt.u32	%p29, %r81, -294967296;
	selp.u64	%rd175, 1, 0, %p29;
	add.s64 	%rd15, %rd175, %rd15;

BB29_14:
	add.s32 	%r82, %r6, %r289;
	mul.wide.s32 	%rd176, %r82, 4;
	add.s64 	%rd177, %rd1, %rd176;
	cvta.to.global.u64 	%rd178, %rd177;
	ld.global.u32 	%r83, [%rd178];
	setp.gt.u32	%p30, %r83, -294967296;
	selp.u64	%rd179, 1, 0, %p30;
	add.s64 	%rd15, %rd179, %rd15;
	add.s32 	%r291, %r6, 256;

BB29_15:
	add.s32 	%r84, %r291, %r289;
	mul.wide.s32 	%rd180, %r84, 4;
	add.s64 	%rd181, %rd1, %rd180;
	cvta.to.global.u64 	%rd182, %rd181;
	ld.global.u32 	%r85, [%rd182];
	setp.gt.u32	%p31, %r85, -294967296;
	selp.u64	%rd183, 1, 0, %p31;
	add.s64 	%rd15, %rd183, %rd15;
	add.s32 	%r293, %r291, 256;
	mov.u64 	%rd330, %rd15;

BB29_16:
	setp.lt.u32	%p32, %r12, 4;
	@%p32 bra 	BB29_19;

	add.s32 	%r86, %r293, %r289;
	mul.wide.s32 	%rd184, %r86, 4;
	add.s64 	%rd328, %rd1, %rd184;
	mov.u64 	%rd330, %rd15;

BB29_18:
	cvta.to.global.u64 	%rd185, %rd328;
	ld.global.u32 	%r87, [%rd185];
	setp.gt.u32	%p33, %r87, -294967296;
	selp.u64	%rd186, 1, 0, %p33;
	add.s64 	%rd187, %rd186, %rd330;
	add.s64 	%rd188, %rd328, 1024;
	cvta.to.global.u64 	%rd189, %rd188;
	ld.global.u32 	%r88, [%rd189];
	setp.gt.u32	%p34, %r88, -294967296;
	selp.u64	%rd190, 1, 0, %p34;
	add.s64 	%rd191, %rd190, %rd187;
	add.s64 	%rd192, %rd328, 2048;
	cvta.to.global.u64 	%rd193, %rd192;
	ld.global.u32 	%r89, [%rd193];
	setp.gt.u32	%p35, %r89, -294967296;
	selp.u64	%rd194, 1, 0, %p35;
	add.s64 	%rd195, %rd194, %rd191;
	add.s64 	%rd196, %rd328, 3072;
	cvta.to.global.u64 	%rd197, %rd196;
	ld.global.u32 	%r90, [%rd197];
	setp.gt.u32	%p36, %r90, -294967296;
	selp.u64	%rd198, 1, 0, %p36;
	add.s64 	%rd330, %rd198, %rd195;
	add.s64 	%rd328, %rd328, 4096;
	add.s32 	%r293, %r293, 1024;
	setp.lt.s32	%p37, %r293, %r11;
	@%p37 bra 	BB29_18;

BB29_19:
	// inline asm
	mov.u32 %r91, %laneid;
	// inline asm
	mov.b64	{%r93, %r98}, %rd330;
	mov.u32 	%r99, 1;
	mov.u32 	%r140, 31;
	mov.u32 	%r141, -1;
	// inline asm
	shfl.sync.down.b32 %r92, %r93, %r99, %r140, %r141;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r97, %r98, %r99, %r140, %r141;
	// inline asm
	mov.b64	%rd199, {%r92, %r97};
	add.s32 	%r142, %r91, 1;
	setp.lt.s32	%p38, %r142, 32;
	selp.b64	%rd200, %rd199, 0, %p38;
	add.s64 	%rd201, %rd200, %rd330;
	mov.b64	{%r103, %r108}, %rd201;
	mov.u32 	%r109, 2;
	// inline asm
	shfl.sync.down.b32 %r102, %r103, %r109, %r140, %r141;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r107, %r108, %r109, %r140, %r141;
	// inline asm
	mov.b64	%rd202, {%r102, %r107};
	add.s32 	%r143, %r91, 2;
	setp.lt.s32	%p39, %r143, 32;
	selp.b64	%rd203, %rd202, 0, %p39;
	add.s64 	%rd204, %rd203, %rd201;
	mov.b64	{%r113, %r118}, %rd204;
	mov.u32 	%r119, 4;
	// inline asm
	shfl.sync.down.b32 %r112, %r113, %r119, %r140, %r141;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r117, %r118, %r119, %r140, %r141;
	// inline asm
	mov.b64	%rd205, {%r112, %r117};
	add.s32 	%r144, %r91, 4;
	setp.lt.s32	%p40, %r144, 32;
	selp.b64	%rd206, %rd205, 0, %p40;
	add.s64 	%rd207, %rd206, %rd204;
	mov.b64	{%r123, %r128}, %rd207;
	mov.u32 	%r129, 8;
	// inline asm
	shfl.sync.down.b32 %r122, %r123, %r129, %r140, %r141;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r127, %r128, %r129, %r140, %r141;
	// inline asm
	mov.b64	%rd208, {%r122, %r127};
	add.s32 	%r145, %r91, 8;
	setp.lt.s32	%p41, %r145, 32;
	selp.b64	%rd209, %rd208, 0, %p41;
	add.s64 	%rd210, %rd209, %rd207;
	mov.b64	{%r133, %r138}, %rd210;
	mov.u32 	%r139, 16;
	// inline asm
	shfl.sync.down.b32 %r132, %r133, %r139, %r140, %r141;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r137, %r138, %r139, %r140, %r141;
	// inline asm
	mov.b64	%rd211, {%r132, %r137};
	add.s32 	%r146, %r91, 16;
	setp.lt.s32	%p42, %r146, 32;
	selp.b64	%rd212, %rd211, 0, %p42;
	add.s64 	%rd339, %rd212, %rd210;
	setp.ne.s32	%p43, %r91, 0;
	@%p43 bra 	BB29_21;

	shr.s32 	%r147, %r299, 31;
	shr.u32 	%r148, %r147, 27;
	add.s32 	%r149, %r299, %r148;
	shr.s32 	%r150, %r149, 5;
	shl.b32 	%r151, %r150, 3;
	mov.u32 	%r152, _ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIlliN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPliS4_EEvT0_T1_T2_NS_13GridEvenShareISL_EET3_E12temp_storage;
	add.s32 	%r153, %r152, %r151;
	st.shared.u64 	[%r153+8], %rd339;

BB29_21:
	bar.sync 	0;
	setp.ne.s32	%p44, %r299, 0;
	@%p44 bra 	BB29_46;

	ld.shared.u64 	%rd213, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIlliN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPliS4_EEvT0_T1_T2_NS_13GridEvenShareISL_EET3_E12temp_storage+16];
	add.s64 	%rd214, %rd213, %rd339;
	ld.shared.u64 	%rd215, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIlliN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPliS4_EEvT0_T1_T2_NS_13GridEvenShareISL_EET3_E12temp_storage+24];
	add.s64 	%rd216, %rd214, %rd215;
	ld.shared.u64 	%rd217, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIlliN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPliS4_EEvT0_T1_T2_NS_13GridEvenShareISL_EET3_E12temp_storage+32];
	add.s64 	%rd218, %rd216, %rd217;
	ld.shared.u64 	%rd219, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIlliN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPliS4_EEvT0_T1_T2_NS_13GridEvenShareISL_EET3_E12temp_storage+40];
	add.s64 	%rd220, %rd218, %rd219;
	ld.shared.u64 	%rd221, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIlliN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPliS4_EEvT0_T1_T2_NS_13GridEvenShareISL_EET3_E12temp_storage+48];
	add.s64 	%rd222, %rd220, %rd221;
	ld.shared.u64 	%rd223, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIlliN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPliS4_EEvT0_T1_T2_NS_13GridEvenShareISL_EET3_E12temp_storage+56];
	add.s64 	%rd224, %rd222, %rd223;
	ld.shared.u64 	%rd225, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIlliN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPliS4_EEvT0_T1_T2_NS_13GridEvenShareISL_EET3_E12temp_storage+64];
	add.s64 	%rd339, %rd224, %rd225;

BB29_45:
	mov.u32 	%r299, 0;

BB29_46:
	setp.ne.s32	%p83, %r299, 0;
	@%p83 bra 	BB29_48;

	cvta.to.global.u64 	%rd319, %rd51;
	mul.wide.u32 	%rd320, %r2, 8;
	add.s64 	%rd321, %rd319, %rd320;
	st.global.u64 	[%rd321], %rd339;

BB29_48:
	ret;
}

	// .weak	_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlliN6thrust4plusIlEEE9Policy600EPlS7_iS4_lEEvT0_T1_T2_T3_T4_
.weak .entry _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlliN6thrust4plusIlEEE9Policy600EPlS7_iS4_lEEvT0_T1_T2_T3_T4_(
	.param .u64 _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlliN6thrust4plusIlEEE9Policy600EPlS7_iS4_lEEvT0_T1_T2_T3_T4__param_0,
	.param .u64 _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlliN6thrust4plusIlEEE9Policy600EPlS7_iS4_lEEvT0_T1_T2_T3_T4__param_1,
	.param .u32 _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlliN6thrust4plusIlEEE9Policy600EPlS7_iS4_lEEvT0_T1_T2_T3_T4__param_2,
	.param .align 1 .b8 _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlliN6thrust4plusIlEEE9Policy600EPlS7_iS4_lEEvT0_T1_T2_T3_T4__param_3[1],
	.param .u64 _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlliN6thrust4plusIlEEE9Policy600EPlS7_iS4_lEEvT0_T1_T2_T3_T4__param_4
)
.maxntid 256, 1, 1
.minnctapersm 1
{
	.reg .pred 	%p<55>;
	.reg .b32 	%r<307>;
	.reg .b64 	%rd<499>;


	ld.param.u64 	%rd53, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlliN6thrust4plusIlEEE9Policy600EPlS7_iS4_lEEvT0_T1_T2_T3_T4__param_0];
	ld.param.u64 	%rd55, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlliN6thrust4plusIlEEE9Policy600EPlS7_iS4_lEEvT0_T1_T2_T3_T4__param_1];
	ld.param.u32 	%r49, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlliN6thrust4plusIlEEE9Policy600EPlS7_iS4_lEEvT0_T1_T2_T3_T4__param_2];
	ld.param.u64 	%rd54, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlliN6thrust4plusIlEEE9Policy600EPlS7_iS4_lEEvT0_T1_T2_T3_T4__param_4];
	cvta.to.global.u64 	%rd1, %rd55;
	mov.u32 	%r1, %tid.x;
	setp.eq.s32	%p1, %r49, 0;
	@%p1 bra 	BB30_59;

	setp.lt.s32	%p2, %r49, 2560;
	@%p2 bra 	BB30_35;
	bra.uni 	BB30_2;

BB30_35:
	setp.ge.s32	%p23, %r1, %r49;
	mov.u32 	%r29, %r1;
	@%p23 bra 	BB30_37;

	mul.wide.s32 	%rd390, %r1, 8;
	add.s64 	%rd389, %rd53, %rd390;
	// inline asm
	ld.global.nc.u64 %rd34, [%rd389];
	// inline asm
	add.s32 	%r29, %r1, 256;

BB30_37:
	setp.ge.s32	%p24, %r29, %r49;
	@%p24 bra 	BB30_38;

	add.s32 	%r172, %r49, -1;
	sub.s32 	%r173, %r172, %r29;
	shr.u32 	%r174, %r173, 8;
	add.s32 	%r30, %r174, 1;
	and.b32  	%r31, %r30, 3;
	setp.eq.s32	%p25, %r31, 0;
	mov.u64 	%rd497, 0;
	@%p25 bra 	BB30_45;

	setp.eq.s32	%p26, %r31, 1;
	@%p26 bra 	BB30_44;

	setp.eq.s32	%p27, %r31, 2;
	@%p27 bra 	BB30_43;

	mul.wide.s32 	%rd394, %r29, 8;
	add.s64 	%rd393, %rd53, %rd394;
	// inline asm
	ld.global.nc.u64 %rd392, [%rd393];
	// inline asm
	add.s64 	%rd34, %rd392, %rd34;
	add.s32 	%r29, %r29, 256;

BB30_43:
	mul.wide.s32 	%rd397, %r29, 8;
	add.s64 	%rd396, %rd53, %rd397;
	// inline asm
	ld.global.nc.u64 %rd395, [%rd396];
	// inline asm
	add.s64 	%rd34, %rd395, %rd34;
	add.s32 	%r29, %r29, 256;

BB30_44:
	mul.wide.s32 	%rd400, %r29, 8;
	add.s64 	%rd399, %rd53, %rd400;
	// inline asm
	ld.global.nc.u64 %rd398, [%rd399];
	// inline asm
	add.s64 	%rd34, %rd398, %rd34;
	add.s32 	%r29, %r29, 256;
	mov.u64 	%rd497, %rd34;

BB30_45:
	setp.lt.u32	%p28, %r30, 4;
	@%p28 bra 	BB30_48;

	mul.wide.s32 	%rd401, %r29, 8;
	add.s64 	%rd495, %rd53, %rd401;
	mov.u64 	%rd497, %rd34;

BB30_47:
	// inline asm
	ld.global.nc.u64 %rd402, [%rd495];
	// inline asm
	add.s64 	%rd410, %rd402, %rd497;
	add.s64 	%rd405, %rd495, 2048;
	// inline asm
	ld.global.nc.u64 %rd404, [%rd405];
	// inline asm
	add.s64 	%rd411, %rd404, %rd410;
	add.s64 	%rd407, %rd495, 4096;
	// inline asm
	ld.global.nc.u64 %rd406, [%rd407];
	// inline asm
	add.s64 	%rd412, %rd406, %rd411;
	add.s64 	%rd409, %rd495, 6144;
	// inline asm
	ld.global.nc.u64 %rd408, [%rd409];
	// inline asm
	add.s64 	%rd497, %rd408, %rd412;
	add.s64 	%rd495, %rd495, 8192;
	add.s32 	%r29, %r29, 1024;
	setp.lt.s32	%p29, %r29, %r49;
	@%p29 bra 	BB30_47;
	bra.uni 	BB30_48;

BB30_59:
	setp.ne.s32	%p54, %r1, 0;
	@%p54 bra 	BB30_61;

	st.global.u64 	[%rd1], %rd54;
	bra.uni 	BB30_61;

BB30_2:
	cvt.s64.s32	%rd2, %r1;
	mul.wide.s32 	%rd76, %r1, 8;
	add.s64 	%rd57, %rd53, %rd76;
	// inline asm
	ld.global.nc.u64 %rd56, [%rd57];
	// inline asm
	add.s32 	%r51, %r1, 256;
	mul.wide.s32 	%rd77, %r51, 8;
	add.s64 	%rd59, %rd53, %rd77;
	// inline asm
	ld.global.nc.u64 %rd58, [%rd59];
	// inline asm
	add.s32 	%r52, %r1, 512;
	mul.wide.s32 	%rd78, %r52, 8;
	add.s64 	%rd61, %rd53, %rd78;
	// inline asm
	ld.global.nc.u64 %rd60, [%rd61];
	// inline asm
	add.s32 	%r53, %r1, 768;
	mul.wide.s32 	%rd79, %r53, 8;
	add.s64 	%rd63, %rd53, %rd79;
	// inline asm
	ld.global.nc.u64 %rd62, [%rd63];
	// inline asm
	add.s32 	%r54, %r1, 1024;
	mul.wide.s32 	%rd80, %r54, 8;
	add.s64 	%rd65, %rd53, %rd80;
	// inline asm
	ld.global.nc.u64 %rd64, [%rd65];
	// inline asm
	add.s32 	%r55, %r1, 1280;
	mul.wide.s32 	%rd81, %r55, 8;
	add.s64 	%rd67, %rd53, %rd81;
	// inline asm
	ld.global.nc.u64 %rd66, [%rd67];
	// inline asm
	add.s32 	%r56, %r1, 1536;
	mul.wide.s32 	%rd82, %r56, 8;
	add.s64 	%rd69, %rd53, %rd82;
	// inline asm
	ld.global.nc.u64 %rd68, [%rd69];
	// inline asm
	add.s32 	%r57, %r1, 1792;
	mul.wide.s32 	%rd83, %r57, 8;
	add.s64 	%rd71, %rd53, %rd83;
	// inline asm
	ld.global.nc.u64 %rd70, [%rd71];
	// inline asm
	add.s32 	%r58, %r1, 2048;
	mul.wide.s32 	%rd84, %r58, 8;
	add.s64 	%rd73, %rd53, %rd84;
	// inline asm
	ld.global.nc.u64 %rd72, [%rd73];
	// inline asm
	add.s32 	%r59, %r1, 2304;
	mul.wide.s32 	%rd85, %r59, 8;
	add.s64 	%rd75, %rd53, %rd85;
	// inline asm
	ld.global.nc.u64 %rd74, [%rd75];
	// inline asm
	add.s64 	%rd86, %rd58, %rd56;
	add.s64 	%rd87, %rd60, %rd86;
	add.s64 	%rd88, %rd62, %rd87;
	add.s64 	%rd89, %rd64, %rd88;
	add.s64 	%rd90, %rd66, %rd89;
	add.s64 	%rd91, %rd68, %rd90;
	add.s64 	%rd92, %rd70, %rd91;
	add.s64 	%rd93, %rd72, %rd92;
	add.s64 	%rd3, %rd74, %rd93;
	setp.lt.s32	%p3, %r49, 5120;
	mov.u32 	%r297, 2560;
	@%p3 bra 	BB30_14;

	add.s32 	%r67, %r49, -5120;
	mul.wide.u32 	%rd96, %r67, -858993459;
	shr.u64 	%rd97, %rd96, 43;
	cvt.u32.u64	%r68, %rd97;
	mov.u32 	%r296, 2560;
	add.s32 	%r2, %r68, 1;
	and.b32  	%r66, %r2, 3;
	mov.u64 	%rd475, 2560;
	mov.u32 	%r291, 5120;
	mov.u32 	%r297, 0;
	mov.u64 	%rd17, 0;
	setp.eq.s32	%p4, %r66, 0;
	@%p4 bra 	BB30_10;

	setp.eq.s32	%p5, %r66, 1;
	@%p5 bra 	BB30_5;
	bra.uni 	BB30_6;

BB30_5:
	mov.u32 	%r297, %r291;
	mov.u32 	%r291, %r296;
	bra.uni 	BB30_9;

BB30_38:
	mov.u64 	%rd497, %rd34;

BB30_48:
	// inline asm
	mov.u32 %r175, %laneid;
	// inline asm
	mov.b64	{%r41, %r42}, %rd497;
	add.s32 	%r43, %r175, 2;
	add.s32 	%r44, %r175, 4;
	add.s32 	%r45, %r175, 8;
	add.s32 	%r46, %r175, 16;
	shr.s32 	%r176, %r1, 31;
	shr.u32 	%r177, %r176, 27;
	add.s32 	%r178, %r1, %r177;
	shr.s32 	%r47, %r178, 5;
	shl.b32 	%r179, %r47, 3;
	mov.u32 	%r180, _ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlliN6thrust4plusIlEEE9Policy600EPlS7_iS4_lEEvT0_T1_T2_T3_T4_E12temp_storage;
	add.s32 	%r181, %r180, %r179;
	setp.gt.s32	%p30, %r49, 255;
	@%p30 bra 	BB30_53;
	bra.uni 	BB30_49;

BB30_53:
	mov.u32 	%r243, 1;
	mov.u32 	%r284, 31;
	mov.u32 	%r285, -1;
	// inline asm
	shfl.sync.down.b32 %r236, %r41, %r243, %r284, %r285;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r241, %r42, %r243, %r284, %r285;
	// inline asm
	mov.b64	%rd447, {%r236, %r241};
	add.s32 	%r286, %r175, 1;
	setp.lt.s32	%p46, %r286, 32;
	selp.b64	%rd448, %rd447, 0, %p46;
	add.s64 	%rd449, %rd448, %rd497;
	mov.b64	{%r247, %r252}, %rd449;
	mov.u32 	%r253, 2;
	// inline asm
	shfl.sync.down.b32 %r246, %r247, %r253, %r284, %r285;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r251, %r252, %r253, %r284, %r285;
	// inline asm
	mov.b64	%rd450, {%r246, %r251};
	setp.lt.s32	%p47, %r43, 32;
	selp.b64	%rd451, %rd450, 0, %p47;
	add.s64 	%rd452, %rd451, %rd449;
	mov.b64	{%r257, %r262}, %rd452;
	mov.u32 	%r263, 4;
	// inline asm
	shfl.sync.down.b32 %r256, %r257, %r263, %r284, %r285;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r261, %r262, %r263, %r284, %r285;
	// inline asm
	mov.b64	%rd453, {%r256, %r261};
	setp.lt.s32	%p48, %r44, 32;
	selp.b64	%rd454, %rd453, 0, %p48;
	add.s64 	%rd455, %rd454, %rd452;
	mov.b64	{%r267, %r272}, %rd455;
	mov.u32 	%r273, 8;
	// inline asm
	shfl.sync.down.b32 %r266, %r267, %r273, %r284, %r285;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r271, %r272, %r273, %r284, %r285;
	// inline asm
	mov.b64	%rd456, {%r266, %r271};
	setp.lt.s32	%p49, %r45, 32;
	selp.b64	%rd457, %rd456, 0, %p49;
	add.s64 	%rd458, %rd457, %rd455;
	mov.b64	{%r277, %r282}, %rd458;
	mov.u32 	%r283, 16;
	// inline asm
	shfl.sync.down.b32 %r276, %r277, %r283, %r284, %r285;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r281, %r282, %r283, %r284, %r285;
	// inline asm
	mov.b64	%rd459, {%r276, %r281};
	setp.lt.s32	%p50, %r46, 32;
	selp.b64	%rd460, %rd459, 0, %p50;
	add.s64 	%rd498, %rd460, %rd458;
	setp.ne.s32	%p51, %r175, 0;
	@%p51 bra 	BB30_55;

	add.s32 	%r288, %r181, 8;
	st.shared.u64 	[%r288], %rd498;

BB30_55:
	bar.sync 	0;
	setp.ne.s32	%p52, %r1, 0;
	@%p52 bra 	BB30_57;

	ld.shared.u64 	%rd461, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlliN6thrust4plusIlEEE9Policy600EPlS7_iS4_lEEvT0_T1_T2_T3_T4_E12temp_storage+16];
	add.s64 	%rd462, %rd461, %rd498;
	ld.shared.u64 	%rd463, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlliN6thrust4plusIlEEE9Policy600EPlS7_iS4_lEEvT0_T1_T2_T3_T4_E12temp_storage+24];
	add.s64 	%rd464, %rd462, %rd463;
	ld.shared.u64 	%rd465, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlliN6thrust4plusIlEEE9Policy600EPlS7_iS4_lEEvT0_T1_T2_T3_T4_E12temp_storage+32];
	add.s64 	%rd466, %rd464, %rd465;
	ld.shared.u64 	%rd467, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlliN6thrust4plusIlEEE9Policy600EPlS7_iS4_lEEvT0_T1_T2_T3_T4_E12temp_storage+40];
	add.s64 	%rd468, %rd466, %rd467;
	ld.shared.u64 	%rd469, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlliN6thrust4plusIlEEE9Policy600EPlS7_iS4_lEEvT0_T1_T2_T3_T4_E12temp_storage+48];
	add.s64 	%rd470, %rd468, %rd469;
	ld.shared.u64 	%rd471, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlliN6thrust4plusIlEEE9Policy600EPlS7_iS4_lEEvT0_T1_T2_T3_T4_E12temp_storage+56];
	add.s64 	%rd472, %rd470, %rd471;
	ld.shared.u64 	%rd473, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlliN6thrust4plusIlEEE9Policy600EPlS7_iS4_lEEvT0_T1_T2_T3_T4_E12temp_storage+64];
	add.s64 	%rd498, %rd472, %rd473;
	bra.uni 	BB30_57;

BB30_49:
	shl.b32 	%r232, %r47, 5;
	add.s32 	%r233, %r232, 32;
	setp.gt.s32	%p31, %r233, %r49;
	add.s32 	%r234, %r49, -1;
	mov.u32 	%r231, -1;
	sub.s32 	%r235, %r234, %r232;
	selp.b32	%r230, %r235, 31, %p31;
	mov.u32 	%r189, 1;
	// inline asm
	shfl.sync.down.b32 %r182, %r41, %r189, %r230, %r231;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r187, %r42, %r189, %r230, %r231;
	// inline asm
	mov.b64	%rd413, {%r182, %r187};
	setp.lt.s32	%p32, %r175, %r230;
	selp.b64	%rd414, %rd413, 0, %p32;
	add.s64 	%rd415, %rd414, %rd497;
	mov.b64	{%r193, %r198}, %rd415;
	mov.u32 	%r199, 2;
	// inline asm
	shfl.sync.down.b32 %r192, %r193, %r199, %r230, %r231;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r197, %r198, %r199, %r230, %r231;
	// inline asm
	mov.b64	%rd416, {%r192, %r197};
	setp.gt.s32	%p33, %r43, %r230;
	selp.b64	%rd417, 0, %rd416, %p33;
	add.s64 	%rd418, %rd417, %rd415;
	mov.b64	{%r203, %r208}, %rd418;
	mov.u32 	%r209, 4;
	// inline asm
	shfl.sync.down.b32 %r202, %r203, %r209, %r230, %r231;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r207, %r208, %r209, %r230, %r231;
	// inline asm
	mov.b64	%rd419, {%r202, %r207};
	setp.gt.s32	%p34, %r44, %r230;
	selp.b64	%rd420, 0, %rd419, %p34;
	add.s64 	%rd421, %rd420, %rd418;
	mov.b64	{%r213, %r218}, %rd421;
	mov.u32 	%r219, 8;
	// inline asm
	shfl.sync.down.b32 %r212, %r213, %r219, %r230, %r231;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r217, %r218, %r219, %r230, %r231;
	// inline asm
	mov.b64	%rd422, {%r212, %r217};
	setp.gt.s32	%p35, %r45, %r230;
	selp.b64	%rd423, 0, %rd422, %p35;
	add.s64 	%rd424, %rd423, %rd421;
	mov.b64	{%r223, %r228}, %rd424;
	mov.u32 	%r229, 16;
	// inline asm
	shfl.sync.down.b32 %r222, %r223, %r229, %r230, %r231;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r227, %r228, %r229, %r230, %r231;
	// inline asm
	mov.b64	%rd425, {%r222, %r227};
	setp.gt.s32	%p36, %r46, %r230;
	selp.b64	%rd426, 0, %rd425, %p36;
	add.s64 	%rd498, %rd426, %rd424;
	setp.ne.s32	%p37, %r175, 0;
	@%p37 bra 	BB30_51;

	add.s32 	%r287, %r181, 8;
	st.shared.u64 	[%r287], %rd498;

BB30_51:
	bar.sync 	0;
	setp.ne.s32	%p38, %r1, 0;
	@%p38 bra 	BB30_57;

	setp.gt.s32	%p39, %r49, 32;
	ld.shared.u64 	%rd427, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlliN6thrust4plusIlEEE9Policy600EPlS7_iS4_lEEvT0_T1_T2_T3_T4_E12temp_storage+16];
	selp.b64	%rd428, %rd427, 0, %p39;
	add.s64 	%rd429, %rd428, %rd498;
	ld.shared.u64 	%rd430, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlliN6thrust4plusIlEEE9Policy600EPlS7_iS4_lEEvT0_T1_T2_T3_T4_E12temp_storage+24];
	setp.gt.s32	%p40, %r49, 64;
	selp.b64	%rd431, %rd430, 0, %p40;
	add.s64 	%rd432, %rd429, %rd431;
	ld.shared.u64 	%rd433, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlliN6thrust4plusIlEEE9Policy600EPlS7_iS4_lEEvT0_T1_T2_T3_T4_E12temp_storage+32];
	setp.gt.s32	%p41, %r49, 96;
	selp.b64	%rd434, %rd433, 0, %p41;
	add.s64 	%rd435, %rd432, %rd434;
	ld.shared.u64 	%rd436, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlliN6thrust4plusIlEEE9Policy600EPlS7_iS4_lEEvT0_T1_T2_T3_T4_E12temp_storage+40];
	setp.gt.s32	%p42, %r49, 128;
	selp.b64	%rd437, %rd436, 0, %p42;
	add.s64 	%rd438, %rd435, %rd437;
	ld.shared.u64 	%rd439, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlliN6thrust4plusIlEEE9Policy600EPlS7_iS4_lEEvT0_T1_T2_T3_T4_E12temp_storage+48];
	setp.gt.s32	%p43, %r49, 160;
	selp.b64	%rd440, %rd439, 0, %p43;
	add.s64 	%rd441, %rd438, %rd440;
	ld.shared.u64 	%rd442, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlliN6thrust4plusIlEEE9Policy600EPlS7_iS4_lEEvT0_T1_T2_T3_T4_E12temp_storage+56];
	setp.gt.s32	%p44, %r49, 192;
	selp.b64	%rd443, %rd442, 0, %p44;
	add.s64 	%rd444, %rd441, %rd443;
	ld.shared.u64 	%rd445, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlliN6thrust4plusIlEEE9Policy600EPlS7_iS4_lEEvT0_T1_T2_T3_T4_E12temp_storage+64];
	setp.gt.s32	%p45, %r49, 224;
	selp.b64	%rd446, %rd445, 0, %p45;
	add.s64 	%rd498, %rd444, %rd446;
	bra.uni 	BB30_57;

BB30_6:
	setp.eq.s32	%p6, %r66, 2;
	@%p6 bra 	BB30_8;

	add.s32 	%r70, %r1, 2560;
	mul.wide.s32 	%rd119, %r70, 8;
	add.s64 	%rd99, %rd53, %rd119;
	// inline asm
	ld.global.nc.u64 %rd98, [%rd99];
	// inline asm
	add.s32 	%r71, %r1, 2816;
	mul.wide.s32 	%rd120, %r71, 8;
	add.s64 	%rd101, %rd53, %rd120;
	// inline asm
	ld.global.nc.u64 %rd100, [%rd101];
	// inline asm
	add.s32 	%r72, %r1, 3072;
	mul.wide.s32 	%rd121, %r72, 8;
	add.s64 	%rd103, %rd53, %rd121;
	// inline asm
	ld.global.nc.u64 %rd102, [%rd103];
	// inline asm
	add.s32 	%r73, %r1, 3328;
	mul.wide.s32 	%rd122, %r73, 8;
	add.s64 	%rd105, %rd53, %rd122;
	// inline asm
	ld.global.nc.u64 %rd104, [%rd105];
	// inline asm
	add.s32 	%r74, %r1, 3584;
	mul.wide.s32 	%rd123, %r74, 8;
	add.s64 	%rd107, %rd53, %rd123;
	// inline asm
	ld.global.nc.u64 %rd106, [%rd107];
	// inline asm
	add.s32 	%r75, %r1, 3840;
	mul.wide.s32 	%rd124, %r75, 8;
	add.s64 	%rd109, %rd53, %rd124;
	// inline asm
	ld.global.nc.u64 %rd108, [%rd109];
	// inline asm
	add.s32 	%r76, %r1, 4096;
	mul.wide.s32 	%rd125, %r76, 8;
	add.s64 	%rd111, %rd53, %rd125;
	// inline asm
	ld.global.nc.u64 %rd110, [%rd111];
	// inline asm
	add.s32 	%r77, %r1, 4352;
	mul.wide.s32 	%rd126, %r77, 8;
	add.s64 	%rd113, %rd53, %rd126;
	// inline asm
	ld.global.nc.u64 %rd112, [%rd113];
	// inline asm
	add.s32 	%r78, %r1, 4608;
	mul.wide.s32 	%rd127, %r78, 8;
	add.s64 	%rd115, %rd53, %rd127;
	// inline asm
	ld.global.nc.u64 %rd114, [%rd115];
	// inline asm
	add.s32 	%r79, %r1, 4864;
	mul.wide.s32 	%rd128, %r79, 8;
	add.s64 	%rd117, %rd53, %rd128;
	// inline asm
	ld.global.nc.u64 %rd116, [%rd117];
	// inline asm
	add.s64 	%rd129, %rd98, %rd3;
	add.s64 	%rd130, %rd100, %rd129;
	add.s64 	%rd131, %rd102, %rd130;
	add.s64 	%rd132, %rd104, %rd131;
	add.s64 	%rd133, %rd106, %rd132;
	add.s64 	%rd134, %rd108, %rd133;
	add.s64 	%rd135, %rd110, %rd134;
	add.s64 	%rd136, %rd112, %rd135;
	add.s64 	%rd137, %rd114, %rd136;
	add.s64 	%rd3, %rd116, %rd137;
	mov.u64 	%rd475, 5120;
	mov.u32 	%r291, 7680;

BB30_8:
	add.s64 	%rd158, %rd2, %rd475;
	shl.b64 	%rd159, %rd158, 3;
	add.s64 	%rd139, %rd159, %rd53;
	// inline asm
	ld.global.nc.u64 %rd138, [%rd139];
	// inline asm
	add.s64 	%rd141, %rd139, 2048;
	// inline asm
	ld.global.nc.u64 %rd140, [%rd141];
	// inline asm
	add.s64 	%rd143, %rd139, 4096;
	// inline asm
	ld.global.nc.u64 %rd142, [%rd143];
	// inline asm
	add.s64 	%rd145, %rd139, 6144;
	// inline asm
	ld.global.nc.u64 %rd144, [%rd145];
	// inline asm
	add.s64 	%rd147, %rd139, 8192;
	// inline asm
	ld.global.nc.u64 %rd146, [%rd147];
	// inline asm
	add.s64 	%rd149, %rd139, 10240;
	// inline asm
	ld.global.nc.u64 %rd148, [%rd149];
	// inline asm
	add.s64 	%rd151, %rd139, 12288;
	// inline asm
	ld.global.nc.u64 %rd150, [%rd151];
	// inline asm
	add.s64 	%rd153, %rd139, 14336;
	// inline asm
	ld.global.nc.u64 %rd152, [%rd153];
	// inline asm
	add.s64 	%rd155, %rd139, 16384;
	// inline asm
	ld.global.nc.u64 %rd154, [%rd155];
	// inline asm
	add.s64 	%rd157, %rd139, 18432;
	// inline asm
	ld.global.nc.u64 %rd156, [%rd157];
	// inline asm
	add.s64 	%rd160, %rd138, %rd3;
	add.s64 	%rd161, %rd140, %rd160;
	add.s64 	%rd162, %rd142, %rd161;
	add.s64 	%rd163, %rd144, %rd162;
	add.s64 	%rd164, %rd146, %rd163;
	add.s64 	%rd165, %rd148, %rd164;
	add.s64 	%rd166, %rd150, %rd165;
	add.s64 	%rd167, %rd152, %rd166;
	add.s64 	%rd168, %rd154, %rd167;
	add.s64 	%rd3, %rd156, %rd168;
	add.s32 	%r297, %r291, 2560;

BB30_9:
	add.s32 	%r80, %r1, %r291;
	mul.wide.s32 	%rd189, %r80, 8;
	add.s64 	%rd170, %rd53, %rd189;
	// inline asm
	ld.global.nc.u64 %rd169, [%rd170];
	// inline asm
	add.s32 	%r81, %r80, 256;
	mul.wide.s32 	%rd190, %r81, 8;
	add.s64 	%rd172, %rd53, %rd190;
	// inline asm
	ld.global.nc.u64 %rd171, [%rd172];
	// inline asm
	add.s32 	%r82, %r80, 512;
	mul.wide.s32 	%rd191, %r82, 8;
	add.s64 	%rd174, %rd53, %rd191;
	// inline asm
	ld.global.nc.u64 %rd173, [%rd174];
	// inline asm
	add.s32 	%r83, %r80, 768;
	mul.wide.s32 	%rd192, %r83, 8;
	add.s64 	%rd176, %rd53, %rd192;
	// inline asm
	ld.global.nc.u64 %rd175, [%rd176];
	// inline asm
	add.s32 	%r84, %r80, 1024;
	mul.wide.s32 	%rd193, %r84, 8;
	add.s64 	%rd178, %rd53, %rd193;
	// inline asm
	ld.global.nc.u64 %rd177, [%rd178];
	// inline asm
	add.s32 	%r85, %r80, 1280;
	mul.wide.s32 	%rd194, %r85, 8;
	add.s64 	%rd180, %rd53, %rd194;
	// inline asm
	ld.global.nc.u64 %rd179, [%rd180];
	// inline asm
	add.s32 	%r86, %r80, 1536;
	mul.wide.s32 	%rd195, %r86, 8;
	add.s64 	%rd182, %rd53, %rd195;
	// inline asm
	ld.global.nc.u64 %rd181, [%rd182];
	// inline asm
	add.s32 	%r87, %r80, 1792;
	mul.wide.s32 	%rd196, %r87, 8;
	add.s64 	%rd184, %rd53, %rd196;
	// inline asm
	ld.global.nc.u64 %rd183, [%rd184];
	// inline asm
	add.s32 	%r88, %r80, 2048;
	mul.wide.s32 	%rd197, %r88, 8;
	add.s64 	%rd186, %rd53, %rd197;
	// inline asm
	ld.global.nc.u64 %rd185, [%rd186];
	// inline asm
	add.s32 	%r89, %r80, 2304;
	mul.wide.s32 	%rd198, %r89, 8;
	add.s64 	%rd188, %rd53, %rd198;
	// inline asm
	ld.global.nc.u64 %rd187, [%rd188];
	// inline asm
	add.s64 	%rd199, %rd169, %rd3;
	add.s64 	%rd200, %rd171, %rd199;
	add.s64 	%rd201, %rd173, %rd200;
	add.s64 	%rd202, %rd175, %rd201;
	add.s64 	%rd203, %rd177, %rd202;
	add.s64 	%rd204, %rd179, %rd203;
	add.s64 	%rd205, %rd181, %rd204;
	add.s64 	%rd206, %rd183, %rd205;
	add.s64 	%rd207, %rd185, %rd206;
	add.s64 	%rd17, %rd187, %rd207;
	add.s32 	%r291, %r297, 2560;
	mov.u32 	%r296, %r297;
	mov.u64 	%rd3, %rd17;

BB30_10:
	setp.lt.u32	%p7, %r2, 4;
	@%p7 bra 	BB30_15;

	add.s32 	%r90, %r1, %r291;
	mul.wide.s32 	%rd208, %r90, 8;
	add.s64 	%rd480, %rd53, %rd208;

BB30_12:
	add.s32 	%r91, %r1, %r296;
	mul.wide.s32 	%rd289, %r91, 8;
	add.s64 	%rd210, %rd53, %rd289;
	// inline asm
	ld.global.nc.u64 %rd209, [%rd210];
	// inline asm
	add.s32 	%r92, %r91, 256;
	mul.wide.s32 	%rd290, %r92, 8;
	add.s64 	%rd212, %rd53, %rd290;
	// inline asm
	ld.global.nc.u64 %rd211, [%rd212];
	// inline asm
	add.s32 	%r93, %r91, 512;
	mul.wide.s32 	%rd291, %r93, 8;
	add.s64 	%rd214, %rd53, %rd291;
	// inline asm
	ld.global.nc.u64 %rd213, [%rd214];
	// inline asm
	add.s32 	%r94, %r91, 768;
	mul.wide.s32 	%rd292, %r94, 8;
	add.s64 	%rd216, %rd53, %rd292;
	// inline asm
	ld.global.nc.u64 %rd215, [%rd216];
	// inline asm
	add.s32 	%r95, %r91, 1024;
	mul.wide.s32 	%rd293, %r95, 8;
	add.s64 	%rd218, %rd53, %rd293;
	// inline asm
	ld.global.nc.u64 %rd217, [%rd218];
	// inline asm
	add.s32 	%r96, %r91, 1280;
	mul.wide.s32 	%rd294, %r96, 8;
	add.s64 	%rd220, %rd53, %rd294;
	// inline asm
	ld.global.nc.u64 %rd219, [%rd220];
	// inline asm
	add.s32 	%r97, %r91, 1536;
	mul.wide.s32 	%rd295, %r97, 8;
	add.s64 	%rd222, %rd53, %rd295;
	// inline asm
	ld.global.nc.u64 %rd221, [%rd222];
	// inline asm
	add.s32 	%r98, %r91, 1792;
	mul.wide.s32 	%rd296, %r98, 8;
	add.s64 	%rd224, %rd53, %rd296;
	// inline asm
	ld.global.nc.u64 %rd223, [%rd224];
	// inline asm
	add.s32 	%r99, %r91, 2048;
	mul.wide.s32 	%rd297, %r99, 8;
	add.s64 	%rd226, %rd53, %rd297;
	// inline asm
	ld.global.nc.u64 %rd225, [%rd226];
	// inline asm
	add.s32 	%r100, %r91, 2304;
	mul.wide.s32 	%rd298, %r100, 8;
	add.s64 	%rd228, %rd53, %rd298;
	// inline asm
	ld.global.nc.u64 %rd227, [%rd228];
	// inline asm
	add.s64 	%rd299, %rd209, %rd3;
	add.s64 	%rd300, %rd211, %rd299;
	add.s64 	%rd301, %rd213, %rd300;
	add.s64 	%rd302, %rd215, %rd301;
	add.s64 	%rd303, %rd217, %rd302;
	add.s64 	%rd304, %rd219, %rd303;
	add.s64 	%rd305, %rd221, %rd304;
	add.s64 	%rd306, %rd223, %rd305;
	add.s64 	%rd307, %rd225, %rd306;
	add.s64 	%rd308, %rd227, %rd307;
	// inline asm
	ld.global.nc.u64 %rd229, [%rd480];
	// inline asm
	add.s64 	%rd232, %rd480, 2048;
	// inline asm
	ld.global.nc.u64 %rd231, [%rd232];
	// inline asm
	add.s64 	%rd234, %rd480, 4096;
	// inline asm
	ld.global.nc.u64 %rd233, [%rd234];
	// inline asm
	add.s64 	%rd236, %rd480, 6144;
	// inline asm
	ld.global.nc.u64 %rd235, [%rd236];
	// inline asm
	add.s64 	%rd238, %rd480, 8192;
	// inline asm
	ld.global.nc.u64 %rd237, [%rd238];
	// inline asm
	add.s64 	%rd240, %rd480, 10240;
	// inline asm
	ld.global.nc.u64 %rd239, [%rd240];
	// inline asm
	add.s64 	%rd242, %rd480, 12288;
	// inline asm
	ld.global.nc.u64 %rd241, [%rd242];
	// inline asm
	add.s64 	%rd244, %rd480, 14336;
	// inline asm
	ld.global.nc.u64 %rd243, [%rd244];
	// inline asm
	add.s64 	%rd246, %rd480, 16384;
	// inline asm
	ld.global.nc.u64 %rd245, [%rd246];
	// inline asm
	add.s64 	%rd248, %rd480, 18432;
	// inline asm
	ld.global.nc.u64 %rd247, [%rd248];
	// inline asm
	add.s64 	%rd309, %rd229, %rd308;
	add.s64 	%rd310, %rd231, %rd309;
	add.s64 	%rd311, %rd233, %rd310;
	add.s64 	%rd312, %rd235, %rd311;
	add.s64 	%rd313, %rd237, %rd312;
	add.s64 	%rd314, %rd239, %rd313;
	add.s64 	%rd315, %rd241, %rd314;
	add.s64 	%rd316, %rd243, %rd315;
	add.s64 	%rd317, %rd245, %rd316;
	add.s64 	%rd318, %rd247, %rd317;
	add.s64 	%rd250, %rd480, 20480;
	// inline asm
	ld.global.nc.u64 %rd249, [%rd250];
	// inline asm
	add.s64 	%rd252, %rd480, 22528;
	// inline asm
	ld.global.nc.u64 %rd251, [%rd252];
	// inline asm
	add.s64 	%rd254, %rd480, 24576;
	// inline asm
	ld.global.nc.u64 %rd253, [%rd254];
	// inline asm
	add.s64 	%rd256, %rd480, 26624;
	// inline asm
	ld.global.nc.u64 %rd255, [%rd256];
	// inline asm
	add.s64 	%rd258, %rd480, 28672;
	// inline asm
	ld.global.nc.u64 %rd257, [%rd258];
	// inline asm
	add.s64 	%rd260, %rd480, 30720;
	// inline asm
	ld.global.nc.u64 %rd259, [%rd260];
	// inline asm
	add.s64 	%rd262, %rd480, 32768;
	// inline asm
	ld.global.nc.u64 %rd261, [%rd262];
	// inline asm
	add.s64 	%rd264, %rd480, 34816;
	// inline asm
	ld.global.nc.u64 %rd263, [%rd264];
	// inline asm
	add.s64 	%rd266, %rd480, 36864;
	// inline asm
	ld.global.nc.u64 %rd265, [%rd266];
	// inline asm
	add.s64 	%rd268, %rd480, 38912;
	// inline asm
	ld.global.nc.u64 %rd267, [%rd268];
	// inline asm
	add.s64 	%rd319, %rd249, %rd318;
	add.s64 	%rd320, %rd251, %rd319;
	add.s64 	%rd321, %rd253, %rd320;
	add.s64 	%rd322, %rd255, %rd321;
	add.s64 	%rd323, %rd257, %rd322;
	add.s64 	%rd324, %rd259, %rd323;
	add.s64 	%rd325, %rd261, %rd324;
	add.s64 	%rd326, %rd263, %rd325;
	add.s64 	%rd327, %rd265, %rd326;
	add.s64 	%rd328, %rd267, %rd327;
	add.s64 	%rd270, %rd480, 40960;
	// inline asm
	ld.global.nc.u64 %rd269, [%rd270];
	// inline asm
	add.s64 	%rd272, %rd480, 43008;
	// inline asm
	ld.global.nc.u64 %rd271, [%rd272];
	// inline asm
	add.s64 	%rd274, %rd480, 45056;
	// inline asm
	ld.global.nc.u64 %rd273, [%rd274];
	// inline asm
	add.s64 	%rd276, %rd480, 47104;
	// inline asm
	ld.global.nc.u64 %rd275, [%rd276];
	// inline asm
	add.s64 	%rd278, %rd480, 49152;
	// inline asm
	ld.global.nc.u64 %rd277, [%rd278];
	// inline asm
	add.s64 	%rd280, %rd480, 51200;
	// inline asm
	ld.global.nc.u64 %rd279, [%rd280];
	// inline asm
	add.s64 	%rd282, %rd480, 53248;
	// inline asm
	ld.global.nc.u64 %rd281, [%rd282];
	// inline asm
	add.s64 	%rd284, %rd480, 55296;
	// inline asm
	ld.global.nc.u64 %rd283, [%rd284];
	// inline asm
	add.s64 	%rd286, %rd480, 57344;
	// inline asm
	ld.global.nc.u64 %rd285, [%rd286];
	// inline asm
	add.s64 	%rd288, %rd480, 59392;
	// inline asm
	ld.global.nc.u64 %rd287, [%rd288];
	// inline asm
	add.s64 	%rd329, %rd269, %rd328;
	add.s64 	%rd330, %rd271, %rd329;
	add.s64 	%rd331, %rd273, %rd330;
	add.s64 	%rd332, %rd275, %rd331;
	add.s64 	%rd333, %rd277, %rd332;
	add.s64 	%rd334, %rd279, %rd333;
	add.s64 	%rd335, %rd281, %rd334;
	add.s64 	%rd336, %rd283, %rd335;
	add.s64 	%rd337, %rd285, %rd336;
	add.s64 	%rd3, %rd287, %rd337;
	add.s64 	%rd480, %rd480, 81920;
	add.s32 	%r13, %r291, 10240;
	add.s32 	%r296, %r291, 7680;
	setp.le.s32	%p8, %r13, %r49;
	mov.u32 	%r291, %r13;
	@%p8 bra 	BB30_12;

	add.s32 	%r297, %r13, -2560;

BB30_14:
	mov.u64 	%rd17, %rd3;

BB30_15:
	setp.ge.s32	%p9, %r297, %r49;
	@%p9 bra 	BB30_16;

	sub.s32 	%r17, %r49, %r297;
	setp.ge.s32	%p10, %r1, %r17;
	@%p10 bra 	BB30_18;

	add.s32 	%r101, %r49, -1;
	sub.s32 	%r102, %r101, %r1;
	sub.s32 	%r103, %r102, %r297;
	shr.u32 	%r104, %r103, 8;
	add.s32 	%r18, %r104, 1;
	and.b32  	%r19, %r18, 3;
	setp.eq.s32	%p11, %r19, 0;
	mov.u64 	%rd489, 0;
	@%p11 bra 	BB30_20;

	setp.eq.s32	%p12, %r19, 1;
	@%p12 bra 	BB30_22;
	bra.uni 	BB30_23;

BB30_22:
	mov.u32 	%r299, %r1;
	bra.uni 	BB30_27;

BB30_16:
	mov.u64 	%rd489, %rd17;
	bra.uni 	BB30_31;

BB30_18:
	mov.u64 	%rd489, %rd17;
	bra.uni 	BB30_31;

BB30_20:
	mov.u32 	%r301, %r1;
	bra.uni 	BB30_28;

BB30_23:
	setp.eq.s32	%p13, %r19, 2;
	@%p13 bra 	BB30_24;
	bra.uni 	BB30_25;

BB30_24:
	mov.u32 	%r51, %r1;
	bra.uni 	BB30_26;

BB30_25:
	add.s32 	%r105, %r1, %r297;
	mul.wide.s32 	%rd341, %r105, 8;
	add.s64 	%rd340, %rd53, %rd341;
	// inline asm
	ld.global.nc.u64 %rd339, [%rd340];
	// inline asm
	add.s64 	%rd17, %rd339, %rd17;

BB30_26:
	add.s32 	%r106, %r51, %r297;
	mul.wide.s32 	%rd344, %r106, 8;
	add.s64 	%rd343, %rd53, %rd344;
	// inline asm
	ld.global.nc.u64 %rd342, [%rd343];
	// inline asm
	add.s64 	%rd17, %rd342, %rd17;
	add.s32 	%r299, %r51, 256;

BB30_27:
	add.s32 	%r107, %r299, %r297;
	mul.wide.s32 	%rd347, %r107, 8;
	add.s64 	%rd346, %rd53, %rd347;
	// inline asm
	ld.global.nc.u64 %rd345, [%rd346];
	// inline asm
	add.s64 	%rd17, %rd345, %rd17;
	add.s32 	%r301, %r299, 256;
	mov.u64 	%rd489, %rd17;

BB30_28:
	setp.lt.u32	%p14, %r18, 4;
	@%p14 bra 	BB30_31;

	add.s32 	%r108, %r297, %r301;
	mul.wide.s32 	%rd348, %r108, 8;
	add.s64 	%rd487, %rd53, %rd348;
	mov.u64 	%rd489, %rd17;

BB30_30:
	// inline asm
	ld.global.nc.u64 %rd349, [%rd487];
	// inline asm
	add.s64 	%rd357, %rd349, %rd489;
	add.s64 	%rd352, %rd487, 2048;
	// inline asm
	ld.global.nc.u64 %rd351, [%rd352];
	// inline asm
	add.s64 	%rd358, %rd351, %rd357;
	add.s64 	%rd354, %rd487, 4096;
	// inline asm
	ld.global.nc.u64 %rd353, [%rd354];
	// inline asm
	add.s64 	%rd359, %rd353, %rd358;
	add.s64 	%rd356, %rd487, 6144;
	// inline asm
	ld.global.nc.u64 %rd355, [%rd356];
	// inline asm
	add.s64 	%rd489, %rd355, %rd359;
	add.s64 	%rd487, %rd487, 8192;
	add.s32 	%r301, %r301, 1024;
	setp.lt.s32	%p15, %r301, %r17;
	@%p15 bra 	BB30_30;

BB30_31:
	// inline asm
	mov.u32 %r109, %laneid;
	// inline asm
	mov.b64	{%r111, %r116}, %rd489;
	mov.u32 	%r117, 1;
	mov.u32 	%r158, 31;
	mov.u32 	%r159, -1;
	// inline asm
	shfl.sync.down.b32 %r110, %r111, %r117, %r158, %r159;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r115, %r116, %r117, %r158, %r159;
	// inline asm
	mov.b64	%rd360, {%r110, %r115};
	add.s32 	%r160, %r109, 1;
	setp.lt.s32	%p16, %r160, 32;
	selp.b64	%rd361, %rd360, 0, %p16;
	add.s64 	%rd362, %rd361, %rd489;
	mov.b64	{%r121, %r126}, %rd362;
	mov.u32 	%r127, 2;
	// inline asm
	shfl.sync.down.b32 %r120, %r121, %r127, %r158, %r159;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r125, %r126, %r127, %r158, %r159;
	// inline asm
	mov.b64	%rd363, {%r120, %r125};
	add.s32 	%r161, %r109, 2;
	setp.lt.s32	%p17, %r161, 32;
	selp.b64	%rd364, %rd363, 0, %p17;
	add.s64 	%rd365, %rd364, %rd362;
	mov.b64	{%r131, %r136}, %rd365;
	mov.u32 	%r137, 4;
	// inline asm
	shfl.sync.down.b32 %r130, %r131, %r137, %r158, %r159;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r135, %r136, %r137, %r158, %r159;
	// inline asm
	mov.b64	%rd366, {%r130, %r135};
	add.s32 	%r162, %r109, 4;
	setp.lt.s32	%p18, %r162, 32;
	selp.b64	%rd367, %rd366, 0, %p18;
	add.s64 	%rd368, %rd367, %rd365;
	mov.b64	{%r141, %r146}, %rd368;
	mov.u32 	%r147, 8;
	// inline asm
	shfl.sync.down.b32 %r140, %r141, %r147, %r158, %r159;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r145, %r146, %r147, %r158, %r159;
	// inline asm
	mov.b64	%rd369, {%r140, %r145};
	add.s32 	%r163, %r109, 8;
	setp.lt.s32	%p19, %r163, 32;
	selp.b64	%rd370, %rd369, 0, %p19;
	add.s64 	%rd371, %rd370, %rd368;
	mov.b64	{%r151, %r156}, %rd371;
	mov.u32 	%r157, 16;
	// inline asm
	shfl.sync.down.b32 %r150, %r151, %r157, %r158, %r159;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r155, %r156, %r157, %r158, %r159;
	// inline asm
	mov.b64	%rd372, {%r150, %r155};
	add.s32 	%r164, %r109, 16;
	setp.lt.s32	%p20, %r164, 32;
	selp.b64	%rd373, %rd372, 0, %p20;
	add.s64 	%rd498, %rd373, %rd371;
	setp.ne.s32	%p21, %r109, 0;
	@%p21 bra 	BB30_33;

	shr.s32 	%r165, %r1, 31;
	shr.u32 	%r166, %r165, 27;
	add.s32 	%r167, %r1, %r166;
	shr.s32 	%r168, %r167, 5;
	shl.b32 	%r169, %r168, 3;
	mov.u32 	%r170, _ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlliN6thrust4plusIlEEE9Policy600EPlS7_iS4_lEEvT0_T1_T2_T3_T4_E12temp_storage;
	add.s32 	%r171, %r170, %r169;
	st.shared.u64 	[%r171+8], %rd498;

BB30_33:
	bar.sync 	0;
	setp.ne.s32	%p22, %r1, 0;
	@%p22 bra 	BB30_57;

	ld.shared.u64 	%rd374, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlliN6thrust4plusIlEEE9Policy600EPlS7_iS4_lEEvT0_T1_T2_T3_T4_E12temp_storage+16];
	add.s64 	%rd375, %rd374, %rd498;
	ld.shared.u64 	%rd376, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlliN6thrust4plusIlEEE9Policy600EPlS7_iS4_lEEvT0_T1_T2_T3_T4_E12temp_storage+24];
	add.s64 	%rd377, %rd375, %rd376;
	ld.shared.u64 	%rd378, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlliN6thrust4plusIlEEE9Policy600EPlS7_iS4_lEEvT0_T1_T2_T3_T4_E12temp_storage+32];
	add.s64 	%rd379, %rd377, %rd378;
	ld.shared.u64 	%rd380, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlliN6thrust4plusIlEEE9Policy600EPlS7_iS4_lEEvT0_T1_T2_T3_T4_E12temp_storage+40];
	add.s64 	%rd381, %rd379, %rd380;
	ld.shared.u64 	%rd382, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlliN6thrust4plusIlEEE9Policy600EPlS7_iS4_lEEvT0_T1_T2_T3_T4_E12temp_storage+48];
	add.s64 	%rd383, %rd381, %rd382;
	ld.shared.u64 	%rd384, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlliN6thrust4plusIlEEE9Policy600EPlS7_iS4_lEEvT0_T1_T2_T3_T4_E12temp_storage+56];
	add.s64 	%rd385, %rd383, %rd384;
	ld.shared.u64 	%rd386, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlliN6thrust4plusIlEEE9Policy600EPlS7_iS4_lEEvT0_T1_T2_T3_T4_E12temp_storage+64];
	add.s64 	%rd498, %rd385, %rd386;

BB30_57:
	setp.ne.s32	%p53, %r1, 0;
	@%p53 bra 	BB30_61;

	add.s64 	%rd474, %rd498, %rd54;
	st.global.u64 	[%rd1], %rd474;

BB30_61:
	ret;
}

	// .weak	_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlllN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPllS4_lEEvT0_T1_T2_T3_T4_
.weak .entry _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlllN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPllS4_lEEvT0_T1_T2_T3_T4_(
	.param .align 8 .b8 _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlllN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPllS4_lEEvT0_T1_T2_T3_T4__param_0[16],
	.param .u64 _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlllN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPllS4_lEEvT0_T1_T2_T3_T4__param_1,
	.param .u64 _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlllN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPllS4_lEEvT0_T1_T2_T3_T4__param_2,
	.param .align 1 .b8 _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlllN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPllS4_lEEvT0_T1_T2_T3_T4__param_3[1],
	.param .u64 _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlllN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPllS4_lEEvT0_T1_T2_T3_T4__param_4
)
.maxntid 256, 1, 1
.minnctapersm 1
{
	.reg .pred 	%p<86>;
	.reg .b16 	%rs<9>;
	.reg .b32 	%r<275>;
	.reg .b64 	%rd<324>;


	ld.param.u64 	%rd51, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlllN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPllS4_lEEvT0_T1_T2_T3_T4__param_0];
	ld.param.u64 	%rd54, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlllN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPllS4_lEEvT0_T1_T2_T3_T4__param_1];
	ld.param.u64 	%rd52, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlllN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPllS4_lEEvT0_T1_T2_T3_T4__param_2];
	ld.param.u64 	%rd53, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlllN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPllS4_lEEvT0_T1_T2_T3_T4__param_4];
	cvta.to.global.u64 	%rd1, %rd54;
	mov.u32 	%r274, %tid.x;
	setp.eq.s64	%p1, %rd52, 0;
	@%p1 bra 	BB31_50;

	setp.lt.s64	%p2, %rd52, 2560;
	@%p2 bra 	BB31_25;
	bra.uni 	BB31_2;

BB31_25:
	cvt.u32.u64	%r13, %rd52;
	setp.ge.s32	%p46, %r274, %r13;
	mov.u32 	%r15, %r274;
	@%p46 bra 	BB31_27;

	mul.wide.s32 	%rd209, %r274, 4;
	add.s64 	%rd210, %rd51, %rd209;
	cvta.to.global.u64 	%rd211, %rd210;
	ld.global.u32 	%r138, [%rd211];
	setp.gt.u32	%p47, %r138, -294967296;
	selp.u64	%rd32, 1, 0, %p47;
	add.s32 	%r15, %r274, 256;

BB31_27:
	setp.ge.s32	%p48, %r15, %r13;
	@%p48 bra 	BB31_28;

	add.s32 	%r139, %r13, -1;
	sub.s32 	%r140, %r139, %r15;
	shr.u32 	%r141, %r140, 8;
	add.s32 	%r16, %r141, 1;
	and.b32  	%r17, %r16, 3;
	setp.eq.s32	%p49, %r17, 0;
	mov.u64 	%rd322, 0;
	@%p49 bra 	BB31_35;

	setp.eq.s32	%p50, %r17, 1;
	@%p50 bra 	BB31_34;

	setp.eq.s32	%p51, %r17, 2;
	@%p51 bra 	BB31_33;

	mul.wide.s32 	%rd213, %r15, 4;
	add.s64 	%rd214, %rd51, %rd213;
	cvta.to.global.u64 	%rd215, %rd214;
	ld.global.u32 	%r142, [%rd215];
	setp.gt.u32	%p52, %r142, -294967296;
	selp.u64	%rd216, 1, 0, %p52;
	add.s64 	%rd32, %rd216, %rd32;
	add.s32 	%r15, %r15, 256;

BB31_33:
	mul.wide.s32 	%rd217, %r15, 4;
	add.s64 	%rd218, %rd51, %rd217;
	cvta.to.global.u64 	%rd219, %rd218;
	ld.global.u32 	%r143, [%rd219];
	setp.gt.u32	%p53, %r143, -294967296;
	selp.u64	%rd220, 1, 0, %p53;
	add.s64 	%rd32, %rd220, %rd32;
	add.s32 	%r15, %r15, 256;

BB31_34:
	mul.wide.s32 	%rd221, %r15, 4;
	add.s64 	%rd222, %rd51, %rd221;
	cvta.to.global.u64 	%rd223, %rd222;
	ld.global.u32 	%r144, [%rd223];
	setp.gt.u32	%p54, %r144, -294967296;
	selp.u64	%rd224, 1, 0, %p54;
	add.s64 	%rd32, %rd224, %rd32;
	add.s32 	%r15, %r15, 256;
	mov.u64 	%rd322, %rd32;

BB31_35:
	setp.lt.u32	%p55, %r16, 4;
	@%p55 bra 	BB31_38;

	mul.wide.s32 	%rd225, %r15, 4;
	add.s64 	%rd320, %rd51, %rd225;
	mov.u64 	%rd322, %rd32;

BB31_37:
	cvta.to.global.u64 	%rd226, %rd320;
	ld.global.u32 	%r145, [%rd226];
	setp.gt.u32	%p56, %r145, -294967296;
	selp.u64	%rd227, 1, 0, %p56;
	add.s64 	%rd228, %rd227, %rd322;
	add.s64 	%rd229, %rd320, 1024;
	cvta.to.global.u64 	%rd230, %rd229;
	ld.global.u32 	%r146, [%rd230];
	setp.gt.u32	%p57, %r146, -294967296;
	selp.u64	%rd231, 1, 0, %p57;
	add.s64 	%rd232, %rd231, %rd228;
	add.s64 	%rd233, %rd320, 2048;
	cvta.to.global.u64 	%rd234, %rd233;
	ld.global.u32 	%r147, [%rd234];
	setp.gt.u32	%p58, %r147, -294967296;
	selp.u64	%rd235, 1, 0, %p58;
	add.s64 	%rd236, %rd235, %rd232;
	add.s64 	%rd237, %rd320, 3072;
	cvta.to.global.u64 	%rd238, %rd237;
	ld.global.u32 	%r148, [%rd238];
	setp.gt.u32	%p59, %r148, -294967296;
	selp.u64	%rd239, 1, 0, %p59;
	add.s64 	%rd322, %rd239, %rd236;
	add.s64 	%rd320, %rd320, 4096;
	add.s32 	%r15, %r15, 1024;
	setp.lt.s32	%p60, %r15, %r13;
	@%p60 bra 	BB31_37;
	bra.uni 	BB31_38;

BB31_50:
	setp.ne.s32	%p85, %r274, 0;
	@%p85 bra 	BB31_52;

	st.global.u64 	[%rd1], %rd53;
	bra.uni 	BB31_52;

BB31_2:
	cvt.s64.s32	%rd3, %r274;
	mul.wide.s32 	%rd56, %r274, 4;
	add.s64 	%rd302, %rd51, %rd56;
	cvta.to.global.u64 	%rd58, %rd302;
	ld.global.u32 	%r36, [%rd58];
	setp.gt.u32	%p3, %r36, -294967296;
	selp.u64	%rd59, 1, 0, %p3;
	add.s32 	%r2, %r274, 256;
	mul.wide.s32 	%rd60, %r2, 4;
	add.s64 	%rd61, %rd51, %rd60;
	cvta.to.global.u64 	%rd62, %rd61;
	ld.global.u32 	%r37, [%rd62];
	setp.gt.u32	%p4, %r37, -294967296;
	selp.u64	%rd63, 1, 0, %p4;
	add.s32 	%r38, %r274, 512;
	mul.wide.s32 	%rd64, %r38, 4;
	add.s64 	%rd65, %rd51, %rd64;
	cvta.to.global.u64 	%rd66, %rd65;
	ld.global.u32 	%r39, [%rd66];
	setp.gt.u32	%p5, %r39, -294967296;
	selp.u64	%rd67, 1, 0, %p5;
	add.s32 	%r40, %r274, 768;
	mul.wide.s32 	%rd68, %r40, 4;
	add.s64 	%rd69, %rd51, %rd68;
	cvta.to.global.u64 	%rd70, %rd69;
	ld.global.u32 	%r41, [%rd70];
	setp.gt.u32	%p6, %r41, -294967296;
	selp.u64	%rd71, 1, 0, %p6;
	add.s32 	%r42, %r274, 1024;
	mul.wide.s32 	%rd72, %r42, 4;
	add.s64 	%rd73, %rd51, %rd72;
	cvta.to.global.u64 	%rd74, %rd73;
	ld.global.u32 	%r43, [%rd74];
	setp.gt.u32	%p7, %r43, -294967296;
	selp.u64	%rd75, 1, 0, %p7;
	add.s32 	%r44, %r274, 1280;
	mul.wide.s32 	%rd76, %r44, 4;
	add.s64 	%rd77, %rd51, %rd76;
	cvta.to.global.u64 	%rd78, %rd77;
	ld.global.u32 	%r45, [%rd78];
	setp.gt.u32	%p8, %r45, -294967296;
	selp.u64	%rd79, 1, 0, %p8;
	add.s32 	%r46, %r274, 1536;
	mul.wide.s32 	%rd80, %r46, 4;
	add.s64 	%rd81, %rd51, %rd80;
	cvta.to.global.u64 	%rd82, %rd81;
	ld.global.u32 	%r47, [%rd82];
	setp.gt.u32	%p9, %r47, -294967296;
	selp.u64	%rd83, 1, 0, %p9;
	add.s32 	%r48, %r274, 1792;
	mul.wide.s32 	%rd84, %r48, 4;
	add.s64 	%rd85, %rd51, %rd84;
	cvta.to.global.u64 	%rd86, %rd85;
	ld.global.u32 	%r49, [%rd86];
	setp.gt.u32	%p10, %r49, -294967296;
	selp.u64	%rd87, 1, 0, %p10;
	add.s32 	%r50, %r274, 2048;
	mul.wide.s32 	%rd88, %r50, 4;
	add.s64 	%rd89, %rd51, %rd88;
	cvta.to.global.u64 	%rd90, %rd89;
	ld.global.u32 	%r51, [%rd90];
	setp.gt.u32	%p11, %r51, -294967296;
	selp.u64	%rd91, 1, 0, %p11;
	add.s32 	%r52, %r274, 2304;
	mul.wide.s32 	%rd92, %r52, 4;
	add.s64 	%rd93, %rd51, %rd92;
	cvta.to.global.u64 	%rd94, %rd93;
	ld.global.u32 	%r53, [%rd94];
	setp.gt.u32	%p12, %r53, -294967296;
	selp.u64	%rd95, 1, 0, %p12;
	add.s64 	%rd96, %rd63, %rd59;
	add.s64 	%rd97, %rd67, %rd96;
	add.s64 	%rd98, %rd71, %rd97;
	add.s64 	%rd99, %rd75, %rd98;
	add.s64 	%rd100, %rd79, %rd99;
	add.s64 	%rd101, %rd83, %rd100;
	add.s64 	%rd102, %rd87, %rd101;
	add.s64 	%rd103, %rd91, %rd102;
	add.s64 	%rd15, %rd95, %rd103;
	setp.lt.s64	%p13, %rd52, 5120;
	mov.u64 	%rd306, 2560;
	@%p13 bra 	BB31_5;

	mov.u64 	%rd304, 5120;
	mov.u64 	%rd306, 2560;

BB31_4:
	add.s64 	%rd12, %rd302, 10240;
	cvta.to.global.u64 	%rd107, %rd12;
	ld.global.u32 	%r54, [%rd107];
	setp.gt.u32	%p14, %r54, -294967296;
	selp.u64	%rd108, 1, 0, %p14;
	add.s64 	%rd109, %rd302, 11264;
	cvta.to.global.u64 	%rd110, %rd109;
	ld.global.u32 	%r55, [%rd110];
	setp.gt.u32	%p15, %r55, -294967296;
	selp.u64	%rd111, 1, 0, %p15;
	add.s64 	%rd112, %rd302, 12288;
	cvta.to.global.u64 	%rd113, %rd112;
	ld.global.u32 	%r56, [%rd113];
	setp.gt.u32	%p16, %r56, -294967296;
	selp.u64	%rd114, 1, 0, %p16;
	add.s64 	%rd115, %rd302, 13312;
	cvta.to.global.u64 	%rd116, %rd115;
	ld.global.u32 	%r57, [%rd116];
	setp.gt.u32	%p17, %r57, -294967296;
	selp.u64	%rd117, 1, 0, %p17;
	add.s64 	%rd118, %rd302, 14336;
	cvta.to.global.u64 	%rd119, %rd118;
	ld.global.u32 	%r58, [%rd119];
	setp.gt.u32	%p18, %r58, -294967296;
	selp.u64	%rd120, 1, 0, %p18;
	add.s64 	%rd121, %rd302, 15360;
	cvta.to.global.u64 	%rd122, %rd121;
	ld.global.u32 	%r59, [%rd122];
	setp.gt.u32	%p19, %r59, -294967296;
	selp.u64	%rd123, 1, 0, %p19;
	add.s64 	%rd124, %rd302, 16384;
	cvta.to.global.u64 	%rd125, %rd124;
	ld.global.u32 	%r60, [%rd125];
	setp.gt.u32	%p20, %r60, -294967296;
	selp.u64	%rd126, 1, 0, %p20;
	add.s64 	%rd127, %rd302, 17408;
	cvta.to.global.u64 	%rd128, %rd127;
	ld.global.u32 	%r61, [%rd128];
	setp.gt.u32	%p21, %r61, -294967296;
	selp.u64	%rd129, 1, 0, %p21;
	add.s64 	%rd130, %rd302, 18432;
	cvta.to.global.u64 	%rd131, %rd130;
	ld.global.u32 	%r62, [%rd131];
	setp.gt.u32	%p22, %r62, -294967296;
	selp.u64	%rd132, 1, 0, %p22;
	add.s64 	%rd133, %rd302, 19456;
	cvta.to.global.u64 	%rd134, %rd133;
	ld.global.u32 	%r63, [%rd134];
	setp.gt.u32	%p23, %r63, -294967296;
	selp.u64	%rd135, 1, 0, %p23;
	add.s64 	%rd136, %rd108, %rd15;
	add.s64 	%rd137, %rd111, %rd136;
	add.s64 	%rd138, %rd114, %rd137;
	add.s64 	%rd139, %rd117, %rd138;
	add.s64 	%rd140, %rd120, %rd139;
	add.s64 	%rd141, %rd123, %rd140;
	add.s64 	%rd142, %rd126, %rd141;
	add.s64 	%rd143, %rd129, %rd142;
	add.s64 	%rd144, %rd132, %rd143;
	add.s64 	%rd15, %rd135, %rd144;
	add.s64 	%rd306, %rd306, 2560;
	add.s64 	%rd304, %rd304, 2560;
	setp.le.s64	%p24, %rd304, %rd52;
	mov.u64 	%rd302, %rd12;
	@%p24 bra 	BB31_4;

BB31_5:
	setp.ge.s64	%p25, %rd306, %rd52;
	@%p25 bra 	BB31_6;

	sub.s64 	%rd145, %rd52, %rd306;
	cvt.u32.u64	%r3, %rd145;
	setp.ge.s32	%p26, %r274, %r3;
	@%p26 bra 	BB31_8;

	add.s32 	%r64, %r3, -1;
	sub.s32 	%r65, %r64, %r274;
	shr.u32 	%r66, %r65, 8;
	add.s32 	%r4, %r66, 1;
	and.b32  	%r5, %r4, 3;
	setp.eq.s32	%p27, %r5, 0;
	mov.u64 	%rd314, 0;
	@%p27 bra 	BB31_10;

	setp.eq.s32	%p28, %r5, 1;
	@%p28 bra 	BB31_12;
	bra.uni 	BB31_13;

BB31_12:
	mov.u32 	%r266, %r274;
	bra.uni 	BB31_17;

BB31_28:
	mov.u64 	%rd322, %rd32;

BB31_38:
	// inline asm
	mov.u32 %r149, %laneid;
	// inline asm
	mov.b64	{%r27, %r28}, %rd322;
	add.s32 	%r29, %r149, 2;
	add.s32 	%r30, %r149, 4;
	add.s32 	%r31, %r149, 8;
	add.s32 	%r32, %r149, 16;
	shr.s32 	%r150, %r274, 31;
	shr.u32 	%r151, %r150, 27;
	add.s32 	%r152, %r274, %r151;
	shr.s32 	%r33, %r152, 5;
	shl.b32 	%r153, %r33, 3;
	mov.u32 	%r154, _ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlllN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPllS4_lEEvT0_T1_T2_T3_T4_E12temp_storage;
	add.s32 	%r155, %r154, %r153;
	setp.gt.s32	%p61, %r13, 255;
	@%p61 bra 	BB31_43;
	bra.uni 	BB31_39;

BB31_43:
	mov.u32 	%r218, 1;
	mov.u32 	%r259, 31;
	mov.u32 	%r260, -1;
	// inline asm
	shfl.sync.down.b32 %r211, %r27, %r218, %r259, %r260;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r216, %r28, %r218, %r259, %r260;
	// inline asm
	mov.b64	%rd274, {%r211, %r216};
	add.s32 	%r261, %r149, 1;
	setp.lt.s32	%p77, %r261, 32;
	selp.b64	%rd275, %rd274, 0, %p77;
	add.s64 	%rd276, %rd275, %rd322;
	mov.b64	{%r222, %r227}, %rd276;
	mov.u32 	%r228, 2;
	// inline asm
	shfl.sync.down.b32 %r221, %r222, %r228, %r259, %r260;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r226, %r227, %r228, %r259, %r260;
	// inline asm
	mov.b64	%rd277, {%r221, %r226};
	setp.lt.s32	%p78, %r29, 32;
	selp.b64	%rd278, %rd277, 0, %p78;
	add.s64 	%rd279, %rd278, %rd276;
	mov.b64	{%r232, %r237}, %rd279;
	mov.u32 	%r238, 4;
	// inline asm
	shfl.sync.down.b32 %r231, %r232, %r238, %r259, %r260;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r236, %r237, %r238, %r259, %r260;
	// inline asm
	mov.b64	%rd280, {%r231, %r236};
	setp.lt.s32	%p79, %r30, 32;
	selp.b64	%rd281, %rd280, 0, %p79;
	add.s64 	%rd282, %rd281, %rd279;
	mov.b64	{%r242, %r247}, %rd282;
	mov.u32 	%r248, 8;
	// inline asm
	shfl.sync.down.b32 %r241, %r242, %r248, %r259, %r260;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r246, %r247, %r248, %r259, %r260;
	// inline asm
	mov.b64	%rd283, {%r241, %r246};
	setp.lt.s32	%p80, %r31, 32;
	selp.b64	%rd284, %rd283, 0, %p80;
	add.s64 	%rd285, %rd284, %rd282;
	mov.b64	{%r252, %r257}, %rd285;
	mov.u32 	%r258, 16;
	// inline asm
	shfl.sync.down.b32 %r251, %r252, %r258, %r259, %r260;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r256, %r257, %r258, %r259, %r260;
	// inline asm
	mov.b64	%rd286, {%r251, %r256};
	setp.lt.s32	%p81, %r32, 32;
	selp.b64	%rd287, %rd286, 0, %p81;
	add.s64 	%rd323, %rd287, %rd285;
	setp.ne.s32	%p82, %r149, 0;
	@%p82 bra 	BB31_45;

	add.s32 	%r264, %r155, 8;
	st.shared.u64 	[%r264], %rd323;

BB31_45:
	bar.sync 	0;
	setp.ne.s32	%p83, %r274, 0;
	@%p83 bra 	BB31_48;

	ld.shared.u64 	%rd288, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlllN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPllS4_lEEvT0_T1_T2_T3_T4_E12temp_storage+16];
	add.s64 	%rd289, %rd288, %rd323;
	ld.shared.u64 	%rd290, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlllN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPllS4_lEEvT0_T1_T2_T3_T4_E12temp_storage+24];
	add.s64 	%rd291, %rd289, %rd290;
	ld.shared.u64 	%rd292, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlllN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPllS4_lEEvT0_T1_T2_T3_T4_E12temp_storage+32];
	add.s64 	%rd293, %rd291, %rd292;
	ld.shared.u64 	%rd294, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlllN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPllS4_lEEvT0_T1_T2_T3_T4_E12temp_storage+40];
	add.s64 	%rd295, %rd293, %rd294;
	ld.shared.u64 	%rd296, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlllN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPllS4_lEEvT0_T1_T2_T3_T4_E12temp_storage+48];
	add.s64 	%rd297, %rd295, %rd296;
	ld.shared.u64 	%rd298, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlllN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPllS4_lEEvT0_T1_T2_T3_T4_E12temp_storage+56];
	add.s64 	%rd299, %rd297, %rd298;
	ld.shared.u64 	%rd300, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlllN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPllS4_lEEvT0_T1_T2_T3_T4_E12temp_storage+64];
	add.s64 	%rd323, %rd299, %rd300;
	bra.uni 	BB31_47;

BB31_6:
	mov.u64 	%rd314, %rd15;
	bra.uni 	BB31_21;

BB31_39:
	shl.b32 	%r206, %r33, 5;
	add.s32 	%r207, %r206, 32;
	setp.gt.s32	%p62, %r207, %r13;
	add.s32 	%r208, %r13, -1;
	mov.u32 	%r205, -1;
	sub.s32 	%r209, %r208, %r206;
	selp.b32	%r204, %r209, 31, %p62;
	mov.u32 	%r163, 1;
	// inline asm
	shfl.sync.down.b32 %r156, %r27, %r163, %r204, %r205;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r161, %r28, %r163, %r204, %r205;
	// inline asm
	mov.b64	%rd240, {%r156, %r161};
	setp.lt.s32	%p63, %r149, %r204;
	selp.b64	%rd241, %rd240, 0, %p63;
	add.s64 	%rd242, %rd241, %rd322;
	mov.b64	{%r167, %r172}, %rd242;
	mov.u32 	%r173, 2;
	// inline asm
	shfl.sync.down.b32 %r166, %r167, %r173, %r204, %r205;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r171, %r172, %r173, %r204, %r205;
	// inline asm
	mov.b64	%rd243, {%r166, %r171};
	setp.gt.s32	%p64, %r29, %r204;
	selp.b64	%rd244, 0, %rd243, %p64;
	add.s64 	%rd245, %rd244, %rd242;
	mov.b64	{%r177, %r182}, %rd245;
	mov.u32 	%r183, 4;
	// inline asm
	shfl.sync.down.b32 %r176, %r177, %r183, %r204, %r205;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r181, %r182, %r183, %r204, %r205;
	// inline asm
	mov.b64	%rd246, {%r176, %r181};
	setp.gt.s32	%p65, %r30, %r204;
	selp.b64	%rd247, 0, %rd246, %p65;
	add.s64 	%rd248, %rd247, %rd245;
	mov.b64	{%r187, %r192}, %rd248;
	mov.u32 	%r193, 8;
	// inline asm
	shfl.sync.down.b32 %r186, %r187, %r193, %r204, %r205;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r191, %r192, %r193, %r204, %r205;
	// inline asm
	mov.b64	%rd249, {%r186, %r191};
	setp.gt.s32	%p66, %r31, %r204;
	selp.b64	%rd250, 0, %rd249, %p66;
	add.s64 	%rd251, %rd250, %rd248;
	mov.b64	{%r197, %r202}, %rd251;
	mov.u32 	%r203, 16;
	// inline asm
	shfl.sync.down.b32 %r196, %r197, %r203, %r204, %r205;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r201, %r202, %r203, %r204, %r205;
	// inline asm
	mov.b64	%rd252, {%r196, %r201};
	setp.gt.s32	%p67, %r32, %r204;
	selp.b64	%rd253, 0, %rd252, %p67;
	add.s64 	%rd323, %rd253, %rd251;
	setp.ne.s32	%p68, %r149, 0;
	@%p68 bra 	BB31_41;

	add.s32 	%r263, %r155, 8;
	st.shared.u64 	[%r263], %rd323;

BB31_41:
	bar.sync 	0;
	setp.ne.s32	%p69, %r274, 0;
	@%p69 bra 	BB31_48;

	setp.gt.s32	%p70, %r13, 32;
	ld.shared.u64 	%rd254, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlllN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPllS4_lEEvT0_T1_T2_T3_T4_E12temp_storage+16];
	selp.b64	%rd255, %rd254, 0, %p70;
	add.s64 	%rd256, %rd255, %rd323;
	ld.shared.u64 	%rd257, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlllN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPllS4_lEEvT0_T1_T2_T3_T4_E12temp_storage+24];
	setp.gt.s32	%p71, %r13, 64;
	selp.b64	%rd258, %rd257, 0, %p71;
	add.s64 	%rd259, %rd256, %rd258;
	ld.shared.u64 	%rd260, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlllN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPllS4_lEEvT0_T1_T2_T3_T4_E12temp_storage+32];
	setp.gt.s32	%p72, %r13, 96;
	selp.b64	%rd261, %rd260, 0, %p72;
	add.s64 	%rd262, %rd259, %rd261;
	ld.shared.u64 	%rd263, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlllN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPllS4_lEEvT0_T1_T2_T3_T4_E12temp_storage+40];
	setp.gt.s32	%p73, %r13, 128;
	selp.b64	%rd264, %rd263, 0, %p73;
	add.s64 	%rd265, %rd262, %rd264;
	ld.shared.u64 	%rd266, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlllN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPllS4_lEEvT0_T1_T2_T3_T4_E12temp_storage+48];
	setp.gt.s32	%p74, %r13, 160;
	selp.b64	%rd267, %rd266, 0, %p74;
	add.s64 	%rd268, %rd265, %rd267;
	ld.shared.u64 	%rd269, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlllN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPllS4_lEEvT0_T1_T2_T3_T4_E12temp_storage+56];
	setp.gt.s32	%p75, %r13, 192;
	selp.b64	%rd270, %rd269, 0, %p75;
	add.s64 	%rd271, %rd268, %rd270;
	ld.shared.u64 	%rd272, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlllN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPllS4_lEEvT0_T1_T2_T3_T4_E12temp_storage+64];
	setp.gt.s32	%p76, %r13, 224;
	selp.b64	%rd273, %rd272, 0, %p76;
	add.s64 	%rd323, %rd271, %rd273;
	bra.uni 	BB31_47;

BB31_8:
	mov.u64 	%rd314, %rd15;
	bra.uni 	BB31_21;

BB31_10:
	mov.u32 	%r268, %r274;
	bra.uni 	BB31_18;

BB31_13:
	setp.eq.s32	%p29, %r5, 2;
	@%p29 bra 	BB31_14;
	bra.uni 	BB31_15;

BB31_14:
	mov.u32 	%r2, %r274;
	bra.uni 	BB31_16;

BB31_15:
	add.s64 	%rd147, %rd3, %rd306;
	shl.b64 	%rd148, %rd147, 2;
	add.s64 	%rd149, %rd51, %rd148;
	cvta.to.global.u64 	%rd150, %rd149;
	ld.global.u32 	%r67, [%rd150];
	setp.gt.u32	%p30, %r67, -294967296;
	selp.u64	%rd151, 1, 0, %p30;
	add.s64 	%rd15, %rd151, %rd15;

BB31_16:
	cvt.s64.s32	%rd152, %r2;
	add.s64 	%rd153, %rd152, %rd306;
	shl.b64 	%rd154, %rd153, 2;
	add.s64 	%rd155, %rd51, %rd154;
	cvta.to.global.u64 	%rd156, %rd155;
	ld.global.u32 	%r68, [%rd156];
	setp.gt.u32	%p31, %r68, -294967296;
	selp.u64	%rd157, 1, 0, %p31;
	add.s64 	%rd15, %rd157, %rd15;
	add.s32 	%r266, %r2, 256;

BB31_17:
	cvt.s64.s32	%rd158, %r266;
	add.s64 	%rd159, %rd158, %rd306;
	shl.b64 	%rd160, %rd159, 2;
	add.s64 	%rd161, %rd51, %rd160;
	cvta.to.global.u64 	%rd162, %rd161;
	ld.global.u32 	%r69, [%rd162];
	setp.gt.u32	%p32, %r69, -294967296;
	selp.u64	%rd163, 1, 0, %p32;
	add.s64 	%rd15, %rd163, %rd15;
	add.s32 	%r268, %r266, 256;
	mov.u64 	%rd314, %rd15;

BB31_18:
	setp.lt.u32	%p33, %r4, 4;
	@%p33 bra 	BB31_21;

	cvt.s64.s32	%rd164, %r268;
	add.s64 	%rd165, %rd306, %rd164;
	shl.b64 	%rd166, %rd165, 2;
	add.s64 	%rd312, %rd51, %rd166;
	mov.u64 	%rd314, %rd15;

BB31_20:
	cvta.to.global.u64 	%rd167, %rd312;
	ld.global.u32 	%r70, [%rd167];
	setp.gt.u32	%p34, %r70, -294967296;
	selp.u64	%rd168, 1, 0, %p34;
	add.s64 	%rd169, %rd168, %rd314;
	add.s64 	%rd170, %rd312, 1024;
	cvta.to.global.u64 	%rd171, %rd170;
	ld.global.u32 	%r71, [%rd171];
	setp.gt.u32	%p35, %r71, -294967296;
	selp.u64	%rd172, 1, 0, %p35;
	add.s64 	%rd173, %rd172, %rd169;
	add.s64 	%rd174, %rd312, 2048;
	cvta.to.global.u64 	%rd175, %rd174;
	ld.global.u32 	%r72, [%rd175];
	setp.gt.u32	%p36, %r72, -294967296;
	selp.u64	%rd176, 1, 0, %p36;
	add.s64 	%rd177, %rd176, %rd173;
	add.s64 	%rd178, %rd312, 3072;
	cvta.to.global.u64 	%rd179, %rd178;
	ld.global.u32 	%r73, [%rd179];
	setp.gt.u32	%p37, %r73, -294967296;
	selp.u64	%rd180, 1, 0, %p37;
	add.s64 	%rd314, %rd180, %rd177;
	add.s64 	%rd312, %rd312, 4096;
	add.s32 	%r268, %r268, 1024;
	setp.lt.s32	%p38, %r268, %r3;
	@%p38 bra 	BB31_20;

BB31_21:
	// inline asm
	mov.u32 %r74, %laneid;
	// inline asm
	mov.b64	{%r76, %r81}, %rd314;
	mov.u32 	%r82, 1;
	mov.u32 	%r123, 31;
	mov.u32 	%r124, -1;
	// inline asm
	shfl.sync.down.b32 %r75, %r76, %r82, %r123, %r124;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r80, %r81, %r82, %r123, %r124;
	// inline asm
	mov.b64	%rd181, {%r75, %r80};
	add.s32 	%r125, %r74, 1;
	setp.lt.s32	%p39, %r125, 32;
	selp.b64	%rd182, %rd181, 0, %p39;
	add.s64 	%rd183, %rd182, %rd314;
	mov.b64	{%r86, %r91}, %rd183;
	mov.u32 	%r92, 2;
	// inline asm
	shfl.sync.down.b32 %r85, %r86, %r92, %r123, %r124;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r90, %r91, %r92, %r123, %r124;
	// inline asm
	mov.b64	%rd184, {%r85, %r90};
	add.s32 	%r126, %r74, 2;
	setp.lt.s32	%p40, %r126, 32;
	selp.b64	%rd185, %rd184, 0, %p40;
	add.s64 	%rd186, %rd185, %rd183;
	mov.b64	{%r96, %r101}, %rd186;
	mov.u32 	%r102, 4;
	// inline asm
	shfl.sync.down.b32 %r95, %r96, %r102, %r123, %r124;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r100, %r101, %r102, %r123, %r124;
	// inline asm
	mov.b64	%rd187, {%r95, %r100};
	add.s32 	%r127, %r74, 4;
	setp.lt.s32	%p41, %r127, 32;
	selp.b64	%rd188, %rd187, 0, %p41;
	add.s64 	%rd189, %rd188, %rd186;
	mov.b64	{%r106, %r111}, %rd189;
	mov.u32 	%r112, 8;
	// inline asm
	shfl.sync.down.b32 %r105, %r106, %r112, %r123, %r124;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r110, %r111, %r112, %r123, %r124;
	// inline asm
	mov.b64	%rd190, {%r105, %r110};
	add.s32 	%r128, %r74, 8;
	setp.lt.s32	%p42, %r128, 32;
	selp.b64	%rd191, %rd190, 0, %p42;
	add.s64 	%rd192, %rd191, %rd189;
	mov.b64	{%r116, %r121}, %rd192;
	mov.u32 	%r122, 16;
	// inline asm
	shfl.sync.down.b32 %r115, %r116, %r122, %r123, %r124;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r120, %r121, %r122, %r123, %r124;
	// inline asm
	mov.b64	%rd193, {%r115, %r120};
	add.s32 	%r129, %r74, 16;
	setp.lt.s32	%p43, %r129, 32;
	selp.b64	%rd194, %rd193, 0, %p43;
	add.s64 	%rd323, %rd194, %rd192;
	setp.ne.s32	%p44, %r74, 0;
	@%p44 bra 	BB31_23;

	shr.s32 	%r130, %r274, 31;
	shr.u32 	%r131, %r130, 27;
	add.s32 	%r132, %r274, %r131;
	shr.s32 	%r133, %r132, 5;
	shl.b32 	%r134, %r133, 3;
	mov.u32 	%r135, _ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlllN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPllS4_lEEvT0_T1_T2_T3_T4_E12temp_storage;
	add.s32 	%r136, %r135, %r134;
	st.shared.u64 	[%r136+8], %rd323;

BB31_23:
	bar.sync 	0;
	setp.ne.s32	%p45, %r274, 0;
	@%p45 bra 	BB31_48;

	ld.shared.u64 	%rd195, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlllN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPllS4_lEEvT0_T1_T2_T3_T4_E12temp_storage+16];
	add.s64 	%rd196, %rd195, %rd323;
	ld.shared.u64 	%rd197, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlllN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPllS4_lEEvT0_T1_T2_T3_T4_E12temp_storage+24];
	add.s64 	%rd198, %rd196, %rd197;
	ld.shared.u64 	%rd199, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlllN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPllS4_lEEvT0_T1_T2_T3_T4_E12temp_storage+32];
	add.s64 	%rd200, %rd198, %rd199;
	ld.shared.u64 	%rd201, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlllN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPllS4_lEEvT0_T1_T2_T3_T4_E12temp_storage+40];
	add.s64 	%rd202, %rd200, %rd201;
	ld.shared.u64 	%rd203, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlllN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPllS4_lEEvT0_T1_T2_T3_T4_E12temp_storage+48];
	add.s64 	%rd204, %rd202, %rd203;
	ld.shared.u64 	%rd205, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlllN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPllS4_lEEvT0_T1_T2_T3_T4_E12temp_storage+56];
	add.s64 	%rd206, %rd204, %rd205;
	ld.shared.u64 	%rd207, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlllN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPllS4_lEEvT0_T1_T2_T3_T4_E12temp_storage+64];
	add.s64 	%rd323, %rd206, %rd207;

BB31_47:
	mov.u32 	%r274, 0;

BB31_48:
	setp.ne.s32	%p84, %r274, 0;
	@%p84 bra 	BB31_52;

	add.s64 	%rd301, %rd323, %rd53;
	st.global.u64 	[%rd1], %rd301;

BB31_52:
	ret;
}

	// .weak	_ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIlllN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPllS4_EEvT0_T1_T2_NS_13GridEvenShareISL_EET3_
.weak .entry _ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIlllN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPllS4_EEvT0_T1_T2_NS_13GridEvenShareISL_EET3_(
	.param .align 8 .b8 _ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIlllN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPllS4_EEvT0_T1_T2_NS_13GridEvenShareISL_EET3__param_0[16],
	.param .u64 _ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIlllN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPllS4_EEvT0_T1_T2_NS_13GridEvenShareISL_EET3__param_1,
	.param .u64 _ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIlllN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPllS4_EEvT0_T1_T2_NS_13GridEvenShareISL_EET3__param_2,
	.param .align 8 .b8 _ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIlllN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPllS4_EEvT0_T1_T2_NS_13GridEvenShareISL_EET3__param_3[80],
	.param .align 1 .b8 _ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIlllN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPllS4_EEvT0_T1_T2_NS_13GridEvenShareISL_EET3__param_4[1]
)
.maxntid 256, 1, 1
{
	.reg .pred 	%p<84>;
	.reg .b32 	%r<281>;
	.reg .b64 	%rd<371>;


	ld.param.u64 	%rd1, [_ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIlllN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPllS4_EEvT0_T1_T2_NS_13GridEvenShareISL_EET3__param_0];
	ld.param.u64 	%rd58, [_ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIlllN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPllS4_EEvT0_T1_T2_NS_13GridEvenShareISL_EET3__param_1];
	ld.param.u64 	%rd4, [_ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIlllN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPllS4_EEvT0_T1_T2_NS_13GridEvenShareISL_EET3__param_3+40];
	ld.param.u32 	%r37, [_ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIlllN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPllS4_EEvT0_T1_T2_NS_13GridEvenShareISL_EET3__param_3+48];
	mul.lo.s32 	%r38, %r37, 2560;
	cvt.s64.s32	%rd2, %r38;
	mov.u32 	%r1, %ctaid.x;
	mul.lo.s32 	%r39, %r1, 2560;
	cvt.s64.s32	%rd3, %r39;
	add.s64 	%rd59, %rd3, 2560;
	setp.gt.s64	%p1, %rd59, %rd4;
	mov.u32 	%r280, %tid.x;
	@%p1 bra 	BB32_23;
	bra.uni 	BB32_1;

BB32_23:
	sub.s64 	%rd243, %rd4, %rd3;
	cvt.u32.u64	%r14, %rd243;
	setp.ge.s32	%p45, %r280, %r14;
	mov.u32 	%r16, %r280;
	@%p45 bra 	BB32_25;

	cvt.s64.s32	%rd244, %r280;
	add.s64 	%rd245, %rd244, %rd3;
	shl.b64 	%rd246, %rd245, 2;
	add.s64 	%rd247, %rd1, %rd246;
	cvta.to.global.u64 	%rd248, %rd247;
	ld.global.u32 	%r142, [%rd248];
	setp.gt.u32	%p46, %r142, -294967296;
	selp.u64	%rd39, 1, 0, %p46;
	add.s32 	%r16, %r280, 256;

BB32_25:
	setp.ge.s32	%p47, %r16, %r14;
	@%p47 bra 	BB32_26;

	add.s32 	%r144, %r14, -1;
	sub.s32 	%r145, %r144, %r16;
	shr.u32 	%r146, %r145, 8;
	add.s32 	%r17, %r146, 1;
	and.b32  	%r18, %r17, 3;
	setp.eq.s32	%p48, %r18, 0;
	mov.u64 	%rd369, 0;
	@%p48 bra 	BB32_33;

	setp.eq.s32	%p49, %r18, 1;
	@%p49 bra 	BB32_32;

	setp.eq.s32	%p50, %r18, 2;
	@%p50 bra 	BB32_31;

	cvt.s64.s32	%rd251, %r16;
	add.s64 	%rd252, %rd251, %rd3;
	shl.b64 	%rd253, %rd252, 2;
	add.s64 	%rd254, %rd1, %rd253;
	cvta.to.global.u64 	%rd255, %rd254;
	ld.global.u32 	%r147, [%rd255];
	setp.gt.u32	%p51, %r147, -294967296;
	selp.u64	%rd256, 1, 0, %p51;
	add.s64 	%rd39, %rd256, %rd39;
	add.s32 	%r16, %r16, 256;

BB32_31:
	cvt.s64.s32	%rd257, %r16;
	add.s64 	%rd258, %rd257, %rd3;
	shl.b64 	%rd259, %rd258, 2;
	add.s64 	%rd260, %rd1, %rd259;
	cvta.to.global.u64 	%rd261, %rd260;
	ld.global.u32 	%r148, [%rd261];
	setp.gt.u32	%p52, %r148, -294967296;
	selp.u64	%rd262, 1, 0, %p52;
	add.s64 	%rd39, %rd262, %rd39;
	add.s32 	%r16, %r16, 256;

BB32_32:
	cvt.s64.s32	%rd263, %r16;
	add.s64 	%rd264, %rd263, %rd3;
	shl.b64 	%rd265, %rd264, 2;
	add.s64 	%rd266, %rd1, %rd265;
	cvta.to.global.u64 	%rd267, %rd266;
	ld.global.u32 	%r149, [%rd267];
	setp.gt.u32	%p53, %r149, -294967296;
	selp.u64	%rd268, 1, 0, %p53;
	add.s64 	%rd39, %rd268, %rd39;
	add.s32 	%r16, %r16, 256;
	mov.u64 	%rd369, %rd39;

BB32_33:
	setp.lt.u32	%p54, %r17, 4;
	@%p54 bra 	BB32_36;

	cvt.s64.s32	%rd269, %r16;
	add.s64 	%rd271, %rd269, %rd3;
	shl.b64 	%rd272, %rd271, 2;
	add.s64 	%rd367, %rd1, %rd272;
	mov.u64 	%rd369, %rd39;

BB32_35:
	cvta.to.global.u64 	%rd273, %rd367;
	ld.global.u32 	%r151, [%rd273];
	setp.gt.u32	%p55, %r151, -294967296;
	selp.u64	%rd274, 1, 0, %p55;
	add.s64 	%rd275, %rd274, %rd369;
	add.s64 	%rd276, %rd367, 1024;
	cvta.to.global.u64 	%rd277, %rd276;
	ld.global.u32 	%r152, [%rd277];
	setp.gt.u32	%p56, %r152, -294967296;
	selp.u64	%rd278, 1, 0, %p56;
	add.s64 	%rd279, %rd278, %rd275;
	add.s64 	%rd280, %rd367, 2048;
	cvta.to.global.u64 	%rd281, %rd280;
	ld.global.u32 	%r153, [%rd281];
	setp.gt.u32	%p57, %r153, -294967296;
	selp.u64	%rd282, 1, 0, %p57;
	add.s64 	%rd283, %rd282, %rd279;
	add.s64 	%rd284, %rd367, 3072;
	cvta.to.global.u64 	%rd285, %rd284;
	ld.global.u32 	%r154, [%rd285];
	setp.gt.u32	%p58, %r154, -294967296;
	selp.u64	%rd286, 1, 0, %p58;
	add.s64 	%rd369, %rd286, %rd283;
	add.s64 	%rd367, %rd367, 4096;
	add.s32 	%r16, %r16, 1024;
	setp.lt.s32	%p59, %r16, %r14;
	@%p59 bra 	BB32_35;
	bra.uni 	BB32_36;

BB32_1:
	cvt.s64.s32	%rd5, %r280;
	add.s64 	%rd60, %rd5, %rd3;
	shl.b64 	%rd61, %rd60, 2;
	add.s64 	%rd62, %rd1, %rd61;
	cvta.to.global.u64 	%rd63, %rd62;
	ld.global.u32 	%r40, [%rd63];
	setp.gt.u32	%p2, %r40, -294967296;
	selp.u64	%rd64, 1, 0, %p2;
	add.s32 	%r3, %r280, 256;
	cvt.s64.s32	%rd6, %r3;
	add.s64 	%rd65, %rd6, %rd3;
	shl.b64 	%rd66, %rd65, 2;
	add.s64 	%rd67, %rd1, %rd66;
	cvta.to.global.u64 	%rd68, %rd67;
	ld.global.u32 	%r41, [%rd68];
	setp.gt.u32	%p3, %r41, -294967296;
	selp.u64	%rd69, 1, 0, %p3;
	add.s32 	%r42, %r280, 512;
	cvt.s64.s32	%rd7, %r42;
	add.s64 	%rd70, %rd7, %rd3;
	shl.b64 	%rd71, %rd70, 2;
	add.s64 	%rd72, %rd1, %rd71;
	cvta.to.global.u64 	%rd73, %rd72;
	ld.global.u32 	%r43, [%rd73];
	setp.gt.u32	%p4, %r43, -294967296;
	selp.u64	%rd74, 1, 0, %p4;
	add.s32 	%r44, %r280, 768;
	cvt.s64.s32	%rd8, %r44;
	add.s64 	%rd75, %rd8, %rd3;
	shl.b64 	%rd76, %rd75, 2;
	add.s64 	%rd77, %rd1, %rd76;
	cvta.to.global.u64 	%rd78, %rd77;
	ld.global.u32 	%r45, [%rd78];
	setp.gt.u32	%p5, %r45, -294967296;
	selp.u64	%rd79, 1, 0, %p5;
	add.s32 	%r46, %r280, 1024;
	cvt.s64.s32	%rd9, %r46;
	add.s64 	%rd80, %rd9, %rd3;
	shl.b64 	%rd81, %rd80, 2;
	add.s64 	%rd82, %rd1, %rd81;
	cvta.to.global.u64 	%rd83, %rd82;
	ld.global.u32 	%r47, [%rd83];
	setp.gt.u32	%p6, %r47, -294967296;
	selp.u64	%rd84, 1, 0, %p6;
	add.s32 	%r48, %r280, 1280;
	cvt.s64.s32	%rd10, %r48;
	add.s64 	%rd85, %rd10, %rd3;
	shl.b64 	%rd86, %rd85, 2;
	add.s64 	%rd87, %rd1, %rd86;
	cvta.to.global.u64 	%rd88, %rd87;
	ld.global.u32 	%r49, [%rd88];
	setp.gt.u32	%p7, %r49, -294967296;
	selp.u64	%rd89, 1, 0, %p7;
	add.s32 	%r50, %r280, 1536;
	cvt.s64.s32	%rd11, %r50;
	add.s64 	%rd90, %rd11, %rd3;
	shl.b64 	%rd91, %rd90, 2;
	add.s64 	%rd92, %rd1, %rd91;
	cvta.to.global.u64 	%rd93, %rd92;
	ld.global.u32 	%r51, [%rd93];
	setp.gt.u32	%p8, %r51, -294967296;
	selp.u64	%rd94, 1, 0, %p8;
	add.s32 	%r52, %r280, 1792;
	cvt.s64.s32	%rd12, %r52;
	add.s64 	%rd95, %rd12, %rd3;
	shl.b64 	%rd96, %rd95, 2;
	add.s64 	%rd97, %rd1, %rd96;
	cvta.to.global.u64 	%rd98, %rd97;
	ld.global.u32 	%r53, [%rd98];
	setp.gt.u32	%p9, %r53, -294967296;
	selp.u64	%rd99, 1, 0, %p9;
	add.s32 	%r54, %r280, 2048;
	cvt.s64.s32	%rd13, %r54;
	add.s64 	%rd100, %rd13, %rd3;
	shl.b64 	%rd101, %rd100, 2;
	add.s64 	%rd102, %rd1, %rd101;
	cvta.to.global.u64 	%rd103, %rd102;
	ld.global.u32 	%r55, [%rd103];
	setp.gt.u32	%p10, %r55, -294967296;
	selp.u64	%rd104, 1, 0, %p10;
	add.s32 	%r56, %r280, 2304;
	cvt.s64.s32	%rd14, %r56;
	add.s64 	%rd105, %rd14, %rd3;
	shl.b64 	%rd106, %rd105, 2;
	add.s64 	%rd107, %rd1, %rd106;
	cvta.to.global.u64 	%rd108, %rd107;
	ld.global.u32 	%r57, [%rd108];
	setp.gt.u32	%p11, %r57, -294967296;
	selp.u64	%rd109, 1, 0, %p11;
	add.s64 	%rd110, %rd69, %rd64;
	add.s64 	%rd111, %rd74, %rd110;
	add.s64 	%rd112, %rd79, %rd111;
	add.s64 	%rd113, %rd84, %rd112;
	add.s64 	%rd114, %rd89, %rd113;
	add.s64 	%rd115, %rd94, %rd114;
	add.s64 	%rd116, %rd99, %rd115;
	add.s64 	%rd117, %rd104, %rd116;
	add.s64 	%rd22, %rd109, %rd117;
	add.s64 	%rd353, %rd3, %rd2;
	add.s64 	%rd118, %rd353, 2560;
	setp.gt.s64	%p12, %rd118, %rd4;
	@%p12 bra 	BB32_3;

BB32_2:
	add.s64 	%rd119, %rd5, %rd353;
	shl.b64 	%rd120, %rd119, 2;
	add.s64 	%rd121, %rd1, %rd120;
	cvta.to.global.u64 	%rd122, %rd121;
	ld.global.u32 	%r58, [%rd122];
	setp.gt.u32	%p13, %r58, -294967296;
	selp.u64	%rd123, 1, 0, %p13;
	add.s64 	%rd124, %rd6, %rd353;
	shl.b64 	%rd125, %rd124, 2;
	add.s64 	%rd126, %rd1, %rd125;
	cvta.to.global.u64 	%rd127, %rd126;
	ld.global.u32 	%r59, [%rd127];
	setp.gt.u32	%p14, %r59, -294967296;
	selp.u64	%rd128, 1, 0, %p14;
	add.s64 	%rd129, %rd7, %rd353;
	shl.b64 	%rd130, %rd129, 2;
	add.s64 	%rd131, %rd1, %rd130;
	cvta.to.global.u64 	%rd132, %rd131;
	ld.global.u32 	%r60, [%rd132];
	setp.gt.u32	%p15, %r60, -294967296;
	selp.u64	%rd133, 1, 0, %p15;
	add.s64 	%rd134, %rd8, %rd353;
	shl.b64 	%rd135, %rd134, 2;
	add.s64 	%rd136, %rd1, %rd135;
	cvta.to.global.u64 	%rd137, %rd136;
	ld.global.u32 	%r61, [%rd137];
	setp.gt.u32	%p16, %r61, -294967296;
	selp.u64	%rd138, 1, 0, %p16;
	add.s64 	%rd139, %rd9, %rd353;
	shl.b64 	%rd140, %rd139, 2;
	add.s64 	%rd141, %rd1, %rd140;
	cvta.to.global.u64 	%rd142, %rd141;
	ld.global.u32 	%r62, [%rd142];
	setp.gt.u32	%p17, %r62, -294967296;
	selp.u64	%rd143, 1, 0, %p17;
	add.s64 	%rd144, %rd10, %rd353;
	shl.b64 	%rd145, %rd144, 2;
	add.s64 	%rd146, %rd1, %rd145;
	cvta.to.global.u64 	%rd147, %rd146;
	ld.global.u32 	%r63, [%rd147];
	setp.gt.u32	%p18, %r63, -294967296;
	selp.u64	%rd148, 1, 0, %p18;
	add.s64 	%rd149, %rd11, %rd353;
	shl.b64 	%rd150, %rd149, 2;
	add.s64 	%rd151, %rd1, %rd150;
	cvta.to.global.u64 	%rd152, %rd151;
	ld.global.u32 	%r64, [%rd152];
	setp.gt.u32	%p19, %r64, -294967296;
	selp.u64	%rd153, 1, 0, %p19;
	add.s64 	%rd154, %rd12, %rd353;
	shl.b64 	%rd155, %rd154, 2;
	add.s64 	%rd156, %rd1, %rd155;
	cvta.to.global.u64 	%rd157, %rd156;
	ld.global.u32 	%r65, [%rd157];
	setp.gt.u32	%p20, %r65, -294967296;
	selp.u64	%rd158, 1, 0, %p20;
	add.s64 	%rd159, %rd13, %rd353;
	shl.b64 	%rd160, %rd159, 2;
	add.s64 	%rd161, %rd1, %rd160;
	cvta.to.global.u64 	%rd162, %rd161;
	ld.global.u32 	%r66, [%rd162];
	setp.gt.u32	%p21, %r66, -294967296;
	selp.u64	%rd163, 1, 0, %p21;
	add.s64 	%rd164, %rd14, %rd353;
	shl.b64 	%rd165, %rd164, 2;
	add.s64 	%rd166, %rd1, %rd165;
	cvta.to.global.u64 	%rd167, %rd166;
	ld.global.u32 	%r67, [%rd167];
	setp.gt.u32	%p22, %r67, -294967296;
	selp.u64	%rd168, 1, 0, %p22;
	add.s64 	%rd169, %rd123, %rd22;
	add.s64 	%rd170, %rd128, %rd169;
	add.s64 	%rd171, %rd133, %rd170;
	add.s64 	%rd172, %rd138, %rd171;
	add.s64 	%rd173, %rd143, %rd172;
	add.s64 	%rd174, %rd148, %rd173;
	add.s64 	%rd175, %rd153, %rd174;
	add.s64 	%rd176, %rd158, %rd175;
	add.s64 	%rd177, %rd163, %rd176;
	add.s64 	%rd22, %rd168, %rd177;
	add.s64 	%rd353, %rd353, %rd2;
	add.s64 	%rd178, %rd353, 2560;
	setp.le.s64	%p23, %rd178, %rd4;
	@%p23 bra 	BB32_2;

BB32_3:
	setp.le.s64	%p24, %rd4, %rd353;
	@%p24 bra 	BB32_4;

	sub.s64 	%rd179, %rd4, %rd353;
	cvt.u32.u64	%r4, %rd179;
	setp.ge.s32	%p25, %r280, %r4;
	@%p25 bra 	BB32_6;

	add.s32 	%r68, %r4, -1;
	sub.s32 	%r69, %r68, %r280;
	shr.u32 	%r70, %r69, 8;
	add.s32 	%r5, %r70, 1;
	and.b32  	%r6, %r5, 3;
	setp.eq.s32	%p26, %r6, 0;
	mov.u64 	%rd361, 0;
	@%p26 bra 	BB32_8;

	setp.eq.s32	%p27, %r6, 1;
	@%p27 bra 	BB32_10;
	bra.uni 	BB32_11;

BB32_10:
	mov.u32 	%r272, %r280;
	bra.uni 	BB32_15;

BB32_26:
	mov.u64 	%rd369, %rd39;

BB32_36:
	// inline asm
	mov.u32 %r155, %laneid;
	// inline asm
	mov.b64	{%r28, %r29}, %rd369;
	add.s32 	%r30, %r155, 2;
	add.s32 	%r31, %r155, 4;
	add.s32 	%r32, %r155, 8;
	add.s32 	%r33, %r155, 16;
	shr.s32 	%r156, %r280, 31;
	shr.u32 	%r157, %r156, 27;
	add.s32 	%r158, %r280, %r157;
	shr.s32 	%r34, %r158, 5;
	shl.b32 	%r159, %r34, 3;
	mov.u32 	%r160, _ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIlllN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPllS4_EEvT0_T1_T2_NS_13GridEvenShareISL_EET3_E12temp_storage;
	add.s32 	%r161, %r160, %r159;
	setp.gt.s32	%p60, %r14, 255;
	@%p60 bra 	BB32_41;
	bra.uni 	BB32_37;

BB32_41:
	mov.u32 	%r224, 1;
	mov.u32 	%r265, 31;
	mov.u32 	%r266, -1;
	// inline asm
	shfl.sync.down.b32 %r217, %r28, %r224, %r265, %r266;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r222, %r29, %r224, %r265, %r266;
	// inline asm
	mov.b64	%rd321, {%r217, %r222};
	add.s32 	%r267, %r155, 1;
	setp.lt.s32	%p76, %r267, 32;
	selp.b64	%rd322, %rd321, 0, %p76;
	add.s64 	%rd323, %rd322, %rd369;
	mov.b64	{%r228, %r233}, %rd323;
	mov.u32 	%r234, 2;
	// inline asm
	shfl.sync.down.b32 %r227, %r228, %r234, %r265, %r266;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r232, %r233, %r234, %r265, %r266;
	// inline asm
	mov.b64	%rd324, {%r227, %r232};
	setp.lt.s32	%p77, %r30, 32;
	selp.b64	%rd325, %rd324, 0, %p77;
	add.s64 	%rd326, %rd325, %rd323;
	mov.b64	{%r238, %r243}, %rd326;
	mov.u32 	%r244, 4;
	// inline asm
	shfl.sync.down.b32 %r237, %r238, %r244, %r265, %r266;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r242, %r243, %r244, %r265, %r266;
	// inline asm
	mov.b64	%rd327, {%r237, %r242};
	setp.lt.s32	%p78, %r31, 32;
	selp.b64	%rd328, %rd327, 0, %p78;
	add.s64 	%rd329, %rd328, %rd326;
	mov.b64	{%r248, %r253}, %rd329;
	mov.u32 	%r254, 8;
	// inline asm
	shfl.sync.down.b32 %r247, %r248, %r254, %r265, %r266;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r252, %r253, %r254, %r265, %r266;
	// inline asm
	mov.b64	%rd330, {%r247, %r252};
	setp.lt.s32	%p79, %r32, 32;
	selp.b64	%rd331, %rd330, 0, %p79;
	add.s64 	%rd332, %rd331, %rd329;
	mov.b64	{%r258, %r263}, %rd332;
	mov.u32 	%r264, 16;
	// inline asm
	shfl.sync.down.b32 %r257, %r258, %r264, %r265, %r266;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r262, %r263, %r264, %r265, %r266;
	// inline asm
	mov.b64	%rd333, {%r257, %r262};
	setp.lt.s32	%p80, %r33, 32;
	selp.b64	%rd334, %rd333, 0, %p80;
	add.s64 	%rd370, %rd334, %rd332;
	setp.ne.s32	%p81, %r155, 0;
	@%p81 bra 	BB32_43;

	add.s32 	%r270, %r161, 8;
	st.shared.u64 	[%r270], %rd370;

BB32_43:
	bar.sync 	0;
	setp.ne.s32	%p82, %r280, 0;
	@%p82 bra 	BB32_46;

	ld.shared.u64 	%rd335, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIlllN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPllS4_EEvT0_T1_T2_NS_13GridEvenShareISL_EET3_E12temp_storage+16];
	add.s64 	%rd336, %rd335, %rd370;
	ld.shared.u64 	%rd337, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIlllN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPllS4_EEvT0_T1_T2_NS_13GridEvenShareISL_EET3_E12temp_storage+24];
	add.s64 	%rd338, %rd336, %rd337;
	ld.shared.u64 	%rd339, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIlllN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPllS4_EEvT0_T1_T2_NS_13GridEvenShareISL_EET3_E12temp_storage+32];
	add.s64 	%rd340, %rd338, %rd339;
	ld.shared.u64 	%rd341, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIlllN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPllS4_EEvT0_T1_T2_NS_13GridEvenShareISL_EET3_E12temp_storage+40];
	add.s64 	%rd342, %rd340, %rd341;
	ld.shared.u64 	%rd343, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIlllN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPllS4_EEvT0_T1_T2_NS_13GridEvenShareISL_EET3_E12temp_storage+48];
	add.s64 	%rd344, %rd342, %rd343;
	ld.shared.u64 	%rd345, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIlllN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPllS4_EEvT0_T1_T2_NS_13GridEvenShareISL_EET3_E12temp_storage+56];
	add.s64 	%rd346, %rd344, %rd345;
	ld.shared.u64 	%rd347, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIlllN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPllS4_EEvT0_T1_T2_NS_13GridEvenShareISL_EET3_E12temp_storage+64];
	add.s64 	%rd370, %rd346, %rd347;
	bra.uni 	BB32_45;

BB32_4:
	mov.u64 	%rd361, %rd22;
	bra.uni 	BB32_19;

BB32_37:
	shl.b32 	%r212, %r34, 5;
	add.s32 	%r213, %r212, 32;
	setp.gt.s32	%p61, %r213, %r14;
	add.s32 	%r214, %r14, -1;
	mov.u32 	%r211, -1;
	sub.s32 	%r215, %r214, %r212;
	selp.b32	%r210, %r215, 31, %p61;
	mov.u32 	%r169, 1;
	// inline asm
	shfl.sync.down.b32 %r162, %r28, %r169, %r210, %r211;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r167, %r29, %r169, %r210, %r211;
	// inline asm
	mov.b64	%rd287, {%r162, %r167};
	setp.lt.s32	%p62, %r155, %r210;
	selp.b64	%rd288, %rd287, 0, %p62;
	add.s64 	%rd289, %rd288, %rd369;
	mov.b64	{%r173, %r178}, %rd289;
	mov.u32 	%r179, 2;
	// inline asm
	shfl.sync.down.b32 %r172, %r173, %r179, %r210, %r211;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r177, %r178, %r179, %r210, %r211;
	// inline asm
	mov.b64	%rd290, {%r172, %r177};
	setp.gt.s32	%p63, %r30, %r210;
	selp.b64	%rd291, 0, %rd290, %p63;
	add.s64 	%rd292, %rd291, %rd289;
	mov.b64	{%r183, %r188}, %rd292;
	mov.u32 	%r189, 4;
	// inline asm
	shfl.sync.down.b32 %r182, %r183, %r189, %r210, %r211;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r187, %r188, %r189, %r210, %r211;
	// inline asm
	mov.b64	%rd293, {%r182, %r187};
	setp.gt.s32	%p64, %r31, %r210;
	selp.b64	%rd294, 0, %rd293, %p64;
	add.s64 	%rd295, %rd294, %rd292;
	mov.b64	{%r193, %r198}, %rd295;
	mov.u32 	%r199, 8;
	// inline asm
	shfl.sync.down.b32 %r192, %r193, %r199, %r210, %r211;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r197, %r198, %r199, %r210, %r211;
	// inline asm
	mov.b64	%rd296, {%r192, %r197};
	setp.gt.s32	%p65, %r32, %r210;
	selp.b64	%rd297, 0, %rd296, %p65;
	add.s64 	%rd298, %rd297, %rd295;
	mov.b64	{%r203, %r208}, %rd298;
	mov.u32 	%r209, 16;
	// inline asm
	shfl.sync.down.b32 %r202, %r203, %r209, %r210, %r211;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r207, %r208, %r209, %r210, %r211;
	// inline asm
	mov.b64	%rd299, {%r202, %r207};
	setp.gt.s32	%p66, %r33, %r210;
	selp.b64	%rd300, 0, %rd299, %p66;
	add.s64 	%rd370, %rd300, %rd298;
	setp.ne.s32	%p67, %r155, 0;
	@%p67 bra 	BB32_39;

	add.s32 	%r269, %r161, 8;
	st.shared.u64 	[%r269], %rd370;

BB32_39:
	bar.sync 	0;
	setp.ne.s32	%p68, %r280, 0;
	@%p68 bra 	BB32_46;

	setp.gt.s32	%p69, %r14, 32;
	ld.shared.u64 	%rd301, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIlllN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPllS4_EEvT0_T1_T2_NS_13GridEvenShareISL_EET3_E12temp_storage+16];
	selp.b64	%rd302, %rd301, 0, %p69;
	add.s64 	%rd303, %rd302, %rd370;
	ld.shared.u64 	%rd304, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIlllN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPllS4_EEvT0_T1_T2_NS_13GridEvenShareISL_EET3_E12temp_storage+24];
	setp.gt.s32	%p70, %r14, 64;
	selp.b64	%rd305, %rd304, 0, %p70;
	add.s64 	%rd306, %rd303, %rd305;
	ld.shared.u64 	%rd307, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIlllN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPllS4_EEvT0_T1_T2_NS_13GridEvenShareISL_EET3_E12temp_storage+32];
	setp.gt.s32	%p71, %r14, 96;
	selp.b64	%rd308, %rd307, 0, %p71;
	add.s64 	%rd309, %rd306, %rd308;
	ld.shared.u64 	%rd310, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIlllN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPllS4_EEvT0_T1_T2_NS_13GridEvenShareISL_EET3_E12temp_storage+40];
	setp.gt.s32	%p72, %r14, 128;
	selp.b64	%rd311, %rd310, 0, %p72;
	add.s64 	%rd312, %rd309, %rd311;
	ld.shared.u64 	%rd313, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIlllN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPllS4_EEvT0_T1_T2_NS_13GridEvenShareISL_EET3_E12temp_storage+48];
	setp.gt.s32	%p73, %r14, 160;
	selp.b64	%rd314, %rd313, 0, %p73;
	add.s64 	%rd315, %rd312, %rd314;
	ld.shared.u64 	%rd316, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIlllN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPllS4_EEvT0_T1_T2_NS_13GridEvenShareISL_EET3_E12temp_storage+56];
	setp.gt.s32	%p74, %r14, 192;
	selp.b64	%rd317, %rd316, 0, %p74;
	add.s64 	%rd318, %rd315, %rd317;
	ld.shared.u64 	%rd319, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIlllN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPllS4_EEvT0_T1_T2_NS_13GridEvenShareISL_EET3_E12temp_storage+64];
	setp.gt.s32	%p75, %r14, 224;
	selp.b64	%rd320, %rd319, 0, %p75;
	add.s64 	%rd370, %rd318, %rd320;
	bra.uni 	BB32_45;

BB32_6:
	mov.u64 	%rd361, %rd22;
	bra.uni 	BB32_19;

BB32_8:
	mov.u32 	%r274, %r280;
	bra.uni 	BB32_16;

BB32_11:
	setp.eq.s32	%p28, %r6, 2;
	@%p28 bra 	BB32_12;
	bra.uni 	BB32_13;

BB32_12:
	mov.u32 	%r3, %r280;
	bra.uni 	BB32_14;

BB32_13:
	add.s64 	%rd181, %rd5, %rd353;
	shl.b64 	%rd182, %rd181, 2;
	add.s64 	%rd183, %rd1, %rd182;
	cvta.to.global.u64 	%rd184, %rd183;
	ld.global.u32 	%r71, [%rd184];
	setp.gt.u32	%p29, %r71, -294967296;
	selp.u64	%rd185, 1, 0, %p29;
	add.s64 	%rd22, %rd185, %rd22;

BB32_14:
	cvt.s64.s32	%rd186, %r3;
	add.s64 	%rd187, %rd186, %rd353;
	shl.b64 	%rd188, %rd187, 2;
	add.s64 	%rd189, %rd1, %rd188;
	cvta.to.global.u64 	%rd190, %rd189;
	ld.global.u32 	%r72, [%rd190];
	setp.gt.u32	%p30, %r72, -294967296;
	selp.u64	%rd191, 1, 0, %p30;
	add.s64 	%rd22, %rd191, %rd22;
	add.s32 	%r272, %r3, 256;

BB32_15:
	cvt.s64.s32	%rd192, %r272;
	add.s64 	%rd193, %rd192, %rd353;
	shl.b64 	%rd194, %rd193, 2;
	add.s64 	%rd195, %rd1, %rd194;
	cvta.to.global.u64 	%rd196, %rd195;
	ld.global.u32 	%r73, [%rd196];
	setp.gt.u32	%p31, %r73, -294967296;
	selp.u64	%rd197, 1, 0, %p31;
	add.s64 	%rd22, %rd197, %rd22;
	add.s32 	%r274, %r272, 256;
	mov.u64 	%rd361, %rd22;

BB32_16:
	setp.lt.u32	%p32, %r5, 4;
	@%p32 bra 	BB32_19;

	cvt.s64.s32	%rd198, %r274;
	add.s64 	%rd199, %rd353, %rd198;
	shl.b64 	%rd200, %rd199, 2;
	add.s64 	%rd359, %rd1, %rd200;
	mov.u64 	%rd361, %rd22;

BB32_18:
	cvta.to.global.u64 	%rd201, %rd359;
	ld.global.u32 	%r74, [%rd201];
	setp.gt.u32	%p33, %r74, -294967296;
	selp.u64	%rd202, 1, 0, %p33;
	add.s64 	%rd203, %rd202, %rd361;
	add.s64 	%rd204, %rd359, 1024;
	cvta.to.global.u64 	%rd205, %rd204;
	ld.global.u32 	%r75, [%rd205];
	setp.gt.u32	%p34, %r75, -294967296;
	selp.u64	%rd206, 1, 0, %p34;
	add.s64 	%rd207, %rd206, %rd203;
	add.s64 	%rd208, %rd359, 2048;
	cvta.to.global.u64 	%rd209, %rd208;
	ld.global.u32 	%r76, [%rd209];
	setp.gt.u32	%p35, %r76, -294967296;
	selp.u64	%rd210, 1, 0, %p35;
	add.s64 	%rd211, %rd210, %rd207;
	add.s64 	%rd212, %rd359, 3072;
	cvta.to.global.u64 	%rd213, %rd212;
	ld.global.u32 	%r77, [%rd213];
	setp.gt.u32	%p36, %r77, -294967296;
	selp.u64	%rd214, 1, 0, %p36;
	add.s64 	%rd361, %rd214, %rd211;
	add.s64 	%rd359, %rd359, 4096;
	add.s32 	%r274, %r274, 1024;
	setp.lt.s32	%p37, %r274, %r4;
	@%p37 bra 	BB32_18;

BB32_19:
	// inline asm
	mov.u32 %r78, %laneid;
	// inline asm
	mov.b64	{%r80, %r85}, %rd361;
	mov.u32 	%r86, 1;
	mov.u32 	%r127, 31;
	mov.u32 	%r128, -1;
	// inline asm
	shfl.sync.down.b32 %r79, %r80, %r86, %r127, %r128;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r84, %r85, %r86, %r127, %r128;
	// inline asm
	mov.b64	%rd215, {%r79, %r84};
	add.s32 	%r129, %r78, 1;
	setp.lt.s32	%p38, %r129, 32;
	selp.b64	%rd216, %rd215, 0, %p38;
	add.s64 	%rd217, %rd216, %rd361;
	mov.b64	{%r90, %r95}, %rd217;
	mov.u32 	%r96, 2;
	// inline asm
	shfl.sync.down.b32 %r89, %r90, %r96, %r127, %r128;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r94, %r95, %r96, %r127, %r128;
	// inline asm
	mov.b64	%rd218, {%r89, %r94};
	add.s32 	%r130, %r78, 2;
	setp.lt.s32	%p39, %r130, 32;
	selp.b64	%rd219, %rd218, 0, %p39;
	add.s64 	%rd220, %rd219, %rd217;
	mov.b64	{%r100, %r105}, %rd220;
	mov.u32 	%r106, 4;
	// inline asm
	shfl.sync.down.b32 %r99, %r100, %r106, %r127, %r128;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r104, %r105, %r106, %r127, %r128;
	// inline asm
	mov.b64	%rd221, {%r99, %r104};
	add.s32 	%r131, %r78, 4;
	setp.lt.s32	%p40, %r131, 32;
	selp.b64	%rd222, %rd221, 0, %p40;
	add.s64 	%rd223, %rd222, %rd220;
	mov.b64	{%r110, %r115}, %rd223;
	mov.u32 	%r116, 8;
	// inline asm
	shfl.sync.down.b32 %r109, %r110, %r116, %r127, %r128;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r114, %r115, %r116, %r127, %r128;
	// inline asm
	mov.b64	%rd224, {%r109, %r114};
	add.s32 	%r132, %r78, 8;
	setp.lt.s32	%p41, %r132, 32;
	selp.b64	%rd225, %rd224, 0, %p41;
	add.s64 	%rd226, %rd225, %rd223;
	mov.b64	{%r120, %r125}, %rd226;
	mov.u32 	%r126, 16;
	// inline asm
	shfl.sync.down.b32 %r119, %r120, %r126, %r127, %r128;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r124, %r125, %r126, %r127, %r128;
	// inline asm
	mov.b64	%rd227, {%r119, %r124};
	add.s32 	%r133, %r78, 16;
	setp.lt.s32	%p42, %r133, 32;
	selp.b64	%rd228, %rd227, 0, %p42;
	add.s64 	%rd370, %rd228, %rd226;
	setp.ne.s32	%p43, %r78, 0;
	@%p43 bra 	BB32_21;

	shr.s32 	%r134, %r280, 31;
	shr.u32 	%r135, %r134, 27;
	add.s32 	%r136, %r280, %r135;
	shr.s32 	%r137, %r136, 5;
	shl.b32 	%r138, %r137, 3;
	mov.u32 	%r139, _ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIlllN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPllS4_EEvT0_T1_T2_NS_13GridEvenShareISL_EET3_E12temp_storage;
	add.s32 	%r140, %r139, %r138;
	st.shared.u64 	[%r140+8], %rd370;

BB32_21:
	bar.sync 	0;
	setp.ne.s32	%p44, %r280, 0;
	@%p44 bra 	BB32_46;

	ld.shared.u64 	%rd229, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIlllN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPllS4_EEvT0_T1_T2_NS_13GridEvenShareISL_EET3_E12temp_storage+16];
	add.s64 	%rd230, %rd229, %rd370;
	ld.shared.u64 	%rd231, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIlllN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPllS4_EEvT0_T1_T2_NS_13GridEvenShareISL_EET3_E12temp_storage+24];
	add.s64 	%rd232, %rd230, %rd231;
	ld.shared.u64 	%rd233, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIlllN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPllS4_EEvT0_T1_T2_NS_13GridEvenShareISL_EET3_E12temp_storage+32];
	add.s64 	%rd234, %rd232, %rd233;
	ld.shared.u64 	%rd235, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIlllN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPllS4_EEvT0_T1_T2_NS_13GridEvenShareISL_EET3_E12temp_storage+40];
	add.s64 	%rd236, %rd234, %rd235;
	ld.shared.u64 	%rd237, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIlllN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPllS4_EEvT0_T1_T2_NS_13GridEvenShareISL_EET3_E12temp_storage+48];
	add.s64 	%rd238, %rd236, %rd237;
	ld.shared.u64 	%rd239, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIlllN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPllS4_EEvT0_T1_T2_NS_13GridEvenShareISL_EET3_E12temp_storage+56];
	add.s64 	%rd240, %rd238, %rd239;
	ld.shared.u64 	%rd241, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIlllN6thrust4plusIlEEE9Policy600ENS2_8cuda_cub26transform_input_iterator_tIlNS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEN7qsketch13Count_GreaterIjEEEEPllS4_EEvT0_T1_T2_NS_13GridEvenShareISL_EET3_E12temp_storage+64];
	add.s64 	%rd370, %rd240, %rd241;

BB32_45:
	mov.u32 	%r280, 0;

BB32_46:
	setp.ne.s32	%p83, %r280, 0;
	@%p83 bra 	BB32_48;

	cvta.to.global.u64 	%rd348, %rd58;
	mul.wide.u32 	%rd349, %r1, 8;
	add.s64 	%rd350, %rd348, %rd349;
	st.global.u64 	[%rd350], %rd370;

BB32_48:
	ret;
}

	// .weak	_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlllN6thrust4plusIlEEE9Policy600EPlS7_lS4_lEEvT0_T1_T2_T3_T4_
.weak .entry _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlllN6thrust4plusIlEEE9Policy600EPlS7_lS4_lEEvT0_T1_T2_T3_T4_(
	.param .u64 _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlllN6thrust4plusIlEEE9Policy600EPlS7_lS4_lEEvT0_T1_T2_T3_T4__param_0,
	.param .u64 _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlllN6thrust4plusIlEEE9Policy600EPlS7_lS4_lEEvT0_T1_T2_T3_T4__param_1,
	.param .u64 _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlllN6thrust4plusIlEEE9Policy600EPlS7_lS4_lEEvT0_T1_T2_T3_T4__param_2,
	.param .align 1 .b8 _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlllN6thrust4plusIlEEE9Policy600EPlS7_lS4_lEEvT0_T1_T2_T3_T4__param_3[1],
	.param .u64 _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlllN6thrust4plusIlEEE9Policy600EPlS7_lS4_lEEvT0_T1_T2_T3_T4__param_4
)
.maxntid 256, 1, 1
.minnctapersm 1
{
	.reg .pred 	%p<55>;
	.reg .b32 	%r<232>;
	.reg .b64 	%rd<511>;


	ld.param.u64 	%rd68, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlllN6thrust4plusIlEEE9Policy600EPlS7_lS4_lEEvT0_T1_T2_T3_T4__param_0];
	ld.param.u64 	%rd71, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlllN6thrust4plusIlEEE9Policy600EPlS7_lS4_lEEvT0_T1_T2_T3_T4__param_1];
	ld.param.u64 	%rd69, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlllN6thrust4plusIlEEE9Policy600EPlS7_lS4_lEEvT0_T1_T2_T3_T4__param_2];
	ld.param.u64 	%rd70, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlllN6thrust4plusIlEEE9Policy600EPlS7_lS4_lEEvT0_T1_T2_T3_T4__param_4];
	cvta.to.global.u64 	%rd1, %rd71;
	mov.u32 	%r231, %tid.x;
	setp.eq.s64	%p1, %rd69, 0;
	@%p1 bra 	BB33_61;

	setp.lt.s64	%p2, %rd69, 2560;
	@%p2 bra 	BB33_36;
	bra.uni 	BB33_2;

BB33_36:
	cvt.u32.u64	%r13, %rd69;
	setp.ge.s32	%p23, %r231, %r13;
	mov.u32 	%r15, %r231;
	@%p23 bra 	BB33_38;

	mul.wide.s32 	%rd393, %r231, 8;
	add.s64 	%rd392, %rd68, %rd393;
	// inline asm
	ld.global.nc.u64 %rd49, [%rd392];
	// inline asm
	add.s32 	%r15, %r231, 256;

BB33_38:
	setp.ge.s32	%p24, %r15, %r13;
	@%p24 bra 	BB33_39;

	add.s32 	%r103, %r13, -1;
	sub.s32 	%r104, %r103, %r15;
	shr.u32 	%r105, %r104, 8;
	add.s32 	%r16, %r105, 1;
	and.b32  	%r17, %r16, 3;
	setp.eq.s32	%p25, %r17, 0;
	mov.u64 	%rd509, 0;
	@%p25 bra 	BB33_46;

	setp.eq.s32	%p26, %r17, 1;
	@%p26 bra 	BB33_45;

	setp.eq.s32	%p27, %r17, 2;
	@%p27 bra 	BB33_44;

	mul.wide.s32 	%rd397, %r15, 8;
	add.s64 	%rd396, %rd68, %rd397;
	// inline asm
	ld.global.nc.u64 %rd395, [%rd396];
	// inline asm
	add.s64 	%rd49, %rd395, %rd49;
	add.s32 	%r15, %r15, 256;

BB33_44:
	mul.wide.s32 	%rd400, %r15, 8;
	add.s64 	%rd399, %rd68, %rd400;
	// inline asm
	ld.global.nc.u64 %rd398, [%rd399];
	// inline asm
	add.s64 	%rd49, %rd398, %rd49;
	add.s32 	%r15, %r15, 256;

BB33_45:
	mul.wide.s32 	%rd403, %r15, 8;
	add.s64 	%rd402, %rd68, %rd403;
	// inline asm
	ld.global.nc.u64 %rd401, [%rd402];
	// inline asm
	add.s64 	%rd49, %rd401, %rd49;
	add.s32 	%r15, %r15, 256;
	mov.u64 	%rd509, %rd49;

BB33_46:
	setp.lt.u32	%p28, %r16, 4;
	@%p28 bra 	BB33_49;

	mul.wide.s32 	%rd404, %r15, 8;
	add.s64 	%rd507, %rd68, %rd404;
	mov.u64 	%rd509, %rd49;

BB33_48:
	// inline asm
	ld.global.nc.u64 %rd405, [%rd507];
	// inline asm
	add.s64 	%rd413, %rd405, %rd509;
	add.s64 	%rd408, %rd507, 2048;
	// inline asm
	ld.global.nc.u64 %rd407, [%rd408];
	// inline asm
	add.s64 	%rd414, %rd407, %rd413;
	add.s64 	%rd410, %rd507, 4096;
	// inline asm
	ld.global.nc.u64 %rd409, [%rd410];
	// inline asm
	add.s64 	%rd415, %rd409, %rd414;
	add.s64 	%rd412, %rd507, 6144;
	// inline asm
	ld.global.nc.u64 %rd411, [%rd412];
	// inline asm
	add.s64 	%rd509, %rd411, %rd415;
	add.s64 	%rd507, %rd507, 8192;
	add.s32 	%r15, %r15, 1024;
	setp.lt.s32	%p29, %r15, %r13;
	@%p29 bra 	BB33_48;
	bra.uni 	BB33_49;

BB33_61:
	setp.ne.s32	%p54, %r231, 0;
	@%p54 bra 	BB33_63;

	st.global.u64 	[%rd1], %rd70;
	bra.uni 	BB33_63;

BB33_2:
	cvt.s64.s32	%rd2, %r231;
	mul.wide.s32 	%rd93, %r231, 8;
	add.s64 	%rd73, %rd68, %rd93;
	// inline asm
	ld.global.nc.u64 %rd72, [%rd73];
	// inline asm
	add.s64 	%rd75, %rd73, 2048;
	// inline asm
	ld.global.nc.u64 %rd74, [%rd75];
	// inline asm
	add.s64 	%rd77, %rd73, 4096;
	// inline asm
	ld.global.nc.u64 %rd76, [%rd77];
	// inline asm
	add.s64 	%rd79, %rd73, 6144;
	// inline asm
	ld.global.nc.u64 %rd78, [%rd79];
	// inline asm
	add.s64 	%rd81, %rd73, 8192;
	// inline asm
	ld.global.nc.u64 %rd80, [%rd81];
	// inline asm
	add.s64 	%rd83, %rd73, 10240;
	// inline asm
	ld.global.nc.u64 %rd82, [%rd83];
	// inline asm
	add.s64 	%rd85, %rd73, 12288;
	// inline asm
	ld.global.nc.u64 %rd84, [%rd85];
	// inline asm
	add.s64 	%rd87, %rd73, 14336;
	// inline asm
	ld.global.nc.u64 %rd86, [%rd87];
	// inline asm
	add.s64 	%rd89, %rd73, 16384;
	// inline asm
	ld.global.nc.u64 %rd88, [%rd89];
	// inline asm
	add.s64 	%rd91, %rd73, 18432;
	// inline asm
	ld.global.nc.u64 %rd90, [%rd91];
	// inline asm
	add.s64 	%rd94, %rd74, %rd72;
	add.s64 	%rd95, %rd76, %rd94;
	add.s64 	%rd96, %rd78, %rd95;
	add.s64 	%rd97, %rd80, %rd96;
	add.s64 	%rd98, %rd82, %rd97;
	add.s64 	%rd99, %rd84, %rd98;
	add.s64 	%rd100, %rd86, %rd99;
	add.s64 	%rd101, %rd88, %rd100;
	add.s64 	%rd3, %rd90, %rd101;
	setp.lt.s64	%p3, %rd69, 5120;
	mov.u64 	%rd493, 2560;
	@%p3 bra 	BB33_15;

	add.s64 	%rd111, %rd69, -5120;
	mul.hi.u64 	%rd112, %rd111, -3689348814741910323;
	shr.u64 	%rd113, %rd112, 11;
	mov.u64 	%rd491, 2560;
	add.s64 	%rd4, %rd113, 1;
	and.b64  	%rd110, %rd4, 3;
	mov.u64 	%rd482, 5120;
	mov.u64 	%rd32, 0;
	setp.eq.s64	%p4, %rd110, 0;
	@%p4 bra 	BB33_4;

	setp.eq.s64	%p5, %rd110, 1;
	@%p5 bra 	BB33_6;
	bra.uni 	BB33_7;

BB33_6:
	mov.u64 	%rd493, %rd482;
	mov.u64 	%rd482, %rd491;
	bra.uni 	BB33_10;

BB33_39:
	mov.u64 	%rd509, %rd49;

BB33_49:
	// inline asm
	mov.u32 %r106, %laneid;
	// inline asm
	mov.b64	{%r27, %r28}, %rd509;
	add.s32 	%r29, %r106, 2;
	add.s32 	%r30, %r106, 4;
	add.s32 	%r31, %r106, 8;
	add.s32 	%r32, %r106, 16;
	shr.s32 	%r107, %r231, 31;
	shr.u32 	%r108, %r107, 27;
	add.s32 	%r109, %r231, %r108;
	shr.s32 	%r33, %r109, 5;
	shl.b32 	%r110, %r33, 3;
	mov.u32 	%r111, _ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlllN6thrust4plusIlEEE9Policy600EPlS7_lS4_lEEvT0_T1_T2_T3_T4_E12temp_storage;
	add.s32 	%r112, %r111, %r110;
	setp.gt.s32	%p30, %r13, 255;
	@%p30 bra 	BB33_54;
	bra.uni 	BB33_50;

BB33_54:
	mov.u32 	%r175, 1;
	mov.u32 	%r216, 31;
	mov.u32 	%r217, -1;
	// inline asm
	shfl.sync.down.b32 %r168, %r27, %r175, %r216, %r217;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r173, %r28, %r175, %r216, %r217;
	// inline asm
	mov.b64	%rd450, {%r168, %r173};
	add.s32 	%r218, %r106, 1;
	setp.lt.s32	%p46, %r218, 32;
	selp.b64	%rd451, %rd450, 0, %p46;
	add.s64 	%rd452, %rd451, %rd509;
	mov.b64	{%r179, %r184}, %rd452;
	mov.u32 	%r185, 2;
	// inline asm
	shfl.sync.down.b32 %r178, %r179, %r185, %r216, %r217;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r183, %r184, %r185, %r216, %r217;
	// inline asm
	mov.b64	%rd453, {%r178, %r183};
	setp.lt.s32	%p47, %r29, 32;
	selp.b64	%rd454, %rd453, 0, %p47;
	add.s64 	%rd455, %rd454, %rd452;
	mov.b64	{%r189, %r194}, %rd455;
	mov.u32 	%r195, 4;
	// inline asm
	shfl.sync.down.b32 %r188, %r189, %r195, %r216, %r217;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r193, %r194, %r195, %r216, %r217;
	// inline asm
	mov.b64	%rd456, {%r188, %r193};
	setp.lt.s32	%p48, %r30, 32;
	selp.b64	%rd457, %rd456, 0, %p48;
	add.s64 	%rd458, %rd457, %rd455;
	mov.b64	{%r199, %r204}, %rd458;
	mov.u32 	%r205, 8;
	// inline asm
	shfl.sync.down.b32 %r198, %r199, %r205, %r216, %r217;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r203, %r204, %r205, %r216, %r217;
	// inline asm
	mov.b64	%rd459, {%r198, %r203};
	setp.lt.s32	%p49, %r31, 32;
	selp.b64	%rd460, %rd459, 0, %p49;
	add.s64 	%rd461, %rd460, %rd458;
	mov.b64	{%r209, %r214}, %rd461;
	mov.u32 	%r215, 16;
	// inline asm
	shfl.sync.down.b32 %r208, %r209, %r215, %r216, %r217;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r213, %r214, %r215, %r216, %r217;
	// inline asm
	mov.b64	%rd462, {%r208, %r213};
	setp.lt.s32	%p50, %r32, 32;
	selp.b64	%rd463, %rd462, 0, %p50;
	add.s64 	%rd510, %rd463, %rd461;
	setp.ne.s32	%p51, %r106, 0;
	@%p51 bra 	BB33_56;

	add.s32 	%r221, %r112, 8;
	st.shared.u64 	[%r221], %rd510;

BB33_56:
	bar.sync 	0;
	setp.ne.s32	%p52, %r231, 0;
	@%p52 bra 	BB33_59;

	ld.shared.u64 	%rd464, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlllN6thrust4plusIlEEE9Policy600EPlS7_lS4_lEEvT0_T1_T2_T3_T4_E12temp_storage+16];
	add.s64 	%rd465, %rd464, %rd510;
	ld.shared.u64 	%rd466, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlllN6thrust4plusIlEEE9Policy600EPlS7_lS4_lEEvT0_T1_T2_T3_T4_E12temp_storage+24];
	add.s64 	%rd467, %rd465, %rd466;
	ld.shared.u64 	%rd468, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlllN6thrust4plusIlEEE9Policy600EPlS7_lS4_lEEvT0_T1_T2_T3_T4_E12temp_storage+32];
	add.s64 	%rd469, %rd467, %rd468;
	ld.shared.u64 	%rd470, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlllN6thrust4plusIlEEE9Policy600EPlS7_lS4_lEEvT0_T1_T2_T3_T4_E12temp_storage+40];
	add.s64 	%rd471, %rd469, %rd470;
	ld.shared.u64 	%rd472, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlllN6thrust4plusIlEEE9Policy600EPlS7_lS4_lEEvT0_T1_T2_T3_T4_E12temp_storage+48];
	add.s64 	%rd473, %rd471, %rd472;
	ld.shared.u64 	%rd474, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlllN6thrust4plusIlEEE9Policy600EPlS7_lS4_lEEvT0_T1_T2_T3_T4_E12temp_storage+56];
	add.s64 	%rd475, %rd473, %rd474;
	ld.shared.u64 	%rd476, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlllN6thrust4plusIlEEE9Policy600EPlS7_lS4_lEEvT0_T1_T2_T3_T4_E12temp_storage+64];
	add.s64 	%rd510, %rd475, %rd476;
	bra.uni 	BB33_58;

BB33_50:
	shl.b32 	%r163, %r33, 5;
	add.s32 	%r164, %r163, 32;
	setp.gt.s32	%p31, %r164, %r13;
	add.s32 	%r165, %r13, -1;
	mov.u32 	%r162, -1;
	sub.s32 	%r166, %r165, %r163;
	selp.b32	%r161, %r166, 31, %p31;
	mov.u32 	%r120, 1;
	// inline asm
	shfl.sync.down.b32 %r113, %r27, %r120, %r161, %r162;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r118, %r28, %r120, %r161, %r162;
	// inline asm
	mov.b64	%rd416, {%r113, %r118};
	setp.lt.s32	%p32, %r106, %r161;
	selp.b64	%rd417, %rd416, 0, %p32;
	add.s64 	%rd418, %rd417, %rd509;
	mov.b64	{%r124, %r129}, %rd418;
	mov.u32 	%r130, 2;
	// inline asm
	shfl.sync.down.b32 %r123, %r124, %r130, %r161, %r162;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r128, %r129, %r130, %r161, %r162;
	// inline asm
	mov.b64	%rd419, {%r123, %r128};
	setp.gt.s32	%p33, %r29, %r161;
	selp.b64	%rd420, 0, %rd419, %p33;
	add.s64 	%rd421, %rd420, %rd418;
	mov.b64	{%r134, %r139}, %rd421;
	mov.u32 	%r140, 4;
	// inline asm
	shfl.sync.down.b32 %r133, %r134, %r140, %r161, %r162;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r138, %r139, %r140, %r161, %r162;
	// inline asm
	mov.b64	%rd422, {%r133, %r138};
	setp.gt.s32	%p34, %r30, %r161;
	selp.b64	%rd423, 0, %rd422, %p34;
	add.s64 	%rd424, %rd423, %rd421;
	mov.b64	{%r144, %r149}, %rd424;
	mov.u32 	%r150, 8;
	// inline asm
	shfl.sync.down.b32 %r143, %r144, %r150, %r161, %r162;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r148, %r149, %r150, %r161, %r162;
	// inline asm
	mov.b64	%rd425, {%r143, %r148};
	setp.gt.s32	%p35, %r31, %r161;
	selp.b64	%rd426, 0, %rd425, %p35;
	add.s64 	%rd427, %rd426, %rd424;
	mov.b64	{%r154, %r159}, %rd427;
	mov.u32 	%r160, 16;
	// inline asm
	shfl.sync.down.b32 %r153, %r154, %r160, %r161, %r162;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r158, %r159, %r160, %r161, %r162;
	// inline asm
	mov.b64	%rd428, {%r153, %r158};
	setp.gt.s32	%p36, %r32, %r161;
	selp.b64	%rd429, 0, %rd428, %p36;
	add.s64 	%rd510, %rd429, %rd427;
	setp.ne.s32	%p37, %r106, 0;
	@%p37 bra 	BB33_52;

	add.s32 	%r220, %r112, 8;
	st.shared.u64 	[%r220], %rd510;

BB33_52:
	bar.sync 	0;
	setp.ne.s32	%p38, %r231, 0;
	@%p38 bra 	BB33_59;

	setp.gt.s32	%p39, %r13, 32;
	ld.shared.u64 	%rd430, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlllN6thrust4plusIlEEE9Policy600EPlS7_lS4_lEEvT0_T1_T2_T3_T4_E12temp_storage+16];
	selp.b64	%rd431, %rd430, 0, %p39;
	add.s64 	%rd432, %rd431, %rd510;
	ld.shared.u64 	%rd433, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlllN6thrust4plusIlEEE9Policy600EPlS7_lS4_lEEvT0_T1_T2_T3_T4_E12temp_storage+24];
	setp.gt.s32	%p40, %r13, 64;
	selp.b64	%rd434, %rd433, 0, %p40;
	add.s64 	%rd435, %rd432, %rd434;
	ld.shared.u64 	%rd436, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlllN6thrust4plusIlEEE9Policy600EPlS7_lS4_lEEvT0_T1_T2_T3_T4_E12temp_storage+32];
	setp.gt.s32	%p41, %r13, 96;
	selp.b64	%rd437, %rd436, 0, %p41;
	add.s64 	%rd438, %rd435, %rd437;
	ld.shared.u64 	%rd439, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlllN6thrust4plusIlEEE9Policy600EPlS7_lS4_lEEvT0_T1_T2_T3_T4_E12temp_storage+40];
	setp.gt.s32	%p42, %r13, 128;
	selp.b64	%rd440, %rd439, 0, %p42;
	add.s64 	%rd441, %rd438, %rd440;
	ld.shared.u64 	%rd442, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlllN6thrust4plusIlEEE9Policy600EPlS7_lS4_lEEvT0_T1_T2_T3_T4_E12temp_storage+48];
	setp.gt.s32	%p43, %r13, 160;
	selp.b64	%rd443, %rd442, 0, %p43;
	add.s64 	%rd444, %rd441, %rd443;
	ld.shared.u64 	%rd445, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlllN6thrust4plusIlEEE9Policy600EPlS7_lS4_lEEvT0_T1_T2_T3_T4_E12temp_storage+56];
	setp.gt.s32	%p44, %r13, 192;
	selp.b64	%rd446, %rd445, 0, %p44;
	add.s64 	%rd447, %rd444, %rd446;
	ld.shared.u64 	%rd448, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlllN6thrust4plusIlEEE9Policy600EPlS7_lS4_lEEvT0_T1_T2_T3_T4_E12temp_storage+64];
	setp.gt.s32	%p45, %r13, 224;
	selp.b64	%rd449, %rd448, 0, %p45;
	add.s64 	%rd510, %rd447, %rd449;
	bra.uni 	BB33_58;

BB33_4:
	mov.u64 	%rd493, %rd32;
	bra.uni 	BB33_11;

BB33_7:
	setp.eq.s64	%p6, %rd110, 2;
	@%p6 bra 	BB33_9;

	shl.b64 	%rd136, %rd2, 3;
	add.s64 	%rd137, %rd136, %rd68;
	add.s64 	%rd115, %rd137, 20480;
	// inline asm
	ld.global.nc.u64 %rd114, [%rd115];
	// inline asm
	add.s64 	%rd117, %rd137, 22528;
	// inline asm
	ld.global.nc.u64 %rd116, [%rd117];
	// inline asm
	add.s64 	%rd119, %rd137, 24576;
	// inline asm
	ld.global.nc.u64 %rd118, [%rd119];
	// inline asm
	add.s64 	%rd121, %rd137, 26624;
	// inline asm
	ld.global.nc.u64 %rd120, [%rd121];
	// inline asm
	add.s64 	%rd123, %rd137, 28672;
	// inline asm
	ld.global.nc.u64 %rd122, [%rd123];
	// inline asm
	add.s64 	%rd125, %rd137, 30720;
	// inline asm
	ld.global.nc.u64 %rd124, [%rd125];
	// inline asm
	add.s64 	%rd127, %rd137, 32768;
	// inline asm
	ld.global.nc.u64 %rd126, [%rd127];
	// inline asm
	add.s64 	%rd129, %rd137, 34816;
	// inline asm
	ld.global.nc.u64 %rd128, [%rd129];
	// inline asm
	add.s64 	%rd131, %rd137, 36864;
	// inline asm
	ld.global.nc.u64 %rd130, [%rd131];
	// inline asm
	add.s64 	%rd133, %rd137, 38912;
	// inline asm
	ld.global.nc.u64 %rd132, [%rd133];
	// inline asm
	add.s64 	%rd138, %rd114, %rd3;
	add.s64 	%rd139, %rd116, %rd138;
	add.s64 	%rd140, %rd118, %rd139;
	add.s64 	%rd141, %rd120, %rd140;
	add.s64 	%rd142, %rd122, %rd141;
	add.s64 	%rd143, %rd124, %rd142;
	add.s64 	%rd144, %rd126, %rd143;
	add.s64 	%rd145, %rd128, %rd144;
	add.s64 	%rd146, %rd130, %rd145;
	add.s64 	%rd3, %rd132, %rd146;
	mov.u64 	%rd491, 5120;
	mov.u64 	%rd482, 7680;

BB33_9:
	add.s64 	%rd167, %rd2, %rd491;
	shl.b64 	%rd168, %rd167, 3;
	add.s64 	%rd148, %rd168, %rd68;
	// inline asm
	ld.global.nc.u64 %rd147, [%rd148];
	// inline asm
	add.s64 	%rd150, %rd148, 2048;
	// inline asm
	ld.global.nc.u64 %rd149, [%rd150];
	// inline asm
	add.s64 	%rd152, %rd148, 4096;
	// inline asm
	ld.global.nc.u64 %rd151, [%rd152];
	// inline asm
	add.s64 	%rd154, %rd148, 6144;
	// inline asm
	ld.global.nc.u64 %rd153, [%rd154];
	// inline asm
	add.s64 	%rd156, %rd148, 8192;
	// inline asm
	ld.global.nc.u64 %rd155, [%rd156];
	// inline asm
	add.s64 	%rd158, %rd148, 10240;
	// inline asm
	ld.global.nc.u64 %rd157, [%rd158];
	// inline asm
	add.s64 	%rd160, %rd148, 12288;
	// inline asm
	ld.global.nc.u64 %rd159, [%rd160];
	// inline asm
	add.s64 	%rd162, %rd148, 14336;
	// inline asm
	ld.global.nc.u64 %rd161, [%rd162];
	// inline asm
	add.s64 	%rd164, %rd148, 16384;
	// inline asm
	ld.global.nc.u64 %rd163, [%rd164];
	// inline asm
	add.s64 	%rd166, %rd148, 18432;
	// inline asm
	ld.global.nc.u64 %rd165, [%rd166];
	// inline asm
	add.s64 	%rd169, %rd147, %rd3;
	add.s64 	%rd170, %rd149, %rd169;
	add.s64 	%rd171, %rd151, %rd170;
	add.s64 	%rd172, %rd153, %rd171;
	add.s64 	%rd173, %rd155, %rd172;
	add.s64 	%rd174, %rd157, %rd173;
	add.s64 	%rd175, %rd159, %rd174;
	add.s64 	%rd176, %rd161, %rd175;
	add.s64 	%rd177, %rd163, %rd176;
	add.s64 	%rd3, %rd165, %rd177;
	add.s64 	%rd493, %rd482, 2560;

BB33_10:
	add.s64 	%rd198, %rd2, %rd482;
	shl.b64 	%rd199, %rd198, 3;
	add.s64 	%rd179, %rd199, %rd68;
	// inline asm
	ld.global.nc.u64 %rd178, [%rd179];
	// inline asm
	add.s64 	%rd181, %rd179, 2048;
	// inline asm
	ld.global.nc.u64 %rd180, [%rd181];
	// inline asm
	add.s64 	%rd183, %rd179, 4096;
	// inline asm
	ld.global.nc.u64 %rd182, [%rd183];
	// inline asm
	add.s64 	%rd185, %rd179, 6144;
	// inline asm
	ld.global.nc.u64 %rd184, [%rd185];
	// inline asm
	add.s64 	%rd187, %rd179, 8192;
	// inline asm
	ld.global.nc.u64 %rd186, [%rd187];
	// inline asm
	add.s64 	%rd189, %rd179, 10240;
	// inline asm
	ld.global.nc.u64 %rd188, [%rd189];
	// inline asm
	add.s64 	%rd191, %rd179, 12288;
	// inline asm
	ld.global.nc.u64 %rd190, [%rd191];
	// inline asm
	add.s64 	%rd193, %rd179, 14336;
	// inline asm
	ld.global.nc.u64 %rd192, [%rd193];
	// inline asm
	add.s64 	%rd195, %rd179, 16384;
	// inline asm
	ld.global.nc.u64 %rd194, [%rd195];
	// inline asm
	add.s64 	%rd197, %rd179, 18432;
	// inline asm
	ld.global.nc.u64 %rd196, [%rd197];
	// inline asm
	add.s64 	%rd200, %rd178, %rd3;
	add.s64 	%rd201, %rd180, %rd200;
	add.s64 	%rd202, %rd182, %rd201;
	add.s64 	%rd203, %rd184, %rd202;
	add.s64 	%rd204, %rd186, %rd203;
	add.s64 	%rd205, %rd188, %rd204;
	add.s64 	%rd206, %rd190, %rd205;
	add.s64 	%rd207, %rd192, %rd206;
	add.s64 	%rd208, %rd194, %rd207;
	add.s64 	%rd32, %rd196, %rd208;
	add.s64 	%rd482, %rd493, 2560;
	mov.u64 	%rd491, %rd493;
	mov.u64 	%rd3, %rd32;

BB33_11:
	setp.lt.u64	%p7, %rd4, 4;
	@%p7 bra 	BB33_16;

	add.s64 	%rd210, %rd482, %rd2;
	shl.b64 	%rd211, %rd210, 3;
	add.s64 	%rd489, %rd68, %rd211;

BB33_13:
	add.s64 	%rd292, %rd2, %rd491;
	shl.b64 	%rd293, %rd292, 3;
	add.s64 	%rd213, %rd293, %rd68;
	// inline asm
	ld.global.nc.u64 %rd212, [%rd213];
	// inline asm
	add.s64 	%rd215, %rd213, 2048;
	// inline asm
	ld.global.nc.u64 %rd214, [%rd215];
	// inline asm
	add.s64 	%rd217, %rd213, 4096;
	// inline asm
	ld.global.nc.u64 %rd216, [%rd217];
	// inline asm
	add.s64 	%rd219, %rd213, 6144;
	// inline asm
	ld.global.nc.u64 %rd218, [%rd219];
	// inline asm
	add.s64 	%rd221, %rd213, 8192;
	// inline asm
	ld.global.nc.u64 %rd220, [%rd221];
	// inline asm
	add.s64 	%rd223, %rd213, 10240;
	// inline asm
	ld.global.nc.u64 %rd222, [%rd223];
	// inline asm
	add.s64 	%rd225, %rd213, 12288;
	// inline asm
	ld.global.nc.u64 %rd224, [%rd225];
	// inline asm
	add.s64 	%rd227, %rd213, 14336;
	// inline asm
	ld.global.nc.u64 %rd226, [%rd227];
	// inline asm
	add.s64 	%rd229, %rd213, 16384;
	// inline asm
	ld.global.nc.u64 %rd228, [%rd229];
	// inline asm
	add.s64 	%rd231, %rd213, 18432;
	// inline asm
	ld.global.nc.u64 %rd230, [%rd231];
	// inline asm
	add.s64 	%rd294, %rd212, %rd3;
	add.s64 	%rd295, %rd214, %rd294;
	add.s64 	%rd296, %rd216, %rd295;
	add.s64 	%rd297, %rd218, %rd296;
	add.s64 	%rd298, %rd220, %rd297;
	add.s64 	%rd299, %rd222, %rd298;
	add.s64 	%rd300, %rd224, %rd299;
	add.s64 	%rd301, %rd226, %rd300;
	add.s64 	%rd302, %rd228, %rd301;
	add.s64 	%rd303, %rd230, %rd302;
	// inline asm
	ld.global.nc.u64 %rd232, [%rd489];
	// inline asm
	add.s64 	%rd235, %rd489, 2048;
	// inline asm
	ld.global.nc.u64 %rd234, [%rd235];
	// inline asm
	add.s64 	%rd237, %rd489, 4096;
	// inline asm
	ld.global.nc.u64 %rd236, [%rd237];
	// inline asm
	add.s64 	%rd239, %rd489, 6144;
	// inline asm
	ld.global.nc.u64 %rd238, [%rd239];
	// inline asm
	add.s64 	%rd241, %rd489, 8192;
	// inline asm
	ld.global.nc.u64 %rd240, [%rd241];
	// inline asm
	add.s64 	%rd243, %rd489, 10240;
	// inline asm
	ld.global.nc.u64 %rd242, [%rd243];
	// inline asm
	add.s64 	%rd245, %rd489, 12288;
	// inline asm
	ld.global.nc.u64 %rd244, [%rd245];
	// inline asm
	add.s64 	%rd247, %rd489, 14336;
	// inline asm
	ld.global.nc.u64 %rd246, [%rd247];
	// inline asm
	add.s64 	%rd249, %rd489, 16384;
	// inline asm
	ld.global.nc.u64 %rd248, [%rd249];
	// inline asm
	add.s64 	%rd251, %rd489, 18432;
	// inline asm
	ld.global.nc.u64 %rd250, [%rd251];
	// inline asm
	add.s64 	%rd304, %rd232, %rd303;
	add.s64 	%rd305, %rd234, %rd304;
	add.s64 	%rd306, %rd236, %rd305;
	add.s64 	%rd307, %rd238, %rd306;
	add.s64 	%rd308, %rd240, %rd307;
	add.s64 	%rd309, %rd242, %rd308;
	add.s64 	%rd310, %rd244, %rd309;
	add.s64 	%rd311, %rd246, %rd310;
	add.s64 	%rd312, %rd248, %rd311;
	add.s64 	%rd313, %rd250, %rd312;
	add.s64 	%rd253, %rd489, 20480;
	// inline asm
	ld.global.nc.u64 %rd252, [%rd253];
	// inline asm
	add.s64 	%rd255, %rd489, 22528;
	// inline asm
	ld.global.nc.u64 %rd254, [%rd255];
	// inline asm
	add.s64 	%rd257, %rd489, 24576;
	// inline asm
	ld.global.nc.u64 %rd256, [%rd257];
	// inline asm
	add.s64 	%rd259, %rd489, 26624;
	// inline asm
	ld.global.nc.u64 %rd258, [%rd259];
	// inline asm
	add.s64 	%rd261, %rd489, 28672;
	// inline asm
	ld.global.nc.u64 %rd260, [%rd261];
	// inline asm
	add.s64 	%rd263, %rd489, 30720;
	// inline asm
	ld.global.nc.u64 %rd262, [%rd263];
	// inline asm
	add.s64 	%rd265, %rd489, 32768;
	// inline asm
	ld.global.nc.u64 %rd264, [%rd265];
	// inline asm
	add.s64 	%rd267, %rd489, 34816;
	// inline asm
	ld.global.nc.u64 %rd266, [%rd267];
	// inline asm
	add.s64 	%rd269, %rd489, 36864;
	// inline asm
	ld.global.nc.u64 %rd268, [%rd269];
	// inline asm
	add.s64 	%rd271, %rd489, 38912;
	// inline asm
	ld.global.nc.u64 %rd270, [%rd271];
	// inline asm
	add.s64 	%rd314, %rd252, %rd313;
	add.s64 	%rd315, %rd254, %rd314;
	add.s64 	%rd316, %rd256, %rd315;
	add.s64 	%rd317, %rd258, %rd316;
	add.s64 	%rd318, %rd260, %rd317;
	add.s64 	%rd319, %rd262, %rd318;
	add.s64 	%rd320, %rd264, %rd319;
	add.s64 	%rd321, %rd266, %rd320;
	add.s64 	%rd322, %rd268, %rd321;
	add.s64 	%rd323, %rd270, %rd322;
	add.s64 	%rd273, %rd489, 40960;
	// inline asm
	ld.global.nc.u64 %rd272, [%rd273];
	// inline asm
	add.s64 	%rd275, %rd489, 43008;
	// inline asm
	ld.global.nc.u64 %rd274, [%rd275];
	// inline asm
	add.s64 	%rd277, %rd489, 45056;
	// inline asm
	ld.global.nc.u64 %rd276, [%rd277];
	// inline asm
	add.s64 	%rd279, %rd489, 47104;
	// inline asm
	ld.global.nc.u64 %rd278, [%rd279];
	// inline asm
	add.s64 	%rd281, %rd489, 49152;
	// inline asm
	ld.global.nc.u64 %rd280, [%rd281];
	// inline asm
	add.s64 	%rd283, %rd489, 51200;
	// inline asm
	ld.global.nc.u64 %rd282, [%rd283];
	// inline asm
	add.s64 	%rd285, %rd489, 53248;
	// inline asm
	ld.global.nc.u64 %rd284, [%rd285];
	// inline asm
	add.s64 	%rd287, %rd489, 55296;
	// inline asm
	ld.global.nc.u64 %rd286, [%rd287];
	// inline asm
	add.s64 	%rd289, %rd489, 57344;
	// inline asm
	ld.global.nc.u64 %rd288, [%rd289];
	// inline asm
	add.s64 	%rd291, %rd489, 59392;
	// inline asm
	ld.global.nc.u64 %rd290, [%rd291];
	// inline asm
	add.s64 	%rd324, %rd272, %rd323;
	add.s64 	%rd325, %rd274, %rd324;
	add.s64 	%rd326, %rd276, %rd325;
	add.s64 	%rd327, %rd278, %rd326;
	add.s64 	%rd328, %rd280, %rd327;
	add.s64 	%rd329, %rd282, %rd328;
	add.s64 	%rd330, %rd284, %rd329;
	add.s64 	%rd331, %rd286, %rd330;
	add.s64 	%rd332, %rd288, %rd331;
	add.s64 	%rd3, %rd290, %rd332;
	add.s64 	%rd489, %rd489, 81920;
	add.s64 	%rd28, %rd482, 10240;
	add.s64 	%rd491, %rd482, 7680;
	setp.le.s64	%p8, %rd28, %rd69;
	mov.u64 	%rd482, %rd28;
	@%p8 bra 	BB33_13;

	add.s64 	%rd493, %rd28, -2560;

BB33_15:
	mov.u64 	%rd32, %rd3;

BB33_16:
	setp.ge.s64	%p9, %rd493, %rd69;
	@%p9 bra 	BB33_17;

	sub.s64 	%rd333, %rd69, %rd493;
	cvt.u32.u64	%r2, %rd333;
	setp.ge.s32	%p10, %r231, %r2;
	@%p10 bra 	BB33_19;

	add.s32 	%r36, %r2, -1;
	sub.s32 	%r37, %r36, %r231;
	shr.u32 	%r38, %r37, 8;
	add.s32 	%r3, %r38, 1;
	and.b32  	%r4, %r3, 3;
	setp.eq.s32	%p11, %r4, 0;
	mov.u64 	%rd501, 0;
	@%p11 bra 	BB33_21;

	setp.eq.s32	%p12, %r4, 1;
	@%p12 bra 	BB33_23;
	bra.uni 	BB33_24;

BB33_23:
	mov.u32 	%r223, %r231;
	bra.uni 	BB33_28;

BB33_17:
	mov.u64 	%rd501, %rd32;
	bra.uni 	BB33_32;

BB33_19:
	mov.u64 	%rd501, %rd32;
	bra.uni 	BB33_32;

BB33_21:
	mov.u32 	%r225, %r231;
	bra.uni 	BB33_29;

BB33_24:
	setp.eq.s32	%p13, %r4, 2;
	@%p13 bra 	BB33_25;
	bra.uni 	BB33_26;

BB33_25:
	mov.u32 	%r222, %r231;
	bra.uni 	BB33_27;

BB33_26:
	add.s64 	%rd337, %rd2, %rd493;
	shl.b64 	%rd338, %rd337, 3;
	add.s64 	%rd336, %rd68, %rd338;
	// inline asm
	ld.global.nc.u64 %rd335, [%rd336];
	// inline asm
	add.s64 	%rd32, %rd335, %rd32;
	add.s32 	%r222, %r231, 256;

BB33_27:
	cvt.s64.s32	%rd341, %r222;
	add.s64 	%rd342, %rd341, %rd493;
	shl.b64 	%rd343, %rd342, 3;
	add.s64 	%rd340, %rd68, %rd343;
	// inline asm
	ld.global.nc.u64 %rd339, [%rd340];
	// inline asm
	add.s64 	%rd32, %rd339, %rd32;
	add.s32 	%r223, %r222, 256;

BB33_28:
	cvt.s64.s32	%rd346, %r223;
	add.s64 	%rd347, %rd346, %rd493;
	shl.b64 	%rd348, %rd347, 3;
	add.s64 	%rd345, %rd68, %rd348;
	// inline asm
	ld.global.nc.u64 %rd344, [%rd345];
	// inline asm
	add.s64 	%rd32, %rd344, %rd32;
	add.s32 	%r225, %r223, 256;
	mov.u64 	%rd501, %rd32;

BB33_29:
	setp.lt.u32	%p14, %r3, 4;
	@%p14 bra 	BB33_32;

	cvt.s64.s32	%rd349, %r225;
	add.s64 	%rd350, %rd493, %rd349;
	shl.b64 	%rd351, %rd350, 3;
	add.s64 	%rd499, %rd68, %rd351;
	mov.u64 	%rd501, %rd32;

BB33_31:
	// inline asm
	ld.global.nc.u64 %rd352, [%rd499];
	// inline asm
	add.s64 	%rd360, %rd352, %rd501;
	add.s64 	%rd355, %rd499, 2048;
	// inline asm
	ld.global.nc.u64 %rd354, [%rd355];
	// inline asm
	add.s64 	%rd361, %rd354, %rd360;
	add.s64 	%rd357, %rd499, 4096;
	// inline asm
	ld.global.nc.u64 %rd356, [%rd357];
	// inline asm
	add.s64 	%rd362, %rd356, %rd361;
	add.s64 	%rd359, %rd499, 6144;
	// inline asm
	ld.global.nc.u64 %rd358, [%rd359];
	// inline asm
	add.s64 	%rd501, %rd358, %rd362;
	add.s64 	%rd499, %rd499, 8192;
	add.s32 	%r225, %r225, 1024;
	setp.lt.s32	%p15, %r225, %r2;
	@%p15 bra 	BB33_31;

BB33_32:
	// inline asm
	mov.u32 %r39, %laneid;
	// inline asm
	mov.b64	{%r41, %r46}, %rd501;
	mov.u32 	%r47, 1;
	mov.u32 	%r88, 31;
	mov.u32 	%r89, -1;
	// inline asm
	shfl.sync.down.b32 %r40, %r41, %r47, %r88, %r89;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r45, %r46, %r47, %r88, %r89;
	// inline asm
	mov.b64	%rd363, {%r40, %r45};
	add.s32 	%r90, %r39, 1;
	setp.lt.s32	%p16, %r90, 32;
	selp.b64	%rd364, %rd363, 0, %p16;
	add.s64 	%rd365, %rd364, %rd501;
	mov.b64	{%r51, %r56}, %rd365;
	mov.u32 	%r57, 2;
	// inline asm
	shfl.sync.down.b32 %r50, %r51, %r57, %r88, %r89;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r55, %r56, %r57, %r88, %r89;
	// inline asm
	mov.b64	%rd366, {%r50, %r55};
	add.s32 	%r91, %r39, 2;
	setp.lt.s32	%p17, %r91, 32;
	selp.b64	%rd367, %rd366, 0, %p17;
	add.s64 	%rd368, %rd367, %rd365;
	mov.b64	{%r61, %r66}, %rd368;
	mov.u32 	%r67, 4;
	// inline asm
	shfl.sync.down.b32 %r60, %r61, %r67, %r88, %r89;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r65, %r66, %r67, %r88, %r89;
	// inline asm
	mov.b64	%rd369, {%r60, %r65};
	add.s32 	%r92, %r39, 4;
	setp.lt.s32	%p18, %r92, 32;
	selp.b64	%rd370, %rd369, 0, %p18;
	add.s64 	%rd371, %rd370, %rd368;
	mov.b64	{%r71, %r76}, %rd371;
	mov.u32 	%r77, 8;
	// inline asm
	shfl.sync.down.b32 %r70, %r71, %r77, %r88, %r89;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r75, %r76, %r77, %r88, %r89;
	// inline asm
	mov.b64	%rd372, {%r70, %r75};
	add.s32 	%r93, %r39, 8;
	setp.lt.s32	%p19, %r93, 32;
	selp.b64	%rd373, %rd372, 0, %p19;
	add.s64 	%rd374, %rd373, %rd371;
	mov.b64	{%r81, %r86}, %rd374;
	mov.u32 	%r87, 16;
	// inline asm
	shfl.sync.down.b32 %r80, %r81, %r87, %r88, %r89;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r85, %r86, %r87, %r88, %r89;
	// inline asm
	mov.b64	%rd375, {%r80, %r85};
	add.s32 	%r94, %r39, 16;
	setp.lt.s32	%p20, %r94, 32;
	selp.b64	%rd376, %rd375, 0, %p20;
	add.s64 	%rd510, %rd376, %rd374;
	setp.ne.s32	%p21, %r39, 0;
	@%p21 bra 	BB33_34;

	shr.s32 	%r95, %r231, 31;
	shr.u32 	%r96, %r95, 27;
	add.s32 	%r97, %r231, %r96;
	shr.s32 	%r98, %r97, 5;
	shl.b32 	%r99, %r98, 3;
	mov.u32 	%r100, _ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlllN6thrust4plusIlEEE9Policy600EPlS7_lS4_lEEvT0_T1_T2_T3_T4_E12temp_storage;
	add.s32 	%r101, %r100, %r99;
	st.shared.u64 	[%r101+8], %rd510;

BB33_34:
	bar.sync 	0;
	setp.ne.s32	%p22, %r231, 0;
	@%p22 bra 	BB33_59;

	ld.shared.u64 	%rd377, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlllN6thrust4plusIlEEE9Policy600EPlS7_lS4_lEEvT0_T1_T2_T3_T4_E12temp_storage+16];
	add.s64 	%rd378, %rd377, %rd510;
	ld.shared.u64 	%rd379, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlllN6thrust4plusIlEEE9Policy600EPlS7_lS4_lEEvT0_T1_T2_T3_T4_E12temp_storage+24];
	add.s64 	%rd380, %rd378, %rd379;
	ld.shared.u64 	%rd381, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlllN6thrust4plusIlEEE9Policy600EPlS7_lS4_lEEvT0_T1_T2_T3_T4_E12temp_storage+32];
	add.s64 	%rd382, %rd380, %rd381;
	ld.shared.u64 	%rd383, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlllN6thrust4plusIlEEE9Policy600EPlS7_lS4_lEEvT0_T1_T2_T3_T4_E12temp_storage+40];
	add.s64 	%rd384, %rd382, %rd383;
	ld.shared.u64 	%rd385, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlllN6thrust4plusIlEEE9Policy600EPlS7_lS4_lEEvT0_T1_T2_T3_T4_E12temp_storage+48];
	add.s64 	%rd386, %rd384, %rd385;
	ld.shared.u64 	%rd387, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlllN6thrust4plusIlEEE9Policy600EPlS7_lS4_lEEvT0_T1_T2_T3_T4_E12temp_storage+56];
	add.s64 	%rd388, %rd386, %rd387;
	ld.shared.u64 	%rd389, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIlllN6thrust4plusIlEEE9Policy600EPlS7_lS4_lEEvT0_T1_T2_T3_T4_E12temp_storage+64];
	add.s64 	%rd510, %rd388, %rd389;

BB33_58:
	mov.u32 	%r231, 0;

BB33_59:
	setp.ne.s32	%p53, %r231, 0;
	@%p53 bra 	BB33_63;

	add.s64 	%rd477, %rd510, %rd70;
	st.global.u64 	[%rd1], %rd477;

BB33_63:
	ret;
}

	// .weak	_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_jEEvT0_T1_T2_T3_T4_
.weak .entry _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_jEEvT0_T1_T2_T3_T4_(
	.param .align 8 .b8 _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_jEEvT0_T1_T2_T3_T4__param_0[8],
	.param .u64 _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_jEEvT0_T1_T2_T3_T4__param_1,
	.param .u32 _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_jEEvT0_T1_T2_T3_T4__param_2,
	.param .align 1 .b8 _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_jEEvT0_T1_T2_T3_T4__param_3[1],
	.param .u32 _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_jEEvT0_T1_T2_T3_T4__param_4
)
.maxntid 256, 1, 1
.minnctapersm 1
{
	.reg .pred 	%p<51>;
	.reg .b32 	%r<394>;
	.reg .b64 	%rd<154>;


	ld.param.u64 	%rd12, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_jEEvT0_T1_T2_T3_T4__param_0];
	ld.param.u64 	%rd13, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_jEEvT0_T1_T2_T3_T4__param_1];
	ld.param.u32 	%r69, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_jEEvT0_T1_T2_T3_T4__param_2];
	ld.param.u32 	%r70, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_jEEvT0_T1_T2_T3_T4__param_4];
	cvta.to.global.u64 	%rd1, %rd13;
	mov.u32 	%r1, %tid.x;
	setp.eq.s32	%p1, %r69, 0;
	@%p1 bra 	BB34_50;

	setp.lt.s32	%p2, %r69, 5120;
	@%p2 bra 	BB34_26;
	bra.uni 	BB34_2;

BB34_26:
	setp.ge.s32	%p19, %r1, %r69;
	mov.u32 	%r36, %r1;
	@%p19 bra 	BB34_28;

	mul.wide.s32 	%rd131, %r1, 4;
	add.s64 	%rd132, %rd12, %rd131;
	cvta.to.global.u64 	%rd133, %rd132;
	ld.global.u32 	%r35, [%rd133];
	add.s32 	%r36, %r1, 256;

BB34_28:
	setp.ge.s32	%p20, %r36, %r69;
	@%p20 bra 	BB34_29;

	add.s32 	%r246, %r69, -1;
	sub.s32 	%r247, %r246, %r36;
	shr.u32 	%r248, %r247, 8;
	add.s32 	%r37, %r248, 1;
	and.b32  	%r38, %r37, 3;
	setp.eq.s32	%p21, %r38, 0;
	mov.u32 	%r392, 0;
	@%p21 bra 	BB34_36;

	setp.eq.s32	%p22, %r38, 1;
	@%p22 bra 	BB34_35;

	setp.eq.s32	%p23, %r38, 2;
	@%p23 bra 	BB34_34;

	mul.wide.s32 	%rd134, %r36, 4;
	add.s64 	%rd135, %rd12, %rd134;
	cvta.to.global.u64 	%rd136, %rd135;
	ld.global.u32 	%r249, [%rd136];
	add.s32 	%r35, %r249, %r35;
	add.s32 	%r36, %r36, 256;

BB34_34:
	mul.wide.s32 	%rd137, %r36, 4;
	add.s64 	%rd138, %rd12, %rd137;
	cvta.to.global.u64 	%rd139, %rd138;
	ld.global.u32 	%r250, [%rd139];
	add.s32 	%r35, %r250, %r35;
	add.s32 	%r36, %r36, 256;

BB34_35:
	mul.wide.s32 	%rd140, %r36, 4;
	add.s64 	%rd141, %rd12, %rd140;
	cvta.to.global.u64 	%rd142, %rd141;
	ld.global.u32 	%r251, [%rd142];
	add.s32 	%r35, %r251, %r35;
	add.s32 	%r36, %r36, 256;
	mov.u32 	%r392, %r35;

BB34_36:
	setp.lt.u32	%p24, %r37, 4;
	@%p24 bra 	BB34_39;

	mul.wide.s32 	%rd143, %r36, 4;
	add.s64 	%rd153, %rd12, %rd143;
	mov.u32 	%r392, %r35;

BB34_38:
	cvta.to.global.u64 	%rd144, %rd153;
	ld.global.u32 	%r252, [%rd144];
	add.s32 	%r253, %r252, %r392;
	add.s64 	%rd145, %rd153, 1024;
	cvta.to.global.u64 	%rd146, %rd145;
	ld.global.u32 	%r254, [%rd146];
	add.s32 	%r255, %r254, %r253;
	add.s64 	%rd147, %rd153, 2048;
	cvta.to.global.u64 	%rd148, %rd147;
	ld.global.u32 	%r256, [%rd148];
	add.s32 	%r257, %r256, %r255;
	add.s64 	%rd149, %rd153, 3072;
	cvta.to.global.u64 	%rd150, %rd149;
	ld.global.u32 	%r258, [%rd150];
	add.s32 	%r392, %r258, %r257;
	add.s64 	%rd153, %rd153, 4096;
	add.s32 	%r36, %r36, 1024;
	setp.lt.s32	%p25, %r36, %r69;
	@%p25 bra 	BB34_38;
	bra.uni 	BB34_39;

BB34_50:
	setp.ne.s32	%p50, %r1, 0;
	@%p50 bra 	BB34_52;

	st.global.u32 	[%rd1], %r70;
	bra.uni 	BB34_52;

BB34_2:
	mul.wide.s32 	%rd14, %r1, 4;
	add.s64 	%rd151, %rd12, %rd14;
	cvta.to.global.u64 	%rd16, %rd151;
	add.s32 	%r2, %r1, 256;
	mul.wide.s32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd12, %rd17;
	cvta.to.global.u64 	%rd19, %rd18;
	add.s32 	%r72, %r1, 512;
	mul.wide.s32 	%rd20, %r72, 4;
	add.s64 	%rd21, %rd12, %rd20;
	cvta.to.global.u64 	%rd22, %rd21;
	add.s32 	%r73, %r1, 768;
	mul.wide.s32 	%rd23, %r73, 4;
	add.s64 	%rd24, %rd12, %rd23;
	cvta.to.global.u64 	%rd25, %rd24;
	add.s32 	%r74, %r1, 1024;
	mul.wide.s32 	%rd26, %r74, 4;
	add.s64 	%rd27, %rd12, %rd26;
	cvta.to.global.u64 	%rd28, %rd27;
	add.s32 	%r75, %r1, 1280;
	mul.wide.s32 	%rd29, %r75, 4;
	add.s64 	%rd30, %rd12, %rd29;
	cvta.to.global.u64 	%rd31, %rd30;
	add.s32 	%r76, %r1, 1536;
	mul.wide.s32 	%rd32, %r76, 4;
	add.s64 	%rd33, %rd12, %rd32;
	cvta.to.global.u64 	%rd34, %rd33;
	add.s32 	%r77, %r1, 1792;
	mul.wide.s32 	%rd35, %r77, 4;
	add.s64 	%rd36, %rd12, %rd35;
	cvta.to.global.u64 	%rd37, %rd36;
	add.s32 	%r78, %r1, 2048;
	mul.wide.s32 	%rd38, %r78, 4;
	add.s64 	%rd39, %rd12, %rd38;
	cvta.to.global.u64 	%rd40, %rd39;
	add.s32 	%r79, %r1, 2304;
	mul.wide.s32 	%rd41, %r79, 4;
	add.s64 	%rd42, %rd12, %rd41;
	cvta.to.global.u64 	%rd43, %rd42;
	add.s32 	%r80, %r1, 2560;
	mul.wide.s32 	%rd44, %r80, 4;
	add.s64 	%rd45, %rd12, %rd44;
	cvta.to.global.u64 	%rd46, %rd45;
	add.s32 	%r81, %r1, 2816;
	mul.wide.s32 	%rd47, %r81, 4;
	add.s64 	%rd48, %rd12, %rd47;
	cvta.to.global.u64 	%rd49, %rd48;
	add.s32 	%r82, %r1, 3072;
	mul.wide.s32 	%rd50, %r82, 4;
	add.s64 	%rd51, %rd12, %rd50;
	cvta.to.global.u64 	%rd52, %rd51;
	add.s32 	%r83, %r1, 3328;
	mul.wide.s32 	%rd53, %r83, 4;
	add.s64 	%rd54, %rd12, %rd53;
	cvta.to.global.u64 	%rd55, %rd54;
	add.s32 	%r84, %r1, 3584;
	mul.wide.s32 	%rd56, %r84, 4;
	add.s64 	%rd57, %rd12, %rd56;
	cvta.to.global.u64 	%rd58, %rd57;
	add.s32 	%r85, %r1, 3840;
	mul.wide.s32 	%rd59, %r85, 4;
	add.s64 	%rd60, %rd12, %rd59;
	cvta.to.global.u64 	%rd61, %rd60;
	add.s32 	%r86, %r1, 4096;
	mul.wide.s32 	%rd62, %r86, 4;
	add.s64 	%rd63, %rd12, %rd62;
	cvta.to.global.u64 	%rd64, %rd63;
	add.s32 	%r87, %r1, 4352;
	mul.wide.s32 	%rd65, %r87, 4;
	add.s64 	%rd66, %rd12, %rd65;
	cvta.to.global.u64 	%rd67, %rd66;
	add.s32 	%r88, %r1, 4608;
	mul.wide.s32 	%rd68, %r88, 4;
	add.s64 	%rd69, %rd12, %rd68;
	cvta.to.global.u64 	%rd70, %rd69;
	add.s32 	%r89, %r1, 4864;
	mul.wide.s32 	%rd71, %r89, 4;
	add.s64 	%rd72, %rd12, %rd71;
	cvta.to.global.u64 	%rd73, %rd72;
	ld.global.u32 	%r90, [%rd19];
	ld.global.u32 	%r91, [%rd16];
	add.s32 	%r92, %r90, %r91;
	ld.global.u32 	%r93, [%rd22];
	add.s32 	%r94, %r93, %r92;
	ld.global.u32 	%r95, [%rd25];
	add.s32 	%r96, %r95, %r94;
	ld.global.u32 	%r97, [%rd28];
	add.s32 	%r98, %r97, %r96;
	ld.global.u32 	%r99, [%rd31];
	add.s32 	%r100, %r99, %r98;
	ld.global.u32 	%r101, [%rd34];
	add.s32 	%r102, %r101, %r100;
	ld.global.u32 	%r103, [%rd37];
	add.s32 	%r104, %r103, %r102;
	ld.global.u32 	%r105, [%rd40];
	add.s32 	%r106, %r105, %r104;
	ld.global.u32 	%r107, [%rd43];
	add.s32 	%r108, %r107, %r106;
	ld.global.u32 	%r109, [%rd46];
	add.s32 	%r110, %r109, %r108;
	ld.global.u32 	%r111, [%rd49];
	add.s32 	%r112, %r111, %r110;
	ld.global.u32 	%r113, [%rd52];
	add.s32 	%r114, %r113, %r112;
	ld.global.u32 	%r115, [%rd55];
	add.s32 	%r116, %r115, %r114;
	ld.global.u32 	%r117, [%rd58];
	add.s32 	%r118, %r117, %r116;
	ld.global.u32 	%r119, [%rd61];
	add.s32 	%r120, %r119, %r118;
	ld.global.u32 	%r121, [%rd64];
	add.s32 	%r122, %r121, %r120;
	ld.global.u32 	%r123, [%rd67];
	add.s32 	%r124, %r123, %r122;
	ld.global.u32 	%r125, [%rd70];
	add.s32 	%r126, %r125, %r124;
	ld.global.u32 	%r127, [%rd73];
	add.s32 	%r10, %r127, %r126;
	setp.lt.s32	%p3, %r69, 10240;
	mov.u32 	%r9, 5120;
	@%p3 bra 	BB34_6;

	mov.u32 	%r367, 0;

BB34_4:
	add.s64 	%rd5, %rd151, 20480;
	cvta.to.global.u64 	%rd75, %rd5;
	add.s64 	%rd76, %rd151, 21504;
	cvta.to.global.u64 	%rd77, %rd76;
	add.s64 	%rd78, %rd151, 22528;
	cvta.to.global.u64 	%rd79, %rd78;
	add.s64 	%rd80, %rd151, 23552;
	cvta.to.global.u64 	%rd81, %rd80;
	add.s64 	%rd82, %rd151, 24576;
	cvta.to.global.u64 	%rd83, %rd82;
	add.s64 	%rd84, %rd151, 25600;
	cvta.to.global.u64 	%rd85, %rd84;
	add.s64 	%rd86, %rd151, 26624;
	cvta.to.global.u64 	%rd87, %rd86;
	add.s64 	%rd88, %rd151, 27648;
	cvta.to.global.u64 	%rd89, %rd88;
	add.s64 	%rd90, %rd151, 28672;
	cvta.to.global.u64 	%rd91, %rd90;
	add.s64 	%rd92, %rd151, 29696;
	cvta.to.global.u64 	%rd93, %rd92;
	add.s64 	%rd94, %rd151, 30720;
	cvta.to.global.u64 	%rd95, %rd94;
	add.s64 	%rd96, %rd151, 31744;
	cvta.to.global.u64 	%rd97, %rd96;
	add.s64 	%rd98, %rd151, 32768;
	cvta.to.global.u64 	%rd99, %rd98;
	add.s64 	%rd100, %rd151, 33792;
	cvta.to.global.u64 	%rd101, %rd100;
	add.s64 	%rd102, %rd151, 34816;
	cvta.to.global.u64 	%rd103, %rd102;
	add.s64 	%rd104, %rd151, 35840;
	cvta.to.global.u64 	%rd105, %rd104;
	add.s64 	%rd106, %rd151, 36864;
	cvta.to.global.u64 	%rd107, %rd106;
	add.s64 	%rd108, %rd151, 37888;
	cvta.to.global.u64 	%rd109, %rd108;
	add.s64 	%rd110, %rd151, 38912;
	cvta.to.global.u64 	%rd111, %rd110;
	add.s64 	%rd112, %rd151, 39936;
	cvta.to.global.u64 	%rd113, %rd112;
	ld.global.u32 	%r129, [%rd75];
	add.s32 	%r130, %r129, %r10;
	ld.global.u32 	%r131, [%rd77];
	add.s32 	%r132, %r131, %r130;
	ld.global.u32 	%r133, [%rd79];
	add.s32 	%r134, %r133, %r132;
	ld.global.u32 	%r135, [%rd81];
	add.s32 	%r136, %r135, %r134;
	ld.global.u32 	%r137, [%rd83];
	add.s32 	%r138, %r137, %r136;
	ld.global.u32 	%r139, [%rd85];
	add.s32 	%r140, %r139, %r138;
	ld.global.u32 	%r141, [%rd87];
	add.s32 	%r142, %r141, %r140;
	ld.global.u32 	%r143, [%rd89];
	add.s32 	%r144, %r143, %r142;
	ld.global.u32 	%r145, [%rd91];
	add.s32 	%r146, %r145, %r144;
	ld.global.u32 	%r147, [%rd93];
	add.s32 	%r148, %r147, %r146;
	ld.global.u32 	%r149, [%rd95];
	add.s32 	%r150, %r149, %r148;
	ld.global.u32 	%r151, [%rd97];
	add.s32 	%r152, %r151, %r150;
	ld.global.u32 	%r153, [%rd99];
	add.s32 	%r154, %r153, %r152;
	ld.global.u32 	%r155, [%rd101];
	add.s32 	%r156, %r155, %r154;
	ld.global.u32 	%r157, [%rd103];
	add.s32 	%r158, %r157, %r156;
	ld.global.u32 	%r159, [%rd105];
	add.s32 	%r160, %r159, %r158;
	ld.global.u32 	%r161, [%rd107];
	add.s32 	%r162, %r161, %r160;
	ld.global.u32 	%r163, [%rd109];
	add.s32 	%r164, %r163, %r162;
	ld.global.u32 	%r165, [%rd111];
	add.s32 	%r166, %r165, %r164;
	ld.global.u32 	%r167, [%rd113];
	add.s32 	%r10, %r167, %r166;
	add.s32 	%r7, %r367, 5120;
	add.s32 	%r168, %r367, 15360;
	setp.le.s32	%p4, %r168, %r69;
	mov.u64 	%rd151, %rd5;
	mov.u32 	%r367, %r7;
	@%p4 bra 	BB34_4;

	add.s32 	%r9, %r7, 5120;

BB34_6:
	setp.ge.s32	%p5, %r9, %r69;
	@%p5 bra 	BB34_7;

	sub.s32 	%r11, %r69, %r9;
	setp.ge.s32	%p6, %r1, %r11;
	@%p6 bra 	BB34_9;

	add.s32 	%r170, %r69, -1;
	sub.s32 	%r171, %r170, %r1;
	sub.s32 	%r172, %r171, %r9;
	shr.u32 	%r173, %r172, 8;
	add.s32 	%r12, %r173, 1;
	and.b32  	%r13, %r12, 3;
	setp.eq.s32	%p7, %r13, 0;
	mov.u32 	%r380, 0;
	@%p7 bra 	BB34_11;

	setp.eq.s32	%p8, %r13, 1;
	@%p8 bra 	BB34_13;
	bra.uni 	BB34_14;

BB34_13:
	mov.u32 	%r373, %r1;
	bra.uni 	BB34_18;

BB34_29:
	mov.u32 	%r392, %r35;

BB34_39:
	// inline asm
	mov.u32 %r259, %laneid;
	// inline asm
	add.s32 	%r58, %r259, 2;
	add.s32 	%r59, %r259, 4;
	add.s32 	%r60, %r259, 8;
	add.s32 	%r61, %r259, 16;
	shr.s32 	%r260, %r1, 31;
	shr.u32 	%r261, %r260, 27;
	add.s32 	%r262, %r1, %r261;
	shr.s32 	%r62, %r262, 5;
	shl.b32 	%r263, %r62, 2;
	mov.u32 	%r264, _ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_jEEvT0_T1_T2_T3_T4_E12temp_storage;
	add.s32 	%r265, %r264, %r263;
	setp.gt.s32	%p26, %r69, 255;
	@%p26 bra 	BB34_44;
	bra.uni 	BB34_40;

BB34_44:
	mov.u32 	%r322, 1;
	mov.u32 	%r343, 31;
	mov.u32 	%r344, -1;
	// inline asm
	shfl.sync.down.b32 %r320, %r392, %r322, %r343, %r344;
	// inline asm
	add.s32 	%r345, %r259, 1;
	setp.lt.s32	%p42, %r345, 32;
	selp.b32	%r346, %r320, 0, %p42;
	add.s32 	%r326, %r346, %r392;
	mov.u32 	%r327, 2;
	// inline asm
	shfl.sync.down.b32 %r325, %r326, %r327, %r343, %r344;
	// inline asm
	setp.lt.s32	%p43, %r58, 32;
	selp.b32	%r347, %r325, 0, %p43;
	add.s32 	%r331, %r326, %r347;
	mov.u32 	%r332, 4;
	// inline asm
	shfl.sync.down.b32 %r330, %r331, %r332, %r343, %r344;
	// inline asm
	setp.lt.s32	%p44, %r59, 32;
	selp.b32	%r348, %r330, 0, %p44;
	add.s32 	%r336, %r331, %r348;
	mov.u32 	%r337, 8;
	// inline asm
	shfl.sync.down.b32 %r335, %r336, %r337, %r343, %r344;
	// inline asm
	setp.lt.s32	%p45, %r60, 32;
	selp.b32	%r349, %r335, 0, %p45;
	add.s32 	%r341, %r336, %r349;
	mov.u32 	%r342, 16;
	// inline asm
	shfl.sync.down.b32 %r340, %r341, %r342, %r343, %r344;
	// inline asm
	setp.lt.s32	%p46, %r61, 32;
	selp.b32	%r350, %r340, 0, %p46;
	add.s32 	%r393, %r341, %r350;
	setp.ne.s32	%p47, %r259, 0;
	@%p47 bra 	BB34_46;

	add.s32 	%r366, %r265, 8;
	st.shared.u32 	[%r366], %r393;

BB34_46:
	bar.sync 	0;
	setp.ne.s32	%p48, %r1, 0;
	@%p48 bra 	BB34_48;

	ld.shared.u32 	%r351, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+12];
	add.s32 	%r352, %r351, %r393;
	ld.shared.u32 	%r353, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+16];
	add.s32 	%r354, %r352, %r353;
	ld.shared.u32 	%r355, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+20];
	add.s32 	%r356, %r354, %r355;
	ld.shared.u32 	%r357, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+24];
	add.s32 	%r358, %r356, %r357;
	ld.shared.u32 	%r359, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+28];
	add.s32 	%r360, %r358, %r359;
	ld.shared.u32 	%r361, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+32];
	add.s32 	%r362, %r360, %r361;
	ld.shared.u32 	%r363, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+36];
	add.s32 	%r393, %r362, %r363;
	bra.uni 	BB34_48;

BB34_7:
	mov.u32 	%r380, %r10;
	bra.uni 	BB34_22;

BB34_40:
	shl.b32 	%r291, %r62, 5;
	add.s32 	%r292, %r291, 32;
	setp.gt.s32	%p27, %r292, %r69;
	add.s32 	%r293, %r69, -1;
	mov.u32 	%r290, -1;
	sub.s32 	%r294, %r293, %r291;
	selp.b32	%r289, %r294, 31, %p27;
	mov.u32 	%r268, 1;
	// inline asm
	shfl.sync.down.b32 %r266, %r392, %r268, %r289, %r290;
	// inline asm
	setp.lt.s32	%p28, %r259, %r289;
	selp.b32	%r295, %r266, 0, %p28;
	add.s32 	%r272, %r295, %r392;
	mov.u32 	%r273, 2;
	// inline asm
	shfl.sync.down.b32 %r271, %r272, %r273, %r289, %r290;
	// inline asm
	setp.gt.s32	%p29, %r58, %r289;
	selp.b32	%r296, 0, %r271, %p29;
	add.s32 	%r277, %r272, %r296;
	mov.u32 	%r278, 4;
	// inline asm
	shfl.sync.down.b32 %r276, %r277, %r278, %r289, %r290;
	// inline asm
	setp.gt.s32	%p30, %r59, %r289;
	selp.b32	%r297, 0, %r276, %p30;
	add.s32 	%r282, %r277, %r297;
	mov.u32 	%r283, 8;
	// inline asm
	shfl.sync.down.b32 %r281, %r282, %r283, %r289, %r290;
	// inline asm
	setp.gt.s32	%p31, %r60, %r289;
	selp.b32	%r298, 0, %r281, %p31;
	add.s32 	%r287, %r282, %r298;
	mov.u32 	%r288, 16;
	// inline asm
	shfl.sync.down.b32 %r286, %r287, %r288, %r289, %r290;
	// inline asm
	setp.gt.s32	%p32, %r61, %r289;
	selp.b32	%r299, 0, %r286, %p32;
	add.s32 	%r393, %r287, %r299;
	setp.ne.s32	%p33, %r259, 0;
	@%p33 bra 	BB34_42;

	add.s32 	%r365, %r265, 8;
	st.shared.u32 	[%r365], %r393;

BB34_42:
	bar.sync 	0;
	setp.ne.s32	%p34, %r1, 0;
	@%p34 bra 	BB34_48;

	setp.gt.s32	%p35, %r69, 32;
	ld.shared.u32 	%r300, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+12];
	selp.b32	%r301, %r300, 0, %p35;
	add.s32 	%r302, %r301, %r393;
	ld.shared.u32 	%r303, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+16];
	setp.gt.s32	%p36, %r69, 64;
	selp.b32	%r304, %r303, 0, %p36;
	add.s32 	%r305, %r302, %r304;
	ld.shared.u32 	%r306, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+20];
	setp.gt.s32	%p37, %r69, 96;
	selp.b32	%r307, %r306, 0, %p37;
	add.s32 	%r308, %r305, %r307;
	ld.shared.u32 	%r309, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+24];
	setp.gt.s32	%p38, %r69, 128;
	selp.b32	%r310, %r309, 0, %p38;
	add.s32 	%r311, %r308, %r310;
	ld.shared.u32 	%r312, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+28];
	setp.gt.s32	%p39, %r69, 160;
	selp.b32	%r313, %r312, 0, %p39;
	add.s32 	%r314, %r311, %r313;
	ld.shared.u32 	%r315, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+32];
	setp.gt.s32	%p40, %r69, 192;
	selp.b32	%r316, %r315, 0, %p40;
	add.s32 	%r317, %r314, %r316;
	ld.shared.u32 	%r318, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+36];
	setp.gt.s32	%p41, %r69, 224;
	selp.b32	%r319, %r318, 0, %p41;
	add.s32 	%r393, %r317, %r319;
	bra.uni 	BB34_48;

BB34_9:
	mov.u32 	%r380, %r10;
	bra.uni 	BB34_22;

BB34_11:
	mov.u32 	%r378, %r1;
	bra.uni 	BB34_19;

BB34_14:
	setp.eq.s32	%p9, %r13, 2;
	@%p9 bra 	BB34_15;
	bra.uni 	BB34_16;

BB34_15:
	mov.u32 	%r2, %r1;
	bra.uni 	BB34_17;

BB34_16:
	add.s32 	%r174, %r1, %r9;
	mul.wide.s32 	%rd114, %r174, 4;
	add.s64 	%rd115, %rd12, %rd114;
	cvta.to.global.u64 	%rd116, %rd115;
	ld.global.u32 	%r175, [%rd116];
	add.s32 	%r10, %r175, %r10;

BB34_17:
	add.s32 	%r176, %r2, %r9;
	mul.wide.s32 	%rd117, %r176, 4;
	add.s64 	%rd118, %rd12, %rd117;
	cvta.to.global.u64 	%rd119, %rd118;
	ld.global.u32 	%r177, [%rd119];
	add.s32 	%r10, %r177, %r10;
	add.s32 	%r373, %r2, 256;

BB34_18:
	add.s32 	%r178, %r373, %r9;
	mul.wide.s32 	%rd120, %r178, 4;
	add.s64 	%rd121, %rd12, %rd120;
	cvta.to.global.u64 	%rd122, %rd121;
	ld.global.u32 	%r179, [%rd122];
	add.s32 	%r10, %r179, %r10;
	add.s32 	%r378, %r373, 256;
	mov.u32 	%r380, %r10;

BB34_19:
	setp.lt.u32	%p10, %r12, 4;
	@%p10 bra 	BB34_22;

	add.s32 	%r180, %r378, %r9;
	mul.wide.s32 	%rd123, %r180, 4;
	add.s64 	%rd152, %rd12, %rd123;
	mov.u32 	%r380, %r10;

BB34_21:
	cvta.to.global.u64 	%rd124, %rd152;
	ld.global.u32 	%r181, [%rd124];
	add.s32 	%r182, %r181, %r380;
	add.s64 	%rd125, %rd152, 1024;
	cvta.to.global.u64 	%rd126, %rd125;
	ld.global.u32 	%r183, [%rd126];
	add.s32 	%r184, %r183, %r182;
	add.s64 	%rd127, %rd152, 2048;
	cvta.to.global.u64 	%rd128, %rd127;
	ld.global.u32 	%r185, [%rd128];
	add.s32 	%r186, %r185, %r184;
	add.s64 	%rd129, %rd152, 3072;
	cvta.to.global.u64 	%rd130, %rd129;
	ld.global.u32 	%r187, [%rd130];
	add.s32 	%r380, %r187, %r186;
	add.s64 	%rd152, %rd152, 4096;
	add.s32 	%r378, %r378, 1024;
	setp.lt.s32	%p11, %r378, %r11;
	@%p11 bra 	BB34_21;

BB34_22:
	// inline asm
	mov.u32 %r188, %laneid;
	// inline asm
	mov.u32 	%r191, 1;
	mov.u32 	%r212, 31;
	mov.u32 	%r213, -1;
	// inline asm
	shfl.sync.down.b32 %r189, %r380, %r191, %r212, %r213;
	// inline asm
	add.s32 	%r214, %r188, 1;
	setp.lt.s32	%p12, %r214, 32;
	selp.b32	%r215, %r189, 0, %p12;
	add.s32 	%r195, %r215, %r380;
	mov.u32 	%r196, 2;
	// inline asm
	shfl.sync.down.b32 %r194, %r195, %r196, %r212, %r213;
	// inline asm
	add.s32 	%r216, %r188, 2;
	setp.lt.s32	%p13, %r216, 32;
	selp.b32	%r217, %r194, 0, %p13;
	add.s32 	%r200, %r195, %r217;
	mov.u32 	%r201, 4;
	// inline asm
	shfl.sync.down.b32 %r199, %r200, %r201, %r212, %r213;
	// inline asm
	add.s32 	%r218, %r188, 4;
	setp.lt.s32	%p14, %r218, 32;
	selp.b32	%r219, %r199, 0, %p14;
	add.s32 	%r205, %r200, %r219;
	mov.u32 	%r206, 8;
	// inline asm
	shfl.sync.down.b32 %r204, %r205, %r206, %r212, %r213;
	// inline asm
	add.s32 	%r220, %r188, 8;
	setp.lt.s32	%p15, %r220, 32;
	selp.b32	%r221, %r204, 0, %p15;
	add.s32 	%r210, %r205, %r221;
	mov.u32 	%r211, 16;
	// inline asm
	shfl.sync.down.b32 %r209, %r210, %r211, %r212, %r213;
	// inline asm
	add.s32 	%r222, %r188, 16;
	setp.lt.s32	%p16, %r222, 32;
	selp.b32	%r223, %r209, 0, %p16;
	add.s32 	%r393, %r210, %r223;
	setp.ne.s32	%p17, %r188, 0;
	@%p17 bra 	BB34_24;

	shr.s32 	%r224, %r1, 31;
	shr.u32 	%r225, %r224, 27;
	add.s32 	%r226, %r1, %r225;
	shr.s32 	%r227, %r226, 5;
	shl.b32 	%r228, %r227, 2;
	mov.u32 	%r229, _ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_jEEvT0_T1_T2_T3_T4_E12temp_storage;
	add.s32 	%r230, %r229, %r228;
	st.shared.u32 	[%r230+8], %r393;

BB34_24:
	bar.sync 	0;
	setp.ne.s32	%p18, %r1, 0;
	@%p18 bra 	BB34_48;

	ld.shared.u32 	%r231, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+12];
	add.s32 	%r232, %r231, %r393;
	ld.shared.u32 	%r233, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+16];
	add.s32 	%r234, %r232, %r233;
	ld.shared.u32 	%r235, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+20];
	add.s32 	%r236, %r234, %r235;
	ld.shared.u32 	%r237, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+24];
	add.s32 	%r238, %r236, %r237;
	ld.shared.u32 	%r239, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+28];
	add.s32 	%r240, %r238, %r239;
	ld.shared.u32 	%r241, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+32];
	add.s32 	%r242, %r240, %r241;
	ld.shared.u32 	%r243, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+36];
	add.s32 	%r393, %r242, %r243;

BB34_48:
	setp.ne.s32	%p49, %r1, 0;
	@%p49 bra 	BB34_52;

	add.s32 	%r364, %r393, %r70;
	st.global.u32 	[%rd1], %r364;

BB34_52:
	ret;
}

	// .weak	_ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_
.weak .entry _ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_(
	.param .align 8 .b8 _ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3__param_0[8],
	.param .u64 _ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3__param_1,
	.param .u32 _ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3__param_2,
	.param .align 4 .b8 _ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3__param_3[40],
	.param .align 1 .b8 _ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3__param_4[1]
)
.maxntid 256, 1, 1
{
	.reg .pred 	%p<49>;
	.reg .b32 	%r<390>;
	.reg .b64 	%rd<138>;


	ld.param.u64 	%rd1, [_ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3__param_0];
	ld.param.u64 	%rd9, [_ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3__param_1];
	ld.param.u32 	%r4, [_ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3__param_3+20];
	ld.param.u32 	%r75, [_ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3__param_3+24];
	mul.lo.s32 	%r1, %r75, 5120;
	mov.u32 	%r2, %ctaid.x;
	mul.lo.s32 	%r3, %r2, 5120;
	add.s32 	%r76, %r3, 5120;
	setp.gt.s32	%p1, %r76, %r4;
	mov.u32 	%r388, %tid.x;
	@%p1 bra 	BB35_23;
	bra.uni 	BB35_1;

BB35_23:
	sub.s32 	%r37, %r4, %r3;
	setp.ge.s32	%p18, %r388, %r37;
	mov.u32 	%r41, %r388;
	@%p18 bra 	BB35_25;

	add.s32 	%r233, %r388, %r3;
	mul.wide.s32 	%rd113, %r233, 4;
	add.s64 	%rd114, %rd1, %rd113;
	cvta.to.global.u64 	%rd115, %rd114;
	ld.global.u32 	%r40, [%rd115];
	add.s32 	%r41, %r388, 256;

BB35_25:
	setp.ge.s32	%p19, %r41, %r37;
	@%p19 bra 	BB35_26;

	add.s32 	%r235, %r4, -1;
	sub.s32 	%r236, %r235, %r41;
	mad.lo.s32 	%r237, %r2, -5120, %r236;
	shr.u32 	%r238, %r237, 8;
	add.s32 	%r42, %r238, 1;
	and.b32  	%r43, %r42, 3;
	setp.eq.s32	%p20, %r43, 0;
	mov.u32 	%r387, 0;
	@%p20 bra 	BB35_33;

	setp.eq.s32	%p21, %r43, 1;
	@%p21 bra 	BB35_32;

	setp.eq.s32	%p22, %r43, 2;
	@%p22 bra 	BB35_31;

	add.s32 	%r239, %r41, %r3;
	mul.wide.s32 	%rd116, %r239, 4;
	add.s64 	%rd117, %rd1, %rd116;
	cvta.to.global.u64 	%rd118, %rd117;
	ld.global.u32 	%r240, [%rd118];
	add.s32 	%r40, %r240, %r40;
	add.s32 	%r41, %r41, 256;

BB35_31:
	add.s32 	%r241, %r41, %r3;
	mul.wide.s32 	%rd119, %r241, 4;
	add.s64 	%rd120, %rd1, %rd119;
	cvta.to.global.u64 	%rd121, %rd120;
	ld.global.u32 	%r242, [%rd121];
	add.s32 	%r40, %r242, %r40;
	add.s32 	%r41, %r41, 256;

BB35_32:
	add.s32 	%r243, %r41, %r3;
	mul.wide.s32 	%rd122, %r243, 4;
	add.s64 	%rd123, %rd1, %rd122;
	cvta.to.global.u64 	%rd124, %rd123;
	ld.global.u32 	%r244, [%rd124];
	add.s32 	%r40, %r244, %r40;
	add.s32 	%r41, %r41, 256;
	mov.u32 	%r387, %r40;

BB35_33:
	setp.lt.u32	%p23, %r42, 4;
	@%p23 bra 	BB35_36;

	mad.lo.s32 	%r245, %r2, 5120, %r41;
	mul.wide.s32 	%rd125, %r245, 4;
	add.s64 	%rd137, %rd1, %rd125;
	mov.u32 	%r387, %r40;

BB35_35:
	cvta.to.global.u64 	%rd126, %rd137;
	ld.global.u32 	%r246, [%rd126];
	add.s32 	%r247, %r246, %r387;
	add.s64 	%rd127, %rd137, 1024;
	cvta.to.global.u64 	%rd128, %rd127;
	ld.global.u32 	%r248, [%rd128];
	add.s32 	%r249, %r248, %r247;
	add.s64 	%rd129, %rd137, 2048;
	cvta.to.global.u64 	%rd130, %rd129;
	ld.global.u32 	%r250, [%rd130];
	add.s32 	%r251, %r250, %r249;
	add.s64 	%rd131, %rd137, 3072;
	cvta.to.global.u64 	%rd132, %rd131;
	ld.global.u32 	%r252, [%rd132];
	add.s32 	%r387, %r252, %r251;
	add.s64 	%rd137, %rd137, 4096;
	add.s32 	%r41, %r41, 1024;
	setp.lt.s32	%p24, %r41, %r37;
	@%p24 bra 	BB35_35;
	bra.uni 	BB35_36;

BB35_1:
	cvt.s64.s32	%rd10, %r3;
	cvt.s64.s32	%rd2, %r388;
	add.s64 	%rd11, %rd2, %rd10;
	shl.b64 	%rd12, %rd11, 2;
	add.s64 	%rd13, %rd12, %rd1;
	cvta.to.global.u64 	%rd14, %rd13;
	add.s64 	%rd15, %rd13, 1024;
	cvta.to.global.u64 	%rd16, %rd15;
	add.s64 	%rd17, %rd13, 2048;
	cvta.to.global.u64 	%rd18, %rd17;
	add.s64 	%rd19, %rd13, 3072;
	cvta.to.global.u64 	%rd20, %rd19;
	add.s64 	%rd21, %rd13, 4096;
	cvta.to.global.u64 	%rd22, %rd21;
	add.s64 	%rd23, %rd13, 5120;
	cvta.to.global.u64 	%rd24, %rd23;
	add.s64 	%rd25, %rd13, 6144;
	cvta.to.global.u64 	%rd26, %rd25;
	add.s64 	%rd27, %rd13, 7168;
	cvta.to.global.u64 	%rd28, %rd27;
	add.s64 	%rd29, %rd13, 8192;
	cvta.to.global.u64 	%rd30, %rd29;
	add.s64 	%rd31, %rd13, 9216;
	cvta.to.global.u64 	%rd32, %rd31;
	add.s64 	%rd33, %rd13, 10240;
	cvta.to.global.u64 	%rd34, %rd33;
	add.s64 	%rd35, %rd13, 11264;
	cvta.to.global.u64 	%rd36, %rd35;
	add.s64 	%rd37, %rd13, 12288;
	cvta.to.global.u64 	%rd38, %rd37;
	add.s64 	%rd39, %rd13, 13312;
	cvta.to.global.u64 	%rd40, %rd39;
	add.s64 	%rd41, %rd13, 14336;
	cvta.to.global.u64 	%rd42, %rd41;
	add.s64 	%rd43, %rd13, 15360;
	cvta.to.global.u64 	%rd44, %rd43;
	add.s64 	%rd45, %rd13, 16384;
	cvta.to.global.u64 	%rd46, %rd45;
	add.s64 	%rd47, %rd13, 17408;
	cvta.to.global.u64 	%rd48, %rd47;
	add.s64 	%rd49, %rd13, 18432;
	cvta.to.global.u64 	%rd50, %rd49;
	add.s64 	%rd51, %rd13, 19456;
	cvta.to.global.u64 	%rd52, %rd51;
	ld.global.u32 	%r77, [%rd16];
	ld.global.u32 	%r78, [%rd14];
	add.s32 	%r79, %r77, %r78;
	ld.global.u32 	%r80, [%rd18];
	add.s32 	%r81, %r80, %r79;
	ld.global.u32 	%r82, [%rd20];
	add.s32 	%r83, %r82, %r81;
	ld.global.u32 	%r84, [%rd22];
	add.s32 	%r85, %r84, %r83;
	ld.global.u32 	%r86, [%rd24];
	add.s32 	%r87, %r86, %r85;
	ld.global.u32 	%r88, [%rd26];
	add.s32 	%r89, %r88, %r87;
	ld.global.u32 	%r90, [%rd28];
	add.s32 	%r91, %r90, %r89;
	ld.global.u32 	%r92, [%rd30];
	add.s32 	%r93, %r92, %r91;
	ld.global.u32 	%r94, [%rd32];
	add.s32 	%r95, %r94, %r93;
	ld.global.u32 	%r96, [%rd34];
	add.s32 	%r97, %r96, %r95;
	ld.global.u32 	%r98, [%rd36];
	add.s32 	%r99, %r98, %r97;
	ld.global.u32 	%r100, [%rd38];
	add.s32 	%r101, %r100, %r99;
	ld.global.u32 	%r102, [%rd40];
	add.s32 	%r103, %r102, %r101;
	ld.global.u32 	%r104, [%rd42];
	add.s32 	%r105, %r104, %r103;
	ld.global.u32 	%r106, [%rd44];
	add.s32 	%r107, %r106, %r105;
	ld.global.u32 	%r108, [%rd46];
	add.s32 	%r109, %r108, %r107;
	ld.global.u32 	%r110, [%rd48];
	add.s32 	%r111, %r110, %r109;
	ld.global.u32 	%r112, [%rd50];
	add.s32 	%r113, %r112, %r111;
	ld.global.u32 	%r114, [%rd52];
	add.s32 	%r12, %r114, %r113;
	add.s32 	%r365, %r3, %r1;
	add.s32 	%r115, %r365, 5120;
	setp.gt.s32	%p2, %r115, %r4;
	@%p2 bra 	BB35_3;

BB35_2:
	cvt.s64.s32	%rd53, %r365;
	add.s64 	%rd54, %rd2, %rd53;
	shl.b64 	%rd55, %rd54, 2;
	add.s64 	%rd56, %rd55, %rd1;
	cvta.to.global.u64 	%rd57, %rd56;
	add.s64 	%rd58, %rd56, 1024;
	cvta.to.global.u64 	%rd59, %rd58;
	add.s64 	%rd60, %rd56, 2048;
	cvta.to.global.u64 	%rd61, %rd60;
	add.s64 	%rd62, %rd56, 3072;
	cvta.to.global.u64 	%rd63, %rd62;
	add.s64 	%rd64, %rd56, 4096;
	cvta.to.global.u64 	%rd65, %rd64;
	add.s64 	%rd66, %rd56, 5120;
	cvta.to.global.u64 	%rd67, %rd66;
	add.s64 	%rd68, %rd56, 6144;
	cvta.to.global.u64 	%rd69, %rd68;
	add.s64 	%rd70, %rd56, 7168;
	cvta.to.global.u64 	%rd71, %rd70;
	add.s64 	%rd72, %rd56, 8192;
	cvta.to.global.u64 	%rd73, %rd72;
	add.s64 	%rd74, %rd56, 9216;
	cvta.to.global.u64 	%rd75, %rd74;
	add.s64 	%rd76, %rd56, 10240;
	cvta.to.global.u64 	%rd77, %rd76;
	add.s64 	%rd78, %rd56, 11264;
	cvta.to.global.u64 	%rd79, %rd78;
	add.s64 	%rd80, %rd56, 12288;
	cvta.to.global.u64 	%rd81, %rd80;
	add.s64 	%rd82, %rd56, 13312;
	cvta.to.global.u64 	%rd83, %rd82;
	add.s64 	%rd84, %rd56, 14336;
	cvta.to.global.u64 	%rd85, %rd84;
	add.s64 	%rd86, %rd56, 15360;
	cvta.to.global.u64 	%rd87, %rd86;
	add.s64 	%rd88, %rd56, 16384;
	cvta.to.global.u64 	%rd89, %rd88;
	add.s64 	%rd90, %rd56, 17408;
	cvta.to.global.u64 	%rd91, %rd90;
	add.s64 	%rd92, %rd56, 18432;
	cvta.to.global.u64 	%rd93, %rd92;
	add.s64 	%rd94, %rd56, 19456;
	cvta.to.global.u64 	%rd95, %rd94;
	ld.global.u32 	%r116, [%rd57];
	add.s32 	%r117, %r116, %r12;
	ld.global.u32 	%r118, [%rd59];
	add.s32 	%r119, %r118, %r117;
	ld.global.u32 	%r120, [%rd61];
	add.s32 	%r121, %r120, %r119;
	ld.global.u32 	%r122, [%rd63];
	add.s32 	%r123, %r122, %r121;
	ld.global.u32 	%r124, [%rd65];
	add.s32 	%r125, %r124, %r123;
	ld.global.u32 	%r126, [%rd67];
	add.s32 	%r127, %r126, %r125;
	ld.global.u32 	%r128, [%rd69];
	add.s32 	%r129, %r128, %r127;
	ld.global.u32 	%r130, [%rd71];
	add.s32 	%r131, %r130, %r129;
	ld.global.u32 	%r132, [%rd73];
	add.s32 	%r133, %r132, %r131;
	ld.global.u32 	%r134, [%rd75];
	add.s32 	%r135, %r134, %r133;
	ld.global.u32 	%r136, [%rd77];
	add.s32 	%r137, %r136, %r135;
	ld.global.u32 	%r138, [%rd79];
	add.s32 	%r139, %r138, %r137;
	ld.global.u32 	%r140, [%rd81];
	add.s32 	%r141, %r140, %r139;
	ld.global.u32 	%r142, [%rd83];
	add.s32 	%r143, %r142, %r141;
	ld.global.u32 	%r144, [%rd85];
	add.s32 	%r145, %r144, %r143;
	ld.global.u32 	%r146, [%rd87];
	add.s32 	%r147, %r146, %r145;
	ld.global.u32 	%r148, [%rd89];
	add.s32 	%r149, %r148, %r147;
	ld.global.u32 	%r150, [%rd91];
	add.s32 	%r151, %r150, %r149;
	ld.global.u32 	%r152, [%rd93];
	add.s32 	%r153, %r152, %r151;
	ld.global.u32 	%r154, [%rd95];
	add.s32 	%r12, %r154, %r153;
	add.s32 	%r365, %r365, %r1;
	add.s32 	%r155, %r365, 5120;
	setp.le.s32	%p3, %r155, %r4;
	@%p3 bra 	BB35_2;

BB35_3:
	setp.le.s32	%p4, %r4, %r365;
	@%p4 bra 	BB35_4;

	sub.s32 	%r14, %r4, %r365;
	setp.ge.s32	%p5, %r388, %r14;
	@%p5 bra 	BB35_6;

	add.s32 	%r157, %r4, -1;
	sub.s32 	%r158, %r157, %r388;
	sub.s32 	%r159, %r158, %r365;
	shr.u32 	%r160, %r159, 8;
	add.s32 	%r15, %r160, 1;
	and.b32  	%r16, %r15, 3;
	setp.eq.s32	%p6, %r16, 0;
	mov.u32 	%r375, 0;
	@%p6 bra 	BB35_8;

	setp.eq.s32	%p7, %r16, 1;
	@%p7 bra 	BB35_10;
	bra.uni 	BB35_11;

BB35_10:
	mov.u32 	%r368, %r388;
	bra.uni 	BB35_15;

BB35_26:
	mov.u32 	%r387, %r40;

BB35_36:
	// inline asm
	mov.u32 %r253, %laneid;
	// inline asm
	add.s32 	%r63, %r253, 2;
	add.s32 	%r64, %r253, 4;
	add.s32 	%r65, %r253, 8;
	add.s32 	%r66, %r253, 16;
	shr.s32 	%r254, %r388, 31;
	shr.u32 	%r255, %r254, 27;
	add.s32 	%r256, %r388, %r255;
	shr.s32 	%r67, %r256, 5;
	shl.b32 	%r257, %r67, 2;
	mov.u32 	%r258, _ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage;
	add.s32 	%r259, %r258, %r257;
	setp.gt.s32	%p25, %r37, 255;
	@%p25 bra 	BB35_41;
	bra.uni 	BB35_37;

BB35_41:
	mov.u32 	%r317, 1;
	mov.u32 	%r338, 31;
	mov.u32 	%r339, -1;
	// inline asm
	shfl.sync.down.b32 %r315, %r387, %r317, %r338, %r339;
	// inline asm
	add.s32 	%r340, %r253, 1;
	setp.lt.s32	%p41, %r340, 32;
	selp.b32	%r341, %r315, 0, %p41;
	add.s32 	%r321, %r341, %r387;
	mov.u32 	%r322, 2;
	// inline asm
	shfl.sync.down.b32 %r320, %r321, %r322, %r338, %r339;
	// inline asm
	setp.lt.s32	%p42, %r63, 32;
	selp.b32	%r342, %r320, 0, %p42;
	add.s32 	%r326, %r321, %r342;
	mov.u32 	%r327, 4;
	// inline asm
	shfl.sync.down.b32 %r325, %r326, %r327, %r338, %r339;
	// inline asm
	setp.lt.s32	%p43, %r64, 32;
	selp.b32	%r343, %r325, 0, %p43;
	add.s32 	%r331, %r326, %r343;
	mov.u32 	%r332, 8;
	// inline asm
	shfl.sync.down.b32 %r330, %r331, %r332, %r338, %r339;
	// inline asm
	setp.lt.s32	%p44, %r65, 32;
	selp.b32	%r344, %r330, 0, %p44;
	add.s32 	%r336, %r331, %r344;
	mov.u32 	%r337, 16;
	// inline asm
	shfl.sync.down.b32 %r335, %r336, %r337, %r338, %r339;
	// inline asm
	setp.lt.s32	%p45, %r66, 32;
	selp.b32	%r345, %r335, 0, %p45;
	add.s32 	%r389, %r336, %r345;
	setp.ne.s32	%p46, %r253, 0;
	@%p46 bra 	BB35_43;

	add.s32 	%r361, %r259, 8;
	st.shared.u32 	[%r361], %r389;

BB35_43:
	bar.sync 	0;
	setp.ne.s32	%p47, %r388, 0;
	@%p47 bra 	BB35_46;

	ld.shared.u32 	%r347, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+12];
	add.s32 	%r348, %r347, %r389;
	ld.shared.u32 	%r349, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+16];
	add.s32 	%r350, %r348, %r349;
	ld.shared.u32 	%r351, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+20];
	add.s32 	%r352, %r350, %r351;
	ld.shared.u32 	%r353, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+24];
	add.s32 	%r354, %r352, %r353;
	ld.shared.u32 	%r355, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+28];
	add.s32 	%r356, %r354, %r355;
	ld.shared.u32 	%r357, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+32];
	add.s32 	%r358, %r356, %r357;
	ld.shared.u32 	%r359, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+36];
	add.s32 	%r389, %r358, %r359;
	bra.uni 	BB35_45;

BB35_4:
	mov.u32 	%r375, %r12;
	bra.uni 	BB35_19;

BB35_37:
	shl.b32 	%r285, %r67, 5;
	add.s32 	%r286, %r285, 32;
	setp.gt.s32	%p26, %r286, %r37;
	add.s32 	%r287, %r37, -1;
	mov.u32 	%r284, -1;
	sub.s32 	%r288, %r287, %r285;
	selp.b32	%r283, %r288, 31, %p26;
	mov.u32 	%r262, 1;
	// inline asm
	shfl.sync.down.b32 %r260, %r387, %r262, %r283, %r284;
	// inline asm
	setp.lt.s32	%p27, %r253, %r283;
	selp.b32	%r289, %r260, 0, %p27;
	add.s32 	%r266, %r289, %r387;
	mov.u32 	%r267, 2;
	// inline asm
	shfl.sync.down.b32 %r265, %r266, %r267, %r283, %r284;
	// inline asm
	setp.gt.s32	%p28, %r63, %r283;
	selp.b32	%r290, 0, %r265, %p28;
	add.s32 	%r271, %r266, %r290;
	mov.u32 	%r272, 4;
	// inline asm
	shfl.sync.down.b32 %r270, %r271, %r272, %r283, %r284;
	// inline asm
	setp.gt.s32	%p29, %r64, %r283;
	selp.b32	%r291, 0, %r270, %p29;
	add.s32 	%r276, %r271, %r291;
	mov.u32 	%r277, 8;
	// inline asm
	shfl.sync.down.b32 %r275, %r276, %r277, %r283, %r284;
	// inline asm
	setp.gt.s32	%p30, %r65, %r283;
	selp.b32	%r292, 0, %r275, %p30;
	add.s32 	%r281, %r276, %r292;
	mov.u32 	%r282, 16;
	// inline asm
	shfl.sync.down.b32 %r280, %r281, %r282, %r283, %r284;
	// inline asm
	setp.gt.s32	%p31, %r66, %r283;
	selp.b32	%r293, 0, %r280, %p31;
	add.s32 	%r389, %r281, %r293;
	setp.ne.s32	%p32, %r253, 0;
	@%p32 bra 	BB35_39;

	add.s32 	%r360, %r259, 8;
	st.shared.u32 	[%r360], %r389;

BB35_39:
	bar.sync 	0;
	setp.ne.s32	%p33, %r388, 0;
	@%p33 bra 	BB35_46;

	setp.gt.s32	%p34, %r37, 32;
	ld.shared.u32 	%r295, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+12];
	selp.b32	%r296, %r295, 0, %p34;
	add.s32 	%r297, %r296, %r389;
	ld.shared.u32 	%r298, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+16];
	setp.gt.s32	%p35, %r37, 64;
	selp.b32	%r299, %r298, 0, %p35;
	add.s32 	%r300, %r297, %r299;
	ld.shared.u32 	%r301, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+20];
	setp.gt.s32	%p36, %r37, 96;
	selp.b32	%r302, %r301, 0, %p36;
	add.s32 	%r303, %r300, %r302;
	ld.shared.u32 	%r304, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+24];
	setp.gt.s32	%p37, %r37, 128;
	selp.b32	%r305, %r304, 0, %p37;
	add.s32 	%r306, %r303, %r305;
	ld.shared.u32 	%r307, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+28];
	setp.gt.s32	%p38, %r37, 160;
	selp.b32	%r308, %r307, 0, %p38;
	add.s32 	%r309, %r306, %r308;
	ld.shared.u32 	%r310, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+32];
	setp.gt.s32	%p39, %r37, 192;
	selp.b32	%r311, %r310, 0, %p39;
	add.s32 	%r312, %r309, %r311;
	ld.shared.u32 	%r313, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+36];
	setp.gt.s32	%p40, %r37, 224;
	selp.b32	%r314, %r313, 0, %p40;
	add.s32 	%r389, %r312, %r314;
	bra.uni 	BB35_45;

BB35_6:
	mov.u32 	%r375, %r12;
	bra.uni 	BB35_19;

BB35_8:
	mov.u32 	%r373, %r388;
	bra.uni 	BB35_16;

BB35_11:
	setp.eq.s32	%p8, %r16, 2;
	@%p8 bra 	BB35_12;
	bra.uni 	BB35_13;

BB35_12:
	mov.u32 	%r366, %r388;
	bra.uni 	BB35_14;

BB35_13:
	add.s32 	%r161, %r388, %r365;
	mul.wide.s32 	%rd96, %r161, 4;
	add.s64 	%rd97, %rd1, %rd96;
	cvta.to.global.u64 	%rd98, %rd97;
	ld.global.u32 	%r162, [%rd98];
	add.s32 	%r12, %r162, %r12;
	add.s32 	%r366, %r388, 256;

BB35_14:
	add.s32 	%r163, %r366, %r365;
	mul.wide.s32 	%rd99, %r163, 4;
	add.s64 	%rd100, %rd1, %rd99;
	cvta.to.global.u64 	%rd101, %rd100;
	ld.global.u32 	%r164, [%rd101];
	add.s32 	%r12, %r164, %r12;
	add.s32 	%r368, %r366, 256;

BB35_15:
	add.s32 	%r165, %r368, %r365;
	mul.wide.s32 	%rd102, %r165, 4;
	add.s64 	%rd103, %rd1, %rd102;
	cvta.to.global.u64 	%rd104, %rd103;
	ld.global.u32 	%r166, [%rd104];
	add.s32 	%r12, %r166, %r12;
	add.s32 	%r373, %r368, 256;
	mov.u32 	%r375, %r12;

BB35_16:
	setp.lt.u32	%p9, %r15, 4;
	@%p9 bra 	BB35_19;

	add.s32 	%r167, %r373, %r365;
	mul.wide.s32 	%rd105, %r167, 4;
	add.s64 	%rd136, %rd1, %rd105;
	mov.u32 	%r375, %r12;

BB35_18:
	cvta.to.global.u64 	%rd106, %rd136;
	ld.global.u32 	%r168, [%rd106];
	add.s32 	%r169, %r168, %r375;
	add.s64 	%rd107, %rd136, 1024;
	cvta.to.global.u64 	%rd108, %rd107;
	ld.global.u32 	%r170, [%rd108];
	add.s32 	%r171, %r170, %r169;
	add.s64 	%rd109, %rd136, 2048;
	cvta.to.global.u64 	%rd110, %rd109;
	ld.global.u32 	%r172, [%rd110];
	add.s32 	%r173, %r172, %r171;
	add.s64 	%rd111, %rd136, 3072;
	cvta.to.global.u64 	%rd112, %rd111;
	ld.global.u32 	%r174, [%rd112];
	add.s32 	%r375, %r174, %r173;
	add.s64 	%rd136, %rd136, 4096;
	add.s32 	%r373, %r373, 1024;
	setp.lt.s32	%p10, %r373, %r14;
	@%p10 bra 	BB35_18;

BB35_19:
	// inline asm
	mov.u32 %r175, %laneid;
	// inline asm
	mov.u32 	%r178, 1;
	mov.u32 	%r199, 31;
	mov.u32 	%r200, -1;
	// inline asm
	shfl.sync.down.b32 %r176, %r375, %r178, %r199, %r200;
	// inline asm
	add.s32 	%r201, %r175, 1;
	setp.lt.s32	%p11, %r201, 32;
	selp.b32	%r202, %r176, 0, %p11;
	add.s32 	%r182, %r202, %r375;
	mov.u32 	%r183, 2;
	// inline asm
	shfl.sync.down.b32 %r181, %r182, %r183, %r199, %r200;
	// inline asm
	add.s32 	%r203, %r175, 2;
	setp.lt.s32	%p12, %r203, 32;
	selp.b32	%r204, %r181, 0, %p12;
	add.s32 	%r187, %r182, %r204;
	mov.u32 	%r188, 4;
	// inline asm
	shfl.sync.down.b32 %r186, %r187, %r188, %r199, %r200;
	// inline asm
	add.s32 	%r205, %r175, 4;
	setp.lt.s32	%p13, %r205, 32;
	selp.b32	%r206, %r186, 0, %p13;
	add.s32 	%r192, %r187, %r206;
	mov.u32 	%r193, 8;
	// inline asm
	shfl.sync.down.b32 %r191, %r192, %r193, %r199, %r200;
	// inline asm
	add.s32 	%r207, %r175, 8;
	setp.lt.s32	%p14, %r207, 32;
	selp.b32	%r208, %r191, 0, %p14;
	add.s32 	%r197, %r192, %r208;
	mov.u32 	%r198, 16;
	// inline asm
	shfl.sync.down.b32 %r196, %r197, %r198, %r199, %r200;
	// inline asm
	add.s32 	%r209, %r175, 16;
	setp.lt.s32	%p15, %r209, 32;
	selp.b32	%r210, %r196, 0, %p15;
	add.s32 	%r389, %r197, %r210;
	setp.ne.s32	%p16, %r175, 0;
	@%p16 bra 	BB35_21;

	shr.s32 	%r211, %r388, 31;
	shr.u32 	%r212, %r211, 27;
	add.s32 	%r213, %r388, %r212;
	shr.s32 	%r214, %r213, 5;
	shl.b32 	%r215, %r214, 2;
	mov.u32 	%r216, _ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage;
	add.s32 	%r217, %r216, %r215;
	st.shared.u32 	[%r217+8], %r389;

BB35_21:
	bar.sync 	0;
	setp.ne.s32	%p17, %r388, 0;
	@%p17 bra 	BB35_46;

	ld.shared.u32 	%r219, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+12];
	add.s32 	%r220, %r219, %r389;
	ld.shared.u32 	%r221, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+16];
	add.s32 	%r222, %r220, %r221;
	ld.shared.u32 	%r223, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+20];
	add.s32 	%r224, %r222, %r223;
	ld.shared.u32 	%r225, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+24];
	add.s32 	%r226, %r224, %r225;
	ld.shared.u32 	%r227, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+28];
	add.s32 	%r228, %r226, %r227;
	ld.shared.u32 	%r229, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+32];
	add.s32 	%r230, %r228, %r229;
	ld.shared.u32 	%r231, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+36];
	add.s32 	%r389, %r230, %r231;

BB35_45:
	mov.u32 	%r388, 0;

BB35_46:
	setp.ne.s32	%p48, %r388, 0;
	@%p48 bra 	BB35_48;

	cvta.to.global.u64 	%rd133, %rd9;
	mul.wide.u32 	%rd134, %r2, 4;
	add.s64 	%rd135, %rd133, %rd134;
	st.global.u32 	[%rd135], %r389;

BB35_48:
	ret;
}

	// .weak	_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4_
.weak .entry _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4_(
	.param .u64 _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4__param_0,
	.param .u64 _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4__param_1,
	.param .u32 _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4__param_2,
	.param .align 1 .b8 _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4__param_3[1],
	.param .u32 _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4__param_4
)
.maxntid 256, 1, 1
.minnctapersm 1
{
	.reg .pred 	%p<99>;
	.reg .b32 	%r<775>;
	.reg .b64 	%rd<170>;


	ld.param.u64 	%rd20, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4__param_0];
	ld.param.u64 	%rd21, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4__param_1];
	ld.param.u32 	%r136, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4__param_2];
	ld.param.u32 	%r137, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4__param_4];
	cvta.to.global.u64 	%rd1, %rd21;
	mov.u32 	%r773, %tid.x;
	setp.eq.s32	%p1, %r136, 0;
	@%p1 bra 	BB36_99;

	and.b64  	%rd22, %rd20, 15;
	setp.eq.s64	%p2, %rd22, 0;
	@%p2 bra 	BB36_49;

	setp.lt.s32	%p3, %r136, 5120;
	@%p3 bra 	BB36_27;
	bra.uni 	BB36_3;

BB36_27:
	setp.ge.s32	%p20, %r773, %r136;
	mov.u32 	%r36, %r773;
	@%p20 bra 	BB36_29;

	mul.wide.s32 	%rd96, %r773, 4;
	add.s64 	%rd95, %rd20, %rd96;
	// inline asm
	ld.global.nc.u32 %r35, [%rd95];
	// inline asm
	add.s32 	%r36, %r773, 256;

BB36_29:
	setp.ge.s32	%p21, %r36, %r136;
	@%p21 bra 	BB36_30;

	add.s32 	%r315, %r136, -1;
	sub.s32 	%r316, %r315, %r36;
	shr.u32 	%r317, %r316, 8;
	add.s32 	%r37, %r317, 1;
	and.b32  	%r38, %r37, 3;
	setp.eq.s32	%p22, %r38, 0;
	mov.u32 	%r746, 0;
	@%p22 bra 	BB36_37;

	setp.eq.s32	%p23, %r38, 1;
	@%p23 bra 	BB36_36;

	setp.eq.s32	%p24, %r38, 2;
	@%p24 bra 	BB36_35;

	mul.wide.s32 	%rd98, %r36, 4;
	add.s64 	%rd97, %rd20, %rd98;
	// inline asm
	ld.global.nc.u32 %r318, [%rd97];
	// inline asm
	add.s32 	%r35, %r318, %r35;
	add.s32 	%r36, %r36, 256;

BB36_35:
	mul.wide.s32 	%rd100, %r36, 4;
	add.s64 	%rd99, %rd20, %rd100;
	// inline asm
	ld.global.nc.u32 %r319, [%rd99];
	// inline asm
	add.s32 	%r35, %r319, %r35;
	add.s32 	%r36, %r36, 256;

BB36_36:
	mul.wide.s32 	%rd102, %r36, 4;
	add.s64 	%rd101, %rd20, %rd102;
	// inline asm
	ld.global.nc.u32 %r320, [%rd101];
	// inline asm
	add.s32 	%r35, %r320, %r35;
	add.s32 	%r36, %r36, 256;
	mov.u32 	%r746, %r35;

BB36_37:
	setp.lt.u32	%p25, %r37, 4;
	@%p25 bra 	BB36_40;

	mul.wide.s32 	%rd103, %r36, 4;
	add.s64 	%rd166, %rd20, %rd103;
	mov.u32 	%r746, %r35;

BB36_39:
	// inline asm
	ld.global.nc.u32 %r321, [%rd166];
	// inline asm
	add.s32 	%r325, %r321, %r746;
	add.s64 	%rd105, %rd166, 1024;
	// inline asm
	ld.global.nc.u32 %r322, [%rd105];
	// inline asm
	add.s32 	%r326, %r322, %r325;
	add.s64 	%rd106, %rd166, 2048;
	// inline asm
	ld.global.nc.u32 %r323, [%rd106];
	// inline asm
	add.s32 	%r327, %r323, %r326;
	add.s64 	%rd107, %rd166, 3072;
	// inline asm
	ld.global.nc.u32 %r324, [%rd107];
	// inline asm
	add.s32 	%r746, %r324, %r327;
	add.s64 	%rd166, %rd166, 4096;
	add.s32 	%r36, %r36, 1024;
	setp.lt.s32	%p26, %r36, %r136;
	@%p26 bra 	BB36_39;
	bra.uni 	BB36_40;

BB36_99:
	setp.ne.s32	%p98, %r773, 0;
	@%p98 bra 	BB36_101;

	st.global.u32 	[%rd1], %r137;
	bra.uni 	BB36_101;

BB36_49:
	setp.lt.s32	%p50, %r136, 5120;
	@%p50 bra 	BB36_74;
	bra.uni 	BB36_50;

BB36_74:
	setp.ge.s32	%p67, %r773, %r136;
	mov.u32 	%r102, %r773;
	@%p67 bra 	BB36_76;

	mul.wide.s32 	%rd152, %r773, 4;
	add.s64 	%rd151, %rd20, %rd152;
	// inline asm
	ld.global.nc.u32 %r101, [%rd151];
	// inline asm
	add.s32 	%r102, %r773, 256;

BB36_76:
	setp.ge.s32	%p68, %r102, %r136;
	@%p68 bra 	BB36_77;

	add.s32 	%r596, %r136, -1;
	sub.s32 	%r597, %r596, %r102;
	shr.u32 	%r598, %r597, 8;
	add.s32 	%r103, %r598, 1;
	and.b32  	%r104, %r103, 3;
	setp.eq.s32	%p69, %r104, 0;
	mov.u32 	%r772, 0;
	@%p69 bra 	BB36_84;

	setp.eq.s32	%p70, %r104, 1;
	@%p70 bra 	BB36_83;

	setp.eq.s32	%p71, %r104, 2;
	@%p71 bra 	BB36_82;

	mul.wide.s32 	%rd154, %r102, 4;
	add.s64 	%rd153, %rd20, %rd154;
	// inline asm
	ld.global.nc.u32 %r599, [%rd153];
	// inline asm
	add.s32 	%r101, %r599, %r101;
	add.s32 	%r102, %r102, 256;

BB36_82:
	mul.wide.s32 	%rd156, %r102, 4;
	add.s64 	%rd155, %rd20, %rd156;
	// inline asm
	ld.global.nc.u32 %r600, [%rd155];
	// inline asm
	add.s32 	%r101, %r600, %r101;
	add.s32 	%r102, %r102, 256;

BB36_83:
	mul.wide.s32 	%rd158, %r102, 4;
	add.s64 	%rd157, %rd20, %rd158;
	// inline asm
	ld.global.nc.u32 %r601, [%rd157];
	// inline asm
	add.s32 	%r101, %r601, %r101;
	add.s32 	%r102, %r102, 256;
	mov.u32 	%r772, %r101;

BB36_84:
	setp.lt.u32	%p72, %r103, 4;
	@%p72 bra 	BB36_87;

	mul.wide.s32 	%rd159, %r102, 4;
	add.s64 	%rd169, %rd20, %rd159;
	mov.u32 	%r772, %r101;

BB36_86:
	// inline asm
	ld.global.nc.u32 %r602, [%rd169];
	// inline asm
	add.s32 	%r606, %r602, %r772;
	add.s64 	%rd161, %rd169, 1024;
	// inline asm
	ld.global.nc.u32 %r603, [%rd161];
	// inline asm
	add.s32 	%r607, %r603, %r606;
	add.s64 	%rd162, %rd169, 2048;
	// inline asm
	ld.global.nc.u32 %r604, [%rd162];
	// inline asm
	add.s32 	%r608, %r604, %r607;
	add.s64 	%rd163, %rd169, 3072;
	// inline asm
	ld.global.nc.u32 %r605, [%rd163];
	// inline asm
	add.s32 	%r772, %r605, %r608;
	add.s64 	%rd169, %rd169, 4096;
	add.s32 	%r102, %r102, 1024;
	setp.lt.s32	%p73, %r102, %r136;
	@%p73 bra 	BB36_86;
	bra.uni 	BB36_87;

BB36_3:
	mul.wide.s32 	%rd43, %r773, 4;
	add.s64 	%rd164, %rd20, %rd43;
	// inline asm
	ld.global.nc.u32 %r138, [%rd164];
	// inline asm
	add.s32 	%r2, %r773, 256;
	mul.wide.s32 	%rd44, %r2, 4;
	add.s64 	%rd24, %rd20, %rd44;
	// inline asm
	ld.global.nc.u32 %r139, [%rd24];
	// inline asm
	add.s32 	%r159, %r773, 512;
	mul.wide.s32 	%rd45, %r159, 4;
	add.s64 	%rd25, %rd20, %rd45;
	// inline asm
	ld.global.nc.u32 %r140, [%rd25];
	// inline asm
	add.s32 	%r160, %r773, 768;
	mul.wide.s32 	%rd46, %r160, 4;
	add.s64 	%rd26, %rd20, %rd46;
	// inline asm
	ld.global.nc.u32 %r141, [%rd26];
	// inline asm
	add.s32 	%r161, %r773, 1024;
	mul.wide.s32 	%rd47, %r161, 4;
	add.s64 	%rd27, %rd20, %rd47;
	// inline asm
	ld.global.nc.u32 %r142, [%rd27];
	// inline asm
	add.s32 	%r162, %r773, 1280;
	mul.wide.s32 	%rd48, %r162, 4;
	add.s64 	%rd28, %rd20, %rd48;
	// inline asm
	ld.global.nc.u32 %r143, [%rd28];
	// inline asm
	add.s32 	%r163, %r773, 1536;
	mul.wide.s32 	%rd49, %r163, 4;
	add.s64 	%rd29, %rd20, %rd49;
	// inline asm
	ld.global.nc.u32 %r144, [%rd29];
	// inline asm
	add.s32 	%r164, %r773, 1792;
	mul.wide.s32 	%rd50, %r164, 4;
	add.s64 	%rd30, %rd20, %rd50;
	// inline asm
	ld.global.nc.u32 %r145, [%rd30];
	// inline asm
	add.s32 	%r165, %r773, 2048;
	mul.wide.s32 	%rd51, %r165, 4;
	add.s64 	%rd31, %rd20, %rd51;
	// inline asm
	ld.global.nc.u32 %r146, [%rd31];
	// inline asm
	add.s32 	%r166, %r773, 2304;
	mul.wide.s32 	%rd52, %r166, 4;
	add.s64 	%rd32, %rd20, %rd52;
	// inline asm
	ld.global.nc.u32 %r147, [%rd32];
	// inline asm
	add.s32 	%r167, %r773, 2560;
	mul.wide.s32 	%rd53, %r167, 4;
	add.s64 	%rd33, %rd20, %rd53;
	// inline asm
	ld.global.nc.u32 %r148, [%rd33];
	// inline asm
	add.s32 	%r168, %r773, 2816;
	mul.wide.s32 	%rd54, %r168, 4;
	add.s64 	%rd34, %rd20, %rd54;
	// inline asm
	ld.global.nc.u32 %r149, [%rd34];
	// inline asm
	add.s32 	%r169, %r773, 3072;
	mul.wide.s32 	%rd55, %r169, 4;
	add.s64 	%rd35, %rd20, %rd55;
	// inline asm
	ld.global.nc.u32 %r150, [%rd35];
	// inline asm
	add.s32 	%r170, %r773, 3328;
	mul.wide.s32 	%rd56, %r170, 4;
	add.s64 	%rd36, %rd20, %rd56;
	// inline asm
	ld.global.nc.u32 %r151, [%rd36];
	// inline asm
	add.s32 	%r171, %r773, 3584;
	mul.wide.s32 	%rd57, %r171, 4;
	add.s64 	%rd37, %rd20, %rd57;
	// inline asm
	ld.global.nc.u32 %r152, [%rd37];
	// inline asm
	add.s32 	%r172, %r773, 3840;
	mul.wide.s32 	%rd58, %r172, 4;
	add.s64 	%rd38, %rd20, %rd58;
	// inline asm
	ld.global.nc.u32 %r153, [%rd38];
	// inline asm
	add.s32 	%r173, %r773, 4096;
	mul.wide.s32 	%rd59, %r173, 4;
	add.s64 	%rd39, %rd20, %rd59;
	// inline asm
	ld.global.nc.u32 %r154, [%rd39];
	// inline asm
	add.s32 	%r174, %r773, 4352;
	mul.wide.s32 	%rd60, %r174, 4;
	add.s64 	%rd40, %rd20, %rd60;
	// inline asm
	ld.global.nc.u32 %r155, [%rd40];
	// inline asm
	add.s32 	%r175, %r773, 4608;
	mul.wide.s32 	%rd61, %r175, 4;
	add.s64 	%rd41, %rd20, %rd61;
	// inline asm
	ld.global.nc.u32 %r156, [%rd41];
	// inline asm
	add.s32 	%r176, %r773, 4864;
	mul.wide.s32 	%rd62, %r176, 4;
	add.s64 	%rd42, %rd20, %rd62;
	// inline asm
	ld.global.nc.u32 %r157, [%rd42];
	// inline asm
	add.s32 	%r177, %r139, %r138;
	add.s32 	%r178, %r140, %r177;
	add.s32 	%r179, %r141, %r178;
	add.s32 	%r180, %r142, %r179;
	add.s32 	%r181, %r143, %r180;
	add.s32 	%r182, %r144, %r181;
	add.s32 	%r183, %r145, %r182;
	add.s32 	%r184, %r146, %r183;
	add.s32 	%r185, %r147, %r184;
	add.s32 	%r186, %r148, %r185;
	add.s32 	%r187, %r149, %r186;
	add.s32 	%r188, %r150, %r187;
	add.s32 	%r189, %r151, %r188;
	add.s32 	%r190, %r152, %r189;
	add.s32 	%r191, %r153, %r190;
	add.s32 	%r192, %r154, %r191;
	add.s32 	%r193, %r155, %r192;
	add.s32 	%r194, %r156, %r193;
	add.s32 	%r10, %r157, %r194;
	setp.lt.s32	%p4, %r136, 10240;
	mov.u32 	%r9, 5120;
	@%p4 bra 	BB36_7;

	mov.u32 	%r721, 0;

BB36_5:
	add.s64 	%rd4, %rd164, 20480;
	// inline asm
	ld.global.nc.u32 %r196, [%rd4];
	// inline asm
	add.s64 	%rd65, %rd164, 21504;
	// inline asm
	ld.global.nc.u32 %r197, [%rd65];
	// inline asm
	add.s64 	%rd66, %rd164, 22528;
	// inline asm
	ld.global.nc.u32 %r198, [%rd66];
	// inline asm
	add.s64 	%rd67, %rd164, 23552;
	// inline asm
	ld.global.nc.u32 %r199, [%rd67];
	// inline asm
	add.s64 	%rd68, %rd164, 24576;
	// inline asm
	ld.global.nc.u32 %r200, [%rd68];
	// inline asm
	add.s64 	%rd69, %rd164, 25600;
	// inline asm
	ld.global.nc.u32 %r201, [%rd69];
	// inline asm
	add.s64 	%rd70, %rd164, 26624;
	// inline asm
	ld.global.nc.u32 %r202, [%rd70];
	// inline asm
	add.s64 	%rd71, %rd164, 27648;
	// inline asm
	ld.global.nc.u32 %r203, [%rd71];
	// inline asm
	add.s64 	%rd72, %rd164, 28672;
	// inline asm
	ld.global.nc.u32 %r204, [%rd72];
	// inline asm
	add.s64 	%rd73, %rd164, 29696;
	// inline asm
	ld.global.nc.u32 %r205, [%rd73];
	// inline asm
	add.s64 	%rd74, %rd164, 30720;
	// inline asm
	ld.global.nc.u32 %r206, [%rd74];
	// inline asm
	add.s64 	%rd75, %rd164, 31744;
	// inline asm
	ld.global.nc.u32 %r207, [%rd75];
	// inline asm
	add.s64 	%rd76, %rd164, 32768;
	// inline asm
	ld.global.nc.u32 %r208, [%rd76];
	// inline asm
	add.s64 	%rd77, %rd164, 33792;
	// inline asm
	ld.global.nc.u32 %r209, [%rd77];
	// inline asm
	add.s64 	%rd78, %rd164, 34816;
	// inline asm
	ld.global.nc.u32 %r210, [%rd78];
	// inline asm
	add.s64 	%rd79, %rd164, 35840;
	// inline asm
	ld.global.nc.u32 %r211, [%rd79];
	// inline asm
	add.s64 	%rd80, %rd164, 36864;
	// inline asm
	ld.global.nc.u32 %r212, [%rd80];
	// inline asm
	add.s64 	%rd81, %rd164, 37888;
	// inline asm
	ld.global.nc.u32 %r213, [%rd81];
	// inline asm
	add.s64 	%rd82, %rd164, 38912;
	// inline asm
	ld.global.nc.u32 %r214, [%rd82];
	// inline asm
	add.s64 	%rd83, %rd164, 39936;
	// inline asm
	ld.global.nc.u32 %r215, [%rd83];
	// inline asm
	add.s32 	%r216, %r196, %r10;
	add.s32 	%r217, %r197, %r216;
	add.s32 	%r218, %r198, %r217;
	add.s32 	%r219, %r199, %r218;
	add.s32 	%r220, %r200, %r219;
	add.s32 	%r221, %r201, %r220;
	add.s32 	%r222, %r202, %r221;
	add.s32 	%r223, %r203, %r222;
	add.s32 	%r224, %r204, %r223;
	add.s32 	%r225, %r205, %r224;
	add.s32 	%r226, %r206, %r225;
	add.s32 	%r227, %r207, %r226;
	add.s32 	%r228, %r208, %r227;
	add.s32 	%r229, %r209, %r228;
	add.s32 	%r230, %r210, %r229;
	add.s32 	%r231, %r211, %r230;
	add.s32 	%r232, %r212, %r231;
	add.s32 	%r233, %r213, %r232;
	add.s32 	%r234, %r214, %r233;
	add.s32 	%r10, %r215, %r234;
	add.s32 	%r7, %r721, 5120;
	add.s32 	%r235, %r721, 15360;
	setp.le.s32	%p5, %r235, %r136;
	mov.u64 	%rd164, %rd4;
	mov.u32 	%r721, %r7;
	@%p5 bra 	BB36_5;

	add.s32 	%r9, %r7, 5120;

BB36_7:
	setp.ge.s32	%p6, %r9, %r136;
	@%p6 bra 	BB36_8;

	sub.s32 	%r11, %r136, %r9;
	setp.ge.s32	%p7, %r773, %r11;
	@%p7 bra 	BB36_10;

	add.s32 	%r237, %r136, -1;
	sub.s32 	%r238, %r237, %r773;
	sub.s32 	%r239, %r238, %r9;
	shr.u32 	%r240, %r239, 8;
	add.s32 	%r12, %r240, 1;
	and.b32  	%r13, %r12, 3;
	setp.eq.s32	%p8, %r13, 0;
	mov.u32 	%r734, 0;
	@%p8 bra 	BB36_12;

	setp.eq.s32	%p9, %r13, 1;
	@%p9 bra 	BB36_14;
	bra.uni 	BB36_15;

BB36_14:
	mov.u32 	%r727, %r773;
	bra.uni 	BB36_19;

BB36_50:
	shl.b32 	%r436, %r773, 2;
	mul.wide.u32 	%rd123, %r436, 4;
	add.s64 	%rd167, %rd20, %rd123;
	// inline asm
	ld.global.nc.v2.u64 {%rd108, %rd109}, [%rd167];
	// inline asm
	mov.b64	{%r437, %r438}, %rd108;
	mov.b64	{%r439, %r440}, %rd109;
	add.s64 	%rd113, %rd167, 4096;
	// inline asm
	ld.global.nc.v2.u64 {%rd111, %rd112}, [%rd113];
	// inline asm
	mov.b64	{%r441, %r442}, %rd111;
	mov.b64	{%r443, %r444}, %rd112;
	add.s64 	%rd116, %rd167, 8192;
	// inline asm
	ld.global.nc.v2.u64 {%rd114, %rd115}, [%rd116];
	// inline asm
	mov.b64	{%r445, %r446}, %rd114;
	mov.b64	{%r447, %r448}, %rd115;
	add.s64 	%rd119, %rd167, 12288;
	// inline asm
	ld.global.nc.v2.u64 {%rd117, %rd118}, [%rd119];
	// inline asm
	mov.b64	{%r449, %r450}, %rd117;
	mov.b64	{%r451, %r452}, %rd118;
	add.s64 	%rd122, %rd167, 16384;
	// inline asm
	ld.global.nc.v2.u64 {%rd120, %rd121}, [%rd122];
	// inline asm
	mov.b64	{%r453, %r454}, %rd120;
	mov.b64	{%r455, %r456}, %rd121;
	add.s32 	%r457, %r438, %r437;
	add.s32 	%r458, %r439, %r457;
	add.s32 	%r459, %r440, %r458;
	add.s32 	%r460, %r441, %r459;
	add.s32 	%r461, %r442, %r460;
	add.s32 	%r462, %r443, %r461;
	add.s32 	%r463, %r444, %r462;
	add.s32 	%r464, %r445, %r463;
	add.s32 	%r465, %r446, %r464;
	add.s32 	%r466, %r447, %r465;
	add.s32 	%r467, %r448, %r466;
	add.s32 	%r468, %r449, %r467;
	add.s32 	%r469, %r450, %r468;
	add.s32 	%r470, %r451, %r469;
	add.s32 	%r471, %r452, %r470;
	add.s32 	%r472, %r453, %r471;
	add.s32 	%r473, %r454, %r472;
	add.s32 	%r474, %r455, %r473;
	add.s32 	%r75, %r456, %r474;
	setp.lt.s32	%p51, %r136, 10240;
	mov.u32 	%r74, 5120;
	@%p51 bra 	BB36_54;

	mov.u32 	%r747, 0;

BB36_52:
	add.s64 	%rd13, %rd167, 20480;
	// inline asm
	ld.global.nc.v2.u64 {%rd125, %rd126}, [%rd13];
	// inline asm
	mov.b64	{%r477, %r478}, %rd125;
	mov.b64	{%r479, %r480}, %rd126;
	add.s64 	%rd130, %rd167, 24576;
	// inline asm
	ld.global.nc.v2.u64 {%rd128, %rd129}, [%rd130];
	// inline asm
	mov.b64	{%r481, %r482}, %rd128;
	mov.b64	{%r483, %r484}, %rd129;
	add.s64 	%rd133, %rd167, 28672;
	// inline asm
	ld.global.nc.v2.u64 {%rd131, %rd132}, [%rd133];
	// inline asm
	mov.b64	{%r485, %r486}, %rd131;
	mov.b64	{%r487, %r488}, %rd132;
	add.s64 	%rd136, %rd167, 32768;
	// inline asm
	ld.global.nc.v2.u64 {%rd134, %rd135}, [%rd136];
	// inline asm
	mov.b64	{%r489, %r490}, %rd134;
	mov.b64	{%r491, %r492}, %rd135;
	add.s64 	%rd139, %rd167, 36864;
	// inline asm
	ld.global.nc.v2.u64 {%rd137, %rd138}, [%rd139];
	// inline asm
	mov.b64	{%r493, %r494}, %rd137;
	mov.b64	{%r495, %r496}, %rd138;
	add.s32 	%r497, %r477, %r75;
	add.s32 	%r498, %r478, %r497;
	add.s32 	%r499, %r479, %r498;
	add.s32 	%r500, %r480, %r499;
	add.s32 	%r501, %r481, %r500;
	add.s32 	%r502, %r482, %r501;
	add.s32 	%r503, %r483, %r502;
	add.s32 	%r504, %r484, %r503;
	add.s32 	%r505, %r485, %r504;
	add.s32 	%r506, %r486, %r505;
	add.s32 	%r507, %r487, %r506;
	add.s32 	%r508, %r488, %r507;
	add.s32 	%r509, %r489, %r508;
	add.s32 	%r510, %r490, %r509;
	add.s32 	%r511, %r491, %r510;
	add.s32 	%r512, %r492, %r511;
	add.s32 	%r513, %r493, %r512;
	add.s32 	%r514, %r494, %r513;
	add.s32 	%r515, %r495, %r514;
	add.s32 	%r75, %r496, %r515;
	add.s32 	%r72, %r747, 5120;
	add.s32 	%r516, %r747, 15360;
	setp.le.s32	%p52, %r516, %r136;
	mov.u64 	%rd167, %rd13;
	mov.u32 	%r747, %r72;
	@%p52 bra 	BB36_52;

	add.s32 	%r74, %r72, 5120;

BB36_54:
	setp.ge.s32	%p53, %r74, %r136;
	@%p53 bra 	BB36_55;

	sub.s32 	%r76, %r136, %r74;
	setp.ge.s32	%p54, %r773, %r76;
	@%p54 bra 	BB36_57;

	add.s32 	%r518, %r136, -1;
	sub.s32 	%r519, %r518, %r773;
	sub.s32 	%r520, %r519, %r74;
	shr.u32 	%r521, %r520, 8;
	add.s32 	%r77, %r521, 1;
	and.b32  	%r78, %r77, 3;
	setp.eq.s32	%p55, %r78, 0;
	mov.u32 	%r760, 0;
	@%p55 bra 	BB36_59;

	setp.eq.s32	%p56, %r78, 1;
	@%p56 bra 	BB36_61;
	bra.uni 	BB36_62;

BB36_61:
	mov.u32 	%r753, %r773;
	bra.uni 	BB36_66;

BB36_30:
	mov.u32 	%r746, %r35;

BB36_40:
	// inline asm
	mov.u32 %r328, %laneid;
	// inline asm
	add.s32 	%r58, %r328, 2;
	add.s32 	%r59, %r328, 4;
	add.s32 	%r60, %r328, 8;
	add.s32 	%r61, %r328, 16;
	shr.s32 	%r329, %r773, 31;
	shr.u32 	%r330, %r329, 27;
	add.s32 	%r331, %r773, %r330;
	shr.s32 	%r62, %r331, 5;
	shl.b32 	%r332, %r62, 2;
	mov.u32 	%r333, _ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4_E12temp_storage;
	add.s32 	%r334, %r333, %r332;
	setp.gt.s32	%p27, %r136, 255;
	@%p27 bra 	BB36_45;
	bra.uni 	BB36_41;

BB36_45:
	mov.u32 	%r392, 1;
	mov.u32 	%r413, 31;
	mov.u32 	%r414, -1;
	// inline asm
	shfl.sync.down.b32 %r390, %r746, %r392, %r413, %r414;
	// inline asm
	add.s32 	%r415, %r328, 1;
	setp.lt.s32	%p43, %r415, 32;
	selp.b32	%r416, %r390, 0, %p43;
	add.s32 	%r396, %r416, %r746;
	mov.u32 	%r397, 2;
	// inline asm
	shfl.sync.down.b32 %r395, %r396, %r397, %r413, %r414;
	// inline asm
	setp.lt.s32	%p44, %r58, 32;
	selp.b32	%r417, %r395, 0, %p44;
	add.s32 	%r401, %r396, %r417;
	mov.u32 	%r402, 4;
	// inline asm
	shfl.sync.down.b32 %r400, %r401, %r402, %r413, %r414;
	// inline asm
	setp.lt.s32	%p45, %r59, 32;
	selp.b32	%r418, %r400, 0, %p45;
	add.s32 	%r406, %r401, %r418;
	mov.u32 	%r407, 8;
	// inline asm
	shfl.sync.down.b32 %r405, %r406, %r407, %r413, %r414;
	// inline asm
	setp.lt.s32	%p46, %r60, 32;
	selp.b32	%r419, %r405, 0, %p46;
	add.s32 	%r411, %r406, %r419;
	mov.u32 	%r412, 16;
	// inline asm
	shfl.sync.down.b32 %r410, %r411, %r412, %r413, %r414;
	// inline asm
	setp.lt.s32	%p47, %r61, 32;
	selp.b32	%r420, %r410, 0, %p47;
	add.s32 	%r774, %r411, %r420;
	setp.ne.s32	%p48, %r328, 0;
	@%p48 bra 	BB36_47;

	add.s32 	%r718, %r334, 8;
	st.shared.u32 	[%r718], %r774;

BB36_47:
	bar.sync 	0;
	setp.ne.s32	%p49, %r773, 0;
	@%p49 bra 	BB36_97;

	ld.shared.u32 	%r422, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+12];
	add.s32 	%r423, %r422, %r774;
	ld.shared.u32 	%r424, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+16];
	add.s32 	%r425, %r423, %r424;
	ld.shared.u32 	%r426, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+20];
	add.s32 	%r427, %r425, %r426;
	ld.shared.u32 	%r428, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+24];
	add.s32 	%r429, %r427, %r428;
	ld.shared.u32 	%r430, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+28];
	add.s32 	%r431, %r429, %r430;
	ld.shared.u32 	%r432, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+32];
	add.s32 	%r433, %r431, %r432;
	ld.shared.u32 	%r434, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+36];
	add.s32 	%r774, %r433, %r434;
	bra.uni 	BB36_96;

BB36_8:
	mov.u32 	%r734, %r10;
	bra.uni 	BB36_23;

BB36_41:
	shl.b32 	%r360, %r62, 5;
	add.s32 	%r361, %r360, 32;
	setp.gt.s32	%p28, %r361, %r136;
	add.s32 	%r362, %r136, -1;
	mov.u32 	%r359, -1;
	sub.s32 	%r363, %r362, %r360;
	selp.b32	%r358, %r363, 31, %p28;
	mov.u32 	%r337, 1;
	// inline asm
	shfl.sync.down.b32 %r335, %r746, %r337, %r358, %r359;
	// inline asm
	setp.lt.s32	%p29, %r328, %r358;
	selp.b32	%r364, %r335, 0, %p29;
	add.s32 	%r341, %r364, %r746;
	mov.u32 	%r342, 2;
	// inline asm
	shfl.sync.down.b32 %r340, %r341, %r342, %r358, %r359;
	// inline asm
	setp.gt.s32	%p30, %r58, %r358;
	selp.b32	%r365, 0, %r340, %p30;
	add.s32 	%r346, %r341, %r365;
	mov.u32 	%r347, 4;
	// inline asm
	shfl.sync.down.b32 %r345, %r346, %r347, %r358, %r359;
	// inline asm
	setp.gt.s32	%p31, %r59, %r358;
	selp.b32	%r366, 0, %r345, %p31;
	add.s32 	%r351, %r346, %r366;
	mov.u32 	%r352, 8;
	// inline asm
	shfl.sync.down.b32 %r350, %r351, %r352, %r358, %r359;
	// inline asm
	setp.gt.s32	%p32, %r60, %r358;
	selp.b32	%r367, 0, %r350, %p32;
	add.s32 	%r356, %r351, %r367;
	mov.u32 	%r357, 16;
	// inline asm
	shfl.sync.down.b32 %r355, %r356, %r357, %r358, %r359;
	// inline asm
	setp.gt.s32	%p33, %r61, %r358;
	selp.b32	%r368, 0, %r355, %p33;
	add.s32 	%r774, %r356, %r368;
	setp.ne.s32	%p34, %r328, 0;
	@%p34 bra 	BB36_43;

	add.s32 	%r717, %r334, 8;
	st.shared.u32 	[%r717], %r774;

BB36_43:
	bar.sync 	0;
	setp.ne.s32	%p35, %r773, 0;
	@%p35 bra 	BB36_97;

	setp.gt.s32	%p36, %r136, 32;
	ld.shared.u32 	%r370, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+12];
	selp.b32	%r371, %r370, 0, %p36;
	add.s32 	%r372, %r371, %r774;
	ld.shared.u32 	%r373, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+16];
	setp.gt.s32	%p37, %r136, 64;
	selp.b32	%r374, %r373, 0, %p37;
	add.s32 	%r375, %r372, %r374;
	ld.shared.u32 	%r376, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+20];
	setp.gt.s32	%p38, %r136, 96;
	selp.b32	%r377, %r376, 0, %p38;
	add.s32 	%r378, %r375, %r377;
	ld.shared.u32 	%r379, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+24];
	setp.gt.s32	%p39, %r136, 128;
	selp.b32	%r380, %r379, 0, %p39;
	add.s32 	%r381, %r378, %r380;
	ld.shared.u32 	%r382, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+28];
	setp.gt.s32	%p40, %r136, 160;
	selp.b32	%r383, %r382, 0, %p40;
	add.s32 	%r384, %r381, %r383;
	ld.shared.u32 	%r385, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+32];
	setp.gt.s32	%p41, %r136, 192;
	selp.b32	%r386, %r385, 0, %p41;
	add.s32 	%r387, %r384, %r386;
	ld.shared.u32 	%r388, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+36];
	setp.gt.s32	%p42, %r136, 224;
	selp.b32	%r389, %r388, 0, %p42;
	add.s32 	%r774, %r387, %r389;
	bra.uni 	BB36_96;

BB36_77:
	mov.u32 	%r772, %r101;

BB36_87:
	// inline asm
	mov.u32 %r609, %laneid;
	// inline asm
	add.s32 	%r124, %r609, 2;
	add.s32 	%r125, %r609, 4;
	add.s32 	%r126, %r609, 8;
	add.s32 	%r127, %r609, 16;
	shr.s32 	%r610, %r773, 31;
	shr.u32 	%r611, %r610, 27;
	add.s32 	%r612, %r773, %r611;
	shr.s32 	%r128, %r612, 5;
	shl.b32 	%r613, %r128, 2;
	mov.u32 	%r614, _ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4_E12temp_storage;
	add.s32 	%r615, %r614, %r613;
	setp.gt.s32	%p74, %r136, 255;
	@%p74 bra 	BB36_92;
	bra.uni 	BB36_88;

BB36_92:
	mov.u32 	%r673, 1;
	mov.u32 	%r694, 31;
	mov.u32 	%r695, -1;
	// inline asm
	shfl.sync.down.b32 %r671, %r772, %r673, %r694, %r695;
	// inline asm
	add.s32 	%r696, %r609, 1;
	setp.lt.s32	%p90, %r696, 32;
	selp.b32	%r697, %r671, 0, %p90;
	add.s32 	%r677, %r697, %r772;
	mov.u32 	%r678, 2;
	// inline asm
	shfl.sync.down.b32 %r676, %r677, %r678, %r694, %r695;
	// inline asm
	setp.lt.s32	%p91, %r124, 32;
	selp.b32	%r698, %r676, 0, %p91;
	add.s32 	%r682, %r677, %r698;
	mov.u32 	%r683, 4;
	// inline asm
	shfl.sync.down.b32 %r681, %r682, %r683, %r694, %r695;
	// inline asm
	setp.lt.s32	%p92, %r125, 32;
	selp.b32	%r699, %r681, 0, %p92;
	add.s32 	%r687, %r682, %r699;
	mov.u32 	%r688, 8;
	// inline asm
	shfl.sync.down.b32 %r686, %r687, %r688, %r694, %r695;
	// inline asm
	setp.lt.s32	%p93, %r126, 32;
	selp.b32	%r700, %r686, 0, %p93;
	add.s32 	%r692, %r687, %r700;
	mov.u32 	%r693, 16;
	// inline asm
	shfl.sync.down.b32 %r691, %r692, %r693, %r694, %r695;
	// inline asm
	setp.lt.s32	%p94, %r127, 32;
	selp.b32	%r701, %r691, 0, %p94;
	add.s32 	%r774, %r692, %r701;
	setp.ne.s32	%p95, %r609, 0;
	@%p95 bra 	BB36_94;

	add.s32 	%r720, %r615, 8;
	st.shared.u32 	[%r720], %r774;

BB36_94:
	bar.sync 	0;
	setp.ne.s32	%p96, %r773, 0;
	@%p96 bra 	BB36_97;

	ld.shared.u32 	%r703, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+12];
	add.s32 	%r704, %r703, %r774;
	ld.shared.u32 	%r705, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+16];
	add.s32 	%r706, %r704, %r705;
	ld.shared.u32 	%r707, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+20];
	add.s32 	%r708, %r706, %r707;
	ld.shared.u32 	%r709, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+24];
	add.s32 	%r710, %r708, %r709;
	ld.shared.u32 	%r711, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+28];
	add.s32 	%r712, %r710, %r711;
	ld.shared.u32 	%r713, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+32];
	add.s32 	%r714, %r712, %r713;
	ld.shared.u32 	%r715, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+36];
	add.s32 	%r774, %r714, %r715;
	bra.uni 	BB36_96;

BB36_55:
	mov.u32 	%r760, %r75;
	bra.uni 	BB36_70;

BB36_88:
	shl.b32 	%r641, %r128, 5;
	add.s32 	%r642, %r641, 32;
	setp.gt.s32	%p75, %r642, %r136;
	add.s32 	%r643, %r136, -1;
	mov.u32 	%r640, -1;
	sub.s32 	%r644, %r643, %r641;
	selp.b32	%r639, %r644, 31, %p75;
	mov.u32 	%r618, 1;
	// inline asm
	shfl.sync.down.b32 %r616, %r772, %r618, %r639, %r640;
	// inline asm
	setp.lt.s32	%p76, %r609, %r639;
	selp.b32	%r645, %r616, 0, %p76;
	add.s32 	%r622, %r645, %r772;
	mov.u32 	%r623, 2;
	// inline asm
	shfl.sync.down.b32 %r621, %r622, %r623, %r639, %r640;
	// inline asm
	setp.gt.s32	%p77, %r124, %r639;
	selp.b32	%r646, 0, %r621, %p77;
	add.s32 	%r627, %r622, %r646;
	mov.u32 	%r628, 4;
	// inline asm
	shfl.sync.down.b32 %r626, %r627, %r628, %r639, %r640;
	// inline asm
	setp.gt.s32	%p78, %r125, %r639;
	selp.b32	%r647, 0, %r626, %p78;
	add.s32 	%r632, %r627, %r647;
	mov.u32 	%r633, 8;
	// inline asm
	shfl.sync.down.b32 %r631, %r632, %r633, %r639, %r640;
	// inline asm
	setp.gt.s32	%p79, %r126, %r639;
	selp.b32	%r648, 0, %r631, %p79;
	add.s32 	%r637, %r632, %r648;
	mov.u32 	%r638, 16;
	// inline asm
	shfl.sync.down.b32 %r636, %r637, %r638, %r639, %r640;
	// inline asm
	setp.gt.s32	%p80, %r127, %r639;
	selp.b32	%r649, 0, %r636, %p80;
	add.s32 	%r774, %r637, %r649;
	setp.ne.s32	%p81, %r609, 0;
	@%p81 bra 	BB36_90;

	add.s32 	%r719, %r615, 8;
	st.shared.u32 	[%r719], %r774;

BB36_90:
	bar.sync 	0;
	setp.ne.s32	%p82, %r773, 0;
	@%p82 bra 	BB36_97;

	setp.gt.s32	%p83, %r136, 32;
	ld.shared.u32 	%r651, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+12];
	selp.b32	%r652, %r651, 0, %p83;
	add.s32 	%r653, %r652, %r774;
	ld.shared.u32 	%r654, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+16];
	setp.gt.s32	%p84, %r136, 64;
	selp.b32	%r655, %r654, 0, %p84;
	add.s32 	%r656, %r653, %r655;
	ld.shared.u32 	%r657, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+20];
	setp.gt.s32	%p85, %r136, 96;
	selp.b32	%r658, %r657, 0, %p85;
	add.s32 	%r659, %r656, %r658;
	ld.shared.u32 	%r660, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+24];
	setp.gt.s32	%p86, %r136, 128;
	selp.b32	%r661, %r660, 0, %p86;
	add.s32 	%r662, %r659, %r661;
	ld.shared.u32 	%r663, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+28];
	setp.gt.s32	%p87, %r136, 160;
	selp.b32	%r664, %r663, 0, %p87;
	add.s32 	%r665, %r662, %r664;
	ld.shared.u32 	%r666, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+32];
	setp.gt.s32	%p88, %r136, 192;
	selp.b32	%r667, %r666, 0, %p88;
	add.s32 	%r668, %r665, %r667;
	ld.shared.u32 	%r669, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+36];
	setp.gt.s32	%p89, %r136, 224;
	selp.b32	%r670, %r669, 0, %p89;
	add.s32 	%r774, %r668, %r670;
	bra.uni 	BB36_96;

BB36_10:
	mov.u32 	%r734, %r10;
	bra.uni 	BB36_23;

BB36_57:
	mov.u32 	%r760, %r75;
	bra.uni 	BB36_70;

BB36_12:
	mov.u32 	%r732, %r773;
	bra.uni 	BB36_20;

BB36_15:
	setp.eq.s32	%p10, %r13, 2;
	@%p10 bra 	BB36_16;
	bra.uni 	BB36_17;

BB36_16:
	mov.u32 	%r2, %r773;
	bra.uni 	BB36_18;

BB36_59:
	mov.u32 	%r758, %r773;
	bra.uni 	BB36_67;

BB36_62:
	setp.eq.s32	%p57, %r78, 2;
	@%p57 bra 	BB36_63;
	bra.uni 	BB36_64;

BB36_63:
	mov.u32 	%r751, %r773;
	bra.uni 	BB36_65;

BB36_17:
	add.s32 	%r242, %r773, %r9;
	mul.wide.s32 	%rd85, %r242, 4;
	add.s64 	%rd84, %rd20, %rd85;
	// inline asm
	ld.global.nc.u32 %r241, [%rd84];
	// inline asm
	add.s32 	%r10, %r241, %r10;

BB36_18:
	add.s32 	%r244, %r2, %r9;
	mul.wide.s32 	%rd87, %r244, 4;
	add.s64 	%rd86, %rd20, %rd87;
	// inline asm
	ld.global.nc.u32 %r243, [%rd86];
	// inline asm
	add.s32 	%r10, %r243, %r10;
	add.s32 	%r727, %r2, 256;

BB36_19:
	add.s32 	%r246, %r727, %r9;
	mul.wide.s32 	%rd89, %r246, 4;
	add.s64 	%rd88, %rd20, %rd89;
	// inline asm
	ld.global.nc.u32 %r245, [%rd88];
	// inline asm
	add.s32 	%r10, %r245, %r10;
	add.s32 	%r732, %r727, 256;
	mov.u32 	%r734, %r10;

BB36_20:
	setp.lt.u32	%p11, %r12, 4;
	@%p11 bra 	BB36_23;

	add.s32 	%r247, %r732, %r9;
	mul.wide.s32 	%rd90, %r247, 4;
	add.s64 	%rd165, %rd20, %rd90;
	mov.u32 	%r734, %r10;

BB36_22:
	// inline asm
	ld.global.nc.u32 %r248, [%rd165];
	// inline asm
	add.s32 	%r252, %r248, %r734;
	add.s64 	%rd92, %rd165, 1024;
	// inline asm
	ld.global.nc.u32 %r249, [%rd92];
	// inline asm
	add.s32 	%r253, %r249, %r252;
	add.s64 	%rd93, %rd165, 2048;
	// inline asm
	ld.global.nc.u32 %r250, [%rd93];
	// inline asm
	add.s32 	%r254, %r250, %r253;
	add.s64 	%rd94, %rd165, 3072;
	// inline asm
	ld.global.nc.u32 %r251, [%rd94];
	// inline asm
	add.s32 	%r734, %r251, %r254;
	add.s64 	%rd165, %rd165, 4096;
	add.s32 	%r732, %r732, 1024;
	setp.lt.s32	%p12, %r732, %r11;
	@%p12 bra 	BB36_22;

BB36_23:
	// inline asm
	mov.u32 %r255, %laneid;
	// inline asm
	mov.u32 	%r258, 1;
	mov.u32 	%r279, 31;
	mov.u32 	%r280, -1;
	// inline asm
	shfl.sync.down.b32 %r256, %r734, %r258, %r279, %r280;
	// inline asm
	add.s32 	%r281, %r255, 1;
	setp.lt.s32	%p13, %r281, 32;
	selp.b32	%r282, %r256, 0, %p13;
	add.s32 	%r262, %r282, %r734;
	mov.u32 	%r263, 2;
	// inline asm
	shfl.sync.down.b32 %r261, %r262, %r263, %r279, %r280;
	// inline asm
	add.s32 	%r283, %r255, 2;
	setp.lt.s32	%p14, %r283, 32;
	selp.b32	%r284, %r261, 0, %p14;
	add.s32 	%r267, %r262, %r284;
	mov.u32 	%r268, 4;
	// inline asm
	shfl.sync.down.b32 %r266, %r267, %r268, %r279, %r280;
	// inline asm
	add.s32 	%r285, %r255, 4;
	setp.lt.s32	%p15, %r285, 32;
	selp.b32	%r286, %r266, 0, %p15;
	add.s32 	%r272, %r267, %r286;
	mov.u32 	%r273, 8;
	// inline asm
	shfl.sync.down.b32 %r271, %r272, %r273, %r279, %r280;
	// inline asm
	add.s32 	%r287, %r255, 8;
	setp.lt.s32	%p16, %r287, 32;
	selp.b32	%r288, %r271, 0, %p16;
	add.s32 	%r277, %r272, %r288;
	mov.u32 	%r278, 16;
	// inline asm
	shfl.sync.down.b32 %r276, %r277, %r278, %r279, %r280;
	// inline asm
	add.s32 	%r289, %r255, 16;
	setp.lt.s32	%p17, %r289, 32;
	selp.b32	%r290, %r276, 0, %p17;
	add.s32 	%r774, %r277, %r290;
	setp.ne.s32	%p18, %r255, 0;
	@%p18 bra 	BB36_25;

	shr.s32 	%r291, %r773, 31;
	shr.u32 	%r292, %r291, 27;
	add.s32 	%r293, %r773, %r292;
	shr.s32 	%r294, %r293, 5;
	shl.b32 	%r295, %r294, 2;
	mov.u32 	%r296, _ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4_E12temp_storage;
	add.s32 	%r297, %r296, %r295;
	st.shared.u32 	[%r297+8], %r774;

BB36_25:
	bar.sync 	0;
	setp.ne.s32	%p19, %r773, 0;
	@%p19 bra 	BB36_97;

	ld.shared.u32 	%r299, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+12];
	add.s32 	%r300, %r299, %r774;
	ld.shared.u32 	%r301, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+16];
	add.s32 	%r302, %r300, %r301;
	ld.shared.u32 	%r303, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+20];
	add.s32 	%r304, %r302, %r303;
	ld.shared.u32 	%r305, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+24];
	add.s32 	%r306, %r304, %r305;
	ld.shared.u32 	%r307, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+28];
	add.s32 	%r308, %r306, %r307;
	ld.shared.u32 	%r309, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+32];
	add.s32 	%r310, %r308, %r309;
	ld.shared.u32 	%r311, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+36];
	add.s32 	%r774, %r310, %r311;
	bra.uni 	BB36_96;

BB36_64:
	add.s32 	%r523, %r773, %r74;
	mul.wide.s32 	%rd141, %r523, 4;
	add.s64 	%rd140, %rd20, %rd141;
	// inline asm
	ld.global.nc.u32 %r522, [%rd140];
	// inline asm
	add.s32 	%r75, %r522, %r75;
	add.s32 	%r751, %r773, 256;

BB36_65:
	add.s32 	%r525, %r751, %r74;
	mul.wide.s32 	%rd143, %r525, 4;
	add.s64 	%rd142, %rd20, %rd143;
	// inline asm
	ld.global.nc.u32 %r524, [%rd142];
	// inline asm
	add.s32 	%r75, %r524, %r75;
	add.s32 	%r753, %r751, 256;

BB36_66:
	add.s32 	%r527, %r753, %r74;
	mul.wide.s32 	%rd145, %r527, 4;
	add.s64 	%rd144, %rd20, %rd145;
	// inline asm
	ld.global.nc.u32 %r526, [%rd144];
	// inline asm
	add.s32 	%r75, %r526, %r75;
	add.s32 	%r758, %r753, 256;
	mov.u32 	%r760, %r75;

BB36_67:
	setp.lt.u32	%p58, %r77, 4;
	@%p58 bra 	BB36_70;

	add.s32 	%r528, %r758, %r74;
	mul.wide.s32 	%rd146, %r528, 4;
	add.s64 	%rd168, %rd20, %rd146;
	mov.u32 	%r760, %r75;

BB36_69:
	// inline asm
	ld.global.nc.u32 %r529, [%rd168];
	// inline asm
	add.s32 	%r533, %r529, %r760;
	add.s64 	%rd148, %rd168, 1024;
	// inline asm
	ld.global.nc.u32 %r530, [%rd148];
	// inline asm
	add.s32 	%r534, %r530, %r533;
	add.s64 	%rd149, %rd168, 2048;
	// inline asm
	ld.global.nc.u32 %r531, [%rd149];
	// inline asm
	add.s32 	%r535, %r531, %r534;
	add.s64 	%rd150, %rd168, 3072;
	// inline asm
	ld.global.nc.u32 %r532, [%rd150];
	// inline asm
	add.s32 	%r760, %r532, %r535;
	add.s64 	%rd168, %rd168, 4096;
	add.s32 	%r758, %r758, 1024;
	setp.lt.s32	%p59, %r758, %r76;
	@%p59 bra 	BB36_69;

BB36_70:
	// inline asm
	mov.u32 %r536, %laneid;
	// inline asm
	mov.u32 	%r539, 1;
	mov.u32 	%r560, 31;
	mov.u32 	%r561, -1;
	// inline asm
	shfl.sync.down.b32 %r537, %r760, %r539, %r560, %r561;
	// inline asm
	add.s32 	%r562, %r536, 1;
	setp.lt.s32	%p60, %r562, 32;
	selp.b32	%r563, %r537, 0, %p60;
	add.s32 	%r543, %r563, %r760;
	mov.u32 	%r544, 2;
	// inline asm
	shfl.sync.down.b32 %r542, %r543, %r544, %r560, %r561;
	// inline asm
	add.s32 	%r564, %r536, 2;
	setp.lt.s32	%p61, %r564, 32;
	selp.b32	%r565, %r542, 0, %p61;
	add.s32 	%r548, %r543, %r565;
	mov.u32 	%r549, 4;
	// inline asm
	shfl.sync.down.b32 %r547, %r548, %r549, %r560, %r561;
	// inline asm
	add.s32 	%r566, %r536, 4;
	setp.lt.s32	%p62, %r566, 32;
	selp.b32	%r567, %r547, 0, %p62;
	add.s32 	%r553, %r548, %r567;
	mov.u32 	%r554, 8;
	// inline asm
	shfl.sync.down.b32 %r552, %r553, %r554, %r560, %r561;
	// inline asm
	add.s32 	%r568, %r536, 8;
	setp.lt.s32	%p63, %r568, 32;
	selp.b32	%r569, %r552, 0, %p63;
	add.s32 	%r558, %r553, %r569;
	mov.u32 	%r559, 16;
	// inline asm
	shfl.sync.down.b32 %r557, %r558, %r559, %r560, %r561;
	// inline asm
	add.s32 	%r570, %r536, 16;
	setp.lt.s32	%p64, %r570, 32;
	selp.b32	%r571, %r557, 0, %p64;
	add.s32 	%r774, %r558, %r571;
	setp.ne.s32	%p65, %r536, 0;
	@%p65 bra 	BB36_72;

	shr.s32 	%r572, %r773, 31;
	shr.u32 	%r573, %r572, 27;
	add.s32 	%r574, %r773, %r573;
	shr.s32 	%r575, %r574, 5;
	shl.b32 	%r576, %r575, 2;
	mov.u32 	%r577, _ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4_E12temp_storage;
	add.s32 	%r578, %r577, %r576;
	st.shared.u32 	[%r578+8], %r774;

BB36_72:
	bar.sync 	0;
	setp.ne.s32	%p66, %r773, 0;
	@%p66 bra 	BB36_97;

	ld.shared.u32 	%r580, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+12];
	add.s32 	%r581, %r580, %r774;
	ld.shared.u32 	%r582, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+16];
	add.s32 	%r583, %r581, %r582;
	ld.shared.u32 	%r584, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+20];
	add.s32 	%r585, %r583, %r584;
	ld.shared.u32 	%r586, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+24];
	add.s32 	%r587, %r585, %r586;
	ld.shared.u32 	%r588, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+28];
	add.s32 	%r589, %r587, %r588;
	ld.shared.u32 	%r590, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+32];
	add.s32 	%r591, %r589, %r590;
	ld.shared.u32 	%r592, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjiN6thrust4plusIjEEE9Policy600EPjS7_iS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+36];
	add.s32 	%r774, %r591, %r592;

BB36_96:
	mov.u32 	%r773, 0;

BB36_97:
	setp.ne.s32	%p97, %r773, 0;
	@%p97 bra 	BB36_101;

	add.s32 	%r716, %r774, %r137;
	st.global.u32 	[%rd1], %r716;

BB36_101:
	ret;
}

	// .weak	_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_jEEvT0_T1_T2_T3_T4_
.weak .entry _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_jEEvT0_T1_T2_T3_T4_(
	.param .align 8 .b8 _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_jEEvT0_T1_T2_T3_T4__param_0[8],
	.param .u64 _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_jEEvT0_T1_T2_T3_T4__param_1,
	.param .u64 _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_jEEvT0_T1_T2_T3_T4__param_2,
	.param .align 1 .b8 _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_jEEvT0_T1_T2_T3_T4__param_3[1],
	.param .u32 _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_jEEvT0_T1_T2_T3_T4__param_4
)
.maxntid 256, 1, 1
.minnctapersm 1
{
	.reg .pred 	%p<51>;
	.reg .b32 	%r<385>;
	.reg .b64 	%rd<175>;


	ld.param.u64 	%rd18, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_jEEvT0_T1_T2_T3_T4__param_0];
	ld.param.u64 	%rd20, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_jEEvT0_T1_T2_T3_T4__param_1];
	ld.param.u64 	%rd19, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_jEEvT0_T1_T2_T3_T4__param_2];
	ld.param.u32 	%r67, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_jEEvT0_T1_T2_T3_T4__param_4];
	cvta.to.global.u64 	%rd1, %rd20;
	mov.u32 	%r383, %tid.x;
	setp.eq.s64	%p1, %rd19, 0;
	@%p1 bra 	BB37_50;

	setp.lt.s64	%p2, %rd19, 5120;
	@%p2 bra 	BB37_25;
	bra.uni 	BB37_2;

BB37_25:
	cvt.u32.u64	%r29, %rd19;
	setp.ge.s32	%p19, %r383, %r29;
	mov.u32 	%r33, %r383;
	@%p19 bra 	BB37_27;

	mul.wide.s32 	%rd149, %r383, 4;
	add.s64 	%rd150, %rd18, %rd149;
	cvta.to.global.u64 	%rd151, %rd150;
	ld.global.u32 	%r32, [%rd151];
	add.s32 	%r33, %r383, 256;

BB37_27:
	setp.ge.s32	%p20, %r33, %r29;
	@%p20 bra 	BB37_28;

	add.s32 	%r236, %r29, -1;
	sub.s32 	%r237, %r236, %r33;
	shr.u32 	%r238, %r237, 8;
	add.s32 	%r34, %r238, 1;
	and.b32  	%r35, %r34, 3;
	setp.eq.s32	%p21, %r35, 0;
	mov.u32 	%r382, 0;
	@%p21 bra 	BB37_35;

	setp.eq.s32	%p22, %r35, 1;
	@%p22 bra 	BB37_34;

	setp.eq.s32	%p23, %r35, 2;
	@%p23 bra 	BB37_33;

	mul.wide.s32 	%rd152, %r33, 4;
	add.s64 	%rd153, %rd18, %rd152;
	cvta.to.global.u64 	%rd154, %rd153;
	ld.global.u32 	%r239, [%rd154];
	add.s32 	%r32, %r239, %r32;
	add.s32 	%r33, %r33, 256;

BB37_33:
	mul.wide.s32 	%rd155, %r33, 4;
	add.s64 	%rd156, %rd18, %rd155;
	cvta.to.global.u64 	%rd157, %rd156;
	ld.global.u32 	%r240, [%rd157];
	add.s32 	%r32, %r240, %r32;
	add.s32 	%r33, %r33, 256;

BB37_34:
	mul.wide.s32 	%rd158, %r33, 4;
	add.s64 	%rd159, %rd18, %rd158;
	cvta.to.global.u64 	%rd160, %rd159;
	ld.global.u32 	%r241, [%rd160];
	add.s32 	%r32, %r241, %r32;
	add.s32 	%r33, %r33, 256;
	mov.u32 	%r382, %r32;

BB37_35:
	setp.lt.u32	%p24, %r34, 4;
	@%p24 bra 	BB37_38;

	mul.wide.s32 	%rd161, %r33, 4;
	add.s64 	%rd174, %rd18, %rd161;
	mov.u32 	%r382, %r32;

BB37_37:
	cvta.to.global.u64 	%rd162, %rd174;
	ld.global.u32 	%r242, [%rd162];
	add.s32 	%r243, %r242, %r382;
	add.s64 	%rd163, %rd174, 1024;
	cvta.to.global.u64 	%rd164, %rd163;
	ld.global.u32 	%r244, [%rd164];
	add.s32 	%r245, %r244, %r243;
	add.s64 	%rd165, %rd174, 2048;
	cvta.to.global.u64 	%rd166, %rd165;
	ld.global.u32 	%r246, [%rd166];
	add.s32 	%r247, %r246, %r245;
	add.s64 	%rd167, %rd174, 3072;
	cvta.to.global.u64 	%rd168, %rd167;
	ld.global.u32 	%r248, [%rd168];
	add.s32 	%r382, %r248, %r247;
	add.s64 	%rd174, %rd174, 4096;
	add.s32 	%r33, %r33, 1024;
	setp.lt.s32	%p25, %r33, %r29;
	@%p25 bra 	BB37_37;
	bra.uni 	BB37_38;

BB37_50:
	setp.ne.s32	%p50, %r383, 0;
	@%p50 bra 	BB37_52;

	st.global.u32 	[%rd1], %r67;
	bra.uni 	BB37_52;

BB37_2:
	cvt.s64.s32	%rd3, %r383;
	mul.wide.s32 	%rd22, %r383, 4;
	add.s64 	%rd169, %rd18, %rd22;
	cvta.to.global.u64 	%rd24, %rd169;
	add.s32 	%r2, %r383, 256;
	mul.wide.s32 	%rd25, %r2, 4;
	add.s64 	%rd26, %rd18, %rd25;
	cvta.to.global.u64 	%rd27, %rd26;
	add.s32 	%r68, %r383, 512;
	mul.wide.s32 	%rd28, %r68, 4;
	add.s64 	%rd29, %rd18, %rd28;
	cvta.to.global.u64 	%rd30, %rd29;
	add.s32 	%r69, %r383, 768;
	mul.wide.s32 	%rd31, %r69, 4;
	add.s64 	%rd32, %rd18, %rd31;
	cvta.to.global.u64 	%rd33, %rd32;
	add.s32 	%r70, %r383, 1024;
	mul.wide.s32 	%rd34, %r70, 4;
	add.s64 	%rd35, %rd18, %rd34;
	cvta.to.global.u64 	%rd36, %rd35;
	add.s32 	%r71, %r383, 1280;
	mul.wide.s32 	%rd37, %r71, 4;
	add.s64 	%rd38, %rd18, %rd37;
	cvta.to.global.u64 	%rd39, %rd38;
	add.s32 	%r72, %r383, 1536;
	mul.wide.s32 	%rd40, %r72, 4;
	add.s64 	%rd41, %rd18, %rd40;
	cvta.to.global.u64 	%rd42, %rd41;
	add.s32 	%r73, %r383, 1792;
	mul.wide.s32 	%rd43, %r73, 4;
	add.s64 	%rd44, %rd18, %rd43;
	cvta.to.global.u64 	%rd45, %rd44;
	add.s32 	%r74, %r383, 2048;
	mul.wide.s32 	%rd46, %r74, 4;
	add.s64 	%rd47, %rd18, %rd46;
	cvta.to.global.u64 	%rd48, %rd47;
	add.s32 	%r75, %r383, 2304;
	mul.wide.s32 	%rd49, %r75, 4;
	add.s64 	%rd50, %rd18, %rd49;
	cvta.to.global.u64 	%rd51, %rd50;
	add.s32 	%r76, %r383, 2560;
	mul.wide.s32 	%rd52, %r76, 4;
	add.s64 	%rd53, %rd18, %rd52;
	cvta.to.global.u64 	%rd54, %rd53;
	add.s32 	%r77, %r383, 2816;
	mul.wide.s32 	%rd55, %r77, 4;
	add.s64 	%rd56, %rd18, %rd55;
	cvta.to.global.u64 	%rd57, %rd56;
	add.s32 	%r78, %r383, 3072;
	mul.wide.s32 	%rd58, %r78, 4;
	add.s64 	%rd59, %rd18, %rd58;
	cvta.to.global.u64 	%rd60, %rd59;
	add.s32 	%r79, %r383, 3328;
	mul.wide.s32 	%rd61, %r79, 4;
	add.s64 	%rd62, %rd18, %rd61;
	cvta.to.global.u64 	%rd63, %rd62;
	add.s32 	%r80, %r383, 3584;
	mul.wide.s32 	%rd64, %r80, 4;
	add.s64 	%rd65, %rd18, %rd64;
	cvta.to.global.u64 	%rd66, %rd65;
	add.s32 	%r81, %r383, 3840;
	mul.wide.s32 	%rd67, %r81, 4;
	add.s64 	%rd68, %rd18, %rd67;
	cvta.to.global.u64 	%rd69, %rd68;
	add.s32 	%r82, %r383, 4096;
	mul.wide.s32 	%rd70, %r82, 4;
	add.s64 	%rd71, %rd18, %rd70;
	cvta.to.global.u64 	%rd72, %rd71;
	add.s32 	%r83, %r383, 4352;
	mul.wide.s32 	%rd73, %r83, 4;
	add.s64 	%rd74, %rd18, %rd73;
	cvta.to.global.u64 	%rd75, %rd74;
	add.s32 	%r84, %r383, 4608;
	mul.wide.s32 	%rd76, %r84, 4;
	add.s64 	%rd77, %rd18, %rd76;
	cvta.to.global.u64 	%rd78, %rd77;
	add.s32 	%r85, %r383, 4864;
	mul.wide.s32 	%rd79, %r85, 4;
	add.s64 	%rd80, %rd18, %rd79;
	cvta.to.global.u64 	%rd81, %rd80;
	ld.global.u32 	%r86, [%rd27];
	ld.global.u32 	%r87, [%rd24];
	add.s32 	%r88, %r86, %r87;
	ld.global.u32 	%r89, [%rd30];
	add.s32 	%r90, %r89, %r88;
	ld.global.u32 	%r91, [%rd33];
	add.s32 	%r92, %r91, %r90;
	ld.global.u32 	%r93, [%rd36];
	add.s32 	%r94, %r93, %r92;
	ld.global.u32 	%r95, [%rd39];
	add.s32 	%r96, %r95, %r94;
	ld.global.u32 	%r97, [%rd42];
	add.s32 	%r98, %r97, %r96;
	ld.global.u32 	%r99, [%rd45];
	add.s32 	%r100, %r99, %r98;
	ld.global.u32 	%r101, [%rd48];
	add.s32 	%r102, %r101, %r100;
	ld.global.u32 	%r103, [%rd51];
	add.s32 	%r104, %r103, %r102;
	ld.global.u32 	%r105, [%rd54];
	add.s32 	%r106, %r105, %r104;
	ld.global.u32 	%r107, [%rd57];
	add.s32 	%r108, %r107, %r106;
	ld.global.u32 	%r109, [%rd60];
	add.s32 	%r110, %r109, %r108;
	ld.global.u32 	%r111, [%rd63];
	add.s32 	%r112, %r111, %r110;
	ld.global.u32 	%r113, [%rd66];
	add.s32 	%r114, %r113, %r112;
	ld.global.u32 	%r115, [%rd69];
	add.s32 	%r116, %r115, %r114;
	ld.global.u32 	%r117, [%rd72];
	add.s32 	%r118, %r117, %r116;
	ld.global.u32 	%r119, [%rd75];
	add.s32 	%r120, %r119, %r118;
	ld.global.u32 	%r121, [%rd78];
	add.s32 	%r122, %r121, %r120;
	ld.global.u32 	%r123, [%rd81];
	add.s32 	%r6, %r123, %r122;
	setp.lt.s64	%p3, %rd19, 10240;
	mov.u64 	%rd172, 5120;
	@%p3 bra 	BB37_5;

	mov.u64 	%rd171, 10240;
	mov.u64 	%rd172, 5120;

BB37_4:
	add.s64 	%rd9, %rd169, 20480;
	cvta.to.global.u64 	%rd85, %rd9;
	add.s64 	%rd86, %rd169, 21504;
	cvta.to.global.u64 	%rd87, %rd86;
	add.s64 	%rd88, %rd169, 22528;
	cvta.to.global.u64 	%rd89, %rd88;
	add.s64 	%rd90, %rd169, 23552;
	cvta.to.global.u64 	%rd91, %rd90;
	add.s64 	%rd92, %rd169, 24576;
	cvta.to.global.u64 	%rd93, %rd92;
	add.s64 	%rd94, %rd169, 25600;
	cvta.to.global.u64 	%rd95, %rd94;
	add.s64 	%rd96, %rd169, 26624;
	cvta.to.global.u64 	%rd97, %rd96;
	add.s64 	%rd98, %rd169, 27648;
	cvta.to.global.u64 	%rd99, %rd98;
	add.s64 	%rd100, %rd169, 28672;
	cvta.to.global.u64 	%rd101, %rd100;
	add.s64 	%rd102, %rd169, 29696;
	cvta.to.global.u64 	%rd103, %rd102;
	add.s64 	%rd104, %rd169, 30720;
	cvta.to.global.u64 	%rd105, %rd104;
	add.s64 	%rd106, %rd169, 31744;
	cvta.to.global.u64 	%rd107, %rd106;
	add.s64 	%rd108, %rd169, 32768;
	cvta.to.global.u64 	%rd109, %rd108;
	add.s64 	%rd110, %rd169, 33792;
	cvta.to.global.u64 	%rd111, %rd110;
	add.s64 	%rd112, %rd169, 34816;
	cvta.to.global.u64 	%rd113, %rd112;
	add.s64 	%rd114, %rd169, 35840;
	cvta.to.global.u64 	%rd115, %rd114;
	add.s64 	%rd116, %rd169, 36864;
	cvta.to.global.u64 	%rd117, %rd116;
	add.s64 	%rd118, %rd169, 37888;
	cvta.to.global.u64 	%rd119, %rd118;
	add.s64 	%rd120, %rd169, 38912;
	cvta.to.global.u64 	%rd121, %rd120;
	add.s64 	%rd122, %rd169, 39936;
	cvta.to.global.u64 	%rd123, %rd122;
	ld.global.u32 	%r124, [%rd85];
	add.s32 	%r125, %r124, %r6;
	ld.global.u32 	%r126, [%rd87];
	add.s32 	%r127, %r126, %r125;
	ld.global.u32 	%r128, [%rd89];
	add.s32 	%r129, %r128, %r127;
	ld.global.u32 	%r130, [%rd91];
	add.s32 	%r131, %r130, %r129;
	ld.global.u32 	%r132, [%rd93];
	add.s32 	%r133, %r132, %r131;
	ld.global.u32 	%r134, [%rd95];
	add.s32 	%r135, %r134, %r133;
	ld.global.u32 	%r136, [%rd97];
	add.s32 	%r137, %r136, %r135;
	ld.global.u32 	%r138, [%rd99];
	add.s32 	%r139, %r138, %r137;
	ld.global.u32 	%r140, [%rd101];
	add.s32 	%r141, %r140, %r139;
	ld.global.u32 	%r142, [%rd103];
	add.s32 	%r143, %r142, %r141;
	ld.global.u32 	%r144, [%rd105];
	add.s32 	%r145, %r144, %r143;
	ld.global.u32 	%r146, [%rd107];
	add.s32 	%r147, %r146, %r145;
	ld.global.u32 	%r148, [%rd109];
	add.s32 	%r149, %r148, %r147;
	ld.global.u32 	%r150, [%rd111];
	add.s32 	%r151, %r150, %r149;
	ld.global.u32 	%r152, [%rd113];
	add.s32 	%r153, %r152, %r151;
	ld.global.u32 	%r154, [%rd115];
	add.s32 	%r155, %r154, %r153;
	ld.global.u32 	%r156, [%rd117];
	add.s32 	%r157, %r156, %r155;
	ld.global.u32 	%r158, [%rd119];
	add.s32 	%r159, %r158, %r157;
	ld.global.u32 	%r160, [%rd121];
	add.s32 	%r161, %r160, %r159;
	ld.global.u32 	%r162, [%rd123];
	add.s32 	%r6, %r162, %r161;
	add.s64 	%rd172, %rd172, 5120;
	add.s64 	%rd171, %rd171, 5120;
	setp.le.s64	%p4, %rd171, %rd19;
	mov.u64 	%rd169, %rd9;
	@%p4 bra 	BB37_4;

BB37_5:
	setp.ge.s64	%p5, %rd172, %rd19;
	@%p5 bra 	BB37_6;

	sub.s64 	%rd124, %rd19, %rd172;
	cvt.u32.u64	%r7, %rd124;
	setp.ge.s32	%p6, %r383, %r7;
	@%p6 bra 	BB37_8;

	add.s32 	%r164, %r7, -1;
	sub.s32 	%r165, %r164, %r383;
	shr.u32 	%r166, %r165, 8;
	add.s32 	%r8, %r166, 1;
	and.b32  	%r9, %r8, 3;
	setp.eq.s32	%p7, %r9, 0;
	mov.u32 	%r370, 0;
	@%p7 bra 	BB37_10;

	setp.eq.s32	%p8, %r9, 1;
	@%p8 bra 	BB37_12;
	bra.uni 	BB37_13;

BB37_12:
	mov.u32 	%r363, %r383;
	bra.uni 	BB37_17;

BB37_28:
	mov.u32 	%r382, %r32;

BB37_38:
	// inline asm
	mov.u32 %r249, %laneid;
	// inline asm
	add.s32 	%r55, %r249, 2;
	add.s32 	%r56, %r249, 4;
	add.s32 	%r57, %r249, 8;
	add.s32 	%r58, %r249, 16;
	shr.s32 	%r250, %r383, 31;
	shr.u32 	%r251, %r250, 27;
	add.s32 	%r252, %r383, %r251;
	shr.s32 	%r59, %r252, 5;
	shl.b32 	%r253, %r59, 2;
	mov.u32 	%r254, _ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_jEEvT0_T1_T2_T3_T4_E12temp_storage;
	add.s32 	%r255, %r254, %r253;
	setp.gt.s32	%p26, %r29, 255;
	@%p26 bra 	BB37_43;
	bra.uni 	BB37_39;

BB37_43:
	mov.u32 	%r313, 1;
	mov.u32 	%r334, 31;
	mov.u32 	%r335, -1;
	// inline asm
	shfl.sync.down.b32 %r311, %r382, %r313, %r334, %r335;
	// inline asm
	add.s32 	%r336, %r249, 1;
	setp.lt.s32	%p42, %r336, 32;
	selp.b32	%r337, %r311, 0, %p42;
	add.s32 	%r317, %r337, %r382;
	mov.u32 	%r318, 2;
	// inline asm
	shfl.sync.down.b32 %r316, %r317, %r318, %r334, %r335;
	// inline asm
	setp.lt.s32	%p43, %r55, 32;
	selp.b32	%r338, %r316, 0, %p43;
	add.s32 	%r322, %r317, %r338;
	mov.u32 	%r323, 4;
	// inline asm
	shfl.sync.down.b32 %r321, %r322, %r323, %r334, %r335;
	// inline asm
	setp.lt.s32	%p44, %r56, 32;
	selp.b32	%r339, %r321, 0, %p44;
	add.s32 	%r327, %r322, %r339;
	mov.u32 	%r328, 8;
	// inline asm
	shfl.sync.down.b32 %r326, %r327, %r328, %r334, %r335;
	// inline asm
	setp.lt.s32	%p45, %r57, 32;
	selp.b32	%r340, %r326, 0, %p45;
	add.s32 	%r332, %r327, %r340;
	mov.u32 	%r333, 16;
	// inline asm
	shfl.sync.down.b32 %r331, %r332, %r333, %r334, %r335;
	// inline asm
	setp.lt.s32	%p46, %r58, 32;
	selp.b32	%r341, %r331, 0, %p46;
	add.s32 	%r384, %r332, %r341;
	setp.ne.s32	%p47, %r249, 0;
	@%p47 bra 	BB37_45;

	add.s32 	%r358, %r255, 8;
	st.shared.u32 	[%r358], %r384;

BB37_45:
	bar.sync 	0;
	setp.ne.s32	%p48, %r383, 0;
	@%p48 bra 	BB37_48;

	ld.shared.u32 	%r343, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+12];
	add.s32 	%r344, %r343, %r384;
	ld.shared.u32 	%r345, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+16];
	add.s32 	%r346, %r344, %r345;
	ld.shared.u32 	%r347, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+20];
	add.s32 	%r348, %r346, %r347;
	ld.shared.u32 	%r349, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+24];
	add.s32 	%r350, %r348, %r349;
	ld.shared.u32 	%r351, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+28];
	add.s32 	%r352, %r350, %r351;
	ld.shared.u32 	%r353, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+32];
	add.s32 	%r354, %r352, %r353;
	ld.shared.u32 	%r355, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+36];
	add.s32 	%r384, %r354, %r355;
	bra.uni 	BB37_47;

BB37_6:
	mov.u32 	%r370, %r6;
	bra.uni 	BB37_21;

BB37_39:
	shl.b32 	%r281, %r59, 5;
	add.s32 	%r282, %r281, 32;
	setp.gt.s32	%p27, %r282, %r29;
	add.s32 	%r283, %r29, -1;
	mov.u32 	%r280, -1;
	sub.s32 	%r284, %r283, %r281;
	selp.b32	%r279, %r284, 31, %p27;
	mov.u32 	%r258, 1;
	// inline asm
	shfl.sync.down.b32 %r256, %r382, %r258, %r279, %r280;
	// inline asm
	setp.lt.s32	%p28, %r249, %r279;
	selp.b32	%r285, %r256, 0, %p28;
	add.s32 	%r262, %r285, %r382;
	mov.u32 	%r263, 2;
	// inline asm
	shfl.sync.down.b32 %r261, %r262, %r263, %r279, %r280;
	// inline asm
	setp.gt.s32	%p29, %r55, %r279;
	selp.b32	%r286, 0, %r261, %p29;
	add.s32 	%r267, %r262, %r286;
	mov.u32 	%r268, 4;
	// inline asm
	shfl.sync.down.b32 %r266, %r267, %r268, %r279, %r280;
	// inline asm
	setp.gt.s32	%p30, %r56, %r279;
	selp.b32	%r287, 0, %r266, %p30;
	add.s32 	%r272, %r267, %r287;
	mov.u32 	%r273, 8;
	// inline asm
	shfl.sync.down.b32 %r271, %r272, %r273, %r279, %r280;
	// inline asm
	setp.gt.s32	%p31, %r57, %r279;
	selp.b32	%r288, 0, %r271, %p31;
	add.s32 	%r277, %r272, %r288;
	mov.u32 	%r278, 16;
	// inline asm
	shfl.sync.down.b32 %r276, %r277, %r278, %r279, %r280;
	// inline asm
	setp.gt.s32	%p32, %r58, %r279;
	selp.b32	%r289, 0, %r276, %p32;
	add.s32 	%r384, %r277, %r289;
	setp.ne.s32	%p33, %r249, 0;
	@%p33 bra 	BB37_41;

	add.s32 	%r357, %r255, 8;
	st.shared.u32 	[%r357], %r384;

BB37_41:
	bar.sync 	0;
	setp.ne.s32	%p34, %r383, 0;
	@%p34 bra 	BB37_48;

	setp.gt.s32	%p35, %r29, 32;
	ld.shared.u32 	%r291, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+12];
	selp.b32	%r292, %r291, 0, %p35;
	add.s32 	%r293, %r292, %r384;
	ld.shared.u32 	%r294, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+16];
	setp.gt.s32	%p36, %r29, 64;
	selp.b32	%r295, %r294, 0, %p36;
	add.s32 	%r296, %r293, %r295;
	ld.shared.u32 	%r297, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+20];
	setp.gt.s32	%p37, %r29, 96;
	selp.b32	%r298, %r297, 0, %p37;
	add.s32 	%r299, %r296, %r298;
	ld.shared.u32 	%r300, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+24];
	setp.gt.s32	%p38, %r29, 128;
	selp.b32	%r301, %r300, 0, %p38;
	add.s32 	%r302, %r299, %r301;
	ld.shared.u32 	%r303, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+28];
	setp.gt.s32	%p39, %r29, 160;
	selp.b32	%r304, %r303, 0, %p39;
	add.s32 	%r305, %r302, %r304;
	ld.shared.u32 	%r306, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+32];
	setp.gt.s32	%p40, %r29, 192;
	selp.b32	%r307, %r306, 0, %p40;
	add.s32 	%r308, %r305, %r307;
	ld.shared.u32 	%r309, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+36];
	setp.gt.s32	%p41, %r29, 224;
	selp.b32	%r310, %r309, 0, %p41;
	add.s32 	%r384, %r308, %r310;
	bra.uni 	BB37_47;

BB37_8:
	mov.u32 	%r370, %r6;
	bra.uni 	BB37_21;

BB37_10:
	mov.u32 	%r368, %r383;
	bra.uni 	BB37_18;

BB37_13:
	setp.eq.s32	%p9, %r9, 2;
	@%p9 bra 	BB37_14;
	bra.uni 	BB37_15;

BB37_14:
	mov.u32 	%r2, %r383;
	bra.uni 	BB37_16;

BB37_15:
	add.s64 	%rd125, %rd3, %rd172;
	shl.b64 	%rd126, %rd125, 2;
	add.s64 	%rd127, %rd18, %rd126;
	cvta.to.global.u64 	%rd128, %rd127;
	ld.global.u32 	%r167, [%rd128];
	add.s32 	%r6, %r167, %r6;

BB37_16:
	cvt.s64.s32	%rd129, %r2;
	add.s64 	%rd130, %rd129, %rd172;
	shl.b64 	%rd131, %rd130, 2;
	add.s64 	%rd132, %rd18, %rd131;
	cvta.to.global.u64 	%rd133, %rd132;
	ld.global.u32 	%r168, [%rd133];
	add.s32 	%r6, %r168, %r6;
	add.s32 	%r363, %r2, 256;

BB37_17:
	cvt.s64.s32	%rd134, %r363;
	add.s64 	%rd135, %rd134, %rd172;
	shl.b64 	%rd136, %rd135, 2;
	add.s64 	%rd137, %rd18, %rd136;
	cvta.to.global.u64 	%rd138, %rd137;
	ld.global.u32 	%r169, [%rd138];
	add.s32 	%r6, %r169, %r6;
	add.s32 	%r368, %r363, 256;
	mov.u32 	%r370, %r6;

BB37_18:
	setp.lt.u32	%p10, %r8, 4;
	@%p10 bra 	BB37_21;

	cvt.s64.s32	%rd139, %r368;
	add.s64 	%rd140, %rd172, %rd139;
	shl.b64 	%rd141, %rd140, 2;
	add.s64 	%rd173, %rd18, %rd141;
	mov.u32 	%r370, %r6;

BB37_20:
	cvta.to.global.u64 	%rd142, %rd173;
	ld.global.u32 	%r170, [%rd142];
	add.s32 	%r171, %r170, %r370;
	add.s64 	%rd143, %rd173, 1024;
	cvta.to.global.u64 	%rd144, %rd143;
	ld.global.u32 	%r172, [%rd144];
	add.s32 	%r173, %r172, %r171;
	add.s64 	%rd145, %rd173, 2048;
	cvta.to.global.u64 	%rd146, %rd145;
	ld.global.u32 	%r174, [%rd146];
	add.s32 	%r175, %r174, %r173;
	add.s64 	%rd147, %rd173, 3072;
	cvta.to.global.u64 	%rd148, %rd147;
	ld.global.u32 	%r176, [%rd148];
	add.s32 	%r370, %r176, %r175;
	add.s64 	%rd173, %rd173, 4096;
	add.s32 	%r368, %r368, 1024;
	setp.lt.s32	%p11, %r368, %r7;
	@%p11 bra 	BB37_20;

BB37_21:
	// inline asm
	mov.u32 %r177, %laneid;
	// inline asm
	mov.u32 	%r180, 1;
	mov.u32 	%r201, 31;
	mov.u32 	%r202, -1;
	// inline asm
	shfl.sync.down.b32 %r178, %r370, %r180, %r201, %r202;
	// inline asm
	add.s32 	%r203, %r177, 1;
	setp.lt.s32	%p12, %r203, 32;
	selp.b32	%r204, %r178, 0, %p12;
	add.s32 	%r184, %r204, %r370;
	mov.u32 	%r185, 2;
	// inline asm
	shfl.sync.down.b32 %r183, %r184, %r185, %r201, %r202;
	// inline asm
	add.s32 	%r205, %r177, 2;
	setp.lt.s32	%p13, %r205, 32;
	selp.b32	%r206, %r183, 0, %p13;
	add.s32 	%r189, %r184, %r206;
	mov.u32 	%r190, 4;
	// inline asm
	shfl.sync.down.b32 %r188, %r189, %r190, %r201, %r202;
	// inline asm
	add.s32 	%r207, %r177, 4;
	setp.lt.s32	%p14, %r207, 32;
	selp.b32	%r208, %r188, 0, %p14;
	add.s32 	%r194, %r189, %r208;
	mov.u32 	%r195, 8;
	// inline asm
	shfl.sync.down.b32 %r193, %r194, %r195, %r201, %r202;
	// inline asm
	add.s32 	%r209, %r177, 8;
	setp.lt.s32	%p15, %r209, 32;
	selp.b32	%r210, %r193, 0, %p15;
	add.s32 	%r199, %r194, %r210;
	mov.u32 	%r200, 16;
	// inline asm
	shfl.sync.down.b32 %r198, %r199, %r200, %r201, %r202;
	// inline asm
	add.s32 	%r211, %r177, 16;
	setp.lt.s32	%p16, %r211, 32;
	selp.b32	%r212, %r198, 0, %p16;
	add.s32 	%r384, %r199, %r212;
	setp.ne.s32	%p17, %r177, 0;
	@%p17 bra 	BB37_23;

	shr.s32 	%r213, %r383, 31;
	shr.u32 	%r214, %r213, 27;
	add.s32 	%r215, %r383, %r214;
	shr.s32 	%r216, %r215, 5;
	shl.b32 	%r217, %r216, 2;
	mov.u32 	%r218, _ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_jEEvT0_T1_T2_T3_T4_E12temp_storage;
	add.s32 	%r219, %r218, %r217;
	st.shared.u32 	[%r219+8], %r384;

BB37_23:
	bar.sync 	0;
	setp.ne.s32	%p18, %r383, 0;
	@%p18 bra 	BB37_48;

	ld.shared.u32 	%r221, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+12];
	add.s32 	%r222, %r221, %r384;
	ld.shared.u32 	%r223, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+16];
	add.s32 	%r224, %r222, %r223;
	ld.shared.u32 	%r225, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+20];
	add.s32 	%r226, %r224, %r225;
	ld.shared.u32 	%r227, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+24];
	add.s32 	%r228, %r226, %r227;
	ld.shared.u32 	%r229, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+28];
	add.s32 	%r230, %r228, %r229;
	ld.shared.u32 	%r231, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+32];
	add.s32 	%r232, %r230, %r231;
	ld.shared.u32 	%r233, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+36];
	add.s32 	%r384, %r232, %r233;

BB37_47:
	mov.u32 	%r383, 0;

BB37_48:
	setp.ne.s32	%p49, %r383, 0;
	@%p49 bra 	BB37_52;

	add.s32 	%r356, %r384, %r67;
	st.global.u32 	[%rd1], %r356;

BB37_52:
	ret;
}

	// .weak	_ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_
.weak .entry _ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_(
	.param .align 8 .b8 _ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3__param_0[8],
	.param .u64 _ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3__param_1,
	.param .u64 _ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3__param_2,
	.param .align 8 .b8 _ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3__param_3[80],
	.param .align 1 .b8 _ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3__param_4[1]
)
.maxntid 256, 1, 1
{
	.reg .pred 	%p<49>;
	.reg .b32 	%r<371>;
	.reg .b64 	%rd<169>;


	ld.param.u64 	%rd1, [_ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3__param_0];
	ld.param.u64 	%rd16, [_ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3__param_1];
	ld.param.u64 	%rd4, [_ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3__param_3+40];
	ld.param.u32 	%r68, [_ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3__param_3+48];
	mul.lo.s32 	%r69, %r68, 5120;
	cvt.s64.s32	%rd2, %r69;
	mov.u32 	%r1, %ctaid.x;
	mul.lo.s32 	%r70, %r1, 5120;
	cvt.s64.s32	%rd3, %r70;
	add.s64 	%rd17, %rd3, 5120;
	setp.gt.s64	%p1, %rd17, %rd4;
	mov.u32 	%r369, %tid.x;
	@%p1 bra 	BB38_23;
	bra.uni 	BB38_1;

BB38_23:
	sub.s64 	%rd129, %rd4, %rd3;
	cvt.u32.u64	%r30, %rd129;
	setp.ge.s32	%p18, %r369, %r30;
	mov.u32 	%r34, %r369;
	@%p18 bra 	BB38_25;

	cvt.s64.s32	%rd130, %r369;
	add.s64 	%rd131, %rd130, %rd3;
	shl.b64 	%rd132, %rd131, 2;
	add.s64 	%rd133, %rd1, %rd132;
	cvta.to.global.u64 	%rd134, %rd133;
	ld.global.u32 	%r33, [%rd134];
	add.s32 	%r34, %r369, 256;

BB38_25:
	setp.ge.s32	%p19, %r34, %r30;
	@%p19 bra 	BB38_26;

	add.s32 	%r222, %r30, -1;
	sub.s32 	%r223, %r222, %r34;
	shr.u32 	%r224, %r223, 8;
	add.s32 	%r35, %r224, 1;
	and.b32  	%r36, %r35, 3;
	setp.eq.s32	%p20, %r36, 0;
	mov.u32 	%r368, 0;
	@%p20 bra 	BB38_33;

	setp.eq.s32	%p21, %r36, 1;
	@%p21 bra 	BB38_32;

	setp.eq.s32	%p22, %r36, 2;
	@%p22 bra 	BB38_31;

	cvt.s64.s32	%rd136, %r34;
	add.s64 	%rd137, %rd136, %rd3;
	shl.b64 	%rd138, %rd137, 2;
	add.s64 	%rd139, %rd1, %rd138;
	cvta.to.global.u64 	%rd140, %rd139;
	ld.global.u32 	%r225, [%rd140];
	add.s32 	%r33, %r225, %r33;
	add.s32 	%r34, %r34, 256;

BB38_31:
	cvt.s64.s32	%rd141, %r34;
	add.s64 	%rd142, %rd141, %rd3;
	shl.b64 	%rd143, %rd142, 2;
	add.s64 	%rd144, %rd1, %rd143;
	cvta.to.global.u64 	%rd145, %rd144;
	ld.global.u32 	%r226, [%rd145];
	add.s32 	%r33, %r226, %r33;
	add.s32 	%r34, %r34, 256;

BB38_32:
	cvt.s64.s32	%rd146, %r34;
	add.s64 	%rd147, %rd146, %rd3;
	shl.b64 	%rd148, %rd147, 2;
	add.s64 	%rd149, %rd1, %rd148;
	cvta.to.global.u64 	%rd150, %rd149;
	ld.global.u32 	%r227, [%rd150];
	add.s32 	%r33, %r227, %r33;
	add.s32 	%r34, %r34, 256;
	mov.u32 	%r368, %r33;

BB38_33:
	setp.lt.u32	%p23, %r35, 4;
	@%p23 bra 	BB38_36;

	cvt.s64.s32	%rd151, %r34;
	add.s64 	%rd153, %rd151, %rd3;
	shl.b64 	%rd154, %rd153, 2;
	add.s64 	%rd168, %rd1, %rd154;
	mov.u32 	%r368, %r33;

BB38_35:
	cvta.to.global.u64 	%rd155, %rd168;
	ld.global.u32 	%r229, [%rd155];
	add.s32 	%r230, %r229, %r368;
	add.s64 	%rd156, %rd168, 1024;
	cvta.to.global.u64 	%rd157, %rd156;
	ld.global.u32 	%r231, [%rd157];
	add.s32 	%r232, %r231, %r230;
	add.s64 	%rd158, %rd168, 2048;
	cvta.to.global.u64 	%rd159, %rd158;
	ld.global.u32 	%r233, [%rd159];
	add.s32 	%r234, %r233, %r232;
	add.s64 	%rd160, %rd168, 3072;
	cvta.to.global.u64 	%rd161, %rd160;
	ld.global.u32 	%r235, [%rd161];
	add.s32 	%r368, %r235, %r234;
	add.s64 	%rd168, %rd168, 4096;
	add.s32 	%r34, %r34, 1024;
	setp.lt.s32	%p24, %r34, %r30;
	@%p24 bra 	BB38_35;
	bra.uni 	BB38_36;

BB38_1:
	cvt.s64.s32	%rd5, %r369;
	add.s64 	%rd18, %rd5, %rd3;
	shl.b64 	%rd19, %rd18, 2;
	add.s64 	%rd20, %rd19, %rd1;
	cvta.to.global.u64 	%rd21, %rd20;
	add.s64 	%rd22, %rd20, 1024;
	cvta.to.global.u64 	%rd23, %rd22;
	add.s64 	%rd24, %rd20, 2048;
	cvta.to.global.u64 	%rd25, %rd24;
	add.s64 	%rd26, %rd20, 3072;
	cvta.to.global.u64 	%rd27, %rd26;
	add.s64 	%rd28, %rd20, 4096;
	cvta.to.global.u64 	%rd29, %rd28;
	add.s64 	%rd30, %rd20, 5120;
	cvta.to.global.u64 	%rd31, %rd30;
	add.s64 	%rd32, %rd20, 6144;
	cvta.to.global.u64 	%rd33, %rd32;
	add.s64 	%rd34, %rd20, 7168;
	cvta.to.global.u64 	%rd35, %rd34;
	add.s64 	%rd36, %rd20, 8192;
	cvta.to.global.u64 	%rd37, %rd36;
	add.s64 	%rd38, %rd20, 9216;
	cvta.to.global.u64 	%rd39, %rd38;
	add.s64 	%rd40, %rd20, 10240;
	cvta.to.global.u64 	%rd41, %rd40;
	add.s64 	%rd42, %rd20, 11264;
	cvta.to.global.u64 	%rd43, %rd42;
	add.s64 	%rd44, %rd20, 12288;
	cvta.to.global.u64 	%rd45, %rd44;
	add.s64 	%rd46, %rd20, 13312;
	cvta.to.global.u64 	%rd47, %rd46;
	add.s64 	%rd48, %rd20, 14336;
	cvta.to.global.u64 	%rd49, %rd48;
	add.s64 	%rd50, %rd20, 15360;
	cvta.to.global.u64 	%rd51, %rd50;
	add.s64 	%rd52, %rd20, 16384;
	cvta.to.global.u64 	%rd53, %rd52;
	add.s64 	%rd54, %rd20, 17408;
	cvta.to.global.u64 	%rd55, %rd54;
	add.s64 	%rd56, %rd20, 18432;
	cvta.to.global.u64 	%rd57, %rd56;
	add.s64 	%rd58, %rd20, 19456;
	cvta.to.global.u64 	%rd59, %rd58;
	ld.global.u32 	%r71, [%rd23];
	ld.global.u32 	%r72, [%rd21];
	add.s32 	%r73, %r71, %r72;
	ld.global.u32 	%r74, [%rd25];
	add.s32 	%r75, %r74, %r73;
	ld.global.u32 	%r76, [%rd27];
	add.s32 	%r77, %r76, %r75;
	ld.global.u32 	%r78, [%rd29];
	add.s32 	%r79, %r78, %r77;
	ld.global.u32 	%r80, [%rd31];
	add.s32 	%r81, %r80, %r79;
	ld.global.u32 	%r82, [%rd33];
	add.s32 	%r83, %r82, %r81;
	ld.global.u32 	%r84, [%rd35];
	add.s32 	%r85, %r84, %r83;
	ld.global.u32 	%r86, [%rd37];
	add.s32 	%r87, %r86, %r85;
	ld.global.u32 	%r88, [%rd39];
	add.s32 	%r89, %r88, %r87;
	ld.global.u32 	%r90, [%rd41];
	add.s32 	%r91, %r90, %r89;
	ld.global.u32 	%r92, [%rd43];
	add.s32 	%r93, %r92, %r91;
	ld.global.u32 	%r94, [%rd45];
	add.s32 	%r95, %r94, %r93;
	ld.global.u32 	%r96, [%rd47];
	add.s32 	%r97, %r96, %r95;
	ld.global.u32 	%r98, [%rd49];
	add.s32 	%r99, %r98, %r97;
	ld.global.u32 	%r100, [%rd51];
	add.s32 	%r101, %r100, %r99;
	ld.global.u32 	%r102, [%rd53];
	add.s32 	%r103, %r102, %r101;
	ld.global.u32 	%r104, [%rd55];
	add.s32 	%r105, %r104, %r103;
	ld.global.u32 	%r106, [%rd57];
	add.s32 	%r107, %r106, %r105;
	ld.global.u32 	%r108, [%rd59];
	add.s32 	%r6, %r108, %r107;
	add.s64 	%rd166, %rd3, %rd2;
	add.s64 	%rd60, %rd166, 5120;
	setp.gt.s64	%p2, %rd60, %rd4;
	@%p2 bra 	BB38_3;

BB38_2:
	add.s64 	%rd61, %rd5, %rd166;
	shl.b64 	%rd62, %rd61, 2;
	add.s64 	%rd63, %rd62, %rd1;
	cvta.to.global.u64 	%rd64, %rd63;
	add.s64 	%rd65, %rd63, 1024;
	cvta.to.global.u64 	%rd66, %rd65;
	add.s64 	%rd67, %rd63, 2048;
	cvta.to.global.u64 	%rd68, %rd67;
	add.s64 	%rd69, %rd63, 3072;
	cvta.to.global.u64 	%rd70, %rd69;
	add.s64 	%rd71, %rd63, 4096;
	cvta.to.global.u64 	%rd72, %rd71;
	add.s64 	%rd73, %rd63, 5120;
	cvta.to.global.u64 	%rd74, %rd73;
	add.s64 	%rd75, %rd63, 6144;
	cvta.to.global.u64 	%rd76, %rd75;
	add.s64 	%rd77, %rd63, 7168;
	cvta.to.global.u64 	%rd78, %rd77;
	add.s64 	%rd79, %rd63, 8192;
	cvta.to.global.u64 	%rd80, %rd79;
	add.s64 	%rd81, %rd63, 9216;
	cvta.to.global.u64 	%rd82, %rd81;
	add.s64 	%rd83, %rd63, 10240;
	cvta.to.global.u64 	%rd84, %rd83;
	add.s64 	%rd85, %rd63, 11264;
	cvta.to.global.u64 	%rd86, %rd85;
	add.s64 	%rd87, %rd63, 12288;
	cvta.to.global.u64 	%rd88, %rd87;
	add.s64 	%rd89, %rd63, 13312;
	cvta.to.global.u64 	%rd90, %rd89;
	add.s64 	%rd91, %rd63, 14336;
	cvta.to.global.u64 	%rd92, %rd91;
	add.s64 	%rd93, %rd63, 15360;
	cvta.to.global.u64 	%rd94, %rd93;
	add.s64 	%rd95, %rd63, 16384;
	cvta.to.global.u64 	%rd96, %rd95;
	add.s64 	%rd97, %rd63, 17408;
	cvta.to.global.u64 	%rd98, %rd97;
	add.s64 	%rd99, %rd63, 18432;
	cvta.to.global.u64 	%rd100, %rd99;
	add.s64 	%rd101, %rd63, 19456;
	cvta.to.global.u64 	%rd102, %rd101;
	ld.global.u32 	%r109, [%rd64];
	add.s32 	%r110, %r109, %r6;
	ld.global.u32 	%r111, [%rd66];
	add.s32 	%r112, %r111, %r110;
	ld.global.u32 	%r113, [%rd68];
	add.s32 	%r114, %r113, %r112;
	ld.global.u32 	%r115, [%rd70];
	add.s32 	%r116, %r115, %r114;
	ld.global.u32 	%r117, [%rd72];
	add.s32 	%r118, %r117, %r116;
	ld.global.u32 	%r119, [%rd74];
	add.s32 	%r120, %r119, %r118;
	ld.global.u32 	%r121, [%rd76];
	add.s32 	%r122, %r121, %r120;
	ld.global.u32 	%r123, [%rd78];
	add.s32 	%r124, %r123, %r122;
	ld.global.u32 	%r125, [%rd80];
	add.s32 	%r126, %r125, %r124;
	ld.global.u32 	%r127, [%rd82];
	add.s32 	%r128, %r127, %r126;
	ld.global.u32 	%r129, [%rd84];
	add.s32 	%r130, %r129, %r128;
	ld.global.u32 	%r131, [%rd86];
	add.s32 	%r132, %r131, %r130;
	ld.global.u32 	%r133, [%rd88];
	add.s32 	%r134, %r133, %r132;
	ld.global.u32 	%r135, [%rd90];
	add.s32 	%r136, %r135, %r134;
	ld.global.u32 	%r137, [%rd92];
	add.s32 	%r138, %r137, %r136;
	ld.global.u32 	%r139, [%rd94];
	add.s32 	%r140, %r139, %r138;
	ld.global.u32 	%r141, [%rd96];
	add.s32 	%r142, %r141, %r140;
	ld.global.u32 	%r143, [%rd98];
	add.s32 	%r144, %r143, %r142;
	ld.global.u32 	%r145, [%rd100];
	add.s32 	%r146, %r145, %r144;
	ld.global.u32 	%r147, [%rd102];
	add.s32 	%r6, %r147, %r146;
	add.s64 	%rd166, %rd166, %rd2;
	add.s64 	%rd103, %rd166, 5120;
	setp.le.s64	%p3, %rd103, %rd4;
	@%p3 bra 	BB38_2;

BB38_3:
	setp.le.s64	%p4, %rd4, %rd166;
	@%p4 bra 	BB38_4;

	sub.s64 	%rd104, %rd4, %rd166;
	cvt.u32.u64	%r7, %rd104;
	setp.ge.s32	%p5, %r369, %r7;
	@%p5 bra 	BB38_6;

	add.s32 	%r149, %r7, -1;
	sub.s32 	%r150, %r149, %r369;
	shr.u32 	%r151, %r150, 8;
	add.s32 	%r8, %r151, 1;
	and.b32  	%r9, %r8, 3;
	setp.eq.s32	%p6, %r9, 0;
	mov.u32 	%r356, 0;
	@%p6 bra 	BB38_8;

	setp.eq.s32	%p7, %r9, 1;
	@%p7 bra 	BB38_10;
	bra.uni 	BB38_11;

BB38_10:
	mov.u32 	%r349, %r369;
	bra.uni 	BB38_15;

BB38_26:
	mov.u32 	%r368, %r33;

BB38_36:
	// inline asm
	mov.u32 %r236, %laneid;
	// inline asm
	add.s32 	%r56, %r236, 2;
	add.s32 	%r57, %r236, 4;
	add.s32 	%r58, %r236, 8;
	add.s32 	%r59, %r236, 16;
	shr.s32 	%r237, %r369, 31;
	shr.u32 	%r238, %r237, 27;
	add.s32 	%r239, %r369, %r238;
	shr.s32 	%r60, %r239, 5;
	shl.b32 	%r240, %r60, 2;
	mov.u32 	%r241, _ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage;
	add.s32 	%r242, %r241, %r240;
	setp.gt.s32	%p25, %r30, 255;
	@%p25 bra 	BB38_41;
	bra.uni 	BB38_37;

BB38_41:
	mov.u32 	%r300, 1;
	mov.u32 	%r321, 31;
	mov.u32 	%r322, -1;
	// inline asm
	shfl.sync.down.b32 %r298, %r368, %r300, %r321, %r322;
	// inline asm
	add.s32 	%r323, %r236, 1;
	setp.lt.s32	%p41, %r323, 32;
	selp.b32	%r324, %r298, 0, %p41;
	add.s32 	%r304, %r324, %r368;
	mov.u32 	%r305, 2;
	// inline asm
	shfl.sync.down.b32 %r303, %r304, %r305, %r321, %r322;
	// inline asm
	setp.lt.s32	%p42, %r56, 32;
	selp.b32	%r325, %r303, 0, %p42;
	add.s32 	%r309, %r304, %r325;
	mov.u32 	%r310, 4;
	// inline asm
	shfl.sync.down.b32 %r308, %r309, %r310, %r321, %r322;
	// inline asm
	setp.lt.s32	%p43, %r57, 32;
	selp.b32	%r326, %r308, 0, %p43;
	add.s32 	%r314, %r309, %r326;
	mov.u32 	%r315, 8;
	// inline asm
	shfl.sync.down.b32 %r313, %r314, %r315, %r321, %r322;
	// inline asm
	setp.lt.s32	%p44, %r58, 32;
	selp.b32	%r327, %r313, 0, %p44;
	add.s32 	%r319, %r314, %r327;
	mov.u32 	%r320, 16;
	// inline asm
	shfl.sync.down.b32 %r318, %r319, %r320, %r321, %r322;
	// inline asm
	setp.lt.s32	%p45, %r59, 32;
	selp.b32	%r328, %r318, 0, %p45;
	add.s32 	%r370, %r319, %r328;
	setp.ne.s32	%p46, %r236, 0;
	@%p46 bra 	BB38_43;

	add.s32 	%r344, %r242, 8;
	st.shared.u32 	[%r344], %r370;

BB38_43:
	bar.sync 	0;
	setp.ne.s32	%p47, %r369, 0;
	@%p47 bra 	BB38_46;

	ld.shared.u32 	%r330, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+12];
	add.s32 	%r331, %r330, %r370;
	ld.shared.u32 	%r332, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+16];
	add.s32 	%r333, %r331, %r332;
	ld.shared.u32 	%r334, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+20];
	add.s32 	%r335, %r333, %r334;
	ld.shared.u32 	%r336, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+24];
	add.s32 	%r337, %r335, %r336;
	ld.shared.u32 	%r338, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+28];
	add.s32 	%r339, %r337, %r338;
	ld.shared.u32 	%r340, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+32];
	add.s32 	%r341, %r339, %r340;
	ld.shared.u32 	%r342, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+36];
	add.s32 	%r370, %r341, %r342;
	bra.uni 	BB38_45;

BB38_4:
	mov.u32 	%r356, %r6;
	bra.uni 	BB38_19;

BB38_37:
	shl.b32 	%r268, %r60, 5;
	add.s32 	%r269, %r268, 32;
	setp.gt.s32	%p26, %r269, %r30;
	add.s32 	%r270, %r30, -1;
	mov.u32 	%r267, -1;
	sub.s32 	%r271, %r270, %r268;
	selp.b32	%r266, %r271, 31, %p26;
	mov.u32 	%r245, 1;
	// inline asm
	shfl.sync.down.b32 %r243, %r368, %r245, %r266, %r267;
	// inline asm
	setp.lt.s32	%p27, %r236, %r266;
	selp.b32	%r272, %r243, 0, %p27;
	add.s32 	%r249, %r272, %r368;
	mov.u32 	%r250, 2;
	// inline asm
	shfl.sync.down.b32 %r248, %r249, %r250, %r266, %r267;
	// inline asm
	setp.gt.s32	%p28, %r56, %r266;
	selp.b32	%r273, 0, %r248, %p28;
	add.s32 	%r254, %r249, %r273;
	mov.u32 	%r255, 4;
	// inline asm
	shfl.sync.down.b32 %r253, %r254, %r255, %r266, %r267;
	// inline asm
	setp.gt.s32	%p29, %r57, %r266;
	selp.b32	%r274, 0, %r253, %p29;
	add.s32 	%r259, %r254, %r274;
	mov.u32 	%r260, 8;
	// inline asm
	shfl.sync.down.b32 %r258, %r259, %r260, %r266, %r267;
	// inline asm
	setp.gt.s32	%p30, %r58, %r266;
	selp.b32	%r275, 0, %r258, %p30;
	add.s32 	%r264, %r259, %r275;
	mov.u32 	%r265, 16;
	// inline asm
	shfl.sync.down.b32 %r263, %r264, %r265, %r266, %r267;
	// inline asm
	setp.gt.s32	%p31, %r59, %r266;
	selp.b32	%r276, 0, %r263, %p31;
	add.s32 	%r370, %r264, %r276;
	setp.ne.s32	%p32, %r236, 0;
	@%p32 bra 	BB38_39;

	add.s32 	%r343, %r242, 8;
	st.shared.u32 	[%r343], %r370;

BB38_39:
	bar.sync 	0;
	setp.ne.s32	%p33, %r369, 0;
	@%p33 bra 	BB38_46;

	setp.gt.s32	%p34, %r30, 32;
	ld.shared.u32 	%r278, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+12];
	selp.b32	%r279, %r278, 0, %p34;
	add.s32 	%r280, %r279, %r370;
	ld.shared.u32 	%r281, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+16];
	setp.gt.s32	%p35, %r30, 64;
	selp.b32	%r282, %r281, 0, %p35;
	add.s32 	%r283, %r280, %r282;
	ld.shared.u32 	%r284, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+20];
	setp.gt.s32	%p36, %r30, 96;
	selp.b32	%r285, %r284, 0, %p36;
	add.s32 	%r286, %r283, %r285;
	ld.shared.u32 	%r287, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+24];
	setp.gt.s32	%p37, %r30, 128;
	selp.b32	%r288, %r287, 0, %p37;
	add.s32 	%r289, %r286, %r288;
	ld.shared.u32 	%r290, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+28];
	setp.gt.s32	%p38, %r30, 160;
	selp.b32	%r291, %r290, 0, %p38;
	add.s32 	%r292, %r289, %r291;
	ld.shared.u32 	%r293, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+32];
	setp.gt.s32	%p39, %r30, 192;
	selp.b32	%r294, %r293, 0, %p39;
	add.s32 	%r295, %r292, %r294;
	ld.shared.u32 	%r296, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+36];
	setp.gt.s32	%p40, %r30, 224;
	selp.b32	%r297, %r296, 0, %p40;
	add.s32 	%r370, %r295, %r297;
	bra.uni 	BB38_45;

BB38_6:
	mov.u32 	%r356, %r6;
	bra.uni 	BB38_19;

BB38_8:
	mov.u32 	%r354, %r369;
	bra.uni 	BB38_16;

BB38_11:
	setp.eq.s32	%p8, %r9, 2;
	@%p8 bra 	BB38_12;
	bra.uni 	BB38_13;

BB38_12:
	mov.u32 	%r347, %r369;
	bra.uni 	BB38_14;

BB38_13:
	add.s64 	%rd105, %rd5, %rd166;
	shl.b64 	%rd106, %rd105, 2;
	add.s64 	%rd107, %rd1, %rd106;
	cvta.to.global.u64 	%rd108, %rd107;
	ld.global.u32 	%r152, [%rd108];
	add.s32 	%r6, %r152, %r6;
	add.s32 	%r347, %r369, 256;

BB38_14:
	cvt.s64.s32	%rd109, %r347;
	add.s64 	%rd110, %rd109, %rd166;
	shl.b64 	%rd111, %rd110, 2;
	add.s64 	%rd112, %rd1, %rd111;
	cvta.to.global.u64 	%rd113, %rd112;
	ld.global.u32 	%r153, [%rd113];
	add.s32 	%r6, %r153, %r6;
	add.s32 	%r349, %r347, 256;

BB38_15:
	cvt.s64.s32	%rd114, %r349;
	add.s64 	%rd115, %rd114, %rd166;
	shl.b64 	%rd116, %rd115, 2;
	add.s64 	%rd117, %rd1, %rd116;
	cvta.to.global.u64 	%rd118, %rd117;
	ld.global.u32 	%r154, [%rd118];
	add.s32 	%r6, %r154, %r6;
	add.s32 	%r354, %r349, 256;
	mov.u32 	%r356, %r6;

BB38_16:
	setp.lt.u32	%p9, %r8, 4;
	@%p9 bra 	BB38_19;

	cvt.s64.s32	%rd119, %r354;
	add.s64 	%rd120, %rd166, %rd119;
	shl.b64 	%rd121, %rd120, 2;
	add.s64 	%rd167, %rd1, %rd121;
	mov.u32 	%r356, %r6;

BB38_18:
	cvta.to.global.u64 	%rd122, %rd167;
	ld.global.u32 	%r155, [%rd122];
	add.s32 	%r156, %r155, %r356;
	add.s64 	%rd123, %rd167, 1024;
	cvta.to.global.u64 	%rd124, %rd123;
	ld.global.u32 	%r157, [%rd124];
	add.s32 	%r158, %r157, %r156;
	add.s64 	%rd125, %rd167, 2048;
	cvta.to.global.u64 	%rd126, %rd125;
	ld.global.u32 	%r159, [%rd126];
	add.s32 	%r160, %r159, %r158;
	add.s64 	%rd127, %rd167, 3072;
	cvta.to.global.u64 	%rd128, %rd127;
	ld.global.u32 	%r161, [%rd128];
	add.s32 	%r356, %r161, %r160;
	add.s64 	%rd167, %rd167, 4096;
	add.s32 	%r354, %r354, 1024;
	setp.lt.s32	%p10, %r354, %r7;
	@%p10 bra 	BB38_18;

BB38_19:
	// inline asm
	mov.u32 %r162, %laneid;
	// inline asm
	mov.u32 	%r165, 1;
	mov.u32 	%r186, 31;
	mov.u32 	%r187, -1;
	// inline asm
	shfl.sync.down.b32 %r163, %r356, %r165, %r186, %r187;
	// inline asm
	add.s32 	%r188, %r162, 1;
	setp.lt.s32	%p11, %r188, 32;
	selp.b32	%r189, %r163, 0, %p11;
	add.s32 	%r169, %r189, %r356;
	mov.u32 	%r170, 2;
	// inline asm
	shfl.sync.down.b32 %r168, %r169, %r170, %r186, %r187;
	// inline asm
	add.s32 	%r190, %r162, 2;
	setp.lt.s32	%p12, %r190, 32;
	selp.b32	%r191, %r168, 0, %p12;
	add.s32 	%r174, %r169, %r191;
	mov.u32 	%r175, 4;
	// inline asm
	shfl.sync.down.b32 %r173, %r174, %r175, %r186, %r187;
	// inline asm
	add.s32 	%r192, %r162, 4;
	setp.lt.s32	%p13, %r192, 32;
	selp.b32	%r193, %r173, 0, %p13;
	add.s32 	%r179, %r174, %r193;
	mov.u32 	%r180, 8;
	// inline asm
	shfl.sync.down.b32 %r178, %r179, %r180, %r186, %r187;
	// inline asm
	add.s32 	%r194, %r162, 8;
	setp.lt.s32	%p14, %r194, 32;
	selp.b32	%r195, %r178, 0, %p14;
	add.s32 	%r184, %r179, %r195;
	mov.u32 	%r185, 16;
	// inline asm
	shfl.sync.down.b32 %r183, %r184, %r185, %r186, %r187;
	// inline asm
	add.s32 	%r196, %r162, 16;
	setp.lt.s32	%p15, %r196, 32;
	selp.b32	%r197, %r183, 0, %p15;
	add.s32 	%r370, %r184, %r197;
	setp.ne.s32	%p16, %r162, 0;
	@%p16 bra 	BB38_21;

	shr.s32 	%r198, %r369, 31;
	shr.u32 	%r199, %r198, 27;
	add.s32 	%r200, %r369, %r199;
	shr.s32 	%r201, %r200, 5;
	shl.b32 	%r202, %r201, 2;
	mov.u32 	%r203, _ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage;
	add.s32 	%r204, %r203, %r202;
	st.shared.u32 	[%r204+8], %r370;

BB38_21:
	bar.sync 	0;
	setp.ne.s32	%p17, %r369, 0;
	@%p17 bra 	BB38_46;

	ld.shared.u32 	%r206, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+12];
	add.s32 	%r207, %r206, %r370;
	ld.shared.u32 	%r208, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+16];
	add.s32 	%r209, %r207, %r208;
	ld.shared.u32 	%r210, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+20];
	add.s32 	%r211, %r209, %r210;
	ld.shared.u32 	%r212, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+24];
	add.s32 	%r213, %r211, %r212;
	ld.shared.u32 	%r214, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+28];
	add.s32 	%r215, %r213, %r214;
	ld.shared.u32 	%r216, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+32];
	add.s32 	%r217, %r215, %r216;
	ld.shared.u32 	%r218, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIjEEEEPjlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+36];
	add.s32 	%r370, %r217, %r218;

BB38_45:
	mov.u32 	%r369, 0;

BB38_46:
	setp.ne.s32	%p48, %r369, 0;
	@%p48 bra 	BB38_48;

	cvta.to.global.u64 	%rd162, %rd16;
	mul.wide.u32 	%rd163, %r1, 4;
	add.s64 	%rd164, %rd162, %rd163;
	st.global.u32 	[%rd164], %r370;

BB38_48:
	ret;
}

	// .weak	_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4_
.weak .entry _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4_(
	.param .u64 _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4__param_0,
	.param .u64 _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4__param_1,
	.param .u64 _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4__param_2,
	.param .align 1 .b8 _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4__param_3[1],
	.param .u32 _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4__param_4
)
.maxntid 256, 1, 1
.minnctapersm 1
{
	.reg .pred 	%p<99>;
	.reg .b32 	%r<748>;
	.reg .b64 	%rd<211>;


	ld.param.u64 	%rd31, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4__param_0];
	ld.param.u64 	%rd33, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4__param_1];
	ld.param.u64 	%rd32, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4__param_2];
	ld.param.u32 	%r130, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4__param_4];
	cvta.to.global.u64 	%rd1, %rd33;
	mov.u32 	%r746, %tid.x;
	setp.eq.s64	%p1, %rd32, 0;
	@%p1 bra 	BB39_97;

	and.b64  	%rd34, %rd31, 15;
	setp.eq.s64	%p2, %rd34, 0;
	@%p2 bra 	BB39_48;

	setp.lt.s64	%p3, %rd32, 5120;
	@%p3 bra 	BB39_26;
	bra.uni 	BB39_3;

BB39_26:
	cvt.u32.u64	%r29, %rd32;
	setp.ge.s32	%p20, %r746, %r29;
	mov.u32 	%r33, %r746;
	@%p20 bra 	BB39_28;

	mul.wide.s32 	%rd119, %r746, 4;
	add.s64 	%rd118, %rd31, %rd119;
	// inline asm
	ld.global.nc.u32 %r32, [%rd118];
	// inline asm
	add.s32 	%r33, %r746, 256;

BB39_28:
	setp.ge.s32	%p21, %r33, %r29;
	@%p21 bra 	BB39_29;

	add.s32 	%r300, %r29, -1;
	sub.s32 	%r301, %r300, %r33;
	shr.u32 	%r302, %r301, 8;
	add.s32 	%r34, %r302, 1;
	and.b32  	%r35, %r34, 3;
	setp.eq.s32	%p22, %r35, 0;
	mov.u32 	%r721, 0;
	@%p22 bra 	BB39_36;

	setp.eq.s32	%p23, %r35, 1;
	@%p23 bra 	BB39_35;

	setp.eq.s32	%p24, %r35, 2;
	@%p24 bra 	BB39_34;

	mul.wide.s32 	%rd121, %r33, 4;
	add.s64 	%rd120, %rd31, %rd121;
	// inline asm
	ld.global.nc.u32 %r303, [%rd120];
	// inline asm
	add.s32 	%r32, %r303, %r32;
	add.s32 	%r33, %r33, 256;

BB39_34:
	mul.wide.s32 	%rd123, %r33, 4;
	add.s64 	%rd122, %rd31, %rd123;
	// inline asm
	ld.global.nc.u32 %r304, [%rd122];
	// inline asm
	add.s32 	%r32, %r304, %r32;
	add.s32 	%r33, %r33, 256;

BB39_35:
	mul.wide.s32 	%rd125, %r33, 4;
	add.s64 	%rd124, %rd31, %rd125;
	// inline asm
	ld.global.nc.u32 %r305, [%rd124];
	// inline asm
	add.s32 	%r32, %r305, %r32;
	add.s32 	%r33, %r33, 256;
	mov.u32 	%r721, %r32;

BB39_36:
	setp.lt.u32	%p25, %r34, 4;
	@%p25 bra 	BB39_39;

	mul.wide.s32 	%rd126, %r33, 4;
	add.s64 	%rd204, %rd31, %rd126;
	mov.u32 	%r721, %r32;

BB39_38:
	// inline asm
	ld.global.nc.u32 %r306, [%rd204];
	// inline asm
	add.s32 	%r310, %r306, %r721;
	add.s64 	%rd128, %rd204, 1024;
	// inline asm
	ld.global.nc.u32 %r307, [%rd128];
	// inline asm
	add.s32 	%r311, %r307, %r310;
	add.s64 	%rd129, %rd204, 2048;
	// inline asm
	ld.global.nc.u32 %r308, [%rd129];
	// inline asm
	add.s32 	%r312, %r308, %r311;
	add.s64 	%rd130, %rd204, 3072;
	// inline asm
	ld.global.nc.u32 %r309, [%rd130];
	// inline asm
	add.s32 	%r721, %r309, %r312;
	add.s64 	%rd204, %rd204, 4096;
	add.s32 	%r33, %r33, 1024;
	setp.lt.s32	%p26, %r33, %r29;
	@%p26 bra 	BB39_38;
	bra.uni 	BB39_39;

BB39_97:
	setp.ne.s32	%p98, %r746, 0;
	@%p98 bra 	BB39_99;

	st.global.u32 	[%rd1], %r130;
	bra.uni 	BB39_99;

BB39_48:
	setp.lt.s64	%p50, %rd32, 5120;
	@%p50 bra 	BB39_72;
	bra.uni 	BB39_49;

BB39_72:
	cvt.u32.u64	%r92, %rd32;
	setp.ge.s32	%p67, %r746, %r92;
	mov.u32 	%r96, %r746;
	@%p67 bra 	BB39_74;

	mul.wide.s32 	%rd187, %r746, 4;
	add.s64 	%rd186, %rd31, %rd187;
	// inline asm
	ld.global.nc.u32 %r95, [%rd186];
	// inline asm
	add.s32 	%r96, %r746, 256;

BB39_74:
	setp.ge.s32	%p68, %r96, %r92;
	@%p68 bra 	BB39_75;

	add.s32 	%r573, %r92, -1;
	sub.s32 	%r574, %r573, %r96;
	shr.u32 	%r575, %r574, 8;
	add.s32 	%r97, %r575, 1;
	and.b32  	%r98, %r97, 3;
	setp.eq.s32	%p69, %r98, 0;
	mov.u32 	%r745, 0;
	@%p69 bra 	BB39_82;

	setp.eq.s32	%p70, %r98, 1;
	@%p70 bra 	BB39_81;

	setp.eq.s32	%p71, %r98, 2;
	@%p71 bra 	BB39_80;

	mul.wide.s32 	%rd189, %r96, 4;
	add.s64 	%rd188, %rd31, %rd189;
	// inline asm
	ld.global.nc.u32 %r576, [%rd188];
	// inline asm
	add.s32 	%r95, %r576, %r95;
	add.s32 	%r96, %r96, 256;

BB39_80:
	mul.wide.s32 	%rd191, %r96, 4;
	add.s64 	%rd190, %rd31, %rd191;
	// inline asm
	ld.global.nc.u32 %r577, [%rd190];
	// inline asm
	add.s32 	%r95, %r577, %r95;
	add.s32 	%r96, %r96, 256;

BB39_81:
	mul.wide.s32 	%rd193, %r96, 4;
	add.s64 	%rd192, %rd31, %rd193;
	// inline asm
	ld.global.nc.u32 %r578, [%rd192];
	// inline asm
	add.s32 	%r95, %r578, %r95;
	add.s32 	%r96, %r96, 256;
	mov.u32 	%r745, %r95;

BB39_82:
	setp.lt.u32	%p72, %r97, 4;
	@%p72 bra 	BB39_85;

	mul.wide.s32 	%rd194, %r96, 4;
	add.s64 	%rd210, %rd31, %rd194;
	mov.u32 	%r745, %r95;

BB39_84:
	// inline asm
	ld.global.nc.u32 %r579, [%rd210];
	// inline asm
	add.s32 	%r583, %r579, %r745;
	add.s64 	%rd196, %rd210, 1024;
	// inline asm
	ld.global.nc.u32 %r580, [%rd196];
	// inline asm
	add.s32 	%r584, %r580, %r583;
	add.s64 	%rd197, %rd210, 2048;
	// inline asm
	ld.global.nc.u32 %r581, [%rd197];
	// inline asm
	add.s32 	%r585, %r581, %r584;
	add.s64 	%rd198, %rd210, 3072;
	// inline asm
	ld.global.nc.u32 %r582, [%rd198];
	// inline asm
	add.s32 	%r745, %r582, %r585;
	add.s64 	%rd210, %rd210, 4096;
	add.s32 	%r96, %r96, 1024;
	setp.lt.s32	%p73, %r96, %r92;
	@%p73 bra 	BB39_84;
	bra.uni 	BB39_85;

BB39_3:
	cvt.s64.s32	%rd2, %r746;
	mul.wide.s32 	%rd56, %r746, 4;
	add.s64 	%rd199, %rd31, %rd56;
	// inline asm
	ld.global.nc.u32 %r131, [%rd199];
	// inline asm
	add.s32 	%r2, %r746, 256;
	mul.wide.s32 	%rd57, %r2, 4;
	add.s64 	%rd36, %rd31, %rd57;
	// inline asm
	ld.global.nc.u32 %r132, [%rd36];
	// inline asm
	add.s32 	%r151, %r746, 512;
	mul.wide.s32 	%rd58, %r151, 4;
	add.s64 	%rd37, %rd31, %rd58;
	// inline asm
	ld.global.nc.u32 %r133, [%rd37];
	// inline asm
	add.s32 	%r152, %r746, 768;
	mul.wide.s32 	%rd59, %r152, 4;
	add.s64 	%rd38, %rd31, %rd59;
	// inline asm
	ld.global.nc.u32 %r134, [%rd38];
	// inline asm
	add.s32 	%r153, %r746, 1024;
	mul.wide.s32 	%rd60, %r153, 4;
	add.s64 	%rd39, %rd31, %rd60;
	// inline asm
	ld.global.nc.u32 %r135, [%rd39];
	// inline asm
	add.s32 	%r154, %r746, 1280;
	mul.wide.s32 	%rd61, %r154, 4;
	add.s64 	%rd40, %rd31, %rd61;
	// inline asm
	ld.global.nc.u32 %r136, [%rd40];
	// inline asm
	add.s32 	%r155, %r746, 1536;
	mul.wide.s32 	%rd62, %r155, 4;
	add.s64 	%rd41, %rd31, %rd62;
	// inline asm
	ld.global.nc.u32 %r137, [%rd41];
	// inline asm
	add.s32 	%r156, %r746, 1792;
	mul.wide.s32 	%rd63, %r156, 4;
	add.s64 	%rd42, %rd31, %rd63;
	// inline asm
	ld.global.nc.u32 %r138, [%rd42];
	// inline asm
	add.s32 	%r157, %r746, 2048;
	mul.wide.s32 	%rd64, %r157, 4;
	add.s64 	%rd43, %rd31, %rd64;
	// inline asm
	ld.global.nc.u32 %r139, [%rd43];
	// inline asm
	add.s32 	%r158, %r746, 2304;
	mul.wide.s32 	%rd65, %r158, 4;
	add.s64 	%rd44, %rd31, %rd65;
	// inline asm
	ld.global.nc.u32 %r140, [%rd44];
	// inline asm
	add.s32 	%r159, %r746, 2560;
	mul.wide.s32 	%rd66, %r159, 4;
	add.s64 	%rd45, %rd31, %rd66;
	// inline asm
	ld.global.nc.u32 %r141, [%rd45];
	// inline asm
	add.s32 	%r160, %r746, 2816;
	mul.wide.s32 	%rd67, %r160, 4;
	add.s64 	%rd46, %rd31, %rd67;
	// inline asm
	ld.global.nc.u32 %r142, [%rd46];
	// inline asm
	add.s32 	%r161, %r746, 3072;
	mul.wide.s32 	%rd68, %r161, 4;
	add.s64 	%rd47, %rd31, %rd68;
	// inline asm
	ld.global.nc.u32 %r143, [%rd47];
	// inline asm
	add.s32 	%r162, %r746, 3328;
	mul.wide.s32 	%rd69, %r162, 4;
	add.s64 	%rd48, %rd31, %rd69;
	// inline asm
	ld.global.nc.u32 %r144, [%rd48];
	// inline asm
	add.s32 	%r163, %r746, 3584;
	mul.wide.s32 	%rd70, %r163, 4;
	add.s64 	%rd49, %rd31, %rd70;
	// inline asm
	ld.global.nc.u32 %r145, [%rd49];
	// inline asm
	add.s32 	%r164, %r746, 3840;
	mul.wide.s32 	%rd71, %r164, 4;
	add.s64 	%rd50, %rd31, %rd71;
	// inline asm
	ld.global.nc.u32 %r146, [%rd50];
	// inline asm
	add.s32 	%r165, %r746, 4096;
	mul.wide.s32 	%rd72, %r165, 4;
	add.s64 	%rd51, %rd31, %rd72;
	// inline asm
	ld.global.nc.u32 %r147, [%rd51];
	// inline asm
	add.s32 	%r166, %r746, 4352;
	mul.wide.s32 	%rd73, %r166, 4;
	add.s64 	%rd52, %rd31, %rd73;
	// inline asm
	ld.global.nc.u32 %r148, [%rd52];
	// inline asm
	add.s32 	%r167, %r746, 4608;
	mul.wide.s32 	%rd74, %r167, 4;
	add.s64 	%rd53, %rd31, %rd74;
	// inline asm
	ld.global.nc.u32 %r149, [%rd53];
	// inline asm
	add.s32 	%r168, %r746, 4864;
	mul.wide.s32 	%rd75, %r168, 4;
	add.s64 	%rd54, %rd31, %rd75;
	// inline asm
	ld.global.nc.u32 %r150, [%rd54];
	// inline asm
	add.s32 	%r169, %r132, %r131;
	add.s32 	%r170, %r133, %r169;
	add.s32 	%r171, %r134, %r170;
	add.s32 	%r172, %r135, %r171;
	add.s32 	%r173, %r136, %r172;
	add.s32 	%r174, %r137, %r173;
	add.s32 	%r175, %r138, %r174;
	add.s32 	%r176, %r139, %r175;
	add.s32 	%r177, %r140, %r176;
	add.s32 	%r178, %r141, %r177;
	add.s32 	%r179, %r142, %r178;
	add.s32 	%r180, %r143, %r179;
	add.s32 	%r181, %r144, %r180;
	add.s32 	%r182, %r145, %r181;
	add.s32 	%r183, %r146, %r182;
	add.s32 	%r184, %r147, %r183;
	add.s32 	%r185, %r148, %r184;
	add.s32 	%r186, %r149, %r185;
	add.s32 	%r6, %r150, %r186;
	setp.lt.s64	%p4, %rd32, 10240;
	mov.u64 	%rd202, 5120;
	@%p4 bra 	BB39_6;

	mov.u64 	%rd201, 10240;
	mov.u64 	%rd202, 5120;

BB39_5:
	add.s64 	%rd8, %rd199, 20480;
	// inline asm
	ld.global.nc.u32 %r187, [%rd8];
	// inline asm
	add.s64 	%rd80, %rd199, 21504;
	// inline asm
	ld.global.nc.u32 %r188, [%rd80];
	// inline asm
	add.s64 	%rd81, %rd199, 22528;
	// inline asm
	ld.global.nc.u32 %r189, [%rd81];
	// inline asm
	add.s64 	%rd82, %rd199, 23552;
	// inline asm
	ld.global.nc.u32 %r190, [%rd82];
	// inline asm
	add.s64 	%rd83, %rd199, 24576;
	// inline asm
	ld.global.nc.u32 %r191, [%rd83];
	// inline asm
	add.s64 	%rd84, %rd199, 25600;
	// inline asm
	ld.global.nc.u32 %r192, [%rd84];
	// inline asm
	add.s64 	%rd85, %rd199, 26624;
	// inline asm
	ld.global.nc.u32 %r193, [%rd85];
	// inline asm
	add.s64 	%rd86, %rd199, 27648;
	// inline asm
	ld.global.nc.u32 %r194, [%rd86];
	// inline asm
	add.s64 	%rd87, %rd199, 28672;
	// inline asm
	ld.global.nc.u32 %r195, [%rd87];
	// inline asm
	add.s64 	%rd88, %rd199, 29696;
	// inline asm
	ld.global.nc.u32 %r196, [%rd88];
	// inline asm
	add.s64 	%rd89, %rd199, 30720;
	// inline asm
	ld.global.nc.u32 %r197, [%rd89];
	// inline asm
	add.s64 	%rd90, %rd199, 31744;
	// inline asm
	ld.global.nc.u32 %r198, [%rd90];
	// inline asm
	add.s64 	%rd91, %rd199, 32768;
	// inline asm
	ld.global.nc.u32 %r199, [%rd91];
	// inline asm
	add.s64 	%rd92, %rd199, 33792;
	// inline asm
	ld.global.nc.u32 %r200, [%rd92];
	// inline asm
	add.s64 	%rd93, %rd199, 34816;
	// inline asm
	ld.global.nc.u32 %r201, [%rd93];
	// inline asm
	add.s64 	%rd94, %rd199, 35840;
	// inline asm
	ld.global.nc.u32 %r202, [%rd94];
	// inline asm
	add.s64 	%rd95, %rd199, 36864;
	// inline asm
	ld.global.nc.u32 %r203, [%rd95];
	// inline asm
	add.s64 	%rd96, %rd199, 37888;
	// inline asm
	ld.global.nc.u32 %r204, [%rd96];
	// inline asm
	add.s64 	%rd97, %rd199, 38912;
	// inline asm
	ld.global.nc.u32 %r205, [%rd97];
	// inline asm
	add.s64 	%rd98, %rd199, 39936;
	// inline asm
	ld.global.nc.u32 %r206, [%rd98];
	// inline asm
	add.s32 	%r207, %r187, %r6;
	add.s32 	%r208, %r188, %r207;
	add.s32 	%r209, %r189, %r208;
	add.s32 	%r210, %r190, %r209;
	add.s32 	%r211, %r191, %r210;
	add.s32 	%r212, %r192, %r211;
	add.s32 	%r213, %r193, %r212;
	add.s32 	%r214, %r194, %r213;
	add.s32 	%r215, %r195, %r214;
	add.s32 	%r216, %r196, %r215;
	add.s32 	%r217, %r197, %r216;
	add.s32 	%r218, %r198, %r217;
	add.s32 	%r219, %r199, %r218;
	add.s32 	%r220, %r200, %r219;
	add.s32 	%r221, %r201, %r220;
	add.s32 	%r222, %r202, %r221;
	add.s32 	%r223, %r203, %r222;
	add.s32 	%r224, %r204, %r223;
	add.s32 	%r225, %r205, %r224;
	add.s32 	%r6, %r206, %r225;
	add.s64 	%rd202, %rd202, 5120;
	add.s64 	%rd201, %rd201, 5120;
	setp.le.s64	%p5, %rd201, %rd32;
	mov.u64 	%rd199, %rd8;
	@%p5 bra 	BB39_5;

BB39_6:
	setp.ge.s64	%p6, %rd202, %rd32;
	@%p6 bra 	BB39_7;

	sub.s64 	%rd99, %rd32, %rd202;
	cvt.u32.u64	%r7, %rd99;
	setp.ge.s32	%p7, %r746, %r7;
	@%p7 bra 	BB39_9;

	add.s32 	%r227, %r7, -1;
	sub.s32 	%r228, %r227, %r746;
	shr.u32 	%r229, %r228, 8;
	add.s32 	%r8, %r229, 1;
	and.b32  	%r9, %r8, 3;
	setp.eq.s32	%p8, %r9, 0;
	mov.u32 	%r709, 0;
	@%p8 bra 	BB39_11;

	setp.eq.s32	%p9, %r9, 1;
	@%p9 bra 	BB39_13;
	bra.uni 	BB39_14;

BB39_13:
	mov.u32 	%r702, %r746;
	bra.uni 	BB39_18;

BB39_49:
	shl.b32 	%r420, %r746, 2;
	mul.wide.u32 	%rd147, %r420, 4;
	add.s64 	%rd205, %rd31, %rd147;
	// inline asm
	ld.global.nc.v2.u64 {%rd131, %rd132}, [%rd205];
	// inline asm
	mov.b64	{%r421, %r422}, %rd131;
	mov.b64	{%r423, %r424}, %rd132;
	add.s64 	%rd136, %rd205, 4096;
	// inline asm
	ld.global.nc.v2.u64 {%rd134, %rd135}, [%rd136];
	// inline asm
	mov.b64	{%r425, %r426}, %rd134;
	mov.b64	{%r427, %r428}, %rd135;
	add.s64 	%rd139, %rd205, 8192;
	// inline asm
	ld.global.nc.v2.u64 {%rd137, %rd138}, [%rd139];
	// inline asm
	mov.b64	{%r429, %r430}, %rd137;
	mov.b64	{%r431, %r432}, %rd138;
	add.s64 	%rd142, %rd205, 12288;
	// inline asm
	ld.global.nc.v2.u64 {%rd140, %rd141}, [%rd142];
	// inline asm
	mov.b64	{%r433, %r434}, %rd140;
	mov.b64	{%r435, %r436}, %rd141;
	add.s64 	%rd145, %rd205, 16384;
	// inline asm
	ld.global.nc.v2.u64 {%rd143, %rd144}, [%rd145];
	// inline asm
	mov.b64	{%r437, %r438}, %rd143;
	mov.b64	{%r439, %r440}, %rd144;
	add.s32 	%r441, %r422, %r421;
	add.s32 	%r442, %r423, %r441;
	add.s32 	%r443, %r424, %r442;
	add.s32 	%r444, %r425, %r443;
	add.s32 	%r445, %r426, %r444;
	add.s32 	%r446, %r427, %r445;
	add.s32 	%r447, %r428, %r446;
	add.s32 	%r448, %r429, %r447;
	add.s32 	%r449, %r430, %r448;
	add.s32 	%r450, %r431, %r449;
	add.s32 	%r451, %r432, %r450;
	add.s32 	%r452, %r433, %r451;
	add.s32 	%r453, %r434, %r452;
	add.s32 	%r454, %r435, %r453;
	add.s32 	%r455, %r436, %r454;
	add.s32 	%r456, %r437, %r455;
	add.s32 	%r457, %r438, %r456;
	add.s32 	%r458, %r439, %r457;
	add.s32 	%r68, %r440, %r458;
	setp.lt.s64	%p51, %rd32, 10240;
	mov.u64 	%rd208, 5120;
	@%p51 bra 	BB39_52;

	mov.u64 	%rd207, 10240;
	mov.u64 	%rd208, 5120;

BB39_51:
	add.s64 	%rd22, %rd205, 20480;
	// inline asm
	ld.global.nc.v2.u64 {%rd151, %rd152}, [%rd22];
	// inline asm
	mov.b64	{%r460, %r461}, %rd151;
	mov.b64	{%r462, %r463}, %rd152;
	add.s64 	%rd156, %rd205, 24576;
	// inline asm
	ld.global.nc.v2.u64 {%rd154, %rd155}, [%rd156];
	// inline asm
	mov.b64	{%r464, %r465}, %rd154;
	mov.b64	{%r466, %r467}, %rd155;
	add.s64 	%rd159, %rd205, 28672;
	// inline asm
	ld.global.nc.v2.u64 {%rd157, %rd158}, [%rd159];
	// inline asm
	mov.b64	{%r468, %r469}, %rd157;
	mov.b64	{%r470, %r471}, %rd158;
	add.s64 	%rd162, %rd205, 32768;
	// inline asm
	ld.global.nc.v2.u64 {%rd160, %rd161}, [%rd162];
	// inline asm
	mov.b64	{%r472, %r473}, %rd160;
	mov.b64	{%r474, %r475}, %rd161;
	add.s64 	%rd165, %rd205, 36864;
	// inline asm
	ld.global.nc.v2.u64 {%rd163, %rd164}, [%rd165];
	// inline asm
	mov.b64	{%r476, %r477}, %rd163;
	mov.b64	{%r478, %r479}, %rd164;
	add.s32 	%r480, %r460, %r68;
	add.s32 	%r481, %r461, %r480;
	add.s32 	%r482, %r462, %r481;
	add.s32 	%r483, %r463, %r482;
	add.s32 	%r484, %r464, %r483;
	add.s32 	%r485, %r465, %r484;
	add.s32 	%r486, %r466, %r485;
	add.s32 	%r487, %r467, %r486;
	add.s32 	%r488, %r468, %r487;
	add.s32 	%r489, %r469, %r488;
	add.s32 	%r490, %r470, %r489;
	add.s32 	%r491, %r471, %r490;
	add.s32 	%r492, %r472, %r491;
	add.s32 	%r493, %r473, %r492;
	add.s32 	%r494, %r474, %r493;
	add.s32 	%r495, %r475, %r494;
	add.s32 	%r496, %r476, %r495;
	add.s32 	%r497, %r477, %r496;
	add.s32 	%r498, %r478, %r497;
	add.s32 	%r68, %r479, %r498;
	add.s64 	%rd208, %rd208, 5120;
	add.s64 	%rd207, %rd207, 5120;
	setp.le.s64	%p52, %rd207, %rd32;
	mov.u64 	%rd205, %rd22;
	@%p52 bra 	BB39_51;

BB39_52:
	setp.ge.s64	%p53, %rd208, %rd32;
	@%p53 bra 	BB39_53;

	sub.s64 	%rd166, %rd32, %rd208;
	cvt.u32.u64	%r69, %rd166;
	setp.ge.s32	%p54, %r746, %r69;
	@%p54 bra 	BB39_55;

	add.s32 	%r500, %r69, -1;
	sub.s32 	%r501, %r500, %r746;
	shr.u32 	%r502, %r501, 8;
	add.s32 	%r70, %r502, 1;
	and.b32  	%r71, %r70, 3;
	setp.eq.s32	%p55, %r71, 0;
	mov.u32 	%r733, 0;
	@%p55 bra 	BB39_57;

	setp.eq.s32	%p56, %r71, 1;
	@%p56 bra 	BB39_59;
	bra.uni 	BB39_60;

BB39_59:
	mov.u32 	%r726, %r746;
	bra.uni 	BB39_64;

BB39_29:
	mov.u32 	%r721, %r32;

BB39_39:
	// inline asm
	mov.u32 %r313, %laneid;
	// inline asm
	add.s32 	%r55, %r313, 2;
	add.s32 	%r56, %r313, 4;
	add.s32 	%r57, %r313, 8;
	add.s32 	%r58, %r313, 16;
	shr.s32 	%r314, %r746, 31;
	shr.u32 	%r315, %r314, 27;
	add.s32 	%r316, %r746, %r315;
	shr.s32 	%r59, %r316, 5;
	shl.b32 	%r317, %r59, 2;
	mov.u32 	%r318, _ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4_E12temp_storage;
	add.s32 	%r319, %r318, %r317;
	setp.gt.s32	%p27, %r29, 255;
	@%p27 bra 	BB39_44;
	bra.uni 	BB39_40;

BB39_44:
	mov.u32 	%r377, 1;
	mov.u32 	%r398, 31;
	mov.u32 	%r399, -1;
	// inline asm
	shfl.sync.down.b32 %r375, %r721, %r377, %r398, %r399;
	// inline asm
	add.s32 	%r400, %r313, 1;
	setp.lt.s32	%p43, %r400, 32;
	selp.b32	%r401, %r375, 0, %p43;
	add.s32 	%r381, %r401, %r721;
	mov.u32 	%r382, 2;
	// inline asm
	shfl.sync.down.b32 %r380, %r381, %r382, %r398, %r399;
	// inline asm
	setp.lt.s32	%p44, %r55, 32;
	selp.b32	%r402, %r380, 0, %p44;
	add.s32 	%r386, %r381, %r402;
	mov.u32 	%r387, 4;
	// inline asm
	shfl.sync.down.b32 %r385, %r386, %r387, %r398, %r399;
	// inline asm
	setp.lt.s32	%p45, %r56, 32;
	selp.b32	%r403, %r385, 0, %p45;
	add.s32 	%r391, %r386, %r403;
	mov.u32 	%r392, 8;
	// inline asm
	shfl.sync.down.b32 %r390, %r391, %r392, %r398, %r399;
	// inline asm
	setp.lt.s32	%p46, %r57, 32;
	selp.b32	%r404, %r390, 0, %p46;
	add.s32 	%r396, %r391, %r404;
	mov.u32 	%r397, 16;
	// inline asm
	shfl.sync.down.b32 %r395, %r396, %r397, %r398, %r399;
	// inline asm
	setp.lt.s32	%p47, %r58, 32;
	selp.b32	%r405, %r395, 0, %p47;
	add.s32 	%r747, %r396, %r405;
	setp.ne.s32	%p48, %r313, 0;
	@%p48 bra 	BB39_46;

	add.s32 	%r695, %r319, 8;
	st.shared.u32 	[%r695], %r747;

BB39_46:
	bar.sync 	0;
	setp.ne.s32	%p49, %r746, 0;
	@%p49 bra 	BB39_95;

	ld.shared.u32 	%r407, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+12];
	add.s32 	%r408, %r407, %r747;
	ld.shared.u32 	%r409, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+16];
	add.s32 	%r410, %r408, %r409;
	ld.shared.u32 	%r411, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+20];
	add.s32 	%r412, %r410, %r411;
	ld.shared.u32 	%r413, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+24];
	add.s32 	%r414, %r412, %r413;
	ld.shared.u32 	%r415, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+28];
	add.s32 	%r416, %r414, %r415;
	ld.shared.u32 	%r417, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+32];
	add.s32 	%r418, %r416, %r417;
	ld.shared.u32 	%r419, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+36];
	add.s32 	%r747, %r418, %r419;
	bra.uni 	BB39_94;

BB39_7:
	mov.u32 	%r709, %r6;
	bra.uni 	BB39_22;

BB39_40:
	shl.b32 	%r345, %r59, 5;
	add.s32 	%r346, %r345, 32;
	setp.gt.s32	%p28, %r346, %r29;
	add.s32 	%r347, %r29, -1;
	mov.u32 	%r344, -1;
	sub.s32 	%r348, %r347, %r345;
	selp.b32	%r343, %r348, 31, %p28;
	mov.u32 	%r322, 1;
	// inline asm
	shfl.sync.down.b32 %r320, %r721, %r322, %r343, %r344;
	// inline asm
	setp.lt.s32	%p29, %r313, %r343;
	selp.b32	%r349, %r320, 0, %p29;
	add.s32 	%r326, %r349, %r721;
	mov.u32 	%r327, 2;
	// inline asm
	shfl.sync.down.b32 %r325, %r326, %r327, %r343, %r344;
	// inline asm
	setp.gt.s32	%p30, %r55, %r343;
	selp.b32	%r350, 0, %r325, %p30;
	add.s32 	%r331, %r326, %r350;
	mov.u32 	%r332, 4;
	// inline asm
	shfl.sync.down.b32 %r330, %r331, %r332, %r343, %r344;
	// inline asm
	setp.gt.s32	%p31, %r56, %r343;
	selp.b32	%r351, 0, %r330, %p31;
	add.s32 	%r336, %r331, %r351;
	mov.u32 	%r337, 8;
	// inline asm
	shfl.sync.down.b32 %r335, %r336, %r337, %r343, %r344;
	// inline asm
	setp.gt.s32	%p32, %r57, %r343;
	selp.b32	%r352, 0, %r335, %p32;
	add.s32 	%r341, %r336, %r352;
	mov.u32 	%r342, 16;
	// inline asm
	shfl.sync.down.b32 %r340, %r341, %r342, %r343, %r344;
	// inline asm
	setp.gt.s32	%p33, %r58, %r343;
	selp.b32	%r353, 0, %r340, %p33;
	add.s32 	%r747, %r341, %r353;
	setp.ne.s32	%p34, %r313, 0;
	@%p34 bra 	BB39_42;

	add.s32 	%r694, %r319, 8;
	st.shared.u32 	[%r694], %r747;

BB39_42:
	bar.sync 	0;
	setp.ne.s32	%p35, %r746, 0;
	@%p35 bra 	BB39_95;

	setp.gt.s32	%p36, %r29, 32;
	ld.shared.u32 	%r355, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+12];
	selp.b32	%r356, %r355, 0, %p36;
	add.s32 	%r357, %r356, %r747;
	ld.shared.u32 	%r358, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+16];
	setp.gt.s32	%p37, %r29, 64;
	selp.b32	%r359, %r358, 0, %p37;
	add.s32 	%r360, %r357, %r359;
	ld.shared.u32 	%r361, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+20];
	setp.gt.s32	%p38, %r29, 96;
	selp.b32	%r362, %r361, 0, %p38;
	add.s32 	%r363, %r360, %r362;
	ld.shared.u32 	%r364, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+24];
	setp.gt.s32	%p39, %r29, 128;
	selp.b32	%r365, %r364, 0, %p39;
	add.s32 	%r366, %r363, %r365;
	ld.shared.u32 	%r367, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+28];
	setp.gt.s32	%p40, %r29, 160;
	selp.b32	%r368, %r367, 0, %p40;
	add.s32 	%r369, %r366, %r368;
	ld.shared.u32 	%r370, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+32];
	setp.gt.s32	%p41, %r29, 192;
	selp.b32	%r371, %r370, 0, %p41;
	add.s32 	%r372, %r369, %r371;
	ld.shared.u32 	%r373, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+36];
	setp.gt.s32	%p42, %r29, 224;
	selp.b32	%r374, %r373, 0, %p42;
	add.s32 	%r747, %r372, %r374;
	bra.uni 	BB39_94;

BB39_75:
	mov.u32 	%r745, %r95;

BB39_85:
	// inline asm
	mov.u32 %r586, %laneid;
	// inline asm
	add.s32 	%r118, %r586, 2;
	add.s32 	%r119, %r586, 4;
	add.s32 	%r120, %r586, 8;
	add.s32 	%r121, %r586, 16;
	shr.s32 	%r587, %r746, 31;
	shr.u32 	%r588, %r587, 27;
	add.s32 	%r589, %r746, %r588;
	shr.s32 	%r122, %r589, 5;
	shl.b32 	%r590, %r122, 2;
	mov.u32 	%r591, _ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4_E12temp_storage;
	add.s32 	%r592, %r591, %r590;
	setp.gt.s32	%p74, %r92, 255;
	@%p74 bra 	BB39_90;
	bra.uni 	BB39_86;

BB39_90:
	mov.u32 	%r650, 1;
	mov.u32 	%r671, 31;
	mov.u32 	%r672, -1;
	// inline asm
	shfl.sync.down.b32 %r648, %r745, %r650, %r671, %r672;
	// inline asm
	add.s32 	%r673, %r586, 1;
	setp.lt.s32	%p90, %r673, 32;
	selp.b32	%r674, %r648, 0, %p90;
	add.s32 	%r654, %r674, %r745;
	mov.u32 	%r655, 2;
	// inline asm
	shfl.sync.down.b32 %r653, %r654, %r655, %r671, %r672;
	// inline asm
	setp.lt.s32	%p91, %r118, 32;
	selp.b32	%r675, %r653, 0, %p91;
	add.s32 	%r659, %r654, %r675;
	mov.u32 	%r660, 4;
	// inline asm
	shfl.sync.down.b32 %r658, %r659, %r660, %r671, %r672;
	// inline asm
	setp.lt.s32	%p92, %r119, 32;
	selp.b32	%r676, %r658, 0, %p92;
	add.s32 	%r664, %r659, %r676;
	mov.u32 	%r665, 8;
	// inline asm
	shfl.sync.down.b32 %r663, %r664, %r665, %r671, %r672;
	// inline asm
	setp.lt.s32	%p93, %r120, 32;
	selp.b32	%r677, %r663, 0, %p93;
	add.s32 	%r669, %r664, %r677;
	mov.u32 	%r670, 16;
	// inline asm
	shfl.sync.down.b32 %r668, %r669, %r670, %r671, %r672;
	// inline asm
	setp.lt.s32	%p94, %r121, 32;
	selp.b32	%r678, %r668, 0, %p94;
	add.s32 	%r747, %r669, %r678;
	setp.ne.s32	%p95, %r586, 0;
	@%p95 bra 	BB39_92;

	add.s32 	%r697, %r592, 8;
	st.shared.u32 	[%r697], %r747;

BB39_92:
	bar.sync 	0;
	setp.ne.s32	%p96, %r746, 0;
	@%p96 bra 	BB39_95;

	ld.shared.u32 	%r680, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+12];
	add.s32 	%r681, %r680, %r747;
	ld.shared.u32 	%r682, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+16];
	add.s32 	%r683, %r681, %r682;
	ld.shared.u32 	%r684, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+20];
	add.s32 	%r685, %r683, %r684;
	ld.shared.u32 	%r686, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+24];
	add.s32 	%r687, %r685, %r686;
	ld.shared.u32 	%r688, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+28];
	add.s32 	%r689, %r687, %r688;
	ld.shared.u32 	%r690, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+32];
	add.s32 	%r691, %r689, %r690;
	ld.shared.u32 	%r692, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+36];
	add.s32 	%r747, %r691, %r692;
	bra.uni 	BB39_94;

BB39_53:
	mov.u32 	%r733, %r68;
	bra.uni 	BB39_68;

BB39_86:
	shl.b32 	%r618, %r122, 5;
	add.s32 	%r619, %r618, 32;
	setp.gt.s32	%p75, %r619, %r92;
	add.s32 	%r620, %r92, -1;
	mov.u32 	%r617, -1;
	sub.s32 	%r621, %r620, %r618;
	selp.b32	%r616, %r621, 31, %p75;
	mov.u32 	%r595, 1;
	// inline asm
	shfl.sync.down.b32 %r593, %r745, %r595, %r616, %r617;
	// inline asm
	setp.lt.s32	%p76, %r586, %r616;
	selp.b32	%r622, %r593, 0, %p76;
	add.s32 	%r599, %r622, %r745;
	mov.u32 	%r600, 2;
	// inline asm
	shfl.sync.down.b32 %r598, %r599, %r600, %r616, %r617;
	// inline asm
	setp.gt.s32	%p77, %r118, %r616;
	selp.b32	%r623, 0, %r598, %p77;
	add.s32 	%r604, %r599, %r623;
	mov.u32 	%r605, 4;
	// inline asm
	shfl.sync.down.b32 %r603, %r604, %r605, %r616, %r617;
	// inline asm
	setp.gt.s32	%p78, %r119, %r616;
	selp.b32	%r624, 0, %r603, %p78;
	add.s32 	%r609, %r604, %r624;
	mov.u32 	%r610, 8;
	// inline asm
	shfl.sync.down.b32 %r608, %r609, %r610, %r616, %r617;
	// inline asm
	setp.gt.s32	%p79, %r120, %r616;
	selp.b32	%r625, 0, %r608, %p79;
	add.s32 	%r614, %r609, %r625;
	mov.u32 	%r615, 16;
	// inline asm
	shfl.sync.down.b32 %r613, %r614, %r615, %r616, %r617;
	// inline asm
	setp.gt.s32	%p80, %r121, %r616;
	selp.b32	%r626, 0, %r613, %p80;
	add.s32 	%r747, %r614, %r626;
	setp.ne.s32	%p81, %r586, 0;
	@%p81 bra 	BB39_88;

	add.s32 	%r696, %r592, 8;
	st.shared.u32 	[%r696], %r747;

BB39_88:
	bar.sync 	0;
	setp.ne.s32	%p82, %r746, 0;
	@%p82 bra 	BB39_95;

	setp.gt.s32	%p83, %r92, 32;
	ld.shared.u32 	%r628, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+12];
	selp.b32	%r629, %r628, 0, %p83;
	add.s32 	%r630, %r629, %r747;
	ld.shared.u32 	%r631, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+16];
	setp.gt.s32	%p84, %r92, 64;
	selp.b32	%r632, %r631, 0, %p84;
	add.s32 	%r633, %r630, %r632;
	ld.shared.u32 	%r634, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+20];
	setp.gt.s32	%p85, %r92, 96;
	selp.b32	%r635, %r634, 0, %p85;
	add.s32 	%r636, %r633, %r635;
	ld.shared.u32 	%r637, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+24];
	setp.gt.s32	%p86, %r92, 128;
	selp.b32	%r638, %r637, 0, %p86;
	add.s32 	%r639, %r636, %r638;
	ld.shared.u32 	%r640, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+28];
	setp.gt.s32	%p87, %r92, 160;
	selp.b32	%r641, %r640, 0, %p87;
	add.s32 	%r642, %r639, %r641;
	ld.shared.u32 	%r643, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+32];
	setp.gt.s32	%p88, %r92, 192;
	selp.b32	%r644, %r643, 0, %p88;
	add.s32 	%r645, %r642, %r644;
	ld.shared.u32 	%r646, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+36];
	setp.gt.s32	%p89, %r92, 224;
	selp.b32	%r647, %r646, 0, %p89;
	add.s32 	%r747, %r645, %r647;
	bra.uni 	BB39_94;

BB39_9:
	mov.u32 	%r709, %r6;
	bra.uni 	BB39_22;

BB39_55:
	mov.u32 	%r733, %r68;
	bra.uni 	BB39_68;

BB39_11:
	mov.u32 	%r707, %r746;
	bra.uni 	BB39_19;

BB39_14:
	setp.eq.s32	%p10, %r9, 2;
	@%p10 bra 	BB39_15;
	bra.uni 	BB39_16;

BB39_15:
	mov.u32 	%r2, %r746;
	bra.uni 	BB39_17;

BB39_57:
	mov.u32 	%r731, %r746;
	bra.uni 	BB39_65;

BB39_60:
	setp.eq.s32	%p57, %r71, 2;
	@%p57 bra 	BB39_61;
	bra.uni 	BB39_62;

BB39_61:
	mov.u32 	%r724, %r746;
	bra.uni 	BB39_63;

BB39_16:
	add.s64 	%rd101, %rd2, %rd202;
	shl.b64 	%rd102, %rd101, 2;
	add.s64 	%rd100, %rd31, %rd102;
	// inline asm
	ld.global.nc.u32 %r230, [%rd100];
	// inline asm
	add.s32 	%r6, %r230, %r6;

BB39_17:
	cvt.s64.s32	%rd104, %r2;
	add.s64 	%rd105, %rd104, %rd202;
	shl.b64 	%rd106, %rd105, 2;
	add.s64 	%rd103, %rd31, %rd106;
	// inline asm
	ld.global.nc.u32 %r231, [%rd103];
	// inline asm
	add.s32 	%r6, %r231, %r6;
	add.s32 	%r702, %r2, 256;

BB39_18:
	cvt.s64.s32	%rd108, %r702;
	add.s64 	%rd109, %rd108, %rd202;
	shl.b64 	%rd110, %rd109, 2;
	add.s64 	%rd107, %rd31, %rd110;
	// inline asm
	ld.global.nc.u32 %r232, [%rd107];
	// inline asm
	add.s32 	%r6, %r232, %r6;
	add.s32 	%r707, %r702, 256;
	mov.u32 	%r709, %r6;

BB39_19:
	setp.lt.u32	%p11, %r8, 4;
	@%p11 bra 	BB39_22;

	cvt.s64.s32	%rd111, %r707;
	add.s64 	%rd112, %rd202, %rd111;
	shl.b64 	%rd113, %rd112, 2;
	add.s64 	%rd203, %rd31, %rd113;
	mov.u32 	%r709, %r6;

BB39_21:
	// inline asm
	ld.global.nc.u32 %r233, [%rd203];
	// inline asm
	add.s32 	%r237, %r233, %r709;
	add.s64 	%rd115, %rd203, 1024;
	// inline asm
	ld.global.nc.u32 %r234, [%rd115];
	// inline asm
	add.s32 	%r238, %r234, %r237;
	add.s64 	%rd116, %rd203, 2048;
	// inline asm
	ld.global.nc.u32 %r235, [%rd116];
	// inline asm
	add.s32 	%r239, %r235, %r238;
	add.s64 	%rd117, %rd203, 3072;
	// inline asm
	ld.global.nc.u32 %r236, [%rd117];
	// inline asm
	add.s32 	%r709, %r236, %r239;
	add.s64 	%rd203, %rd203, 4096;
	add.s32 	%r707, %r707, 1024;
	setp.lt.s32	%p12, %r707, %r7;
	@%p12 bra 	BB39_21;

BB39_22:
	// inline asm
	mov.u32 %r240, %laneid;
	// inline asm
	mov.u32 	%r243, 1;
	mov.u32 	%r264, 31;
	mov.u32 	%r265, -1;
	// inline asm
	shfl.sync.down.b32 %r241, %r709, %r243, %r264, %r265;
	// inline asm
	add.s32 	%r266, %r240, 1;
	setp.lt.s32	%p13, %r266, 32;
	selp.b32	%r267, %r241, 0, %p13;
	add.s32 	%r247, %r267, %r709;
	mov.u32 	%r248, 2;
	// inline asm
	shfl.sync.down.b32 %r246, %r247, %r248, %r264, %r265;
	// inline asm
	add.s32 	%r268, %r240, 2;
	setp.lt.s32	%p14, %r268, 32;
	selp.b32	%r269, %r246, 0, %p14;
	add.s32 	%r252, %r247, %r269;
	mov.u32 	%r253, 4;
	// inline asm
	shfl.sync.down.b32 %r251, %r252, %r253, %r264, %r265;
	// inline asm
	add.s32 	%r270, %r240, 4;
	setp.lt.s32	%p15, %r270, 32;
	selp.b32	%r271, %r251, 0, %p15;
	add.s32 	%r257, %r252, %r271;
	mov.u32 	%r258, 8;
	// inline asm
	shfl.sync.down.b32 %r256, %r257, %r258, %r264, %r265;
	// inline asm
	add.s32 	%r272, %r240, 8;
	setp.lt.s32	%p16, %r272, 32;
	selp.b32	%r273, %r256, 0, %p16;
	add.s32 	%r262, %r257, %r273;
	mov.u32 	%r263, 16;
	// inline asm
	shfl.sync.down.b32 %r261, %r262, %r263, %r264, %r265;
	// inline asm
	add.s32 	%r274, %r240, 16;
	setp.lt.s32	%p17, %r274, 32;
	selp.b32	%r275, %r261, 0, %p17;
	add.s32 	%r747, %r262, %r275;
	setp.ne.s32	%p18, %r240, 0;
	@%p18 bra 	BB39_24;

	shr.s32 	%r276, %r746, 31;
	shr.u32 	%r277, %r276, 27;
	add.s32 	%r278, %r746, %r277;
	shr.s32 	%r279, %r278, 5;
	shl.b32 	%r280, %r279, 2;
	mov.u32 	%r281, _ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4_E12temp_storage;
	add.s32 	%r282, %r281, %r280;
	st.shared.u32 	[%r282+8], %r747;

BB39_24:
	bar.sync 	0;
	setp.ne.s32	%p19, %r746, 0;
	@%p19 bra 	BB39_95;

	ld.shared.u32 	%r284, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+12];
	add.s32 	%r285, %r284, %r747;
	ld.shared.u32 	%r286, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+16];
	add.s32 	%r287, %r285, %r286;
	ld.shared.u32 	%r288, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+20];
	add.s32 	%r289, %r287, %r288;
	ld.shared.u32 	%r290, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+24];
	add.s32 	%r291, %r289, %r290;
	ld.shared.u32 	%r292, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+28];
	add.s32 	%r293, %r291, %r292;
	ld.shared.u32 	%r294, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+32];
	add.s32 	%r295, %r293, %r294;
	ld.shared.u32 	%r296, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+36];
	add.s32 	%r747, %r295, %r296;
	bra.uni 	BB39_94;

BB39_62:
	cvt.s64.s32	%rd168, %r746;
	add.s64 	%rd169, %rd168, %rd208;
	shl.b64 	%rd170, %rd169, 2;
	add.s64 	%rd167, %rd31, %rd170;
	// inline asm
	ld.global.nc.u32 %r503, [%rd167];
	// inline asm
	add.s32 	%r68, %r503, %r68;
	add.s32 	%r724, %r746, 256;

BB39_63:
	cvt.s64.s32	%rd172, %r724;
	add.s64 	%rd173, %rd172, %rd208;
	shl.b64 	%rd174, %rd173, 2;
	add.s64 	%rd171, %rd31, %rd174;
	// inline asm
	ld.global.nc.u32 %r504, [%rd171];
	// inline asm
	add.s32 	%r68, %r504, %r68;
	add.s32 	%r726, %r724, 256;

BB39_64:
	cvt.s64.s32	%rd176, %r726;
	add.s64 	%rd177, %rd176, %rd208;
	shl.b64 	%rd178, %rd177, 2;
	add.s64 	%rd175, %rd31, %rd178;
	// inline asm
	ld.global.nc.u32 %r505, [%rd175];
	// inline asm
	add.s32 	%r68, %r505, %r68;
	add.s32 	%r731, %r726, 256;
	mov.u32 	%r733, %r68;

BB39_65:
	setp.lt.u32	%p58, %r70, 4;
	@%p58 bra 	BB39_68;

	cvt.s64.s32	%rd179, %r731;
	add.s64 	%rd180, %rd208, %rd179;
	shl.b64 	%rd181, %rd180, 2;
	add.s64 	%rd209, %rd31, %rd181;
	mov.u32 	%r733, %r68;

BB39_67:
	// inline asm
	ld.global.nc.u32 %r506, [%rd209];
	// inline asm
	add.s32 	%r510, %r506, %r733;
	add.s64 	%rd183, %rd209, 1024;
	// inline asm
	ld.global.nc.u32 %r507, [%rd183];
	// inline asm
	add.s32 	%r511, %r507, %r510;
	add.s64 	%rd184, %rd209, 2048;
	// inline asm
	ld.global.nc.u32 %r508, [%rd184];
	// inline asm
	add.s32 	%r512, %r508, %r511;
	add.s64 	%rd185, %rd209, 3072;
	// inline asm
	ld.global.nc.u32 %r509, [%rd185];
	// inline asm
	add.s32 	%r733, %r509, %r512;
	add.s64 	%rd209, %rd209, 4096;
	add.s32 	%r731, %r731, 1024;
	setp.lt.s32	%p59, %r731, %r69;
	@%p59 bra 	BB39_67;

BB39_68:
	// inline asm
	mov.u32 %r513, %laneid;
	// inline asm
	mov.u32 	%r516, 1;
	mov.u32 	%r537, 31;
	mov.u32 	%r538, -1;
	// inline asm
	shfl.sync.down.b32 %r514, %r733, %r516, %r537, %r538;
	// inline asm
	add.s32 	%r539, %r513, 1;
	setp.lt.s32	%p60, %r539, 32;
	selp.b32	%r540, %r514, 0, %p60;
	add.s32 	%r520, %r540, %r733;
	mov.u32 	%r521, 2;
	// inline asm
	shfl.sync.down.b32 %r519, %r520, %r521, %r537, %r538;
	// inline asm
	add.s32 	%r541, %r513, 2;
	setp.lt.s32	%p61, %r541, 32;
	selp.b32	%r542, %r519, 0, %p61;
	add.s32 	%r525, %r520, %r542;
	mov.u32 	%r526, 4;
	// inline asm
	shfl.sync.down.b32 %r524, %r525, %r526, %r537, %r538;
	// inline asm
	add.s32 	%r543, %r513, 4;
	setp.lt.s32	%p62, %r543, 32;
	selp.b32	%r544, %r524, 0, %p62;
	add.s32 	%r530, %r525, %r544;
	mov.u32 	%r531, 8;
	// inline asm
	shfl.sync.down.b32 %r529, %r530, %r531, %r537, %r538;
	// inline asm
	add.s32 	%r545, %r513, 8;
	setp.lt.s32	%p63, %r545, 32;
	selp.b32	%r546, %r529, 0, %p63;
	add.s32 	%r535, %r530, %r546;
	mov.u32 	%r536, 16;
	// inline asm
	shfl.sync.down.b32 %r534, %r535, %r536, %r537, %r538;
	// inline asm
	add.s32 	%r547, %r513, 16;
	setp.lt.s32	%p64, %r547, 32;
	selp.b32	%r548, %r534, 0, %p64;
	add.s32 	%r747, %r535, %r548;
	setp.ne.s32	%p65, %r513, 0;
	@%p65 bra 	BB39_70;

	shr.s32 	%r549, %r746, 31;
	shr.u32 	%r550, %r549, 27;
	add.s32 	%r551, %r746, %r550;
	shr.s32 	%r552, %r551, 5;
	shl.b32 	%r553, %r552, 2;
	mov.u32 	%r554, _ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4_E12temp_storage;
	add.s32 	%r555, %r554, %r553;
	st.shared.u32 	[%r555+8], %r747;

BB39_70:
	bar.sync 	0;
	setp.ne.s32	%p66, %r746, 0;
	@%p66 bra 	BB39_95;

	ld.shared.u32 	%r557, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+12];
	add.s32 	%r558, %r557, %r747;
	ld.shared.u32 	%r559, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+16];
	add.s32 	%r560, %r558, %r559;
	ld.shared.u32 	%r561, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+20];
	add.s32 	%r562, %r560, %r561;
	ld.shared.u32 	%r563, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+24];
	add.s32 	%r564, %r562, %r563;
	ld.shared.u32 	%r565, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+28];
	add.s32 	%r566, %r564, %r565;
	ld.shared.u32 	%r567, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+32];
	add.s32 	%r568, %r566, %r567;
	ld.shared.u32 	%r569, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIjjlN6thrust4plusIjEEE9Policy600EPjS7_lS4_jEEvT0_T1_T2_T3_T4_E12temp_storage+36];
	add.s32 	%r747, %r568, %r569;

BB39_94:
	mov.u32 	%r746, 0;

BB39_95:
	setp.ne.s32	%p97, %r746, 0;
	@%p97 bra 	BB39_99;

	add.s32 	%r693, %r747, %r130;
	st.global.u32 	[%rd1], %r693;

BB39_99:
	ret;
}

	// .weak	_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_dEEvT0_T1_T2_T3_T4_
.weak .entry _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_dEEvT0_T1_T2_T3_T4_(
	.param .align 8 .b8 _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_dEEvT0_T1_T2_T3_T4__param_0[8],
	.param .u64 _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_dEEvT0_T1_T2_T3_T4__param_1,
	.param .u32 _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_dEEvT0_T1_T2_T3_T4__param_2,
	.param .align 1 .b8 _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_dEEvT0_T1_T2_T3_T4__param_3[1],
	.param .f64 _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_dEEvT0_T1_T2_T3_T4__param_4
)
.maxntid 256, 1, 1
.minnctapersm 1
{
	.reg .pred 	%p<121>;
	.reg .b32 	%r<295>;
	.reg .f64 	%fd<221>;
	.reg .b64 	%rd<139>;


	ld.param.u64 	%rd12, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_dEEvT0_T1_T2_T3_T4__param_0];
	ld.param.u64 	%rd13, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_dEEvT0_T1_T2_T3_T4__param_1];
	ld.param.u32 	%r66, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_dEEvT0_T1_T2_T3_T4__param_2];
	ld.param.f64 	%fd73, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_dEEvT0_T1_T2_T3_T4__param_4];
	cvta.to.global.u64 	%rd1, %rd13;
	mov.u32 	%r1, %tid.x;
	setp.eq.s32	%p1, %r66, 0;
	@%p1 bra 	BB40_90;

	setp.lt.s32	%p2, %r66, 2560;
	@%p2 bra 	BB40_33;
	bra.uni 	BB40_2;

BB40_33:
	setp.ge.s32	%p57, %r1, %r66;
	mov.u32 	%r29, %r1;
	@%p57 bra 	BB40_35;

	mul.wide.s32 	%rd91, %r1, 8;
	add.s64 	%rd92, %rd12, %rd91;
	cvta.to.global.u64 	%rd93, %rd92;
	ld.global.f64 	%fd27, [%rd93];
	add.s32 	%r29, %r1, 256;

BB40_35:
	setp.ge.s32	%p58, %r29, %r66;
	@%p58 bra 	BB40_36;

	add.s32 	%r149, %r66, -1;
	sub.s32 	%r150, %r149, %r29;
	shr.u32 	%r151, %r150, 8;
	add.s32 	%r30, %r151, 1;
	and.b32  	%r31, %r30, 3;
	setp.eq.s32	%p59, %r31, 0;
	mov.f64 	%fd203, 0d0000000000000000;
	@%p59 bra 	BB40_43;

	setp.eq.s32	%p60, %r31, 1;
	@%p60 bra 	BB40_42;

	setp.eq.s32	%p61, %r31, 2;
	@%p61 bra 	BB40_41;

	mul.wide.s32 	%rd94, %r29, 8;
	add.s64 	%rd95, %rd12, %rd94;
	cvta.to.global.u64 	%rd96, %rd95;
	ld.global.f64 	%fd142, [%rd96];
	setp.lt.f64	%p62, %fd27, %fd142;
	selp.f64	%fd27, %fd142, %fd27, %p62;
	add.s32 	%r29, %r29, 256;

BB40_41:
	mul.wide.s32 	%rd97, %r29, 8;
	add.s64 	%rd98, %rd12, %rd97;
	cvta.to.global.u64 	%rd99, %rd98;
	ld.global.f64 	%fd143, [%rd99];
	setp.lt.f64	%p63, %fd27, %fd143;
	selp.f64	%fd27, %fd143, %fd27, %p63;
	add.s32 	%r29, %r29, 256;

BB40_42:
	mul.wide.s32 	%rd100, %r29, 8;
	add.s64 	%rd101, %rd12, %rd100;
	cvta.to.global.u64 	%rd102, %rd101;
	ld.global.f64 	%fd144, [%rd102];
	setp.lt.f64	%p64, %fd27, %fd144;
	selp.f64	%fd27, %fd144, %fd27, %p64;
	add.s32 	%r29, %r29, 256;
	mov.f64 	%fd203, %fd27;

BB40_43:
	setp.lt.u32	%p65, %r30, 4;
	@%p65 bra 	BB40_46;

	mul.wide.s32 	%rd103, %r29, 8;
	add.s64 	%rd138, %rd12, %rd103;
	mov.f64 	%fd203, %fd27;

BB40_45:
	cvta.to.global.u64 	%rd104, %rd138;
	ld.global.f64 	%fd145, [%rd104];
	setp.lt.f64	%p66, %fd203, %fd145;
	selp.f64	%fd146, %fd145, %fd203, %p66;
	add.s64 	%rd105, %rd138, 2048;
	cvta.to.global.u64 	%rd106, %rd105;
	ld.global.f64 	%fd147, [%rd106];
	setp.lt.f64	%p67, %fd146, %fd147;
	selp.f64	%fd148, %fd147, %fd146, %p67;
	add.s64 	%rd107, %rd138, 4096;
	cvta.to.global.u64 	%rd108, %rd107;
	ld.global.f64 	%fd149, [%rd108];
	setp.lt.f64	%p68, %fd148, %fd149;
	selp.f64	%fd150, %fd149, %fd148, %p68;
	add.s64 	%rd109, %rd138, 6144;
	cvta.to.global.u64 	%rd110, %rd109;
	ld.global.f64 	%fd151, [%rd110];
	setp.lt.f64	%p69, %fd150, %fd151;
	selp.f64	%fd203, %fd151, %fd150, %p69;
	add.s64 	%rd138, %rd138, 8192;
	add.s32 	%r29, %r29, 1024;
	setp.lt.s32	%p70, %r29, %r66;
	@%p70 bra 	BB40_45;
	bra.uni 	BB40_46;

BB40_90:
	setp.ne.s32	%p120, %r1, 0;
	@%p120 bra 	BB40_92;

	st.global.f64 	[%rd1], %fd73;
	bra.uni 	BB40_92;

BB40_2:
	mul.wide.s32 	%rd14, %r1, 8;
	add.s64 	%rd136, %rd12, %rd14;
	cvta.to.global.u64 	%rd16, %rd136;
	add.s32 	%r2, %r1, 256;
	mul.wide.s32 	%rd17, %r2, 8;
	add.s64 	%rd18, %rd12, %rd17;
	cvta.to.global.u64 	%rd19, %rd18;
	add.s32 	%r68, %r1, 512;
	mul.wide.s32 	%rd20, %r68, 8;
	add.s64 	%rd21, %rd12, %rd20;
	cvta.to.global.u64 	%rd22, %rd21;
	add.s32 	%r69, %r1, 768;
	mul.wide.s32 	%rd23, %r69, 8;
	add.s64 	%rd24, %rd12, %rd23;
	cvta.to.global.u64 	%rd25, %rd24;
	add.s32 	%r70, %r1, 1024;
	mul.wide.s32 	%rd26, %r70, 8;
	add.s64 	%rd27, %rd12, %rd26;
	cvta.to.global.u64 	%rd28, %rd27;
	add.s32 	%r71, %r1, 1280;
	mul.wide.s32 	%rd29, %r71, 8;
	add.s64 	%rd30, %rd12, %rd29;
	cvta.to.global.u64 	%rd31, %rd30;
	add.s32 	%r72, %r1, 1536;
	mul.wide.s32 	%rd32, %r72, 8;
	add.s64 	%rd33, %rd12, %rd32;
	cvta.to.global.u64 	%rd34, %rd33;
	add.s32 	%r73, %r1, 1792;
	mul.wide.s32 	%rd35, %r73, 8;
	add.s64 	%rd36, %rd12, %rd35;
	cvta.to.global.u64 	%rd37, %rd36;
	add.s32 	%r74, %r1, 2048;
	mul.wide.s32 	%rd38, %r74, 8;
	add.s64 	%rd39, %rd12, %rd38;
	cvta.to.global.u64 	%rd40, %rd39;
	add.s32 	%r75, %r1, 2304;
	mul.wide.s32 	%rd41, %r75, 8;
	add.s64 	%rd42, %rd12, %rd41;
	cvta.to.global.u64 	%rd43, %rd42;
	ld.global.f64 	%fd74, [%rd19];
	ld.global.f64 	%fd75, [%rd16];
	setp.lt.f64	%p3, %fd75, %fd74;
	selp.f64	%fd76, %fd74, %fd75, %p3;
	ld.global.f64 	%fd77, [%rd22];
	setp.lt.f64	%p4, %fd76, %fd77;
	selp.f64	%fd78, %fd77, %fd76, %p4;
	ld.global.f64 	%fd79, [%rd25];
	setp.lt.f64	%p5, %fd78, %fd79;
	selp.f64	%fd80, %fd79, %fd78, %p5;
	ld.global.f64 	%fd81, [%rd28];
	setp.lt.f64	%p6, %fd80, %fd81;
	selp.f64	%fd82, %fd81, %fd80, %p6;
	ld.global.f64 	%fd83, [%rd31];
	setp.lt.f64	%p7, %fd82, %fd83;
	selp.f64	%fd84, %fd83, %fd82, %p7;
	ld.global.f64 	%fd85, [%rd34];
	setp.lt.f64	%p8, %fd84, %fd85;
	selp.f64	%fd86, %fd85, %fd84, %p8;
	ld.global.f64 	%fd87, [%rd37];
	setp.lt.f64	%p9, %fd86, %fd87;
	selp.f64	%fd88, %fd87, %fd86, %p9;
	ld.global.f64 	%fd89, [%rd40];
	setp.lt.f64	%p10, %fd88, %fd89;
	selp.f64	%fd90, %fd89, %fd88, %p10;
	ld.global.f64 	%fd91, [%rd43];
	setp.lt.f64	%p11, %fd90, %fd91;
	selp.f64	%fd4, %fd91, %fd90, %p11;
	setp.lt.s32	%p12, %r66, 5120;
	mov.u32 	%r6, 2560;
	@%p12 bra 	BB40_6;

	mov.u32 	%r284, 0;

BB40_4:
	mov.u32 	%r3, %r284;
	add.s64 	%rd5, %rd136, 20480;
	cvta.to.global.u64 	%rd45, %rd5;
	add.s64 	%rd46, %rd136, 22528;
	cvta.to.global.u64 	%rd47, %rd46;
	add.s64 	%rd48, %rd136, 24576;
	cvta.to.global.u64 	%rd49, %rd48;
	add.s64 	%rd50, %rd136, 26624;
	cvta.to.global.u64 	%rd51, %rd50;
	add.s64 	%rd52, %rd136, 28672;
	cvta.to.global.u64 	%rd53, %rd52;
	add.s64 	%rd54, %rd136, 30720;
	cvta.to.global.u64 	%rd55, %rd54;
	add.s64 	%rd56, %rd136, 32768;
	cvta.to.global.u64 	%rd57, %rd56;
	add.s64 	%rd58, %rd136, 34816;
	cvta.to.global.u64 	%rd59, %rd58;
	add.s64 	%rd60, %rd136, 36864;
	cvta.to.global.u64 	%rd61, %rd60;
	add.s64 	%rd62, %rd136, 38912;
	cvta.to.global.u64 	%rd63, %rd62;
	ld.global.f64 	%fd92, [%rd45];
	setp.lt.f64	%p13, %fd4, %fd92;
	selp.f64	%fd93, %fd92, %fd4, %p13;
	ld.global.f64 	%fd94, [%rd47];
	setp.lt.f64	%p14, %fd93, %fd94;
	selp.f64	%fd95, %fd94, %fd93, %p14;
	ld.global.f64 	%fd96, [%rd49];
	setp.lt.f64	%p15, %fd95, %fd96;
	selp.f64	%fd97, %fd96, %fd95, %p15;
	ld.global.f64 	%fd98, [%rd51];
	setp.lt.f64	%p16, %fd97, %fd98;
	selp.f64	%fd99, %fd98, %fd97, %p16;
	ld.global.f64 	%fd100, [%rd53];
	setp.lt.f64	%p17, %fd99, %fd100;
	selp.f64	%fd101, %fd100, %fd99, %p17;
	ld.global.f64 	%fd102, [%rd55];
	setp.lt.f64	%p18, %fd101, %fd102;
	selp.f64	%fd103, %fd102, %fd101, %p18;
	ld.global.f64 	%fd104, [%rd57];
	setp.lt.f64	%p19, %fd103, %fd104;
	selp.f64	%fd105, %fd104, %fd103, %p19;
	ld.global.f64 	%fd106, [%rd59];
	setp.lt.f64	%p20, %fd105, %fd106;
	selp.f64	%fd107, %fd106, %fd105, %p20;
	ld.global.f64 	%fd108, [%rd61];
	setp.lt.f64	%p21, %fd107, %fd108;
	selp.f64	%fd109, %fd108, %fd107, %p21;
	ld.global.f64 	%fd110, [%rd63];
	setp.lt.f64	%p22, %fd109, %fd110;
	selp.f64	%fd4, %fd110, %fd109, %p22;
	add.s32 	%r284, %r3, 2560;
	add.s32 	%r77, %r3, 7680;
	setp.le.s32	%p23, %r77, %r66;
	mov.u64 	%rd136, %rd5;
	@%p23 bra 	BB40_4;

	add.s32 	%r274, %r3, 2560;
	add.s32 	%r6, %r274, 2560;

BB40_6:
	setp.ge.s32	%p24, %r6, %r66;
	@%p24 bra 	BB40_7;

	mov.u32 	%r280, %tid.x;
	sub.s32 	%r7, %r66, %r6;
	setp.ge.s32	%p25, %r280, %r7;
	@%p25 bra 	BB40_9;

	mov.u32 	%r289, %tid.x;
	add.s32 	%r78, %r66, -1;
	sub.s32 	%r79, %r78, %r289;
	sub.s32 	%r80, %r79, %r6;
	shr.u32 	%r81, %r80, 8;
	add.s32 	%r8, %r81, 1;
	and.b32  	%r9, %r8, 3;
	setp.eq.s32	%p26, %r9, 0;
	mov.f64 	%fd203, 0d0000000000000000;
	@%p26 bra 	BB40_16;

	mov.u32 	%r287, %tid.x;
	setp.eq.s32	%p27, %r9, 1;
	@%p27 bra 	BB40_15;

	mov.u32 	%r286, %tid.x;
	setp.eq.s32	%p28, %r9, 2;
	@%p28 bra 	BB40_14;

	ld.param.u64 	%rd132, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_dEEvT0_T1_T2_T3_T4__param_0];
	mov.u32 	%r276, %tid.x;
	add.s32 	%r286, %r276, 256;
	add.s32 	%r82, %r276, %r6;
	mul.wide.s32 	%rd64, %r82, 8;
	add.s64 	%rd65, %rd132, %rd64;
	cvta.to.global.u64 	%rd66, %rd65;
	ld.global.f64 	%fd112, [%rd66];
	setp.lt.f64	%p29, %fd4, %fd112;
	selp.f64	%fd4, %fd112, %fd4, %p29;

BB40_14:
	ld.param.u64 	%rd133, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_dEEvT0_T1_T2_T3_T4__param_0];
	add.s32 	%r83, %r286, %r6;
	mul.wide.s32 	%rd67, %r83, 8;
	add.s64 	%rd68, %rd133, %rd67;
	cvta.to.global.u64 	%rd69, %rd68;
	ld.global.f64 	%fd113, [%rd69];
	setp.lt.f64	%p30, %fd4, %fd113;
	selp.f64	%fd4, %fd113, %fd4, %p30;
	add.s32 	%r287, %r286, 256;

BB40_15:
	ld.param.u64 	%rd134, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_dEEvT0_T1_T2_T3_T4__param_0];
	add.s32 	%r84, %r287, %r6;
	mul.wide.s32 	%rd70, %r84, 8;
	add.s64 	%rd71, %rd134, %rd70;
	cvta.to.global.u64 	%rd72, %rd71;
	ld.global.f64 	%fd114, [%rd72];
	setp.lt.f64	%p31, %fd4, %fd114;
	selp.f64	%fd4, %fd114, %fd4, %p31;
	add.s32 	%r289, %r287, 256;
	mov.f64 	%fd203, %fd4;

BB40_16:
	setp.lt.u32	%p32, %r8, 4;
	@%p32 bra 	BB40_19;

	ld.param.u64 	%rd135, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_dEEvT0_T1_T2_T3_T4__param_0];
	add.s32 	%r85, %r289, %r6;
	mul.wide.s32 	%rd73, %r85, 8;
	add.s64 	%rd137, %rd135, %rd73;
	mov.f64 	%fd203, %fd4;

BB40_18:
	cvta.to.global.u64 	%rd74, %rd137;
	ld.global.f64 	%fd115, [%rd74];
	setp.lt.f64	%p33, %fd203, %fd115;
	selp.f64	%fd116, %fd115, %fd203, %p33;
	add.s64 	%rd75, %rd137, 2048;
	cvta.to.global.u64 	%rd76, %rd75;
	ld.global.f64 	%fd117, [%rd76];
	setp.lt.f64	%p34, %fd116, %fd117;
	selp.f64	%fd118, %fd117, %fd116, %p34;
	add.s64 	%rd77, %rd137, 4096;
	cvta.to.global.u64 	%rd78, %rd77;
	ld.global.f64 	%fd119, [%rd78];
	setp.lt.f64	%p35, %fd118, %fd119;
	selp.f64	%fd120, %fd119, %fd118, %p35;
	add.s64 	%rd79, %rd137, 6144;
	cvta.to.global.u64 	%rd80, %rd79;
	ld.global.f64 	%fd121, [%rd80];
	setp.lt.f64	%p36, %fd120, %fd121;
	selp.f64	%fd203, %fd121, %fd120, %p36;
	add.s64 	%rd137, %rd137, 8192;
	add.s32 	%r289, %r289, 1024;
	setp.lt.s32	%p37, %r289, %r7;
	@%p37 bra 	BB40_18;
	bra.uni 	BB40_19;

BB40_36:
	mov.f64 	%fd203, %fd27;

BB40_46:
	// inline asm
	mov.u32 %r152, %laneid;
	// inline asm
	mov.b64 	 %rd111, %fd203;
	mov.b64	{%r41, %r42}, %rd111;
	shr.s32 	%r153, %r1, 31;
	shr.u32 	%r154, %r153, 27;
	add.s32 	%r155, %r1, %r154;
	shr.s32 	%r43, %r155, 5;
	shl.b32 	%r156, %r43, 3;
	mov.u32 	%r157, _ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_dEEvT0_T1_T2_T3_T4_E12temp_storage;
	add.s32 	%r158, %r157, %r156;
	setp.gt.s32	%p71, %r66, 255;
	@%p71 bra 	BB40_74;
	bra.uni 	BB40_47;

BB40_74:
	mov.u32 	%r224, 1;
	mov.u32 	%r225, 31;
	mov.u32 	%r226, -1;
	// inline asm
	shfl.sync.down.b32 %r217, %r41, %r224, %r225, %r226;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r222, %r42, %r224, %r225, %r226;
	// inline asm
	add.s32 	%r227, %r152, 1;
	setp.gt.s32	%p99, %r227, 31;
	@%p99 bra 	BB40_76;

	mov.b64	%rd121, {%r217, %r222};
	mov.b64 	 %fd164, %rd121;
	setp.lt.f64	%p100, %fd203, %fd164;
	selp.f64	%fd203, %fd164, %fd203, %p100;

BB40_76:
	mov.b64 	 %rd122, %fd203;
	mov.u32 	%r235, 2;
	mov.b64	{%r229, %r234}, %rd122;
	// inline asm
	shfl.sync.down.b32 %r228, %r229, %r235, %r225, %r226;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r233, %r234, %r235, %r225, %r226;
	// inline asm
	add.s32 	%r238, %r152, 2;
	setp.gt.s32	%p101, %r238, 31;
	@%p101 bra 	BB40_78;

	mov.b64	%rd123, {%r228, %r233};
	mov.b64 	 %fd165, %rd123;
	setp.lt.f64	%p102, %fd203, %fd165;
	selp.f64	%fd203, %fd165, %fd203, %p102;

BB40_78:
	mov.b64 	 %rd124, %fd203;
	mov.u32 	%r246, 4;
	mov.b64	{%r240, %r245}, %rd124;
	// inline asm
	shfl.sync.down.b32 %r239, %r240, %r246, %r225, %r226;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r244, %r245, %r246, %r225, %r226;
	// inline asm
	add.s32 	%r249, %r152, 4;
	setp.gt.s32	%p103, %r249, 31;
	@%p103 bra 	BB40_80;

	mov.b64	%rd125, {%r239, %r244};
	mov.b64 	 %fd166, %rd125;
	setp.lt.f64	%p104, %fd203, %fd166;
	selp.f64	%fd203, %fd166, %fd203, %p104;

BB40_80:
	mov.b64 	 %rd126, %fd203;
	mov.u32 	%r257, 8;
	mov.b64	{%r251, %r256}, %rd126;
	// inline asm
	shfl.sync.down.b32 %r250, %r251, %r257, %r225, %r226;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r255, %r256, %r257, %r225, %r226;
	// inline asm
	add.s32 	%r260, %r152, 8;
	setp.gt.s32	%p105, %r260, 31;
	@%p105 bra 	BB40_82;

	mov.b64	%rd127, {%r250, %r255};
	mov.b64 	 %fd167, %rd127;
	setp.lt.f64	%p106, %fd203, %fd167;
	selp.f64	%fd203, %fd167, %fd203, %p106;

BB40_82:
	mov.b64 	 %rd128, %fd203;
	mov.u32 	%r268, 16;
	mov.b64	{%r262, %r267}, %rd128;
	// inline asm
	shfl.sync.down.b32 %r261, %r262, %r268, %r225, %r226;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r266, %r267, %r268, %r225, %r226;
	// inline asm
	add.s32 	%r271, %r152, 16;
	setp.gt.s32	%p107, %r271, 31;
	@%p107 bra 	BB40_84;

	mov.b64	%rd129, {%r261, %r266};
	mov.b64 	 %fd168, %rd129;
	setp.lt.f64	%p108, %fd203, %fd168;
	selp.f64	%fd203, %fd168, %fd203, %p108;

BB40_84:
	setp.ne.s32	%p109, %r152, 0;
	@%p109 bra 	BB40_86;

	add.s32 	%r273, %r158, 8;
	st.shared.f64 	[%r273], %fd203;

BB40_86:
	bar.sync 	0;
	setp.ne.s32	%p110, %r1, 0;
	@%p110 bra 	BB40_88;

	ld.shared.f64 	%fd169, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+16];
	setp.lt.f64	%p111, %fd203, %fd169;
	selp.f64	%fd170, %fd169, %fd203, %p111;
	ld.shared.f64 	%fd171, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+24];
	setp.lt.f64	%p112, %fd170, %fd171;
	selp.f64	%fd172, %fd171, %fd170, %p112;
	ld.shared.f64 	%fd173, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+32];
	setp.lt.f64	%p113, %fd172, %fd173;
	selp.f64	%fd174, %fd173, %fd172, %p113;
	ld.shared.f64 	%fd175, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+40];
	setp.lt.f64	%p114, %fd174, %fd175;
	selp.f64	%fd176, %fd175, %fd174, %p114;
	ld.shared.f64 	%fd177, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+48];
	setp.lt.f64	%p115, %fd176, %fd177;
	selp.f64	%fd178, %fd177, %fd176, %p115;
	ld.shared.f64 	%fd179, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+56];
	setp.lt.f64	%p116, %fd178, %fd179;
	selp.f64	%fd180, %fd179, %fd178, %p116;
	ld.shared.f64 	%fd181, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+64];
	setp.lt.f64	%p117, %fd180, %fd181;
	selp.f64	%fd203, %fd181, %fd180, %p117;
	bra.uni 	BB40_88;

BB40_7:
	mov.f64 	%fd203, %fd4;
	bra.uni 	BB40_19;

BB40_47:
	shl.b32 	%r169, %r43, 5;
	add.s32 	%r170, %r169, 32;
	setp.gt.s32	%p72, %r170, %r66;
	add.s32 	%r171, %r66, -1;
	mov.u32 	%r168, -1;
	sub.s32 	%r172, %r171, %r169;
	selp.b32	%r167, %r172, 31, %p72;
	mov.u32 	%r166, 1;
	// inline asm
	shfl.sync.down.b32 %r159, %r41, %r166, %r167, %r168;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r164, %r42, %r166, %r167, %r168;
	// inline asm
	setp.ge.s32	%p73, %r152, %r167;
	@%p73 bra 	BB40_49;

	mov.b64	%rd112, {%r159, %r164};
	mov.b64 	 %fd152, %rd112;
	setp.lt.f64	%p74, %fd203, %fd152;
	selp.f64	%fd203, %fd152, %fd203, %p74;

BB40_49:
	mov.b64 	 %rd113, %fd203;
	mov.u32 	%r180, 2;
	mov.b64	{%r174, %r179}, %rd113;
	// inline asm
	shfl.sync.down.b32 %r173, %r174, %r180, %r167, %r168;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r178, %r179, %r180, %r167, %r168;
	// inline asm
	add.s32 	%r183, %r152, 2;
	setp.gt.s32	%p75, %r183, %r167;
	@%p75 bra 	BB40_51;

	mov.b64	%rd114, {%r173, %r178};
	mov.b64 	 %fd153, %rd114;
	setp.lt.f64	%p76, %fd203, %fd153;
	selp.f64	%fd203, %fd153, %fd203, %p76;

BB40_51:
	mov.b64 	 %rd115, %fd203;
	mov.u32 	%r191, 4;
	mov.b64	{%r185, %r190}, %rd115;
	// inline asm
	shfl.sync.down.b32 %r184, %r185, %r191, %r167, %r168;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r189, %r190, %r191, %r167, %r168;
	// inline asm
	add.s32 	%r194, %r152, 4;
	setp.gt.s32	%p77, %r194, %r167;
	@%p77 bra 	BB40_53;

	mov.b64	%rd116, {%r184, %r189};
	mov.b64 	 %fd154, %rd116;
	setp.lt.f64	%p78, %fd203, %fd154;
	selp.f64	%fd203, %fd154, %fd203, %p78;

BB40_53:
	mov.b64 	 %rd117, %fd203;
	mov.u32 	%r202, 8;
	mov.b64	{%r196, %r201}, %rd117;
	// inline asm
	shfl.sync.down.b32 %r195, %r196, %r202, %r167, %r168;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r200, %r201, %r202, %r167, %r168;
	// inline asm
	add.s32 	%r205, %r152, 8;
	setp.gt.s32	%p79, %r205, %r167;
	@%p79 bra 	BB40_55;

	mov.b64	%rd118, {%r195, %r200};
	mov.b64 	 %fd155, %rd118;
	setp.lt.f64	%p80, %fd203, %fd155;
	selp.f64	%fd203, %fd155, %fd203, %p80;

BB40_55:
	mov.b64 	 %rd119, %fd203;
	mov.u32 	%r213, 16;
	mov.b64	{%r207, %r212}, %rd119;
	// inline asm
	shfl.sync.down.b32 %r206, %r207, %r213, %r167, %r168;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r211, %r212, %r213, %r167, %r168;
	// inline asm
	add.s32 	%r216, %r152, 16;
	setp.gt.s32	%p81, %r216, %r167;
	@%p81 bra 	BB40_57;

	mov.b64	%rd120, {%r206, %r211};
	mov.b64 	 %fd156, %rd120;
	setp.lt.f64	%p82, %fd203, %fd156;
	selp.f64	%fd203, %fd156, %fd203, %p82;

BB40_57:
	setp.ne.s32	%p83, %r152, 0;
	@%p83 bra 	BB40_59;

	add.s32 	%r272, %r158, 8;
	st.shared.f64 	[%r272], %fd203;

BB40_59:
	bar.sync 	0;
	setp.ne.s32	%p84, %r1, 0;
	@%p84 bra 	BB40_88;

	setp.lt.s32	%p85, %r66, 33;
	@%p85 bra 	BB40_62;

	ld.shared.f64 	%fd157, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+16];
	setp.lt.f64	%p86, %fd203, %fd157;
	selp.f64	%fd203, %fd157, %fd203, %p86;

BB40_62:
	setp.lt.s32	%p87, %r66, 65;
	@%p87 bra 	BB40_64;

	ld.shared.f64 	%fd158, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+24];
	setp.lt.f64	%p88, %fd203, %fd158;
	selp.f64	%fd203, %fd158, %fd203, %p88;

BB40_64:
	setp.lt.s32	%p89, %r66, 97;
	@%p89 bra 	BB40_66;

	ld.shared.f64 	%fd159, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+32];
	setp.lt.f64	%p90, %fd203, %fd159;
	selp.f64	%fd203, %fd159, %fd203, %p90;

BB40_66:
	setp.lt.s32	%p91, %r66, 129;
	@%p91 bra 	BB40_68;

	ld.shared.f64 	%fd160, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+40];
	setp.lt.f64	%p92, %fd203, %fd160;
	selp.f64	%fd203, %fd160, %fd203, %p92;

BB40_68:
	setp.lt.s32	%p93, %r66, 161;
	@%p93 bra 	BB40_70;

	ld.shared.f64 	%fd161, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+48];
	setp.lt.f64	%p94, %fd203, %fd161;
	selp.f64	%fd203, %fd161, %fd203, %p94;

BB40_70:
	setp.lt.s32	%p95, %r66, 193;
	@%p95 bra 	BB40_72;

	ld.shared.f64 	%fd162, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+56];
	setp.lt.f64	%p96, %fd203, %fd162;
	selp.f64	%fd203, %fd162, %fd203, %p96;

BB40_72:
	setp.lt.s32	%p97, %r66, 225;
	@%p97 bra 	BB40_88;

	ld.shared.f64 	%fd163, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+64];
	setp.lt.f64	%p98, %fd203, %fd163;
	selp.f64	%fd203, %fd163, %fd203, %p98;
	bra.uni 	BB40_88;

BB40_9:
	mov.f64 	%fd203, %fd4;

BB40_19:
	// inline asm
	mov.u32 %r86, %laneid;
	// inline asm
	mov.b64 	 %rd81, %fd203;
	mov.u32 	%r94, 1;
	mov.u32 	%r95, 31;
	mov.u32 	%r96, -1;
	mov.b64	{%r88, %r93}, %rd81;
	// inline asm
	shfl.sync.down.b32 %r87, %r88, %r94, %r95, %r96;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r92, %r93, %r94, %r95, %r96;
	// inline asm
	add.s32 	%r97, %r86, 1;
	setp.gt.s32	%p38, %r97, 31;
	@%p38 bra 	BB40_21;

	mov.b64	%rd82, {%r87, %r92};
	mov.b64 	 %fd122, %rd82;
	setp.lt.f64	%p39, %fd203, %fd122;
	selp.f64	%fd203, %fd122, %fd203, %p39;

BB40_21:
	mov.b64 	 %rd83, %fd203;
	mov.u32 	%r105, 2;
	mov.b64	{%r99, %r104}, %rd83;
	// inline asm
	shfl.sync.down.b32 %r98, %r99, %r105, %r95, %r96;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r103, %r104, %r105, %r95, %r96;
	// inline asm
	add.s32 	%r108, %r86, 2;
	setp.gt.s32	%p40, %r108, 31;
	@%p40 bra 	BB40_23;

	mov.b64	%rd84, {%r98, %r103};
	mov.b64 	 %fd123, %rd84;
	setp.lt.f64	%p41, %fd203, %fd123;
	selp.f64	%fd203, %fd123, %fd203, %p41;

BB40_23:
	mov.b64 	 %rd85, %fd203;
	mov.u32 	%r116, 4;
	mov.b64	{%r110, %r115}, %rd85;
	// inline asm
	shfl.sync.down.b32 %r109, %r110, %r116, %r95, %r96;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r114, %r115, %r116, %r95, %r96;
	// inline asm
	add.s32 	%r119, %r86, 4;
	setp.gt.s32	%p42, %r119, 31;
	@%p42 bra 	BB40_25;

	mov.b64	%rd86, {%r109, %r114};
	mov.b64 	 %fd124, %rd86;
	setp.lt.f64	%p43, %fd203, %fd124;
	selp.f64	%fd203, %fd124, %fd203, %p43;

BB40_25:
	mov.b64 	 %rd87, %fd203;
	mov.u32 	%r127, 8;
	mov.b64	{%r121, %r126}, %rd87;
	// inline asm
	shfl.sync.down.b32 %r120, %r121, %r127, %r95, %r96;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r125, %r126, %r127, %r95, %r96;
	// inline asm
	add.s32 	%r130, %r86, 8;
	setp.gt.s32	%p44, %r130, 31;
	@%p44 bra 	BB40_27;

	mov.b64	%rd88, {%r120, %r125};
	mov.b64 	 %fd125, %rd88;
	setp.lt.f64	%p45, %fd203, %fd125;
	selp.f64	%fd203, %fd125, %fd203, %p45;

BB40_27:
	mov.b64 	 %rd89, %fd203;
	mov.u32 	%r138, 16;
	mov.b64	{%r132, %r137}, %rd89;
	// inline asm
	shfl.sync.down.b32 %r131, %r132, %r138, %r95, %r96;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r136, %r137, %r138, %r95, %r96;
	// inline asm
	add.s32 	%r141, %r86, 16;
	setp.gt.s32	%p46, %r141, 31;
	@%p46 bra 	BB40_29;

	mov.b64	%rd90, {%r131, %r136};
	mov.b64 	 %fd126, %rd90;
	setp.lt.f64	%p47, %fd203, %fd126;
	selp.f64	%fd203, %fd126, %fd203, %p47;

BB40_29:
	setp.ne.s32	%p48, %r86, 0;
	@%p48 bra 	BB40_31;

	mov.u32 	%r279, %tid.x;
	shr.s32 	%r142, %r279, 31;
	shr.u32 	%r143, %r142, 27;
	add.s32 	%r144, %r279, %r143;
	shr.s32 	%r145, %r144, 5;
	shl.b32 	%r146, %r145, 3;
	mov.u32 	%r147, _ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_dEEvT0_T1_T2_T3_T4_E12temp_storage;
	add.s32 	%r148, %r147, %r146;
	st.shared.f64 	[%r148+8], %fd203;

BB40_31:
	bar.sync 	0;
	mov.u32 	%r277, %tid.x;
	setp.ne.s32	%p49, %r277, 0;
	@%p49 bra 	BB40_88;

	ld.shared.f64 	%fd127, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+16];
	setp.lt.f64	%p50, %fd203, %fd127;
	selp.f64	%fd128, %fd127, %fd203, %p50;
	ld.shared.f64 	%fd129, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+24];
	setp.lt.f64	%p51, %fd128, %fd129;
	selp.f64	%fd130, %fd129, %fd128, %p51;
	ld.shared.f64 	%fd131, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+32];
	setp.lt.f64	%p52, %fd130, %fd131;
	selp.f64	%fd132, %fd131, %fd130, %p52;
	ld.shared.f64 	%fd133, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+40];
	setp.lt.f64	%p53, %fd132, %fd133;
	selp.f64	%fd134, %fd133, %fd132, %p53;
	ld.shared.f64 	%fd135, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+48];
	setp.lt.f64	%p54, %fd134, %fd135;
	selp.f64	%fd136, %fd135, %fd134, %p54;
	ld.shared.f64 	%fd137, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+56];
	setp.lt.f64	%p55, %fd136, %fd137;
	selp.f64	%fd138, %fd137, %fd136, %p55;
	ld.shared.f64 	%fd139, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+64];
	setp.lt.f64	%p56, %fd138, %fd139;
	selp.f64	%fd203, %fd139, %fd138, %p56;

BB40_88:
	mov.u32 	%r278, %tid.x;
	setp.ne.s32	%p118, %r278, 0;
	@%p118 bra 	BB40_92;

	ld.param.u64 	%rd131, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_dEEvT0_T1_T2_T3_T4__param_1];
	cvta.to.global.u64 	%rd130, %rd131;
	ld.param.f64 	%fd183, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_dEEvT0_T1_T2_T3_T4__param_4];
	setp.gt.f64	%p119, %fd203, %fd183;
	selp.f64	%fd182, %fd203, %fd183, %p119;
	st.global.f64 	[%rd130], %fd182;

BB40_92:
	ret;
}

	// .weak	_ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_
.weak .entry _ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_(
	.param .align 8 .b8 _ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3__param_0[8],
	.param .u64 _ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3__param_1,
	.param .u32 _ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3__param_2,
	.param .align 4 .b8 _ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3__param_3[40],
	.param .align 1 .b8 _ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3__param_4[1]
)
.maxntid 256, 1, 1
{
	.reg .pred 	%p<118>;
	.reg .b32 	%r<302>;
	.reg .f64 	%fd<218>;
	.reg .b64 	%rd<128>;


	ld.param.u64 	%rd1, [_ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3__param_0];
	ld.param.u32 	%r4, [_ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3__param_3+20];
	ld.param.u32 	%r72, [_ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3__param_3+24];
	mul.lo.s32 	%r1, %r72, 2560;
	mov.u32 	%r2, %ctaid.x;
	mul.lo.s32 	%r3, %r2, 2560;
	add.s32 	%r73, %r3, 2560;
	setp.gt.s32	%p1, %r73, %r4;
	mov.u32 	%r301, %tid.x;
	@%p1 bra 	BB41_30;
	bra.uni 	BB41_1;

BB41_30:
	sub.s32 	%r32, %r4, %r3;
	setp.ge.s32	%p56, %r301, %r32;
	mov.u32 	%r34, %r301;
	@%p56 bra 	BB41_32;

	add.s32 	%r148, %r301, %r3;
	mul.wide.s32 	%rd83, %r148, 8;
	add.s64 	%rd84, %rd1, %rd83;
	cvta.to.global.u64 	%rd85, %rd84;
	ld.global.f64 	%fd27, [%rd85];
	add.s32 	%r34, %r301, 256;

BB41_32:
	setp.ge.s32	%p57, %r34, %r32;
	@%p57 bra 	BB41_33;

	add.s32 	%r149, %r4, -1;
	sub.s32 	%r150, %r149, %r34;
	mad.lo.s32 	%r151, %r2, -2560, %r150;
	shr.u32 	%r152, %r151, 8;
	add.s32 	%r35, %r152, 1;
	and.b32  	%r36, %r35, 3;
	setp.eq.s32	%p58, %r36, 0;
	mov.f64 	%fd200, 0d0000000000000000;
	@%p58 bra 	BB41_40;

	setp.eq.s32	%p59, %r36, 1;
	@%p59 bra 	BB41_39;

	setp.eq.s32	%p60, %r36, 2;
	@%p60 bra 	BB41_38;

	add.s32 	%r153, %r34, %r3;
	mul.wide.s32 	%rd86, %r153, 8;
	add.s64 	%rd87, %rd1, %rd86;
	cvta.to.global.u64 	%rd88, %rd87;
	ld.global.f64 	%fd141, [%rd88];
	setp.lt.f64	%p61, %fd27, %fd141;
	selp.f64	%fd27, %fd141, %fd27, %p61;
	add.s32 	%r34, %r34, 256;

BB41_38:
	add.s32 	%r154, %r34, %r3;
	mul.wide.s32 	%rd89, %r154, 8;
	add.s64 	%rd90, %rd1, %rd89;
	cvta.to.global.u64 	%rd91, %rd90;
	ld.global.f64 	%fd142, [%rd91];
	setp.lt.f64	%p62, %fd27, %fd142;
	selp.f64	%fd27, %fd142, %fd27, %p62;
	add.s32 	%r34, %r34, 256;

BB41_39:
	add.s32 	%r155, %r34, %r3;
	mul.wide.s32 	%rd92, %r155, 8;
	add.s64 	%rd93, %rd1, %rd92;
	cvta.to.global.u64 	%rd94, %rd93;
	ld.global.f64 	%fd143, [%rd94];
	setp.lt.f64	%p63, %fd27, %fd143;
	selp.f64	%fd27, %fd143, %fd27, %p63;
	add.s32 	%r34, %r34, 256;
	mov.f64 	%fd200, %fd27;

BB41_40:
	setp.lt.u32	%p64, %r35, 4;
	@%p64 bra 	BB41_43;

	mad.lo.s32 	%r156, %r2, 2560, %r34;
	mul.wide.s32 	%rd95, %r156, 8;
	add.s64 	%rd127, %rd1, %rd95;
	mov.f64 	%fd200, %fd27;

BB41_42:
	cvta.to.global.u64 	%rd96, %rd127;
	ld.global.f64 	%fd144, [%rd96];
	setp.lt.f64	%p65, %fd200, %fd144;
	selp.f64	%fd145, %fd144, %fd200, %p65;
	add.s64 	%rd97, %rd127, 2048;
	cvta.to.global.u64 	%rd98, %rd97;
	ld.global.f64 	%fd146, [%rd98];
	setp.lt.f64	%p66, %fd145, %fd146;
	selp.f64	%fd147, %fd146, %fd145, %p66;
	add.s64 	%rd99, %rd127, 4096;
	cvta.to.global.u64 	%rd100, %rd99;
	ld.global.f64 	%fd148, [%rd100];
	setp.lt.f64	%p67, %fd147, %fd148;
	selp.f64	%fd149, %fd148, %fd147, %p67;
	add.s64 	%rd101, %rd127, 6144;
	cvta.to.global.u64 	%rd102, %rd101;
	ld.global.f64 	%fd150, [%rd102];
	setp.lt.f64	%p68, %fd149, %fd150;
	selp.f64	%fd200, %fd150, %fd149, %p68;
	add.s64 	%rd127, %rd127, 8192;
	add.s32 	%r34, %r34, 1024;
	setp.lt.s32	%p69, %r34, %r32;
	@%p69 bra 	BB41_42;
	bra.uni 	BB41_43;

BB41_1:
	cvt.s64.s32	%rd10, %r3;
	cvt.s64.s32	%rd2, %r301;
	add.s64 	%rd11, %rd2, %rd10;
	shl.b64 	%rd12, %rd11, 3;
	add.s64 	%rd13, %rd12, %rd1;
	cvta.to.global.u64 	%rd14, %rd13;
	add.s64 	%rd15, %rd13, 2048;
	cvta.to.global.u64 	%rd16, %rd15;
	add.s64 	%rd17, %rd13, 4096;
	cvta.to.global.u64 	%rd18, %rd17;
	add.s64 	%rd19, %rd13, 6144;
	cvta.to.global.u64 	%rd20, %rd19;
	add.s64 	%rd21, %rd13, 8192;
	cvta.to.global.u64 	%rd22, %rd21;
	add.s64 	%rd23, %rd13, 10240;
	cvta.to.global.u64 	%rd24, %rd23;
	add.s64 	%rd25, %rd13, 12288;
	cvta.to.global.u64 	%rd26, %rd25;
	add.s64 	%rd27, %rd13, 14336;
	cvta.to.global.u64 	%rd28, %rd27;
	add.s64 	%rd29, %rd13, 16384;
	cvta.to.global.u64 	%rd30, %rd29;
	add.s64 	%rd31, %rd13, 18432;
	cvta.to.global.u64 	%rd32, %rd31;
	ld.global.f64 	%fd73, [%rd16];
	ld.global.f64 	%fd74, [%rd14];
	setp.lt.f64	%p2, %fd74, %fd73;
	selp.f64	%fd75, %fd73, %fd74, %p2;
	ld.global.f64 	%fd76, [%rd18];
	setp.lt.f64	%p3, %fd75, %fd76;
	selp.f64	%fd77, %fd76, %fd75, %p3;
	ld.global.f64 	%fd78, [%rd20];
	setp.lt.f64	%p4, %fd77, %fd78;
	selp.f64	%fd79, %fd78, %fd77, %p4;
	ld.global.f64 	%fd80, [%rd22];
	setp.lt.f64	%p5, %fd79, %fd80;
	selp.f64	%fd81, %fd80, %fd79, %p5;
	ld.global.f64 	%fd82, [%rd24];
	setp.lt.f64	%p6, %fd81, %fd82;
	selp.f64	%fd83, %fd82, %fd81, %p6;
	ld.global.f64 	%fd84, [%rd26];
	setp.lt.f64	%p7, %fd83, %fd84;
	selp.f64	%fd85, %fd84, %fd83, %p7;
	ld.global.f64 	%fd86, [%rd28];
	setp.lt.f64	%p8, %fd85, %fd86;
	selp.f64	%fd87, %fd86, %fd85, %p8;
	ld.global.f64 	%fd88, [%rd30];
	setp.lt.f64	%p9, %fd87, %fd88;
	selp.f64	%fd89, %fd88, %fd87, %p9;
	ld.global.f64 	%fd90, [%rd32];
	setp.lt.f64	%p10, %fd89, %fd90;
	selp.f64	%fd4, %fd90, %fd89, %p10;
	add.s32 	%r291, %r3, %r1;
	add.s32 	%r74, %r291, 2560;
	setp.gt.s32	%p11, %r74, %r4;
	@%p11 bra 	BB41_3;

BB41_2:
	cvt.s64.s32	%rd33, %r291;
	add.s64 	%rd34, %rd2, %rd33;
	shl.b64 	%rd35, %rd34, 3;
	add.s64 	%rd36, %rd35, %rd1;
	cvta.to.global.u64 	%rd37, %rd36;
	add.s64 	%rd38, %rd36, 2048;
	cvta.to.global.u64 	%rd39, %rd38;
	add.s64 	%rd40, %rd36, 4096;
	cvta.to.global.u64 	%rd41, %rd40;
	add.s64 	%rd42, %rd36, 6144;
	cvta.to.global.u64 	%rd43, %rd42;
	add.s64 	%rd44, %rd36, 8192;
	cvta.to.global.u64 	%rd45, %rd44;
	add.s64 	%rd46, %rd36, 10240;
	cvta.to.global.u64 	%rd47, %rd46;
	add.s64 	%rd48, %rd36, 12288;
	cvta.to.global.u64 	%rd49, %rd48;
	add.s64 	%rd50, %rd36, 14336;
	cvta.to.global.u64 	%rd51, %rd50;
	add.s64 	%rd52, %rd36, 16384;
	cvta.to.global.u64 	%rd53, %rd52;
	add.s64 	%rd54, %rd36, 18432;
	cvta.to.global.u64 	%rd55, %rd54;
	ld.global.f64 	%fd91, [%rd37];
	setp.lt.f64	%p12, %fd4, %fd91;
	selp.f64	%fd92, %fd91, %fd4, %p12;
	ld.global.f64 	%fd93, [%rd39];
	setp.lt.f64	%p13, %fd92, %fd93;
	selp.f64	%fd94, %fd93, %fd92, %p13;
	ld.global.f64 	%fd95, [%rd41];
	setp.lt.f64	%p14, %fd94, %fd95;
	selp.f64	%fd96, %fd95, %fd94, %p14;
	ld.global.f64 	%fd97, [%rd43];
	setp.lt.f64	%p15, %fd96, %fd97;
	selp.f64	%fd98, %fd97, %fd96, %p15;
	ld.global.f64 	%fd99, [%rd45];
	setp.lt.f64	%p16, %fd98, %fd99;
	selp.f64	%fd100, %fd99, %fd98, %p16;
	ld.global.f64 	%fd101, [%rd47];
	setp.lt.f64	%p17, %fd100, %fd101;
	selp.f64	%fd102, %fd101, %fd100, %p17;
	ld.global.f64 	%fd103, [%rd49];
	setp.lt.f64	%p18, %fd102, %fd103;
	selp.f64	%fd104, %fd103, %fd102, %p18;
	ld.global.f64 	%fd105, [%rd51];
	setp.lt.f64	%p19, %fd104, %fd105;
	selp.f64	%fd106, %fd105, %fd104, %p19;
	ld.global.f64 	%fd107, [%rd53];
	setp.lt.f64	%p20, %fd106, %fd107;
	selp.f64	%fd108, %fd107, %fd106, %p20;
	ld.global.f64 	%fd109, [%rd55];
	setp.lt.f64	%p21, %fd108, %fd109;
	selp.f64	%fd4, %fd109, %fd108, %p21;
	add.s32 	%r291, %r291, %r1;
	add.s32 	%r75, %r291, 2560;
	setp.le.s32	%p22, %r75, %r4;
	@%p22 bra 	BB41_2;

BB41_3:
	setp.le.s32	%p23, %r4, %r291;
	@%p23 bra 	BB41_4;

	mov.u32 	%r285, %tid.x;
	sub.s32 	%r10, %r4, %r291;
	setp.ge.s32	%p24, %r285, %r10;
	@%p24 bra 	BB41_6;

	mov.u32 	%r295, %tid.x;
	add.s32 	%r76, %r4, -1;
	sub.s32 	%r77, %r76, %r295;
	sub.s32 	%r78, %r77, %r291;
	shr.u32 	%r79, %r78, 8;
	add.s32 	%r11, %r79, 1;
	and.b32  	%r12, %r11, 3;
	setp.eq.s32	%p25, %r12, 0;
	mov.f64 	%fd200, 0d0000000000000000;
	@%p25 bra 	BB41_13;

	mov.u32 	%r293, %tid.x;
	setp.eq.s32	%p26, %r12, 1;
	@%p26 bra 	BB41_12;

	mov.u32 	%r292, %tid.x;
	setp.eq.s32	%p27, %r12, 2;
	@%p27 bra 	BB41_11;

	mov.u32 	%r289, %tid.x;
	add.s32 	%r80, %r289, %r291;
	mul.wide.s32 	%rd56, %r80, 8;
	add.s64 	%rd57, %rd1, %rd56;
	cvta.to.global.u64 	%rd58, %rd57;
	ld.global.f64 	%fd111, [%rd58];
	setp.lt.f64	%p28, %fd4, %fd111;
	selp.f64	%fd4, %fd111, %fd4, %p28;
	add.s32 	%r292, %r289, 256;

BB41_11:
	add.s32 	%r81, %r292, %r291;
	mul.wide.s32 	%rd59, %r81, 8;
	add.s64 	%rd60, %rd1, %rd59;
	cvta.to.global.u64 	%rd61, %rd60;
	ld.global.f64 	%fd112, [%rd61];
	setp.lt.f64	%p29, %fd4, %fd112;
	selp.f64	%fd4, %fd112, %fd4, %p29;
	add.s32 	%r293, %r292, 256;

BB41_12:
	add.s32 	%r82, %r293, %r291;
	mul.wide.s32 	%rd62, %r82, 8;
	add.s64 	%rd63, %rd1, %rd62;
	cvta.to.global.u64 	%rd64, %rd63;
	ld.global.f64 	%fd113, [%rd64];
	setp.lt.f64	%p30, %fd4, %fd113;
	selp.f64	%fd4, %fd113, %fd4, %p30;
	add.s32 	%r295, %r293, 256;
	mov.f64 	%fd200, %fd4;

BB41_13:
	setp.lt.u32	%p31, %r11, 4;
	@%p31 bra 	BB41_16;

	add.s32 	%r83, %r295, %r291;
	mul.wide.s32 	%rd65, %r83, 8;
	add.s64 	%rd126, %rd1, %rd65;
	mov.f64 	%fd200, %fd4;

BB41_15:
	cvta.to.global.u64 	%rd66, %rd126;
	ld.global.f64 	%fd114, [%rd66];
	setp.lt.f64	%p32, %fd200, %fd114;
	selp.f64	%fd115, %fd114, %fd200, %p32;
	add.s64 	%rd67, %rd126, 2048;
	cvta.to.global.u64 	%rd68, %rd67;
	ld.global.f64 	%fd116, [%rd68];
	setp.lt.f64	%p33, %fd115, %fd116;
	selp.f64	%fd117, %fd116, %fd115, %p33;
	add.s64 	%rd69, %rd126, 4096;
	cvta.to.global.u64 	%rd70, %rd69;
	ld.global.f64 	%fd118, [%rd70];
	setp.lt.f64	%p34, %fd117, %fd118;
	selp.f64	%fd119, %fd118, %fd117, %p34;
	add.s64 	%rd71, %rd126, 6144;
	cvta.to.global.u64 	%rd72, %rd71;
	ld.global.f64 	%fd120, [%rd72];
	setp.lt.f64	%p35, %fd119, %fd120;
	selp.f64	%fd200, %fd120, %fd119, %p35;
	add.s64 	%rd126, %rd126, 8192;
	add.s32 	%r295, %r295, 1024;
	setp.lt.s32	%p36, %r295, %r10;
	@%p36 bra 	BB41_15;
	bra.uni 	BB41_16;

BB41_33:
	mov.f64 	%fd200, %fd27;

BB41_43:
	// inline asm
	mov.u32 %r157, %laneid;
	// inline asm
	mov.b64 	 %rd103, %fd200;
	mov.b64	{%r46, %r47}, %rd103;
	shr.s32 	%r158, %r301, 31;
	shr.u32 	%r159, %r158, 27;
	add.s32 	%r160, %r301, %r159;
	shr.s32 	%r48, %r160, 5;
	shl.b32 	%r161, %r48, 3;
	mov.u32 	%r162, _ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage;
	add.s32 	%r163, %r162, %r161;
	setp.gt.s32	%p70, %r32, 255;
	@%p70 bra 	BB41_71;
	bra.uni 	BB41_44;

BB41_71:
	mov.u32 	%r231, 1;
	mov.u32 	%r232, 31;
	mov.u32 	%r233, -1;
	// inline asm
	shfl.sync.down.b32 %r224, %r46, %r231, %r232, %r233;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r229, %r47, %r231, %r232, %r233;
	// inline asm
	add.s32 	%r234, %r157, 1;
	setp.gt.s32	%p98, %r234, 31;
	@%p98 bra 	BB41_73;

	mov.b64	%rd113, {%r224, %r229};
	mov.b64 	 %fd163, %rd113;
	setp.lt.f64	%p99, %fd200, %fd163;
	selp.f64	%fd200, %fd163, %fd200, %p99;

BB41_73:
	mov.b64 	 %rd114, %fd200;
	mov.u32 	%r242, 2;
	mov.b64	{%r236, %r241}, %rd114;
	// inline asm
	shfl.sync.down.b32 %r235, %r236, %r242, %r232, %r233;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r240, %r241, %r242, %r232, %r233;
	// inline asm
	add.s32 	%r245, %r157, 2;
	setp.gt.s32	%p100, %r245, 31;
	@%p100 bra 	BB41_75;

	mov.b64	%rd115, {%r235, %r240};
	mov.b64 	 %fd164, %rd115;
	setp.lt.f64	%p101, %fd200, %fd164;
	selp.f64	%fd200, %fd164, %fd200, %p101;

BB41_75:
	mov.b64 	 %rd116, %fd200;
	mov.u32 	%r253, 4;
	mov.b64	{%r247, %r252}, %rd116;
	// inline asm
	shfl.sync.down.b32 %r246, %r247, %r253, %r232, %r233;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r251, %r252, %r253, %r232, %r233;
	// inline asm
	add.s32 	%r256, %r157, 4;
	setp.gt.s32	%p102, %r256, 31;
	@%p102 bra 	BB41_77;

	mov.b64	%rd117, {%r246, %r251};
	mov.b64 	 %fd165, %rd117;
	setp.lt.f64	%p103, %fd200, %fd165;
	selp.f64	%fd200, %fd165, %fd200, %p103;

BB41_77:
	mov.b64 	 %rd118, %fd200;
	mov.u32 	%r264, 8;
	mov.b64	{%r258, %r263}, %rd118;
	// inline asm
	shfl.sync.down.b32 %r257, %r258, %r264, %r232, %r233;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r262, %r263, %r264, %r232, %r233;
	// inline asm
	add.s32 	%r267, %r157, 8;
	setp.gt.s32	%p104, %r267, 31;
	@%p104 bra 	BB41_79;

	mov.b64	%rd119, {%r257, %r262};
	mov.b64 	 %fd166, %rd119;
	setp.lt.f64	%p105, %fd200, %fd166;
	selp.f64	%fd200, %fd166, %fd200, %p105;

BB41_79:
	mov.b64 	 %rd120, %fd200;
	mov.u32 	%r275, 16;
	mov.b64	{%r269, %r274}, %rd120;
	// inline asm
	shfl.sync.down.b32 %r268, %r269, %r275, %r232, %r233;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r273, %r274, %r275, %r232, %r233;
	// inline asm
	add.s32 	%r278, %r157, 16;
	setp.gt.s32	%p106, %r278, 31;
	@%p106 bra 	BB41_81;

	mov.b64	%rd121, {%r268, %r273};
	mov.b64 	 %fd167, %rd121;
	setp.lt.f64	%p107, %fd200, %fd167;
	selp.f64	%fd200, %fd167, %fd200, %p107;

BB41_81:
	setp.ne.s32	%p108, %r157, 0;
	@%p108 bra 	BB41_83;

	add.s32 	%r281, %r163, 8;
	st.shared.f64 	[%r281], %fd200;

BB41_83:
	bar.sync 	0;
	setp.ne.s32	%p109, %r301, 0;
	@%p109 bra 	BB41_86;

	ld.shared.f64 	%fd168, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+16];
	setp.lt.f64	%p110, %fd200, %fd168;
	selp.f64	%fd169, %fd168, %fd200, %p110;
	ld.shared.f64 	%fd170, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+24];
	setp.lt.f64	%p111, %fd169, %fd170;
	selp.f64	%fd171, %fd170, %fd169, %p111;
	ld.shared.f64 	%fd172, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+32];
	setp.lt.f64	%p112, %fd171, %fd172;
	selp.f64	%fd173, %fd172, %fd171, %p112;
	ld.shared.f64 	%fd174, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+40];
	setp.lt.f64	%p113, %fd173, %fd174;
	selp.f64	%fd175, %fd174, %fd173, %p113;
	ld.shared.f64 	%fd176, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+48];
	setp.lt.f64	%p114, %fd175, %fd176;
	selp.f64	%fd177, %fd176, %fd175, %p114;
	ld.shared.f64 	%fd178, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+56];
	setp.lt.f64	%p115, %fd177, %fd178;
	selp.f64	%fd179, %fd178, %fd177, %p115;
	ld.shared.f64 	%fd180, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+64];
	setp.lt.f64	%p116, %fd179, %fd180;
	selp.f64	%fd200, %fd180, %fd179, %p116;
	bra.uni 	BB41_85;

BB41_4:
	mov.f64 	%fd200, %fd4;
	bra.uni 	BB41_16;

BB41_44:
	shl.b32 	%r174, %r48, 5;
	add.s32 	%r175, %r174, 32;
	setp.gt.s32	%p71, %r175, %r32;
	add.s32 	%r176, %r32, -1;
	mov.u32 	%r173, -1;
	sub.s32 	%r177, %r176, %r174;
	selp.b32	%r172, %r177, 31, %p71;
	mov.u32 	%r171, 1;
	// inline asm
	shfl.sync.down.b32 %r164, %r46, %r171, %r172, %r173;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r169, %r47, %r171, %r172, %r173;
	// inline asm
	setp.ge.s32	%p72, %r157, %r172;
	@%p72 bra 	BB41_46;

	mov.b64	%rd104, {%r164, %r169};
	mov.b64 	 %fd151, %rd104;
	setp.lt.f64	%p73, %fd200, %fd151;
	selp.f64	%fd200, %fd151, %fd200, %p73;

BB41_46:
	mov.b64 	 %rd105, %fd200;
	mov.u32 	%r185, 2;
	mov.b64	{%r179, %r184}, %rd105;
	// inline asm
	shfl.sync.down.b32 %r178, %r179, %r185, %r172, %r173;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r183, %r184, %r185, %r172, %r173;
	// inline asm
	add.s32 	%r188, %r157, 2;
	setp.gt.s32	%p74, %r188, %r172;
	@%p74 bra 	BB41_48;

	mov.b64	%rd106, {%r178, %r183};
	mov.b64 	 %fd152, %rd106;
	setp.lt.f64	%p75, %fd200, %fd152;
	selp.f64	%fd200, %fd152, %fd200, %p75;

BB41_48:
	mov.b64 	 %rd107, %fd200;
	mov.u32 	%r196, 4;
	mov.b64	{%r190, %r195}, %rd107;
	// inline asm
	shfl.sync.down.b32 %r189, %r190, %r196, %r172, %r173;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r194, %r195, %r196, %r172, %r173;
	// inline asm
	add.s32 	%r199, %r157, 4;
	setp.gt.s32	%p76, %r199, %r172;
	@%p76 bra 	BB41_50;

	mov.b64	%rd108, {%r189, %r194};
	mov.b64 	 %fd153, %rd108;
	setp.lt.f64	%p77, %fd200, %fd153;
	selp.f64	%fd200, %fd153, %fd200, %p77;

BB41_50:
	mov.b64 	 %rd109, %fd200;
	mov.u32 	%r207, 8;
	mov.b64	{%r201, %r206}, %rd109;
	// inline asm
	shfl.sync.down.b32 %r200, %r201, %r207, %r172, %r173;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r205, %r206, %r207, %r172, %r173;
	// inline asm
	add.s32 	%r210, %r157, 8;
	setp.gt.s32	%p78, %r210, %r172;
	@%p78 bra 	BB41_52;

	mov.b64	%rd110, {%r200, %r205};
	mov.b64 	 %fd154, %rd110;
	setp.lt.f64	%p79, %fd200, %fd154;
	selp.f64	%fd200, %fd154, %fd200, %p79;

BB41_52:
	mov.b64 	 %rd111, %fd200;
	mov.u32 	%r218, 16;
	mov.b64	{%r212, %r217}, %rd111;
	// inline asm
	shfl.sync.down.b32 %r211, %r212, %r218, %r172, %r173;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r216, %r217, %r218, %r172, %r173;
	// inline asm
	add.s32 	%r221, %r157, 16;
	setp.gt.s32	%p80, %r221, %r172;
	@%p80 bra 	BB41_54;

	mov.b64	%rd112, {%r211, %r216};
	mov.b64 	 %fd155, %rd112;
	setp.lt.f64	%p81, %fd200, %fd155;
	selp.f64	%fd200, %fd155, %fd200, %p81;

BB41_54:
	setp.ne.s32	%p82, %r157, 0;
	@%p82 bra 	BB41_56;

	add.s32 	%r280, %r163, 8;
	st.shared.f64 	[%r280], %fd200;

BB41_56:
	bar.sync 	0;
	setp.ne.s32	%p83, %r301, 0;
	@%p83 bra 	BB41_86;

	setp.lt.s32	%p84, %r32, 33;
	@%p84 bra 	BB41_59;

	ld.shared.f64 	%fd156, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+16];
	setp.lt.f64	%p85, %fd200, %fd156;
	selp.f64	%fd200, %fd156, %fd200, %p85;

BB41_59:
	setp.lt.s32	%p86, %r32, 65;
	@%p86 bra 	BB41_61;

	ld.shared.f64 	%fd157, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+24];
	setp.lt.f64	%p87, %fd200, %fd157;
	selp.f64	%fd200, %fd157, %fd200, %p87;

BB41_61:
	setp.lt.s32	%p88, %r32, 97;
	@%p88 bra 	BB41_63;

	ld.shared.f64 	%fd158, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+32];
	setp.lt.f64	%p89, %fd200, %fd158;
	selp.f64	%fd200, %fd158, %fd200, %p89;

BB41_63:
	setp.lt.s32	%p90, %r32, 129;
	@%p90 bra 	BB41_65;

	ld.shared.f64 	%fd159, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+40];
	setp.lt.f64	%p91, %fd200, %fd159;
	selp.f64	%fd200, %fd159, %fd200, %p91;

BB41_65:
	setp.lt.s32	%p92, %r32, 161;
	@%p92 bra 	BB41_67;

	ld.shared.f64 	%fd160, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+48];
	setp.lt.f64	%p93, %fd200, %fd160;
	selp.f64	%fd200, %fd160, %fd200, %p93;

BB41_67:
	setp.lt.s32	%p94, %r32, 193;
	@%p94 bra 	BB41_69;

	ld.shared.f64 	%fd161, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+56];
	setp.lt.f64	%p95, %fd200, %fd161;
	selp.f64	%fd200, %fd161, %fd200, %p95;

BB41_69:
	mov.u32 	%r301, 0;
	setp.lt.s32	%p96, %r32, 225;
	@%p96 bra 	BB41_86;

	ld.shared.f64 	%fd162, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+64];
	setp.lt.f64	%p97, %fd200, %fd162;
	selp.f64	%fd200, %fd162, %fd200, %p97;
	bra.uni 	BB41_86;

BB41_6:
	mov.f64 	%fd200, %fd4;

BB41_16:
	// inline asm
	mov.u32 %r84, %laneid;
	// inline asm
	mov.b64 	 %rd73, %fd200;
	mov.u32 	%r92, 1;
	mov.u32 	%r93, 31;
	mov.u32 	%r94, -1;
	mov.b64	{%r86, %r91}, %rd73;
	// inline asm
	shfl.sync.down.b32 %r85, %r86, %r92, %r93, %r94;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r90, %r91, %r92, %r93, %r94;
	// inline asm
	add.s32 	%r95, %r84, 1;
	setp.gt.s32	%p37, %r95, 31;
	@%p37 bra 	BB41_18;

	mov.b64	%rd74, {%r85, %r90};
	mov.b64 	 %fd121, %rd74;
	setp.lt.f64	%p38, %fd200, %fd121;
	selp.f64	%fd200, %fd121, %fd200, %p38;

BB41_18:
	mov.b64 	 %rd75, %fd200;
	mov.u32 	%r103, 2;
	mov.b64	{%r97, %r102}, %rd75;
	// inline asm
	shfl.sync.down.b32 %r96, %r97, %r103, %r93, %r94;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r101, %r102, %r103, %r93, %r94;
	// inline asm
	add.s32 	%r106, %r84, 2;
	setp.gt.s32	%p39, %r106, 31;
	@%p39 bra 	BB41_20;

	mov.b64	%rd76, {%r96, %r101};
	mov.b64 	 %fd122, %rd76;
	setp.lt.f64	%p40, %fd200, %fd122;
	selp.f64	%fd200, %fd122, %fd200, %p40;

BB41_20:
	mov.b64 	 %rd77, %fd200;
	mov.u32 	%r114, 4;
	mov.b64	{%r108, %r113}, %rd77;
	// inline asm
	shfl.sync.down.b32 %r107, %r108, %r114, %r93, %r94;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r112, %r113, %r114, %r93, %r94;
	// inline asm
	add.s32 	%r117, %r84, 4;
	setp.gt.s32	%p41, %r117, 31;
	@%p41 bra 	BB41_22;

	mov.b64	%rd78, {%r107, %r112};
	mov.b64 	 %fd123, %rd78;
	setp.lt.f64	%p42, %fd200, %fd123;
	selp.f64	%fd200, %fd123, %fd200, %p42;

BB41_22:
	mov.b64 	 %rd79, %fd200;
	mov.u32 	%r125, 8;
	mov.b64	{%r119, %r124}, %rd79;
	// inline asm
	shfl.sync.down.b32 %r118, %r119, %r125, %r93, %r94;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r123, %r124, %r125, %r93, %r94;
	// inline asm
	add.s32 	%r128, %r84, 8;
	setp.gt.s32	%p43, %r128, 31;
	@%p43 bra 	BB41_24;

	mov.b64	%rd80, {%r118, %r123};
	mov.b64 	 %fd124, %rd80;
	setp.lt.f64	%p44, %fd200, %fd124;
	selp.f64	%fd200, %fd124, %fd200, %p44;

BB41_24:
	mov.b64 	 %rd81, %fd200;
	mov.u32 	%r136, 16;
	mov.b64	{%r130, %r135}, %rd81;
	// inline asm
	shfl.sync.down.b32 %r129, %r130, %r136, %r93, %r94;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r134, %r135, %r136, %r93, %r94;
	// inline asm
	add.s32 	%r139, %r84, 16;
	setp.gt.s32	%p45, %r139, 31;
	@%p45 bra 	BB41_26;

	mov.b64	%rd82, {%r129, %r134};
	mov.b64 	 %fd125, %rd82;
	setp.lt.f64	%p46, %fd200, %fd125;
	selp.f64	%fd200, %fd125, %fd200, %p46;

BB41_26:
	setp.ne.s32	%p47, %r84, 0;
	@%p47 bra 	BB41_28;

	mov.u32 	%r284, %tid.x;
	shr.s32 	%r140, %r284, 31;
	shr.u32 	%r141, %r140, 27;
	add.s32 	%r142, %r284, %r141;
	shr.s32 	%r143, %r142, 5;
	shl.b32 	%r144, %r143, 3;
	mov.u32 	%r145, _ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage;
	add.s32 	%r146, %r145, %r144;
	st.shared.f64 	[%r146+8], %fd200;

BB41_28:
	bar.sync 	0;
	mov.u32 	%r301, %tid.x;
	setp.ne.s32	%p48, %r301, 0;
	@%p48 bra 	BB41_86;

	ld.shared.f64 	%fd126, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+16];
	setp.lt.f64	%p49, %fd200, %fd126;
	selp.f64	%fd127, %fd126, %fd200, %p49;
	ld.shared.f64 	%fd128, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+24];
	setp.lt.f64	%p50, %fd127, %fd128;
	selp.f64	%fd129, %fd128, %fd127, %p50;
	ld.shared.f64 	%fd130, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+32];
	setp.lt.f64	%p51, %fd129, %fd130;
	selp.f64	%fd131, %fd130, %fd129, %p51;
	ld.shared.f64 	%fd132, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+40];
	setp.lt.f64	%p52, %fd131, %fd132;
	selp.f64	%fd133, %fd132, %fd131, %p52;
	ld.shared.f64 	%fd134, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+48];
	setp.lt.f64	%p53, %fd133, %fd134;
	selp.f64	%fd135, %fd134, %fd133, %p53;
	ld.shared.f64 	%fd136, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+56];
	setp.lt.f64	%p54, %fd135, %fd136;
	selp.f64	%fd137, %fd136, %fd135, %p54;
	ld.shared.f64 	%fd138, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+64];
	setp.lt.f64	%p55, %fd137, %fd138;
	selp.f64	%fd200, %fd138, %fd137, %p55;

BB41_85:
	mov.u32 	%r301, 0;

BB41_86:
	setp.ne.s32	%p117, %r301, 0;
	@%p117 bra 	BB41_88;

	ld.param.u64 	%rd125, [_ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3__param_1];
	mov.u32 	%r282, %ctaid.x;
	cvta.to.global.u64 	%rd122, %rd125;
	mul.wide.u32 	%rd123, %r282, 8;
	add.s64 	%rd124, %rd122, %rd123;
	st.global.f64 	[%rd124], %fd200;

BB41_88:
	ret;
}

	// .weak	_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600EPdS7_iS4_dEEvT0_T1_T2_T3_T4_
.weak .entry _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600EPdS7_iS4_dEEvT0_T1_T2_T3_T4_(
	.param .u64 _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600EPdS7_iS4_dEEvT0_T1_T2_T3_T4__param_0,
	.param .u64 _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600EPdS7_iS4_dEEvT0_T1_T2_T3_T4__param_1,
	.param .u32 _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600EPdS7_iS4_dEEvT0_T1_T2_T3_T4__param_2,
	.param .align 1 .b8 _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600EPdS7_iS4_dEEvT0_T1_T2_T3_T4__param_3[1],
	.param .f64 _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600EPdS7_iS4_dEEvT0_T1_T2_T3_T4__param_4
)
.maxntid 256, 1, 1
.minnctapersm 1
{
	.reg .pred 	%p<121>;
	.reg .b32 	%r<295>;
	.reg .f64 	%fd<221>;
	.reg .b64 	%rd<141>;


	ld.param.u64 	%rd11, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600EPdS7_iS4_dEEvT0_T1_T2_T3_T4__param_0];
	ld.param.u64 	%rd12, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600EPdS7_iS4_dEEvT0_T1_T2_T3_T4__param_1];
	ld.param.u32 	%r66, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600EPdS7_iS4_dEEvT0_T1_T2_T3_T4__param_2];
	ld.param.f64 	%fd73, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600EPdS7_iS4_dEEvT0_T1_T2_T3_T4__param_4];
	cvta.to.global.u64 	%rd1, %rd12;
	mov.u32 	%r1, %tid.x;
	setp.eq.s32	%p1, %r66, 0;
	@%p1 bra 	BB42_90;

	setp.lt.s32	%p2, %r66, 2560;
	@%p2 bra 	BB42_33;
	bra.uni 	BB42_2;

BB42_33:
	setp.ge.s32	%p57, %r1, %r66;
	mov.u32 	%r29, %r1;
	@%p57 bra 	BB42_35;

	mul.wide.s32 	%rd94, %r1, 8;
	add.s64 	%rd93, %rd11, %rd94;
	// inline asm
	ld.global.nc.u64 %rd92, [%rd93];
	// inline asm
	mov.b64 	 %fd27, %rd92;
	add.s32 	%r29, %r1, 256;

BB42_35:
	setp.ge.s32	%p58, %r29, %r66;
	@%p58 bra 	BB42_36;

	add.s32 	%r149, %r66, -1;
	sub.s32 	%r150, %r149, %r29;
	shr.u32 	%r151, %r150, 8;
	add.s32 	%r30, %r151, 1;
	and.b32  	%r31, %r30, 3;
	setp.eq.s32	%p59, %r31, 0;
	mov.f64 	%fd203, 0d0000000000000000;
	@%p59 bra 	BB42_43;

	setp.eq.s32	%p60, %r31, 1;
	@%p60 bra 	BB42_42;

	setp.eq.s32	%p61, %r31, 2;
	@%p61 bra 	BB42_41;

	mul.wide.s32 	%rd97, %r29, 8;
	add.s64 	%rd96, %rd11, %rd97;
	// inline asm
	ld.global.nc.u64 %rd95, [%rd96];
	// inline asm
	mov.b64 	 %fd142, %rd95;
	setp.lt.f64	%p62, %fd27, %fd142;
	selp.f64	%fd27, %fd142, %fd27, %p62;
	add.s32 	%r29, %r29, 256;

BB42_41:
	mul.wide.s32 	%rd100, %r29, 8;
	add.s64 	%rd99, %rd11, %rd100;
	// inline asm
	ld.global.nc.u64 %rd98, [%rd99];
	// inline asm
	mov.b64 	 %fd143, %rd98;
	setp.lt.f64	%p63, %fd27, %fd143;
	selp.f64	%fd27, %fd143, %fd27, %p63;
	add.s32 	%r29, %r29, 256;

BB42_42:
	mul.wide.s32 	%rd103, %r29, 8;
	add.s64 	%rd102, %rd11, %rd103;
	// inline asm
	ld.global.nc.u64 %rd101, [%rd102];
	// inline asm
	mov.b64 	 %fd144, %rd101;
	setp.lt.f64	%p64, %fd27, %fd144;
	selp.f64	%fd27, %fd144, %fd27, %p64;
	add.s32 	%r29, %r29, 256;
	mov.f64 	%fd203, %fd27;

BB42_43:
	setp.lt.u32	%p65, %r30, 4;
	@%p65 bra 	BB42_46;

	mul.wide.s32 	%rd104, %r29, 8;
	add.s64 	%rd140, %rd11, %rd104;
	mov.f64 	%fd203, %fd27;

BB42_45:
	// inline asm
	ld.global.nc.u64 %rd105, [%rd140];
	// inline asm
	mov.b64 	 %fd145, %rd105;
	setp.lt.f64	%p66, %fd203, %fd145;
	selp.f64	%fd146, %fd145, %fd203, %p66;
	add.s64 	%rd108, %rd140, 2048;
	// inline asm
	ld.global.nc.u64 %rd107, [%rd108];
	// inline asm
	mov.b64 	 %fd147, %rd107;
	setp.lt.f64	%p67, %fd146, %fd147;
	selp.f64	%fd148, %fd147, %fd146, %p67;
	add.s64 	%rd110, %rd140, 4096;
	// inline asm
	ld.global.nc.u64 %rd109, [%rd110];
	// inline asm
	mov.b64 	 %fd149, %rd109;
	setp.lt.f64	%p68, %fd148, %fd149;
	selp.f64	%fd150, %fd149, %fd148, %p68;
	add.s64 	%rd112, %rd140, 6144;
	// inline asm
	ld.global.nc.u64 %rd111, [%rd112];
	// inline asm
	mov.b64 	 %fd151, %rd111;
	setp.lt.f64	%p69, %fd150, %fd151;
	selp.f64	%fd203, %fd151, %fd150, %p69;
	add.s64 	%rd140, %rd140, 8192;
	add.s32 	%r29, %r29, 1024;
	setp.lt.s32	%p70, %r29, %r66;
	@%p70 bra 	BB42_45;
	bra.uni 	BB42_46;

BB42_90:
	setp.ne.s32	%p120, %r1, 0;
	@%p120 bra 	BB42_92;

	st.global.f64 	[%rd1], %fd73;
	bra.uni 	BB42_92;

BB42_2:
	mul.wide.s32 	%rd33, %r1, 8;
	add.s64 	%rd138, %rd11, %rd33;
	// inline asm
	ld.global.nc.u64 %rd13, [%rd138];
	// inline asm
	mov.b64 	 %fd74, %rd13;
	add.s32 	%r2, %r1, 256;
	mul.wide.s32 	%rd34, %r2, 8;
	add.s64 	%rd16, %rd11, %rd34;
	// inline asm
	ld.global.nc.u64 %rd15, [%rd16];
	// inline asm
	mov.b64 	 %fd75, %rd15;
	add.s32 	%r68, %r1, 512;
	mul.wide.s32 	%rd35, %r68, 8;
	add.s64 	%rd18, %rd11, %rd35;
	// inline asm
	ld.global.nc.u64 %rd17, [%rd18];
	// inline asm
	mov.b64 	 %fd76, %rd17;
	add.s32 	%r69, %r1, 768;
	mul.wide.s32 	%rd36, %r69, 8;
	add.s64 	%rd20, %rd11, %rd36;
	// inline asm
	ld.global.nc.u64 %rd19, [%rd20];
	// inline asm
	mov.b64 	 %fd77, %rd19;
	add.s32 	%r70, %r1, 1024;
	mul.wide.s32 	%rd37, %r70, 8;
	add.s64 	%rd22, %rd11, %rd37;
	// inline asm
	ld.global.nc.u64 %rd21, [%rd22];
	// inline asm
	mov.b64 	 %fd78, %rd21;
	add.s32 	%r71, %r1, 1280;
	mul.wide.s32 	%rd38, %r71, 8;
	add.s64 	%rd24, %rd11, %rd38;
	// inline asm
	ld.global.nc.u64 %rd23, [%rd24];
	// inline asm
	mov.b64 	 %fd79, %rd23;
	add.s32 	%r72, %r1, 1536;
	mul.wide.s32 	%rd39, %r72, 8;
	add.s64 	%rd26, %rd11, %rd39;
	// inline asm
	ld.global.nc.u64 %rd25, [%rd26];
	// inline asm
	mov.b64 	 %fd80, %rd25;
	add.s32 	%r73, %r1, 1792;
	mul.wide.s32 	%rd40, %r73, 8;
	add.s64 	%rd28, %rd11, %rd40;
	// inline asm
	ld.global.nc.u64 %rd27, [%rd28];
	// inline asm
	mov.b64 	 %fd81, %rd27;
	add.s32 	%r74, %r1, 2048;
	mul.wide.s32 	%rd41, %r74, 8;
	add.s64 	%rd30, %rd11, %rd41;
	// inline asm
	ld.global.nc.u64 %rd29, [%rd30];
	// inline asm
	mov.b64 	 %fd82, %rd29;
	add.s32 	%r75, %r1, 2304;
	mul.wide.s32 	%rd42, %r75, 8;
	add.s64 	%rd32, %rd11, %rd42;
	// inline asm
	ld.global.nc.u64 %rd31, [%rd32];
	// inline asm
	mov.b64 	 %fd83, %rd31;
	setp.lt.f64	%p3, %fd74, %fd75;
	selp.f64	%fd84, %fd75, %fd74, %p3;
	setp.lt.f64	%p4, %fd84, %fd76;
	selp.f64	%fd85, %fd76, %fd84, %p4;
	setp.lt.f64	%p5, %fd85, %fd77;
	selp.f64	%fd86, %fd77, %fd85, %p5;
	setp.lt.f64	%p6, %fd86, %fd78;
	selp.f64	%fd87, %fd78, %fd86, %p6;
	setp.lt.f64	%p7, %fd87, %fd79;
	selp.f64	%fd88, %fd79, %fd87, %p7;
	setp.lt.f64	%p8, %fd88, %fd80;
	selp.f64	%fd89, %fd80, %fd88, %p8;
	setp.lt.f64	%p9, %fd89, %fd81;
	selp.f64	%fd90, %fd81, %fd89, %p9;
	setp.lt.f64	%p10, %fd90, %fd82;
	selp.f64	%fd91, %fd82, %fd90, %p10;
	setp.lt.f64	%p11, %fd91, %fd83;
	selp.f64	%fd4, %fd83, %fd91, %p11;
	setp.lt.s32	%p12, %r66, 5120;
	mov.u32 	%r6, 2560;
	@%p12 bra 	BB42_6;

	mov.u32 	%r284, 0;

BB42_4:
	mov.u32 	%r3, %r284;
	add.s64 	%rd4, %rd138, 20480;
	// inline asm
	ld.global.nc.u64 %rd44, [%rd4];
	// inline asm
	mov.b64 	 %fd92, %rd44;
	add.s64 	%rd47, %rd138, 22528;
	// inline asm
	ld.global.nc.u64 %rd46, [%rd47];
	// inline asm
	mov.b64 	 %fd93, %rd46;
	add.s64 	%rd49, %rd138, 24576;
	// inline asm
	ld.global.nc.u64 %rd48, [%rd49];
	// inline asm
	mov.b64 	 %fd94, %rd48;
	add.s64 	%rd51, %rd138, 26624;
	// inline asm
	ld.global.nc.u64 %rd50, [%rd51];
	// inline asm
	mov.b64 	 %fd95, %rd50;
	add.s64 	%rd53, %rd138, 28672;
	// inline asm
	ld.global.nc.u64 %rd52, [%rd53];
	// inline asm
	mov.b64 	 %fd96, %rd52;
	add.s64 	%rd55, %rd138, 30720;
	// inline asm
	ld.global.nc.u64 %rd54, [%rd55];
	// inline asm
	mov.b64 	 %fd97, %rd54;
	add.s64 	%rd57, %rd138, 32768;
	// inline asm
	ld.global.nc.u64 %rd56, [%rd57];
	// inline asm
	mov.b64 	 %fd98, %rd56;
	add.s64 	%rd59, %rd138, 34816;
	// inline asm
	ld.global.nc.u64 %rd58, [%rd59];
	// inline asm
	mov.b64 	 %fd99, %rd58;
	add.s64 	%rd61, %rd138, 36864;
	// inline asm
	ld.global.nc.u64 %rd60, [%rd61];
	// inline asm
	mov.b64 	 %fd100, %rd60;
	add.s64 	%rd63, %rd138, 38912;
	// inline asm
	ld.global.nc.u64 %rd62, [%rd63];
	// inline asm
	mov.b64 	 %fd101, %rd62;
	setp.lt.f64	%p13, %fd4, %fd92;
	selp.f64	%fd102, %fd92, %fd4, %p13;
	setp.lt.f64	%p14, %fd102, %fd93;
	selp.f64	%fd103, %fd93, %fd102, %p14;
	setp.lt.f64	%p15, %fd103, %fd94;
	selp.f64	%fd104, %fd94, %fd103, %p15;
	setp.lt.f64	%p16, %fd104, %fd95;
	selp.f64	%fd105, %fd95, %fd104, %p16;
	setp.lt.f64	%p17, %fd105, %fd96;
	selp.f64	%fd106, %fd96, %fd105, %p17;
	setp.lt.f64	%p18, %fd106, %fd97;
	selp.f64	%fd107, %fd97, %fd106, %p18;
	setp.lt.f64	%p19, %fd107, %fd98;
	selp.f64	%fd108, %fd98, %fd107, %p19;
	setp.lt.f64	%p20, %fd108, %fd99;
	selp.f64	%fd109, %fd99, %fd108, %p20;
	setp.lt.f64	%p21, %fd109, %fd100;
	selp.f64	%fd110, %fd100, %fd109, %p21;
	setp.lt.f64	%p22, %fd110, %fd101;
	selp.f64	%fd4, %fd101, %fd110, %p22;
	add.s32 	%r284, %r3, 2560;
	add.s32 	%r77, %r3, 7680;
	setp.le.s32	%p23, %r77, %r66;
	mov.u64 	%rd138, %rd4;
	@%p23 bra 	BB42_4;

	add.s32 	%r274, %r3, 2560;
	add.s32 	%r6, %r274, 2560;

BB42_6:
	setp.ge.s32	%p24, %r6, %r66;
	@%p24 bra 	BB42_7;

	mov.u32 	%r280, %tid.x;
	sub.s32 	%r7, %r66, %r6;
	setp.ge.s32	%p25, %r280, %r7;
	@%p25 bra 	BB42_9;

	mov.u32 	%r289, %tid.x;
	add.s32 	%r78, %r66, -1;
	sub.s32 	%r79, %r78, %r289;
	sub.s32 	%r80, %r79, %r6;
	shr.u32 	%r81, %r80, 8;
	add.s32 	%r8, %r81, 1;
	and.b32  	%r9, %r8, 3;
	setp.eq.s32	%p26, %r9, 0;
	mov.f64 	%fd203, 0d0000000000000000;
	@%p26 bra 	BB42_16;

	mov.u32 	%r287, %tid.x;
	setp.eq.s32	%p27, %r9, 1;
	@%p27 bra 	BB42_15;

	mov.u32 	%r286, %tid.x;
	setp.eq.s32	%p28, %r9, 2;
	@%p28 bra 	BB42_14;

	ld.param.u64 	%rd134, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600EPdS7_iS4_dEEvT0_T1_T2_T3_T4__param_0];
	mov.u32 	%r276, %tid.x;
	add.s32 	%r286, %r276, 256;
	add.s32 	%r82, %r276, %r6;
	mul.wide.s32 	%rd66, %r82, 8;
	add.s64 	%rd65, %rd134, %rd66;
	// inline asm
	ld.global.nc.u64 %rd64, [%rd65];
	// inline asm
	mov.b64 	 %fd112, %rd64;
	setp.lt.f64	%p29, %fd4, %fd112;
	selp.f64	%fd4, %fd112, %fd4, %p29;

BB42_14:
	ld.param.u64 	%rd135, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600EPdS7_iS4_dEEvT0_T1_T2_T3_T4__param_0];
	add.s32 	%r83, %r286, %r6;
	mul.wide.s32 	%rd69, %r83, 8;
	add.s64 	%rd68, %rd135, %rd69;
	// inline asm
	ld.global.nc.u64 %rd67, [%rd68];
	// inline asm
	mov.b64 	 %fd113, %rd67;
	setp.lt.f64	%p30, %fd4, %fd113;
	selp.f64	%fd4, %fd113, %fd4, %p30;
	add.s32 	%r287, %r286, 256;

BB42_15:
	ld.param.u64 	%rd136, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600EPdS7_iS4_dEEvT0_T1_T2_T3_T4__param_0];
	add.s32 	%r84, %r287, %r6;
	mul.wide.s32 	%rd72, %r84, 8;
	add.s64 	%rd71, %rd136, %rd72;
	// inline asm
	ld.global.nc.u64 %rd70, [%rd71];
	// inline asm
	mov.b64 	 %fd114, %rd70;
	setp.lt.f64	%p31, %fd4, %fd114;
	selp.f64	%fd4, %fd114, %fd4, %p31;
	add.s32 	%r289, %r287, 256;
	mov.f64 	%fd203, %fd4;

BB42_16:
	setp.lt.u32	%p32, %r8, 4;
	@%p32 bra 	BB42_19;

	ld.param.u64 	%rd137, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600EPdS7_iS4_dEEvT0_T1_T2_T3_T4__param_0];
	add.s32 	%r85, %r289, %r6;
	mul.wide.s32 	%rd73, %r85, 8;
	add.s64 	%rd139, %rd137, %rd73;
	mov.f64 	%fd203, %fd4;

BB42_18:
	// inline asm
	ld.global.nc.u64 %rd74, [%rd139];
	// inline asm
	mov.b64 	 %fd115, %rd74;
	setp.lt.f64	%p33, %fd203, %fd115;
	selp.f64	%fd116, %fd115, %fd203, %p33;
	add.s64 	%rd77, %rd139, 2048;
	// inline asm
	ld.global.nc.u64 %rd76, [%rd77];
	// inline asm
	mov.b64 	 %fd117, %rd76;
	setp.lt.f64	%p34, %fd116, %fd117;
	selp.f64	%fd118, %fd117, %fd116, %p34;
	add.s64 	%rd79, %rd139, 4096;
	// inline asm
	ld.global.nc.u64 %rd78, [%rd79];
	// inline asm
	mov.b64 	 %fd119, %rd78;
	setp.lt.f64	%p35, %fd118, %fd119;
	selp.f64	%fd120, %fd119, %fd118, %p35;
	add.s64 	%rd81, %rd139, 6144;
	// inline asm
	ld.global.nc.u64 %rd80, [%rd81];
	// inline asm
	mov.b64 	 %fd121, %rd80;
	setp.lt.f64	%p36, %fd120, %fd121;
	selp.f64	%fd203, %fd121, %fd120, %p36;
	add.s64 	%rd139, %rd139, 8192;
	add.s32 	%r289, %r289, 1024;
	setp.lt.s32	%p37, %r289, %r7;
	@%p37 bra 	BB42_18;
	bra.uni 	BB42_19;

BB42_36:
	mov.f64 	%fd203, %fd27;

BB42_46:
	// inline asm
	mov.u32 %r152, %laneid;
	// inline asm
	mov.b64 	 %rd113, %fd203;
	mov.b64	{%r41, %r42}, %rd113;
	shr.s32 	%r153, %r1, 31;
	shr.u32 	%r154, %r153, 27;
	add.s32 	%r155, %r1, %r154;
	shr.s32 	%r43, %r155, 5;
	shl.b32 	%r156, %r43, 3;
	mov.u32 	%r157, _ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600EPdS7_iS4_dEEvT0_T1_T2_T3_T4_E12temp_storage;
	add.s32 	%r158, %r157, %r156;
	setp.gt.s32	%p71, %r66, 255;
	@%p71 bra 	BB42_74;
	bra.uni 	BB42_47;

BB42_74:
	mov.u32 	%r224, 1;
	mov.u32 	%r225, 31;
	mov.u32 	%r226, -1;
	// inline asm
	shfl.sync.down.b32 %r217, %r41, %r224, %r225, %r226;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r222, %r42, %r224, %r225, %r226;
	// inline asm
	add.s32 	%r227, %r152, 1;
	setp.gt.s32	%p99, %r227, 31;
	@%p99 bra 	BB42_76;

	mov.b64	%rd123, {%r217, %r222};
	mov.b64 	 %fd164, %rd123;
	setp.lt.f64	%p100, %fd203, %fd164;
	selp.f64	%fd203, %fd164, %fd203, %p100;

BB42_76:
	mov.b64 	 %rd124, %fd203;
	mov.u32 	%r235, 2;
	mov.b64	{%r229, %r234}, %rd124;
	// inline asm
	shfl.sync.down.b32 %r228, %r229, %r235, %r225, %r226;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r233, %r234, %r235, %r225, %r226;
	// inline asm
	add.s32 	%r238, %r152, 2;
	setp.gt.s32	%p101, %r238, 31;
	@%p101 bra 	BB42_78;

	mov.b64	%rd125, {%r228, %r233};
	mov.b64 	 %fd165, %rd125;
	setp.lt.f64	%p102, %fd203, %fd165;
	selp.f64	%fd203, %fd165, %fd203, %p102;

BB42_78:
	mov.b64 	 %rd126, %fd203;
	mov.u32 	%r246, 4;
	mov.b64	{%r240, %r245}, %rd126;
	// inline asm
	shfl.sync.down.b32 %r239, %r240, %r246, %r225, %r226;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r244, %r245, %r246, %r225, %r226;
	// inline asm
	add.s32 	%r249, %r152, 4;
	setp.gt.s32	%p103, %r249, 31;
	@%p103 bra 	BB42_80;

	mov.b64	%rd127, {%r239, %r244};
	mov.b64 	 %fd166, %rd127;
	setp.lt.f64	%p104, %fd203, %fd166;
	selp.f64	%fd203, %fd166, %fd203, %p104;

BB42_80:
	mov.b64 	 %rd128, %fd203;
	mov.u32 	%r257, 8;
	mov.b64	{%r251, %r256}, %rd128;
	// inline asm
	shfl.sync.down.b32 %r250, %r251, %r257, %r225, %r226;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r255, %r256, %r257, %r225, %r226;
	// inline asm
	add.s32 	%r260, %r152, 8;
	setp.gt.s32	%p105, %r260, 31;
	@%p105 bra 	BB42_82;

	mov.b64	%rd129, {%r250, %r255};
	mov.b64 	 %fd167, %rd129;
	setp.lt.f64	%p106, %fd203, %fd167;
	selp.f64	%fd203, %fd167, %fd203, %p106;

BB42_82:
	mov.b64 	 %rd130, %fd203;
	mov.u32 	%r268, 16;
	mov.b64	{%r262, %r267}, %rd130;
	// inline asm
	shfl.sync.down.b32 %r261, %r262, %r268, %r225, %r226;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r266, %r267, %r268, %r225, %r226;
	// inline asm
	add.s32 	%r271, %r152, 16;
	setp.gt.s32	%p107, %r271, 31;
	@%p107 bra 	BB42_84;

	mov.b64	%rd131, {%r261, %r266};
	mov.b64 	 %fd168, %rd131;
	setp.lt.f64	%p108, %fd203, %fd168;
	selp.f64	%fd203, %fd168, %fd203, %p108;

BB42_84:
	setp.ne.s32	%p109, %r152, 0;
	@%p109 bra 	BB42_86;

	add.s32 	%r273, %r158, 8;
	st.shared.f64 	[%r273], %fd203;

BB42_86:
	bar.sync 	0;
	setp.ne.s32	%p110, %r1, 0;
	@%p110 bra 	BB42_88;

	ld.shared.f64 	%fd169, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600EPdS7_iS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+16];
	setp.lt.f64	%p111, %fd203, %fd169;
	selp.f64	%fd170, %fd169, %fd203, %p111;
	ld.shared.f64 	%fd171, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600EPdS7_iS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+24];
	setp.lt.f64	%p112, %fd170, %fd171;
	selp.f64	%fd172, %fd171, %fd170, %p112;
	ld.shared.f64 	%fd173, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600EPdS7_iS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+32];
	setp.lt.f64	%p113, %fd172, %fd173;
	selp.f64	%fd174, %fd173, %fd172, %p113;
	ld.shared.f64 	%fd175, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600EPdS7_iS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+40];
	setp.lt.f64	%p114, %fd174, %fd175;
	selp.f64	%fd176, %fd175, %fd174, %p114;
	ld.shared.f64 	%fd177, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600EPdS7_iS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+48];
	setp.lt.f64	%p115, %fd176, %fd177;
	selp.f64	%fd178, %fd177, %fd176, %p115;
	ld.shared.f64 	%fd179, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600EPdS7_iS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+56];
	setp.lt.f64	%p116, %fd178, %fd179;
	selp.f64	%fd180, %fd179, %fd178, %p116;
	ld.shared.f64 	%fd181, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600EPdS7_iS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+64];
	setp.lt.f64	%p117, %fd180, %fd181;
	selp.f64	%fd203, %fd181, %fd180, %p117;
	bra.uni 	BB42_88;

BB42_7:
	mov.f64 	%fd203, %fd4;
	bra.uni 	BB42_19;

BB42_47:
	shl.b32 	%r169, %r43, 5;
	add.s32 	%r170, %r169, 32;
	setp.gt.s32	%p72, %r170, %r66;
	add.s32 	%r171, %r66, -1;
	mov.u32 	%r168, -1;
	sub.s32 	%r172, %r171, %r169;
	selp.b32	%r167, %r172, 31, %p72;
	mov.u32 	%r166, 1;
	// inline asm
	shfl.sync.down.b32 %r159, %r41, %r166, %r167, %r168;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r164, %r42, %r166, %r167, %r168;
	// inline asm
	setp.ge.s32	%p73, %r152, %r167;
	@%p73 bra 	BB42_49;

	mov.b64	%rd114, {%r159, %r164};
	mov.b64 	 %fd152, %rd114;
	setp.lt.f64	%p74, %fd203, %fd152;
	selp.f64	%fd203, %fd152, %fd203, %p74;

BB42_49:
	mov.b64 	 %rd115, %fd203;
	mov.u32 	%r180, 2;
	mov.b64	{%r174, %r179}, %rd115;
	// inline asm
	shfl.sync.down.b32 %r173, %r174, %r180, %r167, %r168;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r178, %r179, %r180, %r167, %r168;
	// inline asm
	add.s32 	%r183, %r152, 2;
	setp.gt.s32	%p75, %r183, %r167;
	@%p75 bra 	BB42_51;

	mov.b64	%rd116, {%r173, %r178};
	mov.b64 	 %fd153, %rd116;
	setp.lt.f64	%p76, %fd203, %fd153;
	selp.f64	%fd203, %fd153, %fd203, %p76;

BB42_51:
	mov.b64 	 %rd117, %fd203;
	mov.u32 	%r191, 4;
	mov.b64	{%r185, %r190}, %rd117;
	// inline asm
	shfl.sync.down.b32 %r184, %r185, %r191, %r167, %r168;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r189, %r190, %r191, %r167, %r168;
	// inline asm
	add.s32 	%r194, %r152, 4;
	setp.gt.s32	%p77, %r194, %r167;
	@%p77 bra 	BB42_53;

	mov.b64	%rd118, {%r184, %r189};
	mov.b64 	 %fd154, %rd118;
	setp.lt.f64	%p78, %fd203, %fd154;
	selp.f64	%fd203, %fd154, %fd203, %p78;

BB42_53:
	mov.b64 	 %rd119, %fd203;
	mov.u32 	%r202, 8;
	mov.b64	{%r196, %r201}, %rd119;
	// inline asm
	shfl.sync.down.b32 %r195, %r196, %r202, %r167, %r168;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r200, %r201, %r202, %r167, %r168;
	// inline asm
	add.s32 	%r205, %r152, 8;
	setp.gt.s32	%p79, %r205, %r167;
	@%p79 bra 	BB42_55;

	mov.b64	%rd120, {%r195, %r200};
	mov.b64 	 %fd155, %rd120;
	setp.lt.f64	%p80, %fd203, %fd155;
	selp.f64	%fd203, %fd155, %fd203, %p80;

BB42_55:
	mov.b64 	 %rd121, %fd203;
	mov.u32 	%r213, 16;
	mov.b64	{%r207, %r212}, %rd121;
	// inline asm
	shfl.sync.down.b32 %r206, %r207, %r213, %r167, %r168;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r211, %r212, %r213, %r167, %r168;
	// inline asm
	add.s32 	%r216, %r152, 16;
	setp.gt.s32	%p81, %r216, %r167;
	@%p81 bra 	BB42_57;

	mov.b64	%rd122, {%r206, %r211};
	mov.b64 	 %fd156, %rd122;
	setp.lt.f64	%p82, %fd203, %fd156;
	selp.f64	%fd203, %fd156, %fd203, %p82;

BB42_57:
	setp.ne.s32	%p83, %r152, 0;
	@%p83 bra 	BB42_59;

	add.s32 	%r272, %r158, 8;
	st.shared.f64 	[%r272], %fd203;

BB42_59:
	bar.sync 	0;
	setp.ne.s32	%p84, %r1, 0;
	@%p84 bra 	BB42_88;

	setp.lt.s32	%p85, %r66, 33;
	@%p85 bra 	BB42_62;

	ld.shared.f64 	%fd157, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600EPdS7_iS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+16];
	setp.lt.f64	%p86, %fd203, %fd157;
	selp.f64	%fd203, %fd157, %fd203, %p86;

BB42_62:
	setp.lt.s32	%p87, %r66, 65;
	@%p87 bra 	BB42_64;

	ld.shared.f64 	%fd158, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600EPdS7_iS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+24];
	setp.lt.f64	%p88, %fd203, %fd158;
	selp.f64	%fd203, %fd158, %fd203, %p88;

BB42_64:
	setp.lt.s32	%p89, %r66, 97;
	@%p89 bra 	BB42_66;

	ld.shared.f64 	%fd159, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600EPdS7_iS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+32];
	setp.lt.f64	%p90, %fd203, %fd159;
	selp.f64	%fd203, %fd159, %fd203, %p90;

BB42_66:
	setp.lt.s32	%p91, %r66, 129;
	@%p91 bra 	BB42_68;

	ld.shared.f64 	%fd160, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600EPdS7_iS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+40];
	setp.lt.f64	%p92, %fd203, %fd160;
	selp.f64	%fd203, %fd160, %fd203, %p92;

BB42_68:
	setp.lt.s32	%p93, %r66, 161;
	@%p93 bra 	BB42_70;

	ld.shared.f64 	%fd161, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600EPdS7_iS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+48];
	setp.lt.f64	%p94, %fd203, %fd161;
	selp.f64	%fd203, %fd161, %fd203, %p94;

BB42_70:
	setp.lt.s32	%p95, %r66, 193;
	@%p95 bra 	BB42_72;

	ld.shared.f64 	%fd162, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600EPdS7_iS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+56];
	setp.lt.f64	%p96, %fd203, %fd162;
	selp.f64	%fd203, %fd162, %fd203, %p96;

BB42_72:
	setp.lt.s32	%p97, %r66, 225;
	@%p97 bra 	BB42_88;

	ld.shared.f64 	%fd163, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600EPdS7_iS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+64];
	setp.lt.f64	%p98, %fd203, %fd163;
	selp.f64	%fd203, %fd163, %fd203, %p98;
	bra.uni 	BB42_88;

BB42_9:
	mov.f64 	%fd203, %fd4;

BB42_19:
	// inline asm
	mov.u32 %r86, %laneid;
	// inline asm
	mov.b64 	 %rd82, %fd203;
	mov.u32 	%r94, 1;
	mov.u32 	%r95, 31;
	mov.u32 	%r96, -1;
	mov.b64	{%r88, %r93}, %rd82;
	// inline asm
	shfl.sync.down.b32 %r87, %r88, %r94, %r95, %r96;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r92, %r93, %r94, %r95, %r96;
	// inline asm
	add.s32 	%r97, %r86, 1;
	setp.gt.s32	%p38, %r97, 31;
	@%p38 bra 	BB42_21;

	mov.b64	%rd83, {%r87, %r92};
	mov.b64 	 %fd122, %rd83;
	setp.lt.f64	%p39, %fd203, %fd122;
	selp.f64	%fd203, %fd122, %fd203, %p39;

BB42_21:
	mov.b64 	 %rd84, %fd203;
	mov.u32 	%r105, 2;
	mov.b64	{%r99, %r104}, %rd84;
	// inline asm
	shfl.sync.down.b32 %r98, %r99, %r105, %r95, %r96;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r103, %r104, %r105, %r95, %r96;
	// inline asm
	add.s32 	%r108, %r86, 2;
	setp.gt.s32	%p40, %r108, 31;
	@%p40 bra 	BB42_23;

	mov.b64	%rd85, {%r98, %r103};
	mov.b64 	 %fd123, %rd85;
	setp.lt.f64	%p41, %fd203, %fd123;
	selp.f64	%fd203, %fd123, %fd203, %p41;

BB42_23:
	mov.b64 	 %rd86, %fd203;
	mov.u32 	%r116, 4;
	mov.b64	{%r110, %r115}, %rd86;
	// inline asm
	shfl.sync.down.b32 %r109, %r110, %r116, %r95, %r96;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r114, %r115, %r116, %r95, %r96;
	// inline asm
	add.s32 	%r119, %r86, 4;
	setp.gt.s32	%p42, %r119, 31;
	@%p42 bra 	BB42_25;

	mov.b64	%rd87, {%r109, %r114};
	mov.b64 	 %fd124, %rd87;
	setp.lt.f64	%p43, %fd203, %fd124;
	selp.f64	%fd203, %fd124, %fd203, %p43;

BB42_25:
	mov.b64 	 %rd88, %fd203;
	mov.u32 	%r127, 8;
	mov.b64	{%r121, %r126}, %rd88;
	// inline asm
	shfl.sync.down.b32 %r120, %r121, %r127, %r95, %r96;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r125, %r126, %r127, %r95, %r96;
	// inline asm
	add.s32 	%r130, %r86, 8;
	setp.gt.s32	%p44, %r130, 31;
	@%p44 bra 	BB42_27;

	mov.b64	%rd89, {%r120, %r125};
	mov.b64 	 %fd125, %rd89;
	setp.lt.f64	%p45, %fd203, %fd125;
	selp.f64	%fd203, %fd125, %fd203, %p45;

BB42_27:
	mov.b64 	 %rd90, %fd203;
	mov.u32 	%r138, 16;
	mov.b64	{%r132, %r137}, %rd90;
	// inline asm
	shfl.sync.down.b32 %r131, %r132, %r138, %r95, %r96;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r136, %r137, %r138, %r95, %r96;
	// inline asm
	add.s32 	%r141, %r86, 16;
	setp.gt.s32	%p46, %r141, 31;
	@%p46 bra 	BB42_29;

	mov.b64	%rd91, {%r131, %r136};
	mov.b64 	 %fd126, %rd91;
	setp.lt.f64	%p47, %fd203, %fd126;
	selp.f64	%fd203, %fd126, %fd203, %p47;

BB42_29:
	setp.ne.s32	%p48, %r86, 0;
	@%p48 bra 	BB42_31;

	mov.u32 	%r279, %tid.x;
	shr.s32 	%r142, %r279, 31;
	shr.u32 	%r143, %r142, 27;
	add.s32 	%r144, %r279, %r143;
	shr.s32 	%r145, %r144, 5;
	shl.b32 	%r146, %r145, 3;
	mov.u32 	%r147, _ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600EPdS7_iS4_dEEvT0_T1_T2_T3_T4_E12temp_storage;
	add.s32 	%r148, %r147, %r146;
	st.shared.f64 	[%r148+8], %fd203;

BB42_31:
	bar.sync 	0;
	mov.u32 	%r277, %tid.x;
	setp.ne.s32	%p49, %r277, 0;
	@%p49 bra 	BB42_88;

	ld.shared.f64 	%fd127, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600EPdS7_iS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+16];
	setp.lt.f64	%p50, %fd203, %fd127;
	selp.f64	%fd128, %fd127, %fd203, %p50;
	ld.shared.f64 	%fd129, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600EPdS7_iS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+24];
	setp.lt.f64	%p51, %fd128, %fd129;
	selp.f64	%fd130, %fd129, %fd128, %p51;
	ld.shared.f64 	%fd131, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600EPdS7_iS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+32];
	setp.lt.f64	%p52, %fd130, %fd131;
	selp.f64	%fd132, %fd131, %fd130, %p52;
	ld.shared.f64 	%fd133, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600EPdS7_iS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+40];
	setp.lt.f64	%p53, %fd132, %fd133;
	selp.f64	%fd134, %fd133, %fd132, %p53;
	ld.shared.f64 	%fd135, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600EPdS7_iS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+48];
	setp.lt.f64	%p54, %fd134, %fd135;
	selp.f64	%fd136, %fd135, %fd134, %p54;
	ld.shared.f64 	%fd137, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600EPdS7_iS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+56];
	setp.lt.f64	%p55, %fd136, %fd137;
	selp.f64	%fd138, %fd137, %fd136, %p55;
	ld.shared.f64 	%fd139, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600EPdS7_iS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+64];
	setp.lt.f64	%p56, %fd138, %fd139;
	selp.f64	%fd203, %fd139, %fd138, %p56;

BB42_88:
	mov.u32 	%r278, %tid.x;
	setp.ne.s32	%p118, %r278, 0;
	@%p118 bra 	BB42_92;

	ld.param.u64 	%rd133, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600EPdS7_iS4_dEEvT0_T1_T2_T3_T4__param_1];
	cvta.to.global.u64 	%rd132, %rd133;
	ld.param.f64 	%fd183, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust7maximumIdEEE9Policy600EPdS7_iS4_dEEvT0_T1_T2_T3_T4__param_4];
	setp.gt.f64	%p119, %fd203, %fd183;
	selp.f64	%fd182, %fd203, %fd183, %p119;
	st.global.f64 	[%rd132], %fd182;

BB42_92:
	ret;
}

	// .weak	_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_dEEvT0_T1_T2_T3_T4_
.weak .entry _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_dEEvT0_T1_T2_T3_T4_(
	.param .align 8 .b8 _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_dEEvT0_T1_T2_T3_T4__param_0[8],
	.param .u64 _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_dEEvT0_T1_T2_T3_T4__param_1,
	.param .u64 _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_dEEvT0_T1_T2_T3_T4__param_2,
	.param .align 1 .b8 _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_dEEvT0_T1_T2_T3_T4__param_3[1],
	.param .f64 _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_dEEvT0_T1_T2_T3_T4__param_4
)
.maxntid 256, 1, 1
.minnctapersm 1
{
	.reg .pred 	%p<121>;
	.reg .b32 	%r<285>;
	.reg .f64 	%fd<221>;
	.reg .b64 	%rd<161>;


	ld.param.u64 	%rd18, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_dEEvT0_T1_T2_T3_T4__param_0];
	ld.param.u64 	%rd20, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_dEEvT0_T1_T2_T3_T4__param_1];
	ld.param.u64 	%rd19, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_dEEvT0_T1_T2_T3_T4__param_2];
	ld.param.f64 	%fd73, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_dEEvT0_T1_T2_T3_T4__param_4];
	cvta.to.global.u64 	%rd1, %rd20;
	mov.u32 	%r284, %tid.x;
	setp.eq.s64	%p1, %rd19, 0;
	@%p1 bra 	BB43_90;

	setp.lt.s64	%p2, %rd19, 2560;
	@%p2 bra 	BB43_32;
	bra.uni 	BB43_2;

BB43_32:
	cvt.u32.u64	%r24, %rd19;
	setp.ge.s32	%p57, %r284, %r24;
	mov.u32 	%r26, %r284;
	@%p57 bra 	BB43_34;

	mul.wide.s32 	%rd109, %r284, 8;
	add.s64 	%rd110, %rd18, %rd109;
	cvta.to.global.u64 	%rd111, %rd110;
	ld.global.f64 	%fd27, [%rd111];
	add.s32 	%r26, %r284, 256;

BB43_34:
	setp.ge.s32	%p58, %r26, %r24;
	@%p58 bra 	BB43_35;

	add.s32 	%r139, %r24, -1;
	sub.s32 	%r140, %r139, %r26;
	shr.u32 	%r141, %r140, 8;
	add.s32 	%r27, %r141, 1;
	and.b32  	%r28, %r27, 3;
	setp.eq.s32	%p59, %r28, 0;
	mov.f64 	%fd203, 0d0000000000000000;
	@%p59 bra 	BB43_42;

	setp.eq.s32	%p60, %r28, 1;
	@%p60 bra 	BB43_41;

	setp.eq.s32	%p61, %r28, 2;
	@%p61 bra 	BB43_40;

	mul.wide.s32 	%rd112, %r26, 8;
	add.s64 	%rd113, %rd18, %rd112;
	cvta.to.global.u64 	%rd114, %rd113;
	ld.global.f64 	%fd142, [%rd114];
	setp.lt.f64	%p62, %fd27, %fd142;
	selp.f64	%fd27, %fd142, %fd27, %p62;
	add.s32 	%r26, %r26, 256;

BB43_40:
	mul.wide.s32 	%rd115, %r26, 8;
	add.s64 	%rd116, %rd18, %rd115;
	cvta.to.global.u64 	%rd117, %rd116;
	ld.global.f64 	%fd143, [%rd117];
	setp.lt.f64	%p63, %fd27, %fd143;
	selp.f64	%fd27, %fd143, %fd27, %p63;
	add.s32 	%r26, %r26, 256;

BB43_41:
	mul.wide.s32 	%rd118, %r26, 8;
	add.s64 	%rd119, %rd18, %rd118;
	cvta.to.global.u64 	%rd120, %rd119;
	ld.global.f64 	%fd144, [%rd120];
	setp.lt.f64	%p64, %fd27, %fd144;
	selp.f64	%fd27, %fd144, %fd27, %p64;
	add.s32 	%r26, %r26, 256;
	mov.f64 	%fd203, %fd27;

BB43_42:
	setp.lt.u32	%p65, %r27, 4;
	@%p65 bra 	BB43_45;

	mul.wide.s32 	%rd121, %r26, 8;
	add.s64 	%rd160, %rd18, %rd121;
	mov.f64 	%fd203, %fd27;

BB43_44:
	cvta.to.global.u64 	%rd122, %rd160;
	ld.global.f64 	%fd145, [%rd122];
	setp.lt.f64	%p66, %fd203, %fd145;
	selp.f64	%fd146, %fd145, %fd203, %p66;
	add.s64 	%rd123, %rd160, 2048;
	cvta.to.global.u64 	%rd124, %rd123;
	ld.global.f64 	%fd147, [%rd124];
	setp.lt.f64	%p67, %fd146, %fd147;
	selp.f64	%fd148, %fd147, %fd146, %p67;
	add.s64 	%rd125, %rd160, 4096;
	cvta.to.global.u64 	%rd126, %rd125;
	ld.global.f64 	%fd149, [%rd126];
	setp.lt.f64	%p68, %fd148, %fd149;
	selp.f64	%fd150, %fd149, %fd148, %p68;
	add.s64 	%rd127, %rd160, 6144;
	cvta.to.global.u64 	%rd128, %rd127;
	ld.global.f64 	%fd151, [%rd128];
	setp.lt.f64	%p69, %fd150, %fd151;
	selp.f64	%fd203, %fd151, %fd150, %p69;
	add.s64 	%rd160, %rd160, 8192;
	add.s32 	%r26, %r26, 1024;
	setp.lt.s32	%p70, %r26, %r24;
	@%p70 bra 	BB43_44;
	bra.uni 	BB43_45;

BB43_90:
	setp.ne.s32	%p120, %r284, 0;
	@%p120 bra 	BB43_92;

	st.global.f64 	[%rd1], %fd73;
	bra.uni 	BB43_92;

BB43_2:
	mul.wide.s32 	%rd22, %r284, 8;
	add.s64 	%rd155, %rd18, %rd22;
	cvta.to.global.u64 	%rd24, %rd155;
	add.s32 	%r2, %r284, 256;
	mul.wide.s32 	%rd25, %r2, 8;
	add.s64 	%rd26, %rd18, %rd25;
	cvta.to.global.u64 	%rd27, %rd26;
	add.s32 	%r64, %r284, 512;
	mul.wide.s32 	%rd28, %r64, 8;
	add.s64 	%rd29, %rd18, %rd28;
	cvta.to.global.u64 	%rd30, %rd29;
	add.s32 	%r65, %r284, 768;
	mul.wide.s32 	%rd31, %r65, 8;
	add.s64 	%rd32, %rd18, %rd31;
	cvta.to.global.u64 	%rd33, %rd32;
	add.s32 	%r66, %r284, 1024;
	mul.wide.s32 	%rd34, %r66, 8;
	add.s64 	%rd35, %rd18, %rd34;
	cvta.to.global.u64 	%rd36, %rd35;
	add.s32 	%r67, %r284, 1280;
	mul.wide.s32 	%rd37, %r67, 8;
	add.s64 	%rd38, %rd18, %rd37;
	cvta.to.global.u64 	%rd39, %rd38;
	add.s32 	%r68, %r284, 1536;
	mul.wide.s32 	%rd40, %r68, 8;
	add.s64 	%rd41, %rd18, %rd40;
	cvta.to.global.u64 	%rd42, %rd41;
	add.s32 	%r69, %r284, 1792;
	mul.wide.s32 	%rd43, %r69, 8;
	add.s64 	%rd44, %rd18, %rd43;
	cvta.to.global.u64 	%rd45, %rd44;
	add.s32 	%r70, %r284, 2048;
	mul.wide.s32 	%rd46, %r70, 8;
	add.s64 	%rd47, %rd18, %rd46;
	cvta.to.global.u64 	%rd48, %rd47;
	add.s32 	%r71, %r284, 2304;
	mul.wide.s32 	%rd49, %r71, 8;
	add.s64 	%rd50, %rd18, %rd49;
	cvta.to.global.u64 	%rd51, %rd50;
	ld.global.f64 	%fd74, [%rd27];
	ld.global.f64 	%fd75, [%rd24];
	setp.lt.f64	%p3, %fd75, %fd74;
	selp.f64	%fd76, %fd74, %fd75, %p3;
	ld.global.f64 	%fd77, [%rd30];
	setp.lt.f64	%p4, %fd76, %fd77;
	selp.f64	%fd78, %fd77, %fd76, %p4;
	ld.global.f64 	%fd79, [%rd33];
	setp.lt.f64	%p5, %fd78, %fd79;
	selp.f64	%fd80, %fd79, %fd78, %p5;
	ld.global.f64 	%fd81, [%rd36];
	setp.lt.f64	%p6, %fd80, %fd81;
	selp.f64	%fd82, %fd81, %fd80, %p6;
	ld.global.f64 	%fd83, [%rd39];
	setp.lt.f64	%p7, %fd82, %fd83;
	selp.f64	%fd84, %fd83, %fd82, %p7;
	ld.global.f64 	%fd85, [%rd42];
	setp.lt.f64	%p8, %fd84, %fd85;
	selp.f64	%fd86, %fd85, %fd84, %p8;
	ld.global.f64 	%fd87, [%rd45];
	setp.lt.f64	%p9, %fd86, %fd87;
	selp.f64	%fd88, %fd87, %fd86, %p9;
	ld.global.f64 	%fd89, [%rd48];
	setp.lt.f64	%p10, %fd88, %fd89;
	selp.f64	%fd90, %fd89, %fd88, %p10;
	ld.global.f64 	%fd91, [%rd51];
	setp.lt.f64	%p11, %fd90, %fd91;
	selp.f64	%fd4, %fd91, %fd90, %p11;
	setp.lt.s64	%p12, %rd19, 5120;
	mov.u64 	%rd158, 2560;
	@%p12 bra 	BB43_5;

	mov.u64 	%rd157, 5120;
	mov.u64 	%rd158, 2560;

BB43_4:
	add.s64 	%rd9, %rd155, 20480;
	cvta.to.global.u64 	%rd55, %rd9;
	add.s64 	%rd56, %rd155, 22528;
	cvta.to.global.u64 	%rd57, %rd56;
	add.s64 	%rd58, %rd155, 24576;
	cvta.to.global.u64 	%rd59, %rd58;
	add.s64 	%rd60, %rd155, 26624;
	cvta.to.global.u64 	%rd61, %rd60;
	add.s64 	%rd62, %rd155, 28672;
	cvta.to.global.u64 	%rd63, %rd62;
	add.s64 	%rd64, %rd155, 30720;
	cvta.to.global.u64 	%rd65, %rd64;
	add.s64 	%rd66, %rd155, 32768;
	cvta.to.global.u64 	%rd67, %rd66;
	add.s64 	%rd68, %rd155, 34816;
	cvta.to.global.u64 	%rd69, %rd68;
	add.s64 	%rd70, %rd155, 36864;
	cvta.to.global.u64 	%rd71, %rd70;
	add.s64 	%rd72, %rd155, 38912;
	cvta.to.global.u64 	%rd73, %rd72;
	ld.global.f64 	%fd92, [%rd55];
	setp.lt.f64	%p13, %fd4, %fd92;
	selp.f64	%fd93, %fd92, %fd4, %p13;
	ld.global.f64 	%fd94, [%rd57];
	setp.lt.f64	%p14, %fd93, %fd94;
	selp.f64	%fd95, %fd94, %fd93, %p14;
	ld.global.f64 	%fd96, [%rd59];
	setp.lt.f64	%p15, %fd95, %fd96;
	selp.f64	%fd97, %fd96, %fd95, %p15;
	ld.global.f64 	%fd98, [%rd61];
	setp.lt.f64	%p16, %fd97, %fd98;
	selp.f64	%fd99, %fd98, %fd97, %p16;
	ld.global.f64 	%fd100, [%rd63];
	setp.lt.f64	%p17, %fd99, %fd100;
	selp.f64	%fd101, %fd100, %fd99, %p17;
	ld.global.f64 	%fd102, [%rd65];
	setp.lt.f64	%p18, %fd101, %fd102;
	selp.f64	%fd103, %fd102, %fd101, %p18;
	ld.global.f64 	%fd104, [%rd67];
	setp.lt.f64	%p19, %fd103, %fd104;
	selp.f64	%fd105, %fd104, %fd103, %p19;
	ld.global.f64 	%fd106, [%rd69];
	setp.lt.f64	%p20, %fd105, %fd106;
	selp.f64	%fd107, %fd106, %fd105, %p20;
	ld.global.f64 	%fd108, [%rd71];
	setp.lt.f64	%p21, %fd107, %fd108;
	selp.f64	%fd109, %fd108, %fd107, %p21;
	ld.global.f64 	%fd110, [%rd73];
	setp.lt.f64	%p22, %fd109, %fd110;
	selp.f64	%fd4, %fd110, %fd109, %p22;
	add.s64 	%rd158, %rd158, 2560;
	add.s64 	%rd157, %rd157, 2560;
	setp.le.s64	%p23, %rd157, %rd19;
	mov.u64 	%rd155, %rd9;
	@%p23 bra 	BB43_4;

BB43_5:
	setp.ge.s64	%p24, %rd158, %rd19;
	@%p24 bra 	BB43_6;

	mov.u32 	%r271, %tid.x;
	sub.s64 	%rd74, %rd19, %rd158;
	cvt.u32.u64	%r3, %rd74;
	setp.ge.s32	%p25, %r271, %r3;
	@%p25 bra 	BB43_8;

	mov.u32 	%r278, %tid.x;
	add.s32 	%r72, %r3, -1;
	sub.s32 	%r73, %r72, %r278;
	shr.u32 	%r74, %r73, 8;
	add.s32 	%r4, %r74, 1;
	and.b32  	%r5, %r4, 3;
	setp.eq.s32	%p26, %r5, 0;
	mov.f64 	%fd203, 0d0000000000000000;
	@%p26 bra 	BB43_15;

	mov.u32 	%r276, %tid.x;
	setp.eq.s32	%p27, %r5, 1;
	@%p27 bra 	BB43_14;

	mov.u32 	%r275, %tid.x;
	setp.eq.s32	%p28, %r5, 2;
	@%p28 bra 	BB43_13;

	ld.param.u64 	%rd151, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_dEEvT0_T1_T2_T3_T4__param_0];
	mov.u32 	%r268, %tid.x;
	add.s32 	%r275, %r268, 256;
	cvt.s64.s32	%rd150, %r268;
	add.s64 	%rd75, %rd150, %rd158;
	shl.b64 	%rd76, %rd75, 3;
	add.s64 	%rd77, %rd151, %rd76;
	cvta.to.global.u64 	%rd78, %rd77;
	ld.global.f64 	%fd112, [%rd78];
	setp.lt.f64	%p29, %fd4, %fd112;
	selp.f64	%fd4, %fd112, %fd4, %p29;

BB43_13:
	ld.param.u64 	%rd152, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_dEEvT0_T1_T2_T3_T4__param_0];
	cvt.s64.s32	%rd79, %r275;
	add.s64 	%rd80, %rd79, %rd158;
	shl.b64 	%rd81, %rd80, 3;
	add.s64 	%rd82, %rd152, %rd81;
	cvta.to.global.u64 	%rd83, %rd82;
	ld.global.f64 	%fd113, [%rd83];
	setp.lt.f64	%p30, %fd4, %fd113;
	selp.f64	%fd4, %fd113, %fd4, %p30;
	add.s32 	%r276, %r275, 256;

BB43_14:
	ld.param.u64 	%rd153, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_dEEvT0_T1_T2_T3_T4__param_0];
	cvt.s64.s32	%rd84, %r276;
	add.s64 	%rd85, %rd84, %rd158;
	shl.b64 	%rd86, %rd85, 3;
	add.s64 	%rd87, %rd153, %rd86;
	cvta.to.global.u64 	%rd88, %rd87;
	ld.global.f64 	%fd114, [%rd88];
	setp.lt.f64	%p31, %fd4, %fd114;
	selp.f64	%fd4, %fd114, %fd4, %p31;
	add.s32 	%r278, %r276, 256;
	mov.f64 	%fd203, %fd4;

BB43_15:
	setp.lt.u32	%p32, %r4, 4;
	@%p32 bra 	BB43_18;

	ld.param.u64 	%rd154, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_dEEvT0_T1_T2_T3_T4__param_0];
	cvt.s64.s32	%rd89, %r278;
	add.s64 	%rd90, %rd158, %rd89;
	shl.b64 	%rd91, %rd90, 3;
	add.s64 	%rd159, %rd154, %rd91;
	mov.f64 	%fd203, %fd4;

BB43_17:
	cvta.to.global.u64 	%rd92, %rd159;
	ld.global.f64 	%fd115, [%rd92];
	setp.lt.f64	%p33, %fd203, %fd115;
	selp.f64	%fd116, %fd115, %fd203, %p33;
	add.s64 	%rd93, %rd159, 2048;
	cvta.to.global.u64 	%rd94, %rd93;
	ld.global.f64 	%fd117, [%rd94];
	setp.lt.f64	%p34, %fd116, %fd117;
	selp.f64	%fd118, %fd117, %fd116, %p34;
	add.s64 	%rd95, %rd159, 4096;
	cvta.to.global.u64 	%rd96, %rd95;
	ld.global.f64 	%fd119, [%rd96];
	setp.lt.f64	%p35, %fd118, %fd119;
	selp.f64	%fd120, %fd119, %fd118, %p35;
	add.s64 	%rd97, %rd159, 6144;
	cvta.to.global.u64 	%rd98, %rd97;
	ld.global.f64 	%fd121, [%rd98];
	setp.lt.f64	%p36, %fd120, %fd121;
	selp.f64	%fd203, %fd121, %fd120, %p36;
	add.s64 	%rd159, %rd159, 8192;
	add.s32 	%r278, %r278, 1024;
	setp.lt.s32	%p37, %r278, %r3;
	@%p37 bra 	BB43_17;
	bra.uni 	BB43_18;

BB43_35:
	mov.f64 	%fd203, %fd27;

BB43_45:
	// inline asm
	mov.u32 %r142, %laneid;
	// inline asm
	mov.b64 	 %rd129, %fd203;
	mov.b64	{%r38, %r39}, %rd129;
	shr.s32 	%r143, %r284, 31;
	shr.u32 	%r144, %r143, 27;
	add.s32 	%r145, %r284, %r144;
	shr.s32 	%r40, %r145, 5;
	shl.b32 	%r146, %r40, 3;
	mov.u32 	%r147, _ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_dEEvT0_T1_T2_T3_T4_E12temp_storage;
	add.s32 	%r148, %r147, %r146;
	setp.gt.s32	%p71, %r24, 255;
	@%p71 bra 	BB43_73;
	bra.uni 	BB43_46;

BB43_73:
	mov.u32 	%r216, 1;
	mov.u32 	%r217, 31;
	mov.u32 	%r218, -1;
	// inline asm
	shfl.sync.down.b32 %r209, %r38, %r216, %r217, %r218;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r214, %r39, %r216, %r217, %r218;
	// inline asm
	add.s32 	%r219, %r142, 1;
	setp.gt.s32	%p99, %r219, 31;
	@%p99 bra 	BB43_75;

	mov.b64	%rd139, {%r209, %r214};
	mov.b64 	 %fd164, %rd139;
	setp.lt.f64	%p100, %fd203, %fd164;
	selp.f64	%fd203, %fd164, %fd203, %p100;

BB43_75:
	mov.b64 	 %rd140, %fd203;
	mov.u32 	%r227, 2;
	mov.b64	{%r221, %r226}, %rd140;
	// inline asm
	shfl.sync.down.b32 %r220, %r221, %r227, %r217, %r218;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r225, %r226, %r227, %r217, %r218;
	// inline asm
	add.s32 	%r230, %r142, 2;
	setp.gt.s32	%p101, %r230, 31;
	@%p101 bra 	BB43_77;

	mov.b64	%rd141, {%r220, %r225};
	mov.b64 	 %fd165, %rd141;
	setp.lt.f64	%p102, %fd203, %fd165;
	selp.f64	%fd203, %fd165, %fd203, %p102;

BB43_77:
	mov.b64 	 %rd142, %fd203;
	mov.u32 	%r238, 4;
	mov.b64	{%r232, %r237}, %rd142;
	// inline asm
	shfl.sync.down.b32 %r231, %r232, %r238, %r217, %r218;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r236, %r237, %r238, %r217, %r218;
	// inline asm
	add.s32 	%r241, %r142, 4;
	setp.gt.s32	%p103, %r241, 31;
	@%p103 bra 	BB43_79;

	mov.b64	%rd143, {%r231, %r236};
	mov.b64 	 %fd166, %rd143;
	setp.lt.f64	%p104, %fd203, %fd166;
	selp.f64	%fd203, %fd166, %fd203, %p104;

BB43_79:
	mov.b64 	 %rd144, %fd203;
	mov.u32 	%r249, 8;
	mov.b64	{%r243, %r248}, %rd144;
	// inline asm
	shfl.sync.down.b32 %r242, %r243, %r249, %r217, %r218;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r247, %r248, %r249, %r217, %r218;
	// inline asm
	add.s32 	%r252, %r142, 8;
	setp.gt.s32	%p105, %r252, 31;
	@%p105 bra 	BB43_81;

	mov.b64	%rd145, {%r242, %r247};
	mov.b64 	 %fd167, %rd145;
	setp.lt.f64	%p106, %fd203, %fd167;
	selp.f64	%fd203, %fd167, %fd203, %p106;

BB43_81:
	mov.b64 	 %rd146, %fd203;
	mov.u32 	%r260, 16;
	mov.b64	{%r254, %r259}, %rd146;
	// inline asm
	shfl.sync.down.b32 %r253, %r254, %r260, %r217, %r218;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r258, %r259, %r260, %r217, %r218;
	// inline asm
	add.s32 	%r263, %r142, 16;
	setp.gt.s32	%p107, %r263, 31;
	@%p107 bra 	BB43_83;

	mov.b64	%rd147, {%r253, %r258};
	mov.b64 	 %fd168, %rd147;
	setp.lt.f64	%p108, %fd203, %fd168;
	selp.f64	%fd203, %fd168, %fd203, %p108;

BB43_83:
	setp.ne.s32	%p109, %r142, 0;
	@%p109 bra 	BB43_85;

	add.s32 	%r266, %r148, 8;
	st.shared.f64 	[%r266], %fd203;

BB43_85:
	bar.sync 	0;
	setp.ne.s32	%p110, %r284, 0;
	@%p110 bra 	BB43_88;

	ld.shared.f64 	%fd169, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+16];
	setp.lt.f64	%p111, %fd203, %fd169;
	selp.f64	%fd170, %fd169, %fd203, %p111;
	ld.shared.f64 	%fd171, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+24];
	setp.lt.f64	%p112, %fd170, %fd171;
	selp.f64	%fd172, %fd171, %fd170, %p112;
	ld.shared.f64 	%fd173, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+32];
	setp.lt.f64	%p113, %fd172, %fd173;
	selp.f64	%fd174, %fd173, %fd172, %p113;
	ld.shared.f64 	%fd175, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+40];
	setp.lt.f64	%p114, %fd174, %fd175;
	selp.f64	%fd176, %fd175, %fd174, %p114;
	ld.shared.f64 	%fd177, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+48];
	setp.lt.f64	%p115, %fd176, %fd177;
	selp.f64	%fd178, %fd177, %fd176, %p115;
	ld.shared.f64 	%fd179, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+56];
	setp.lt.f64	%p116, %fd178, %fd179;
	selp.f64	%fd180, %fd179, %fd178, %p116;
	ld.shared.f64 	%fd181, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+64];
	setp.lt.f64	%p117, %fd180, %fd181;
	selp.f64	%fd203, %fd181, %fd180, %p117;
	bra.uni 	BB43_87;

BB43_6:
	mov.f64 	%fd203, %fd4;
	bra.uni 	BB43_18;

BB43_46:
	shl.b32 	%r159, %r40, 5;
	add.s32 	%r160, %r159, 32;
	setp.gt.s32	%p72, %r160, %r24;
	add.s32 	%r161, %r24, -1;
	mov.u32 	%r158, -1;
	sub.s32 	%r162, %r161, %r159;
	selp.b32	%r157, %r162, 31, %p72;
	mov.u32 	%r156, 1;
	// inline asm
	shfl.sync.down.b32 %r149, %r38, %r156, %r157, %r158;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r154, %r39, %r156, %r157, %r158;
	// inline asm
	setp.ge.s32	%p73, %r142, %r157;
	@%p73 bra 	BB43_48;

	mov.b64	%rd130, {%r149, %r154};
	mov.b64 	 %fd152, %rd130;
	setp.lt.f64	%p74, %fd203, %fd152;
	selp.f64	%fd203, %fd152, %fd203, %p74;

BB43_48:
	mov.b64 	 %rd131, %fd203;
	mov.u32 	%r170, 2;
	mov.b64	{%r164, %r169}, %rd131;
	// inline asm
	shfl.sync.down.b32 %r163, %r164, %r170, %r157, %r158;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r168, %r169, %r170, %r157, %r158;
	// inline asm
	add.s32 	%r173, %r142, 2;
	setp.gt.s32	%p75, %r173, %r157;
	@%p75 bra 	BB43_50;

	mov.b64	%rd132, {%r163, %r168};
	mov.b64 	 %fd153, %rd132;
	setp.lt.f64	%p76, %fd203, %fd153;
	selp.f64	%fd203, %fd153, %fd203, %p76;

BB43_50:
	mov.b64 	 %rd133, %fd203;
	mov.u32 	%r181, 4;
	mov.b64	{%r175, %r180}, %rd133;
	// inline asm
	shfl.sync.down.b32 %r174, %r175, %r181, %r157, %r158;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r179, %r180, %r181, %r157, %r158;
	// inline asm
	add.s32 	%r184, %r142, 4;
	setp.gt.s32	%p77, %r184, %r157;
	@%p77 bra 	BB43_52;

	mov.b64	%rd134, {%r174, %r179};
	mov.b64 	 %fd154, %rd134;
	setp.lt.f64	%p78, %fd203, %fd154;
	selp.f64	%fd203, %fd154, %fd203, %p78;

BB43_52:
	mov.b64 	 %rd135, %fd203;
	mov.u32 	%r192, 8;
	mov.b64	{%r186, %r191}, %rd135;
	// inline asm
	shfl.sync.down.b32 %r185, %r186, %r192, %r157, %r158;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r190, %r191, %r192, %r157, %r158;
	// inline asm
	add.s32 	%r195, %r142, 8;
	setp.gt.s32	%p79, %r195, %r157;
	@%p79 bra 	BB43_54;

	mov.b64	%rd136, {%r185, %r190};
	mov.b64 	 %fd155, %rd136;
	setp.lt.f64	%p80, %fd203, %fd155;
	selp.f64	%fd203, %fd155, %fd203, %p80;

BB43_54:
	mov.b64 	 %rd137, %fd203;
	mov.u32 	%r203, 16;
	mov.b64	{%r197, %r202}, %rd137;
	// inline asm
	shfl.sync.down.b32 %r196, %r197, %r203, %r157, %r158;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r201, %r202, %r203, %r157, %r158;
	// inline asm
	add.s32 	%r206, %r142, 16;
	setp.gt.s32	%p81, %r206, %r157;
	@%p81 bra 	BB43_56;

	mov.b64	%rd138, {%r196, %r201};
	mov.b64 	 %fd156, %rd138;
	setp.lt.f64	%p82, %fd203, %fd156;
	selp.f64	%fd203, %fd156, %fd203, %p82;

BB43_56:
	setp.ne.s32	%p83, %r142, 0;
	@%p83 bra 	BB43_58;

	add.s32 	%r265, %r148, 8;
	st.shared.f64 	[%r265], %fd203;

BB43_58:
	bar.sync 	0;
	setp.ne.s32	%p84, %r284, 0;
	@%p84 bra 	BB43_88;

	setp.lt.s32	%p85, %r24, 33;
	@%p85 bra 	BB43_61;

	ld.shared.f64 	%fd157, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+16];
	setp.lt.f64	%p86, %fd203, %fd157;
	selp.f64	%fd203, %fd157, %fd203, %p86;

BB43_61:
	setp.lt.s32	%p87, %r24, 65;
	@%p87 bra 	BB43_63;

	ld.shared.f64 	%fd158, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+24];
	setp.lt.f64	%p88, %fd203, %fd158;
	selp.f64	%fd203, %fd158, %fd203, %p88;

BB43_63:
	setp.lt.s32	%p89, %r24, 97;
	@%p89 bra 	BB43_65;

	ld.shared.f64 	%fd159, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+32];
	setp.lt.f64	%p90, %fd203, %fd159;
	selp.f64	%fd203, %fd159, %fd203, %p90;

BB43_65:
	setp.lt.s32	%p91, %r24, 129;
	@%p91 bra 	BB43_67;

	ld.shared.f64 	%fd160, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+40];
	setp.lt.f64	%p92, %fd203, %fd160;
	selp.f64	%fd203, %fd160, %fd203, %p92;

BB43_67:
	setp.lt.s32	%p93, %r24, 161;
	@%p93 bra 	BB43_69;

	ld.shared.f64 	%fd161, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+48];
	setp.lt.f64	%p94, %fd203, %fd161;
	selp.f64	%fd203, %fd161, %fd203, %p94;

BB43_69:
	setp.lt.s32	%p95, %r24, 193;
	@%p95 bra 	BB43_71;

	ld.shared.f64 	%fd162, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+56];
	setp.lt.f64	%p96, %fd203, %fd162;
	selp.f64	%fd203, %fd162, %fd203, %p96;

BB43_71:
	mov.u32 	%r284, 0;
	setp.lt.s32	%p97, %r24, 225;
	@%p97 bra 	BB43_88;

	ld.shared.f64 	%fd163, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+64];
	setp.lt.f64	%p98, %fd203, %fd163;
	selp.f64	%fd203, %fd163, %fd203, %p98;
	bra.uni 	BB43_88;

BB43_8:
	mov.f64 	%fd203, %fd4;

BB43_18:
	// inline asm
	mov.u32 %r75, %laneid;
	// inline asm
	mov.b64 	 %rd99, %fd203;
	mov.u32 	%r83, 1;
	mov.u32 	%r84, 31;
	mov.u32 	%r85, -1;
	mov.b64	{%r77, %r82}, %rd99;
	// inline asm
	shfl.sync.down.b32 %r76, %r77, %r83, %r84, %r85;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r81, %r82, %r83, %r84, %r85;
	// inline asm
	add.s32 	%r86, %r75, 1;
	setp.gt.s32	%p38, %r86, 31;
	@%p38 bra 	BB43_20;

	mov.b64	%rd100, {%r76, %r81};
	mov.b64 	 %fd122, %rd100;
	setp.lt.f64	%p39, %fd203, %fd122;
	selp.f64	%fd203, %fd122, %fd203, %p39;

BB43_20:
	mov.b64 	 %rd101, %fd203;
	mov.u32 	%r94, 2;
	mov.b64	{%r88, %r93}, %rd101;
	// inline asm
	shfl.sync.down.b32 %r87, %r88, %r94, %r84, %r85;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r92, %r93, %r94, %r84, %r85;
	// inline asm
	add.s32 	%r97, %r75, 2;
	setp.gt.s32	%p40, %r97, 31;
	@%p40 bra 	BB43_22;

	mov.b64	%rd102, {%r87, %r92};
	mov.b64 	 %fd123, %rd102;
	setp.lt.f64	%p41, %fd203, %fd123;
	selp.f64	%fd203, %fd123, %fd203, %p41;

BB43_22:
	mov.b64 	 %rd103, %fd203;
	mov.u32 	%r105, 4;
	mov.b64	{%r99, %r104}, %rd103;
	// inline asm
	shfl.sync.down.b32 %r98, %r99, %r105, %r84, %r85;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r103, %r104, %r105, %r84, %r85;
	// inline asm
	add.s32 	%r108, %r75, 4;
	setp.gt.s32	%p42, %r108, 31;
	@%p42 bra 	BB43_24;

	mov.b64	%rd104, {%r98, %r103};
	mov.b64 	 %fd124, %rd104;
	setp.lt.f64	%p43, %fd203, %fd124;
	selp.f64	%fd203, %fd124, %fd203, %p43;

BB43_24:
	mov.b64 	 %rd105, %fd203;
	mov.u32 	%r116, 8;
	mov.b64	{%r110, %r115}, %rd105;
	// inline asm
	shfl.sync.down.b32 %r109, %r110, %r116, %r84, %r85;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r114, %r115, %r116, %r84, %r85;
	// inline asm
	add.s32 	%r119, %r75, 8;
	setp.gt.s32	%p44, %r119, 31;
	@%p44 bra 	BB43_26;

	mov.b64	%rd106, {%r109, %r114};
	mov.b64 	 %fd125, %rd106;
	setp.lt.f64	%p45, %fd203, %fd125;
	selp.f64	%fd203, %fd125, %fd203, %p45;

BB43_26:
	mov.b64 	 %rd107, %fd203;
	mov.u32 	%r127, 16;
	mov.b64	{%r121, %r126}, %rd107;
	// inline asm
	shfl.sync.down.b32 %r120, %r121, %r127, %r84, %r85;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r125, %r126, %r127, %r84, %r85;
	// inline asm
	add.s32 	%r130, %r75, 16;
	setp.gt.s32	%p46, %r130, 31;
	@%p46 bra 	BB43_28;

	mov.b64	%rd108, {%r120, %r125};
	mov.b64 	 %fd126, %rd108;
	setp.lt.f64	%p47, %fd203, %fd126;
	selp.f64	%fd203, %fd126, %fd203, %p47;

BB43_28:
	setp.ne.s32	%p48, %r75, 0;
	@%p48 bra 	BB43_30;

	mov.u32 	%r270, %tid.x;
	shr.s32 	%r131, %r270, 31;
	shr.u32 	%r132, %r131, 27;
	add.s32 	%r133, %r270, %r132;
	shr.s32 	%r134, %r133, 5;
	shl.b32 	%r135, %r134, 3;
	mov.u32 	%r136, _ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_dEEvT0_T1_T2_T3_T4_E12temp_storage;
	add.s32 	%r137, %r136, %r135;
	st.shared.f64 	[%r137+8], %fd203;

BB43_30:
	bar.sync 	0;
	mov.u32 	%r284, %tid.x;
	setp.ne.s32	%p49, %r284, 0;
	@%p49 bra 	BB43_88;

	ld.shared.f64 	%fd127, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+16];
	setp.lt.f64	%p50, %fd203, %fd127;
	selp.f64	%fd128, %fd127, %fd203, %p50;
	ld.shared.f64 	%fd129, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+24];
	setp.lt.f64	%p51, %fd128, %fd129;
	selp.f64	%fd130, %fd129, %fd128, %p51;
	ld.shared.f64 	%fd131, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+32];
	setp.lt.f64	%p52, %fd130, %fd131;
	selp.f64	%fd132, %fd131, %fd130, %p52;
	ld.shared.f64 	%fd133, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+40];
	setp.lt.f64	%p53, %fd132, %fd133;
	selp.f64	%fd134, %fd133, %fd132, %p53;
	ld.shared.f64 	%fd135, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+48];
	setp.lt.f64	%p54, %fd134, %fd135;
	selp.f64	%fd136, %fd135, %fd134, %p54;
	ld.shared.f64 	%fd137, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+56];
	setp.lt.f64	%p55, %fd136, %fd137;
	selp.f64	%fd138, %fd137, %fd136, %p55;
	ld.shared.f64 	%fd139, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+64];
	setp.lt.f64	%p56, %fd138, %fd139;
	selp.f64	%fd203, %fd139, %fd138, %p56;

BB43_87:
	mov.u32 	%r284, 0;

BB43_88:
	setp.ne.s32	%p118, %r284, 0;
	@%p118 bra 	BB43_92;

	ld.param.u64 	%rd149, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_dEEvT0_T1_T2_T3_T4__param_1];
	cvta.to.global.u64 	%rd148, %rd149;
	ld.param.f64 	%fd183, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_dEEvT0_T1_T2_T3_T4__param_4];
	setp.gt.f64	%p119, %fd203, %fd183;
	selp.f64	%fd182, %fd203, %fd183, %p119;
	st.global.f64 	[%rd148], %fd182;

BB43_92:
	ret;
}

	// .weak	_ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_
.weak .entry _ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_(
	.param .align 8 .b8 _ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3__param_0[8],
	.param .u64 _ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3__param_1,
	.param .u64 _ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3__param_2,
	.param .align 8 .b8 _ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3__param_3[80],
	.param .align 1 .b8 _ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3__param_4[1]
)
.maxntid 256, 1, 1
{
	.reg .pred 	%p<118>;
	.reg .b32 	%r<283>;
	.reg .f64 	%fd<218>;
	.reg .b64 	%rd<159>;


	ld.param.u64 	%rd1, [_ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3__param_0];
	ld.param.u64 	%rd4, [_ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3__param_3+40];
	ld.param.u32 	%r65, [_ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3__param_3+48];
	mul.lo.s32 	%r66, %r65, 2560;
	cvt.s64.s32	%rd2, %r66;
	mov.u32 	%r1, %ctaid.x;
	mul.lo.s32 	%r67, %r1, 2560;
	cvt.s64.s32	%rd3, %r67;
	add.s64 	%rd17, %rd3, 2560;
	setp.gt.s64	%p1, %rd17, %rd4;
	mov.u32 	%r282, %tid.x;
	@%p1 bra 	BB44_30;
	bra.uni 	BB44_1;

BB44_30:
	sub.s64 	%rd99, %rd4, %rd3;
	cvt.u32.u64	%r25, %rd99;
	setp.ge.s32	%p56, %r282, %r25;
	mov.u32 	%r27, %r282;
	@%p56 bra 	BB44_32;

	cvt.s64.s32	%rd100, %r282;
	add.s64 	%rd101, %rd100, %rd3;
	shl.b64 	%rd102, %rd101, 3;
	add.s64 	%rd103, %rd1, %rd102;
	cvta.to.global.u64 	%rd104, %rd103;
	ld.global.f64 	%fd27, [%rd104];
	add.s32 	%r27, %r282, 256;

BB44_32:
	setp.ge.s32	%p57, %r27, %r25;
	@%p57 bra 	BB44_33;

	add.s32 	%r136, %r25, -1;
	sub.s32 	%r137, %r136, %r27;
	shr.u32 	%r138, %r137, 8;
	add.s32 	%r28, %r138, 1;
	and.b32  	%r29, %r28, 3;
	setp.eq.s32	%p58, %r29, 0;
	mov.f64 	%fd200, 0d0000000000000000;
	@%p58 bra 	BB44_40;

	setp.eq.s32	%p59, %r29, 1;
	@%p59 bra 	BB44_39;

	setp.eq.s32	%p60, %r29, 2;
	@%p60 bra 	BB44_38;

	cvt.s64.s32	%rd106, %r27;
	add.s64 	%rd107, %rd106, %rd3;
	shl.b64 	%rd108, %rd107, 3;
	add.s64 	%rd109, %rd1, %rd108;
	cvta.to.global.u64 	%rd110, %rd109;
	ld.global.f64 	%fd141, [%rd110];
	setp.lt.f64	%p61, %fd27, %fd141;
	selp.f64	%fd27, %fd141, %fd27, %p61;
	add.s32 	%r27, %r27, 256;

BB44_38:
	cvt.s64.s32	%rd111, %r27;
	add.s64 	%rd112, %rd111, %rd3;
	shl.b64 	%rd113, %rd112, 3;
	add.s64 	%rd114, %rd1, %rd113;
	cvta.to.global.u64 	%rd115, %rd114;
	ld.global.f64 	%fd142, [%rd115];
	setp.lt.f64	%p62, %fd27, %fd142;
	selp.f64	%fd27, %fd142, %fd27, %p62;
	add.s32 	%r27, %r27, 256;

BB44_39:
	cvt.s64.s32	%rd116, %r27;
	add.s64 	%rd117, %rd116, %rd3;
	shl.b64 	%rd118, %rd117, 3;
	add.s64 	%rd119, %rd1, %rd118;
	cvta.to.global.u64 	%rd120, %rd119;
	ld.global.f64 	%fd143, [%rd120];
	setp.lt.f64	%p63, %fd27, %fd143;
	selp.f64	%fd27, %fd143, %fd27, %p63;
	add.s32 	%r27, %r27, 256;
	mov.f64 	%fd200, %fd27;

BB44_40:
	setp.lt.u32	%p64, %r28, 4;
	@%p64 bra 	BB44_43;

	cvt.s64.s32	%rd121, %r27;
	add.s64 	%rd123, %rd121, %rd3;
	shl.b64 	%rd124, %rd123, 3;
	add.s64 	%rd158, %rd1, %rd124;
	mov.f64 	%fd200, %fd27;

BB44_42:
	cvta.to.global.u64 	%rd125, %rd158;
	ld.global.f64 	%fd144, [%rd125];
	setp.lt.f64	%p65, %fd200, %fd144;
	selp.f64	%fd145, %fd144, %fd200, %p65;
	add.s64 	%rd126, %rd158, 2048;
	cvta.to.global.u64 	%rd127, %rd126;
	ld.global.f64 	%fd146, [%rd127];
	setp.lt.f64	%p66, %fd145, %fd146;
	selp.f64	%fd147, %fd146, %fd145, %p66;
	add.s64 	%rd128, %rd158, 4096;
	cvta.to.global.u64 	%rd129, %rd128;
	ld.global.f64 	%fd148, [%rd129];
	setp.lt.f64	%p67, %fd147, %fd148;
	selp.f64	%fd149, %fd148, %fd147, %p67;
	add.s64 	%rd130, %rd158, 6144;
	cvta.to.global.u64 	%rd131, %rd130;
	ld.global.f64 	%fd150, [%rd131];
	setp.lt.f64	%p68, %fd149, %fd150;
	selp.f64	%fd200, %fd150, %fd149, %p68;
	add.s64 	%rd158, %rd158, 8192;
	add.s32 	%r27, %r27, 1024;
	setp.lt.s32	%p69, %r27, %r25;
	@%p69 bra 	BB44_42;
	bra.uni 	BB44_43;

BB44_1:
	cvt.s64.s32	%rd5, %r282;
	add.s64 	%rd18, %rd5, %rd3;
	shl.b64 	%rd19, %rd18, 3;
	add.s64 	%rd20, %rd19, %rd1;
	cvta.to.global.u64 	%rd21, %rd20;
	add.s64 	%rd22, %rd20, 2048;
	cvta.to.global.u64 	%rd23, %rd22;
	add.s64 	%rd24, %rd20, 4096;
	cvta.to.global.u64 	%rd25, %rd24;
	add.s64 	%rd26, %rd20, 6144;
	cvta.to.global.u64 	%rd27, %rd26;
	add.s64 	%rd28, %rd20, 8192;
	cvta.to.global.u64 	%rd29, %rd28;
	add.s64 	%rd30, %rd20, 10240;
	cvta.to.global.u64 	%rd31, %rd30;
	add.s64 	%rd32, %rd20, 12288;
	cvta.to.global.u64 	%rd33, %rd32;
	add.s64 	%rd34, %rd20, 14336;
	cvta.to.global.u64 	%rd35, %rd34;
	add.s64 	%rd36, %rd20, 16384;
	cvta.to.global.u64 	%rd37, %rd36;
	add.s64 	%rd38, %rd20, 18432;
	cvta.to.global.u64 	%rd39, %rd38;
	ld.global.f64 	%fd73, [%rd23];
	ld.global.f64 	%fd74, [%rd21];
	setp.lt.f64	%p2, %fd74, %fd73;
	selp.f64	%fd75, %fd73, %fd74, %p2;
	ld.global.f64 	%fd76, [%rd25];
	setp.lt.f64	%p3, %fd75, %fd76;
	selp.f64	%fd77, %fd76, %fd75, %p3;
	ld.global.f64 	%fd78, [%rd27];
	setp.lt.f64	%p4, %fd77, %fd78;
	selp.f64	%fd79, %fd78, %fd77, %p4;
	ld.global.f64 	%fd80, [%rd29];
	setp.lt.f64	%p5, %fd79, %fd80;
	selp.f64	%fd81, %fd80, %fd79, %p5;
	ld.global.f64 	%fd82, [%rd31];
	setp.lt.f64	%p6, %fd81, %fd82;
	selp.f64	%fd83, %fd82, %fd81, %p6;
	ld.global.f64 	%fd84, [%rd33];
	setp.lt.f64	%p7, %fd83, %fd84;
	selp.f64	%fd85, %fd84, %fd83, %p7;
	ld.global.f64 	%fd86, [%rd35];
	setp.lt.f64	%p8, %fd85, %fd86;
	selp.f64	%fd87, %fd86, %fd85, %p8;
	ld.global.f64 	%fd88, [%rd37];
	setp.lt.f64	%p9, %fd87, %fd88;
	selp.f64	%fd89, %fd88, %fd87, %p9;
	ld.global.f64 	%fd90, [%rd39];
	setp.lt.f64	%p10, %fd89, %fd90;
	selp.f64	%fd4, %fd90, %fd89, %p10;
	add.s64 	%rd156, %rd3, %rd2;
	add.s64 	%rd40, %rd156, 2560;
	setp.gt.s64	%p11, %rd40, %rd4;
	@%p11 bra 	BB44_3;

BB44_2:
	add.s64 	%rd41, %rd5, %rd156;
	shl.b64 	%rd42, %rd41, 3;
	add.s64 	%rd43, %rd42, %rd1;
	cvta.to.global.u64 	%rd44, %rd43;
	add.s64 	%rd45, %rd43, 2048;
	cvta.to.global.u64 	%rd46, %rd45;
	add.s64 	%rd47, %rd43, 4096;
	cvta.to.global.u64 	%rd48, %rd47;
	add.s64 	%rd49, %rd43, 6144;
	cvta.to.global.u64 	%rd50, %rd49;
	add.s64 	%rd51, %rd43, 8192;
	cvta.to.global.u64 	%rd52, %rd51;
	add.s64 	%rd53, %rd43, 10240;
	cvta.to.global.u64 	%rd54, %rd53;
	add.s64 	%rd55, %rd43, 12288;
	cvta.to.global.u64 	%rd56, %rd55;
	add.s64 	%rd57, %rd43, 14336;
	cvta.to.global.u64 	%rd58, %rd57;
	add.s64 	%rd59, %rd43, 16384;
	cvta.to.global.u64 	%rd60, %rd59;
	add.s64 	%rd61, %rd43, 18432;
	cvta.to.global.u64 	%rd62, %rd61;
	ld.global.f64 	%fd91, [%rd44];
	setp.lt.f64	%p12, %fd4, %fd91;
	selp.f64	%fd92, %fd91, %fd4, %p12;
	ld.global.f64 	%fd93, [%rd46];
	setp.lt.f64	%p13, %fd92, %fd93;
	selp.f64	%fd94, %fd93, %fd92, %p13;
	ld.global.f64 	%fd95, [%rd48];
	setp.lt.f64	%p14, %fd94, %fd95;
	selp.f64	%fd96, %fd95, %fd94, %p14;
	ld.global.f64 	%fd97, [%rd50];
	setp.lt.f64	%p15, %fd96, %fd97;
	selp.f64	%fd98, %fd97, %fd96, %p15;
	ld.global.f64 	%fd99, [%rd52];
	setp.lt.f64	%p16, %fd98, %fd99;
	selp.f64	%fd100, %fd99, %fd98, %p16;
	ld.global.f64 	%fd101, [%rd54];
	setp.lt.f64	%p17, %fd100, %fd101;
	selp.f64	%fd102, %fd101, %fd100, %p17;
	ld.global.f64 	%fd103, [%rd56];
	setp.lt.f64	%p18, %fd102, %fd103;
	selp.f64	%fd104, %fd103, %fd102, %p18;
	ld.global.f64 	%fd105, [%rd58];
	setp.lt.f64	%p19, %fd104, %fd105;
	selp.f64	%fd106, %fd105, %fd104, %p19;
	ld.global.f64 	%fd107, [%rd60];
	setp.lt.f64	%p20, %fd106, %fd107;
	selp.f64	%fd108, %fd107, %fd106, %p20;
	ld.global.f64 	%fd109, [%rd62];
	setp.lt.f64	%p21, %fd108, %fd109;
	selp.f64	%fd4, %fd109, %fd108, %p21;
	add.s64 	%rd156, %rd156, %rd2;
	add.s64 	%rd63, %rd156, 2560;
	setp.le.s64	%p22, %rd63, %rd4;
	@%p22 bra 	BB44_2;

BB44_3:
	setp.le.s64	%p23, %rd4, %rd156;
	@%p23 bra 	BB44_4;

	mov.u32 	%r268, %tid.x;
	sub.s64 	%rd64, %rd4, %rd156;
	cvt.u32.u64	%r3, %rd64;
	setp.ge.s32	%p24, %r268, %r3;
	@%p24 bra 	BB44_6;

	mov.u32 	%r276, %tid.x;
	add.s32 	%r68, %r3, -1;
	sub.s32 	%r69, %r68, %r276;
	shr.u32 	%r70, %r69, 8;
	add.s32 	%r4, %r70, 1;
	and.b32  	%r5, %r4, 3;
	setp.eq.s32	%p25, %r5, 0;
	mov.f64 	%fd200, 0d0000000000000000;
	@%p25 bra 	BB44_13;

	mov.u32 	%r274, %tid.x;
	setp.eq.s32	%p26, %r5, 1;
	@%p26 bra 	BB44_12;

	mov.u32 	%r273, %tid.x;
	setp.eq.s32	%p27, %r5, 2;
	@%p27 bra 	BB44_11;

	mov.u32 	%r272, %tid.x;
	add.s64 	%rd65, %rd5, %rd156;
	shl.b64 	%rd66, %rd65, 3;
	add.s64 	%rd67, %rd1, %rd66;
	cvta.to.global.u64 	%rd68, %rd67;
	ld.global.f64 	%fd111, [%rd68];
	setp.lt.f64	%p28, %fd4, %fd111;
	selp.f64	%fd4, %fd111, %fd4, %p28;
	add.s32 	%r273, %r272, 256;

BB44_11:
	cvt.s64.s32	%rd69, %r273;
	add.s64 	%rd70, %rd69, %rd156;
	shl.b64 	%rd71, %rd70, 3;
	add.s64 	%rd72, %rd1, %rd71;
	cvta.to.global.u64 	%rd73, %rd72;
	ld.global.f64 	%fd112, [%rd73];
	setp.lt.f64	%p29, %fd4, %fd112;
	selp.f64	%fd4, %fd112, %fd4, %p29;
	add.s32 	%r274, %r273, 256;

BB44_12:
	cvt.s64.s32	%rd74, %r274;
	add.s64 	%rd75, %rd74, %rd156;
	shl.b64 	%rd76, %rd75, 3;
	add.s64 	%rd77, %rd1, %rd76;
	cvta.to.global.u64 	%rd78, %rd77;
	ld.global.f64 	%fd113, [%rd78];
	setp.lt.f64	%p30, %fd4, %fd113;
	selp.f64	%fd4, %fd113, %fd4, %p30;
	add.s32 	%r276, %r274, 256;
	mov.f64 	%fd200, %fd4;

BB44_13:
	setp.lt.u32	%p31, %r4, 4;
	@%p31 bra 	BB44_16;

	cvt.s64.s32	%rd79, %r276;
	add.s64 	%rd80, %rd156, %rd79;
	shl.b64 	%rd81, %rd80, 3;
	add.s64 	%rd157, %rd1, %rd81;
	mov.f64 	%fd200, %fd4;

BB44_15:
	cvta.to.global.u64 	%rd82, %rd157;
	ld.global.f64 	%fd114, [%rd82];
	setp.lt.f64	%p32, %fd200, %fd114;
	selp.f64	%fd115, %fd114, %fd200, %p32;
	add.s64 	%rd83, %rd157, 2048;
	cvta.to.global.u64 	%rd84, %rd83;
	ld.global.f64 	%fd116, [%rd84];
	setp.lt.f64	%p33, %fd115, %fd116;
	selp.f64	%fd117, %fd116, %fd115, %p33;
	add.s64 	%rd85, %rd157, 4096;
	cvta.to.global.u64 	%rd86, %rd85;
	ld.global.f64 	%fd118, [%rd86];
	setp.lt.f64	%p34, %fd117, %fd118;
	selp.f64	%fd119, %fd118, %fd117, %p34;
	add.s64 	%rd87, %rd157, 6144;
	cvta.to.global.u64 	%rd88, %rd87;
	ld.global.f64 	%fd120, [%rd88];
	setp.lt.f64	%p35, %fd119, %fd120;
	selp.f64	%fd200, %fd120, %fd119, %p35;
	add.s64 	%rd157, %rd157, 8192;
	add.s32 	%r276, %r276, 1024;
	setp.lt.s32	%p36, %r276, %r3;
	@%p36 bra 	BB44_15;
	bra.uni 	BB44_16;

BB44_33:
	mov.f64 	%fd200, %fd27;

BB44_43:
	// inline asm
	mov.u32 %r140, %laneid;
	// inline asm
	mov.b64 	 %rd132, %fd200;
	mov.b64	{%r39, %r40}, %rd132;
	shr.s32 	%r141, %r282, 31;
	shr.u32 	%r142, %r141, 27;
	add.s32 	%r143, %r282, %r142;
	shr.s32 	%r41, %r143, 5;
	shl.b32 	%r144, %r41, 3;
	mov.u32 	%r145, _ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage;
	add.s32 	%r146, %r145, %r144;
	setp.gt.s32	%p70, %r25, 255;
	@%p70 bra 	BB44_71;
	bra.uni 	BB44_44;

BB44_71:
	mov.u32 	%r214, 1;
	mov.u32 	%r215, 31;
	mov.u32 	%r216, -1;
	// inline asm
	shfl.sync.down.b32 %r207, %r39, %r214, %r215, %r216;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r212, %r40, %r214, %r215, %r216;
	// inline asm
	add.s32 	%r217, %r140, 1;
	setp.gt.s32	%p98, %r217, 31;
	@%p98 bra 	BB44_73;

	mov.b64	%rd142, {%r207, %r212};
	mov.b64 	 %fd163, %rd142;
	setp.lt.f64	%p99, %fd200, %fd163;
	selp.f64	%fd200, %fd163, %fd200, %p99;

BB44_73:
	mov.b64 	 %rd143, %fd200;
	mov.u32 	%r225, 2;
	mov.b64	{%r219, %r224}, %rd143;
	// inline asm
	shfl.sync.down.b32 %r218, %r219, %r225, %r215, %r216;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r223, %r224, %r225, %r215, %r216;
	// inline asm
	add.s32 	%r228, %r140, 2;
	setp.gt.s32	%p100, %r228, 31;
	@%p100 bra 	BB44_75;

	mov.b64	%rd144, {%r218, %r223};
	mov.b64 	 %fd164, %rd144;
	setp.lt.f64	%p101, %fd200, %fd164;
	selp.f64	%fd200, %fd164, %fd200, %p101;

BB44_75:
	mov.b64 	 %rd145, %fd200;
	mov.u32 	%r236, 4;
	mov.b64	{%r230, %r235}, %rd145;
	// inline asm
	shfl.sync.down.b32 %r229, %r230, %r236, %r215, %r216;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r234, %r235, %r236, %r215, %r216;
	// inline asm
	add.s32 	%r239, %r140, 4;
	setp.gt.s32	%p102, %r239, 31;
	@%p102 bra 	BB44_77;

	mov.b64	%rd146, {%r229, %r234};
	mov.b64 	 %fd165, %rd146;
	setp.lt.f64	%p103, %fd200, %fd165;
	selp.f64	%fd200, %fd165, %fd200, %p103;

BB44_77:
	mov.b64 	 %rd147, %fd200;
	mov.u32 	%r247, 8;
	mov.b64	{%r241, %r246}, %rd147;
	// inline asm
	shfl.sync.down.b32 %r240, %r241, %r247, %r215, %r216;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r245, %r246, %r247, %r215, %r216;
	// inline asm
	add.s32 	%r250, %r140, 8;
	setp.gt.s32	%p104, %r250, 31;
	@%p104 bra 	BB44_79;

	mov.b64	%rd148, {%r240, %r245};
	mov.b64 	 %fd166, %rd148;
	setp.lt.f64	%p105, %fd200, %fd166;
	selp.f64	%fd200, %fd166, %fd200, %p105;

BB44_79:
	mov.b64 	 %rd149, %fd200;
	mov.u32 	%r258, 16;
	mov.b64	{%r252, %r257}, %rd149;
	// inline asm
	shfl.sync.down.b32 %r251, %r252, %r258, %r215, %r216;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r256, %r257, %r258, %r215, %r216;
	// inline asm
	add.s32 	%r261, %r140, 16;
	setp.gt.s32	%p106, %r261, 31;
	@%p106 bra 	BB44_81;

	mov.b64	%rd150, {%r251, %r256};
	mov.b64 	 %fd167, %rd150;
	setp.lt.f64	%p107, %fd200, %fd167;
	selp.f64	%fd200, %fd167, %fd200, %p107;

BB44_81:
	setp.ne.s32	%p108, %r140, 0;
	@%p108 bra 	BB44_83;

	add.s32 	%r264, %r146, 8;
	st.shared.f64 	[%r264], %fd200;

BB44_83:
	bar.sync 	0;
	setp.ne.s32	%p109, %r282, 0;
	@%p109 bra 	BB44_86;

	ld.shared.f64 	%fd168, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+16];
	setp.lt.f64	%p110, %fd200, %fd168;
	selp.f64	%fd169, %fd168, %fd200, %p110;
	ld.shared.f64 	%fd170, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+24];
	setp.lt.f64	%p111, %fd169, %fd170;
	selp.f64	%fd171, %fd170, %fd169, %p111;
	ld.shared.f64 	%fd172, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+32];
	setp.lt.f64	%p112, %fd171, %fd172;
	selp.f64	%fd173, %fd172, %fd171, %p112;
	ld.shared.f64 	%fd174, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+40];
	setp.lt.f64	%p113, %fd173, %fd174;
	selp.f64	%fd175, %fd174, %fd173, %p113;
	ld.shared.f64 	%fd176, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+48];
	setp.lt.f64	%p114, %fd175, %fd176;
	selp.f64	%fd177, %fd176, %fd175, %p114;
	ld.shared.f64 	%fd178, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+56];
	setp.lt.f64	%p115, %fd177, %fd178;
	selp.f64	%fd179, %fd178, %fd177, %p115;
	ld.shared.f64 	%fd180, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+64];
	setp.lt.f64	%p116, %fd179, %fd180;
	selp.f64	%fd200, %fd180, %fd179, %p116;
	bra.uni 	BB44_85;

BB44_4:
	mov.f64 	%fd200, %fd4;
	bra.uni 	BB44_16;

BB44_44:
	shl.b32 	%r157, %r41, 5;
	add.s32 	%r158, %r157, 32;
	setp.gt.s32	%p71, %r158, %r25;
	add.s32 	%r159, %r25, -1;
	mov.u32 	%r156, -1;
	sub.s32 	%r160, %r159, %r157;
	selp.b32	%r155, %r160, 31, %p71;
	mov.u32 	%r154, 1;
	// inline asm
	shfl.sync.down.b32 %r147, %r39, %r154, %r155, %r156;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r152, %r40, %r154, %r155, %r156;
	// inline asm
	setp.ge.s32	%p72, %r140, %r155;
	@%p72 bra 	BB44_46;

	mov.b64	%rd133, {%r147, %r152};
	mov.b64 	 %fd151, %rd133;
	setp.lt.f64	%p73, %fd200, %fd151;
	selp.f64	%fd200, %fd151, %fd200, %p73;

BB44_46:
	mov.b64 	 %rd134, %fd200;
	mov.u32 	%r168, 2;
	mov.b64	{%r162, %r167}, %rd134;
	// inline asm
	shfl.sync.down.b32 %r161, %r162, %r168, %r155, %r156;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r166, %r167, %r168, %r155, %r156;
	// inline asm
	add.s32 	%r171, %r140, 2;
	setp.gt.s32	%p74, %r171, %r155;
	@%p74 bra 	BB44_48;

	mov.b64	%rd135, {%r161, %r166};
	mov.b64 	 %fd152, %rd135;
	setp.lt.f64	%p75, %fd200, %fd152;
	selp.f64	%fd200, %fd152, %fd200, %p75;

BB44_48:
	mov.b64 	 %rd136, %fd200;
	mov.u32 	%r179, 4;
	mov.b64	{%r173, %r178}, %rd136;
	// inline asm
	shfl.sync.down.b32 %r172, %r173, %r179, %r155, %r156;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r177, %r178, %r179, %r155, %r156;
	// inline asm
	add.s32 	%r182, %r140, 4;
	setp.gt.s32	%p76, %r182, %r155;
	@%p76 bra 	BB44_50;

	mov.b64	%rd137, {%r172, %r177};
	mov.b64 	 %fd153, %rd137;
	setp.lt.f64	%p77, %fd200, %fd153;
	selp.f64	%fd200, %fd153, %fd200, %p77;

BB44_50:
	mov.b64 	 %rd138, %fd200;
	mov.u32 	%r190, 8;
	mov.b64	{%r184, %r189}, %rd138;
	// inline asm
	shfl.sync.down.b32 %r183, %r184, %r190, %r155, %r156;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r188, %r189, %r190, %r155, %r156;
	// inline asm
	add.s32 	%r193, %r140, 8;
	setp.gt.s32	%p78, %r193, %r155;
	@%p78 bra 	BB44_52;

	mov.b64	%rd139, {%r183, %r188};
	mov.b64 	 %fd154, %rd139;
	setp.lt.f64	%p79, %fd200, %fd154;
	selp.f64	%fd200, %fd154, %fd200, %p79;

BB44_52:
	mov.b64 	 %rd140, %fd200;
	mov.u32 	%r201, 16;
	mov.b64	{%r195, %r200}, %rd140;
	// inline asm
	shfl.sync.down.b32 %r194, %r195, %r201, %r155, %r156;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r199, %r200, %r201, %r155, %r156;
	// inline asm
	add.s32 	%r204, %r140, 16;
	setp.gt.s32	%p80, %r204, %r155;
	@%p80 bra 	BB44_54;

	mov.b64	%rd141, {%r194, %r199};
	mov.b64 	 %fd155, %rd141;
	setp.lt.f64	%p81, %fd200, %fd155;
	selp.f64	%fd200, %fd155, %fd200, %p81;

BB44_54:
	setp.ne.s32	%p82, %r140, 0;
	@%p82 bra 	BB44_56;

	add.s32 	%r263, %r146, 8;
	st.shared.f64 	[%r263], %fd200;

BB44_56:
	bar.sync 	0;
	setp.ne.s32	%p83, %r282, 0;
	@%p83 bra 	BB44_86;

	setp.lt.s32	%p84, %r25, 33;
	@%p84 bra 	BB44_59;

	ld.shared.f64 	%fd156, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+16];
	setp.lt.f64	%p85, %fd200, %fd156;
	selp.f64	%fd200, %fd156, %fd200, %p85;

BB44_59:
	setp.lt.s32	%p86, %r25, 65;
	@%p86 bra 	BB44_61;

	ld.shared.f64 	%fd157, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+24];
	setp.lt.f64	%p87, %fd200, %fd157;
	selp.f64	%fd200, %fd157, %fd200, %p87;

BB44_61:
	setp.lt.s32	%p88, %r25, 97;
	@%p88 bra 	BB44_63;

	ld.shared.f64 	%fd158, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+32];
	setp.lt.f64	%p89, %fd200, %fd158;
	selp.f64	%fd200, %fd158, %fd200, %p89;

BB44_63:
	setp.lt.s32	%p90, %r25, 129;
	@%p90 bra 	BB44_65;

	ld.shared.f64 	%fd159, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+40];
	setp.lt.f64	%p91, %fd200, %fd159;
	selp.f64	%fd200, %fd159, %fd200, %p91;

BB44_65:
	setp.lt.s32	%p92, %r25, 161;
	@%p92 bra 	BB44_67;

	ld.shared.f64 	%fd160, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+48];
	setp.lt.f64	%p93, %fd200, %fd160;
	selp.f64	%fd200, %fd160, %fd200, %p93;

BB44_67:
	setp.lt.s32	%p94, %r25, 193;
	@%p94 bra 	BB44_69;

	ld.shared.f64 	%fd161, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+56];
	setp.lt.f64	%p95, %fd200, %fd161;
	selp.f64	%fd200, %fd161, %fd200, %p95;

BB44_69:
	mov.u32 	%r282, 0;
	setp.lt.s32	%p96, %r25, 225;
	@%p96 bra 	BB44_86;

	ld.shared.f64 	%fd162, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+64];
	setp.lt.f64	%p97, %fd200, %fd162;
	selp.f64	%fd200, %fd162, %fd200, %p97;
	bra.uni 	BB44_86;

BB44_6:
	mov.f64 	%fd200, %fd4;

BB44_16:
	// inline asm
	mov.u32 %r71, %laneid;
	// inline asm
	mov.b64 	 %rd89, %fd200;
	mov.u32 	%r79, 1;
	mov.u32 	%r80, 31;
	mov.u32 	%r81, -1;
	mov.b64	{%r73, %r78}, %rd89;
	// inline asm
	shfl.sync.down.b32 %r72, %r73, %r79, %r80, %r81;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r77, %r78, %r79, %r80, %r81;
	// inline asm
	add.s32 	%r82, %r71, 1;
	setp.gt.s32	%p37, %r82, 31;
	@%p37 bra 	BB44_18;

	mov.b64	%rd90, {%r72, %r77};
	mov.b64 	 %fd121, %rd90;
	setp.lt.f64	%p38, %fd200, %fd121;
	selp.f64	%fd200, %fd121, %fd200, %p38;

BB44_18:
	mov.b64 	 %rd91, %fd200;
	mov.u32 	%r90, 2;
	mov.b64	{%r84, %r89}, %rd91;
	// inline asm
	shfl.sync.down.b32 %r83, %r84, %r90, %r80, %r81;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r88, %r89, %r90, %r80, %r81;
	// inline asm
	add.s32 	%r93, %r71, 2;
	setp.gt.s32	%p39, %r93, 31;
	@%p39 bra 	BB44_20;

	mov.b64	%rd92, {%r83, %r88};
	mov.b64 	 %fd122, %rd92;
	setp.lt.f64	%p40, %fd200, %fd122;
	selp.f64	%fd200, %fd122, %fd200, %p40;

BB44_20:
	mov.b64 	 %rd93, %fd200;
	mov.u32 	%r101, 4;
	mov.b64	{%r95, %r100}, %rd93;
	// inline asm
	shfl.sync.down.b32 %r94, %r95, %r101, %r80, %r81;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r99, %r100, %r101, %r80, %r81;
	// inline asm
	add.s32 	%r104, %r71, 4;
	setp.gt.s32	%p41, %r104, 31;
	@%p41 bra 	BB44_22;

	mov.b64	%rd94, {%r94, %r99};
	mov.b64 	 %fd123, %rd94;
	setp.lt.f64	%p42, %fd200, %fd123;
	selp.f64	%fd200, %fd123, %fd200, %p42;

BB44_22:
	mov.b64 	 %rd95, %fd200;
	mov.u32 	%r112, 8;
	mov.b64	{%r106, %r111}, %rd95;
	// inline asm
	shfl.sync.down.b32 %r105, %r106, %r112, %r80, %r81;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r110, %r111, %r112, %r80, %r81;
	// inline asm
	add.s32 	%r115, %r71, 8;
	setp.gt.s32	%p43, %r115, 31;
	@%p43 bra 	BB44_24;

	mov.b64	%rd96, {%r105, %r110};
	mov.b64 	 %fd124, %rd96;
	setp.lt.f64	%p44, %fd200, %fd124;
	selp.f64	%fd200, %fd124, %fd200, %p44;

BB44_24:
	mov.b64 	 %rd97, %fd200;
	mov.u32 	%r123, 16;
	mov.b64	{%r117, %r122}, %rd97;
	// inline asm
	shfl.sync.down.b32 %r116, %r117, %r123, %r80, %r81;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r121, %r122, %r123, %r80, %r81;
	// inline asm
	add.s32 	%r126, %r71, 16;
	setp.gt.s32	%p45, %r126, 31;
	@%p45 bra 	BB44_26;

	mov.b64	%rd98, {%r116, %r121};
	mov.b64 	 %fd125, %rd98;
	setp.lt.f64	%p46, %fd200, %fd125;
	selp.f64	%fd200, %fd125, %fd200, %p46;

BB44_26:
	setp.ne.s32	%p47, %r71, 0;
	@%p47 bra 	BB44_28;

	mov.u32 	%r267, %tid.x;
	shr.s32 	%r127, %r267, 31;
	shr.u32 	%r128, %r127, 27;
	add.s32 	%r129, %r267, %r128;
	shr.s32 	%r130, %r129, 5;
	shl.b32 	%r131, %r130, 3;
	mov.u32 	%r132, _ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage;
	add.s32 	%r133, %r132, %r131;
	st.shared.f64 	[%r133+8], %fd200;

BB44_28:
	bar.sync 	0;
	mov.u32 	%r282, %tid.x;
	setp.ne.s32	%p48, %r282, 0;
	@%p48 bra 	BB44_86;

	ld.shared.f64 	%fd126, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+16];
	setp.lt.f64	%p49, %fd200, %fd126;
	selp.f64	%fd127, %fd126, %fd200, %p49;
	ld.shared.f64 	%fd128, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+24];
	setp.lt.f64	%p50, %fd127, %fd128;
	selp.f64	%fd129, %fd128, %fd127, %p50;
	ld.shared.f64 	%fd130, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+32];
	setp.lt.f64	%p51, %fd129, %fd130;
	selp.f64	%fd131, %fd130, %fd129, %p51;
	ld.shared.f64 	%fd132, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+40];
	setp.lt.f64	%p52, %fd131, %fd132;
	selp.f64	%fd133, %fd132, %fd131, %p52;
	ld.shared.f64 	%fd134, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+48];
	setp.lt.f64	%p53, %fd133, %fd134;
	selp.f64	%fd135, %fd134, %fd133, %p53;
	ld.shared.f64 	%fd136, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+56];
	setp.lt.f64	%p54, %fd135, %fd136;
	selp.f64	%fd137, %fd136, %fd135, %p54;
	ld.shared.f64 	%fd138, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+64];
	setp.lt.f64	%p55, %fd137, %fd138;
	selp.f64	%fd200, %fd138, %fd137, %p55;

BB44_85:
	mov.u32 	%r282, 0;

BB44_86:
	setp.ne.s32	%p117, %r282, 0;
	@%p117 bra 	BB44_88;

	mov.u32 	%r265, %ctaid.x;
	ld.param.u64 	%rd154, [_ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3__param_1];
	cvta.to.global.u64 	%rd151, %rd154;
	mul.wide.u32 	%rd152, %r265, 8;
	add.s64 	%rd153, %rd151, %rd152;
	st.global.f64 	[%rd153], %fd200;

BB44_88:
	ret;
}

	// .weak	_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600EPdS7_lS4_dEEvT0_T1_T2_T3_T4_
.weak .entry _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600EPdS7_lS4_dEEvT0_T1_T2_T3_T4_(
	.param .u64 _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600EPdS7_lS4_dEEvT0_T1_T2_T3_T4__param_0,
	.param .u64 _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600EPdS7_lS4_dEEvT0_T1_T2_T3_T4__param_1,
	.param .u64 _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600EPdS7_lS4_dEEvT0_T1_T2_T3_T4__param_2,
	.param .align 1 .b8 _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600EPdS7_lS4_dEEvT0_T1_T2_T3_T4__param_3[1],
	.param .f64 _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600EPdS7_lS4_dEEvT0_T1_T2_T3_T4__param_4
)
.maxntid 256, 1, 1
.minnctapersm 1
{
	.reg .pred 	%p<121>;
	.reg .b32 	%r<285>;
	.reg .f64 	%fd<221>;
	.reg .b64 	%rd<163>;


	ld.param.u64 	%rd17, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600EPdS7_lS4_dEEvT0_T1_T2_T3_T4__param_0];
	ld.param.u64 	%rd19, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600EPdS7_lS4_dEEvT0_T1_T2_T3_T4__param_1];
	ld.param.u64 	%rd18, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600EPdS7_lS4_dEEvT0_T1_T2_T3_T4__param_2];
	ld.param.f64 	%fd73, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600EPdS7_lS4_dEEvT0_T1_T2_T3_T4__param_4];
	cvta.to.global.u64 	%rd1, %rd19;
	mov.u32 	%r284, %tid.x;
	setp.eq.s64	%p1, %rd18, 0;
	@%p1 bra 	BB45_90;

	setp.lt.s64	%p2, %rd18, 2560;
	@%p2 bra 	BB45_32;
	bra.uni 	BB45_2;

BB45_32:
	cvt.u32.u64	%r24, %rd18;
	setp.ge.s32	%p57, %r284, %r24;
	mov.u32 	%r26, %r284;
	@%p57 bra 	BB45_34;

	mul.wide.s32 	%rd112, %r284, 8;
	add.s64 	%rd111, %rd17, %rd112;
	// inline asm
	ld.global.nc.u64 %rd110, [%rd111];
	// inline asm
	mov.b64 	 %fd27, %rd110;
	add.s32 	%r26, %r284, 256;

BB45_34:
	setp.ge.s32	%p58, %r26, %r24;
	@%p58 bra 	BB45_35;

	add.s32 	%r139, %r24, -1;
	sub.s32 	%r140, %r139, %r26;
	shr.u32 	%r141, %r140, 8;
	add.s32 	%r27, %r141, 1;
	and.b32  	%r28, %r27, 3;
	setp.eq.s32	%p59, %r28, 0;
	mov.f64 	%fd203, 0d0000000000000000;
	@%p59 bra 	BB45_42;

	setp.eq.s32	%p60, %r28, 1;
	@%p60 bra 	BB45_41;

	setp.eq.s32	%p61, %r28, 2;
	@%p61 bra 	BB45_40;

	mul.wide.s32 	%rd115, %r26, 8;
	add.s64 	%rd114, %rd17, %rd115;
	// inline asm
	ld.global.nc.u64 %rd113, [%rd114];
	// inline asm
	mov.b64 	 %fd142, %rd113;
	setp.lt.f64	%p62, %fd27, %fd142;
	selp.f64	%fd27, %fd142, %fd27, %p62;
	add.s32 	%r26, %r26, 256;

BB45_40:
	mul.wide.s32 	%rd118, %r26, 8;
	add.s64 	%rd117, %rd17, %rd118;
	// inline asm
	ld.global.nc.u64 %rd116, [%rd117];
	// inline asm
	mov.b64 	 %fd143, %rd116;
	setp.lt.f64	%p63, %fd27, %fd143;
	selp.f64	%fd27, %fd143, %fd27, %p63;
	add.s32 	%r26, %r26, 256;

BB45_41:
	mul.wide.s32 	%rd121, %r26, 8;
	add.s64 	%rd120, %rd17, %rd121;
	// inline asm
	ld.global.nc.u64 %rd119, [%rd120];
	// inline asm
	mov.b64 	 %fd144, %rd119;
	setp.lt.f64	%p64, %fd27, %fd144;
	selp.f64	%fd27, %fd144, %fd27, %p64;
	add.s32 	%r26, %r26, 256;
	mov.f64 	%fd203, %fd27;

BB45_42:
	setp.lt.u32	%p65, %r27, 4;
	@%p65 bra 	BB45_45;

	mul.wide.s32 	%rd122, %r26, 8;
	add.s64 	%rd162, %rd17, %rd122;
	mov.f64 	%fd203, %fd27;

BB45_44:
	// inline asm
	ld.global.nc.u64 %rd123, [%rd162];
	// inline asm
	mov.b64 	 %fd145, %rd123;
	setp.lt.f64	%p66, %fd203, %fd145;
	selp.f64	%fd146, %fd145, %fd203, %p66;
	add.s64 	%rd126, %rd162, 2048;
	// inline asm
	ld.global.nc.u64 %rd125, [%rd126];
	// inline asm
	mov.b64 	 %fd147, %rd125;
	setp.lt.f64	%p67, %fd146, %fd147;
	selp.f64	%fd148, %fd147, %fd146, %p67;
	add.s64 	%rd128, %rd162, 4096;
	// inline asm
	ld.global.nc.u64 %rd127, [%rd128];
	// inline asm
	mov.b64 	 %fd149, %rd127;
	setp.lt.f64	%p68, %fd148, %fd149;
	selp.f64	%fd150, %fd149, %fd148, %p68;
	add.s64 	%rd130, %rd162, 6144;
	// inline asm
	ld.global.nc.u64 %rd129, [%rd130];
	// inline asm
	mov.b64 	 %fd151, %rd129;
	setp.lt.f64	%p69, %fd150, %fd151;
	selp.f64	%fd203, %fd151, %fd150, %p69;
	add.s64 	%rd162, %rd162, 8192;
	add.s32 	%r26, %r26, 1024;
	setp.lt.s32	%p70, %r26, %r24;
	@%p70 bra 	BB45_44;
	bra.uni 	BB45_45;

BB45_90:
	setp.ne.s32	%p120, %r284, 0;
	@%p120 bra 	BB45_92;

	st.global.f64 	[%rd1], %fd73;
	bra.uni 	BB45_92;

BB45_2:
	mul.wide.s32 	%rd41, %r284, 8;
	add.s64 	%rd157, %rd17, %rd41;
	// inline asm
	ld.global.nc.u64 %rd20, [%rd157];
	// inline asm
	mov.b64 	 %fd74, %rd20;
	add.s32 	%r2, %r284, 256;
	mul.wide.s32 	%rd42, %r2, 8;
	add.s64 	%rd23, %rd17, %rd42;
	// inline asm
	ld.global.nc.u64 %rd22, [%rd23];
	// inline asm
	mov.b64 	 %fd75, %rd22;
	add.s32 	%r64, %r284, 512;
	mul.wide.s32 	%rd43, %r64, 8;
	add.s64 	%rd25, %rd17, %rd43;
	// inline asm
	ld.global.nc.u64 %rd24, [%rd25];
	// inline asm
	mov.b64 	 %fd76, %rd24;
	add.s32 	%r65, %r284, 768;
	mul.wide.s32 	%rd44, %r65, 8;
	add.s64 	%rd27, %rd17, %rd44;
	// inline asm
	ld.global.nc.u64 %rd26, [%rd27];
	// inline asm
	mov.b64 	 %fd77, %rd26;
	add.s32 	%r66, %r284, 1024;
	mul.wide.s32 	%rd45, %r66, 8;
	add.s64 	%rd29, %rd17, %rd45;
	// inline asm
	ld.global.nc.u64 %rd28, [%rd29];
	// inline asm
	mov.b64 	 %fd78, %rd28;
	add.s32 	%r67, %r284, 1280;
	mul.wide.s32 	%rd46, %r67, 8;
	add.s64 	%rd31, %rd17, %rd46;
	// inline asm
	ld.global.nc.u64 %rd30, [%rd31];
	// inline asm
	mov.b64 	 %fd79, %rd30;
	add.s32 	%r68, %r284, 1536;
	mul.wide.s32 	%rd47, %r68, 8;
	add.s64 	%rd33, %rd17, %rd47;
	// inline asm
	ld.global.nc.u64 %rd32, [%rd33];
	// inline asm
	mov.b64 	 %fd80, %rd32;
	add.s32 	%r69, %r284, 1792;
	mul.wide.s32 	%rd48, %r69, 8;
	add.s64 	%rd35, %rd17, %rd48;
	// inline asm
	ld.global.nc.u64 %rd34, [%rd35];
	// inline asm
	mov.b64 	 %fd81, %rd34;
	add.s32 	%r70, %r284, 2048;
	mul.wide.s32 	%rd49, %r70, 8;
	add.s64 	%rd37, %rd17, %rd49;
	// inline asm
	ld.global.nc.u64 %rd36, [%rd37];
	// inline asm
	mov.b64 	 %fd82, %rd36;
	add.s32 	%r71, %r284, 2304;
	mul.wide.s32 	%rd50, %r71, 8;
	add.s64 	%rd39, %rd17, %rd50;
	// inline asm
	ld.global.nc.u64 %rd38, [%rd39];
	// inline asm
	mov.b64 	 %fd83, %rd38;
	setp.lt.f64	%p3, %fd74, %fd75;
	selp.f64	%fd84, %fd75, %fd74, %p3;
	setp.lt.f64	%p4, %fd84, %fd76;
	selp.f64	%fd85, %fd76, %fd84, %p4;
	setp.lt.f64	%p5, %fd85, %fd77;
	selp.f64	%fd86, %fd77, %fd85, %p5;
	setp.lt.f64	%p6, %fd86, %fd78;
	selp.f64	%fd87, %fd78, %fd86, %p6;
	setp.lt.f64	%p7, %fd87, %fd79;
	selp.f64	%fd88, %fd79, %fd87, %p7;
	setp.lt.f64	%p8, %fd88, %fd80;
	selp.f64	%fd89, %fd80, %fd88, %p8;
	setp.lt.f64	%p9, %fd89, %fd81;
	selp.f64	%fd90, %fd81, %fd89, %p9;
	setp.lt.f64	%p10, %fd90, %fd82;
	selp.f64	%fd91, %fd82, %fd90, %p10;
	setp.lt.f64	%p11, %fd91, %fd83;
	selp.f64	%fd4, %fd83, %fd91, %p11;
	setp.lt.s64	%p12, %rd18, 5120;
	mov.u64 	%rd160, 2560;
	@%p12 bra 	BB45_5;

	mov.u64 	%rd159, 5120;
	mov.u64 	%rd160, 2560;

BB45_4:
	add.s64 	%rd8, %rd157, 20480;
	// inline asm
	ld.global.nc.u64 %rd54, [%rd8];
	// inline asm
	mov.b64 	 %fd92, %rd54;
	add.s64 	%rd57, %rd157, 22528;
	// inline asm
	ld.global.nc.u64 %rd56, [%rd57];
	// inline asm
	mov.b64 	 %fd93, %rd56;
	add.s64 	%rd59, %rd157, 24576;
	// inline asm
	ld.global.nc.u64 %rd58, [%rd59];
	// inline asm
	mov.b64 	 %fd94, %rd58;
	add.s64 	%rd61, %rd157, 26624;
	// inline asm
	ld.global.nc.u64 %rd60, [%rd61];
	// inline asm
	mov.b64 	 %fd95, %rd60;
	add.s64 	%rd63, %rd157, 28672;
	// inline asm
	ld.global.nc.u64 %rd62, [%rd63];
	// inline asm
	mov.b64 	 %fd96, %rd62;
	add.s64 	%rd65, %rd157, 30720;
	// inline asm
	ld.global.nc.u64 %rd64, [%rd65];
	// inline asm
	mov.b64 	 %fd97, %rd64;
	add.s64 	%rd67, %rd157, 32768;
	// inline asm
	ld.global.nc.u64 %rd66, [%rd67];
	// inline asm
	mov.b64 	 %fd98, %rd66;
	add.s64 	%rd69, %rd157, 34816;
	// inline asm
	ld.global.nc.u64 %rd68, [%rd69];
	// inline asm
	mov.b64 	 %fd99, %rd68;
	add.s64 	%rd71, %rd157, 36864;
	// inline asm
	ld.global.nc.u64 %rd70, [%rd71];
	// inline asm
	mov.b64 	 %fd100, %rd70;
	add.s64 	%rd73, %rd157, 38912;
	// inline asm
	ld.global.nc.u64 %rd72, [%rd73];
	// inline asm
	mov.b64 	 %fd101, %rd72;
	setp.lt.f64	%p13, %fd4, %fd92;
	selp.f64	%fd102, %fd92, %fd4, %p13;
	setp.lt.f64	%p14, %fd102, %fd93;
	selp.f64	%fd103, %fd93, %fd102, %p14;
	setp.lt.f64	%p15, %fd103, %fd94;
	selp.f64	%fd104, %fd94, %fd103, %p15;
	setp.lt.f64	%p16, %fd104, %fd95;
	selp.f64	%fd105, %fd95, %fd104, %p16;
	setp.lt.f64	%p17, %fd105, %fd96;
	selp.f64	%fd106, %fd96, %fd105, %p17;
	setp.lt.f64	%p18, %fd106, %fd97;
	selp.f64	%fd107, %fd97, %fd106, %p18;
	setp.lt.f64	%p19, %fd107, %fd98;
	selp.f64	%fd108, %fd98, %fd107, %p19;
	setp.lt.f64	%p20, %fd108, %fd99;
	selp.f64	%fd109, %fd99, %fd108, %p20;
	setp.lt.f64	%p21, %fd109, %fd100;
	selp.f64	%fd110, %fd100, %fd109, %p21;
	setp.lt.f64	%p22, %fd110, %fd101;
	selp.f64	%fd4, %fd101, %fd110, %p22;
	add.s64 	%rd160, %rd160, 2560;
	add.s64 	%rd159, %rd159, 2560;
	setp.le.s64	%p23, %rd159, %rd18;
	mov.u64 	%rd157, %rd8;
	@%p23 bra 	BB45_4;

BB45_5:
	setp.ge.s64	%p24, %rd160, %rd18;
	@%p24 bra 	BB45_6;

	mov.u32 	%r271, %tid.x;
	sub.s64 	%rd74, %rd18, %rd160;
	cvt.u32.u64	%r3, %rd74;
	setp.ge.s32	%p25, %r271, %r3;
	@%p25 bra 	BB45_8;

	mov.u32 	%r278, %tid.x;
	add.s32 	%r72, %r3, -1;
	sub.s32 	%r73, %r72, %r278;
	shr.u32 	%r74, %r73, 8;
	add.s32 	%r4, %r74, 1;
	and.b32  	%r5, %r4, 3;
	setp.eq.s32	%p26, %r5, 0;
	mov.f64 	%fd203, 0d0000000000000000;
	@%p26 bra 	BB45_15;

	mov.u32 	%r276, %tid.x;
	setp.eq.s32	%p27, %r5, 1;
	@%p27 bra 	BB45_14;

	mov.u32 	%r275, %tid.x;
	setp.eq.s32	%p28, %r5, 2;
	@%p28 bra 	BB45_13;

	ld.param.u64 	%rd153, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600EPdS7_lS4_dEEvT0_T1_T2_T3_T4__param_0];
	mov.u32 	%r268, %tid.x;
	add.s32 	%r275, %r268, 256;
	cvt.s64.s32	%rd152, %r268;
	add.s64 	%rd77, %rd152, %rd160;
	shl.b64 	%rd78, %rd77, 3;
	add.s64 	%rd76, %rd153, %rd78;
	// inline asm
	ld.global.nc.u64 %rd75, [%rd76];
	// inline asm
	mov.b64 	 %fd112, %rd75;
	setp.lt.f64	%p29, %fd4, %fd112;
	selp.f64	%fd4, %fd112, %fd4, %p29;

BB45_13:
	ld.param.u64 	%rd154, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600EPdS7_lS4_dEEvT0_T1_T2_T3_T4__param_0];
	cvt.s64.s32	%rd81, %r275;
	add.s64 	%rd82, %rd81, %rd160;
	shl.b64 	%rd83, %rd82, 3;
	add.s64 	%rd80, %rd154, %rd83;
	// inline asm
	ld.global.nc.u64 %rd79, [%rd80];
	// inline asm
	mov.b64 	 %fd113, %rd79;
	setp.lt.f64	%p30, %fd4, %fd113;
	selp.f64	%fd4, %fd113, %fd4, %p30;
	add.s32 	%r276, %r275, 256;

BB45_14:
	ld.param.u64 	%rd155, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600EPdS7_lS4_dEEvT0_T1_T2_T3_T4__param_0];
	cvt.s64.s32	%rd86, %r276;
	add.s64 	%rd87, %rd86, %rd160;
	shl.b64 	%rd88, %rd87, 3;
	add.s64 	%rd85, %rd155, %rd88;
	// inline asm
	ld.global.nc.u64 %rd84, [%rd85];
	// inline asm
	mov.b64 	 %fd114, %rd84;
	setp.lt.f64	%p31, %fd4, %fd114;
	selp.f64	%fd4, %fd114, %fd4, %p31;
	add.s32 	%r278, %r276, 256;
	mov.f64 	%fd203, %fd4;

BB45_15:
	setp.lt.u32	%p32, %r4, 4;
	@%p32 bra 	BB45_18;

	ld.param.u64 	%rd156, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600EPdS7_lS4_dEEvT0_T1_T2_T3_T4__param_0];
	cvt.s64.s32	%rd89, %r278;
	add.s64 	%rd90, %rd160, %rd89;
	shl.b64 	%rd91, %rd90, 3;
	add.s64 	%rd161, %rd156, %rd91;
	mov.f64 	%fd203, %fd4;

BB45_17:
	// inline asm
	ld.global.nc.u64 %rd92, [%rd161];
	// inline asm
	mov.b64 	 %fd115, %rd92;
	setp.lt.f64	%p33, %fd203, %fd115;
	selp.f64	%fd116, %fd115, %fd203, %p33;
	add.s64 	%rd95, %rd161, 2048;
	// inline asm
	ld.global.nc.u64 %rd94, [%rd95];
	// inline asm
	mov.b64 	 %fd117, %rd94;
	setp.lt.f64	%p34, %fd116, %fd117;
	selp.f64	%fd118, %fd117, %fd116, %p34;
	add.s64 	%rd97, %rd161, 4096;
	// inline asm
	ld.global.nc.u64 %rd96, [%rd97];
	// inline asm
	mov.b64 	 %fd119, %rd96;
	setp.lt.f64	%p35, %fd118, %fd119;
	selp.f64	%fd120, %fd119, %fd118, %p35;
	add.s64 	%rd99, %rd161, 6144;
	// inline asm
	ld.global.nc.u64 %rd98, [%rd99];
	// inline asm
	mov.b64 	 %fd121, %rd98;
	setp.lt.f64	%p36, %fd120, %fd121;
	selp.f64	%fd203, %fd121, %fd120, %p36;
	add.s64 	%rd161, %rd161, 8192;
	add.s32 	%r278, %r278, 1024;
	setp.lt.s32	%p37, %r278, %r3;
	@%p37 bra 	BB45_17;
	bra.uni 	BB45_18;

BB45_35:
	mov.f64 	%fd203, %fd27;

BB45_45:
	// inline asm
	mov.u32 %r142, %laneid;
	// inline asm
	mov.b64 	 %rd131, %fd203;
	mov.b64	{%r38, %r39}, %rd131;
	shr.s32 	%r143, %r284, 31;
	shr.u32 	%r144, %r143, 27;
	add.s32 	%r145, %r284, %r144;
	shr.s32 	%r40, %r145, 5;
	shl.b32 	%r146, %r40, 3;
	mov.u32 	%r147, _ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600EPdS7_lS4_dEEvT0_T1_T2_T3_T4_E12temp_storage;
	add.s32 	%r148, %r147, %r146;
	setp.gt.s32	%p71, %r24, 255;
	@%p71 bra 	BB45_73;
	bra.uni 	BB45_46;

BB45_73:
	mov.u32 	%r216, 1;
	mov.u32 	%r217, 31;
	mov.u32 	%r218, -1;
	// inline asm
	shfl.sync.down.b32 %r209, %r38, %r216, %r217, %r218;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r214, %r39, %r216, %r217, %r218;
	// inline asm
	add.s32 	%r219, %r142, 1;
	setp.gt.s32	%p99, %r219, 31;
	@%p99 bra 	BB45_75;

	mov.b64	%rd141, {%r209, %r214};
	mov.b64 	 %fd164, %rd141;
	setp.lt.f64	%p100, %fd203, %fd164;
	selp.f64	%fd203, %fd164, %fd203, %p100;

BB45_75:
	mov.b64 	 %rd142, %fd203;
	mov.u32 	%r227, 2;
	mov.b64	{%r221, %r226}, %rd142;
	// inline asm
	shfl.sync.down.b32 %r220, %r221, %r227, %r217, %r218;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r225, %r226, %r227, %r217, %r218;
	// inline asm
	add.s32 	%r230, %r142, 2;
	setp.gt.s32	%p101, %r230, 31;
	@%p101 bra 	BB45_77;

	mov.b64	%rd143, {%r220, %r225};
	mov.b64 	 %fd165, %rd143;
	setp.lt.f64	%p102, %fd203, %fd165;
	selp.f64	%fd203, %fd165, %fd203, %p102;

BB45_77:
	mov.b64 	 %rd144, %fd203;
	mov.u32 	%r238, 4;
	mov.b64	{%r232, %r237}, %rd144;
	// inline asm
	shfl.sync.down.b32 %r231, %r232, %r238, %r217, %r218;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r236, %r237, %r238, %r217, %r218;
	// inline asm
	add.s32 	%r241, %r142, 4;
	setp.gt.s32	%p103, %r241, 31;
	@%p103 bra 	BB45_79;

	mov.b64	%rd145, {%r231, %r236};
	mov.b64 	 %fd166, %rd145;
	setp.lt.f64	%p104, %fd203, %fd166;
	selp.f64	%fd203, %fd166, %fd203, %p104;

BB45_79:
	mov.b64 	 %rd146, %fd203;
	mov.u32 	%r249, 8;
	mov.b64	{%r243, %r248}, %rd146;
	// inline asm
	shfl.sync.down.b32 %r242, %r243, %r249, %r217, %r218;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r247, %r248, %r249, %r217, %r218;
	// inline asm
	add.s32 	%r252, %r142, 8;
	setp.gt.s32	%p105, %r252, 31;
	@%p105 bra 	BB45_81;

	mov.b64	%rd147, {%r242, %r247};
	mov.b64 	 %fd167, %rd147;
	setp.lt.f64	%p106, %fd203, %fd167;
	selp.f64	%fd203, %fd167, %fd203, %p106;

BB45_81:
	mov.b64 	 %rd148, %fd203;
	mov.u32 	%r260, 16;
	mov.b64	{%r254, %r259}, %rd148;
	// inline asm
	shfl.sync.down.b32 %r253, %r254, %r260, %r217, %r218;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r258, %r259, %r260, %r217, %r218;
	// inline asm
	add.s32 	%r263, %r142, 16;
	setp.gt.s32	%p107, %r263, 31;
	@%p107 bra 	BB45_83;

	mov.b64	%rd149, {%r253, %r258};
	mov.b64 	 %fd168, %rd149;
	setp.lt.f64	%p108, %fd203, %fd168;
	selp.f64	%fd203, %fd168, %fd203, %p108;

BB45_83:
	setp.ne.s32	%p109, %r142, 0;
	@%p109 bra 	BB45_85;

	add.s32 	%r266, %r148, 8;
	st.shared.f64 	[%r266], %fd203;

BB45_85:
	bar.sync 	0;
	setp.ne.s32	%p110, %r284, 0;
	@%p110 bra 	BB45_88;

	ld.shared.f64 	%fd169, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600EPdS7_lS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+16];
	setp.lt.f64	%p111, %fd203, %fd169;
	selp.f64	%fd170, %fd169, %fd203, %p111;
	ld.shared.f64 	%fd171, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600EPdS7_lS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+24];
	setp.lt.f64	%p112, %fd170, %fd171;
	selp.f64	%fd172, %fd171, %fd170, %p112;
	ld.shared.f64 	%fd173, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600EPdS7_lS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+32];
	setp.lt.f64	%p113, %fd172, %fd173;
	selp.f64	%fd174, %fd173, %fd172, %p113;
	ld.shared.f64 	%fd175, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600EPdS7_lS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+40];
	setp.lt.f64	%p114, %fd174, %fd175;
	selp.f64	%fd176, %fd175, %fd174, %p114;
	ld.shared.f64 	%fd177, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600EPdS7_lS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+48];
	setp.lt.f64	%p115, %fd176, %fd177;
	selp.f64	%fd178, %fd177, %fd176, %p115;
	ld.shared.f64 	%fd179, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600EPdS7_lS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+56];
	setp.lt.f64	%p116, %fd178, %fd179;
	selp.f64	%fd180, %fd179, %fd178, %p116;
	ld.shared.f64 	%fd181, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600EPdS7_lS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+64];
	setp.lt.f64	%p117, %fd180, %fd181;
	selp.f64	%fd203, %fd181, %fd180, %p117;
	bra.uni 	BB45_87;

BB45_6:
	mov.f64 	%fd203, %fd4;
	bra.uni 	BB45_18;

BB45_46:
	shl.b32 	%r159, %r40, 5;
	add.s32 	%r160, %r159, 32;
	setp.gt.s32	%p72, %r160, %r24;
	add.s32 	%r161, %r24, -1;
	mov.u32 	%r158, -1;
	sub.s32 	%r162, %r161, %r159;
	selp.b32	%r157, %r162, 31, %p72;
	mov.u32 	%r156, 1;
	// inline asm
	shfl.sync.down.b32 %r149, %r38, %r156, %r157, %r158;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r154, %r39, %r156, %r157, %r158;
	// inline asm
	setp.ge.s32	%p73, %r142, %r157;
	@%p73 bra 	BB45_48;

	mov.b64	%rd132, {%r149, %r154};
	mov.b64 	 %fd152, %rd132;
	setp.lt.f64	%p74, %fd203, %fd152;
	selp.f64	%fd203, %fd152, %fd203, %p74;

BB45_48:
	mov.b64 	 %rd133, %fd203;
	mov.u32 	%r170, 2;
	mov.b64	{%r164, %r169}, %rd133;
	// inline asm
	shfl.sync.down.b32 %r163, %r164, %r170, %r157, %r158;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r168, %r169, %r170, %r157, %r158;
	// inline asm
	add.s32 	%r173, %r142, 2;
	setp.gt.s32	%p75, %r173, %r157;
	@%p75 bra 	BB45_50;

	mov.b64	%rd134, {%r163, %r168};
	mov.b64 	 %fd153, %rd134;
	setp.lt.f64	%p76, %fd203, %fd153;
	selp.f64	%fd203, %fd153, %fd203, %p76;

BB45_50:
	mov.b64 	 %rd135, %fd203;
	mov.u32 	%r181, 4;
	mov.b64	{%r175, %r180}, %rd135;
	// inline asm
	shfl.sync.down.b32 %r174, %r175, %r181, %r157, %r158;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r179, %r180, %r181, %r157, %r158;
	// inline asm
	add.s32 	%r184, %r142, 4;
	setp.gt.s32	%p77, %r184, %r157;
	@%p77 bra 	BB45_52;

	mov.b64	%rd136, {%r174, %r179};
	mov.b64 	 %fd154, %rd136;
	setp.lt.f64	%p78, %fd203, %fd154;
	selp.f64	%fd203, %fd154, %fd203, %p78;

BB45_52:
	mov.b64 	 %rd137, %fd203;
	mov.u32 	%r192, 8;
	mov.b64	{%r186, %r191}, %rd137;
	// inline asm
	shfl.sync.down.b32 %r185, %r186, %r192, %r157, %r158;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r190, %r191, %r192, %r157, %r158;
	// inline asm
	add.s32 	%r195, %r142, 8;
	setp.gt.s32	%p79, %r195, %r157;
	@%p79 bra 	BB45_54;

	mov.b64	%rd138, {%r185, %r190};
	mov.b64 	 %fd155, %rd138;
	setp.lt.f64	%p80, %fd203, %fd155;
	selp.f64	%fd203, %fd155, %fd203, %p80;

BB45_54:
	mov.b64 	 %rd139, %fd203;
	mov.u32 	%r203, 16;
	mov.b64	{%r197, %r202}, %rd139;
	// inline asm
	shfl.sync.down.b32 %r196, %r197, %r203, %r157, %r158;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r201, %r202, %r203, %r157, %r158;
	// inline asm
	add.s32 	%r206, %r142, 16;
	setp.gt.s32	%p81, %r206, %r157;
	@%p81 bra 	BB45_56;

	mov.b64	%rd140, {%r196, %r201};
	mov.b64 	 %fd156, %rd140;
	setp.lt.f64	%p82, %fd203, %fd156;
	selp.f64	%fd203, %fd156, %fd203, %p82;

BB45_56:
	setp.ne.s32	%p83, %r142, 0;
	@%p83 bra 	BB45_58;

	add.s32 	%r265, %r148, 8;
	st.shared.f64 	[%r265], %fd203;

BB45_58:
	bar.sync 	0;
	setp.ne.s32	%p84, %r284, 0;
	@%p84 bra 	BB45_88;

	setp.lt.s32	%p85, %r24, 33;
	@%p85 bra 	BB45_61;

	ld.shared.f64 	%fd157, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600EPdS7_lS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+16];
	setp.lt.f64	%p86, %fd203, %fd157;
	selp.f64	%fd203, %fd157, %fd203, %p86;

BB45_61:
	setp.lt.s32	%p87, %r24, 65;
	@%p87 bra 	BB45_63;

	ld.shared.f64 	%fd158, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600EPdS7_lS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+24];
	setp.lt.f64	%p88, %fd203, %fd158;
	selp.f64	%fd203, %fd158, %fd203, %p88;

BB45_63:
	setp.lt.s32	%p89, %r24, 97;
	@%p89 bra 	BB45_65;

	ld.shared.f64 	%fd159, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600EPdS7_lS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+32];
	setp.lt.f64	%p90, %fd203, %fd159;
	selp.f64	%fd203, %fd159, %fd203, %p90;

BB45_65:
	setp.lt.s32	%p91, %r24, 129;
	@%p91 bra 	BB45_67;

	ld.shared.f64 	%fd160, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600EPdS7_lS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+40];
	setp.lt.f64	%p92, %fd203, %fd160;
	selp.f64	%fd203, %fd160, %fd203, %p92;

BB45_67:
	setp.lt.s32	%p93, %r24, 161;
	@%p93 bra 	BB45_69;

	ld.shared.f64 	%fd161, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600EPdS7_lS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+48];
	setp.lt.f64	%p94, %fd203, %fd161;
	selp.f64	%fd203, %fd161, %fd203, %p94;

BB45_69:
	setp.lt.s32	%p95, %r24, 193;
	@%p95 bra 	BB45_71;

	ld.shared.f64 	%fd162, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600EPdS7_lS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+56];
	setp.lt.f64	%p96, %fd203, %fd162;
	selp.f64	%fd203, %fd162, %fd203, %p96;

BB45_71:
	mov.u32 	%r284, 0;
	setp.lt.s32	%p97, %r24, 225;
	@%p97 bra 	BB45_88;

	ld.shared.f64 	%fd163, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600EPdS7_lS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+64];
	setp.lt.f64	%p98, %fd203, %fd163;
	selp.f64	%fd203, %fd163, %fd203, %p98;
	bra.uni 	BB45_88;

BB45_8:
	mov.f64 	%fd203, %fd4;

BB45_18:
	// inline asm
	mov.u32 %r75, %laneid;
	// inline asm
	mov.b64 	 %rd100, %fd203;
	mov.u32 	%r83, 1;
	mov.u32 	%r84, 31;
	mov.u32 	%r85, -1;
	mov.b64	{%r77, %r82}, %rd100;
	// inline asm
	shfl.sync.down.b32 %r76, %r77, %r83, %r84, %r85;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r81, %r82, %r83, %r84, %r85;
	// inline asm
	add.s32 	%r86, %r75, 1;
	setp.gt.s32	%p38, %r86, 31;
	@%p38 bra 	BB45_20;

	mov.b64	%rd101, {%r76, %r81};
	mov.b64 	 %fd122, %rd101;
	setp.lt.f64	%p39, %fd203, %fd122;
	selp.f64	%fd203, %fd122, %fd203, %p39;

BB45_20:
	mov.b64 	 %rd102, %fd203;
	mov.u32 	%r94, 2;
	mov.b64	{%r88, %r93}, %rd102;
	// inline asm
	shfl.sync.down.b32 %r87, %r88, %r94, %r84, %r85;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r92, %r93, %r94, %r84, %r85;
	// inline asm
	add.s32 	%r97, %r75, 2;
	setp.gt.s32	%p40, %r97, 31;
	@%p40 bra 	BB45_22;

	mov.b64	%rd103, {%r87, %r92};
	mov.b64 	 %fd123, %rd103;
	setp.lt.f64	%p41, %fd203, %fd123;
	selp.f64	%fd203, %fd123, %fd203, %p41;

BB45_22:
	mov.b64 	 %rd104, %fd203;
	mov.u32 	%r105, 4;
	mov.b64	{%r99, %r104}, %rd104;
	// inline asm
	shfl.sync.down.b32 %r98, %r99, %r105, %r84, %r85;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r103, %r104, %r105, %r84, %r85;
	// inline asm
	add.s32 	%r108, %r75, 4;
	setp.gt.s32	%p42, %r108, 31;
	@%p42 bra 	BB45_24;

	mov.b64	%rd105, {%r98, %r103};
	mov.b64 	 %fd124, %rd105;
	setp.lt.f64	%p43, %fd203, %fd124;
	selp.f64	%fd203, %fd124, %fd203, %p43;

BB45_24:
	mov.b64 	 %rd106, %fd203;
	mov.u32 	%r116, 8;
	mov.b64	{%r110, %r115}, %rd106;
	// inline asm
	shfl.sync.down.b32 %r109, %r110, %r116, %r84, %r85;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r114, %r115, %r116, %r84, %r85;
	// inline asm
	add.s32 	%r119, %r75, 8;
	setp.gt.s32	%p44, %r119, 31;
	@%p44 bra 	BB45_26;

	mov.b64	%rd107, {%r109, %r114};
	mov.b64 	 %fd125, %rd107;
	setp.lt.f64	%p45, %fd203, %fd125;
	selp.f64	%fd203, %fd125, %fd203, %p45;

BB45_26:
	mov.b64 	 %rd108, %fd203;
	mov.u32 	%r127, 16;
	mov.b64	{%r121, %r126}, %rd108;
	// inline asm
	shfl.sync.down.b32 %r120, %r121, %r127, %r84, %r85;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r125, %r126, %r127, %r84, %r85;
	// inline asm
	add.s32 	%r130, %r75, 16;
	setp.gt.s32	%p46, %r130, 31;
	@%p46 bra 	BB45_28;

	mov.b64	%rd109, {%r120, %r125};
	mov.b64 	 %fd126, %rd109;
	setp.lt.f64	%p47, %fd203, %fd126;
	selp.f64	%fd203, %fd126, %fd203, %p47;

BB45_28:
	setp.ne.s32	%p48, %r75, 0;
	@%p48 bra 	BB45_30;

	mov.u32 	%r270, %tid.x;
	shr.s32 	%r131, %r270, 31;
	shr.u32 	%r132, %r131, 27;
	add.s32 	%r133, %r270, %r132;
	shr.s32 	%r134, %r133, 5;
	shl.b32 	%r135, %r134, 3;
	mov.u32 	%r136, _ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600EPdS7_lS4_dEEvT0_T1_T2_T3_T4_E12temp_storage;
	add.s32 	%r137, %r136, %r135;
	st.shared.f64 	[%r137+8], %fd203;

BB45_30:
	bar.sync 	0;
	mov.u32 	%r284, %tid.x;
	setp.ne.s32	%p49, %r284, 0;
	@%p49 bra 	BB45_88;

	ld.shared.f64 	%fd127, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600EPdS7_lS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+16];
	setp.lt.f64	%p50, %fd203, %fd127;
	selp.f64	%fd128, %fd127, %fd203, %p50;
	ld.shared.f64 	%fd129, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600EPdS7_lS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+24];
	setp.lt.f64	%p51, %fd128, %fd129;
	selp.f64	%fd130, %fd129, %fd128, %p51;
	ld.shared.f64 	%fd131, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600EPdS7_lS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+32];
	setp.lt.f64	%p52, %fd130, %fd131;
	selp.f64	%fd132, %fd131, %fd130, %p52;
	ld.shared.f64 	%fd133, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600EPdS7_lS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+40];
	setp.lt.f64	%p53, %fd132, %fd133;
	selp.f64	%fd134, %fd133, %fd132, %p53;
	ld.shared.f64 	%fd135, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600EPdS7_lS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+48];
	setp.lt.f64	%p54, %fd134, %fd135;
	selp.f64	%fd136, %fd135, %fd134, %p54;
	ld.shared.f64 	%fd137, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600EPdS7_lS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+56];
	setp.lt.f64	%p55, %fd136, %fd137;
	selp.f64	%fd138, %fd137, %fd136, %p55;
	ld.shared.f64 	%fd139, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600EPdS7_lS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+64];
	setp.lt.f64	%p56, %fd138, %fd139;
	selp.f64	%fd203, %fd139, %fd138, %p56;

BB45_87:
	mov.u32 	%r284, 0;

BB45_88:
	setp.ne.s32	%p118, %r284, 0;
	@%p118 bra 	BB45_92;

	ld.param.u64 	%rd151, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600EPdS7_lS4_dEEvT0_T1_T2_T3_T4__param_1];
	cvta.to.global.u64 	%rd150, %rd151;
	ld.param.f64 	%fd183, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust7maximumIdEEE9Policy600EPdS7_lS4_dEEvT0_T1_T2_T3_T4__param_4];
	setp.gt.f64	%p119, %fd203, %fd183;
	selp.f64	%fd182, %fd203, %fd183, %p119;
	st.global.f64 	[%rd150], %fd182;

BB45_92:
	ret;
}

	// .weak	_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_dEEvT0_T1_T2_T3_T4_
.weak .entry _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_dEEvT0_T1_T2_T3_T4_(
	.param .align 8 .b8 _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_dEEvT0_T1_T2_T3_T4__param_0[8],
	.param .u64 _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_dEEvT0_T1_T2_T3_T4__param_1,
	.param .u32 _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_dEEvT0_T1_T2_T3_T4__param_2,
	.param .align 1 .b8 _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_dEEvT0_T1_T2_T3_T4__param_3[1],
	.param .f64 _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_dEEvT0_T1_T2_T3_T4__param_4
)
.maxntid 256, 1, 1
.minnctapersm 1
{
	.reg .pred 	%p<55>;
	.reg .b32 	%r<270>;
	.reg .f64 	%fd<335>;
	.reg .b64 	%rd<268>;


	ld.param.u64 	%rd11, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_dEEvT0_T1_T2_T3_T4__param_0];
	ld.param.u64 	%rd12, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_dEEvT0_T1_T2_T3_T4__param_1];
	ld.param.u32 	%r48, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_dEEvT0_T1_T2_T3_T4__param_2];
	ld.param.f64 	%fd53, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_dEEvT0_T1_T2_T3_T4__param_4];
	cvta.to.global.u64 	%rd1, %rd12;
	mov.u32 	%r1, %tid.x;
	setp.eq.s32	%p1, %r48, 0;
	@%p1 bra 	BB46_71;

	setp.lt.s32	%p2, %r48, 2560;
	@%p2 bra 	BB46_34;
	bra.uni 	BB46_2;

BB46_34:
	setp.ge.s32	%p23, %r1, %r48;
	mov.u32 	%r28, %r1;
	@%p23 bra 	BB46_36;

	mul.wide.s32 	%rd224, %r1, 8;
	add.s64 	%rd225, %rd11, %rd224;
	cvta.to.global.u64 	%rd226, %rd225;
	ld.global.f64 	%fd25, [%rd226];
	add.s32 	%r28, %r1, 256;

BB46_36:
	setp.ge.s32	%p24, %r28, %r48;
	@%p24 bra 	BB46_37;

	add.s32 	%r133, %r48, -1;
	sub.s32 	%r134, %r133, %r28;
	shr.u32 	%r135, %r134, 8;
	add.s32 	%r29, %r135, 1;
	and.b32  	%r30, %r29, 3;
	setp.eq.s32	%p25, %r30, 0;
	mov.f64 	%fd327, 0d0000000000000000;
	@%p25 bra 	BB46_44;

	setp.eq.s32	%p26, %r30, 1;
	@%p26 bra 	BB46_43;

	setp.eq.s32	%p27, %r30, 2;
	@%p27 bra 	BB46_42;

	mul.wide.s32 	%rd227, %r28, 8;
	add.s64 	%rd228, %rd11, %rd227;
	cvta.to.global.u64 	%rd229, %rd228;
	ld.global.f64 	%fd249, [%rd229];
	add.f64 	%fd25, %fd25, %fd249;
	add.s32 	%r28, %r28, 256;

BB46_42:
	mul.wide.s32 	%rd230, %r28, 8;
	add.s64 	%rd231, %rd11, %rd230;
	cvta.to.global.u64 	%rd232, %rd231;
	ld.global.f64 	%fd250, [%rd232];
	add.f64 	%fd25, %fd25, %fd250;
	add.s32 	%r28, %r28, 256;

BB46_43:
	mul.wide.s32 	%rd233, %r28, 8;
	add.s64 	%rd234, %rd11, %rd233;
	cvta.to.global.u64 	%rd235, %rd234;
	ld.global.f64 	%fd251, [%rd235];
	add.f64 	%fd25, %fd25, %fd251;
	add.s32 	%r28, %r28, 256;
	mov.f64 	%fd327, %fd25;

BB46_44:
	setp.lt.u32	%p28, %r29, 4;
	@%p28 bra 	BB46_47;

	mul.wide.s32 	%rd236, %r28, 8;
	add.s64 	%rd267, %rd11, %rd236;
	mov.f64 	%fd327, %fd25;

BB46_46:
	cvta.to.global.u64 	%rd237, %rd267;
	ld.global.f64 	%fd252, [%rd237];
	add.f64 	%fd253, %fd327, %fd252;
	add.s64 	%rd238, %rd267, 2048;
	cvta.to.global.u64 	%rd239, %rd238;
	ld.global.f64 	%fd254, [%rd239];
	add.f64 	%fd255, %fd253, %fd254;
	add.s64 	%rd240, %rd267, 4096;
	cvta.to.global.u64 	%rd241, %rd240;
	ld.global.f64 	%fd256, [%rd241];
	add.f64 	%fd257, %fd255, %fd256;
	add.s64 	%rd242, %rd267, 6144;
	cvta.to.global.u64 	%rd243, %rd242;
	ld.global.f64 	%fd258, [%rd243];
	add.f64 	%fd327, %fd257, %fd258;
	add.s64 	%rd267, %rd267, 8192;
	add.s32 	%r28, %r28, 1024;
	setp.lt.s32	%p29, %r28, %r48;
	@%p29 bra 	BB46_46;
	bra.uni 	BB46_47;

BB46_71:
	setp.ne.s32	%p54, %r1, 0;
	@%p54 bra 	BB46_73;

	st.global.f64 	[%rd1], %fd53;
	bra.uni 	BB46_73;

BB46_2:
	cvt.s64.s32	%rd3, %r1;
	mul.wide.s32 	%rd13, %r1, 8;
	add.s64 	%rd14, %rd11, %rd13;
	cvta.to.global.u64 	%rd15, %rd14;
	add.s64 	%rd16, %rd14, 2048;
	cvta.to.global.u64 	%rd17, %rd16;
	add.s64 	%rd18, %rd14, 4096;
	cvta.to.global.u64 	%rd19, %rd18;
	add.s64 	%rd20, %rd14, 6144;
	cvta.to.global.u64 	%rd21, %rd20;
	add.s64 	%rd22, %rd14, 8192;
	cvta.to.global.u64 	%rd23, %rd22;
	add.s64 	%rd24, %rd14, 10240;
	cvta.to.global.u64 	%rd25, %rd24;
	add.s64 	%rd26, %rd14, 12288;
	cvta.to.global.u64 	%rd27, %rd26;
	add.s64 	%rd28, %rd14, 14336;
	cvta.to.global.u64 	%rd29, %rd28;
	add.s64 	%rd30, %rd14, 16384;
	cvta.to.global.u64 	%rd31, %rd30;
	add.s64 	%rd32, %rd14, 18432;
	cvta.to.global.u64 	%rd33, %rd32;
	ld.global.f64 	%fd54, [%rd17];
	ld.global.f64 	%fd55, [%rd15];
	add.f64 	%fd56, %fd55, %fd54;
	ld.global.f64 	%fd57, [%rd19];
	add.f64 	%fd58, %fd56, %fd57;
	ld.global.f64 	%fd59, [%rd21];
	add.f64 	%fd60, %fd58, %fd59;
	ld.global.f64 	%fd61, [%rd23];
	add.f64 	%fd62, %fd60, %fd61;
	ld.global.f64 	%fd63, [%rd25];
	add.f64 	%fd64, %fd62, %fd63;
	ld.global.f64 	%fd65, [%rd27];
	add.f64 	%fd66, %fd64, %fd65;
	ld.global.f64 	%fd67, [%rd29];
	add.f64 	%fd68, %fd66, %fd67;
	ld.global.f64 	%fd69, [%rd31];
	add.f64 	%fd70, %fd68, %fd69;
	ld.global.f64 	%fd71, [%rd33];
	add.f64 	%fd1, %fd70, %fd71;
	setp.lt.s32	%p3, %r48, 5120;
	mov.u32 	%r260, 2560;
	@%p3 bra 	BB46_3;
	bra.uni 	BB46_4;

BB46_3:
	mov.f64 	%fd11, %fd1;
	bra.uni 	BB46_14;

BB46_37:
	mov.f64 	%fd327, %fd25;

BB46_47:
	// inline asm
	mov.u32 %r136, %laneid;
	// inline asm
	mov.b64 	 %rd244, %fd327;
	mov.b64	{%r40, %r41}, %rd244;
	add.s32 	%r42, %r136, 2;
	add.s32 	%r43, %r136, 4;
	add.s32 	%r44, %r136, 8;
	add.s32 	%r45, %r136, 16;
	shr.s32 	%r137, %r1, 31;
	shr.u32 	%r138, %r137, 27;
	add.s32 	%r139, %r1, %r138;
	shr.s32 	%r46, %r139, 5;
	shl.b32 	%r140, %r46, 3;
	mov.u32 	%r141, _ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_dEEvT0_T1_T2_T3_T4_E12temp_storage;
	add.s32 	%r142, %r141, %r140;
	setp.gt.s32	%p30, %r48, 255;
	@%p30 bra 	BB46_65;
	bra.uni 	BB46_48;

BB46_65:
	mov.u32 	%r204, 1;
	mov.u32 	%r245, 31;
	mov.u32 	%r246, -1;
	// inline asm
	shfl.sync.down.b32 %r197, %r40, %r204, %r245, %r246;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r202, %r41, %r204, %r245, %r246;
	// inline asm
	mov.b64	%rd254, {%r197, %r202};
	mov.b64 	 %fd280, %rd254;
	add.s32 	%r247, %r136, 1;
	setp.lt.s32	%p46, %r247, 32;
	add.f64 	%fd281, %fd327, %fd280;
	selp.f64	%fd282, %fd281, %fd327, %p46;
	mov.b64 	 %rd255, %fd282;
	mov.u32 	%r214, 2;
	mov.b64	{%r208, %r213}, %rd255;
	// inline asm
	shfl.sync.down.b32 %r207, %r208, %r214, %r245, %r246;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r212, %r213, %r214, %r245, %r246;
	// inline asm
	mov.b64	%rd256, {%r207, %r212};
	mov.b64 	 %fd283, %rd256;
	add.f64 	%fd284, %fd282, %fd283;
	setp.lt.s32	%p47, %r42, 32;
	selp.f64	%fd285, %fd284, %fd282, %p47;
	mov.b64 	 %rd257, %fd285;
	mov.u32 	%r224, 4;
	mov.b64	{%r218, %r223}, %rd257;
	// inline asm
	shfl.sync.down.b32 %r217, %r218, %r224, %r245, %r246;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r222, %r223, %r224, %r245, %r246;
	// inline asm
	mov.b64	%rd258, {%r217, %r222};
	mov.b64 	 %fd286, %rd258;
	add.f64 	%fd287, %fd285, %fd286;
	setp.lt.s32	%p48, %r43, 32;
	selp.f64	%fd288, %fd287, %fd285, %p48;
	mov.b64 	 %rd259, %fd288;
	mov.u32 	%r234, 8;
	mov.b64	{%r228, %r233}, %rd259;
	// inline asm
	shfl.sync.down.b32 %r227, %r228, %r234, %r245, %r246;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r232, %r233, %r234, %r245, %r246;
	// inline asm
	mov.b64	%rd260, {%r227, %r232};
	mov.b64 	 %fd289, %rd260;
	add.f64 	%fd290, %fd288, %fd289;
	setp.lt.s32	%p49, %r44, 32;
	selp.f64	%fd291, %fd290, %fd288, %p49;
	mov.b64 	 %rd261, %fd291;
	mov.u32 	%r244, 16;
	mov.b64	{%r238, %r243}, %rd261;
	// inline asm
	shfl.sync.down.b32 %r237, %r238, %r244, %r245, %r246;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r242, %r243, %r244, %r245, %r246;
	// inline asm
	mov.b64	%rd262, {%r237, %r242};
	mov.b64 	 %fd292, %rd262;
	add.f64 	%fd293, %fd291, %fd292;
	setp.lt.s32	%p50, %r45, 32;
	selp.f64	%fd328, %fd293, %fd291, %p50;
	setp.ne.s32	%p51, %r136, 0;
	@%p51 bra 	BB46_67;

	add.s32 	%r249, %r142, 8;
	st.shared.f64 	[%r249], %fd328;

BB46_67:
	bar.sync 	0;
	setp.ne.s32	%p52, %r1, 0;
	@%p52 bra 	BB46_69;

	ld.shared.f64 	%fd294, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+16];
	add.f64 	%fd295, %fd328, %fd294;
	ld.shared.f64 	%fd296, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+24];
	add.f64 	%fd297, %fd295, %fd296;
	ld.shared.f64 	%fd298, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+32];
	add.f64 	%fd299, %fd297, %fd298;
	ld.shared.f64 	%fd300, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+40];
	add.f64 	%fd301, %fd299, %fd300;
	ld.shared.f64 	%fd302, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+48];
	add.f64 	%fd303, %fd301, %fd302;
	ld.shared.f64 	%fd304, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+56];
	add.f64 	%fd305, %fd303, %fd304;
	ld.shared.f64 	%fd306, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+64];
	add.f64 	%fd328, %fd305, %fd306;
	bra.uni 	BB46_69;

BB46_4:
	add.s32 	%r57, %r48, -5120;
	mul.wide.u32 	%rd35, %r57, -858993459;
	shr.u64 	%rd36, %rd35, 43;
	cvt.u32.u64	%r58, %rd36;
	mov.u32 	%r257, 2560;
	add.s32 	%r2, %r58, 1;
	and.b32  	%r56, %r2, 3;
	mov.u64 	%rd265, 2560;
	mov.u32 	%r254, 5120;
	mov.u32 	%r260, 0;
	mov.f64 	%fd11, 0d0000000000000000;
	setp.eq.s32	%p4, %r56, 0;
	@%p4 bra 	BB46_11;

	setp.eq.s32	%p5, %r56, 1;
	@%p5 bra 	BB46_6;
	bra.uni 	BB46_7;

BB46_6:
	mov.u32 	%r260, %r254;
	mov.u32 	%r254, %r257;
	bra.uni 	BB46_10;

BB46_48:
	shl.b32 	%r193, %r46, 5;
	add.s32 	%r194, %r193, 32;
	setp.gt.s32	%p31, %r194, %r48;
	add.s32 	%r195, %r48, -1;
	mov.u32 	%r192, -1;
	sub.s32 	%r196, %r195, %r193;
	selp.b32	%r191, %r196, 31, %p31;
	mov.u32 	%r150, 1;
	// inline asm
	shfl.sync.down.b32 %r143, %r40, %r150, %r191, %r192;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r148, %r41, %r150, %r191, %r192;
	// inline asm
	mov.b64	%rd245, {%r143, %r148};
	mov.b64 	 %fd259, %rd245;
	setp.lt.s32	%p32, %r136, %r191;
	add.f64 	%fd260, %fd327, %fd259;
	selp.f64	%fd261, %fd260, %fd327, %p32;
	mov.b64 	 %rd246, %fd261;
	mov.u32 	%r160, 2;
	mov.b64	{%r154, %r159}, %rd246;
	// inline asm
	shfl.sync.down.b32 %r153, %r154, %r160, %r191, %r192;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r158, %r159, %r160, %r191, %r192;
	// inline asm
	mov.b64	%rd247, {%r153, %r158};
	mov.b64 	 %fd262, %rd247;
	setp.gt.s32	%p33, %r42, %r191;
	add.f64 	%fd263, %fd261, %fd262;
	selp.f64	%fd264, %fd261, %fd263, %p33;
	mov.b64 	 %rd248, %fd264;
	mov.u32 	%r170, 4;
	mov.b64	{%r164, %r169}, %rd248;
	// inline asm
	shfl.sync.down.b32 %r163, %r164, %r170, %r191, %r192;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r168, %r169, %r170, %r191, %r192;
	// inline asm
	mov.b64	%rd249, {%r163, %r168};
	mov.b64 	 %fd265, %rd249;
	setp.gt.s32	%p34, %r43, %r191;
	add.f64 	%fd266, %fd264, %fd265;
	selp.f64	%fd267, %fd264, %fd266, %p34;
	mov.b64 	 %rd250, %fd267;
	mov.u32 	%r180, 8;
	mov.b64	{%r174, %r179}, %rd250;
	// inline asm
	shfl.sync.down.b32 %r173, %r174, %r180, %r191, %r192;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r178, %r179, %r180, %r191, %r192;
	// inline asm
	mov.b64	%rd251, {%r173, %r178};
	mov.b64 	 %fd268, %rd251;
	setp.gt.s32	%p35, %r44, %r191;
	add.f64 	%fd269, %fd267, %fd268;
	selp.f64	%fd270, %fd267, %fd269, %p35;
	mov.b64 	 %rd252, %fd270;
	mov.u32 	%r190, 16;
	mov.b64	{%r184, %r189}, %rd252;
	// inline asm
	shfl.sync.down.b32 %r183, %r184, %r190, %r191, %r192;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r188, %r189, %r190, %r191, %r192;
	// inline asm
	mov.b64	%rd253, {%r183, %r188};
	mov.b64 	 %fd271, %rd253;
	setp.gt.s32	%p36, %r45, %r191;
	add.f64 	%fd272, %fd270, %fd271;
	selp.f64	%fd328, %fd270, %fd272, %p36;
	setp.ne.s32	%p37, %r136, 0;
	@%p37 bra 	BB46_50;

	add.s32 	%r248, %r142, 8;
	st.shared.f64 	[%r248], %fd328;

BB46_50:
	bar.sync 	0;
	mov.u32 	%r250, %tid.x;
	setp.ne.s32	%p38, %r250, 0;
	@%p38 bra 	BB46_69;

	setp.lt.s32	%p39, %r48, 33;
	@%p39 bra 	BB46_53;

	ld.shared.f64 	%fd273, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+16];
	add.f64 	%fd328, %fd328, %fd273;

BB46_53:
	setp.lt.s32	%p40, %r48, 65;
	@%p40 bra 	BB46_55;

	ld.shared.f64 	%fd274, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+24];
	add.f64 	%fd328, %fd328, %fd274;

BB46_55:
	setp.lt.s32	%p41, %r48, 97;
	@%p41 bra 	BB46_57;

	ld.shared.f64 	%fd275, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+32];
	add.f64 	%fd328, %fd328, %fd275;

BB46_57:
	setp.lt.s32	%p42, %r48, 129;
	@%p42 bra 	BB46_59;

	ld.shared.f64 	%fd276, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+40];
	add.f64 	%fd328, %fd328, %fd276;

BB46_59:
	setp.lt.s32	%p43, %r48, 161;
	@%p43 bra 	BB46_61;

	ld.shared.f64 	%fd277, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+48];
	add.f64 	%fd328, %fd328, %fd277;

BB46_61:
	setp.lt.s32	%p44, %r48, 193;
	@%p44 bra 	BB46_63;

	ld.shared.f64 	%fd278, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+56];
	add.f64 	%fd328, %fd328, %fd278;

BB46_63:
	setp.lt.s32	%p45, %r48, 225;
	@%p45 bra 	BB46_69;

	ld.shared.f64 	%fd279, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+64];
	add.f64 	%fd328, %fd328, %fd279;
	bra.uni 	BB46_69;

BB46_7:
	setp.eq.s32	%p6, %r56, 2;
	@%p6 bra 	BB46_9;

	shl.b64 	%rd38, %rd3, 3;
	add.s64 	%rd39, %rd38, %rd11;
	add.s64 	%rd40, %rd39, 20480;
	cvta.to.global.u64 	%rd41, %rd40;
	add.s64 	%rd42, %rd39, 22528;
	cvta.to.global.u64 	%rd43, %rd42;
	add.s64 	%rd44, %rd39, 24576;
	cvta.to.global.u64 	%rd45, %rd44;
	add.s64 	%rd46, %rd39, 26624;
	cvta.to.global.u64 	%rd47, %rd46;
	add.s64 	%rd48, %rd39, 28672;
	cvta.to.global.u64 	%rd49, %rd48;
	add.s64 	%rd50, %rd39, 30720;
	cvta.to.global.u64 	%rd51, %rd50;
	add.s64 	%rd52, %rd39, 32768;
	cvta.to.global.u64 	%rd53, %rd52;
	add.s64 	%rd54, %rd39, 34816;
	cvta.to.global.u64 	%rd55, %rd54;
	add.s64 	%rd56, %rd39, 36864;
	cvta.to.global.u64 	%rd57, %rd56;
	add.s64 	%rd58, %rd39, 38912;
	cvta.to.global.u64 	%rd59, %rd58;
	ld.global.f64 	%fd73, [%rd41];
	add.f64 	%fd74, %fd1, %fd73;
	ld.global.f64 	%fd75, [%rd43];
	add.f64 	%fd76, %fd74, %fd75;
	ld.global.f64 	%fd77, [%rd45];
	add.f64 	%fd78, %fd76, %fd77;
	ld.global.f64 	%fd79, [%rd47];
	add.f64 	%fd80, %fd78, %fd79;
	ld.global.f64 	%fd81, [%rd49];
	add.f64 	%fd82, %fd80, %fd81;
	ld.global.f64 	%fd83, [%rd51];
	add.f64 	%fd84, %fd82, %fd83;
	ld.global.f64 	%fd85, [%rd53];
	add.f64 	%fd86, %fd84, %fd85;
	ld.global.f64 	%fd87, [%rd55];
	add.f64 	%fd88, %fd86, %fd87;
	ld.global.f64 	%fd89, [%rd57];
	add.f64 	%fd90, %fd88, %fd89;
	ld.global.f64 	%fd91, [%rd59];
	add.f64 	%fd1, %fd90, %fd91;
	mov.u64 	%rd265, 5120;
	mov.u32 	%r254, 7680;

BB46_9:
	add.s64 	%rd60, %rd3, %rd265;
	shl.b64 	%rd61, %rd60, 3;
	add.s64 	%rd62, %rd61, %rd11;
	cvta.to.global.u64 	%rd63, %rd62;
	add.s64 	%rd64, %rd62, 2048;
	cvta.to.global.u64 	%rd65, %rd64;
	add.s64 	%rd66, %rd62, 4096;
	cvta.to.global.u64 	%rd67, %rd66;
	add.s64 	%rd68, %rd62, 6144;
	cvta.to.global.u64 	%rd69, %rd68;
	add.s64 	%rd70, %rd62, 8192;
	cvta.to.global.u64 	%rd71, %rd70;
	add.s64 	%rd72, %rd62, 10240;
	cvta.to.global.u64 	%rd73, %rd72;
	add.s64 	%rd74, %rd62, 12288;
	cvta.to.global.u64 	%rd75, %rd74;
	add.s64 	%rd76, %rd62, 14336;
	cvta.to.global.u64 	%rd77, %rd76;
	add.s64 	%rd78, %rd62, 16384;
	cvta.to.global.u64 	%rd79, %rd78;
	add.s64 	%rd80, %rd62, 18432;
	cvta.to.global.u64 	%rd81, %rd80;
	ld.global.f64 	%fd92, [%rd63];
	add.f64 	%fd93, %fd1, %fd92;
	ld.global.f64 	%fd94, [%rd65];
	add.f64 	%fd95, %fd93, %fd94;
	ld.global.f64 	%fd96, [%rd67];
	add.f64 	%fd97, %fd95, %fd96;
	ld.global.f64 	%fd98, [%rd69];
	add.f64 	%fd99, %fd97, %fd98;
	ld.global.f64 	%fd100, [%rd71];
	add.f64 	%fd101, %fd99, %fd100;
	ld.global.f64 	%fd102, [%rd73];
	add.f64 	%fd103, %fd101, %fd102;
	ld.global.f64 	%fd104, [%rd75];
	add.f64 	%fd105, %fd103, %fd104;
	ld.global.f64 	%fd106, [%rd77];
	add.f64 	%fd107, %fd105, %fd106;
	ld.global.f64 	%fd108, [%rd79];
	add.f64 	%fd109, %fd107, %fd108;
	ld.global.f64 	%fd110, [%rd81];
	add.f64 	%fd1, %fd109, %fd110;
	add.s32 	%r260, %r254, 2560;

BB46_10:
	cvt.s64.s32	%rd82, %r254;
	add.s64 	%rd83, %rd3, %rd82;
	shl.b64 	%rd84, %rd83, 3;
	add.s64 	%rd85, %rd84, %rd11;
	cvta.to.global.u64 	%rd86, %rd85;
	add.s64 	%rd87, %rd85, 2048;
	cvta.to.global.u64 	%rd88, %rd87;
	add.s64 	%rd89, %rd85, 4096;
	cvta.to.global.u64 	%rd90, %rd89;
	add.s64 	%rd91, %rd85, 6144;
	cvta.to.global.u64 	%rd92, %rd91;
	add.s64 	%rd93, %rd85, 8192;
	cvta.to.global.u64 	%rd94, %rd93;
	add.s64 	%rd95, %rd85, 10240;
	cvta.to.global.u64 	%rd96, %rd95;
	add.s64 	%rd97, %rd85, 12288;
	cvta.to.global.u64 	%rd98, %rd97;
	add.s64 	%rd99, %rd85, 14336;
	cvta.to.global.u64 	%rd100, %rd99;
	add.s64 	%rd101, %rd85, 16384;
	cvta.to.global.u64 	%rd102, %rd101;
	add.s64 	%rd103, %rd85, 18432;
	cvta.to.global.u64 	%rd104, %rd103;
	ld.global.f64 	%fd111, [%rd86];
	add.f64 	%fd112, %fd1, %fd111;
	ld.global.f64 	%fd113, [%rd88];
	add.f64 	%fd114, %fd112, %fd113;
	ld.global.f64 	%fd115, [%rd90];
	add.f64 	%fd116, %fd114, %fd115;
	ld.global.f64 	%fd117, [%rd92];
	add.f64 	%fd118, %fd116, %fd117;
	ld.global.f64 	%fd119, [%rd94];
	add.f64 	%fd120, %fd118, %fd119;
	ld.global.f64 	%fd121, [%rd96];
	add.f64 	%fd122, %fd120, %fd121;
	ld.global.f64 	%fd123, [%rd98];
	add.f64 	%fd124, %fd122, %fd123;
	ld.global.f64 	%fd125, [%rd100];
	add.f64 	%fd126, %fd124, %fd125;
	ld.global.f64 	%fd127, [%rd102];
	add.f64 	%fd128, %fd126, %fd127;
	ld.global.f64 	%fd129, [%rd104];
	add.f64 	%fd11, %fd128, %fd129;
	add.s32 	%r254, %r260, 2560;
	mov.u32 	%r257, %r260;
	mov.f64 	%fd1, %fd11;

BB46_11:
	setp.lt.u32	%p7, %r2, 4;
	@%p7 bra 	BB46_14;

	mov.u32 	%r260, %r257;
	mov.f64 	%fd11, %fd1;

BB46_13:
	cvt.s64.s32	%rd105, %r260;
	add.s64 	%rd106, %rd3, %rd105;
	shl.b64 	%rd107, %rd106, 3;
	add.s64 	%rd108, %rd107, %rd11;
	cvta.to.global.u64 	%rd109, %rd108;
	add.s64 	%rd110, %rd108, 2048;
	cvta.to.global.u64 	%rd111, %rd110;
	add.s64 	%rd112, %rd108, 4096;
	cvta.to.global.u64 	%rd113, %rd112;
	add.s64 	%rd114, %rd108, 6144;
	cvta.to.global.u64 	%rd115, %rd114;
	add.s64 	%rd116, %rd108, 8192;
	cvta.to.global.u64 	%rd117, %rd116;
	add.s64 	%rd118, %rd108, 10240;
	cvta.to.global.u64 	%rd119, %rd118;
	add.s64 	%rd120, %rd108, 12288;
	cvta.to.global.u64 	%rd121, %rd120;
	add.s64 	%rd122, %rd108, 14336;
	cvta.to.global.u64 	%rd123, %rd122;
	add.s64 	%rd124, %rd108, 16384;
	cvta.to.global.u64 	%rd125, %rd124;
	add.s64 	%rd126, %rd108, 18432;
	cvta.to.global.u64 	%rd127, %rd126;
	ld.global.f64 	%fd130, [%rd109];
	add.f64 	%fd131, %fd11, %fd130;
	ld.global.f64 	%fd132, [%rd111];
	add.f64 	%fd133, %fd131, %fd132;
	ld.global.f64 	%fd134, [%rd113];
	add.f64 	%fd135, %fd133, %fd134;
	ld.global.f64 	%fd136, [%rd115];
	add.f64 	%fd137, %fd135, %fd136;
	ld.global.f64 	%fd138, [%rd117];
	add.f64 	%fd139, %fd137, %fd138;
	ld.global.f64 	%fd140, [%rd119];
	add.f64 	%fd141, %fd139, %fd140;
	ld.global.f64 	%fd142, [%rd121];
	add.f64 	%fd143, %fd141, %fd142;
	ld.global.f64 	%fd144, [%rd123];
	add.f64 	%fd145, %fd143, %fd144;
	ld.global.f64 	%fd146, [%rd125];
	add.f64 	%fd147, %fd145, %fd146;
	ld.global.f64 	%fd148, [%rd127];
	add.f64 	%fd149, %fd147, %fd148;
	cvt.s64.s32	%rd128, %r254;
	add.s64 	%rd129, %rd3, %rd128;
	shl.b64 	%rd130, %rd129, 3;
	add.s64 	%rd131, %rd130, %rd11;
	cvta.to.global.u64 	%rd132, %rd131;
	add.s64 	%rd133, %rd131, 2048;
	cvta.to.global.u64 	%rd134, %rd133;
	add.s64 	%rd135, %rd131, 4096;
	cvta.to.global.u64 	%rd136, %rd135;
	add.s64 	%rd137, %rd131, 6144;
	cvta.to.global.u64 	%rd138, %rd137;
	add.s64 	%rd139, %rd131, 8192;
	cvta.to.global.u64 	%rd140, %rd139;
	add.s64 	%rd141, %rd131, 10240;
	cvta.to.global.u64 	%rd142, %rd141;
	add.s64 	%rd143, %rd131, 12288;
	cvta.to.global.u64 	%rd144, %rd143;
	add.s64 	%rd145, %rd131, 14336;
	cvta.to.global.u64 	%rd146, %rd145;
	add.s64 	%rd147, %rd131, 16384;
	cvta.to.global.u64 	%rd148, %rd147;
	add.s64 	%rd149, %rd131, 18432;
	cvta.to.global.u64 	%rd150, %rd149;
	ld.global.f64 	%fd150, [%rd132];
	add.f64 	%fd151, %fd149, %fd150;
	ld.global.f64 	%fd152, [%rd134];
	add.f64 	%fd153, %fd151, %fd152;
	ld.global.f64 	%fd154, [%rd136];
	add.f64 	%fd155, %fd153, %fd154;
	ld.global.f64 	%fd156, [%rd138];
	add.f64 	%fd157, %fd155, %fd156;
	ld.global.f64 	%fd158, [%rd140];
	add.f64 	%fd159, %fd157, %fd158;
	ld.global.f64 	%fd160, [%rd142];
	add.f64 	%fd161, %fd159, %fd160;
	ld.global.f64 	%fd162, [%rd144];
	add.f64 	%fd163, %fd161, %fd162;
	ld.global.f64 	%fd164, [%rd146];
	add.f64 	%fd165, %fd163, %fd164;
	ld.global.f64 	%fd166, [%rd148];
	add.f64 	%fd167, %fd165, %fd166;
	ld.global.f64 	%fd168, [%rd150];
	add.f64 	%fd169, %fd167, %fd168;
	add.s32 	%r60, %r254, 2560;
	cvt.s64.s32	%rd151, %r60;
	add.s64 	%rd152, %rd3, %rd151;
	shl.b64 	%rd153, %rd152, 3;
	add.s64 	%rd154, %rd153, %rd11;
	cvta.to.global.u64 	%rd155, %rd154;
	add.s64 	%rd156, %rd154, 2048;
	cvta.to.global.u64 	%rd157, %rd156;
	add.s64 	%rd158, %rd154, 4096;
	cvta.to.global.u64 	%rd159, %rd158;
	add.s64 	%rd160, %rd154, 6144;
	cvta.to.global.u64 	%rd161, %rd160;
	add.s64 	%rd162, %rd154, 8192;
	cvta.to.global.u64 	%rd163, %rd162;
	add.s64 	%rd164, %rd154, 10240;
	cvta.to.global.u64 	%rd165, %rd164;
	add.s64 	%rd166, %rd154, 12288;
	cvta.to.global.u64 	%rd167, %rd166;
	add.s64 	%rd168, %rd154, 14336;
	cvta.to.global.u64 	%rd169, %rd168;
	add.s64 	%rd170, %rd154, 16384;
	cvta.to.global.u64 	%rd171, %rd170;
	add.s64 	%rd172, %rd154, 18432;
	cvta.to.global.u64 	%rd173, %rd172;
	ld.global.f64 	%fd170, [%rd155];
	add.f64 	%fd171, %fd169, %fd170;
	ld.global.f64 	%fd172, [%rd157];
	add.f64 	%fd173, %fd171, %fd172;
	ld.global.f64 	%fd174, [%rd159];
	add.f64 	%fd175, %fd173, %fd174;
	ld.global.f64 	%fd176, [%rd161];
	add.f64 	%fd177, %fd175, %fd176;
	ld.global.f64 	%fd178, [%rd163];
	add.f64 	%fd179, %fd177, %fd178;
	ld.global.f64 	%fd180, [%rd165];
	add.f64 	%fd181, %fd179, %fd180;
	ld.global.f64 	%fd182, [%rd167];
	add.f64 	%fd183, %fd181, %fd182;
	ld.global.f64 	%fd184, [%rd169];
	add.f64 	%fd185, %fd183, %fd184;
	ld.global.f64 	%fd186, [%rd171];
	add.f64 	%fd187, %fd185, %fd186;
	ld.global.f64 	%fd188, [%rd173];
	add.f64 	%fd189, %fd187, %fd188;
	add.s32 	%r260, %r254, 7680;
	add.s32 	%r61, %r254, 5120;
	cvt.s64.s32	%rd174, %r61;
	add.s64 	%rd175, %rd3, %rd174;
	shl.b64 	%rd176, %rd175, 3;
	add.s64 	%rd177, %rd176, %rd11;
	cvta.to.global.u64 	%rd178, %rd177;
	add.s64 	%rd179, %rd177, 2048;
	cvta.to.global.u64 	%rd180, %rd179;
	add.s64 	%rd181, %rd177, 4096;
	cvta.to.global.u64 	%rd182, %rd181;
	add.s64 	%rd183, %rd177, 6144;
	cvta.to.global.u64 	%rd184, %rd183;
	add.s64 	%rd185, %rd177, 8192;
	cvta.to.global.u64 	%rd186, %rd185;
	add.s64 	%rd187, %rd177, 10240;
	cvta.to.global.u64 	%rd188, %rd187;
	add.s64 	%rd189, %rd177, 12288;
	cvta.to.global.u64 	%rd190, %rd189;
	add.s64 	%rd191, %rd177, 14336;
	cvta.to.global.u64 	%rd192, %rd191;
	add.s64 	%rd193, %rd177, 16384;
	cvta.to.global.u64 	%rd194, %rd193;
	add.s64 	%rd195, %rd177, 18432;
	cvta.to.global.u64 	%rd196, %rd195;
	ld.global.f64 	%fd190, [%rd178];
	add.f64 	%fd191, %fd189, %fd190;
	ld.global.f64 	%fd192, [%rd180];
	add.f64 	%fd193, %fd191, %fd192;
	ld.global.f64 	%fd194, [%rd182];
	add.f64 	%fd195, %fd193, %fd194;
	ld.global.f64 	%fd196, [%rd184];
	add.f64 	%fd197, %fd195, %fd196;
	ld.global.f64 	%fd198, [%rd186];
	add.f64 	%fd199, %fd197, %fd198;
	ld.global.f64 	%fd200, [%rd188];
	add.f64 	%fd201, %fd199, %fd200;
	ld.global.f64 	%fd202, [%rd190];
	add.f64 	%fd203, %fd201, %fd202;
	ld.global.f64 	%fd204, [%rd192];
	add.f64 	%fd205, %fd203, %fd204;
	ld.global.f64 	%fd206, [%rd194];
	add.f64 	%fd207, %fd205, %fd206;
	ld.global.f64 	%fd208, [%rd196];
	add.f64 	%fd11, %fd207, %fd208;
	add.s32 	%r254, %r254, 10240;
	setp.le.s32	%p8, %r254, %r48;
	@%p8 bra 	BB46_13;

BB46_14:
	setp.ge.s32	%p9, %r260, %r48;
	@%p9 bra 	BB46_15;

	sub.s32 	%r16, %r48, %r260;
	setp.ge.s32	%p10, %r1, %r16;
	@%p10 bra 	BB46_17;

	add.s32 	%r62, %r48, -1;
	sub.s32 	%r63, %r62, %r1;
	sub.s32 	%r64, %r63, %r260;
	shr.u32 	%r65, %r64, 8;
	add.s32 	%r17, %r65, 1;
	and.b32  	%r18, %r17, 3;
	setp.eq.s32	%p11, %r18, 0;
	mov.f64 	%fd320, 0d0000000000000000;
	@%p11 bra 	BB46_19;

	setp.eq.s32	%p12, %r18, 1;
	@%p12 bra 	BB46_21;
	bra.uni 	BB46_22;

BB46_21:
	mov.u32 	%r262, %r1;
	bra.uni 	BB46_26;

BB46_15:
	mov.f64 	%fd320, %fd11;
	bra.uni 	BB46_30;

BB46_17:
	mov.f64 	%fd320, %fd11;
	bra.uni 	BB46_30;

BB46_19:
	mov.u32 	%r264, %r1;
	bra.uni 	BB46_27;

BB46_22:
	setp.eq.s32	%p13, %r18, 2;
	@%p13 bra 	BB46_23;
	bra.uni 	BB46_24;

BB46_23:
	mov.u32 	%r261, %r1;
	bra.uni 	BB46_25;

BB46_24:
	add.s32 	%r66, %r1, %r260;
	mul.wide.s32 	%rd197, %r66, 8;
	add.s64 	%rd198, %rd11, %rd197;
	cvta.to.global.u64 	%rd199, %rd198;
	ld.global.f64 	%fd210, [%rd199];
	add.f64 	%fd11, %fd11, %fd210;
	add.s32 	%r261, %r1, 256;

BB46_25:
	add.s32 	%r67, %r261, %r260;
	mul.wide.s32 	%rd200, %r67, 8;
	add.s64 	%rd201, %rd11, %rd200;
	cvta.to.global.u64 	%rd202, %rd201;
	ld.global.f64 	%fd211, [%rd202];
	add.f64 	%fd11, %fd11, %fd211;
	add.s32 	%r262, %r261, 256;

BB46_26:
	add.s32 	%r68, %r262, %r260;
	mul.wide.s32 	%rd203, %r68, 8;
	add.s64 	%rd204, %rd11, %rd203;
	cvta.to.global.u64 	%rd205, %rd204;
	ld.global.f64 	%fd212, [%rd205];
	add.f64 	%fd11, %fd11, %fd212;
	add.s32 	%r264, %r262, 256;
	mov.f64 	%fd320, %fd11;

BB46_27:
	setp.lt.u32	%p14, %r17, 4;
	@%p14 bra 	BB46_30;

	add.s32 	%r69, %r260, %r264;
	mul.wide.s32 	%rd206, %r69, 8;
	add.s64 	%rd266, %rd11, %rd206;
	mov.f64 	%fd320, %fd11;

BB46_29:
	cvta.to.global.u64 	%rd207, %rd266;
	ld.global.f64 	%fd213, [%rd207];
	add.f64 	%fd214, %fd320, %fd213;
	add.s64 	%rd208, %rd266, 2048;
	cvta.to.global.u64 	%rd209, %rd208;
	ld.global.f64 	%fd215, [%rd209];
	add.f64 	%fd216, %fd214, %fd215;
	add.s64 	%rd210, %rd266, 4096;
	cvta.to.global.u64 	%rd211, %rd210;
	ld.global.f64 	%fd217, [%rd211];
	add.f64 	%fd218, %fd216, %fd217;
	add.s64 	%rd212, %rd266, 6144;
	cvta.to.global.u64 	%rd213, %rd212;
	ld.global.f64 	%fd219, [%rd213];
	add.f64 	%fd320, %fd218, %fd219;
	add.s64 	%rd266, %rd266, 8192;
	add.s32 	%r264, %r264, 1024;
	setp.lt.s32	%p15, %r264, %r16;
	@%p15 bra 	BB46_29;

BB46_30:
	// inline asm
	mov.u32 %r70, %laneid;
	// inline asm
	mov.b64 	 %rd214, %fd320;
	mov.u32 	%r78, 1;
	mov.u32 	%r119, 31;
	mov.u32 	%r120, -1;
	mov.b64	{%r72, %r77}, %rd214;
	// inline asm
	shfl.sync.down.b32 %r71, %r72, %r78, %r119, %r120;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r76, %r77, %r78, %r119, %r120;
	// inline asm
	mov.b64	%rd215, {%r71, %r76};
	mov.b64 	 %fd220, %rd215;
	add.s32 	%r121, %r70, 1;
	setp.lt.s32	%p16, %r121, 32;
	add.f64 	%fd221, %fd320, %fd220;
	selp.f64	%fd222, %fd221, %fd320, %p16;
	mov.b64 	 %rd216, %fd222;
	mov.u32 	%r88, 2;
	mov.b64	{%r82, %r87}, %rd216;
	// inline asm
	shfl.sync.down.b32 %r81, %r82, %r88, %r119, %r120;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r86, %r87, %r88, %r119, %r120;
	// inline asm
	mov.b64	%rd217, {%r81, %r86};
	mov.b64 	 %fd223, %rd217;
	add.s32 	%r122, %r70, 2;
	setp.lt.s32	%p17, %r122, 32;
	add.f64 	%fd224, %fd222, %fd223;
	selp.f64	%fd225, %fd224, %fd222, %p17;
	mov.b64 	 %rd218, %fd225;
	mov.u32 	%r98, 4;
	mov.b64	{%r92, %r97}, %rd218;
	// inline asm
	shfl.sync.down.b32 %r91, %r92, %r98, %r119, %r120;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r96, %r97, %r98, %r119, %r120;
	// inline asm
	mov.b64	%rd219, {%r91, %r96};
	mov.b64 	 %fd226, %rd219;
	add.s32 	%r123, %r70, 4;
	setp.lt.s32	%p18, %r123, 32;
	add.f64 	%fd227, %fd225, %fd226;
	selp.f64	%fd228, %fd227, %fd225, %p18;
	mov.b64 	 %rd220, %fd228;
	mov.u32 	%r108, 8;
	mov.b64	{%r102, %r107}, %rd220;
	// inline asm
	shfl.sync.down.b32 %r101, %r102, %r108, %r119, %r120;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r106, %r107, %r108, %r119, %r120;
	// inline asm
	mov.b64	%rd221, {%r101, %r106};
	mov.b64 	 %fd229, %rd221;
	add.s32 	%r124, %r70, 8;
	setp.lt.s32	%p19, %r124, 32;
	add.f64 	%fd230, %fd228, %fd229;
	selp.f64	%fd231, %fd230, %fd228, %p19;
	mov.b64 	 %rd222, %fd231;
	mov.u32 	%r118, 16;
	mov.b64	{%r112, %r117}, %rd222;
	// inline asm
	shfl.sync.down.b32 %r111, %r112, %r118, %r119, %r120;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r116, %r117, %r118, %r119, %r120;
	// inline asm
	mov.b64	%rd223, {%r111, %r116};
	mov.b64 	 %fd232, %rd223;
	add.s32 	%r125, %r70, 16;
	setp.lt.s32	%p20, %r125, 32;
	add.f64 	%fd233, %fd231, %fd232;
	selp.f64	%fd328, %fd233, %fd231, %p20;
	setp.ne.s32	%p21, %r70, 0;
	@%p21 bra 	BB46_32;

	shr.s32 	%r126, %r1, 31;
	shr.u32 	%r127, %r126, 27;
	add.s32 	%r128, %r1, %r127;
	shr.s32 	%r129, %r128, 5;
	shl.b32 	%r130, %r129, 3;
	mov.u32 	%r131, _ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_dEEvT0_T1_T2_T3_T4_E12temp_storage;
	add.s32 	%r132, %r131, %r130;
	st.shared.f64 	[%r132+8], %fd328;

BB46_32:
	bar.sync 	0;
	setp.ne.s32	%p22, %r1, 0;
	@%p22 bra 	BB46_69;

	ld.shared.f64 	%fd234, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+16];
	add.f64 	%fd235, %fd328, %fd234;
	ld.shared.f64 	%fd236, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+24];
	add.f64 	%fd237, %fd235, %fd236;
	ld.shared.f64 	%fd238, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+32];
	add.f64 	%fd239, %fd237, %fd238;
	ld.shared.f64 	%fd240, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+40];
	add.f64 	%fd241, %fd239, %fd240;
	ld.shared.f64 	%fd242, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+48];
	add.f64 	%fd243, %fd241, %fd242;
	ld.shared.f64 	%fd244, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+56];
	add.f64 	%fd245, %fd243, %fd244;
	ld.shared.f64 	%fd246, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+64];
	add.f64 	%fd328, %fd245, %fd246;

BB46_69:
	mov.u32 	%r251, %tid.x;
	setp.ne.s32	%p53, %r251, 0;
	@%p53 bra 	BB46_73;

	ld.param.u64 	%rd264, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_dEEvT0_T1_T2_T3_T4__param_1];
	cvta.to.global.u64 	%rd263, %rd264;
	ld.param.f64 	%fd308, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_dEEvT0_T1_T2_T3_T4__param_4];
	add.f64 	%fd307, %fd328, %fd308;
	st.global.f64 	[%rd263], %fd307;

BB46_73:
	ret;
}

	// .weak	_ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddiN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_
.weak .entry _ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddiN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_(
	.param .align 8 .b8 _ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddiN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3__param_0[8],
	.param .u64 _ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddiN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3__param_1,
	.param .u32 _ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddiN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3__param_2,
	.param .align 4 .b8 _ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddiN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3__param_3[40],
	.param .align 1 .b8 _ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddiN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3__param_4[1]
)
.maxntid 256, 1, 1
{
	.reg .pred 	%p<49>;
	.reg .b32 	%r<272>;
	.reg .f64 	%fd<203>;
	.reg .b64 	%rd<173>;


	ld.param.u64 	%rd1, [_ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddiN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3__param_0];
	ld.param.u32 	%r4, [_ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddiN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3__param_3+20];
	ld.param.u32 	%r40, [_ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddiN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3__param_3+24];
	mul.lo.s32 	%r1, %r40, 2560;
	mov.u32 	%r2, %ctaid.x;
	mul.lo.s32 	%r3, %r2, 2560;
	add.s32 	%r41, %r3, 2560;
	setp.gt.s32	%p1, %r41, %r4;
	mov.u32 	%r271, %tid.x;
	@%p1 bra 	BB47_23;
	bra.uni 	BB47_1;

BB47_23:
	sub.s32 	%r21, %r4, %r3;
	setp.ge.s32	%p18, %r271, %r21;
	mov.u32 	%r23, %r271;
	@%p18 bra 	BB47_25;

	add.s32 	%r124, %r271, %r3;
	mul.wide.s32 	%rd128, %r124, 8;
	add.s64 	%rd129, %rd1, %rd128;
	cvta.to.global.u64 	%rd130, %rd129;
	ld.global.f64 	%fd18, [%rd130];
	add.s32 	%r23, %r271, 256;

BB47_25:
	setp.ge.s32	%p19, %r23, %r21;
	@%p19 bra 	BB47_26;

	add.s32 	%r125, %r4, -1;
	sub.s32 	%r126, %r125, %r23;
	mad.lo.s32 	%r127, %r2, -2560, %r126;
	shr.u32 	%r128, %r127, 8;
	add.s32 	%r24, %r128, 1;
	and.b32  	%r25, %r24, 3;
	setp.eq.s32	%p20, %r25, 0;
	mov.f64 	%fd195, 0d0000000000000000;
	@%p20 bra 	BB47_33;

	setp.eq.s32	%p21, %r25, 1;
	@%p21 bra 	BB47_32;

	setp.eq.s32	%p22, %r25, 2;
	@%p22 bra 	BB47_31;

	add.s32 	%r129, %r23, %r3;
	mul.wide.s32 	%rd131, %r129, 8;
	add.s64 	%rd132, %rd1, %rd131;
	cvta.to.global.u64 	%rd133, %rd132;
	ld.global.f64 	%fd123, [%rd133];
	add.f64 	%fd18, %fd18, %fd123;
	add.s32 	%r23, %r23, 256;

BB47_31:
	add.s32 	%r130, %r23, %r3;
	mul.wide.s32 	%rd134, %r130, 8;
	add.s64 	%rd135, %rd1, %rd134;
	cvta.to.global.u64 	%rd136, %rd135;
	ld.global.f64 	%fd124, [%rd136];
	add.f64 	%fd18, %fd18, %fd124;
	add.s32 	%r23, %r23, 256;

BB47_32:
	add.s32 	%r131, %r23, %r3;
	mul.wide.s32 	%rd137, %r131, 8;
	add.s64 	%rd138, %rd1, %rd137;
	cvta.to.global.u64 	%rd139, %rd138;
	ld.global.f64 	%fd125, [%rd139];
	add.f64 	%fd18, %fd18, %fd125;
	add.s32 	%r23, %r23, 256;
	mov.f64 	%fd195, %fd18;

BB47_33:
	setp.lt.u32	%p23, %r24, 4;
	@%p23 bra 	BB47_36;

	mad.lo.s32 	%r132, %r2, 2560, %r23;
	mul.wide.s32 	%rd140, %r132, 8;
	add.s64 	%rd172, %rd1, %rd140;
	mov.f64 	%fd195, %fd18;

BB47_35:
	cvta.to.global.u64 	%rd141, %rd172;
	ld.global.f64 	%fd126, [%rd141];
	add.f64 	%fd127, %fd195, %fd126;
	add.s64 	%rd142, %rd172, 2048;
	cvta.to.global.u64 	%rd143, %rd142;
	ld.global.f64 	%fd128, [%rd143];
	add.f64 	%fd129, %fd127, %fd128;
	add.s64 	%rd144, %rd172, 4096;
	cvta.to.global.u64 	%rd145, %rd144;
	ld.global.f64 	%fd130, [%rd145];
	add.f64 	%fd131, %fd129, %fd130;
	add.s64 	%rd146, %rd172, 6144;
	cvta.to.global.u64 	%rd147, %rd146;
	ld.global.f64 	%fd132, [%rd147];
	add.f64 	%fd195, %fd131, %fd132;
	add.s64 	%rd172, %rd172, 8192;
	add.s32 	%r23, %r23, 1024;
	setp.lt.s32	%p24, %r23, %r21;
	@%p24 bra 	BB47_35;
	bra.uni 	BB47_36;

BB47_1:
	cvt.s64.s32	%rd19, %r3;
	cvt.s64.s32	%rd2, %r271;
	add.s64 	%rd20, %rd2, %rd19;
	shl.b64 	%rd21, %rd20, 3;
	add.s64 	%rd22, %rd1, %rd21;
	cvta.to.global.u64 	%rd23, %rd22;
	add.s32 	%r6, %r271, 256;
	cvt.s64.s32	%rd3, %r6;
	add.s64 	%rd24, %rd3, %rd19;
	shl.b64 	%rd25, %rd24, 3;
	add.s64 	%rd26, %rd1, %rd25;
	cvta.to.global.u64 	%rd27, %rd26;
	add.s32 	%r42, %r271, 512;
	cvt.s64.s32	%rd4, %r42;
	add.s64 	%rd28, %rd4, %rd19;
	shl.b64 	%rd29, %rd28, 3;
	add.s64 	%rd30, %rd1, %rd29;
	cvta.to.global.u64 	%rd31, %rd30;
	add.s32 	%r43, %r271, 768;
	cvt.s64.s32	%rd5, %r43;
	add.s64 	%rd32, %rd5, %rd19;
	shl.b64 	%rd33, %rd32, 3;
	add.s64 	%rd34, %rd1, %rd33;
	cvta.to.global.u64 	%rd35, %rd34;
	add.s32 	%r44, %r271, 1024;
	cvt.s64.s32	%rd6, %r44;
	add.s64 	%rd36, %rd6, %rd19;
	shl.b64 	%rd37, %rd36, 3;
	add.s64 	%rd38, %rd1, %rd37;
	cvta.to.global.u64 	%rd39, %rd38;
	add.s32 	%r45, %r271, 1280;
	cvt.s64.s32	%rd7, %r45;
	add.s64 	%rd40, %rd7, %rd19;
	shl.b64 	%rd41, %rd40, 3;
	add.s64 	%rd42, %rd1, %rd41;
	cvta.to.global.u64 	%rd43, %rd42;
	add.s32 	%r46, %r271, 1536;
	cvt.s64.s32	%rd8, %r46;
	add.s64 	%rd44, %rd8, %rd19;
	shl.b64 	%rd45, %rd44, 3;
	add.s64 	%rd46, %rd1, %rd45;
	cvta.to.global.u64 	%rd47, %rd46;
	add.s32 	%r47, %r271, 1792;
	cvt.s64.s32	%rd9, %r47;
	add.s64 	%rd48, %rd9, %rd19;
	shl.b64 	%rd49, %rd48, 3;
	add.s64 	%rd50, %rd1, %rd49;
	cvta.to.global.u64 	%rd51, %rd50;
	add.s32 	%r48, %r271, 2048;
	cvt.s64.s32	%rd10, %r48;
	add.s64 	%rd52, %rd10, %rd19;
	shl.b64 	%rd53, %rd52, 3;
	add.s64 	%rd54, %rd1, %rd53;
	cvta.to.global.u64 	%rd55, %rd54;
	add.s32 	%r49, %r271, 2304;
	cvt.s64.s32	%rd11, %r49;
	add.s64 	%rd56, %rd11, %rd19;
	shl.b64 	%rd57, %rd56, 3;
	add.s64 	%rd58, %rd1, %rd57;
	cvta.to.global.u64 	%rd59, %rd58;
	ld.global.f64 	%fd46, [%rd27];
	ld.global.f64 	%fd47, [%rd23];
	add.f64 	%fd48, %fd47, %fd46;
	ld.global.f64 	%fd49, [%rd31];
	add.f64 	%fd50, %fd48, %fd49;
	ld.global.f64 	%fd51, [%rd35];
	add.f64 	%fd52, %fd50, %fd51;
	ld.global.f64 	%fd53, [%rd39];
	add.f64 	%fd54, %fd52, %fd53;
	ld.global.f64 	%fd55, [%rd43];
	add.f64 	%fd56, %fd54, %fd55;
	ld.global.f64 	%fd57, [%rd47];
	add.f64 	%fd58, %fd56, %fd57;
	ld.global.f64 	%fd59, [%rd51];
	add.f64 	%fd60, %fd58, %fd59;
	ld.global.f64 	%fd61, [%rd55];
	add.f64 	%fd62, %fd60, %fd61;
	ld.global.f64 	%fd63, [%rd59];
	add.f64 	%fd4, %fd62, %fd63;
	add.s32 	%r261, %r3, %r1;
	add.s32 	%r50, %r261, 2560;
	setp.gt.s32	%p2, %r50, %r4;
	@%p2 bra 	BB47_3;

BB47_2:
	cvt.s64.s32	%rd60, %r261;
	add.s64 	%rd61, %rd2, %rd60;
	shl.b64 	%rd62, %rd61, 3;
	add.s64 	%rd63, %rd1, %rd62;
	cvta.to.global.u64 	%rd64, %rd63;
	add.s64 	%rd65, %rd3, %rd60;
	shl.b64 	%rd66, %rd65, 3;
	add.s64 	%rd67, %rd1, %rd66;
	cvta.to.global.u64 	%rd68, %rd67;
	add.s64 	%rd69, %rd4, %rd60;
	shl.b64 	%rd70, %rd69, 3;
	add.s64 	%rd71, %rd1, %rd70;
	cvta.to.global.u64 	%rd72, %rd71;
	add.s64 	%rd73, %rd5, %rd60;
	shl.b64 	%rd74, %rd73, 3;
	add.s64 	%rd75, %rd1, %rd74;
	cvta.to.global.u64 	%rd76, %rd75;
	add.s64 	%rd77, %rd6, %rd60;
	shl.b64 	%rd78, %rd77, 3;
	add.s64 	%rd79, %rd1, %rd78;
	cvta.to.global.u64 	%rd80, %rd79;
	add.s64 	%rd81, %rd7, %rd60;
	shl.b64 	%rd82, %rd81, 3;
	add.s64 	%rd83, %rd1, %rd82;
	cvta.to.global.u64 	%rd84, %rd83;
	add.s64 	%rd85, %rd8, %rd60;
	shl.b64 	%rd86, %rd85, 3;
	add.s64 	%rd87, %rd1, %rd86;
	cvta.to.global.u64 	%rd88, %rd87;
	add.s64 	%rd89, %rd9, %rd60;
	shl.b64 	%rd90, %rd89, 3;
	add.s64 	%rd91, %rd1, %rd90;
	cvta.to.global.u64 	%rd92, %rd91;
	add.s64 	%rd93, %rd10, %rd60;
	shl.b64 	%rd94, %rd93, 3;
	add.s64 	%rd95, %rd1, %rd94;
	cvta.to.global.u64 	%rd96, %rd95;
	add.s64 	%rd97, %rd11, %rd60;
	shl.b64 	%rd98, %rd97, 3;
	add.s64 	%rd99, %rd1, %rd98;
	cvta.to.global.u64 	%rd100, %rd99;
	ld.global.f64 	%fd64, [%rd64];
	add.f64 	%fd65, %fd4, %fd64;
	ld.global.f64 	%fd66, [%rd68];
	add.f64 	%fd67, %fd65, %fd66;
	ld.global.f64 	%fd68, [%rd72];
	add.f64 	%fd69, %fd67, %fd68;
	ld.global.f64 	%fd70, [%rd76];
	add.f64 	%fd71, %fd69, %fd70;
	ld.global.f64 	%fd72, [%rd80];
	add.f64 	%fd73, %fd71, %fd72;
	ld.global.f64 	%fd74, [%rd84];
	add.f64 	%fd75, %fd73, %fd74;
	ld.global.f64 	%fd76, [%rd88];
	add.f64 	%fd77, %fd75, %fd76;
	ld.global.f64 	%fd78, [%rd92];
	add.f64 	%fd79, %fd77, %fd78;
	ld.global.f64 	%fd80, [%rd96];
	add.f64 	%fd81, %fd79, %fd80;
	ld.global.f64 	%fd82, [%rd100];
	add.f64 	%fd4, %fd81, %fd82;
	add.s32 	%r261, %r261, %r1;
	add.s32 	%r51, %r261, 2560;
	setp.le.s32	%p3, %r51, %r4;
	@%p3 bra 	BB47_2;

BB47_3:
	setp.le.s32	%p4, %r4, %r261;
	@%p4 bra 	BB47_4;

	sub.s32 	%r11, %r4, %r261;
	setp.ge.s32	%p5, %r271, %r11;
	@%p5 bra 	BB47_6;

	add.s32 	%r52, %r4, -1;
	sub.s32 	%r53, %r52, %r271;
	sub.s32 	%r54, %r53, %r261;
	shr.u32 	%r55, %r54, 8;
	add.s32 	%r12, %r55, 1;
	and.b32  	%r13, %r12, 3;
	setp.eq.s32	%p6, %r13, 0;
	mov.f64 	%fd188, 0d0000000000000000;
	@%p6 bra 	BB47_8;

	setp.eq.s32	%p7, %r13, 1;
	@%p7 bra 	BB47_10;
	bra.uni 	BB47_11;

BB47_10:
	mov.u32 	%r263, %r271;
	bra.uni 	BB47_15;

BB47_26:
	mov.f64 	%fd195, %fd18;

BB47_36:
	// inline asm
	mov.u32 %r133, %laneid;
	// inline asm
	mov.b64 	 %rd148, %fd195;
	mov.b64	{%r35, %r36}, %rd148;
	shr.s32 	%r134, %r271, 31;
	shr.u32 	%r135, %r134, 27;
	add.s32 	%r136, %r271, %r135;
	shr.s32 	%r37, %r136, 5;
	shl.b32 	%r137, %r37, 3;
	mov.u32 	%r138, _ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddiN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage;
	add.s32 	%r139, %r138, %r137;
	setp.gt.s32	%p25, %r21, 255;
	@%p25 bra 	BB47_54;
	bra.uni 	BB47_37;

BB47_54:
	mov.u32 	%r207, 1;
	mov.u32 	%r248, 31;
	mov.u32 	%r249, -1;
	// inline asm
	shfl.sync.down.b32 %r200, %r35, %r207, %r248, %r249;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r205, %r36, %r207, %r248, %r249;
	// inline asm
	mov.b64	%rd158, {%r200, %r205};
	mov.b64 	 %fd154, %rd158;
	add.s32 	%r250, %r133, 1;
	setp.lt.s32	%p41, %r250, 32;
	add.f64 	%fd155, %fd195, %fd154;
	selp.f64	%fd156, %fd155, %fd195, %p41;
	mov.b64 	 %rd159, %fd156;
	mov.u32 	%r217, 2;
	mov.b64	{%r211, %r216}, %rd159;
	// inline asm
	shfl.sync.down.b32 %r210, %r211, %r217, %r248, %r249;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r215, %r216, %r217, %r248, %r249;
	// inline asm
	mov.b64	%rd160, {%r210, %r215};
	mov.b64 	 %fd157, %rd160;
	add.s32 	%r251, %r133, 2;
	setp.lt.s32	%p42, %r251, 32;
	add.f64 	%fd158, %fd156, %fd157;
	selp.f64	%fd159, %fd158, %fd156, %p42;
	mov.b64 	 %rd161, %fd159;
	mov.u32 	%r227, 4;
	mov.b64	{%r221, %r226}, %rd161;
	// inline asm
	shfl.sync.down.b32 %r220, %r221, %r227, %r248, %r249;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r225, %r226, %r227, %r248, %r249;
	// inline asm
	mov.b64	%rd162, {%r220, %r225};
	mov.b64 	 %fd160, %rd162;
	add.s32 	%r252, %r133, 4;
	setp.lt.s32	%p43, %r252, 32;
	add.f64 	%fd161, %fd159, %fd160;
	selp.f64	%fd162, %fd161, %fd159, %p43;
	mov.b64 	 %rd163, %fd162;
	mov.u32 	%r237, 8;
	mov.b64	{%r231, %r236}, %rd163;
	// inline asm
	shfl.sync.down.b32 %r230, %r231, %r237, %r248, %r249;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r235, %r236, %r237, %r248, %r249;
	// inline asm
	mov.b64	%rd164, {%r230, %r235};
	mov.b64 	 %fd163, %rd164;
	add.s32 	%r253, %r133, 8;
	setp.lt.s32	%p44, %r253, 32;
	add.f64 	%fd164, %fd162, %fd163;
	selp.f64	%fd165, %fd164, %fd162, %p44;
	mov.b64 	 %rd165, %fd165;
	mov.u32 	%r247, 16;
	mov.b64	{%r241, %r246}, %rd165;
	// inline asm
	shfl.sync.down.b32 %r240, %r241, %r247, %r248, %r249;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r245, %r246, %r247, %r248, %r249;
	// inline asm
	mov.b64	%rd166, {%r240, %r245};
	mov.b64 	 %fd166, %rd166;
	add.s32 	%r254, %r133, 16;
	setp.lt.s32	%p45, %r254, 32;
	add.f64 	%fd167, %fd165, %fd166;
	selp.f64	%fd196, %fd167, %fd165, %p45;
	setp.ne.s32	%p46, %r133, 0;
	@%p46 bra 	BB47_56;

	add.s32 	%r257, %r139, 8;
	st.shared.f64 	[%r257], %fd196;

BB47_56:
	bar.sync 	0;
	setp.ne.s32	%p47, %r271, 0;
	@%p47 bra 	BB47_59;

	ld.shared.f64 	%fd168, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddiN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+16];
	add.f64 	%fd169, %fd196, %fd168;
	ld.shared.f64 	%fd170, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddiN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+24];
	add.f64 	%fd171, %fd169, %fd170;
	ld.shared.f64 	%fd172, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddiN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+32];
	add.f64 	%fd173, %fd171, %fd172;
	ld.shared.f64 	%fd174, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddiN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+40];
	add.f64 	%fd175, %fd173, %fd174;
	ld.shared.f64 	%fd176, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddiN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+48];
	add.f64 	%fd177, %fd175, %fd176;
	ld.shared.f64 	%fd178, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddiN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+56];
	add.f64 	%fd179, %fd177, %fd178;
	ld.shared.f64 	%fd180, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddiN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+64];
	add.f64 	%fd196, %fd179, %fd180;
	bra.uni 	BB47_58;

BB47_4:
	mov.f64 	%fd188, %fd4;
	bra.uni 	BB47_19;

BB47_37:
	shl.b32 	%r190, %r37, 5;
	add.s32 	%r191, %r190, 32;
	setp.gt.s32	%p26, %r191, %r21;
	add.s32 	%r192, %r21, -1;
	mov.u32 	%r189, -1;
	sub.s32 	%r193, %r192, %r190;
	selp.b32	%r188, %r193, 31, %p26;
	mov.u32 	%r147, 1;
	// inline asm
	shfl.sync.down.b32 %r140, %r35, %r147, %r188, %r189;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r145, %r36, %r147, %r188, %r189;
	// inline asm
	mov.b64	%rd149, {%r140, %r145};
	mov.b64 	 %fd133, %rd149;
	setp.lt.s32	%p27, %r133, %r188;
	add.f64 	%fd134, %fd195, %fd133;
	selp.f64	%fd135, %fd134, %fd195, %p27;
	mov.b64 	 %rd150, %fd135;
	mov.u32 	%r157, 2;
	mov.b64	{%r151, %r156}, %rd150;
	// inline asm
	shfl.sync.down.b32 %r150, %r151, %r157, %r188, %r189;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r155, %r156, %r157, %r188, %r189;
	// inline asm
	mov.b64	%rd151, {%r150, %r155};
	mov.b64 	 %fd136, %rd151;
	add.s32 	%r194, %r133, 2;
	setp.gt.s32	%p28, %r194, %r188;
	add.f64 	%fd137, %fd135, %fd136;
	selp.f64	%fd138, %fd135, %fd137, %p28;
	mov.b64 	 %rd152, %fd138;
	mov.u32 	%r167, 4;
	mov.b64	{%r161, %r166}, %rd152;
	// inline asm
	shfl.sync.down.b32 %r160, %r161, %r167, %r188, %r189;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r165, %r166, %r167, %r188, %r189;
	// inline asm
	mov.b64	%rd153, {%r160, %r165};
	mov.b64 	 %fd139, %rd153;
	add.s32 	%r195, %r133, 4;
	setp.gt.s32	%p29, %r195, %r188;
	add.f64 	%fd140, %fd138, %fd139;
	selp.f64	%fd141, %fd138, %fd140, %p29;
	mov.b64 	 %rd154, %fd141;
	mov.u32 	%r177, 8;
	mov.b64	{%r171, %r176}, %rd154;
	// inline asm
	shfl.sync.down.b32 %r170, %r171, %r177, %r188, %r189;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r175, %r176, %r177, %r188, %r189;
	// inline asm
	mov.b64	%rd155, {%r170, %r175};
	mov.b64 	 %fd142, %rd155;
	add.s32 	%r196, %r133, 8;
	setp.gt.s32	%p30, %r196, %r188;
	add.f64 	%fd143, %fd141, %fd142;
	selp.f64	%fd144, %fd141, %fd143, %p30;
	mov.b64 	 %rd156, %fd144;
	mov.u32 	%r187, 16;
	mov.b64	{%r181, %r186}, %rd156;
	// inline asm
	shfl.sync.down.b32 %r180, %r181, %r187, %r188, %r189;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r185, %r186, %r187, %r188, %r189;
	// inline asm
	mov.b64	%rd157, {%r180, %r185};
	mov.b64 	 %fd145, %rd157;
	add.s32 	%r197, %r133, 16;
	setp.gt.s32	%p31, %r197, %r188;
	add.f64 	%fd146, %fd144, %fd145;
	selp.f64	%fd196, %fd144, %fd146, %p31;
	setp.ne.s32	%p32, %r133, 0;
	@%p32 bra 	BB47_39;

	add.s32 	%r256, %r139, 8;
	st.shared.f64 	[%r256], %fd196;

BB47_39:
	bar.sync 	0;
	mov.u32 	%r271, %tid.x;
	setp.ne.s32	%p33, %r271, 0;
	@%p33 bra 	BB47_59;

	setp.lt.s32	%p34, %r21, 33;
	@%p34 bra 	BB47_42;

	ld.shared.f64 	%fd147, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddiN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+16];
	add.f64 	%fd196, %fd196, %fd147;

BB47_42:
	setp.lt.s32	%p35, %r21, 65;
	@%p35 bra 	BB47_44;

	ld.shared.f64 	%fd148, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddiN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+24];
	add.f64 	%fd196, %fd196, %fd148;

BB47_44:
	setp.lt.s32	%p36, %r21, 97;
	@%p36 bra 	BB47_46;

	ld.shared.f64 	%fd149, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddiN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+32];
	add.f64 	%fd196, %fd196, %fd149;

BB47_46:
	setp.lt.s32	%p37, %r21, 129;
	@%p37 bra 	BB47_48;

	ld.shared.f64 	%fd150, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddiN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+40];
	add.f64 	%fd196, %fd196, %fd150;

BB47_48:
	setp.lt.s32	%p38, %r21, 161;
	@%p38 bra 	BB47_50;

	ld.shared.f64 	%fd151, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddiN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+48];
	add.f64 	%fd196, %fd196, %fd151;

BB47_50:
	setp.lt.s32	%p39, %r21, 193;
	@%p39 bra 	BB47_52;

	ld.shared.f64 	%fd152, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddiN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+56];
	add.f64 	%fd196, %fd196, %fd152;

BB47_52:
	mov.u32 	%r271, 0;
	setp.lt.s32	%p40, %r21, 225;
	@%p40 bra 	BB47_59;

	ld.shared.f64 	%fd153, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddiN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+64];
	add.f64 	%fd196, %fd196, %fd153;
	bra.uni 	BB47_59;

BB47_6:
	mov.f64 	%fd188, %fd4;
	bra.uni 	BB47_19;

BB47_8:
	mov.u32 	%r265, %r271;
	bra.uni 	BB47_16;

BB47_11:
	setp.eq.s32	%p8, %r13, 2;
	@%p8 bra 	BB47_12;
	bra.uni 	BB47_13;

BB47_12:
	mov.u32 	%r6, %r271;
	bra.uni 	BB47_14;

BB47_13:
	add.s32 	%r56, %r271, %r261;
	mul.wide.s32 	%rd101, %r56, 8;
	add.s64 	%rd102, %rd1, %rd101;
	cvta.to.global.u64 	%rd103, %rd102;
	ld.global.f64 	%fd84, [%rd103];
	add.f64 	%fd4, %fd4, %fd84;

BB47_14:
	add.s32 	%r57, %r6, %r261;
	mul.wide.s32 	%rd104, %r57, 8;
	add.s64 	%rd105, %rd1, %rd104;
	cvta.to.global.u64 	%rd106, %rd105;
	ld.global.f64 	%fd85, [%rd106];
	add.f64 	%fd4, %fd4, %fd85;
	add.s32 	%r263, %r6, 256;

BB47_15:
	add.s32 	%r58, %r263, %r261;
	mul.wide.s32 	%rd107, %r58, 8;
	add.s64 	%rd108, %rd1, %rd107;
	cvta.to.global.u64 	%rd109, %rd108;
	ld.global.f64 	%fd86, [%rd109];
	add.f64 	%fd4, %fd4, %fd86;
	add.s32 	%r265, %r263, 256;
	mov.f64 	%fd188, %fd4;

BB47_16:
	setp.lt.u32	%p9, %r12, 4;
	@%p9 bra 	BB47_19;

	add.s32 	%r59, %r265, %r261;
	mul.wide.s32 	%rd110, %r59, 8;
	add.s64 	%rd171, %rd1, %rd110;
	mov.f64 	%fd188, %fd4;

BB47_18:
	cvta.to.global.u64 	%rd111, %rd171;
	ld.global.f64 	%fd87, [%rd111];
	add.f64 	%fd88, %fd188, %fd87;
	add.s64 	%rd112, %rd171, 2048;
	cvta.to.global.u64 	%rd113, %rd112;
	ld.global.f64 	%fd89, [%rd113];
	add.f64 	%fd90, %fd88, %fd89;
	add.s64 	%rd114, %rd171, 4096;
	cvta.to.global.u64 	%rd115, %rd114;
	ld.global.f64 	%fd91, [%rd115];
	add.f64 	%fd92, %fd90, %fd91;
	add.s64 	%rd116, %rd171, 6144;
	cvta.to.global.u64 	%rd117, %rd116;
	ld.global.f64 	%fd93, [%rd117];
	add.f64 	%fd188, %fd92, %fd93;
	add.s64 	%rd171, %rd171, 8192;
	add.s32 	%r265, %r265, 1024;
	setp.lt.s32	%p10, %r265, %r11;
	@%p10 bra 	BB47_18;

BB47_19:
	// inline asm
	mov.u32 %r60, %laneid;
	// inline asm
	mov.b64 	 %rd118, %fd188;
	mov.u32 	%r68, 1;
	mov.u32 	%r109, 31;
	mov.u32 	%r110, -1;
	mov.b64	{%r62, %r67}, %rd118;
	// inline asm
	shfl.sync.down.b32 %r61, %r62, %r68, %r109, %r110;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r66, %r67, %r68, %r109, %r110;
	// inline asm
	mov.b64	%rd119, {%r61, %r66};
	mov.b64 	 %fd94, %rd119;
	add.s32 	%r111, %r60, 1;
	setp.lt.s32	%p11, %r111, 32;
	add.f64 	%fd95, %fd188, %fd94;
	selp.f64	%fd96, %fd95, %fd188, %p11;
	mov.b64 	 %rd120, %fd96;
	mov.u32 	%r78, 2;
	mov.b64	{%r72, %r77}, %rd120;
	// inline asm
	shfl.sync.down.b32 %r71, %r72, %r78, %r109, %r110;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r76, %r77, %r78, %r109, %r110;
	// inline asm
	mov.b64	%rd121, {%r71, %r76};
	mov.b64 	 %fd97, %rd121;
	add.s32 	%r112, %r60, 2;
	setp.lt.s32	%p12, %r112, 32;
	add.f64 	%fd98, %fd96, %fd97;
	selp.f64	%fd99, %fd98, %fd96, %p12;
	mov.b64 	 %rd122, %fd99;
	mov.u32 	%r88, 4;
	mov.b64	{%r82, %r87}, %rd122;
	// inline asm
	shfl.sync.down.b32 %r81, %r82, %r88, %r109, %r110;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r86, %r87, %r88, %r109, %r110;
	// inline asm
	mov.b64	%rd123, {%r81, %r86};
	mov.b64 	 %fd100, %rd123;
	add.s32 	%r113, %r60, 4;
	setp.lt.s32	%p13, %r113, 32;
	add.f64 	%fd101, %fd99, %fd100;
	selp.f64	%fd102, %fd101, %fd99, %p13;
	mov.b64 	 %rd124, %fd102;
	mov.u32 	%r98, 8;
	mov.b64	{%r92, %r97}, %rd124;
	// inline asm
	shfl.sync.down.b32 %r91, %r92, %r98, %r109, %r110;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r96, %r97, %r98, %r109, %r110;
	// inline asm
	mov.b64	%rd125, {%r91, %r96};
	mov.b64 	 %fd103, %rd125;
	add.s32 	%r114, %r60, 8;
	setp.lt.s32	%p14, %r114, 32;
	add.f64 	%fd104, %fd102, %fd103;
	selp.f64	%fd105, %fd104, %fd102, %p14;
	mov.b64 	 %rd126, %fd105;
	mov.u32 	%r108, 16;
	mov.b64	{%r102, %r107}, %rd126;
	// inline asm
	shfl.sync.down.b32 %r101, %r102, %r108, %r109, %r110;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r106, %r107, %r108, %r109, %r110;
	// inline asm
	mov.b64	%rd127, {%r101, %r106};
	mov.b64 	 %fd106, %rd127;
	add.s32 	%r115, %r60, 16;
	setp.lt.s32	%p15, %r115, 32;
	add.f64 	%fd107, %fd105, %fd106;
	selp.f64	%fd196, %fd107, %fd105, %p15;
	setp.ne.s32	%p16, %r60, 0;
	@%p16 bra 	BB47_21;

	shr.s32 	%r116, %r271, 31;
	shr.u32 	%r117, %r116, 27;
	add.s32 	%r118, %r271, %r117;
	shr.s32 	%r119, %r118, 5;
	shl.b32 	%r120, %r119, 3;
	mov.u32 	%r121, _ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddiN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage;
	add.s32 	%r122, %r121, %r120;
	st.shared.f64 	[%r122+8], %fd196;

BB47_21:
	bar.sync 	0;
	setp.ne.s32	%p17, %r271, 0;
	@%p17 bra 	BB47_59;

	ld.shared.f64 	%fd108, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddiN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+16];
	add.f64 	%fd109, %fd196, %fd108;
	ld.shared.f64 	%fd110, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddiN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+24];
	add.f64 	%fd111, %fd109, %fd110;
	ld.shared.f64 	%fd112, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddiN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+32];
	add.f64 	%fd113, %fd111, %fd112;
	ld.shared.f64 	%fd114, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddiN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+40];
	add.f64 	%fd115, %fd113, %fd114;
	ld.shared.f64 	%fd116, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddiN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+48];
	add.f64 	%fd117, %fd115, %fd116;
	ld.shared.f64 	%fd118, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddiN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+56];
	add.f64 	%fd119, %fd117, %fd118;
	ld.shared.f64 	%fd120, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddiN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+64];
	add.f64 	%fd196, %fd119, %fd120;

BB47_58:
	mov.u32 	%r271, 0;

BB47_59:
	setp.ne.s32	%p48, %r271, 0;
	@%p48 bra 	BB47_61;

	ld.param.u64 	%rd170, [_ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddiN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdiS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3__param_1];
	mov.u32 	%r259, %ctaid.x;
	cvta.to.global.u64 	%rd167, %rd170;
	mul.wide.u32 	%rd168, %r259, 8;
	add.s64 	%rd169, %rd167, %rd168;
	st.global.f64 	[%rd169], %fd196;

BB47_61:
	ret;
}

	// .weak	_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust4plusIdEEE9Policy600EPdS7_iS4_dEEvT0_T1_T2_T3_T4_
.weak .entry _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust4plusIdEEE9Policy600EPdS7_iS4_dEEvT0_T1_T2_T3_T4_(
	.param .u64 _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust4plusIdEEE9Policy600EPdS7_iS4_dEEvT0_T1_T2_T3_T4__param_0,
	.param .u64 _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust4plusIdEEE9Policy600EPdS7_iS4_dEEvT0_T1_T2_T3_T4__param_1,
	.param .u32 _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust4plusIdEEE9Policy600EPdS7_iS4_dEEvT0_T1_T2_T3_T4__param_2,
	.param .align 1 .b8 _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust4plusIdEEE9Policy600EPdS7_iS4_dEEvT0_T1_T2_T3_T4__param_3[1],
	.param .f64 _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust4plusIdEEE9Policy600EPdS7_iS4_dEEvT0_T1_T2_T3_T4__param_4
)
.maxntid 256, 1, 1
.minnctapersm 1
{
	.reg .pred 	%p<51>;
	.reg .b32 	%r<251>;
	.reg .f64 	%fd<206>;
	.reg .b64 	%rd<137>;


	ld.param.u64 	%rd11, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust4plusIdEEE9Policy600EPdS7_iS4_dEEvT0_T1_T2_T3_T4__param_0];
	ld.param.u64 	%rd12, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust4plusIdEEE9Policy600EPdS7_iS4_dEEvT0_T1_T2_T3_T4__param_1];
	ld.param.u32 	%r38, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust4plusIdEEE9Policy600EPdS7_iS4_dEEvT0_T1_T2_T3_T4__param_2];
	ld.param.f64 	%fd46, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust4plusIdEEE9Policy600EPdS7_iS4_dEEvT0_T1_T2_T3_T4__param_4];
	cvta.to.global.u64 	%rd1, %rd12;
	mov.u32 	%r1, %tid.x;
	setp.eq.s32	%p1, %r38, 0;
	@%p1 bra 	BB48_63;

	setp.lt.s32	%p2, %r38, 2560;
	@%p2 bra 	BB48_26;
	bra.uni 	BB48_2;

BB48_26:
	setp.ge.s32	%p19, %r1, %r38;
	mov.u32 	%r18, %r1;
	@%p19 bra 	BB48_28;

	mul.wide.s32 	%rd94, %r1, 8;
	add.s64 	%rd93, %rd11, %rd94;
	// inline asm
	ld.global.nc.u64 %rd92, [%rd93];
	// inline asm
	mov.b64 	 %fd18, %rd92;
	add.s32 	%r18, %r1, 256;

BB48_28:
	setp.ge.s32	%p20, %r18, %r38;
	@%p20 bra 	BB48_29;

	add.s32 	%r121, %r38, -1;
	sub.s32 	%r122, %r121, %r18;
	shr.u32 	%r123, %r122, 8;
	add.s32 	%r19, %r123, 1;
	and.b32  	%r20, %r19, 3;
	setp.eq.s32	%p21, %r20, 0;
	mov.f64 	%fd198, 0d0000000000000000;
	@%p21 bra 	BB48_36;

	setp.eq.s32	%p22, %r20, 1;
	@%p22 bra 	BB48_35;

	setp.eq.s32	%p23, %r20, 2;
	@%p23 bra 	BB48_34;

	mul.wide.s32 	%rd97, %r18, 8;
	add.s64 	%rd96, %rd11, %rd97;
	// inline asm
	ld.global.nc.u64 %rd95, [%rd96];
	// inline asm
	mov.b64 	 %fd124, %rd95;
	add.f64 	%fd18, %fd18, %fd124;
	add.s32 	%r18, %r18, 256;

BB48_34:
	mul.wide.s32 	%rd100, %r18, 8;
	add.s64 	%rd99, %rd11, %rd100;
	// inline asm
	ld.global.nc.u64 %rd98, [%rd99];
	// inline asm
	mov.b64 	 %fd125, %rd98;
	add.f64 	%fd18, %fd18, %fd125;
	add.s32 	%r18, %r18, 256;

BB48_35:
	mul.wide.s32 	%rd103, %r18, 8;
	add.s64 	%rd102, %rd11, %rd103;
	// inline asm
	ld.global.nc.u64 %rd101, [%rd102];
	// inline asm
	mov.b64 	 %fd126, %rd101;
	add.f64 	%fd18, %fd18, %fd126;
	add.s32 	%r18, %r18, 256;
	mov.f64 	%fd198, %fd18;

BB48_36:
	setp.lt.u32	%p24, %r19, 4;
	@%p24 bra 	BB48_39;

	mul.wide.s32 	%rd104, %r18, 8;
	add.s64 	%rd136, %rd11, %rd104;
	mov.f64 	%fd198, %fd18;

BB48_38:
	// inline asm
	ld.global.nc.u64 %rd105, [%rd136];
	// inline asm
	mov.b64 	 %fd127, %rd105;
	add.f64 	%fd128, %fd198, %fd127;
	add.s64 	%rd108, %rd136, 2048;
	// inline asm
	ld.global.nc.u64 %rd107, [%rd108];
	// inline asm
	mov.b64 	 %fd129, %rd107;
	add.f64 	%fd130, %fd128, %fd129;
	add.s64 	%rd110, %rd136, 4096;
	// inline asm
	ld.global.nc.u64 %rd109, [%rd110];
	// inline asm
	mov.b64 	 %fd131, %rd109;
	add.f64 	%fd132, %fd130, %fd131;
	add.s64 	%rd112, %rd136, 6144;
	// inline asm
	ld.global.nc.u64 %rd111, [%rd112];
	// inline asm
	mov.b64 	 %fd133, %rd111;
	add.f64 	%fd198, %fd132, %fd133;
	add.s64 	%rd136, %rd136, 8192;
	add.s32 	%r18, %r18, 1024;
	setp.lt.s32	%p25, %r18, %r38;
	@%p25 bra 	BB48_38;
	bra.uni 	BB48_39;

BB48_63:
	setp.ne.s32	%p50, %r1, 0;
	@%p50 bra 	BB48_65;

	st.global.f64 	[%rd1], %fd46;
	bra.uni 	BB48_65;

BB48_2:
	mul.wide.s32 	%rd33, %r1, 8;
	add.s64 	%rd134, %rd11, %rd33;
	// inline asm
	ld.global.nc.u64 %rd13, [%rd134];
	// inline asm
	mov.b64 	 %fd47, %rd13;
	add.s32 	%r2, %r1, 256;
	mul.wide.s32 	%rd34, %r2, 8;
	add.s64 	%rd16, %rd11, %rd34;
	// inline asm
	ld.global.nc.u64 %rd15, [%rd16];
	// inline asm
	mov.b64 	 %fd48, %rd15;
	add.s32 	%r40, %r1, 512;
	mul.wide.s32 	%rd35, %r40, 8;
	add.s64 	%rd18, %rd11, %rd35;
	// inline asm
	ld.global.nc.u64 %rd17, [%rd18];
	// inline asm
	mov.b64 	 %fd49, %rd17;
	add.s32 	%r41, %r1, 768;
	mul.wide.s32 	%rd36, %r41, 8;
	add.s64 	%rd20, %rd11, %rd36;
	// inline asm
	ld.global.nc.u64 %rd19, [%rd20];
	// inline asm
	mov.b64 	 %fd50, %rd19;
	add.s32 	%r42, %r1, 1024;
	mul.wide.s32 	%rd37, %r42, 8;
	add.s64 	%rd22, %rd11, %rd37;
	// inline asm
	ld.global.nc.u64 %rd21, [%rd22];
	// inline asm
	mov.b64 	 %fd51, %rd21;
	add.s32 	%r43, %r1, 1280;
	mul.wide.s32 	%rd38, %r43, 8;
	add.s64 	%rd24, %rd11, %rd38;
	// inline asm
	ld.global.nc.u64 %rd23, [%rd24];
	// inline asm
	mov.b64 	 %fd52, %rd23;
	add.s32 	%r44, %r1, 1536;
	mul.wide.s32 	%rd39, %r44, 8;
	add.s64 	%rd26, %rd11, %rd39;
	// inline asm
	ld.global.nc.u64 %rd25, [%rd26];
	// inline asm
	mov.b64 	 %fd53, %rd25;
	add.s32 	%r45, %r1, 1792;
	mul.wide.s32 	%rd40, %r45, 8;
	add.s64 	%rd28, %rd11, %rd40;
	// inline asm
	ld.global.nc.u64 %rd27, [%rd28];
	// inline asm
	mov.b64 	 %fd54, %rd27;
	add.s32 	%r46, %r1, 2048;
	mul.wide.s32 	%rd41, %r46, 8;
	add.s64 	%rd30, %rd11, %rd41;
	// inline asm
	ld.global.nc.u64 %rd29, [%rd30];
	// inline asm
	mov.b64 	 %fd55, %rd29;
	add.s32 	%r47, %r1, 2304;
	mul.wide.s32 	%rd42, %r47, 8;
	add.s64 	%rd32, %rd11, %rd42;
	// inline asm
	ld.global.nc.u64 %rd31, [%rd32];
	// inline asm
	mov.b64 	 %fd56, %rd31;
	add.f64 	%fd57, %fd47, %fd48;
	add.f64 	%fd58, %fd57, %fd49;
	add.f64 	%fd59, %fd58, %fd50;
	add.f64 	%fd60, %fd59, %fd51;
	add.f64 	%fd61, %fd60, %fd52;
	add.f64 	%fd62, %fd61, %fd53;
	add.f64 	%fd63, %fd62, %fd54;
	add.f64 	%fd64, %fd63, %fd55;
	add.f64 	%fd4, %fd64, %fd56;
	setp.lt.s32	%p3, %r38, 5120;
	mov.u32 	%r6, 2560;
	@%p3 bra 	BB48_6;

	mov.u32 	%r240, 0;

BB48_4:
	add.s64 	%rd4, %rd134, 20480;
	// inline asm
	ld.global.nc.u64 %rd44, [%rd4];
	// inline asm
	mov.b64 	 %fd65, %rd44;
	add.s64 	%rd47, %rd134, 22528;
	// inline asm
	ld.global.nc.u64 %rd46, [%rd47];
	// inline asm
	mov.b64 	 %fd66, %rd46;
	add.s64 	%rd49, %rd134, 24576;
	// inline asm
	ld.global.nc.u64 %rd48, [%rd49];
	// inline asm
	mov.b64 	 %fd67, %rd48;
	add.s64 	%rd51, %rd134, 26624;
	// inline asm
	ld.global.nc.u64 %rd50, [%rd51];
	// inline asm
	mov.b64 	 %fd68, %rd50;
	add.s64 	%rd53, %rd134, 28672;
	// inline asm
	ld.global.nc.u64 %rd52, [%rd53];
	// inline asm
	mov.b64 	 %fd69, %rd52;
	add.s64 	%rd55, %rd134, 30720;
	// inline asm
	ld.global.nc.u64 %rd54, [%rd55];
	// inline asm
	mov.b64 	 %fd70, %rd54;
	add.s64 	%rd57, %rd134, 32768;
	// inline asm
	ld.global.nc.u64 %rd56, [%rd57];
	// inline asm
	mov.b64 	 %fd71, %rd56;
	add.s64 	%rd59, %rd134, 34816;
	// inline asm
	ld.global.nc.u64 %rd58, [%rd59];
	// inline asm
	mov.b64 	 %fd72, %rd58;
	add.s64 	%rd61, %rd134, 36864;
	// inline asm
	ld.global.nc.u64 %rd60, [%rd61];
	// inline asm
	mov.b64 	 %fd73, %rd60;
	add.s64 	%rd63, %rd134, 38912;
	// inline asm
	ld.global.nc.u64 %rd62, [%rd63];
	// inline asm
	mov.b64 	 %fd74, %rd62;
	add.f64 	%fd75, %fd4, %fd65;
	add.f64 	%fd76, %fd75, %fd66;
	add.f64 	%fd77, %fd76, %fd67;
	add.f64 	%fd78, %fd77, %fd68;
	add.f64 	%fd79, %fd78, %fd69;
	add.f64 	%fd80, %fd79, %fd70;
	add.f64 	%fd81, %fd80, %fd71;
	add.f64 	%fd82, %fd81, %fd72;
	add.f64 	%fd83, %fd82, %fd73;
	add.f64 	%fd4, %fd83, %fd74;
	add.s32 	%r4, %r240, 2560;
	add.s32 	%r49, %r240, 7680;
	setp.le.s32	%p4, %r49, %r38;
	mov.u64 	%rd134, %rd4;
	mov.u32 	%r240, %r4;
	@%p4 bra 	BB48_4;

	add.s32 	%r6, %r4, 2560;

BB48_6:
	setp.ge.s32	%p5, %r6, %r38;
	@%p5 bra 	BB48_7;

	sub.s32 	%r7, %r38, %r6;
	setp.ge.s32	%p6, %r1, %r7;
	@%p6 bra 	BB48_9;

	add.s32 	%r50, %r38, -1;
	sub.s32 	%r51, %r50, %r1;
	sub.s32 	%r52, %r51, %r6;
	shr.u32 	%r53, %r52, 8;
	add.s32 	%r8, %r53, 1;
	and.b32  	%r9, %r8, 3;
	setp.eq.s32	%p7, %r9, 0;
	mov.f64 	%fd191, 0d0000000000000000;
	@%p7 bra 	BB48_11;

	setp.eq.s32	%p8, %r9, 1;
	@%p8 bra 	BB48_13;
	bra.uni 	BB48_14;

BB48_13:
	mov.u32 	%r243, %r1;
	bra.uni 	BB48_18;

BB48_29:
	mov.f64 	%fd198, %fd18;

BB48_39:
	// inline asm
	mov.u32 %r124, %laneid;
	// inline asm
	mov.b64 	 %rd113, %fd198;
	mov.b64	{%r30, %r31}, %rd113;
	add.s32 	%r32, %r124, 2;
	add.s32 	%r33, %r124, 4;
	add.s32 	%r34, %r124, 8;
	add.s32 	%r35, %r124, 16;
	shr.s32 	%r125, %r1, 31;
	shr.u32 	%r126, %r125, 27;
	add.s32 	%r127, %r1, %r126;
	shr.s32 	%r36, %r127, 5;
	shl.b32 	%r128, %r36, 3;
	mov.u32 	%r129, _ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust4plusIdEEE9Policy600EPdS7_iS4_dEEvT0_T1_T2_T3_T4_E12temp_storage;
	add.s32 	%r130, %r129, %r128;
	setp.gt.s32	%p26, %r38, 255;
	@%p26 bra 	BB48_57;
	bra.uni 	BB48_40;

BB48_57:
	mov.u32 	%r192, 1;
	mov.u32 	%r233, 31;
	mov.u32 	%r234, -1;
	// inline asm
	shfl.sync.down.b32 %r185, %r30, %r192, %r233, %r234;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r190, %r31, %r192, %r233, %r234;
	// inline asm
	mov.b64	%rd123, {%r185, %r190};
	mov.b64 	 %fd155, %rd123;
	add.s32 	%r235, %r124, 1;
	setp.lt.s32	%p42, %r235, 32;
	add.f64 	%fd156, %fd198, %fd155;
	selp.f64	%fd157, %fd156, %fd198, %p42;
	mov.b64 	 %rd124, %fd157;
	mov.u32 	%r202, 2;
	mov.b64	{%r196, %r201}, %rd124;
	// inline asm
	shfl.sync.down.b32 %r195, %r196, %r202, %r233, %r234;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r200, %r201, %r202, %r233, %r234;
	// inline asm
	mov.b64	%rd125, {%r195, %r200};
	mov.b64 	 %fd158, %rd125;
	add.f64 	%fd159, %fd157, %fd158;
	setp.lt.s32	%p43, %r32, 32;
	selp.f64	%fd160, %fd159, %fd157, %p43;
	mov.b64 	 %rd126, %fd160;
	mov.u32 	%r212, 4;
	mov.b64	{%r206, %r211}, %rd126;
	// inline asm
	shfl.sync.down.b32 %r205, %r206, %r212, %r233, %r234;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r210, %r211, %r212, %r233, %r234;
	// inline asm
	mov.b64	%rd127, {%r205, %r210};
	mov.b64 	 %fd161, %rd127;
	add.f64 	%fd162, %fd160, %fd161;
	setp.lt.s32	%p44, %r33, 32;
	selp.f64	%fd163, %fd162, %fd160, %p44;
	mov.b64 	 %rd128, %fd163;
	mov.u32 	%r222, 8;
	mov.b64	{%r216, %r221}, %rd128;
	// inline asm
	shfl.sync.down.b32 %r215, %r216, %r222, %r233, %r234;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r220, %r221, %r222, %r233, %r234;
	// inline asm
	mov.b64	%rd129, {%r215, %r220};
	mov.b64 	 %fd164, %rd129;
	add.f64 	%fd165, %fd163, %fd164;
	setp.lt.s32	%p45, %r34, 32;
	selp.f64	%fd166, %fd165, %fd163, %p45;
	mov.b64 	 %rd130, %fd166;
	mov.u32 	%r232, 16;
	mov.b64	{%r226, %r231}, %rd130;
	// inline asm
	shfl.sync.down.b32 %r225, %r226, %r232, %r233, %r234;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r230, %r231, %r232, %r233, %r234;
	// inline asm
	mov.b64	%rd131, {%r225, %r230};
	mov.b64 	 %fd167, %rd131;
	add.f64 	%fd168, %fd166, %fd167;
	setp.lt.s32	%p46, %r35, 32;
	selp.f64	%fd199, %fd168, %fd166, %p46;
	setp.ne.s32	%p47, %r124, 0;
	@%p47 bra 	BB48_59;

	add.s32 	%r237, %r130, 8;
	st.shared.f64 	[%r237], %fd199;

BB48_59:
	bar.sync 	0;
	setp.ne.s32	%p48, %r1, 0;
	@%p48 bra 	BB48_61;

	ld.shared.f64 	%fd169, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust4plusIdEEE9Policy600EPdS7_iS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+16];
	add.f64 	%fd170, %fd199, %fd169;
	ld.shared.f64 	%fd171, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust4plusIdEEE9Policy600EPdS7_iS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+24];
	add.f64 	%fd172, %fd170, %fd171;
	ld.shared.f64 	%fd173, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust4plusIdEEE9Policy600EPdS7_iS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+32];
	add.f64 	%fd174, %fd172, %fd173;
	ld.shared.f64 	%fd175, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust4plusIdEEE9Policy600EPdS7_iS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+40];
	add.f64 	%fd176, %fd174, %fd175;
	ld.shared.f64 	%fd177, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust4plusIdEEE9Policy600EPdS7_iS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+48];
	add.f64 	%fd178, %fd176, %fd177;
	ld.shared.f64 	%fd179, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust4plusIdEEE9Policy600EPdS7_iS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+56];
	add.f64 	%fd180, %fd178, %fd179;
	ld.shared.f64 	%fd181, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust4plusIdEEE9Policy600EPdS7_iS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+64];
	add.f64 	%fd199, %fd180, %fd181;
	bra.uni 	BB48_61;

BB48_7:
	mov.f64 	%fd191, %fd4;
	bra.uni 	BB48_22;

BB48_40:
	shl.b32 	%r181, %r36, 5;
	add.s32 	%r182, %r181, 32;
	setp.gt.s32	%p27, %r182, %r38;
	add.s32 	%r183, %r38, -1;
	mov.u32 	%r180, -1;
	sub.s32 	%r184, %r183, %r181;
	selp.b32	%r179, %r184, 31, %p27;
	mov.u32 	%r138, 1;
	// inline asm
	shfl.sync.down.b32 %r131, %r30, %r138, %r179, %r180;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r136, %r31, %r138, %r179, %r180;
	// inline asm
	mov.b64	%rd114, {%r131, %r136};
	mov.b64 	 %fd134, %rd114;
	setp.lt.s32	%p28, %r124, %r179;
	add.f64 	%fd135, %fd198, %fd134;
	selp.f64	%fd136, %fd135, %fd198, %p28;
	mov.b64 	 %rd115, %fd136;
	mov.u32 	%r148, 2;
	mov.b64	{%r142, %r147}, %rd115;
	// inline asm
	shfl.sync.down.b32 %r141, %r142, %r148, %r179, %r180;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r146, %r147, %r148, %r179, %r180;
	// inline asm
	mov.b64	%rd116, {%r141, %r146};
	mov.b64 	 %fd137, %rd116;
	setp.gt.s32	%p29, %r32, %r179;
	add.f64 	%fd138, %fd136, %fd137;
	selp.f64	%fd139, %fd136, %fd138, %p29;
	mov.b64 	 %rd117, %fd139;
	mov.u32 	%r158, 4;
	mov.b64	{%r152, %r157}, %rd117;
	// inline asm
	shfl.sync.down.b32 %r151, %r152, %r158, %r179, %r180;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r156, %r157, %r158, %r179, %r180;
	// inline asm
	mov.b64	%rd118, {%r151, %r156};
	mov.b64 	 %fd140, %rd118;
	setp.gt.s32	%p30, %r33, %r179;
	add.f64 	%fd141, %fd139, %fd140;
	selp.f64	%fd142, %fd139, %fd141, %p30;
	mov.b64 	 %rd119, %fd142;
	mov.u32 	%r168, 8;
	mov.b64	{%r162, %r167}, %rd119;
	// inline asm
	shfl.sync.down.b32 %r161, %r162, %r168, %r179, %r180;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r166, %r167, %r168, %r179, %r180;
	// inline asm
	mov.b64	%rd120, {%r161, %r166};
	mov.b64 	 %fd143, %rd120;
	setp.gt.s32	%p31, %r34, %r179;
	add.f64 	%fd144, %fd142, %fd143;
	selp.f64	%fd145, %fd142, %fd144, %p31;
	mov.b64 	 %rd121, %fd145;
	mov.u32 	%r178, 16;
	mov.b64	{%r172, %r177}, %rd121;
	// inline asm
	shfl.sync.down.b32 %r171, %r172, %r178, %r179, %r180;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r176, %r177, %r178, %r179, %r180;
	// inline asm
	mov.b64	%rd122, {%r171, %r176};
	mov.b64 	 %fd146, %rd122;
	setp.gt.s32	%p32, %r35, %r179;
	add.f64 	%fd147, %fd145, %fd146;
	selp.f64	%fd199, %fd145, %fd147, %p32;
	setp.ne.s32	%p33, %r124, 0;
	@%p33 bra 	BB48_42;

	add.s32 	%r236, %r130, 8;
	st.shared.f64 	[%r236], %fd199;

BB48_42:
	bar.sync 	0;
	mov.u32 	%r238, %tid.x;
	setp.ne.s32	%p34, %r238, 0;
	@%p34 bra 	BB48_61;

	setp.lt.s32	%p35, %r38, 33;
	@%p35 bra 	BB48_45;

	ld.shared.f64 	%fd148, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust4plusIdEEE9Policy600EPdS7_iS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+16];
	add.f64 	%fd199, %fd199, %fd148;

BB48_45:
	setp.lt.s32	%p36, %r38, 65;
	@%p36 bra 	BB48_47;

	ld.shared.f64 	%fd149, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust4plusIdEEE9Policy600EPdS7_iS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+24];
	add.f64 	%fd199, %fd199, %fd149;

BB48_47:
	setp.lt.s32	%p37, %r38, 97;
	@%p37 bra 	BB48_49;

	ld.shared.f64 	%fd150, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust4plusIdEEE9Policy600EPdS7_iS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+32];
	add.f64 	%fd199, %fd199, %fd150;

BB48_49:
	setp.lt.s32	%p38, %r38, 129;
	@%p38 bra 	BB48_51;

	ld.shared.f64 	%fd151, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust4plusIdEEE9Policy600EPdS7_iS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+40];
	add.f64 	%fd199, %fd199, %fd151;

BB48_51:
	setp.lt.s32	%p39, %r38, 161;
	@%p39 bra 	BB48_53;

	ld.shared.f64 	%fd152, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust4plusIdEEE9Policy600EPdS7_iS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+48];
	add.f64 	%fd199, %fd199, %fd152;

BB48_53:
	setp.lt.s32	%p40, %r38, 193;
	@%p40 bra 	BB48_55;

	ld.shared.f64 	%fd153, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust4plusIdEEE9Policy600EPdS7_iS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+56];
	add.f64 	%fd199, %fd199, %fd153;

BB48_55:
	setp.lt.s32	%p41, %r38, 225;
	@%p41 bra 	BB48_61;

	ld.shared.f64 	%fd154, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust4plusIdEEE9Policy600EPdS7_iS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+64];
	add.f64 	%fd199, %fd199, %fd154;
	bra.uni 	BB48_61;

BB48_9:
	mov.f64 	%fd191, %fd4;
	bra.uni 	BB48_22;

BB48_11:
	mov.u32 	%r245, %r1;
	bra.uni 	BB48_19;

BB48_14:
	setp.eq.s32	%p9, %r9, 2;
	@%p9 bra 	BB48_15;
	bra.uni 	BB48_16;

BB48_15:
	mov.u32 	%r2, %r1;
	bra.uni 	BB48_17;

BB48_16:
	add.s32 	%r54, %r1, %r6;
	mul.wide.s32 	%rd66, %r54, 8;
	add.s64 	%rd65, %rd11, %rd66;
	// inline asm
	ld.global.nc.u64 %rd64, [%rd65];
	// inline asm
	mov.b64 	 %fd85, %rd64;
	add.f64 	%fd4, %fd4, %fd85;

BB48_17:
	add.s32 	%r55, %r2, %r6;
	mul.wide.s32 	%rd69, %r55, 8;
	add.s64 	%rd68, %rd11, %rd69;
	// inline asm
	ld.global.nc.u64 %rd67, [%rd68];
	// inline asm
	mov.b64 	 %fd86, %rd67;
	add.f64 	%fd4, %fd4, %fd86;
	add.s32 	%r243, %r2, 256;

BB48_18:
	add.s32 	%r56, %r243, %r6;
	mul.wide.s32 	%rd72, %r56, 8;
	add.s64 	%rd71, %rd11, %rd72;
	// inline asm
	ld.global.nc.u64 %rd70, [%rd71];
	// inline asm
	mov.b64 	 %fd87, %rd70;
	add.f64 	%fd4, %fd4, %fd87;
	add.s32 	%r245, %r243, 256;
	mov.f64 	%fd191, %fd4;

BB48_19:
	setp.lt.u32	%p10, %r8, 4;
	@%p10 bra 	BB48_22;

	add.s32 	%r57, %r245, %r6;
	mul.wide.s32 	%rd73, %r57, 8;
	add.s64 	%rd135, %rd11, %rd73;
	mov.f64 	%fd191, %fd4;

BB48_21:
	// inline asm
	ld.global.nc.u64 %rd74, [%rd135];
	// inline asm
	mov.b64 	 %fd88, %rd74;
	add.f64 	%fd89, %fd191, %fd88;
	add.s64 	%rd77, %rd135, 2048;
	// inline asm
	ld.global.nc.u64 %rd76, [%rd77];
	// inline asm
	mov.b64 	 %fd90, %rd76;
	add.f64 	%fd91, %fd89, %fd90;
	add.s64 	%rd79, %rd135, 4096;
	// inline asm
	ld.global.nc.u64 %rd78, [%rd79];
	// inline asm
	mov.b64 	 %fd92, %rd78;
	add.f64 	%fd93, %fd91, %fd92;
	add.s64 	%rd81, %rd135, 6144;
	// inline asm
	ld.global.nc.u64 %rd80, [%rd81];
	// inline asm
	mov.b64 	 %fd94, %rd80;
	add.f64 	%fd191, %fd93, %fd94;
	add.s64 	%rd135, %rd135, 8192;
	add.s32 	%r245, %r245, 1024;
	setp.lt.s32	%p11, %r245, %r7;
	@%p11 bra 	BB48_21;

BB48_22:
	// inline asm
	mov.u32 %r58, %laneid;
	// inline asm
	mov.b64 	 %rd82, %fd191;
	mov.u32 	%r66, 1;
	mov.u32 	%r107, 31;
	mov.u32 	%r108, -1;
	mov.b64	{%r60, %r65}, %rd82;
	// inline asm
	shfl.sync.down.b32 %r59, %r60, %r66, %r107, %r108;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r64, %r65, %r66, %r107, %r108;
	// inline asm
	mov.b64	%rd83, {%r59, %r64};
	mov.b64 	 %fd95, %rd83;
	add.s32 	%r109, %r58, 1;
	setp.lt.s32	%p12, %r109, 32;
	add.f64 	%fd96, %fd191, %fd95;
	selp.f64	%fd97, %fd96, %fd191, %p12;
	mov.b64 	 %rd84, %fd97;
	mov.u32 	%r76, 2;
	mov.b64	{%r70, %r75}, %rd84;
	// inline asm
	shfl.sync.down.b32 %r69, %r70, %r76, %r107, %r108;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r74, %r75, %r76, %r107, %r108;
	// inline asm
	mov.b64	%rd85, {%r69, %r74};
	mov.b64 	 %fd98, %rd85;
	add.s32 	%r110, %r58, 2;
	setp.lt.s32	%p13, %r110, 32;
	add.f64 	%fd99, %fd97, %fd98;
	selp.f64	%fd100, %fd99, %fd97, %p13;
	mov.b64 	 %rd86, %fd100;
	mov.u32 	%r86, 4;
	mov.b64	{%r80, %r85}, %rd86;
	// inline asm
	shfl.sync.down.b32 %r79, %r80, %r86, %r107, %r108;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r84, %r85, %r86, %r107, %r108;
	// inline asm
	mov.b64	%rd87, {%r79, %r84};
	mov.b64 	 %fd101, %rd87;
	add.s32 	%r111, %r58, 4;
	setp.lt.s32	%p14, %r111, 32;
	add.f64 	%fd102, %fd100, %fd101;
	selp.f64	%fd103, %fd102, %fd100, %p14;
	mov.b64 	 %rd88, %fd103;
	mov.u32 	%r96, 8;
	mov.b64	{%r90, %r95}, %rd88;
	// inline asm
	shfl.sync.down.b32 %r89, %r90, %r96, %r107, %r108;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r94, %r95, %r96, %r107, %r108;
	// inline asm
	mov.b64	%rd89, {%r89, %r94};
	mov.b64 	 %fd104, %rd89;
	add.s32 	%r112, %r58, 8;
	setp.lt.s32	%p15, %r112, 32;
	add.f64 	%fd105, %fd103, %fd104;
	selp.f64	%fd106, %fd105, %fd103, %p15;
	mov.b64 	 %rd90, %fd106;
	mov.u32 	%r106, 16;
	mov.b64	{%r100, %r105}, %rd90;
	// inline asm
	shfl.sync.down.b32 %r99, %r100, %r106, %r107, %r108;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r104, %r105, %r106, %r107, %r108;
	// inline asm
	mov.b64	%rd91, {%r99, %r104};
	mov.b64 	 %fd107, %rd91;
	add.s32 	%r113, %r58, 16;
	setp.lt.s32	%p16, %r113, 32;
	add.f64 	%fd108, %fd106, %fd107;
	selp.f64	%fd199, %fd108, %fd106, %p16;
	setp.ne.s32	%p17, %r58, 0;
	@%p17 bra 	BB48_24;

	shr.s32 	%r114, %r1, 31;
	shr.u32 	%r115, %r114, 27;
	add.s32 	%r116, %r1, %r115;
	shr.s32 	%r117, %r116, 5;
	shl.b32 	%r118, %r117, 3;
	mov.u32 	%r119, _ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust4plusIdEEE9Policy600EPdS7_iS4_dEEvT0_T1_T2_T3_T4_E12temp_storage;
	add.s32 	%r120, %r119, %r118;
	st.shared.f64 	[%r120+8], %fd199;

BB48_24:
	bar.sync 	0;
	setp.ne.s32	%p18, %r1, 0;
	@%p18 bra 	BB48_61;

	ld.shared.f64 	%fd109, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust4plusIdEEE9Policy600EPdS7_iS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+16];
	add.f64 	%fd110, %fd199, %fd109;
	ld.shared.f64 	%fd111, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust4plusIdEEE9Policy600EPdS7_iS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+24];
	add.f64 	%fd112, %fd110, %fd111;
	ld.shared.f64 	%fd113, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust4plusIdEEE9Policy600EPdS7_iS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+32];
	add.f64 	%fd114, %fd112, %fd113;
	ld.shared.f64 	%fd115, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust4plusIdEEE9Policy600EPdS7_iS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+40];
	add.f64 	%fd116, %fd114, %fd115;
	ld.shared.f64 	%fd117, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust4plusIdEEE9Policy600EPdS7_iS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+48];
	add.f64 	%fd118, %fd116, %fd117;
	ld.shared.f64 	%fd119, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust4plusIdEEE9Policy600EPdS7_iS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+56];
	add.f64 	%fd120, %fd118, %fd119;
	ld.shared.f64 	%fd121, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust4plusIdEEE9Policy600EPdS7_iS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+64];
	add.f64 	%fd199, %fd120, %fd121;

BB48_61:
	mov.u32 	%r239, %tid.x;
	setp.ne.s32	%p49, %r239, 0;
	@%p49 bra 	BB48_65;

	ld.param.u64 	%rd133, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust4plusIdEEE9Policy600EPdS7_iS4_dEEvT0_T1_T2_T3_T4__param_1];
	cvta.to.global.u64 	%rd132, %rd133;
	ld.param.f64 	%fd183, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddiN6thrust4plusIdEEE9Policy600EPdS7_iS4_dEEvT0_T1_T2_T3_T4__param_4];
	add.f64 	%fd182, %fd199, %fd183;
	st.global.f64 	[%rd132], %fd182;

BB48_65:
	ret;
}

	// .weak	_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_dEEvT0_T1_T2_T3_T4_
.weak .entry _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_dEEvT0_T1_T2_T3_T4_(
	.param .align 8 .b8 _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_dEEvT0_T1_T2_T3_T4__param_0[8],
	.param .u64 _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_dEEvT0_T1_T2_T3_T4__param_1,
	.param .u64 _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_dEEvT0_T1_T2_T3_T4__param_2,
	.param .align 1 .b8 _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_dEEvT0_T1_T2_T3_T4__param_3[1],
	.param .f64 _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_dEEvT0_T1_T2_T3_T4__param_4
)
.maxntid 256, 1, 1
.minnctapersm 1
{
	.reg .pred 	%p<55>;
	.reg .b32 	%r<234>;
	.reg .f64 	%fd<335>;
	.reg .b64 	%rd<301>;


	ld.param.u64 	%rd25, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_dEEvT0_T1_T2_T3_T4__param_0];
	ld.param.u64 	%rd27, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_dEEvT0_T1_T2_T3_T4__param_1];
	ld.param.u64 	%rd26, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_dEEvT0_T1_T2_T3_T4__param_2];
	ld.param.f64 	%fd53, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_dEEvT0_T1_T2_T3_T4__param_4];
	cvta.to.global.u64 	%rd1, %rd27;
	mov.u32 	%r233, %tid.x;
	setp.eq.s64	%p1, %rd26, 0;
	@%p1 bra 	BB49_72;

	setp.lt.s64	%p2, %rd26, 2560;
	@%p2 bra 	BB49_34;
	bra.uni 	BB49_2;

BB49_34:
	cvt.u32.u64	%r13, %rd26;
	setp.ge.s32	%p23, %r233, %r13;
	mov.u32 	%r15, %r233;
	@%p23 bra 	BB49_36;

	mul.wide.s32 	%rd248, %r233, 8;
	add.s64 	%rd249, %rd25, %rd248;
	cvta.to.global.u64 	%rd250, %rd249;
	ld.global.f64 	%fd25, [%rd250];
	add.s32 	%r15, %r233, 256;

BB49_36:
	setp.ge.s32	%p24, %r15, %r13;
	@%p24 bra 	BB49_37;

	add.s32 	%r103, %r13, -1;
	sub.s32 	%r104, %r103, %r15;
	shr.u32 	%r105, %r104, 8;
	add.s32 	%r16, %r105, 1;
	and.b32  	%r17, %r16, 3;
	setp.eq.s32	%p25, %r17, 0;
	mov.f64 	%fd327, 0d0000000000000000;
	@%p25 bra 	BB49_44;

	setp.eq.s32	%p26, %r17, 1;
	@%p26 bra 	BB49_43;

	setp.eq.s32	%p27, %r17, 2;
	@%p27 bra 	BB49_42;

	mul.wide.s32 	%rd251, %r15, 8;
	add.s64 	%rd252, %rd25, %rd251;
	cvta.to.global.u64 	%rd253, %rd252;
	ld.global.f64 	%fd249, [%rd253];
	add.f64 	%fd25, %fd25, %fd249;
	add.s32 	%r15, %r15, 256;

BB49_42:
	mul.wide.s32 	%rd254, %r15, 8;
	add.s64 	%rd255, %rd25, %rd254;
	cvta.to.global.u64 	%rd256, %rd255;
	ld.global.f64 	%fd250, [%rd256];
	add.f64 	%fd25, %fd25, %fd250;
	add.s32 	%r15, %r15, 256;

BB49_43:
	mul.wide.s32 	%rd257, %r15, 8;
	add.s64 	%rd258, %rd25, %rd257;
	cvta.to.global.u64 	%rd259, %rd258;
	ld.global.f64 	%fd251, [%rd259];
	add.f64 	%fd25, %fd25, %fd251;
	add.s32 	%r15, %r15, 256;
	mov.f64 	%fd327, %fd25;

BB49_44:
	setp.lt.u32	%p28, %r16, 4;
	@%p28 bra 	BB49_47;

	mul.wide.s32 	%rd260, %r15, 8;
	add.s64 	%rd300, %rd25, %rd260;
	mov.f64 	%fd327, %fd25;

BB49_46:
	cvta.to.global.u64 	%rd261, %rd300;
	ld.global.f64 	%fd252, [%rd261];
	add.f64 	%fd253, %fd327, %fd252;
	add.s64 	%rd262, %rd300, 2048;
	cvta.to.global.u64 	%rd263, %rd262;
	ld.global.f64 	%fd254, [%rd263];
	add.f64 	%fd255, %fd253, %fd254;
	add.s64 	%rd264, %rd300, 4096;
	cvta.to.global.u64 	%rd265, %rd264;
	ld.global.f64 	%fd256, [%rd265];
	add.f64 	%fd257, %fd255, %fd256;
	add.s64 	%rd266, %rd300, 6144;
	cvta.to.global.u64 	%rd267, %rd266;
	ld.global.f64 	%fd258, [%rd267];
	add.f64 	%fd327, %fd257, %fd258;
	add.s64 	%rd300, %rd300, 8192;
	add.s32 	%r15, %r15, 1024;
	setp.lt.s32	%p29, %r15, %r13;
	@%p29 bra 	BB49_46;
	bra.uni 	BB49_47;

BB49_72:
	setp.ne.s32	%p54, %r233, 0;
	@%p54 bra 	BB49_74;

	st.global.f64 	[%rd1], %fd53;
	bra.uni 	BB49_74;

BB49_2:
	cvt.s64.s32	%rd3, %r233;
	mul.wide.s32 	%rd29, %r233, 8;
	add.s64 	%rd30, %rd25, %rd29;
	cvta.to.global.u64 	%rd31, %rd30;
	add.s64 	%rd32, %rd30, 2048;
	cvta.to.global.u64 	%rd33, %rd32;
	add.s64 	%rd34, %rd30, 4096;
	cvta.to.global.u64 	%rd35, %rd34;
	add.s64 	%rd36, %rd30, 6144;
	cvta.to.global.u64 	%rd37, %rd36;
	add.s64 	%rd38, %rd30, 8192;
	cvta.to.global.u64 	%rd39, %rd38;
	add.s64 	%rd40, %rd30, 10240;
	cvta.to.global.u64 	%rd41, %rd40;
	add.s64 	%rd42, %rd30, 12288;
	cvta.to.global.u64 	%rd43, %rd42;
	add.s64 	%rd44, %rd30, 14336;
	cvta.to.global.u64 	%rd45, %rd44;
	add.s64 	%rd46, %rd30, 16384;
	cvta.to.global.u64 	%rd47, %rd46;
	add.s64 	%rd48, %rd30, 18432;
	cvta.to.global.u64 	%rd49, %rd48;
	ld.global.f64 	%fd54, [%rd33];
	ld.global.f64 	%fd55, [%rd31];
	add.f64 	%fd56, %fd55, %fd54;
	ld.global.f64 	%fd57, [%rd35];
	add.f64 	%fd58, %fd56, %fd57;
	ld.global.f64 	%fd59, [%rd37];
	add.f64 	%fd60, %fd58, %fd59;
	ld.global.f64 	%fd61, [%rd39];
	add.f64 	%fd62, %fd60, %fd61;
	ld.global.f64 	%fd63, [%rd41];
	add.f64 	%fd64, %fd62, %fd63;
	ld.global.f64 	%fd65, [%rd43];
	add.f64 	%fd66, %fd64, %fd65;
	ld.global.f64 	%fd67, [%rd45];
	add.f64 	%fd68, %fd66, %fd67;
	ld.global.f64 	%fd69, [%rd47];
	add.f64 	%fd70, %fd68, %fd69;
	ld.global.f64 	%fd71, [%rd49];
	add.f64 	%fd1, %fd70, %fd71;
	setp.lt.s64	%p3, %rd26, 5120;
	mov.u64 	%rd298, 2560;
	@%p3 bra 	BB49_3;
	bra.uni 	BB49_4;

BB49_3:
	mov.f64 	%fd11, %fd1;
	bra.uni 	BB49_14;

BB49_37:
	mov.f64 	%fd327, %fd25;

BB49_47:
	// inline asm
	mov.u32 %r106, %laneid;
	// inline asm
	mov.b64 	 %rd268, %fd327;
	mov.b64	{%r27, %r28}, %rd268;
	add.s32 	%r29, %r106, 2;
	add.s32 	%r30, %r106, 4;
	add.s32 	%r31, %r106, 8;
	add.s32 	%r32, %r106, 16;
	shr.s32 	%r107, %r233, 31;
	shr.u32 	%r108, %r107, 27;
	add.s32 	%r109, %r233, %r108;
	shr.s32 	%r33, %r109, 5;
	shl.b32 	%r110, %r33, 3;
	mov.u32 	%r111, _ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_dEEvT0_T1_T2_T3_T4_E12temp_storage;
	add.s32 	%r112, %r111, %r110;
	setp.gt.s32	%p30, %r13, 255;
	@%p30 bra 	BB49_65;
	bra.uni 	BB49_48;

BB49_65:
	mov.u32 	%r176, 1;
	mov.u32 	%r217, 31;
	mov.u32 	%r218, -1;
	// inline asm
	shfl.sync.down.b32 %r169, %r27, %r176, %r217, %r218;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r174, %r28, %r176, %r217, %r218;
	// inline asm
	mov.b64	%rd278, {%r169, %r174};
	mov.b64 	 %fd280, %rd278;
	add.s32 	%r219, %r106, 1;
	setp.lt.s32	%p46, %r219, 32;
	add.f64 	%fd281, %fd327, %fd280;
	selp.f64	%fd282, %fd281, %fd327, %p46;
	mov.b64 	 %rd279, %fd282;
	mov.u32 	%r186, 2;
	mov.b64	{%r180, %r185}, %rd279;
	// inline asm
	shfl.sync.down.b32 %r179, %r180, %r186, %r217, %r218;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r184, %r185, %r186, %r217, %r218;
	// inline asm
	mov.b64	%rd280, {%r179, %r184};
	mov.b64 	 %fd283, %rd280;
	add.f64 	%fd284, %fd282, %fd283;
	setp.lt.s32	%p47, %r29, 32;
	selp.f64	%fd285, %fd284, %fd282, %p47;
	mov.b64 	 %rd281, %fd285;
	mov.u32 	%r196, 4;
	mov.b64	{%r190, %r195}, %rd281;
	// inline asm
	shfl.sync.down.b32 %r189, %r190, %r196, %r217, %r218;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r194, %r195, %r196, %r217, %r218;
	// inline asm
	mov.b64	%rd282, {%r189, %r194};
	mov.b64 	 %fd286, %rd282;
	add.f64 	%fd287, %fd285, %fd286;
	setp.lt.s32	%p48, %r30, 32;
	selp.f64	%fd288, %fd287, %fd285, %p48;
	mov.b64 	 %rd283, %fd288;
	mov.u32 	%r206, 8;
	mov.b64	{%r200, %r205}, %rd283;
	// inline asm
	shfl.sync.down.b32 %r199, %r200, %r206, %r217, %r218;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r204, %r205, %r206, %r217, %r218;
	// inline asm
	mov.b64	%rd284, {%r199, %r204};
	mov.b64 	 %fd289, %rd284;
	add.f64 	%fd290, %fd288, %fd289;
	setp.lt.s32	%p49, %r31, 32;
	selp.f64	%fd291, %fd290, %fd288, %p49;
	mov.b64 	 %rd285, %fd291;
	mov.u32 	%r216, 16;
	mov.b64	{%r210, %r215}, %rd285;
	// inline asm
	shfl.sync.down.b32 %r209, %r210, %r216, %r217, %r218;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r214, %r215, %r216, %r217, %r218;
	// inline asm
	mov.b64	%rd286, {%r209, %r214};
	mov.b64 	 %fd292, %rd286;
	add.f64 	%fd293, %fd291, %fd292;
	setp.lt.s32	%p50, %r32, 32;
	selp.f64	%fd328, %fd293, %fd291, %p50;
	setp.ne.s32	%p51, %r106, 0;
	@%p51 bra 	BB49_67;

	add.s32 	%r222, %r112, 8;
	st.shared.f64 	[%r222], %fd328;

BB49_67:
	bar.sync 	0;
	setp.ne.s32	%p52, %r233, 0;
	@%p52 bra 	BB49_70;

	ld.shared.f64 	%fd294, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+16];
	add.f64 	%fd295, %fd328, %fd294;
	ld.shared.f64 	%fd296, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+24];
	add.f64 	%fd297, %fd295, %fd296;
	ld.shared.f64 	%fd298, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+32];
	add.f64 	%fd299, %fd297, %fd298;
	ld.shared.f64 	%fd300, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+40];
	add.f64 	%fd301, %fd299, %fd300;
	ld.shared.f64 	%fd302, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+48];
	add.f64 	%fd303, %fd301, %fd302;
	ld.shared.f64 	%fd304, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+56];
	add.f64 	%fd305, %fd303, %fd304;
	ld.shared.f64 	%fd306, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+64];
	add.f64 	%fd328, %fd305, %fd306;
	bra.uni 	BB49_69;

BB49_4:
	add.s64 	%rd58, %rd26, -5120;
	mul.hi.u64 	%rd59, %rd58, -3689348814741910323;
	shr.u64 	%rd60, %rd59, 11;
	mov.u64 	%rd290, 2560;
	add.s64 	%rd4, %rd60, 1;
	and.b64  	%rd57, %rd4, 3;
	mov.u64 	%rd292, 5120;
	mov.u64 	%rd298, 0;
	mov.f64 	%fd11, 0d0000000000000000;
	setp.eq.s64	%p4, %rd57, 0;
	@%p4 bra 	BB49_11;

	setp.eq.s64	%p5, %rd57, 1;
	@%p5 bra 	BB49_6;
	bra.uni 	BB49_7;

BB49_6:
	mov.u64 	%rd298, %rd292;
	mov.u64 	%rd292, %rd290;
	bra.uni 	BB49_10;

BB49_48:
	shl.b32 	%r163, %r33, 5;
	add.s32 	%r164, %r163, 32;
	setp.gt.s32	%p31, %r164, %r13;
	add.s32 	%r165, %r13, -1;
	mov.u32 	%r162, -1;
	sub.s32 	%r166, %r165, %r163;
	selp.b32	%r161, %r166, 31, %p31;
	mov.u32 	%r120, 1;
	// inline asm
	shfl.sync.down.b32 %r113, %r27, %r120, %r161, %r162;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r118, %r28, %r120, %r161, %r162;
	// inline asm
	mov.b64	%rd269, {%r113, %r118};
	mov.b64 	 %fd259, %rd269;
	setp.lt.s32	%p32, %r106, %r161;
	add.f64 	%fd260, %fd327, %fd259;
	selp.f64	%fd261, %fd260, %fd327, %p32;
	mov.b64 	 %rd270, %fd261;
	mov.u32 	%r130, 2;
	mov.b64	{%r124, %r129}, %rd270;
	// inline asm
	shfl.sync.down.b32 %r123, %r124, %r130, %r161, %r162;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r128, %r129, %r130, %r161, %r162;
	// inline asm
	mov.b64	%rd271, {%r123, %r128};
	mov.b64 	 %fd262, %rd271;
	setp.gt.s32	%p33, %r29, %r161;
	add.f64 	%fd263, %fd261, %fd262;
	selp.f64	%fd264, %fd261, %fd263, %p33;
	mov.b64 	 %rd272, %fd264;
	mov.u32 	%r140, 4;
	mov.b64	{%r134, %r139}, %rd272;
	// inline asm
	shfl.sync.down.b32 %r133, %r134, %r140, %r161, %r162;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r138, %r139, %r140, %r161, %r162;
	// inline asm
	mov.b64	%rd273, {%r133, %r138};
	mov.b64 	 %fd265, %rd273;
	setp.gt.s32	%p34, %r30, %r161;
	add.f64 	%fd266, %fd264, %fd265;
	selp.f64	%fd267, %fd264, %fd266, %p34;
	mov.b64 	 %rd274, %fd267;
	mov.u32 	%r150, 8;
	mov.b64	{%r144, %r149}, %rd274;
	// inline asm
	shfl.sync.down.b32 %r143, %r144, %r150, %r161, %r162;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r148, %r149, %r150, %r161, %r162;
	// inline asm
	mov.b64	%rd275, {%r143, %r148};
	mov.b64 	 %fd268, %rd275;
	setp.gt.s32	%p35, %r31, %r161;
	add.f64 	%fd269, %fd267, %fd268;
	selp.f64	%fd270, %fd267, %fd269, %p35;
	mov.b64 	 %rd276, %fd270;
	mov.u32 	%r160, 16;
	mov.b64	{%r154, %r159}, %rd276;
	// inline asm
	shfl.sync.down.b32 %r153, %r154, %r160, %r161, %r162;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r158, %r159, %r160, %r161, %r162;
	// inline asm
	mov.b64	%rd277, {%r153, %r158};
	mov.b64 	 %fd271, %rd277;
	setp.gt.s32	%p36, %r32, %r161;
	add.f64 	%fd272, %fd270, %fd271;
	selp.f64	%fd328, %fd270, %fd272, %p36;
	setp.ne.s32	%p37, %r106, 0;
	@%p37 bra 	BB49_50;

	add.s32 	%r221, %r112, 8;
	st.shared.f64 	[%r221], %fd328;

BB49_50:
	bar.sync 	0;
	mov.u32 	%r233, %tid.x;
	setp.ne.s32	%p38, %r233, 0;
	@%p38 bra 	BB49_70;

	setp.lt.s32	%p39, %r13, 33;
	@%p39 bra 	BB49_53;

	ld.shared.f64 	%fd273, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+16];
	add.f64 	%fd328, %fd328, %fd273;

BB49_53:
	setp.lt.s32	%p40, %r13, 65;
	@%p40 bra 	BB49_55;

	ld.shared.f64 	%fd274, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+24];
	add.f64 	%fd328, %fd328, %fd274;

BB49_55:
	setp.lt.s32	%p41, %r13, 97;
	@%p41 bra 	BB49_57;

	ld.shared.f64 	%fd275, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+32];
	add.f64 	%fd328, %fd328, %fd275;

BB49_57:
	setp.lt.s32	%p42, %r13, 129;
	@%p42 bra 	BB49_59;

	ld.shared.f64 	%fd276, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+40];
	add.f64 	%fd328, %fd328, %fd276;

BB49_59:
	setp.lt.s32	%p43, %r13, 161;
	@%p43 bra 	BB49_61;

	ld.shared.f64 	%fd277, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+48];
	add.f64 	%fd328, %fd328, %fd277;

BB49_61:
	setp.lt.s32	%p44, %r13, 193;
	@%p44 bra 	BB49_63;

	ld.shared.f64 	%fd278, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+56];
	add.f64 	%fd328, %fd328, %fd278;

BB49_63:
	mov.u32 	%r233, 0;
	setp.lt.s32	%p45, %r13, 225;
	@%p45 bra 	BB49_70;

	ld.shared.f64 	%fd279, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+64];
	add.f64 	%fd328, %fd328, %fd279;
	bra.uni 	BB49_70;

BB49_7:
	setp.eq.s64	%p6, %rd57, 2;
	@%p6 bra 	BB49_9;

	shl.b64 	%rd63, %rd3, 3;
	add.s64 	%rd64, %rd63, %rd25;
	add.s64 	%rd65, %rd64, 20480;
	cvta.to.global.u64 	%rd66, %rd65;
	add.s64 	%rd67, %rd64, 22528;
	cvta.to.global.u64 	%rd68, %rd67;
	add.s64 	%rd69, %rd64, 24576;
	cvta.to.global.u64 	%rd70, %rd69;
	add.s64 	%rd71, %rd64, 26624;
	cvta.to.global.u64 	%rd72, %rd71;
	add.s64 	%rd73, %rd64, 28672;
	cvta.to.global.u64 	%rd74, %rd73;
	add.s64 	%rd75, %rd64, 30720;
	cvta.to.global.u64 	%rd76, %rd75;
	add.s64 	%rd77, %rd64, 32768;
	cvta.to.global.u64 	%rd78, %rd77;
	add.s64 	%rd79, %rd64, 34816;
	cvta.to.global.u64 	%rd80, %rd79;
	add.s64 	%rd81, %rd64, 36864;
	cvta.to.global.u64 	%rd82, %rd81;
	add.s64 	%rd83, %rd64, 38912;
	cvta.to.global.u64 	%rd84, %rd83;
	ld.global.f64 	%fd73, [%rd66];
	add.f64 	%fd74, %fd1, %fd73;
	ld.global.f64 	%fd75, [%rd68];
	add.f64 	%fd76, %fd74, %fd75;
	ld.global.f64 	%fd77, [%rd70];
	add.f64 	%fd78, %fd76, %fd77;
	ld.global.f64 	%fd79, [%rd72];
	add.f64 	%fd80, %fd78, %fd79;
	ld.global.f64 	%fd81, [%rd74];
	add.f64 	%fd82, %fd80, %fd81;
	ld.global.f64 	%fd83, [%rd76];
	add.f64 	%fd84, %fd82, %fd83;
	ld.global.f64 	%fd85, [%rd78];
	add.f64 	%fd86, %fd84, %fd85;
	ld.global.f64 	%fd87, [%rd80];
	add.f64 	%fd88, %fd86, %fd87;
	ld.global.f64 	%fd89, [%rd82];
	add.f64 	%fd90, %fd88, %fd89;
	ld.global.f64 	%fd91, [%rd84];
	add.f64 	%fd1, %fd90, %fd91;
	mov.u64 	%rd290, 5120;
	mov.u64 	%rd292, 7680;

BB49_9:
	add.s64 	%rd85, %rd3, %rd290;
	shl.b64 	%rd86, %rd85, 3;
	add.s64 	%rd87, %rd86, %rd25;
	cvta.to.global.u64 	%rd88, %rd87;
	add.s64 	%rd89, %rd87, 2048;
	cvta.to.global.u64 	%rd90, %rd89;
	add.s64 	%rd91, %rd87, 4096;
	cvta.to.global.u64 	%rd92, %rd91;
	add.s64 	%rd93, %rd87, 6144;
	cvta.to.global.u64 	%rd94, %rd93;
	add.s64 	%rd95, %rd87, 8192;
	cvta.to.global.u64 	%rd96, %rd95;
	add.s64 	%rd97, %rd87, 10240;
	cvta.to.global.u64 	%rd98, %rd97;
	add.s64 	%rd99, %rd87, 12288;
	cvta.to.global.u64 	%rd100, %rd99;
	add.s64 	%rd101, %rd87, 14336;
	cvta.to.global.u64 	%rd102, %rd101;
	add.s64 	%rd103, %rd87, 16384;
	cvta.to.global.u64 	%rd104, %rd103;
	add.s64 	%rd105, %rd87, 18432;
	cvta.to.global.u64 	%rd106, %rd105;
	ld.global.f64 	%fd92, [%rd88];
	add.f64 	%fd93, %fd1, %fd92;
	ld.global.f64 	%fd94, [%rd90];
	add.f64 	%fd95, %fd93, %fd94;
	ld.global.f64 	%fd96, [%rd92];
	add.f64 	%fd97, %fd95, %fd96;
	ld.global.f64 	%fd98, [%rd94];
	add.f64 	%fd99, %fd97, %fd98;
	ld.global.f64 	%fd100, [%rd96];
	add.f64 	%fd101, %fd99, %fd100;
	ld.global.f64 	%fd102, [%rd98];
	add.f64 	%fd103, %fd101, %fd102;
	ld.global.f64 	%fd104, [%rd100];
	add.f64 	%fd105, %fd103, %fd104;
	ld.global.f64 	%fd106, [%rd102];
	add.f64 	%fd107, %fd105, %fd106;
	ld.global.f64 	%fd108, [%rd104];
	add.f64 	%fd109, %fd107, %fd108;
	ld.global.f64 	%fd110, [%rd106];
	add.f64 	%fd1, %fd109, %fd110;
	add.s64 	%rd298, %rd292, 2560;

BB49_10:
	add.s64 	%rd107, %rd3, %rd292;
	shl.b64 	%rd108, %rd107, 3;
	add.s64 	%rd109, %rd108, %rd25;
	cvta.to.global.u64 	%rd110, %rd109;
	add.s64 	%rd111, %rd109, 2048;
	cvta.to.global.u64 	%rd112, %rd111;
	add.s64 	%rd113, %rd109, 4096;
	cvta.to.global.u64 	%rd114, %rd113;
	add.s64 	%rd115, %rd109, 6144;
	cvta.to.global.u64 	%rd116, %rd115;
	add.s64 	%rd117, %rd109, 8192;
	cvta.to.global.u64 	%rd118, %rd117;
	add.s64 	%rd119, %rd109, 10240;
	cvta.to.global.u64 	%rd120, %rd119;
	add.s64 	%rd121, %rd109, 12288;
	cvta.to.global.u64 	%rd122, %rd121;
	add.s64 	%rd123, %rd109, 14336;
	cvta.to.global.u64 	%rd124, %rd123;
	add.s64 	%rd125, %rd109, 16384;
	cvta.to.global.u64 	%rd126, %rd125;
	add.s64 	%rd127, %rd109, 18432;
	cvta.to.global.u64 	%rd128, %rd127;
	ld.global.f64 	%fd111, [%rd110];
	add.f64 	%fd112, %fd1, %fd111;
	ld.global.f64 	%fd113, [%rd112];
	add.f64 	%fd114, %fd112, %fd113;
	ld.global.f64 	%fd115, [%rd114];
	add.f64 	%fd116, %fd114, %fd115;
	ld.global.f64 	%fd117, [%rd116];
	add.f64 	%fd118, %fd116, %fd117;
	ld.global.f64 	%fd119, [%rd118];
	add.f64 	%fd120, %fd118, %fd119;
	ld.global.f64 	%fd121, [%rd120];
	add.f64 	%fd122, %fd120, %fd121;
	ld.global.f64 	%fd123, [%rd122];
	add.f64 	%fd124, %fd122, %fd123;
	ld.global.f64 	%fd125, [%rd124];
	add.f64 	%fd126, %fd124, %fd125;
	ld.global.f64 	%fd127, [%rd126];
	add.f64 	%fd128, %fd126, %fd127;
	ld.global.f64 	%fd129, [%rd128];
	add.f64 	%fd11, %fd128, %fd129;
	add.s64 	%rd292, %rd298, 2560;
	mov.u64 	%rd290, %rd298;
	mov.f64 	%fd1, %fd11;

BB49_11:
	setp.lt.u64	%p7, %rd4, 4;
	@%p7 bra 	BB49_14;

	mov.u64 	%rd298, %rd290;
	mov.f64 	%fd11, %fd1;

BB49_13:
	add.s64 	%rd129, %rd3, %rd298;
	shl.b64 	%rd130, %rd129, 3;
	add.s64 	%rd131, %rd130, %rd25;
	cvta.to.global.u64 	%rd132, %rd131;
	add.s64 	%rd133, %rd131, 2048;
	cvta.to.global.u64 	%rd134, %rd133;
	add.s64 	%rd135, %rd131, 4096;
	cvta.to.global.u64 	%rd136, %rd135;
	add.s64 	%rd137, %rd131, 6144;
	cvta.to.global.u64 	%rd138, %rd137;
	add.s64 	%rd139, %rd131, 8192;
	cvta.to.global.u64 	%rd140, %rd139;
	add.s64 	%rd141, %rd131, 10240;
	cvta.to.global.u64 	%rd142, %rd141;
	add.s64 	%rd143, %rd131, 12288;
	cvta.to.global.u64 	%rd144, %rd143;
	add.s64 	%rd145, %rd131, 14336;
	cvta.to.global.u64 	%rd146, %rd145;
	add.s64 	%rd147, %rd131, 16384;
	cvta.to.global.u64 	%rd148, %rd147;
	add.s64 	%rd149, %rd131, 18432;
	cvta.to.global.u64 	%rd150, %rd149;
	ld.global.f64 	%fd130, [%rd132];
	add.f64 	%fd131, %fd11, %fd130;
	ld.global.f64 	%fd132, [%rd134];
	add.f64 	%fd133, %fd131, %fd132;
	ld.global.f64 	%fd134, [%rd136];
	add.f64 	%fd135, %fd133, %fd134;
	ld.global.f64 	%fd136, [%rd138];
	add.f64 	%fd137, %fd135, %fd136;
	ld.global.f64 	%fd138, [%rd140];
	add.f64 	%fd139, %fd137, %fd138;
	ld.global.f64 	%fd140, [%rd142];
	add.f64 	%fd141, %fd139, %fd140;
	ld.global.f64 	%fd142, [%rd144];
	add.f64 	%fd143, %fd141, %fd142;
	ld.global.f64 	%fd144, [%rd146];
	add.f64 	%fd145, %fd143, %fd144;
	ld.global.f64 	%fd146, [%rd148];
	add.f64 	%fd147, %fd145, %fd146;
	ld.global.f64 	%fd148, [%rd150];
	add.f64 	%fd149, %fd147, %fd148;
	add.s64 	%rd151, %rd3, %rd292;
	shl.b64 	%rd152, %rd151, 3;
	add.s64 	%rd153, %rd152, %rd25;
	cvta.to.global.u64 	%rd154, %rd153;
	add.s64 	%rd155, %rd153, 2048;
	cvta.to.global.u64 	%rd156, %rd155;
	add.s64 	%rd157, %rd153, 4096;
	cvta.to.global.u64 	%rd158, %rd157;
	add.s64 	%rd159, %rd153, 6144;
	cvta.to.global.u64 	%rd160, %rd159;
	add.s64 	%rd161, %rd153, 8192;
	cvta.to.global.u64 	%rd162, %rd161;
	add.s64 	%rd163, %rd153, 10240;
	cvta.to.global.u64 	%rd164, %rd163;
	add.s64 	%rd165, %rd153, 12288;
	cvta.to.global.u64 	%rd166, %rd165;
	add.s64 	%rd167, %rd153, 14336;
	cvta.to.global.u64 	%rd168, %rd167;
	add.s64 	%rd169, %rd153, 16384;
	cvta.to.global.u64 	%rd170, %rd169;
	add.s64 	%rd171, %rd153, 18432;
	cvta.to.global.u64 	%rd172, %rd171;
	ld.global.f64 	%fd150, [%rd154];
	add.f64 	%fd151, %fd149, %fd150;
	ld.global.f64 	%fd152, [%rd156];
	add.f64 	%fd153, %fd151, %fd152;
	ld.global.f64 	%fd154, [%rd158];
	add.f64 	%fd155, %fd153, %fd154;
	ld.global.f64 	%fd156, [%rd160];
	add.f64 	%fd157, %fd155, %fd156;
	ld.global.f64 	%fd158, [%rd162];
	add.f64 	%fd159, %fd157, %fd158;
	ld.global.f64 	%fd160, [%rd164];
	add.f64 	%fd161, %fd159, %fd160;
	ld.global.f64 	%fd162, [%rd166];
	add.f64 	%fd163, %fd161, %fd162;
	ld.global.f64 	%fd164, [%rd168];
	add.f64 	%fd165, %fd163, %fd164;
	ld.global.f64 	%fd166, [%rd170];
	add.f64 	%fd167, %fd165, %fd166;
	ld.global.f64 	%fd168, [%rd172];
	add.f64 	%fd169, %fd167, %fd168;
	add.s64 	%rd173, %rd153, 20480;
	cvta.to.global.u64 	%rd174, %rd173;
	add.s64 	%rd175, %rd153, 22528;
	cvta.to.global.u64 	%rd176, %rd175;
	add.s64 	%rd177, %rd153, 24576;
	cvta.to.global.u64 	%rd178, %rd177;
	add.s64 	%rd179, %rd153, 26624;
	cvta.to.global.u64 	%rd180, %rd179;
	add.s64 	%rd181, %rd153, 28672;
	cvta.to.global.u64 	%rd182, %rd181;
	add.s64 	%rd183, %rd153, 30720;
	cvta.to.global.u64 	%rd184, %rd183;
	add.s64 	%rd185, %rd153, 32768;
	cvta.to.global.u64 	%rd186, %rd185;
	add.s64 	%rd187, %rd153, 34816;
	cvta.to.global.u64 	%rd188, %rd187;
	add.s64 	%rd189, %rd153, 36864;
	cvta.to.global.u64 	%rd190, %rd189;
	add.s64 	%rd191, %rd153, 38912;
	cvta.to.global.u64 	%rd192, %rd191;
	ld.global.f64 	%fd170, [%rd174];
	add.f64 	%fd171, %fd169, %fd170;
	ld.global.f64 	%fd172, [%rd176];
	add.f64 	%fd173, %fd171, %fd172;
	ld.global.f64 	%fd174, [%rd178];
	add.f64 	%fd175, %fd173, %fd174;
	ld.global.f64 	%fd176, [%rd180];
	add.f64 	%fd177, %fd175, %fd176;
	ld.global.f64 	%fd178, [%rd182];
	add.f64 	%fd179, %fd177, %fd178;
	ld.global.f64 	%fd180, [%rd184];
	add.f64 	%fd181, %fd179, %fd180;
	ld.global.f64 	%fd182, [%rd186];
	add.f64 	%fd183, %fd181, %fd182;
	ld.global.f64 	%fd184, [%rd188];
	add.f64 	%fd185, %fd183, %fd184;
	ld.global.f64 	%fd186, [%rd190];
	add.f64 	%fd187, %fd185, %fd186;
	ld.global.f64 	%fd188, [%rd192];
	add.f64 	%fd189, %fd187, %fd188;
	add.s64 	%rd298, %rd292, 7680;
	add.s64 	%rd193, %rd153, 40960;
	cvta.to.global.u64 	%rd194, %rd193;
	add.s64 	%rd195, %rd153, 43008;
	cvta.to.global.u64 	%rd196, %rd195;
	add.s64 	%rd197, %rd153, 45056;
	cvta.to.global.u64 	%rd198, %rd197;
	add.s64 	%rd199, %rd153, 47104;
	cvta.to.global.u64 	%rd200, %rd199;
	add.s64 	%rd201, %rd153, 49152;
	cvta.to.global.u64 	%rd202, %rd201;
	add.s64 	%rd203, %rd153, 51200;
	cvta.to.global.u64 	%rd204, %rd203;
	add.s64 	%rd205, %rd153, 53248;
	cvta.to.global.u64 	%rd206, %rd205;
	add.s64 	%rd207, %rd153, 55296;
	cvta.to.global.u64 	%rd208, %rd207;
	add.s64 	%rd209, %rd153, 57344;
	cvta.to.global.u64 	%rd210, %rd209;
	add.s64 	%rd211, %rd153, 59392;
	cvta.to.global.u64 	%rd212, %rd211;
	ld.global.f64 	%fd190, [%rd194];
	add.f64 	%fd191, %fd189, %fd190;
	ld.global.f64 	%fd192, [%rd196];
	add.f64 	%fd193, %fd191, %fd192;
	ld.global.f64 	%fd194, [%rd198];
	add.f64 	%fd195, %fd193, %fd194;
	ld.global.f64 	%fd196, [%rd200];
	add.f64 	%fd197, %fd195, %fd196;
	ld.global.f64 	%fd198, [%rd202];
	add.f64 	%fd199, %fd197, %fd198;
	ld.global.f64 	%fd200, [%rd204];
	add.f64 	%fd201, %fd199, %fd200;
	ld.global.f64 	%fd202, [%rd206];
	add.f64 	%fd203, %fd201, %fd202;
	ld.global.f64 	%fd204, [%rd208];
	add.f64 	%fd205, %fd203, %fd204;
	ld.global.f64 	%fd206, [%rd210];
	add.f64 	%fd207, %fd205, %fd206;
	ld.global.f64 	%fd208, [%rd212];
	add.f64 	%fd11, %fd207, %fd208;
	add.s64 	%rd292, %rd292, 10240;
	setp.le.s64	%p8, %rd292, %rd26;
	@%p8 bra 	BB49_13;

BB49_14:
	setp.ge.s64	%p9, %rd298, %rd26;
	@%p9 bra 	BB49_15;

	sub.s64 	%rd213, %rd26, %rd298;
	cvt.u32.u64	%r2, %rd213;
	setp.ge.s32	%p10, %r233, %r2;
	@%p10 bra 	BB49_17;

	add.s32 	%r36, %r2, -1;
	sub.s32 	%r37, %r36, %r233;
	shr.u32 	%r38, %r37, 8;
	add.s32 	%r3, %r38, 1;
	and.b32  	%r4, %r3, 3;
	setp.eq.s32	%p11, %r4, 0;
	mov.f64 	%fd320, 0d0000000000000000;
	@%p11 bra 	BB49_19;

	setp.eq.s32	%p12, %r4, 1;
	@%p12 bra 	BB49_21;
	bra.uni 	BB49_22;

BB49_21:
	mov.u32 	%r225, %r233;
	bra.uni 	BB49_26;

BB49_15:
	mov.f64 	%fd320, %fd11;
	bra.uni 	BB49_30;

BB49_17:
	mov.f64 	%fd320, %fd11;
	bra.uni 	BB49_30;

BB49_19:
	mov.u32 	%r227, %r233;
	bra.uni 	BB49_27;

BB49_22:
	setp.eq.s32	%p13, %r4, 2;
	@%p13 bra 	BB49_23;
	bra.uni 	BB49_24;

BB49_23:
	mov.u32 	%r224, %r233;
	bra.uni 	BB49_25;

BB49_24:
	add.s64 	%rd214, %rd3, %rd298;
	shl.b64 	%rd215, %rd214, 3;
	add.s64 	%rd216, %rd25, %rd215;
	cvta.to.global.u64 	%rd217, %rd216;
	ld.global.f64 	%fd210, [%rd217];
	add.f64 	%fd11, %fd11, %fd210;
	add.s32 	%r224, %r233, 256;

BB49_25:
	cvt.s64.s32	%rd218, %r224;
	add.s64 	%rd219, %rd218, %rd298;
	shl.b64 	%rd220, %rd219, 3;
	add.s64 	%rd221, %rd25, %rd220;
	cvta.to.global.u64 	%rd222, %rd221;
	ld.global.f64 	%fd211, [%rd222];
	add.f64 	%fd11, %fd11, %fd211;
	add.s32 	%r225, %r224, 256;

BB49_26:
	cvt.s64.s32	%rd223, %r225;
	add.s64 	%rd224, %rd223, %rd298;
	shl.b64 	%rd225, %rd224, 3;
	add.s64 	%rd226, %rd25, %rd225;
	cvta.to.global.u64 	%rd227, %rd226;
	ld.global.f64 	%fd212, [%rd227];
	add.f64 	%fd11, %fd11, %fd212;
	add.s32 	%r227, %r225, 256;
	mov.f64 	%fd320, %fd11;

BB49_27:
	setp.lt.u32	%p14, %r3, 4;
	@%p14 bra 	BB49_30;

	cvt.s64.s32	%rd228, %r227;
	add.s64 	%rd229, %rd298, %rd228;
	shl.b64 	%rd230, %rd229, 3;
	add.s64 	%rd299, %rd25, %rd230;
	mov.f64 	%fd320, %fd11;

BB49_29:
	cvta.to.global.u64 	%rd231, %rd299;
	ld.global.f64 	%fd213, [%rd231];
	add.f64 	%fd214, %fd320, %fd213;
	add.s64 	%rd232, %rd299, 2048;
	cvta.to.global.u64 	%rd233, %rd232;
	ld.global.f64 	%fd215, [%rd233];
	add.f64 	%fd216, %fd214, %fd215;
	add.s64 	%rd234, %rd299, 4096;
	cvta.to.global.u64 	%rd235, %rd234;
	ld.global.f64 	%fd217, [%rd235];
	add.f64 	%fd218, %fd216, %fd217;
	add.s64 	%rd236, %rd299, 6144;
	cvta.to.global.u64 	%rd237, %rd236;
	ld.global.f64 	%fd219, [%rd237];
	add.f64 	%fd320, %fd218, %fd219;
	add.s64 	%rd299, %rd299, 8192;
	add.s32 	%r227, %r227, 1024;
	setp.lt.s32	%p15, %r227, %r2;
	@%p15 bra 	BB49_29;

BB49_30:
	// inline asm
	mov.u32 %r39, %laneid;
	// inline asm
	mov.b64 	 %rd238, %fd320;
	mov.u32 	%r47, 1;
	mov.u32 	%r88, 31;
	mov.u32 	%r89, -1;
	mov.b64	{%r41, %r46}, %rd238;
	// inline asm
	shfl.sync.down.b32 %r40, %r41, %r47, %r88, %r89;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r45, %r46, %r47, %r88, %r89;
	// inline asm
	mov.b64	%rd239, {%r40, %r45};
	mov.b64 	 %fd220, %rd239;
	add.s32 	%r90, %r39, 1;
	setp.lt.s32	%p16, %r90, 32;
	add.f64 	%fd221, %fd320, %fd220;
	selp.f64	%fd222, %fd221, %fd320, %p16;
	mov.b64 	 %rd240, %fd222;
	mov.u32 	%r57, 2;
	mov.b64	{%r51, %r56}, %rd240;
	// inline asm
	shfl.sync.down.b32 %r50, %r51, %r57, %r88, %r89;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r55, %r56, %r57, %r88, %r89;
	// inline asm
	mov.b64	%rd241, {%r50, %r55};
	mov.b64 	 %fd223, %rd241;
	add.s32 	%r91, %r39, 2;
	setp.lt.s32	%p17, %r91, 32;
	add.f64 	%fd224, %fd222, %fd223;
	selp.f64	%fd225, %fd224, %fd222, %p17;
	mov.b64 	 %rd242, %fd225;
	mov.u32 	%r67, 4;
	mov.b64	{%r61, %r66}, %rd242;
	// inline asm
	shfl.sync.down.b32 %r60, %r61, %r67, %r88, %r89;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r65, %r66, %r67, %r88, %r89;
	// inline asm
	mov.b64	%rd243, {%r60, %r65};
	mov.b64 	 %fd226, %rd243;
	add.s32 	%r92, %r39, 4;
	setp.lt.s32	%p18, %r92, 32;
	add.f64 	%fd227, %fd225, %fd226;
	selp.f64	%fd228, %fd227, %fd225, %p18;
	mov.b64 	 %rd244, %fd228;
	mov.u32 	%r77, 8;
	mov.b64	{%r71, %r76}, %rd244;
	// inline asm
	shfl.sync.down.b32 %r70, %r71, %r77, %r88, %r89;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r75, %r76, %r77, %r88, %r89;
	// inline asm
	mov.b64	%rd245, {%r70, %r75};
	mov.b64 	 %fd229, %rd245;
	add.s32 	%r93, %r39, 8;
	setp.lt.s32	%p19, %r93, 32;
	add.f64 	%fd230, %fd228, %fd229;
	selp.f64	%fd231, %fd230, %fd228, %p19;
	mov.b64 	 %rd246, %fd231;
	mov.u32 	%r87, 16;
	mov.b64	{%r81, %r86}, %rd246;
	// inline asm
	shfl.sync.down.b32 %r80, %r81, %r87, %r88, %r89;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r85, %r86, %r87, %r88, %r89;
	// inline asm
	mov.b64	%rd247, {%r80, %r85};
	mov.b64 	 %fd232, %rd247;
	add.s32 	%r94, %r39, 16;
	setp.lt.s32	%p20, %r94, 32;
	add.f64 	%fd233, %fd231, %fd232;
	selp.f64	%fd328, %fd233, %fd231, %p20;
	setp.ne.s32	%p21, %r39, 0;
	@%p21 bra 	BB49_32;

	shr.s32 	%r95, %r233, 31;
	shr.u32 	%r96, %r95, 27;
	add.s32 	%r97, %r233, %r96;
	shr.s32 	%r98, %r97, 5;
	shl.b32 	%r99, %r98, 3;
	mov.u32 	%r100, _ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_dEEvT0_T1_T2_T3_T4_E12temp_storage;
	add.s32 	%r101, %r100, %r99;
	st.shared.f64 	[%r101+8], %fd328;

BB49_32:
	bar.sync 	0;
	setp.ne.s32	%p22, %r233, 0;
	@%p22 bra 	BB49_70;

	ld.shared.f64 	%fd234, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+16];
	add.f64 	%fd235, %fd328, %fd234;
	ld.shared.f64 	%fd236, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+24];
	add.f64 	%fd237, %fd235, %fd236;
	ld.shared.f64 	%fd238, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+32];
	add.f64 	%fd239, %fd237, %fd238;
	ld.shared.f64 	%fd240, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+40];
	add.f64 	%fd241, %fd239, %fd240;
	ld.shared.f64 	%fd242, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+48];
	add.f64 	%fd243, %fd241, %fd242;
	ld.shared.f64 	%fd244, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+56];
	add.f64 	%fd245, %fd243, %fd244;
	ld.shared.f64 	%fd246, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+64];
	add.f64 	%fd328, %fd245, %fd246;

BB49_69:
	mov.u32 	%r233, 0;

BB49_70:
	setp.ne.s32	%p53, %r233, 0;
	@%p53 bra 	BB49_74;

	ld.param.u64 	%rd288, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_dEEvT0_T1_T2_T3_T4__param_1];
	cvta.to.global.u64 	%rd287, %rd288;
	ld.param.f64 	%fd308, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_dEEvT0_T1_T2_T3_T4__param_4];
	add.f64 	%fd307, %fd328, %fd308;
	st.global.f64 	[%rd287], %fd307;

BB49_74:
	ret;
}

	// .weak	_ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddlN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_
.weak .entry _ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddlN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_(
	.param .align 8 .b8 _ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddlN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3__param_0[8],
	.param .u64 _ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddlN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3__param_1,
	.param .u64 _ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddlN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3__param_2,
	.param .align 8 .b8 _ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddlN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3__param_3[80],
	.param .align 1 .b8 _ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddlN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3__param_4[1]
)
.maxntid 256, 1, 1
{
	.reg .pred 	%p<49>;
	.reg .b32 	%r<253>;
	.reg .f64 	%fd<203>;
	.reg .b64 	%rd<204>;


	ld.param.u64 	%rd1, [_ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddlN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3__param_0];
	ld.param.u64 	%rd4, [_ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddlN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3__param_3+40];
	ld.param.u32 	%r33, [_ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddlN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3__param_3+48];
	mul.lo.s32 	%r34, %r33, 2560;
	cvt.s64.s32	%rd2, %r34;
	mov.u32 	%r1, %ctaid.x;
	mul.lo.s32 	%r35, %r1, 2560;
	cvt.s64.s32	%rd3, %r35;
	add.s64 	%rd26, %rd3, 2560;
	setp.gt.s64	%p1, %rd26, %rd4;
	mov.u32 	%r252, %tid.x;
	@%p1 bra 	BB50_23;
	bra.uni 	BB50_1;

BB50_23:
	sub.s64 	%rd144, %rd4, %rd3;
	cvt.u32.u64	%r14, %rd144;
	setp.ge.s32	%p18, %r252, %r14;
	mov.u32 	%r16, %r252;
	@%p18 bra 	BB50_25;

	cvt.s64.s32	%rd145, %r252;
	add.s64 	%rd146, %rd145, %rd3;
	shl.b64 	%rd147, %rd146, 3;
	add.s64 	%rd148, %rd1, %rd147;
	cvta.to.global.u64 	%rd149, %rd148;
	ld.global.f64 	%fd18, [%rd149];
	add.s32 	%r16, %r252, 256;

BB50_25:
	setp.ge.s32	%p19, %r16, %r14;
	@%p19 bra 	BB50_26;

	add.s32 	%r112, %r14, -1;
	sub.s32 	%r113, %r112, %r16;
	shr.u32 	%r114, %r113, 8;
	add.s32 	%r17, %r114, 1;
	and.b32  	%r18, %r17, 3;
	setp.eq.s32	%p20, %r18, 0;
	mov.f64 	%fd195, 0d0000000000000000;
	@%p20 bra 	BB50_33;

	setp.eq.s32	%p21, %r18, 1;
	@%p21 bra 	BB50_32;

	setp.eq.s32	%p22, %r18, 2;
	@%p22 bra 	BB50_31;

	cvt.s64.s32	%rd151, %r16;
	add.s64 	%rd152, %rd151, %rd3;
	shl.b64 	%rd153, %rd152, 3;
	add.s64 	%rd154, %rd1, %rd153;
	cvta.to.global.u64 	%rd155, %rd154;
	ld.global.f64 	%fd123, [%rd155];
	add.f64 	%fd18, %fd18, %fd123;
	add.s32 	%r16, %r16, 256;

BB50_31:
	cvt.s64.s32	%rd156, %r16;
	add.s64 	%rd157, %rd156, %rd3;
	shl.b64 	%rd158, %rd157, 3;
	add.s64 	%rd159, %rd1, %rd158;
	cvta.to.global.u64 	%rd160, %rd159;
	ld.global.f64 	%fd124, [%rd160];
	add.f64 	%fd18, %fd18, %fd124;
	add.s32 	%r16, %r16, 256;

BB50_32:
	cvt.s64.s32	%rd161, %r16;
	add.s64 	%rd162, %rd161, %rd3;
	shl.b64 	%rd163, %rd162, 3;
	add.s64 	%rd164, %rd1, %rd163;
	cvta.to.global.u64 	%rd165, %rd164;
	ld.global.f64 	%fd125, [%rd165];
	add.f64 	%fd18, %fd18, %fd125;
	add.s32 	%r16, %r16, 256;
	mov.f64 	%fd195, %fd18;

BB50_33:
	setp.lt.u32	%p23, %r17, 4;
	@%p23 bra 	BB50_36;

	cvt.s64.s32	%rd166, %r16;
	add.s64 	%rd168, %rd166, %rd3;
	shl.b64 	%rd169, %rd168, 3;
	add.s64 	%rd203, %rd1, %rd169;
	mov.f64 	%fd195, %fd18;

BB50_35:
	cvta.to.global.u64 	%rd170, %rd203;
	ld.global.f64 	%fd126, [%rd170];
	add.f64 	%fd127, %fd195, %fd126;
	add.s64 	%rd171, %rd203, 2048;
	cvta.to.global.u64 	%rd172, %rd171;
	ld.global.f64 	%fd128, [%rd172];
	add.f64 	%fd129, %fd127, %fd128;
	add.s64 	%rd173, %rd203, 4096;
	cvta.to.global.u64 	%rd174, %rd173;
	ld.global.f64 	%fd130, [%rd174];
	add.f64 	%fd131, %fd129, %fd130;
	add.s64 	%rd175, %rd203, 6144;
	cvta.to.global.u64 	%rd176, %rd175;
	ld.global.f64 	%fd132, [%rd176];
	add.f64 	%fd195, %fd131, %fd132;
	add.s64 	%rd203, %rd203, 8192;
	add.s32 	%r16, %r16, 1024;
	setp.lt.s32	%p24, %r16, %r14;
	@%p24 bra 	BB50_35;
	bra.uni 	BB50_36;

BB50_1:
	cvt.s64.s32	%rd5, %r252;
	add.s64 	%rd27, %rd5, %rd3;
	shl.b64 	%rd28, %rd27, 3;
	add.s64 	%rd29, %rd1, %rd28;
	cvta.to.global.u64 	%rd30, %rd29;
	add.s32 	%r3, %r252, 256;
	cvt.s64.s32	%rd6, %r3;
	add.s64 	%rd31, %rd6, %rd3;
	shl.b64 	%rd32, %rd31, 3;
	add.s64 	%rd33, %rd1, %rd32;
	cvta.to.global.u64 	%rd34, %rd33;
	add.s32 	%r36, %r252, 512;
	cvt.s64.s32	%rd7, %r36;
	add.s64 	%rd35, %rd7, %rd3;
	shl.b64 	%rd36, %rd35, 3;
	add.s64 	%rd37, %rd1, %rd36;
	cvta.to.global.u64 	%rd38, %rd37;
	add.s32 	%r37, %r252, 768;
	cvt.s64.s32	%rd8, %r37;
	add.s64 	%rd39, %rd8, %rd3;
	shl.b64 	%rd40, %rd39, 3;
	add.s64 	%rd41, %rd1, %rd40;
	cvta.to.global.u64 	%rd42, %rd41;
	add.s32 	%r38, %r252, 1024;
	cvt.s64.s32	%rd9, %r38;
	add.s64 	%rd43, %rd9, %rd3;
	shl.b64 	%rd44, %rd43, 3;
	add.s64 	%rd45, %rd1, %rd44;
	cvta.to.global.u64 	%rd46, %rd45;
	add.s32 	%r39, %r252, 1280;
	cvt.s64.s32	%rd10, %r39;
	add.s64 	%rd47, %rd10, %rd3;
	shl.b64 	%rd48, %rd47, 3;
	add.s64 	%rd49, %rd1, %rd48;
	cvta.to.global.u64 	%rd50, %rd49;
	add.s32 	%r40, %r252, 1536;
	cvt.s64.s32	%rd11, %r40;
	add.s64 	%rd51, %rd11, %rd3;
	shl.b64 	%rd52, %rd51, 3;
	add.s64 	%rd53, %rd1, %rd52;
	cvta.to.global.u64 	%rd54, %rd53;
	add.s32 	%r41, %r252, 1792;
	cvt.s64.s32	%rd12, %r41;
	add.s64 	%rd55, %rd12, %rd3;
	shl.b64 	%rd56, %rd55, 3;
	add.s64 	%rd57, %rd1, %rd56;
	cvta.to.global.u64 	%rd58, %rd57;
	add.s32 	%r42, %r252, 2048;
	cvt.s64.s32	%rd13, %r42;
	add.s64 	%rd59, %rd13, %rd3;
	shl.b64 	%rd60, %rd59, 3;
	add.s64 	%rd61, %rd1, %rd60;
	cvta.to.global.u64 	%rd62, %rd61;
	add.s32 	%r43, %r252, 2304;
	cvt.s64.s32	%rd14, %r43;
	add.s64 	%rd63, %rd14, %rd3;
	shl.b64 	%rd64, %rd63, 3;
	add.s64 	%rd65, %rd1, %rd64;
	cvta.to.global.u64 	%rd66, %rd65;
	ld.global.f64 	%fd46, [%rd34];
	ld.global.f64 	%fd47, [%rd30];
	add.f64 	%fd48, %fd47, %fd46;
	ld.global.f64 	%fd49, [%rd38];
	add.f64 	%fd50, %fd48, %fd49;
	ld.global.f64 	%fd51, [%rd42];
	add.f64 	%fd52, %fd50, %fd51;
	ld.global.f64 	%fd53, [%rd46];
	add.f64 	%fd54, %fd52, %fd53;
	ld.global.f64 	%fd55, [%rd50];
	add.f64 	%fd56, %fd54, %fd55;
	ld.global.f64 	%fd57, [%rd54];
	add.f64 	%fd58, %fd56, %fd57;
	ld.global.f64 	%fd59, [%rd58];
	add.f64 	%fd60, %fd58, %fd59;
	ld.global.f64 	%fd61, [%rd62];
	add.f64 	%fd62, %fd60, %fd61;
	ld.global.f64 	%fd63, [%rd66];
	add.f64 	%fd4, %fd62, %fd63;
	add.s64 	%rd201, %rd3, %rd2;
	add.s64 	%rd67, %rd201, 2560;
	setp.gt.s64	%p2, %rd67, %rd4;
	@%p2 bra 	BB50_3;

BB50_2:
	add.s64 	%rd68, %rd5, %rd201;
	shl.b64 	%rd69, %rd68, 3;
	add.s64 	%rd70, %rd1, %rd69;
	cvta.to.global.u64 	%rd71, %rd70;
	add.s64 	%rd72, %rd6, %rd201;
	shl.b64 	%rd73, %rd72, 3;
	add.s64 	%rd74, %rd1, %rd73;
	cvta.to.global.u64 	%rd75, %rd74;
	add.s64 	%rd76, %rd7, %rd201;
	shl.b64 	%rd77, %rd76, 3;
	add.s64 	%rd78, %rd1, %rd77;
	cvta.to.global.u64 	%rd79, %rd78;
	add.s64 	%rd80, %rd8, %rd201;
	shl.b64 	%rd81, %rd80, 3;
	add.s64 	%rd82, %rd1, %rd81;
	cvta.to.global.u64 	%rd83, %rd82;
	add.s64 	%rd84, %rd9, %rd201;
	shl.b64 	%rd85, %rd84, 3;
	add.s64 	%rd86, %rd1, %rd85;
	cvta.to.global.u64 	%rd87, %rd86;
	add.s64 	%rd88, %rd10, %rd201;
	shl.b64 	%rd89, %rd88, 3;
	add.s64 	%rd90, %rd1, %rd89;
	cvta.to.global.u64 	%rd91, %rd90;
	add.s64 	%rd92, %rd11, %rd201;
	shl.b64 	%rd93, %rd92, 3;
	add.s64 	%rd94, %rd1, %rd93;
	cvta.to.global.u64 	%rd95, %rd94;
	add.s64 	%rd96, %rd12, %rd201;
	shl.b64 	%rd97, %rd96, 3;
	add.s64 	%rd98, %rd1, %rd97;
	cvta.to.global.u64 	%rd99, %rd98;
	add.s64 	%rd100, %rd13, %rd201;
	shl.b64 	%rd101, %rd100, 3;
	add.s64 	%rd102, %rd1, %rd101;
	cvta.to.global.u64 	%rd103, %rd102;
	add.s64 	%rd104, %rd14, %rd201;
	shl.b64 	%rd105, %rd104, 3;
	add.s64 	%rd106, %rd1, %rd105;
	cvta.to.global.u64 	%rd107, %rd106;
	ld.global.f64 	%fd64, [%rd71];
	add.f64 	%fd65, %fd4, %fd64;
	ld.global.f64 	%fd66, [%rd75];
	add.f64 	%fd67, %fd65, %fd66;
	ld.global.f64 	%fd68, [%rd79];
	add.f64 	%fd69, %fd67, %fd68;
	ld.global.f64 	%fd70, [%rd83];
	add.f64 	%fd71, %fd69, %fd70;
	ld.global.f64 	%fd72, [%rd87];
	add.f64 	%fd73, %fd71, %fd72;
	ld.global.f64 	%fd74, [%rd91];
	add.f64 	%fd75, %fd73, %fd74;
	ld.global.f64 	%fd76, [%rd95];
	add.f64 	%fd77, %fd75, %fd76;
	ld.global.f64 	%fd78, [%rd99];
	add.f64 	%fd79, %fd77, %fd78;
	ld.global.f64 	%fd80, [%rd103];
	add.f64 	%fd81, %fd79, %fd80;
	ld.global.f64 	%fd82, [%rd107];
	add.f64 	%fd4, %fd81, %fd82;
	add.s64 	%rd201, %rd201, %rd2;
	add.s64 	%rd108, %rd201, 2560;
	setp.le.s64	%p3, %rd108, %rd4;
	@%p3 bra 	BB50_2;

BB50_3:
	setp.le.s64	%p4, %rd4, %rd201;
	@%p4 bra 	BB50_4;

	sub.s64 	%rd109, %rd4, %rd201;
	cvt.u32.u64	%r4, %rd109;
	setp.ge.s32	%p5, %r252, %r4;
	@%p5 bra 	BB50_6;

	add.s32 	%r44, %r4, -1;
	sub.s32 	%r45, %r44, %r252;
	shr.u32 	%r46, %r45, 8;
	add.s32 	%r5, %r46, 1;
	and.b32  	%r6, %r5, 3;
	setp.eq.s32	%p6, %r6, 0;
	mov.f64 	%fd188, 0d0000000000000000;
	@%p6 bra 	BB50_8;

	setp.eq.s32	%p7, %r6, 1;
	@%p7 bra 	BB50_10;
	bra.uni 	BB50_11;

BB50_10:
	mov.u32 	%r244, %r252;
	bra.uni 	BB50_15;

BB50_26:
	mov.f64 	%fd195, %fd18;

BB50_36:
	// inline asm
	mov.u32 %r116, %laneid;
	// inline asm
	mov.b64 	 %rd177, %fd195;
	mov.b64	{%r28, %r29}, %rd177;
	shr.s32 	%r117, %r252, 31;
	shr.u32 	%r118, %r117, 27;
	add.s32 	%r119, %r252, %r118;
	shr.s32 	%r30, %r119, 5;
	shl.b32 	%r120, %r30, 3;
	mov.u32 	%r121, _ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddlN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage;
	add.s32 	%r122, %r121, %r120;
	setp.gt.s32	%p25, %r14, 255;
	@%p25 bra 	BB50_54;
	bra.uni 	BB50_37;

BB50_54:
	mov.u32 	%r190, 1;
	mov.u32 	%r231, 31;
	mov.u32 	%r232, -1;
	// inline asm
	shfl.sync.down.b32 %r183, %r28, %r190, %r231, %r232;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r188, %r29, %r190, %r231, %r232;
	// inline asm
	mov.b64	%rd187, {%r183, %r188};
	mov.b64 	 %fd154, %rd187;
	add.s32 	%r233, %r116, 1;
	setp.lt.s32	%p41, %r233, 32;
	add.f64 	%fd155, %fd195, %fd154;
	selp.f64	%fd156, %fd155, %fd195, %p41;
	mov.b64 	 %rd188, %fd156;
	mov.u32 	%r200, 2;
	mov.b64	{%r194, %r199}, %rd188;
	// inline asm
	shfl.sync.down.b32 %r193, %r194, %r200, %r231, %r232;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r198, %r199, %r200, %r231, %r232;
	// inline asm
	mov.b64	%rd189, {%r193, %r198};
	mov.b64 	 %fd157, %rd189;
	add.s32 	%r234, %r116, 2;
	setp.lt.s32	%p42, %r234, 32;
	add.f64 	%fd158, %fd156, %fd157;
	selp.f64	%fd159, %fd158, %fd156, %p42;
	mov.b64 	 %rd190, %fd159;
	mov.u32 	%r210, 4;
	mov.b64	{%r204, %r209}, %rd190;
	// inline asm
	shfl.sync.down.b32 %r203, %r204, %r210, %r231, %r232;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r208, %r209, %r210, %r231, %r232;
	// inline asm
	mov.b64	%rd191, {%r203, %r208};
	mov.b64 	 %fd160, %rd191;
	add.s32 	%r235, %r116, 4;
	setp.lt.s32	%p43, %r235, 32;
	add.f64 	%fd161, %fd159, %fd160;
	selp.f64	%fd162, %fd161, %fd159, %p43;
	mov.b64 	 %rd192, %fd162;
	mov.u32 	%r220, 8;
	mov.b64	{%r214, %r219}, %rd192;
	// inline asm
	shfl.sync.down.b32 %r213, %r214, %r220, %r231, %r232;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r218, %r219, %r220, %r231, %r232;
	// inline asm
	mov.b64	%rd193, {%r213, %r218};
	mov.b64 	 %fd163, %rd193;
	add.s32 	%r236, %r116, 8;
	setp.lt.s32	%p44, %r236, 32;
	add.f64 	%fd164, %fd162, %fd163;
	selp.f64	%fd165, %fd164, %fd162, %p44;
	mov.b64 	 %rd194, %fd165;
	mov.u32 	%r230, 16;
	mov.b64	{%r224, %r229}, %rd194;
	// inline asm
	shfl.sync.down.b32 %r223, %r224, %r230, %r231, %r232;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r228, %r229, %r230, %r231, %r232;
	// inline asm
	mov.b64	%rd195, {%r223, %r228};
	mov.b64 	 %fd166, %rd195;
	add.s32 	%r237, %r116, 16;
	setp.lt.s32	%p45, %r237, 32;
	add.f64 	%fd167, %fd165, %fd166;
	selp.f64	%fd196, %fd167, %fd165, %p45;
	setp.ne.s32	%p46, %r116, 0;
	@%p46 bra 	BB50_56;

	add.s32 	%r240, %r122, 8;
	st.shared.f64 	[%r240], %fd196;

BB50_56:
	bar.sync 	0;
	setp.ne.s32	%p47, %r252, 0;
	@%p47 bra 	BB50_59;

	ld.shared.f64 	%fd168, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddlN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+16];
	add.f64 	%fd169, %fd196, %fd168;
	ld.shared.f64 	%fd170, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddlN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+24];
	add.f64 	%fd171, %fd169, %fd170;
	ld.shared.f64 	%fd172, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddlN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+32];
	add.f64 	%fd173, %fd171, %fd172;
	ld.shared.f64 	%fd174, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddlN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+40];
	add.f64 	%fd175, %fd173, %fd174;
	ld.shared.f64 	%fd176, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddlN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+48];
	add.f64 	%fd177, %fd175, %fd176;
	ld.shared.f64 	%fd178, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddlN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+56];
	add.f64 	%fd179, %fd177, %fd178;
	ld.shared.f64 	%fd180, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddlN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+64];
	add.f64 	%fd196, %fd179, %fd180;
	bra.uni 	BB50_58;

BB50_4:
	mov.f64 	%fd188, %fd4;
	bra.uni 	BB50_19;

BB50_37:
	shl.b32 	%r173, %r30, 5;
	add.s32 	%r174, %r173, 32;
	setp.gt.s32	%p26, %r174, %r14;
	add.s32 	%r175, %r14, -1;
	mov.u32 	%r172, -1;
	sub.s32 	%r176, %r175, %r173;
	selp.b32	%r171, %r176, 31, %p26;
	mov.u32 	%r130, 1;
	// inline asm
	shfl.sync.down.b32 %r123, %r28, %r130, %r171, %r172;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r128, %r29, %r130, %r171, %r172;
	// inline asm
	mov.b64	%rd178, {%r123, %r128};
	mov.b64 	 %fd133, %rd178;
	setp.lt.s32	%p27, %r116, %r171;
	add.f64 	%fd134, %fd195, %fd133;
	selp.f64	%fd135, %fd134, %fd195, %p27;
	mov.b64 	 %rd179, %fd135;
	mov.u32 	%r140, 2;
	mov.b64	{%r134, %r139}, %rd179;
	// inline asm
	shfl.sync.down.b32 %r133, %r134, %r140, %r171, %r172;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r138, %r139, %r140, %r171, %r172;
	// inline asm
	mov.b64	%rd180, {%r133, %r138};
	mov.b64 	 %fd136, %rd180;
	add.s32 	%r177, %r116, 2;
	setp.gt.s32	%p28, %r177, %r171;
	add.f64 	%fd137, %fd135, %fd136;
	selp.f64	%fd138, %fd135, %fd137, %p28;
	mov.b64 	 %rd181, %fd138;
	mov.u32 	%r150, 4;
	mov.b64	{%r144, %r149}, %rd181;
	// inline asm
	shfl.sync.down.b32 %r143, %r144, %r150, %r171, %r172;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r148, %r149, %r150, %r171, %r172;
	// inline asm
	mov.b64	%rd182, {%r143, %r148};
	mov.b64 	 %fd139, %rd182;
	add.s32 	%r178, %r116, 4;
	setp.gt.s32	%p29, %r178, %r171;
	add.f64 	%fd140, %fd138, %fd139;
	selp.f64	%fd141, %fd138, %fd140, %p29;
	mov.b64 	 %rd183, %fd141;
	mov.u32 	%r160, 8;
	mov.b64	{%r154, %r159}, %rd183;
	// inline asm
	shfl.sync.down.b32 %r153, %r154, %r160, %r171, %r172;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r158, %r159, %r160, %r171, %r172;
	// inline asm
	mov.b64	%rd184, {%r153, %r158};
	mov.b64 	 %fd142, %rd184;
	add.s32 	%r179, %r116, 8;
	setp.gt.s32	%p30, %r179, %r171;
	add.f64 	%fd143, %fd141, %fd142;
	selp.f64	%fd144, %fd141, %fd143, %p30;
	mov.b64 	 %rd185, %fd144;
	mov.u32 	%r170, 16;
	mov.b64	{%r164, %r169}, %rd185;
	// inline asm
	shfl.sync.down.b32 %r163, %r164, %r170, %r171, %r172;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r168, %r169, %r170, %r171, %r172;
	// inline asm
	mov.b64	%rd186, {%r163, %r168};
	mov.b64 	 %fd145, %rd186;
	add.s32 	%r180, %r116, 16;
	setp.gt.s32	%p31, %r180, %r171;
	add.f64 	%fd146, %fd144, %fd145;
	selp.f64	%fd196, %fd144, %fd146, %p31;
	setp.ne.s32	%p32, %r116, 0;
	@%p32 bra 	BB50_39;

	add.s32 	%r239, %r122, 8;
	st.shared.f64 	[%r239], %fd196;

BB50_39:
	bar.sync 	0;
	mov.u32 	%r252, %tid.x;
	setp.ne.s32	%p33, %r252, 0;
	@%p33 bra 	BB50_59;

	setp.lt.s32	%p34, %r14, 33;
	@%p34 bra 	BB50_42;

	ld.shared.f64 	%fd147, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddlN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+16];
	add.f64 	%fd196, %fd196, %fd147;

BB50_42:
	setp.lt.s32	%p35, %r14, 65;
	@%p35 bra 	BB50_44;

	ld.shared.f64 	%fd148, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddlN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+24];
	add.f64 	%fd196, %fd196, %fd148;

BB50_44:
	setp.lt.s32	%p36, %r14, 97;
	@%p36 bra 	BB50_46;

	ld.shared.f64 	%fd149, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddlN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+32];
	add.f64 	%fd196, %fd196, %fd149;

BB50_46:
	setp.lt.s32	%p37, %r14, 129;
	@%p37 bra 	BB50_48;

	ld.shared.f64 	%fd150, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddlN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+40];
	add.f64 	%fd196, %fd196, %fd150;

BB50_48:
	setp.lt.s32	%p38, %r14, 161;
	@%p38 bra 	BB50_50;

	ld.shared.f64 	%fd151, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddlN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+48];
	add.f64 	%fd196, %fd196, %fd151;

BB50_50:
	setp.lt.s32	%p39, %r14, 193;
	@%p39 bra 	BB50_52;

	ld.shared.f64 	%fd152, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddlN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+56];
	add.f64 	%fd196, %fd196, %fd152;

BB50_52:
	mov.u32 	%r252, 0;
	setp.lt.s32	%p40, %r14, 225;
	@%p40 bra 	BB50_59;

	ld.shared.f64 	%fd153, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddlN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+64];
	add.f64 	%fd196, %fd196, %fd153;
	bra.uni 	BB50_59;

BB50_6:
	mov.f64 	%fd188, %fd4;
	bra.uni 	BB50_19;

BB50_8:
	mov.u32 	%r246, %r252;
	bra.uni 	BB50_16;

BB50_11:
	setp.eq.s32	%p8, %r6, 2;
	@%p8 bra 	BB50_12;
	bra.uni 	BB50_13;

BB50_12:
	mov.u32 	%r3, %r252;
	bra.uni 	BB50_14;

BB50_13:
	add.s64 	%rd110, %rd5, %rd201;
	shl.b64 	%rd111, %rd110, 3;
	add.s64 	%rd112, %rd1, %rd111;
	cvta.to.global.u64 	%rd113, %rd112;
	ld.global.f64 	%fd84, [%rd113];
	add.f64 	%fd4, %fd4, %fd84;

BB50_14:
	cvt.s64.s32	%rd114, %r3;
	add.s64 	%rd115, %rd114, %rd201;
	shl.b64 	%rd116, %rd115, 3;
	add.s64 	%rd117, %rd1, %rd116;
	cvta.to.global.u64 	%rd118, %rd117;
	ld.global.f64 	%fd85, [%rd118];
	add.f64 	%fd4, %fd4, %fd85;
	add.s32 	%r244, %r3, 256;

BB50_15:
	cvt.s64.s32	%rd119, %r244;
	add.s64 	%rd120, %rd119, %rd201;
	shl.b64 	%rd121, %rd120, 3;
	add.s64 	%rd122, %rd1, %rd121;
	cvta.to.global.u64 	%rd123, %rd122;
	ld.global.f64 	%fd86, [%rd123];
	add.f64 	%fd4, %fd4, %fd86;
	add.s32 	%r246, %r244, 256;
	mov.f64 	%fd188, %fd4;

BB50_16:
	setp.lt.u32	%p9, %r5, 4;
	@%p9 bra 	BB50_19;

	cvt.s64.s32	%rd124, %r246;
	add.s64 	%rd125, %rd201, %rd124;
	shl.b64 	%rd126, %rd125, 3;
	add.s64 	%rd202, %rd1, %rd126;
	mov.f64 	%fd188, %fd4;

BB50_18:
	cvta.to.global.u64 	%rd127, %rd202;
	ld.global.f64 	%fd87, [%rd127];
	add.f64 	%fd88, %fd188, %fd87;
	add.s64 	%rd128, %rd202, 2048;
	cvta.to.global.u64 	%rd129, %rd128;
	ld.global.f64 	%fd89, [%rd129];
	add.f64 	%fd90, %fd88, %fd89;
	add.s64 	%rd130, %rd202, 4096;
	cvta.to.global.u64 	%rd131, %rd130;
	ld.global.f64 	%fd91, [%rd131];
	add.f64 	%fd92, %fd90, %fd91;
	add.s64 	%rd132, %rd202, 6144;
	cvta.to.global.u64 	%rd133, %rd132;
	ld.global.f64 	%fd93, [%rd133];
	add.f64 	%fd188, %fd92, %fd93;
	add.s64 	%rd202, %rd202, 8192;
	add.s32 	%r246, %r246, 1024;
	setp.lt.s32	%p10, %r246, %r4;
	@%p10 bra 	BB50_18;

BB50_19:
	// inline asm
	mov.u32 %r47, %laneid;
	// inline asm
	mov.b64 	 %rd134, %fd188;
	mov.u32 	%r55, 1;
	mov.u32 	%r96, 31;
	mov.u32 	%r97, -1;
	mov.b64	{%r49, %r54}, %rd134;
	// inline asm
	shfl.sync.down.b32 %r48, %r49, %r55, %r96, %r97;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r53, %r54, %r55, %r96, %r97;
	// inline asm
	mov.b64	%rd135, {%r48, %r53};
	mov.b64 	 %fd94, %rd135;
	add.s32 	%r98, %r47, 1;
	setp.lt.s32	%p11, %r98, 32;
	add.f64 	%fd95, %fd188, %fd94;
	selp.f64	%fd96, %fd95, %fd188, %p11;
	mov.b64 	 %rd136, %fd96;
	mov.u32 	%r65, 2;
	mov.b64	{%r59, %r64}, %rd136;
	// inline asm
	shfl.sync.down.b32 %r58, %r59, %r65, %r96, %r97;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r63, %r64, %r65, %r96, %r97;
	// inline asm
	mov.b64	%rd137, {%r58, %r63};
	mov.b64 	 %fd97, %rd137;
	add.s32 	%r99, %r47, 2;
	setp.lt.s32	%p12, %r99, 32;
	add.f64 	%fd98, %fd96, %fd97;
	selp.f64	%fd99, %fd98, %fd96, %p12;
	mov.b64 	 %rd138, %fd99;
	mov.u32 	%r75, 4;
	mov.b64	{%r69, %r74}, %rd138;
	// inline asm
	shfl.sync.down.b32 %r68, %r69, %r75, %r96, %r97;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r73, %r74, %r75, %r96, %r97;
	// inline asm
	mov.b64	%rd139, {%r68, %r73};
	mov.b64 	 %fd100, %rd139;
	add.s32 	%r100, %r47, 4;
	setp.lt.s32	%p13, %r100, 32;
	add.f64 	%fd101, %fd99, %fd100;
	selp.f64	%fd102, %fd101, %fd99, %p13;
	mov.b64 	 %rd140, %fd102;
	mov.u32 	%r85, 8;
	mov.b64	{%r79, %r84}, %rd140;
	// inline asm
	shfl.sync.down.b32 %r78, %r79, %r85, %r96, %r97;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r83, %r84, %r85, %r96, %r97;
	// inline asm
	mov.b64	%rd141, {%r78, %r83};
	mov.b64 	 %fd103, %rd141;
	add.s32 	%r101, %r47, 8;
	setp.lt.s32	%p14, %r101, 32;
	add.f64 	%fd104, %fd102, %fd103;
	selp.f64	%fd105, %fd104, %fd102, %p14;
	mov.b64 	 %rd142, %fd105;
	mov.u32 	%r95, 16;
	mov.b64	{%r89, %r94}, %rd142;
	// inline asm
	shfl.sync.down.b32 %r88, %r89, %r95, %r96, %r97;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r93, %r94, %r95, %r96, %r97;
	// inline asm
	mov.b64	%rd143, {%r88, %r93};
	mov.b64 	 %fd106, %rd143;
	add.s32 	%r102, %r47, 16;
	setp.lt.s32	%p15, %r102, 32;
	add.f64 	%fd107, %fd105, %fd106;
	selp.f64	%fd196, %fd107, %fd105, %p15;
	setp.ne.s32	%p16, %r47, 0;
	@%p16 bra 	BB50_21;

	shr.s32 	%r103, %r252, 31;
	shr.u32 	%r104, %r103, 27;
	add.s32 	%r105, %r252, %r104;
	shr.s32 	%r106, %r105, 5;
	shl.b32 	%r107, %r106, 3;
	mov.u32 	%r108, _ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddlN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage;
	add.s32 	%r109, %r108, %r107;
	st.shared.f64 	[%r109+8], %fd196;

BB50_21:
	bar.sync 	0;
	setp.ne.s32	%p17, %r252, 0;
	@%p17 bra 	BB50_59;

	ld.shared.f64 	%fd108, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddlN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+16];
	add.f64 	%fd109, %fd196, %fd108;
	ld.shared.f64 	%fd110, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddlN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+24];
	add.f64 	%fd111, %fd109, %fd110;
	ld.shared.f64 	%fd112, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddlN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+32];
	add.f64 	%fd113, %fd111, %fd112;
	ld.shared.f64 	%fd114, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddlN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+40];
	add.f64 	%fd115, %fd113, %fd114;
	ld.shared.f64 	%fd116, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddlN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+48];
	add.f64 	%fd117, %fd115, %fd116;
	ld.shared.f64 	%fd118, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddlN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+56];
	add.f64 	%fd119, %fd117, %fd118;
	ld.shared.f64 	%fd120, [_ZZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddlN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3_E12temp_storage+64];
	add.f64 	%fd196, %fd119, %fd120;

BB50_58:
	mov.u32 	%r252, 0;

BB50_59:
	setp.ne.s32	%p48, %r252, 0;
	@%p48 bra 	BB50_61;

	mov.u32 	%r242, %ctaid.x;
	ld.param.u64 	%rd199, [_ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIddlN6thrust4plusIdEEE9Policy600ENS2_6detail15normal_iteratorINS2_10device_ptrIdEEEEPdlS4_EEvT0_T1_T2_NS_13GridEvenShareISF_EET3__param_1];
	cvta.to.global.u64 	%rd196, %rd199;
	mul.wide.u32 	%rd197, %r242, 8;
	add.s64 	%rd198, %rd196, %rd197;
	st.global.f64 	[%rd198], %fd196;

BB50_61:
	ret;
}

	// .weak	_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust4plusIdEEE9Policy600EPdS7_lS4_dEEvT0_T1_T2_T3_T4_
.weak .entry _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust4plusIdEEE9Policy600EPdS7_lS4_dEEvT0_T1_T2_T3_T4_(
	.param .u64 _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust4plusIdEEE9Policy600EPdS7_lS4_dEEvT0_T1_T2_T3_T4__param_0,
	.param .u64 _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust4plusIdEEE9Policy600EPdS7_lS4_dEEvT0_T1_T2_T3_T4__param_1,
	.param .u64 _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust4plusIdEEE9Policy600EPdS7_lS4_dEEvT0_T1_T2_T3_T4__param_2,
	.param .align 1 .b8 _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust4plusIdEEE9Policy600EPdS7_lS4_dEEvT0_T1_T2_T3_T4__param_3[1],
	.param .f64 _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust4plusIdEEE9Policy600EPdS7_lS4_dEEvT0_T1_T2_T3_T4__param_4
)
.maxntid 256, 1, 1
.minnctapersm 1
{
	.reg .pred 	%p<51>;
	.reg .b32 	%r<242>;
	.reg .f64 	%fd<206>;
	.reg .b64 	%rd<158>;


	ld.param.u64 	%rd17, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust4plusIdEEE9Policy600EPdS7_lS4_dEEvT0_T1_T2_T3_T4__param_0];
	ld.param.u64 	%rd19, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust4plusIdEEE9Policy600EPdS7_lS4_dEEvT0_T1_T2_T3_T4__param_1];
	ld.param.u64 	%rd18, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust4plusIdEEE9Policy600EPdS7_lS4_dEEvT0_T1_T2_T3_T4__param_2];
	ld.param.f64 	%fd46, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust4plusIdEEE9Policy600EPdS7_lS4_dEEvT0_T1_T2_T3_T4__param_4];
	cvta.to.global.u64 	%rd1, %rd19;
	mov.u32 	%r241, %tid.x;
	setp.eq.s64	%p1, %rd18, 0;
	@%p1 bra 	BB51_63;

	setp.lt.s64	%p2, %rd18, 2560;
	@%p2 bra 	BB51_25;
	bra.uni 	BB51_2;

BB51_25:
	cvt.u32.u64	%r13, %rd18;
	setp.ge.s32	%p19, %r241, %r13;
	mov.u32 	%r15, %r241;
	@%p19 bra 	BB51_27;

	mul.wide.s32 	%rd112, %r241, 8;
	add.s64 	%rd111, %rd17, %rd112;
	// inline asm
	ld.global.nc.u64 %rd110, [%rd111];
	// inline asm
	mov.b64 	 %fd18, %rd110;
	add.s32 	%r15, %r241, 256;

BB51_27:
	setp.ge.s32	%p20, %r15, %r13;
	@%p20 bra 	BB51_28;

	add.s32 	%r111, %r13, -1;
	sub.s32 	%r112, %r111, %r15;
	shr.u32 	%r113, %r112, 8;
	add.s32 	%r16, %r113, 1;
	and.b32  	%r17, %r16, 3;
	setp.eq.s32	%p21, %r17, 0;
	mov.f64 	%fd198, 0d0000000000000000;
	@%p21 bra 	BB51_35;

	setp.eq.s32	%p22, %r17, 1;
	@%p22 bra 	BB51_34;

	setp.eq.s32	%p23, %r17, 2;
	@%p23 bra 	BB51_33;

	mul.wide.s32 	%rd115, %r15, 8;
	add.s64 	%rd114, %rd17, %rd115;
	// inline asm
	ld.global.nc.u64 %rd113, [%rd114];
	// inline asm
	mov.b64 	 %fd124, %rd113;
	add.f64 	%fd18, %fd18, %fd124;
	add.s32 	%r15, %r15, 256;

BB51_33:
	mul.wide.s32 	%rd118, %r15, 8;
	add.s64 	%rd117, %rd17, %rd118;
	// inline asm
	ld.global.nc.u64 %rd116, [%rd117];
	// inline asm
	mov.b64 	 %fd125, %rd116;
	add.f64 	%fd18, %fd18, %fd125;
	add.s32 	%r15, %r15, 256;

BB51_34:
	mul.wide.s32 	%rd121, %r15, 8;
	add.s64 	%rd120, %rd17, %rd121;
	// inline asm
	ld.global.nc.u64 %rd119, [%rd120];
	// inline asm
	mov.b64 	 %fd126, %rd119;
	add.f64 	%fd18, %fd18, %fd126;
	add.s32 	%r15, %r15, 256;
	mov.f64 	%fd198, %fd18;

BB51_35:
	setp.lt.u32	%p24, %r16, 4;
	@%p24 bra 	BB51_38;

	mul.wide.s32 	%rd122, %r15, 8;
	add.s64 	%rd157, %rd17, %rd122;
	mov.f64 	%fd198, %fd18;

BB51_37:
	// inline asm
	ld.global.nc.u64 %rd123, [%rd157];
	// inline asm
	mov.b64 	 %fd127, %rd123;
	add.f64 	%fd128, %fd198, %fd127;
	add.s64 	%rd126, %rd157, 2048;
	// inline asm
	ld.global.nc.u64 %rd125, [%rd126];
	// inline asm
	mov.b64 	 %fd129, %rd125;
	add.f64 	%fd130, %fd128, %fd129;
	add.s64 	%rd128, %rd157, 4096;
	// inline asm
	ld.global.nc.u64 %rd127, [%rd128];
	// inline asm
	mov.b64 	 %fd131, %rd127;
	add.f64 	%fd132, %fd130, %fd131;
	add.s64 	%rd130, %rd157, 6144;
	// inline asm
	ld.global.nc.u64 %rd129, [%rd130];
	// inline asm
	mov.b64 	 %fd133, %rd129;
	add.f64 	%fd198, %fd132, %fd133;
	add.s64 	%rd157, %rd157, 8192;
	add.s32 	%r15, %r15, 1024;
	setp.lt.s32	%p25, %r15, %r13;
	@%p25 bra 	BB51_37;
	bra.uni 	BB51_38;

BB51_63:
	setp.ne.s32	%p50, %r241, 0;
	@%p50 bra 	BB51_65;

	st.global.f64 	[%rd1], %fd46;
	bra.uni 	BB51_65;

BB51_2:
	cvt.s64.s32	%rd2, %r241;
	mul.wide.s32 	%rd41, %r241, 8;
	add.s64 	%rd152, %rd17, %rd41;
	// inline asm
	ld.global.nc.u64 %rd20, [%rd152];
	// inline asm
	mov.b64 	 %fd47, %rd20;
	add.s32 	%r2, %r241, 256;
	mul.wide.s32 	%rd42, %r2, 8;
	add.s64 	%rd23, %rd17, %rd42;
	// inline asm
	ld.global.nc.u64 %rd22, [%rd23];
	// inline asm
	mov.b64 	 %fd48, %rd22;
	add.s32 	%r36, %r241, 512;
	mul.wide.s32 	%rd43, %r36, 8;
	add.s64 	%rd25, %rd17, %rd43;
	// inline asm
	ld.global.nc.u64 %rd24, [%rd25];
	// inline asm
	mov.b64 	 %fd49, %rd24;
	add.s32 	%r37, %r241, 768;
	mul.wide.s32 	%rd44, %r37, 8;
	add.s64 	%rd27, %rd17, %rd44;
	// inline asm
	ld.global.nc.u64 %rd26, [%rd27];
	// inline asm
	mov.b64 	 %fd50, %rd26;
	add.s32 	%r38, %r241, 1024;
	mul.wide.s32 	%rd45, %r38, 8;
	add.s64 	%rd29, %rd17, %rd45;
	// inline asm
	ld.global.nc.u64 %rd28, [%rd29];
	// inline asm
	mov.b64 	 %fd51, %rd28;
	add.s32 	%r39, %r241, 1280;
	mul.wide.s32 	%rd46, %r39, 8;
	add.s64 	%rd31, %rd17, %rd46;
	// inline asm
	ld.global.nc.u64 %rd30, [%rd31];
	// inline asm
	mov.b64 	 %fd52, %rd30;
	add.s32 	%r40, %r241, 1536;
	mul.wide.s32 	%rd47, %r40, 8;
	add.s64 	%rd33, %rd17, %rd47;
	// inline asm
	ld.global.nc.u64 %rd32, [%rd33];
	// inline asm
	mov.b64 	 %fd53, %rd32;
	add.s32 	%r41, %r241, 1792;
	mul.wide.s32 	%rd48, %r41, 8;
	add.s64 	%rd35, %rd17, %rd48;
	// inline asm
	ld.global.nc.u64 %rd34, [%rd35];
	// inline asm
	mov.b64 	 %fd54, %rd34;
	add.s32 	%r42, %r241, 2048;
	mul.wide.s32 	%rd49, %r42, 8;
	add.s64 	%rd37, %rd17, %rd49;
	// inline asm
	ld.global.nc.u64 %rd36, [%rd37];
	// inline asm
	mov.b64 	 %fd55, %rd36;
	add.s32 	%r43, %r241, 2304;
	mul.wide.s32 	%rd50, %r43, 8;
	add.s64 	%rd39, %rd17, %rd50;
	// inline asm
	ld.global.nc.u64 %rd38, [%rd39];
	// inline asm
	mov.b64 	 %fd56, %rd38;
	add.f64 	%fd57, %fd47, %fd48;
	add.f64 	%fd58, %fd57, %fd49;
	add.f64 	%fd59, %fd58, %fd50;
	add.f64 	%fd60, %fd59, %fd51;
	add.f64 	%fd61, %fd60, %fd52;
	add.f64 	%fd62, %fd61, %fd53;
	add.f64 	%fd63, %fd62, %fd54;
	add.f64 	%fd64, %fd63, %fd55;
	add.f64 	%fd4, %fd64, %fd56;
	setp.lt.s64	%p3, %rd18, 5120;
	mov.u64 	%rd155, 2560;
	@%p3 bra 	BB51_5;

	mov.u64 	%rd154, 5120;
	mov.u64 	%rd155, 2560;

BB51_4:
	add.s64 	%rd8, %rd152, 20480;
	// inline asm
	ld.global.nc.u64 %rd54, [%rd8];
	// inline asm
	mov.b64 	 %fd65, %rd54;
	add.s64 	%rd57, %rd152, 22528;
	// inline asm
	ld.global.nc.u64 %rd56, [%rd57];
	// inline asm
	mov.b64 	 %fd66, %rd56;
	add.s64 	%rd59, %rd152, 24576;
	// inline asm
	ld.global.nc.u64 %rd58, [%rd59];
	// inline asm
	mov.b64 	 %fd67, %rd58;
	add.s64 	%rd61, %rd152, 26624;
	// inline asm
	ld.global.nc.u64 %rd60, [%rd61];
	// inline asm
	mov.b64 	 %fd68, %rd60;
	add.s64 	%rd63, %rd152, 28672;
	// inline asm
	ld.global.nc.u64 %rd62, [%rd63];
	// inline asm
	mov.b64 	 %fd69, %rd62;
	add.s64 	%rd65, %rd152, 30720;
	// inline asm
	ld.global.nc.u64 %rd64, [%rd65];
	// inline asm
	mov.b64 	 %fd70, %rd64;
	add.s64 	%rd67, %rd152, 32768;
	// inline asm
	ld.global.nc.u64 %rd66, [%rd67];
	// inline asm
	mov.b64 	 %fd71, %rd66;
	add.s64 	%rd69, %rd152, 34816;
	// inline asm
	ld.global.nc.u64 %rd68, [%rd69];
	// inline asm
	mov.b64 	 %fd72, %rd68;
	add.s64 	%rd71, %rd152, 36864;
	// inline asm
	ld.global.nc.u64 %rd70, [%rd71];
	// inline asm
	mov.b64 	 %fd73, %rd70;
	add.s64 	%rd73, %rd152, 38912;
	// inline asm
	ld.global.nc.u64 %rd72, [%rd73];
	// inline asm
	mov.b64 	 %fd74, %rd72;
	add.f64 	%fd75, %fd4, %fd65;
	add.f64 	%fd76, %fd75, %fd66;
	add.f64 	%fd77, %fd76, %fd67;
	add.f64 	%fd78, %fd77, %fd68;
	add.f64 	%fd79, %fd78, %fd69;
	add.f64 	%fd80, %fd79, %fd70;
	add.f64 	%fd81, %fd80, %fd71;
	add.f64 	%fd82, %fd81, %fd72;
	add.f64 	%fd83, %fd82, %fd73;
	add.f64 	%fd4, %fd83, %fd74;
	add.s64 	%rd155, %rd155, 2560;
	add.s64 	%rd154, %rd154, 2560;
	setp.le.s64	%p4, %rd154, %rd18;
	mov.u64 	%rd152, %rd8;
	@%p4 bra 	BB51_4;

BB51_5:
	setp.ge.s64	%p5, %rd155, %rd18;
	@%p5 bra 	BB51_6;

	sub.s64 	%rd74, %rd18, %rd155;
	cvt.u32.u64	%r3, %rd74;
	setp.ge.s32	%p6, %r241, %r3;
	@%p6 bra 	BB51_8;

	add.s32 	%r44, %r3, -1;
	sub.s32 	%r45, %r44, %r241;
	shr.u32 	%r46, %r45, 8;
	add.s32 	%r4, %r46, 1;
	and.b32  	%r5, %r4, 3;
	setp.eq.s32	%p7, %r5, 0;
	mov.f64 	%fd191, 0d0000000000000000;
	@%p7 bra 	BB51_10;

	setp.eq.s32	%p8, %r5, 1;
	@%p8 bra 	BB51_12;
	bra.uni 	BB51_13;

BB51_12:
	mov.u32 	%r233, %r241;
	bra.uni 	BB51_17;

BB51_28:
	mov.f64 	%fd198, %fd18;

BB51_38:
	// inline asm
	mov.u32 %r114, %laneid;
	// inline asm
	mov.b64 	 %rd131, %fd198;
	mov.b64	{%r27, %r28}, %rd131;
	add.s32 	%r29, %r114, 2;
	add.s32 	%r30, %r114, 4;
	add.s32 	%r31, %r114, 8;
	add.s32 	%r32, %r114, 16;
	shr.s32 	%r115, %r241, 31;
	shr.u32 	%r116, %r115, 27;
	add.s32 	%r117, %r241, %r116;
	shr.s32 	%r33, %r117, 5;
	shl.b32 	%r118, %r33, 3;
	mov.u32 	%r119, _ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust4plusIdEEE9Policy600EPdS7_lS4_dEEvT0_T1_T2_T3_T4_E12temp_storage;
	add.s32 	%r120, %r119, %r118;
	setp.gt.s32	%p26, %r13, 255;
	@%p26 bra 	BB51_56;
	bra.uni 	BB51_39;

BB51_56:
	mov.u32 	%r184, 1;
	mov.u32 	%r225, 31;
	mov.u32 	%r226, -1;
	// inline asm
	shfl.sync.down.b32 %r177, %r27, %r184, %r225, %r226;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r182, %r28, %r184, %r225, %r226;
	// inline asm
	mov.b64	%rd141, {%r177, %r182};
	mov.b64 	 %fd155, %rd141;
	add.s32 	%r227, %r114, 1;
	setp.lt.s32	%p42, %r227, 32;
	add.f64 	%fd156, %fd198, %fd155;
	selp.f64	%fd157, %fd156, %fd198, %p42;
	mov.b64 	 %rd142, %fd157;
	mov.u32 	%r194, 2;
	mov.b64	{%r188, %r193}, %rd142;
	// inline asm
	shfl.sync.down.b32 %r187, %r188, %r194, %r225, %r226;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r192, %r193, %r194, %r225, %r226;
	// inline asm
	mov.b64	%rd143, {%r187, %r192};
	mov.b64 	 %fd158, %rd143;
	add.f64 	%fd159, %fd157, %fd158;
	setp.lt.s32	%p43, %r29, 32;
	selp.f64	%fd160, %fd159, %fd157, %p43;
	mov.b64 	 %rd144, %fd160;
	mov.u32 	%r204, 4;
	mov.b64	{%r198, %r203}, %rd144;
	// inline asm
	shfl.sync.down.b32 %r197, %r198, %r204, %r225, %r226;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r202, %r203, %r204, %r225, %r226;
	// inline asm
	mov.b64	%rd145, {%r197, %r202};
	mov.b64 	 %fd161, %rd145;
	add.f64 	%fd162, %fd160, %fd161;
	setp.lt.s32	%p44, %r30, 32;
	selp.f64	%fd163, %fd162, %fd160, %p44;
	mov.b64 	 %rd146, %fd163;
	mov.u32 	%r214, 8;
	mov.b64	{%r208, %r213}, %rd146;
	// inline asm
	shfl.sync.down.b32 %r207, %r208, %r214, %r225, %r226;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r212, %r213, %r214, %r225, %r226;
	// inline asm
	mov.b64	%rd147, {%r207, %r212};
	mov.b64 	 %fd164, %rd147;
	add.f64 	%fd165, %fd163, %fd164;
	setp.lt.s32	%p45, %r31, 32;
	selp.f64	%fd166, %fd165, %fd163, %p45;
	mov.b64 	 %rd148, %fd166;
	mov.u32 	%r224, 16;
	mov.b64	{%r218, %r223}, %rd148;
	// inline asm
	shfl.sync.down.b32 %r217, %r218, %r224, %r225, %r226;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r222, %r223, %r224, %r225, %r226;
	// inline asm
	mov.b64	%rd149, {%r217, %r222};
	mov.b64 	 %fd167, %rd149;
	add.f64 	%fd168, %fd166, %fd167;
	setp.lt.s32	%p46, %r32, 32;
	selp.f64	%fd199, %fd168, %fd166, %p46;
	setp.ne.s32	%p47, %r114, 0;
	@%p47 bra 	BB51_58;

	add.s32 	%r230, %r120, 8;
	st.shared.f64 	[%r230], %fd199;

BB51_58:
	bar.sync 	0;
	setp.ne.s32	%p48, %r241, 0;
	@%p48 bra 	BB51_61;

	ld.shared.f64 	%fd169, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust4plusIdEEE9Policy600EPdS7_lS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+16];
	add.f64 	%fd170, %fd199, %fd169;
	ld.shared.f64 	%fd171, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust4plusIdEEE9Policy600EPdS7_lS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+24];
	add.f64 	%fd172, %fd170, %fd171;
	ld.shared.f64 	%fd173, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust4plusIdEEE9Policy600EPdS7_lS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+32];
	add.f64 	%fd174, %fd172, %fd173;
	ld.shared.f64 	%fd175, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust4plusIdEEE9Policy600EPdS7_lS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+40];
	add.f64 	%fd176, %fd174, %fd175;
	ld.shared.f64 	%fd177, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust4plusIdEEE9Policy600EPdS7_lS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+48];
	add.f64 	%fd178, %fd176, %fd177;
	ld.shared.f64 	%fd179, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust4plusIdEEE9Policy600EPdS7_lS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+56];
	add.f64 	%fd180, %fd178, %fd179;
	ld.shared.f64 	%fd181, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust4plusIdEEE9Policy600EPdS7_lS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+64];
	add.f64 	%fd199, %fd180, %fd181;
	bra.uni 	BB51_60;

BB51_6:
	mov.f64 	%fd191, %fd4;
	bra.uni 	BB51_21;

BB51_39:
	shl.b32 	%r171, %r33, 5;
	add.s32 	%r172, %r171, 32;
	setp.gt.s32	%p27, %r172, %r13;
	add.s32 	%r173, %r13, -1;
	mov.u32 	%r170, -1;
	sub.s32 	%r174, %r173, %r171;
	selp.b32	%r169, %r174, 31, %p27;
	mov.u32 	%r128, 1;
	// inline asm
	shfl.sync.down.b32 %r121, %r27, %r128, %r169, %r170;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r126, %r28, %r128, %r169, %r170;
	// inline asm
	mov.b64	%rd132, {%r121, %r126};
	mov.b64 	 %fd134, %rd132;
	setp.lt.s32	%p28, %r114, %r169;
	add.f64 	%fd135, %fd198, %fd134;
	selp.f64	%fd136, %fd135, %fd198, %p28;
	mov.b64 	 %rd133, %fd136;
	mov.u32 	%r138, 2;
	mov.b64	{%r132, %r137}, %rd133;
	// inline asm
	shfl.sync.down.b32 %r131, %r132, %r138, %r169, %r170;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r136, %r137, %r138, %r169, %r170;
	// inline asm
	mov.b64	%rd134, {%r131, %r136};
	mov.b64 	 %fd137, %rd134;
	setp.gt.s32	%p29, %r29, %r169;
	add.f64 	%fd138, %fd136, %fd137;
	selp.f64	%fd139, %fd136, %fd138, %p29;
	mov.b64 	 %rd135, %fd139;
	mov.u32 	%r148, 4;
	mov.b64	{%r142, %r147}, %rd135;
	// inline asm
	shfl.sync.down.b32 %r141, %r142, %r148, %r169, %r170;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r146, %r147, %r148, %r169, %r170;
	// inline asm
	mov.b64	%rd136, {%r141, %r146};
	mov.b64 	 %fd140, %rd136;
	setp.gt.s32	%p30, %r30, %r169;
	add.f64 	%fd141, %fd139, %fd140;
	selp.f64	%fd142, %fd139, %fd141, %p30;
	mov.b64 	 %rd137, %fd142;
	mov.u32 	%r158, 8;
	mov.b64	{%r152, %r157}, %rd137;
	// inline asm
	shfl.sync.down.b32 %r151, %r152, %r158, %r169, %r170;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r156, %r157, %r158, %r169, %r170;
	// inline asm
	mov.b64	%rd138, {%r151, %r156};
	mov.b64 	 %fd143, %rd138;
	setp.gt.s32	%p31, %r31, %r169;
	add.f64 	%fd144, %fd142, %fd143;
	selp.f64	%fd145, %fd142, %fd144, %p31;
	mov.b64 	 %rd139, %fd145;
	mov.u32 	%r168, 16;
	mov.b64	{%r162, %r167}, %rd139;
	// inline asm
	shfl.sync.down.b32 %r161, %r162, %r168, %r169, %r170;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r166, %r167, %r168, %r169, %r170;
	// inline asm
	mov.b64	%rd140, {%r161, %r166};
	mov.b64 	 %fd146, %rd140;
	setp.gt.s32	%p32, %r32, %r169;
	add.f64 	%fd147, %fd145, %fd146;
	selp.f64	%fd199, %fd145, %fd147, %p32;
	setp.ne.s32	%p33, %r114, 0;
	@%p33 bra 	BB51_41;

	add.s32 	%r229, %r120, 8;
	st.shared.f64 	[%r229], %fd199;

BB51_41:
	bar.sync 	0;
	mov.u32 	%r241, %tid.x;
	setp.ne.s32	%p34, %r241, 0;
	@%p34 bra 	BB51_61;

	setp.lt.s32	%p35, %r13, 33;
	@%p35 bra 	BB51_44;

	ld.shared.f64 	%fd148, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust4plusIdEEE9Policy600EPdS7_lS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+16];
	add.f64 	%fd199, %fd199, %fd148;

BB51_44:
	setp.lt.s32	%p36, %r13, 65;
	@%p36 bra 	BB51_46;

	ld.shared.f64 	%fd149, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust4plusIdEEE9Policy600EPdS7_lS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+24];
	add.f64 	%fd199, %fd199, %fd149;

BB51_46:
	setp.lt.s32	%p37, %r13, 97;
	@%p37 bra 	BB51_48;

	ld.shared.f64 	%fd150, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust4plusIdEEE9Policy600EPdS7_lS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+32];
	add.f64 	%fd199, %fd199, %fd150;

BB51_48:
	setp.lt.s32	%p38, %r13, 129;
	@%p38 bra 	BB51_50;

	ld.shared.f64 	%fd151, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust4plusIdEEE9Policy600EPdS7_lS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+40];
	add.f64 	%fd199, %fd199, %fd151;

BB51_50:
	setp.lt.s32	%p39, %r13, 161;
	@%p39 bra 	BB51_52;

	ld.shared.f64 	%fd152, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust4plusIdEEE9Policy600EPdS7_lS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+48];
	add.f64 	%fd199, %fd199, %fd152;

BB51_52:
	setp.lt.s32	%p40, %r13, 193;
	@%p40 bra 	BB51_54;

	ld.shared.f64 	%fd153, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust4plusIdEEE9Policy600EPdS7_lS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+56];
	add.f64 	%fd199, %fd199, %fd153;

BB51_54:
	mov.u32 	%r241, 0;
	setp.lt.s32	%p41, %r13, 225;
	@%p41 bra 	BB51_61;

	ld.shared.f64 	%fd154, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust4plusIdEEE9Policy600EPdS7_lS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+64];
	add.f64 	%fd199, %fd199, %fd154;
	bra.uni 	BB51_61;

BB51_8:
	mov.f64 	%fd191, %fd4;
	bra.uni 	BB51_21;

BB51_10:
	mov.u32 	%r235, %r241;
	bra.uni 	BB51_18;

BB51_13:
	setp.eq.s32	%p9, %r5, 2;
	@%p9 bra 	BB51_14;
	bra.uni 	BB51_15;

BB51_14:
	mov.u32 	%r2, %r241;
	bra.uni 	BB51_16;

BB51_15:
	add.s64 	%rd77, %rd2, %rd155;
	shl.b64 	%rd78, %rd77, 3;
	add.s64 	%rd76, %rd17, %rd78;
	// inline asm
	ld.global.nc.u64 %rd75, [%rd76];
	// inline asm
	mov.b64 	 %fd85, %rd75;
	add.f64 	%fd4, %fd4, %fd85;

BB51_16:
	cvt.s64.s32	%rd81, %r2;
	add.s64 	%rd82, %rd81, %rd155;
	shl.b64 	%rd83, %rd82, 3;
	add.s64 	%rd80, %rd17, %rd83;
	// inline asm
	ld.global.nc.u64 %rd79, [%rd80];
	// inline asm
	mov.b64 	 %fd86, %rd79;
	add.f64 	%fd4, %fd4, %fd86;
	add.s32 	%r233, %r2, 256;

BB51_17:
	cvt.s64.s32	%rd86, %r233;
	add.s64 	%rd87, %rd86, %rd155;
	shl.b64 	%rd88, %rd87, 3;
	add.s64 	%rd85, %rd17, %rd88;
	// inline asm
	ld.global.nc.u64 %rd84, [%rd85];
	// inline asm
	mov.b64 	 %fd87, %rd84;
	add.f64 	%fd4, %fd4, %fd87;
	add.s32 	%r235, %r233, 256;
	mov.f64 	%fd191, %fd4;

BB51_18:
	setp.lt.u32	%p10, %r4, 4;
	@%p10 bra 	BB51_21;

	cvt.s64.s32	%rd89, %r235;
	add.s64 	%rd90, %rd155, %rd89;
	shl.b64 	%rd91, %rd90, 3;
	add.s64 	%rd156, %rd17, %rd91;
	mov.f64 	%fd191, %fd4;

BB51_20:
	// inline asm
	ld.global.nc.u64 %rd92, [%rd156];
	// inline asm
	mov.b64 	 %fd88, %rd92;
	add.f64 	%fd89, %fd191, %fd88;
	add.s64 	%rd95, %rd156, 2048;
	// inline asm
	ld.global.nc.u64 %rd94, [%rd95];
	// inline asm
	mov.b64 	 %fd90, %rd94;
	add.f64 	%fd91, %fd89, %fd90;
	add.s64 	%rd97, %rd156, 4096;
	// inline asm
	ld.global.nc.u64 %rd96, [%rd97];
	// inline asm
	mov.b64 	 %fd92, %rd96;
	add.f64 	%fd93, %fd91, %fd92;
	add.s64 	%rd99, %rd156, 6144;
	// inline asm
	ld.global.nc.u64 %rd98, [%rd99];
	// inline asm
	mov.b64 	 %fd94, %rd98;
	add.f64 	%fd191, %fd93, %fd94;
	add.s64 	%rd156, %rd156, 8192;
	add.s32 	%r235, %r235, 1024;
	setp.lt.s32	%p11, %r235, %r3;
	@%p11 bra 	BB51_20;

BB51_21:
	// inline asm
	mov.u32 %r47, %laneid;
	// inline asm
	mov.b64 	 %rd100, %fd191;
	mov.u32 	%r55, 1;
	mov.u32 	%r96, 31;
	mov.u32 	%r97, -1;
	mov.b64	{%r49, %r54}, %rd100;
	// inline asm
	shfl.sync.down.b32 %r48, %r49, %r55, %r96, %r97;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r53, %r54, %r55, %r96, %r97;
	// inline asm
	mov.b64	%rd101, {%r48, %r53};
	mov.b64 	 %fd95, %rd101;
	add.s32 	%r98, %r47, 1;
	setp.lt.s32	%p12, %r98, 32;
	add.f64 	%fd96, %fd191, %fd95;
	selp.f64	%fd97, %fd96, %fd191, %p12;
	mov.b64 	 %rd102, %fd97;
	mov.u32 	%r65, 2;
	mov.b64	{%r59, %r64}, %rd102;
	// inline asm
	shfl.sync.down.b32 %r58, %r59, %r65, %r96, %r97;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r63, %r64, %r65, %r96, %r97;
	// inline asm
	mov.b64	%rd103, {%r58, %r63};
	mov.b64 	 %fd98, %rd103;
	add.s32 	%r99, %r47, 2;
	setp.lt.s32	%p13, %r99, 32;
	add.f64 	%fd99, %fd97, %fd98;
	selp.f64	%fd100, %fd99, %fd97, %p13;
	mov.b64 	 %rd104, %fd100;
	mov.u32 	%r75, 4;
	mov.b64	{%r69, %r74}, %rd104;
	// inline asm
	shfl.sync.down.b32 %r68, %r69, %r75, %r96, %r97;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r73, %r74, %r75, %r96, %r97;
	// inline asm
	mov.b64	%rd105, {%r68, %r73};
	mov.b64 	 %fd101, %rd105;
	add.s32 	%r100, %r47, 4;
	setp.lt.s32	%p14, %r100, 32;
	add.f64 	%fd102, %fd100, %fd101;
	selp.f64	%fd103, %fd102, %fd100, %p14;
	mov.b64 	 %rd106, %fd103;
	mov.u32 	%r85, 8;
	mov.b64	{%r79, %r84}, %rd106;
	// inline asm
	shfl.sync.down.b32 %r78, %r79, %r85, %r96, %r97;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r83, %r84, %r85, %r96, %r97;
	// inline asm
	mov.b64	%rd107, {%r78, %r83};
	mov.b64 	 %fd104, %rd107;
	add.s32 	%r101, %r47, 8;
	setp.lt.s32	%p15, %r101, 32;
	add.f64 	%fd105, %fd103, %fd104;
	selp.f64	%fd106, %fd105, %fd103, %p15;
	mov.b64 	 %rd108, %fd106;
	mov.u32 	%r95, 16;
	mov.b64	{%r89, %r94}, %rd108;
	// inline asm
	shfl.sync.down.b32 %r88, %r89, %r95, %r96, %r97;
	// inline asm
	// inline asm
	shfl.sync.down.b32 %r93, %r94, %r95, %r96, %r97;
	// inline asm
	mov.b64	%rd109, {%r88, %r93};
	mov.b64 	 %fd107, %rd109;
	add.s32 	%r102, %r47, 16;
	setp.lt.s32	%p16, %r102, 32;
	add.f64 	%fd108, %fd106, %fd107;
	selp.f64	%fd199, %fd108, %fd106, %p16;
	setp.ne.s32	%p17, %r47, 0;
	@%p17 bra 	BB51_23;

	shr.s32 	%r103, %r241, 31;
	shr.u32 	%r104, %r103, 27;
	add.s32 	%r105, %r241, %r104;
	shr.s32 	%r106, %r105, 5;
	shl.b32 	%r107, %r106, 3;
	mov.u32 	%r108, _ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust4plusIdEEE9Policy600EPdS7_lS4_dEEvT0_T1_T2_T3_T4_E12temp_storage;
	add.s32 	%r109, %r108, %r107;
	st.shared.f64 	[%r109+8], %fd199;

BB51_23:
	bar.sync 	0;
	setp.ne.s32	%p18, %r241, 0;
	@%p18 bra 	BB51_61;

	ld.shared.f64 	%fd109, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust4plusIdEEE9Policy600EPdS7_lS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+16];
	add.f64 	%fd110, %fd199, %fd109;
	ld.shared.f64 	%fd111, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust4plusIdEEE9Policy600EPdS7_lS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+24];
	add.f64 	%fd112, %fd110, %fd111;
	ld.shared.f64 	%fd113, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust4plusIdEEE9Policy600EPdS7_lS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+32];
	add.f64 	%fd114, %fd112, %fd113;
	ld.shared.f64 	%fd115, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust4plusIdEEE9Policy600EPdS7_lS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+40];
	add.f64 	%fd116, %fd114, %fd115;
	ld.shared.f64 	%fd117, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust4plusIdEEE9Policy600EPdS7_lS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+48];
	add.f64 	%fd118, %fd116, %fd117;
	ld.shared.f64 	%fd119, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust4plusIdEEE9Policy600EPdS7_lS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+56];
	add.f64 	%fd120, %fd118, %fd119;
	ld.shared.f64 	%fd121, [_ZZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust4plusIdEEE9Policy600EPdS7_lS4_dEEvT0_T1_T2_T3_T4_E12temp_storage+64];
	add.f64 	%fd199, %fd120, %fd121;

BB51_60:
	mov.u32 	%r241, 0;

BB51_61:
	setp.ne.s32	%p49, %r241, 0;
	@%p49 bra 	BB51_65;

	ld.param.u64 	%rd151, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust4plusIdEEE9Policy600EPdS7_lS4_dEEvT0_T1_T2_T3_T4__param_1];
	cvta.to.global.u64 	%rd150, %rd151;
	ld.param.f64 	%fd183, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIddlN6thrust4plusIdEEE9Policy600EPdS7_lS4_dEEvT0_T1_T2_T3_T4__param_4];
	add.f64 	%fd182, %fd199, %fd183;
	st.global.f64 	[%rd150], %fd182;

BB51_65:
	ret;
}

	// .weak	_ZN6thrust7pointerIvNS_8cuda_cub3tagENS_16device_referenceIvEENS_10device_ptrIvEEEC2IvEEPT_
.weak .func _ZN6thrust7pointerIvNS_8cuda_cub3tagENS_16device_referenceIvEENS_10device_ptrIvEEEC2IvEEPT_(
	.param .b64 _ZN6thrust7pointerIvNS_8cuda_cub3tagENS_16device_referenceIvEENS_10device_ptrIvEEEC2IvEEPT__param_0,
	.param .b64 _ZN6thrust7pointerIvNS_8cuda_cub3tagENS_16device_referenceIvEENS_10device_ptrIvEEEC2IvEEPT__param_1
)
{
	.reg .b64 	%rd<3>;


	ld.param.u64 	%rd1, [_ZN6thrust7pointerIvNS_8cuda_cub3tagENS_16device_referenceIvEENS_10device_ptrIvEEEC2IvEEPT__param_0];
	ld.param.u64 	%rd2, [_ZN6thrust7pointerIvNS_8cuda_cub3tagENS_16device_referenceIvEENS_10device_ptrIvEEEC2IvEEPT__param_1];
	st.u64 	[%rd1], %rd2;
	ret;
}

	// .weak	_ZN6thrust7pointerIvNS_8cuda_cub3tagENS_16device_referenceIvEENS_10device_ptrIvEEEC2INS5_IjEEEERKT_PNS_6detail32enable_if_pointer_is_convertibleISA_S7_vE4typeE
.weak .func _ZN6thrust7pointerIvNS_8cuda_cub3tagENS_16device_referenceIvEENS_10device_ptrIvEEEC2INS5_IjEEEERKT_PNS_6detail32enable_if_pointer_is_convertibleISA_S7_vE4typeE(
	.param .b64 _ZN6thrust7pointerIvNS_8cuda_cub3tagENS_16device_referenceIvEENS_10device_ptrIvEEEC2INS5_IjEEEERKT_PNS_6detail32enable_if_pointer_is_convertibleISA_S7_vE4typeE_param_0,
	.param .b64 _ZN6thrust7pointerIvNS_8cuda_cub3tagENS_16device_referenceIvEENS_10device_ptrIvEEEC2INS5_IjEEEERKT_PNS_6detail32enable_if_pointer_is_convertibleISA_S7_vE4typeE_param_1,
	.param .b64 _ZN6thrust7pointerIvNS_8cuda_cub3tagENS_16device_referenceIvEENS_10device_ptrIvEEEC2INS5_IjEEEERKT_PNS_6detail32enable_if_pointer_is_convertibleISA_S7_vE4typeE_param_2
)
{
	.reg .b64 	%rd<4>;


	ld.param.u64 	%rd1, [_ZN6thrust7pointerIvNS_8cuda_cub3tagENS_16device_referenceIvEENS_10device_ptrIvEEEC2INS5_IjEEEERKT_PNS_6detail32enable_if_pointer_is_convertibleISA_S7_vE4typeE_param_0];
	ld.param.u64 	%rd2, [_ZN6thrust7pointerIvNS_8cuda_cub3tagENS_16device_referenceIvEENS_10device_ptrIvEEEC2INS5_IjEEEERKT_PNS_6detail32enable_if_pointer_is_convertibleISA_S7_vE4typeE_param_1];
	ld.u64 	%rd3, [%rd2];
	st.u64 	[%rd1], %rd3;
	ret;
}

	// .weak	_ZN6thrust7pointerIvNS_8cuda_cub3tagENS_16device_referenceIvEENS_10device_ptrIvEEEC2INS5_IdEEEERKT_PNS_6detail32enable_if_pointer_is_convertibleISA_S7_vE4typeE
.weak .func _ZN6thrust7pointerIvNS_8cuda_cub3tagENS_16device_referenceIvEENS_10device_ptrIvEEEC2INS5_IdEEEERKT_PNS_6detail32enable_if_pointer_is_convertibleISA_S7_vE4typeE(
	.param .b64 _ZN6thrust7pointerIvNS_8cuda_cub3tagENS_16device_referenceIvEENS_10device_ptrIvEEEC2INS5_IdEEEERKT_PNS_6detail32enable_if_pointer_is_convertibleISA_S7_vE4typeE_param_0,
	.param .b64 _ZN6thrust7pointerIvNS_8cuda_cub3tagENS_16device_referenceIvEENS_10device_ptrIvEEEC2INS5_IdEEEERKT_PNS_6detail32enable_if_pointer_is_convertibleISA_S7_vE4typeE_param_1,
	.param .b64 _ZN6thrust7pointerIvNS_8cuda_cub3tagENS_16device_referenceIvEENS_10device_ptrIvEEEC2INS5_IdEEEERKT_PNS_6detail32enable_if_pointer_is_convertibleISA_S7_vE4typeE_param_2
)
{
	.reg .b64 	%rd<4>;


	ld.param.u64 	%rd1, [_ZN6thrust7pointerIvNS_8cuda_cub3tagENS_16device_referenceIvEENS_10device_ptrIvEEEC2INS5_IdEEEERKT_PNS_6detail32enable_if_pointer_is_convertibleISA_S7_vE4typeE_param_0];
	ld.param.u64 	%rd2, [_ZN6thrust7pointerIvNS_8cuda_cub3tagENS_16device_referenceIvEENS_10device_ptrIvEEEC2INS5_IdEEEERKT_PNS_6detail32enable_if_pointer_is_convertibleISA_S7_vE4typeE_param_1];
	ld.u64 	%rd3, [%rd2];
	st.u64 	[%rd1], %rd3;
	ret;
}

	// .weak	_ZN6thrust7pointerIjNS_8cuda_cub3tagENS_16device_referenceIjEENS_10device_ptrIjEEEC2IjEEPT_
.weak .func _ZN6thrust7pointerIjNS_8cuda_cub3tagENS_16device_referenceIjEENS_10device_ptrIjEEEC2IjEEPT_(
	.param .b64 _ZN6thrust7pointerIjNS_8cuda_cub3tagENS_16device_referenceIjEENS_10device_ptrIjEEEC2IjEEPT__param_0,
	.param .b64 _ZN6thrust7pointerIjNS_8cuda_cub3tagENS_16device_referenceIjEENS_10device_ptrIjEEEC2IjEEPT__param_1
)
{
	.reg .b64 	%rd<3>;


	ld.param.u64 	%rd1, [_ZN6thrust7pointerIjNS_8cuda_cub3tagENS_16device_referenceIjEENS_10device_ptrIjEEEC2IjEEPT__param_0];
	ld.param.u64 	%rd2, [_ZN6thrust7pointerIjNS_8cuda_cub3tagENS_16device_referenceIjEENS_10device_ptrIjEEEC2IjEEPT__param_1];
	st.u64 	[%rd1], %rd2;
	ret;
}

	// .weak	_ZN6thrust7pointerIjNS_8cuda_cub3tagENS_16device_referenceIjEENS_10device_ptrIjEEEC2INS5_IvEEEERKT_PNS_6detail44enable_if_void_pointer_is_system_convertibleISA_S7_vE4typeE
.weak .func _ZN6thrust7pointerIjNS_8cuda_cub3tagENS_16device_referenceIjEENS_10device_ptrIjEEEC2INS5_IvEEEERKT_PNS_6detail44enable_if_void_pointer_is_system_convertibleISA_S7_vE4typeE(
	.param .b64 _ZN6thrust7pointerIjNS_8cuda_cub3tagENS_16device_referenceIjEENS_10device_ptrIjEEEC2INS5_IvEEEERKT_PNS_6detail44enable_if_void_pointer_is_system_convertibleISA_S7_vE4typeE_param_0,
	.param .b64 _ZN6thrust7pointerIjNS_8cuda_cub3tagENS_16device_referenceIjEENS_10device_ptrIjEEEC2INS5_IvEEEERKT_PNS_6detail44enable_if_void_pointer_is_system_convertibleISA_S7_vE4typeE_param_1,
	.param .b64 _ZN6thrust7pointerIjNS_8cuda_cub3tagENS_16device_referenceIjEENS_10device_ptrIjEEEC2INS5_IvEEEERKT_PNS_6detail44enable_if_void_pointer_is_system_convertibleISA_S7_vE4typeE_param_2
)
{
	.reg .b64 	%rd<4>;


	ld.param.u64 	%rd1, [_ZN6thrust7pointerIjNS_8cuda_cub3tagENS_16device_referenceIjEENS_10device_ptrIjEEEC2INS5_IvEEEERKT_PNS_6detail44enable_if_void_pointer_is_system_convertibleISA_S7_vE4typeE_param_0];
	ld.param.u64 	%rd2, [_ZN6thrust7pointerIjNS_8cuda_cub3tagENS_16device_referenceIjEENS_10device_ptrIjEEEC2INS5_IvEEEERKT_PNS_6detail44enable_if_void_pointer_is_system_convertibleISA_S7_vE4typeE_param_1];
	ld.u64 	%rd3, [%rd2];
	st.u64 	[%rd1], %rd3;
	ret;
}

	// .weak	_ZN6thrust7pointerIKjNS_8cuda_cub3tagENS_16device_referenceIS1_EENS_10device_ptrIS1_EEEC2INS6_IjEEEERKT_PNS_6detail32enable_if_pointer_is_convertibleISB_S8_vE4typeE
.weak .func _ZN6thrust7pointerIKjNS_8cuda_cub3tagENS_16device_referenceIS1_EENS_10device_ptrIS1_EEEC2INS6_IjEEEERKT_PNS_6detail32enable_if_pointer_is_convertibleISB_S8_vE4typeE(
	.param .b64 _ZN6thrust7pointerIKjNS_8cuda_cub3tagENS_16device_referenceIS1_EENS_10device_ptrIS1_EEEC2INS6_IjEEEERKT_PNS_6detail32enable_if_pointer_is_convertibleISB_S8_vE4typeE_param_0,
	.param .b64 _ZN6thrust7pointerIKjNS_8cuda_cub3tagENS_16device_referenceIS1_EENS_10device_ptrIS1_EEEC2INS6_IjEEEERKT_PNS_6detail32enable_if_pointer_is_convertibleISB_S8_vE4typeE_param_1,
	.param .b64 _ZN6thrust7pointerIKjNS_8cuda_cub3tagENS_16device_referenceIS1_EENS_10device_ptrIS1_EEEC2INS6_IjEEEERKT_PNS_6detail32enable_if_pointer_is_convertibleISB_S8_vE4typeE_param_2
)
{
	.reg .b64 	%rd<4>;


	ld.param.u64 	%rd1, [_ZN6thrust7pointerIKjNS_8cuda_cub3tagENS_16device_referenceIS1_EENS_10device_ptrIS1_EEEC2INS6_IjEEEERKT_PNS_6detail32enable_if_pointer_is_convertibleISB_S8_vE4typeE_param_0];
	ld.param.u64 	%rd2, [_ZN6thrust7pointerIKjNS_8cuda_cub3tagENS_16device_referenceIS1_EENS_10device_ptrIS1_EEEC2INS6_IjEEEERKT_PNS_6detail32enable_if_pointer_is_convertibleISB_S8_vE4typeE_param_1];
	ld.u64 	%rd3, [%rd2];
	st.u64 	[%rd1], %rd3;
	ret;
}

	// .weak	_ZN6thrust7pointerIvNS_8cuda_cub3tagENS1_9referenceIvEENS1_7pointerIvEEEC2IvEEPT_
.weak .func _ZN6thrust7pointerIvNS_8cuda_cub3tagENS1_9referenceIvEENS1_7pointerIvEEEC2IvEEPT_(
	.param .b64 _ZN6thrust7pointerIvNS_8cuda_cub3tagENS1_9referenceIvEENS1_7pointerIvEEEC2IvEEPT__param_0,
	.param .b64 _ZN6thrust7pointerIvNS_8cuda_cub3tagENS1_9referenceIvEENS1_7pointerIvEEEC2IvEEPT__param_1
)
{
	.reg .b64 	%rd<3>;


	ld.param.u64 	%rd1, [_ZN6thrust7pointerIvNS_8cuda_cub3tagENS1_9referenceIvEENS1_7pointerIvEEEC2IvEEPT__param_0];
	ld.param.u64 	%rd2, [_ZN6thrust7pointerIvNS_8cuda_cub3tagENS1_9referenceIvEENS1_7pointerIvEEEC2IvEEPT__param_1];
	st.u64 	[%rd1], %rd2;
	ret;
}

	// .weak	_ZN6thrust9referenceIjNS_10device_ptrIjEENS_16device_referenceIjEEEC2ERKS2_
.weak .func _ZN6thrust9referenceIjNS_10device_ptrIjEENS_16device_referenceIjEEEC2ERKS2_(
	.param .b64 _ZN6thrust9referenceIjNS_10device_ptrIjEENS_16device_referenceIjEEEC2ERKS2__param_0,
	.param .b64 _ZN6thrust9referenceIjNS_10device_ptrIjEENS_16device_referenceIjEEEC2ERKS2__param_1
)
{
	.reg .b64 	%rd<4>;


	ld.param.u64 	%rd1, [_ZN6thrust9referenceIjNS_10device_ptrIjEENS_16device_referenceIjEEEC2ERKS2__param_0];
	ld.param.u64 	%rd2, [_ZN6thrust9referenceIjNS_10device_ptrIjEENS_16device_referenceIjEEEC2ERKS2__param_1];
	ld.u64 	%rd3, [%rd2];
	st.u64 	[%rd1], %rd3;
	ret;
}

	// .weak	_ZN6thrust9referenceIKjNS_10device_ptrIS1_EENS_16device_referenceIS1_EEEC2ERKS3_
.weak .func _ZN6thrust9referenceIKjNS_10device_ptrIS1_EENS_16device_referenceIS1_EEEC2ERKS3_(
	.param .b64 _ZN6thrust9referenceIKjNS_10device_ptrIS1_EENS_16device_referenceIS1_EEEC2ERKS3__param_0,
	.param .b64 _ZN6thrust9referenceIKjNS_10device_ptrIS1_EENS_16device_referenceIS1_EEEC2ERKS3__param_1
)
{
	.reg .b64 	%rd<4>;


	ld.param.u64 	%rd1, [_ZN6thrust9referenceIKjNS_10device_ptrIS1_EENS_16device_referenceIS1_EEEC2ERKS3__param_0];
	ld.param.u64 	%rd2, [_ZN6thrust9referenceIKjNS_10device_ptrIS1_EENS_16device_referenceIS1_EEEC2ERKS3__param_1];
	ld.u64 	%rd3, [%rd2];
	st.u64 	[%rd1], %rd3;
	ret;
}

	// .weak	_ZN6thrust7pointerIhNS_8cuda_cub3tagENS_11use_defaultES3_EC2IhEEPT_
.weak .func _ZN6thrust7pointerIhNS_8cuda_cub3tagENS_11use_defaultES3_EC2IhEEPT_(
	.param .b64 _ZN6thrust7pointerIhNS_8cuda_cub3tagENS_11use_defaultES3_EC2IhEEPT__param_0,
	.param .b64 _ZN6thrust7pointerIhNS_8cuda_cub3tagENS_11use_defaultES3_EC2IhEEPT__param_1
)
{
	.reg .b64 	%rd<3>;


	ld.param.u64 	%rd1, [_ZN6thrust7pointerIhNS_8cuda_cub3tagENS_11use_defaultES3_EC2IhEEPT__param_0];
	ld.param.u64 	%rd2, [_ZN6thrust7pointerIhNS_8cuda_cub3tagENS_11use_defaultES3_EC2IhEEPT__param_1];
	st.u64 	[%rd1], %rd2;
	ret;
}

	// .weak	_ZN6thrust7pointerIvNS_8cuda_cub3tagENS_11use_defaultES3_EC2IvEEPT_
.weak .func _ZN6thrust7pointerIvNS_8cuda_cub3tagENS_11use_defaultES3_EC2IvEEPT_(
	.param .b64 _ZN6thrust7pointerIvNS_8cuda_cub3tagENS_11use_defaultES3_EC2IvEEPT__param_0,
	.param .b64 _ZN6thrust7pointerIvNS_8cuda_cub3tagENS_11use_defaultES3_EC2IvEEPT__param_1
)
{
	.reg .b64 	%rd<3>;


	ld.param.u64 	%rd1, [_ZN6thrust7pointerIvNS_8cuda_cub3tagENS_11use_defaultES3_EC2IvEEPT__param_0];
	ld.param.u64 	%rd2, [_ZN6thrust7pointerIvNS_8cuda_cub3tagENS_11use_defaultES3_EC2IvEEPT__param_1];
	st.u64 	[%rd1], %rd2;
	ret;
}

	// .weak	_ZN6thrust7pointerIvNS_6detail5seq_tENS_11use_defaultES3_EC2IvEEPT_
.weak .func _ZN6thrust7pointerIvNS_6detail5seq_tENS_11use_defaultES3_EC2IvEEPT_(
	.param .b64 _ZN6thrust7pointerIvNS_6detail5seq_tENS_11use_defaultES3_EC2IvEEPT__param_0,
	.param .b64 _ZN6thrust7pointerIvNS_6detail5seq_tENS_11use_defaultES3_EC2IvEEPT__param_1
)
{
	.reg .b64 	%rd<3>;


	ld.param.u64 	%rd1, [_ZN6thrust7pointerIvNS_6detail5seq_tENS_11use_defaultES3_EC2IvEEPT__param_0];
	ld.param.u64 	%rd2, [_ZN6thrust7pointerIvNS_6detail5seq_tENS_11use_defaultES3_EC2IvEEPT__param_1];
	st.u64 	[%rd1], %rd2;
	ret;
}

	// .weak	_ZN6thrust9referenceIhNS_7pointerIhNS_8cuda_cub3tagENS_11use_defaultES4_EES4_EC2ERKS5_
.weak .func _ZN6thrust9referenceIhNS_7pointerIhNS_8cuda_cub3tagENS_11use_defaultES4_EES4_EC2ERKS5_(
	.param .b64 _ZN6thrust9referenceIhNS_7pointerIhNS_8cuda_cub3tagENS_11use_defaultES4_EES4_EC2ERKS5__param_0,
	.param .b64 _ZN6thrust9referenceIhNS_7pointerIhNS_8cuda_cub3tagENS_11use_defaultES4_EES4_EC2ERKS5__param_1
)
{
	.reg .b64 	%rd<4>;


	ld.param.u64 	%rd1, [_ZN6thrust9referenceIhNS_7pointerIhNS_8cuda_cub3tagENS_11use_defaultES4_EES4_EC2ERKS5__param_0];
	ld.param.u64 	%rd2, [_ZN6thrust9referenceIhNS_7pointerIhNS_8cuda_cub3tagENS_11use_defaultES4_EES4_EC2ERKS5__param_1];
	ld.u64 	%rd3, [%rd2];
	st.u64 	[%rd1], %rd3;
	ret;
}

	// .weak	_ZN6thrust7pointerIdNS_8cuda_cub3tagENS_16device_referenceIdEENS_10device_ptrIdEEEC2IdEEPT_
.weak .func _ZN6thrust7pointerIdNS_8cuda_cub3tagENS_16device_referenceIdEENS_10device_ptrIdEEEC2IdEEPT_(
	.param .b64 _ZN6thrust7pointerIdNS_8cuda_cub3tagENS_16device_referenceIdEENS_10device_ptrIdEEEC2IdEEPT__param_0,
	.param .b64 _ZN6thrust7pointerIdNS_8cuda_cub3tagENS_16device_referenceIdEENS_10device_ptrIdEEEC2IdEEPT__param_1
)
{
	.reg .b64 	%rd<3>;


	ld.param.u64 	%rd1, [_ZN6thrust7pointerIdNS_8cuda_cub3tagENS_16device_referenceIdEENS_10device_ptrIdEEEC2IdEEPT__param_0];
	ld.param.u64 	%rd2, [_ZN6thrust7pointerIdNS_8cuda_cub3tagENS_16device_referenceIdEENS_10device_ptrIdEEEC2IdEEPT__param_1];
	st.u64 	[%rd1], %rd2;
	ret;
}

	// .weak	_ZN6thrust7pointerIdNS_8cuda_cub3tagENS_16device_referenceIdEENS_10device_ptrIdEEEC2INS5_IvEEEERKT_PNS_6detail44enable_if_void_pointer_is_system_convertibleISA_S7_vE4typeE
.weak .func _ZN6thrust7pointerIdNS_8cuda_cub3tagENS_16device_referenceIdEENS_10device_ptrIdEEEC2INS5_IvEEEERKT_PNS_6detail44enable_if_void_pointer_is_system_convertibleISA_S7_vE4typeE(
	.param .b64 _ZN6thrust7pointerIdNS_8cuda_cub3tagENS_16device_referenceIdEENS_10device_ptrIdEEEC2INS5_IvEEEERKT_PNS_6detail44enable_if_void_pointer_is_system_convertibleISA_S7_vE4typeE_param_0,
	.param .b64 _ZN6thrust7pointerIdNS_8cuda_cub3tagENS_16device_referenceIdEENS_10device_ptrIdEEEC2INS5_IvEEEERKT_PNS_6detail44enable_if_void_pointer_is_system_convertibleISA_S7_vE4typeE_param_1,
	.param .b64 _ZN6thrust7pointerIdNS_8cuda_cub3tagENS_16device_referenceIdEENS_10device_ptrIdEEEC2INS5_IvEEEERKT_PNS_6detail44enable_if_void_pointer_is_system_convertibleISA_S7_vE4typeE_param_2
)
{
	.reg .b64 	%rd<4>;


	ld.param.u64 	%rd1, [_ZN6thrust7pointerIdNS_8cuda_cub3tagENS_16device_referenceIdEENS_10device_ptrIdEEEC2INS5_IvEEEERKT_PNS_6detail44enable_if_void_pointer_is_system_convertibleISA_S7_vE4typeE_param_0];
	ld.param.u64 	%rd2, [_ZN6thrust7pointerIdNS_8cuda_cub3tagENS_16device_referenceIdEENS_10device_ptrIdEEEC2INS5_IvEEEERKT_PNS_6detail44enable_if_void_pointer_is_system_convertibleISA_S7_vE4typeE_param_1];
	ld.u64 	%rd3, [%rd2];
	st.u64 	[%rd1], %rd3;
	ret;
}

	// .weak	_ZN6thrust9referenceIdNS_10device_ptrIdEENS_16device_referenceIdEEEC2ERKS2_
.weak .func _ZN6thrust9referenceIdNS_10device_ptrIdEENS_16device_referenceIdEEEC2ERKS2_(
	.param .b64 _ZN6thrust9referenceIdNS_10device_ptrIdEENS_16device_referenceIdEEEC2ERKS2__param_0,
	.param .b64 _ZN6thrust9referenceIdNS_10device_ptrIdEENS_16device_referenceIdEEEC2ERKS2__param_1
)
{
	.reg .b64 	%rd<4>;


	ld.param.u64 	%rd1, [_ZN6thrust9referenceIdNS_10device_ptrIdEENS_16device_referenceIdEEEC2ERKS2__param_0];
	ld.param.u64 	%rd2, [_ZN6thrust9referenceIdNS_10device_ptrIdEENS_16device_referenceIdEEEC2ERKS2__param_1];
	ld.u64 	%rd3, [%rd2];
	st.u64 	[%rd1], %rd3;
	ret;
}

	// .weak	_ZN6thrust6detail18contiguous_storageIjNS_16device_allocatorIjEEEC2ERKS3_
.weak .func _ZN6thrust6detail18contiguous_storageIjNS_16device_allocatorIjEEEC2ERKS3_(
	.param .b64 _ZN6thrust6detail18contiguous_storageIjNS_16device_allocatorIjEEEC2ERKS3__param_0,
	.param .b64 _ZN6thrust6detail18contiguous_storageIjNS_16device_allocatorIjEEEC2ERKS3__param_1
)
.noreturn 
{



	trap;
}

	// .weak	_ZN6thrust6detail18contiguous_storageIjNS_16device_allocatorIjEEED2Ev
.weak .func _ZN6thrust6detail18contiguous_storageIjNS_16device_allocatorIjEEED2Ev(
	.param .b64 _ZN6thrust6detail18contiguous_storageIjNS_16device_allocatorIjEEED2Ev_param_0
)
.noreturn 
{
	.reg .pred 	%p<2>;
	.reg .b64 	%rd<3>;


	ld.param.u64 	%rd1, [_ZN6thrust6detail18contiguous_storageIjNS_16device_allocatorIjEEED2Ev_param_0];
	ld.u64 	%rd2, [%rd1+16];
	setp.eq.s64	%p1, %rd2, 0;
	trap;
}

	// .weak	_ZN6thrust6detail18contiguous_storageIhNS0_18no_throw_allocatorINS0_19temporary_allocatorIhNS_8cuda_cub3tagEEEEEEC2EmRKS7_
.weak .func _ZN6thrust6detail18contiguous_storageIhNS0_18no_throw_allocatorINS0_19temporary_allocatorIhNS_8cuda_cub3tagEEEEEEC2EmRKS7_(
	.param .b64 _ZN6thrust6detail18contiguous_storageIhNS0_18no_throw_allocatorINS0_19temporary_allocatorIhNS_8cuda_cub3tagEEEEEEC2EmRKS7__param_0,
	.param .b64 _ZN6thrust6detail18contiguous_storageIhNS0_18no_throw_allocatorINS0_19temporary_allocatorIhNS_8cuda_cub3tagEEEEEEC2EmRKS7__param_1,
	.param .b64 _ZN6thrust6detail18contiguous_storageIhNS0_18no_throw_allocatorINS0_19temporary_allocatorIhNS_8cuda_cub3tagEEEEEEC2EmRKS7__param_2
)
{
	.local .align 8 .b8 	__local_depot70[8];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<4>;
	.reg .b32 	%r<2>;
	.reg .b64 	%rd<17>;


	mov.u64 	%SPL, __local_depot70;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd1, [_ZN6thrust6detail18contiguous_storageIhNS0_18no_throw_allocatorINS0_19temporary_allocatorIhNS_8cuda_cub3tagEEEEEEC2EmRKS7__param_0];
	ld.param.u64 	%rd16, [_ZN6thrust6detail18contiguous_storageIhNS0_18no_throw_allocatorINS0_19temporary_allocatorIhNS_8cuda_cub3tagEEEEEEC2EmRKS7__param_1];
	ld.param.u64 	%rd5, [_ZN6thrust6detail18contiguous_storageIhNS0_18no_throw_allocatorINS0_19temporary_allocatorIhNS_8cuda_cub3tagEEEEEEC2EmRKS7__param_2];
	ld.u64 	%rd6, [%rd5];
	st.u64 	[%rd1], %rd6;
	mov.u64 	%rd7, 0;
	st.u64 	[%rd1+8], %rd7;
	st.u64 	[%rd1+16], %rd7;
	setp.eq.s64	%p1, %rd16, 0;
	@%p1 bra 	BB70_4;

	// Callseq Start 0
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd16;
	.param .b64 retval0;
	call.uni (retval0), 
	malloc, 
	(
	param0
	);
	ld.param.b64	%rd2, [retval0+0];
	
	//{
	}// Callseq End 0
	setp.eq.s64	%p2, %rd2, 0;
	selp.b64	%rd8, 0, %rd16, %p2;
	setp.ge.u64	%p3, %rd8, %rd16;
	@%p3 bra 	BB70_3;

	// Callseq Start 1
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd2;
	call.uni 
	free, 
	(
	param0
	);
	
	//{
	}// Callseq End 1
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd10, %SPL, 0;
	mov.u64 	%rd11, $str;
	cvta.global.u64 	%rd12, %rd11;
	st.local.u64 	[%rd10], %rd12;
	mov.u64 	%rd13, $str1;
	cvta.global.u64 	%rd14, %rd13;
	// Callseq Start 2
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd14;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd9;
	.param .b32 retval0;
	call.uni (retval0), 
	vprintf, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r1, [retval0+0];
	
	//{
	}// Callseq End 2
	// inline asm
	trap;
	// inline asm

BB70_3:
	st.u64 	[%rd1+8], %rd2;
	bra.uni 	BB70_5;

BB70_4:
	st.u64 	[%rd1+8], %rd7;
	mov.u64 	%rd16, %rd7;

BB70_5:
	st.u64 	[%rd1+16], %rd16;
	ret;
}

	// .weak	_ZN6thrust6detail18contiguous_storageIhNS0_18no_throw_allocatorINS0_19temporary_allocatorIhNS_8cuda_cub3tagEEEEEED2Ev
.weak .func _ZN6thrust6detail18contiguous_storageIhNS0_18no_throw_allocatorINS0_19temporary_allocatorIhNS_8cuda_cub3tagEEEEEED2Ev(
	.param .b64 _ZN6thrust6detail18contiguous_storageIhNS0_18no_throw_allocatorINS0_19temporary_allocatorIhNS_8cuda_cub3tagEEEEEED2Ev_param_0
)
{
	.reg .pred 	%p<2>;
	.reg .b64 	%rd<6>;


	ld.param.u64 	%rd2, [_ZN6thrust6detail18contiguous_storageIhNS0_18no_throw_allocatorINS0_19temporary_allocatorIhNS_8cuda_cub3tagEEEEEED2Ev_param_0];
	add.s64 	%rd1, %rd2, 16;
	ld.u64 	%rd3, [%rd2+16];
	setp.eq.s64	%p1, %rd3, 0;
	@%p1 bra 	BB71_2;

	ld.u64 	%rd4, [%rd1+-8];
	// Callseq Start 3
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd4;
	call.uni 
	free, 
	(
	param0
	);
	
	//{
	}// Callseq End 3
	mov.u64 	%rd5, 0;
	st.u64 	[%rd1+-8], %rd5;
	st.u64 	[%rd1], %rd5;

BB71_2:
	ret;
}

	// .weak	_ZN6thrust6detail15temporary_arrayIhNS_8cuda_cub3tagEEC2ERNS_16execution_policyIS3_EEm
.weak .func _ZN6thrust6detail15temporary_arrayIhNS_8cuda_cub3tagEEC2ERNS_16execution_policyIS3_EEm(
	.param .b64 _ZN6thrust6detail15temporary_arrayIhNS_8cuda_cub3tagEEC2ERNS_16execution_policyIS3_EEm_param_0,
	.param .b64 _ZN6thrust6detail15temporary_arrayIhNS_8cuda_cub3tagEEC2ERNS_16execution_policyIS3_EEm_param_1,
	.param .b64 _ZN6thrust6detail15temporary_arrayIhNS_8cuda_cub3tagEEC2ERNS_16execution_policyIS3_EEm_param_2
)
{
	.local .align 8 .b8 	__local_depot72[8];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<4>;
	.reg .b32 	%r<2>;
	.reg .b64 	%rd<16>;


	mov.u64 	%SPL, __local_depot72;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd1, [_ZN6thrust6detail15temporary_arrayIhNS_8cuda_cub3tagEEC2ERNS_16execution_policyIS3_EEm_param_0];
	ld.param.u64 	%rd5, [_ZN6thrust6detail15temporary_arrayIhNS_8cuda_cub3tagEEC2ERNS_16execution_policyIS3_EEm_param_1];
	ld.param.u64 	%rd15, [_ZN6thrust6detail15temporary_arrayIhNS_8cuda_cub3tagEEC2ERNS_16execution_policyIS3_EEm_param_2];
	st.u64 	[%rd1], %rd5;
	mov.u64 	%rd6, 0;
	st.u64 	[%rd1+8], %rd6;
	st.u64 	[%rd1+16], %rd6;
	setp.eq.s64	%p1, %rd15, 0;
	@%p1 bra 	BB72_4;

	// Callseq Start 4
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd15;
	.param .b64 retval0;
	call.uni (retval0), 
	malloc, 
	(
	param0
	);
	ld.param.b64	%rd2, [retval0+0];
	
	//{
	}// Callseq End 4
	setp.eq.s64	%p2, %rd2, 0;
	selp.b64	%rd7, 0, %rd15, %p2;
	setp.ge.u64	%p3, %rd7, %rd15;
	@%p3 bra 	BB72_3;

	// Callseq Start 5
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd2;
	call.uni 
	free, 
	(
	param0
	);
	
	//{
	}// Callseq End 5
	add.u64 	%rd8, %SP, 0;
	add.u64 	%rd9, %SPL, 0;
	mov.u64 	%rd10, $str;
	cvta.global.u64 	%rd11, %rd10;
	st.local.u64 	[%rd9], %rd11;
	mov.u64 	%rd12, $str1;
	cvta.global.u64 	%rd13, %rd12;
	// Callseq Start 6
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd13;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd8;
	.param .b32 retval0;
	call.uni (retval0), 
	vprintf, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r1, [retval0+0];
	
	//{
	}// Callseq End 6
	// inline asm
	trap;
	// inline asm

BB72_3:
	st.u64 	[%rd1+8], %rd2;
	bra.uni 	BB72_5;

BB72_4:
	st.u64 	[%rd1+8], %rd6;
	mov.u64 	%rd15, %rd6;

BB72_5:
	st.u64 	[%rd1+16], %rd15;
	ret;
}

	// .weak	_ZN6thrust6detail15temporary_arrayIhNS_8cuda_cub3tagEED2Ev
.weak .func _ZN6thrust6detail15temporary_arrayIhNS_8cuda_cub3tagEED2Ev(
	.param .b64 _ZN6thrust6detail15temporary_arrayIhNS_8cuda_cub3tagEED2Ev_param_0
)
{
	.reg .pred 	%p<2>;
	.reg .b64 	%rd<6>;


	ld.param.u64 	%rd2, [_ZN6thrust6detail15temporary_arrayIhNS_8cuda_cub3tagEED2Ev_param_0];
	add.s64 	%rd1, %rd2, 16;
	ld.u64 	%rd3, [%rd2+16];
	setp.eq.s64	%p1, %rd3, 0;
	@%p1 bra 	BB73_2;

	ld.u64 	%rd4, [%rd1+-8];
	// Callseq Start 7
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd4;
	call.uni 
	free, 
	(
	param0
	);
	
	//{
	}// Callseq End 7
	mov.u64 	%rd5, 0;
	st.u64 	[%rd1+-8], %rd5;
	st.u64 	[%rd1], %rd5;

BB73_2:
	ret;
}

	// .weak	_ZN6thrust6detail18contiguous_storageIdNS_16device_allocatorIdEEEC2ERKS3_
.weak .func _ZN6thrust6detail18contiguous_storageIdNS_16device_allocatorIdEEEC2ERKS3_(
	.param .b64 _ZN6thrust6detail18contiguous_storageIdNS_16device_allocatorIdEEEC2ERKS3__param_0,
	.param .b64 _ZN6thrust6detail18contiguous_storageIdNS_16device_allocatorIdEEEC2ERKS3__param_1
)
.noreturn 
{



	trap;
}

	// .weak	_ZN6thrust6detail18contiguous_storageIdNS_16device_allocatorIdEEED2Ev
.weak .func _ZN6thrust6detail18contiguous_storageIdNS_16device_allocatorIdEEED2Ev(
	.param .b64 _ZN6thrust6detail18contiguous_storageIdNS_16device_allocatorIdEEED2Ev_param_0
)
.noreturn 
{
	.reg .pred 	%p<2>;
	.reg .b64 	%rd<3>;


	ld.param.u64 	%rd1, [_ZN6thrust6detail18contiguous_storageIdNS_16device_allocatorIdEEED2Ev_param_0];
	ld.u64 	%rd2, [%rd1+16];
	setp.eq.s64	%p1, %rd2, 0;
	trap;
}


