50. Printing statistics.

=== clk_int_div ===

   Number of wires:                130
   Number of wire bits:            147
   Number of public wires:          28
   Number of public wire bits:      45
   Number of ports:                  9
   Number of port bits:             15
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                138
     $_ANDNOT_                      37
     $_AND_                          3
     $_DFFE_NN0P_                    1
     $_DFFE_PN0P_                   11
     $_DFFE_PN1P_                    2
     $_DFF_NN0_                      1
     $_DFF_PN0_                      1
     $_DLATCH_P_                     1
     $_MUX_                          3
     $_NAND_                         4
     $_NOR_                         11
     $_NOT_                         10
     $_ORNOT_                        3
     $_OR_                          26
     $_XNOR_                         4
     $_XOR_                         20

   Area for cell type $_NOT_ is unknown!
   Area for cell type $_AND_ is unknown!
   Area for cell type $_NAND_ is unknown!
   Area for cell type $_OR_ is unknown!
   Area for cell type $_NOR_ is unknown!
   Area for cell type $_XOR_ is unknown!
   Area for cell type $_XNOR_ is unknown!
   Area for cell type $_ANDNOT_ is unknown!
   Area for cell type $_ORNOT_ is unknown!
   Area for cell type $_MUX_ is unknown!
   Area for cell type $_DFF_NN0_ is unknown!
   Area for cell type $_DFF_PN0_ is unknown!
   Area for cell type $_DFFE_NN0P_ is unknown!
   Area for cell type $_DFFE_PN0P_ is unknown!
   Area for cell type $_DFFE_PN1P_ is unknown!
   Area for cell type $_DLATCH_P_ is unknown!

