Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Sun Apr 21 09:23:56 2019
| Host         : A203-7 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file IP2SOC_Top_control_sets_placed.rpt
| Design       : IP2SOC_Top
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    77 |
| Unused register locations in slices containing registers |   288 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |             354 |          136 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |            1118 |          429 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------+--------------------------------------+---------------------------------------------+------------------+----------------+
|   Clock Signal   |             Enable Signal            |               Set/Reset Signal              | Slice Load Count | Bel Load Count |
+------------------+--------------------------------------+---------------------------------------------+------------------+----------------+
|  Clk_CPU_BUFG    | U_SCPU/inst_reg/instruction/E[0]     | U_7SEG/rst                                  |                1 |              1 |
|  U_7SEG/seg7_clk |                                      | U_7SEG/rst                                  |                1 |              3 |
|  clk_IBUF_BUFG   |                                      | U_SCPU/id_stage/rf/register_reg[1][9]_0[0]  |                2 |              6 |
|  Clk_CPU_BUFG    | U_SCPU/inst_reg/instruction/E[0]     | U_SCPU/mw_reg/AR[0]                         |                5 |              7 |
|  clk_IBUF_BUFG   | U_SCPU/em_reg/E[0]                   | U_SCPU/em_reg/mwmem_reg_0[0]                |                5 |              7 |
|  n_0_1696_BUFG   | U_SCPU/mw_reg/register_reg[30][0][0] | U_SCPU/id_stage/rf/register[24][21]_i_1_n_1 |                2 |              7 |
|  n_0_1696_BUFG   | U_SCPU/mw_reg/register_reg[28][0][0] | U_SCPU/id_stage/rf/register[24][21]_i_1_n_1 |                2 |              7 |
|  n_0_1696_BUFG   | U_SCPU/mw_reg/register_reg[31][0][0] | U_SCPU/id_stage/rf/register[24][21]_i_1_n_1 |                7 |              8 |
|  n_0_1696_BUFG   | U_SCPU/mw_reg/register_reg[29][0][0] | U_SCPU/id_stage/rf/register[24][21]_i_1_n_1 |                3 |              8 |
|  n_0_1696_BUFG   | U_SCPU/mw_reg/register_reg[7][0][0]  | U_SCPU/id_stage/rf/register[4][9]_i_1_n_1   |                3 |              9 |
|  n_0_1696_BUFG   | U_SCPU/mw_reg/register_reg[5][0][0]  | U_SCPU/id_stage/rf/register[4][9]_i_1_n_1   |                4 |              9 |
|  n_0_1696_BUFG   | U_SCPU/mw_reg/register_reg[3][0][0]  | U_SCPU/id_stage/rf/register[1][8]_i_2_n_1   |                3 |              9 |
|  n_0_1696_BUFG   | U_SCPU/mw_reg/E[0]                   | U_SCPU/id_stage/rf/register[1][8]_i_2_n_1   |                3 |              9 |
|  n_0_1696_BUFG   | U_SCPU/mw_reg/register_reg[6][0][0]  | U_SCPU/id_stage/rf/register[4][9]_i_1_n_1   |                4 |             10 |
|  n_0_1696_BUFG   | U_SCPU/mw_reg/register_reg[4][0][0]  | U_SCPU/id_stage/rf/register[4][9]_i_1_n_1   |                4 |             10 |
|  n_0_1696_BUFG   | U_SCPU/mw_reg/register_reg[2][0][0]  | U_SCPU/id_stage/rf/register[1][8]_i_2_n_1   |                3 |             10 |
|  n_0_1696_BUFG   | U_SCPU/mw_reg/register_reg[27][0][0] | U_SCPU/id_stage/rf/register[20][19]_i_1_n_1 |                2 |             10 |
|  n_0_1696_BUFG   | U_SCPU/mw_reg/register_reg[26][0][0] | U_SCPU/id_stage/rf/register[20][19]_i_1_n_1 |                2 |             10 |
|  n_0_1696_BUFG   | U_SCPU/mw_reg/register_reg[25][0][0] | U_SCPU/id_stage/rf/register[20][19]_i_1_n_1 |                3 |             10 |
|  n_0_1696_BUFG   | U_SCPU/mw_reg/register_reg[24][0][0] | U_SCPU/id_stage/rf/register[20][19]_i_1_n_1 |                2 |             10 |
|  n_0_1696_BUFG   | U_SCPU/mw_reg/register_reg[8][0][0]  | U_SCPU/id_stage/rf/register[8][11]_i_1_n_1  |                7 |             12 |
|  n_0_1696_BUFG   | U_SCPU/mw_reg/register_reg[9][0][0]  | U_SCPU/id_stage/rf/register[8][11]_i_1_n_1  |                8 |             12 |
|  clk_IBUF_BUFG   | U_SCPU/em_reg/E[0]                   | U_SCPU/de_reg/eb_reg[7]_0[0]                |                9 |             12 |
|  n_0_1696_BUFG   | U_SCPU/mw_reg/register_reg[10][0][0] | U_SCPU/id_stage/rf/register[8][11]_i_1_n_1  |                5 |             12 |
|  n_0_1696_BUFG   | U_SCPU/mw_reg/register_reg[11][0][0] | U_SCPU/id_stage/rf/register[8][11]_i_1_n_1  |                4 |             12 |
|  n_0_1696_BUFG   | U_SCPU/mw_reg/register_reg[22][0][0] | U_SCPU/id_stage/rf/register[16][16]_i_1_n_1 |                4 |             12 |
|  n_0_1696_BUFG   | U_SCPU/mw_reg/register_reg[20][0][0] | U_SCPU/id_stage/rf/register[16][16]_i_1_n_1 |                6 |             12 |
|  n_0_1696_BUFG   | U_SCPU/mw_reg/register_reg[23][0][0] | U_SCPU/id_stage/rf/register[16][16]_i_1_n_1 |                8 |             13 |
|  clk_IBUF_BUFG   | U_SCPU/em_reg/E[0]                   | U_SCPU/mw_reg/AR[0]                         |                6 |             13 |
|  n_0_1696_BUFG   | U_SCPU/mw_reg/register_reg[21][0][0] | U_SCPU/id_stage/rf/register[16][16]_i_1_n_1 |                4 |             13 |
|  n_0_1696_BUFG   | U_SCPU/mw_reg/register_reg[13][0][0] | U_SCPU/id_stage/rf/register[12][14]_i_1_n_1 |                5 |             14 |
|  n_0_1696_BUFG   | U_SCPU/mw_reg/register_reg[15][0][0] | U_SCPU/id_stage/rf/register[12][14]_i_1_n_1 |                6 |             14 |
|  n_0_1696_BUFG   | U_SCPU/mw_reg/register_reg[16][0][0] | U_SCPU/id_stage/rf/register[12][14]_i_1_n_1 |                4 |             15 |
|  n_0_1696_BUFG   | U_SCPU/mw_reg/register_reg[12][0][0] | U_SCPU/id_stage/rf/register[12][14]_i_1_n_1 |                4 |             15 |
|  n_0_1696_BUFG   | U_SCPU/mw_reg/register_reg[14][0][0] | U_SCPU/id_stage/rf/register[12][14]_i_1_n_1 |                5 |             15 |
|  n_0_1696_BUFG   | U_SCPU/mw_reg/register_reg[17][0][0] | U_SCPU/id_stage/rf/register[12][14]_i_1_n_1 |                8 |             15 |
|  n_0_1696_BUFG   | U_SCPU/mw_reg/register_reg[18][0][0] | U_SCPU/id_stage/rf/register[12][14]_i_1_n_1 |                4 |             15 |
|  n_0_1696_BUFG   | U_SCPU/mw_reg/register_reg[19][0][0] | U_SCPU/id_stage/rf/register[12][14]_i_1_n_1 |                2 |             15 |
|  n_0_1696_BUFG   | U_SCPU/mw_reg/register_reg[19][0][0] | U_SCPU/id_stage/rf/register[16][16]_i_1_n_1 |                4 |             17 |
|  n_0_1696_BUFG   | U_SCPU/mw_reg/register_reg[18][0][0] | U_SCPU/id_stage/rf/register[16][16]_i_1_n_1 |                4 |             17 |
|  n_0_1696_BUFG   | U_SCPU/mw_reg/register_reg[17][0][0] | U_SCPU/id_stage/rf/register[16][16]_i_1_n_1 |                3 |             17 |
|  n_0_1696_BUFG   | U_SCPU/mw_reg/register_reg[16][0][0] | U_SCPU/id_stage/rf/register[16][16]_i_1_n_1 |                5 |             17 |
|  n_0_1696_BUFG   | U_SCPU/mw_reg/register_reg[14][0][0] | U_SCPU/id_stage/rf/register[8][11]_i_1_n_1  |                4 |             17 |
|  n_0_1696_BUFG   | U_SCPU/mw_reg/register_reg[12][0][0] | U_SCPU/id_stage/rf/register[8][11]_i_1_n_1  |                3 |             17 |
|  n_0_1696_BUFG   | U_SCPU/mw_reg/register_reg[15][0][0] | U_SCPU/id_stage/rf/register[8][11]_i_1_n_1  |                4 |             18 |
|  n_0_1696_BUFG   | U_SCPU/mw_reg/register_reg[13][0][0] | U_SCPU/id_stage/rf/register[8][11]_i_1_n_1  |                4 |             18 |
|  n_0_1696_BUFG   | U_SCPU/mw_reg/register_reg[21][0][0] | U_SCPU/id_stage/rf/register[20][19]_i_1_n_1 |                7 |             19 |
|  n_0_1696_BUFG   | U_SCPU/mw_reg/register_reg[23][0][0] | U_SCPU/id_stage/rf/register[20][19]_i_1_n_1 |               11 |             19 |
|  n_0_1696_BUFG   | U_SCPU/mw_reg/register_reg[22][0][0] | U_SCPU/id_stage/rf/register[20][19]_i_1_n_1 |                5 |             20 |
|  n_0_1696_BUFG   | U_SCPU/mw_reg/register_reg[20][0][0] | U_SCPU/id_stage/rf/register[20][19]_i_1_n_1 |                8 |             20 |
|  clk_IBUF_BUFG   |                                      | U_SCPU/id_stage/rf/AR[0]                    |                5 |             20 |
|  n_0_1696_BUFG   | U_SCPU/mw_reg/register_reg[11][0][0] | U_SCPU/id_stage/rf/register[4][9]_i_1_n_1   |                4 |             20 |
|  n_0_1696_BUFG   | U_SCPU/mw_reg/register_reg[10][0][0] | U_SCPU/id_stage/rf/register[4][9]_i_1_n_1   |                7 |             20 |
|  n_0_1696_BUFG   | U_SCPU/mw_reg/register_reg[8][0][0]  | U_SCPU/id_stage/rf/register[4][9]_i_1_n_1   |               15 |             20 |
|  n_0_1696_BUFG   | U_SCPU/mw_reg/register_reg[9][0][0]  | U_SCPU/id_stage/rf/register[4][9]_i_1_n_1   |               12 |             20 |
|  n_0_1696_BUFG   | U_SCPU/mw_reg/register_reg[2][0][0]  | U_SCPU/id_stage/rf/register_reg[1][9]_0[0]  |               10 |             22 |
|  n_0_1696_BUFG   | U_SCPU/mw_reg/register_reg[24][0][0] | U_SCPU/id_stage/rf/register[24][21]_i_1_n_1 |                5 |             22 |
|  n_0_1696_BUFG   | U_SCPU/mw_reg/register_reg[25][0][0] | U_SCPU/id_stage/rf/register[24][21]_i_1_n_1 |                7 |             22 |
|  n_0_1696_BUFG   | U_SCPU/mw_reg/register_reg[26][0][0] | U_SCPU/id_stage/rf/register[24][21]_i_1_n_1 |                8 |             22 |
|  n_0_1696_BUFG   | U_SCPU/mw_reg/register_reg[27][0][0] | U_SCPU/id_stage/rf/register[24][21]_i_1_n_1 |                6 |             22 |
|  n_0_1696_BUFG   | U_SCPU/mw_reg/register_reg[4][0][0]  | U_SCPU/id_stage/rf/register[1][8]_i_2_n_1   |                7 |             22 |
|  n_0_1696_BUFG   | U_SCPU/mw_reg/register_reg[6][0][0]  | U_SCPU/id_stage/rf/register[1][8]_i_2_n_1   |               13 |             22 |
|  n_0_1696_BUFG   | U_SCPU/mw_reg/register_reg[3][0][0]  | U_SCPU/id_stage/rf/register_reg[1][9]_0[0]  |               13 |             23 |
|  n_0_1696_BUFG   | U_SCPU/mw_reg/register_reg[7][0][0]  | U_SCPU/id_stage/rf/register[1][8]_i_2_n_1   |               16 |             23 |
|  n_0_1696_BUFG   | U_SCPU/mw_reg/register_reg[5][0][0]  | U_SCPU/id_stage/rf/register[1][8]_i_2_n_1   |               12 |             23 |
|  n_0_1696_BUFG   | U_SCPU/mw_reg/E[0]                   | U_SCPU/id_stage/rf/register_reg[1][9]_0[0]  |                5 |             23 |
|  n_0_1696_BUFG   | U_SCPU/mw_reg/register_reg[29][0][0] | U_SCPU/id_stage/rf/AR[0]                    |                8 |             24 |
|  n_0_1696_BUFG   | U_SCPU/mw_reg/register_reg[31][0][0] | U_SCPU/id_stage/rf/AR[0]                    |               12 |             24 |
|  n_0_1696_BUFG   | U_SCPU/mw_reg/register_reg[28][0][0] | U_SCPU/id_stage/rf/AR[0]                    |               11 |             25 |
|  n_0_1696_BUFG   | U_SCPU/mw_reg/register_reg[30][0][0] | U_SCPU/id_stage/rf/AR[0]                    |                6 |             25 |
|  Clk_CPU_BUFG    | U_SCPU/inst_reg/instruction/E[0]     | U_SCPU/id_stage/rf/register_reg[1][9]_0[0]  |               16 |             42 |
|  Clk_CPU_BUFG    | U_SCPU/inst_reg/instruction/E[0]     | U_SCPU/em_reg/mwmem_reg_0[0]                |               17 |             44 |
|  clk_IBUF_BUFG   |                                      | U_7SEG/rst                                  |               24 |             54 |
|  Clk_CPU_BUFG    | U_SCPU/em_reg/ram_we                 |                                             |               16 |             64 |
|  Clk_CPU_BUFG    |                                      | U_SCPU/em_reg/mwmem_reg_0[0]                |               32 |             67 |
|  Clk_CPU_BUFG    |                                      | U_SCPU/mw_reg/AR[0]                         |               32 |             98 |
|  Clk_CPU_BUFG    |                                      | U_SCPU/de_reg/eb_reg[7]_0[0]                |               40 |            106 |
+------------------+--------------------------------------+---------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 3      |                     1 |
| 6      |                     1 |
| 7      |                     4 |
| 8      |                     2 |
| 9      |                     4 |
| 10     |                     7 |
| 12     |                     7 |
| 13     |                     3 |
| 14     |                     2 |
| 15     |                     6 |
| 16+    |                    39 |
+--------+-----------------------+


