<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file lserial_lserial.ncd.
Design name: top_lserial
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO3L-6900C
Package:     CABGA256
Performance: 5
Loading device for application trce from file 'xo3c6900.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.16.
Performance Hardware Data Status:   Preliminary    Version 37.5.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Fri Dec 29 18:33:16 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o lSerial_lSerial.twr -gui -msgset C:/pproj/lSerial/promote.xml lSerial_lSerial.ncd lSerial_lSerial.prf 
Design file:     lserial_lserial.ncd
Preference file: lserial_lserial.prf
Device,speed:    LCMXO3L-6900C,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<FONT COLOR=red><LI><A href='#par_twr_pref_0_0' Target='right'><FONT COLOR=red>FREQUENCY NET "sysclk_c" 347.464000 MHz (4096 errors)</FONT></A></LI>
</FONT>            4096 items scored, 4096 timing errors detected.
Warning:  72.333MHz is the maximum frequency for this preference.

Report Type:     based on TRACE automatically generated preferences
BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------


Derating parameters
-------------------
VCCIO Voltage:
                   3.300 V (Bank 0, defined by PAR)
                   3.300 V (Bank 1, defined by PAR)
                   3.300 V (Bank 2, defined by PAR)
                   3.300 V (Bank 3, defined by PAR)
                   3.300 V (Bank 4)
                   3.300 V (Bank 5)
                   2.500 V (Bank 6)
                   2.500 V (Bank 7)



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "sysclk_c" 347.464000 MHz ;
            4096 items scored, 4096 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 10.947ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              debCom_inst/recBuf_0[[4__2189  (from sysclk_c +)
   Destination:    FF         Data in        debCom_inst/bufferL2_5[[6__2033  (to sysclk_c +)

   Delay:              13.540ns  (21.3% logic, 78.7% route), 6 logic levels.

 Constraint Details:

     13.540ns physical path delay debCom_inst/SLICE_134 to debCom_inst/SLICE_85 exceeds
      2.878ns delay constraint less
      0.036ns skew and
      0.249ns CE_SET requirement (totaling 2.593ns) by 10.947ns

 Physical Path Details:

      Data path debCom_inst/SLICE_134 to debCom_inst/SLICE_85:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C15B.CLK to     R17C15B.Q1 debCom_inst/SLICE_134 (from sysclk_c)
ROUTE        35     3.357     R17C15B.Q1 to     R17C22A.A0 debCom_inst/recBuf_0_4
CTOF_DEL    ---     0.452     R17C22A.A0 to     R17C22A.F0 debCom_inst/SLICE_264
ROUTE         3     0.667     R17C22A.F0 to     R17C22A.C1 debCom_inst/n38
CTOF_DEL    ---     0.452     R17C22A.C1 to     R17C22A.F1 debCom_inst/SLICE_264
ROUTE         2     0.865     R17C22A.F1 to     R17C21D.A1 debCom_inst/n10841
CTOF_DEL    ---     0.452     R17C21D.A1 to     R17C21D.F1 debCom_inst/SLICE_262
ROUTE        40     2.089     R17C21D.F1 to     R15C22B.A1 debCom_inst/n2496
CTOOFX_DEL  ---     0.661     R15C22B.A1 to   R15C22B.OFX0 debCom_inst/i12831/SLICE_252
ROUTE         2     1.187   R15C22B.OFX0 to     R14C20A.B1 debCom_inst/n14122
CTOF_DEL    ---     0.452     R14C20A.B1 to     R14C20A.F1 debCom_inst/SLICE_321
ROUTE        14     2.497     R14C20A.F1 to     R21C17C.CE debCom_inst/sysclk_c_enable_79 (to sysclk_c)
                  --------
                   13.540   (21.3% logic, 78.7% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path sysclk to debCom_inst/SLICE_134:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     2.351       C8.PADDI to    R17C15B.CLK sysclk_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sysclk to debCom_inst/SLICE_85:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     2.315       C8.PADDI to    R21C17C.CLK sysclk_c
                  --------
                    2.315   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 10.947ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              debCom_inst/recBuf_0[[4__2189  (from sysclk_c +)
   Destination:    FF         Data in        debCom_inst/bufferL2_5[[0__2039  (to sysclk_c +)

   Delay:              13.540ns  (21.3% logic, 78.7% route), 6 logic levels.

 Constraint Details:

     13.540ns physical path delay debCom_inst/SLICE_134 to debCom_inst/SLICE_79 exceeds
      2.878ns delay constraint less
      0.036ns skew and
      0.249ns CE_SET requirement (totaling 2.593ns) by 10.947ns

 Physical Path Details:

      Data path debCom_inst/SLICE_134 to debCom_inst/SLICE_79:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C15B.CLK to     R17C15B.Q1 debCom_inst/SLICE_134 (from sysclk_c)
ROUTE        35     3.357     R17C15B.Q1 to     R17C22A.A0 debCom_inst/recBuf_0_4
CTOF_DEL    ---     0.452     R17C22A.A0 to     R17C22A.F0 debCom_inst/SLICE_264
ROUTE         3     0.667     R17C22A.F0 to     R17C22A.C1 debCom_inst/n38
CTOF_DEL    ---     0.452     R17C22A.C1 to     R17C22A.F1 debCom_inst/SLICE_264
ROUTE         2     0.865     R17C22A.F1 to     R17C21D.A1 debCom_inst/n10841
CTOF_DEL    ---     0.452     R17C21D.A1 to     R17C21D.F1 debCom_inst/SLICE_262
ROUTE        40     2.089     R17C21D.F1 to     R15C22B.A0 debCom_inst/n2496
CTOOFX_DEL  ---     0.661     R15C22B.A0 to   R15C22B.OFX0 debCom_inst/i12831/SLICE_252
ROUTE         2     1.187   R15C22B.OFX0 to     R14C20A.B1 debCom_inst/n14122
CTOF_DEL    ---     0.452     R14C20A.B1 to     R14C20A.F1 debCom_inst/SLICE_321
ROUTE        14     2.497     R14C20A.F1 to     R21C19C.CE debCom_inst/sysclk_c_enable_79 (to sysclk_c)
                  --------
                   13.540   (21.3% logic, 78.7% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path sysclk to debCom_inst/SLICE_134:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     2.351       C8.PADDI to    R17C15B.CLK sysclk_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sysclk to debCom_inst/SLICE_79:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     2.315       C8.PADDI to    R21C19C.CLK sysclk_c
                  --------
                    2.315   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 10.947ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              debCom_inst/recBuf_0[[4__2189  (from sysclk_c +)
   Destination:    FF         Data in        debCom_inst/bufferL2_2[[2__2061  (to sysclk_c +)

   Delay:              13.540ns  (21.3% logic, 78.7% route), 6 logic levels.

 Constraint Details:

     13.540ns physical path delay debCom_inst/SLICE_134 to debCom_inst/SLICE_67 exceeds
      2.878ns delay constraint less
      0.036ns skew and
      0.249ns CE_SET requirement (totaling 2.593ns) by 10.947ns

 Physical Path Details:

      Data path debCom_inst/SLICE_134 to debCom_inst/SLICE_67:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C15B.CLK to     R17C15B.Q1 debCom_inst/SLICE_134 (from sysclk_c)
ROUTE        35     3.357     R17C15B.Q1 to     R17C22A.A0 debCom_inst/recBuf_0_4
CTOF_DEL    ---     0.452     R17C22A.A0 to     R17C22A.F0 debCom_inst/SLICE_264
ROUTE         3     0.667     R17C22A.F0 to     R17C22A.C1 debCom_inst/n38
CTOF_DEL    ---     0.452     R17C22A.C1 to     R17C22A.F1 debCom_inst/SLICE_264
ROUTE         2     0.865     R17C22A.F1 to     R17C21D.A1 debCom_inst/n10841
CTOF_DEL    ---     0.452     R17C21D.A1 to     R17C21D.F1 debCom_inst/SLICE_262
ROUTE        40     2.089     R17C21D.F1 to     R15C22B.A0 debCom_inst/n2496
CTOOFX_DEL  ---     0.661     R15C22B.A0 to   R15C22B.OFX0 debCom_inst/i12831/SLICE_252
ROUTE         2     1.187   R15C22B.OFX0 to     R14C20A.B1 debCom_inst/n14122
CTOF_DEL    ---     0.452     R14C20A.B1 to     R14C20A.F1 debCom_inst/SLICE_321
ROUTE        14     2.497     R14C20A.F1 to     R21C20D.CE debCom_inst/sysclk_c_enable_79 (to sysclk_c)
                  --------
                   13.540   (21.3% logic, 78.7% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path sysclk to debCom_inst/SLICE_134:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     2.351       C8.PADDI to    R17C15B.CLK sysclk_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sysclk to debCom_inst/SLICE_67:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     2.315       C8.PADDI to    R21C20D.CLK sysclk_c
                  --------
                    2.315   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 10.947ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              debCom_inst/recBuf_0[[4__2189  (from sysclk_c +)
   Destination:    FF         Data in        debCom_inst/bufferL2_2[[2__2061  (to sysclk_c +)

   Delay:              13.540ns  (21.3% logic, 78.7% route), 6 logic levels.

 Constraint Details:

     13.540ns physical path delay debCom_inst/SLICE_134 to debCom_inst/SLICE_67 exceeds
      2.878ns delay constraint less
      0.036ns skew and
      0.249ns CE_SET requirement (totaling 2.593ns) by 10.947ns

 Physical Path Details:

      Data path debCom_inst/SLICE_134 to debCom_inst/SLICE_67:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C15B.CLK to     R17C15B.Q1 debCom_inst/SLICE_134 (from sysclk_c)
ROUTE        35     3.357     R17C15B.Q1 to     R17C22A.A0 debCom_inst/recBuf_0_4
CTOF_DEL    ---     0.452     R17C22A.A0 to     R17C22A.F0 debCom_inst/SLICE_264
ROUTE         3     0.667     R17C22A.F0 to     R17C22A.C1 debCom_inst/n38
CTOF_DEL    ---     0.452     R17C22A.C1 to     R17C22A.F1 debCom_inst/SLICE_264
ROUTE         2     0.865     R17C22A.F1 to     R17C21D.A1 debCom_inst/n10841
CTOF_DEL    ---     0.452     R17C21D.A1 to     R17C21D.F1 debCom_inst/SLICE_262
ROUTE        40     2.089     R17C21D.F1 to     R15C22B.A1 debCom_inst/n2496
CTOOFX_DEL  ---     0.661     R15C22B.A1 to   R15C22B.OFX0 debCom_inst/i12831/SLICE_252
ROUTE         2     1.187   R15C22B.OFX0 to     R14C20A.B1 debCom_inst/n14122
CTOF_DEL    ---     0.452     R14C20A.B1 to     R14C20A.F1 debCom_inst/SLICE_321
ROUTE        14     2.497     R14C20A.F1 to     R21C20D.CE debCom_inst/sysclk_c_enable_79 (to sysclk_c)
                  --------
                   13.540   (21.3% logic, 78.7% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path sysclk to debCom_inst/SLICE_134:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     2.351       C8.PADDI to    R17C15B.CLK sysclk_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sysclk to debCom_inst/SLICE_67:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     2.315       C8.PADDI to    R21C20D.CLK sysclk_c
                  --------
                    2.315   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 10.947ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              debCom_inst/recBuf_0[[4__2189  (from sysclk_c +)
   Destination:    FF         Data in        debCom_inst/bufferL2_6[[1__2030  (to sysclk_c +)

   Delay:              13.540ns  (21.3% logic, 78.7% route), 6 logic levels.

 Constraint Details:

     13.540ns physical path delay debCom_inst/SLICE_134 to debCom_inst/SLICE_87 exceeds
      2.878ns delay constraint less
      0.036ns skew and
      0.249ns CE_SET requirement (totaling 2.593ns) by 10.947ns

 Physical Path Details:

      Data path debCom_inst/SLICE_134 to debCom_inst/SLICE_87:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C15B.CLK to     R17C15B.Q1 debCom_inst/SLICE_134 (from sysclk_c)
ROUTE        35     3.357     R17C15B.Q1 to     R17C22A.A0 debCom_inst/recBuf_0_4
CTOF_DEL    ---     0.452     R17C22A.A0 to     R17C22A.F0 debCom_inst/SLICE_264
ROUTE         3     0.667     R17C22A.F0 to     R17C22A.C1 debCom_inst/n38
CTOF_DEL    ---     0.452     R17C22A.C1 to     R17C22A.F1 debCom_inst/SLICE_264
ROUTE         2     0.865     R17C22A.F1 to     R17C21D.A1 debCom_inst/n10841
CTOF_DEL    ---     0.452     R17C21D.A1 to     R17C21D.F1 debCom_inst/SLICE_262
ROUTE        40     2.089     R17C21D.F1 to     R15C22B.A0 debCom_inst/n2496
CTOOFX_DEL  ---     0.661     R15C22B.A0 to   R15C22B.OFX0 debCom_inst/i12831/SLICE_252
ROUTE         2     1.187   R15C22B.OFX0 to     R14C20A.B1 debCom_inst/n14122
CTOF_DEL    ---     0.452     R14C20A.B1 to     R14C20A.F1 debCom_inst/SLICE_321
ROUTE        14     2.497     R14C20A.F1 to     R21C17A.CE debCom_inst/sysclk_c_enable_79 (to sysclk_c)
                  --------
                   13.540   (21.3% logic, 78.7% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path sysclk to debCom_inst/SLICE_134:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     2.351       C8.PADDI to    R17C15B.CLK sysclk_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sysclk to debCom_inst/SLICE_87:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     2.315       C8.PADDI to    R21C17A.CLK sysclk_c
                  --------
                    2.315   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 10.947ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              debCom_inst/recBuf_0[[4__2189  (from sysclk_c +)
   Destination:    FF         Data in        debCom_inst/bufferL2_3[[3__2052  (to sysclk_c +)

   Delay:              13.540ns  (21.3% logic, 78.7% route), 6 logic levels.

 Constraint Details:

     13.540ns physical path delay debCom_inst/SLICE_134 to debCom_inst/SLICE_73 exceeds
      2.878ns delay constraint less
      0.036ns skew and
      0.249ns CE_SET requirement (totaling 2.593ns) by 10.947ns

 Physical Path Details:

      Data path debCom_inst/SLICE_134 to debCom_inst/SLICE_73:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C15B.CLK to     R17C15B.Q1 debCom_inst/SLICE_134 (from sysclk_c)
ROUTE        35     3.357     R17C15B.Q1 to     R17C22A.A0 debCom_inst/recBuf_0_4
CTOF_DEL    ---     0.452     R17C22A.A0 to     R17C22A.F0 debCom_inst/SLICE_264
ROUTE         3     0.667     R17C22A.F0 to     R17C22A.C1 debCom_inst/n38
CTOF_DEL    ---     0.452     R17C22A.C1 to     R17C22A.F1 debCom_inst/SLICE_264
ROUTE         2     0.865     R17C22A.F1 to     R17C21D.A1 debCom_inst/n10841
CTOF_DEL    ---     0.452     R17C21D.A1 to     R17C21D.F1 debCom_inst/SLICE_262
ROUTE        40     2.089     R17C21D.F1 to     R15C22B.A1 debCom_inst/n2496
CTOOFX_DEL  ---     0.661     R15C22B.A1 to   R15C22B.OFX0 debCom_inst/i12831/SLICE_252
ROUTE         2     1.187   R15C22B.OFX0 to     R14C20A.B1 debCom_inst/n14122
CTOF_DEL    ---     0.452     R14C20A.B1 to     R14C20A.F1 debCom_inst/SLICE_321
ROUTE        14     2.497     R14C20A.F1 to     R21C17B.CE debCom_inst/sysclk_c_enable_79 (to sysclk_c)
                  --------
                   13.540   (21.3% logic, 78.7% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path sysclk to debCom_inst/SLICE_134:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     2.351       C8.PADDI to    R17C15B.CLK sysclk_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sysclk to debCom_inst/SLICE_73:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     2.315       C8.PADDI to    R21C17B.CLK sysclk_c
                  --------
                    2.315   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 10.947ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              debCom_inst/recBuf_0[[4__2189  (from sysclk_c +)
   Destination:    FF         Data in        debCom_inst/bufferL2_5[[2__2037  (to sysclk_c +)

   Delay:              13.540ns  (21.3% logic, 78.7% route), 6 logic levels.

 Constraint Details:

     13.540ns physical path delay debCom_inst/SLICE_134 to debCom_inst/SLICE_81 exceeds
      2.878ns delay constraint less
      0.036ns skew and
      0.249ns CE_SET requirement (totaling 2.593ns) by 10.947ns

 Physical Path Details:

      Data path debCom_inst/SLICE_134 to debCom_inst/SLICE_81:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C15B.CLK to     R17C15B.Q1 debCom_inst/SLICE_134 (from sysclk_c)
ROUTE        35     3.357     R17C15B.Q1 to     R17C22A.A0 debCom_inst/recBuf_0_4
CTOF_DEL    ---     0.452     R17C22A.A0 to     R17C22A.F0 debCom_inst/SLICE_264
ROUTE         3     0.667     R17C22A.F0 to     R17C22A.C1 debCom_inst/n38
CTOF_DEL    ---     0.452     R17C22A.C1 to     R17C22A.F1 debCom_inst/SLICE_264
ROUTE         2     0.865     R17C22A.F1 to     R17C21D.A1 debCom_inst/n10841
CTOF_DEL    ---     0.452     R17C21D.A1 to     R17C21D.F1 debCom_inst/SLICE_262
ROUTE        40     2.089     R17C21D.F1 to     R15C22B.A0 debCom_inst/n2496
CTOOFX_DEL  ---     0.661     R15C22B.A0 to   R15C22B.OFX0 debCom_inst/i12831/SLICE_252
ROUTE         2     1.187   R15C22B.OFX0 to     R14C20A.B1 debCom_inst/n14122
CTOF_DEL    ---     0.452     R14C20A.B1 to     R14C20A.F1 debCom_inst/SLICE_321
ROUTE        14     2.497     R14C20A.F1 to     R21C18C.CE debCom_inst/sysclk_c_enable_79 (to sysclk_c)
                  --------
                   13.540   (21.3% logic, 78.7% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path sysclk to debCom_inst/SLICE_134:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     2.351       C8.PADDI to    R17C15B.CLK sysclk_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sysclk to debCom_inst/SLICE_81:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     2.315       C8.PADDI to    R21C18C.CLK sysclk_c
                  --------
                    2.315   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 10.947ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              debCom_inst/recBuf_0[[4__2189  (from sysclk_c +)
   Destination:    FF         Data in        debCom_inst/bufferL2_6[[1__2030  (to sysclk_c +)

   Delay:              13.540ns  (21.3% logic, 78.7% route), 6 logic levels.

 Constraint Details:

     13.540ns physical path delay debCom_inst/SLICE_134 to debCom_inst/SLICE_87 exceeds
      2.878ns delay constraint less
      0.036ns skew and
      0.249ns CE_SET requirement (totaling 2.593ns) by 10.947ns

 Physical Path Details:

      Data path debCom_inst/SLICE_134 to debCom_inst/SLICE_87:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C15B.CLK to     R17C15B.Q1 debCom_inst/SLICE_134 (from sysclk_c)
ROUTE        35     3.357     R17C15B.Q1 to     R17C22A.A0 debCom_inst/recBuf_0_4
CTOF_DEL    ---     0.452     R17C22A.A0 to     R17C22A.F0 debCom_inst/SLICE_264
ROUTE         3     0.667     R17C22A.F0 to     R17C22A.C1 debCom_inst/n38
CTOF_DEL    ---     0.452     R17C22A.C1 to     R17C22A.F1 debCom_inst/SLICE_264
ROUTE         2     0.865     R17C22A.F1 to     R17C21D.A1 debCom_inst/n10841
CTOF_DEL    ---     0.452     R17C21D.A1 to     R17C21D.F1 debCom_inst/SLICE_262
ROUTE        40     2.089     R17C21D.F1 to     R15C22B.A1 debCom_inst/n2496
CTOOFX_DEL  ---     0.661     R15C22B.A1 to   R15C22B.OFX0 debCom_inst/i12831/SLICE_252
ROUTE         2     1.187   R15C22B.OFX0 to     R14C20A.B1 debCom_inst/n14122
CTOF_DEL    ---     0.452     R14C20A.B1 to     R14C20A.F1 debCom_inst/SLICE_321
ROUTE        14     2.497     R14C20A.F1 to     R21C17A.CE debCom_inst/sysclk_c_enable_79 (to sysclk_c)
                  --------
                   13.540   (21.3% logic, 78.7% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path sysclk to debCom_inst/SLICE_134:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     2.351       C8.PADDI to    R17C15B.CLK sysclk_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sysclk to debCom_inst/SLICE_87:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     2.315       C8.PADDI to    R21C17A.CLK sysclk_c
                  --------
                    2.315   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 10.947ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              debCom_inst/recBuf_0[[4__2189  (from sysclk_c +)
   Destination:    FF         Data in        debCom_inst/bufferL2_5[[2__2037  (to sysclk_c +)

   Delay:              13.540ns  (21.3% logic, 78.7% route), 6 logic levels.

 Constraint Details:

     13.540ns physical path delay debCom_inst/SLICE_134 to debCom_inst/SLICE_81 exceeds
      2.878ns delay constraint less
      0.036ns skew and
      0.249ns CE_SET requirement (totaling 2.593ns) by 10.947ns

 Physical Path Details:

      Data path debCom_inst/SLICE_134 to debCom_inst/SLICE_81:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C15B.CLK to     R17C15B.Q1 debCom_inst/SLICE_134 (from sysclk_c)
ROUTE        35     3.357     R17C15B.Q1 to     R17C22A.A0 debCom_inst/recBuf_0_4
CTOF_DEL    ---     0.452     R17C22A.A0 to     R17C22A.F0 debCom_inst/SLICE_264
ROUTE         3     0.667     R17C22A.F0 to     R17C22A.C1 debCom_inst/n38
CTOF_DEL    ---     0.452     R17C22A.C1 to     R17C22A.F1 debCom_inst/SLICE_264
ROUTE         2     0.865     R17C22A.F1 to     R17C21D.A1 debCom_inst/n10841
CTOF_DEL    ---     0.452     R17C21D.A1 to     R17C21D.F1 debCom_inst/SLICE_262
ROUTE        40     2.089     R17C21D.F1 to     R15C22B.A1 debCom_inst/n2496
CTOOFX_DEL  ---     0.661     R15C22B.A1 to   R15C22B.OFX0 debCom_inst/i12831/SLICE_252
ROUTE         2     1.187   R15C22B.OFX0 to     R14C20A.B1 debCom_inst/n14122
CTOF_DEL    ---     0.452     R14C20A.B1 to     R14C20A.F1 debCom_inst/SLICE_321
ROUTE        14     2.497     R14C20A.F1 to     R21C18C.CE debCom_inst/sysclk_c_enable_79 (to sysclk_c)
                  --------
                   13.540   (21.3% logic, 78.7% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path sysclk to debCom_inst/SLICE_134:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     2.351       C8.PADDI to    R17C15B.CLK sysclk_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sysclk to debCom_inst/SLICE_81:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     2.315       C8.PADDI to    R21C18C.CLK sysclk_c
                  --------
                    2.315   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 10.947ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              debCom_inst/recBuf_0[[4__2189  (from sysclk_c +)
   Destination:    FF         Data in        debCom_inst/bufferL2_3[[3__2052  (to sysclk_c +)

   Delay:              13.540ns  (21.3% logic, 78.7% route), 6 logic levels.

 Constraint Details:

     13.540ns physical path delay debCom_inst/SLICE_134 to debCom_inst/SLICE_73 exceeds
      2.878ns delay constraint less
      0.036ns skew and
      0.249ns CE_SET requirement (totaling 2.593ns) by 10.947ns

 Physical Path Details:

      Data path debCom_inst/SLICE_134 to debCom_inst/SLICE_73:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C15B.CLK to     R17C15B.Q1 debCom_inst/SLICE_134 (from sysclk_c)
ROUTE        35     3.357     R17C15B.Q1 to     R17C22A.A0 debCom_inst/recBuf_0_4
CTOF_DEL    ---     0.452     R17C22A.A0 to     R17C22A.F0 debCom_inst/SLICE_264
ROUTE         3     0.667     R17C22A.F0 to     R17C22A.C1 debCom_inst/n38
CTOF_DEL    ---     0.452     R17C22A.C1 to     R17C22A.F1 debCom_inst/SLICE_264
ROUTE         2     0.865     R17C22A.F1 to     R17C21D.A1 debCom_inst/n10841
CTOF_DEL    ---     0.452     R17C21D.A1 to     R17C21D.F1 debCom_inst/SLICE_262
ROUTE        40     2.089     R17C21D.F1 to     R15C22B.A0 debCom_inst/n2496
CTOOFX_DEL  ---     0.661     R15C22B.A0 to   R15C22B.OFX0 debCom_inst/i12831/SLICE_252
ROUTE         2     1.187   R15C22B.OFX0 to     R14C20A.B1 debCom_inst/n14122
CTOF_DEL    ---     0.452     R14C20A.B1 to     R14C20A.F1 debCom_inst/SLICE_321
ROUTE        14     2.497     R14C20A.F1 to     R21C17B.CE debCom_inst/sysclk_c_enable_79 (to sysclk_c)
                  --------
                   13.540   (21.3% logic, 78.7% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path sysclk to debCom_inst/SLICE_134:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     2.351       C8.PADDI to    R17C15B.CLK sysclk_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sysclk to debCom_inst/SLICE_73:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     2.315       C8.PADDI to    R21C17B.CLK sysclk_c
                  --------
                    2.315   (0.0% logic, 100.0% route), 0 logic levels.

Warning:  72.333MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "sysclk_c" 347.464000 MHz |             |             |
;                                       |  347.464 MHz|   72.333 MHz|   6 *
                                        |             |             |
----------------------------------------------------------------------------


1 preference(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=debCom_inst/n14122">debCom_inst/n14122</a>                      |       2|    1179|     28.78%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=debCom_inst/n2496">debCom_inst/n2496</a>                       |      40|    1173|     28.64%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=debCom_inst/sysclk_c_enable_79">debCom_inst/sysclk_c_enable_79</a>          |      14|    1036|     25.29%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=debCom_inst/n2345">debCom_inst/n2345</a>                       |      51|    1024|     25.00%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=debCom_inst/n10841">debCom_inst/n10841</a>                      |       2|     874|     21.34%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=debCom_inst/n14199">debCom_inst/n14199</a>                      |       4|     726|     17.72%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=debCom_inst/n15">debCom_inst/n15</a>                         |      63|     696|     16.99%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=debCom_inst/n2146">debCom_inst/n2146</a>                       |      24|     589|     14.38%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=debCom_inst/recBuf_0_4">debCom_inst/recBuf_0_4</a>                  |      35|     564|     13.77%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=debCom_inst/recBuf_0_2">debCom_inst/recBuf_0_2</a>                  |      55|     448|     10.94%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=debCom_inst/n38">debCom_inst/n38</a>                         |       3|     447|     10.91%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=debCom_inst/n10_adj_1767">debCom_inst/n10_adj_1767</a>                |       1|     434|     10.60%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=debCom_inst/sysclk_c_enable_80">debCom_inst/sysclk_c_enable_80</a>          |      14|     434|     10.60%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=debCom_inst/recBuf_0_0">debCom_inst/recBuf_0_0</a>                  |      66|     424|     10.35%
                                        |        |        |
----------------------------------------------------------------------------


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: sysclk_c   Source: sysclk.PAD   Loads: 196
   Covered under: FREQUENCY NET "sysclk_c" 347.464000 MHz ;


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 4096  Score: 28508831
Cumulative negative slack: 28508831

Constraints cover 9251 paths, 1 nets, and 2662 connections (99.40% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Fri Dec 29 18:33:16 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o lSerial_lSerial.twr -gui -msgset C:/pproj/lSerial/promote.xml lSerial_lSerial.ncd lSerial_lSerial.prf 
Design file:     lserial_lserial.ncd
Preference file: lserial_lserial.prf
Device,speed:    LCMXO3L-6900C,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "sysclk_c" 347.464000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------


Derating parameters
-------------------
VCCIO Voltage:
                   3.300 V (Bank 0, defined by PAR)
                   3.300 V (Bank 1, defined by PAR)
                   3.300 V (Bank 2, defined by PAR)
                   3.300 V (Bank 3, defined by PAR)
                   3.300 V (Bank 4)
                   3.300 V (Bank 5)
                   2.500 V (Bank 6)
                   2.500 V (Bank 7)



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "sysclk_c" 347.464000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              debCom_inst/URT/UART_RX_INST/r_Rx_Data_R_49  (from sysclk_c +)
   Destination:    FF         Data in        debCom_inst/URT/UART_RX_INST/r_Rx_Data_50  (to sysclk_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay debCom_inst/SLICE_3 to debCom_inst/SLICE_3 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path debCom_inst/SLICE_3 to debCom_inst/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C18D.CLK to     R12C18D.Q1 debCom_inst/SLICE_3 (from sysclk_c)
ROUTE         1     0.152     R12C18D.Q1 to     R12C18D.M0 debCom_inst/URT/UART_RX_INST/r_Rx_Data_R (to sysclk_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path sysclk to debCom_inst/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     0.907       C8.PADDI to    R12C18D.CLK sysclk_c
                  --------
                    0.907   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sysclk to debCom_inst/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     0.907       C8.PADDI to    R12C18D.CLK sysclk_c
                  --------
                    0.907   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              debCom_inst/txSend_i6  (from sysclk_c +)
   Destination:    FF         Data in        debCom_inst/URT/UART_TX_INST/r_Tx_Data_i6  (to sysclk_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay debCom_inst/SLICE_196 to debCom_inst/SLICE_338 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path debCom_inst/SLICE_196 to debCom_inst/SLICE_338:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C16C.CLK to     R15C16C.Q0 debCom_inst/SLICE_196 (from sysclk_c)
ROUTE         1     0.152     R15C16C.Q0 to     R15C16B.M0 debCom_inst/txSend_6 (to sysclk_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path sysclk to debCom_inst/SLICE_196:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     0.907       C8.PADDI to    R15C16C.CLK sysclk_c
                  --------
                    0.907   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sysclk to debCom_inst/SLICE_338:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     0.907       C8.PADDI to    R15C16B.CLK sysclk_c
                  --------
                    0.907   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.309ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              debCom_inst/URT/UART_RX_INST/r_Rx_Data_50  (from sysclk_c +)
   Destination:    FF         Data in        debCom_inst/URT/UART_RX_INST/r_Rx_Byte_i4  (to sysclk_c +)

   Delay:               0.290ns  (45.9% logic, 54.1% route), 1 logic levels.

 Constraint Details:

      0.290ns physical path delay debCom_inst/SLICE_3 to debCom_inst/SLICE_0 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.309ns

 Physical Path Details:

      Data path debCom_inst/SLICE_3 to debCom_inst/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C18D.CLK to     R12C18D.Q0 debCom_inst/SLICE_3 (from sysclk_c)
ROUTE        12     0.157     R12C18D.Q0 to     R12C18B.M0 debCom_inst/URT/UART_RX_INST/r_Rx_Data (to sysclk_c)
                  --------
                    0.290   (45.9% logic, 54.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path sysclk to debCom_inst/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     0.907       C8.PADDI to    R12C18D.CLK sysclk_c
                  --------
                    0.907   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sysclk to debCom_inst/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     0.907       C8.PADDI to    R12C18B.CLK sysclk_c
                  --------
                    0.907   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.309ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              debCom_inst/URT/UART_RX_INST/r_Rx_Data_50  (from sysclk_c +)
   Destination:    FF         Data in        debCom_inst/URT/UART_RX_INST/r_Rx_Byte_i5  (to sysclk_c +)

   Delay:               0.290ns  (45.9% logic, 54.1% route), 1 logic levels.

 Constraint Details:

      0.290ns physical path delay debCom_inst/SLICE_3 to debCom_inst/SLICE_2 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.309ns

 Physical Path Details:

      Data path debCom_inst/SLICE_3 to debCom_inst/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C18D.CLK to     R12C18D.Q0 debCom_inst/SLICE_3 (from sysclk_c)
ROUTE        12     0.157     R12C18D.Q0 to     R12C18C.M0 debCom_inst/URT/UART_RX_INST/r_Rx_Data (to sysclk_c)
                  --------
                    0.290   (45.9% logic, 54.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path sysclk to debCom_inst/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     0.907       C8.PADDI to    R12C18D.CLK sysclk_c
                  --------
                    0.907   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sysclk to debCom_inst/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     0.907       C8.PADDI to    R12C18C.CLK sysclk_c
                  --------
                    0.907   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.309ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              debCom_inst/URT/UART_RX_INST/r_Rx_Data_50  (from sysclk_c +)
   Destination:    FF         Data in        debCom_inst/URT/UART_RX_INST/r_Rx_Byte_i3  (to sysclk_c +)

   Delay:               0.290ns  (45.9% logic, 54.1% route), 1 logic levels.

 Constraint Details:

      0.290ns physical path delay debCom_inst/SLICE_3 to debCom_inst/SLICE_1 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.309ns

 Physical Path Details:

      Data path debCom_inst/SLICE_3 to debCom_inst/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C18D.CLK to     R12C18D.Q0 debCom_inst/SLICE_3 (from sysclk_c)
ROUTE        12     0.157     R12C18D.Q0 to     R12C18A.M0 debCom_inst/URT/UART_RX_INST/r_Rx_Data (to sysclk_c)
                  --------
                    0.290   (45.9% logic, 54.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path sysclk to debCom_inst/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     0.907       C8.PADDI to    R12C18D.CLK sysclk_c
                  --------
                    0.907   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sysclk to debCom_inst/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     0.907       C8.PADDI to    R12C18A.CLK sysclk_c
                  --------
                    0.907   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.342ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              debCom_inst/URT/UART_RX_INST/r_SM_Main_i2  (from sysclk_c +)
   Destination:    FF         Data in        debCom_inst/URT/UART_RX_INST/r_SM_Main_i1  (to sysclk_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay debCom_inst/URT/UART_RX_INST/SLICE_20 to debCom_inst/URT/UART_RX_INST/SLICE_19 meets
     -0.057ns LSR_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.057ns) by 0.342ns

 Physical Path Details:

      Data path debCom_inst/URT/UART_RX_INST/SLICE_20 to debCom_inst/URT/UART_RX_INST/SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C20C.CLK to     R12C20C.Q0 debCom_inst/URT/UART_RX_INST/SLICE_20 (from sysclk_c)
ROUTE         9     0.152     R12C20C.Q0 to    R12C20A.LSR debCom_inst/URT/UART_RX_INST/r_SM_Main_2 (to sysclk_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path sysclk to debCom_inst/URT/UART_RX_INST/SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     0.907       C8.PADDI to    R12C20C.CLK sysclk_c
                  --------
                    0.907   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sysclk to debCom_inst/URT/UART_RX_INST/SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     0.907       C8.PADDI to    R12C20A.CLK sysclk_c
                  --------
                    0.907   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              debCom_inst/URT/UART_RX_INST/r_Clock_Count_3545__i4  (from sysclk_c +)
   Destination:    FF         Data in        debCom_inst/URT/UART_RX_INST/r_Clock_Count_3545__i4  (to sysclk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay debCom_inst/URT/UART_RX_INST/SLICE_12 to debCom_inst/URT/UART_RX_INST/SLICE_12 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path debCom_inst/URT/UART_RX_INST/SLICE_12 to debCom_inst/URT/UART_RX_INST/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C21C.CLK to     R12C21C.Q1 debCom_inst/URT/UART_RX_INST/SLICE_12 (from sysclk_c)
ROUTE         3     0.132     R12C21C.Q1 to     R12C21C.A1 debCom_inst/URT/UART_RX_INST/r_Clock_Count_4
CTOF_DEL    ---     0.101     R12C21C.A1 to     R12C21C.F1 debCom_inst/URT/UART_RX_INST/SLICE_12
ROUTE         1     0.000     R12C21C.F1 to    R12C21C.DI1 debCom_inst/URT/UART_RX_INST/n41 (to sysclk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path sysclk to debCom_inst/URT/UART_RX_INST/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     0.907       C8.PADDI to    R12C21C.CLK sysclk_c
                  --------
                    0.907   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sysclk to debCom_inst/URT/UART_RX_INST/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     0.907       C8.PADDI to    R12C21C.CLK sysclk_c
                  --------
                    0.907   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              debCom_inst/recBuf_2[[5__2172  (from sysclk_c +)
   Destination:    FF         Data in        debCom_inst/recBuf_2[[5__2172  (to sysclk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay debCom_inst/SLICE_149 to debCom_inst/SLICE_149 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path debCom_inst/SLICE_149 to debCom_inst/SLICE_149:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C14C.CLK to     R17C14C.Q0 debCom_inst/SLICE_149 (from sysclk_c)
ROUTE         2     0.132     R17C14C.Q0 to     R17C14C.A0 debCom_inst/recBuf_2_5
CTOF_DEL    ---     0.101     R17C14C.A0 to     R17C14C.F0 debCom_inst/SLICE_149
ROUTE         1     0.000     R17C14C.F0 to    R17C14C.DI0 debCom_inst/recBuf_12_7_N_75_21 (to sysclk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path sysclk to debCom_inst/SLICE_149:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     0.907       C8.PADDI to    R17C14C.CLK sysclk_c
                  --------
                    0.907   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sysclk to debCom_inst/SLICE_149:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     0.907       C8.PADDI to    R17C14C.CLK sysclk_c
                  --------
                    0.907   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              debCom_inst/URT/UART_TX_INST/r_Clock_Count_3543__i6  (from sysclk_c +)
   Destination:    FF         Data in        debCom_inst/URT/UART_TX_INST/r_Clock_Count_3543__i6  (to sysclk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay debCom_inst/URT/UART_TX_INST/SLICE_5 to debCom_inst/URT/UART_TX_INST/SLICE_5 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path debCom_inst/URT/UART_TX_INST/SLICE_5 to debCom_inst/URT/UART_TX_INST/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C16D.CLK to     R10C16D.Q1 debCom_inst/URT/UART_TX_INST/SLICE_5 (from sysclk_c)
ROUTE         2     0.132     R10C16D.Q1 to     R10C16D.A1 debCom_inst/URT/UART_TX_INST/r_Clock_Count_6
CTOF_DEL    ---     0.101     R10C16D.A1 to     R10C16D.F1 debCom_inst/URT/UART_TX_INST/SLICE_5
ROUTE         1     0.000     R10C16D.F1 to    R10C16D.DI1 debCom_inst/URT/UART_TX_INST/n39 (to sysclk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path sysclk to debCom_inst/URT/UART_TX_INST/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     0.907       C8.PADDI to    R10C16D.CLK sysclk_c
                  --------
                    0.907   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sysclk to debCom_inst/URT/UART_TX_INST/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     0.907       C8.PADDI to    R10C16D.CLK sysclk_c
                  --------
                    0.907   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              debCom_inst/URT/UART_RX_INST/r_Clock_Count_3545__i1  (from sysclk_c +)
   Destination:    FF         Data in        debCom_inst/URT/UART_RX_INST/r_Clock_Count_3545__i1  (to sysclk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay debCom_inst/URT/UART_RX_INST/SLICE_13 to debCom_inst/URT/UART_RX_INST/SLICE_13 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path debCom_inst/URT/UART_RX_INST/SLICE_13 to debCom_inst/URT/UART_RX_INST/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C21B.CLK to     R12C21B.Q0 debCom_inst/URT/UART_RX_INST/SLICE_13 (from sysclk_c)
ROUTE         3     0.132     R12C21B.Q0 to     R12C21B.A0 debCom_inst/URT/UART_RX_INST/r_Clock_Count_1
CTOF_DEL    ---     0.101     R12C21B.A0 to     R12C21B.F0 debCom_inst/URT/UART_RX_INST/SLICE_13
ROUTE         1     0.000     R12C21B.F0 to    R12C21B.DI0 debCom_inst/URT/UART_RX_INST/n44 (to sysclk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path sysclk to debCom_inst/URT/UART_RX_INST/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     0.907       C8.PADDI to    R12C21B.CLK sysclk_c
                  --------
                    0.907   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sysclk to debCom_inst/URT/UART_RX_INST/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     0.907       C8.PADDI to    R12C21B.CLK sysclk_c
                  --------
                    0.907   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "sysclk_c" 347.464000 MHz |             |             |
;                                       |     0.000 ns|     0.304 ns|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: sysclk_c   Source: sysclk.PAD   Loads: 196
   Covered under: FREQUENCY NET "sysclk_c" 347.464000 MHz ;


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 9251 paths, 1 nets, and 2662 connections (99.40% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 4096 (setup), 0 (hold)
Score: 28508831 (setup), 0 (hold)
Cumulative negative slack: 28508831 (28508831+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
