Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon May 29 10:42:01 2023
| Host         : DESKTOP-D8TMRAO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file mipsTEST_timing_summary_routed.rpt -pb mipsTEST_timing_summary_routed.pb -rpx mipsTEST_timing_summary_routed.rpx -warn_on_violation
| Design       : mipsTEST
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  32          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.590       -4.776                     14                  358        0.221        0.000                      0                  358        3.750        0.000                       0                   103  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.590       -4.776                     14                  358        0.221        0.000                      0                  358        3.750        0.000                       0                   103  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           14  Failing Endpoints,  Worst Slack       -0.590ns,  Total Violation       -4.776ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.221ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.590ns  (required time - arrival time)
  Source:                 instructionFetch/pcSignal_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instructionFetch/pcSignal_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.613ns  (logic 4.340ns (40.894%)  route 6.273ns (59.106%))
  Logic Levels:           18  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5 RAMD32=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.570     5.091    instructionFetch/CLK
    SLICE_X9Y1           FDRE                                         r  instructionFetch/pcSignal_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y1           FDRE (Prop_fdre_C_Q)         0.456     5.547 f  instructionFetch/pcSignal_reg[4]/Q
                         net (fo=2, routed)           0.798     6.345    instructionFetch/pcSignal_reg_rep[4]
    SLICE_X9Y2           LUT4 (Prop_lut4_I2_O)        0.124     6.469 f  instructionFetch/led_OBUF[10]_inst_i_2/O
                         net (fo=52, routed)          0.620     7.089    instructionFetch/led_OBUF[10]_inst_i_2_n_0
    SLICE_X7Y1           LUT5 (Prop_lut5_I0_O)        0.124     7.213 r  instructionFetch/reg_file_reg_r2_0_7_0_5_i_1/O
                         net (fo=19, routed)          0.995     8.208    decodeUnitt/regfile1/reg_file_reg_r2_0_7_0_5/ADDRB1
    SLICE_X6Y0           RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     8.360 r  decodeUnitt/regfile1/reg_file_reg_r2_0_7_0_5/RAMB/O
                         net (fo=4, routed)           0.518     8.878    instructionFetch/rd2[2]
    SLICE_X7Y1           LUT6 (Prop_lut6_I5_O)        0.348     9.226 r  instructionFetch/i__carry_i_6/O
                         net (fo=8, routed)           0.441     9.666    instructionFetch/pcSignal_reg[3]_3
    SLICE_X8Y1           LUT2 (Prop_lut2_I0_O)        0.124     9.790 r  instructionFetch/minusOp_carry_i_2/O
                         net (fo=1, routed)           0.000     9.790    executionUnitt/S[2]
    SLICE_X8Y1           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.170 r  executionUnitt/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.170    executionUnitt/minusOp_carry_n_0
    SLICE_X8Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.287 r  executionUnitt/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.287    executionUnitt/minusOp_carry__0_n_0
    SLICE_X8Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.404 r  executionUnitt/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.404    executionUnitt/minusOp_carry__1_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.727 f  executionUnitt/minusOp_carry__2/O[1]
                         net (fo=1, routed)           0.666    11.394    instructionFetch/data1[13]_alias
    SLICE_X11Y3          LUT6 (Prop_lut6_I5_O)        0.306    11.700 f  instructionFetch/reg_file_reg_r1_0_7_12_15_i_5_comp/O
                         net (fo=3, routed)           0.820    12.519    instructionFetch/reg_file_reg_r1_0_7_12_15_i_5_n_0
    SLICE_X9Y3           LUT6 (Prop_lut6_I2_O)        0.124    12.643 r  instructionFetch/pcSignal[7]_i_8_comp_1/O
                         net (fo=2, routed)           0.539    13.182    instructionFetch/pcSignal[7]_i_8_n_0
    SLICE_X6Y2           LUT6 (Prop_lut6_I2_O)        0.124    13.306 r  instructionFetch/pcSignal[7]_i_6_comp_1/O
                         net (fo=5, routed)           0.319    13.625    instructionFetch/pcSrc
    SLICE_X7Y3           LUT6 (Prop_lut6_I5_O)        0.124    13.749 r  instructionFetch/pcSignal[3]_i_7/O
                         net (fo=1, routed)           0.000    13.749    instructionFetch/pcSignal[3]_i_7_n_0
    SLICE_X7Y3           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.281 r  instructionFetch/pcSignal_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.281    instructionFetch/pcSignal_reg[3]_i_2_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.395 r  instructionFetch/pcSignal_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.395    instructionFetch/pcSignal_reg[7]_i_2_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.509 r  instructionFetch/pcSignal_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.509    instructionFetch/pcSignal_reg[11]_i_2_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.843 r  instructionFetch/pcSignal_reg[15]_i_4/O[1]
                         net (fo=1, routed)           0.558    15.401    instructionFetch/tempBrd[13]
    SLICE_X5Y5           LUT3 (Prop_lut3_I2_O)        0.303    15.704 r  instructionFetch/pcSignal[13]_i_1/O
                         net (fo=1, routed)           0.000    15.704    instructionFetch/pcPlusOne[13]
    SLICE_X5Y5           FDRE                                         r  instructionFetch/pcSignal_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.517    14.858    instructionFetch/CLK
    SLICE_X5Y5           FDRE                                         r  instructionFetch/pcSignal_reg[13]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X5Y5           FDRE (Setup_fdre_C_D)        0.031    15.114    instructionFetch/pcSignal_reg[13]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -15.704    
  -------------------------------------------------------------------
                         slack                                 -0.590    

Slack (VIOLATED) :        -0.573ns  (required time - arrival time)
  Source:                 instructionFetch/pcSignal_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instructionFetch/pcSignal_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.640ns  (logic 4.348ns (40.867%)  route 6.292ns (59.133%))
  Logic Levels:           18  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5 RAMD32=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.570     5.091    instructionFetch/CLK
    SLICE_X9Y1           FDRE                                         r  instructionFetch/pcSignal_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y1           FDRE (Prop_fdre_C_Q)         0.456     5.547 f  instructionFetch/pcSignal_reg[4]/Q
                         net (fo=2, routed)           0.798     6.345    instructionFetch/pcSignal_reg_rep[4]
    SLICE_X9Y2           LUT4 (Prop_lut4_I2_O)        0.124     6.469 f  instructionFetch/led_OBUF[10]_inst_i_2/O
                         net (fo=52, routed)          0.620     7.089    instructionFetch/led_OBUF[10]_inst_i_2_n_0
    SLICE_X7Y1           LUT5 (Prop_lut5_I0_O)        0.124     7.213 r  instructionFetch/reg_file_reg_r2_0_7_0_5_i_1/O
                         net (fo=19, routed)          0.995     8.208    decodeUnitt/regfile1/reg_file_reg_r2_0_7_0_5/ADDRB1
    SLICE_X6Y0           RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     8.360 r  decodeUnitt/regfile1/reg_file_reg_r2_0_7_0_5/RAMB/O
                         net (fo=4, routed)           0.518     8.878    instructionFetch/rd2[2]
    SLICE_X7Y1           LUT6 (Prop_lut6_I5_O)        0.348     9.226 r  instructionFetch/i__carry_i_6/O
                         net (fo=8, routed)           0.441     9.666    instructionFetch/pcSignal_reg[3]_3
    SLICE_X8Y1           LUT2 (Prop_lut2_I0_O)        0.124     9.790 r  instructionFetch/minusOp_carry_i_2/O
                         net (fo=1, routed)           0.000     9.790    executionUnitt/S[2]
    SLICE_X8Y1           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.170 r  executionUnitt/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.170    executionUnitt/minusOp_carry_n_0
    SLICE_X8Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.287 r  executionUnitt/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.287    executionUnitt/minusOp_carry__0_n_0
    SLICE_X8Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.404 r  executionUnitt/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.404    executionUnitt/minusOp_carry__1_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.727 f  executionUnitt/minusOp_carry__2/O[1]
                         net (fo=1, routed)           0.666    11.394    instructionFetch/data1[13]_alias
    SLICE_X11Y3          LUT6 (Prop_lut6_I5_O)        0.306    11.700 f  instructionFetch/reg_file_reg_r1_0_7_12_15_i_5_comp/O
                         net (fo=3, routed)           0.820    12.519    instructionFetch/reg_file_reg_r1_0_7_12_15_i_5_n_0
    SLICE_X9Y3           LUT6 (Prop_lut6_I2_O)        0.124    12.643 r  instructionFetch/pcSignal[7]_i_8_comp_1/O
                         net (fo=2, routed)           0.539    13.182    instructionFetch/pcSignal[7]_i_8_n_0
    SLICE_X6Y2           LUT6 (Prop_lut6_I2_O)        0.124    13.306 r  instructionFetch/pcSignal[7]_i_6_comp_1/O
                         net (fo=5, routed)           0.319    13.625    instructionFetch/pcSrc
    SLICE_X7Y3           LUT6 (Prop_lut6_I5_O)        0.124    13.749 r  instructionFetch/pcSignal[3]_i_7/O
                         net (fo=1, routed)           0.000    13.749    instructionFetch/pcSignal[3]_i_7_n_0
    SLICE_X7Y3           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.281 r  instructionFetch/pcSignal_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.281    instructionFetch/pcSignal_reg[3]_i_2_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.395 r  instructionFetch/pcSignal_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.395    instructionFetch/pcSignal_reg[7]_i_2_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.509 r  instructionFetch/pcSignal_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.509    instructionFetch/pcSignal_reg[11]_i_2_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.822 r  instructionFetch/pcSignal_reg[15]_i_4/O[3]
                         net (fo=1, routed)           0.577    15.399    instructionFetch/tempBrd[15]
    SLICE_X5Y5           LUT3 (Prop_lut3_I2_O)        0.332    15.731 r  instructionFetch/pcSignal[15]_i_3/O
                         net (fo=1, routed)           0.000    15.731    instructionFetch/pcPlusOne[15]
    SLICE_X5Y5           FDRE                                         r  instructionFetch/pcSignal_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.517    14.858    instructionFetch/CLK
    SLICE_X5Y5           FDRE                                         r  instructionFetch/pcSignal_reg[15]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X5Y5           FDRE (Setup_fdre_C_D)        0.075    15.158    instructionFetch/pcSignal_reg[15]
  -------------------------------------------------------------------
                         required time                         15.158    
                         arrival time                         -15.731    
  -------------------------------------------------------------------
                         slack                                 -0.573    

Slack (VIOLATED) :        -0.559ns  (required time - arrival time)
  Source:                 instructionFetch/pcSignal_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instructionFetch/pcSignal_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.528ns  (logic 4.016ns (38.144%)  route 6.512ns (61.856%))
  Logic Levels:           16  (CARRY4=6 LUT2=2 LUT4=1 LUT5=1 LUT6=5 RAMD32=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.570     5.091    instructionFetch/CLK
    SLICE_X9Y1           FDRE                                         r  instructionFetch/pcSignal_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y1           FDRE (Prop_fdre_C_Q)         0.456     5.547 f  instructionFetch/pcSignal_reg[4]/Q
                         net (fo=2, routed)           0.798     6.345    instructionFetch/pcSignal_reg_rep[4]
    SLICE_X9Y2           LUT4 (Prop_lut4_I2_O)        0.124     6.469 f  instructionFetch/led_OBUF[10]_inst_i_2/O
                         net (fo=52, routed)          0.620     7.089    instructionFetch/led_OBUF[10]_inst_i_2_n_0
    SLICE_X7Y1           LUT5 (Prop_lut5_I0_O)        0.124     7.213 r  instructionFetch/reg_file_reg_r2_0_7_0_5_i_1/O
                         net (fo=19, routed)          0.995     8.208    decodeUnitt/regfile1/reg_file_reg_r2_0_7_0_5/ADDRB1
    SLICE_X6Y0           RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     8.360 r  decodeUnitt/regfile1/reg_file_reg_r2_0_7_0_5/RAMB/O
                         net (fo=4, routed)           0.518     8.878    instructionFetch/rd2[2]
    SLICE_X7Y1           LUT6 (Prop_lut6_I5_O)        0.348     9.226 r  instructionFetch/i__carry_i_6/O
                         net (fo=8, routed)           0.441     9.666    instructionFetch/pcSignal_reg[3]_3
    SLICE_X8Y1           LUT2 (Prop_lut2_I0_O)        0.124     9.790 r  instructionFetch/minusOp_carry_i_2/O
                         net (fo=1, routed)           0.000     9.790    executionUnitt/S[2]
    SLICE_X8Y1           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.170 r  executionUnitt/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.170    executionUnitt/minusOp_carry_n_0
    SLICE_X8Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.287 r  executionUnitt/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.287    executionUnitt/minusOp_carry__0_n_0
    SLICE_X8Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.404 r  executionUnitt/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.404    executionUnitt/minusOp_carry__1_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.727 f  executionUnitt/minusOp_carry__2/O[1]
                         net (fo=1, routed)           0.666    11.394    instructionFetch/data1[13]_alias
    SLICE_X11Y3          LUT6 (Prop_lut6_I5_O)        0.306    11.700 f  instructionFetch/reg_file_reg_r1_0_7_12_15_i_5_comp/O
                         net (fo=3, routed)           0.820    12.519    instructionFetch/reg_file_reg_r1_0_7_12_15_i_5_n_0
    SLICE_X9Y3           LUT6 (Prop_lut6_I2_O)        0.124    12.643 r  instructionFetch/pcSignal[7]_i_8_comp_1/O
                         net (fo=2, routed)           0.539    13.182    instructionFetch/pcSignal[7]_i_8_n_0
    SLICE_X6Y2           LUT6 (Prop_lut6_I2_O)        0.124    13.306 r  instructionFetch/pcSignal[7]_i_6_comp_1/O
                         net (fo=5, routed)           0.319    13.625    instructionFetch/pcSrc
    SLICE_X7Y3           LUT6 (Prop_lut6_I5_O)        0.124    13.749 r  instructionFetch/pcSignal[3]_i_7/O
                         net (fo=1, routed)           0.000    13.749    instructionFetch/pcSignal[3]_i_7_n_0
    SLICE_X7Y3           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.281 r  instructionFetch/pcSignal_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.281    instructionFetch/pcSignal_reg[3]_i_2_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.520 r  instructionFetch/pcSignal_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.798    15.318    instructionFetch/tempBrd[6]
    SLICE_X9Y4           LUT2 (Prop_lut2_I0_O)        0.302    15.620 r  instructionFetch/pcSignal[6]_i_1/O
                         net (fo=1, routed)           0.000    15.620    instructionFetch/pcPlusOne_0[6]
    SLICE_X9Y4           FDRE                                         r  instructionFetch/pcSignal_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.450    14.791    instructionFetch/CLK
    SLICE_X9Y4           FDRE                                         r  instructionFetch/pcSignal_reg[6]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X9Y4           FDRE (Setup_fdre_C_D)        0.031    15.061    instructionFetch/pcSignal_reg[6]
  -------------------------------------------------------------------
                         required time                         15.061    
                         arrival time                         -15.620    
  -------------------------------------------------------------------
                         slack                                 -0.559    

Slack (VIOLATED) :        -0.558ns  (required time - arrival time)
  Source:                 instructionFetch/pcSignal_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instructionFetch/pcSignal_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.572ns  (logic 4.222ns (39.936%)  route 6.350ns (60.064%))
  Logic Levels:           17  (CARRY4=7 LUT2=2 LUT4=1 LUT5=1 LUT6=5 RAMD32=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.570     5.091    instructionFetch/CLK
    SLICE_X9Y1           FDRE                                         r  instructionFetch/pcSignal_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y1           FDRE (Prop_fdre_C_Q)         0.456     5.547 f  instructionFetch/pcSignal_reg[4]/Q
                         net (fo=2, routed)           0.798     6.345    instructionFetch/pcSignal_reg_rep[4]
    SLICE_X9Y2           LUT4 (Prop_lut4_I2_O)        0.124     6.469 f  instructionFetch/led_OBUF[10]_inst_i_2/O
                         net (fo=52, routed)          0.620     7.089    instructionFetch/led_OBUF[10]_inst_i_2_n_0
    SLICE_X7Y1           LUT5 (Prop_lut5_I0_O)        0.124     7.213 r  instructionFetch/reg_file_reg_r2_0_7_0_5_i_1/O
                         net (fo=19, routed)          0.995     8.208    decodeUnitt/regfile1/reg_file_reg_r2_0_7_0_5/ADDRB1
    SLICE_X6Y0           RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     8.360 r  decodeUnitt/regfile1/reg_file_reg_r2_0_7_0_5/RAMB/O
                         net (fo=4, routed)           0.518     8.878    instructionFetch/rd2[2]
    SLICE_X7Y1           LUT6 (Prop_lut6_I5_O)        0.348     9.226 r  instructionFetch/i__carry_i_6/O
                         net (fo=8, routed)           0.441     9.666    instructionFetch/pcSignal_reg[3]_3
    SLICE_X8Y1           LUT2 (Prop_lut2_I0_O)        0.124     9.790 r  instructionFetch/minusOp_carry_i_2/O
                         net (fo=1, routed)           0.000     9.790    executionUnitt/S[2]
    SLICE_X8Y1           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.170 r  executionUnitt/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.170    executionUnitt/minusOp_carry_n_0
    SLICE_X8Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.287 r  executionUnitt/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.287    executionUnitt/minusOp_carry__0_n_0
    SLICE_X8Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.404 r  executionUnitt/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.404    executionUnitt/minusOp_carry__1_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.727 f  executionUnitt/minusOp_carry__2/O[1]
                         net (fo=1, routed)           0.666    11.394    instructionFetch/data1[13]_alias
    SLICE_X11Y3          LUT6 (Prop_lut6_I5_O)        0.306    11.700 f  instructionFetch/reg_file_reg_r1_0_7_12_15_i_5_comp/O
                         net (fo=3, routed)           0.820    12.519    instructionFetch/reg_file_reg_r1_0_7_12_15_i_5_n_0
    SLICE_X9Y3           LUT6 (Prop_lut6_I2_O)        0.124    12.643 r  instructionFetch/pcSignal[7]_i_8_comp_1/O
                         net (fo=2, routed)           0.539    13.182    instructionFetch/pcSignal[7]_i_8_n_0
    SLICE_X6Y2           LUT6 (Prop_lut6_I2_O)        0.124    13.306 r  instructionFetch/pcSignal[7]_i_6_comp_1/O
                         net (fo=5, routed)           0.319    13.625    instructionFetch/pcSrc
    SLICE_X7Y3           LUT6 (Prop_lut6_I5_O)        0.124    13.749 r  instructionFetch/pcSignal[3]_i_7/O
                         net (fo=1, routed)           0.000    13.749    instructionFetch/pcSignal[3]_i_7_n_0
    SLICE_X7Y3           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.281 r  instructionFetch/pcSignal_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.281    instructionFetch/pcSignal_reg[3]_i_2_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.395 r  instructionFetch/pcSignal_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.395    instructionFetch/pcSignal_reg[7]_i_2_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.729 r  instructionFetch/pcSignal_reg[11]_i_2/O[1]
                         net (fo=1, routed)           0.635    15.364    instructionFetch/tempBrd[9]
    SLICE_X9Y4           LUT2 (Prop_lut2_I0_O)        0.299    15.663 r  instructionFetch/pcSignal[9]_i_1/O
                         net (fo=1, routed)           0.000    15.663    instructionFetch/pcPlusOne[9]
    SLICE_X9Y4           FDRE                                         r  instructionFetch/pcSignal_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.450    14.791    instructionFetch/CLK
    SLICE_X9Y4           FDRE                                         r  instructionFetch/pcSignal_reg[9]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X9Y4           FDRE (Setup_fdre_C_D)        0.075    15.105    instructionFetch/pcSignal_reg[9]
  -------------------------------------------------------------------
                         required time                         15.105    
                         arrival time                         -15.663    
  -------------------------------------------------------------------
                         slack                                 -0.558    

Slack (VIOLATED) :        -0.489ns  (required time - arrival time)
  Source:                 instructionFetch/pcSignal_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instructionFetch/pcSignal_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.555ns  (logic 4.270ns (40.454%)  route 6.285ns (59.546%))
  Logic Levels:           18  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5 RAMD32=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.570     5.091    instructionFetch/CLK
    SLICE_X9Y1           FDRE                                         r  instructionFetch/pcSignal_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y1           FDRE (Prop_fdre_C_Q)         0.456     5.547 f  instructionFetch/pcSignal_reg[4]/Q
                         net (fo=2, routed)           0.798     6.345    instructionFetch/pcSignal_reg_rep[4]
    SLICE_X9Y2           LUT4 (Prop_lut4_I2_O)        0.124     6.469 f  instructionFetch/led_OBUF[10]_inst_i_2/O
                         net (fo=52, routed)          0.620     7.089    instructionFetch/led_OBUF[10]_inst_i_2_n_0
    SLICE_X7Y1           LUT5 (Prop_lut5_I0_O)        0.124     7.213 r  instructionFetch/reg_file_reg_r2_0_7_0_5_i_1/O
                         net (fo=19, routed)          0.995     8.208    decodeUnitt/regfile1/reg_file_reg_r2_0_7_0_5/ADDRB1
    SLICE_X6Y0           RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     8.360 r  decodeUnitt/regfile1/reg_file_reg_r2_0_7_0_5/RAMB/O
                         net (fo=4, routed)           0.518     8.878    instructionFetch/rd2[2]
    SLICE_X7Y1           LUT6 (Prop_lut6_I5_O)        0.348     9.226 r  instructionFetch/i__carry_i_6/O
                         net (fo=8, routed)           0.441     9.666    instructionFetch/pcSignal_reg[3]_3
    SLICE_X8Y1           LUT2 (Prop_lut2_I0_O)        0.124     9.790 r  instructionFetch/minusOp_carry_i_2/O
                         net (fo=1, routed)           0.000     9.790    executionUnitt/S[2]
    SLICE_X8Y1           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.170 r  executionUnitt/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.170    executionUnitt/minusOp_carry_n_0
    SLICE_X8Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.287 r  executionUnitt/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.287    executionUnitt/minusOp_carry__0_n_0
    SLICE_X8Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.404 r  executionUnitt/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.404    executionUnitt/minusOp_carry__1_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.727 f  executionUnitt/minusOp_carry__2/O[1]
                         net (fo=1, routed)           0.666    11.394    instructionFetch/data1[13]_alias
    SLICE_X11Y3          LUT6 (Prop_lut6_I5_O)        0.306    11.700 f  instructionFetch/reg_file_reg_r1_0_7_12_15_i_5_comp/O
                         net (fo=3, routed)           0.820    12.519    instructionFetch/reg_file_reg_r1_0_7_12_15_i_5_n_0
    SLICE_X9Y3           LUT6 (Prop_lut6_I2_O)        0.124    12.643 r  instructionFetch/pcSignal[7]_i_8_comp_1/O
                         net (fo=2, routed)           0.539    13.182    instructionFetch/pcSignal[7]_i_8_n_0
    SLICE_X6Y2           LUT6 (Prop_lut6_I2_O)        0.124    13.306 r  instructionFetch/pcSignal[7]_i_6_comp_1/O
                         net (fo=5, routed)           0.319    13.625    instructionFetch/pcSrc
    SLICE_X7Y3           LUT6 (Prop_lut6_I5_O)        0.124    13.749 r  instructionFetch/pcSignal[3]_i_7/O
                         net (fo=1, routed)           0.000    13.749    instructionFetch/pcSignal[3]_i_7_n_0
    SLICE_X7Y3           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.281 r  instructionFetch/pcSignal_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.281    instructionFetch/pcSignal_reg[3]_i_2_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.395 r  instructionFetch/pcSignal_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.395    instructionFetch/pcSignal_reg[7]_i_2_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.509 r  instructionFetch/pcSignal_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.509    instructionFetch/pcSignal_reg[11]_i_2_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.748 r  instructionFetch/pcSignal_reg[15]_i_4/O[2]
                         net (fo=1, routed)           0.571    15.319    instructionFetch/tempBrd[14]
    SLICE_X5Y6           LUT3 (Prop_lut3_I2_O)        0.328    15.647 r  instructionFetch/pcSignal[14]_i_1/O
                         net (fo=1, routed)           0.000    15.647    instructionFetch/pcPlusOne[14]
    SLICE_X5Y6           FDRE                                         r  instructionFetch/pcSignal_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.517    14.858    instructionFetch/CLK
    SLICE_X5Y6           FDRE                                         r  instructionFetch/pcSignal_reg[14]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X5Y6           FDRE (Setup_fdre_C_D)        0.075    15.158    instructionFetch/pcSignal_reg[14]
  -------------------------------------------------------------------
                         required time                         15.158    
                         arrival time                         -15.647    
  -------------------------------------------------------------------
                         slack                                 -0.489    

Slack (VIOLATED) :        -0.469ns  (required time - arrival time)
  Source:                 instructionFetch/pcSignal_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instructionFetch/pcSignal_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.490ns  (logic 4.225ns (40.276%)  route 6.265ns (59.723%))
  Logic Levels:           18  (CARRY4=8 LUT2=2 LUT4=1 LUT5=1 LUT6=5 RAMD32=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.570     5.091    instructionFetch/CLK
    SLICE_X9Y1           FDRE                                         r  instructionFetch/pcSignal_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y1           FDRE (Prop_fdre_C_Q)         0.456     5.547 f  instructionFetch/pcSignal_reg[4]/Q
                         net (fo=2, routed)           0.798     6.345    instructionFetch/pcSignal_reg_rep[4]
    SLICE_X9Y2           LUT4 (Prop_lut4_I2_O)        0.124     6.469 f  instructionFetch/led_OBUF[10]_inst_i_2/O
                         net (fo=52, routed)          0.620     7.089    instructionFetch/led_OBUF[10]_inst_i_2_n_0
    SLICE_X7Y1           LUT5 (Prop_lut5_I0_O)        0.124     7.213 r  instructionFetch/reg_file_reg_r2_0_7_0_5_i_1/O
                         net (fo=19, routed)          0.995     8.208    decodeUnitt/regfile1/reg_file_reg_r2_0_7_0_5/ADDRB1
    SLICE_X6Y0           RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     8.360 r  decodeUnitt/regfile1/reg_file_reg_r2_0_7_0_5/RAMB/O
                         net (fo=4, routed)           0.518     8.878    instructionFetch/rd2[2]
    SLICE_X7Y1           LUT6 (Prop_lut6_I5_O)        0.348     9.226 r  instructionFetch/i__carry_i_6/O
                         net (fo=8, routed)           0.441     9.666    instructionFetch/pcSignal_reg[3]_3
    SLICE_X8Y1           LUT2 (Prop_lut2_I0_O)        0.124     9.790 r  instructionFetch/minusOp_carry_i_2/O
                         net (fo=1, routed)           0.000     9.790    executionUnitt/S[2]
    SLICE_X8Y1           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.170 r  executionUnitt/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.170    executionUnitt/minusOp_carry_n_0
    SLICE_X8Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.287 r  executionUnitt/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.287    executionUnitt/minusOp_carry__0_n_0
    SLICE_X8Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.404 r  executionUnitt/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.404    executionUnitt/minusOp_carry__1_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.727 f  executionUnitt/minusOp_carry__2/O[1]
                         net (fo=1, routed)           0.666    11.394    instructionFetch/data1[13]_alias
    SLICE_X11Y3          LUT6 (Prop_lut6_I5_O)        0.306    11.700 f  instructionFetch/reg_file_reg_r1_0_7_12_15_i_5_comp/O
                         net (fo=3, routed)           0.820    12.519    instructionFetch/reg_file_reg_r1_0_7_12_15_i_5_n_0
    SLICE_X9Y3           LUT6 (Prop_lut6_I2_O)        0.124    12.643 r  instructionFetch/pcSignal[7]_i_8_comp_1/O
                         net (fo=2, routed)           0.539    13.182    instructionFetch/pcSignal[7]_i_8_n_0
    SLICE_X6Y2           LUT6 (Prop_lut6_I2_O)        0.124    13.306 r  instructionFetch/pcSignal[7]_i_6_comp_1/O
                         net (fo=5, routed)           0.319    13.625    instructionFetch/pcSrc
    SLICE_X7Y3           LUT6 (Prop_lut6_I5_O)        0.124    13.749 r  instructionFetch/pcSignal[3]_i_7/O
                         net (fo=1, routed)           0.000    13.749    instructionFetch/pcSignal[3]_i_7_n_0
    SLICE_X7Y3           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.281 r  instructionFetch/pcSignal_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.281    instructionFetch/pcSignal_reg[3]_i_2_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.395 r  instructionFetch/pcSignal_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.395    instructionFetch/pcSignal_reg[7]_i_2_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.509 r  instructionFetch/pcSignal_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.509    instructionFetch/pcSignal_reg[11]_i_2_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.732 r  instructionFetch/pcSignal_reg[15]_i_4/O[0]
                         net (fo=1, routed)           0.550    15.282    instructionFetch/tempBrd[12]
    SLICE_X5Y6           LUT2 (Prop_lut2_I0_O)        0.299    15.581 r  instructionFetch/pcSignal[12]_i_1/O
                         net (fo=1, routed)           0.000    15.581    instructionFetch/pcPlusOne[12]
    SLICE_X5Y6           FDRE                                         r  instructionFetch/pcSignal_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.517    14.858    instructionFetch/CLK
    SLICE_X5Y6           FDRE                                         r  instructionFetch/pcSignal_reg[12]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X5Y6           FDRE (Setup_fdre_C_D)        0.029    15.112    instructionFetch/pcSignal_reg[12]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                         -15.581    
  -------------------------------------------------------------------
                         slack                                 -0.469    

Slack (VIOLATED) :        -0.405ns  (required time - arrival time)
  Source:                 instructionFetch/pcSignal_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instructionFetch/pcSignal_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.402ns  (logic 4.094ns (39.360%)  route 6.308ns (60.640%))
  Logic Levels:           16  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1 LUT6=6 RAMD32=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.570     5.091    instructionFetch/CLK
    SLICE_X9Y1           FDRE                                         r  instructionFetch/pcSignal_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y1           FDRE (Prop_fdre_C_Q)         0.456     5.547 f  instructionFetch/pcSignal_reg[4]/Q
                         net (fo=2, routed)           0.798     6.345    instructionFetch/pcSignal_reg_rep[4]
    SLICE_X9Y2           LUT4 (Prop_lut4_I2_O)        0.124     6.469 f  instructionFetch/led_OBUF[10]_inst_i_2/O
                         net (fo=52, routed)          0.620     7.089    instructionFetch/led_OBUF[10]_inst_i_2_n_0
    SLICE_X7Y1           LUT5 (Prop_lut5_I0_O)        0.124     7.213 r  instructionFetch/reg_file_reg_r2_0_7_0_5_i_1/O
                         net (fo=19, routed)          0.995     8.208    decodeUnitt/regfile1/reg_file_reg_r2_0_7_0_5/ADDRB1
    SLICE_X6Y0           RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     8.360 r  decodeUnitt/regfile1/reg_file_reg_r2_0_7_0_5/RAMB/O
                         net (fo=4, routed)           0.518     8.878    instructionFetch/rd2[2]
    SLICE_X7Y1           LUT6 (Prop_lut6_I5_O)        0.348     9.226 r  instructionFetch/i__carry_i_6/O
                         net (fo=8, routed)           0.441     9.666    instructionFetch/pcSignal_reg[3]_3
    SLICE_X8Y1           LUT2 (Prop_lut2_I0_O)        0.124     9.790 r  instructionFetch/minusOp_carry_i_2/O
                         net (fo=1, routed)           0.000     9.790    executionUnitt/S[2]
    SLICE_X8Y1           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.170 r  executionUnitt/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.170    executionUnitt/minusOp_carry_n_0
    SLICE_X8Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.287 r  executionUnitt/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.287    executionUnitt/minusOp_carry__0_n_0
    SLICE_X8Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.404 r  executionUnitt/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.404    executionUnitt/minusOp_carry__1_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.727 f  executionUnitt/minusOp_carry__2/O[1]
                         net (fo=1, routed)           0.666    11.394    instructionFetch/data1[13]_alias
    SLICE_X11Y3          LUT6 (Prop_lut6_I5_O)        0.306    11.700 f  instructionFetch/reg_file_reg_r1_0_7_12_15_i_5_comp/O
                         net (fo=3, routed)           0.820    12.519    instructionFetch/reg_file_reg_r1_0_7_12_15_i_5_n_0
    SLICE_X9Y3           LUT6 (Prop_lut6_I2_O)        0.124    12.643 r  instructionFetch/pcSignal[7]_i_8_comp_1/O
                         net (fo=2, routed)           0.539    13.182    instructionFetch/pcSignal[7]_i_8_n_0
    SLICE_X6Y2           LUT6 (Prop_lut6_I2_O)        0.124    13.306 r  instructionFetch/pcSignal[7]_i_6_comp_1/O
                         net (fo=5, routed)           0.319    13.625    instructionFetch/pcSrc
    SLICE_X7Y3           LUT6 (Prop_lut6_I5_O)        0.124    13.749 r  instructionFetch/pcSignal[3]_i_7/O
                         net (fo=1, routed)           0.000    13.749    instructionFetch/pcSignal[3]_i_7_n_0
    SLICE_X7Y3           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.281 r  instructionFetch/pcSignal_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.281    instructionFetch/pcSignal_reg[3]_i_2_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.594 r  instructionFetch/pcSignal_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.593    15.187    instructionFetch/tempBrd[7]
    SLICE_X9Y1           LUT6 (Prop_lut6_I5_O)        0.306    15.493 r  instructionFetch/pcSignal[7]_i_1/O
                         net (fo=1, routed)           0.000    15.493    instructionFetch/pcPlusOne_0[7]
    SLICE_X9Y1           FDRE                                         r  instructionFetch/pcSignal_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.451    14.792    instructionFetch/CLK
    SLICE_X9Y1           FDRE                                         r  instructionFetch/pcSignal_reg[7]/C
                         clock pessimism              0.299    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X9Y1           FDRE (Setup_fdre_C_D)        0.032    15.088    instructionFetch/pcSignal_reg[7]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                         -15.493    
  -------------------------------------------------------------------
                         slack                                 -0.405    

Slack (VIOLATED) :        -0.387ns  (required time - arrival time)
  Source:                 instructionFetch/pcSignal_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instructionFetch/pcSignal_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.357ns  (logic 4.112ns (39.704%)  route 6.245ns (60.296%))
  Logic Levels:           16  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1 LUT6=6 RAMD32=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.570     5.091    instructionFetch/CLK
    SLICE_X9Y1           FDRE                                         r  instructionFetch/pcSignal_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y1           FDRE (Prop_fdre_C_Q)         0.456     5.547 f  instructionFetch/pcSignal_reg[4]/Q
                         net (fo=2, routed)           0.798     6.345    instructionFetch/pcSignal_reg_rep[4]
    SLICE_X9Y2           LUT4 (Prop_lut4_I2_O)        0.124     6.469 f  instructionFetch/led_OBUF[10]_inst_i_2/O
                         net (fo=52, routed)          0.620     7.089    instructionFetch/led_OBUF[10]_inst_i_2_n_0
    SLICE_X7Y1           LUT5 (Prop_lut5_I0_O)        0.124     7.213 r  instructionFetch/reg_file_reg_r2_0_7_0_5_i_1/O
                         net (fo=19, routed)          0.995     8.208    decodeUnitt/regfile1/reg_file_reg_r2_0_7_0_5/ADDRB1
    SLICE_X6Y0           RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     8.360 r  decodeUnitt/regfile1/reg_file_reg_r2_0_7_0_5/RAMB/O
                         net (fo=4, routed)           0.518     8.878    instructionFetch/rd2[2]
    SLICE_X7Y1           LUT6 (Prop_lut6_I5_O)        0.348     9.226 r  instructionFetch/i__carry_i_6/O
                         net (fo=8, routed)           0.441     9.666    instructionFetch/pcSignal_reg[3]_3
    SLICE_X8Y1           LUT2 (Prop_lut2_I0_O)        0.124     9.790 r  instructionFetch/minusOp_carry_i_2/O
                         net (fo=1, routed)           0.000     9.790    executionUnitt/S[2]
    SLICE_X8Y1           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.170 r  executionUnitt/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.170    executionUnitt/minusOp_carry_n_0
    SLICE_X8Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.287 r  executionUnitt/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.287    executionUnitt/minusOp_carry__0_n_0
    SLICE_X8Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.404 r  executionUnitt/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.404    executionUnitt/minusOp_carry__1_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.727 f  executionUnitt/minusOp_carry__2/O[1]
                         net (fo=1, routed)           0.666    11.394    instructionFetch/data1[13]_alias
    SLICE_X11Y3          LUT6 (Prop_lut6_I5_O)        0.306    11.700 f  instructionFetch/reg_file_reg_r1_0_7_12_15_i_5_comp/O
                         net (fo=3, routed)           0.820    12.519    instructionFetch/reg_file_reg_r1_0_7_12_15_i_5_n_0
    SLICE_X9Y3           LUT6 (Prop_lut6_I2_O)        0.124    12.643 r  instructionFetch/pcSignal[7]_i_8_comp_1/O
                         net (fo=2, routed)           0.539    13.182    instructionFetch/pcSignal[7]_i_8_n_0
    SLICE_X6Y2           LUT6 (Prop_lut6_I2_O)        0.124    13.306 r  instructionFetch/pcSignal[7]_i_6_comp_1/O
                         net (fo=5, routed)           0.319    13.625    instructionFetch/pcSrc
    SLICE_X7Y3           LUT6 (Prop_lut6_I5_O)        0.124    13.749 r  instructionFetch/pcSignal[3]_i_7/O
                         net (fo=1, routed)           0.000    13.749    instructionFetch/pcSignal[3]_i_7_n_0
    SLICE_X7Y3           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.281 r  instructionFetch/pcSignal_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.281    instructionFetch/pcSignal_reg[3]_i_2_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.615 r  instructionFetch/pcSignal_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.530    15.145    instructionFetch/tempBrd[5]
    SLICE_X9Y3           LUT6 (Prop_lut6_I5_O)        0.303    15.448 r  instructionFetch/pcSignal[5]_i_1/O
                         net (fo=1, routed)           0.000    15.448    instructionFetch/pcPlusOne_0[5]
    SLICE_X9Y3           FDRE                                         r  instructionFetch/pcSignal_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.450    14.791    instructionFetch/CLK
    SLICE_X9Y3           FDRE                                         r  instructionFetch/pcSignal_reg[5]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X9Y3           FDRE (Setup_fdre_C_D)        0.031    15.061    instructionFetch/pcSignal_reg[5]
  -------------------------------------------------------------------
                         required time                         15.061    
                         arrival time                         -15.448    
  -------------------------------------------------------------------
                         slack                                 -0.387    

Slack (VIOLATED) :        -0.311ns  (required time - arrival time)
  Source:                 instructionFetch/pcSignal_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instructionFetch/pcSignal_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.305ns  (logic 3.996ns (38.778%)  route 6.309ns (61.222%))
  Logic Levels:           16  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1 LUT6=6 RAMD32=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.570     5.091    instructionFetch/CLK
    SLICE_X9Y1           FDRE                                         r  instructionFetch/pcSignal_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y1           FDRE (Prop_fdre_C_Q)         0.456     5.547 f  instructionFetch/pcSignal_reg[4]/Q
                         net (fo=2, routed)           0.798     6.345    instructionFetch/pcSignal_reg_rep[4]
    SLICE_X9Y2           LUT4 (Prop_lut4_I2_O)        0.124     6.469 f  instructionFetch/led_OBUF[10]_inst_i_2/O
                         net (fo=52, routed)          0.620     7.089    instructionFetch/led_OBUF[10]_inst_i_2_n_0
    SLICE_X7Y1           LUT5 (Prop_lut5_I0_O)        0.124     7.213 r  instructionFetch/reg_file_reg_r2_0_7_0_5_i_1/O
                         net (fo=19, routed)          0.995     8.208    decodeUnitt/regfile1/reg_file_reg_r2_0_7_0_5/ADDRB1
    SLICE_X6Y0           RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     8.360 r  decodeUnitt/regfile1/reg_file_reg_r2_0_7_0_5/RAMB/O
                         net (fo=4, routed)           0.518     8.878    instructionFetch/rd2[2]
    SLICE_X7Y1           LUT6 (Prop_lut6_I5_O)        0.348     9.226 r  instructionFetch/i__carry_i_6/O
                         net (fo=8, routed)           0.441     9.666    instructionFetch/pcSignal_reg[3]_3
    SLICE_X8Y1           LUT2 (Prop_lut2_I0_O)        0.124     9.790 r  instructionFetch/minusOp_carry_i_2/O
                         net (fo=1, routed)           0.000     9.790    executionUnitt/S[2]
    SLICE_X8Y1           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.170 r  executionUnitt/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.170    executionUnitt/minusOp_carry_n_0
    SLICE_X8Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.287 r  executionUnitt/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.287    executionUnitt/minusOp_carry__0_n_0
    SLICE_X8Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.404 r  executionUnitt/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.404    executionUnitt/minusOp_carry__1_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.727 f  executionUnitt/minusOp_carry__2/O[1]
                         net (fo=1, routed)           0.666    11.394    instructionFetch/data1[13]_alias
    SLICE_X11Y3          LUT6 (Prop_lut6_I5_O)        0.306    11.700 f  instructionFetch/reg_file_reg_r1_0_7_12_15_i_5_comp/O
                         net (fo=3, routed)           0.820    12.519    instructionFetch/reg_file_reg_r1_0_7_12_15_i_5_n_0
    SLICE_X9Y3           LUT6 (Prop_lut6_I2_O)        0.124    12.643 r  instructionFetch/pcSignal[7]_i_8_comp_1/O
                         net (fo=2, routed)           0.539    13.182    instructionFetch/pcSignal[7]_i_8_n_0
    SLICE_X6Y2           LUT6 (Prop_lut6_I2_O)        0.124    13.306 r  instructionFetch/pcSignal[7]_i_6_comp_1/O
                         net (fo=5, routed)           0.319    13.625    instructionFetch/pcSrc
    SLICE_X7Y3           LUT6 (Prop_lut6_I5_O)        0.124    13.749 r  instructionFetch/pcSignal[3]_i_7/O
                         net (fo=1, routed)           0.000    13.749    instructionFetch/pcSignal[3]_i_7_n_0
    SLICE_X7Y3           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.281 r  instructionFetch/pcSignal_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.281    instructionFetch/pcSignal_reg[3]_i_2_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.503 r  instructionFetch/pcSignal_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.594    15.097    instructionFetch/tempBrd[4]
    SLICE_X9Y1           LUT6 (Prop_lut6_I5_O)        0.299    15.396 r  instructionFetch/pcSignal[4]_i_1/O
                         net (fo=1, routed)           0.000    15.396    instructionFetch/pcPlusOne_0[4]
    SLICE_X9Y1           FDRE                                         r  instructionFetch/pcSignal_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.451    14.792    instructionFetch/CLK
    SLICE_X9Y1           FDRE                                         r  instructionFetch/pcSignal_reg[4]/C
                         clock pessimism              0.299    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X9Y1           FDRE (Setup_fdre_C_D)        0.029    15.085    instructionFetch/pcSignal_reg[4]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                         -15.396    
  -------------------------------------------------------------------
                         slack                                 -0.311    

Slack (VIOLATED) :        -0.193ns  (required time - arrival time)
  Source:                 instructionFetch/pcSignal_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instructionFetch/pcSignal_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.213ns  (logic 4.208ns (41.201%)  route 6.005ns (58.799%))
  Logic Levels:           17  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1 LUT6=6 RAMD32=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.570     5.091    instructionFetch/CLK
    SLICE_X9Y1           FDRE                                         r  instructionFetch/pcSignal_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y1           FDRE (Prop_fdre_C_Q)         0.456     5.547 f  instructionFetch/pcSignal_reg[4]/Q
                         net (fo=2, routed)           0.798     6.345    instructionFetch/pcSignal_reg_rep[4]
    SLICE_X9Y2           LUT4 (Prop_lut4_I2_O)        0.124     6.469 f  instructionFetch/led_OBUF[10]_inst_i_2/O
                         net (fo=52, routed)          0.620     7.089    instructionFetch/led_OBUF[10]_inst_i_2_n_0
    SLICE_X7Y1           LUT5 (Prop_lut5_I0_O)        0.124     7.213 r  instructionFetch/reg_file_reg_r2_0_7_0_5_i_1/O
                         net (fo=19, routed)          0.995     8.208    decodeUnitt/regfile1/reg_file_reg_r2_0_7_0_5/ADDRB1
    SLICE_X6Y0           RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     8.360 r  decodeUnitt/regfile1/reg_file_reg_r2_0_7_0_5/RAMB/O
                         net (fo=4, routed)           0.518     8.878    instructionFetch/rd2[2]
    SLICE_X7Y1           LUT6 (Prop_lut6_I5_O)        0.348     9.226 r  instructionFetch/i__carry_i_6/O
                         net (fo=8, routed)           0.441     9.666    instructionFetch/pcSignal_reg[3]_3
    SLICE_X8Y1           LUT2 (Prop_lut2_I0_O)        0.124     9.790 r  instructionFetch/minusOp_carry_i_2/O
                         net (fo=1, routed)           0.000     9.790    executionUnitt/S[2]
    SLICE_X8Y1           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.170 r  executionUnitt/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.170    executionUnitt/minusOp_carry_n_0
    SLICE_X8Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.287 r  executionUnitt/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.287    executionUnitt/minusOp_carry__0_n_0
    SLICE_X8Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.404 r  executionUnitt/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.404    executionUnitt/minusOp_carry__1_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.727 f  executionUnitt/minusOp_carry__2/O[1]
                         net (fo=1, routed)           0.666    11.394    instructionFetch/data1[13]_alias
    SLICE_X11Y3          LUT6 (Prop_lut6_I5_O)        0.306    11.700 f  instructionFetch/reg_file_reg_r1_0_7_12_15_i_5_comp/O
                         net (fo=3, routed)           0.820    12.519    instructionFetch/reg_file_reg_r1_0_7_12_15_i_5_n_0
    SLICE_X9Y3           LUT6 (Prop_lut6_I2_O)        0.124    12.643 r  instructionFetch/pcSignal[7]_i_8_comp_1/O
                         net (fo=2, routed)           0.539    13.182    instructionFetch/pcSignal[7]_i_8_n_0
    SLICE_X6Y2           LUT6 (Prop_lut6_I2_O)        0.124    13.306 r  instructionFetch/pcSignal[7]_i_6_comp_1/O
                         net (fo=5, routed)           0.319    13.625    instructionFetch/pcSrc
    SLICE_X7Y3           LUT6 (Prop_lut6_I5_O)        0.124    13.749 r  instructionFetch/pcSignal[3]_i_7/O
                         net (fo=1, routed)           0.000    13.749    instructionFetch/pcSignal[3]_i_7_n_0
    SLICE_X7Y3           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.281 r  instructionFetch/pcSignal_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.281    instructionFetch/pcSignal_reg[3]_i_2_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.395 r  instructionFetch/pcSignal_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.395    instructionFetch/pcSignal_reg[7]_i_2_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.708 r  instructionFetch/pcSignal_reg[11]_i_2/O[3]
                         net (fo=1, routed)           0.291    14.999    instructionFetch/tempBrd[11]
    SLICE_X5Y5           LUT6 (Prop_lut6_I5_O)        0.306    15.305 r  instructionFetch/pcSignal[11]_i_1/O
                         net (fo=1, routed)           0.000    15.305    instructionFetch/pcPlusOne[11]
    SLICE_X5Y5           FDRE                                         r  instructionFetch/pcSignal_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.517    14.858    instructionFetch/CLK
    SLICE_X5Y5           FDRE                                         r  instructionFetch/pcSignal_reg[11]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X5Y5           FDRE (Setup_fdre_C_D)        0.029    15.112    instructionFetch/pcSignal_reg[11]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                         -15.305    
  -------------------------------------------------------------------
                         slack                                 -0.193    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 mpg2/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpg2/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.654%)  route 0.155ns (52.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.596     1.479    mpg2/CLK
    SLICE_X1Y0           FDRE                                         r  mpg2/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDRE (Prop_fdre_C_Q)         0.141     1.620 r  mpg2/Q1_reg/Q
                         net (fo=1, routed)           0.155     1.775    mpg2/Q1_reg_n_0
    SLICE_X2Y0           FDRE                                         r  mpg2/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.867     1.994    mpg2/CLK
    SLICE_X2Y0           FDRE                                         r  mpg2/Q2_reg/C
                         clock pessimism             -0.499     1.495    
    SLICE_X2Y0           FDRE (Hold_fdre_C_D)         0.059     1.554    mpg2/Q2_reg
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 mpg1/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpg1/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.461%)  route 0.176ns (55.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.596     1.479    mpg1/CLK
    SLICE_X1Y0           FDRE                                         r  mpg1/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDRE (Prop_fdre_C_Q)         0.141     1.620 r  mpg1/Q1_reg/Q
                         net (fo=1, routed)           0.176     1.796    mpg1/Q1
    SLICE_X0Y0           FDRE                                         r  mpg1/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.867     1.994    mpg1/CLK
    SLICE_X0Y0           FDRE                                         r  mpg1/Q2_reg/C
                         clock pessimism             -0.502     1.492    
    SLICE_X0Y0           FDRE (Hold_fdre_C_D)         0.075     1.567    mpg1/Q2_reg
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 mpg2/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpg2/Q3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.164ns (50.716%)  route 0.159ns (49.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.596     1.479    mpg2/CLK
    SLICE_X2Y0           FDRE                                         r  mpg2/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDRE (Prop_fdre_C_Q)         0.164     1.643 r  mpg2/Q2_reg/Q
                         net (fo=2, routed)           0.159     1.802    mpg2/Q2
    SLICE_X1Y3           FDRE                                         r  mpg2/Q3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.866     1.993    mpg2/CLK
    SLICE_X1Y3           FDRE                                         r  mpg2/Q3_reg/C
                         clock pessimism             -0.499     1.494    
    SLICE_X1Y3           FDRE (Hold_fdre_C_D)         0.070     1.564    mpg2/Q3_reg
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 mpg1/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpg1/Q3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.640%)  route 0.135ns (51.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.596     1.479    mpg1/CLK
    SLICE_X0Y0           FDRE                                         r  mpg1/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDRE (Prop_fdre_C_Q)         0.128     1.607 r  mpg1/Q2_reg/Q
                         net (fo=2, routed)           0.135     1.742    mpg1/Q2
    SLICE_X0Y0           FDRE                                         r  mpg1/Q3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.867     1.994    mpg1/CLK
    SLICE_X0Y0           FDRE                                         r  mpg1/Q3_reg/C
                         clock pessimism             -0.515     1.479    
    SLICE_X0Y0           FDRE (Hold_fdre_C_D)         0.017     1.496    mpg1/Q3_reg
  -------------------------------------------------------------------
                         required time                         -1.496    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 instructionFetch/pcSignal_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instructionFetch/pcSignal_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.186ns (46.969%)  route 0.210ns (53.031%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.594     1.477    instructionFetch/CLK
    SLICE_X7Y2           FDRE                                         r  instructionFetch/pcSignal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDRE (Prop_fdre_C_Q)         0.141     1.618 f  instructionFetch/pcSignal_reg[2]/Q
                         net (fo=58, routed)          0.210     1.828    instructionFetch/pcSignal_reg_rep[2]
    SLICE_X6Y2           LUT6 (Prop_lut6_I1_O)        0.045     1.873 r  instructionFetch/pcSignal[3]_i_1/O
                         net (fo=1, routed)           0.000     1.873    instructionFetch/pcPlusOne_0[3]
    SLICE_X6Y2           FDRE                                         r  instructionFetch/pcSignal_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.865     1.992    instructionFetch/CLK
    SLICE_X6Y2           FDRE                                         r  instructionFetch/pcSignal_reg[3]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X6Y2           FDRE (Hold_fdre_C_D)         0.120     1.610    instructionFetch/pcSignal_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 mpg1/count_int_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpg1/count_int_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.596     1.479    mpg1/CLK
    SLICE_X0Y2           FDRE                                         r  mpg1/count_int_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.141     1.620 r  mpg1/count_int_reg[10]/Q
                         net (fo=2, routed)           0.133     1.753    mpg1/output/cnt_reg[10]
    SLICE_X0Y2           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.864 r  mpg1/count_int_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.864    mpg1/count_int_reg[8]_i_1_n_5
    SLICE_X0Y2           FDRE                                         r  mpg1/count_int_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.867     1.994    mpg1/CLK
    SLICE_X0Y2           FDRE                                         r  mpg1/count_int_reg[10]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X0Y2           FDRE (Hold_fdre_C_D)         0.105     1.584    mpg1/count_int_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 mpg1/count_int_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpg1/count_int_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.596     1.479    mpg1/CLK
    SLICE_X0Y1           FDRE                                         r  mpg1/count_int_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.141     1.620 r  mpg1/count_int_reg[6]/Q
                         net (fo=2, routed)           0.133     1.753    mpg1/output/cnt_reg[6]
    SLICE_X0Y1           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.864 r  mpg1/count_int_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.864    mpg1/count_int_reg[4]_i_1_n_5
    SLICE_X0Y1           FDRE                                         r  mpg1/count_int_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.867     1.994    mpg1/CLK
    SLICE_X0Y1           FDRE                                         r  mpg1/count_int_reg[6]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X0Y1           FDRE (Hold_fdre_C_D)         0.105     1.584    mpg1/count_int_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 mpg1/count_int_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpg1/count_int_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.252ns (63.110%)  route 0.147ns (36.890%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.595     1.478    mpg1/CLK
    SLICE_X0Y3           FDRE                                         r  mpg1/count_int_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  mpg1/count_int_reg[14]/Q
                         net (fo=18, routed)          0.147     1.766    mpg1/sel[0]
    SLICE_X0Y3           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.877 r  mpg1/count_int_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.877    mpg1/count_int_reg[12]_i_1_n_5
    SLICE_X0Y3           FDRE                                         r  mpg1/count_int_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.866     1.993    mpg1/CLK
    SLICE_X0Y3           FDRE                                         r  mpg1/count_int_reg[14]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X0Y3           FDRE (Hold_fdre_C_D)         0.105     1.583    mpg1/count_int_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 mpg1/count_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpg1/count_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.252ns (60.945%)  route 0.161ns (39.055%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.596     1.479    mpg1/CLK
    SLICE_X0Y0           FDRE                                         r  mpg1/count_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDRE (Prop_fdre_C_Q)         0.141     1.620 r  mpg1/count_int_reg[2]/Q
                         net (fo=2, routed)           0.161     1.782    mpg1/output/cnt_reg[2]
    SLICE_X0Y0           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.893 r  mpg1/count_int_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.893    mpg1/count_int_reg[0]_i_1_n_5
    SLICE_X0Y0           FDRE                                         r  mpg1/count_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.867     1.994    mpg1/CLK
    SLICE_X0Y0           FDRE                                         r  mpg1/count_int_reg[2]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X0Y0           FDRE (Hold_fdre_C_D)         0.105     1.584    mpg1/count_int_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 mpg1/count_int_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpg1/count_int_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.596     1.479    mpg1/CLK
    SLICE_X0Y2           FDRE                                         r  mpg1/count_int_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.141     1.620 r  mpg1/count_int_reg[10]/Q
                         net (fo=2, routed)           0.133     1.753    mpg1/output/cnt_reg[10]
    SLICE_X0Y2           CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.897 r  mpg1/count_int_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.897    mpg1/count_int_reg[8]_i_1_n_4
    SLICE_X0Y2           FDRE                                         r  mpg1/count_int_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.867     1.994    mpg1/CLK
    SLICE_X0Y2           FDRE                                         r  mpg1/count_int_reg[11]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X0Y2           FDRE (Hold_fdre_C_D)         0.105     1.584    mpg1/count_int_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y1     instructionFetch/pcSignal_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X5Y5     instructionFetch/pcSignal_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X5Y5     instructionFetch/pcSignal_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X5Y6     instructionFetch/pcSignal_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X5Y5     instructionFetch/pcSignal_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X5Y6     instructionFetch/pcSignal_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X5Y5     instructionFetch/pcSignal_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X9Y1     instructionFetch/pcSignal_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X7Y2     instructionFetch/pcSignal_reg[2]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y1     decodeUnitt/regfile1/reg_file_reg_r1_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y1     decodeUnitt/regfile1/reg_file_reg_r1_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y1     decodeUnitt/regfile1/reg_file_reg_r1_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y1     decodeUnitt/regfile1/reg_file_reg_r1_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y1     decodeUnitt/regfile1/reg_file_reg_r1_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y1     decodeUnitt/regfile1/reg_file_reg_r1_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y1     decodeUnitt/regfile1/reg_file_reg_r1_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y1     decodeUnitt/regfile1/reg_file_reg_r1_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y1     decodeUnitt/regfile1/reg_file_reg_r1_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y1     decodeUnitt/regfile1/reg_file_reg_r1_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y1     decodeUnitt/regfile1/reg_file_reg_r1_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y1     decodeUnitt/regfile1/reg_file_reg_r1_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y1     decodeUnitt/regfile1/reg_file_reg_r1_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y1     decodeUnitt/regfile1/reg_file_reg_r1_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y1     decodeUnitt/regfile1/reg_file_reg_r1_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y1     decodeUnitt/regfile1/reg_file_reg_r1_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y1     decodeUnitt/regfile1/reg_file_reg_r1_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y1     decodeUnitt/regfile1/reg_file_reg_r1_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y1     decodeUnitt/regfile1/reg_file_reg_r1_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y1     decodeUnitt/regfile1/reg_file_reg_r1_0_7_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.138ns  (logic 5.837ns (38.561%)  route 9.301ns (61.439%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=34, routed)          1.964     3.426    decodeUnitt/regfile1/sw_IBUF[1]
    SLICE_X3Y4           LUT6 (Prop_lut6_I3_O)        0.124     3.550 r  decodeUnitt/regfile1/cat_OBUF[6]_inst_i_52/O
                         net (fo=1, routed)           0.919     4.469    decodeUnitt/regfile1/cat_OBUF[6]_inst_i_52_n_0
    SLICE_X3Y7           LUT5 (Prop_lut5_I0_O)        0.124     4.593 r  decodeUnitt/regfile1/cat_OBUF[6]_inst_i_40/O
                         net (fo=1, routed)           0.575     5.168    decodeUnitt/regfile1/cat_OBUF[6]_inst_i_40_n_0
    SLICE_X3Y7           LUT6 (Prop_lut6_I5_O)        0.124     5.292 r  decodeUnitt/regfile1/cat_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           1.001     6.293    instructionFetch/cat_OBUF[0]_inst_i_1_3
    SLICE_X4Y7           LUT6 (Prop_lut6_I5_O)        0.124     6.417 r  instructionFetch/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.632     8.049    instructionFetch/output/digit__29[0]
    SLICE_X14Y12         LUT4 (Prop_lut4_I0_O)        0.153     8.202 r  instructionFetch/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.209    11.411    cat_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.727    15.138 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.138    cat[4]
    U5                                                                r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.031ns  (logic 5.807ns (38.634%)  route 9.224ns (61.366%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=34, routed)          2.081     3.534    decodeUnitt/regfile1/sw_IBUF[0]
    SLICE_X3Y3           LUT6 (Prop_lut6_I2_O)        0.124     3.658 r  decodeUnitt/regfile1/cat_OBUF[6]_inst_i_56/O
                         net (fo=1, routed)           1.136     4.793    decodeUnitt/regfile1/cat_OBUF[6]_inst_i_56_n_0
    SLICE_X5Y7           LUT5 (Prop_lut5_I1_O)        0.124     4.917 r  decodeUnitt/regfile1/cat_OBUF[6]_inst_i_43/O
                         net (fo=1, routed)           0.817     5.734    decodeUnitt/regfile1/cat_OBUF[6]_inst_i_43_n_0
    SLICE_X5Y6           LUT6 (Prop_lut6_I5_O)        0.124     5.858 r  decodeUnitt/regfile1/cat_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.523     6.382    instructionFetch/cat_OBUF[0]_inst_i_1_1
    SLICE_X2Y7           LUT6 (Prop_lut6_I5_O)        0.124     6.506 r  instructionFetch/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.460     7.966    instructionFetch/output/digit__29[3]
    SLICE_X14Y12         LUT4 (Prop_lut4_I0_O)        0.150     8.116 r  instructionFetch/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.207    11.323    cat_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.708    15.031 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.031    cat[5]
    V5                                                                r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.960ns  (logic 5.617ns (37.547%)  route 9.343ns (62.453%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=34, routed)          1.964     3.426    decodeUnitt/regfile1/sw_IBUF[1]
    SLICE_X3Y4           LUT6 (Prop_lut6_I3_O)        0.124     3.550 r  decodeUnitt/regfile1/cat_OBUF[6]_inst_i_52/O
                         net (fo=1, routed)           0.919     4.469    decodeUnitt/regfile1/cat_OBUF[6]_inst_i_52_n_0
    SLICE_X3Y7           LUT5 (Prop_lut5_I0_O)        0.124     4.593 r  decodeUnitt/regfile1/cat_OBUF[6]_inst_i_40/O
                         net (fo=1, routed)           0.575     5.168    decodeUnitt/regfile1/cat_OBUF[6]_inst_i_40_n_0
    SLICE_X3Y7           LUT6 (Prop_lut6_I5_O)        0.124     5.292 r  decodeUnitt/regfile1/cat_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           1.001     6.293    instructionFetch/cat_OBUF[0]_inst_i_1_3
    SLICE_X4Y7           LUT6 (Prop_lut6_I5_O)        0.124     6.417 r  instructionFetch/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.632     8.049    instructionFetch/output/digit__29[0]
    SLICE_X14Y12         LUT4 (Prop_lut4_I0_O)        0.124     8.173 r  instructionFetch/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.252    11.424    cat_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    14.960 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.960    cat[3]
    V8                                                                r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.957ns  (logic 5.836ns (39.016%)  route 9.121ns (60.984%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=34, routed)          2.081     3.534    decodeUnitt/regfile1/sw_IBUF[0]
    SLICE_X3Y3           LUT6 (Prop_lut6_I2_O)        0.124     3.658 r  decodeUnitt/regfile1/cat_OBUF[6]_inst_i_56/O
                         net (fo=1, routed)           1.136     4.793    decodeUnitt/regfile1/cat_OBUF[6]_inst_i_56_n_0
    SLICE_X5Y7           LUT5 (Prop_lut5_I1_O)        0.124     4.917 r  decodeUnitt/regfile1/cat_OBUF[6]_inst_i_43/O
                         net (fo=1, routed)           0.817     5.734    decodeUnitt/regfile1/cat_OBUF[6]_inst_i_43_n_0
    SLICE_X5Y6           LUT6 (Prop_lut6_I5_O)        0.124     5.858 r  decodeUnitt/regfile1/cat_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.523     6.382    instructionFetch/cat_OBUF[0]_inst_i_1_1
    SLICE_X2Y7           LUT6 (Prop_lut6_I5_O)        0.124     6.506 r  instructionFetch/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.450     7.956    instructionFetch/output/digit__29[3]
    SLICE_X14Y12         LUT4 (Prop_lut4_I3_O)        0.152     8.108 r  instructionFetch/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.114    11.222    cat_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.735    14.957 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.957    cat[0]
    W7                                                                r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.911ns  (logic 5.602ns (37.568%)  route 9.309ns (62.432%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=34, routed)          2.081     3.534    decodeUnitt/regfile1/sw_IBUF[0]
    SLICE_X3Y3           LUT6 (Prop_lut6_I2_O)        0.124     3.658 r  decodeUnitt/regfile1/cat_OBUF[6]_inst_i_56/O
                         net (fo=1, routed)           1.136     4.793    decodeUnitt/regfile1/cat_OBUF[6]_inst_i_56_n_0
    SLICE_X5Y7           LUT5 (Prop_lut5_I1_O)        0.124     4.917 r  decodeUnitt/regfile1/cat_OBUF[6]_inst_i_43/O
                         net (fo=1, routed)           0.817     5.734    decodeUnitt/regfile1/cat_OBUF[6]_inst_i_43_n_0
    SLICE_X5Y6           LUT6 (Prop_lut6_I5_O)        0.124     5.858 r  decodeUnitt/regfile1/cat_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.523     6.382    instructionFetch/cat_OBUF[0]_inst_i_1_1
    SLICE_X2Y7           LUT6 (Prop_lut6_I5_O)        0.124     6.506 r  instructionFetch/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.460     7.966    instructionFetch/output/digit__29[3]
    SLICE_X14Y12         LUT4 (Prop_lut4_I2_O)        0.124     8.090 r  instructionFetch/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.293    11.382    cat_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    14.911 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.911    cat[1]
    W6                                                                r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.844ns  (logic 5.608ns (37.779%)  route 9.236ns (62.221%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=34, routed)          2.081     3.534    decodeUnitt/regfile1/sw_IBUF[0]
    SLICE_X3Y3           LUT6 (Prop_lut6_I2_O)        0.124     3.658 r  decodeUnitt/regfile1/cat_OBUF[6]_inst_i_56/O
                         net (fo=1, routed)           1.136     4.793    decodeUnitt/regfile1/cat_OBUF[6]_inst_i_56_n_0
    SLICE_X5Y7           LUT5 (Prop_lut5_I1_O)        0.124     4.917 r  decodeUnitt/regfile1/cat_OBUF[6]_inst_i_43/O
                         net (fo=1, routed)           0.817     5.734    decodeUnitt/regfile1/cat_OBUF[6]_inst_i_43_n_0
    SLICE_X5Y6           LUT6 (Prop_lut6_I5_O)        0.124     5.858 r  decodeUnitt/regfile1/cat_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.523     6.382    instructionFetch/cat_OBUF[0]_inst_i_1_1
    SLICE_X2Y7           LUT6 (Prop_lut6_I5_O)        0.124     6.506 r  instructionFetch/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.450     7.956    instructionFetch/output/digit__29[3]
    SLICE_X14Y12         LUT4 (Prop_lut4_I3_O)        0.124     8.080 r  instructionFetch/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.229    11.309    cat_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    14.844 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.844    cat[2]
    U8                                                                r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.602ns  (logic 5.604ns (38.380%)  route 8.998ns (61.620%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=34, routed)          2.081     3.534    decodeUnitt/regfile1/sw_IBUF[0]
    SLICE_X3Y3           LUT6 (Prop_lut6_I2_O)        0.124     3.658 r  decodeUnitt/regfile1/cat_OBUF[6]_inst_i_56/O
                         net (fo=1, routed)           1.136     4.793    decodeUnitt/regfile1/cat_OBUF[6]_inst_i_56_n_0
    SLICE_X5Y7           LUT5 (Prop_lut5_I1_O)        0.124     4.917 r  decodeUnitt/regfile1/cat_OBUF[6]_inst_i_43/O
                         net (fo=1, routed)           0.817     5.734    decodeUnitt/regfile1/cat_OBUF[6]_inst_i_43_n_0
    SLICE_X5Y6           LUT6 (Prop_lut6_I5_O)        0.124     5.858 r  decodeUnitt/regfile1/cat_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.523     6.382    instructionFetch/cat_OBUF[0]_inst_i_1_1
    SLICE_X2Y7           LUT6 (Prop_lut6_I5_O)        0.124     6.506 r  instructionFetch/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.302     7.808    instructionFetch/output/digit__29[3]
    SLICE_X14Y11         LUT4 (Prop_lut4_I2_O)        0.124     7.932 r  instructionFetch/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.139    11.071    cat_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    14.602 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.602    cat[6]
    U7                                                                r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.728ns  (logic 1.588ns (42.603%)  route 2.140ns (57.397%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=34, routed)          0.458     0.679    instructionFetch/sw_IBUF[0]
    SLICE_X2Y7           LUT6 (Prop_lut6_I1_O)        0.045     0.724 r  instructionFetch/cat_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.159     0.883    instructionFetch/cat_OBUF[6]_inst_i_15_n_0
    SLICE_X4Y7           LUT6 (Prop_lut6_I4_O)        0.045     0.928 r  instructionFetch/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.447     1.375    instructionFetch/output/digit__29[0]
    SLICE_X14Y11         LUT4 (Prop_lut4_I1_O)        0.045     1.420 r  instructionFetch/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.076     2.496    cat_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.728 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.728    cat[6]
    U7                                                                r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.845ns  (logic 1.586ns (41.249%)  route 2.259ns (58.751%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=34, routed)          0.532     0.753    instructionFetch/sw_IBUF[0]
    SLICE_X4Y8           LUT6 (Prop_lut6_I1_O)        0.045     0.798 r  instructionFetch/cat_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.099     0.897    instructionFetch/cat_OBUF[6]_inst_i_9_n_0
    SLICE_X4Y8           LUT6 (Prop_lut6_I3_O)        0.045     0.942 r  instructionFetch/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.481     1.422    instructionFetch/output/digit__29[1]
    SLICE_X14Y12         LUT4 (Prop_lut4_I1_O)        0.045     1.467 r  instructionFetch/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.148     2.615    cat_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.845 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.845    cat[1]
    W6                                                                r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.858ns  (logic 1.629ns (42.211%)  route 2.230ns (57.789%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=34, routed)          0.532     0.753    instructionFetch/sw_IBUF[0]
    SLICE_X4Y8           LUT6 (Prop_lut6_I1_O)        0.045     0.798 r  instructionFetch/cat_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.099     0.897    instructionFetch/cat_OBUF[6]_inst_i_9_n_0
    SLICE_X4Y8           LUT6 (Prop_lut6_I3_O)        0.045     0.942 r  instructionFetch/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.481     1.422    instructionFetch/output/digit__29[1]
    SLICE_X14Y12         LUT4 (Prop_lut4_I2_O)        0.046     1.468 r  instructionFetch/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.118     2.586    cat_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.272     3.858 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.858    cat[5]
    V5                                                                r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.890ns  (logic 1.640ns (42.158%)  route 2.250ns (57.842%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=34, routed)          0.532     0.753    instructionFetch/sw_IBUF[0]
    SLICE_X4Y8           LUT6 (Prop_lut6_I1_O)        0.045     0.798 r  instructionFetch/cat_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.099     0.897    instructionFetch/cat_OBUF[6]_inst_i_9_n_0
    SLICE_X4Y8           LUT6 (Prop_lut6_I3_O)        0.045     0.942 r  instructionFetch/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.562     1.503    instructionFetch/output/digit__29[1]
    SLICE_X14Y12         LUT4 (Prop_lut4_I2_O)        0.044     1.547 r  instructionFetch/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.057     2.605    cat_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.285     3.890 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.890    cat[0]
    W7                                                                r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.913ns  (logic 1.592ns (40.686%)  route 2.321ns (59.314%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=34, routed)          0.532     0.753    instructionFetch/sw_IBUF[0]
    SLICE_X4Y8           LUT6 (Prop_lut6_I1_O)        0.045     0.798 r  instructionFetch/cat_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.099     0.897    instructionFetch/cat_OBUF[6]_inst_i_9_n_0
    SLICE_X4Y8           LUT6 (Prop_lut6_I3_O)        0.045     0.942 r  instructionFetch/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.562     1.503    instructionFetch/output/digit__29[1]
    SLICE_X14Y12         LUT4 (Prop_lut4_I2_O)        0.045     1.548 r  instructionFetch/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.128     2.677    cat_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.913 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.913    cat[2]
    U8                                                                r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.955ns  (logic 1.592ns (40.261%)  route 2.363ns (59.739%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=34, routed)          0.466     0.687    instructionFetch/sw_IBUF[0]
    SLICE_X0Y6           LUT6 (Prop_lut6_I1_O)        0.045     0.732 r  instructionFetch/cat_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.185     0.917    instructionFetch/cat_OBUF[6]_inst_i_20_n_0
    SLICE_X2Y7           LUT6 (Prop_lut6_I4_O)        0.045     0.962 r  instructionFetch/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.552     1.514    instructionFetch/output/digit__29[3]
    SLICE_X14Y12         LUT4 (Prop_lut4_I3_O)        0.045     1.559 r  instructionFetch/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.160     2.719    cat_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.955 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.955    cat[3]
    V8                                                                r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.961ns  (logic 1.643ns (41.473%)  route 2.318ns (58.527%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=34, routed)          0.466     0.687    instructionFetch/sw_IBUF[0]
    SLICE_X0Y6           LUT6 (Prop_lut6_I1_O)        0.045     0.732 f  instructionFetch/cat_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.185     0.917    instructionFetch/cat_OBUF[6]_inst_i_20_n_0
    SLICE_X2Y7           LUT6 (Prop_lut6_I4_O)        0.045     0.962 f  instructionFetch/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.552     1.514    instructionFetch/output/digit__29[3]
    SLICE_X14Y12         LUT4 (Prop_lut4_I2_O)        0.043     1.557 r  instructionFetch/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.115     2.672    cat_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.289     3.961 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.961    cat[4]
    U5                                                                r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instructionFetch/pcSignal_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.213ns  (logic 6.554ns (32.423%)  route 13.660ns (67.577%))
  Logic Levels:           15  (CARRY4=2 LUT4=3 LUT5=1 LUT6=6 OBUF=1 RAMD32=1 RAMS32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.570     5.091    instructionFetch/CLK
    SLICE_X9Y1           FDRE                                         r  instructionFetch/pcSignal_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y1           FDRE (Prop_fdre_C_Q)         0.456     5.547 f  instructionFetch/pcSignal_reg[4]/Q
                         net (fo=2, routed)           0.798     6.345    instructionFetch/pcSignal_reg_rep[4]
    SLICE_X9Y2           LUT4 (Prop_lut4_I2_O)        0.124     6.469 f  instructionFetch/led_OBUF[10]_inst_i_2/O
                         net (fo=52, routed)          0.620     7.089    instructionFetch/led_OBUF[10]_inst_i_2_n_0
    SLICE_X7Y1           LUT5 (Prop_lut5_I0_O)        0.124     7.213 r  instructionFetch/reg_file_reg_r2_0_7_0_5_i_1/O
                         net (fo=19, routed)          0.995     8.208    decodeUnitt/regfile1/reg_file_reg_r2_0_7_0_5/ADDRB1
    SLICE_X6Y0           RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     8.360 r  decodeUnitt/regfile1/reg_file_reg_r2_0_7_0_5/RAMB/O
                         net (fo=4, routed)           0.518     8.878    instructionFetch/rd2[2]
    SLICE_X7Y1           LUT6 (Prop_lut6_I5_O)        0.348     9.226 r  instructionFetch/i__carry_i_6/O
                         net (fo=8, routed)           0.339     9.565    instructionFetch/pcSignal_reg[3]_3
    SLICE_X7Y0           LUT6 (Prop_lut6_I0_O)        0.124     9.689 r  instructionFetch/ltOp_carry_i_3/O
                         net (fo=1, routed)           0.343    10.032    executionUnitt/DI[1]
    SLICE_X3Y0           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.539 r  executionUnitt/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.539    executionUnitt/ltOp_carry_n_0
    SLICE_X3Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.653 r  executionUnitt/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.621    11.274    decodeUnitt/regfile1/CO[0]
    SLICE_X2Y0           LUT4 (Prop_lut4_I3_O)        0.124    11.398 r  decodeUnitt/regfile1/mem_DATA_reg_0_31_0_0_i_10/O
                         net (fo=1, routed)           0.303    11.701    instructionFetch/mem_DATA_reg_0_31_0_0_0
    SLICE_X2Y1           LUT6 (Prop_lut6_I3_O)        0.124    11.825 r  instructionFetch/mem_DATA_reg_0_31_0_0_i_2/O
                         net (fo=20, routed)          1.212    13.037    memory/mem_DATA_reg_0_31_5_5/A0
    SLICE_X6Y3           RAMS32 (Prop_rams32_ADR0_O)
                                                      0.105    13.142 f  memory/mem_DATA_reg_0_31_5_5/SP/O
                         net (fo=2, routed)           0.613    13.755    instructionFetch/memorydata[5]
    SLICE_X8Y0           LUT6 (Prop_lut6_I0_O)        0.124    13.879 f  instructionFetch/reg_file_reg_r1_0_7_0_5_i_5/O
                         net (fo=3, routed)           1.409    15.287    instructionFetch/wrd[5]
    SLICE_X1Y5           LUT6 (Prop_lut6_I3_O)        0.124    15.411 f  instructionFetch/cat_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           1.185    16.596    instructionFetch/cat_OBUF[6]_inst_i_6_n_0
    SLICE_X4Y8           LUT6 (Prop_lut6_I0_O)        0.124    16.720 f  instructionFetch/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.495    18.215    instructionFetch/output/digit__29[1]
    SLICE_X14Y12         LUT4 (Prop_lut4_I1_O)        0.153    18.368 r  instructionFetch/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.209    21.578    cat_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.727    25.305 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    25.305    cat[4]
    U5                                                                r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instructionFetch/pcSignal_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.036ns  (logic 6.334ns (31.612%)  route 13.702ns (68.388%))
  Logic Levels:           15  (CARRY4=2 LUT4=3 LUT5=1 LUT6=6 OBUF=1 RAMD32=1 RAMS32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.570     5.091    instructionFetch/CLK
    SLICE_X9Y1           FDRE                                         r  instructionFetch/pcSignal_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y1           FDRE (Prop_fdre_C_Q)         0.456     5.547 f  instructionFetch/pcSignal_reg[4]/Q
                         net (fo=2, routed)           0.798     6.345    instructionFetch/pcSignal_reg_rep[4]
    SLICE_X9Y2           LUT4 (Prop_lut4_I2_O)        0.124     6.469 f  instructionFetch/led_OBUF[10]_inst_i_2/O
                         net (fo=52, routed)          0.620     7.089    instructionFetch/led_OBUF[10]_inst_i_2_n_0
    SLICE_X7Y1           LUT5 (Prop_lut5_I0_O)        0.124     7.213 r  instructionFetch/reg_file_reg_r2_0_7_0_5_i_1/O
                         net (fo=19, routed)          0.995     8.208    decodeUnitt/regfile1/reg_file_reg_r2_0_7_0_5/ADDRB1
    SLICE_X6Y0           RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     8.360 r  decodeUnitt/regfile1/reg_file_reg_r2_0_7_0_5/RAMB/O
                         net (fo=4, routed)           0.518     8.878    instructionFetch/rd2[2]
    SLICE_X7Y1           LUT6 (Prop_lut6_I5_O)        0.348     9.226 r  instructionFetch/i__carry_i_6/O
                         net (fo=8, routed)           0.339     9.565    instructionFetch/pcSignal_reg[3]_3
    SLICE_X7Y0           LUT6 (Prop_lut6_I0_O)        0.124     9.689 r  instructionFetch/ltOp_carry_i_3/O
                         net (fo=1, routed)           0.343    10.032    executionUnitt/DI[1]
    SLICE_X3Y0           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.539 r  executionUnitt/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.539    executionUnitt/ltOp_carry_n_0
    SLICE_X3Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.653 r  executionUnitt/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.621    11.274    decodeUnitt/regfile1/CO[0]
    SLICE_X2Y0           LUT4 (Prop_lut4_I3_O)        0.124    11.398 r  decodeUnitt/regfile1/mem_DATA_reg_0_31_0_0_i_10/O
                         net (fo=1, routed)           0.303    11.701    instructionFetch/mem_DATA_reg_0_31_0_0_0
    SLICE_X2Y1           LUT6 (Prop_lut6_I3_O)        0.124    11.825 r  instructionFetch/mem_DATA_reg_0_31_0_0_i_2/O
                         net (fo=20, routed)          1.212    13.037    memory/mem_DATA_reg_0_31_5_5/A0
    SLICE_X6Y3           RAMS32 (Prop_rams32_ADR0_O)
                                                      0.105    13.142 r  memory/mem_DATA_reg_0_31_5_5/SP/O
                         net (fo=2, routed)           0.613    13.755    instructionFetch/memorydata[5]
    SLICE_X8Y0           LUT6 (Prop_lut6_I0_O)        0.124    13.879 r  instructionFetch/reg_file_reg_r1_0_7_0_5_i_5/O
                         net (fo=3, routed)           1.409    15.287    instructionFetch/wrd[5]
    SLICE_X1Y5           LUT6 (Prop_lut6_I3_O)        0.124    15.411 r  instructionFetch/cat_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           1.185    16.596    instructionFetch/cat_OBUF[6]_inst_i_6_n_0
    SLICE_X4Y8           LUT6 (Prop_lut6_I0_O)        0.124    16.720 r  instructionFetch/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.495    18.215    instructionFetch/output/digit__29[1]
    SLICE_X14Y12         LUT4 (Prop_lut4_I1_O)        0.124    18.339 r  instructionFetch/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.252    21.591    cat_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    25.127 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    25.127    cat[3]
    V8                                                                r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instructionFetch/pcSignal_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.934ns  (logic 6.561ns (32.912%)  route 13.373ns (67.088%))
  Logic Levels:           15  (CARRY4=2 LUT4=3 LUT5=1 LUT6=6 OBUF=1 RAMD32=1 RAMS32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.570     5.091    instructionFetch/CLK
    SLICE_X9Y1           FDRE                                         r  instructionFetch/pcSignal_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y1           FDRE (Prop_fdre_C_Q)         0.456     5.547 f  instructionFetch/pcSignal_reg[4]/Q
                         net (fo=2, routed)           0.798     6.345    instructionFetch/pcSignal_reg_rep[4]
    SLICE_X9Y2           LUT4 (Prop_lut4_I2_O)        0.124     6.469 f  instructionFetch/led_OBUF[10]_inst_i_2/O
                         net (fo=52, routed)          0.620     7.089    instructionFetch/led_OBUF[10]_inst_i_2_n_0
    SLICE_X7Y1           LUT5 (Prop_lut5_I0_O)        0.124     7.213 r  instructionFetch/reg_file_reg_r2_0_7_0_5_i_1/O
                         net (fo=19, routed)          0.995     8.208    decodeUnitt/regfile1/reg_file_reg_r2_0_7_0_5/ADDRB1
    SLICE_X6Y0           RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     8.360 r  decodeUnitt/regfile1/reg_file_reg_r2_0_7_0_5/RAMB/O
                         net (fo=4, routed)           0.518     8.878    instructionFetch/rd2[2]
    SLICE_X7Y1           LUT6 (Prop_lut6_I5_O)        0.348     9.226 r  instructionFetch/i__carry_i_6/O
                         net (fo=8, routed)           0.339     9.565    instructionFetch/pcSignal_reg[3]_3
    SLICE_X7Y0           LUT6 (Prop_lut6_I0_O)        0.124     9.689 r  instructionFetch/ltOp_carry_i_3/O
                         net (fo=1, routed)           0.343    10.032    executionUnitt/DI[1]
    SLICE_X3Y0           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.539 r  executionUnitt/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.539    executionUnitt/ltOp_carry_n_0
    SLICE_X3Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.653 r  executionUnitt/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.621    11.274    decodeUnitt/regfile1/CO[0]
    SLICE_X2Y0           LUT4 (Prop_lut4_I3_O)        0.124    11.398 r  decodeUnitt/regfile1/mem_DATA_reg_0_31_0_0_i_10/O
                         net (fo=1, routed)           0.303    11.701    instructionFetch/mem_DATA_reg_0_31_0_0_0
    SLICE_X2Y1           LUT6 (Prop_lut6_I3_O)        0.124    11.825 r  instructionFetch/mem_DATA_reg_0_31_0_0_i_2/O
                         net (fo=20, routed)          1.212    13.037    memory/mem_DATA_reg_0_31_5_5/A0
    SLICE_X6Y3           RAMS32 (Prop_rams32_ADR0_O)
                                                      0.105    13.142 r  memory/mem_DATA_reg_0_31_5_5/SP/O
                         net (fo=2, routed)           0.613    13.755    instructionFetch/memorydata[5]
    SLICE_X8Y0           LUT6 (Prop_lut6_I0_O)        0.124    13.879 r  instructionFetch/reg_file_reg_r1_0_7_0_5_i_5/O
                         net (fo=3, routed)           1.409    15.287    instructionFetch/wrd[5]
    SLICE_X1Y5           LUT6 (Prop_lut6_I3_O)        0.124    15.411 r  instructionFetch/cat_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           1.185    16.596    instructionFetch/cat_OBUF[6]_inst_i_6_n_0
    SLICE_X4Y8           LUT6 (Prop_lut6_I0_O)        0.124    16.720 r  instructionFetch/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.304    18.024    instructionFetch/output/digit__29[1]
    SLICE_X14Y12         LUT4 (Prop_lut4_I2_O)        0.152    18.176 r  instructionFetch/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.114    21.290    cat_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.735    25.025 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    25.025    cat[0]
    W7                                                                r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instructionFetch/pcSignal_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.875ns  (logic 6.329ns (31.846%)  route 13.546ns (68.154%))
  Logic Levels:           15  (CARRY4=2 LUT4=3 LUT5=1 LUT6=6 OBUF=1 RAMD32=1 RAMS32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.570     5.091    instructionFetch/CLK
    SLICE_X9Y1           FDRE                                         r  instructionFetch/pcSignal_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y1           FDRE (Prop_fdre_C_Q)         0.456     5.547 f  instructionFetch/pcSignal_reg[4]/Q
                         net (fo=2, routed)           0.798     6.345    instructionFetch/pcSignal_reg_rep[4]
    SLICE_X9Y2           LUT4 (Prop_lut4_I2_O)        0.124     6.469 f  instructionFetch/led_OBUF[10]_inst_i_2/O
                         net (fo=52, routed)          0.620     7.089    instructionFetch/led_OBUF[10]_inst_i_2_n_0
    SLICE_X7Y1           LUT5 (Prop_lut5_I0_O)        0.124     7.213 r  instructionFetch/reg_file_reg_r2_0_7_0_5_i_1/O
                         net (fo=19, routed)          0.995     8.208    decodeUnitt/regfile1/reg_file_reg_r2_0_7_0_5/ADDRB1
    SLICE_X6Y0           RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     8.360 r  decodeUnitt/regfile1/reg_file_reg_r2_0_7_0_5/RAMB/O
                         net (fo=4, routed)           0.518     8.878    instructionFetch/rd2[2]
    SLICE_X7Y1           LUT6 (Prop_lut6_I5_O)        0.348     9.226 r  instructionFetch/i__carry_i_6/O
                         net (fo=8, routed)           0.339     9.565    instructionFetch/pcSignal_reg[3]_3
    SLICE_X7Y0           LUT6 (Prop_lut6_I0_O)        0.124     9.689 r  instructionFetch/ltOp_carry_i_3/O
                         net (fo=1, routed)           0.343    10.032    executionUnitt/DI[1]
    SLICE_X3Y0           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.539 r  executionUnitt/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.539    executionUnitt/ltOp_carry_n_0
    SLICE_X3Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.653 r  executionUnitt/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.621    11.274    decodeUnitt/regfile1/CO[0]
    SLICE_X2Y0           LUT4 (Prop_lut4_I3_O)        0.124    11.398 r  decodeUnitt/regfile1/mem_DATA_reg_0_31_0_0_i_10/O
                         net (fo=1, routed)           0.303    11.701    instructionFetch/mem_DATA_reg_0_31_0_0_0
    SLICE_X2Y1           LUT6 (Prop_lut6_I3_O)        0.124    11.825 r  instructionFetch/mem_DATA_reg_0_31_0_0_i_2/O
                         net (fo=20, routed)          1.212    13.037    memory/mem_DATA_reg_0_31_5_5/A0
    SLICE_X6Y3           RAMS32 (Prop_rams32_ADR0_O)
                                                      0.105    13.142 r  memory/mem_DATA_reg_0_31_5_5/SP/O
                         net (fo=2, routed)           0.613    13.755    instructionFetch/memorydata[5]
    SLICE_X8Y0           LUT6 (Prop_lut6_I0_O)        0.124    13.879 r  instructionFetch/reg_file_reg_r1_0_7_0_5_i_5/O
                         net (fo=3, routed)           1.409    15.287    instructionFetch/wrd[5]
    SLICE_X1Y5           LUT6 (Prop_lut6_I3_O)        0.124    15.411 r  instructionFetch/cat_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           1.185    16.596    instructionFetch/cat_OBUF[6]_inst_i_6_n_0
    SLICE_X4Y8           LUT6 (Prop_lut6_I0_O)        0.124    16.720 r  instructionFetch/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.452    18.172    instructionFetch/output/digit__29[1]
    SLICE_X14Y11         LUT4 (Prop_lut4_I0_O)        0.124    18.296 r  instructionFetch/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.139    21.435    cat_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    24.966 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    24.966    cat[6]
    U7                                                                r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instructionFetch/pcSignal_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.821ns  (logic 6.333ns (31.951%)  route 13.488ns (68.049%))
  Logic Levels:           15  (CARRY4=2 LUT4=3 LUT5=1 LUT6=6 OBUF=1 RAMD32=1 RAMS32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.570     5.091    instructionFetch/CLK
    SLICE_X9Y1           FDRE                                         r  instructionFetch/pcSignal_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y1           FDRE (Prop_fdre_C_Q)         0.456     5.547 f  instructionFetch/pcSignal_reg[4]/Q
                         net (fo=2, routed)           0.798     6.345    instructionFetch/pcSignal_reg_rep[4]
    SLICE_X9Y2           LUT4 (Prop_lut4_I2_O)        0.124     6.469 f  instructionFetch/led_OBUF[10]_inst_i_2/O
                         net (fo=52, routed)          0.620     7.089    instructionFetch/led_OBUF[10]_inst_i_2_n_0
    SLICE_X7Y1           LUT5 (Prop_lut5_I0_O)        0.124     7.213 r  instructionFetch/reg_file_reg_r2_0_7_0_5_i_1/O
                         net (fo=19, routed)          0.995     8.208    decodeUnitt/regfile1/reg_file_reg_r2_0_7_0_5/ADDRB1
    SLICE_X6Y0           RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     8.360 r  decodeUnitt/regfile1/reg_file_reg_r2_0_7_0_5/RAMB/O
                         net (fo=4, routed)           0.518     8.878    instructionFetch/rd2[2]
    SLICE_X7Y1           LUT6 (Prop_lut6_I5_O)        0.348     9.226 r  instructionFetch/i__carry_i_6/O
                         net (fo=8, routed)           0.339     9.565    instructionFetch/pcSignal_reg[3]_3
    SLICE_X7Y0           LUT6 (Prop_lut6_I0_O)        0.124     9.689 r  instructionFetch/ltOp_carry_i_3/O
                         net (fo=1, routed)           0.343    10.032    executionUnitt/DI[1]
    SLICE_X3Y0           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.539 r  executionUnitt/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.539    executionUnitt/ltOp_carry_n_0
    SLICE_X3Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.653 r  executionUnitt/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.621    11.274    decodeUnitt/regfile1/CO[0]
    SLICE_X2Y0           LUT4 (Prop_lut4_I3_O)        0.124    11.398 r  decodeUnitt/regfile1/mem_DATA_reg_0_31_0_0_i_10/O
                         net (fo=1, routed)           0.303    11.701    instructionFetch/mem_DATA_reg_0_31_0_0_0
    SLICE_X2Y1           LUT6 (Prop_lut6_I3_O)        0.124    11.825 r  instructionFetch/mem_DATA_reg_0_31_0_0_i_2/O
                         net (fo=20, routed)          1.212    13.037    memory/mem_DATA_reg_0_31_5_5/A0
    SLICE_X6Y3           RAMS32 (Prop_rams32_ADR0_O)
                                                      0.105    13.142 r  memory/mem_DATA_reg_0_31_5_5/SP/O
                         net (fo=2, routed)           0.613    13.755    instructionFetch/memorydata[5]
    SLICE_X8Y0           LUT6 (Prop_lut6_I0_O)        0.124    13.879 r  instructionFetch/reg_file_reg_r1_0_7_0_5_i_5/O
                         net (fo=3, routed)           1.409    15.287    instructionFetch/wrd[5]
    SLICE_X1Y5           LUT6 (Prop_lut6_I3_O)        0.124    15.411 r  instructionFetch/cat_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           1.185    16.596    instructionFetch/cat_OBUF[6]_inst_i_6_n_0
    SLICE_X4Y8           LUT6 (Prop_lut6_I0_O)        0.124    16.720 r  instructionFetch/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.304    18.024    instructionFetch/output/digit__29[1]
    SLICE_X14Y12         LUT4 (Prop_lut4_I2_O)        0.124    18.148 r  instructionFetch/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.229    21.377    cat_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    24.913 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    24.913    cat[2]
    U8                                                                r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instructionFetch/pcSignal_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.797ns  (logic 6.532ns (32.996%)  route 13.265ns (67.004%))
  Logic Levels:           15  (CARRY4=2 LUT4=3 LUT5=1 LUT6=6 OBUF=1 RAMD32=1 RAMS32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.570     5.091    instructionFetch/CLK
    SLICE_X9Y1           FDRE                                         r  instructionFetch/pcSignal_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y1           FDRE (Prop_fdre_C_Q)         0.456     5.547 f  instructionFetch/pcSignal_reg[4]/Q
                         net (fo=2, routed)           0.798     6.345    instructionFetch/pcSignal_reg_rep[4]
    SLICE_X9Y2           LUT4 (Prop_lut4_I2_O)        0.124     6.469 f  instructionFetch/led_OBUF[10]_inst_i_2/O
                         net (fo=52, routed)          0.620     7.089    instructionFetch/led_OBUF[10]_inst_i_2_n_0
    SLICE_X7Y1           LUT5 (Prop_lut5_I0_O)        0.124     7.213 r  instructionFetch/reg_file_reg_r2_0_7_0_5_i_1/O
                         net (fo=19, routed)          0.995     8.208    decodeUnitt/regfile1/reg_file_reg_r2_0_7_0_5/ADDRB1
    SLICE_X6Y0           RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     8.360 r  decodeUnitt/regfile1/reg_file_reg_r2_0_7_0_5/RAMB/O
                         net (fo=4, routed)           0.518     8.878    instructionFetch/rd2[2]
    SLICE_X7Y1           LUT6 (Prop_lut6_I5_O)        0.348     9.226 r  instructionFetch/i__carry_i_6/O
                         net (fo=8, routed)           0.339     9.565    instructionFetch/pcSignal_reg[3]_3
    SLICE_X7Y0           LUT6 (Prop_lut6_I0_O)        0.124     9.689 r  instructionFetch/ltOp_carry_i_3/O
                         net (fo=1, routed)           0.343    10.032    executionUnitt/DI[1]
    SLICE_X3Y0           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.539 r  executionUnitt/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.539    executionUnitt/ltOp_carry_n_0
    SLICE_X3Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.653 r  executionUnitt/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.621    11.274    decodeUnitt/regfile1/CO[0]
    SLICE_X2Y0           LUT4 (Prop_lut4_I3_O)        0.124    11.398 r  decodeUnitt/regfile1/mem_DATA_reg_0_31_0_0_i_10/O
                         net (fo=1, routed)           0.303    11.701    instructionFetch/mem_DATA_reg_0_31_0_0_0
    SLICE_X2Y1           LUT6 (Prop_lut6_I3_O)        0.124    11.825 r  instructionFetch/mem_DATA_reg_0_31_0_0_i_2/O
                         net (fo=20, routed)          1.212    13.037    memory/mem_DATA_reg_0_31_5_5/A0
    SLICE_X6Y3           RAMS32 (Prop_rams32_ADR0_O)
                                                      0.105    13.142 r  memory/mem_DATA_reg_0_31_5_5/SP/O
                         net (fo=2, routed)           0.613    13.755    instructionFetch/memorydata[5]
    SLICE_X8Y0           LUT6 (Prop_lut6_I0_O)        0.124    13.879 r  instructionFetch/reg_file_reg_r1_0_7_0_5_i_5/O
                         net (fo=3, routed)           1.409    15.287    instructionFetch/wrd[5]
    SLICE_X1Y5           LUT6 (Prop_lut6_I3_O)        0.124    15.411 r  instructionFetch/cat_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           1.185    16.596    instructionFetch/cat_OBUF[6]_inst_i_6_n_0
    SLICE_X4Y8           LUT6 (Prop_lut6_I0_O)        0.124    16.720 r  instructionFetch/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.103    17.823    instructionFetch/output/digit__29[1]
    SLICE_X14Y12         LUT4 (Prop_lut4_I2_O)        0.150    17.973 r  instructionFetch/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.207    21.180    cat_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.708    24.889 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    24.889    cat[5]
    V5                                                                r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instructionFetch/pcSignal_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.677ns  (logic 6.327ns (32.154%)  route 13.350ns (67.846%))
  Logic Levels:           15  (CARRY4=2 LUT4=3 LUT5=1 LUT6=6 OBUF=1 RAMD32=1 RAMS32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.570     5.091    instructionFetch/CLK
    SLICE_X9Y1           FDRE                                         r  instructionFetch/pcSignal_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y1           FDRE (Prop_fdre_C_Q)         0.456     5.547 f  instructionFetch/pcSignal_reg[4]/Q
                         net (fo=2, routed)           0.798     6.345    instructionFetch/pcSignal_reg_rep[4]
    SLICE_X9Y2           LUT4 (Prop_lut4_I2_O)        0.124     6.469 f  instructionFetch/led_OBUF[10]_inst_i_2/O
                         net (fo=52, routed)          0.620     7.089    instructionFetch/led_OBUF[10]_inst_i_2_n_0
    SLICE_X7Y1           LUT5 (Prop_lut5_I0_O)        0.124     7.213 r  instructionFetch/reg_file_reg_r2_0_7_0_5_i_1/O
                         net (fo=19, routed)          0.995     8.208    decodeUnitt/regfile1/reg_file_reg_r2_0_7_0_5/ADDRB1
    SLICE_X6Y0           RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     8.360 r  decodeUnitt/regfile1/reg_file_reg_r2_0_7_0_5/RAMB/O
                         net (fo=4, routed)           0.518     8.878    instructionFetch/rd2[2]
    SLICE_X7Y1           LUT6 (Prop_lut6_I5_O)        0.348     9.226 r  instructionFetch/i__carry_i_6/O
                         net (fo=8, routed)           0.339     9.565    instructionFetch/pcSignal_reg[3]_3
    SLICE_X7Y0           LUT6 (Prop_lut6_I0_O)        0.124     9.689 r  instructionFetch/ltOp_carry_i_3/O
                         net (fo=1, routed)           0.343    10.032    executionUnitt/DI[1]
    SLICE_X3Y0           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.539 r  executionUnitt/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.539    executionUnitt/ltOp_carry_n_0
    SLICE_X3Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.653 r  executionUnitt/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.621    11.274    decodeUnitt/regfile1/CO[0]
    SLICE_X2Y0           LUT4 (Prop_lut4_I3_O)        0.124    11.398 r  decodeUnitt/regfile1/mem_DATA_reg_0_31_0_0_i_10/O
                         net (fo=1, routed)           0.303    11.701    instructionFetch/mem_DATA_reg_0_31_0_0_0
    SLICE_X2Y1           LUT6 (Prop_lut6_I3_O)        0.124    11.825 r  instructionFetch/mem_DATA_reg_0_31_0_0_i_2/O
                         net (fo=20, routed)          1.212    13.037    memory/mem_DATA_reg_0_31_5_5/A0
    SLICE_X6Y3           RAMS32 (Prop_rams32_ADR0_O)
                                                      0.105    13.142 r  memory/mem_DATA_reg_0_31_5_5/SP/O
                         net (fo=2, routed)           0.613    13.755    instructionFetch/memorydata[5]
    SLICE_X8Y0           LUT6 (Prop_lut6_I0_O)        0.124    13.879 r  instructionFetch/reg_file_reg_r1_0_7_0_5_i_5/O
                         net (fo=3, routed)           1.409    15.287    instructionFetch/wrd[5]
    SLICE_X1Y5           LUT6 (Prop_lut6_I3_O)        0.124    15.411 r  instructionFetch/cat_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           1.185    16.596    instructionFetch/cat_OBUF[6]_inst_i_6_n_0
    SLICE_X4Y8           LUT6 (Prop_lut6_I0_O)        0.124    16.720 r  instructionFetch/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.103    17.823    instructionFetch/output/digit__29[1]
    SLICE_X14Y12         LUT4 (Prop_lut4_I1_O)        0.124    17.947 r  instructionFetch/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.293    21.240    cat_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    24.769 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    24.769    cat[1]
    W6                                                                r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instructionFetch/pcSignal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.466ns  (logic 4.105ns (35.806%)  route 7.360ns (64.194%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.636     5.157    instructionFetch/CLK
    SLICE_X4Y1           FDRE                                         r  instructionFetch/pcSignal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDRE (Prop_fdre_C_Q)         0.456     5.613 r  instructionFetch/pcSignal_reg[0]/Q
                         net (fo=59, routed)          3.120     8.734    instructionFetch/pcSignal_reg[0]_0[0]
    SLICE_X9Y7           LUT5 (Prop_lut5_I2_O)        0.124     8.858 r  instructionFetch/led_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           4.240    13.097    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.525    16.623 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000    16.623    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instructionFetch/pcSignal_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.922ns  (logic 4.368ns (39.991%)  route 6.554ns (60.009%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.636     5.157    instructionFetch/CLK
    SLICE_X6Y2           FDRE                                         r  instructionFetch/pcSignal_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y2           FDRE (Prop_fdre_C_Q)         0.518     5.675 r  instructionFetch/pcSignal_reg[3]/Q
                         net (fo=54, routed)          2.378     8.053    instructionFetch/pcSignal_reg_rep[3]
    SLICE_X10Y5          LUT5 (Prop_lut5_I2_O)        0.116     8.169 r  instructionFetch/led_OBUF[1]_inst_i_1/O
                         net (fo=31, routed)          4.176    12.345    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.734    16.079 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.079    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instructionFetch/pcSignal_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.883ns  (logic 4.212ns (38.704%)  route 6.671ns (61.296%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.570     5.091    instructionFetch/CLK
    SLICE_X9Y1           FDRE                                         r  instructionFetch/pcSignal_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y1           FDRE (Prop_fdre_C_Q)         0.456     5.547 f  instructionFetch/pcSignal_reg[4]/Q
                         net (fo=2, routed)           0.798     6.345    instructionFetch/pcSignal_reg_rep[4]
    SLICE_X9Y2           LUT4 (Prop_lut4_I2_O)        0.124     6.469 f  instructionFetch/led_OBUF[10]_inst_i_2/O
                         net (fo=52, routed)          1.437     7.906    instructionFetch/led_OBUF[10]_inst_i_2_n_0
    SLICE_X1Y4           LUT5 (Prop_lut5_I3_O)        0.124     8.030 r  instructionFetch/led_OBUF[9]_inst_i_1/O
                         net (fo=3, routed)           4.437    12.466    led_OBUF[6]
    V3                   OBUF (Prop_obuf_I_O)         3.508    15.975 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000    15.975    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instructionFetch/pcSignal_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.147ns  (logic 1.479ns (68.891%)  route 0.668ns (31.109%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.594     1.477    instructionFetch/CLK
    SLICE_X6Y2           FDRE                                         r  instructionFetch/pcSignal_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y2           FDRE (Prop_fdre_C_Q)         0.164     1.641 f  instructionFetch/pcSignal_reg[3]/Q
                         net (fo=54, routed)          0.320     1.961    instructionFetch/pcSignal_reg_rep[3]
    SLICE_X1Y1           LUT5 (Prop_lut5_I1_O)        0.048     2.009 r  instructionFetch/led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.348     2.357    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         1.267     3.624 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.624    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instructionFetch/pcSignal_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.157ns  (logic 1.392ns (64.535%)  route 0.765ns (35.465%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.594     1.477    instructionFetch/CLK
    SLICE_X7Y2           FDRE                                         r  instructionFetch/pcSignal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  instructionFetch/pcSignal_reg[2]/Q
                         net (fo=58, routed)          0.483     2.101    instructionFetch/pcSignal_reg_rep[2]
    SLICE_X1Y3           LUT5 (Prop_lut5_I3_O)        0.045     2.146 r  instructionFetch/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.282     2.428    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.634 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.634    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instructionFetch/pcSignal_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.312ns  (logic 1.419ns (61.354%)  route 0.894ns (38.646%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.594     1.477    instructionFetch/CLK
    SLICE_X6Y2           FDRE                                         r  instructionFetch/pcSignal_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y2           FDRE (Prop_fdre_C_Q)         0.164     1.641 r  instructionFetch/pcSignal_reg[3]/Q
                         net (fo=54, routed)          0.320     1.961    instructionFetch/pcSignal_reg_rep[3]
    SLICE_X1Y1           LUT5 (Prop_lut5_I2_O)        0.045     2.006 r  instructionFetch/led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.574     2.580    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     3.789 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.789    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instructionFetch/pcSignal_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.330ns  (logic 1.467ns (62.950%)  route 0.863ns (37.050%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.594     1.477    instructionFetch/CLK
    SLICE_X7Y2           FDRE                                         r  instructionFetch/pcSignal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  instructionFetch/pcSignal_reg[2]/Q
                         net (fo=58, routed)          0.483     2.101    instructionFetch/pcSignal_reg_rep[2]
    SLICE_X1Y3           LUT5 (Prop_lut5_I1_O)        0.048     2.149 r  instructionFetch/led_OBUF[5]_inst_i_1/O
                         net (fo=7, routed)           0.380     2.529    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.278     3.807 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.807    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instructionFetch/pcSignal_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.348ns  (logic 1.416ns (60.320%)  route 0.932ns (39.680%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.594     1.477    instructionFetch/CLK
    SLICE_X6Y2           FDRE                                         r  instructionFetch/pcSignal_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y2           FDRE (Prop_fdre_C_Q)         0.164     1.641 f  instructionFetch/pcSignal_reg[3]/Q
                         net (fo=54, routed)          0.514     2.155    instructionFetch/pcSignal_reg_rep[3]
    SLICE_X1Y4           LUT5 (Prop_lut5_I2_O)        0.045     2.200 r  instructionFetch/led_OBUF[9]_inst_i_1/O
                         net (fo=3, routed)           0.418     2.618    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     3.825 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.825    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instructionFetch/pcSignal_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.421ns  (logic 1.388ns (57.324%)  route 1.033ns (42.676%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.594     1.477    instructionFetch/CLK
    SLICE_X7Y2           FDRE                                         r  instructionFetch/pcSignal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  instructionFetch/pcSignal_reg[2]/Q
                         net (fo=58, routed)          0.394     2.012    instructionFetch/pcSignal_reg_rep[2]
    SLICE_X5Y0           LUT5 (Prop_lut5_I3_O)        0.045     2.057 r  instructionFetch/led_OBUF[7]_inst_i_1/O
                         net (fo=60, routed)          0.639     2.696    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.202     3.898 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.898    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instructionFetch/pcSignal_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.681ns  (logic 1.504ns (56.096%)  route 1.177ns (43.904%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.566     1.449    instructionFetch/CLK
    SLICE_X9Y3           FDRE                                         r  instructionFetch/pcSignal_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDRE (Prop_fdre_C_Q)         0.141     1.590 f  instructionFetch/pcSignal_reg[5]/Q
                         net (fo=2, routed)           0.115     1.705    instructionFetch/pcSignal_reg_rep[5]
    SLICE_X9Y2           LUT4 (Prop_lut4_I3_O)        0.045     1.750 f  instructionFetch/led_OBUF[10]_inst_i_2/O
                         net (fo=52, routed)          0.426     2.177    instructionFetch/led_OBUF[10]_inst_i_2_n_0
    SLICE_X9Y7           LUT5 (Prop_lut5_I0_O)        0.046     2.223 r  instructionFetch/led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.636     2.858    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.272     4.130 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.130    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instructionFetch/pcSignal_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.737ns  (logic 1.504ns (54.949%)  route 1.233ns (45.051%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.566     1.449    instructionFetch/CLK
    SLICE_X9Y3           FDRE                                         r  instructionFetch/pcSignal_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDRE (Prop_fdre_C_Q)         0.141     1.590 f  instructionFetch/pcSignal_reg[5]/Q
                         net (fo=2, routed)           0.115     1.705    instructionFetch/pcSignal_reg_rep[5]
    SLICE_X9Y2           LUT4 (Prop_lut4_I3_O)        0.045     1.750 f  instructionFetch/led_OBUF[10]_inst_i_2/O
                         net (fo=52, routed)          0.454     2.205    instructionFetch/led_OBUF[10]_inst_i_2_n_0
    SLICE_X8Y7           LUT5 (Prop_lut5_I3_O)        0.043     2.248 r  instructionFetch/led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.664     2.911    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.275     4.186 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.186    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mpg1/count_int_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.241ns  (logic 1.397ns (43.115%)  route 1.844ns (56.885%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.595     1.478    mpg1/CLK
    SLICE_X0Y3           FDRE                                         r  mpg1/count_int_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.141     1.619 f  mpg1/count_int_reg[15]/Q
                         net (fo=18, routed)          0.249     1.868    mpg1/sel[1]
    SLICE_X1Y3           LUT2 (Prop_lut2_I1_O)        0.045     1.913 r  mpg1/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.595     3.508    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     4.719 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.719    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mpg1/count_int_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.473ns  (logic 1.410ns (40.597%)  route 2.063ns (59.403%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.595     1.478    mpg1/CLK
    SLICE_X0Y3           FDRE                                         r  mpg1/count_int_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.141     1.619 f  mpg1/count_int_reg[15]/Q
                         net (fo=18, routed)          0.515     2.134    mpg1/sel[1]
    SLICE_X5Y8           LUT2 (Prop_lut2_I1_O)        0.045     2.179 r  mpg1/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.548     3.727    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     4.951 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.951    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            mpg2/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.817ns  (logic 1.454ns (51.614%)  route 1.363ns (48.386%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btn_IBUF[1]_inst/O
                         net (fo=1, routed)           1.363     2.817    mpg2/btn_IBUF[0]
    SLICE_X1Y0           FDRE                                         r  mpg2/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.520     4.861    mpg2/CLK
    SLICE_X1Y0           FDRE                                         r  mpg2/Q1_reg/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            mpg1/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.746ns  (logic 1.441ns (52.482%)  route 1.305ns (47.518%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           1.305     2.746    mpg1/btn_IBUF[0]
    SLICE_X1Y0           FDRE                                         r  mpg1/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.520     4.861    mpg1/CLK
    SLICE_X1Y0           FDRE                                         r  mpg1/Q1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            mpg1/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.729ns  (logic 0.210ns (28.722%)  route 0.520ns (71.278%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           0.520     0.729    mpg1/btn_IBUF[0]
    SLICE_X1Y0           FDRE                                         r  mpg1/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.867     1.994    mpg1/CLK
    SLICE_X1Y0           FDRE                                         r  mpg1/Q1_reg/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            mpg2/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.775ns  (logic 0.222ns (28.640%)  route 0.553ns (71.360%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btn_IBUF[1]_inst/O
                         net (fo=1, routed)           0.553     0.775    mpg2/btn_IBUF[0]
    SLICE_X1Y0           FDRE                                         r  mpg2/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.867     1.994    mpg2/CLK
    SLICE_X1Y0           FDRE                                         r  mpg2/Q1_reg/C





