$date
	Sun Oct 23 05:40:21 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#571573
b101 !
1"
#571574
b101 &
b101 %
1$
#571575
0"
#571578
b10000 &
b10000 %
#571582
b1000 &
b1000 %
#571586
b100 &
b100 %
#571590
b10 &
b10 %
#571594
b1 &
b1 %
1#
#571598
b0 &
0#
b0 %
0$
#1608246
b10000 &
b10000 %
1$
b10000 !
1"
#1608247
0"
#1608250
b1000 &
b1000 %
#1608254
b100 &
b100 %
#1608258
b10 &
b10 %
#1608262
b1 &
1#
b1 %
#1608266
b0 &
b0 %
0#
0$
#2548661
b11100 !
1"
#2548662
b11100 &
b11100 %
1$
#2548663
0"
#2548666
b1110 &
b1110 %
#2548670
b111 &
b111 %
#2548674
b10110 &
b10110 %
#2548678
b1011 &
b1011 %
#2548682
b100010 &
b100010 %
#2548686
b10001 &
b10001 %
#2548690
b110100 &
b110100 %
#2548694
b11010 &
b11010 %
#2548698
b1101 &
b1101 %
#2548702
b101000 &
b101000 %
#2548706
b10100 &
b10100 %
#2548710
b1010 &
b1010 %
#2548714
b101 &
b101 %
#2548718
b10000 &
b10000 %
#2548722
b1000 &
b1000 %
#2548726
b100 &
b100 %
#2548730
b10 &
b10 %
#2548734
b1 &
1#
b1 %
#2548738
b0 &
b0 %
0#
0$
#4500012
