--- verilog_synth
+++ uhdm_synth
@@ -1,6 +1,6 @@
 /* Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */
-(* dynports =  1  *)
 (* top =  1  *)
+(* dynports =  1  *)
 (* src = "dut.sv:1.1-10.10" *)
 module mul(x, y, A);
 (* src = "dut.sv:4.25-4.26" *)
