Accel-Sim [build accelsim-commit-2260456ea5e6a1420f5734f145a4b7d8ab1d4737_modified_2.0]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-a42b7221_modified_5.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   86 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      55,55,55,55,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,1,1,1,2 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   86 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:N:L,A:384:48,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      39 # L1 Hit Latency
-gpgpu_smem_latency                    29 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      38 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                  102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option      0,8,16,32,64,100 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault               102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   86 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      rrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         1,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2       1,4,200,4,4,TEX # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3     1,4,32,4,4,TENSOR # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         1,4,4,4,4,UDP # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    0 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=29:RCD=99:RAS=232:RP=99:RC=330:CL=99:WL=15:CDLR=22:WR=85:nbkgrp=4:CCDL=15:RTPL=29 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  188 # ROP queue latency (default 85)
-dram_latency                         375 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    8 # Major compute capability version number
-gpgpu_compute_capability_minor                    6 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains  1200:1200:1200:7001 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                   32 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 4505 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               ../hw_run/traces/device-0/11.1//heartwall-rodinia-2.0-ft/__data_test_avi_1___data_result_1_txt/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  2,2 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  2,1 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                64,64 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                 21,8 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                32,32 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                200,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                32,32 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,1 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                    29 # minimal delay between activation of rows in different banks
RCD                                    99 # row to column delay
RAS                                   232 # time needed to activate row
RP                                     99 # time needed to precharge (deactivate) row
RC                                    330 # row cycle time
CDLR                                   22 # switching from write to read (changes tWTR)
WR                                     85 # last data-in to row precharge
CL                                     99 # CAS latency
WL                                     15 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                   15 # column to column delay between accesses to different bank groups
RTPL                                   29 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 32
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 0000000000070080 	high:19 low:7
addr_dec_mask[ROW]   = 00000000fff80000 	high:32 low:19
addr_dec_mask[COL]   = 000000000000f07f 	high:16 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1200000000.000000:1200000000.000000:1200000000.000000:7001000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000083333333333:0.00000000083333333333:0.00000000083333333333:0.00000000014283673761
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007f78655dca00,80
launching memcpy command : MemcpyHtoD,0x00007f78655dcc00,80
launching memcpy command : MemcpyHtoD,0x00007f78655dd600,124
launching memcpy command : MemcpyHtoD,0x00007f78655dd800,124
launching memcpy command : MemcpyHtoD,0x00007f786da00810,520
launching memcpy command : MemcpyHtoD,0x00007f786da00a18,8160
launching memcpy command : MemcpyHtoD,0x00007f7865400000,1952256
launching memcpy command : MemcpyHtoD,0x00007f786da00800,16
Processing kernel ../hw_run/traces/device-0/11.1//heartwall-rodinia-2.0-ft/__data_test_avi_1___data_result_1_txt/traces/kernel-1.traceg
-kernel name = _Z6kernelv
-kernel id = 1
-grid dim = (51,1,1)
-block dim = (512,1,1)
-shmem = 11872
-nregs = 51
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f7894000000
-local mem base_addr = 0x00007f7892000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//heartwall-rodinia-2.0-ft/__data_test_avi_1___data_result_1_txt/traces/kernel-1.traceg
launching kernel name: _Z6kernelv uid: 1
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6kernelv'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 96KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6kernelv'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6kernelv'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6kernelv'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6kernelv'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6kernelv'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6kernelv'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6kernelv'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6kernelv'
thread block = 8,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6kernelv'
thread block = 9,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6kernelv'
thread block = 10,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6kernelv'
thread block = 11,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6kernelv'
thread block = 12,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6kernelv'
thread block = 13,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6kernelv'
thread block = 14,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6kernelv'
thread block = 15,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6kernelv'
thread block = 16,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6kernelv'
thread block = 17,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6kernelv'
thread block = 18,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6kernelv'
thread block = 19,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6kernelv'
thread block = 20,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6kernelv'
thread block = 21,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6kernelv'
thread block = 22,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6kernelv'
thread block = 23,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6kernelv'
thread block = 24,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6kernelv'
thread block = 25,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6kernelv'
thread block = 26,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6kernelv'
thread block = 27,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z6kernelv'
thread block = 28,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z6kernelv'
thread block = 29,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z6kernelv'
thread block = 30,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z6kernelv'
thread block = 31,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z6kernelv'
thread block = 32,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z6kernelv'
thread block = 33,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z6kernelv'
thread block = 34,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z6kernelv'
thread block = 35,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z6kernelv'
thread block = 36,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z6kernelv'
thread block = 37,0,0
thread block = 38,0,0
thread block = 39,0,0
thread block = 40,0,0
thread block = 41,0,0
thread block = 42,0,0
thread block = 43,0,0
thread block = 44,0,0
thread block = 45,0,0
thread block = 46,0,0
thread block = 47,0,0
thread block = 48,0,0
thread block = 49,0,0
thread block = 50,0,0
Destroy streams for kernel 1: size 0
kernel_name = _Z6kernelv 
kernel_launch_uid = 1 
gpu_sim_cycle = 15738
gpu_sim_insn = 6559671
gpu_ipc =     416.8046
gpu_tot_sim_cycle = 15738
gpu_tot_sim_insn = 6559671
gpu_tot_ipc =     416.8046
gpu_tot_issued_cta = 51
gpu_occupancy = 38.2010% 
gpu_tot_occupancy = 38.2010% 
max_total_param_size = 0
gpu_stall_dramfull = 78
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.4997
partiton_level_parallism_total  =       2.4997
partiton_level_parallism_util =       5.0489
partiton_level_parallism_util_total  =       5.0489
L2_BW  =      95.9902 GB/Sec
L2_BW_total  =      95.9902 GB/Sec
gpu_total_sim_rate=1311934

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1993, Miss = 1516, Miss_rate = 0.761, Pending_hits = 107, Reservation_fails = 677
	L1D_cache_core[1]: Access = 2072, Miss = 1597, Miss_rate = 0.771, Pending_hits = 93, Reservation_fails = 694
	L1D_cache_core[2]: Access = 2022, Miss = 1546, Miss_rate = 0.765, Pending_hits = 93, Reservation_fails = 535
	L1D_cache_core[3]: Access = 2024, Miss = 1546, Miss_rate = 0.764, Pending_hits = 90, Reservation_fails = 718
	L1D_cache_core[4]: Access = 2074, Miss = 1597, Miss_rate = 0.770, Pending_hits = 88, Reservation_fails = 701
	L1D_cache_core[5]: Access = 2022, Miss = 1541, Miss_rate = 0.762, Pending_hits = 88, Reservation_fails = 581
	L1D_cache_core[6]: Access = 1944, Miss = 1465, Miss_rate = 0.754, Pending_hits = 90, Reservation_fails = 583
	L1D_cache_core[7]: Access = 2066, Miss = 1592, Miss_rate = 0.771, Pending_hits = 88, Reservation_fails = 801
	L1D_cache_core[8]: Access = 1990, Miss = 1516, Miss_rate = 0.762, Pending_hits = 90, Reservation_fails = 838
	L1D_cache_core[9]: Access = 2024, Miss = 1546, Miss_rate = 0.764, Pending_hits = 92, Reservation_fails = 565
	L1D_cache_core[10]: Access = 2074, Miss = 1597, Miss_rate = 0.770, Pending_hits = 96, Reservation_fails = 769
	L1D_cache_core[11]: Access = 2022, Miss = 1546, Miss_rate = 0.765, Pending_hits = 93, Reservation_fails = 1037
	L1D_cache_core[12]: Access = 2075, Miss = 1597, Miss_rate = 0.770, Pending_hits = 91, Reservation_fails = 929
	L1D_cache_core[13]: Access = 1014, Miss = 773, Miss_rate = 0.762, Pending_hits = 72, Reservation_fails = 34
	L1D_cache_core[14]: Access = 1011, Miss = 773, Miss_rate = 0.765, Pending_hits = 63, Reservation_fails = 44
	L1D_cache_core[15]: Access = 1006, Miss = 768, Miss_rate = 0.763, Pending_hits = 69, Reservation_fails = 38
	L1D_cache_core[16]: Access = 930, Miss = 692, Miss_rate = 0.744, Pending_hits = 69, Reservation_fails = 38
	L1D_cache_core[17]: Access = 1012, Miss = 773, Miss_rate = 0.764, Pending_hits = 65, Reservation_fails = 27
	L1D_cache_core[18]: Access = 1012, Miss = 773, Miss_rate = 0.764, Pending_hits = 68, Reservation_fails = 49
	L1D_cache_core[19]: Access = 1011, Miss = 773, Miss_rate = 0.765, Pending_hits = 56, Reservation_fails = 42
	L1D_cache_core[20]: Access = 933, Miss = 692, Miss_rate = 0.742, Pending_hits = 83, Reservation_fails = 69
	L1D_cache_core[21]: Access = 1011, Miss = 773, Miss_rate = 0.765, Pending_hits = 72, Reservation_fails = 71
	L1D_cache_core[22]: Access = 1061, Miss = 824, Miss_rate = 0.777, Pending_hits = 68, Reservation_fails = 98
	L1D_cache_core[23]: Access = 1011, Miss = 773, Miss_rate = 0.765, Pending_hits = 60, Reservation_fails = 37
	L1D_cache_core[24]: Access = 1011, Miss = 773, Miss_rate = 0.765, Pending_hits = 76, Reservation_fails = 161
	L1D_cache_core[25]: Access = 1012, Miss = 773, Miss_rate = 0.764, Pending_hits = 83, Reservation_fails = 106
	L1D_cache_core[26]: Access = 1012, Miss = 773, Miss_rate = 0.764, Pending_hits = 65, Reservation_fails = 51
	L1D_cache_core[27]: Access = 1009, Miss = 768, Miss_rate = 0.761, Pending_hits = 76, Reservation_fails = 92
	L1D_cache_core[28]: Access = 931, Miss = 692, Miss_rate = 0.743, Pending_hits = 67, Reservation_fails = 62
	L1D_cache_core[29]: Access = 1011, Miss = 773, Miss_rate = 0.765, Pending_hits = 68, Reservation_fails = 70
	L1D_cache_core[30]: Access = 1061, Miss = 824, Miss_rate = 0.777, Pending_hits = 66, Reservation_fails = 179
	L1D_cache_core[31]: Access = 1012, Miss = 773, Miss_rate = 0.764, Pending_hits = 69, Reservation_fails = 148
	L1D_cache_core[32]: Access = 1011, Miss = 773, Miss_rate = 0.765, Pending_hits = 55, Reservation_fails = 52
	L1D_cache_core[33]: Access = 1011, Miss = 773, Miss_rate = 0.765, Pending_hits = 68, Reservation_fails = 67
	L1D_cache_core[34]: Access = 1014, Miss = 773, Miss_rate = 0.762, Pending_hits = 69, Reservation_fails = 48
	L1D_cache_core[35]: Access = 1009, Miss = 768, Miss_rate = 0.761, Pending_hits = 76, Reservation_fails = 92
	L1D_cache_core[36]: Access = 980, Miss = 743, Miss_rate = 0.758, Pending_hits = 69, Reservation_fails = 226
	L1D_cache_core[37]: Access = 1011, Miss = 773, Miss_rate = 0.765, Pending_hits = 69, Reservation_fails = 91
	L1D_total_cache_accesses = 51509
	L1D_total_cache_misses = 39341
	L1D_total_cache_miss_rate = 0.7638
	L1D_total_cache_pending_hits = 2920
	L1D_total_cache_reservation_fails = 11420
	L1D_cache_data_port_util = 0.028
	L1D_cache_fill_port_util = 0.057
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9248
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2920
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6725
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8445
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 12094
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2920
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 20522
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2975
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 30987
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 20522

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 8445
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 2975
ctas_completed 51, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
349, 350, 292, 292, 292, 292, 292, 292, 292, 292, 292, 292, 292, 292, 292, 292, 349, 350, 292, 292, 292, 292, 292, 292, 292, 292, 292, 292, 292, 292, 292, 292, 
gpgpu_n_tot_thrd_icount = 7812384
gpgpu_n_tot_w_icount = 244137
gpgpu_n_stall_shd_mem = 7786
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 18819
gpgpu_n_mem_write_global = 20522
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 398055
gpgpu_n_store_insn = 132753
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2173
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 5613
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:173622	W0_Idle:201495	W0_Scoreboard:739550	W1:5763	W2:102	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:2703	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:102	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:51	W31:2499	W32:201501
single_issue_nums: WS0:62361	WS1:62564	WS2:59606	WS3:59606	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 150552 {8:18819,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 820880 {40:20522,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 752760 {40:18819,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 164176 {8:20522,}
maxmflatency = 1708 
max_icnt2mem_latency = 131 
maxmrqlatency = 122 
max_icnt2sh_latency = 55 
averagemflatency = 363 
avg_icnt2mem_latency = 52 
avg_mrq_latency = 11 
avg_icnt2sh_latency = 3 
mrq_lat_table:6474 	143 	184 	460 	1058 	1650 	257 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	24596 	3881 	10761 	103 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	34676 	4652 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	29681 	6564 	2385 	684 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	20 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        11         8         6        10        12        12        10        12        16        12         9        11         7         5         8         4 
dram[1]:         6        13        10        16        10        11        15        14         8         5        15        18         8        18        15        13 
dram[2]:         7         7        16        10         9        10        15         9        22        12        14        11        14        16        10         7 
dram[3]:         9         9        13         7         7         6        10         8         6        10        14        14         7         9         4         8 
dram[4]:         8         6        13         8         8         9         5        12        10         8        21        18         8         9         5         9 
dram[5]:         6        12         6        16         8         6         5         8        11         8        17        21         0         0         7        13 
dram[6]:         8         7         5         5         9        18        13        10        12        14        14        14        11        10        12         6 
dram[7]:        11         5        15         9         9        10        10         7         8         7        12        11        11        16         9        10 
dram[8]:        10         8        15        11        10        14        13         8        22        23        12         7        12        10        12        16 
dram[9]:         4        12         9         7         7        10         9         8         8        20        15        13         7        10         3         5 
dram[10]:         8         4         8        13        14        14         9         5        15         8        15        18         9         7         7         8 
dram[11]:        10         7        18        15         6         9        12        14         8        12        14        11         9        14        10         7 
dram[12]:        11         7         7         9        20         8        10        12        11         9         9        13         8         8        10         8 
dram[13]:        18         6         8         5        13        10         7         7        11         8        11         4        10        20        11        11 
dram[14]:         9        14        12         8        16         9        11        13        10         7         0        20        10        12         7        13 
dram[15]:         9        11        18        12        11         9        14         9        10        11        17        12         0         0        11         9 
maximum service time to same row:
dram[0]:      6194      6193      6232      6237      6187      6184      6205      6189      6285      6234      6233      6720      6273      6206      6293      6295 
dram[1]:      6212      6322      6241      6242      6742      6203      6238      6299      6762      7344      5184      6210      6188      6196      6251      6218 
dram[2]:      6287      6308      6211      6297      6303      6301      6169      6198      6196      6200      6207      6754      6276      6296      6275      6190 
dram[3]:      6201      6220      6195      6193      6216      6219      6199      6195      7094      6276      6780      6752      6305      6242      6214      6203 
dram[4]:      6192      6191      6206      6189      6754      6225      6211      6210      6241      6235      6713      6810      6185      6200      6196      6181 
dram[5]:      6281      6200      6188      6201      6209      6224      6174      6170      6219      6887      6718      6713      6218      6236      6212      6209 
dram[6]:      6200      6199      6196      6190      6215      6299      6193      6200      6304      6301      6202      6197      6295      6293      6296      6242 
dram[7]:      6251      7143      6232      6218      6293      6743      6205      6174      7134      6789      6230      7794      6287      6316      6291      6202 
dram[8]:      6256      6213      6228      6207      6179      6188      6198      6181      6230      6231      6325      6776      6217      6210      6177      6196 
dram[9]:      6219      6735      6201      6778      6304      6183      6177      6196      6292      6291      6674      6672      6221      6278      6289      6179 
dram[10]:      6209      6213      6220      6204      6289      6745      6182      6210      6213      6211      6740      6193      6214      6779      6227      6240 
dram[11]:      6182      6187      6207      6241      7132      6298      6324      7212      6225      6229      5514      6311      6221      6308      6239      6300 
dram[12]:      6294      6185      7146      6250      6196      6192      6193      6182      6197      6307      6180      6676      6232      6284      6188      6183 
dram[13]:      6219      6216      6181      6179      6287      6284      6178      6177      6243      6197      5184      6216      6283      6275      6174      6172 
dram[14]:      6251      6253      6197      6196      6742      6720      6208      7113      6217      6230      6204      6704      6194      6682      6198      6203 
dram[15]:      6217      6216      6210      6720      6228      6305      6219      6185      6209      6708      5487      6697      7777      6707      6227      6733 
average row accesses per activate:
dram[0]:  3.000000  2.600000  3.266667  4.272727  5.636364  5.272727  4.000000  4.000000  4.600000  5.857143  4.100000  4.444445 10.500000  3.800000  3.333333  4.000000 
dram[1]:  3.750000  5.444445  5.333333  4.416667  3.500000  3.625000  5.714286  4.000000  3.000000  3.090909  8.333333  7.500000  4.000000  8.400000  5.500000  5.625000 
dram[2]:  3.555556  4.375000  5.444445  3.666667  2.882353  5.875000  5.000000  3.538461  7.250000  4.125000  4.428571  3.250000  7.000000  5.000000  5.000000  5.111111 
dram[3]:  6.000000  3.250000  3.538461  3.230769  3.588235  3.533333  3.250000  3.437500  2.533333  3.545455  4.714286  8.500000  4.000000  4.000000  7.000000  4.600000 
dram[4]:  3.818182  2.923077  4.200000  3.071429  5.000000  5.111111  2.705882  4.272727  3.307692  4.600000  8.333333  7.666667  9.666667  6.000000  3.125000  4.600000 
dram[5]:  3.352941  3.375000  3.454545  3.545455  2.736842  3.058824  2.571429  3.923077  4.833333  3.176471  4.000000 10.333333 18.000000 20.000000  2.818182  3.100000 
dram[6]:  3.700000  4.100000  2.375000  2.400000  4.454545  4.727273  3.647059  4.500000  3.538461  4.888889  8.500000  7.000000  6.750000  5.250000  4.125000  3.000000 
dram[7]:  5.000000  4.333333  3.600000  3.307692  4.400000  4.200000  3.411765  3.500000  4.333333  3.888889 12.000000  5.250000  4.833333  6.000000  3.285714  3.230769 
dram[8]:  3.625000  5.000000  3.384615  4.181818  4.818182  4.636364  5.000000  3.066667  5.600000  9.250000  9.333333  2.700000  7.600000  4.222222  5.285714  4.777778 
dram[9]:  4.285714  3.666667  3.642857  2.866667  4.666667  3.923077  3.235294  3.058824  4.714286  5.428571  3.769231  5.111111  4.800000  5.500000  5.250000  4.600000 
dram[10]:  3.750000  2.285714  3.538461  3.500000  4.846154  3.933333  4.700000  3.187500  6.142857  3.230769  8.000000  4.250000  4.600000  3.333333  5.166667  7.750000 
dram[11]:  4.875000  3.363636  5.333333  5.125000  3.055556  3.157895  6.500000  3.416667  4.875000  5.111111  5.000000  3.500000  3.555556  6.600000  3.583333  3.909091 
dram[12]:  4.000000  3.555556  3.000000  4.333333  5.111111  3.600000  3.500000  4.214286  3.833333  3.833333  7.750000  4.142857  5.000000  4.600000  4.428571  5.166667 
dram[13]:  4.000000  2.916667  3.461539  3.461539  4.333333  4.400000  3.529412  4.000000  4.714286  2.818182  4.000000  3.875000  8.500000 15.500000  4.750000  3.461539 
dram[14]:  2.611111  3.642857  5.375000  4.181818  4.666667  4.300000  3.062500  3.538461  3.909091  3.000000 21.000000  7.333333  6.000000  4.750000  4.000000  3.538461 
dram[15]:  4.272727  3.692308  5.125000  6.000000  5.888889  5.500000  4.000000  3.533333  4.230769  4.000000  7.000000  4.500000 18.000000 18.000000  4.857143  4.500000 
average row locality = 10226/2490 = 4.106827
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        36        39        49        47        62        58        48        52        46        41        41        40        21        19        30        28 
dram[1]:        45        49        48        53        56        58        40        44        39        34        25        30        36        42        44        45 
dram[2]:        32        35        49        44        49        47        45        46        29        33        31        26        42        40        35        46 
dram[3]:        30        26        46        42        61        53        52        55        38        39        33        34        24        20        21        23 
dram[4]:        42        38        42        43        45        46        46        47        43        46        25        23        29        30        50        46 
dram[5]:        57        54        38        39        52        52        54        51        58        54        28        31        18        20        31        31 
dram[6]:        37        41        38        36        49        52        62        63        46        44        34        28        27        21        33        30 
dram[7]:        25        26        36        43        44        42        58        56        39        35        24        21        29        36        46        42 
dram[8]:        29        30        44        46        53        51        45        46        28        37        28        27        38        38        37        43 
dram[9]:        30        33        51        43        56        51        55        52        33        38        49        46        24        22        21        23 
dram[10]:        45        32        46        42        63        59        47        51        43        42        32        34        23        20        31        31 
dram[11]:        39        37        48        41        55        60        39        41        39        46        25        28        32        33        43        43 
dram[12]:        36        32        30        39        46        54        63        59        46        46        31        29        25        23        31        31 
dram[13]:        32        35        45        45        39        44        60        56        33        31        36        31        34        31        38        45 
dram[14]:        47        51        43        46        42        43        49        46        43        39        21        22        30        38        52        46 
dram[15]:        47        48        41        36        53        55        56        53        55        56        28        27        18        18        34        27 
total dram reads = 10226
bank skew: 63/18 = 3.50
chip skew: 688/597 = 1.15
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1468      1408      1311      1305      1290      1252      1257      1227      1314      1396      1286      1300      1755      1968      1688      1665
dram[1]:       1358      1280      1334      1368      1309      1333      1316      1403      1430      1464      3006      1506      1467      1389      1449      1405
dram[2]:       1607      1451      1244      1335      1235      1314      1388      1359      1523      1465      1534      1595      1309      1393      1437      1302
dram[3]:       1535      1781      1280      1387      1222      1271      1276      1337      1326      1281      1490      1500      1767      1902      1781      1813
dram[4]:       1328      1410      1435      1337      1313      1346      1312      1373      1328      1323      1663      1756      1529      1542      1316      1323
dram[5]:       1233      1295      1396      1384      1286      1307      1324      1312      1245      1230      1555      1487      2019      1944      1507      1495
dram[6]:       1450      1360      1411      1393      1313      1232      1316      1222      1266      1287      1389      1598      1716      1922      1419      1581
dram[7]:       1868      1674      1490      1303      1280      1373      1229      1299      1289      1369      1794      1987      1612      1431      1278      1385
dram[8]:       1540      1553      1292      1357      1275      1312      1327      1440      1575      1293      1561      1563      1406      1369      1410      1360
dram[9]:       1495      1437      1221      1370      1254      1317      1354      1301      1413      1389      1262      1175      1861      1810      1916      1636
dram[10]:       1249      1530      1280      1445      1240      1275      1348      1276      1370      1318      1468      1368      1749      1895      1608      1676
dram[11]:       1395      1463      1323      1397      1254      1226      1318      1311      1429      1347      2062      1620      1444      1538      1430      1395
dram[12]:       1470      1492      1490      1334      1353      1281      1205      1227      1232      1288      1487      1655      1720      1935      1583      1487
dram[13]:       1515      1512      1357      1263      1339      1276      1258      1309      1402      1537      1709      1475      1440      1495      1435      1310
dram[14]:       1328      1294      1348      1249      1341      1326      1271      1335      1342      1422      1775      1755      1553      1360      1274      1357
dram[15]:       1287      1387      1394      1469      1281      1230      1382      1276      1267      1236      2166      1658      2049      2087      1511      1606
maximum mf latency per bank:
dram[0]:        734       728       733       731       719       728       776       749       739       698       681       705       682       710       741       697
dram[1]:        814      1265      1249      1313      1352      1224       706      1240      1333       717      1708       757      1273      1168      1299      1226
dram[2]:        800       755       713       735       789       798       760       727       728       732       688       689       685       694       804       734
dram[3]:        767       802       764       747       743       805       752       770       733       709       727       692       687       701       711       727
dram[4]:        710       725       768       721       740       760       792       725       713       713       690       694       707       727       742       682
dram[5]:        732       753       804       736       764       796       748       739       712       742       702       679       695       678       739       763
dram[6]:        759       785       736       737       770       807       739       778       728       711       671       685       718       686       728       734
dram[7]:        718       715       813       739       729       761       734       748       733       724       715       692       704       685       771       703
dram[8]:        744       778       722       711       746       743       756       816       729       728       688       683       701       697       730       730
dram[9]:        714       765       732       766       723       723       753       747       707       778       711       691       705       725       712       685
dram[10]:        722       775       744       753       802       735       773       800       692       734       685       692       700       684       717       724
dram[11]:        840       730       740       735       750       812       762       735       687       744       748       763       733       768       736       769
dram[12]:        711       738       716       721       757       731       798       744       759       712       679       738       705       706       694       708
dram[13]:        803       768       776       751       750       796       737       732       773       716       689       695       677       671       742       711
dram[14]:        748       703       818       760       709       725       699       761       726       740       703       738       693       731       757       785
dram[15]:       1182      1146      1121      1159       795      1228      1205      1214       723      1166      1019      1170       651      1165      1095      1100
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=91813 n_nop=90863 n_act=159 n_pre=143 n_ref_event=0 n_req=657 n_rd=657 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007156
n_activity=27310 dram_eff=0.02406
bk0: 36a 88901i bk1: 39a 88283i bk2: 49a 88327i bk3: 47a 89021i bk4: 62a 89139i bk5: 58a 88995i bk6: 48a 88826i bk7: 52a 88769i bk8: 46a 89253i bk9: 41a 90225i bk10: 41a 89462i bk11: 40a 89846i bk12: 21a 91379i bk13: 19a 90663i bk14: 30a 89584i bk15: 28a 90257i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.757991
Row_Buffer_Locality_read = 0.757991
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.268123
Bank_Level_Parallism_Col = 1.754398
Bank_Level_Parallism_Ready = 1.079148
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.535014 

BW Util details:
bwutil = 0.007156 
total_CMD = 91813 
util_bw = 657 
Wasted_Col = 11337 
Wasted_Row = 5084 
Idle = 74735 

BW Util Bottlenecks: 
RCDc_limit = 15158 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5921 
rwq = 0 
CCDLc_limit_alone = 5921 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 91813 
n_nop = 90863 
Read = 657 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 159 
n_pre = 143 
n_ref = 0 
n_req = 657 
total_req = 657 

Dual Bus Interface Util: 
issued_total_row = 302 
issued_total_col = 657 
Row_Bus_Util =  0.003289 
CoL_Bus_Util = 0.007156 
Either_Row_CoL_Bus_Util = 0.010347 
Issued_on_Two_Bus_Simul_Util = 0.000098 
issued_two_Eff = 0.009474 
queue_avg = 0.438533 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.438533
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=91813 n_nop=90846 n_act=153 n_pre=137 n_ref_event=0 n_req=688 n_rd=688 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007493
n_activity=24661 dram_eff=0.0279
bk0: 45a 89104i bk1: 49a 89817i bk2: 48a 89520i bk3: 53a 88167i bk4: 56a 87294i bk5: 58a 87431i bk6: 40a 90249i bk7: 44a 89045i bk8: 39a 88793i bk9: 34a 88971i bk10: 25a 91138i bk11: 30a 90879i bk12: 36a 89494i bk13: 42a 90387i bk14: 44a 89791i bk15: 45a 89412i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777616
Row_Buffer_Locality_read = 0.777616
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.619494
Bank_Level_Parallism_Col = 1.809406
Bank_Level_Parallism_Ready = 1.091570
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.521163 

BW Util details:
bwutil = 0.007493 
total_CMD = 91813 
util_bw = 688 
Wasted_Col = 11053 
Wasted_Row = 3607 
Idle = 76465 

BW Util Bottlenecks: 
RCDc_limit = 14457 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7212 
rwq = 0 
CCDLc_limit_alone = 7212 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 91813 
n_nop = 90846 
Read = 688 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 153 
n_pre = 137 
n_ref = 0 
n_req = 688 
total_req = 688 

Dual Bus Interface Util: 
issued_total_row = 290 
issued_total_col = 688 
Row_Bus_Util =  0.003159 
CoL_Bus_Util = 0.007493 
Either_Row_CoL_Bus_Util = 0.010532 
Issued_on_Two_Bus_Simul_Util = 0.000120 
issued_two_Eff = 0.011375 
queue_avg = 0.582891 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.582891
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=91813 n_nop=90930 n_act=142 n_pre=126 n_ref_event=0 n_req=629 n_rd=629 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006851
n_activity=25204 dram_eff=0.02496
bk0: 32a 89493i bk1: 35a 89579i bk2: 49a 89625i bk3: 44a 88981i bk4: 49a 87512i bk5: 47a 89627i bk6: 45a 89476i bk7: 46a 88566i bk8: 29a 90967i bk9: 33a 89864i bk10: 31a 90255i bk11: 26a 90205i bk12: 42a 90329i bk13: 40a 89894i bk14: 35a 89972i bk15: 46a 89460i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.774245
Row_Buffer_Locality_read = 0.774245
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.089939
Bank_Level_Parallism_Col = 1.608648
Bank_Level_Parallism_Ready = 1.081081
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.417280 

BW Util details:
bwutil = 0.006851 
total_CMD = 91813 
util_bw = 629 
Wasted_Col = 11386 
Wasted_Row = 5130 
Idle = 74668 

BW Util Bottlenecks: 
RCDc_limit = 13559 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5678 
rwq = 0 
CCDLc_limit_alone = 5678 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 91813 
n_nop = 90930 
Read = 629 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 142 
n_pre = 126 
n_ref = 0 
n_req = 629 
total_req = 629 

Dual Bus Interface Util: 
issued_total_row = 268 
issued_total_col = 629 
Row_Bus_Util =  0.002919 
CoL_Bus_Util = 0.006851 
Either_Row_CoL_Bus_Util = 0.009617 
Issued_on_Two_Bus_Simul_Util = 0.000152 
issued_two_Eff = 0.015855 
queue_avg = 0.428850 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.42885
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=91813 n_nop=90926 n_act=159 n_pre=143 n_ref_event=0 n_req=597 n_rd=597 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006502
n_activity=24877 dram_eff=0.024
bk0: 30a 90502i bk1: 26a 89845i bk2: 46a 88700i bk3: 42a 88856i bk4: 61a 87674i bk5: 53a 87803i bk6: 52a 87678i bk7: 55a 87883i bk8: 38a 88024i bk9: 39a 89027i bk10: 33a 90253i bk11: 34a 90890i bk12: 24a 90502i bk13: 20a 90634i bk14: 21a 91148i bk15: 23a 90495i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.733668
Row_Buffer_Locality_read = 0.733668
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.255170
Bank_Level_Parallism_Col = 1.603586
Bank_Level_Parallism_Ready = 1.031826
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.448306 

BW Util details:
bwutil = 0.006502 
total_CMD = 91813 
util_bw = 597 
Wasted_Col = 12065 
Wasted_Row = 4938 
Idle = 74213 

BW Util Bottlenecks: 
RCDc_limit = 15202 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5337 
rwq = 0 
CCDLc_limit_alone = 5337 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 91813 
n_nop = 90926 
Read = 597 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 159 
n_pre = 143 
n_ref = 0 
n_req = 597 
total_req = 597 

Dual Bus Interface Util: 
issued_total_row = 302 
issued_total_col = 597 
Row_Bus_Util =  0.003289 
CoL_Bus_Util = 0.006502 
Either_Row_CoL_Bus_Util = 0.009661 
Issued_on_Two_Bus_Simul_Util = 0.000131 
issued_two_Eff = 0.013529 
queue_avg = 0.514230 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.51423
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=91813 n_nop=90889 n_act=157 n_pre=141 n_ref_event=0 n_req=641 n_rd=641 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006982
n_activity=26273 dram_eff=0.0244
bk0: 42a 89243i bk1: 38a 88924i bk2: 42a 89223i bk3: 43a 88351i bk4: 45a 89567i bk5: 46a 89220i bk6: 46a 87759i bk7: 47a 89280i bk8: 43a 88869i bk9: 46a 89473i bk10: 25a 91249i bk11: 23a 91118i bk12: 29a 91031i bk13: 30a 90602i bk14: 50a 88119i bk15: 46a 89549i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.755070
Row_Buffer_Locality_read = 0.755070
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.181526
Bank_Level_Parallism_Col = 1.704315
Bank_Level_Parallism_Ready = 1.084243
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.487578 

BW Util details:
bwutil = 0.006982 
total_CMD = 91813 
util_bw = 641 
Wasted_Col = 11657 
Wasted_Row = 5154 
Idle = 74361 

BW Util Bottlenecks: 
RCDc_limit = 14957 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6111 
rwq = 0 
CCDLc_limit_alone = 6111 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 91813 
n_nop = 90889 
Read = 641 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 157 
n_pre = 141 
n_ref = 0 
n_req = 641 
total_req = 641 

Dual Bus Interface Util: 
issued_total_row = 298 
issued_total_col = 641 
Row_Bus_Util =  0.003246 
CoL_Bus_Util = 0.006982 
Either_Row_CoL_Bus_Util = 0.010064 
Issued_on_Two_Bus_Simul_Util = 0.000163 
issued_two_Eff = 0.016234 
queue_avg = 0.430854 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.430854
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=91813 n_nop=90802 n_act=187 n_pre=171 n_ref_event=0 n_req=668 n_rd=668 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007276
n_activity=28737 dram_eff=0.02325
bk0: 57a 87852i bk1: 54a 87925i bk2: 38a 89144i bk3: 39a 89086i bk4: 52a 87156i bk5: 52a 87573i bk6: 54a 86666i bk7: 51a 88721i bk8: 58a 89008i bk9: 54a 87762i bk10: 28a 90282i bk11: 31a 91135i bk12: 18a 91477i bk13: 20a 91487i bk14: 31a 89262i bk15: 31a 89210i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.720060
Row_Buffer_Locality_read = 0.720060
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.184646
Bank_Level_Parallism_Col = 1.621320
Bank_Level_Parallism_Ready = 1.068862
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.452767 

BW Util details:
bwutil = 0.007276 
total_CMD = 91813 
util_bw = 668 
Wasted_Col = 14073 
Wasted_Row = 6283 
Idle = 70789 

BW Util Bottlenecks: 
RCDc_limit = 17926 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6081 
rwq = 0 
CCDLc_limit_alone = 6081 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 91813 
n_nop = 90802 
Read = 668 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 187 
n_pre = 171 
n_ref = 0 
n_req = 668 
total_req = 668 

Dual Bus Interface Util: 
issued_total_row = 358 
issued_total_col = 668 
Row_Bus_Util =  0.003899 
CoL_Bus_Util = 0.007276 
Either_Row_CoL_Bus_Util = 0.011012 
Issued_on_Two_Bus_Simul_Util = 0.000163 
issued_two_Eff = 0.014837 
queue_avg = 0.495638 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.495638
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=91813 n_nop=90878 n_act=160 n_pre=144 n_ref_event=0 n_req=641 n_rd=641 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006982
n_activity=26884 dram_eff=0.02384
bk0: 37a 89449i bk1: 41a 89243i bk2: 38a 87768i bk3: 36a 88058i bk4: 49a 88842i bk5: 52a 89036i bk6: 62a 87457i bk7: 63a 88216i bk8: 46a 88792i bk9: 44a 89620i bk10: 34a 90863i bk11: 28a 90803i bk12: 27a 90817i bk13: 21a 90927i bk14: 33a 89828i bk15: 30a 89409i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750390
Row_Buffer_Locality_read = 0.750390
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.259577
Bank_Level_Parallism_Col = 1.633278
Bank_Level_Parallism_Ready = 1.053042
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.453042 

BW Util details:
bwutil = 0.006982 
total_CMD = 91813 
util_bw = 641 
Wasted_Col = 12060 
Wasted_Row = 5232 
Idle = 73880 

BW Util Bottlenecks: 
RCDc_limit = 15263 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5562 
rwq = 0 
CCDLc_limit_alone = 5562 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 91813 
n_nop = 90878 
Read = 641 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 160 
n_pre = 144 
n_ref = 0 
n_req = 641 
total_req = 641 

Dual Bus Interface Util: 
issued_total_row = 304 
issued_total_col = 641 
Row_Bus_Util =  0.003311 
CoL_Bus_Util = 0.006982 
Either_Row_CoL_Bus_Util = 0.010184 
Issued_on_Two_Bus_Simul_Util = 0.000109 
issued_two_Eff = 0.010695 
queue_avg = 0.433457 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.433457
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=91813 n_nop=90933 n_act=150 n_pre=134 n_ref_event=0 n_req=602 n_rd=602 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006557
n_activity=26501 dram_eff=0.02272
bk0: 25a 90624i bk1: 26a 90391i bk2: 36a 89437i bk3: 43a 88555i bk4: 44a 89556i bk5: 42a 89325i bk6: 58a 87766i bk7: 56a 88095i bk8: 39a 89683i bk9: 35a 89851i bk10: 24a 91220i bk11: 21a 90939i bk12: 29a 90392i bk13: 36a 90421i bk14: 46a 88247i bk15: 42a 88664i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750831
Row_Buffer_Locality_read = 0.750831
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.027934
Bank_Level_Parallism_Col = 1.551307
Bank_Level_Parallism_Ready = 1.053156
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.397628 

BW Util details:
bwutil = 0.006557 
total_CMD = 91813 
util_bw = 602 
Wasted_Col = 11858 
Wasted_Row = 5511 
Idle = 73842 

BW Util Bottlenecks: 
RCDc_limit = 14390 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5045 
rwq = 0 
CCDLc_limit_alone = 5045 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 91813 
n_nop = 90933 
Read = 602 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 150 
n_pre = 134 
n_ref = 0 
n_req = 602 
total_req = 602 

Dual Bus Interface Util: 
issued_total_row = 284 
issued_total_col = 602 
Row_Bus_Util =  0.003093 
CoL_Bus_Util = 0.006557 
Either_Row_CoL_Bus_Util = 0.009585 
Issued_on_Two_Bus_Simul_Util = 0.000065 
issued_two_Eff = 0.006818 
queue_avg = 0.391796 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.391796
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=91813 n_nop=90949 n_act=136 n_pre=120 n_ref_event=0 n_req=620 n_rd=620 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006753
n_activity=23440 dram_eff=0.02645
bk0: 29a 90159i bk1: 30a 90206i bk2: 44a 88994i bk3: 46a 89298i bk4: 53a 89208i bk5: 51a 89162i bk6: 45a 89370i bk7: 46a 87624i bk8: 28a 90480i bk9: 37a 90909i bk10: 28a 91046i bk11: 27a 89727i bk12: 38a 90588i bk13: 38a 89708i bk14: 37a 90329i bk15: 43a 89511i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.780645
Row_Buffer_Locality_read = 0.780645
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.210285
Bank_Level_Parallism_Col = 1.725494
Bank_Level_Parallism_Ready = 1.053226
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.547580 

BW Util details:
bwutil = 0.006753 
total_CMD = 91813 
util_bw = 620 
Wasted_Col = 9903 
Wasted_Row = 4547 
Idle = 76743 

BW Util Bottlenecks: 
RCDc_limit = 12869 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5348 
rwq = 0 
CCDLc_limit_alone = 5348 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 91813 
n_nop = 90949 
Read = 620 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 136 
n_pre = 120 
n_ref = 0 
n_req = 620 
total_req = 620 

Dual Bus Interface Util: 
issued_total_row = 256 
issued_total_col = 620 
Row_Bus_Util =  0.002788 
CoL_Bus_Util = 0.006753 
Either_Row_CoL_Bus_Util = 0.009410 
Issued_on_Two_Bus_Simul_Util = 0.000131 
issued_two_Eff = 0.013889 
queue_avg = 0.403755 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.403755
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=91813 n_nop=90893 n_act=158 n_pre=142 n_ref_event=0 n_req=627 n_rd=627 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006829
n_activity=27108 dram_eff=0.02313
bk0: 30a 90056i bk1: 33a 89601i bk2: 51a 88384i bk3: 43a 88188i bk4: 56a 88896i bk5: 51a 88744i bk6: 55a 87261i bk7: 52a 87467i bk8: 33a 90077i bk9: 38a 90003i bk10: 49a 88783i bk11: 46a 89783i bk12: 24a 90627i bk13: 22a 90776i bk14: 21a 90814i bk15: 23a 90781i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.748006
Row_Buffer_Locality_read = 0.748006
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.107871
Bank_Level_Parallism_Col = 1.583750
Bank_Level_Parallism_Ready = 1.060606
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.407564 

BW Util details:
bwutil = 0.006829 
total_CMD = 91813 
util_bw = 627 
Wasted_Col = 12443 
Wasted_Row = 5619 
Idle = 73124 

BW Util Bottlenecks: 
RCDc_limit = 15168 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5828 
rwq = 0 
CCDLc_limit_alone = 5828 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 91813 
n_nop = 90893 
Read = 627 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 158 
n_pre = 142 
n_ref = 0 
n_req = 627 
total_req = 627 

Dual Bus Interface Util: 
issued_total_row = 300 
issued_total_col = 627 
Row_Bus_Util =  0.003268 
CoL_Bus_Util = 0.006829 
Either_Row_CoL_Bus_Util = 0.010020 
Issued_on_Two_Bus_Simul_Util = 0.000076 
issued_two_Eff = 0.007609 
queue_avg = 0.471491 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.471491
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=91813 n_nop=90882 n_act=158 n_pre=142 n_ref_event=0 n_req=641 n_rd=641 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006982
n_activity=25202 dram_eff=0.02543
bk0: 45a 88793i bk1: 32a 88386i bk2: 46a 88791i bk3: 42a 88648i bk4: 63a 88382i bk5: 59a 88147i bk6: 47a 89363i bk7: 51a 87674i bk8: 43a 90180i bk9: 42a 88738i bk10: 32a 90957i bk11: 34a 90189i bk12: 23a 90624i bk13: 20a 90494i bk14: 31a 90286i bk15: 31a 90865i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.753510
Row_Buffer_Locality_read = 0.753510
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.198674
Bank_Level_Parallism_Col = 1.649186
Bank_Level_Parallism_Ready = 1.042122
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.477588 

BW Util details:
bwutil = 0.006982 
total_CMD = 91813 
util_bw = 641 
Wasted_Col = 11890 
Wasted_Row = 5267 
Idle = 74015 

BW Util Bottlenecks: 
RCDc_limit = 15055 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5771 
rwq = 0 
CCDLc_limit_alone = 5771 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 91813 
n_nop = 90882 
Read = 641 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 158 
n_pre = 142 
n_ref = 0 
n_req = 641 
total_req = 641 

Dual Bus Interface Util: 
issued_total_row = 300 
issued_total_col = 641 
Row_Bus_Util =  0.003268 
CoL_Bus_Util = 0.006982 
Either_Row_CoL_Bus_Util = 0.010140 
Issued_on_Two_Bus_Simul_Util = 0.000109 
issued_two_Eff = 0.010741 
queue_avg = 0.438097 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.438097
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=91813 n_nop=90883 n_act=158 n_pre=142 n_ref_event=0 n_req=649 n_rd=649 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007069
n_activity=25601 dram_eff=0.02535
bk0: 39a 89733i bk1: 37a 88985i bk2: 48a 89607i bk3: 41a 89942i bk4: 55a 87273i bk5: 60a 87155i bk6: 39a 90432i bk7: 41a 88924i bk8: 39a 89926i bk9: 46a 89621i bk10: 25a 90667i bk11: 28a 89948i bk12: 32a 89812i bk13: 33a 90592i bk14: 43a 89001i bk15: 43a 89008i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.756549
Row_Buffer_Locality_read = 0.756549
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.189555
Bank_Level_Parallism_Col = 1.620104
Bank_Level_Parallism_Ready = 1.055470
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.423627 

BW Util details:
bwutil = 0.007069 
total_CMD = 91813 
util_bw = 649 
Wasted_Col = 12124 
Wasted_Row = 5053 
Idle = 73987 

BW Util Bottlenecks: 
RCDc_limit = 15110 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5761 
rwq = 0 
CCDLc_limit_alone = 5761 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 91813 
n_nop = 90883 
Read = 649 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 158 
n_pre = 142 
n_ref = 0 
n_req = 649 
total_req = 649 

Dual Bus Interface Util: 
issued_total_row = 300 
issued_total_col = 649 
Row_Bus_Util =  0.003268 
CoL_Bus_Util = 0.007069 
Either_Row_CoL_Bus_Util = 0.010129 
Issued_on_Two_Bus_Simul_Util = 0.000207 
issued_two_Eff = 0.020430 
queue_avg = 0.494756 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.494756
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=91813 n_nop=90914 n_act=151 n_pre=135 n_ref_event=0 n_req=621 n_rd=621 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006764
n_activity=26419 dram_eff=0.02351
bk0: 36a 89527i bk1: 32a 89705i bk2: 30a 89593i bk3: 39a 89707i bk4: 46a 89456i bk5: 54a 88236i bk6: 63a 87427i bk7: 59a 87761i bk8: 46a 88861i bk9: 46a 89199i bk10: 31a 90907i bk11: 29a 90096i bk12: 25a 90724i bk13: 23a 90674i bk14: 31a 89874i bk15: 31a 90305i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.756844
Row_Buffer_Locality_read = 0.756844
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.094710
Bank_Level_Parallism_Col = 1.635769
Bank_Level_Parallism_Ready = 1.057971
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.439921 

BW Util details:
bwutil = 0.006764 
total_CMD = 91813 
util_bw = 621 
Wasted_Col = 11673 
Wasted_Row = 5645 
Idle = 73874 

BW Util Bottlenecks: 
RCDc_limit = 14438 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5622 
rwq = 0 
CCDLc_limit_alone = 5622 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 91813 
n_nop = 90914 
Read = 621 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 151 
n_pre = 135 
n_ref = 0 
n_req = 621 
total_req = 621 

Dual Bus Interface Util: 
issued_total_row = 286 
issued_total_col = 621 
Row_Bus_Util =  0.003115 
CoL_Bus_Util = 0.006764 
Either_Row_CoL_Bus_Util = 0.009792 
Issued_on_Two_Bus_Simul_Util = 0.000087 
issued_two_Eff = 0.008899 
queue_avg = 0.479126 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.479126
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=91813 n_nop=90890 n_act=158 n_pre=142 n_ref_event=0 n_req=635 n_rd=635 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006916
n_activity=25665 dram_eff=0.02474
bk0: 32a 89780i bk1: 35a 88914i bk2: 45a 88372i bk3: 45a 88369i bk4: 39a 89550i bk5: 44a 89368i bk6: 60a 87315i bk7: 56a 88134i bk8: 33a 89914i bk9: 31a 89549i bk10: 36a 89712i bk11: 31a 89963i bk12: 34a 90875i bk13: 31a 91359i bk14: 38a 89713i bk15: 45a 88951i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.751181
Row_Buffer_Locality_read = 0.751181
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.314648
Bank_Level_Parallism_Col = 1.733000
Bank_Level_Parallism_Ready = 1.107087
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.505243 

BW Util details:
bwutil = 0.006916 
total_CMD = 91813 
util_bw = 635 
Wasted_Col = 11626 
Wasted_Row = 4936 
Idle = 74616 

BW Util Bottlenecks: 
RCDc_limit = 15048 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6181 
rwq = 0 
CCDLc_limit_alone = 6181 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 91813 
n_nop = 90890 
Read = 635 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 158 
n_pre = 142 
n_ref = 0 
n_req = 635 
total_req = 635 

Dual Bus Interface Util: 
issued_total_row = 300 
issued_total_col = 635 
Row_Bus_Util =  0.003268 
CoL_Bus_Util = 0.006916 
Either_Row_CoL_Bus_Util = 0.010053 
Issued_on_Two_Bus_Simul_Util = 0.000131 
issued_two_Eff = 0.013001 
queue_avg = 0.455524 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.455524
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=91813 n_nop=90847 n_act=166 n_pre=150 n_ref_event=0 n_req=658 n_rd=658 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007167
n_activity=26327 dram_eff=0.02499
bk0: 47a 87701i bk1: 51a 88545i bk2: 43a 89521i bk3: 46a 88930i bk4: 42a 89488i bk5: 43a 89571i bk6: 49a 87980i bk7: 46a 88868i bk8: 43a 89250i bk9: 39a 88725i bk10: 21a 91429i bk11: 22a 91225i bk12: 30a 90603i bk13: 38a 90036i bk14: 52a 88362i bk15: 46a 88326i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.747720
Row_Buffer_Locality_read = 0.747720
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.253865
Bank_Level_Parallism_Col = 1.668950
Bank_Level_Parallism_Ready = 1.095745
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.498440 

BW Util details:
bwutil = 0.007167 
total_CMD = 91813 
util_bw = 658 
Wasted_Col = 12548 
Wasted_Row = 5032 
Idle = 73575 

BW Util Bottlenecks: 
RCDc_limit = 15864 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6044 
rwq = 0 
CCDLc_limit_alone = 6044 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 91813 
n_nop = 90847 
Read = 658 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 166 
n_pre = 150 
n_ref = 0 
n_req = 658 
total_req = 658 

Dual Bus Interface Util: 
issued_total_row = 316 
issued_total_col = 658 
Row_Bus_Util =  0.003442 
CoL_Bus_Util = 0.007167 
Either_Row_CoL_Bus_Util = 0.010521 
Issued_on_Two_Bus_Simul_Util = 0.000087 
issued_two_Eff = 0.008282 
queue_avg = 0.491347 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.491347
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=91813 n_nop=90911 n_act=138 n_pre=122 n_ref_event=0 n_req=652 n_rd=652 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007101
n_activity=25702 dram_eff=0.02537
bk0: 47a 89301i bk1: 48a 88647i bk2: 41a 89965i bk3: 36a 90458i bk4: 53a 89195i bk5: 55a 88693i bk6: 56a 88460i bk7: 53a 88182i bk8: 55a 88502i bk9: 56a 88508i bk10: 28a 90933i bk11: 27a 90507i bk12: 18a 91619i bk13: 18a 91569i bk14: 34a 90115i bk15: 27a 90479i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.788344
Row_Buffer_Locality_read = 0.788344
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.083454
Bank_Level_Parallism_Col = 1.624558
Bank_Level_Parallism_Ready = 1.069018
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.442568 

BW Util details:
bwutil = 0.007101 
total_CMD = 91813 
util_bw = 652 
Wasted_Col = 11016 
Wasted_Row = 4904 
Idle = 75241 

BW Util Bottlenecks: 
RCDc_limit = 13157 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5639 
rwq = 0 
CCDLc_limit_alone = 5639 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 91813 
n_nop = 90911 
Read = 652 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 138 
n_pre = 122 
n_ref = 0 
n_req = 652 
total_req = 652 

Dual Bus Interface Util: 
issued_total_row = 260 
issued_total_col = 652 
Row_Bus_Util =  0.002832 
CoL_Bus_Util = 0.007101 
Either_Row_CoL_Bus_Util = 0.009824 
Issued_on_Two_Bus_Simul_Util = 0.000109 
issued_two_Eff = 0.011086 
queue_avg = 0.434296 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.434296

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1256, Miss = 851, Miss_rate = 0.678, Pending_hits = 32, Reservation_fails = 0
L2_cache_bank[1]: Access = 1228, Miss = 845, Miss_rate = 0.688, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[2]: Access = 1297, Miss = 861, Miss_rate = 0.664, Pending_hits = 36, Reservation_fails = 1577
L2_cache_bank[3]: Access = 1247, Miss = 864, Miss_rate = 0.693, Pending_hits = 37, Reservation_fails = 0
L2_cache_bank[4]: Access = 1171, Miss = 831, Miss_rate = 0.710, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[5]: Access = 1262, Miss = 838, Miss_rate = 0.664, Pending_hits = 26, Reservation_fails = 0
L2_cache_bank[6]: Access = 1215, Miss = 837, Miss_rate = 0.689, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[7]: Access = 1171, Miss = 807, Miss_rate = 0.689, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[8]: Access = 1259, Miss = 853, Miss_rate = 0.678, Pending_hits = 28, Reservation_fails = 0
L2_cache_bank[9]: Access = 1215, Miss = 840, Miss_rate = 0.691, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[10]: Access = 1282, Miss = 861, Miss_rate = 0.672, Pending_hits = 28, Reservation_fails = 0
L2_cache_bank[11]: Access = 1253, Miss = 861, Miss_rate = 0.687, Pending_hits = 32, Reservation_fails = 0
L2_cache_bank[12]: Access = 1219, Miss = 831, Miss_rate = 0.682, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[13]: Access = 1244, Miss = 856, Miss_rate = 0.688, Pending_hits = 26, Reservation_fails = 0
L2_cache_bank[14]: Access = 1198, Miss = 837, Miss_rate = 0.699, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[15]: Access = 1195, Miss = 819, Miss_rate = 0.685, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[16]: Access = 1188, Miss = 823, Miss_rate = 0.693, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[17]: Access = 1247, Miss = 835, Miss_rate = 0.670, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[18]: Access = 1199, Miss = 838, Miss_rate = 0.699, Pending_hits = 33, Reservation_fails = 0
L2_cache_bank[19]: Access = 1205, Miss = 833, Miss_rate = 0.691, Pending_hits = 38, Reservation_fails = 0
L2_cache_bank[20]: Access = 1245, Miss = 835, Miss_rate = 0.671, Pending_hits = 25, Reservation_fails = 0
L2_cache_bank[21]: Access = 1225, Miss = 844, Miss_rate = 0.689, Pending_hits = 44, Reservation_fails = 0
L2_cache_bank[22]: Access = 1271, Miss = 841, Miss_rate = 0.662, Pending_hits = 39, Reservation_fails = 390
L2_cache_bank[23]: Access = 1232, Miss = 847, Miss_rate = 0.688, Pending_hits = 27, Reservation_fails = 0
L2_cache_bank[24]: Access = 1203, Miss = 830, Miss_rate = 0.690, Pending_hits = 28, Reservation_fails = 0
L2_cache_bank[25]: Access = 1204, Miss = 829, Miss_rate = 0.689, Pending_hits = 32, Reservation_fails = 0
L2_cache_bank[26]: Access = 1223, Miss = 844, Miss_rate = 0.690, Pending_hits = 41, Reservation_fails = 390
L2_cache_bank[27]: Access = 1210, Miss = 830, Miss_rate = 0.686, Pending_hits = 25, Reservation_fails = 0
L2_cache_bank[28]: Access = 1262, Miss = 850, Miss_rate = 0.674, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[29]: Access = 1214, Miss = 848, Miss_rate = 0.699, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[30]: Access = 1269, Miss = 842, Miss_rate = 0.664, Pending_hits = 39, Reservation_fails = 1134
L2_cache_bank[31]: Access = 1232, Miss = 849, Miss_rate = 0.689, Pending_hits = 24, Reservation_fails = 0
L2_total_cache_accesses = 39341
L2_total_cache_misses = 26910
L2_total_cache_miss_rate = 0.6840
L2_total_cache_pending_hits = 943
L2_total_cache_reservation_fails = 3491
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7650
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 943
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2974
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3491
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 7252
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 943
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3838
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4178
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 12506
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 18819
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 20522
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3491
L2_cache_data_port_util = 0.023
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=39341
icnt_total_pkts_simt_to_mem=39341
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 39341
Req_Network_cycles = 15738
Req_Network_injected_packets_per_cycle =       2.4997 
Req_Network_conflicts_per_cycle =       0.4529
Req_Network_conflicts_per_cycle_util =       0.9147
Req_Bank_Level_Parallism =       5.0489
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0908
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0790

Reply_Network_injected_packets_num = 39341
Reply_Network_cycles = 15738
Reply_Network_injected_packets_per_cycle =        2.4997
Reply_Network_conflicts_per_cycle =        1.3280
Reply_Network_conflicts_per_cycle_util =       2.6553
Reply_Bank_Level_Parallism =       4.9982
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1165
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0658
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 5 sec (5 sec)
gpgpu_simulation_rate = 1311934 (inst/sec)
gpgpu_simulation_rate = 3147 (cycle/sec)
gpgpu_silicon_slowdown = 381315x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***
