// Seed: 3256265095
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  inout logic [7:0] id_3;
  inout wire id_2;
  inout wire id_1;
  supply1 id_9;
  wire id_10;
  generate
    wire id_11;
  endgenerate
  assign id_9 = 1 ^ id_3 - id_3[-1|1];
  wire id_12;
  assign id_1 = id_10;
  logic id_13;
endmodule
module module_1 #(
    parameter id_4 = 32'd46
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout logic [7:0] id_15;
  input logic [7:0] id_14;
  inout wire id_13;
  output wire id_12;
  module_0 modCall_1 (
      id_2,
      id_3,
      id_15,
      id_9,
      id_9,
      id_9,
      id_6,
      id_5
  );
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  input wire _id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  parameter [-1 : -1  &  -1 'b0 &  -1] id_16 = 1;
  wire id_17;
endmodule
