#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Mon Apr 13 14:30:44 2020
# Process ID: 8004
# Log file: E:/trashCan/Projects/Assign/project_1/vivado.log
# Journal file: E:/trashCan/Projects/Assign/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/trashCan/Projects/Assign/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 706.230 ; gain = 140.180
remove_files {E:/trashCan/Projects/FPA/FPA.srcs/sources_1/new/fp_add.v E:/trashCan/Projects/FPA/FPA.srcs/sources_1/new/fp_add_tb.v}
add_files -norecurse {E:/trashCan/Projects/Assign/fp_add.v E:/trashCan/Projects/Assign/fp_add_tb.v}
reset_run synth_1
launch_runs synth_1
[Mon Apr 13 14:41:38 2020] Launched synth_1...
Run output will be captured here: E:/trashCan/Projects/Assign/project_1/project_1.runs/synth_1/runme.log
add_files E:/trashCan/Projects/Assign
WARNING: [filemgmt 56-12] File 'E:/trashCan/Projects/Assign/tuturu.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'E:/trashCan/Projects/Assign/tb.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'E:/trashCan/Projects/Assign/fp_add_tb.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'E:/trashCan/Projects/Assign/fp_add.v' cannot be added to the project because it already exists in the project, skipping this file
add_files -norecurse E:/trashCan/Projects/Assign/weights_Memory.v
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_flp3_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/trashCan/Projects/Assign/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj add_flp3_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Assign/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Assign/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Assign/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
WARNING: [VRFC 10-1315] redeclaration of ansi port clock is not allowed [E:/trashCan/Projects/Assign/fp_add.v:18]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Assign/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Assign/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Assign/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Assign/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
ERROR: [VRFC 10-60] enable_MM_out_fc is not a constant [E:/trashCan/Projects/Assign/weights_Memory.v:21]
ERROR: [VRFC 10-529] concurrent assignment to a non-net dataMainMemo_fc is not permitted [E:/trashCan/Projects/Assign/weights_Memory.v:22]
ERROR: [VRFC 10-529] concurrent assignment to a non-net dataMainMemo_fc is not permitted [E:/trashCan/Projects/Assign/weights_Memory.v:24]
ERROR: [VRFC 10-1040] module weights_Memory ignored due to previous errors [E:/trashCan/Projects/Assign/weights_Memory.v:1]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'E:/trashCan/Projects/Assign/project_1/project_1.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_flp3_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/trashCan/Projects/Assign/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj add_flp3_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Assign/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Assign/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Assign/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
WARNING: [VRFC 10-1315] redeclaration of ansi port clock is not allowed [E:/trashCan/Projects/Assign/fp_add.v:18]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Assign/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Assign/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Assign/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Assign/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
ERROR: [VRFC 10-60] enable_MM_out_fc is not a constant [E:/trashCan/Projects/Assign/weights_Memory.v:21]
ERROR: [VRFC 10-529] concurrent assignment to a non-net dataMainMemo_fc is not permitted [E:/trashCan/Projects/Assign/weights_Memory.v:22]
ERROR: [VRFC 10-529] concurrent assignment to a non-net dataMainMemo_fc is not permitted [E:/trashCan/Projects/Assign/weights_Memory.v:24]
ERROR: [VRFC 10-1040] module weights_Memory ignored due to previous errors [E:/trashCan/Projects/Assign/weights_Memory.v:1]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'E:/trashCan/Projects/Assign/project_1/project_1.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
set_property top add_flp3_tb [current_fileset]
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_flp3_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/trashCan/Projects/Assign/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj add_flp3_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Assign/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Assign/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Assign/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
WARNING: [VRFC 10-1315] redeclaration of ansi port clock is not allowed [E:/trashCan/Projects/Assign/fp_add.v:18]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Assign/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Assign/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Assign/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Assign/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
ERROR: [VRFC 10-60] enable_MM_out_fc is not a constant [E:/trashCan/Projects/Assign/weights_Memory.v:21]
ERROR: [VRFC 10-529] concurrent assignment to a non-net dataMainMemo_fc is not permitted [E:/trashCan/Projects/Assign/weights_Memory.v:22]
ERROR: [VRFC 10-529] concurrent assignment to a non-net dataMainMemo_fc is not permitted [E:/trashCan/Projects/Assign/weights_Memory.v:24]
ERROR: [VRFC 10-1040] module weights_Memory ignored due to previous errors [E:/trashCan/Projects/Assign/weights_Memory.v:1]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'E:/trashCan/Projects/Assign/project_1/project_1.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_flp3_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/trashCan/Projects/Assign/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj add_flp3_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Assign/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Assign/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Assign/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
WARNING: [VRFC 10-1315] redeclaration of ansi port clock is not allowed [E:/trashCan/Projects/Assign/fp_add.v:18]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Assign/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Assign/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Assign/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Assign/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Assign/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/trashCan/Projects/Assign/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/trashCan/Projects/Assign/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot add_flp3_tb_behav xil_defaultlib.add_flp3_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "E:/trashCan/Projects/Assign/project_1/project_1.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/trashCan/Projects/Assign/project_1/project_1.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fp_add
Compiling module xil_defaultlib.add_flp3_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot add_flp3_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/trashCan/Projects/Assign/project_1/project_1.sim/sim_1/behav/xsim.dir/add_flp3_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 2965628546 -regid "" -xml E:/trashCan/Projects/Assign/project_1/project_1.sim/sim_1/behav/xsim.dir/add_flp3_tb_behav/webtal..."
    (file "E:/trashCan/Projects/Assign/project_1/project_1.sim/sim_1/behav/xsim.dir/add_flp3_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 13 19:07:34 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 776.055 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/trashCan/Projects/Assign/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "add_flp3_tb_behav -key {Behavioral:sim_1:Functional:add_flp3_tb} -tclbatch {add_flp3_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source add_flp3_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
sign=0, exp_biased=10000001, sum=11101000000000000000000
sign=0, exp_biased=10000010, sum=10100000000000000000000
sign=1, exp_biased=10000010, sum=01000000000000000000000
sign=0, exp_biased=10000001, sum=00000000000000000000000
sign=1, exp_biased=10000001, sum=00000000000000000000000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'add_flp3_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 776.055 ; gain = 0.000
run all
sign=0, exp_biased=10000101, sum=00000000000000000000000
sign=0, exp_biased=10000000, sum=00000000000000000000000
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 798.148 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_flp3_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/trashCan/Projects/Assign/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj add_flp3_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Assign/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Assign/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Assign/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
WARNING: [VRFC 10-1315] redeclaration of ansi port clock is not allowed [E:/trashCan/Projects/Assign/fp_add.v:18]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Assign/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Assign/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Assign/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Assign/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Assign/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/trashCan/Projects/Assign/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/trashCan/Projects/Assign/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot add_flp3_tb_behav xil_defaultlib.add_flp3_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "E:/trashCan/Projects/Assign/project_1/project_1.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/trashCan/Projects/Assign/project_1/project_1.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fp_add
Compiling module xil_defaultlib.add_flp3_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot add_flp3_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/trashCan/Projects/Assign/project_1/project_1.sim/sim_1/behav/xsim.dir/add_flp3_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 1703138239 -regid "" -xml E:/trashCan/Projects/Assign/project_1/project_1.sim/sim_1/behav/xsim.dir/add_flp3_tb_behav/webtal..."
    (file "E:/trashCan/Projects/Assign/project_1/project_1.sim/sim_1/behav/xsim.dir/add_flp3_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 13 19:09:15 2020...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/trashCan/Projects/Assign/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "add_flp3_tb_behav -key {Behavioral:sim_1:Functional:add_flp3_tb} -tclbatch {add_flp3_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source add_flp3_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
sign=0, exp_biased=10000001, sum=11101000000000000000000
sign=0, exp_biased=10000010, sum=10100000000000000000000
sign=1, exp_biased=10000010, sum=01000000000000000000000
sign=0, exp_biased=10000001, sum=00000000000000000000000
sign=1, exp_biased=10000001, sum=00000000000000000000000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'add_flp3_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 798.148 ; gain = 0.000
run all
sign=0, exp_biased=10000101, sum=00000000000000000000000
sign=0, exp_biased=10000000, sum=00000000000000000000000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_flp3_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/trashCan/Projects/Assign/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj add_flp3_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Assign/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Assign/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Assign/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
WARNING: [VRFC 10-1315] redeclaration of ansi port clock is not allowed [E:/trashCan/Projects/Assign/fp_add.v:18]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Assign/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Assign/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Assign/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Assign/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Assign/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/trashCan/Projects/Assign/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/trashCan/Projects/Assign/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot add_flp3_tb_behav xil_defaultlib.add_flp3_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "E:/trashCan/Projects/Assign/project_1/project_1.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/trashCan/Projects/Assign/project_1/project_1.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fp_add
Compiling module xil_defaultlib.add_flp3_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot add_flp3_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/trashCan/Projects/Assign/project_1/project_1.sim/sim_1/behav/xsim.dir/add_flp3_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 2587129848 -regid "" -xml E:/trashCan/Projects/Assign/project_1/project_1.sim/sim_1/behav/xsim.dir/add_flp3_tb_behav/webtal..."
    (file "E:/trashCan/Projects/Assign/project_1/project_1.sim/sim_1/behav/xsim.dir/add_flp3_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 13 19:46:00 2020...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/trashCan/Projects/Assign/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "add_flp3_tb_behav -key {Behavioral:sim_1:Functional:add_flp3_tb} -tclbatch {add_flp3_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source add_flp3_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
sign=0, exp_biased=10000001, sum=11101000000000000000000
sign=0, exp_biased=10000010, sum=10100000000000000000000
sign=1, exp_biased=10000010, sum=01000000000000000000000
sign=0, exp_biased=10000001, sum=00000000000000000000000
sign=1, exp_biased=10000001, sum=00000000000000000000000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'add_flp3_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 798.148 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top weights_Memory [current_fileset]
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_flp3_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/trashCan/Projects/Assign/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj add_flp3_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Assign/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Assign/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Assign/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
WARNING: [VRFC 10-1315] redeclaration of ansi port clock is not allowed [E:/trashCan/Projects/Assign/fp_add.v:18]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Assign/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Assign/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Assign/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Assign/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Assign/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/trashCan/Projects/Assign/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/trashCan/Projects/Assign/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot add_flp3_tb_behav xil_defaultlib.add_flp3_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "E:/trashCan/Projects/Assign/project_1/project_1.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/trashCan/Projects/Assign/project_1/project_1.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fp_add
Compiling module xil_defaultlib.add_flp3_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot add_flp3_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/trashCan/Projects/Assign/project_1/project_1.sim/sim_1/behav/xsim.dir/add_flp3_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 3597119236 -regid "" -xml E:/trashCan/Projects/Assign/project_1/project_1.sim/sim_1/behav/xsim.dir/add_flp3_tb_behav/webtal..."
    (file "E:/trashCan/Projects/Assign/project_1/project_1.sim/sim_1/behav/xsim.dir/add_flp3_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 13 19:47:13 2020...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/trashCan/Projects/Assign/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "add_flp3_tb_behav -key {Behavioral:sim_1:Functional:add_flp3_tb} -tclbatch {add_flp3_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source add_flp3_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
sign=0, exp_biased=10000001, sum=11101000000000000000000
sign=0, exp_biased=10000010, sum=10100000000000000000000
sign=1, exp_biased=10000010, sum=01000000000000000000000
sign=0, exp_biased=10000001, sum=00000000000000000000000
sign=1, exp_biased=10000001, sum=00000000000000000000000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'add_flp3_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 798.543 ; gain = 0.000
add_files -norecurse E:/trashCan/Projects/Assign/FC_Layer_ANN.v
oh yeah
invalid command name "oh"
clear
invalid command name "clear"
clc
invalid command name "clc"
exit
