Clock-divided data register pipeline