hmodule flop(input  logic clk,
             input  logic d[3],
             output logic q[3]) {
  always_ff(posedge clk)
    q <= d;
}
