--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml vending_machine.twx vending_machine.ncd -o
vending_machine.twr vending_machine.pcf

Design file:              vending_machine.ncd
Physical constraint file: vending_machine.pcf
Device,package,speed:     xc6slx4,csg225,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RESET       |    1.462(R)|      SLOW  |    0.336(R)|      SLOW  |CLK_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock KEY_PRESS
------------+------------+------------+------------+------------+-----------------------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                                   | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s)                  | Phase  |
------------+------------+------------+------------+------------+-----------------------------------+--------+
ITEM_CODE<0>|   -0.295(F)|      FAST  |    0.987(F)|      SLOW  |current_state[3]_GND_12_o_Mux_223_o|   0.000|
            |   -0.507(F)|      FAST  |    1.315(F)|      SLOW  |current_state[3]_GND_15_o_Mux_229_o|   0.000|
ITEM_CODE<1>|   -0.145(F)|      FAST  |    0.797(F)|      SLOW  |current_state[3]_GND_12_o_Mux_223_o|   0.000|
            |   -0.434(F)|      FAST  |    1.260(F)|      SLOW  |current_state[3]_GND_15_o_Mux_229_o|   0.000|
ITEM_CODE<2>|   -0.318(F)|      FAST  |    0.979(F)|      SLOW  |current_state[3]_GND_12_o_Mux_223_o|   0.000|
            |   -0.624(F)|      FAST  |    1.477(F)|      SLOW  |current_state[3]_GND_15_o_Mux_229_o|   0.000|
------------+------------+------------+------------+------------+-----------------------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    4.268|         |         |         |
KEY_PRESS      |         |    8.003|         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon May 24 05:52:42 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 378 MB



