 2 
???????????? Sa ??????
???????? Sa??????? 
??????????????????
Vdd? Gnd???????????????
????? sub-threshold?????????
????????????????????
?????????????? SA ADC??
??? 12bit ??????????????
????????????????????
????? 
??????????????????
??????????????(Offset)???
???????????????????? 
???????? binary weighted 
capacitor array??? DAC????????
? ADC??????? MiM ???? 0.1%
???????????? C????? 12
???? DAC??????(MSB)? 211*C?
??????±0.1%???????????
????(-0.1%)?????? 211*C*0.999?
?????????? bit-cycling ????
phase?MSB?????? 0.5V???(Vref
??? 1v)???????????????
???????? 0.49975V???? 0.25mV
?????? ADC ??????? 1/2LSB 
(1LSB?? 0.24m-V)? 
 
? 1. ?? 12 bit SA ADC??[11] 
 ????? MOS??????????
????????????????????
????????????????????
????????????????????
????????????????????
???????????????????? 
(Switched-opamp) [11], [12]??????
(bootstrapped switch)[13-14]????????
???????????????????
????????? Switched-opamp ???
?? SA ADC ???????????
bootstrapped switch ???????????
????????????? bootstrapped 
switch ?????????? ADC???? 
 
?? SA ADC?? 
? 2?????? SA ADC??????
????????(Sample and Hold???
S/H)???????????????
(digital-to-analog converter??? DAC)???
? ? ? ? ? ? ? ? ? ? ? (successive 
approximation register??? SAR)? 
? ADC??? 0.5V? 1V??????
????????????????????  
 
? 2. ??? 12 bit SA ADC??? 
?????????????????
????????????????????
?????????? S1?S3 ??????
?????? 
??????????????????
??????????????????DAC
??????????? cycle ??????
?????? Vin ???????? Vin ??
??????? Vin???????????
 4 
? 5. ??????????(DAC)??? 
 
C. ??? 
???????????[2]??????
????? 0? VDD/2?? PMOS????
??????? VDD/2 ? VDD ?? NMOS
????????????????????
?????????????? 
?????????????????
????????????????????
????????????????????
????????????????????
?????????????? 10mV???
??????? 1/2 LSB?????????
????? 
 
? 7. ??????????? 
D. ?????(Preamp) 
?????????????????
???????????? (rail-to-rail) ??
????????????????????
? PMOS? NMOS???????????
???????????????????
????????? 6??? 
? Vin? 0? Vdd/2?? PMOS????
? Vin? VDD/2? VDD?? NMOS???
???? NMOS? body effect???? Vdd/2
??????? sub-threshold??????
????????????????????
??? 
?????????????????
? mV????? (offset)????????
??????? (differential pair) ????
????????????????????
??? (Output Offset Storage) ??????
?????? ADC???? 
 
? 6. ????????????? 
 
 
 
?? ???? 
? ADC?? TSMC 1P6M 0.18µm CMOS
???????? CIC??????????
?????? 8??? 
 
? 8. SA ADC???? 
 
A. ?????? 
? 9 ?? 10 ????????????
???(DNL)??????(INL)????DNL
? 14 LSB???? INL?-17 LSB??? 10
??? LSB ???? DNL ? INL ?? 4 
LSB10? 
 6 
? 1. SA ADC???? 
Parameter Mean power (µW) 
P(AVDD) 3.46 
P(DVDD) 0.15 
P(Vref) 0.032 
Total power 3.63 
 
??????? 
????????? 12-bit SAR ADC???
???[15]????????? ADC ? 0.9V
???? 8.2 bits?????? 35KS/s???
?????? 3.63µW?? ADC ??? 0.5V
?????? 500S/s????? 8.1 bits??
?????ADC?????????????
????????????????????
??? 
???????????????????
????????????????????
?ISSCC 2009?JSSC? 
???????????????????
????? 
?????? 
 [1] H.-C. Hong and S.-C. Liang, ?A decorrelating design-for-digital- 
testability scheme for Σ−∆ modulators,? IEEE Transactions on Circuits 
and Systems I: Regular Papers, accepted on May, 2008. 
(NSC-93-2215-E-009-050,NSC-94-2215-E-009-081) (SCI, EI) 
[2] H.-C. Hong and Guo-Ming Lee, “A 65 fJ/conversion-step 0.9-V 
200-KS/s rail-to-rail 8-bit successive approximation ADC,” (Regular 
paper) IEEE Journal of Solid-State Circuits, Vol. 42, No. 10, pp. 
2161-2168, Oct., 2007 (NSC-94-2215-E-009-081 and 
NSC-94-2215-E-009-056) (SCI, EI) 
[3] H.-C. Hong, “A design-for-digital-testability circuit structure for 
Sigma-Delta modulators,” (Regular paper) IEEE Transactions on Very 
Large Scale Integration (VLSI) Systems, Vol. 15, No. 12, pp. 1341-1350, 
Dec., 2007. (NSC-93-2215-E-009-050) (SCI, EI) 
[4] H.-C. Hong, “A Fully-settled linear behavior plus noise model for 
evaluating the digital stimuli of the design-for-digital-testability 
Sigma-Delta modulators,” (Regular paper) Journal of Electronic Testing: 
Theory and Applications (JETTA), Vol. 23, pp.527-538, Dec., 2007 
(NSC-93-2215-E-009-050) (SCI, EI) 
[5] H.-C. Hong, S.-C. Liang, and H.-C. Song, ?A cost effective BIST 
second-order Σ−∆ modulator,? Proceedings of the IEEE Design and 
Diagnostics of Electronic Circuits and Systems Workshop (DDECS), 
pp.314-319, Bratislava, April, 2008. (95-EC-17-A-01-S1-002 and 
NSC95-E-2221-009-344) 
[6] Sauerbrey J., Schmitt-Landsiedel D. and Thewes R., ?A 0.5-V 
1-µW successive approximation ADC”, IEEE JSSC, vol. 38(7), pp. 
1261-1265, 2003. 
[7] M. D. Scott, B. E. Boser, and K. S. J. Pister, “An ultralow-energy 
ADC for smart dust,” IEEE JSSC, vol. 38, no. 7, pp. 1123–1129, Jul. 
2003. 
[8] E. Culurciello and A. Andreou, “An 8-bit, 1mW successive 
approximation ADC in SOI CMOS,” in Proceedings of IEEE ISCAS, vol. 
1, pp. 301–304, June 2003. 
[9] S. Mortezapour and E. K. F. Lee, “A 1-V, 8-Bit Successive 
Approximation ADC in Standard CMOS Process,” IEEE J. Solid-State 
Circuits, vol. 35, no. 4, pp. 642–646, April 2000. 
[10] A. S. Sedra and K. C. Smith, Microelectronic Circuits, 4th Ed., 
Oxford University Press, 1998 
[11] J. Crols and M. Steyaert, ?Switched-opamp: An approach to 
realize full CMOS switched-capacitor filters at very low power supply,? 
IEEE JSSC, vol. 29, pp. 936?942, Aug. 1994. 
[12] A. Baschirotto and R. Castello, ? A 1-V 1.8-MHz CMOS 
switched-opamp SC filter with rail-to-rail output swing,? IEEE JSSC, 
vol. 32, pp. 1979?1986, Dec. 1997. 
[13] A. Abo and P. Gray, ?A 1.5-V, 10-bit, 14.3-MS/s CMOS pipeline 
analog-to-digital converter,? IEEE JSSC, vol. 34, pp. 599?606, May 
1999. 
[14] S. Rabii and B. A. Wooley, "A 1.8-V digital-audio sigma-delta 
modulator in 0.8-?m CMOS," IEEE JSSC, Vol.32, No.6, pp.783-796, 
June 1997. 
[15] ? ? ? , “Design of a 12-bit, ultra-low power successive 
approximation analog-to-digital converter”, ???????????
????????, Jan. 2008. 
