// Seed: 741129185
`define pp_2 0
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  output id_1;
  reg id_2 = 1;
  type_8(
      1, id_1
  );
  initial begin
    id_2 <= 1'b0;
    id_1 = id_2;
  end
  reg id_3;
  always @((1'h0)) id_3 <= id_3;
  logic id_4;
  logic id_5;
  logic id_6;
endmodule
