Partition Merge report for HPS_LED_HEX
Wed Feb 16 16:32:01 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Partition Merge Summary
  3. Partition Merge Netlist Types Used
  4. Partition Merge Rapid Recompile Summary
  5. Connections to In-System Debugging Instance "auto_signaltap_0"
  6. Partition Merge Partition Pin Processing
  7. Partition Merge Resource Usage Summary
  8. Partition Merge RAM Summary
  9. Partition Merge DSP Block Usage Summary
 10. Partition Merge Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Partition Merge Summary                                                           ;
+---------------------------------+-------------------------------------------------+
; Partition Merge Status          ; Successful - Wed Feb 16 16:32:01 2022           ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                   ; HPS_LED_HEX                                     ;
; Top-level Entity Name           ; HPS_LED_HEX                                     ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; 7,133 / 32,070 ( 22 % )                         ;
; Total registers                 ; 9643                                            ;
; Total pins                      ; 368 / 457 ( 81 % )                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 1,770,880 / 4,065,280 ( 44 % )                  ;
; Total DSP Blocks                ; 3 / 87 ( 3 % )                                  ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 1 / 6 ( 17 % )                                  ;
; Total DLLs                      ; 1 / 4 ( 25 % )                                  ;
+---------------------------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Netlist Types Used                                                                                                                                                                                      ;
+---------------------------------------+----------------+--------------------------+------------------------+------------------------------------------------------------------------------------------------------------+
; Partition Name                        ; Partition Type ; Netlist Type Used        ; Netlist Type Requested ; Partition Contents                                                                                         ;
+---------------------------------------+----------------+--------------------------+------------------------+------------------------------------------------------------------------------------------------------------+
; Top                                   ; User-created   ; Hybrid (Rapid Recompile) ; Source File            ;                                                                                                            ;
; sld_hub:auto_hub                      ; Auto-generated ; Hybrid (Rapid Recompile) ; Post-Synthesis         ; sld_hub:auto_hub                                                                                           ;
; sld_signaltap:auto_signaltap_0        ; Auto-generated ; Hybrid (Rapid Recompile) ; Post-Synthesis         ; sld_signaltap:auto_signaltap_0                                                                             ;
; soc_system_hps_0_hps_io_border:border ; Auto-generated ; Post-Synthesis           ; Post-Synthesis         ; soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border ;
; hard_block:auto_generated_inst        ; Auto-generated ; Hybrid (Rapid Recompile) ; Source File            ; hard_block:auto_generated_inst                                                                             ;
+---------------------------------------+----------------+--------------------------+------------------------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Rapid Recompile Summary                                                                                          ;
+--------------------------------+------------------------+--------------------------------+-------------------------------+-------+
; Partition Name                 ; Rapid Recompile Status ; Netlist Preservation Requested ; Netlist Preservation Achieved ; Notes ;
+--------------------------------+------------------------+--------------------------------+-------------------------------+-------+
; Top                            ; Engaged                ; 100.00% (17038 / 17038)        ; 100.00% (17038 / 17038)       ;       ;
; sld_hub:auto_hub               ; Engaged                ; 100.00% (524 / 524)            ; 100.00% (524 / 524)           ;       ;
; sld_signaltap:auto_signaltap_0 ; Engaged                ; 100.00% (4487 / 4487)          ; 100.00% (4487 / 4487)         ;       ;
; hard_block:auto_generated_inst ; Engaged                ; 100.00% (581 / 581)            ; 100.00% (581 / 581)           ;       ;
+--------------------------------+------------------------+--------------------------------+-------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                         ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                                                                                               ; Details ;
+----------------------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_address[0]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_address[0]                                                                                                                       ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_address[10]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_address[10]~3                                                                                                                    ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_address[11]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_address[11]~6                                                                                                                    ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_address[12]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_address[12]~9                                                                                                                    ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_address[13]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_address[13]~12                                                                                                                   ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_address[14]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_address[14]~15                                                                                                                   ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_address[15]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_address[15]~18                                                                                                                   ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_address[16]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_address[16]~21                                                                                                                   ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_address[17]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_address[17]~24                                                                                                                   ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_address[18]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_address[18]~27                                                                                                                   ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_address[19]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_address[19]~30                                                                                                                   ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_address[1]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_address[1]                                                                                                                       ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_address[20]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_address[20]~34                                                                                                                   ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_address[21]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_address[21]~37                                                                                                                   ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_address[22]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_address[22]~40                                                                                                                   ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_address[23]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_address[23]~43                                                                                                                   ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_address[24]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_address[24]~46                                                                                                                   ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_address[25]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_address[25]~49                                                                                                                   ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_address[26]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_address[26]~52                                                                                                                   ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_address[27]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_address[27]~55                                                                                                                   ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_address[28]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_address[28]~58                                                                                                                   ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_address[29]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_address[29]~61                                                                                                                   ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_address[2]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_address[2]~64                                                                                                                    ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_address[30]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_address[30]~67                                                                                                                   ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_address[31]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_address[31]~70                                                                                                                   ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_address[3]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_address[3]~73                                                                                                                    ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_address[4]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_address[4]~76                                                                                                                    ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_address[5]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_address[5]~79                                                                                                                    ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_address[6]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_address[6]~82                                                                                                                    ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_address[7]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_address[7]~85                                                                                                                    ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_address[8]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_address[8]~88                                                                                                                    ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_address[9]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_address[9]~91                                                                                                                    ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_read                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|WideOr0                                                                                                                                        ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_readdata[0]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]  ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_readdata[10]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10] ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_readdata[11]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11] ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_readdata[12]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12] ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_readdata[13]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13] ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_readdata[14]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14] ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_readdata[15]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15] ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_readdata[16]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16] ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_readdata[17]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17] ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_readdata[18]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18] ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_readdata[19]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19] ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_readdata[1]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]  ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_readdata[20]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20] ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_readdata[21]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21] ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_readdata[22]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22] ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_readdata[23]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23] ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_readdata[24]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24] ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_readdata[25]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25] ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_readdata[26]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26] ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_readdata[27]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27] ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_readdata[28]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28] ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_readdata[29]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29] ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_readdata[2]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]  ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_readdata[30]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30] ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_readdata[31]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31] ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_readdata[3]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]  ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_readdata[4]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]  ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_readdata[5]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]  ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_readdata[6]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]  ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_readdata[7]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]  ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_readdata[8]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]  ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_readdata[9]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]  ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_waitrequest                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:lua_cpu_0_avalon_master_translator|av_waitrequest~1_wirecell                      ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_write                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|WideOr1                                                                                                                                        ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_writedata[0]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_writedata[0]~3                                                                                                                   ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_writedata[10]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_writedata[10]~4                                                                                                                  ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_writedata[11]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_writedata[11]~5                                                                                                                  ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_writedata[12]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_writedata[12]~6                                                                                                                  ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_writedata[13]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_writedata[13]~7                                                                                                                  ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_writedata[14]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_writedata[14]~8                                                                                                                  ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_writedata[15]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_writedata[15]~9                                                                                                                  ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_writedata[16]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_writedata[16]~157                                                                                                                ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_writedata[17]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_writedata[17]~152                                                                                                                ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_writedata[18]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_writedata[18]~147                                                                                                                ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_writedata[19]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_writedata[19]~142                                                                                                                ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_writedata[1]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_writedata[1]~12                                                                                                                  ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_writedata[20]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_writedata[20]~137                                                                                                                ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_writedata[21]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_writedata[21]~132                                                                                                                ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_writedata[22]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_writedata[22]~127                                                                                                                ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_writedata[23]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_writedata[23]~122                                                                                                                ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_writedata[24]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_writedata[24]~117                                                                                                                ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_writedata[25]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_writedata[25]~112                                                                                                                ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_writedata[26]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_writedata[26]~107                                                                                                                ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_writedata[27]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_writedata[27]~102                                                                                                                ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_writedata[28]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_writedata[28]~97                                                                                                                 ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_writedata[29]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_writedata[29]~92                                                                                                                 ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_writedata[2]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_writedata[2]~15                                                                                                                  ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_writedata[30]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_writedata[30]~87                                                                                                                 ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_writedata[31]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_writedata[31]~82                                                                                                                 ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_writedata[3]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_writedata[3]~18                                                                                                                  ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_writedata[4]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_writedata[4]~21                                                                                                                  ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_writedata[5]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_writedata[5]~24                                                                                                                  ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_writedata[6]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_writedata[6]~27                                                                                                                  ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_writedata[7]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_writedata[7]~28                                                                                                                  ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_writedata[8]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_writedata[8]~29                                                                                                                  ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_writedata[9]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|avalon_master_writedata[9]~30                                                                                                                  ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|base_register:basereg|base[0]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|base_register:basereg|base[0]                                                                                                                  ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|base_register:basereg|base[10]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|base_register:basereg|base[10]                                                                                                                 ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|base_register:basereg|base[11]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|base_register:basereg|base[11]                                                                                                                 ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|base_register:basereg|base[12]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|base_register:basereg|base[12]                                                                                                                 ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|base_register:basereg|base[13]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|base_register:basereg|base[13]                                                                                                                 ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|base_register:basereg|base[14]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|base_register:basereg|base[14]                                                                                                                 ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|base_register:basereg|base[15]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|base_register:basereg|base[15]                                                                                                                 ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|base_register:basereg|base[16]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|base_register:basereg|base[16]                                                                                                                 ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|base_register:basereg|base[17]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|base_register:basereg|base[17]                                                                                                                 ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|base_register:basereg|base[18]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|base_register:basereg|base[18]                                                                                                                 ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|base_register:basereg|base[19]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|base_register:basereg|base[19]                                                                                                                 ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|base_register:basereg|base[1]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|base_register:basereg|base[1]                                                                                                                  ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|base_register:basereg|base[20]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|base_register:basereg|base[20]                                                                                                                 ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|base_register:basereg|base[21]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|base_register:basereg|base[21]                                                                                                                 ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|base_register:basereg|base[22]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|base_register:basereg|base[22]                                                                                                                 ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|base_register:basereg|base[23]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|base_register:basereg|base[23]                                                                                                                 ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|base_register:basereg|base[24]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|base_register:basereg|base[24]                                                                                                                 ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|base_register:basereg|base[25]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|base_register:basereg|base[25]                                                                                                                 ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|base_register:basereg|base[26]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|base_register:basereg|base[26]                                                                                                                 ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|base_register:basereg|base[27]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|base_register:basereg|base[27]                                                                                                                 ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|base_register:basereg|base[28]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|base_register:basereg|base[28]                                                                                                                 ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|base_register:basereg|base[29]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|base_register:basereg|base[29]                                                                                                                 ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|base_register:basereg|base[2]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|base_register:basereg|base[2]                                                                                                                  ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|base_register:basereg|base[30]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|base_register:basereg|base[30]                                                                                                                 ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|base_register:basereg|base[31]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|base_register:basereg|base[31]                                                                                                                 ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|base_register:basereg|base[3]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|base_register:basereg|base[3]                                                                                                                  ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|base_register:basereg|base[4]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|base_register:basereg|base[4]                                                                                                                  ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|base_register:basereg|base[5]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|base_register:basereg|base[5]                                                                                                                  ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|base_register:basereg|base[6]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|base_register:basereg|base[6]                                                                                                                  ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|base_register:basereg|base[7]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|base_register:basereg|base[7]                                                                                                                  ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|base_register:basereg|base[8]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|base_register:basereg|base[8]                                                                                                                  ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|base_register:basereg|base[9]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|base_register:basereg|base[9]                                                                                                                  ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|clock_sink_clk                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                    ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|main_sequencer:seq|done_cpu                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|main_sequencer:seq|ex_state.EX_FINISH                                                                                                          ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|main_sequencer:seq|ex_state.EX_EXEC_INSTR                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|main_sequencer:seq|ex_state.EX_EXEC_INSTR                                                                                                      ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|main_sequencer:seq|instr_status[0]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|instr_sequencer:instr_seq|instr_status[0]                                                                                                      ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|main_sequencer:seq|instr_status[1]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|instr_sequencer:instr_seq|instr_status[1]                                                                                                      ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|nios_lua_exec_slave_clk_en                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_ci_multi_stall                                                                            ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|nios_lua_exec_slave_dataa[0]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_ci_multi_src1[0]                                                                          ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|nios_lua_exec_slave_dataa[10]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_ci_multi_src1[10]                                                                         ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|nios_lua_exec_slave_dataa[11]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_ci_multi_src1[11]                                                                         ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|nios_lua_exec_slave_dataa[12]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_ci_multi_src1[12]                                                                         ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|nios_lua_exec_slave_dataa[13]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_ci_multi_src1[13]                                                                         ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|nios_lua_exec_slave_dataa[14]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_ci_multi_src1[14]                                                                         ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|nios_lua_exec_slave_dataa[15]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_ci_multi_src1[15]                                                                         ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|nios_lua_exec_slave_dataa[16]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_ci_multi_src1[16]                                                                         ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|nios_lua_exec_slave_dataa[17]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_ci_multi_src1[17]                                                                         ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|nios_lua_exec_slave_dataa[18]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_ci_multi_src1[18]                                                                         ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|nios_lua_exec_slave_dataa[19]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_ci_multi_src1[19]                                                                         ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|nios_lua_exec_slave_dataa[1]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_ci_multi_src1[1]                                                                          ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|nios_lua_exec_slave_dataa[20]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_ci_multi_src1[20]                                                                         ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|nios_lua_exec_slave_dataa[21]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_ci_multi_src1[21]                                                                         ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|nios_lua_exec_slave_dataa[22]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_ci_multi_src1[22]                                                                         ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|nios_lua_exec_slave_dataa[23]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_ci_multi_src1[23]                                                                         ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|nios_lua_exec_slave_dataa[24]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_ci_multi_src1[24]                                                                         ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|nios_lua_exec_slave_dataa[25]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_ci_multi_src1[25]                                                                         ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|nios_lua_exec_slave_dataa[26]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_ci_multi_src1[26]                                                                         ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|nios_lua_exec_slave_dataa[27]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_ci_multi_src1[27]                                                                         ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|nios_lua_exec_slave_dataa[28]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_ci_multi_src1[28]                                                                         ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|nios_lua_exec_slave_dataa[29]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_ci_multi_src1[29]                                                                         ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|nios_lua_exec_slave_dataa[2]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_ci_multi_src1[2]                                                                          ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|nios_lua_exec_slave_dataa[30]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_ci_multi_src1[30]                                                                         ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|nios_lua_exec_slave_dataa[31]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_ci_multi_src1[31]                                                                         ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|nios_lua_exec_slave_dataa[3]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_ci_multi_src1[3]                                                                          ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|nios_lua_exec_slave_dataa[4]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_ci_multi_src1[4]                                                                          ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|nios_lua_exec_slave_dataa[5]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_ci_multi_src1[5]                                                                          ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|nios_lua_exec_slave_dataa[6]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_ci_multi_src1[6]                                                                          ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|nios_lua_exec_slave_dataa[7]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_ci_multi_src1[7]                                                                          ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|nios_lua_exec_slave_dataa[8]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_ci_multi_src1[8]                                                                          ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|nios_lua_exec_slave_dataa[9]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_ci_multi_src1[9]                                                                          ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|nios_lua_exec_slave_datab[0]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_ci_multi_src2[0]                                                                          ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|nios_lua_exec_slave_datab[10]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_ci_multi_src2[10]                                                                         ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|nios_lua_exec_slave_datab[11]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_ci_multi_src2[11]                                                                         ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|nios_lua_exec_slave_datab[12]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_ci_multi_src2[12]                                                                         ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|nios_lua_exec_slave_datab[13]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_ci_multi_src2[13]                                                                         ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|nios_lua_exec_slave_datab[14]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_ci_multi_src2[14]                                                                         ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|nios_lua_exec_slave_datab[15]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_ci_multi_src2[15]                                                                         ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|nios_lua_exec_slave_datab[16]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_ci_multi_src2[16]                                                                         ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|nios_lua_exec_slave_datab[17]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_ci_multi_src2[17]                                                                         ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|nios_lua_exec_slave_datab[18]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_ci_multi_src2[18]                                                                         ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|nios_lua_exec_slave_datab[19]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_ci_multi_src2[19]                                                                         ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|nios_lua_exec_slave_datab[1]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_ci_multi_src2[1]                                                                          ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|nios_lua_exec_slave_datab[20]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_ci_multi_src2[20]                                                                         ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|nios_lua_exec_slave_datab[21]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_ci_multi_src2[21]                                                                         ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|nios_lua_exec_slave_datab[22]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_ci_multi_src2[22]                                                                         ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|nios_lua_exec_slave_datab[23]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_ci_multi_src2[23]                                                                         ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|nios_lua_exec_slave_datab[24]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_ci_multi_src2[24]                                                                         ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|nios_lua_exec_slave_datab[25]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_ci_multi_src2[25]                                                                         ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|nios_lua_exec_slave_datab[26]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_ci_multi_src2[26]                                                                         ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|nios_lua_exec_slave_datab[27]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_ci_multi_src2[27]                                                                         ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|nios_lua_exec_slave_datab[28]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_ci_multi_src2[28]                                                                         ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|nios_lua_exec_slave_datab[29]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_ci_multi_src2[29]                                                                         ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|nios_lua_exec_slave_datab[2]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_ci_multi_src2[2]                                                                          ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|nios_lua_exec_slave_datab[30]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_ci_multi_src2[30]                                                                         ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|nios_lua_exec_slave_datab[31]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_ci_multi_src2[31]                                                                         ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|nios_lua_exec_slave_datab[3]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_ci_multi_src2[3]                                                                          ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|nios_lua_exec_slave_datab[4]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_ci_multi_src2[4]                                                                          ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|nios_lua_exec_slave_datab[5]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_ci_multi_src2[5]                                                                          ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|nios_lua_exec_slave_datab[6]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_ci_multi_src2[6]                                                                          ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|nios_lua_exec_slave_datab[7]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_ci_multi_src2[7]                                                                          ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|nios_lua_exec_slave_datab[8]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_ci_multi_src2[8]                                                                          ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|nios_lua_exec_slave_datab[9]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_ci_multi_src2[9]                                                                          ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|nios_lua_exec_slave_done                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|main_sequencer:seq|ex_state.EX_FINISH                                                                                                          ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|nios_lua_exec_slave_reset                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|nios_lua_exec_slave_result[0]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|instruction_register:instr_reg|instruction[0]                                                                                                  ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|nios_lua_exec_slave_result[10]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|instruction_register:instr_reg|instruction[10]                                                                                                 ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|nios_lua_exec_slave_result[11]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|instruction_register:instr_reg|instruction[11]                                                                                                 ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|nios_lua_exec_slave_result[12]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|instruction_register:instr_reg|instruction[12]                                                                                                 ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|nios_lua_exec_slave_result[13]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|instruction_register:instr_reg|instruction[13]                                                                                                 ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|nios_lua_exec_slave_result[14]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|instruction_register:instr_reg|instruction[14]                                                                                                 ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|nios_lua_exec_slave_result[15]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|instruction_register:instr_reg|instruction[15]                                                                                                 ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|nios_lua_exec_slave_result[16]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|instruction_register:instr_reg|instruction[16]                                                                                                 ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|nios_lua_exec_slave_result[17]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|instruction_register:instr_reg|instruction[17]                                                                                                 ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|nios_lua_exec_slave_result[18]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|instruction_register:instr_reg|instruction[18]                                                                                                 ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|nios_lua_exec_slave_result[19]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|instruction_register:instr_reg|instruction[19]                                                                                                 ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|nios_lua_exec_slave_result[1]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|instruction_register:instr_reg|instruction[1]                                                                                                  ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|nios_lua_exec_slave_result[20]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|instruction_register:instr_reg|instruction[20]                                                                                                 ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|nios_lua_exec_slave_result[21]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|instruction_register:instr_reg|instruction[21]                                                                                                 ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|nios_lua_exec_slave_result[22]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|instruction_register:instr_reg|instruction[22]                                                                                                 ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|nios_lua_exec_slave_result[23]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|instruction_register:instr_reg|instruction[23]                                                                                                 ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|nios_lua_exec_slave_result[24]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|instruction_register:instr_reg|instruction[24]                                                                                                 ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|nios_lua_exec_slave_result[25]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|instruction_register:instr_reg|instruction[25]                                                                                                 ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|nios_lua_exec_slave_result[26]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|instruction_register:instr_reg|instruction[26]                                                                                                 ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|nios_lua_exec_slave_result[27]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|instruction_register:instr_reg|instruction[27]                                                                                                 ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|nios_lua_exec_slave_result[28]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|instruction_register:instr_reg|instruction[28]                                                                                                 ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|nios_lua_exec_slave_result[29]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|instruction_register:instr_reg|instruction[29]                                                                                                 ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|nios_lua_exec_slave_result[2]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|instruction_register:instr_reg|instruction[2]                                                                                                  ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|nios_lua_exec_slave_result[30]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|instruction_register:instr_reg|instruction[30]                                                                                                 ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|nios_lua_exec_slave_result[31]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|instruction_register:instr_reg|instruction[31]                                                                                                 ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|nios_lua_exec_slave_result[3]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|instruction_register:instr_reg|instruction[3]                                                                                                  ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|nios_lua_exec_slave_result[4]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|instruction_register:instr_reg|instruction[4]                                                                                                  ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|nios_lua_exec_slave_result[5]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|instruction_register:instr_reg|instruction[5]                                                                                                  ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|nios_lua_exec_slave_result[6]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|instruction_register:instr_reg|instruction[6]                                                                                                  ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|nios_lua_exec_slave_result[7]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|instruction_register:instr_reg|instruction[7]                                                                                                  ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|nios_lua_exec_slave_result[8]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|instruction_register:instr_reg|instruction[8]                                                                                                  ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|nios_lua_exec_slave_result[9]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|lua_cpu:lua_cpu_0|instruction_register:instr_reg|instruction[9]                                                                                                  ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|nios_lua_exec_slave_start                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0_custom_instruction_master_multi_xconnect:nios2_gen2_0_custom_instruction_master_multi_xconnect|ci_master0_start                          ; N/A     ;
; soc_system:sys|lua_cpu:lua_cpu_0|nios_lua_exec_slave_start                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0_custom_instruction_master_multi_xconnect:nios2_gen2_0_custom_instruction_master_multi_xconnect|ci_master0_start                          ; N/A     ;
; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_iw[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_iw[0]                                                                                     ; N/A     ;
; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_iw[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_iw[10]                                                                                    ; N/A     ;
; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_iw[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_iw[11]                                                                                    ; N/A     ;
; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_iw[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_iw[12]                                                                                    ; N/A     ;
; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_iw[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_iw[13]                                                                                    ; N/A     ;
; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_iw[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_iw[14]                                                                                    ; N/A     ;
; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_iw[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_iw[15]                                                                                    ; N/A     ;
; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_iw[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_iw[16]                                                                                    ; N/A     ;
; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_iw[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_iw[17]                                                                                    ; N/A     ;
; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_iw[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_iw[18]                                                                                    ; N/A     ;
; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_iw[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_iw[19]                                                                                    ; N/A     ;
; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_iw[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_iw[1]                                                                                     ; N/A     ;
; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_iw[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_iw[20]                                                                                    ; N/A     ;
; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_iw[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_iw[21]                                                                                    ; N/A     ;
; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_iw[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_iw[22]                                                                                    ; N/A     ;
; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_iw[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_iw[23]                                                                                    ; N/A     ;
; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_iw[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_iw[24]                                                                                    ; N/A     ;
; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_iw[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_iw[25]                                                                                    ; N/A     ;
; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_iw[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_iw[26]                                                                                    ; N/A     ;
; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_iw[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_iw[27]                                                                                    ; N/A     ;
; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_iw[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_iw[28]                                                                                    ; N/A     ;
; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_iw[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_iw[29]                                                                                    ; N/A     ;
; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_iw[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_iw[2]                                                                                     ; N/A     ;
; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_iw[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_iw[30]                                                                                    ; N/A     ;
; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_iw[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_iw[31]                                                                                    ; N/A     ;
; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_iw[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_iw[3]                                                                                     ; N/A     ;
; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_iw[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_iw[4]                                                                                     ; N/A     ;
; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_iw[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_iw[5]                                                                                     ; N/A     ;
; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_iw[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_iw[6]                                                                                     ; N/A     ;
; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_iw[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_iw[7]                                                                                     ; N/A     ;
; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_iw[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_iw[8]                                                                                     ; N/A     ;
; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_iw[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_iw[9]                                                                                     ; N/A     ;
; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_pc[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_pc[0]                                                                                     ; N/A     ;
; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_pc[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_pc[10]                                                                                    ; N/A     ;
; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_pc[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_pc[11]                                                                                    ; N/A     ;
; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_pc[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_pc[12]                                                                                    ; N/A     ;
; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_pc[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_pc[13]                                                                                    ; N/A     ;
; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_pc[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_pc[14]                                                                                    ; N/A     ;
; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_pc[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_pc[15]                                                                                    ; N/A     ;
; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_pc[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_pc[16]                                                                                    ; N/A     ;
; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_pc[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_pc[17]                                                                                    ; N/A     ;
; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_pc[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_pc[18]                                                                                    ; N/A     ;
; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_pc[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_pc[19]                                                                                    ; N/A     ;
; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_pc[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_pc[1]                                                                                     ; N/A     ;
; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_pc[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_pc[20]                                                                                    ; N/A     ;
; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_pc[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_pc[21]                                                                                    ; N/A     ;
; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_pc[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_pc[22]                                                                                    ; N/A     ;
; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_pc[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_pc[23]                                                                                    ; N/A     ;
; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_pc[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_pc[24]                                                                                    ; N/A     ;
; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_pc[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_pc[25]                                                                                    ; N/A     ;
; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_pc[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_pc[26]                                                                                    ; N/A     ;
; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_pc[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_pc[27]                                                                                    ; N/A     ;
; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_pc[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_pc[28]                                                                                    ; N/A     ;
; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_pc[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_pc[2]                                                                                     ; N/A     ;
; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_pc[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_pc[3]                                                                                     ; N/A     ;
; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_pc[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_pc[4]                                                                                     ; N/A     ;
; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_pc[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_pc[5]                                                                                     ; N/A     ;
; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_pc[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_pc[6]                                                                                     ; N/A     ;
; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_pc[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_pc[7]                                                                                     ; N/A     ;
; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_pc[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_pc[8]                                                                                     ; N/A     ;
; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_pc[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_pc[9]                                                                                     ; N/A     ;
; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_valid  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_valid~0                                                                                   ; N/A     ;
; auto_signaltap_0|gnd                                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                             ; N/A     ;
; auto_signaltap_0|gnd                                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                             ; N/A     ;
; auto_signaltap_0|gnd                                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                             ; N/A     ;
; auto_signaltap_0|gnd                                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                             ; N/A     ;
; auto_signaltap_0|gnd                                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                             ; N/A     ;
; auto_signaltap_0|gnd                                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                             ; N/A     ;
; auto_signaltap_0|gnd                                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                             ; N/A     ;
; auto_signaltap_0|gnd                                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                             ; N/A     ;
; auto_signaltap_0|gnd                                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                             ; N/A     ;
; auto_signaltap_0|gnd                                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                             ; N/A     ;
; auto_signaltap_0|gnd                                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                             ; N/A     ;
; auto_signaltap_0|gnd                                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                             ; N/A     ;
; auto_signaltap_0|vcc                                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                             ; N/A     ;
; auto_signaltap_0|vcc                                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                             ; N/A     ;
; auto_signaltap_0|vcc                                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                             ; N/A     ;
; auto_signaltap_0|vcc                                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                             ; N/A     ;
; auto_signaltap_0|vcc                                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                             ; N/A     ;
; auto_signaltap_0|vcc                                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                             ; N/A     ;
; auto_signaltap_0|vcc                                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                             ; N/A     ;
; auto_signaltap_0|vcc                                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                             ; N/A     ;
; auto_signaltap_0|vcc                                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                             ; N/A     ;
; auto_signaltap_0|vcc                                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                             ; N/A     ;
; auto_signaltap_0|vcc                                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                             ; N/A     ;
; auto_signaltap_0|vcc                                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                             ; N/A     ;
; auto_signaltap_0|vcc                                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                             ; N/A     ;
; auto_signaltap_0|vcc                                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                             ; N/A     ;
; auto_signaltap_0|vcc                                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                             ; N/A     ;
; auto_signaltap_0|vcc                                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                             ; N/A     ;
; auto_signaltap_0|vcc                                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                             ; N/A     ;
; auto_signaltap_0|vcc                                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                             ; N/A     ;
; auto_signaltap_0|vcc                                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                             ; N/A     ;
; auto_signaltap_0|vcc                                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                             ; N/A     ;
+----------------------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Pin Processing                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------+--------------------+---------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                             ; Partition                             ; Type          ; Location           ; Status                                      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------+--------------------+---------------------------------------------+
; ADC_CS_N                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- ADC_CS_N                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Pad     ; IOPAD_X22_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- ADC_CS_N~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; IOOBUF_X22_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; ADC_DIN                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- ADC_DIN                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; IOPAD_X22_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- ADC_DIN~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; IOOBUF_X22_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; ADC_DOUT                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- ADC_DOUT                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Input Pad     ; IOPAD_X20_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- ADC_DOUT~input                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Input Buffer  ; IOIBUF_X20_Y0_N52  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; ADC_SCLK                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- ADC_SCLK                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; IOPAD_X20_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- ADC_SCLK~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; IOOBUF_X20_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; AUD_ADCDAT                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- AUD_ADCDAT                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Pad     ; IOPAD_X8_Y81_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- AUD_ADCDAT~input                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Buffer  ; IOIBUF_X8_Y81_N1   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; AUD_ADCLRCK                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- AUD_ADCLRCK                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; IOPAD_X8_Y81_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- AUD_ADCLRCK~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; IOOBUF_X8_Y81_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; AUD_BCLK                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- AUD_BCLK                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Pad     ; IOPAD_X16_Y81_N17  ; Preserved from Post-Fit or Imported Netlist ;
;     -- AUD_BCLK~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; IOOBUF_X16_Y81_N19 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; AUD_DACDAT                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- AUD_DACDAT                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Pad    ; IOPAD_X16_Y81_N0   ; Preserved from Post-Fit or Imported Netlist ;
;     -- AUD_DACDAT~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; IOOBUF_X16_Y81_N2  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; AUD_DACLRCK                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- AUD_DACLRCK                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; IOPAD_X24_Y81_N0   ; Preserved from Post-Fit or Imported Netlist ;
;     -- AUD_DACLRCK~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; IOOBUF_X24_Y81_N2  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; AUD_XCK                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- AUD_XCK                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; IOPAD_X2_Y81_N74   ; Preserved from Post-Fit or Imported Netlist ;
;     -- AUD_XCK~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; IOOBUF_X2_Y81_N76  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; CLOCK2_50                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- CLOCK2_50                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Pad     ; IOPAD_X56_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- CLOCK2_50~input                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Buffer  ; IOIBUF_X56_Y0_N1   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; CLOCK3_50                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- CLOCK3_50                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Pad     ; IOPAD_X89_Y25_N3   ; Preserved from Post-Fit or Imported Netlist ;
;     -- CLOCK3_50~input                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Buffer  ; IOIBUF_X89_Y25_N4  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; CLOCK4_50                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- CLOCK4_50                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Pad     ; IOPAD_X32_Y81_N0   ; Preserved from Post-Fit or Imported Netlist ;
;     -- CLOCK4_50~input                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Buffer  ; IOIBUF_X32_Y81_N1  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; CLOCK_50                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- CLOCK_50                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Input Pad     ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;     -- CLOCK_50~input                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Input Buffer  ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; DRAM_ADDR[0]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- DRAM_ADDR[0]                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Pad    ; IOPAD_X40_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_ADDR[0]~output                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Buffer ; IOOBUF_X40_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; DRAM_ADDR[10]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- DRAM_ADDR[10]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; IOPAD_X26_Y0_N40   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_ADDR[10]~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; IOOBUF_X26_Y0_N42  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; DRAM_ADDR[11]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- DRAM_ADDR[11]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; IOPAD_X30_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_ADDR[11]~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; IOOBUF_X30_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; DRAM_ADDR[12]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- DRAM_ADDR[12]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; IOPAD_X40_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_ADDR[12]~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; IOOBUF_X40_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; DRAM_ADDR[1]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- DRAM_ADDR[1]                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Pad    ; IOPAD_X30_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_ADDR[1]~output                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Buffer ; IOOBUF_X30_Y0_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; DRAM_ADDR[2]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- DRAM_ADDR[2]                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Pad    ; IOPAD_X38_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_ADDR[2]~output                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Buffer ; IOOBUF_X38_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; DRAM_ADDR[3]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- DRAM_ADDR[3]                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Pad    ; IOPAD_X24_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_ADDR[3]~output                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Buffer ; IOOBUF_X24_Y0_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; DRAM_ADDR[4]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- DRAM_ADDR[4]                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Pad    ; IOPAD_X28_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_ADDR[4]~output                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Buffer ; IOOBUF_X28_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; DRAM_ADDR[5]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- DRAM_ADDR[5]                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Pad    ; IOPAD_X28_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_ADDR[5]~output                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Buffer ; IOOBUF_X28_Y0_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; DRAM_ADDR[6]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- DRAM_ADDR[6]                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Pad    ; IOPAD_X24_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_ADDR[6]~output                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Buffer ; IOOBUF_X24_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; DRAM_ADDR[7]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- DRAM_ADDR[7]                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Pad    ; IOPAD_X32_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_ADDR[7]~output                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Buffer ; IOOBUF_X32_Y0_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; DRAM_ADDR[8]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- DRAM_ADDR[8]                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Pad    ; IOPAD_X38_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_ADDR[8]~output                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Buffer ; IOOBUF_X38_Y0_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; DRAM_ADDR[9]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- DRAM_ADDR[9]                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Pad    ; IOPAD_X26_Y0_N57   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_ADDR[9]~output                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Buffer ; IOOBUF_X26_Y0_N59  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; DRAM_BA[0]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- DRAM_BA[0]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Pad    ; IOPAD_X22_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_BA[0]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; IOOBUF_X22_Y0_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; DRAM_BA[1]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- DRAM_BA[1]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Pad    ; IOPAD_X38_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_BA[1]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; IOOBUF_X38_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; DRAM_CAS_N                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- DRAM_CAS_N                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Pad    ; IOPAD_X18_Y0_N40   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_CAS_N~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; IOOBUF_X18_Y0_N42  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; DRAM_CKE                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- DRAM_CKE                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; IOPAD_X36_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_CKE~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; IOOBUF_X36_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; DRAM_CLK                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- DRAM_CLK                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;     -- DRAM_CLK~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; DRAM_CS_N                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- DRAM_CS_N                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; IOPAD_X18_Y0_N57   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_CS_N~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; IOOBUF_X18_Y0_N59  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; DRAM_DQ[0]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- DRAM_DQ[0]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; IOPAD_X24_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_DQ[0]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; IOOBUF_X24_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; DRAM_DQ[10]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- DRAM_DQ[10]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; IOPAD_X30_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_DQ[10]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; IOOBUF_X30_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; DRAM_DQ[11]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- DRAM_DQ[11]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; IOPAD_X18_Y0_N91   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_DQ[11]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; IOOBUF_X18_Y0_N93  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; DRAM_DQ[12]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- DRAM_DQ[12]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; IOPAD_X32_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_DQ[12]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; IOOBUF_X32_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; DRAM_DQ[13]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- DRAM_DQ[13]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; IOPAD_X32_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_DQ[13]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; IOOBUF_X32_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; DRAM_DQ[14]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- DRAM_DQ[14]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; IOPAD_X26_Y0_N74   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_DQ[14]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; IOOBUF_X26_Y0_N76  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; DRAM_DQ[15]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- DRAM_DQ[15]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; IOPAD_X24_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_DQ[15]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; IOOBUF_X24_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; DRAM_DQ[1]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- DRAM_DQ[1]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; IOPAD_X26_Y0_N91   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_DQ[1]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; IOOBUF_X26_Y0_N93  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; DRAM_DQ[2]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- DRAM_DQ[2]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; IOPAD_X28_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_DQ[2]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; IOOBUF_X28_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; DRAM_DQ[3]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- DRAM_DQ[3]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; IOPAD_X28_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_DQ[3]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; IOOBUF_X28_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; DRAM_DQ[4]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- DRAM_DQ[4]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; IOPAD_X30_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_DQ[4]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; IOOBUF_X30_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; DRAM_DQ[5]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- DRAM_DQ[5]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; IOPAD_X18_Y0_N74   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_DQ[5]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; IOOBUF_X18_Y0_N76  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; DRAM_DQ[6]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- DRAM_DQ[6]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; IOPAD_X34_Y0_N57   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_DQ[6]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; IOOBUF_X34_Y0_N59  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; DRAM_DQ[7]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- DRAM_DQ[7]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; IOPAD_X34_Y0_N40   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_DQ[7]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; IOOBUF_X34_Y0_N42  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; DRAM_DQ[8]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- DRAM_DQ[8]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; IOPAD_X34_Y0_N74   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_DQ[8]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; IOOBUF_X34_Y0_N76  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; DRAM_DQ[9]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- DRAM_DQ[9]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; IOPAD_X34_Y0_N91   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_DQ[9]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; IOOBUF_X34_Y0_N93  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; DRAM_LDQM                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- DRAM_LDQM                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; IOPAD_X20_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_LDQM~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; IOOBUF_X20_Y0_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; DRAM_RAS_N                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- DRAM_RAS_N                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Pad    ; IOPAD_X22_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_RAS_N~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; IOOBUF_X22_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; DRAM_UDQM                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- DRAM_UDQM                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; IOPAD_X36_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_UDQM~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; IOOBUF_X36_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; DRAM_WE_N                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- DRAM_WE_N                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; IOPAD_X20_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_WE_N~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; IOOBUF_X20_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; FAN_CTRL                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- FAN_CTRL                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; IOPAD_X12_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- FAN_CTRL~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; IOOBUF_X12_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; FPGA_I2C_SCLK                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- FPGA_I2C_SCLK                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; IOPAD_X12_Y81_N17  ; Preserved from Post-Fit or Imported Netlist ;
;     -- FPGA_I2C_SCLK~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; IOOBUF_X12_Y81_N19 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; FPGA_I2C_SDAT                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- FPGA_I2C_SDAT                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Bidir Pad     ; IOPAD_X12_Y81_N0   ; Preserved from Post-Fit or Imported Netlist ;
;     -- FPGA_I2C_SDAT~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; IOOBUF_X12_Y81_N2  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; GPIO_0[0]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[0]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Pad     ; IOPAD_X64_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[0]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; IOOBUF_X64_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; GPIO_0[10]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[10]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; IOPAD_X56_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[10]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; IOOBUF_X56_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; GPIO_0[11]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[11]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; IOPAD_X56_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[11]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; IOOBUF_X56_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; GPIO_0[12]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[12]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; IOPAD_X50_Y0_N74   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[12]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; IOOBUF_X50_Y0_N76  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; GPIO_0[13]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[13]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; IOPAD_X52_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[13]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; IOOBUF_X52_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; GPIO_0[14]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[14]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; IOPAD_X52_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[14]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; IOOBUF_X52_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; GPIO_0[15]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[15]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; IOPAD_X50_Y0_N91   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[15]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; IOOBUF_X50_Y0_N93  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; GPIO_0[16]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[16]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; IOPAD_X68_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[16]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; IOOBUF_X68_Y0_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; GPIO_0[17]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[17]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; IOPAD_X72_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[17]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; IOOBUF_X72_Y0_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; GPIO_0[18]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[18]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; IOPAD_X50_Y0_N40   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[18]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; IOOBUF_X50_Y0_N42  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; GPIO_0[19]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[19]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; IOPAD_X76_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[19]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; IOOBUF_X76_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; GPIO_0[1]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[1]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Pad     ; IOPAD_X68_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[1]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; IOOBUF_X68_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; GPIO_0[20]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[20]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; IOPAD_X58_Y0_N91   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[20]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; IOOBUF_X58_Y0_N93  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; GPIO_0[21]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[21]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; IOPAD_X62_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[21]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; IOOBUF_X62_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; GPIO_0[22]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[22]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; IOPAD_X54_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[22]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; IOOBUF_X54_Y0_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; GPIO_0[23]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[23]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; IOPAD_X68_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[23]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; IOOBUF_X68_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; GPIO_0[24]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[24]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; IOPAD_X76_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[24]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; IOOBUF_X76_Y0_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; GPIO_0[25]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[25]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; IOPAD_X82_Y0_N40   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[25]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; IOOBUF_X82_Y0_N42  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; GPIO_0[26]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[26]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; IOPAD_X66_Y0_N40   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[26]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; IOOBUF_X66_Y0_N42  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; GPIO_0[27]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[27]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; IOPAD_X66_Y0_N57   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[27]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; IOOBUF_X66_Y0_N59  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; GPIO_0[28]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[28]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; IOPAD_X70_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[28]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; IOOBUF_X70_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; GPIO_0[29]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[29]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; IOPAD_X70_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[29]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; IOOBUF_X70_Y0_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; GPIO_0[2]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[2]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Pad     ; IOPAD_X64_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[2]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; IOOBUF_X64_Y0_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; GPIO_0[30]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[30]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; IOPAD_X62_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[30]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; IOOBUF_X62_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; GPIO_0[31]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[31]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; IOPAD_X54_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[31]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; IOOBUF_X54_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; GPIO_0[32]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[32]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; IOPAD_X50_Y0_N57   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[32]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; IOOBUF_X50_Y0_N59  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; GPIO_0[33]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[33]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; IOPAD_X62_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[33]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; IOOBUF_X62_Y0_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; GPIO_0[34]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[34]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; IOPAD_X58_Y0_N74   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[34]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; IOOBUF_X58_Y0_N76  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; GPIO_0[35]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[35]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; IOPAD_X62_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[35]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; IOOBUF_X62_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; GPIO_0[3]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[3]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Pad     ; IOPAD_X72_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[3]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; IOOBUF_X72_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; GPIO_0[4]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[4]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Pad     ; IOPAD_X54_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[4]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; IOOBUF_X54_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; GPIO_0[5]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[5]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Pad     ; IOPAD_X58_Y0_N57   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[5]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; IOOBUF_X58_Y0_N59  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; GPIO_0[6]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[6]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Pad     ; IOPAD_X60_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[6]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; IOOBUF_X60_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; GPIO_0[7]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[7]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Pad     ; IOPAD_X60_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[7]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; IOOBUF_X60_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; GPIO_0[8]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[8]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Pad     ; IOPAD_X58_Y0_N40   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[8]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; IOOBUF_X58_Y0_N42  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; GPIO_0[9]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[9]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Pad     ; IOPAD_X54_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[9]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; IOOBUF_X54_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; GPIO_1[0]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[0]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Pad     ; IOPAD_X56_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[0]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; IOOBUF_X56_Y0_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; GPIO_1[10]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[10]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; IOPAD_X84_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[10]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; IOOBUF_X84_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; GPIO_1[11]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[11]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; IOPAD_X64_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[11]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; IOOBUF_X64_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; GPIO_1[12]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[12]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; IOPAD_X84_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[12]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; IOOBUF_X84_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; GPIO_1[13]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[13]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; IOPAD_X80_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[13]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; IOOBUF_X80_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; GPIO_1[14]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[14]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; IOPAD_X82_Y0_N91   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[14]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; IOOBUF_X82_Y0_N93  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; GPIO_1[15]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[15]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; IOPAD_X82_Y0_N74   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[15]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; IOOBUF_X82_Y0_N76  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; GPIO_1[16]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[16]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; IOPAD_X80_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[16]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; IOOBUF_X80_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; GPIO_1[17]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[17]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; IOPAD_X76_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[17]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; IOOBUF_X76_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; GPIO_1[18]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[18]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; IOPAD_X76_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[18]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; IOOBUF_X76_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; GPIO_1[19]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[19]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; IOPAD_X78_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[19]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; IOOBUF_X78_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; GPIO_1[1]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[1]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Pad     ; IOPAD_X88_Y0_N1    ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[1]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; IOOBUF_X88_Y0_N3   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; GPIO_1[20]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[20]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; IOPAD_X74_Y0_N91   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[20]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; IOOBUF_X74_Y0_N93  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; GPIO_1[21]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[21]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; IOPAD_X74_Y0_N74   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[21]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; IOOBUF_X74_Y0_N76  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; GPIO_1[22]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[22]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; IOPAD_X72_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[22]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; IOOBUF_X72_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; GPIO_1[23]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[23]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; IOPAD_X64_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[23]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; IOOBUF_X64_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; GPIO_1[24]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[24]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; IOPAD_X72_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[24]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; IOOBUF_X72_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; GPIO_1[25]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[25]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; IOPAD_X70_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[25]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; IOOBUF_X70_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; GPIO_1[26]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[26]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; IOPAD_X68_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[26]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; IOOBUF_X68_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; GPIO_1[27]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[27]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; IOPAD_X70_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[27]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; IOOBUF_X70_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; GPIO_1[28]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[28]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; IOPAD_X66_Y0_N91   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[28]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; IOOBUF_X66_Y0_N93  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; GPIO_1[29]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[29]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; IOPAD_X66_Y0_N74   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[29]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; IOOBUF_X66_Y0_N76  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; GPIO_1[2]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[2]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Pad     ; IOPAD_X88_Y0_N18   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[2]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; IOOBUF_X88_Y0_N20  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; GPIO_1[30]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[30]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; IOPAD_X74_Y0_N57   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[30]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; IOOBUF_X74_Y0_N59  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; GPIO_1[31]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[31]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; IOPAD_X74_Y0_N40   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[31]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; IOOBUF_X74_Y0_N42  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; GPIO_1[32]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[32]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; IOPAD_X78_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[32]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; IOOBUF_X78_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; GPIO_1[33]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[33]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; IOPAD_X82_Y0_N57   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[33]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; IOOBUF_X82_Y0_N59  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; GPIO_1[34]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[34]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; IOPAD_X84_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[34]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; IOOBUF_X84_Y0_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; GPIO_1[35]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[35]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; IOPAD_X86_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[35]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; IOOBUF_X86_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; GPIO_1[3]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[3]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Pad     ; IOPAD_X86_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[3]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; IOOBUF_X86_Y0_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; GPIO_1[4]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[4]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Pad     ; IOPAD_X88_Y0_N35   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[4]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; IOOBUF_X88_Y0_N37  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; GPIO_1[5]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[5]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Pad     ; IOPAD_X78_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[5]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; IOOBUF_X78_Y0_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; GPIO_1[6]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[6]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Pad     ; IOPAD_X88_Y0_N52   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[6]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; IOOBUF_X88_Y0_N54  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; GPIO_1[7]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[7]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Pad     ; IOPAD_X86_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[7]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; IOOBUF_X86_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; GPIO_1[8]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[8]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Pad     ; IOPAD_X86_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[8]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; IOOBUF_X86_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; GPIO_1[9]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[9]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Pad     ; IOPAD_X78_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[9]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; IOOBUF_X78_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HEX0[0]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HEX0[0]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; IOPAD_X89_Y8_N37   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX0[0]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; IOOBUF_X89_Y8_N39  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HEX0[1]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HEX0[1]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; IOPAD_X89_Y11_N77  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX0[1]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; IOOBUF_X89_Y11_N79 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HEX0[2]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HEX0[2]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; IOPAD_X89_Y11_N94  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX0[2]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; IOOBUF_X89_Y11_N96 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HEX0[3]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HEX0[3]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; IOPAD_X89_Y4_N77   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX0[3]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; IOOBUF_X89_Y4_N79  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HEX0[4]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HEX0[4]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; IOPAD_X89_Y13_N54  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX0[4]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; IOOBUF_X89_Y13_N56 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HEX0[5]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HEX0[5]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; IOPAD_X89_Y13_N37  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX0[5]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; IOOBUF_X89_Y13_N39 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HEX0[6]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HEX0[6]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; IOPAD_X89_Y4_N94   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX0[6]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; IOOBUF_X89_Y4_N96  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HEX1[0]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HEX1[0]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; IOPAD_X89_Y6_N37   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX1[0]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; IOOBUF_X89_Y6_N39  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HEX1[1]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HEX1[1]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; IOPAD_X89_Y6_N54   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX1[1]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; IOOBUF_X89_Y6_N56  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HEX1[2]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HEX1[2]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; IOPAD_X89_Y16_N37  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX1[2]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; IOOBUF_X89_Y16_N39 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HEX1[3]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HEX1[3]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; IOPAD_X89_Y16_N54  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX1[3]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; IOOBUF_X89_Y16_N56 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HEX1[4]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HEX1[4]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; IOPAD_X89_Y15_N37  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX1[4]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; IOOBUF_X89_Y15_N39 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HEX1[5]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HEX1[5]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; IOPAD_X89_Y15_N54  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX1[5]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; IOOBUF_X89_Y15_N56 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HEX1[6]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HEX1[6]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; IOPAD_X89_Y8_N54   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX1[6]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; IOOBUF_X89_Y8_N56  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HEX2[0]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HEX2[0]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; IOPAD_X89_Y9_N20   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX2[0]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; IOOBUF_X89_Y9_N22  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HEX2[1]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HEX2[1]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; IOPAD_X89_Y23_N37  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX2[1]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; IOOBUF_X89_Y23_N39 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HEX2[2]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HEX2[2]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; IOPAD_X89_Y23_N54  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX2[2]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; IOOBUF_X89_Y23_N56 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HEX2[3]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HEX2[3]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; IOPAD_X89_Y20_N77  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX2[3]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; IOOBUF_X89_Y20_N79 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HEX2[4]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HEX2[4]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; IOPAD_X89_Y25_N37  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX2[4]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; IOOBUF_X89_Y25_N39 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HEX2[5]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HEX2[5]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; IOPAD_X89_Y20_N94  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX2[5]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; IOOBUF_X89_Y20_N96 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HEX2[6]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HEX2[6]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; IOPAD_X89_Y25_N54  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX2[6]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; IOOBUF_X89_Y25_N56 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HEX3[0]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HEX3[0]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; IOPAD_X89_Y16_N3   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX3[0]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; IOOBUF_X89_Y16_N5  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HEX3[1]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HEX3[1]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; IOPAD_X89_Y16_N20  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX3[1]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; IOOBUF_X89_Y16_N22 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HEX3[2]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HEX3[2]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; IOPAD_X89_Y4_N43   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX3[2]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; IOOBUF_X89_Y4_N45  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HEX3[3]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HEX3[3]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; IOPAD_X89_Y4_N60   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX3[3]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; IOOBUF_X89_Y4_N62  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HEX3[4]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HEX3[4]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; IOPAD_X89_Y21_N37  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX3[4]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; IOOBUF_X89_Y21_N39 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HEX3[5]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HEX3[5]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; IOPAD_X89_Y11_N60  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX3[5]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; IOOBUF_X89_Y11_N62 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HEX3[6]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HEX3[6]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; IOPAD_X89_Y9_N3    ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX3[6]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; IOOBUF_X89_Y9_N5   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HEX4[0]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HEX4[0]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; IOPAD_X89_Y11_N43  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX4[0]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; IOOBUF_X89_Y11_N45 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HEX4[1]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HEX4[1]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; IOPAD_X89_Y13_N3   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX4[1]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; IOOBUF_X89_Y13_N5  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HEX4[2]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HEX4[2]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; IOPAD_X89_Y13_N20  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX4[2]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; IOOBUF_X89_Y13_N22 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HEX4[3]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HEX4[3]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; IOPAD_X89_Y8_N20   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX4[3]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; IOOBUF_X89_Y8_N22  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HEX4[4]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HEX4[4]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; IOPAD_X89_Y15_N20  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX4[4]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; IOOBUF_X89_Y15_N22 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HEX4[5]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HEX4[5]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; IOPAD_X89_Y15_N3   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX4[5]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; IOOBUF_X89_Y15_N5  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HEX4[6]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HEX4[6]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; IOPAD_X89_Y20_N43  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX4[6]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; IOOBUF_X89_Y20_N45 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HEX5[0]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HEX5[0]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; IOPAD_X89_Y20_N60  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX5[0]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; IOOBUF_X89_Y20_N62 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HEX5[1]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HEX5[1]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; IOPAD_X89_Y21_N54  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX5[1]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; IOOBUF_X89_Y21_N56 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HEX5[2]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HEX5[2]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; IOPAD_X89_Y25_N20  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX5[2]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; IOOBUF_X89_Y25_N22 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HEX5[3]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HEX5[3]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; IOPAD_X89_Y23_N20  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX5[3]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; IOOBUF_X89_Y23_N22 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HEX5[4]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HEX5[4]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; IOPAD_X89_Y9_N54   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX5[4]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; IOOBUF_X89_Y9_N56  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HEX5[5]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HEX5[5]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; IOPAD_X89_Y23_N3   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX5[5]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; IOOBUF_X89_Y23_N5  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HEX5[6]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HEX5[6]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; IOPAD_X89_Y9_N37   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX5[6]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; IOOBUF_X89_Y9_N39  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_CONV_USB_N                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO09[0]                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_CONV_USB_N                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO09[0]~output                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_ADDR[0]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_ADDR[0]                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Pad    ; IOPAD_X89_Y71_N77  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_ADDR[0]~output                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Buffer ; IOOBUF_X89_Y71_N79 ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[0]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_ADDR[10]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_ADDR[10]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; IOPAD_X89_Y78_N37  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_ADDR[10]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; IOOBUF_X89_Y78_N39 ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[10]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_ADDR[11]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_ADDR[11]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; IOPAD_X89_Y78_N54  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_ADDR[11]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; IOOBUF_X89_Y78_N56 ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[11]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_ADDR[12]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_ADDR[12]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; IOPAD_X89_Y79_N37  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_ADDR[12]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; IOOBUF_X89_Y79_N39 ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[12]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_ADDR[13]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_ADDR[13]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; IOPAD_X89_Y79_N54  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_ADDR[13]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; IOOBUF_X89_Y79_N56 ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[13]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_ADDR[14]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_ADDR[14]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; IOPAD_X89_Y80_N3   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_ADDR[14]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; IOOBUF_X89_Y80_N5  ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[14]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_ADDR[1]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_ADDR[1]                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Pad    ; IOPAD_X89_Y71_N94  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_ADDR[1]~output                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Buffer ; IOOBUF_X89_Y71_N96 ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[1]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_ADDR[2]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_ADDR[2]                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Pad    ; IOPAD_X89_Y72_N37  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_ADDR[2]~output                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Buffer ; IOOBUF_X89_Y72_N39 ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[2]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_ADDR[3]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_ADDR[3]                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Pad    ; IOPAD_X89_Y72_N54  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_ADDR[3]~output                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Buffer ; IOOBUF_X89_Y72_N56 ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[3]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_ADDR[4]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_ADDR[4]                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Pad    ; IOPAD_X89_Y72_N3   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_ADDR[4]~output                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Buffer ; IOOBUF_X89_Y72_N5  ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[4]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_ADDR[5]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_ADDR[5]                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Pad    ; IOPAD_X89_Y72_N20  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_ADDR[5]~output                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Buffer ; IOOBUF_X89_Y72_N22 ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[5]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_ADDR[6]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_ADDR[6]                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Pad    ; IOPAD_X89_Y73_N37  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_ADDR[6]~output                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Buffer ; IOOBUF_X89_Y73_N39 ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[6]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_ADDR[7]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_ADDR[7]                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Pad    ; IOPAD_X89_Y73_N54  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_ADDR[7]~output                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Buffer ; IOOBUF_X89_Y73_N56 ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[7]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_ADDR[8]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_ADDR[8]                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Pad    ; IOPAD_X89_Y78_N3   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_ADDR[8]~output                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Buffer ; IOOBUF_X89_Y78_N5  ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[8]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_ADDR[9]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_ADDR[9]                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Pad    ; IOPAD_X89_Y78_N20  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_ADDR[9]~output                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Buffer ; IOOBUF_X89_Y78_N22 ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[9]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_BA[0]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_BA[0]                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Pad    ; IOPAD_X89_Y74_N37  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_BA[0]~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; IOOBUF_X89_Y74_N39 ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_ba[0]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_BA[1]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_BA[1]                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Pad    ; IOPAD_X89_Y74_N3   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_BA[1]~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; IOOBUF_X89_Y74_N5  ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_ba[1]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_BA[2]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_BA[2]                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Pad    ; IOPAD_X89_Y74_N20  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_BA[2]~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; IOOBUF_X89_Y74_N22 ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_ba[2]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_CAS_N                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_CAS_N                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Pad    ; IOPAD_X89_Y77_N77  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_CAS_N~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; IOOBUF_X89_Y77_N79 ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_cas_n[0]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_CKE                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_CKE                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Pad    ; IOPAD_X89_Y57_N54  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_CKE~output                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Buffer ; IOOBUF_X89_Y57_N56 ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_cke[0]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_CK_N                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_ck_n[0]                                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_CK_N                                                                                                                                                                                                                                                                                                                                                             ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|obuf_ba_0                ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_CK_P                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_ck[0]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_CK_P                                                                                                                                                                                                                                                                                                                                                             ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|obufa_0                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_CS_N                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_CS_N                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; IOPAD_X89_Y79_N3   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_CS_N~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; IOOBUF_X89_Y79_N5  ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_cs_n[0]                                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DM[0]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dm[0]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_DM[0]                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DM[1]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dm[1]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_DM[1]                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DM[2]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dm[2]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_DM[2]                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DM[3]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dm[3]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_DM[3]                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQS_N[0]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs_n[0]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQS_N[0]                                                                                                                                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_bar_0                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQS_N[1]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs_n[1]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQS_N[1]                                                                                                                                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_bar_0                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQS_N[2]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs_n[2]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQS_N[2]                                                                                                                                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_bar_0                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQS_N[3]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs_n[3]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQS_N[3]                                                                                                                                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_bar_0                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQS_P[0]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs[0]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQS_P[0]                                                                                                                                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_0                      ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQS_P[1]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs[1]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQS_P[1]                                                                                                                                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_0                      ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQS_P[2]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs[2]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQS_P[2]                                                                                                                                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_0                      ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQS_P[3]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs[3]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQS_P[3]                                                                                                                                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_0                      ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[0]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[0]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[0]                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[10]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[10]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[10]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[11]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[11]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[11]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[12]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[12]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[12]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[13]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[13]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[13]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[14]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[14]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[14]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[15]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[15]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[15]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[16]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[16]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[16]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[17]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[17]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[17]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[18]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[18]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[18]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[19]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[19]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[19]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[1]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[1]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[1]                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[20]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[20]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[20]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[21]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[21]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[21]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[22]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[22]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[22]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[23]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[23]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[23]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[24]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[24]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[24]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[25]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[25]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[25]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[26]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[26]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[26]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[27]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[27]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[27]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[28]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[28]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[28]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[29]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[29]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[29]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[2]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[2]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[2]                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[30]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[30]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[30]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[31]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[31]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[31]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[3]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[3]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[3]                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[4]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[4]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[4]                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[5]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[5]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[5]                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[6]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[6]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[6]                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[7]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[7]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[7]                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[8]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[8]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[8]                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[9]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[9]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[9]                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_ODT                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_ODT                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Pad    ; IOPAD_X89_Y65_N37  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_ODT~output                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Buffer ; IOOBUF_X89_Y65_N39 ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_odt[0]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_RAS_N                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_RAS_N                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Pad    ; IOPAD_X89_Y77_N94  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_RAS_N~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; IOOBUF_X89_Y77_N96 ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_ras_n[0]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_RESET_N                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_RESET_N                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Pad    ; IOPAD_X89_Y51_N37  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_RESET_N~output                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Buffer ; IOOBUF_X89_Y51_N39 ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_reset_n[0]                                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_RZQ                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_RZQ                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Pad     ; IOPAD_X89_Y80_N54  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_RZQ~input                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Input Buffer  ; IOIBUF_X89_Y80_N55 ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|oct_rzqin[0]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_WE_N                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_WE_N                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; IOPAD_X89_Y80_N37  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_WE_N~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; IOOBUF_X89_Y80_N39 ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_we_n[0]                                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_ENET_GTX_CLK                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_ENET_GTX_CLK                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Pad    ; IOPAD_X71_Y81_N1   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_ENET_GTX_CLK~output                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Buffer ; IOOBUF_X71_Y81_N3  ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_TX_CLK[0]                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_ENET_INT_N                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO35[0]                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_ENET_INT_N                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO35[0]~output                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_ENET_MDC                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_ENET_MDC                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Pad    ; IOPAD_X69_Y81_N10  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_ENET_MDC~output                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Buffer ; IOOBUF_X69_Y81_N12 ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_MDC[0]                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_ENET_MDIO                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_MDIO[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_ENET_MDIO                                                                                                                                                                                                                                                                                                                                                             ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_MDIO[0]~output                                                                                                                                                                                                                               ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_ENET_RX_CLK                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- HPS_ENET_RX_CLK                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Pad     ; IOPAD_X68_Y81_N4   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_ENET_RX_CLK~input                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Buffer  ; IOIBUF_X68_Y81_N5  ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_RX_CLK[0]                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_ENET_RX_DATA[0]                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- HPS_ENET_RX_DATA[0]                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Pad     ; IOPAD_X69_Y81_N7   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_ENET_RX_DATA[0]~input                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Buffer  ; IOIBUF_X69_Y81_N8  ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_RXD0[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_ENET_RX_DATA[1]                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- HPS_ENET_RX_DATA[1]                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Pad     ; IOPAD_X68_Y81_N10  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_ENET_RX_DATA[1]~input                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Buffer  ; IOIBUF_X68_Y81_N11 ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_RXD1[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_ENET_RX_DATA[2]                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- HPS_ENET_RX_DATA[2]                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Pad     ; IOPAD_X66_Y81_N1   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_ENET_RX_DATA[2]~input                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Buffer  ; IOIBUF_X66_Y81_N2  ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_RXD2[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_ENET_RX_DATA[3]                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- HPS_ENET_RX_DATA[3]                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Pad     ; IOPAD_X66_Y81_N7   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_ENET_RX_DATA[3]~input                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Buffer  ; IOIBUF_X66_Y81_N8  ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_RXD3[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_ENET_RX_DV                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- HPS_ENET_RX_DV                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Input Pad     ; IOPAD_X68_Y81_N1   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_ENET_RX_DV~input                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Buffer  ; IOIBUF_X68_Y81_N2  ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_RX_CTL[0]                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_ENET_TX_DATA[0]                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_ENET_TX_DATA[0]                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Pad    ; IOPAD_X71_Y81_N7   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_ENET_TX_DATA[0]~output                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Buffer ; IOOBUF_X71_Y81_N9  ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_TXD0[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_ENET_TX_DATA[1]                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_ENET_TX_DATA[1]                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Pad    ; IOPAD_X71_Y81_N4   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_ENET_TX_DATA[1]~output                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Buffer ; IOOBUF_X71_Y81_N6  ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_TXD1[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_ENET_TX_DATA[2]                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_ENET_TX_DATA[2]                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Pad    ; IOPAD_X71_Y81_N10  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_ENET_TX_DATA[2]~output                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Buffer ; IOOBUF_X71_Y81_N12 ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_TXD2[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_ENET_TX_DATA[3]                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_ENET_TX_DATA[3]                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Pad    ; IOPAD_X69_Y81_N1   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_ENET_TX_DATA[3]~output                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Buffer ; IOOBUF_X69_Y81_N3  ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_TXD3[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_ENET_TX_EN                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_ENET_TX_EN                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Pad    ; IOPAD_X68_Y81_N7   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_ENET_TX_EN~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; IOOBUF_X68_Y81_N9  ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_TX_CTL[0]                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_FLASH_DATA[0]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_qspi_inst_IO0[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_FLASH_DATA[0]                                                                                                                                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_qspi_inst_IO0[0]~output                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_FLASH_DATA[1]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_qspi_inst_IO1[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_FLASH_DATA[1]                                                                                                                                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_qspi_inst_IO1[0]~output                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_FLASH_DATA[2]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_qspi_inst_IO2[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_FLASH_DATA[2]                                                                                                                                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_qspi_inst_IO2[0]~output                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_FLASH_DATA[3]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_qspi_inst_IO3[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_FLASH_DATA[3]                                                                                                                                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_qspi_inst_IO3[0]~output                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_FLASH_DCLK                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_FLASH_DCLK                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Pad    ; IOPAD_X60_Y81_N1   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_FLASH_DCLK~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; IOOBUF_X60_Y81_N3  ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_qspi_inst_CLK[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_FLASH_NCSO                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_FLASH_NCSO                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Pad    ; IOPAD_X63_Y81_N10  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_FLASH_NCSO~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; IOOBUF_X63_Y81_N12 ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_qspi_inst_SS0[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_GSENSOR_INT                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO61[0]                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_GSENSOR_INT                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO61[0]~output                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_I2C1_SCLK                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_i2c0_inst_SCL[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_I2C1_SCLK                                                                                                                                                                                                                                                                                                                                                             ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_i2c0_inst_SCL[0]~output                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_I2C1_SDAT                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_i2c0_inst_SDA[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_I2C1_SDAT                                                                                                                                                                                                                                                                                                                                                             ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_i2c0_inst_SDA[0]~output                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_I2C2_SCLK                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_i2c1_inst_SCL[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_I2C2_SCLK                                                                                                                                                                                                                                                                                                                                                             ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_i2c1_inst_SCL[0]~output                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_I2C2_SDAT                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_i2c1_inst_SDA[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_I2C2_SDAT                                                                                                                                                                                                                                                                                                                                                             ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_i2c1_inst_SDA[0]~output                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_I2C_CONTROL                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO48[0]                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_I2C_CONTROL                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO48[0]~output                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_KEY                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO54[0]                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_KEY                                                                                                                                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO54[0]~output                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_LED                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO53[0]                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_LED                                                                                                                                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO53[0]~output                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_LTC_GPIO                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO40[0]                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_LTC_GPIO                                                                                                                                                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO40[0]~output                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_SD_CLK                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_SD_CLK                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Pad    ; IOPAD_X55_Y81_N7   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_SD_CLK~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; IOOBUF_X55_Y81_N9  ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_CLK[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_SD_CMD                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_CMD[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_SD_CMD                                                                                                                                                                                                                                                                                                                                                                ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_CMD[0]~output                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_SD_DATA[0]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D0[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_SD_DATA[0]                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D0[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_SD_DATA[1]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D1[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_SD_DATA[1]                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D1[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_SD_DATA[2]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D2[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_SD_DATA[2]                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D2[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_SD_DATA[3]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D3[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_SD_DATA[3]                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D3[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_SPIM_CLK                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_SPIM_CLK                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Pad    ; IOPAD_X76_Y81_N10  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_SPIM_CLK~output                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Buffer ; IOOBUF_X76_Y81_N12 ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_spim1_inst_CLK[0]                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_SPIM_MISO                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- HPS_SPIM_MISO                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Pad     ; IOPAD_X74_Y81_N7   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_SPIM_MISO~input                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Buffer  ; IOIBUF_X74_Y81_N8  ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_spim1_inst_MISO[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_SPIM_MOSI                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_spim1_inst_MOSI[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;     -- HPS_SPIM_MOSI                                                                                                                                                                                                                                                                                                                                                             ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_spim1_inst_MOSI[0]~output                                                                                                                                                                                                                               ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_SPIM_SS                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_SPIM_SS                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; IOPAD_X74_Y81_N4   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_SPIM_SS~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; IOOBUF_X74_Y81_N6  ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_spim1_inst_SS0[0]                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_UART_RX                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- HPS_UART_RX                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Input Pad     ; IOPAD_X79_Y81_N7   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_UART_RX~input                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Input Buffer  ; IOIBUF_X79_Y81_N8  ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_uart0_inst_RX[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_UART_TX                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_UART_TX                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Pad    ; IOPAD_X79_Y81_N4   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_UART_TX~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; IOOBUF_X79_Y81_N6  ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_uart0_inst_TX[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_USB_CLKOUT                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- HPS_USB_CLKOUT                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Input Pad     ; IOPAD_X52_Y81_N4   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_USB_CLKOUT~input                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Buffer  ; IOIBUF_X52_Y81_N5  ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_CLK[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_USB_DATA[0]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D0[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_USB_DATA[0]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D0[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_USB_DATA[1]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D1[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_USB_DATA[1]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D1[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_USB_DATA[2]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D2[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_USB_DATA[2]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D2[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_USB_DATA[3]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D3[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_USB_DATA[3]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D3[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_USB_DATA[4]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D4[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_USB_DATA[4]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D4[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_USB_DATA[5]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D5[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_USB_DATA[5]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D5[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_USB_DATA[6]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D6[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_USB_DATA[6]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D6[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_USB_DATA[7]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D7[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_USB_DATA[7]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D7[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_USB_DIR                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- HPS_USB_DIR                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Input Pad     ; IOPAD_X49_Y81_N0   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_USB_DIR~input                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Input Buffer  ; IOIBUF_X49_Y81_N1  ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_DIR[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_USB_NXT                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- HPS_USB_NXT                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Input Pad     ; IOPAD_X49_Y81_N6   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_USB_NXT~input                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Input Buffer  ; IOIBUF_X49_Y81_N7  ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_NXT[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_USB_STP                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_USB_STP                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Pad    ; IOPAD_X52_Y81_N10  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_USB_STP~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; IOOBUF_X52_Y81_N12 ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:sys|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_STP[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; IRDA_RXD                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- IRDA_RXD                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Input Pad     ; IOPAD_X89_Y21_N20  ; Preserved from Post-Fit or Imported Netlist ;
;     -- IRDA_RXD~input                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Input Buffer  ; IOIBUF_X89_Y21_N21 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; IRDA_TXD                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- IRDA_TXD                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; IOPAD_X89_Y21_N3   ; Preserved from Post-Fit or Imported Netlist ;
;     -- IRDA_TXD~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; IOOBUF_X89_Y21_N5  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; KEY[0]                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- KEY[0]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Pad     ; IOPAD_X36_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- KEY[0]~input                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Buffer  ; IOIBUF_X36_Y0_N1   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; KEY[1]                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- KEY[1]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Pad     ; IOPAD_X36_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- KEY[1]~input                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Buffer  ; IOIBUF_X36_Y0_N18  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; KEY[2]                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- KEY[2]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Pad     ; IOPAD_X40_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- KEY[2]~input                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Buffer  ; IOIBUF_X40_Y0_N1   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; KEY[3]                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- KEY[3]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Pad     ; IOPAD_X40_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- KEY[3]~input                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Buffer  ; IOIBUF_X40_Y0_N18  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; LEDR[0]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- LEDR[0]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; IOPAD_X52_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- LEDR[0]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; IOOBUF_X52_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; LEDR[1]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- LEDR[1]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; IOPAD_X52_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- LEDR[1]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; IOOBUF_X52_Y0_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; LEDR[2]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- LEDR[2]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; IOPAD_X60_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- LEDR[2]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; IOOBUF_X60_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; LEDR[3]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- LEDR[3]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; IOPAD_X80_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- LEDR[3]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; IOOBUF_X80_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; LEDR[4]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- LEDR[4]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; IOPAD_X60_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- LEDR[4]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; IOOBUF_X60_Y0_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; LEDR[5]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- LEDR[5]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; IOPAD_X80_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- LEDR[5]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; IOOBUF_X80_Y0_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; LEDR[6]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- LEDR[6]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; IOPAD_X84_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- LEDR[6]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; IOOBUF_X84_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; LEDR[7]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- LEDR[7]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; IOPAD_X89_Y6_N3    ; Preserved from Post-Fit or Imported Netlist ;
;     -- LEDR[7]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; IOOBUF_X89_Y6_N5   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; LEDR[8]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- LEDR[8]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; IOPAD_X89_Y8_N3    ; Preserved from Post-Fit or Imported Netlist ;
;     -- LEDR[8]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; IOOBUF_X89_Y8_N5   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; LEDR[9]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- LEDR[9]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; IOPAD_X89_Y6_N20   ; Preserved from Post-Fit or Imported Netlist ;
;     -- LEDR[9]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; IOOBUF_X89_Y6_N22  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; PS2_CLK                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- PS2_CLK                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Bidir Pad     ; IOPAD_X6_Y0_N0     ; Preserved from Post-Fit or Imported Netlist ;
;     -- PS2_CLK~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; IOOBUF_X6_Y0_N2    ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; PS2_CLK2                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- PS2_CLK2                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Pad     ; IOPAD_X2_Y0_N74    ; Preserved from Post-Fit or Imported Netlist ;
;     -- PS2_CLK2~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; IOOBUF_X2_Y0_N76   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; PS2_DAT                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- PS2_DAT                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Bidir Pad     ; IOPAD_X6_Y0_N17    ; Preserved from Post-Fit or Imported Netlist ;
;     -- PS2_DAT~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; IOOBUF_X6_Y0_N19   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; PS2_DAT2                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- PS2_DAT2                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Pad     ; IOPAD_X2_Y0_N91    ; Preserved from Post-Fit or Imported Netlist ;
;     -- PS2_DAT2~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; IOOBUF_X2_Y0_N93   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; SW[0]                                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- SW[0]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Pad     ; IOPAD_X12_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- SW[0]~input                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Input Buffer  ; IOIBUF_X12_Y0_N18  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; SW[1]                                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- SW[1]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Pad     ; IOPAD_X16_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- SW[1]~input                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Input Buffer  ; IOIBUF_X16_Y0_N1   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; SW[2]                                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- SW[2]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Pad     ; IOPAD_X8_Y0_N34    ; Preserved from Post-Fit or Imported Netlist ;
;     -- SW[2]~input                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Input Buffer  ; IOIBUF_X8_Y0_N35   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; SW[3]                                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- SW[3]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Pad     ; IOPAD_X4_Y0_N51    ; Preserved from Post-Fit or Imported Netlist ;
;     -- SW[3]~input                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Input Buffer  ; IOIBUF_X4_Y0_N52   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; SW[4]                                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- SW[4]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Pad     ; IOPAD_X2_Y0_N40    ; Preserved from Post-Fit or Imported Netlist ;
;     -- SW[4]~input                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Input Buffer  ; IOIBUF_X2_Y0_N41   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; SW[5]                                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- SW[5]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Pad     ; IOPAD_X16_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- SW[5]~input                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Input Buffer  ; IOIBUF_X16_Y0_N18  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; SW[6]                                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- SW[6]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Pad     ; IOPAD_X4_Y0_N34    ; Preserved from Post-Fit or Imported Netlist ;
;     -- SW[6]~input                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Input Buffer  ; IOIBUF_X4_Y0_N35   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; SW[7]                                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- SW[7]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Pad     ; IOPAD_X4_Y0_N0     ; Preserved from Post-Fit or Imported Netlist ;
;     -- SW[7]~input                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Input Buffer  ; IOIBUF_X4_Y0_N1    ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; SW[8]                                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- SW[8]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Pad     ; IOPAD_X4_Y0_N17    ; Preserved from Post-Fit or Imported Netlist ;
;     -- SW[8]~input                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Input Buffer  ; IOIBUF_X4_Y0_N18   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; SW[9]                                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- SW[9]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Pad     ; IOPAD_X2_Y0_N57    ; Preserved from Post-Fit or Imported Netlist ;
;     -- SW[9]~input                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Input Buffer  ; IOIBUF_X2_Y0_N58   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; TD_CLK27                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- TD_CLK27                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Input Pad     ; IOPAD_X40_Y81_N0   ; Preserved from Post-Fit or Imported Netlist ;
;     -- TD_CLK27~input                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Input Buffer  ; IOIBUF_X40_Y81_N1  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; TD_DATA[0]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- TD_DATA[0]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Pad     ; IOPAD_X12_Y81_N34  ; Preserved from Post-Fit or Imported Netlist ;
;     -- TD_DATA[0]~input                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Buffer  ; IOIBUF_X12_Y81_N35 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; TD_DATA[1]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- TD_DATA[1]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Pad     ; IOPAD_X16_Y81_N51  ; Preserved from Post-Fit or Imported Netlist ;
;     -- TD_DATA[1]~input                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Buffer  ; IOIBUF_X16_Y81_N52 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; TD_DATA[2]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- TD_DATA[2]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Pad     ; IOPAD_X8_Y81_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- TD_DATA[2]~input                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Buffer  ; IOIBUF_X8_Y81_N52  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; TD_DATA[3]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- TD_DATA[3]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Pad     ; IOPAD_X16_Y81_N34  ; Preserved from Post-Fit or Imported Netlist ;
;     -- TD_DATA[3]~input                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Buffer  ; IOIBUF_X16_Y81_N35 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; TD_DATA[4]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- TD_DATA[4]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Pad     ; IOPAD_X6_Y81_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- TD_DATA[4]~input                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Buffer  ; IOIBUF_X6_Y81_N52  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; TD_DATA[5]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- TD_DATA[5]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Pad     ; IOPAD_X6_Y81_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- TD_DATA[5]~input                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Buffer  ; IOIBUF_X6_Y81_N35  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; TD_DATA[6]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- TD_DATA[6]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Pad     ; IOPAD_X12_Y81_N51  ; Preserved from Post-Fit or Imported Netlist ;
;     -- TD_DATA[6]~input                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Buffer  ; IOIBUF_X12_Y81_N52 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; TD_DATA[7]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- TD_DATA[7]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Pad     ; IOPAD_X14_Y81_N51  ; Preserved from Post-Fit or Imported Netlist ;
;     -- TD_DATA[7]~input                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Buffer  ; IOIBUF_X14_Y81_N52 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; TD_HS                                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- TD_HS                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Pad     ; IOPAD_X26_Y81_N91  ; Preserved from Post-Fit or Imported Netlist ;
;     -- TD_HS~input                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Input Buffer  ; IOIBUF_X26_Y81_N92 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; TD_RESET_N                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- TD_RESET_N                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Pad    ; IOPAD_X2_Y81_N91   ; Preserved from Post-Fit or Imported Netlist ;
;     -- TD_RESET_N~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; IOOBUF_X2_Y81_N93  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; TD_VS                                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- TD_VS                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Pad     ; IOPAD_X24_Y81_N51  ; Preserved from Post-Fit or Imported Netlist ;
;     -- TD_VS~input                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Input Buffer  ; IOIBUF_X24_Y81_N52 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; VGA_BLANK_N                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- VGA_BLANK_N                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Pad    ; IOPAD_X6_Y81_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_BLANK_N~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; IOOBUF_X6_Y81_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; VGA_B[0]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- VGA_B[0]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; IOPAD_X40_Y81_N34  ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_B[0]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; IOOBUF_X40_Y81_N36 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; VGA_B[1]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- VGA_B[1]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; IOPAD_X28_Y81_N17  ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_B[1]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; IOOBUF_X28_Y81_N19 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; VGA_B[2]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- VGA_B[2]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; IOPAD_X20_Y81_N0   ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_B[2]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; IOOBUF_X20_Y81_N2  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; VGA_B[3]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- VGA_B[3]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; IOPAD_X36_Y81_N17  ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_B[3]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; IOOBUF_X36_Y81_N19 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; VGA_B[4]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- VGA_B[4]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; IOPAD_X28_Y81_N0   ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_B[4]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; IOOBUF_X28_Y81_N2  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; VGA_B[5]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- VGA_B[5]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; IOPAD_X36_Y81_N0   ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_B[5]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; IOOBUF_X36_Y81_N2  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; VGA_B[6]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- VGA_B[6]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; IOPAD_X40_Y81_N17  ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_B[6]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; IOOBUF_X40_Y81_N19 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; VGA_B[7]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- VGA_B[7]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; IOPAD_X32_Y81_N17  ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_B[7]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; IOOBUF_X32_Y81_N19 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; VGA_CLK                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- VGA_CLK                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; IOPAD_X38_Y81_N34  ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_CLK~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; IOOBUF_X38_Y81_N36 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; VGA_G[0]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- VGA_G[0]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; IOPAD_X4_Y81_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_G[0]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; IOOBUF_X4_Y81_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; VGA_G[1]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- VGA_G[1]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; IOPAD_X4_Y81_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_G[1]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; IOOBUF_X4_Y81_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; VGA_G[2]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- VGA_G[2]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; IOPAD_X20_Y81_N17  ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_G[2]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; IOOBUF_X20_Y81_N19 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; VGA_G[3]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- VGA_G[3]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; IOPAD_X6_Y81_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_G[3]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; IOOBUF_X6_Y81_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; VGA_G[4]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- VGA_G[4]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; IOPAD_X10_Y81_N57  ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_G[4]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; IOOBUF_X10_Y81_N59 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; VGA_G[5]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- VGA_G[5]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; IOPAD_X10_Y81_N40  ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_G[5]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; IOOBUF_X10_Y81_N42 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; VGA_G[6]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- VGA_G[6]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; IOPAD_X18_Y81_N40  ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_G[6]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; IOOBUF_X18_Y81_N42 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; VGA_G[7]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- VGA_G[7]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; IOPAD_X18_Y81_N57  ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_G[7]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; IOOBUF_X18_Y81_N59 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; VGA_HS                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- VGA_HS                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Pad    ; IOPAD_X36_Y81_N51  ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_HS~output                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Buffer ; IOOBUF_X36_Y81_N53 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; VGA_R[0]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- VGA_R[0]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; IOPAD_X40_Y81_N51  ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_R[0]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; IOOBUF_X40_Y81_N53 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; VGA_R[1]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- VGA_R[1]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; IOPAD_X38_Y81_N0   ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_R[1]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; IOOBUF_X38_Y81_N2  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; VGA_R[2]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- VGA_R[2]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; IOPAD_X26_Y81_N57  ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_R[2]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; IOOBUF_X26_Y81_N59 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; VGA_R[3]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- VGA_R[3]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; IOPAD_X38_Y81_N17  ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_R[3]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; IOOBUF_X38_Y81_N19 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; VGA_R[4]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- VGA_R[4]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; IOPAD_X36_Y81_N34  ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_R[4]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; IOOBUF_X36_Y81_N36 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; VGA_R[5]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- VGA_R[5]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; IOPAD_X22_Y81_N17  ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_R[5]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; IOOBUF_X22_Y81_N19 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; VGA_R[6]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- VGA_R[6]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; IOPAD_X22_Y81_N0   ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_R[6]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; IOOBUF_X22_Y81_N2  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; VGA_R[7]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- VGA_R[7]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; IOPAD_X26_Y81_N40  ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_R[7]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; IOOBUF_X26_Y81_N42 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; VGA_SYNC_N                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- VGA_SYNC_N                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Pad    ; IOPAD_X28_Y81_N34  ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_SYNC_N~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; IOOBUF_X28_Y81_N36 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; VGA_VS                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- VGA_VS                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Pad    ; IOPAD_X34_Y81_N40  ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_VS~output                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Buffer ; IOOBUF_X34_Y81_N42 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Pad     ; Unplaced           ; Synthesized                                 ;
;     -- altera_reserved_tck~input                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Buffer  ; Unplaced           ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; altera_reserved_tdi                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- altera_reserved_tdi                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Pad     ; Unplaced           ; Synthesized                                 ;
;     -- altera_reserved_tdi~input                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Buffer  ; Unplaced           ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; altera_reserved_tdo                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- altera_reserved_tdo                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- altera_reserved_tdo~output                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Buffer ; Unplaced           ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- altera_reserved_tms                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Pad     ; Unplaced           ; Synthesized                                 ;
;     -- altera_reserved_tms~input                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Buffer  ; Unplaced           ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.sys_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_clr                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.sys_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_ena                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.sys_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_ir_in_0_                                                                                                                                                                                                                                                                                                            ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.sys_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_ir_out_0_                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.sys_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_jtag_state_cdr                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.sys_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_jtag_state_rti                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.sys_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_jtag_state_sdr                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.sys_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_jtag_state_udr                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.sys_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_raw_tck                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.sys_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_tdi                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.sys_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_tdo                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.sys_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_usr1                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.sys_nios2_gen2_0_cpu_the_soc_system_nios2_gen2_0_cpu_nios2_oci_the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper_soc_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_clr                                                                                                                                                                            ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.sys_nios2_gen2_0_cpu_the_soc_system_nios2_gen2_0_cpu_nios2_oci_the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper_soc_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ena                                                                                                                                                                            ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.sys_nios2_gen2_0_cpu_the_soc_system_nios2_gen2_0_cpu_nios2_oci_the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper_soc_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_in_0_                                                                                                                                                                       ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.sys_nios2_gen2_0_cpu_the_soc_system_nios2_gen2_0_cpu_nios2_oci_the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper_soc_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_in_1_                                                                                                                                                                       ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.sys_nios2_gen2_0_cpu_the_soc_system_nios2_gen2_0_cpu_nios2_oci_the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper_soc_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_out_0_                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.sys_nios2_gen2_0_cpu_the_soc_system_nios2_gen2_0_cpu_nios2_oci_the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper_soc_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_out_1_                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.sys_nios2_gen2_0_cpu_the_soc_system_nios2_gen2_0_cpu_nios2_oci_the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper_soc_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_cdr                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.sys_nios2_gen2_0_cpu_the_soc_system_nios2_gen2_0_cpu_nios2_oci_the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper_soc_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_cir                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.sys_nios2_gen2_0_cpu_the_soc_system_nios2_gen2_0_cpu_nios2_oci_the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper_soc_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e1dr                                                                                                                                                                ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.sys_nios2_gen2_0_cpu_the_soc_system_nios2_gen2_0_cpu_nios2_oci_the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper_soc_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e1ir                                                                                                                                                                ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.sys_nios2_gen2_0_cpu_the_soc_system_nios2_gen2_0_cpu_nios2_oci_the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper_soc_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e2dr                                                                                                                                                                ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.sys_nios2_gen2_0_cpu_the_soc_system_nios2_gen2_0_cpu_nios2_oci_the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper_soc_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e2ir                                                                                                                                                                ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.sys_nios2_gen2_0_cpu_the_soc_system_nios2_gen2_0_cpu_nios2_oci_the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper_soc_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_pdr                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.sys_nios2_gen2_0_cpu_the_soc_system_nios2_gen2_0_cpu_nios2_oci_the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper_soc_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_pir                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.sys_nios2_gen2_0_cpu_the_soc_system_nios2_gen2_0_cpu_nios2_oci_the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper_soc_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_rti                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.sys_nios2_gen2_0_cpu_the_soc_system_nios2_gen2_0_cpu_nios2_oci_the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper_soc_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sdr                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.sys_nios2_gen2_0_cpu_the_soc_system_nios2_gen2_0_cpu_nios2_oci_the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper_soc_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sdrs                                                                                                                                                                ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.sys_nios2_gen2_0_cpu_the_soc_system_nios2_gen2_0_cpu_nios2_oci_the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper_soc_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sir                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.sys_nios2_gen2_0_cpu_the_soc_system_nios2_gen2_0_cpu_nios2_oci_the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper_soc_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sirs                                                                                                                                                                ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.sys_nios2_gen2_0_cpu_the_soc_system_nios2_gen2_0_cpu_nios2_oci_the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper_soc_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_tlr                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.sys_nios2_gen2_0_cpu_the_soc_system_nios2_gen2_0_cpu_nios2_oci_the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper_soc_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_udr                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.sys_nios2_gen2_0_cpu_the_soc_system_nios2_gen2_0_cpu_nios2_oci_the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper_soc_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_uir                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.sys_nios2_gen2_0_cpu_the_soc_system_nios2_gen2_0_cpu_nios2_oci_the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper_soc_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_raw_tck                                                                                                                                                                        ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.sys_nios2_gen2_0_cpu_the_soc_system_nios2_gen2_0_cpu_nios2_oci_the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper_soc_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_raw_tms                                                                                                                                                                        ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.sys_nios2_gen2_0_cpu_the_soc_system_nios2_gen2_0_cpu_nios2_oci_the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper_soc_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_tdi                                                                                                                                                                            ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.sys_nios2_gen2_0_cpu_the_soc_system_nios2_gen2_0_cpu_nios2_oci_the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper_soc_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_tdo                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.sys_nios2_gen2_0_cpu_the_soc_system_nios2_gen2_0_cpu_nios2_oci_the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper_soc_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_usr1                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_avalon_master_address_0_                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_avalon_master_address_10_                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_avalon_master_address_11_                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_avalon_master_address_12_                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_avalon_master_address_13_                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_avalon_master_address_14_                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_avalon_master_address_15_                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_avalon_master_address_16_                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_avalon_master_address_17_                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_avalon_master_address_18_                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_avalon_master_address_19_                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_avalon_master_address_1_                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_avalon_master_address_20_                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_avalon_master_address_21_                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_avalon_master_address_22_                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_avalon_master_address_23_                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_avalon_master_address_24_                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_avalon_master_address_25_                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_avalon_master_address_26_                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_avalon_master_address_27_                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_avalon_master_address_28_                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_avalon_master_address_29_                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_avalon_master_address_2_                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_avalon_master_address_30_                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_avalon_master_address_31_                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_avalon_master_address_3_                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_avalon_master_address_4_                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_avalon_master_address_5_                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_avalon_master_address_6_                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_avalon_master_address_7_                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_avalon_master_address_8_                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_avalon_master_address_9_                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_avalon_master_read                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_avalon_master_readdata_0_                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_avalon_master_readdata_10_                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_avalon_master_readdata_11_                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_avalon_master_readdata_12_                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_avalon_master_readdata_13_                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_avalon_master_readdata_14_                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_avalon_master_readdata_15_                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_avalon_master_readdata_16_                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_avalon_master_readdata_17_                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_avalon_master_readdata_18_                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_avalon_master_readdata_19_                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_avalon_master_readdata_1_                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_avalon_master_readdata_20_                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_avalon_master_readdata_21_                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_avalon_master_readdata_22_                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_avalon_master_readdata_23_                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_avalon_master_readdata_24_                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_avalon_master_readdata_25_                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_avalon_master_readdata_26_                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_avalon_master_readdata_27_                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_avalon_master_readdata_28_                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_avalon_master_readdata_29_                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_avalon_master_readdata_2_                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_avalon_master_readdata_30_                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_avalon_master_readdata_31_                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_avalon_master_readdata_3_                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_avalon_master_readdata_4_                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_avalon_master_readdata_5_                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_avalon_master_readdata_6_                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_avalon_master_readdata_7_                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_avalon_master_readdata_8_                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_avalon_master_readdata_9_                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_avalon_master_waitrequest                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_avalon_master_write                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_avalon_master_writedata_0_                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_avalon_master_writedata_10_                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_avalon_master_writedata_11_                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_avalon_master_writedata_12_                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_avalon_master_writedata_13_                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_avalon_master_writedata_14_                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_avalon_master_writedata_15_                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_avalon_master_writedata_16_                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_avalon_master_writedata_17_                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_avalon_master_writedata_18_                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_avalon_master_writedata_19_                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_avalon_master_writedata_1_                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_avalon_master_writedata_20_                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_avalon_master_writedata_21_                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_avalon_master_writedata_22_                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_avalon_master_writedata_23_                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_avalon_master_writedata_24_                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_avalon_master_writedata_25_                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_avalon_master_writedata_26_                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_avalon_master_writedata_27_                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_avalon_master_writedata_28_                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_avalon_master_writedata_29_                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_avalon_master_writedata_2_                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_avalon_master_writedata_30_                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_avalon_master_writedata_31_                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_avalon_master_writedata_3_                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_avalon_master_writedata_4_                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_avalon_master_writedata_5_                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_avalon_master_writedata_6_                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_avalon_master_writedata_7_                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_avalon_master_writedata_8_                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_avalon_master_writedata_9_                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_basereg_base_0_                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_basereg_base_10_                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_basereg_base_11_                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_basereg_base_12_                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_basereg_base_13_                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_basereg_base_14_                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_basereg_base_15_                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_basereg_base_16_                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_basereg_base_17_                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_basereg_base_18_                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_basereg_base_19_                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_basereg_base_1_                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_basereg_base_20_                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_basereg_base_21_                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_basereg_base_22_                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_basereg_base_23_                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_basereg_base_24_                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_basereg_base_25_                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_basereg_base_26_                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_basereg_base_27_                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_basereg_base_28_                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_basereg_base_29_                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_basereg_base_2_                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_basereg_base_30_                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_basereg_base_31_                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_basereg_base_3_                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_basereg_base_4_                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_basereg_base_5_                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_basereg_base_6_                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_basereg_base_7_                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_basereg_base_8_                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_basereg_base_9_                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_clock_sink_clk                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_nios_lua_exec_slave_clk_en                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_nios_lua_exec_slave_dataa_0_                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_nios_lua_exec_slave_dataa_10_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_nios_lua_exec_slave_dataa_11_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_nios_lua_exec_slave_dataa_12_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_nios_lua_exec_slave_dataa_13_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_nios_lua_exec_slave_dataa_14_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_nios_lua_exec_slave_dataa_15_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_nios_lua_exec_slave_dataa_16_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_nios_lua_exec_slave_dataa_17_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_nios_lua_exec_slave_dataa_18_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_nios_lua_exec_slave_dataa_19_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_nios_lua_exec_slave_dataa_1_                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_nios_lua_exec_slave_dataa_20_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_nios_lua_exec_slave_dataa_21_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_nios_lua_exec_slave_dataa_22_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_nios_lua_exec_slave_dataa_23_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_nios_lua_exec_slave_dataa_24_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_nios_lua_exec_slave_dataa_25_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_nios_lua_exec_slave_dataa_26_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_nios_lua_exec_slave_dataa_27_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_nios_lua_exec_slave_dataa_28_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_nios_lua_exec_slave_dataa_29_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_nios_lua_exec_slave_dataa_2_                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_nios_lua_exec_slave_dataa_30_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_nios_lua_exec_slave_dataa_31_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_nios_lua_exec_slave_dataa_3_                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_nios_lua_exec_slave_dataa_4_                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_nios_lua_exec_slave_dataa_5_                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_nios_lua_exec_slave_dataa_6_                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_nios_lua_exec_slave_dataa_7_                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_nios_lua_exec_slave_dataa_8_                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_nios_lua_exec_slave_dataa_9_                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_nios_lua_exec_slave_datab_0_                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_nios_lua_exec_slave_datab_10_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_nios_lua_exec_slave_datab_11_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_nios_lua_exec_slave_datab_12_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_nios_lua_exec_slave_datab_13_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_nios_lua_exec_slave_datab_14_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_nios_lua_exec_slave_datab_15_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_nios_lua_exec_slave_datab_16_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_nios_lua_exec_slave_datab_17_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_nios_lua_exec_slave_datab_18_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_nios_lua_exec_slave_datab_19_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_nios_lua_exec_slave_datab_1_                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_nios_lua_exec_slave_datab_20_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_nios_lua_exec_slave_datab_21_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_nios_lua_exec_slave_datab_22_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_nios_lua_exec_slave_datab_23_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_nios_lua_exec_slave_datab_24_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_nios_lua_exec_slave_datab_25_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_nios_lua_exec_slave_datab_26_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_nios_lua_exec_slave_datab_27_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_nios_lua_exec_slave_datab_28_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_nios_lua_exec_slave_datab_29_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_nios_lua_exec_slave_datab_2_                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_nios_lua_exec_slave_datab_30_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_nios_lua_exec_slave_datab_31_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_nios_lua_exec_slave_datab_3_                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_nios_lua_exec_slave_datab_4_                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_nios_lua_exec_slave_datab_5_                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_nios_lua_exec_slave_datab_6_                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_nios_lua_exec_slave_datab_7_                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_nios_lua_exec_slave_datab_8_                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_nios_lua_exec_slave_datab_9_                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_nios_lua_exec_slave_done                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_nios_lua_exec_slave_reset                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_nios_lua_exec_slave_result_0_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_nios_lua_exec_slave_result_10_                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_nios_lua_exec_slave_result_11_                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_nios_lua_exec_slave_result_12_                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_nios_lua_exec_slave_result_13_                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_nios_lua_exec_slave_result_14_                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_nios_lua_exec_slave_result_15_                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_nios_lua_exec_slave_result_16_                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_nios_lua_exec_slave_result_17_                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_nios_lua_exec_slave_result_18_                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_nios_lua_exec_slave_result_19_                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_nios_lua_exec_slave_result_1_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_nios_lua_exec_slave_result_20_                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_nios_lua_exec_slave_result_21_                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_nios_lua_exec_slave_result_22_                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_nios_lua_exec_slave_result_23_                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_nios_lua_exec_slave_result_24_                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_nios_lua_exec_slave_result_25_                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_nios_lua_exec_slave_result_26_                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_nios_lua_exec_slave_result_27_                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_nios_lua_exec_slave_result_28_                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_nios_lua_exec_slave_result_29_                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_nios_lua_exec_slave_result_2_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_nios_lua_exec_slave_result_30_                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_nios_lua_exec_slave_result_31_                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_nios_lua_exec_slave_result_3_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_nios_lua_exec_slave_result_4_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_nios_lua_exec_slave_result_5_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_nios_lua_exec_slave_result_6_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_nios_lua_exec_slave_result_7_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_nios_lua_exec_slave_result_8_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_nios_lua_exec_slave_result_9_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_nios_lua_exec_slave_start                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_seq_done_cpu                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_seq_ex_state.EX_EXEC_INSTR                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_seq_instr_status_0_                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_lua_cpu_0_seq_instr_status_1_                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_nios2_gen2_0_cpu_M_iw_0_                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_nios2_gen2_0_cpu_M_iw_10_                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_nios2_gen2_0_cpu_M_iw_11_                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_nios2_gen2_0_cpu_M_iw_12_                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_nios2_gen2_0_cpu_M_iw_13_                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_nios2_gen2_0_cpu_M_iw_14_                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_nios2_gen2_0_cpu_M_iw_15_                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_nios2_gen2_0_cpu_M_iw_16_                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_nios2_gen2_0_cpu_M_iw_17_                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_nios2_gen2_0_cpu_M_iw_18_                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_nios2_gen2_0_cpu_M_iw_19_                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_nios2_gen2_0_cpu_M_iw_1_                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_nios2_gen2_0_cpu_M_iw_20_                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_nios2_gen2_0_cpu_M_iw_21_                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_nios2_gen2_0_cpu_M_iw_22_                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_nios2_gen2_0_cpu_M_iw_23_                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_nios2_gen2_0_cpu_M_iw_24_                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_nios2_gen2_0_cpu_M_iw_25_                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_nios2_gen2_0_cpu_M_iw_26_                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_nios2_gen2_0_cpu_M_iw_27_                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_nios2_gen2_0_cpu_M_iw_28_                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_nios2_gen2_0_cpu_M_iw_29_                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_nios2_gen2_0_cpu_M_iw_2_                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_nios2_gen2_0_cpu_M_iw_30_                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_nios2_gen2_0_cpu_M_iw_31_                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_nios2_gen2_0_cpu_M_iw_3_                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_nios2_gen2_0_cpu_M_iw_4_                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_nios2_gen2_0_cpu_M_iw_5_                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_nios2_gen2_0_cpu_M_iw_6_                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_nios2_gen2_0_cpu_M_iw_7_                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_nios2_gen2_0_cpu_M_iw_8_                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_nios2_gen2_0_cpu_M_iw_9_                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_nios2_gen2_0_cpu_M_pc_0_                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_nios2_gen2_0_cpu_M_pc_10_                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_nios2_gen2_0_cpu_M_pc_11_                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_nios2_gen2_0_cpu_M_pc_12_                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_nios2_gen2_0_cpu_M_pc_13_                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_nios2_gen2_0_cpu_M_pc_14_                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_nios2_gen2_0_cpu_M_pc_15_                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_nios2_gen2_0_cpu_M_pc_16_                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_nios2_gen2_0_cpu_M_pc_17_                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_nios2_gen2_0_cpu_M_pc_18_                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_nios2_gen2_0_cpu_M_pc_19_                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_nios2_gen2_0_cpu_M_pc_1_                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_nios2_gen2_0_cpu_M_pc_20_                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_nios2_gen2_0_cpu_M_pc_21_                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_nios2_gen2_0_cpu_M_pc_22_                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_nios2_gen2_0_cpu_M_pc_23_                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_nios2_gen2_0_cpu_M_pc_24_                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_nios2_gen2_0_cpu_M_pc_25_                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_nios2_gen2_0_cpu_M_pc_26_                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_nios2_gen2_0_cpu_M_pc_27_                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_nios2_gen2_0_cpu_M_pc_28_                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_nios2_gen2_0_cpu_M_pc_2_                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_nios2_gen2_0_cpu_M_pc_3_                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_nios2_gen2_0_cpu_M_pc_4_                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_nios2_gen2_0_cpu_M_pc_5_                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_nios2_gen2_0_cpu_M_pc_6_                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_nios2_gen2_0_cpu_M_pc_7_                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_nios2_gen2_0_cpu_M_pc_8_                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_nios2_gen2_0_cpu_M_pc_9_                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.sys_nios2_gen2_0_cpu_M_valid                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; soc_system:sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~1                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------+--------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Resource Usage Summary                                                                                             ;
+---------------------------------------------+--------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                ;
+---------------------------------------------+--------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 8517                                                                                 ;
;                                             ;                                                                                      ;
; Combinational ALUT usage for logic          ; 7342                                                                                 ;
;     -- 7 input functions                    ; 119                                                                                  ;
;     -- 6 input functions                    ; 2838                                                                                 ;
;     -- 5 input functions                    ; 1157                                                                                 ;
;     -- 4 input functions                    ; 909                                                                                  ;
;     -- <=3 input functions                  ; 2319                                                                                 ;
;                                             ;                                                                                      ;
; Dedicated logic registers                   ; 9388                                                                                 ;
;                                             ;                                                                                      ;
; I/O pins                                    ; 368                                                                                  ;
; I/O registers                               ; 255                                                                                  ;
; Total MLAB memory bits                      ; 0                                                                                    ;
; Total block memory bits                     ; 1770880                                                                              ;
;                                             ;                                                                                      ;
; Total DSP Blocks                            ; 3                                                                                    ;
;                                             ;                                                                                      ;
; Total PLLs                                  ; 1                                                                                    ;
;     -- Fractional PLLs                      ; 1                                                                                    ;
;                                             ;                                                                                      ;
; Total DLLs                                  ; 1                                                                                    ;
; Maximum fan-out node                        ; soc_system:sys|soc_system_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 ;
; Maximum fan-out                             ; 6362                                                                                 ;
; Total fan-out                               ; 78964                                                                                ;
; Average fan-out                             ; 3.76                                                                                 ;
+---------------------------------------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+---------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                     ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+---------------------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_il84:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; 4096         ; 297          ; 4096         ; 297          ; 1216512 ; None                            ;
; soc_system:sys|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                            ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None                            ;
; soc_system:sys|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                            ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None                            ;
; soc_system:sys|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                ; AUTO ; Simple Dual Port ; 8            ; 16           ; 8            ; 16           ; 128     ; None                            ;
; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_bht_module:soc_system_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512     ; None                            ;
; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_ic_data_module:soc_system_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_ekj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384   ; None                            ;
; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_ic_tag_module:soc_system_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_vdj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; 64           ; 28           ; 64           ; 28           ; 1792    ; None                            ;
; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192    ; None                            ;
; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_register_bank_a_module:soc_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None                            ;
; soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_register_bank_b_module:soc_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None                            ;
; soc_system:sys|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5nn1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                          ; AUTO ; Single Port      ; 8192         ; 64           ; --           ; --           ; 524288  ; soc_system_onchip_memory2_0.hex ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+---------------------------------+


+-----------------------------------------------+
; Partition Merge DSP Block Usage Summary       ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 3           ;
; Total number of DSP blocks      ; 3           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 3           ;
+---------------------------------+-------------+


+--------------------------+
; Partition Merge Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Partition Merge
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Wed Feb 16 16:31:48 2022
Info: Command: quartus_cdb --read_settings_files=on --write_settings_files=off HPS_LED_HEX -c HPS_LED_HEX --merge=on --recompile=on
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (12849): Using Hybrid (Rapid Recompile) netlist for partition "Top"
Info (35007): Using synthesis netlist for partition "soc_system_hps_0_hps_io_border:border" File: /home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v Line: 155
Info (12849): Using Hybrid (Rapid Recompile) netlist for partition "sld_hub:auto_hub"
Info (12849): Using Hybrid (Rapid Recompile) netlist for partition "sld_signaltap:auto_signaltap_0"
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 331 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (35002): Resolved and merged 4 partition(s)
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 25 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 31 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ADC_DOUT" File: /home/kris/luacpu/hardware/HPS_LED_HEX.v Line: 40
    Warning (15610): No output dependent on input pin "AUD_ADCDAT" File: /home/kris/luacpu/hardware/HPS_LED_HEX.v Line: 44
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: /home/kris/luacpu/hardware/HPS_LED_HEX.v Line: 52
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: /home/kris/luacpu/hardware/HPS_LED_HEX.v Line: 55
    Warning (15610): No output dependent on input pin "CLOCK4_50" File: /home/kris/luacpu/hardware/HPS_LED_HEX.v Line: 58
    Warning (15610): No output dependent on input pin "IRDA_RXD" File: /home/kris/luacpu/hardware/HPS_LED_HEX.v Line: 163
    Warning (15610): No output dependent on input pin "KEY[0]" File: /home/kris/luacpu/hardware/HPS_LED_HEX.v Line: 167
    Warning (15610): No output dependent on input pin "KEY[1]" File: /home/kris/luacpu/hardware/HPS_LED_HEX.v Line: 167
    Warning (15610): No output dependent on input pin "KEY[2]" File: /home/kris/luacpu/hardware/HPS_LED_HEX.v Line: 167
    Warning (15610): No output dependent on input pin "KEY[3]" File: /home/kris/luacpu/hardware/HPS_LED_HEX.v Line: 167
    Warning (15610): No output dependent on input pin "SW[0]" File: /home/kris/luacpu/hardware/HPS_LED_HEX.v Line: 179
    Warning (15610): No output dependent on input pin "SW[1]" File: /home/kris/luacpu/hardware/HPS_LED_HEX.v Line: 179
    Warning (15610): No output dependent on input pin "SW[2]" File: /home/kris/luacpu/hardware/HPS_LED_HEX.v Line: 179
    Warning (15610): No output dependent on input pin "SW[3]" File: /home/kris/luacpu/hardware/HPS_LED_HEX.v Line: 179
    Warning (15610): No output dependent on input pin "SW[4]" File: /home/kris/luacpu/hardware/HPS_LED_HEX.v Line: 179
    Warning (15610): No output dependent on input pin "SW[5]" File: /home/kris/luacpu/hardware/HPS_LED_HEX.v Line: 179
    Warning (15610): No output dependent on input pin "SW[6]" File: /home/kris/luacpu/hardware/HPS_LED_HEX.v Line: 179
    Warning (15610): No output dependent on input pin "SW[7]" File: /home/kris/luacpu/hardware/HPS_LED_HEX.v Line: 179
    Warning (15610): No output dependent on input pin "SW[8]" File: /home/kris/luacpu/hardware/HPS_LED_HEX.v Line: 179
    Warning (15610): No output dependent on input pin "SW[9]" File: /home/kris/luacpu/hardware/HPS_LED_HEX.v Line: 179
    Warning (15610): No output dependent on input pin "TD_CLK27" File: /home/kris/luacpu/hardware/HPS_LED_HEX.v Line: 182
    Warning (15610): No output dependent on input pin "TD_DATA[0]" File: /home/kris/luacpu/hardware/HPS_LED_HEX.v Line: 183
    Warning (15610): No output dependent on input pin "TD_DATA[1]" File: /home/kris/luacpu/hardware/HPS_LED_HEX.v Line: 183
    Warning (15610): No output dependent on input pin "TD_DATA[2]" File: /home/kris/luacpu/hardware/HPS_LED_HEX.v Line: 183
    Warning (15610): No output dependent on input pin "TD_DATA[3]" File: /home/kris/luacpu/hardware/HPS_LED_HEX.v Line: 183
    Warning (15610): No output dependent on input pin "TD_DATA[4]" File: /home/kris/luacpu/hardware/HPS_LED_HEX.v Line: 183
    Warning (15610): No output dependent on input pin "TD_DATA[5]" File: /home/kris/luacpu/hardware/HPS_LED_HEX.v Line: 183
    Warning (15610): No output dependent on input pin "TD_DATA[6]" File: /home/kris/luacpu/hardware/HPS_LED_HEX.v Line: 183
    Warning (15610): No output dependent on input pin "TD_DATA[7]" File: /home/kris/luacpu/hardware/HPS_LED_HEX.v Line: 183
    Warning (15610): No output dependent on input pin "TD_HS" File: /home/kris/luacpu/hardware/HPS_LED_HEX.v Line: 184
    Warning (15610): No output dependent on input pin "TD_VS" File: /home/kris/luacpu/hardware/HPS_LED_HEX.v Line: 186
Info (21057): Implemented 16461 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 47 input pins
    Info (21059): Implemented 158 output pins
    Info (21060): Implemented 167 bidirectional pins
    Info (21061): Implemented 15198 logic cells
    Info (21064): Implemented 224 RAM segments
    Info (21066): Implemented 1 delay-locked loops
    Info (21062): Implemented 3 DSP elements
Info: Quartus Prime Partition Merge was successful. 0 errors, 33 warnings
    Info: Peak virtual memory: 1778 megabytes
    Info: Processing ended: Wed Feb 16 16:32:02 2022
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:14


