Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Jul  1 13:03:07 2025
| Host         : DESKTOP-93GTNQD running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xc7z010
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    43 |
|    Minimum number of control sets                        |    43 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    86 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    43 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     5 |
| >= 14 to < 16      |     2 |
| >= 16              |    23 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             485 |          131 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             273 |          106 |
| Yes          | No                    | No                     |             436 |          140 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             224 |           58 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                         Clock Signal                         |                                                                            Enable Signal                                                                            |                                                       Set/Reset Signal                                                       | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk |                                                                                                                                                                     | system_i/freq_to_voltage_0/inst/voltage_out[0]_i_1_n_0                                                                       |                1 |              1 |         1.00 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0            | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                    | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                |                2 |              4 |         2.00 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                     | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                              |                2 |              4 |         2.00 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0            | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                  | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                |                1 |              4 |         4.00 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                     | system_i/PS7/rst_ps7_0_125M/U0/EXT_LPF/lpf_int                                                                               |                2 |              5 |         2.50 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0            | system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                      | system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                       |                2 |              5 |         2.50 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0            | system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0               | system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                       |                2 |              5 |         2.50 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0            | system_i/PS7/rst_ps7_0_125M/U0/SEQ/seq_cnt_en                                                                                                                       | system_i/PS7/rst_ps7_0_125M/U0/SEQ/SEQ_COUNTER/clear                                                                         |                3 |              6 |         2.00 |
|  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk |                                                                                                                                                                     | system_i/freq_to_voltage_0/inst/voltage_out10_in                                                                             |                5 |              7 |         1.40 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                     | system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/SR[0]           |                4 |              8 |         2.00 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0            | system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                            | system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0] |                3 |              8 |         2.67 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0            | system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                   |                                                                                                                              |                1 |              8 |         8.00 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                     | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                |                5 |             11 |         2.20 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0            | system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg_1                                      |                                                                                                                              |                5 |             12 |         2.40 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0            | system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_1                                      |                                                                                                                              |                6 |             12 |         2.00 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0            | system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1__0_n_0 |                                                                                                                              |                3 |             12 |         4.00 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0            | system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                      |                                                                                                                              |                4 |             12 |         3.00 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0            | system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                |                                                                                                                              |                4 |             13 |         3.25 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0            | system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                 |                                                                                                                              |                4 |             14 |         3.50 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                     | system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                       |                7 |             14 |         2.00 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0            | system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                      |                                                                                                                              |               11 |             26 |         2.36 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0            | system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_onehot_state_reg[2]_0[0]              |                                                                                                                              |               13 |             26 |         2.00 |
|  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk |                                                                                                                                                                     | system_i/axis_red_pitaya_dac_0/inst/int_rst_reg_i_1_n_0                                                                      |               17 |             27 |         1.59 |
|  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk |                                                                                                                                                                     |                                                                                                                              |               12 |             31 |         2.58 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0            | system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                   |                                                                                                                              |                8 |             32 |         4.00 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0            | system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_1[0]                        |                                                                                                                              |                9 |             32 |         3.56 |
|  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk | system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_2_n_0                                                                                       |                                                                                                                              |               17 |             32 |         1.88 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0            | system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                      |                                                                                                                              |               13 |             32 |         2.46 |
|  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk | system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_2_n_0                                                                                                 | system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1_n_0                                                          |                8 |             32 |         4.00 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0            | system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                      |                                                                                                                              |                7 |             32 |         4.57 |
|  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk |                                                                                                                                                                     | system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1_n_0                                                          |                8 |             32 |         4.00 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0            | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                            | system_i/axi_gpio_0/U0/bus2ip_reset                                                                                          |                8 |             32 |         4.00 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0            | system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_onehot_state_reg[0]_0[0]              |                                                                                                                              |               11 |             32 |         2.91 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0            | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0[0]                                                                           | system_i/axi_gpio_0/U0/bus2ip_reset                                                                                          |                7 |             32 |         4.57 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0            | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_1[0]                                                                           | system_i/axi_gpio_0/U0/bus2ip_reset                                                                                          |                9 |             32 |         3.56 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0            | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                             | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                |                5 |             32 |         6.40 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0            | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                             | system_i/axi_gpio_0/U0/bus2ip_reset                                                                                          |                8 |             32 |         4.00 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                     | system_i/axi_gpio_0/U0/bus2ip_reset                                                                                          |               12 |             36 |         3.00 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0            | system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                        |                                                                                                                              |                9 |             45 |         5.00 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0            | system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                 |                                                                                                                              |               13 |             45 |         3.46 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0            | system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_onehot_state_reg[0]_0                 |                                                                                                                              |               14 |             64 |         4.57 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                     | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_2                                       |               43 |            128 |         2.98 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                     |                                                                                                                              |              120 |            455 |         3.79 |
+--------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


