<!doctype html>
<html>
<head>
	<meta name="viewport" content="width=device-width, initial-scale=1.0">
<meta charset="utf-8">


	<link rel="stylesheet" href="/css/article.css">
	<link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.5.0/styles/default.min.css">
	<script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.5.0/highlight.min.js"></script>
	<title>OPF Programming - Relative Jump Offsets In Different Machines</title>
</head>

<body>
	<div class="main">
		<div class="article">
			<h1 class="top-title"><p>Relative Jump Offsets In Different Machines</p>
</h1>
			<div class="article-meta">
				<div class="article-date">2024-11-14T10:52:00+08:00</div>
				<div class="article-tags">ARM,Assembly Language,MCS-51,RISC-V</div>
			</div>
			<p>The targets of most jump instructions are usually offsets. But the value of
the offsets differ in different architectures.
In this article, we will compare some architectures to show the details.</p>
<!--more-->


<h2>RISC-V</h2>
<p>The source code in <code>rv.asm</code>:</p>
<pre><code class="language-riscvasm">l1:	beq             x0, x0, l1
l2:	beq             x0, x0, l1
</code></pre>
<p>Compile and disassemble the file:</p>
<pre><code class="language-sh">riscv64-unknown-elf-as rv.asm -o rv.o &amp;&amp; riscv64-unknown-elf-objdump -S rv.o
</code></pre>
<pre><code class="language-riscvasm">rv.o:     file format elf64-littleriscv


Disassembly of section .text:

0000000000000000 &lt;l1&gt;:
   0:   00000063                beqz    zero,0 &lt;l1&gt;

0000000000000004 &lt;l2&gt;:
   4:   fe000ee3                beqz    zero,0 &lt;l1&gt;
</code></pre>
<p>According to <a href="https://github.com/riscv/riscv-isa-manual/releases/download/20240411/unpriv-isa-asciidoc.pdf">RISC-V Instruction Set Manual</a>,
The encoding for <code>beq</code> is:</p>
<pre><code class="language-plaintext">32             25    20    15    12             7         0
 +--------------+-----+-----+-----+-------------+---------+
 | imm[12|10:5] | rs2 | rs1 | 000 | imm[4:1|11] | 1100011 |
 +--------------+-----+-----+-----+-------------+---------+
</code></pre>
<p>So the offsets in the 2 instructions are <code>0</code> and signed integer
<code>0b1111111_1110_0</code>(which is <code>-4</code>).  Which make sense.</p>
<h2>ARM</h2>
<p>The source code in <code>arm.asm</code>:</p>
<pre><code class="language-armasm">l1:	beq             l1
l2:	beq             l1
</code></pre>
<p>Compile and disassemble the file:</p>
<pre><code class="language-sh">arm-none-eabi-as arm.asm -o arm.o &amp;&amp; arm-none-eabi-objdump -S arm.o
</code></pre>
<pre><code class="language-armasm">arm.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 &lt;l1&gt;:
   0:   0afffffe        beq     0 &lt;l1&gt;

00000004 &lt;l2&gt;:
   4:   0afffffd        beq     0 &lt;l1&gt;
</code></pre>
<p>According to <a href="https://documentation-service.arm.com/static/5f8dacc8f86e16515cdb865a">ARM Architecture Reference Manual</a>,
The encoding for <code>beq</code> is:</p>
<pre><code class="language-plaintext">32     28          24                 0
 +------+-------+---+-----------------+
 | cond | 1 0 1 | 0 | signed_immed_24 |
 +------+-------+---+-----------------+
</code></pre>
<p>So the offset is <code>FFFFFE</code> and <code>FFFFFD</code>, after sign-extending and shifting,
it will be <code>FFFFFFF8</code> and <code>FFFFFFF4</code>.
They are signed integer, so they means <code>-8</code> and <code>-12</code>.</p>
<p>Why they are not <code>0</code> and <code>-4</code>?</p>
<p>This is for some <a href="https://stackoverflow.com/a/24092329/12626946">historical reason</a>:</p>
<blockquote>
<p>The original ARM design had a 3-stage pipeline (fetch-decode-execute).
To simplify the design they chose to have the PC read as the value currently
on the instruction fetch address lines, rather than that of the currently executing instruction from 2 cycles ago. Since most PC-relative addresses are calculated at link time, it&#39;s easier to have the assembler/linker compensate for that 2-instruction offset than to design all the logic to &#39;correct&#39; the PC register.</p>
</blockquote>
<h2>MCS-51</h2>
<p>The source code in <code>8051.asm</code>:</p>
<pre><code class="language-8051asm">l1:	jc              l1
l2:	jc              l1
</code></pre>
<p>Compile and disassemble the file:</p>
<pre><code class="language-sh">sdas8051 -l 8051.lst 8051.asm &amp;&amp; head 8051.lst
</code></pre>
<pre><code class="language-8051asm">ASxxxx Assembler V02.00 + NoICE + SDCC mods  (Intel 8051), page 1.
Hexadecimal [24-Bits]



      000000 40 FE            [24]    1 l1:     jc              l1
      000002 40 FC            [24]    2 l2:     jc              l1

ASxxxx Assembler V02.00 + NoICE + SDCC mods  (Intel 8051), page 2.
	    Hexadecimal [24-Bits]
</code></pre>
<p>According to <a href="https://www.keil.com/support/man/docs/is51/is51_opcodes.asp">8051 Instruction Set Manual</a>,
The encoding for <code>JC</code> is:</p>
<pre><code class="language-plaintext">16        8          0
 +--------+----------+
 | OFFSET | 01000000 | 
 +--------+----------+
</code></pre>
<p>So the <code>OFFSET</code>s are <code>FE</code>(<code>-2</code>) and <code>FC</code>(<code>-4</code>).</p>
<p>Like in ARM, we can only get the increased <code>PC</code> during the execution of an
instruction.</p>

			<div class="footer">
	All rights reserved. No reproduction or republication without written permission.<br/>
	Email: <a href="mailto:wallacegibbon@aliyun.com">wallacegibbon@aliyun.com</a>
</div>

		</div>
	</div>

	<div class="toolbox-holder">
	<a href="/index.html">âŒ‚</a>
</div>

	<script>
(function() {

function adjust(a) {
	if (/^http/.test(a.getAttribute("href")))
		a.target = "_blank";
}

window.addEventListener("load", function () {
	Array.from(document.querySelectorAll("a"))
		.forEach(adjust);
});

})();
</script>


	<script>
		window.addEventListener('load', function () { hljs.highlightAll(); });
	</script>
</body>
</html>
