#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Oct 28 22:00:39 2021
# Process ID: 18108
# Current directory: /net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu105_odmb7/ibert_ultrascale_gth_0_ex
# Command line: vivado -notrace -source /net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu105_odmb7/kcu105_odmb7.srcs/sources_1/ip/ibert_ultrascale_gth_0/ibert_ultrascale_gth_0_ex.tcl
# Log file: /net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu105_odmb7/ibert_ultrascale_gth_0_ex/vivado.log
# Journal file: /net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu105_odmb7/ibert_ultrascale_gth_0_ex/vivado.jou
#-----------------------------------------------------------
start_gui
source /net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu105_odmb7/kcu105_odmb7.srcs/sources_1/ip/ibert_ultrascale_gth_0/ibert_ultrascale_gth_0_ex.tcl -notrace
INFO: [open_example_project] Creating new example project...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.2/data/ip'.
create_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 6784.121 ; gain = 171.848 ; free physical = 115550 ; free virtual = 153906
INFO: [open_example_project] Importing original IP ...
import_ip: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 6789.301 ; gain = 0.004 ; free physical = 115398 ; free virtual = 153809
INFO: [open_example_project] Generating the example project IP ...
INFO: [open_example_project] Adding example synthesis HDL files ...
INFO: [open_example_project] Adding example synthesis miscellaneous files ...
INFO: [open_example_project] Adding example XDC files ...
INFO: [open_example_project] Sourcing example extension scripts ...
INFO: [open_example_project] Rebuilding all the top level IPs ...
WARNING: [Vivado 12-4154] User modified property 'UserDisabled' (with value '1') was detected on '/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu105_odmb7/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.srcs/sources_1/ip/ibert_ultrascale_gth_0/data/mb_bootloop_le.elf'.
WARNING: [Vivado 12-4154] User modified property 'UserDisabled' (with value '1') was detected on '/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu105_odmb7/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.srcs/sources_1/ip/ibert_ultrascale_gth_0/data/mb_bootloop_le.elf'.
WARNING: [Vivado 12-4152] One or more user modified properties were detected. The reset_target command can be used to reset the targets data which will also reset all target properties.
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu105_odmb7/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.ip_user_files/sim_scripts/ibert_ultrascale_gth_0/xsim/ibert_ultrascale_gth_0.sh'
INFO: [SIM-utils-43] Exported '/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu105_odmb7/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.ip_user_files/sim_scripts/ibert_ultrascale_gth_0/xsim/quad_pblock.tcl'
WARNING: [Memdata 28-176] There are no bmm files or elf files. Therefore Vivado could not produce any .mem files. Check the design for the existence of processors and associated elf files.
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu105_odmb7/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.ip_user_files/sim_scripts/ibert_ultrascale_gth_0/modelsim/ibert_ultrascale_gth_0.sh'
INFO: [SIM-utils-43] Exported '/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu105_odmb7/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.ip_user_files/sim_scripts/ibert_ultrascale_gth_0/modelsim/quad_pblock.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu105_odmb7/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.ip_user_files/sim_scripts/ibert_ultrascale_gth_0/questa/ibert_ultrascale_gth_0.sh'
INFO: [SIM-utils-43] Exported '/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu105_odmb7/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.ip_user_files/sim_scripts/ibert_ultrascale_gth_0/questa/quad_pblock.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu105_odmb7/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.ip_user_files/sim_scripts/ibert_ultrascale_gth_0/ies/ibert_ultrascale_gth_0.sh'
INFO: [SIM-utils-43] Exported '/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu105_odmb7/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.ip_user_files/sim_scripts/ibert_ultrascale_gth_0/ies/quad_pblock.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu105_odmb7/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.ip_user_files/sim_scripts/ibert_ultrascale_gth_0/vcs/ibert_ultrascale_gth_0.sh'
INFO: [SIM-utils-43] Exported '/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu105_odmb7/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.ip_user_files/sim_scripts/ibert_ultrascale_gth_0/vcs/quad_pblock.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu105_odmb7/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.ip_user_files/sim_scripts/ibert_ultrascale_gth_0/riviera/ibert_ultrascale_gth_0.sh'
INFO: [SIM-utils-43] Exported '/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu105_odmb7/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.ip_user_files/sim_scripts/ibert_ultrascale_gth_0/riviera/quad_pblock.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu105_odmb7/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.ip_user_files/sim_scripts/ibert_ultrascale_gth_0/activehdl/ibert_ultrascale_gth_0.sh'
INFO: [SIM-utils-43] Exported '/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu105_odmb7/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.ip_user_files/sim_scripts/ibert_ultrascale_gth_0/activehdl/quad_pblock.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu105_odmb7/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.ip_user_files/sim_scripts/ibert_ultrascale_gth_0/xcelium/ibert_ultrascale_gth_0.sh'
INFO: [SIM-utils-43] Exported '/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu105_odmb7/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.ip_user_files/sim_scripts/ibert_ultrascale_gth_0/xcelium/quad_pblock.tcl'
export_ip_user_files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 6821.312 ; gain = 0.000 ; free physical = 115336 ; free virtual = 153748
INFO: [open_example_project] Open Example Project completed
update_compile_order -fileset sources_1
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-e
xit::source_ipfile: Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 7244.113 ; gain = 419.801 ; free physical = 114923 ; free virtual = 153341
launch_runs impl_1 -to_step write_bitstream -jobs 20
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu105_odmb7/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.srcs/sources_1/ip/ibert_ultrascale_gth_0/ibert_ultrascale_gth_0.xci' is already up-to-date
[Thu Oct 28 22:02:46 2021] Launched synth_1...
Run output will be captured here: /net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu105_odmb7/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.runs/synth_1/runme.log
[Thu Oct 28 22:02:47 2021] Launched impl_1...
Run output will be captured here: /net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu105_odmb7/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:13:42
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
[?1034h

****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 06 2019-21:41:48
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210308AB0E6E
set_property PROGRAM.FILE {/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu105_odmb7/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.runs/impl_1/example_ibert_ultrascale_gth_0.bit} [get_hw_devices xcku040_0]
set_property PROBES.FILE {/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu105_odmb7/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.runs/impl_1/example_ibert_ultrascale_gth_0.ltx} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu105_odmb7/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.runs/impl_1/example_ibert_ultrascale_gth_0.ltx} [get_hw_devices xcku040_0]
current_hw_device [get_hw_devices xcku040_0]
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
INFO: [Labtools 27-2302] Device xcku040 (JTAG device index = 0) is programmed with a design that has 1 IBERT core(s).
set_property PROBES.FILE {/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu105_odmb7/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.runs/impl_1/example_ibert_ultrascale_gth_0.ltx} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu105_odmb7/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.runs/impl_1/example_ibert_ultrascale_gth_0.ltx} [get_hw_devices xcku040_0]
set_property PROGRAM.FILE {/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu105_odmb7/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.runs/impl_1/example_ibert_ultrascale_gth_0.bit} [get_hw_devices xcku040_0]
program_hw_devices [get_hw_devices xcku040_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 8488.652 ; gain = 0.000 ; free physical = 109933 ; free virtual = 148683
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
INFO: [Labtools 27-2302] Device xcku040 (JTAG device index = 0) is programmed with a design that has 1 IBERT core(s).
detect_hw_sio_links
INFO: [Labtools 27-2267] Found 4 links.
close_hw_manager
close_project
