{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1545072694500 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1545072694501 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 17 13:51:34 2018 " "Processing started: Mon Dec 17 13:51:34 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1545072694501 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545072694501 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SHA1Hasher_v2 -c SHA1Hasher_v2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off SHA1Hasher_v2 -c SHA1Hasher_v2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545072694501 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1545072694748 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1545072694748 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 SHA1Hasher_v2.sv(1) " "Verilog HDL Declaration information at SHA1Hasher_v2.sv(1): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1545072707784 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 SHA1Hasher_v2.sv(1) " "Verilog HDL Declaration information at SHA1Hasher_v2.sv(1): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1545072707784 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 SHA1Hasher_v2.sv(1) " "Verilog HDL Declaration information at SHA1Hasher_v2.sv(1): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1545072707785 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 SHA1Hasher_v2.sv(1) " "Verilog HDL Declaration information at SHA1Hasher_v2.sv(1): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1545072707785 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 SHA1Hasher_v2.sv(1) " "Verilog HDL Declaration information at SHA1Hasher_v2.sv(1): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1545072707785 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 SHA1Hasher_v2.sv(1) " "Verilog HDL Declaration information at SHA1Hasher_v2.sv(1): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1545072707785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SHA1Hasher_v2.sv 5 5 " "Found 5 design units, including 5 entities, in source file SHA1Hasher_v2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SHA1Hasher_v2 " "Found entity 1: SHA1Hasher_v2" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545072707787 ""} { "Info" "ISGN_ENTITY_NAME" "2 binary_to_hex_display " "Found entity 2: binary_to_hex_display" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545072707787 ""} { "Info" "ISGN_ENTITY_NAME" "3 sha1_pad " "Found entity 3: sha1_pad" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545072707787 ""} { "Info" "ISGN_ENTITY_NAME" "4 sha1_compress " "Found entity 4: sha1_compress" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545072707787 ""} { "Info" "ISGN_ENTITY_NAME" "5 schedule " "Found entity 5: schedule" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 108 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545072707787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545072707787 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SHA1Hasher_v2 " "Elaborating entity \"SHA1Hasher_v2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1545072707870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha1_pad sha1_pad:end_block " "Elaborating entity \"sha1_pad\" for hierarchy \"sha1_pad:end_block\"" {  } { { "SHA1Hasher_v2.sv" "end_block" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545072708128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "schedule schedule:m_schedule " "Elaborating entity \"schedule\" for hierarchy \"schedule:m_schedule\"" {  } { { "SHA1Hasher_v2.sv" "m_schedule" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545072708137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha1_compress sha1_compress:round_of_compression\[0\].compress " "Elaborating entity \"sha1_compress\" for hierarchy \"sha1_compress:round_of_compression\[0\].compress\"" {  } { { "SHA1Hasher_v2.sv" "round_of_compression\[0\].compress" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545072708228 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "SHA1Hasher_v2.sv(103) " "Verilog HDL warning at SHA1Hasher_v2.sv(103): converting signed shift amount to unsigned" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 103 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1545072708229 "|SHA1Hasher_v2|sha1_compress:round_of_compression[0].compress"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha1_compress sha1_compress:round_of_compression\[1\].compress " "Elaborating entity \"sha1_compress\" for hierarchy \"sha1_compress:round_of_compression\[1\].compress\"" {  } { { "SHA1Hasher_v2.sv" "round_of_compression\[1\].compress" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545072708237 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "SHA1Hasher_v2.sv(103) " "Verilog HDL warning at SHA1Hasher_v2.sv(103): converting signed shift amount to unsigned" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 103 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1545072708238 "|SHA1Hasher_v2|sha1_compress:round_of_compression[1].compress"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha1_compress sha1_compress:round_of_compression\[2\].compress " "Elaborating entity \"sha1_compress\" for hierarchy \"sha1_compress:round_of_compression\[2\].compress\"" {  } { { "SHA1Hasher_v2.sv" "round_of_compression\[2\].compress" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545072708245 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "SHA1Hasher_v2.sv(103) " "Verilog HDL warning at SHA1Hasher_v2.sv(103): converting signed shift amount to unsigned" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 103 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1545072708246 "|SHA1Hasher_v2|sha1_compress:round_of_compression[2].compress"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha1_compress sha1_compress:round_of_compression\[3\].compress " "Elaborating entity \"sha1_compress\" for hierarchy \"sha1_compress:round_of_compression\[3\].compress\"" {  } { { "SHA1Hasher_v2.sv" "round_of_compression\[3\].compress" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545072708253 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "SHA1Hasher_v2.sv(103) " "Verilog HDL warning at SHA1Hasher_v2.sv(103): converting signed shift amount to unsigned" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 103 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1545072708254 "|SHA1Hasher_v2|sha1_compress:round_of_compression[3].compress"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha1_compress sha1_compress:round_of_compression\[4\].compress " "Elaborating entity \"sha1_compress\" for hierarchy \"sha1_compress:round_of_compression\[4\].compress\"" {  } { { "SHA1Hasher_v2.sv" "round_of_compression\[4\].compress" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545072708262 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "SHA1Hasher_v2.sv(103) " "Verilog HDL warning at SHA1Hasher_v2.sv(103): converting signed shift amount to unsigned" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 103 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1545072708263 "|SHA1Hasher_v2|sha1_compress:round_of_compression[4].compress"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha1_compress sha1_compress:round_of_compression\[5\].compress " "Elaborating entity \"sha1_compress\" for hierarchy \"sha1_compress:round_of_compression\[5\].compress\"" {  } { { "SHA1Hasher_v2.sv" "round_of_compression\[5\].compress" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545072708271 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "SHA1Hasher_v2.sv(103) " "Verilog HDL warning at SHA1Hasher_v2.sv(103): converting signed shift amount to unsigned" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 103 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1545072708273 "|SHA1Hasher_v2|sha1_compress:round_of_compression[5].compress"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha1_compress sha1_compress:round_of_compression\[6\].compress " "Elaborating entity \"sha1_compress\" for hierarchy \"sha1_compress:round_of_compression\[6\].compress\"" {  } { { "SHA1Hasher_v2.sv" "round_of_compression\[6\].compress" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545072708281 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "SHA1Hasher_v2.sv(103) " "Verilog HDL warning at SHA1Hasher_v2.sv(103): converting signed shift amount to unsigned" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 103 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1545072708282 "|SHA1Hasher_v2|sha1_compress:round_of_compression[6].compress"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha1_compress sha1_compress:round_of_compression\[7\].compress " "Elaborating entity \"sha1_compress\" for hierarchy \"sha1_compress:round_of_compression\[7\].compress\"" {  } { { "SHA1Hasher_v2.sv" "round_of_compression\[7\].compress" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545072708290 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "SHA1Hasher_v2.sv(103) " "Verilog HDL warning at SHA1Hasher_v2.sv(103): converting signed shift amount to unsigned" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 103 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1545072708291 "|SHA1Hasher_v2|sha1_compress:round_of_compression[7].compress"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha1_compress sha1_compress:round_of_compression\[8\].compress " "Elaborating entity \"sha1_compress\" for hierarchy \"sha1_compress:round_of_compression\[8\].compress\"" {  } { { "SHA1Hasher_v2.sv" "round_of_compression\[8\].compress" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545072708299 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "SHA1Hasher_v2.sv(103) " "Verilog HDL warning at SHA1Hasher_v2.sv(103): converting signed shift amount to unsigned" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 103 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1545072708300 "|SHA1Hasher_v2|sha1_compress:round_of_compression[8].compress"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha1_compress sha1_compress:round_of_compression\[9\].compress " "Elaborating entity \"sha1_compress\" for hierarchy \"sha1_compress:round_of_compression\[9\].compress\"" {  } { { "SHA1Hasher_v2.sv" "round_of_compression\[9\].compress" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545072708307 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "SHA1Hasher_v2.sv(103) " "Verilog HDL warning at SHA1Hasher_v2.sv(103): converting signed shift amount to unsigned" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 103 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1545072708308 "|SHA1Hasher_v2|sha1_compress:round_of_compression[9].compress"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha1_compress sha1_compress:round_of_compression\[10\].compress " "Elaborating entity \"sha1_compress\" for hierarchy \"sha1_compress:round_of_compression\[10\].compress\"" {  } { { "SHA1Hasher_v2.sv" "round_of_compression\[10\].compress" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545072708316 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "SHA1Hasher_v2.sv(103) " "Verilog HDL warning at SHA1Hasher_v2.sv(103): converting signed shift amount to unsigned" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 103 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1545072708317 "|SHA1Hasher_v2|sha1_compress:round_of_compression[10].compress"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha1_compress sha1_compress:round_of_compression\[11\].compress " "Elaborating entity \"sha1_compress\" for hierarchy \"sha1_compress:round_of_compression\[11\].compress\"" {  } { { "SHA1Hasher_v2.sv" "round_of_compression\[11\].compress" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545072708325 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "SHA1Hasher_v2.sv(103) " "Verilog HDL warning at SHA1Hasher_v2.sv(103): converting signed shift amount to unsigned" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 103 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1545072708326 "|SHA1Hasher_v2|sha1_compress:round_of_compression[11].compress"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha1_compress sha1_compress:round_of_compression\[12\].compress " "Elaborating entity \"sha1_compress\" for hierarchy \"sha1_compress:round_of_compression\[12\].compress\"" {  } { { "SHA1Hasher_v2.sv" "round_of_compression\[12\].compress" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545072708335 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "SHA1Hasher_v2.sv(103) " "Verilog HDL warning at SHA1Hasher_v2.sv(103): converting signed shift amount to unsigned" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 103 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1545072708336 "|SHA1Hasher_v2|sha1_compress:round_of_compression[12].compress"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha1_compress sha1_compress:round_of_compression\[13\].compress " "Elaborating entity \"sha1_compress\" for hierarchy \"sha1_compress:round_of_compression\[13\].compress\"" {  } { { "SHA1Hasher_v2.sv" "round_of_compression\[13\].compress" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545072708345 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "SHA1Hasher_v2.sv(103) " "Verilog HDL warning at SHA1Hasher_v2.sv(103): converting signed shift amount to unsigned" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 103 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1545072708346 "|SHA1Hasher_v2|sha1_compress:round_of_compression[13].compress"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha1_compress sha1_compress:round_of_compression\[14\].compress " "Elaborating entity \"sha1_compress\" for hierarchy \"sha1_compress:round_of_compression\[14\].compress\"" {  } { { "SHA1Hasher_v2.sv" "round_of_compression\[14\].compress" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545072708354 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "SHA1Hasher_v2.sv(103) " "Verilog HDL warning at SHA1Hasher_v2.sv(103): converting signed shift amount to unsigned" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 103 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1545072708356 "|SHA1Hasher_v2|sha1_compress:round_of_compression[14].compress"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha1_compress sha1_compress:round_of_compression\[15\].compress " "Elaborating entity \"sha1_compress\" for hierarchy \"sha1_compress:round_of_compression\[15\].compress\"" {  } { { "SHA1Hasher_v2.sv" "round_of_compression\[15\].compress" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545072708364 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "SHA1Hasher_v2.sv(103) " "Verilog HDL warning at SHA1Hasher_v2.sv(103): converting signed shift amount to unsigned" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 103 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1545072708365 "|SHA1Hasher_v2|sha1_compress:round_of_compression[15].compress"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha1_compress sha1_compress:round_of_compression\[16\].compress " "Elaborating entity \"sha1_compress\" for hierarchy \"sha1_compress:round_of_compression\[16\].compress\"" {  } { { "SHA1Hasher_v2.sv" "round_of_compression\[16\].compress" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545072708373 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "SHA1Hasher_v2.sv(103) " "Verilog HDL warning at SHA1Hasher_v2.sv(103): converting signed shift amount to unsigned" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 103 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1545072708375 "|SHA1Hasher_v2|sha1_compress:round_of_compression[16].compress"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha1_compress sha1_compress:round_of_compression\[17\].compress " "Elaborating entity \"sha1_compress\" for hierarchy \"sha1_compress:round_of_compression\[17\].compress\"" {  } { { "SHA1Hasher_v2.sv" "round_of_compression\[17\].compress" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545072708382 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "SHA1Hasher_v2.sv(103) " "Verilog HDL warning at SHA1Hasher_v2.sv(103): converting signed shift amount to unsigned" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 103 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1545072708383 "|SHA1Hasher_v2|sha1_compress:round_of_compression[17].compress"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha1_compress sha1_compress:round_of_compression\[18\].compress " "Elaborating entity \"sha1_compress\" for hierarchy \"sha1_compress:round_of_compression\[18\].compress\"" {  } { { "SHA1Hasher_v2.sv" "round_of_compression\[18\].compress" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545072708391 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "SHA1Hasher_v2.sv(103) " "Verilog HDL warning at SHA1Hasher_v2.sv(103): converting signed shift amount to unsigned" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 103 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1545072708392 "|SHA1Hasher_v2|sha1_compress:round_of_compression[18].compress"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha1_compress sha1_compress:round_of_compression\[19\].compress " "Elaborating entity \"sha1_compress\" for hierarchy \"sha1_compress:round_of_compression\[19\].compress\"" {  } { { "SHA1Hasher_v2.sv" "round_of_compression\[19\].compress" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545072708399 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "SHA1Hasher_v2.sv(103) " "Verilog HDL warning at SHA1Hasher_v2.sv(103): converting signed shift amount to unsigned" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 103 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1545072708400 "|SHA1Hasher_v2|sha1_compress:round_of_compression[19].compress"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha1_compress sha1_compress:round_of_compression\[20\].compress " "Elaborating entity \"sha1_compress\" for hierarchy \"sha1_compress:round_of_compression\[20\].compress\"" {  } { { "SHA1Hasher_v2.sv" "round_of_compression\[20\].compress" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545072708407 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "SHA1Hasher_v2.sv(103) " "Verilog HDL warning at SHA1Hasher_v2.sv(103): converting signed shift amount to unsigned" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 103 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1545072708408 "|SHA1Hasher_v2|sha1_compress:round_of_compression[20].compress"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha1_compress sha1_compress:round_of_compression\[21\].compress " "Elaborating entity \"sha1_compress\" for hierarchy \"sha1_compress:round_of_compression\[21\].compress\"" {  } { { "SHA1Hasher_v2.sv" "round_of_compression\[21\].compress" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545072708416 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "SHA1Hasher_v2.sv(103) " "Verilog HDL warning at SHA1Hasher_v2.sv(103): converting signed shift amount to unsigned" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 103 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1545072708417 "|SHA1Hasher_v2|sha1_compress:round_of_compression[21].compress"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha1_compress sha1_compress:round_of_compression\[22\].compress " "Elaborating entity \"sha1_compress\" for hierarchy \"sha1_compress:round_of_compression\[22\].compress\"" {  } { { "SHA1Hasher_v2.sv" "round_of_compression\[22\].compress" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545072708425 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "SHA1Hasher_v2.sv(103) " "Verilog HDL warning at SHA1Hasher_v2.sv(103): converting signed shift amount to unsigned" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 103 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1545072708426 "|SHA1Hasher_v2|sha1_compress:round_of_compression[22].compress"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha1_compress sha1_compress:round_of_compression\[23\].compress " "Elaborating entity \"sha1_compress\" for hierarchy \"sha1_compress:round_of_compression\[23\].compress\"" {  } { { "SHA1Hasher_v2.sv" "round_of_compression\[23\].compress" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545072708435 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "SHA1Hasher_v2.sv(103) " "Verilog HDL warning at SHA1Hasher_v2.sv(103): converting signed shift amount to unsigned" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 103 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1545072708436 "|SHA1Hasher_v2|sha1_compress:round_of_compression[23].compress"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha1_compress sha1_compress:round_of_compression\[24\].compress " "Elaborating entity \"sha1_compress\" for hierarchy \"sha1_compress:round_of_compression\[24\].compress\"" {  } { { "SHA1Hasher_v2.sv" "round_of_compression\[24\].compress" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545072708443 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "SHA1Hasher_v2.sv(103) " "Verilog HDL warning at SHA1Hasher_v2.sv(103): converting signed shift amount to unsigned" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 103 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1545072708444 "|SHA1Hasher_v2|sha1_compress:round_of_compression[24].compress"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha1_compress sha1_compress:round_of_compression\[25\].compress " "Elaborating entity \"sha1_compress\" for hierarchy \"sha1_compress:round_of_compression\[25\].compress\"" {  } { { "SHA1Hasher_v2.sv" "round_of_compression\[25\].compress" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545072708452 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "SHA1Hasher_v2.sv(103) " "Verilog HDL warning at SHA1Hasher_v2.sv(103): converting signed shift amount to unsigned" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 103 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1545072708453 "|SHA1Hasher_v2|sha1_compress:round_of_compression[25].compress"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha1_compress sha1_compress:round_of_compression\[26\].compress " "Elaborating entity \"sha1_compress\" for hierarchy \"sha1_compress:round_of_compression\[26\].compress\"" {  } { { "SHA1Hasher_v2.sv" "round_of_compression\[26\].compress" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545072708461 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "SHA1Hasher_v2.sv(103) " "Verilog HDL warning at SHA1Hasher_v2.sv(103): converting signed shift amount to unsigned" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 103 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1545072708462 "|SHA1Hasher_v2|sha1_compress:round_of_compression[26].compress"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha1_compress sha1_compress:round_of_compression\[27\].compress " "Elaborating entity \"sha1_compress\" for hierarchy \"sha1_compress:round_of_compression\[27\].compress\"" {  } { { "SHA1Hasher_v2.sv" "round_of_compression\[27\].compress" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545072708471 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "SHA1Hasher_v2.sv(103) " "Verilog HDL warning at SHA1Hasher_v2.sv(103): converting signed shift amount to unsigned" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 103 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1545072708472 "|SHA1Hasher_v2|sha1_compress:round_of_compression[27].compress"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha1_compress sha1_compress:round_of_compression\[28\].compress " "Elaborating entity \"sha1_compress\" for hierarchy \"sha1_compress:round_of_compression\[28\].compress\"" {  } { { "SHA1Hasher_v2.sv" "round_of_compression\[28\].compress" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545072708480 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "SHA1Hasher_v2.sv(103) " "Verilog HDL warning at SHA1Hasher_v2.sv(103): converting signed shift amount to unsigned" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 103 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1545072708481 "|SHA1Hasher_v2|sha1_compress:round_of_compression[28].compress"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha1_compress sha1_compress:round_of_compression\[29\].compress " "Elaborating entity \"sha1_compress\" for hierarchy \"sha1_compress:round_of_compression\[29\].compress\"" {  } { { "SHA1Hasher_v2.sv" "round_of_compression\[29\].compress" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545072708488 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "SHA1Hasher_v2.sv(103) " "Verilog HDL warning at SHA1Hasher_v2.sv(103): converting signed shift amount to unsigned" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 103 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1545072708489 "|SHA1Hasher_v2|sha1_compress:round_of_compression[29].compress"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha1_compress sha1_compress:round_of_compression\[30\].compress " "Elaborating entity \"sha1_compress\" for hierarchy \"sha1_compress:round_of_compression\[30\].compress\"" {  } { { "SHA1Hasher_v2.sv" "round_of_compression\[30\].compress" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545072708497 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "SHA1Hasher_v2.sv(103) " "Verilog HDL warning at SHA1Hasher_v2.sv(103): converting signed shift amount to unsigned" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 103 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1545072708498 "|SHA1Hasher_v2|sha1_compress:round_of_compression[30].compress"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha1_compress sha1_compress:round_of_compression\[31\].compress " "Elaborating entity \"sha1_compress\" for hierarchy \"sha1_compress:round_of_compression\[31\].compress\"" {  } { { "SHA1Hasher_v2.sv" "round_of_compression\[31\].compress" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545072708506 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "SHA1Hasher_v2.sv(103) " "Verilog HDL warning at SHA1Hasher_v2.sv(103): converting signed shift amount to unsigned" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 103 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1545072708507 "|SHA1Hasher_v2|sha1_compress:round_of_compression[31].compress"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha1_compress sha1_compress:round_of_compression\[32\].compress " "Elaborating entity \"sha1_compress\" for hierarchy \"sha1_compress:round_of_compression\[32\].compress\"" {  } { { "SHA1Hasher_v2.sv" "round_of_compression\[32\].compress" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545072708514 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "SHA1Hasher_v2.sv(103) " "Verilog HDL warning at SHA1Hasher_v2.sv(103): converting signed shift amount to unsigned" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 103 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1545072708515 "|SHA1Hasher_v2|sha1_compress:round_of_compression[32].compress"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha1_compress sha1_compress:round_of_compression\[33\].compress " "Elaborating entity \"sha1_compress\" for hierarchy \"sha1_compress:round_of_compression\[33\].compress\"" {  } { { "SHA1Hasher_v2.sv" "round_of_compression\[33\].compress" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545072708523 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "SHA1Hasher_v2.sv(103) " "Verilog HDL warning at SHA1Hasher_v2.sv(103): converting signed shift amount to unsigned" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 103 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1545072708525 "|SHA1Hasher_v2|sha1_compress:round_of_compression[33].compress"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha1_compress sha1_compress:round_of_compression\[34\].compress " "Elaborating entity \"sha1_compress\" for hierarchy \"sha1_compress:round_of_compression\[34\].compress\"" {  } { { "SHA1Hasher_v2.sv" "round_of_compression\[34\].compress" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545072708533 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "SHA1Hasher_v2.sv(103) " "Verilog HDL warning at SHA1Hasher_v2.sv(103): converting signed shift amount to unsigned" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 103 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1545072708534 "|SHA1Hasher_v2|sha1_compress:round_of_compression[34].compress"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha1_compress sha1_compress:round_of_compression\[35\].compress " "Elaborating entity \"sha1_compress\" for hierarchy \"sha1_compress:round_of_compression\[35\].compress\"" {  } { { "SHA1Hasher_v2.sv" "round_of_compression\[35\].compress" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545072708543 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "SHA1Hasher_v2.sv(103) " "Verilog HDL warning at SHA1Hasher_v2.sv(103): converting signed shift amount to unsigned" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 103 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1545072708544 "|SHA1Hasher_v2|sha1_compress:round_of_compression[35].compress"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha1_compress sha1_compress:round_of_compression\[36\].compress " "Elaborating entity \"sha1_compress\" for hierarchy \"sha1_compress:round_of_compression\[36\].compress\"" {  } { { "SHA1Hasher_v2.sv" "round_of_compression\[36\].compress" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545072708551 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "SHA1Hasher_v2.sv(103) " "Verilog HDL warning at SHA1Hasher_v2.sv(103): converting signed shift amount to unsigned" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 103 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1545072708552 "|SHA1Hasher_v2|sha1_compress:round_of_compression[36].compress"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha1_compress sha1_compress:round_of_compression\[37\].compress " "Elaborating entity \"sha1_compress\" for hierarchy \"sha1_compress:round_of_compression\[37\].compress\"" {  } { { "SHA1Hasher_v2.sv" "round_of_compression\[37\].compress" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545072708560 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "SHA1Hasher_v2.sv(103) " "Verilog HDL warning at SHA1Hasher_v2.sv(103): converting signed shift amount to unsigned" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 103 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1545072708561 "|SHA1Hasher_v2|sha1_compress:round_of_compression[37].compress"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha1_compress sha1_compress:round_of_compression\[38\].compress " "Elaborating entity \"sha1_compress\" for hierarchy \"sha1_compress:round_of_compression\[38\].compress\"" {  } { { "SHA1Hasher_v2.sv" "round_of_compression\[38\].compress" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545072708569 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "SHA1Hasher_v2.sv(103) " "Verilog HDL warning at SHA1Hasher_v2.sv(103): converting signed shift amount to unsigned" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 103 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1545072708570 "|SHA1Hasher_v2|sha1_compress:round_of_compression[38].compress"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha1_compress sha1_compress:round_of_compression\[39\].compress " "Elaborating entity \"sha1_compress\" for hierarchy \"sha1_compress:round_of_compression\[39\].compress\"" {  } { { "SHA1Hasher_v2.sv" "round_of_compression\[39\].compress" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545072708578 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "SHA1Hasher_v2.sv(103) " "Verilog HDL warning at SHA1Hasher_v2.sv(103): converting signed shift amount to unsigned" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 103 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1545072708579 "|SHA1Hasher_v2|sha1_compress:round_of_compression[39].compress"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha1_compress sha1_compress:round_of_compression\[40\].compress " "Elaborating entity \"sha1_compress\" for hierarchy \"sha1_compress:round_of_compression\[40\].compress\"" {  } { { "SHA1Hasher_v2.sv" "round_of_compression\[40\].compress" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545072708587 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "SHA1Hasher_v2.sv(103) " "Verilog HDL warning at SHA1Hasher_v2.sv(103): converting signed shift amount to unsigned" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 103 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1545072708589 "|SHA1Hasher_v2|sha1_compress:round_of_compression[40].compress"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha1_compress sha1_compress:round_of_compression\[41\].compress " "Elaborating entity \"sha1_compress\" for hierarchy \"sha1_compress:round_of_compression\[41\].compress\"" {  } { { "SHA1Hasher_v2.sv" "round_of_compression\[41\].compress" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545072708598 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "SHA1Hasher_v2.sv(103) " "Verilog HDL warning at SHA1Hasher_v2.sv(103): converting signed shift amount to unsigned" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 103 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1545072708599 "|SHA1Hasher_v2|sha1_compress:round_of_compression[41].compress"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha1_compress sha1_compress:round_of_compression\[42\].compress " "Elaborating entity \"sha1_compress\" for hierarchy \"sha1_compress:round_of_compression\[42\].compress\"" {  } { { "SHA1Hasher_v2.sv" "round_of_compression\[42\].compress" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545072708607 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "SHA1Hasher_v2.sv(103) " "Verilog HDL warning at SHA1Hasher_v2.sv(103): converting signed shift amount to unsigned" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 103 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1545072708609 "|SHA1Hasher_v2|sha1_compress:round_of_compression[42].compress"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha1_compress sha1_compress:round_of_compression\[43\].compress " "Elaborating entity \"sha1_compress\" for hierarchy \"sha1_compress:round_of_compression\[43\].compress\"" {  } { { "SHA1Hasher_v2.sv" "round_of_compression\[43\].compress" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545072708617 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "SHA1Hasher_v2.sv(103) " "Verilog HDL warning at SHA1Hasher_v2.sv(103): converting signed shift amount to unsigned" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 103 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1545072708618 "|SHA1Hasher_v2|sha1_compress:round_of_compression[43].compress"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha1_compress sha1_compress:round_of_compression\[44\].compress " "Elaborating entity \"sha1_compress\" for hierarchy \"sha1_compress:round_of_compression\[44\].compress\"" {  } { { "SHA1Hasher_v2.sv" "round_of_compression\[44\].compress" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545072708627 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "SHA1Hasher_v2.sv(103) " "Verilog HDL warning at SHA1Hasher_v2.sv(103): converting signed shift amount to unsigned" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 103 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1545072708628 "|SHA1Hasher_v2|sha1_compress:round_of_compression[44].compress"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha1_compress sha1_compress:round_of_compression\[45\].compress " "Elaborating entity \"sha1_compress\" for hierarchy \"sha1_compress:round_of_compression\[45\].compress\"" {  } { { "SHA1Hasher_v2.sv" "round_of_compression\[45\].compress" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545072708637 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "SHA1Hasher_v2.sv(103) " "Verilog HDL warning at SHA1Hasher_v2.sv(103): converting signed shift amount to unsigned" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 103 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1545072708638 "|SHA1Hasher_v2|sha1_compress:round_of_compression[45].compress"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha1_compress sha1_compress:round_of_compression\[46\].compress " "Elaborating entity \"sha1_compress\" for hierarchy \"sha1_compress:round_of_compression\[46\].compress\"" {  } { { "SHA1Hasher_v2.sv" "round_of_compression\[46\].compress" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545072708647 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "SHA1Hasher_v2.sv(103) " "Verilog HDL warning at SHA1Hasher_v2.sv(103): converting signed shift amount to unsigned" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 103 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1545072708648 "|SHA1Hasher_v2|sha1_compress:round_of_compression[46].compress"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha1_compress sha1_compress:round_of_compression\[47\].compress " "Elaborating entity \"sha1_compress\" for hierarchy \"sha1_compress:round_of_compression\[47\].compress\"" {  } { { "SHA1Hasher_v2.sv" "round_of_compression\[47\].compress" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545072708656 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "SHA1Hasher_v2.sv(103) " "Verilog HDL warning at SHA1Hasher_v2.sv(103): converting signed shift amount to unsigned" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 103 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1545072708658 "|SHA1Hasher_v2|sha1_compress:round_of_compression[47].compress"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha1_compress sha1_compress:round_of_compression\[48\].compress " "Elaborating entity \"sha1_compress\" for hierarchy \"sha1_compress:round_of_compression\[48\].compress\"" {  } { { "SHA1Hasher_v2.sv" "round_of_compression\[48\].compress" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545072708666 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "SHA1Hasher_v2.sv(103) " "Verilog HDL warning at SHA1Hasher_v2.sv(103): converting signed shift amount to unsigned" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 103 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1545072708667 "|SHA1Hasher_v2|sha1_compress:round_of_compression[48].compress"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha1_compress sha1_compress:round_of_compression\[49\].compress " "Elaborating entity \"sha1_compress\" for hierarchy \"sha1_compress:round_of_compression\[49\].compress\"" {  } { { "SHA1Hasher_v2.sv" "round_of_compression\[49\].compress" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545072708676 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "SHA1Hasher_v2.sv(103) " "Verilog HDL warning at SHA1Hasher_v2.sv(103): converting signed shift amount to unsigned" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 103 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1545072708677 "|SHA1Hasher_v2|sha1_compress:round_of_compression[49].compress"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha1_compress sha1_compress:round_of_compression\[50\].compress " "Elaborating entity \"sha1_compress\" for hierarchy \"sha1_compress:round_of_compression\[50\].compress\"" {  } { { "SHA1Hasher_v2.sv" "round_of_compression\[50\].compress" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545072708686 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "SHA1Hasher_v2.sv(103) " "Verilog HDL warning at SHA1Hasher_v2.sv(103): converting signed shift amount to unsigned" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 103 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1545072708687 "|SHA1Hasher_v2|sha1_compress:round_of_compression[50].compress"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha1_compress sha1_compress:round_of_compression\[51\].compress " "Elaborating entity \"sha1_compress\" for hierarchy \"sha1_compress:round_of_compression\[51\].compress\"" {  } { { "SHA1Hasher_v2.sv" "round_of_compression\[51\].compress" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545072708697 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "SHA1Hasher_v2.sv(103) " "Verilog HDL warning at SHA1Hasher_v2.sv(103): converting signed shift amount to unsigned" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 103 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1545072708698 "|SHA1Hasher_v2|sha1_compress:round_of_compression[51].compress"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha1_compress sha1_compress:round_of_compression\[52\].compress " "Elaborating entity \"sha1_compress\" for hierarchy \"sha1_compress:round_of_compression\[52\].compress\"" {  } { { "SHA1Hasher_v2.sv" "round_of_compression\[52\].compress" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545072708707 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "SHA1Hasher_v2.sv(103) " "Verilog HDL warning at SHA1Hasher_v2.sv(103): converting signed shift amount to unsigned" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 103 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1545072708709 "|SHA1Hasher_v2|sha1_compress:round_of_compression[52].compress"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha1_compress sha1_compress:round_of_compression\[53\].compress " "Elaborating entity \"sha1_compress\" for hierarchy \"sha1_compress:round_of_compression\[53\].compress\"" {  } { { "SHA1Hasher_v2.sv" "round_of_compression\[53\].compress" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545072708717 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "SHA1Hasher_v2.sv(103) " "Verilog HDL warning at SHA1Hasher_v2.sv(103): converting signed shift amount to unsigned" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 103 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1545072708718 "|SHA1Hasher_v2|sha1_compress:round_of_compression[53].compress"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha1_compress sha1_compress:round_of_compression\[54\].compress " "Elaborating entity \"sha1_compress\" for hierarchy \"sha1_compress:round_of_compression\[54\].compress\"" {  } { { "SHA1Hasher_v2.sv" "round_of_compression\[54\].compress" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545072708727 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "SHA1Hasher_v2.sv(103) " "Verilog HDL warning at SHA1Hasher_v2.sv(103): converting signed shift amount to unsigned" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 103 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1545072708729 "|SHA1Hasher_v2|sha1_compress:round_of_compression[54].compress"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha1_compress sha1_compress:round_of_compression\[55\].compress " "Elaborating entity \"sha1_compress\" for hierarchy \"sha1_compress:round_of_compression\[55\].compress\"" {  } { { "SHA1Hasher_v2.sv" "round_of_compression\[55\].compress" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545072708739 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "SHA1Hasher_v2.sv(103) " "Verilog HDL warning at SHA1Hasher_v2.sv(103): converting signed shift amount to unsigned" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 103 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1545072708740 "|SHA1Hasher_v2|sha1_compress:round_of_compression[55].compress"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha1_compress sha1_compress:round_of_compression\[56\].compress " "Elaborating entity \"sha1_compress\" for hierarchy \"sha1_compress:round_of_compression\[56\].compress\"" {  } { { "SHA1Hasher_v2.sv" "round_of_compression\[56\].compress" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545072708748 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "SHA1Hasher_v2.sv(103) " "Verilog HDL warning at SHA1Hasher_v2.sv(103): converting signed shift amount to unsigned" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 103 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1545072708750 "|SHA1Hasher_v2|sha1_compress:round_of_compression[56].compress"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha1_compress sha1_compress:round_of_compression\[57\].compress " "Elaborating entity \"sha1_compress\" for hierarchy \"sha1_compress:round_of_compression\[57\].compress\"" {  } { { "SHA1Hasher_v2.sv" "round_of_compression\[57\].compress" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545072708759 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "SHA1Hasher_v2.sv(103) " "Verilog HDL warning at SHA1Hasher_v2.sv(103): converting signed shift amount to unsigned" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 103 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1545072708760 "|SHA1Hasher_v2|sha1_compress:round_of_compression[57].compress"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha1_compress sha1_compress:round_of_compression\[58\].compress " "Elaborating entity \"sha1_compress\" for hierarchy \"sha1_compress:round_of_compression\[58\].compress\"" {  } { { "SHA1Hasher_v2.sv" "round_of_compression\[58\].compress" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545072708769 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "SHA1Hasher_v2.sv(103) " "Verilog HDL warning at SHA1Hasher_v2.sv(103): converting signed shift amount to unsigned" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 103 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1545072708770 "|SHA1Hasher_v2|sha1_compress:round_of_compression[58].compress"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha1_compress sha1_compress:round_of_compression\[59\].compress " "Elaborating entity \"sha1_compress\" for hierarchy \"sha1_compress:round_of_compression\[59\].compress\"" {  } { { "SHA1Hasher_v2.sv" "round_of_compression\[59\].compress" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545072708779 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "SHA1Hasher_v2.sv(103) " "Verilog HDL warning at SHA1Hasher_v2.sv(103): converting signed shift amount to unsigned" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 103 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1545072708780 "|SHA1Hasher_v2|sha1_compress:round_of_compression[59].compress"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha1_compress sha1_compress:round_of_compression\[60\].compress " "Elaborating entity \"sha1_compress\" for hierarchy \"sha1_compress:round_of_compression\[60\].compress\"" {  } { { "SHA1Hasher_v2.sv" "round_of_compression\[60\].compress" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545072708788 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "SHA1Hasher_v2.sv(103) " "Verilog HDL warning at SHA1Hasher_v2.sv(103): converting signed shift amount to unsigned" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 103 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1545072708790 "|SHA1Hasher_v2|sha1_compress:round_of_compression[60].compress"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha1_compress sha1_compress:round_of_compression\[61\].compress " "Elaborating entity \"sha1_compress\" for hierarchy \"sha1_compress:round_of_compression\[61\].compress\"" {  } { { "SHA1Hasher_v2.sv" "round_of_compression\[61\].compress" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545072708798 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "SHA1Hasher_v2.sv(103) " "Verilog HDL warning at SHA1Hasher_v2.sv(103): converting signed shift amount to unsigned" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 103 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1545072708799 "|SHA1Hasher_v2|sha1_compress:round_of_compression[61].compress"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha1_compress sha1_compress:round_of_compression\[62\].compress " "Elaborating entity \"sha1_compress\" for hierarchy \"sha1_compress:round_of_compression\[62\].compress\"" {  } { { "SHA1Hasher_v2.sv" "round_of_compression\[62\].compress" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545072708808 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "SHA1Hasher_v2.sv(103) " "Verilog HDL warning at SHA1Hasher_v2.sv(103): converting signed shift amount to unsigned" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 103 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1545072708809 "|SHA1Hasher_v2|sha1_compress:round_of_compression[62].compress"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha1_compress sha1_compress:round_of_compression\[63\].compress " "Elaborating entity \"sha1_compress\" for hierarchy \"sha1_compress:round_of_compression\[63\].compress\"" {  } { { "SHA1Hasher_v2.sv" "round_of_compression\[63\].compress" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545072708817 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "SHA1Hasher_v2.sv(103) " "Verilog HDL warning at SHA1Hasher_v2.sv(103): converting signed shift amount to unsigned" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 103 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1545072708819 "|SHA1Hasher_v2|sha1_compress:round_of_compression[63].compress"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha1_compress sha1_compress:round_of_compression\[64\].compress " "Elaborating entity \"sha1_compress\" for hierarchy \"sha1_compress:round_of_compression\[64\].compress\"" {  } { { "SHA1Hasher_v2.sv" "round_of_compression\[64\].compress" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545072708828 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "SHA1Hasher_v2.sv(103) " "Verilog HDL warning at SHA1Hasher_v2.sv(103): converting signed shift amount to unsigned" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 103 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1545072708829 "|SHA1Hasher_v2|sha1_compress:round_of_compression[64].compress"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha1_compress sha1_compress:round_of_compression\[65\].compress " "Elaborating entity \"sha1_compress\" for hierarchy \"sha1_compress:round_of_compression\[65\].compress\"" {  } { { "SHA1Hasher_v2.sv" "round_of_compression\[65\].compress" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545072708838 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "SHA1Hasher_v2.sv(103) " "Verilog HDL warning at SHA1Hasher_v2.sv(103): converting signed shift amount to unsigned" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 103 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1545072708840 "|SHA1Hasher_v2|sha1_compress:round_of_compression[65].compress"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha1_compress sha1_compress:round_of_compression\[66\].compress " "Elaborating entity \"sha1_compress\" for hierarchy \"sha1_compress:round_of_compression\[66\].compress\"" {  } { { "SHA1Hasher_v2.sv" "round_of_compression\[66\].compress" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545072708848 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "SHA1Hasher_v2.sv(103) " "Verilog HDL warning at SHA1Hasher_v2.sv(103): converting signed shift amount to unsigned" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 103 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1545072708849 "|SHA1Hasher_v2|sha1_compress:round_of_compression[66].compress"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha1_compress sha1_compress:round_of_compression\[67\].compress " "Elaborating entity \"sha1_compress\" for hierarchy \"sha1_compress:round_of_compression\[67\].compress\"" {  } { { "SHA1Hasher_v2.sv" "round_of_compression\[67\].compress" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545072708857 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "SHA1Hasher_v2.sv(103) " "Verilog HDL warning at SHA1Hasher_v2.sv(103): converting signed shift amount to unsigned" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 103 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1545072708858 "|SHA1Hasher_v2|sha1_compress:round_of_compression[67].compress"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha1_compress sha1_compress:round_of_compression\[68\].compress " "Elaborating entity \"sha1_compress\" for hierarchy \"sha1_compress:round_of_compression\[68\].compress\"" {  } { { "SHA1Hasher_v2.sv" "round_of_compression\[68\].compress" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545072708866 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "SHA1Hasher_v2.sv(103) " "Verilog HDL warning at SHA1Hasher_v2.sv(103): converting signed shift amount to unsigned" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 103 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1545072708867 "|SHA1Hasher_v2|sha1_compress:round_of_compression[68].compress"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha1_compress sha1_compress:round_of_compression\[69\].compress " "Elaborating entity \"sha1_compress\" for hierarchy \"sha1_compress:round_of_compression\[69\].compress\"" {  } { { "SHA1Hasher_v2.sv" "round_of_compression\[69\].compress" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545072708875 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "SHA1Hasher_v2.sv(103) " "Verilog HDL warning at SHA1Hasher_v2.sv(103): converting signed shift amount to unsigned" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 103 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1545072708876 "|SHA1Hasher_v2|sha1_compress:round_of_compression[69].compress"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha1_compress sha1_compress:round_of_compression\[70\].compress " "Elaborating entity \"sha1_compress\" for hierarchy \"sha1_compress:round_of_compression\[70\].compress\"" {  } { { "SHA1Hasher_v2.sv" "round_of_compression\[70\].compress" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545072708883 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "SHA1Hasher_v2.sv(103) " "Verilog HDL warning at SHA1Hasher_v2.sv(103): converting signed shift amount to unsigned" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 103 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1545072708884 "|SHA1Hasher_v2|sha1_compress:round_of_compression[70].compress"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha1_compress sha1_compress:round_of_compression\[71\].compress " "Elaborating entity \"sha1_compress\" for hierarchy \"sha1_compress:round_of_compression\[71\].compress\"" {  } { { "SHA1Hasher_v2.sv" "round_of_compression\[71\].compress" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545072708892 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "SHA1Hasher_v2.sv(103) " "Verilog HDL warning at SHA1Hasher_v2.sv(103): converting signed shift amount to unsigned" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 103 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1545072708893 "|SHA1Hasher_v2|sha1_compress:round_of_compression[71].compress"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha1_compress sha1_compress:round_of_compression\[72\].compress " "Elaborating entity \"sha1_compress\" for hierarchy \"sha1_compress:round_of_compression\[72\].compress\"" {  } { { "SHA1Hasher_v2.sv" "round_of_compression\[72\].compress" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545072708901 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "SHA1Hasher_v2.sv(103) " "Verilog HDL warning at SHA1Hasher_v2.sv(103): converting signed shift amount to unsigned" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 103 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1545072708902 "|SHA1Hasher_v2|sha1_compress:round_of_compression[72].compress"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha1_compress sha1_compress:round_of_compression\[73\].compress " "Elaborating entity \"sha1_compress\" for hierarchy \"sha1_compress:round_of_compression\[73\].compress\"" {  } { { "SHA1Hasher_v2.sv" "round_of_compression\[73\].compress" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545072708910 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "SHA1Hasher_v2.sv(103) " "Verilog HDL warning at SHA1Hasher_v2.sv(103): converting signed shift amount to unsigned" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 103 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1545072708912 "|SHA1Hasher_v2|sha1_compress:round_of_compression[73].compress"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha1_compress sha1_compress:round_of_compression\[74\].compress " "Elaborating entity \"sha1_compress\" for hierarchy \"sha1_compress:round_of_compression\[74\].compress\"" {  } { { "SHA1Hasher_v2.sv" "round_of_compression\[74\].compress" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545072708920 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "SHA1Hasher_v2.sv(103) " "Verilog HDL warning at SHA1Hasher_v2.sv(103): converting signed shift amount to unsigned" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 103 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1545072708921 "|SHA1Hasher_v2|sha1_compress:round_of_compression[74].compress"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha1_compress sha1_compress:round_of_compression\[75\].compress " "Elaborating entity \"sha1_compress\" for hierarchy \"sha1_compress:round_of_compression\[75\].compress\"" {  } { { "SHA1Hasher_v2.sv" "round_of_compression\[75\].compress" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545072708930 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "SHA1Hasher_v2.sv(103) " "Verilog HDL warning at SHA1Hasher_v2.sv(103): converting signed shift amount to unsigned" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 103 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1545072708931 "|SHA1Hasher_v2|sha1_compress:round_of_compression[75].compress"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha1_compress sha1_compress:round_of_compression\[76\].compress " "Elaborating entity \"sha1_compress\" for hierarchy \"sha1_compress:round_of_compression\[76\].compress\"" {  } { { "SHA1Hasher_v2.sv" "round_of_compression\[76\].compress" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545072708940 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "SHA1Hasher_v2.sv(103) " "Verilog HDL warning at SHA1Hasher_v2.sv(103): converting signed shift amount to unsigned" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 103 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1545072708941 "|SHA1Hasher_v2|sha1_compress:round_of_compression[76].compress"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha1_compress sha1_compress:round_of_compression\[77\].compress " "Elaborating entity \"sha1_compress\" for hierarchy \"sha1_compress:round_of_compression\[77\].compress\"" {  } { { "SHA1Hasher_v2.sv" "round_of_compression\[77\].compress" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545072708950 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "SHA1Hasher_v2.sv(103) " "Verilog HDL warning at SHA1Hasher_v2.sv(103): converting signed shift amount to unsigned" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 103 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1545072708951 "|SHA1Hasher_v2|sha1_compress:round_of_compression[77].compress"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha1_compress sha1_compress:round_of_compression\[78\].compress " "Elaborating entity \"sha1_compress\" for hierarchy \"sha1_compress:round_of_compression\[78\].compress\"" {  } { { "SHA1Hasher_v2.sv" "round_of_compression\[78\].compress" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545072708960 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "SHA1Hasher_v2.sv(103) " "Verilog HDL warning at SHA1Hasher_v2.sv(103): converting signed shift amount to unsigned" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 103 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1545072708961 "|SHA1Hasher_v2|sha1_compress:round_of_compression[78].compress"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha1_compress sha1_compress:round_of_compression\[79\].compress " "Elaborating entity \"sha1_compress\" for hierarchy \"sha1_compress:round_of_compression\[79\].compress\"" {  } { { "SHA1Hasher_v2.sv" "round_of_compression\[79\].compress" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545072708969 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "SHA1Hasher_v2.sv(103) " "Verilog HDL warning at SHA1Hasher_v2.sv(103): converting signed shift amount to unsigned" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 103 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1545072708970 "|SHA1Hasher_v2|sha1_compress:round_of_compression[79].compress"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary_to_hex_display binary_to_hex_display:hex5 " "Elaborating entity \"binary_to_hex_display\" for hierarchy \"binary_to_hex_display:hex5\"" {  } { { "SHA1Hasher_v2.sv" "hex5" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545072708978 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545072710868 "|SHA1Hasher_v2|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545072710868 "|SHA1Hasher_v2|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545072710868 "|SHA1Hasher_v2|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545072710868 "|SHA1Hasher_v2|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545072710868 "|SHA1Hasher_v2|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545072710868 "|SHA1Hasher_v2|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545072710868 "|SHA1Hasher_v2|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545072710868 "|SHA1Hasher_v2|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545072710868 "|SHA1Hasher_v2|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545072710868 "|SHA1Hasher_v2|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545072710868 "|SHA1Hasher_v2|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545072710868 "|SHA1Hasher_v2|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545072710868 "|SHA1Hasher_v2|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] VCC " "Pin \"HEX1\[5\]\" is stuck at VCC" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545072710868 "|SHA1Hasher_v2|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545072710868 "|SHA1Hasher_v2|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545072710868 "|SHA1Hasher_v2|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545072710868 "|SHA1Hasher_v2|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545072710868 "|SHA1Hasher_v2|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545072710868 "|SHA1Hasher_v2|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545072710868 "|SHA1Hasher_v2|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545072710868 "|SHA1Hasher_v2|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545072710868 "|SHA1Hasher_v2|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545072710868 "|SHA1Hasher_v2|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545072710868 "|SHA1Hasher_v2|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545072710868 "|SHA1Hasher_v2|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545072710868 "|SHA1Hasher_v2|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545072710868 "|SHA1Hasher_v2|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545072710868 "|SHA1Hasher_v2|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545072710868 "|SHA1Hasher_v2|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545072710868 "|SHA1Hasher_v2|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545072710868 "|SHA1Hasher_v2|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545072710868 "|SHA1Hasher_v2|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545072710868 "|SHA1Hasher_v2|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545072710868 "|SHA1Hasher_v2|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545072710868 "|SHA1Hasher_v2|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545072710868 "|SHA1Hasher_v2|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545072710868 "|SHA1Hasher_v2|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545072710868 "|SHA1Hasher_v2|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545072710868 "|SHA1Hasher_v2|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545072710868 "|SHA1Hasher_v2|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545072710868 "|SHA1Hasher_v2|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545072710868 "|SHA1Hasher_v2|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545072710868 "|SHA1Hasher_v2|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545072710868 "|SHA1Hasher_v2|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545072710868 "|SHA1Hasher_v2|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545072710868 "|SHA1Hasher_v2|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545072710868 "|SHA1Hasher_v2|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "SHA1Hasher_v2.sv" "" { Text "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/SHA1Hasher_v2.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545072710868 "|SHA1Hasher_v2|HEX5[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1545072710868 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/output_files/SHA1Hasher_v2.map.smsg " "Generated suppressed messages file /home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/output_files/SHA1Hasher_v2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545072710899 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1545072711022 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545072711022 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "68 " "Implemented 68 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1545072711054 ""} { "Info" "ICUT_CUT_TM_OPINS" "58 " "Implemented 58 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1545072711054 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1545072711054 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 130 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 130 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "963 " "Peak virtual memory: 963 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1545072711071 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 17 13:51:51 2018 " "Processing ended: Mon Dec 17 13:51:51 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1545072711071 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1545072711071 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1545072711071 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1545072711071 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1545072712103 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1545072712103 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 17 13:51:51 2018 " "Processing started: Mon Dec 17 13:51:51 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1545072712103 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1545072712103 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SHA1Hasher_v2 -c SHA1Hasher_v2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off SHA1Hasher_v2 -c SHA1Hasher_v2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1545072712103 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1545072712164 ""}
{ "Info" "0" "" "Project  = SHA1Hasher_v2" {  } {  } 0 0 "Project  = SHA1Hasher_v2" 0 0 "Fitter" 0 0 1545072712165 ""}
{ "Info" "0" "" "Revision = SHA1Hasher_v2" {  } {  } 0 0 "Revision = SHA1Hasher_v2" 0 0 "Fitter" 0 0 1545072712165 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1545072712259 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1545072712260 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SHA1Hasher_v2 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"SHA1Hasher_v2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1545072712281 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1545072712328 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1545072712328 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1545072712565 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1545072712571 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1545072712640 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1545072712640 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1545072712640 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1545072712640 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1545072712640 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1545072712640 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1545072712640 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1545072712640 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1545072712640 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1545072712640 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1545072712640 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1545072712640 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "/opt/altera/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/" { { 0 { 0 ""} 0 369 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1545072712646 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "/opt/altera/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/" { { 0 { 0 ""} 0 371 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1545072712646 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "/opt/altera/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/" { { 0 { 0 ""} 0 373 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1545072712646 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "/opt/altera/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/" { { 0 { 0 ""} 0 375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1545072712646 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "/opt/altera/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/" { { 0 { 0 ""} 0 377 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1545072712646 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "/opt/altera/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/" { { 0 { 0 ""} 0 379 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1545072712646 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "/opt/altera/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/" { { 0 { 0 ""} 0 381 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1545072712646 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "/opt/altera/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/" { { 0 { 0 ""} 0 383 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1545072712646 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1545072712646 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1545072712646 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1545072712646 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1545072712646 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1545072712646 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1545072712649 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SHA1Hasher_v2.sdc " "Synopsys Design Constraints File file not found: 'SHA1Hasher_v2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1545072713180 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1545072713181 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1545072713182 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1545072713182 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1545072713184 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1545072713184 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1545072713185 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1545072713189 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1545072713190 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1545072713190 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1545072713191 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1545072713192 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1545072713192 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1545072713192 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1545072713193 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1545072713193 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1545072713193 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1545072713193 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CLK_10 " "Node \"ADC_CLK_10\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_CLK_10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[0\] " "Node \"ARDUINO_IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[10\] " "Node \"ARDUINO_IO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[11\] " "Node \"ARDUINO_IO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[12\] " "Node \"ARDUINO_IO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[13\] " "Node \"ARDUINO_IO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[14\] " "Node \"ARDUINO_IO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[15\] " "Node \"ARDUINO_IO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[1\] " "Node \"ARDUINO_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[2\] " "Node \"ARDUINO_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[3\] " "Node \"ARDUINO_IO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[4\] " "Node \"ARDUINO_IO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[5\] " "Node \"ARDUINO_IO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[6\] " "Node \"ARDUINO_IO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[7\] " "Node \"ARDUINO_IO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[8\] " "Node \"ARDUINO_IO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[9\] " "Node \"ARDUINO_IO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_RESET_N " "Node \"ARDUINO_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[0\] " "Node \"GPIO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[10\] " "Node \"GPIO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[11\] " "Node \"GPIO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[12\] " "Node \"GPIO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[13\] " "Node \"GPIO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[14\] " "Node \"GPIO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[15\] " "Node \"GPIO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[16\] " "Node \"GPIO\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[17\] " "Node \"GPIO\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[18\] " "Node \"GPIO\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[19\] " "Node \"GPIO\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[1\] " "Node \"GPIO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[20\] " "Node \"GPIO\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[21\] " "Node \"GPIO\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[22\] " "Node \"GPIO\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[23\] " "Node \"GPIO\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[24\] " "Node \"GPIO\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[25\] " "Node \"GPIO\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[26\] " "Node \"GPIO\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[27\] " "Node \"GPIO\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[28\] " "Node \"GPIO\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[29\] " "Node \"GPIO\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[2\] " "Node \"GPIO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[30\] " "Node \"GPIO\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[31\] " "Node \"GPIO\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[32\] " "Node \"GPIO\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[33\] " "Node \"GPIO\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[34\] " "Node \"GPIO\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[35\] " "Node \"GPIO\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[3\] " "Node \"GPIO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[4\] " "Node \"GPIO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[5\] " "Node \"GPIO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[6\] " "Node \"GPIO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[7\] " "Node \"GPIO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[8\] " "Node \"GPIO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[9\] " "Node \"GPIO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_CS_N " "Node \"GSENSOR_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_INT\[1\] " "Node \"GSENSOR_INT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_INT\[2\] " "Node \"GSENSOR_INT\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_SCLK " "Node \"GSENSOR_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_SDI " "Node \"GSENSOR_SDI\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_SDO " "Node \"GSENSOR_SDO\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[0\] " "Node \"KEY\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[1\] " "Node \"KEY\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MAX10_CLK1_50 " "Node \"MAX10_CLK1_50\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MAX10_CLK2_50 " "Node \"MAX10_CLK2_50\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545072713272 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1545072713272 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1545072713277 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1545072713287 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1545072714882 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1545072714957 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1545072714987 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1545072715086 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1545072715086 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1545072715804 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X45_Y44 X55_Y54 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X45_Y44 to location X55_Y54" {  } { { "loc" "" { Generic "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X45_Y44 to location X55_Y54"} { { 12 { 0 ""} 45 44 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1545072717447 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1545072717447 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1545072717553 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1545072717553 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1545072717553 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1545072717555 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.02 " "Total time spent on timing analysis during the Fitter is 0.02 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1545072717749 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1545072717756 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1545072718156 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1545072718156 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1545072718754 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1545072719442 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1545072719584 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/output_files/SHA1Hasher_v2.fit.smsg " "Generated suppressed messages file /home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/output_files/SHA1Hasher_v2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1545072719638 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 124 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 124 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1885 " "Peak virtual memory: 1885 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1545072719962 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 17 13:51:59 2018 " "Processing ended: Mon Dec 17 13:51:59 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1545072719962 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1545072719962 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1545072719962 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1545072719962 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1545072720973 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1545072720974 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 17 13:52:00 2018 " "Processing started: Mon Dec 17 13:52:00 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1545072720974 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1545072720974 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SHA1Hasher_v2 -c SHA1Hasher_v2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off SHA1Hasher_v2 -c SHA1Hasher_v2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1545072720975 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1545072721203 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1545072722792 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1545072722853 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "806 " "Peak virtual memory: 806 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1545072723507 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 17 13:52:03 2018 " "Processing ended: Mon Dec 17 13:52:03 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1545072723507 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1545072723507 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1545072723507 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1545072723507 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1545072723669 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1545072724450 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1545072724451 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 17 13:52:04 2018 " "Processing started: Mon Dec 17 13:52:04 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1545072724451 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1545072724451 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SHA1Hasher_v2 -c SHA1Hasher_v2 " "Command: quartus_sta SHA1Hasher_v2 -c SHA1Hasher_v2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1545072724451 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1545072724518 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1545072724634 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1545072724635 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1545072724684 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1545072724684 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SHA1Hasher_v2.sdc " "Synopsys Design Constraints File file not found: 'SHA1Hasher_v2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1545072724939 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1545072724940 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1545072724940 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1545072724941 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1545072724941 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1545072724941 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1545072724942 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1545072724948 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1545072724949 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1545072724955 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1545072724956 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1545072724957 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1545072724958 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1545072724959 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1545072724959 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1545072724960 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1545072724964 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1545072724990 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1545072725611 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1545072725682 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1545072725682 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1545072725682 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1545072725682 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1545072725683 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1545072725685 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1545072725687 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1545072725688 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1545072725688 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1545072725689 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1545072725692 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1545072725851 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1545072725852 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1545072725852 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1545072725852 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1545072725853 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1545072725854 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1545072725855 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1545072725855 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1545072725856 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1545072726804 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1545072726805 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "935 " "Peak virtual memory: 935 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1545072726832 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 17 13:52:06 2018 " "Processing ended: Mon Dec 17 13:52:06 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1545072726832 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1545072726832 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1545072726832 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1545072726832 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1545072727817 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1545072727819 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 17 13:52:07 2018 " "Processing started: Mon Dec 17 13:52:07 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1545072727819 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1545072727819 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off SHA1Hasher_v2 -c SHA1Hasher_v2 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off SHA1Hasher_v2 -c SHA1Hasher_v2" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1545072727819 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1545072728115 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1545072728134 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SHA1Hasher_v2.svo /home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/simulation/modelsim/ simulation " "Generated file SHA1Hasher_v2.svo in folder \"/home/viper/Documents/Quartus Workspace/SHA1Hasher_v2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1545072728224 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1031 " "Peak virtual memory: 1031 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1545072728261 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 17 13:52:08 2018 " "Processing ended: Mon Dec 17 13:52:08 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1545072728261 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1545072728261 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1545072728261 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1545072728261 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 262 s " "Quartus Prime Full Compilation was successful. 0 errors, 262 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1545072728456 ""}
