#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Mar 17 13:09:16 2020
# Process ID: 14364
# Current directory: C:/Users/yma82/373VivadoFinal/Lab2-BCD-7SEG/Lab2-BCD-7SEG.runs/synth_1
# Command line: vivado.exe -log Top_level.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top_level.tcl
# Log file: C:/Users/yma82/373VivadoFinal/Lab2-BCD-7SEG/Lab2-BCD-7SEG.runs/synth_1/Top_level.vds
# Journal file: C:/Users/yma82/373VivadoFinal/Lab2-BCD-7SEG/Lab2-BCD-7SEG.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Top_level.tcl -notrace
Command: synth_design -top Top_level -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3936 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 873.324 ; gain = 234.922
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top_level' [C:/Users/yma82/373VivadoFinal/Lab2-BCD-7SEG/Lab2-BCD-7SEG.srcs/sources_1/new/Top_level.vhd:40]
INFO: [Synth 8-3491] module 'BCD_to_7SEG' declared at 'C:/Users/yma82/373VivadoFinal/Lab2-BCD-7SEG/Lab2-BCD-7SEG.srcs/sources_1/imports/VHDL Code/BCD_to_7SEG.vhd:17' bound to instance 'display' of component 'BCD_to_7SEG' [C:/Users/yma82/373VivadoFinal/Lab2-BCD-7SEG/Lab2-BCD-7SEG.srcs/sources_1/new/Top_level.vhd:49]
INFO: [Synth 8-638] synthesizing module 'BCD_to_7SEG' [C:/Users/yma82/373VivadoFinal/Lab2-BCD-7SEG/Lab2-BCD-7SEG.srcs/sources_1/imports/VHDL Code/BCD_to_7SEG.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'BCD_to_7SEG' (1#1) [C:/Users/yma82/373VivadoFinal/Lab2-BCD-7SEG/Lab2-BCD-7SEG.srcs/sources_1/imports/VHDL Code/BCD_to_7SEG.vhd:22]
WARNING: [Synth 8-3848] Net LED in module/entity Top_level does not have driver. [C:/Users/yma82/373VivadoFinal/Lab2-BCD-7SEG/Lab2-BCD-7SEG.srcs/sources_1/new/Top_level.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'Top_level' (2#1) [C:/Users/yma82/373VivadoFinal/Lab2-BCD-7SEG/Lab2-BCD-7SEG.srcs/sources_1/new/Top_level.vhd:40]
WARNING: [Synth 8-3331] design Top_level has unconnected port LED[15]
WARNING: [Synth 8-3331] design Top_level has unconnected port LED[14]
WARNING: [Synth 8-3331] design Top_level has unconnected port LED[13]
WARNING: [Synth 8-3331] design Top_level has unconnected port LED[12]
WARNING: [Synth 8-3331] design Top_level has unconnected port LED[11]
WARNING: [Synth 8-3331] design Top_level has unconnected port LED[10]
WARNING: [Synth 8-3331] design Top_level has unconnected port LED[9]
WARNING: [Synth 8-3331] design Top_level has unconnected port LED[8]
WARNING: [Synth 8-3331] design Top_level has unconnected port LED[7]
WARNING: [Synth 8-3331] design Top_level has unconnected port LED[6]
WARNING: [Synth 8-3331] design Top_level has unconnected port LED[5]
WARNING: [Synth 8-3331] design Top_level has unconnected port LED[4]
WARNING: [Synth 8-3331] design Top_level has unconnected port LED[3]
WARNING: [Synth 8-3331] design Top_level has unconnected port LED[2]
WARNING: [Synth 8-3331] design Top_level has unconnected port LED[1]
WARNING: [Synth 8-3331] design Top_level has unconnected port LED[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 945.641 ; gain = 307.238
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 945.641 ; gain = 307.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 945.641 ; gain = 307.238
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 945.641 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/yma82/373VivadoFinal/Lab2-BCD-7SEG/Lab2-BCD-7SEG.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [C:/Users/yma82/373VivadoFinal/Lab2-BCD-7SEG/Lab2-BCD-7SEG.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yma82/373VivadoFinal/Lab2-BCD-7SEG/Lab2-BCD-7SEG.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [C:/Users/yma82/373VivadoFinal/Lab2-BCD-7SEG/Lab2-BCD-7SEG.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:8]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports CLK100MHZ]'. [C:/Users/yma82/373VivadoFinal/Lab2-BCD-7SEG/Lab2-BCD-7SEG.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:8]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'SW[4]'. [C:/Users/yma82/373VivadoFinal/Lab2-BCD-7SEG/Lab2-BCD-7SEG.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yma82/373VivadoFinal/Lab2-BCD-7SEG/Lab2-BCD-7SEG.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[5]'. [C:/Users/yma82/373VivadoFinal/Lab2-BCD-7SEG/Lab2-BCD-7SEG.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yma82/373VivadoFinal/Lab2-BCD-7SEG/Lab2-BCD-7SEG.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[6]'. [C:/Users/yma82/373VivadoFinal/Lab2-BCD-7SEG/Lab2-BCD-7SEG.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yma82/373VivadoFinal/Lab2-BCD-7SEG/Lab2-BCD-7SEG.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[7]'. [C:/Users/yma82/373VivadoFinal/Lab2-BCD-7SEG/Lab2-BCD-7SEG.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yma82/373VivadoFinal/Lab2-BCD-7SEG/Lab2-BCD-7SEG.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[8]'. [C:/Users/yma82/373VivadoFinal/Lab2-BCD-7SEG/Lab2-BCD-7SEG.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yma82/373VivadoFinal/Lab2-BCD-7SEG/Lab2-BCD-7SEG.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[9]'. [C:/Users/yma82/373VivadoFinal/Lab2-BCD-7SEG/Lab2-BCD-7SEG.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yma82/373VivadoFinal/Lab2-BCD-7SEG/Lab2-BCD-7SEG.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[10]'. [C:/Users/yma82/373VivadoFinal/Lab2-BCD-7SEG/Lab2-BCD-7SEG.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yma82/373VivadoFinal/Lab2-BCD-7SEG/Lab2-BCD-7SEG.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[11]'. [C:/Users/yma82/373VivadoFinal/Lab2-BCD-7SEG/Lab2-BCD-7SEG.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yma82/373VivadoFinal/Lab2-BCD-7SEG/Lab2-BCD-7SEG.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[12]'. [C:/Users/yma82/373VivadoFinal/Lab2-BCD-7SEG/Lab2-BCD-7SEG.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yma82/373VivadoFinal/Lab2-BCD-7SEG/Lab2-BCD-7SEG.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[13]'. [C:/Users/yma82/373VivadoFinal/Lab2-BCD-7SEG/Lab2-BCD-7SEG.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yma82/373VivadoFinal/Lab2-BCD-7SEG/Lab2-BCD-7SEG.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[14]'. [C:/Users/yma82/373VivadoFinal/Lab2-BCD-7SEG/Lab2-BCD-7SEG.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yma82/373VivadoFinal/Lab2-BCD-7SEG/Lab2-BCD-7SEG.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[15]'. [C:/Users/yma82/373VivadoFinal/Lab2-BCD-7SEG/Lab2-BCD-7SEG.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yma82/373VivadoFinal/Lab2-BCD-7SEG/Lab2-BCD-7SEG.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DP'. [C:/Users/yma82/373VivadoFinal/Lab2-BCD-7SEG/Lab2-BCD-7SEG.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yma82/373VivadoFinal/Lab2-BCD-7SEG/Lab2-BCD-7SEG.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[0]'. [C:/Users/yma82/373VivadoFinal/Lab2-BCD-7SEG/Lab2-BCD-7SEG.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yma82/373VivadoFinal/Lab2-BCD-7SEG/Lab2-BCD-7SEG.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[1]'. [C:/Users/yma82/373VivadoFinal/Lab2-BCD-7SEG/Lab2-BCD-7SEG.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yma82/373VivadoFinal/Lab2-BCD-7SEG/Lab2-BCD-7SEG.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[2]'. [C:/Users/yma82/373VivadoFinal/Lab2-BCD-7SEG/Lab2-BCD-7SEG.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yma82/373VivadoFinal/Lab2-BCD-7SEG/Lab2-BCD-7SEG.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[3]'. [C:/Users/yma82/373VivadoFinal/Lab2-BCD-7SEG/Lab2-BCD-7SEG.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yma82/373VivadoFinal/Lab2-BCD-7SEG/Lab2-BCD-7SEG.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[4]'. [C:/Users/yma82/373VivadoFinal/Lab2-BCD-7SEG/Lab2-BCD-7SEG.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yma82/373VivadoFinal/Lab2-BCD-7SEG/Lab2-BCD-7SEG.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[5]'. [C:/Users/yma82/373VivadoFinal/Lab2-BCD-7SEG/Lab2-BCD-7SEG.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yma82/373VivadoFinal/Lab2-BCD-7SEG/Lab2-BCD-7SEG.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[6]'. [C:/Users/yma82/373VivadoFinal/Lab2-BCD-7SEG/Lab2-BCD-7SEG.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yma82/373VivadoFinal/Lab2-BCD-7SEG/Lab2-BCD-7SEG.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[7]'. [C:/Users/yma82/373VivadoFinal/Lab2-BCD-7SEG/Lab2-BCD-7SEG.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yma82/373VivadoFinal/Lab2-BCD-7SEG/Lab2-BCD-7SEG.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/yma82/373VivadoFinal/Lab2-BCD-7SEG/Lab2-BCD-7SEG.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/yma82/373VivadoFinal/Lab2-BCD-7SEG/Lab2-BCD-7SEG.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 949.691 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 949.691 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 949.691 ; gain = 311.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 949.691 ; gain = 311.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 949.691 ; gain = 311.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 949.691 ; gain = 311.289
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design Top_level has unconnected port LED[15]
WARNING: [Synth 8-3331] design Top_level has unconnected port LED[14]
WARNING: [Synth 8-3331] design Top_level has unconnected port LED[13]
WARNING: [Synth 8-3331] design Top_level has unconnected port LED[12]
WARNING: [Synth 8-3331] design Top_level has unconnected port LED[11]
WARNING: [Synth 8-3331] design Top_level has unconnected port LED[10]
WARNING: [Synth 8-3331] design Top_level has unconnected port LED[9]
WARNING: [Synth 8-3331] design Top_level has unconnected port LED[8]
WARNING: [Synth 8-3331] design Top_level has unconnected port LED[7]
WARNING: [Synth 8-3331] design Top_level has unconnected port LED[6]
WARNING: [Synth 8-3331] design Top_level has unconnected port LED[5]
WARNING: [Synth 8-3331] design Top_level has unconnected port LED[4]
WARNING: [Synth 8-3331] design Top_level has unconnected port LED[3]
WARNING: [Synth 8-3331] design Top_level has unconnected port LED[2]
WARNING: [Synth 8-3331] design Top_level has unconnected port LED[1]
WARNING: [Synth 8-3331] design Top_level has unconnected port LED[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 949.691 ; gain = 311.289
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1018.777 ; gain = 380.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1018.777 ; gain = 380.375
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1028.383 ; gain = 389.980
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1044.188 ; gain = 405.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1044.188 ; gain = 405.785
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1044.188 ; gain = 405.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1044.188 ; gain = 405.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1044.188 ; gain = 405.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1044.188 ; gain = 405.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT4  |     7|
|2     |IBUF  |     4|
|3     |OBUF  |     7|
|4     |OBUFT |    16|
+------+------+------+

Report Instance Areas: 
+------+----------+------------+------+
|      |Instance  |Module      |Cells |
+------+----------+------------+------+
|1     |top       |            |    34|
|2     |  display |BCD_to_7SEG |     2|
+------+----------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1044.188 ; gain = 405.785
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 1044.188 ; gain = 401.734
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1044.188 ; gain = 405.785
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1055.258 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1060.645 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 56 Warnings, 23 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1060.645 ; gain = 731.656
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1060.645 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/yma82/373VivadoFinal/Lab2-BCD-7SEG/Lab2-BCD-7SEG.runs/synth_1/Top_level.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_level_utilization_synth.rpt -pb Top_level_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar 17 13:09:47 2020...
