{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 25 19:14:02 2014 " "Info: Processing started: Tue Mar 25 19:14:02 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MCU8951 -c MCU8951 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MCU8951 -c MCU8951" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU_Core.vqm 1 1 " "Info: Found 1 design units, including 1 entities, in source file CPU_Core.vqm" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_Core " "Info: Found entity 1: CPU_Core" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 27 17 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_rom0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_rom0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_rom0-SYN " "Info: Found design unit 1: lpm_rom0-SYN" {  } { { "lpm_rom0.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/lpm_rom0.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom0 " "Info: Found entity 1: lpm_rom0" {  } { { "lpm_rom0.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/lpm_rom0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MCU8951.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file MCU8951.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MCU8951 " "Info: Found entity 1: MCU8951" {  } { { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/music90/MCU8951.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll50.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pll50.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll50-SYN " "Info: Found design unit 1: pll50-SYN" {  } { { "pll50.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/pll50.vhd" 48 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pll50 " "Info: Found entity 1: pll50" {  } { { "pll50.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/pll50.vhd" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram256.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ram256.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram256-SYN " "Info: Found design unit 1: ram256-SYN" {  } { { "ram256.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/ram256.vhd" 57 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ram256 " "Info: Found entity 1: ram256" {  } { { "ram256.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/ram256.vhd" 45 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "MCU8951 " "Info: Elaborating entity \"MCU8951\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_Core CPU_Core:inst " "Info: Elaborating entity \"CPU_Core\" for hierarchy \"CPU_Core:inst\"" {  } { { "MCU8951.bdf" "inst" { Schematic "C:/Documents and Settings/Administrator/桌面/music90/MCU8951.bdf" { { 176 840 1032 624 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll50 pll50:inst17 " "Info: Elaborating entity \"pll50\" for hierarchy \"pll50:inst17\"" {  } { { "MCU8951.bdf" "inst17" { Schematic "C:/Documents and Settings/Administrator/桌面/music90/MCU8951.bdf" { { 152 472 712 312 "inst17" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll50:inst17\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"pll50:inst17\|altpll:altpll_component\"" {  } { { "pll50.vhd" "altpll_component" { Text "C:/Documents and Settings/Administrator/桌面/music90/pll50.vhd" 127 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "pll50:inst17\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"pll50:inst17\|altpll:altpll_component\"" {  } { { "pll50.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/pll50.vhd" 127 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll50:inst17\|altpll:altpll_component " "Info: Instantiated megafunction \"pll50:inst17\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Info: Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Info: Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 50000 " "Info: Parameter \"inclk0_input_frequency\" = \"50000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone " "Info: Parameter \"intended_device_family\" = \"Cyclone\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Info: Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Info: Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Info: Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Info: Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Info: Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Info: Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Info: Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Info: Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Info: Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Info: Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Info: Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Info: Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "pll50.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/pll50.vhd" 127 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram256 ram256:inst6 " "Info: Elaborating entity \"ram256\" for hierarchy \"ram256:inst6\"" {  } { { "MCU8951.bdf" "inst6" { Schematic "C:/Documents and Settings/Administrator/桌面/music90/MCU8951.bdf" { { 416 592 752 528 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram256:inst6\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"ram256:inst6\|altsyncram:altsyncram_component\"" {  } { { "ram256.vhd" "altsyncram_component" { Text "C:/Documents and Settings/Administrator/桌面/music90/ram256.vhd" 92 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ram256:inst6\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"ram256:inst6\|altsyncram:altsyncram_component\"" {  } { { "ram256.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/ram256.vhd" 92 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram256:inst6\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"ram256:inst6\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone " "Info: Parameter \"intended_device_family\" = \"Cyclone\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Info: Parameter \"width_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info: Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Info: Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Info: Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info: Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=ram1 " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=ram1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ram256.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/ram256.vhd" 92 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_it91.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_it91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_it91 " "Info: Found entity 1: altsyncram_it91" {  } { { "db/altsyncram_it91.tdf" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/db/altsyncram_it91.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_it91 ram256:inst6\|altsyncram:altsyncram_component\|altsyncram_it91:auto_generated " "Info: Elaborating entity \"altsyncram_it91\" for hierarchy \"ram256:inst6\|altsyncram:altsyncram_component\|altsyncram_it91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p982.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_p982.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p982 " "Info: Found entity 1: altsyncram_p982" {  } { { "db/altsyncram_p982.tdf" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/db/altsyncram_p982.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p982 ram256:inst6\|altsyncram:altsyncram_component\|altsyncram_it91:auto_generated\|altsyncram_p982:altsyncram1 " "Info: Elaborating entity \"altsyncram_p982\" for hierarchy \"ram256:inst6\|altsyncram:altsyncram_component\|altsyncram_it91:auto_generated\|altsyncram_p982:altsyncram1\"" {  } { { "db/altsyncram_it91.tdf" "altsyncram1" { Text "C:/Documents and Settings/Administrator/桌面/music90/db/altsyncram_it91.tdf" 36 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom ram256:inst6\|altsyncram:altsyncram_component\|altsyncram_it91:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Info: Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"ram256:inst6\|altsyncram:altsyncram_component\|altsyncram_it91:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_it91.tdf" "mgl_prim2" { Text "C:/Documents and Settings/Administrator/桌面/music90/db/altsyncram_it91.tdf" 37 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ram256:inst6\|altsyncram:altsyncram_component\|altsyncram_it91:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Info: Elaborated megafunction instantiation \"ram256:inst6\|altsyncram:altsyncram_component\|altsyncram_it91:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_it91.tdf" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/db/altsyncram_it91.tdf" 37 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram256:inst6\|altsyncram:altsyncram_component\|altsyncram_it91:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Info: Instantiated megafunction \"ram256:inst6\|altsyncram:altsyncram_component\|altsyncram_it91:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Info: Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Info: Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Info: Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1918987569 " "Info: Parameter \"NODE_NAME\" = \"1918987569\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 256 " "Info: Parameter \"NUMWORDS\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Info: Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Info: Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 8 " "Info: Parameter \"WIDTHAD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "db/altsyncram_it91.tdf" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/db/altsyncram_it91.tdf" 37 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr ram256:inst6\|altsyncram:altsyncram_component\|altsyncram_it91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Info: Elaborating entity \"sld_rom_sr\" for hierarchy \"ram256:inst6\|altsyncram:altsyncram_component\|altsyncram_it91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "../../../../altera/90/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 631 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom0 lpm_rom0:inst2 " "Info: Elaborating entity \"lpm_rom0\" for hierarchy \"lpm_rom0:inst2\"" {  } { { "MCU8951.bdf" "inst2" { Schematic "C:/Documents and Settings/Administrator/桌面/music90/MCU8951.bdf" { { 552 624 784 632 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lpm_rom0:inst2\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"lpm_rom0:inst2\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom0.vhd" "altsyncram_component" { Text "C:/Documents and Settings/Administrator/桌面/music90/lpm_rom0.vhd" 83 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_rom0:inst2\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"lpm_rom0:inst2\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom0.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/lpm_rom0.vhd" 83 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_rom0:inst2\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"lpm_rom0:inst2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info: Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../moebasic/ASM/MUSICHIP.HEX " "Info: Parameter \"init_file\" = \"../moebasic/ASM/MUSICHIP.HEX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone " "Info: Parameter \"intended_device_family\" = \"Cyclone\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ROM " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Info: Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Info: Parameter \"widthad_a\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Info: Parameter \"width_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_rom0.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/lpm_rom0.vhd" 83 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4m61.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_4m61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4m61 " "Info: Found entity 1: altsyncram_4m61" {  } { { "db/altsyncram_4m61.tdf" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/db/altsyncram_4m61.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4m61 lpm_rom0:inst2\|altsyncram:altsyncram_component\|altsyncram_4m61:auto_generated " "Info: Elaborating entity \"altsyncram_4m61\" for hierarchy \"lpm_rom0:inst2\|altsyncram:altsyncram_component\|altsyncram_4m61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3982.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_3982.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3982 " "Info: Found entity 1: altsyncram_3982" {  } { { "db/altsyncram_3982.tdf" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/db/altsyncram_3982.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3982 lpm_rom0:inst2\|altsyncram:altsyncram_component\|altsyncram_4m61:auto_generated\|altsyncram_3982:altsyncram1 " "Info: Elaborating entity \"altsyncram_3982\" for hierarchy \"lpm_rom0:inst2\|altsyncram:altsyncram_component\|altsyncram_4m61:auto_generated\|altsyncram_3982:altsyncram1\"" {  } { { "db/altsyncram_4m61.tdf" "altsyncram1" { Text "C:/Documents and Settings/Administrator/桌面/music90/db/altsyncram_4m61.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom lpm_rom0:inst2\|altsyncram:altsyncram_component\|altsyncram_4m61:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Info: Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"lpm_rom0:inst2\|altsyncram:altsyncram_component\|altsyncram_4m61:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_4m61.tdf" "mgl_prim2" { Text "C:/Documents and Settings/Administrator/桌面/music90/db/altsyncram_4m61.tdf" 35 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_rom0:inst2\|altsyncram:altsyncram_component\|altsyncram_4m61:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Info: Elaborated megafunction instantiation \"lpm_rom0:inst2\|altsyncram:altsyncram_component\|altsyncram_4m61:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_4m61.tdf" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/db/altsyncram_4m61.tdf" 35 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_rom0:inst2\|altsyncram:altsyncram_component\|altsyncram_4m61:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Info: Instantiated megafunction \"lpm_rom0:inst2\|altsyncram:altsyncram_component\|altsyncram_4m61:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Info: Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Info: Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Info: Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1380928768 " "Info: Parameter \"NODE_NAME\" = \"1380928768\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 4096 " "Info: Parameter \"NUMWORDS\" = \"4096\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Info: Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Info: Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 12 " "Info: Parameter \"WIDTHAD\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "db/altsyncram_4m61.tdf" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/db/altsyncram_4m61.tdf" 35 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr lpm_rom0:inst2\|altsyncram:altsyncram_component\|altsyncram_4m61:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Info: Elaborating entity \"sld_rom_sr\" for hierarchy \"lpm_rom0:inst2\|altsyncram:altsyncram_component\|altsyncram_4m61:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "../../../../altera/90/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 631 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO_HDR" "" "Info: WYSIWYG I/O primitives converted to equivalent logic" { { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "CPU_Core:inst\|RESET~I " "Info: WYSIWYG I/O primitive \"CPU_Core:inst\|RESET~I\" converted to equivalent logic" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 2296 17 0 } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/music90/MCU8951.bdf" { { 176 840 1032 624 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "CPU_Core:inst\|X1~I " "Info: WYSIWYG I/O primitive \"CPU_Core:inst\|X1~I\" converted to equivalent logic" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 22015 14 0 } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/music90/MCU8951.bdf" { { 176 840 1032 624 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "CPU_Core:inst\|X2~I " "Info: WYSIWYG I/O primitive \"CPU_Core:inst\|X2~I\" converted to equivalent logic" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 22088 14 0 } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/music90/MCU8951.bdf" { { 176 840 1032 624 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "CPU_Core:inst\|NESFR~I " "Info: WYSIWYG I/O primitive \"CPU_Core:inst\|NESFR~I\" converted to equivalent logic" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 5446 17 0 } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/music90/MCU8951.bdf" { { 176 840 1032 624 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "CPU_Core:inst\|FWE " "Info: WYSIWYG I/O primitive \"CPU_Core:inst\|FWE\" converted to equivalent logic" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 24742 15 0 } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/music90/MCU8951.bdf" { { 176 840 1032 624 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "CPU_Core:inst\|RAMdaI\[0\] " "Info: WYSIWYG I/O primitive \"CPU_Core:inst\|RAMdaI\[0\]\" converted to equivalent logic" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 26340 21 0 } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/music90/MCU8951.bdf" { { 176 840 1032 624 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "CPU_Core:inst\|RAMadr\[0\] " "Info: WYSIWYG I/O primitive \"CPU_Core:inst\|RAMadr\[0\]\" converted to equivalent logic" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 26204 21 0 } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/music90/MCU8951.bdf" { { 176 840 1032 624 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "CPU_Core:inst\|RAMadr\[1\] " "Info: WYSIWYG I/O primitive \"CPU_Core:inst\|RAMadr\[1\]\" converted to equivalent logic" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 26187 21 0 } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/music90/MCU8951.bdf" { { 176 840 1032 624 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "CPU_Core:inst\|RAMadr\[2\] " "Info: WYSIWYG I/O primitive \"CPU_Core:inst\|RAMadr\[2\]\" converted to equivalent logic" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 26170 21 0 } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/music90/MCU8951.bdf" { { 176 840 1032 624 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "CPU_Core:inst\|RAMadr\[3\] " "Info: WYSIWYG I/O primitive \"CPU_Core:inst\|RAMadr\[3\]\" converted to equivalent logic" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 26153 21 0 } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/music90/MCU8951.bdf" { { 176 840 1032 624 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "CPU_Core:inst\|RAMadr\[4\] " "Info: WYSIWYG I/O primitive \"CPU_Core:inst\|RAMadr\[4\]\" converted to equivalent logic" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 26136 21 0 } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/music90/MCU8951.bdf" { { 176 840 1032 624 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "CPU_Core:inst\|RAMadr\[5\] " "Info: WYSIWYG I/O primitive \"CPU_Core:inst\|RAMadr\[5\]\" converted to equivalent logic" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 26119 21 0 } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/music90/MCU8951.bdf" { { 176 840 1032 624 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "CPU_Core:inst\|RAMadr\[6\] " "Info: WYSIWYG I/O primitive \"CPU_Core:inst\|RAMadr\[6\]\" converted to equivalent logic" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 26102 21 0 } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/music90/MCU8951.bdf" { { 176 840 1032 624 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "CPU_Core:inst\|RAMadr\[7\] " "Info: WYSIWYG I/O primitive \"CPU_Core:inst\|RAMadr\[7\]\" converted to equivalent logic" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 26085 21 0 } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/music90/MCU8951.bdf" { { 176 840 1032 624 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "CPU_Core:inst\|ROMadr\[0\] " "Info: WYSIWYG I/O primitive \"CPU_Core:inst\|ROMadr\[0\]\" converted to equivalent logic" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 26612 21 0 } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/music90/MCU8951.bdf" { { 176 840 1032 624 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "CPU_Core:inst\|ROMadr\[1\] " "Info: WYSIWYG I/O primitive \"CPU_Core:inst\|ROMadr\[1\]\" converted to equivalent logic" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 26595 21 0 } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/music90/MCU8951.bdf" { { 176 840 1032 624 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "CPU_Core:inst\|ROMadr\[2\] " "Info: WYSIWYG I/O primitive \"CPU_Core:inst\|ROMadr\[2\]\" converted to equivalent logic" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 26578 21 0 } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/music90/MCU8951.bdf" { { 176 840 1032 624 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "CPU_Core:inst\|ROMadr\[3\] " "Info: WYSIWYG I/O primitive \"CPU_Core:inst\|ROMadr\[3\]\" converted to equivalent logic" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 26561 21 0 } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/music90/MCU8951.bdf" { { 176 840 1032 624 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "CPU_Core:inst\|ROMadr\[4\] " "Info: WYSIWYG I/O primitive \"CPU_Core:inst\|ROMadr\[4\]\" converted to equivalent logic" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 26544 21 0 } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/music90/MCU8951.bdf" { { 176 840 1032 624 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "CPU_Core:inst\|ROMadr\[5\] " "Info: WYSIWYG I/O primitive \"CPU_Core:inst\|ROMadr\[5\]\" converted to equivalent logic" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 26527 21 0 } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/music90/MCU8951.bdf" { { 176 840 1032 624 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "CPU_Core:inst\|ROMadr\[6\] " "Info: WYSIWYG I/O primitive \"CPU_Core:inst\|ROMadr\[6\]\" converted to equivalent logic" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 26510 21 0 } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/music90/MCU8951.bdf" { { 176 840 1032 624 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "CPU_Core:inst\|ROMadr\[7\] " "Info: WYSIWYG I/O primitive \"CPU_Core:inst\|ROMadr\[7\]\" converted to equivalent logic" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 26493 21 0 } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/music90/MCU8951.bdf" { { 176 840 1032 624 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "CPU_Core:inst\|ROMadr\[8\] " "Info: WYSIWYG I/O primitive \"CPU_Core:inst\|ROMadr\[8\]\" converted to equivalent logic" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 26476 21 0 } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/music90/MCU8951.bdf" { { 176 840 1032 624 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "CPU_Core:inst\|ROMadr\[9\] " "Info: WYSIWYG I/O primitive \"CPU_Core:inst\|ROMadr\[9\]\" converted to equivalent logic" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 26459 21 0 } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/music90/MCU8951.bdf" { { 176 840 1032 624 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "CPU_Core:inst\|ROMadr\[10\] " "Info: WYSIWYG I/O primitive \"CPU_Core:inst\|ROMadr\[10\]\" converted to equivalent logic" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 26442 22 0 } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/music90/MCU8951.bdf" { { 176 840 1032 624 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "CPU_Core:inst\|ROMadr\[11\] " "Info: WYSIWYG I/O primitive \"CPU_Core:inst\|ROMadr\[11\]\" converted to equivalent logic" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 26425 22 0 } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/music90/MCU8951.bdf" { { 176 840 1032 624 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "CPU_Core:inst\|RAMdaO\[7\]~I " "Info: WYSIWYG I/O primitive \"CPU_Core:inst\|RAMdaO\[7\]~I\" converted to equivalent logic" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 5463 21 0 } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/music90/MCU8951.bdf" { { 176 840 1032 624 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "CPU_Core:inst\|P0I\[6\]~I " "Info: WYSIWYG I/O primitive \"CPU_Core:inst\|P0I\[6\]~I\" converted to equivalent logic" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 2665 18 0 } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/music90/MCU8951.bdf" { { 176 840 1032 624 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "CPU_Core:inst\|PSED~I " "Info: WYSIWYG I/O primitive \"CPU_Core:inst\|PSED~I\" converted to equivalent logic" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 2506 16 0 } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/music90/MCU8951.bdf" { { 176 840 1032 624 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "CPU_Core:inst\|ROMdaO\[6\]~I " "Info: WYSIWYG I/O primitive \"CPU_Core:inst\|ROMdaO\[6\]~I\" converted to equivalent logic" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 2682 21 0 } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/music90/MCU8951.bdf" { { 176 840 1032 624 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "CPU_Core:inst\|RAMdaO\[5\]~I " "Info: WYSIWYG I/O primitive \"CPU_Core:inst\|RAMdaO\[5\]~I\" converted to equivalent logic" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 12166 21 0 } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/music90/MCU8951.bdf" { { 176 840 1032 624 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "CPU_Core:inst\|P0I\[4\]~I " "Info: WYSIWYG I/O primitive \"CPU_Core:inst\|P0I\[4\]~I\" converted to equivalent logic" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 2886 18 0 } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/music90/MCU8951.bdf" { { 176 840 1032 624 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "CPU_Core:inst\|ROMdaO\[4\]~I " "Info: WYSIWYG I/O primitive \"CPU_Core:inst\|ROMdaO\[4\]~I\" converted to equivalent logic" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 2903 21 0 } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/music90/MCU8951.bdf" { { 176 840 1032 624 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "CPU_Core:inst\|P0I\[3\]~I " "Info: WYSIWYG I/O primitive \"CPU_Core:inst\|P0I\[3\]~I\" converted to equivalent logic" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 2489 18 0 } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/music90/MCU8951.bdf" { { 176 840 1032 624 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "CPU_Core:inst\|ROMdaO\[3\]~I " "Info: WYSIWYG I/O primitive \"CPU_Core:inst\|ROMdaO\[3\]~I\" converted to equivalent logic" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 2523 21 0 } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/music90/MCU8951.bdf" { { 176 840 1032 624 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "CPU_Core:inst\|ROMdaO\[2\]~I " "Info: WYSIWYG I/O primitive \"CPU_Core:inst\|ROMdaO\[2\]~I\" converted to equivalent logic" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 2557 21 0 } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/music90/MCU8951.bdf" { { 176 840 1032 624 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "CPU_Core:inst\|P0I\[2\]~I " "Info: WYSIWYG I/O primitive \"CPU_Core:inst\|P0I\[2\]~I\" converted to equivalent logic" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 2574 18 0 } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/music90/MCU8951.bdf" { { 176 840 1032 624 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "CPU_Core:inst\|P0I\[1\]~I " "Info: WYSIWYG I/O primitive \"CPU_Core:inst\|P0I\[1\]~I\" converted to equivalent logic" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 2726 18 0 } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/music90/MCU8951.bdf" { { 176 840 1032 624 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "CPU_Core:inst\|ROMdaO\[1\]~I " "Info: WYSIWYG I/O primitive \"CPU_Core:inst\|ROMdaO\[1\]~I\" converted to equivalent logic" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 2743 21 0 } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/music90/MCU8951.bdf" { { 176 840 1032 624 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "CPU_Core:inst\|ROMdaO\[0\]~I " "Info: WYSIWYG I/O primitive \"CPU_Core:inst\|ROMdaO\[0\]~I\" converted to equivalent logic" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 2804 21 0 } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/music90/MCU8951.bdf" { { 176 840 1032 624 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "CPU_Core:inst\|RAMdaI\[1\] " "Info: WYSIWYG I/O primitive \"CPU_Core:inst\|RAMdaI\[1\]\" converted to equivalent logic" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 26323 21 0 } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/music90/MCU8951.bdf" { { 176 840 1032 624 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "CPU_Core:inst\|P0I\[7\]~I " "Info: WYSIWYG I/O primitive \"CPU_Core:inst\|P0I\[7\]~I\" converted to equivalent logic" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 3267 18 0 } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/music90/MCU8951.bdf" { { 176 840 1032 624 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "CPU_Core:inst\|ROMdaO\[7\]~I " "Info: WYSIWYG I/O primitive \"CPU_Core:inst\|ROMdaO\[7\]~I\" converted to equivalent logic" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 3284 21 0 } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/music90/MCU8951.bdf" { { 176 840 1032 624 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "CPU_Core:inst\|P0I\[5\]~I " "Info: WYSIWYG I/O primitive \"CPU_Core:inst\|P0I\[5\]~I\" converted to equivalent logic" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 2604 18 0 } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/music90/MCU8951.bdf" { { 176 840 1032 624 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "CPU_Core:inst\|ROMdaO\[5\]~I " "Info: WYSIWYG I/O primitive \"CPU_Core:inst\|ROMdaO\[5\]~I\" converted to equivalent logic" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 2621 21 0 } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/music90/MCU8951.bdf" { { 176 840 1032 624 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "CPU_Core:inst\|PSEI~I " "Info: WYSIWYG I/O primitive \"CPU_Core:inst\|PSEI~I\" converted to equivalent logic" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 2262 16 0 } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/music90/MCU8951.bdf" { { 176 840 1032 624 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "CPU_Core:inst\|ALEI~I " "Info: WYSIWYG I/O primitive \"CPU_Core:inst\|ALEI~I\" converted to equivalent logic" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 2279 16 0 } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/music90/MCU8951.bdf" { { 176 840 1032 624 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "CPU_Core:inst\|RAMdaO\[6\]~I " "Info: WYSIWYG I/O primitive \"CPU_Core:inst\|RAMdaO\[6\]~I\" converted to equivalent logic" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 4011 21 0 } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/music90/MCU8951.bdf" { { 176 840 1032 624 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "CPU_Core:inst\|RAMdaO\[4\]~I " "Info: WYSIWYG I/O primitive \"CPU_Core:inst\|RAMdaO\[4\]~I\" converted to equivalent logic" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 6832 21 0 } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/music90/MCU8951.bdf" { { 176 840 1032 624 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "CPU_Core:inst\|RAMdaI\[2\] " "Info: WYSIWYG I/O primitive \"CPU_Core:inst\|RAMdaI\[2\]\" converted to equivalent logic" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 26306 21 0 } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/music90/MCU8951.bdf" { { 176 840 1032 624 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "CPU_Core:inst\|RAMdaI\[7\] " "Info: WYSIWYG I/O primitive \"CPU_Core:inst\|RAMdaI\[7\]\" converted to equivalent logic" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 26221 21 0 } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/music90/MCU8951.bdf" { { 176 840 1032 624 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "CPU_Core:inst\|RAMdaO\[3\]~I " "Info: WYSIWYG I/O primitive \"CPU_Core:inst\|RAMdaO\[3\]~I\" converted to equivalent logic" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 6141 21 0 } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/music90/MCU8951.bdf" { { 176 840 1032 624 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "CPU_Core:inst\|RAMdaO\[0\]~I " "Info: WYSIWYG I/O primitive \"CPU_Core:inst\|RAMdaO\[0\]~I\" converted to equivalent logic" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 4235 21 0 } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/music90/MCU8951.bdf" { { 176 840 1032 624 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "CPU_Core:inst\|RAMdaI\[5\] " "Info: WYSIWYG I/O primitive \"CPU_Core:inst\|RAMdaI\[5\]\" converted to equivalent logic" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 26255 21 0 } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/music90/MCU8951.bdf" { { 176 840 1032 624 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "CPU_Core:inst\|RAMdaI\[3\] " "Info: WYSIWYG I/O primitive \"CPU_Core:inst\|RAMdaI\[3\]\" converted to equivalent logic" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 26289 21 0 } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/music90/MCU8951.bdf" { { 176 840 1032 624 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "CPU_Core:inst\|P3I\[7\]~I " "Info: WYSIWYG I/O primitive \"CPU_Core:inst\|P3I\[7\]~I\" converted to equivalent logic" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 6231 18 0 } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/music90/MCU8951.bdf" { { 176 840 1032 624 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "CPU_Core:inst\|P1I\[7\]~I " "Info: WYSIWYG I/O primitive \"CPU_Core:inst\|P1I\[7\]~I\" converted to equivalent logic" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 17909 18 0 } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/music90/MCU8951.bdf" { { 176 840 1032 624 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "CPU_Core:inst\|RAMdaO\[1\]~I " "Info: WYSIWYG I/O primitive \"CPU_Core:inst\|RAMdaO\[1\]~I\" converted to equivalent logic" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 16228 21 0 } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/music90/MCU8951.bdf" { { 176 840 1032 624 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "CPU_Core:inst\|RAMdaO\[2\]~I " "Info: WYSIWYG I/O primitive \"CPU_Core:inst\|RAMdaO\[2\]~I\" converted to equivalent logic" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 6707 21 0 } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/music90/MCU8951.bdf" { { 176 840 1032 624 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "CPU_Core:inst\|P3I\[6\]~I " "Info: WYSIWYG I/O primitive \"CPU_Core:inst\|P3I\[6\]~I\" converted to equivalent logic" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 6248 18 0 } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/music90/MCU8951.bdf" { { 176 840 1032 624 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "CPU_Core:inst\|NEA~I " "Info: WYSIWYG I/O primitive \"CPU_Core:inst\|NEA~I\" converted to equivalent logic" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 21051 15 0 } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/music90/MCU8951.bdf" { { 176 840 1032 624 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "CPU_Core:inst\|RAMdaI\[6\] " "Info: WYSIWYG I/O primitive \"CPU_Core:inst\|RAMdaI\[6\]\" converted to equivalent logic" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 26238 21 0 } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/music90/MCU8951.bdf" { { 176 840 1032 624 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "CPU_Core:inst\|P1I\[5\]~I " "Info: WYSIWYG I/O primitive \"CPU_Core:inst\|P1I\[5\]~I\" converted to equivalent logic" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 12288 18 0 } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/music90/MCU8951.bdf" { { 176 840 1032 624 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "CPU_Core:inst\|RAMdaI\[4\] " "Info: WYSIWYG I/O primitive \"CPU_Core:inst\|RAMdaI\[4\]\" converted to equivalent logic" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 26272 21 0 } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/music90/MCU8951.bdf" { { 176 840 1032 624 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "CPU_Core:inst\|P2I\[7\]~I " "Info: WYSIWYG I/O primitive \"CPU_Core:inst\|P2I\[7\]~I\" converted to equivalent logic" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 17808 18 0 } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/music90/MCU8951.bdf" { { 176 840 1032 624 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "CPU_Core:inst\|P2I\[6\]~I " "Info: WYSIWYG I/O primitive \"CPU_Core:inst\|P2I\[6\]~I\" converted to equivalent logic" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 13313 18 0 } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/music90/MCU8951.bdf" { { 176 840 1032 624 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "CPU_Core:inst\|P1I\[6\]~I " "Info: WYSIWYG I/O primitive \"CPU_Core:inst\|P1I\[6\]~I\" converted to equivalent logic" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 13414 18 0 } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/music90/MCU8951.bdf" { { 176 840 1032 624 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "CPU_Core:inst\|P2I\[5\]~I " "Info: WYSIWYG I/O primitive \"CPU_Core:inst\|P2I\[5\]~I\" converted to equivalent logic" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 12611 18 0 } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/music90/MCU8951.bdf" { { 176 840 1032 624 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "CPU_Core:inst\|P3I\[5\]~I " "Info: WYSIWYG I/O primitive \"CPU_Core:inst\|P3I\[5\]~I\" converted to equivalent logic" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 7532 18 0 } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/music90/MCU8951.bdf" { { 176 840 1032 624 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "CPU_Core:inst\|P3I\[4\]~I " "Info: WYSIWYG I/O primitive \"CPU_Core:inst\|P3I\[4\]~I\" converted to equivalent logic" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 7046 18 0 } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/music90/MCU8951.bdf" { { 176 840 1032 624 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "CPU_Core:inst\|P2I\[4\]~I " "Info: WYSIWYG I/O primitive \"CPU_Core:inst\|P2I\[4\]~I\" converted to equivalent logic" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 7263 18 0 } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/music90/MCU8951.bdf" { { 176 840 1032 624 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "CPU_Core:inst\|P1I\[4\]~I " "Info: WYSIWYG I/O primitive \"CPU_Core:inst\|P1I\[4\]~I\" converted to equivalent logic" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 10373 18 0 } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/music90/MCU8951.bdf" { { 176 840 1032 624 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "CPU_Core:inst\|P3I\[2\]~I " "Info: WYSIWYG I/O primitive \"CPU_Core:inst\|P3I\[2\]~I\" converted to equivalent logic" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 7899 18 0 } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/music90/MCU8951.bdf" { { 176 840 1032 624 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "CPU_Core:inst\|P3I\[0\]~I " "Info: WYSIWYG I/O primitive \"CPU_Core:inst\|P3I\[0\]~I\" converted to equivalent logic" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 9605 18 0 } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/music90/MCU8951.bdf" { { 176 840 1032 624 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "CPU_Core:inst\|P2I\[2\]~I " "Info: WYSIWYG I/O primitive \"CPU_Core:inst\|P2I\[2\]~I\" converted to equivalent logic" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 13970 18 0 } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/music90/MCU8951.bdf" { { 176 840 1032 624 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "CPU_Core:inst\|P1I\[2\]~I " "Info: WYSIWYG I/O primitive \"CPU_Core:inst\|P1I\[2\]~I\" converted to equivalent logic" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 14559 18 0 } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/music90/MCU8951.bdf" { { 176 840 1032 624 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "CPU_Core:inst\|P3I\[3\]~I " "Info: WYSIWYG I/O primitive \"CPU_Core:inst\|P3I\[3\]~I\" converted to equivalent logic" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 8684 18 0 } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/music90/MCU8951.bdf" { { 176 840 1032 624 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "CPU_Core:inst\|P1I\[3\]~I " "Info: WYSIWYG I/O primitive \"CPU_Core:inst\|P1I\[3\]~I\" converted to equivalent logic" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 15780 18 0 } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/music90/MCU8951.bdf" { { 176 840 1032 624 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "CPU_Core:inst\|P1I\[1\]~I " "Info: WYSIWYG I/O primitive \"CPU_Core:inst\|P1I\[1\]~I\" converted to equivalent logic" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 16487 18 0 } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/music90/MCU8951.bdf" { { 176 840 1032 624 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "CPU_Core:inst\|P2I\[0\]~I " "Info: WYSIWYG I/O primitive \"CPU_Core:inst\|P2I\[0\]~I\" converted to equivalent logic" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 18438 18 0 } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/music90/MCU8951.bdf" { { 176 840 1032 624 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "CPU_Core:inst\|P1I\[0\]~I " "Info: WYSIWYG I/O primitive \"CPU_Core:inst\|P1I\[0\]~I\" converted to equivalent logic" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 18622 18 0 } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/music90/MCU8951.bdf" { { 176 840 1032 624 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "CPU_Core:inst\|P2I\[3\]~I " "Info: WYSIWYG I/O primitive \"CPU_Core:inst\|P2I\[3\]~I\" converted to equivalent logic" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 15679 18 0 } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/music90/MCU8951.bdf" { { 176 840 1032 624 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "CPU_Core:inst\|P3I\[1\]~I " "Info: WYSIWYG I/O primitive \"CPU_Core:inst\|P3I\[1\]~I\" converted to equivalent logic" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 16338 18 0 } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/music90/MCU8951.bdf" { { 176 840 1032 624 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "CPU_Core:inst\|P2I\[1\]~I " "Info: WYSIWYG I/O primitive \"CPU_Core:inst\|P2I\[1\]~I\" converted to equivalent logic" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 16386 18 0 } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/music90/MCU8951.bdf" { { 176 840 1032 624 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1}  } {  } 0 0 "WYSIWYG I/O primitives converted to equivalent logic" 0 0 "" 0 -1}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "../../../../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "21 21 " "Info: 21 registers lost all their fanouts during netlist optimizations. The first 21 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core:inst\|MCU80512:inst3\|m3s018bo:U10\|IDLE " "Info: Register \"CPU_Core:inst\|MCU80512:inst3\|m3s018bo:U10\|IDLE\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core:inst\|MCU80512:inst3\|m3s018bo:U10\|PORT1_DEL\[7\] " "Info: Register \"CPU_Core:inst\|MCU80512:inst3\|m3s018bo:U10\|PORT1_DEL\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core:inst\|MCU80512:inst3\|m3s018bo:U10\|PORT1_DEL\[6\] " "Info: Register \"CPU_Core:inst\|MCU80512:inst3\|m3s018bo:U10\|PORT1_DEL\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core:inst\|MCU80512:inst3\|m3s018bo:U10\|PORT1_DEL\[5\] " "Info: Register \"CPU_Core:inst\|MCU80512:inst3\|m3s018bo:U10\|PORT1_DEL\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core:inst\|MCU80512:inst3\|m3s018bo:U10\|PORT1_DEL\[4\] " "Info: Register \"CPU_Core:inst\|MCU80512:inst3\|m3s018bo:U10\|PORT1_DEL\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core:inst\|MCU80512:inst3\|m3s018bo:U10\|PORT1_DEL\[3\] " "Info: Register \"CPU_Core:inst\|MCU80512:inst3\|m3s018bo:U10\|PORT1_DEL\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core:inst\|MCU80512:inst3\|m3s018bo:U10\|PORT1_DEL\[2\] " "Info: Register \"CPU_Core:inst\|MCU80512:inst3\|m3s018bo:U10\|PORT1_DEL\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core:inst\|MCU80512:inst3\|m3s018bo:U10\|PORT1_DEL\[1\] " "Info: Register \"CPU_Core:inst\|MCU80512:inst3\|m3s018bo:U10\|PORT1_DEL\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core:inst\|MCU80512:inst3\|m3s018bo:U10\|PORT1_DEL\[0\] " "Info: Register \"CPU_Core:inst\|MCU80512:inst3\|m3s018bo:U10\|PORT1_DEL\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core:inst\|MCU80512:inst3\|m3s018bo:U10\|PORT3_DEL\[5\] " "Info: Register \"CPU_Core:inst\|MCU80512:inst3\|m3s018bo:U10\|PORT3_DEL\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core:inst\|MCU80512:inst3\|m3s018bo:U10\|PORT3_DEL\[4\] " "Info: Register \"CPU_Core:inst\|MCU80512:inst3\|m3s018bo:U10\|PORT3_DEL\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core:inst\|MCU80512:inst3\|m3s018bo:U10\|PORT3_DEL\[3\] " "Info: Register \"CPU_Core:inst\|MCU80512:inst3\|m3s018bo:U10\|PORT3_DEL\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core:inst\|MCU80512:inst3\|m3s018bo:U10\|PORT3_DEL\[2\] " "Info: Register \"CPU_Core:inst\|MCU80512:inst3\|m3s018bo:U10\|PORT3_DEL\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core:inst\|MCU80512:inst3\|m3s018bo:U10\|EXTDAT " "Info: Register \"CPU_Core:inst\|MCU80512:inst3\|m3s018bo:U10\|EXTDAT\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core:inst\|MCU80512:inst3\|m3s018bo:U10\|NRD " "Info: Register \"CPU_Core:inst\|MCU80512:inst3\|m3s018bo:U10\|NRD\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core:inst\|MCU80512:inst3\|m3s018bo:U10\|NWR " "Info: Register \"CPU_Core:inst\|MCU80512:inst3\|m3s018bo:U10\|NWR\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core:inst\|MCU80512:inst3\|m3s028bo:U15\|SETTXCLK " "Info: Register \"CPU_Core:inst\|MCU80512:inst3\|m3s028bo:U15\|SETTXCLK\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core:inst\|MCU80512:inst3\|m3s028bo:U15\|TXCLK " "Info: Register \"CPU_Core:inst\|MCU80512:inst3\|m3s028bo:U15\|TXCLK\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core:inst\|MCU80512:inst3\|m3s028bo:U15\|m3s030bo:U9\|DAT\[1\] " "Info: Register \"CPU_Core:inst\|MCU80512:inst3\|m3s028bo:U15\|m3s030bo:U9\|DAT\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core:inst\|MCU80512:inst3\|m3s028bo:U15\|m3s030bo:U9\|DAT\[0\] " "Info: Register \"CPU_Core:inst\|MCU80512:inst3\|m3s028bo:U15\|m3s030bo:U9\|DAT\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core:inst\|MCU80512:inst3\|DLMSTQ\[1\] " "Info: Register \"CPU_Core:inst\|MCU80512:inst3\|DLMSTQ\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Info: Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "CPU_Core:inst\|MCU80512:inst3\|FO\[0\]~71 " "Info (17048): Logic cell \"CPU_Core:inst\|MCU80512:inst3\|FO\[0\]~71\"" {  } { { "CPU_Core.vqm" "FO\[0\]~71_I" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 24630 39 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|update_program_counter~560 " "Info (17048): Logic cell \"CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|update_program_counter~560\"" {  } { { "CPU_Core.vqm" "update_program_counter~560_I" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 6221 69 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "CPU_Core:inst\|MCU80512:inst3\|FO\[1\]~70 " "Info (17048): Logic cell \"CPU_Core:inst\|MCU80512:inst3\|FO\[1\]~70\"" {  } { { "CPU_Core.vqm" "FO\[1\]~70_I" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 24618 39 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "CPU_Core:inst\|MCU80512:inst3\|FO\[7\]~64 " "Info (17048): Logic cell \"CPU_Core:inst\|MCU80512:inst3\|FO\[7\]~64\"" {  } { { "CPU_Core.vqm" "FO\[7\]~64_I" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 24546 39 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "CPU_Core:inst\|MCU80512:inst3\|FO\[5\]~66 " "Info (17048): Logic cell \"CPU_Core:inst\|MCU80512:inst3\|FO\[5\]~66\"" {  } { { "CPU_Core.vqm" "FO\[5\]~66_I" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 24570 39 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "CPU_Core:inst\|MCU80512:inst3\|FO\[2\]~69 " "Info (17048): Logic cell \"CPU_Core:inst\|MCU80512:inst3\|FO\[2\]~69\"" {  } { { "CPU_Core.vqm" "FO\[2\]~69_I" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 24606 39 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|EXT_PROG_EN~165 " "Info (17048): Logic cell \"CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|EXT_PROG_EN~165\"" {  } { { "CPU_Core.vqm" "EXT_PROG_EN~165_I" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 21329 58 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "CPU_Core:inst\|MCU80512:inst3\|FO\[6\]~65 " "Info (17048): Logic cell \"CPU_Core:inst\|MCU80512:inst3\|FO\[6\]~65\"" {  } { { "CPU_Core.vqm" "FO\[6\]~65_I" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 24558 39 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "CPU_Core:inst\|MCU80512:inst3\|FO\[4\]~67 " "Info (17048): Logic cell \"CPU_Core:inst\|MCU80512:inst3\|FO\[4\]~67\"" {  } { { "CPU_Core.vqm" "FO\[4\]~67_I" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 24582 39 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "CPU_Core:inst\|MCU80512:inst3\|FO\[3\]~68 " "Info (17048): Logic cell \"CPU_Core:inst\|MCU80512:inst3\|FO\[3\]~68\"" {  } { { "CPU_Core.vqm" "FO\[3\]~68_I" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 24594 39 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Found the following redundant logic cells in design" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1757 " "Info: Implemented 1757 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Info: Implemented 6 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Info: Implemented 17 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1716 " "Info: Implemented 1716 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Info: Implemented 16 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 ClockLock PLLs" {  } {  } 0 0 "Implemented %1!d! ClockLock PLLs" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_YGR_PLL_BAD_FANOUT_CLK3" "clk0 pll50:inst17\|altpll:altpll_component\|pll " "Warning: Output port clk0 of PLL \"pll50:inst17\|altpll:altpll_component\|pll\" feeds an output pin via global clocks -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } } { "pll50.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/pll50.vhd" 127 0 0 } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/music90/MCU8951.bdf" { { 152 472 712 312 "inst17" "" } } } }  } 0 0 "Output port %1!s! of PLL \"%2!s!\" feeds an output pin via global clocks -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "208 " "Info: Peak virtual memory: 208 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 25 19:14:11 2014 " "Info: Processing ended: Tue Mar 25 19:14:11 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Info: Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 25 19:14:12 2014 " "Info: Processing started: Tue Mar 25 19:14:12 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MCU8951 -c MCU8951 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off MCU8951 -c MCU8951" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "MCU8951 EP1C6Q240C8 " "Info: Selected device EP1C6Q240C8 for design \"MCU8951\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_YGR_PLL_CAN_ACHIEVE_RATIO_AND_PHASE_SHIFT" "pll50:inst17\|altpll:altpll_component\|pll " "Info: Implementing parameter values for PLL \"pll50:inst17\|altpll:altpll_component\|pll\"" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll50:inst17\|altpll:altpll_component\|_clk0 1 1 0 0 " "Info: Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for pll50:inst17\|altpll:altpll_component\|_clk0 port" {  } {  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } } { "pll50.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/pll50.vhd" 127 0 0 } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/music90/MCU8951.bdf" { { 152 472 712 312 "inst17" "" } } } }  } 0 0 "Implementing parameter values for PLL \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_YGR_PLL_BAD_FANOUT_CLK3" "clk0 pll50:inst17\|altpll:altpll_component\|pll " "Warning: Output port clk0 of PLL \"pll50:inst17\|altpll:altpll_component\|pll\" feeds an output pin via global clocks -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } } { "pll50.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/pll50.vhd" 127 0 0 } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/music90/MCU8951.bdf" { { 152 472 712 312 "inst17" "" } } } }  } 0 0 "Output port %1!s! of PLL \"%2!s!\" feeds an output pin via global clocks -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Info: Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 0 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C12Q240C8 " "Info: Device EP1C12Q240C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 24 " "Info: Pin ~nCSO~ is reserved at location 24" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 37 " "Info: Pin ~ASDO~ is reserved at location 37" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "9 19 " "Warning: No exact pin location assignment(s) for 9 pins of 19 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P1O\[7\] " "Info: Pin P1O\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { P1O[7] } } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 25269 18 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { P1O[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P1O\[6\] " "Info: Pin P1O\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { P1O[6] } } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 25286 18 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { P1O[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P1O\[5\] " "Info: Pin P1O\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { P1O[5] } } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 25303 18 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { P1O[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P1O\[4\] " "Info: Pin P1O\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { P1O[4] } } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 25320 18 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { P1O[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P1O\[3\] " "Info: Pin P1O\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { P1O[3] } } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 25337 18 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { P1O[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P1O\[2\] " "Info: Pin P1O\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { P1O[2] } } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 25354 18 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { P1O[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P1O\[1\] " "Info: Pin P1O\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { P1O[1] } } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 25371 18 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { P1O[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "POE\[7\] " "Info: Pin POE\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { POE[7] } } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 25949 18 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { POE[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "POE\[6\] " "Info: Pin POE\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { POE[6] } } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 25966 18 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { POE[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "Info: DQS I/O pins require 0 global routing resources" {  } {  } 0 0 "DQS I/O pins require %1!d! global routing resources" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_PLL_CLK_PROMOTION" "" "Info: Promoted PLL clock signals" { { "Info" "IFYGR_FYGR_PLL_PROMOTE_GCLK_USER" "pll50:inst17\|altpll:altpll_component\|_clk0 " "Info: Promoted signal \"pll50:inst17\|altpll:altpll_component\|_clk0\" to use global clock (user assigned)" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "pll50:inst17\|altpll:altpll_component\|_clk0" } } } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/music90/MCU8951.bdf" { { 152 472 712 312 "inst17" "" } } } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 592 3 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll50:inst17|altpll:altpll_component|_clk0 } "NODE_NAME" } }  } 0 0 "Promoted signal \"%1!s!\" to use global clock (user assigned)" 0 0 "" 0 -1}  } {  } 0 0 "Promoted PLL clock signals" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "PLL Placement Operation " "Info: Completed PLL Placement Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "altera_internal_jtag~TCKUTAP Global clock " "Info: Automatically promoted signal \"altera_internal_jtag~TCKUTAP\" to use Global clock" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "CPU_Core:inst\|SCHKT:inst\|CLKA~61 Global clock " "Info: Automatically promoted signal \"CPU_Core:inst\|SCHKT:inst\|CLKA~61\" to use Global clock" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 206 27 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "CPU_Core:inst\|SCHKT:inst\|ENA Global clock " "Info: Automatically promoted some destinations of signal \"CPU_Core:inst\|SCHKT:inst\|ENA\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "CPU_Core:inst\|POE\[5\]~I " "Info: Destination \"CPU_Core:inst\|POE\[5\]~I\" may be non-global or may not use global clock" {  } { { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/music90/MCU8951.bdf" { { 632 832 1008 648 "POE\[7..0\]" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "CPU_Core:inst\|SCHKT:inst\|FA\[2\]~3_I " "Info: Destination \"CPU_Core:inst\|SCHKT:inst\|FA\[2\]~3_I\" may be non-global or may not use global clock" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1927 27 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "CPU_Core:inst\|SCHKT:inst\|FA\[1\]~4_I " "Info: Destination \"CPU_Core:inst\|SCHKT:inst\|FA\[1\]~4_I\" may be non-global or may not use global clock" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1928 27 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "CPU_Core:inst\|SCHKT:inst\|FA\[0\]~5_I " "Info: Destination \"CPU_Core:inst\|SCHKT:inst\|FA\[0\]~5_I\" may be non-global or may not use global clock" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1929 27 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "CPU_Core:inst\|MUX44:inst6\|AT\[7\]~8_I " "Info: Destination \"CPU_Core:inst\|MUX44:inst6\|AT\[7\]~8_I\" may be non-global or may not use global clock" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 469 28 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "CPU_Core:inst\|MUX44:inst6\|AT\[5\]~10_I " "Info: Destination \"CPU_Core:inst\|MUX44:inst6\|AT\[5\]~10_I\" may be non-global or may not use global clock" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 967 29 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|BC~1328_I " "Info: Destination \"CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|BC~1328_I\" may be non-global or may not use global clock" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1326 43 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "CPU_Core:inst\|MCU80512:inst3\|m3s004bo:U3\|LMULDIV~75_I " "Info: Destination \"CPU_Core:inst\|MCU80512:inst3\|m3s004bo:U3\|LMULDIV~75_I\" may be non-global or may not use global clock" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1718 46 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "CPU_Core:inst\|MUX44:inst6\|AT\[6\]~9_I " "Info: Destination \"CPU_Core:inst\|MUX44:inst6\|AT\[6\]~9_I\" may be non-global or may not use global clock" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 356 28 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "CPU_Core:inst\|MUX44:inst6\|AT\[4\]~11_I " "Info: Destination \"CPU_Core:inst\|MUX44:inst6\|AT\[4\]~11_I\" may be non-global or may not use global clock" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 572 29 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_LIMITED_TO_SUB" "10 " "Info: Limited to 10 non-global destinations" {  } {  } 0 0 "Limited to %1!d! non-global destinations" 0 0 "" 0 -1}  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 229 23 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "sld_hub:sld_hub_inst\|clr_reg Global clock " "Info: Automatically promoted signal \"sld_hub:sld_hub_inst\|clr_reg\" to use Global clock" {  } { { "../../../../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 311 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "sld_hub:sld_hub_inst\|irf_reg\[2\]\[0\] Global clock " "Info: Automatically promoted some destinations of signal \"sld_hub:sld_hub_inst\|irf_reg\[2\]\[0\]\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "sld_hub:sld_hub_inst\|tdo~6 " "Info: Destination \"sld_hub:sld_hub_inst\|tdo~6\" may be non-global or may not use global clock" {  } { { "../../../../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "sld_hub:sld_hub_inst\|tdo~12 " "Info: Destination \"sld_hub:sld_hub_inst\|tdo~12\" may be non-global or may not use global clock" {  } { { "../../../../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "sld_hub:sld_hub_inst\|shadow_irf_reg\[2\]\[0\] " "Info: Destination \"sld_hub:sld_hub_inst\|shadow_irf_reg\[2\]\[0\]\" may be non-global or may not use global clock" {  } { { "../../../../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 316 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "lpm_rom0:inst2\|altsyncram:altsyncram_component\|altsyncram_4m61:auto_generated\|sld_mod_ram_rom:mgl_prim2\|is_in_use_reg " "Info: Destination \"lpm_rom0:inst2\|altsyncram:altsyncram_component\|altsyncram_4m61:auto_generated\|sld_mod_ram_rom:mgl_prim2\|is_in_use_reg\" may be non-global or may not use global clock" {  } { { "../../../../altera/90/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 704 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "lpm_rom0:inst2\|altsyncram:altsyncram_component\|altsyncram_4m61:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~5 " "Info: Destination \"lpm_rom0:inst2\|altsyncram:altsyncram_component\|altsyncram_4m61:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~5\" may be non-global or may not use global clock" {  } {  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "../../../../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 855 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] Global clock " "Info: Automatically promoted some destinations of signal \"sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] " "Info: Destination \"sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]\" may be non-global or may not use global clock" {  } { { "../../../../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 1019 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[1\] " "Info: Destination \"sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[1\]\" may be non-global or may not use global clock" {  } { { "../../../../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 1034 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "../../../../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 1019 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "sld_hub:sld_hub_inst\|irf_reg\[1\]\[0\] Global clock " "Info: Automatically promoted some destinations of signal \"sld_hub:sld_hub_inst\|irf_reg\[1\]\[0\]\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "sld_hub:sld_hub_inst\|tdo~7 " "Info: Destination \"sld_hub:sld_hub_inst\|tdo~7\" may be non-global or may not use global clock" {  } { { "../../../../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "sld_hub:sld_hub_inst\|tdo~8 " "Info: Destination \"sld_hub:sld_hub_inst\|tdo~8\" may be non-global or may not use global clock" {  } { { "../../../../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "sld_hub:sld_hub_inst\|tdo~15 " "Info: Destination \"sld_hub:sld_hub_inst\|tdo~15\" may be non-global or may not use global clock" {  } { { "../../../../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[0\] " "Info: Destination \"sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[0\]\" may be non-global or may not use global clock" {  } { { "../../../../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 316 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "ram256:inst6\|altsyncram:altsyncram_component\|altsyncram_it91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|is_in_use_reg " "Info: Destination \"ram256:inst6\|altsyncram:altsyncram_component\|altsyncram_it91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|is_in_use_reg\" may be non-global or may not use global clock" {  } { { "../../../../altera/90/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 704 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "ram256:inst6\|altsyncram:altsyncram_component\|altsyncram_it91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~5 " "Info: Destination \"ram256:inst6\|altsyncram:altsyncram_component\|altsyncram_it91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~5\" may be non-global or may not use global clock" {  } {  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "../../../../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 855 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Info: Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0 0 "Finished moving registers into I/O cells, LUTs, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "9 unused 3.3V 0 9 0 " "Info: Number of I/O pins in group: 9 (unused VREF, 3.3V VCCIO, 0 input, 9 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 5 39 " "Info: I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 5 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 5 43 " "Info: I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 5 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 6 43 " "Info: I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 6 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RST " "Warning: Node \"RST\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "RST" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Info: Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:05 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:11 " "Info: Fitter placement operations ending: elapsed time is 00:00:11" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register CPU_Core:inst\|SCHKT:inst\|ENA register CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|EXT_PROG_EN 29.028 ns " "Info: Slack time is 29.028 ns between source register \"CPU_Core:inst\|SCHKT:inst\|ENA\" and destination register \"CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|EXT_PROG_EN\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "46.755 ns + Largest register register " "Info: + Largest register to register requirement is 46.755 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll50:inst17\|altpll:altpll_component\|_clk0 destination 2.374 ns   Shortest register " "Info:   Shortest clock path from clock \"pll50:inst17\|altpll:altpll_component\|_clk0\" to destination register is 2.374 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll50:inst17\|altpll:altpll_component\|_clk0 1 CLK PLL_1 684 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 684; CLK Node = 'pll50:inst17\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll50:inst17|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.663 ns) + CELL(0.711 ns) 2.374 ns CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|EXT_PROG_EN 2 REG Unassigned 3 " "Info: 2: + IC(1.663 ns) + CELL(0.711 ns) = 2.374 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|EXT_PROG_EN'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.374 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1674 47 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.711 ns ( 29.95 % ) " "Info: Total cell delay = 0.711 ns ( 29.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.663 ns ( 70.05 % ) " "Info: Total interconnect delay = 1.663 ns ( 70.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll50:inst17\|altpll:altpll_component\|_clk0 destination 2.374 ns   Longest register " "Info:   Longest clock path from clock \"pll50:inst17\|altpll:altpll_component\|_clk0\" to destination register is 2.374 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll50:inst17\|altpll:altpll_component\|_clk0 1 CLK PLL_1 684 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 684; CLK Node = 'pll50:inst17\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll50:inst17|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.663 ns) + CELL(0.711 ns) 2.374 ns CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|EXT_PROG_EN 2 REG Unassigned 3 " "Info: 2: + IC(1.663 ns) + CELL(0.711 ns) = 2.374 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|EXT_PROG_EN'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.374 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1674 47 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.711 ns ( 29.95 % ) " "Info: Total cell delay = 0.711 ns ( 29.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.663 ns ( 70.05 % ) " "Info: Total interconnect delay = 1.663 ns ( 70.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll50:inst17\|altpll:altpll_component\|_clk0 source 4.705 ns   Shortest register " "Info:   Shortest clock path from clock \"pll50:inst17\|altpll:altpll_component\|_clk0\" to source register is 4.705 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll50:inst17\|altpll:altpll_component\|_clk0 1 CLK PLL_1 684 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 684; CLK Node = 'pll50:inst17\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll50:inst17|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.663 ns) + CELL(0.935 ns) 2.598 ns CPU_Core:inst\|SCHKT:inst\|Q\[5\] 2 REG Unassigned 7 " "Info: 2: + IC(1.663 ns) + CELL(0.935 ns) = 2.598 ns; Loc. = Unassigned; Fanout = 7; REG Node = 'CPU_Core:inst\|SCHKT:inst\|Q\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.598 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|SCHKT:inst|Q[5] } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1988 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.437 ns) + CELL(0.292 ns) 3.327 ns CPU_Core:inst\|SCHKT:inst\|A1 3 COMB Unassigned 1 " "Info: 3: + IC(0.437 ns) + CELL(0.292 ns) = 3.327 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'CPU_Core:inst\|SCHKT:inst\|A1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.729 ns" { CPU_Core:inst|SCHKT:inst|Q[5] CPU_Core:inst|SCHKT:inst|A1 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 122 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.667 ns) + CELL(0.711 ns) 4.705 ns CPU_Core:inst\|SCHKT:inst\|ENA 4 REG Unassigned 187 " "Info: 4: + IC(0.667 ns) + CELL(0.711 ns) = 4.705 ns; Loc. = Unassigned; Fanout = 187; REG Node = 'CPU_Core:inst\|SCHKT:inst\|ENA'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.378 ns" { CPU_Core:inst|SCHKT:inst|A1 CPU_Core:inst|SCHKT:inst|ENA } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 229 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.938 ns ( 41.19 % ) " "Info: Total cell delay = 1.938 ns ( 41.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.767 ns ( 58.81 % ) " "Info: Total interconnect delay = 2.767 ns ( 58.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll50:inst17\|altpll:altpll_component\|_clk0 source 5.358 ns   Longest register " "Info:   Longest clock path from clock \"pll50:inst17\|altpll:altpll_component\|_clk0\" to source register is 5.358 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll50:inst17\|altpll:altpll_component\|_clk0 1 CLK PLL_1 684 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 684; CLK Node = 'pll50:inst17\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll50:inst17|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.663 ns) + CELL(0.935 ns) 2.598 ns CPU_Core:inst\|SCHKT:inst\|Q\[3\] 2 REG Unassigned 13 " "Info: 2: + IC(1.663 ns) + CELL(0.935 ns) = 2.598 ns; Loc. = Unassigned; Fanout = 13; REG Node = 'CPU_Core:inst\|SCHKT:inst\|Q\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.598 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|SCHKT:inst|Q[3] } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1988 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.615 ns) + CELL(0.114 ns) 3.327 ns CPU_Core:inst\|SCHKT:inst\|A1~22 3 COMB Unassigned 1 " "Info: 3: + IC(0.615 ns) + CELL(0.114 ns) = 3.327 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'CPU_Core:inst\|SCHKT:inst\|A1~22'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.729 ns" { CPU_Core:inst|SCHKT:inst|Q[3] CPU_Core:inst|SCHKT:inst|A1~22 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 121 25 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.539 ns) + CELL(0.114 ns) 3.980 ns CPU_Core:inst\|SCHKT:inst\|A1 4 COMB Unassigned 1 " "Info: 4: + IC(0.539 ns) + CELL(0.114 ns) = 3.980 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'CPU_Core:inst\|SCHKT:inst\|A1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { CPU_Core:inst|SCHKT:inst|A1~22 CPU_Core:inst|SCHKT:inst|A1 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 122 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.667 ns) + CELL(0.711 ns) 5.358 ns CPU_Core:inst\|SCHKT:inst\|ENA 5 REG Unassigned 187 " "Info: 5: + IC(0.667 ns) + CELL(0.711 ns) = 5.358 ns; Loc. = Unassigned; Fanout = 187; REG Node = 'CPU_Core:inst\|SCHKT:inst\|ENA'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.378 ns" { CPU_Core:inst|SCHKT:inst|A1 CPU_Core:inst|SCHKT:inst|ENA } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 229 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.874 ns ( 34.98 % ) " "Info: Total cell delay = 1.874 ns ( 34.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.484 ns ( 65.02 % ) " "Info: Total interconnect delay = 3.484 ns ( 65.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns   " "Info:   Micro clock to output delay of source is 0.224 ns" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 229 23 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns   " "Info:   Micro setup delay of destination is 0.037 ns" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1674 47 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.727 ns - Longest register register " "Info: - Longest register to register delay is 17.727 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CPU_Core:inst\|SCHKT:inst\|ENA 1 REG Unassigned 187 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 187; REG Node = 'CPU_Core:inst\|SCHKT:inst\|ENA'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU_Core:inst|SCHKT:inst|ENA } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 229 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.898 ns) + CELL(0.442 ns) 1.340 ns CPU_Core:inst\|MCU80512:inst3\|m3s004bo:U3\|DJNZ~59 2 COMB Unassigned 6 " "Info: 2: + IC(0.898 ns) + CELL(0.442 ns) = 1.340 ns; Loc. = Unassigned; Fanout = 6; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s004bo:U3\|DJNZ~59'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.340 ns" { CPU_Core:inst|SCHKT:inst|ENA CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|DJNZ~59 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 279 43 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.778 ns) + CELL(0.114 ns) 2.232 ns CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|AV~152 3 COMB Unassigned 2 " "Info: 3: + IC(0.778 ns) + CELL(0.114 ns) = 2.232 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|AV~152'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.892 ns" { CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|DJNZ~59 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|AV~152 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 510 42 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.211 ns) + CELL(0.442 ns) 2.885 ns CPU_Core:inst\|MCU80512:inst3\|m3s004bo:U3\|m3s024bo:U2\|ALUC~16 4 COMB Unassigned 8 " "Info: 4: + IC(0.211 ns) + CELL(0.442 ns) = 2.885 ns; Loc. = Unassigned; Fanout = 8; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s004bo:U3\|m3s024bo:U2\|ALUC~16'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|AV~152 CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~16 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 511 55 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(0.292 ns) 3.777 ns CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|m3s002bo:U1\|P~7 5 COMB Unassigned 1 " "Info: 5: + IC(0.600 ns) + CELL(0.292 ns) = 3.777 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|m3s002bo:U1\|P~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.892 ns" { CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~16 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|P~7 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1206 51 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.778 ns) + CELL(0.114 ns) 4.669 ns CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|m3s002bo:U1\|P~8 6 COMB Unassigned 3 " "Info: 6: + IC(0.778 ns) + CELL(0.114 ns) = 4.669 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|m3s002bo:U1\|P~8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.892 ns" { CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|P~7 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|P~8 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1207 51 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.539 ns) + CELL(0.114 ns) 5.322 ns CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|m3s041bo:U9\|S~625 7 COMB Unassigned 3 " "Info: 7: + IC(0.539 ns) + CELL(0.114 ns) = 5.322 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|m3s041bo:U9\|S~625'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|P~8 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~625 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1208 53 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.221 ns) + CELL(0.114 ns) 6.657 ns CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|CA~46 8 COMB Unassigned 4 " "Info: 8: + IC(1.221 ns) + CELL(0.114 ns) = 6.657 ns; Loc. = Unassigned; Fanout = 4; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|CA~46'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.335 ns" { CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~625 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CA~46 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1252 41 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.292 ns) 7.310 ns CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|DB~1034 9 COMB Unassigned 2 " "Info: 9: + IC(0.361 ns) + CELL(0.292 ns) = 7.310 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|DB~1034'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CA~46 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|DB~1034 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1110 43 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.539 ns) + CELL(0.114 ns) 7.963 ns CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|CARI 10 COMB Unassigned 5 " "Info: 10: + IC(0.539 ns) + CELL(0.114 ns) = 7.963 ns; Loc. = Unassigned; Fanout = 5; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|CARI'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|DB~1034 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CARI } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1490 40 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.831 ns) + CELL(0.114 ns) 8.908 ns CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|CMUX~38 11 COMB Unassigned 8 " "Info: 11: + IC(0.831 ns) + CELL(0.114 ns) = 8.908 ns; Loc. = Unassigned; Fanout = 8; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|CMUX~38'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.945 ns" { CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CARI CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CMUX~38 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 491 43 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.043 ns) + CELL(0.292 ns) 10.243 ns CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|LDATAA\[0\]~2052 12 COMB Unassigned 6 " "Info: 12: + IC(1.043 ns) + CELL(0.292 ns) = 10.243 ns; Loc. = Unassigned; Fanout = 6; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|LDATAA\[0\]~2052'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.335 ns" { CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CMUX~38 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|LDATAA[0]~2052 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1194 50 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.239 ns) + CELL(0.114 ns) 11.596 ns CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|ALUP\[0\]~14 13 COMB Unassigned 1 " "Info: 13: + IC(1.239 ns) + CELL(0.114 ns) = 11.596 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|ALUP\[0\]~14'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.353 ns" { CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|LDATAA[0]~2052 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUP[0]~14 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 505 46 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.292 ns) 12.249 ns CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|ALUP\[0\]~15 14 COMB Unassigned 3 " "Info: 14: + IC(0.361 ns) + CELL(0.292 ns) = 12.249 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|ALUP\[0\]~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUP[0]~14 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUP[0]~15 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1190 46 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.292 ns) 12.902 ns CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|ALUDAT\[0\]~1669 15 COMB Unassigned 10 " "Info: 15: + IC(0.361 ns) + CELL(0.292 ns) = 12.902 ns; Loc. = Unassigned; Fanout = 10; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|ALUDAT\[0\]~1669'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUP[0]~15 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUDAT[0]~1669 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1191 50 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.831 ns) + CELL(0.114 ns) 13.847 ns CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|PROGRAM_ADDR\[8\]~COMBOUT 16 COMB Unassigned 2 " "Info: 16: + IC(0.831 ns) + CELL(0.114 ns) = 13.847 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|PROGRAM_ADDR\[8\]~COMBOUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.945 ns" { CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUDAT[0]~1669 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[8]~COMBOUT } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1654 59 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.770 ns) + CELL(0.432 ns) 15.049 ns CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|L_EXT_ROM~0COUT1_8 17 COMB Unassigned 1 " "Info: 17: + IC(0.770 ns) + CELL(0.432 ns) = 15.049 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|L_EXT_ROM~0COUT1_8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.202 ns" { CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[8]~COMBOUT CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~0COUT1_8 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 15.129 ns CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|L_EXT_ROM~1COUT1_10 18 COMB Unassigned 1 " "Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 15.129 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|L_EXT_ROM~1COUT1_10'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~0COUT1_8 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~1COUT1_10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 15.209 ns CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|L_EXT_ROM~2COUT1_12 19 COMB Unassigned 1 " "Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 15.209 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|L_EXT_ROM~2COUT1_12'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~1COUT1_10 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~2COUT1_12 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 15.289 ns CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|L_EXT_ROM~3COUT1_14 20 COMB Unassigned 1 " "Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 15.289 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|L_EXT_ROM~3COUT1_14'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~2COUT1_12 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~3COUT1_14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.258 ns) 15.547 ns CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|L_EXT_ROM~4 21 COMB Unassigned 1 " "Info: 21: + IC(0.000 ns) + CELL(0.258 ns) = 15.547 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|L_EXT_ROM~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.258 ns" { CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~3COUT1_14 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~4 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1663 47 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.679 ns) 16.226 ns CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|L_EXT_ROM~7 22 COMB Unassigned 1 " "Info: 22: + IC(0.000 ns) + CELL(0.679 ns) = 16.226 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|L_EXT_ROM~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~4 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~7 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1672 47 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.539 ns) + CELL(0.114 ns) 16.879 ns CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|EXT_PROG_EN~165 23 COMB Unassigned 1 " "Info: 23: + IC(0.539 ns) + CELL(0.114 ns) = 16.879 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|EXT_PROG_EN~165'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~7 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN~165 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1673 51 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.539 ns) + CELL(0.309 ns) 17.727 ns CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|EXT_PROG_EN 24 REG Unassigned 3 " "Info: 24: + IC(0.539 ns) + CELL(0.309 ns) = 17.727 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|EXT_PROG_EN'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.848 ns" { CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN~165 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1674 47 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.288 ns ( 29.83 % ) " "Info: Total cell delay = 5.288 ns ( 29.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.439 ns ( 70.17 % ) " "Info: Total interconnect delay = 12.439 ns ( 70.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "17.727 ns" { CPU_Core:inst|SCHKT:inst|ENA CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|DJNZ~59 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|AV~152 CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~16 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|P~7 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|P~8 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~625 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CA~46 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|DB~1034 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CARI CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CMUX~38 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|LDATAA[0]~2052 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUP[0]~14 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUP[0]~15 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUDAT[0]~1669 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[8]~COMBOUT CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~0COUT1_8 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~1COUT1_10 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~2COUT1_12 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~3COUT1_14 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~4 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~7 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN~165 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "17.727 ns" { CPU_Core:inst|SCHKT:inst|ENA CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|DJNZ~59 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|AV~152 CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~16 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|P~7 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|P~8 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~625 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CA~46 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|DB~1034 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CARI CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CMUX~38 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|LDATAA[0]~2052 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUP[0]~14 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUP[0]~15 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUDAT[0]~1669 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[8]~COMBOUT CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~0COUT1_8 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~1COUT1_10 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~2COUT1_12 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~3COUT1_14 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~4 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~7 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN~165 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "17.727 ns register register " "Info: Estimated most critical path is register to register delay of 17.727 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CPU_Core:inst\|SCHKT:inst\|ENA 1 REG LAB_X24_Y9 187 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X24_Y9; Fanout = 187; REG Node = 'CPU_Core:inst\|SCHKT:inst\|ENA'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU_Core:inst|SCHKT:inst|ENA } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 229 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.898 ns) + CELL(0.442 ns) 1.340 ns CPU_Core:inst\|MCU80512:inst3\|m3s004bo:U3\|DJNZ~59 2 COMB LAB_X22_Y9 6 " "Info: 2: + IC(0.898 ns) + CELL(0.442 ns) = 1.340 ns; Loc. = LAB_X22_Y9; Fanout = 6; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s004bo:U3\|DJNZ~59'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.340 ns" { CPU_Core:inst|SCHKT:inst|ENA CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|DJNZ~59 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 279 43 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.778 ns) + CELL(0.114 ns) 2.232 ns CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|AV~152 3 COMB LAB_X23_Y9 2 " "Info: 3: + IC(0.778 ns) + CELL(0.114 ns) = 2.232 ns; Loc. = LAB_X23_Y9; Fanout = 2; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|AV~152'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.892 ns" { CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|DJNZ~59 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|AV~152 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 510 42 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.211 ns) + CELL(0.442 ns) 2.885 ns CPU_Core:inst\|MCU80512:inst3\|m3s004bo:U3\|m3s024bo:U2\|ALUC~16 4 COMB LAB_X23_Y9 8 " "Info: 4: + IC(0.211 ns) + CELL(0.442 ns) = 2.885 ns; Loc. = LAB_X23_Y9; Fanout = 8; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s004bo:U3\|m3s024bo:U2\|ALUC~16'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|AV~152 CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~16 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 511 55 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(0.292 ns) 3.777 ns CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|m3s002bo:U1\|P~7 5 COMB LAB_X22_Y9 1 " "Info: 5: + IC(0.600 ns) + CELL(0.292 ns) = 3.777 ns; Loc. = LAB_X22_Y9; Fanout = 1; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|m3s002bo:U1\|P~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.892 ns" { CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~16 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|P~7 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1206 51 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.778 ns) + CELL(0.114 ns) 4.669 ns CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|m3s002bo:U1\|P~8 6 COMB LAB_X21_Y9 3 " "Info: 6: + IC(0.778 ns) + CELL(0.114 ns) = 4.669 ns; Loc. = LAB_X21_Y9; Fanout = 3; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|m3s002bo:U1\|P~8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.892 ns" { CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|P~7 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|P~8 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1207 51 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.539 ns) + CELL(0.114 ns) 5.322 ns CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|m3s041bo:U9\|S~625 7 COMB LAB_X21_Y9 3 " "Info: 7: + IC(0.539 ns) + CELL(0.114 ns) = 5.322 ns; Loc. = LAB_X21_Y9; Fanout = 3; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|m3s041bo:U9\|S~625'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|P~8 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~625 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1208 53 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.221 ns) + CELL(0.114 ns) 6.657 ns CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|CA~46 8 COMB LAB_X22_Y10 4 " "Info: 8: + IC(1.221 ns) + CELL(0.114 ns) = 6.657 ns; Loc. = LAB_X22_Y10; Fanout = 4; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|CA~46'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.335 ns" { CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~625 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CA~46 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1252 41 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.292 ns) 7.310 ns CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|DB~1034 9 COMB LAB_X22_Y10 2 " "Info: 9: + IC(0.361 ns) + CELL(0.292 ns) = 7.310 ns; Loc. = LAB_X22_Y10; Fanout = 2; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|DB~1034'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CA~46 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|DB~1034 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1110 43 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.539 ns) + CELL(0.114 ns) 7.963 ns CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|CARI 10 COMB LAB_X22_Y10 5 " "Info: 10: + IC(0.539 ns) + CELL(0.114 ns) = 7.963 ns; Loc. = LAB_X22_Y10; Fanout = 5; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|CARI'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|DB~1034 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CARI } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1490 40 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.831 ns) + CELL(0.114 ns) 8.908 ns CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|CMUX~38 11 COMB LAB_X21_Y10 8 " "Info: 11: + IC(0.831 ns) + CELL(0.114 ns) = 8.908 ns; Loc. = LAB_X21_Y10; Fanout = 8; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|CMUX~38'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.945 ns" { CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CARI CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CMUX~38 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 491 43 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.043 ns) + CELL(0.292 ns) 10.243 ns CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|LDATAA\[0\]~2052 12 COMB LAB_X20_Y9 6 " "Info: 12: + IC(1.043 ns) + CELL(0.292 ns) = 10.243 ns; Loc. = LAB_X20_Y9; Fanout = 6; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|LDATAA\[0\]~2052'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.335 ns" { CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CMUX~38 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|LDATAA[0]~2052 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1194 50 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.239 ns) + CELL(0.114 ns) 11.596 ns CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|ALUP\[0\]~14 13 COMB LAB_X21_Y7 1 " "Info: 13: + IC(1.239 ns) + CELL(0.114 ns) = 11.596 ns; Loc. = LAB_X21_Y7; Fanout = 1; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|ALUP\[0\]~14'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.353 ns" { CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|LDATAA[0]~2052 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUP[0]~14 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 505 46 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.292 ns) 12.249 ns CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|ALUP\[0\]~15 14 COMB LAB_X21_Y7 3 " "Info: 14: + IC(0.361 ns) + CELL(0.292 ns) = 12.249 ns; Loc. = LAB_X21_Y7; Fanout = 3; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|ALUP\[0\]~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUP[0]~14 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUP[0]~15 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1190 46 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.292 ns) 12.902 ns CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|ALUDAT\[0\]~1669 15 COMB LAB_X21_Y7 10 " "Info: 15: + IC(0.361 ns) + CELL(0.292 ns) = 12.902 ns; Loc. = LAB_X21_Y7; Fanout = 10; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|ALUDAT\[0\]~1669'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUP[0]~15 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUDAT[0]~1669 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1191 50 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.831 ns) + CELL(0.114 ns) 13.847 ns CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|PROGRAM_ADDR\[8\]~COMBOUT 16 COMB LAB_X20_Y7 2 " "Info: 16: + IC(0.831 ns) + CELL(0.114 ns) = 13.847 ns; Loc. = LAB_X20_Y7; Fanout = 2; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|PROGRAM_ADDR\[8\]~COMBOUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.945 ns" { CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUDAT[0]~1669 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[8]~COMBOUT } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1654 59 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.770 ns) + CELL(0.432 ns) 15.049 ns CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|L_EXT_ROM~0COUT1_8 17 COMB LAB_X19_Y7 1 " "Info: 17: + IC(0.770 ns) + CELL(0.432 ns) = 15.049 ns; Loc. = LAB_X19_Y7; Fanout = 1; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|L_EXT_ROM~0COUT1_8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.202 ns" { CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[8]~COMBOUT CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~0COUT1_8 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 15.129 ns CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|L_EXT_ROM~1COUT1_10 18 COMB LAB_X19_Y7 1 " "Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 15.129 ns; Loc. = LAB_X19_Y7; Fanout = 1; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|L_EXT_ROM~1COUT1_10'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~0COUT1_8 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~1COUT1_10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 15.209 ns CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|L_EXT_ROM~2COUT1_12 19 COMB LAB_X19_Y7 1 " "Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 15.209 ns; Loc. = LAB_X19_Y7; Fanout = 1; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|L_EXT_ROM~2COUT1_12'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~1COUT1_10 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~2COUT1_12 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 15.289 ns CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|L_EXT_ROM~3COUT1_14 20 COMB LAB_X19_Y7 1 " "Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 15.289 ns; Loc. = LAB_X19_Y7; Fanout = 1; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|L_EXT_ROM~3COUT1_14'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~2COUT1_12 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~3COUT1_14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.258 ns) 15.547 ns CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|L_EXT_ROM~4 21 COMB LAB_X19_Y7 1 " "Info: 21: + IC(0.000 ns) + CELL(0.258 ns) = 15.547 ns; Loc. = LAB_X19_Y7; Fanout = 1; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|L_EXT_ROM~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.258 ns" { CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~3COUT1_14 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~4 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1663 47 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.679 ns) 16.226 ns CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|L_EXT_ROM~7 22 COMB LAB_X19_Y7 1 " "Info: 22: + IC(0.000 ns) + CELL(0.679 ns) = 16.226 ns; Loc. = LAB_X19_Y7; Fanout = 1; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|L_EXT_ROM~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~4 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~7 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1672 47 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.539 ns) + CELL(0.114 ns) 16.879 ns CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|EXT_PROG_EN~165 23 COMB LAB_X19_Y7 1 " "Info: 23: + IC(0.539 ns) + CELL(0.114 ns) = 16.879 ns; Loc. = LAB_X19_Y7; Fanout = 1; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|EXT_PROG_EN~165'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~7 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN~165 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1673 51 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.539 ns) + CELL(0.309 ns) 17.727 ns CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|EXT_PROG_EN 24 REG LAB_X19_Y7 3 " "Info: 24: + IC(0.539 ns) + CELL(0.309 ns) = 17.727 ns; Loc. = LAB_X19_Y7; Fanout = 3; REG Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|EXT_PROG_EN'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.848 ns" { CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN~165 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1674 47 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.288 ns ( 29.83 % ) " "Info: Total cell delay = 5.288 ns ( 29.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.439 ns ( 70.17 % ) " "Info: Total interconnect delay = 12.439 ns ( 70.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "17.727 ns" { CPU_Core:inst|SCHKT:inst|ENA CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|DJNZ~59 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|AV~152 CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~16 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|P~7 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|P~8 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~625 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CA~46 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|DB~1034 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CARI CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CMUX~38 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|LDATAA[0]~2052 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUP[0]~14 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUP[0]~15 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUDAT[0]~1669 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[8]~COMBOUT CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~0COUT1_8 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~1COUT1_10 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~2COUT1_12 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~3COUT1_14 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~4 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~7 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN~165 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "10 " "Info: Average interconnect usage is 10% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "26 X12_Y0 X23_Y10 " "Info: Peak interconnect usage is 26% of the available device resources in the region that extends from location X12_Y0 to location X23_Y10" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Info: Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "3 " "Warning: Following 3 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "POE\[7\] GND " "Info: Pin POE\[7\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { POE[7] } } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 25949 18 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { POE[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "POE\[6\] VCC " "Info: Pin POE\[6\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { POE[6] } } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 25966 18 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { POE[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "POE\[4\] GND " "Info: Pin POE\[4\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { POE[4] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "POE\[4\]" } } } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 26000 18 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { POE[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Documents and Settings/Administrator/桌面/music90/MCU8951.fit.smsg " "Info: Generated suppressed messages file C:/Documents and Settings/Administrator/桌面/music90/MCU8951.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "204 " "Info: Peak virtual memory: 204 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 25 19:14:40 2014 " "Info: Processing ended: Tue Mar 25 19:14:40 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Info: Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Info: Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 25 19:14:42 2014 " "Info: Processing started: Tue Mar 25 19:14:42 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MCU8951 -c MCU8951 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off MCU8951 -c MCU8951" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "161 " "Info: Peak virtual memory: 161 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 25 19:14:46 2014 " "Info: Processing ended: Tue Mar 25 19:14:46 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 25 19:14:48 2014 " "Info: Processing started: Tue Mar 25 19:14:48 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off MCU8951 -c MCU8951 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MCU8951 -c MCU8951 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "21 " "Warning: Found 21 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[7\] " "Info: Detected ripple clock \"CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[7\]\" as buffer" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1958 78 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[5\] " "Info: Detected ripple clock \"CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[5\]\" as buffer" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1958 78 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[4\] " "Info: Detected ripple clock \"CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[4\]\" as buffer" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1958 78 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[6\] " "Info: Detected ripple clock \"CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[6\]\" as buffer" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1958 78 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1958 78 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1958 78 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1958 78 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[3\] " "Info: Detected ripple clock \"CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[3\]\" as buffer" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1958 78 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU_Core:inst\|SCHKT:inst\|Q\[2\] " "Info: Detected ripple clock \"CPU_Core:inst\|SCHKT:inst\|Q\[2\]\" as buffer" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1988 27 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core:inst\|SCHKT:inst\|Q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU_Core:inst\|SCHKT:inst\|Q\[3\] " "Info: Detected ripple clock \"CPU_Core:inst\|SCHKT:inst\|Q\[3\]\" as buffer" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1988 27 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core:inst\|SCHKT:inst\|Q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU_Core:inst\|SCHKT:inst\|Q\[0\] " "Info: Detected ripple clock \"CPU_Core:inst\|SCHKT:inst\|Q\[0\]\" as buffer" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1988 27 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core:inst\|SCHKT:inst\|Q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU_Core:inst\|SCHKT:inst\|CLKA~59 " "Info: Detected gated clock \"CPU_Core:inst\|SCHKT:inst\|CLKA~59\" as buffer" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 185 27 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core:inst\|SCHKT:inst\|CLKA~59" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU_Core:inst\|SCHKT:inst\|CLKA~60 " "Info: Detected gated clock \"CPU_Core:inst\|SCHKT:inst\|CLKA~60\" as buffer" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 200 27 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core:inst\|SCHKT:inst\|CLKA~60" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[9\] " "Info: Detected ripple clock \"CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[9\]\" as buffer" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1958 78 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[8\] " "Info: Detected ripple clock \"CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[8\]\" as buffer" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1958 78 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU_Core:inst\|SCHKT:inst\|CLKA~61 " "Info: Detected gated clock \"CPU_Core:inst\|SCHKT:inst\|CLKA~61\" as buffer" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 206 27 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core:inst\|SCHKT:inst\|CLKA~61" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU_Core:inst\|SCHKT:inst\|Q\[4\] " "Info: Detected ripple clock \"CPU_Core:inst\|SCHKT:inst\|Q\[4\]\" as buffer" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1988 27 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core:inst\|SCHKT:inst\|Q\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU_Core:inst\|SCHKT:inst\|A1~22 " "Info: Detected gated clock \"CPU_Core:inst\|SCHKT:inst\|A1~22\" as buffer" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 121 25 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core:inst\|SCHKT:inst\|A1~22" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU_Core:inst\|SCHKT:inst\|Q\[5\] " "Info: Detected ripple clock \"CPU_Core:inst\|SCHKT:inst\|Q\[5\]\" as buffer" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1988 27 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core:inst\|SCHKT:inst\|Q\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU_Core:inst\|SCHKT:inst\|Q\[1\] " "Info: Detected ripple clock \"CPU_Core:inst\|SCHKT:inst\|Q\[1\]\" as buffer" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1988 27 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core:inst\|SCHKT:inst\|Q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU_Core:inst\|SCHKT:inst\|A1 " "Info: Detected gated clock \"CPU_Core:inst\|SCHKT:inst\|A1\" as buffer" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 122 22 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core:inst\|SCHKT:inst\|A1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "pll50:inst17\|altpll:altpll_component\|_clk0 register CPU_Core:inst\|SCHKT:inst\|ENA register CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|EXT_PROG_EN 29.29 ns " "Info: Slack time is 29.29 ns for clock \"pll50:inst17\|altpll:altpll_component\|_clk0\" between source register \"CPU_Core:inst\|SCHKT:inst\|ENA\" and destination register \"CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|EXT_PROG_EN\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "48.29 MHz 20.71 ns " "Info: Fmax is 48.29 MHz (period= 20.71 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "46.644 ns + Largest register register " "Info: + Largest register to register requirement is 46.644 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "50.000 ns + " "Info: + Setup relationship between source and destination is 50.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 48.115 ns " "Info: + Latch edge is 48.115 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll50:inst17\|altpll:altpll_component\|_clk0 50.000 ns -1.885 ns  50 " "Info: Clock period of Destination clock \"pll50:inst17\|altpll:altpll_component\|_clk0\" is 50.000 ns with  offset of -1.885 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -1.885 ns " "Info: - Launch edge is -1.885 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll50:inst17\|altpll:altpll_component\|_clk0 50.000 ns -1.885 ns  50 " "Info: Clock period of Source clock \"pll50:inst17\|altpll:altpll_component\|_clk0\" is 50.000 ns with  offset of -1.885 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.095 ns + Largest " "Info: + Largest clock skew is -3.095 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll50:inst17\|altpll:altpll_component\|_clk0 destination 2.352 ns + Shortest register " "Info: + Shortest clock path from clock \"pll50:inst17\|altpll:altpll_component\|_clk0\" to destination register is 2.352 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll50:inst17\|altpll:altpll_component\|_clk0 1 CLK PLL_1 621 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 621; CLK Node = 'pll50:inst17\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll50:inst17|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.641 ns) + CELL(0.711 ns) 2.352 ns CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|EXT_PROG_EN 2 REG LC_X19_Y7_N9 3 " "Info: 2: + IC(1.641 ns) + CELL(0.711 ns) = 2.352 ns; Loc. = LC_X19_Y7_N9; Fanout = 3; REG Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|EXT_PROG_EN'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.352 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1674 47 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.711 ns ( 30.23 % ) " "Info: Total cell delay = 0.711 ns ( 30.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.641 ns ( 69.77 % ) " "Info: Total interconnect delay = 1.641 ns ( 69.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.352 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.352 ns" { pll50:inst17|altpll:altpll_component|_clk0 {} CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN {} } { 0.000ns 1.641ns } { 0.000ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll50:inst17\|altpll:altpll_component\|_clk0 source 5.447 ns - Longest register " "Info: - Longest clock path from clock \"pll50:inst17\|altpll:altpll_component\|_clk0\" to source register is 5.447 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll50:inst17\|altpll:altpll_component\|_clk0 1 CLK PLL_1 621 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 621; CLK Node = 'pll50:inst17\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll50:inst17|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.641 ns) + CELL(0.935 ns) 2.576 ns CPU_Core:inst\|SCHKT:inst\|Q\[0\] 2 REG LC_X25_Y9_N7 13 " "Info: 2: + IC(1.641 ns) + CELL(0.935 ns) = 2.576 ns; Loc. = LC_X25_Y9_N7; Fanout = 13; REG Node = 'CPU_Core:inst\|SCHKT:inst\|Q\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.576 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|SCHKT:inst|Q[0] } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1988 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.532 ns) + CELL(0.590 ns) 3.698 ns CPU_Core:inst\|SCHKT:inst\|A1~22 3 COMB LC_X25_Y9_N5 1 " "Info: 3: + IC(0.532 ns) + CELL(0.590 ns) = 3.698 ns; Loc. = LC_X25_Y9_N5; Fanout = 1; COMB Node = 'CPU_Core:inst\|SCHKT:inst\|A1~22'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.122 ns" { CPU_Core:inst|SCHKT:inst|Q[0] CPU_Core:inst|SCHKT:inst|A1~22 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 121 25 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 3.994 ns CPU_Core:inst\|SCHKT:inst\|A1 4 COMB LC_X25_Y9_N6 1 " "Info: 4: + IC(0.182 ns) + CELL(0.114 ns) = 3.994 ns; Loc. = LC_X25_Y9_N6; Fanout = 1; COMB Node = 'CPU_Core:inst\|SCHKT:inst\|A1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { CPU_Core:inst|SCHKT:inst|A1~22 CPU_Core:inst|SCHKT:inst|A1 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 122 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.742 ns) + CELL(0.711 ns) 5.447 ns CPU_Core:inst\|SCHKT:inst\|ENA 5 REG LC_X24_Y9_N0 187 " "Info: 5: + IC(0.742 ns) + CELL(0.711 ns) = 5.447 ns; Loc. = LC_X24_Y9_N0; Fanout = 187; REG Node = 'CPU_Core:inst\|SCHKT:inst\|ENA'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.453 ns" { CPU_Core:inst|SCHKT:inst|A1 CPU_Core:inst|SCHKT:inst|ENA } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 229 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.350 ns ( 43.14 % ) " "Info: Total cell delay = 2.350 ns ( 43.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.097 ns ( 56.86 % ) " "Info: Total interconnect delay = 3.097 ns ( 56.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.447 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|SCHKT:inst|Q[0] CPU_Core:inst|SCHKT:inst|A1~22 CPU_Core:inst|SCHKT:inst|A1 CPU_Core:inst|SCHKT:inst|ENA } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.447 ns" { pll50:inst17|altpll:altpll_component|_clk0 {} CPU_Core:inst|SCHKT:inst|Q[0] {} CPU_Core:inst|SCHKT:inst|A1~22 {} CPU_Core:inst|SCHKT:inst|A1 {} CPU_Core:inst|SCHKT:inst|ENA {} } { 0.000ns 1.641ns 0.532ns 0.182ns 0.742ns } { 0.000ns 0.935ns 0.590ns 0.114ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.352 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.352 ns" { pll50:inst17|altpll:altpll_component|_clk0 {} CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN {} } { 0.000ns 1.641ns } { 0.000ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.447 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|SCHKT:inst|Q[0] CPU_Core:inst|SCHKT:inst|A1~22 CPU_Core:inst|SCHKT:inst|A1 CPU_Core:inst|SCHKT:inst|ENA } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.447 ns" { pll50:inst17|altpll:altpll_component|_clk0 {} CPU_Core:inst|SCHKT:inst|Q[0] {} CPU_Core:inst|SCHKT:inst|A1~22 {} CPU_Core:inst|SCHKT:inst|A1 {} CPU_Core:inst|SCHKT:inst|ENA {} } { 0.000ns 1.641ns 0.532ns 0.182ns 0.742ns } { 0.000ns 0.935ns 0.590ns 0.114ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns - " "Info: - Micro clock to output delay of source is 0.224 ns" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 229 23 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns - " "Info: - Micro setup delay of destination is 0.037 ns" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1674 47 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.352 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.352 ns" { pll50:inst17|altpll:altpll_component|_clk0 {} CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN {} } { 0.000ns 1.641ns } { 0.000ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.447 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|SCHKT:inst|Q[0] CPU_Core:inst|SCHKT:inst|A1~22 CPU_Core:inst|SCHKT:inst|A1 CPU_Core:inst|SCHKT:inst|ENA } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.447 ns" { pll50:inst17|altpll:altpll_component|_clk0 {} CPU_Core:inst|SCHKT:inst|Q[0] {} CPU_Core:inst|SCHKT:inst|A1~22 {} CPU_Core:inst|SCHKT:inst|A1 {} CPU_Core:inst|SCHKT:inst|ENA {} } { 0.000ns 1.641ns 0.532ns 0.182ns 0.742ns } { 0.000ns 0.935ns 0.590ns 0.114ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.354 ns - Longest register register " "Info: - Longest register to register delay is 17.354 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CPU_Core:inst\|SCHKT:inst\|ENA 1 REG LC_X24_Y9_N0 187 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X24_Y9_N0; Fanout = 187; REG Node = 'CPU_Core:inst\|SCHKT:inst\|ENA'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU_Core:inst|SCHKT:inst|ENA } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 229 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.274 ns) + CELL(0.292 ns) 1.566 ns CPU_Core:inst\|MCU80512:inst3\|m3s004bo:U3\|m3s024bo:U2\|ALUC\[0\]~1868 2 COMB LC_X22_Y9_N7 3 " "Info: 2: + IC(1.274 ns) + CELL(0.292 ns) = 1.566 ns; Loc. = LC_X22_Y9_N7; Fanout = 3; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s004bo:U3\|m3s024bo:U2\|ALUC\[0\]~1868'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { CPU_Core:inst|SCHKT:inst|ENA CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[0]~1868 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1678 60 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.702 ns) + CELL(0.442 ns) 2.710 ns CPU_Core:inst\|MCU80512:inst3\|m3s004bo:U3\|m3s024bo:U2\|ALUC\[0\]~1869 3 COMB LC_X23_Y9_N4 8 " "Info: 3: + IC(0.702 ns) + CELL(0.442 ns) = 2.710 ns; Loc. = LC_X23_Y9_N4; Fanout = 8; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s004bo:U3\|m3s024bo:U2\|ALUC\[0\]~1869'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.144 ns" { CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[0]~1868 CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[0]~1869 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 508 60 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.754 ns) + CELL(0.442 ns) 3.906 ns CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|m3s002bo:U1\|P~7 4 COMB LC_X22_Y9_N2 1 " "Info: 4: + IC(0.754 ns) + CELL(0.442 ns) = 3.906 ns; Loc. = LC_X22_Y9_N2; Fanout = 1; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|m3s002bo:U1\|P~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.196 ns" { CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[0]~1869 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|P~7 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1206 51 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.720 ns) + CELL(0.292 ns) 4.918 ns CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|m3s002bo:U1\|P~8 5 COMB LC_X21_Y9_N8 3 " "Info: 5: + IC(0.720 ns) + CELL(0.292 ns) = 4.918 ns; Loc. = LC_X21_Y9_N8; Fanout = 3; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|m3s002bo:U1\|P~8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.012 ns" { CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|P~7 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|P~8 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1207 51 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.457 ns) + CELL(0.292 ns) 5.667 ns CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|m3s041bo:U9\|S~625 6 COMB LC_X21_Y9_N6 3 " "Info: 6: + IC(0.457 ns) + CELL(0.292 ns) = 5.667 ns; Loc. = LC_X21_Y9_N6; Fanout = 3; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|m3s041bo:U9\|S~625'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.749 ns" { CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|P~8 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~625 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1208 53 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.265 ns) + CELL(0.114 ns) 7.046 ns CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|CA~46 7 COMB LC_X22_Y10_N5 4 " "Info: 7: + IC(1.265 ns) + CELL(0.114 ns) = 7.046 ns; Loc. = LC_X22_Y10_N5; Fanout = 4; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|CA~46'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.379 ns" { CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~625 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CA~46 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1252 41 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.755 ns) + CELL(0.292 ns) 8.093 ns CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|DB~1034 8 COMB LC_X22_Y10_N7 2 " "Info: 8: + IC(0.755 ns) + CELL(0.292 ns) = 8.093 ns; Loc. = LC_X22_Y10_N7; Fanout = 2; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|DB~1034'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.047 ns" { CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CA~46 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|DB~1034 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1110 43 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 8.389 ns CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|CARI 9 COMB LC_X22_Y10_N8 5 " "Info: 9: + IC(0.182 ns) + CELL(0.114 ns) = 8.389 ns; Loc. = LC_X22_Y10_N8; Fanout = 5; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|CARI'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|DB~1034 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CARI } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1490 40 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.114 ns) 9.248 ns CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|CMUX~38 10 COMB LC_X21_Y10_N3 8 " "Info: 10: + IC(0.745 ns) + CELL(0.114 ns) = 9.248 ns; Loc. = LC_X21_Y10_N3; Fanout = 8; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|CMUX~38'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.859 ns" { CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CARI CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CMUX~38 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 491 43 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.332 ns) + CELL(0.292 ns) 10.872 ns CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|LDATAA\[0\]~2052 11 COMB LC_X20_Y9_N4 6 " "Info: 11: + IC(1.332 ns) + CELL(0.292 ns) = 10.872 ns; Loc. = LC_X20_Y9_N4; Fanout = 6; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|LDATAA\[0\]~2052'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.624 ns" { CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CMUX~38 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|LDATAA[0]~2052 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1194 50 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.285 ns) + CELL(0.292 ns) 12.449 ns CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|ALUP\[0\]~14 12 COMB LC_X21_Y7_N1 1 " "Info: 12: + IC(1.285 ns) + CELL(0.292 ns) = 12.449 ns; Loc. = LC_X21_Y7_N1; Fanout = 1; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|ALUP\[0\]~14'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.577 ns" { CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|LDATAA[0]~2052 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUP[0]~14 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 505 46 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.437 ns) + CELL(0.114 ns) 13.000 ns CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|ALUP\[0\]~15 13 COMB LC_X21_Y7_N5 3 " "Info: 13: + IC(0.437 ns) + CELL(0.114 ns) = 13.000 ns; Loc. = LC_X21_Y7_N5; Fanout = 3; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|ALUP\[0\]~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.551 ns" { CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUP[0]~14 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUP[0]~15 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1190 46 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.417 ns) + CELL(0.114 ns) 13.531 ns CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|ALUDAT\[0\]~1669 14 COMB LC_X21_Y7_N3 10 " "Info: 14: + IC(0.417 ns) + CELL(0.114 ns) = 13.531 ns; Loc. = LC_X21_Y7_N3; Fanout = 10; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|ALUDAT\[0\]~1669'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.531 ns" { CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUP[0]~15 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUDAT[0]~1669 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1191 50 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.783 ns) + CELL(0.114 ns) 14.428 ns CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|PROGRAM_ADDR\[8\]~COMBOUT 15 COMB LC_X20_Y7_N4 2 " "Info: 15: + IC(0.783 ns) + CELL(0.114 ns) = 14.428 ns; Loc. = LC_X20_Y7_N4; Fanout = 2; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|PROGRAM_ADDR\[8\]~COMBOUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.897 ns" { CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUDAT[0]~1669 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[8]~COMBOUT } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1654 59 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.683 ns) + CELL(0.423 ns) 15.534 ns CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|L_EXT_ROM~0 16 COMB LC_X19_Y7_N0 1 " "Info: 16: + IC(0.683 ns) + CELL(0.423 ns) = 15.534 ns; Loc. = LC_X19_Y7_N0; Fanout = 1; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|L_EXT_ROM~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.106 ns" { CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[8]~COMBOUT CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~0 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 224 47 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 15.612 ns CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|L_EXT_ROM~1 17 COMB LC_X19_Y7_N1 1 " "Info: 17: + IC(0.000 ns) + CELL(0.078 ns) = 15.612 ns; Loc. = LC_X19_Y7_N1; Fanout = 1; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|L_EXT_ROM~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~0 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~1 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 222 47 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 15.690 ns CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|L_EXT_ROM~2 18 COMB LC_X19_Y7_N2 1 " "Info: 18: + IC(0.000 ns) + CELL(0.078 ns) = 15.690 ns; Loc. = LC_X19_Y7_N2; Fanout = 1; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|L_EXT_ROM~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~1 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~2 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 220 47 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 15.768 ns CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|L_EXT_ROM~3 19 COMB LC_X19_Y7_N3 1 " "Info: 19: + IC(0.000 ns) + CELL(0.078 ns) = 15.768 ns; Loc. = LC_X19_Y7_N3; Fanout = 1; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|L_EXT_ROM~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~2 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~3 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 218 47 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 15.946 ns CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|L_EXT_ROM~4 20 COMB LC_X19_Y7_N4 1 " "Info: 20: + IC(0.000 ns) + CELL(0.178 ns) = 15.946 ns; Loc. = LC_X19_Y7_N4; Fanout = 1; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|L_EXT_ROM~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~3 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~4 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1663 47 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.621 ns) 16.567 ns CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|L_EXT_ROM~7 21 COMB LC_X19_Y7_N7 1 " "Info: 21: + IC(0.000 ns) + CELL(0.621 ns) = 16.567 ns; Loc. = LC_X19_Y7_N7; Fanout = 1; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|L_EXT_ROM~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~4 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~7 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1672 47 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 16.863 ns CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|EXT_PROG_EN~165 22 COMB LC_X19_Y7_N8 1 " "Info: 22: + IC(0.182 ns) + CELL(0.114 ns) = 16.863 ns; Loc. = LC_X19_Y7_N8; Fanout = 1; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|EXT_PROG_EN~165'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~7 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN~165 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1673 51 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.309 ns) 17.354 ns CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|EXT_PROG_EN 23 REG LC_X19_Y7_N9 3 " "Info: 23: + IC(0.182 ns) + CELL(0.309 ns) = 17.354 ns; Loc. = LC_X19_Y7_N9; Fanout = 3; REG Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|EXT_PROG_EN'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.491 ns" { CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN~165 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1674 47 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.199 ns ( 29.96 % ) " "Info: Total cell delay = 5.199 ns ( 29.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.155 ns ( 70.04 % ) " "Info: Total interconnect delay = 12.155 ns ( 70.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "17.354 ns" { CPU_Core:inst|SCHKT:inst|ENA CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[0]~1868 CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[0]~1869 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|P~7 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|P~8 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~625 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CA~46 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|DB~1034 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CARI CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CMUX~38 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|LDATAA[0]~2052 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUP[0]~14 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUP[0]~15 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUDAT[0]~1669 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[8]~COMBOUT CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~0 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~1 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~2 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~3 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~4 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~7 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN~165 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "17.354 ns" { CPU_Core:inst|SCHKT:inst|ENA {} CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[0]~1868 {} CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[0]~1869 {} CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|P~7 {} CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|P~8 {} CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~625 {} CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CA~46 {} CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|DB~1034 {} CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CARI {} CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CMUX~38 {} CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|LDATAA[0]~2052 {} CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUP[0]~14 {} CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUP[0]~15 {} CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUDAT[0]~1669 {} CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[8]~COMBOUT {} CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~0 {} CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~1 {} CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~2 {} CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~3 {} CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~4 {} CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~7 {} CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN~165 {} CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN {} } { 0.000ns 1.274ns 0.702ns 0.754ns 0.720ns 0.457ns 1.265ns 0.755ns 0.182ns 0.745ns 1.332ns 1.285ns 0.437ns 0.417ns 0.783ns 0.683ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.182ns 0.182ns } { 0.000ns 0.292ns 0.442ns 0.442ns 0.292ns 0.292ns 0.114ns 0.292ns 0.114ns 0.114ns 0.292ns 0.292ns 0.114ns 0.114ns 0.114ns 0.423ns 0.078ns 0.078ns 0.078ns 0.178ns 0.621ns 0.114ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.352 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.352 ns" { pll50:inst17|altpll:altpll_component|_clk0 {} CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN {} } { 0.000ns 1.641ns } { 0.000ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.447 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|SCHKT:inst|Q[0] CPU_Core:inst|SCHKT:inst|A1~22 CPU_Core:inst|SCHKT:inst|A1 CPU_Core:inst|SCHKT:inst|ENA } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.447 ns" { pll50:inst17|altpll:altpll_component|_clk0 {} CPU_Core:inst|SCHKT:inst|Q[0] {} CPU_Core:inst|SCHKT:inst|A1~22 {} CPU_Core:inst|SCHKT:inst|A1 {} CPU_Core:inst|SCHKT:inst|ENA {} } { 0.000ns 1.641ns 0.532ns 0.182ns 0.742ns } { 0.000ns 0.935ns 0.590ns 0.114ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "17.354 ns" { CPU_Core:inst|SCHKT:inst|ENA CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[0]~1868 CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[0]~1869 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|P~7 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|P~8 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~625 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CA~46 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|DB~1034 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CARI CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CMUX~38 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|LDATAA[0]~2052 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUP[0]~14 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUP[0]~15 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUDAT[0]~1669 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[8]~COMBOUT CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~0 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~1 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~2 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~3 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~4 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~7 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN~165 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "17.354 ns" { CPU_Core:inst|SCHKT:inst|ENA {} CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[0]~1868 {} CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[0]~1869 {} CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|P~7 {} CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|P~8 {} CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~625 {} CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CA~46 {} CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|DB~1034 {} CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CARI {} CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CMUX~38 {} CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|LDATAA[0]~2052 {} CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUP[0]~14 {} CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUP[0]~15 {} CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUDAT[0]~1669 {} CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[8]~COMBOUT {} CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~0 {} CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~1 {} CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~2 {} CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~3 {} CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~4 {} CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~7 {} CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN~165 {} CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN {} } { 0.000ns 1.274ns 0.702ns 0.754ns 0.720ns 0.457ns 1.265ns 0.755ns 0.182ns 0.745ns 1.332ns 1.285ns 0.437ns 0.417ns 0.783ns 0.683ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.182ns 0.182ns } { 0.000ns 0.292ns 0.442ns 0.442ns 0.292ns 0.292ns 0.114ns 0.292ns 0.114ns 0.114ns 0.292ns 0.292ns 0.114ns 0.114ns 0.114ns 0.423ns 0.078ns 0.078ns 0.078ns 0.178ns 0.621ns 0.114ns 0.309ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLK " "Info: No valid register-to-register data paths exist for clock \"CLK\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:sld_hub_inst\|irsr_reg\[5\] register sld_hub:sld_hub_inst\|tdo 71.26 MHz 14.034 ns Internal " "Info: Clock \"altera_internal_jtag~TCKUTAP\" has Internal fmax of 71.26 MHz between source register \"sld_hub:sld_hub_inst\|irsr_reg\[5\]\" and destination register \"sld_hub:sld_hub_inst\|tdo\" (period= 14.034 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.756 ns + Longest register register " "Info: + Longest register to register delay is 6.756 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:sld_hub_inst\|irsr_reg\[5\] 1 REG LC_X13_Y3_N9 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X13_Y3_N9; Fanout = 19; REG Node = 'sld_hub:sld_hub_inst\|irsr_reg\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|irsr_reg[5] } "NODE_NAME" } } { "../../../../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 290 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.327 ns) + CELL(0.590 ns) 1.917 ns sld_hub:sld_hub_inst\|Equal9~0 2 COMB LC_X14_Y4_N5 6 " "Info: 2: + IC(1.327 ns) + CELL(0.590 ns) = 1.917 ns; Loc. = LC_X14_Y4_N5; Fanout = 6; COMB Node = 'sld_hub:sld_hub_inst\|Equal9~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.917 ns" { sld_hub:sld_hub_inst|irsr_reg[5] sld_hub:sld_hub_inst|Equal9~0 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1871 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.561 ns) + CELL(0.442 ns) 3.920 ns sld_hub:sld_hub_inst\|tdo~11 3 COMB LC_X13_Y3_N6 1 " "Info: 3: + IC(1.561 ns) + CELL(0.442 ns) = 3.920 ns; Loc. = LC_X13_Y3_N6; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|tdo~11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.003 ns" { sld_hub:sld_hub_inst|Equal9~0 sld_hub:sld_hub_inst|tdo~11 } "NODE_NAME" } } { "../../../../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.429 ns) + CELL(0.590 ns) 4.939 ns sld_hub:sld_hub_inst\|tdo~13 4 COMB LC_X13_Y3_N5 1 " "Info: 4: + IC(0.429 ns) + CELL(0.590 ns) = 4.939 ns; Loc. = LC_X13_Y3_N5; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|tdo~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.019 ns" { sld_hub:sld_hub_inst|tdo~11 sld_hub:sld_hub_inst|tdo~13 } "NODE_NAME" } } { "../../../../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.210 ns) + CELL(0.607 ns) 6.756 ns sld_hub:sld_hub_inst\|tdo 5 REG LC_X13_Y4_N3 1 " "Info: 5: + IC(1.210 ns) + CELL(0.607 ns) = 6.756 ns; Loc. = LC_X13_Y4_N3; Fanout = 1; REG Node = 'sld_hub:sld_hub_inst\|tdo'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.817 ns" { sld_hub:sld_hub_inst|tdo~13 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "../../../../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.229 ns ( 32.99 % ) " "Info: Total cell delay = 2.229 ns ( 32.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.527 ns ( 67.01 % ) " "Info: Total interconnect delay = 4.527 ns ( 67.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.756 ns" { sld_hub:sld_hub_inst|irsr_reg[5] sld_hub:sld_hub_inst|Equal9~0 sld_hub:sld_hub_inst|tdo~11 sld_hub:sld_hub_inst|tdo~13 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.756 ns" { sld_hub:sld_hub_inst|irsr_reg[5] {} sld_hub:sld_hub_inst|Equal9~0 {} sld_hub:sld_hub_inst|tdo~11 {} sld_hub:sld_hub_inst|tdo~13 {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 1.327ns 1.561ns 0.429ns 1.210ns } { 0.000ns 0.590ns 0.442ns 0.590ns 0.607ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 5.301 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 5.301 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y10_N1 295 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y10_N1; Fanout = 295; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.590 ns) + CELL(0.711 ns) 5.301 ns sld_hub:sld_hub_inst\|tdo 2 REG LC_X13_Y4_N3 1 " "Info: 2: + IC(4.590 ns) + CELL(0.711 ns) = 5.301 ns; Loc. = LC_X13_Y4_N3; Fanout = 1; REG Node = 'sld_hub:sld_hub_inst\|tdo'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.301 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "../../../../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.711 ns ( 13.41 % ) " "Info: Total cell delay = 0.711 ns ( 13.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.590 ns ( 86.59 % ) " "Info: Total interconnect delay = 4.590 ns ( 86.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.301 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.301 ns" { altera_internal_jtag~TCKUTAP {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 4.590ns } { 0.000ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 5.301 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 5.301 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y10_N1 295 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y10_N1; Fanout = 295; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.590 ns) + CELL(0.711 ns) 5.301 ns sld_hub:sld_hub_inst\|irsr_reg\[5\] 2 REG LC_X13_Y3_N9 19 " "Info: 2: + IC(4.590 ns) + CELL(0.711 ns) = 5.301 ns; Loc. = LC_X13_Y3_N9; Fanout = 19; REG Node = 'sld_hub:sld_hub_inst\|irsr_reg\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.301 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|irsr_reg[5] } "NODE_NAME" } } { "../../../../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 290 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.711 ns ( 13.41 % ) " "Info: Total cell delay = 0.711 ns ( 13.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.590 ns ( 86.59 % ) " "Info: Total interconnect delay = 4.590 ns ( 86.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.301 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|irsr_reg[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.301 ns" { altera_internal_jtag~TCKUTAP {} sld_hub:sld_hub_inst|irsr_reg[5] {} } { 0.000ns 4.590ns } { 0.000ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.301 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.301 ns" { altera_internal_jtag~TCKUTAP {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 4.590ns } { 0.000ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.301 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|irsr_reg[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.301 ns" { altera_internal_jtag~TCKUTAP {} sld_hub:sld_hub_inst|irsr_reg[5] {} } { 0.000ns 4.590ns } { 0.000ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "../../../../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 290 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "../../../../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../../../../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 290 -1 0 } } { "../../../../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.756 ns" { sld_hub:sld_hub_inst|irsr_reg[5] sld_hub:sld_hub_inst|Equal9~0 sld_hub:sld_hub_inst|tdo~11 sld_hub:sld_hub_inst|tdo~13 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.756 ns" { sld_hub:sld_hub_inst|irsr_reg[5] {} sld_hub:sld_hub_inst|Equal9~0 {} sld_hub:sld_hub_inst|tdo~11 {} sld_hub:sld_hub_inst|tdo~13 {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 1.327ns 1.561ns 0.429ns 1.210ns } { 0.000ns 0.590ns 0.442ns 0.590ns 0.607ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.301 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.301 ns" { altera_internal_jtag~TCKUTAP {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 4.590ns } { 0.000ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.301 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|irsr_reg[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.301 ns" { altera_internal_jtag~TCKUTAP {} sld_hub:sld_hub_inst|irsr_reg[5] {} } { 0.000ns 4.590ns } { 0.000ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "pll50:inst17\|altpll:altpll_component\|_clk0 register CPU_Core:inst\|SCHKT:inst\|CT2\[2\] register CPU_Core:inst\|SCHKT:inst\|CT2\[2\] 122 ps " "Info: Minimum slack time is 122 ps for clock \"pll50:inst17\|altpll:altpll_component\|_clk0\" between source register \"CPU_Core:inst\|SCHKT:inst\|CT2\[2\]\" and destination register \"CPU_Core:inst\|SCHKT:inst\|CT2\[2\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.832 ns + Shortest register register " "Info: + Shortest register to register delay is 0.832 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CPU_Core:inst\|SCHKT:inst\|CT2\[2\] 1 REG LC_X23_Y16_N3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X23_Y16_N3; Fanout = 2; REG Node = 'CPU_Core:inst\|SCHKT:inst\|CT2\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU_Core:inst|SCHKT:inst|CT2[2] } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1976 29 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.523 ns) + CELL(0.309 ns) 0.832 ns CPU_Core:inst\|SCHKT:inst\|CT2\[2\] 2 REG LC_X23_Y16_N3 2 " "Info: 2: + IC(0.523 ns) + CELL(0.309 ns) = 0.832 ns; Loc. = LC_X23_Y16_N3; Fanout = 2; REG Node = 'CPU_Core:inst\|SCHKT:inst\|CT2\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.832 ns" { CPU_Core:inst|SCHKT:inst|CT2[2] CPU_Core:inst|SCHKT:inst|CT2[2] } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1976 29 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.309 ns ( 37.14 % ) " "Info: Total cell delay = 0.309 ns ( 37.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.523 ns ( 62.86 % ) " "Info: Total interconnect delay = 0.523 ns ( 62.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.832 ns" { CPU_Core:inst|SCHKT:inst|CT2[2] CPU_Core:inst|SCHKT:inst|CT2[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.832 ns" { CPU_Core:inst|SCHKT:inst|CT2[2] {} CPU_Core:inst|SCHKT:inst|CT2[2] {} } { 0.000ns 0.523ns } { 0.000ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.710 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.710 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -1.885 ns " "Info: + Latch edge is -1.885 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll50:inst17\|altpll:altpll_component\|_clk0 50.000 ns -1.885 ns  50 " "Info: Clock period of Destination clock \"pll50:inst17\|altpll:altpll_component\|_clk0\" is 50.000 ns with  offset of -1.885 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -1.885 ns " "Info: - Launch edge is -1.885 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll50:inst17\|altpll:altpll_component\|_clk0 50.000 ns -1.885 ns  50 " "Info: Clock period of Source clock \"pll50:inst17\|altpll:altpll_component\|_clk0\" is 50.000 ns with  offset of -1.885 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.919 ns + Smallest " "Info: + Smallest clock skew is 0.919 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll50:inst17\|altpll:altpll_component\|_clk0 destination 8.877 ns + Longest register " "Info: + Longest clock path from clock \"pll50:inst17\|altpll:altpll_component\|_clk0\" to destination register is 8.877 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll50:inst17\|altpll:altpll_component\|_clk0 1 CLK PLL_1 621 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 621; CLK Node = 'pll50:inst17\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll50:inst17|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.674 ns) + CELL(0.935 ns) 2.609 ns CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[6\] 2 REG LC_X26_Y10_N6 4 " "Info: 2: + IC(1.674 ns) + CELL(0.935 ns) = 2.609 ns; Loc. = LC_X26_Y10_N6; Fanout = 4; REG Node = 'CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.609 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[6] } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1958 78 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.750 ns) + CELL(0.590 ns) 3.949 ns CPU_Core:inst\|SCHKT:inst\|CLKA~60 3 COMB LC_X27_Y10_N9 1 " "Info: 3: + IC(0.750 ns) + CELL(0.590 ns) = 3.949 ns; Loc. = LC_X27_Y10_N9; Fanout = 1; COMB Node = 'CPU_Core:inst\|SCHKT:inst\|CLKA~60'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.340 ns" { CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[6] CPU_Core:inst|SCHKT:inst|CLKA~60 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 200 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.292 ns) 4.677 ns CPU_Core:inst\|SCHKT:inst\|CLKA~61 4 COMB LC_X27_Y10_N4 5 " "Info: 4: + IC(0.436 ns) + CELL(0.292 ns) = 4.677 ns; Loc. = LC_X27_Y10_N4; Fanout = 5; COMB Node = 'CPU_Core:inst\|SCHKT:inst\|CLKA~61'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.728 ns" { CPU_Core:inst|SCHKT:inst|CLKA~60 CPU_Core:inst|SCHKT:inst|CLKA~61 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 206 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.489 ns) + CELL(0.711 ns) 8.877 ns CPU_Core:inst\|SCHKT:inst\|CT2\[2\] 5 REG LC_X23_Y16_N3 2 " "Info: 5: + IC(3.489 ns) + CELL(0.711 ns) = 8.877 ns; Loc. = LC_X23_Y16_N3; Fanout = 2; REG Node = 'CPU_Core:inst\|SCHKT:inst\|CT2\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { CPU_Core:inst|SCHKT:inst|CLKA~61 CPU_Core:inst|SCHKT:inst|CT2[2] } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1976 29 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.528 ns ( 28.48 % ) " "Info: Total cell delay = 2.528 ns ( 28.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.349 ns ( 71.52 % ) " "Info: Total interconnect delay = 6.349 ns ( 71.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.877 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[6] CPU_Core:inst|SCHKT:inst|CLKA~60 CPU_Core:inst|SCHKT:inst|CLKA~61 CPU_Core:inst|SCHKT:inst|CT2[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.877 ns" { pll50:inst17|altpll:altpll_component|_clk0 {} CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[6] {} CPU_Core:inst|SCHKT:inst|CLKA~60 {} CPU_Core:inst|SCHKT:inst|CLKA~61 {} CPU_Core:inst|SCHKT:inst|CT2[2] {} } { 0.000ns 1.674ns 0.750ns 0.436ns 3.489ns } { 0.000ns 0.935ns 0.590ns 0.292ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll50:inst17\|altpll:altpll_component\|_clk0 source 7.958 ns - Shortest register " "Info: - Shortest clock path from clock \"pll50:inst17\|altpll:altpll_component\|_clk0\" to source register is 7.958 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll50:inst17\|altpll:altpll_component\|_clk0 1 CLK PLL_1 621 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 621; CLK Node = 'pll50:inst17\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll50:inst17|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.674 ns) + CELL(0.935 ns) 2.609 ns CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[1\] 2 REG LC_X26_Y10_N1 4 " "Info: 2: + IC(1.674 ns) + CELL(0.935 ns) = 2.609 ns; Loc. = LC_X26_Y10_N1; Fanout = 4; REG Node = 'CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.609 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[1] } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1958 78 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.739 ns) + CELL(0.114 ns) 3.462 ns CPU_Core:inst\|SCHKT:inst\|CLKA~59 3 COMB LC_X27_Y10_N3 1 " "Info: 3: + IC(0.739 ns) + CELL(0.114 ns) = 3.462 ns; Loc. = LC_X27_Y10_N3; Fanout = 1; COMB Node = 'CPU_Core:inst\|SCHKT:inst\|CLKA~59'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.853 ns" { CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[1] CPU_Core:inst|SCHKT:inst|CLKA~59 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 185 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 3.758 ns CPU_Core:inst\|SCHKT:inst\|CLKA~61 4 COMB LC_X27_Y10_N4 5 " "Info: 4: + IC(0.182 ns) + CELL(0.114 ns) = 3.758 ns; Loc. = LC_X27_Y10_N4; Fanout = 5; COMB Node = 'CPU_Core:inst\|SCHKT:inst\|CLKA~61'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { CPU_Core:inst|SCHKT:inst|CLKA~59 CPU_Core:inst|SCHKT:inst|CLKA~61 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 206 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.489 ns) + CELL(0.711 ns) 7.958 ns CPU_Core:inst\|SCHKT:inst\|CT2\[2\] 5 REG LC_X23_Y16_N3 2 " "Info: 5: + IC(3.489 ns) + CELL(0.711 ns) = 7.958 ns; Loc. = LC_X23_Y16_N3; Fanout = 2; REG Node = 'CPU_Core:inst\|SCHKT:inst\|CT2\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { CPU_Core:inst|SCHKT:inst|CLKA~61 CPU_Core:inst|SCHKT:inst|CT2[2] } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1976 29 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.874 ns ( 23.55 % ) " "Info: Total cell delay = 1.874 ns ( 23.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.084 ns ( 76.45 % ) " "Info: Total interconnect delay = 6.084 ns ( 76.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.958 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[1] CPU_Core:inst|SCHKT:inst|CLKA~59 CPU_Core:inst|SCHKT:inst|CLKA~61 CPU_Core:inst|SCHKT:inst|CT2[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.958 ns" { pll50:inst17|altpll:altpll_component|_clk0 {} CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[1] {} CPU_Core:inst|SCHKT:inst|CLKA~59 {} CPU_Core:inst|SCHKT:inst|CLKA~61 {} CPU_Core:inst|SCHKT:inst|CT2[2] {} } { 0.000ns 1.674ns 0.739ns 0.182ns 3.489ns } { 0.000ns 0.935ns 0.114ns 0.114ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.877 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[6] CPU_Core:inst|SCHKT:inst|CLKA~60 CPU_Core:inst|SCHKT:inst|CLKA~61 CPU_Core:inst|SCHKT:inst|CT2[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.877 ns" { pll50:inst17|altpll:altpll_component|_clk0 {} CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[6] {} CPU_Core:inst|SCHKT:inst|CLKA~60 {} CPU_Core:inst|SCHKT:inst|CLKA~61 {} CPU_Core:inst|SCHKT:inst|CT2[2] {} } { 0.000ns 1.674ns 0.750ns 0.436ns 3.489ns } { 0.000ns 0.935ns 0.590ns 0.292ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.958 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[1] CPU_Core:inst|SCHKT:inst|CLKA~59 CPU_Core:inst|SCHKT:inst|CLKA~61 CPU_Core:inst|SCHKT:inst|CT2[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.958 ns" { pll50:inst17|altpll:altpll_component|_clk0 {} CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[1] {} CPU_Core:inst|SCHKT:inst|CLKA~59 {} CPU_Core:inst|SCHKT:inst|CLKA~61 {} CPU_Core:inst|SCHKT:inst|CT2[2] {} } { 0.000ns 1.674ns 0.739ns 0.182ns 3.489ns } { 0.000ns 0.935ns 0.114ns 0.114ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns - " "Info: - Micro clock to output delay of source is 0.224 ns" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1976 29 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1976 29 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.877 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[6] CPU_Core:inst|SCHKT:inst|CLKA~60 CPU_Core:inst|SCHKT:inst|CLKA~61 CPU_Core:inst|SCHKT:inst|CT2[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.877 ns" { pll50:inst17|altpll:altpll_component|_clk0 {} CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[6] {} CPU_Core:inst|SCHKT:inst|CLKA~60 {} CPU_Core:inst|SCHKT:inst|CLKA~61 {} CPU_Core:inst|SCHKT:inst|CT2[2] {} } { 0.000ns 1.674ns 0.750ns 0.436ns 3.489ns } { 0.000ns 0.935ns 0.590ns 0.292ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.958 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[1] CPU_Core:inst|SCHKT:inst|CLKA~59 CPU_Core:inst|SCHKT:inst|CLKA~61 CPU_Core:inst|SCHKT:inst|CT2[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.958 ns" { pll50:inst17|altpll:altpll_component|_clk0 {} CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[1] {} CPU_Core:inst|SCHKT:inst|CLKA~59 {} CPU_Core:inst|SCHKT:inst|CLKA~61 {} CPU_Core:inst|SCHKT:inst|CT2[2] {} } { 0.000ns 1.674ns 0.739ns 0.182ns 3.489ns } { 0.000ns 0.935ns 0.114ns 0.114ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.832 ns" { CPU_Core:inst|SCHKT:inst|CT2[2] CPU_Core:inst|SCHKT:inst|CT2[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.832 ns" { CPU_Core:inst|SCHKT:inst|CT2[2] {} CPU_Core:inst|SCHKT:inst|CT2[2] {} } { 0.000ns 0.523ns } { 0.000ns 0.309ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.877 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[6] CPU_Core:inst|SCHKT:inst|CLKA~60 CPU_Core:inst|SCHKT:inst|CLKA~61 CPU_Core:inst|SCHKT:inst|CT2[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.877 ns" { pll50:inst17|altpll:altpll_component|_clk0 {} CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[6] {} CPU_Core:inst|SCHKT:inst|CLKA~60 {} CPU_Core:inst|SCHKT:inst|CLKA~61 {} CPU_Core:inst|SCHKT:inst|CT2[2] {} } { 0.000ns 1.674ns 0.750ns 0.436ns 3.489ns } { 0.000ns 0.935ns 0.590ns 0.292ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.958 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[1] CPU_Core:inst|SCHKT:inst|CLKA~59 CPU_Core:inst|SCHKT:inst|CLKA~61 CPU_Core:inst|SCHKT:inst|CT2[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.958 ns" { pll50:inst17|altpll:altpll_component|_clk0 {} CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[1] {} CPU_Core:inst|SCHKT:inst|CLKA~59 {} CPU_Core:inst|SCHKT:inst|CLKA~61 {} CPU_Core:inst|SCHKT:inst|CT2[2] {} } { 0.000ns 1.674ns 0.739ns 0.182ns 3.489ns } { 0.000ns 0.935ns 0.114ns 0.114ns 0.711ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "CPU_Core:inst\|SCHKT:inst\|Q\[1\] NESW CLK 14.845 ns register " "Info: tsu for register \"CPU_Core:inst\|SCHKT:inst\|Q\[1\]\" (data pin = \"NESW\", clock pin = \"CLK\") is 14.845 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.275 ns + Longest pin register " "Info: + Longest pin to register delay is 15.275 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns NESW 1 PIN PIN_5 14 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_5; Fanout = 14; PIN Node = 'NESW'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { NESW } "NODE_NAME" } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/music90/MCU8951.bdf" { { 128 1032 1200 144 "NESW" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.357 ns) + CELL(0.590 ns) 10.416 ns CPU_Core:inst\|SCHKT:inst\|Mux~4634 2 COMB LC_X23_Y16_N8 2 " "Info: 2: + IC(8.357 ns) + CELL(0.590 ns) = 10.416 ns; Loc. = LC_X23_Y16_N8; Fanout = 2; COMB Node = 'CPU_Core:inst\|SCHKT:inst\|Mux~4634'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.947 ns" { NESW CPU_Core:inst|SCHKT:inst|Mux~4634 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1889 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.438 ns) + CELL(0.292 ns) 11.146 ns CPU_Core:inst\|SCHKT:inst\|Mux~4639 3 COMB LC_X23_Y16_N2 1 " "Info: 3: + IC(0.438 ns) + CELL(0.292 ns) = 11.146 ns; Loc. = LC_X23_Y16_N2; Fanout = 1; COMB Node = 'CPU_Core:inst\|SCHKT:inst\|Mux~4639'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.730 ns" { CPU_Core:inst|SCHKT:inst|Mux~4634 CPU_Core:inst|SCHKT:inst|Mux~4639 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1891 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.058 ns) + CELL(0.442 ns) 12.646 ns CPU_Core:inst\|SCHKT:inst\|Mux~4641 4 COMB LC_X25_Y16_N8 1 " "Info: 4: + IC(1.058 ns) + CELL(0.442 ns) = 12.646 ns; Loc. = LC_X25_Y16_N8; Fanout = 1; COMB Node = 'CPU_Core:inst\|SCHKT:inst\|Mux~4641'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { CPU_Core:inst|SCHKT:inst|Mux~4639 CPU_Core:inst|SCHKT:inst|Mux~4641 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1892 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.151 ns) + CELL(0.478 ns) 15.275 ns CPU_Core:inst\|SCHKT:inst\|Q\[1\] 5 REG LC_X25_Y9_N3 13 " "Info: 5: + IC(2.151 ns) + CELL(0.478 ns) = 15.275 ns; Loc. = LC_X25_Y9_N3; Fanout = 13; REG Node = 'CPU_Core:inst\|SCHKT:inst\|Q\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.629 ns" { CPU_Core:inst|SCHKT:inst|Mux~4641 CPU_Core:inst|SCHKT:inst|Q[1] } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1988 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.271 ns ( 21.41 % ) " "Info: Total cell delay = 3.271 ns ( 21.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.004 ns ( 78.59 % ) " "Info: Total interconnect delay = 12.004 ns ( 78.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "15.275 ns" { NESW CPU_Core:inst|SCHKT:inst|Mux~4634 CPU_Core:inst|SCHKT:inst|Mux~4639 CPU_Core:inst|SCHKT:inst|Mux~4641 CPU_Core:inst|SCHKT:inst|Q[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "15.275 ns" { NESW {} NESW~out0 {} CPU_Core:inst|SCHKT:inst|Mux~4634 {} CPU_Core:inst|SCHKT:inst|Mux~4639 {} CPU_Core:inst|SCHKT:inst|Mux~4641 {} CPU_Core:inst|SCHKT:inst|Q[1] {} } { 0.000ns 0.000ns 8.357ns 0.438ns 1.058ns 2.151ns } { 0.000ns 1.469ns 0.590ns 0.292ns 0.442ns 0.478ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1988 27 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_PLL_OFFSET" "CLK pll50:inst17\|altpll:altpll_component\|_clk0 -1.885 ns - " "Info: - Offset between input clock \"CLK\" and output clock \"pll50:inst17\|altpll:altpll_component\|_clk0\" is -1.885 ns" {  } { { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/music90/MCU8951.bdf" { { 128 552 720 144 "CLK" "" } } } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll50:inst17\|altpll:altpll_component\|_clk0 destination 2.352 ns - Shortest register " "Info: - Shortest clock path from clock \"pll50:inst17\|altpll:altpll_component\|_clk0\" to destination register is 2.352 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll50:inst17\|altpll:altpll_component\|_clk0 1 CLK PLL_1 621 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 621; CLK Node = 'pll50:inst17\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll50:inst17|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.641 ns) + CELL(0.711 ns) 2.352 ns CPU_Core:inst\|SCHKT:inst\|Q\[1\] 2 REG LC_X25_Y9_N3 13 " "Info: 2: + IC(1.641 ns) + CELL(0.711 ns) = 2.352 ns; Loc. = LC_X25_Y9_N3; Fanout = 13; REG Node = 'CPU_Core:inst\|SCHKT:inst\|Q\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.352 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|SCHKT:inst|Q[1] } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1988 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.711 ns ( 30.23 % ) " "Info: Total cell delay = 0.711 ns ( 30.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.641 ns ( 69.77 % ) " "Info: Total interconnect delay = 1.641 ns ( 69.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.352 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|SCHKT:inst|Q[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.352 ns" { pll50:inst17|altpll:altpll_component|_clk0 {} CPU_Core:inst|SCHKT:inst|Q[1] {} } { 0.000ns 1.641ns } { 0.000ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "15.275 ns" { NESW CPU_Core:inst|SCHKT:inst|Mux~4634 CPU_Core:inst|SCHKT:inst|Mux~4639 CPU_Core:inst|SCHKT:inst|Mux~4641 CPU_Core:inst|SCHKT:inst|Q[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "15.275 ns" { NESW {} NESW~out0 {} CPU_Core:inst|SCHKT:inst|Mux~4634 {} CPU_Core:inst|SCHKT:inst|Mux~4639 {} CPU_Core:inst|SCHKT:inst|Mux~4641 {} CPU_Core:inst|SCHKT:inst|Q[1] {} } { 0.000ns 0.000ns 8.357ns 0.438ns 1.058ns 2.151ns } { 0.000ns 1.469ns 0.590ns 0.292ns 0.442ns 0.478ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.352 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|SCHKT:inst|Q[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.352 ns" { pll50:inst17|altpll:altpll_component|_clk0 {} CPU_Core:inst|SCHKT:inst|Q[1] {} } { 0.000ns 1.641ns } { 0.000ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK POE\[2\] CPU_Core:inst\|SCHKT:inst\|LOK\[2\] 13.833 ns register " "Info: tco from clock \"CLK\" to destination pin \"POE\[2\]\" through register \"CPU_Core:inst\|SCHKT:inst\|LOK\[2\]\" is 13.833 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLK pll50:inst17\|altpll:altpll_component\|_clk0 -1.885 ns + " "Info: + Offset between input clock \"CLK\" and output clock \"pll50:inst17\|altpll:altpll_component\|_clk0\" is -1.885 ns" {  } { { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/music90/MCU8951.bdf" { { 128 552 720 144 "CLK" "" } } } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll50:inst17\|altpll:altpll_component\|_clk0 source 8.877 ns + Longest register " "Info: + Longest clock path from clock \"pll50:inst17\|altpll:altpll_component\|_clk0\" to source register is 8.877 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll50:inst17\|altpll:altpll_component\|_clk0 1 CLK PLL_1 621 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 621; CLK Node = 'pll50:inst17\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll50:inst17|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.674 ns) + CELL(0.935 ns) 2.609 ns CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[6\] 2 REG LC_X26_Y10_N6 4 " "Info: 2: + IC(1.674 ns) + CELL(0.935 ns) = 2.609 ns; Loc. = LC_X26_Y10_N6; Fanout = 4; REG Node = 'CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.609 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[6] } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1958 78 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.750 ns) + CELL(0.590 ns) 3.949 ns CPU_Core:inst\|SCHKT:inst\|CLKA~60 3 COMB LC_X27_Y10_N9 1 " "Info: 3: + IC(0.750 ns) + CELL(0.590 ns) = 3.949 ns; Loc. = LC_X27_Y10_N9; Fanout = 1; COMB Node = 'CPU_Core:inst\|SCHKT:inst\|CLKA~60'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.340 ns" { CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[6] CPU_Core:inst|SCHKT:inst|CLKA~60 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 200 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.292 ns) 4.677 ns CPU_Core:inst\|SCHKT:inst\|CLKA~61 4 COMB LC_X27_Y10_N4 5 " "Info: 4: + IC(0.436 ns) + CELL(0.292 ns) = 4.677 ns; Loc. = LC_X27_Y10_N4; Fanout = 5; COMB Node = 'CPU_Core:inst\|SCHKT:inst\|CLKA~61'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.728 ns" { CPU_Core:inst|SCHKT:inst|CLKA~60 CPU_Core:inst|SCHKT:inst|CLKA~61 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 206 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.489 ns) + CELL(0.711 ns) 8.877 ns CPU_Core:inst\|SCHKT:inst\|LOK\[2\] 5 REG LC_X23_Y16_N7 4 " "Info: 5: + IC(3.489 ns) + CELL(0.711 ns) = 8.877 ns; Loc. = LC_X23_Y16_N7; Fanout = 4; REG Node = 'CPU_Core:inst\|SCHKT:inst\|LOK\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { CPU_Core:inst|SCHKT:inst|CLKA~61 CPU_Core:inst|SCHKT:inst|LOK[2] } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 2001 29 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.528 ns ( 28.48 % ) " "Info: Total cell delay = 2.528 ns ( 28.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.349 ns ( 71.52 % ) " "Info: Total interconnect delay = 6.349 ns ( 71.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.877 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[6] CPU_Core:inst|SCHKT:inst|CLKA~60 CPU_Core:inst|SCHKT:inst|CLKA~61 CPU_Core:inst|SCHKT:inst|LOK[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.877 ns" { pll50:inst17|altpll:altpll_component|_clk0 {} CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[6] {} CPU_Core:inst|SCHKT:inst|CLKA~60 {} CPU_Core:inst|SCHKT:inst|CLKA~61 {} CPU_Core:inst|SCHKT:inst|LOK[2] {} } { 0.000ns 1.674ns 0.750ns 0.436ns 3.489ns } { 0.000ns 0.935ns 0.590ns 0.292ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 2001 29 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.617 ns + Longest register pin " "Info: + Longest register to pin delay is 6.617 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CPU_Core:inst\|SCHKT:inst\|LOK\[2\] 1 REG LC_X23_Y16_N7 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X23_Y16_N7; Fanout = 4; REG Node = 'CPU_Core:inst\|SCHKT:inst\|LOK\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU_Core:inst|SCHKT:inst|LOK[2] } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 2001 29 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.237 ns) + CELL(0.442 ns) 1.679 ns CPU_Core:inst\|SCHKT:inst\|FA\[2\]~3 2 COMB LC_X23_Y17_N2 1 " "Info: 2: + IC(1.237 ns) + CELL(0.442 ns) = 1.679 ns; Loc. = LC_X23_Y17_N2; Fanout = 1; COMB Node = 'CPU_Core:inst\|SCHKT:inst\|FA\[2\]~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.679 ns" { CPU_Core:inst|SCHKT:inst|LOK[2] CPU_Core:inst|SCHKT:inst|FA[2]~3 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1927 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.830 ns) + CELL(2.108 ns) 6.617 ns POE\[2\] 3 PIN PIN_226 0 " "Info: 3: + IC(2.830 ns) + CELL(2.108 ns) = 6.617 ns; Loc. = PIN_226; Fanout = 0; PIN Node = 'POE\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.938 ns" { CPU_Core:inst|SCHKT:inst|FA[2]~3 POE[2] } "NODE_NAME" } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/music90/MCU8951.bdf" { { 632 832 1008 648 "POE\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.550 ns ( 38.54 % ) " "Info: Total cell delay = 2.550 ns ( 38.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.067 ns ( 61.46 % ) " "Info: Total interconnect delay = 4.067 ns ( 61.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.617 ns" { CPU_Core:inst|SCHKT:inst|LOK[2] CPU_Core:inst|SCHKT:inst|FA[2]~3 POE[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.617 ns" { CPU_Core:inst|SCHKT:inst|LOK[2] {} CPU_Core:inst|SCHKT:inst|FA[2]~3 {} POE[2] {} } { 0.000ns 1.237ns 2.830ns } { 0.000ns 0.442ns 2.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.877 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[6] CPU_Core:inst|SCHKT:inst|CLKA~60 CPU_Core:inst|SCHKT:inst|CLKA~61 CPU_Core:inst|SCHKT:inst|LOK[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.877 ns" { pll50:inst17|altpll:altpll_component|_clk0 {} CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[6] {} CPU_Core:inst|SCHKT:inst|CLKA~60 {} CPU_Core:inst|SCHKT:inst|CLKA~61 {} CPU_Core:inst|SCHKT:inst|LOK[2] {} } { 0.000ns 1.674ns 0.750ns 0.436ns 3.489ns } { 0.000ns 0.935ns 0.590ns 0.292ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.617 ns" { CPU_Core:inst|SCHKT:inst|LOK[2] CPU_Core:inst|SCHKT:inst|FA[2]~3 POE[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.617 ns" { CPU_Core:inst|SCHKT:inst|LOK[2] {} CPU_Core:inst|SCHKT:inst|FA[2]~3 {} POE[2] {} } { 0.000ns 1.237ns 2.830ns } { 0.000ns 0.442ns 2.108ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "altera_internal_jtag~TDO altera_reserved_tdo 2.124 ns Longest " "Info: Longest tpd from source pin \"altera_internal_jtag~TDO\" to destination pin \"altera_reserved_tdo\" is 2.124 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDO 1 PIN JTAG_X1_Y10_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y10_N1; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.124 ns) 2.124 ns altera_reserved_tdo 2 PIN PIN_149 0 " "Info: 2: + IC(0.000 ns) + CELL(2.124 ns) = 2.124 ns; Loc. = PIN_149; Fanout = 0; PIN Node = 'altera_reserved_tdo'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.124 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.124 ns ( 100.00 % ) " "Info: Total cell delay = 2.124 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.124 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.124 ns" { altera_internal_jtag~TDO {} altera_reserved_tdo {} } { 0.000ns 0.000ns } { 0.000ns 2.124ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "sld_hub:sld_hub_inst\|jtag_ir_reg\[9\] altera_internal_jtag altera_internal_jtag~TCKUTAP 3.277 ns register " "Info: th for register \"sld_hub:sld_hub_inst\|jtag_ir_reg\[9\]\" (data pin = \"altera_internal_jtag\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 3.277 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 5.301 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 5.301 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y10_N1 295 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y10_N1; Fanout = 295; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.590 ns) + CELL(0.711 ns) 5.301 ns sld_hub:sld_hub_inst\|jtag_ir_reg\[9\] 2 REG LC_X12_Y5_N2 2 " "Info: 2: + IC(4.590 ns) + CELL(0.711 ns) = 5.301 ns; Loc. = LC_X12_Y5_N2; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|jtag_ir_reg\[9\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.301 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|jtag_ir_reg[9] } "NODE_NAME" } } { "../../../../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 287 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.711 ns ( 13.41 % ) " "Info: Total cell delay = 0.711 ns ( 13.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.590 ns ( 86.59 % ) " "Info: Total interconnect delay = 4.590 ns ( 86.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.301 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|jtag_ir_reg[9] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.301 ns" { altera_internal_jtag~TCKUTAP {} sld_hub:sld_hub_inst|jtag_ir_reg[9] {} } { 0.000ns 4.590ns } { 0.000ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "../../../../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 287 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.039 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.039 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag 1 PIN JTAG_X1_Y10_N1 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y10_N1; Fanout = 12; PIN Node = 'altera_internal_jtag'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.924 ns) + CELL(0.115 ns) 2.039 ns sld_hub:sld_hub_inst\|jtag_ir_reg\[9\] 2 REG LC_X12_Y5_N2 2 " "Info: 2: + IC(1.924 ns) + CELL(0.115 ns) = 2.039 ns; Loc. = LC_X12_Y5_N2; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|jtag_ir_reg\[9\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.039 ns" { altera_internal_jtag sld_hub:sld_hub_inst|jtag_ir_reg[9] } "NODE_NAME" } } { "../../../../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 287 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.115 ns ( 5.64 % ) " "Info: Total cell delay = 0.115 ns ( 5.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.924 ns ( 94.36 % ) " "Info: Total interconnect delay = 1.924 ns ( 94.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.039 ns" { altera_internal_jtag sld_hub:sld_hub_inst|jtag_ir_reg[9] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.039 ns" { altera_internal_jtag {} sld_hub:sld_hub_inst|jtag_ir_reg[9] {} } { 0.000ns 1.924ns } { 0.000ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.301 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|jtag_ir_reg[9] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.301 ns" { altera_internal_jtag~TCKUTAP {} sld_hub:sld_hub_inst|jtag_ir_reg[9] {} } { 0.000ns 4.590ns } { 0.000ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.039 ns" { altera_internal_jtag sld_hub:sld_hub_inst|jtag_ir_reg[9] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.039 ns" { altera_internal_jtag {} sld_hub:sld_hub_inst|jtag_ir_reg[9] {} } { 0.000ns 1.924ns } { 0.000ns 0.115ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_TCO_RESULT" "CLK POE\[3\] pll50:inst17\|altpll:altpll_component\|_clk0 2.769 ns clock " "Info: Minimum tco from clock \"CLK\" to destination pin \"POE\[3\]\" through clock \"pll50:inst17\|altpll:altpll_component\|_clk0\" is 2.769 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLK pll50:inst17\|altpll:altpll_component\|_clk0 -1.885 ns + " "Info: + Offset between input clock \"CLK\" and output clock \"pll50:inst17\|altpll:altpll_component\|_clk0\" is -1.885 ns" {  } { { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/music90/MCU8951.bdf" { { 128 552 720 144 "CLK" "" } } } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.654 ns + Shortest clock pin " "Info: + Shortest clock to pin delay is 4.654 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll50:inst17\|altpll:altpll_component\|_clk0 1 CLK PLL_1 621 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 621; CLK Node = 'pll50:inst17\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll50:inst17|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.546 ns) + CELL(2.108 ns) 4.654 ns POE\[3\] 2 PIN PIN_223 0 " "Info: 2: + IC(2.546 ns) + CELL(2.108 ns) = 4.654 ns; Loc. = PIN_223; Fanout = 0; PIN Node = 'POE\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.654 ns" { pll50:inst17|altpll:altpll_component|_clk0 POE[3] } "NODE_NAME" } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/music90/MCU8951.bdf" { { 632 832 1008 648 "POE\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.108 ns ( 45.29 % ) " "Info: Total cell delay = 2.108 ns ( 45.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.546 ns ( 54.71 % ) " "Info: Total interconnect delay = 2.546 ns ( 54.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.654 ns" { pll50:inst17|altpll:altpll_component|_clk0 POE[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.654 ns" { pll50:inst17|altpll:altpll_component|_clk0 {} POE[3] {} } { 0.000ns 2.546ns } { 0.000ns 2.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.654 ns" { pll50:inst17|altpll:altpll_component|_clk0 POE[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.654 ns" { pll50:inst17|altpll:altpll_component|_clk0 {} POE[3] {} } { 0.000ns 2.546ns } { 0.000ns 2.108ns } "" } }  } 0 0 "Minimum tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "altera_internal_jtag~TDO altera_reserved_tdo 2.124 ns Shortest " "Info: Shortest tpd from source pin \"altera_internal_jtag~TDO\" to destination pin \"altera_reserved_tdo\" is 2.124 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDO 1 PIN JTAG_X1_Y10_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y10_N1; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.124 ns) 2.124 ns altera_reserved_tdo 2 PIN PIN_149 0 " "Info: 2: + IC(0.000 ns) + CELL(2.124 ns) = 2.124 ns; Loc. = PIN_149; Fanout = 0; PIN Node = 'altera_reserved_tdo'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.124 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.124 ns ( 100.00 % ) " "Info: Total cell delay = 2.124 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.124 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.124 ns" { altera_internal_jtag~TDO {} altera_reserved_tdo {} } { 0.000ns 0.000ns } { 0.000ns 2.124ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "139 " "Info: Peak virtual memory: 139 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 25 19:14:50 2014 " "Info: Processing ended: Tue Mar 25 19:14:50 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 9 s " "Info: Quartus II Full Compilation was successful. 0 errors, 9 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
