

================================================================
== Vivado HLS Report for 'axi_interfaces_reverseBytes64'
================================================================
* Date:           Thu Jun 18 16:28:16 2015

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        axi_interfaces_prj
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k325tffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   4.00|      1.45|        0.50|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    0|    0|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|Expression       |        -|      -|       -|       -|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|       -|
|Register         |        -|      -|       -|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|       0|       0|
+-----------------+---------+-------+--------+--------+
|Available        |      890|    840|  407600|  203800|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|       0|       0|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 1
* Pipeline: 1
  Pipeline-0: II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
* FSM state operations: 

 <State 1>: 1.45ns
ST_1: in_read [1/1] 1.45ns
:0  %in_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %in_r) nounwind

ST_1: tmp [1/1] 0.00ns
:1  %tmp = trunc i64 %in_read to i8

ST_1: tmp_1 [1/1] 0.00ns
:2  %tmp_1 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %in_read, i32 8, i32 15)

ST_1: tmp_2 [1/1] 0.00ns
:3  %tmp_2 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %in_read, i32 16, i32 23)

ST_1: tmp_9 [1/1] 0.00ns
:4  %tmp_9 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %in_read, i32 24, i32 31)

ST_1: tmp_s [1/1] 0.00ns
:5  %tmp_s = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %in_read, i32 40, i32 47)

ST_1: tmp_3 [1/1] 0.00ns
:6  %tmp_3 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %in_read, i32 48, i32 55)

ST_1: tmp_4 [1/1] 0.00ns
:7  %tmp_4 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %in_read, i32 56, i32 63)

ST_1: tmp_5 [1/1] 0.00ns
:8  %tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %in_read, i32 32, i32 39)

ST_1: out [1/1] 0.00ns
:9  %out = call i64 @_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8(i8 %tmp, i8 %tmp_1, i8 %tmp_2, i8 %tmp_9, i8 %tmp_5, i8 %tmp_s, i8 %tmp_3, i8 %tmp_4)

ST_1: stg_12 [1/1] 0.00ns
:10  ret i64 %out



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7fe207f82de0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_read (read          ) [ 00]
tmp     (trunc         ) [ 00]
tmp_1   (partselect    ) [ 00]
tmp_2   (partselect    ) [ 00]
tmp_9   (partselect    ) [ 00]
tmp_s   (partselect    ) [ 00]
tmp_3   (partselect    ) [ 00]
tmp_4   (partselect    ) [ 00]
tmp_5   (partselect    ) [ 00]
out     (bitconcatenate) [ 00]
stg_12  (ret           ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="in_read_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="64" slack="0"/>
<pin id="38" dir="0" index="1" bw="64" slack="0"/>
<pin id="39" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_read/1 "/>
</bind>
</comp>

<comp id="43" class="1004" name="tmp_fu_43">
<pin_list>
<pin id="44" dir="0" index="0" bw="64" slack="0"/>
<pin id="45" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="47" class="1004" name="tmp_1_fu_47">
<pin_list>
<pin id="48" dir="0" index="0" bw="8" slack="0"/>
<pin id="49" dir="0" index="1" bw="64" slack="0"/>
<pin id="50" dir="0" index="2" bw="5" slack="0"/>
<pin id="51" dir="0" index="3" bw="5" slack="0"/>
<pin id="52" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="57" class="1004" name="tmp_2_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="8" slack="0"/>
<pin id="59" dir="0" index="1" bw="64" slack="0"/>
<pin id="60" dir="0" index="2" bw="6" slack="0"/>
<pin id="61" dir="0" index="3" bw="6" slack="0"/>
<pin id="62" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="67" class="1004" name="tmp_9_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="8" slack="0"/>
<pin id="69" dir="0" index="1" bw="64" slack="0"/>
<pin id="70" dir="0" index="2" bw="6" slack="0"/>
<pin id="71" dir="0" index="3" bw="6" slack="0"/>
<pin id="72" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="tmp_s_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="8" slack="0"/>
<pin id="79" dir="0" index="1" bw="64" slack="0"/>
<pin id="80" dir="0" index="2" bw="7" slack="0"/>
<pin id="81" dir="0" index="3" bw="7" slack="0"/>
<pin id="82" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="tmp_3_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="8" slack="0"/>
<pin id="89" dir="0" index="1" bw="64" slack="0"/>
<pin id="90" dir="0" index="2" bw="7" slack="0"/>
<pin id="91" dir="0" index="3" bw="7" slack="0"/>
<pin id="92" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="tmp_4_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="8" slack="0"/>
<pin id="99" dir="0" index="1" bw="64" slack="0"/>
<pin id="100" dir="0" index="2" bw="7" slack="0"/>
<pin id="101" dir="0" index="3" bw="7" slack="0"/>
<pin id="102" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="tmp_5_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="8" slack="0"/>
<pin id="109" dir="0" index="1" bw="64" slack="0"/>
<pin id="110" dir="0" index="2" bw="7" slack="0"/>
<pin id="111" dir="0" index="3" bw="7" slack="0"/>
<pin id="112" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="out_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="64" slack="0"/>
<pin id="119" dir="0" index="1" bw="8" slack="0"/>
<pin id="120" dir="0" index="2" bw="8" slack="0"/>
<pin id="121" dir="0" index="3" bw="8" slack="0"/>
<pin id="122" dir="0" index="4" bw="8" slack="0"/>
<pin id="123" dir="0" index="5" bw="8" slack="0"/>
<pin id="124" dir="0" index="6" bw="8" slack="0"/>
<pin id="125" dir="0" index="7" bw="8" slack="0"/>
<pin id="126" dir="0" index="8" bw="8" slack="0"/>
<pin id="127" dir="1" index="9" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="out/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="40"><net_src comp="2" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="0" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="46"><net_src comp="36" pin="2"/><net_sink comp="43" pin=0"/></net>

<net id="53"><net_src comp="4" pin="0"/><net_sink comp="47" pin=0"/></net>

<net id="54"><net_src comp="36" pin="2"/><net_sink comp="47" pin=1"/></net>

<net id="55"><net_src comp="6" pin="0"/><net_sink comp="47" pin=2"/></net>

<net id="56"><net_src comp="8" pin="0"/><net_sink comp="47" pin=3"/></net>

<net id="63"><net_src comp="4" pin="0"/><net_sink comp="57" pin=0"/></net>

<net id="64"><net_src comp="36" pin="2"/><net_sink comp="57" pin=1"/></net>

<net id="65"><net_src comp="10" pin="0"/><net_sink comp="57" pin=2"/></net>

<net id="66"><net_src comp="12" pin="0"/><net_sink comp="57" pin=3"/></net>

<net id="73"><net_src comp="4" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="74"><net_src comp="36" pin="2"/><net_sink comp="67" pin=1"/></net>

<net id="75"><net_src comp="14" pin="0"/><net_sink comp="67" pin=2"/></net>

<net id="76"><net_src comp="16" pin="0"/><net_sink comp="67" pin=3"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="84"><net_src comp="36" pin="2"/><net_sink comp="77" pin=1"/></net>

<net id="85"><net_src comp="18" pin="0"/><net_sink comp="77" pin=2"/></net>

<net id="86"><net_src comp="20" pin="0"/><net_sink comp="77" pin=3"/></net>

<net id="93"><net_src comp="4" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="94"><net_src comp="36" pin="2"/><net_sink comp="87" pin=1"/></net>

<net id="95"><net_src comp="22" pin="0"/><net_sink comp="87" pin=2"/></net>

<net id="96"><net_src comp="24" pin="0"/><net_sink comp="87" pin=3"/></net>

<net id="103"><net_src comp="4" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="104"><net_src comp="36" pin="2"/><net_sink comp="97" pin=1"/></net>

<net id="105"><net_src comp="26" pin="0"/><net_sink comp="97" pin=2"/></net>

<net id="106"><net_src comp="28" pin="0"/><net_sink comp="97" pin=3"/></net>

<net id="113"><net_src comp="4" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="114"><net_src comp="36" pin="2"/><net_sink comp="107" pin=1"/></net>

<net id="115"><net_src comp="30" pin="0"/><net_sink comp="107" pin=2"/></net>

<net id="116"><net_src comp="32" pin="0"/><net_sink comp="107" pin=3"/></net>

<net id="128"><net_src comp="34" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="129"><net_src comp="43" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="130"><net_src comp="47" pin="4"/><net_sink comp="117" pin=2"/></net>

<net id="131"><net_src comp="57" pin="4"/><net_sink comp="117" pin=3"/></net>

<net id="132"><net_src comp="67" pin="4"/><net_sink comp="117" pin=4"/></net>

<net id="133"><net_src comp="107" pin="4"/><net_sink comp="117" pin=5"/></net>

<net id="134"><net_src comp="77" pin="4"/><net_sink comp="117" pin=6"/></net>

<net id="135"><net_src comp="87" pin="4"/><net_sink comp="117" pin=7"/></net>

<net id="136"><net_src comp="97" pin="4"/><net_sink comp="117" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
		out : 1
		stg_12 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|
| Operation|   Functional Unit  |
|----------|--------------------|
|   read   | in_read_read_fu_36 |
|----------|--------------------|
|   trunc  |      tmp_fu_43     |
|----------|--------------------|
|          |     tmp_1_fu_47    |
|          |     tmp_2_fu_57    |
|          |     tmp_9_fu_67    |
|partselect|     tmp_s_fu_77    |
|          |     tmp_3_fu_87    |
|          |     tmp_4_fu_97    |
|          |    tmp_5_fu_107    |
|----------|--------------------|
|bitconcatenate|     out_fu_117     |
|----------|--------------------|
|   Total  |                    |
|----------|--------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
