/******************************************************************************
 *  Copyright (C) 2017 Broadcom. The term "Broadcom" refers to Broadcom Limited and/or its subsidiaries.
 *
 *  This program is the proprietary software of Broadcom and/or its licensors,
 *  and may only be used, duplicated, modified or distributed pursuant to the terms and
 *  conditions of a separate, written license agreement executed between you and Broadcom
 *  (an "Authorized License").  Except as set forth in an Authorized License, Broadcom grants
 *  no license (express or implied), right to use, or waiver of any kind with respect to the
 *  Software, and Broadcom expressly reserves all rights in and to the Software and all
 *  intellectual property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 *  HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 *  NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 *  Except as expressly set forth in the Authorized License,
 *
 *  1.     This program, including its structure, sequence and organization, constitutes the valuable trade
 *  secrets of Broadcom, and you shall use all reasonable efforts to protect the confidentiality thereof,
 *  and to use this information only in connection with your use of Broadcom integrated circuit products.
 *
 *  2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *  AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *  WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO
 *  THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED WARRANTIES
 *  OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE,
 *  LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION
 *  OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING OUT OF
 *  USE OR PERFORMANCE OF THE SOFTWARE.
 *
 *  3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *  LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT, OR
 *  EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO YOUR
 *  USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF
 *  THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF THE AMOUNT
 *  ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER IS GREATER. THESE
 *  LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF ESSENTIAL PURPOSE OF
 *  ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Sun Nov 19 01:07:18 2017
 *                 Full Compile MD5 Checksum  51b81740b386aea70724ff951c628857
 *                     (minus title and desc)
 *                 MD5 Checksum               96520679e55aabb9e30a2b8c1241ef41
 *
 * lock_release:   r_1772
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1777
 *                 unknown                    unknown
 *                 Perl Interpreter           5.014001
 *                 Operating System           linux
 *                 Script Source              projects/stbgit/bin/gen_rdb.pl
 *                 DVTSWVER                   LOCAL projects/stbgit/bin/gen_rdb.pl
 *
 *
********************************************************************************/

#ifndef BCHP_SUN_GISB_ARB_H__
#define BCHP_SUN_GISB_ARB_H__

/***************************************************************************
 *SUN_GISB_ARB - GISB Arbiter registers
 ***************************************************************************/
#define BCHP_SUN_GISB_ARB_REVISION               0x0020400000 /* [RO][32] GISB ARBITER REVISION */
#define BCHP_SUN_GISB_ARB_REQ_MASK               0x0020400004 /* [RW][32] GISB ARBITER Master Request Mask Register */
#define BCHP_SUN_GISB_ARB_TIMER                  0x0020400008 /* [RW][32] GISB ARBITER Timer Value Register */
#define BCHP_SUN_GISB_ARB_BP_CTRL                0x002040000c /* [CFG][32] GISB ARBITER Breakpoint Control Register */
#define BCHP_SUN_GISB_ARB_BP_CAP_CLR             0x0020400010 /* [WO][32] GISB ARBITER Breakpoint Capture Clear Register */
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_0     0x0020400014 /* [CFG][32] GISB ARBITER Breakpoint Upper 8 Bits of Start Address 0 Register */
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_0        0x0020400018 /* [CFG][32] GISB ARBITER Breakpoint Lower 32 Bits of Start Address 0 Register */
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_0       0x002040001c /* [CFG][32] GISB ARBITER Breakpoint Upper 8 Bits of End Address 0 Register */
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_0          0x0020400020 /* [CFG][32] GISB ARBITER Breakpoint Lower 32 Bits of End Address 0 Register */
#define BCHP_SUN_GISB_ARB_BP_READ_0              0x0020400024 /* [CFG][32] GISB ARBITER Breakpoint Master Read Control 0 Register */
#define BCHP_SUN_GISB_ARB_BP_WRITE_0             0x0020400028 /* [CFG][32] GISB ARBITER Breakpoint Master Write Control 0 Register */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_0            0x002040002c /* [CFG][32] GISB ARBITER Breakpoint Enable 0 Register */
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_1     0x0020400030 /* [CFG][32] GISB ARBITER Breakpoint Upper 8 Bits of Start Address 1 Register */
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_1        0x0020400034 /* [CFG][32] GISB ARBITER Breakpoint Lower 32 Bits of Start Address 1 Register */
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_1       0x0020400038 /* [CFG][32] GISB ARBITER Breakpoint Upper 8 Bits of End Address 1 Register */
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_1          0x002040003c /* [CFG][32] GISB ARBITER Breakpoint Lower 32 Bits of End Address 1 Register */
#define BCHP_SUN_GISB_ARB_BP_READ_1              0x0020400040 /* [CFG][32] GISB ARBITER Breakpoint Master Read Control 1 Register */
#define BCHP_SUN_GISB_ARB_BP_WRITE_1             0x0020400044 /* [CFG][32] GISB ARBITER Breakpoint Master Write Control 1 Register */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_1            0x0020400048 /* [CFG][32] GISB ARBITER Breakpoint Enable 1 Register */
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_2     0x002040004c /* [CFG][32] GISB ARBITER Breakpoint Upper 8 Bits of Start Address 2 Register */
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_2        0x0020400050 /* [CFG][32] GISB ARBITER Breakpoint Lower 32 Bits of Start Address 2 Register */
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_2       0x0020400054 /* [CFG][32] GISB ARBITER Breakpoint Upper 8 Bits of End Address 2 Register */
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_2          0x0020400058 /* [CFG][32] GISB ARBITER Breakpoint Lower 32 Bits of End Address 2 Register */
#define BCHP_SUN_GISB_ARB_BP_READ_2              0x002040005c /* [CFG][32] GISB ARBITER Breakpoint Master Read Control 2 Register */
#define BCHP_SUN_GISB_ARB_BP_WRITE_2             0x0020400060 /* [CFG][32] GISB ARBITER Breakpoint Master Write Control 2 Register */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_2            0x0020400064 /* [CFG][32] GISB ARBITER Breakpoint Enable 2 Register */
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_3     0x0020400068 /* [CFG][32] GISB ARBITER Breakpoint Upper 8 Bits of Start Address 3 Register */
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_3        0x002040006c /* [CFG][32] GISB ARBITER Breakpoint Lower 32 Bits of Start Address 3 Register */
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_3       0x0020400070 /* [CFG][32] GISB ARBITER Breakpoint Upper 8 Bits of End Address 3 Register */
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_3          0x0020400074 /* [CFG][32] GISB ARBITER Breakpoint Lower 32 Bits of End Address 3 Register */
#define BCHP_SUN_GISB_ARB_BP_READ_3              0x0020400078 /* [CFG][32] GISB ARBITER Breakpoint Master Read Control 3 Register */
#define BCHP_SUN_GISB_ARB_BP_WRITE_3             0x002040007c /* [CFG][32] GISB ARBITER Breakpoint Master Write Control 3 Register */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_3            0x0020400080 /* [CFG][32] GISB ARBITER Breakpoint Enable 3 Register */
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_4     0x0020400084 /* [CFG][32] GISB ARBITER Breakpoint Upper 8 Bits of Start Address 4 Register */
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_4        0x0020400088 /* [CFG][32] GISB ARBITER Breakpoint Lower 32 Bits of Start Address 4 Register */
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_4       0x002040008c /* [CFG][32] GISB ARBITER Breakpoint Upper 8 Bits of End Address 4 Register */
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_4          0x0020400090 /* [CFG][32] GISB ARBITER Breakpoint Lower 32 Bits of End Address 4 Register */
#define BCHP_SUN_GISB_ARB_BP_READ_4              0x0020400094 /* [CFG][32] GISB ARBITER Breakpoint Master Read Control 4 Register */
#define BCHP_SUN_GISB_ARB_BP_WRITE_4             0x0020400098 /* [CFG][32] GISB ARBITER Breakpoint Master Write Control 4 Register */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_4            0x002040009c /* [CFG][32] GISB ARBITER Breakpoint Enable 4 Register */
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_5     0x00204000a0 /* [CFG][32] GISB ARBITER Breakpoint Upper 8 Bits of Start Address 5 Register */
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_5        0x00204000a4 /* [CFG][32] GISB ARBITER Breakpoint Lower 32 Bits of Start Address 5 Register */
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_5       0x00204000a8 /* [CFG][32] GISB ARBITER Breakpoint Upper 8 Bits of End Address 5 Register */
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_5          0x00204000ac /* [CFG][32] GISB ARBITER Breakpoint Lower 32 Bits of End Address 5 Register */
#define BCHP_SUN_GISB_ARB_BP_READ_5              0x00204000b0 /* [CFG][32] GISB ARBITER Breakpoint Master Read Control 5 Register */
#define BCHP_SUN_GISB_ARB_BP_WRITE_5             0x00204000b4 /* [CFG][32] GISB ARBITER Breakpoint Master Write Control 5 Register */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_5            0x00204000b8 /* [CFG][32] GISB ARBITER Breakpoint Enable 5 Register */
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_6     0x00204000bc /* [CFG][32] GISB ARBITER Breakpoint Upper 8 Bits of Start Address 6 Register */
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_6        0x00204000c0 /* [CFG][32] GISB ARBITER Breakpoint Lower 32 Bits of Start Address 6 Register */
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_6       0x00204000c4 /* [CFG][32] GISB ARBITER Breakpoint Upper 8 Bits of End Address 6 Register */
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_6          0x00204000c8 /* [CFG][32] GISB ARBITER Breakpoint Lower 32 Bits of End Address 6 Register */
#define BCHP_SUN_GISB_ARB_BP_READ_6              0x00204000cc /* [CFG][32] GISB ARBITER Breakpoint Master Read Control 6 Register */
#define BCHP_SUN_GISB_ARB_BP_WRITE_6             0x00204000d0 /* [CFG][32] GISB ARBITER Breakpoint Master Write Control 6 Register */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_6            0x00204000d4 /* [CFG][32] GISB ARBITER Breakpoint Enable 6 Register */
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_7     0x00204000d8 /* [CFG][32] GISB ARBITER Breakpoint Upper 8 Bits of Start Address 7 Register */
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_7        0x00204000dc /* [CFG][32] GISB ARBITER Breakpoint Lower 32 Bits of Start Address 7 Register */
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_7       0x00204000e0 /* [CFG][32] GISB ARBITER Breakpoint Upper 8 Bits of End Address 7 Register */
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_7          0x00204000e4 /* [CFG][32] GISB ARBITER Breakpoint Lower 32 Bits of End Address 7 Register */
#define BCHP_SUN_GISB_ARB_BP_READ_7              0x00204000e8 /* [CFG][32] GISB ARBITER Breakpoint Master Read Control 7 Register */
#define BCHP_SUN_GISB_ARB_BP_WRITE_7             0x00204000ec /* [CFG][32] GISB ARBITER Breakpoint Master Write Control 7 Register */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_7            0x00204000f0 /* [CFG][32] GISB ARBITER Breakpoint Enable 7 Register */
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_8     0x00204000f4 /* [CFG][32] GISB ARBITER Breakpoint Upper 8 Bits of Start Address 8 Register */
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_8        0x00204000f8 /* [CFG][32] GISB ARBITER Breakpoint Lower 32 Bits of Start Address 8 Register */
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_8       0x00204000fc /* [CFG][32] GISB ARBITER Breakpoint Upper 8 Bits of End Address 8 Register */
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_8          0x0020400100 /* [CFG][32] GISB ARBITER Breakpoint Lower 32 Bits of End Address 8 Register */
#define BCHP_SUN_GISB_ARB_BP_READ_8              0x0020400104 /* [CFG][32] GISB ARBITER Breakpoint Master Read Control 8 Register */
#define BCHP_SUN_GISB_ARB_BP_WRITE_8             0x0020400108 /* [CFG][32] GISB ARBITER Breakpoint Master Write Control 8 Register */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_8            0x002040010c /* [CFG][32] GISB ARBITER Breakpoint Enable 8 Register */
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_9     0x0020400110 /* [CFG][32] GISB ARBITER Breakpoint Upper 8 Bits of Start Address 9 Register */
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_9        0x0020400114 /* [CFG][32] GISB ARBITER Breakpoint Lower 32 Bits of Start Address 9 Register */
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_9       0x0020400118 /* [CFG][32] GISB ARBITER Breakpoint Upper 8 Bits of End Address 9 Register */
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_9          0x002040011c /* [CFG][32] GISB ARBITER Breakpoint Lower 32 Bits of End Address 9 Register */
#define BCHP_SUN_GISB_ARB_BP_READ_9              0x0020400120 /* [CFG][32] GISB ARBITER Breakpoint Master Read Control 9 Register */
#define BCHP_SUN_GISB_ARB_BP_WRITE_9             0x0020400124 /* [CFG][32] GISB ARBITER Breakpoint Master Write Control 9 Register */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_9            0x0020400128 /* [CFG][32] GISB ARBITER Breakpoint Enable 9 Register */
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_10    0x002040012c /* [CFG][32] GISB ARBITER Breakpoint Upper 8 Bits of Start Address 10 Register */
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_10       0x0020400130 /* [CFG][32] GISB ARBITER Breakpoint Lower 32 Bits of Start Address 10 Register */
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_10      0x0020400134 /* [CFG][32] GISB ARBITER Breakpoint Upper 8 Bits of End Address 10 Register */
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_10         0x0020400138 /* [CFG][32] GISB ARBITER Breakpoint Lower 32 Bits of End Address 10 Register */
#define BCHP_SUN_GISB_ARB_BP_READ_10             0x002040013c /* [CFG][32] GISB ARBITER Breakpoint Master Read Control 10 Register */
#define BCHP_SUN_GISB_ARB_BP_WRITE_10            0x0020400140 /* [CFG][32] GISB ARBITER Breakpoint Master Write Control 10 Register */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_10           0x0020400144 /* [CFG][32] GISB ARBITER Breakpoint Enable 10 Register */
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_11    0x0020400148 /* [CFG][32] GISB ARBITER Breakpoint Upper 8 Bits of Start Address 11 Register */
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_11       0x002040014c /* [CFG][32] GISB ARBITER Breakpoint Lower 32 Bits of Start Address 11 Register */
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_11      0x0020400150 /* [CFG][32] GISB ARBITER Breakpoint Upper 8 Bits of End Address 11 Register */
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_11         0x0020400154 /* [CFG][32] GISB ARBITER Breakpoint Lower 32 Bits of End Address 11 Register */
#define BCHP_SUN_GISB_ARB_BP_READ_11             0x0020400158 /* [CFG][32] GISB ARBITER Breakpoint Master Read Control 11 Register */
#define BCHP_SUN_GISB_ARB_BP_WRITE_11            0x002040015c /* [CFG][32] GISB ARBITER Breakpoint Master Write Control 11 Register */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_11           0x0020400160 /* [CFG][32] GISB ARBITER Breakpoint Enable 11 Register */
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_12    0x0020400164 /* [CFG][32] GISB ARBITER Breakpoint Upper 8 Bits of Start Address 12 Register */
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_12       0x0020400168 /* [CFG][32] GISB ARBITER Breakpoint Lower 32 Bits of Start Address 12 Register */
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_12      0x002040016c /* [CFG][32] GISB ARBITER Breakpoint Upper 8 Bits of End Address 12 Register */
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_12         0x0020400170 /* [CFG][32] GISB ARBITER Breakpoint Lower 32 Bits of End Address 12 Register */
#define BCHP_SUN_GISB_ARB_BP_READ_12             0x0020400174 /* [CFG][32] GISB ARBITER Breakpoint Master Read Control 12 Register */
#define BCHP_SUN_GISB_ARB_BP_WRITE_12            0x0020400178 /* [CFG][32] GISB ARBITER Breakpoint Master Write Control 12 Register */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_12           0x002040017c /* [CFG][32] GISB ARBITER Breakpoint Enable 12 Register */
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_13    0x0020400180 /* [CFG][32] GISB ARBITER Breakpoint Upper 8 Bits of Start Address 13 Register */
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_13       0x0020400184 /* [CFG][32] GISB ARBITER Breakpoint Lower 32 Bits of Start Address 13 Register */
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_13      0x0020400188 /* [CFG][32] GISB ARBITER Breakpoint Upper 8 Bits of End Address 13 Register */
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_13         0x002040018c /* [CFG][32] GISB ARBITER Breakpoint Lower 32 Bits of End Address 13 Register */
#define BCHP_SUN_GISB_ARB_BP_READ_13             0x0020400190 /* [CFG][32] GISB ARBITER Breakpoint Master Read Control 13 Register */
#define BCHP_SUN_GISB_ARB_BP_WRITE_13            0x0020400194 /* [CFG][32] GISB ARBITER Breakpoint Master Write Control 13 Register */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_13           0x0020400198 /* [CFG][32] GISB ARBITER Breakpoint Enable 13 Register */
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_14    0x002040019c /* [CFG][32] GISB ARBITER Breakpoint Upper 8 Bits of Start Address 14 Register */
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_14       0x00204001a0 /* [CFG][32] GISB ARBITER Breakpoint Lower 32 Bits of Start Address 14 Register */
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_14      0x00204001a4 /* [CFG][32] GISB ARBITER Breakpoint Upper 8 Bits of End Address 14 Register */
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_14         0x00204001a8 /* [CFG][32] GISB ARBITER Breakpoint Lower 32 Bits of End Address 14 Register */
#define BCHP_SUN_GISB_ARB_BP_READ_14             0x00204001ac /* [CFG][32] GISB ARBITER Breakpoint Master Read Control 14 Register */
#define BCHP_SUN_GISB_ARB_BP_WRITE_14            0x00204001b0 /* [CFG][32] GISB ARBITER Breakpoint Master Write Control 14 Register */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_14           0x00204001b4 /* [CFG][32] GISB ARBITER Breakpoint Enable 14 Register */
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_15    0x00204001b8 /* [CFG][32] GISB ARBITER Breakpoint Upper 8 Bits of Start Address 15 Register */
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_15       0x00204001bc /* [CFG][32] GISB ARBITER Breakpoint Lower 32 Bits of Start Address 15 Register */
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_15      0x00204001c0 /* [CFG][32] GISB ARBITER Breakpoint Upper 8 Bits of End Address 15 Register */
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_15         0x00204001c4 /* [CFG][32] GISB ARBITER Breakpoint Lower 32 Bits of End Address 15 Register */
#define BCHP_SUN_GISB_ARB_BP_READ_15             0x00204001c8 /* [CFG][32] GISB ARBITER Breakpoint Master Read Control 15 Register */
#define BCHP_SUN_GISB_ARB_BP_WRITE_15            0x00204001cc /* [CFG][32] GISB ARBITER Breakpoint Master Write Control 15 Register */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_15           0x00204001d0 /* [CFG][32] GISB ARBITER Breakpoint Enable 15 Register */
#define BCHP_SUN_GISB_ARB_BP_CAP_HI_ADDR         0x00204001d4 /* [RO][32] GISB ARBITER Breakpoint Upper 8 Bits of Capture Address Register */
#define BCHP_SUN_GISB_ARB_BP_CAP_ADDR            0x00204001d8 /* [RO][32] GISB ARBITER Breakpoint Lower 32 Bits of Capture Address Register */
#define BCHP_SUN_GISB_ARB_BP_CAP_DATA            0x00204001dc /* [RO][32] GISB ARBITER Breakpoint Capture Data Register */
#define BCHP_SUN_GISB_ARB_BP_CAP_STATUS          0x00204001e0 /* [RO][32] GISB ARBITER Breakpoint Capture Status Register */
#define BCHP_SUN_GISB_ARB_BP_CAP_MASTER          0x00204001e4 /* [RO][32] GISB ARBITER Breakpoint Capture GISB Master Register */
#define BCHP_SUN_GISB_ARB_ERR_CAP_CLR            0x00204007e4 /* [WO][32] GISB ARBITER Error Capture Clear Register */
#define BCHP_SUN_GISB_ARB_ERR_CAP_HI_ADDR        0x00204007e8 /* [RO][32] GISB ARBITER Error Capture upper 8bit Address Register */
#define BCHP_SUN_GISB_ARB_ERR_CAP_ADDR           0x00204007ec /* [RO][32] GISB ARBITER Error Capture Lower 32bit Address Register */
#define BCHP_SUN_GISB_ARB_ERR_CAP_DATA           0x00204007f0 /* [RO][32] GISB ARBITER Error Capture Data Register */
#define BCHP_SUN_GISB_ARB_ERR_CAP_STATUS         0x00204007f4 /* [RO][32] GISB ARBITER Error Capture Status Register */
#define BCHP_SUN_GISB_ARB_ERR_CAP_MASTER         0x00204007f8 /* [RO][32] GISB ARBITER Error Capture GISB Master Register */
#define BCHP_SUN_GISB_ARB_SCRATCH                0x00204007fc /* [CFG][32] GISB ARBITER Scratch Register */

/***************************************************************************
 *REVISION - GISB ARBITER REVISION
 ***************************************************************************/
/* SUN_GISB_ARB :: REVISION :: reserved0 [31:16] */
#define BCHP_SUN_GISB_ARB_REVISION_reserved0_MASK                  0xffff0000
#define BCHP_SUN_GISB_ARB_REVISION_reserved0_SHIFT                 16

/* SUN_GISB_ARB :: REVISION :: MAJOR [15:08] */
#define BCHP_SUN_GISB_ARB_REVISION_MAJOR_MASK                      0x0000ff00
#define BCHP_SUN_GISB_ARB_REVISION_MAJOR_SHIFT                     8
#define BCHP_SUN_GISB_ARB_REVISION_MAJOR_DEFAULT                   0x00000005

/* SUN_GISB_ARB :: REVISION :: MINOR [07:00] */
#define BCHP_SUN_GISB_ARB_REVISION_MINOR_MASK                      0x000000ff
#define BCHP_SUN_GISB_ARB_REVISION_MINOR_SHIFT                     0
#define BCHP_SUN_GISB_ARB_REVISION_MINOR_DEFAULT                   0x00000005

/***************************************************************************
 *REQ_MASK - GISB ARBITER Master Request Mask Register
 ***************************************************************************/
/* SUN_GISB_ARB :: REQ_MASK :: reserved0 [31:25] */
#define BCHP_SUN_GISB_ARB_REQ_MASK_reserved0_MASK                  0xfe000000
#define BCHP_SUN_GISB_ARB_REQ_MASK_reserved0_SHIFT                 25

/* SUN_GISB_ARB :: REQ_MASK :: avs_0 [24:24] */
#define BCHP_SUN_GISB_ARB_REQ_MASK_avs_0_MASK                      0x01000000
#define BCHP_SUN_GISB_ARB_REQ_MASK_avs_0_SHIFT                     24
#define BCHP_SUN_GISB_ARB_REQ_MASK_avs_0_DEFAULT                   0x00000001
#define BCHP_SUN_GISB_ARB_REQ_MASK_avs_0_UNMASK                    0

/* SUN_GISB_ARB :: REQ_MASK :: bbsi_spi [23:23] */
#define BCHP_SUN_GISB_ARB_REQ_MASK_bbsi_spi_MASK                   0x00800000
#define BCHP_SUN_GISB_ARB_REQ_MASK_bbsi_spi_SHIFT                  23
#define BCHP_SUN_GISB_ARB_REQ_MASK_bbsi_spi_DEFAULT                0x00000001
#define BCHP_SUN_GISB_ARB_REQ_MASK_bbsi_spi_UNMASK                 0

/* SUN_GISB_ARB :: REQ_MASK :: leap_0 [22:22] */
#define BCHP_SUN_GISB_ARB_REQ_MASK_leap_0_MASK                     0x00400000
#define BCHP_SUN_GISB_ARB_REQ_MASK_leap_0_SHIFT                    22
#define BCHP_SUN_GISB_ARB_REQ_MASK_leap_0_DEFAULT                  0x00000001
#define BCHP_SUN_GISB_ARB_REQ_MASK_leap_0_UNMASK                   0

/* SUN_GISB_ARB :: REQ_MASK :: reserved1 [21:20] */
#define BCHP_SUN_GISB_ARB_REQ_MASK_reserved1_MASK                  0x00300000
#define BCHP_SUN_GISB_ARB_REQ_MASK_reserved1_SHIFT                 20

/* SUN_GISB_ARB :: REQ_MASK :: pcie_0 [19:19] */
#define BCHP_SUN_GISB_ARB_REQ_MASK_pcie_0_MASK                     0x00080000
#define BCHP_SUN_GISB_ARB_REQ_MASK_pcie_0_SHIFT                    19
#define BCHP_SUN_GISB_ARB_REQ_MASK_pcie_0_DEFAULT                  0x00000001
#define BCHP_SUN_GISB_ARB_REQ_MASK_pcie_0_UNMASK                   0

/* SUN_GISB_ARB :: REQ_MASK :: reserved2 [18:12] */
#define BCHP_SUN_GISB_ARB_REQ_MASK_reserved2_MASK                  0x0007f000
#define BCHP_SUN_GISB_ARB_REQ_MASK_reserved2_SHIFT                 12

/* SUN_GISB_ARB :: REQ_MASK :: hvd_0 [11:11] */
#define BCHP_SUN_GISB_ARB_REQ_MASK_hvd_0_MASK                      0x00000800
#define BCHP_SUN_GISB_ARB_REQ_MASK_hvd_0_SHIFT                     11
#define BCHP_SUN_GISB_ARB_REQ_MASK_hvd_0_DEFAULT                   0x00000001
#define BCHP_SUN_GISB_ARB_REQ_MASK_hvd_0_UNMASK                    0

/* SUN_GISB_ARB :: REQ_MASK :: rdc_0 [10:10] */
#define BCHP_SUN_GISB_ARB_REQ_MASK_rdc_0_MASK                      0x00000400
#define BCHP_SUN_GISB_ARB_REQ_MASK_rdc_0_SHIFT                     10
#define BCHP_SUN_GISB_ARB_REQ_MASK_rdc_0_DEFAULT                   0x00000001
#define BCHP_SUN_GISB_ARB_REQ_MASK_rdc_0_UNMASK                    0

/* SUN_GISB_ARB :: REQ_MASK :: ssp_0 [09:09] */
#define BCHP_SUN_GISB_ARB_REQ_MASK_ssp_0_MASK                      0x00000200
#define BCHP_SUN_GISB_ARB_REQ_MASK_ssp_0_SHIFT                     9
#define BCHP_SUN_GISB_ARB_REQ_MASK_ssp_0_DEFAULT                   0x00000000
#define BCHP_SUN_GISB_ARB_REQ_MASK_ssp_0_UNMASK                    0

/* SUN_GISB_ARB :: REQ_MASK :: jtag_0 [08:08] */
#define BCHP_SUN_GISB_ARB_REQ_MASK_jtag_0_MASK                     0x00000100
#define BCHP_SUN_GISB_ARB_REQ_MASK_jtag_0_SHIFT                    8
#define BCHP_SUN_GISB_ARB_REQ_MASK_jtag_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_REQ_MASK_jtag_0_UNMASK                   0

/* SUN_GISB_ARB :: REQ_MASK :: reserved3 [07:07] */
#define BCHP_SUN_GISB_ARB_REQ_MASK_reserved3_MASK                  0x00000080
#define BCHP_SUN_GISB_ARB_REQ_MASK_reserved3_SHIFT                 7

/* SUN_GISB_ARB :: REQ_MASK :: cpu_0 [06:06] */
#define BCHP_SUN_GISB_ARB_REQ_MASK_cpu_0_MASK                      0x00000040
#define BCHP_SUN_GISB_ARB_REQ_MASK_cpu_0_SHIFT                     6
#define BCHP_SUN_GISB_ARB_REQ_MASK_cpu_0_DEFAULT                   0x00000000
#define BCHP_SUN_GISB_ARB_REQ_MASK_cpu_0_UNMASK                    0

/* SUN_GISB_ARB :: REQ_MASK :: reserved4 [05:02] */
#define BCHP_SUN_GISB_ARB_REQ_MASK_reserved4_MASK                  0x0000003c
#define BCHP_SUN_GISB_ARB_REQ_MASK_reserved4_SHIFT                 2

/* SUN_GISB_ARB :: REQ_MASK :: scpu_0 [01:01] */
#define BCHP_SUN_GISB_ARB_REQ_MASK_scpu_0_MASK                     0x00000002
#define BCHP_SUN_GISB_ARB_REQ_MASK_scpu_0_SHIFT                    1
#define BCHP_SUN_GISB_ARB_REQ_MASK_scpu_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_REQ_MASK_scpu_0_UNMASK                   0

/* SUN_GISB_ARB :: REQ_MASK :: bsp_0 [00:00] */
#define BCHP_SUN_GISB_ARB_REQ_MASK_bsp_0_MASK                      0x00000001
#define BCHP_SUN_GISB_ARB_REQ_MASK_bsp_0_SHIFT                     0
#define BCHP_SUN_GISB_ARB_REQ_MASK_bsp_0_DEFAULT                   0x00000000
#define BCHP_SUN_GISB_ARB_REQ_MASK_bsp_0_UNMASK                    0

/***************************************************************************
 *TIMER - GISB ARBITER Timer Value Register
 ***************************************************************************/
/* SUN_GISB_ARB :: TIMER :: timer_count [31:00] */
#define BCHP_SUN_GISB_ARB_TIMER_timer_count_MASK                   0xffffffff
#define BCHP_SUN_GISB_ARB_TIMER_timer_count_SHIFT                  0
#define BCHP_SUN_GISB_ARB_TIMER_timer_count_DEFAULT                0x80befc00

/***************************************************************************
 *BP_CTRL - GISB ARBITER Breakpoint Control Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_CTRL :: reserved0 [31:02] */
#define BCHP_SUN_GISB_ARB_BP_CTRL_reserved0_MASK                   0xfffffffc
#define BCHP_SUN_GISB_ARB_BP_CTRL_reserved0_SHIFT                  2

/* SUN_GISB_ARB :: BP_CTRL :: breakpoint_tea [01:01] */
#define BCHP_SUN_GISB_ARB_BP_CTRL_breakpoint_tea_MASK              0x00000002
#define BCHP_SUN_GISB_ARB_BP_CTRL_breakpoint_tea_SHIFT             1
#define BCHP_SUN_GISB_ARB_BP_CTRL_breakpoint_tea_DEFAULT           0x00000000
#define BCHP_SUN_GISB_ARB_BP_CTRL_breakpoint_tea_DISABLE           0
#define BCHP_SUN_GISB_ARB_BP_CTRL_breakpoint_tea_ENABLE            1

/* SUN_GISB_ARB :: BP_CTRL :: repeat_capture [00:00] */
#define BCHP_SUN_GISB_ARB_BP_CTRL_repeat_capture_MASK              0x00000001
#define BCHP_SUN_GISB_ARB_BP_CTRL_repeat_capture_SHIFT             0
#define BCHP_SUN_GISB_ARB_BP_CTRL_repeat_capture_DEFAULT           0x00000000
#define BCHP_SUN_GISB_ARB_BP_CTRL_repeat_capture_DISABLE           0
#define BCHP_SUN_GISB_ARB_BP_CTRL_repeat_capture_ENABLE            1

/***************************************************************************
 *BP_CAP_CLR - GISB ARBITER Breakpoint Capture Clear Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_CAP_CLR :: reserved0 [31:01] */
#define BCHP_SUN_GISB_ARB_BP_CAP_CLR_reserved0_MASK                0xfffffffe
#define BCHP_SUN_GISB_ARB_BP_CAP_CLR_reserved0_SHIFT               1

/* SUN_GISB_ARB :: BP_CAP_CLR :: clear [00:00] */
#define BCHP_SUN_GISB_ARB_BP_CAP_CLR_clear_MASK                    0x00000001
#define BCHP_SUN_GISB_ARB_BP_CAP_CLR_clear_SHIFT                   0
#define BCHP_SUN_GISB_ARB_BP_CAP_CLR_clear_DEFAULT                 0x00000000

/***************************************************************************
 *BP_HI_START_ADDR_0 - GISB ARBITER Breakpoint Upper 8 Bits of Start Address 0 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_HI_START_ADDR_0 :: reserved0 [31:08] */
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_0_reserved0_MASK        0xffffff00
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_0_reserved0_SHIFT       8

/* SUN_GISB_ARB :: BP_HI_START_ADDR_0 :: start [07:00] */
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_0_start_MASK            0x000000ff
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_0_start_SHIFT           0
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_0_start_DEFAULT         0x00000000

/***************************************************************************
 *BP_START_ADDR_0 - GISB ARBITER Breakpoint Lower 32 Bits of Start Address 0 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_START_ADDR_0 :: start [31:00] */
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_0_start_MASK               0xffffffff
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_0_start_SHIFT              0
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_0_start_DEFAULT            0x00000000

/***************************************************************************
 *BP_HI_END_ADDR_0 - GISB ARBITER Breakpoint Upper 8 Bits of End Address 0 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_HI_END_ADDR_0 :: reserved0 [31:08] */
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_0_reserved0_MASK          0xffffff00
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_0_reserved0_SHIFT         8

/* SUN_GISB_ARB :: BP_HI_END_ADDR_0 :: end [07:00] */
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_0_end_MASK                0x000000ff
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_0_end_SHIFT               0
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_0_end_DEFAULT             0x00000000

/***************************************************************************
 *BP_END_ADDR_0 - GISB ARBITER Breakpoint Lower 32 Bits of End Address 0 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_END_ADDR_0 :: end [31:00] */
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_0_end_MASK                   0xffffffff
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_0_end_SHIFT                  0
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_0_end_DEFAULT                0x00000000

/***************************************************************************
 *BP_READ_0 - GISB ARBITER Breakpoint Master Read Control 0 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_READ_0 :: reserved0 [31:25] */
#define BCHP_SUN_GISB_ARB_BP_READ_0_reserved0_MASK                 0xfe000000
#define BCHP_SUN_GISB_ARB_BP_READ_0_reserved0_SHIFT                25

/* SUN_GISB_ARB :: BP_READ_0 :: avs_0 [24:24] */
#define BCHP_SUN_GISB_ARB_BP_READ_0_avs_0_MASK                     0x01000000
#define BCHP_SUN_GISB_ARB_BP_READ_0_avs_0_SHIFT                    24
#define BCHP_SUN_GISB_ARB_BP_READ_0_avs_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_0_avs_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_0_avs_0_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_0 :: bbsi_spi [23:23] */
#define BCHP_SUN_GISB_ARB_BP_READ_0_bbsi_spi_MASK                  0x00800000
#define BCHP_SUN_GISB_ARB_BP_READ_0_bbsi_spi_SHIFT                 23
#define BCHP_SUN_GISB_ARB_BP_READ_0_bbsi_spi_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_0_bbsi_spi_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_READ_0_bbsi_spi_ENABLE                1

/* SUN_GISB_ARB :: BP_READ_0 :: leap_0 [22:22] */
#define BCHP_SUN_GISB_ARB_BP_READ_0_leap_0_MASK                    0x00400000
#define BCHP_SUN_GISB_ARB_BP_READ_0_leap_0_SHIFT                   22
#define BCHP_SUN_GISB_ARB_BP_READ_0_leap_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_0_leap_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_0_leap_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_0 :: reserved1 [21:20] */
#define BCHP_SUN_GISB_ARB_BP_READ_0_reserved1_MASK                 0x00300000
#define BCHP_SUN_GISB_ARB_BP_READ_0_reserved1_SHIFT                20

/* SUN_GISB_ARB :: BP_READ_0 :: pcie_0 [19:19] */
#define BCHP_SUN_GISB_ARB_BP_READ_0_pcie_0_MASK                    0x00080000
#define BCHP_SUN_GISB_ARB_BP_READ_0_pcie_0_SHIFT                   19
#define BCHP_SUN_GISB_ARB_BP_READ_0_pcie_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_0_pcie_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_0_pcie_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_0 :: reserved2 [18:12] */
#define BCHP_SUN_GISB_ARB_BP_READ_0_reserved2_MASK                 0x0007f000
#define BCHP_SUN_GISB_ARB_BP_READ_0_reserved2_SHIFT                12

/* SUN_GISB_ARB :: BP_READ_0 :: hvd_0 [11:11] */
#define BCHP_SUN_GISB_ARB_BP_READ_0_hvd_0_MASK                     0x00000800
#define BCHP_SUN_GISB_ARB_BP_READ_0_hvd_0_SHIFT                    11
#define BCHP_SUN_GISB_ARB_BP_READ_0_hvd_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_0_hvd_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_0_hvd_0_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_0 :: rdc_0 [10:10] */
#define BCHP_SUN_GISB_ARB_BP_READ_0_rdc_0_MASK                     0x00000400
#define BCHP_SUN_GISB_ARB_BP_READ_0_rdc_0_SHIFT                    10
#define BCHP_SUN_GISB_ARB_BP_READ_0_rdc_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_0_rdc_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_0_rdc_0_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_0 :: ssp_0 [09:09] */
#define BCHP_SUN_GISB_ARB_BP_READ_0_ssp_0_MASK                     0x00000200
#define BCHP_SUN_GISB_ARB_BP_READ_0_ssp_0_SHIFT                    9
#define BCHP_SUN_GISB_ARB_BP_READ_0_ssp_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_0_ssp_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_0_ssp_0_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_0 :: jtag_0 [08:08] */
#define BCHP_SUN_GISB_ARB_BP_READ_0_jtag_0_MASK                    0x00000100
#define BCHP_SUN_GISB_ARB_BP_READ_0_jtag_0_SHIFT                   8
#define BCHP_SUN_GISB_ARB_BP_READ_0_jtag_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_0_jtag_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_0_jtag_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_0 :: reserved3 [07:07] */
#define BCHP_SUN_GISB_ARB_BP_READ_0_reserved3_MASK                 0x00000080
#define BCHP_SUN_GISB_ARB_BP_READ_0_reserved3_SHIFT                7

/* SUN_GISB_ARB :: BP_READ_0 :: cpu_0 [06:06] */
#define BCHP_SUN_GISB_ARB_BP_READ_0_cpu_0_MASK                     0x00000040
#define BCHP_SUN_GISB_ARB_BP_READ_0_cpu_0_SHIFT                    6
#define BCHP_SUN_GISB_ARB_BP_READ_0_cpu_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_0_cpu_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_0_cpu_0_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_0 :: reserved4 [05:02] */
#define BCHP_SUN_GISB_ARB_BP_READ_0_reserved4_MASK                 0x0000003c
#define BCHP_SUN_GISB_ARB_BP_READ_0_reserved4_SHIFT                2

/* SUN_GISB_ARB :: BP_READ_0 :: scpu_0 [01:01] */
#define BCHP_SUN_GISB_ARB_BP_READ_0_scpu_0_MASK                    0x00000002
#define BCHP_SUN_GISB_ARB_BP_READ_0_scpu_0_SHIFT                   1
#define BCHP_SUN_GISB_ARB_BP_READ_0_scpu_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_0_scpu_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_0_scpu_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_0 :: bsp_0 [00:00] */
#define BCHP_SUN_GISB_ARB_BP_READ_0_bsp_0_MASK                     0x00000001
#define BCHP_SUN_GISB_ARB_BP_READ_0_bsp_0_SHIFT                    0
#define BCHP_SUN_GISB_ARB_BP_READ_0_bsp_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_0_bsp_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_0_bsp_0_ENABLE                   1

/***************************************************************************
 *BP_WRITE_0 - GISB ARBITER Breakpoint Master Write Control 0 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_WRITE_0 :: reserved0 [31:25] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_reserved0_MASK                0xfe000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_reserved0_SHIFT               25

/* SUN_GISB_ARB :: BP_WRITE_0 :: avs_0 [24:24] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_avs_0_MASK                    0x01000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_avs_0_SHIFT                   24
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_avs_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_avs_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_avs_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_0 :: bbsi_spi [23:23] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_bbsi_spi_MASK                 0x00800000
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_bbsi_spi_SHIFT                23
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_bbsi_spi_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_bbsi_spi_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_bbsi_spi_ENABLE               1

/* SUN_GISB_ARB :: BP_WRITE_0 :: leap_0 [22:22] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_leap_0_MASK                   0x00400000
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_leap_0_SHIFT                  22
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_leap_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_leap_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_leap_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_0 :: reserved1 [21:20] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_reserved1_MASK                0x00300000
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_reserved1_SHIFT               20

/* SUN_GISB_ARB :: BP_WRITE_0 :: pcie_0 [19:19] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_pcie_0_MASK                   0x00080000
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_pcie_0_SHIFT                  19
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_pcie_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_pcie_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_pcie_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_0 :: reserved2 [18:12] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_reserved2_MASK                0x0007f000
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_reserved2_SHIFT               12

/* SUN_GISB_ARB :: BP_WRITE_0 :: hvd_0 [11:11] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_hvd_0_MASK                    0x00000800
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_hvd_0_SHIFT                   11
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_hvd_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_hvd_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_hvd_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_0 :: rdc_0 [10:10] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_rdc_0_MASK                    0x00000400
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_rdc_0_SHIFT                   10
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_rdc_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_rdc_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_rdc_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_0 :: ssp_0 [09:09] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_ssp_0_MASK                    0x00000200
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_ssp_0_SHIFT                   9
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_ssp_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_ssp_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_ssp_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_0 :: jtag_0 [08:08] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_jtag_0_MASK                   0x00000100
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_jtag_0_SHIFT                  8
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_jtag_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_jtag_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_jtag_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_0 :: reserved3 [07:07] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_reserved3_MASK                0x00000080
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_reserved3_SHIFT               7

/* SUN_GISB_ARB :: BP_WRITE_0 :: cpu_0 [06:06] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_cpu_0_MASK                    0x00000040
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_cpu_0_SHIFT                   6
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_cpu_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_cpu_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_cpu_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_0 :: reserved4 [05:02] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_reserved4_MASK                0x0000003c
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_reserved4_SHIFT               2

/* SUN_GISB_ARB :: BP_WRITE_0 :: scpu_0 [01:01] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_scpu_0_MASK                   0x00000002
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_scpu_0_SHIFT                  1
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_scpu_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_scpu_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_scpu_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_0 :: bsp_0 [00:00] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_bsp_0_MASK                    0x00000001
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_bsp_0_SHIFT                   0
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_bsp_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_bsp_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_bsp_0_ENABLE                  1

/***************************************************************************
 *BP_ENABLE_0 - GISB ARBITER Breakpoint Enable 0 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_ENABLE_0 :: reserved0 [31:03] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_0_reserved0_MASK               0xfffffff8
#define BCHP_SUN_GISB_ARB_BP_ENABLE_0_reserved0_SHIFT              3

/* SUN_GISB_ARB :: BP_ENABLE_0 :: block [02:02] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_0_block_MASK                   0x00000004
#define BCHP_SUN_GISB_ARB_BP_ENABLE_0_block_SHIFT                  2
#define BCHP_SUN_GISB_ARB_BP_ENABLE_0_block_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_0_block_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_0_block_ENABLE                 1

/* SUN_GISB_ARB :: BP_ENABLE_0 :: address [01:01] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_0_address_MASK                 0x00000002
#define BCHP_SUN_GISB_ARB_BP_ENABLE_0_address_SHIFT                1
#define BCHP_SUN_GISB_ARB_BP_ENABLE_0_address_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_0_address_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_0_address_ENABLE               1

/* SUN_GISB_ARB :: BP_ENABLE_0 :: access [00:00] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_0_access_MASK                  0x00000001
#define BCHP_SUN_GISB_ARB_BP_ENABLE_0_access_SHIFT                 0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_0_access_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_0_access_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_0_access_ENABLE                1

/***************************************************************************
 *BP_HI_START_ADDR_1 - GISB ARBITER Breakpoint Upper 8 Bits of Start Address 1 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_HI_START_ADDR_1 :: reserved0 [31:08] */
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_1_reserved0_MASK        0xffffff00
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_1_reserved0_SHIFT       8

/* SUN_GISB_ARB :: BP_HI_START_ADDR_1 :: start [07:00] */
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_1_start_MASK            0x000000ff
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_1_start_SHIFT           0
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_1_start_DEFAULT         0x00000000

/***************************************************************************
 *BP_START_ADDR_1 - GISB ARBITER Breakpoint Lower 32 Bits of Start Address 1 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_START_ADDR_1 :: start [31:00] */
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_1_start_MASK               0xffffffff
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_1_start_SHIFT              0
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_1_start_DEFAULT            0x00000000

/***************************************************************************
 *BP_HI_END_ADDR_1 - GISB ARBITER Breakpoint Upper 8 Bits of End Address 1 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_HI_END_ADDR_1 :: reserved0 [31:08] */
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_1_reserved0_MASK          0xffffff00
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_1_reserved0_SHIFT         8

/* SUN_GISB_ARB :: BP_HI_END_ADDR_1 :: end [07:00] */
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_1_end_MASK                0x000000ff
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_1_end_SHIFT               0
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_1_end_DEFAULT             0x00000000

/***************************************************************************
 *BP_END_ADDR_1 - GISB ARBITER Breakpoint Lower 32 Bits of End Address 1 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_END_ADDR_1 :: end [31:00] */
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_1_end_MASK                   0xffffffff
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_1_end_SHIFT                  0
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_1_end_DEFAULT                0x00000000

/***************************************************************************
 *BP_READ_1 - GISB ARBITER Breakpoint Master Read Control 1 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_READ_1 :: reserved0 [31:25] */
#define BCHP_SUN_GISB_ARB_BP_READ_1_reserved0_MASK                 0xfe000000
#define BCHP_SUN_GISB_ARB_BP_READ_1_reserved0_SHIFT                25

/* SUN_GISB_ARB :: BP_READ_1 :: avs_0 [24:24] */
#define BCHP_SUN_GISB_ARB_BP_READ_1_avs_0_MASK                     0x01000000
#define BCHP_SUN_GISB_ARB_BP_READ_1_avs_0_SHIFT                    24
#define BCHP_SUN_GISB_ARB_BP_READ_1_avs_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_1_avs_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_1_avs_0_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_1 :: bbsi_spi [23:23] */
#define BCHP_SUN_GISB_ARB_BP_READ_1_bbsi_spi_MASK                  0x00800000
#define BCHP_SUN_GISB_ARB_BP_READ_1_bbsi_spi_SHIFT                 23
#define BCHP_SUN_GISB_ARB_BP_READ_1_bbsi_spi_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_1_bbsi_spi_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_READ_1_bbsi_spi_ENABLE                1

/* SUN_GISB_ARB :: BP_READ_1 :: leap_0 [22:22] */
#define BCHP_SUN_GISB_ARB_BP_READ_1_leap_0_MASK                    0x00400000
#define BCHP_SUN_GISB_ARB_BP_READ_1_leap_0_SHIFT                   22
#define BCHP_SUN_GISB_ARB_BP_READ_1_leap_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_1_leap_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_1_leap_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_1 :: reserved1 [21:20] */
#define BCHP_SUN_GISB_ARB_BP_READ_1_reserved1_MASK                 0x00300000
#define BCHP_SUN_GISB_ARB_BP_READ_1_reserved1_SHIFT                20

/* SUN_GISB_ARB :: BP_READ_1 :: pcie_0 [19:19] */
#define BCHP_SUN_GISB_ARB_BP_READ_1_pcie_0_MASK                    0x00080000
#define BCHP_SUN_GISB_ARB_BP_READ_1_pcie_0_SHIFT                   19
#define BCHP_SUN_GISB_ARB_BP_READ_1_pcie_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_1_pcie_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_1_pcie_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_1 :: reserved2 [18:12] */
#define BCHP_SUN_GISB_ARB_BP_READ_1_reserved2_MASK                 0x0007f000
#define BCHP_SUN_GISB_ARB_BP_READ_1_reserved2_SHIFT                12

/* SUN_GISB_ARB :: BP_READ_1 :: hvd_0 [11:11] */
#define BCHP_SUN_GISB_ARB_BP_READ_1_hvd_0_MASK                     0x00000800
#define BCHP_SUN_GISB_ARB_BP_READ_1_hvd_0_SHIFT                    11
#define BCHP_SUN_GISB_ARB_BP_READ_1_hvd_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_1_hvd_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_1_hvd_0_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_1 :: rdc_0 [10:10] */
#define BCHP_SUN_GISB_ARB_BP_READ_1_rdc_0_MASK                     0x00000400
#define BCHP_SUN_GISB_ARB_BP_READ_1_rdc_0_SHIFT                    10
#define BCHP_SUN_GISB_ARB_BP_READ_1_rdc_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_1_rdc_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_1_rdc_0_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_1 :: ssp_0 [09:09] */
#define BCHP_SUN_GISB_ARB_BP_READ_1_ssp_0_MASK                     0x00000200
#define BCHP_SUN_GISB_ARB_BP_READ_1_ssp_0_SHIFT                    9
#define BCHP_SUN_GISB_ARB_BP_READ_1_ssp_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_1_ssp_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_1_ssp_0_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_1 :: jtag_0 [08:08] */
#define BCHP_SUN_GISB_ARB_BP_READ_1_jtag_0_MASK                    0x00000100
#define BCHP_SUN_GISB_ARB_BP_READ_1_jtag_0_SHIFT                   8
#define BCHP_SUN_GISB_ARB_BP_READ_1_jtag_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_1_jtag_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_1_jtag_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_1 :: reserved3 [07:07] */
#define BCHP_SUN_GISB_ARB_BP_READ_1_reserved3_MASK                 0x00000080
#define BCHP_SUN_GISB_ARB_BP_READ_1_reserved3_SHIFT                7

/* SUN_GISB_ARB :: BP_READ_1 :: cpu_0 [06:06] */
#define BCHP_SUN_GISB_ARB_BP_READ_1_cpu_0_MASK                     0x00000040
#define BCHP_SUN_GISB_ARB_BP_READ_1_cpu_0_SHIFT                    6
#define BCHP_SUN_GISB_ARB_BP_READ_1_cpu_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_1_cpu_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_1_cpu_0_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_1 :: reserved4 [05:02] */
#define BCHP_SUN_GISB_ARB_BP_READ_1_reserved4_MASK                 0x0000003c
#define BCHP_SUN_GISB_ARB_BP_READ_1_reserved4_SHIFT                2

/* SUN_GISB_ARB :: BP_READ_1 :: scpu_0 [01:01] */
#define BCHP_SUN_GISB_ARB_BP_READ_1_scpu_0_MASK                    0x00000002
#define BCHP_SUN_GISB_ARB_BP_READ_1_scpu_0_SHIFT                   1
#define BCHP_SUN_GISB_ARB_BP_READ_1_scpu_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_1_scpu_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_1_scpu_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_1 :: bsp_0 [00:00] */
#define BCHP_SUN_GISB_ARB_BP_READ_1_bsp_0_MASK                     0x00000001
#define BCHP_SUN_GISB_ARB_BP_READ_1_bsp_0_SHIFT                    0
#define BCHP_SUN_GISB_ARB_BP_READ_1_bsp_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_1_bsp_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_1_bsp_0_ENABLE                   1

/***************************************************************************
 *BP_WRITE_1 - GISB ARBITER Breakpoint Master Write Control 1 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_WRITE_1 :: reserved0 [31:25] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_reserved0_MASK                0xfe000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_reserved0_SHIFT               25

/* SUN_GISB_ARB :: BP_WRITE_1 :: avs_0 [24:24] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_avs_0_MASK                    0x01000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_avs_0_SHIFT                   24
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_avs_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_avs_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_avs_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_1 :: bbsi_spi [23:23] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_bbsi_spi_MASK                 0x00800000
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_bbsi_spi_SHIFT                23
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_bbsi_spi_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_bbsi_spi_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_bbsi_spi_ENABLE               1

/* SUN_GISB_ARB :: BP_WRITE_1 :: leap_0 [22:22] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_leap_0_MASK                   0x00400000
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_leap_0_SHIFT                  22
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_leap_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_leap_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_leap_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_1 :: reserved1 [21:20] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_reserved1_MASK                0x00300000
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_reserved1_SHIFT               20

/* SUN_GISB_ARB :: BP_WRITE_1 :: pcie_0 [19:19] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_pcie_0_MASK                   0x00080000
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_pcie_0_SHIFT                  19
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_pcie_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_pcie_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_pcie_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_1 :: reserved2 [18:12] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_reserved2_MASK                0x0007f000
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_reserved2_SHIFT               12

/* SUN_GISB_ARB :: BP_WRITE_1 :: hvd_0 [11:11] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_hvd_0_MASK                    0x00000800
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_hvd_0_SHIFT                   11
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_hvd_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_hvd_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_hvd_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_1 :: rdc_0 [10:10] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_rdc_0_MASK                    0x00000400
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_rdc_0_SHIFT                   10
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_rdc_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_rdc_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_rdc_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_1 :: ssp_0 [09:09] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_ssp_0_MASK                    0x00000200
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_ssp_0_SHIFT                   9
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_ssp_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_ssp_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_ssp_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_1 :: jtag_0 [08:08] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_jtag_0_MASK                   0x00000100
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_jtag_0_SHIFT                  8
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_jtag_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_jtag_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_jtag_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_1 :: reserved3 [07:07] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_reserved3_MASK                0x00000080
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_reserved3_SHIFT               7

/* SUN_GISB_ARB :: BP_WRITE_1 :: cpu_0 [06:06] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_cpu_0_MASK                    0x00000040
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_cpu_0_SHIFT                   6
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_cpu_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_cpu_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_cpu_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_1 :: reserved4 [05:02] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_reserved4_MASK                0x0000003c
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_reserved4_SHIFT               2

/* SUN_GISB_ARB :: BP_WRITE_1 :: scpu_0 [01:01] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_scpu_0_MASK                   0x00000002
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_scpu_0_SHIFT                  1
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_scpu_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_scpu_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_scpu_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_1 :: bsp_0 [00:00] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_bsp_0_MASK                    0x00000001
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_bsp_0_SHIFT                   0
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_bsp_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_bsp_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_bsp_0_ENABLE                  1

/***************************************************************************
 *BP_ENABLE_1 - GISB ARBITER Breakpoint Enable 1 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_ENABLE_1 :: reserved0 [31:03] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_1_reserved0_MASK               0xfffffff8
#define BCHP_SUN_GISB_ARB_BP_ENABLE_1_reserved0_SHIFT              3

/* SUN_GISB_ARB :: BP_ENABLE_1 :: block [02:02] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_1_block_MASK                   0x00000004
#define BCHP_SUN_GISB_ARB_BP_ENABLE_1_block_SHIFT                  2
#define BCHP_SUN_GISB_ARB_BP_ENABLE_1_block_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_1_block_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_1_block_ENABLE                 1

/* SUN_GISB_ARB :: BP_ENABLE_1 :: address [01:01] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_1_address_MASK                 0x00000002
#define BCHP_SUN_GISB_ARB_BP_ENABLE_1_address_SHIFT                1
#define BCHP_SUN_GISB_ARB_BP_ENABLE_1_address_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_1_address_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_1_address_ENABLE               1

/* SUN_GISB_ARB :: BP_ENABLE_1 :: access [00:00] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_1_access_MASK                  0x00000001
#define BCHP_SUN_GISB_ARB_BP_ENABLE_1_access_SHIFT                 0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_1_access_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_1_access_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_1_access_ENABLE                1

/***************************************************************************
 *BP_HI_START_ADDR_2 - GISB ARBITER Breakpoint Upper 8 Bits of Start Address 2 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_HI_START_ADDR_2 :: reserved0 [31:08] */
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_2_reserved0_MASK        0xffffff00
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_2_reserved0_SHIFT       8

/* SUN_GISB_ARB :: BP_HI_START_ADDR_2 :: start [07:00] */
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_2_start_MASK            0x000000ff
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_2_start_SHIFT           0
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_2_start_DEFAULT         0x00000000

/***************************************************************************
 *BP_START_ADDR_2 - GISB ARBITER Breakpoint Lower 32 Bits of Start Address 2 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_START_ADDR_2 :: start [31:00] */
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_2_start_MASK               0xffffffff
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_2_start_SHIFT              0
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_2_start_DEFAULT            0x00000000

/***************************************************************************
 *BP_HI_END_ADDR_2 - GISB ARBITER Breakpoint Upper 8 Bits of End Address 2 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_HI_END_ADDR_2 :: reserved0 [31:08] */
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_2_reserved0_MASK          0xffffff00
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_2_reserved0_SHIFT         8

/* SUN_GISB_ARB :: BP_HI_END_ADDR_2 :: end [07:00] */
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_2_end_MASK                0x000000ff
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_2_end_SHIFT               0
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_2_end_DEFAULT             0x00000000

/***************************************************************************
 *BP_END_ADDR_2 - GISB ARBITER Breakpoint Lower 32 Bits of End Address 2 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_END_ADDR_2 :: end [31:00] */
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_2_end_MASK                   0xffffffff
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_2_end_SHIFT                  0
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_2_end_DEFAULT                0x00000000

/***************************************************************************
 *BP_READ_2 - GISB ARBITER Breakpoint Master Read Control 2 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_READ_2 :: reserved0 [31:25] */
#define BCHP_SUN_GISB_ARB_BP_READ_2_reserved0_MASK                 0xfe000000
#define BCHP_SUN_GISB_ARB_BP_READ_2_reserved0_SHIFT                25

/* SUN_GISB_ARB :: BP_READ_2 :: avs_0 [24:24] */
#define BCHP_SUN_GISB_ARB_BP_READ_2_avs_0_MASK                     0x01000000
#define BCHP_SUN_GISB_ARB_BP_READ_2_avs_0_SHIFT                    24
#define BCHP_SUN_GISB_ARB_BP_READ_2_avs_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_2_avs_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_2_avs_0_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_2 :: bbsi_spi [23:23] */
#define BCHP_SUN_GISB_ARB_BP_READ_2_bbsi_spi_MASK                  0x00800000
#define BCHP_SUN_GISB_ARB_BP_READ_2_bbsi_spi_SHIFT                 23
#define BCHP_SUN_GISB_ARB_BP_READ_2_bbsi_spi_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_2_bbsi_spi_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_READ_2_bbsi_spi_ENABLE                1

/* SUN_GISB_ARB :: BP_READ_2 :: leap_0 [22:22] */
#define BCHP_SUN_GISB_ARB_BP_READ_2_leap_0_MASK                    0x00400000
#define BCHP_SUN_GISB_ARB_BP_READ_2_leap_0_SHIFT                   22
#define BCHP_SUN_GISB_ARB_BP_READ_2_leap_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_2_leap_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_2_leap_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_2 :: reserved1 [21:20] */
#define BCHP_SUN_GISB_ARB_BP_READ_2_reserved1_MASK                 0x00300000
#define BCHP_SUN_GISB_ARB_BP_READ_2_reserved1_SHIFT                20

/* SUN_GISB_ARB :: BP_READ_2 :: pcie_0 [19:19] */
#define BCHP_SUN_GISB_ARB_BP_READ_2_pcie_0_MASK                    0x00080000
#define BCHP_SUN_GISB_ARB_BP_READ_2_pcie_0_SHIFT                   19
#define BCHP_SUN_GISB_ARB_BP_READ_2_pcie_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_2_pcie_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_2_pcie_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_2 :: reserved2 [18:12] */
#define BCHP_SUN_GISB_ARB_BP_READ_2_reserved2_MASK                 0x0007f000
#define BCHP_SUN_GISB_ARB_BP_READ_2_reserved2_SHIFT                12

/* SUN_GISB_ARB :: BP_READ_2 :: hvd_0 [11:11] */
#define BCHP_SUN_GISB_ARB_BP_READ_2_hvd_0_MASK                     0x00000800
#define BCHP_SUN_GISB_ARB_BP_READ_2_hvd_0_SHIFT                    11
#define BCHP_SUN_GISB_ARB_BP_READ_2_hvd_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_2_hvd_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_2_hvd_0_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_2 :: rdc_0 [10:10] */
#define BCHP_SUN_GISB_ARB_BP_READ_2_rdc_0_MASK                     0x00000400
#define BCHP_SUN_GISB_ARB_BP_READ_2_rdc_0_SHIFT                    10
#define BCHP_SUN_GISB_ARB_BP_READ_2_rdc_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_2_rdc_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_2_rdc_0_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_2 :: ssp_0 [09:09] */
#define BCHP_SUN_GISB_ARB_BP_READ_2_ssp_0_MASK                     0x00000200
#define BCHP_SUN_GISB_ARB_BP_READ_2_ssp_0_SHIFT                    9
#define BCHP_SUN_GISB_ARB_BP_READ_2_ssp_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_2_ssp_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_2_ssp_0_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_2 :: jtag_0 [08:08] */
#define BCHP_SUN_GISB_ARB_BP_READ_2_jtag_0_MASK                    0x00000100
#define BCHP_SUN_GISB_ARB_BP_READ_2_jtag_0_SHIFT                   8
#define BCHP_SUN_GISB_ARB_BP_READ_2_jtag_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_2_jtag_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_2_jtag_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_2 :: reserved3 [07:07] */
#define BCHP_SUN_GISB_ARB_BP_READ_2_reserved3_MASK                 0x00000080
#define BCHP_SUN_GISB_ARB_BP_READ_2_reserved3_SHIFT                7

/* SUN_GISB_ARB :: BP_READ_2 :: cpu_0 [06:06] */
#define BCHP_SUN_GISB_ARB_BP_READ_2_cpu_0_MASK                     0x00000040
#define BCHP_SUN_GISB_ARB_BP_READ_2_cpu_0_SHIFT                    6
#define BCHP_SUN_GISB_ARB_BP_READ_2_cpu_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_2_cpu_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_2_cpu_0_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_2 :: reserved4 [05:02] */
#define BCHP_SUN_GISB_ARB_BP_READ_2_reserved4_MASK                 0x0000003c
#define BCHP_SUN_GISB_ARB_BP_READ_2_reserved4_SHIFT                2

/* SUN_GISB_ARB :: BP_READ_2 :: scpu_0 [01:01] */
#define BCHP_SUN_GISB_ARB_BP_READ_2_scpu_0_MASK                    0x00000002
#define BCHP_SUN_GISB_ARB_BP_READ_2_scpu_0_SHIFT                   1
#define BCHP_SUN_GISB_ARB_BP_READ_2_scpu_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_2_scpu_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_2_scpu_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_2 :: bsp_0 [00:00] */
#define BCHP_SUN_GISB_ARB_BP_READ_2_bsp_0_MASK                     0x00000001
#define BCHP_SUN_GISB_ARB_BP_READ_2_bsp_0_SHIFT                    0
#define BCHP_SUN_GISB_ARB_BP_READ_2_bsp_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_2_bsp_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_2_bsp_0_ENABLE                   1

/***************************************************************************
 *BP_WRITE_2 - GISB ARBITER Breakpoint Master Write Control 2 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_WRITE_2 :: reserved0 [31:25] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_reserved0_MASK                0xfe000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_reserved0_SHIFT               25

/* SUN_GISB_ARB :: BP_WRITE_2 :: avs_0 [24:24] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_avs_0_MASK                    0x01000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_avs_0_SHIFT                   24
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_avs_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_avs_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_avs_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_2 :: bbsi_spi [23:23] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_bbsi_spi_MASK                 0x00800000
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_bbsi_spi_SHIFT                23
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_bbsi_spi_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_bbsi_spi_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_bbsi_spi_ENABLE               1

/* SUN_GISB_ARB :: BP_WRITE_2 :: leap_0 [22:22] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_leap_0_MASK                   0x00400000
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_leap_0_SHIFT                  22
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_leap_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_leap_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_leap_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_2 :: reserved1 [21:20] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_reserved1_MASK                0x00300000
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_reserved1_SHIFT               20

/* SUN_GISB_ARB :: BP_WRITE_2 :: pcie_0 [19:19] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_pcie_0_MASK                   0x00080000
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_pcie_0_SHIFT                  19
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_pcie_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_pcie_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_pcie_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_2 :: reserved2 [18:12] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_reserved2_MASK                0x0007f000
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_reserved2_SHIFT               12

/* SUN_GISB_ARB :: BP_WRITE_2 :: hvd_0 [11:11] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_hvd_0_MASK                    0x00000800
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_hvd_0_SHIFT                   11
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_hvd_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_hvd_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_hvd_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_2 :: rdc_0 [10:10] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_rdc_0_MASK                    0x00000400
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_rdc_0_SHIFT                   10
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_rdc_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_rdc_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_rdc_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_2 :: ssp_0 [09:09] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_ssp_0_MASK                    0x00000200
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_ssp_0_SHIFT                   9
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_ssp_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_ssp_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_ssp_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_2 :: jtag_0 [08:08] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_jtag_0_MASK                   0x00000100
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_jtag_0_SHIFT                  8
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_jtag_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_jtag_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_jtag_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_2 :: reserved3 [07:07] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_reserved3_MASK                0x00000080
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_reserved3_SHIFT               7

/* SUN_GISB_ARB :: BP_WRITE_2 :: cpu_0 [06:06] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_cpu_0_MASK                    0x00000040
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_cpu_0_SHIFT                   6
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_cpu_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_cpu_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_cpu_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_2 :: reserved4 [05:02] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_reserved4_MASK                0x0000003c
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_reserved4_SHIFT               2

/* SUN_GISB_ARB :: BP_WRITE_2 :: scpu_0 [01:01] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_scpu_0_MASK                   0x00000002
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_scpu_0_SHIFT                  1
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_scpu_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_scpu_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_scpu_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_2 :: bsp_0 [00:00] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_bsp_0_MASK                    0x00000001
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_bsp_0_SHIFT                   0
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_bsp_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_bsp_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_bsp_0_ENABLE                  1

/***************************************************************************
 *BP_ENABLE_2 - GISB ARBITER Breakpoint Enable 2 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_ENABLE_2 :: reserved0 [31:03] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_2_reserved0_MASK               0xfffffff8
#define BCHP_SUN_GISB_ARB_BP_ENABLE_2_reserved0_SHIFT              3

/* SUN_GISB_ARB :: BP_ENABLE_2 :: block [02:02] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_2_block_MASK                   0x00000004
#define BCHP_SUN_GISB_ARB_BP_ENABLE_2_block_SHIFT                  2
#define BCHP_SUN_GISB_ARB_BP_ENABLE_2_block_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_2_block_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_2_block_ENABLE                 1

/* SUN_GISB_ARB :: BP_ENABLE_2 :: address [01:01] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_2_address_MASK                 0x00000002
#define BCHP_SUN_GISB_ARB_BP_ENABLE_2_address_SHIFT                1
#define BCHP_SUN_GISB_ARB_BP_ENABLE_2_address_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_2_address_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_2_address_ENABLE               1

/* SUN_GISB_ARB :: BP_ENABLE_2 :: access [00:00] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_2_access_MASK                  0x00000001
#define BCHP_SUN_GISB_ARB_BP_ENABLE_2_access_SHIFT                 0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_2_access_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_2_access_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_2_access_ENABLE                1

/***************************************************************************
 *BP_HI_START_ADDR_3 - GISB ARBITER Breakpoint Upper 8 Bits of Start Address 3 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_HI_START_ADDR_3 :: reserved0 [31:08] */
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_3_reserved0_MASK        0xffffff00
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_3_reserved0_SHIFT       8

/* SUN_GISB_ARB :: BP_HI_START_ADDR_3 :: start [07:00] */
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_3_start_MASK            0x000000ff
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_3_start_SHIFT           0
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_3_start_DEFAULT         0x00000000

/***************************************************************************
 *BP_START_ADDR_3 - GISB ARBITER Breakpoint Lower 32 Bits of Start Address 3 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_START_ADDR_3 :: start [31:00] */
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_3_start_MASK               0xffffffff
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_3_start_SHIFT              0
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_3_start_DEFAULT            0x00000000

/***************************************************************************
 *BP_HI_END_ADDR_3 - GISB ARBITER Breakpoint Upper 8 Bits of End Address 3 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_HI_END_ADDR_3 :: reserved0 [31:08] */
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_3_reserved0_MASK          0xffffff00
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_3_reserved0_SHIFT         8

/* SUN_GISB_ARB :: BP_HI_END_ADDR_3 :: end [07:00] */
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_3_end_MASK                0x000000ff
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_3_end_SHIFT               0
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_3_end_DEFAULT             0x00000000

/***************************************************************************
 *BP_END_ADDR_3 - GISB ARBITER Breakpoint Lower 32 Bits of End Address 3 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_END_ADDR_3 :: end [31:00] */
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_3_end_MASK                   0xffffffff
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_3_end_SHIFT                  0
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_3_end_DEFAULT                0x00000000

/***************************************************************************
 *BP_READ_3 - GISB ARBITER Breakpoint Master Read Control 3 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_READ_3 :: reserved0 [31:25] */
#define BCHP_SUN_GISB_ARB_BP_READ_3_reserved0_MASK                 0xfe000000
#define BCHP_SUN_GISB_ARB_BP_READ_3_reserved0_SHIFT                25

/* SUN_GISB_ARB :: BP_READ_3 :: avs_0 [24:24] */
#define BCHP_SUN_GISB_ARB_BP_READ_3_avs_0_MASK                     0x01000000
#define BCHP_SUN_GISB_ARB_BP_READ_3_avs_0_SHIFT                    24
#define BCHP_SUN_GISB_ARB_BP_READ_3_avs_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_3_avs_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_3_avs_0_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_3 :: bbsi_spi [23:23] */
#define BCHP_SUN_GISB_ARB_BP_READ_3_bbsi_spi_MASK                  0x00800000
#define BCHP_SUN_GISB_ARB_BP_READ_3_bbsi_spi_SHIFT                 23
#define BCHP_SUN_GISB_ARB_BP_READ_3_bbsi_spi_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_3_bbsi_spi_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_READ_3_bbsi_spi_ENABLE                1

/* SUN_GISB_ARB :: BP_READ_3 :: leap_0 [22:22] */
#define BCHP_SUN_GISB_ARB_BP_READ_3_leap_0_MASK                    0x00400000
#define BCHP_SUN_GISB_ARB_BP_READ_3_leap_0_SHIFT                   22
#define BCHP_SUN_GISB_ARB_BP_READ_3_leap_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_3_leap_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_3_leap_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_3 :: reserved1 [21:20] */
#define BCHP_SUN_GISB_ARB_BP_READ_3_reserved1_MASK                 0x00300000
#define BCHP_SUN_GISB_ARB_BP_READ_3_reserved1_SHIFT                20

/* SUN_GISB_ARB :: BP_READ_3 :: pcie_0 [19:19] */
#define BCHP_SUN_GISB_ARB_BP_READ_3_pcie_0_MASK                    0x00080000
#define BCHP_SUN_GISB_ARB_BP_READ_3_pcie_0_SHIFT                   19
#define BCHP_SUN_GISB_ARB_BP_READ_3_pcie_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_3_pcie_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_3_pcie_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_3 :: reserved2 [18:12] */
#define BCHP_SUN_GISB_ARB_BP_READ_3_reserved2_MASK                 0x0007f000
#define BCHP_SUN_GISB_ARB_BP_READ_3_reserved2_SHIFT                12

/* SUN_GISB_ARB :: BP_READ_3 :: hvd_0 [11:11] */
#define BCHP_SUN_GISB_ARB_BP_READ_3_hvd_0_MASK                     0x00000800
#define BCHP_SUN_GISB_ARB_BP_READ_3_hvd_0_SHIFT                    11
#define BCHP_SUN_GISB_ARB_BP_READ_3_hvd_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_3_hvd_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_3_hvd_0_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_3 :: rdc_0 [10:10] */
#define BCHP_SUN_GISB_ARB_BP_READ_3_rdc_0_MASK                     0x00000400
#define BCHP_SUN_GISB_ARB_BP_READ_3_rdc_0_SHIFT                    10
#define BCHP_SUN_GISB_ARB_BP_READ_3_rdc_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_3_rdc_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_3_rdc_0_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_3 :: ssp_0 [09:09] */
#define BCHP_SUN_GISB_ARB_BP_READ_3_ssp_0_MASK                     0x00000200
#define BCHP_SUN_GISB_ARB_BP_READ_3_ssp_0_SHIFT                    9
#define BCHP_SUN_GISB_ARB_BP_READ_3_ssp_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_3_ssp_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_3_ssp_0_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_3 :: jtag_0 [08:08] */
#define BCHP_SUN_GISB_ARB_BP_READ_3_jtag_0_MASK                    0x00000100
#define BCHP_SUN_GISB_ARB_BP_READ_3_jtag_0_SHIFT                   8
#define BCHP_SUN_GISB_ARB_BP_READ_3_jtag_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_3_jtag_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_3_jtag_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_3 :: reserved3 [07:07] */
#define BCHP_SUN_GISB_ARB_BP_READ_3_reserved3_MASK                 0x00000080
#define BCHP_SUN_GISB_ARB_BP_READ_3_reserved3_SHIFT                7

/* SUN_GISB_ARB :: BP_READ_3 :: cpu_0 [06:06] */
#define BCHP_SUN_GISB_ARB_BP_READ_3_cpu_0_MASK                     0x00000040
#define BCHP_SUN_GISB_ARB_BP_READ_3_cpu_0_SHIFT                    6
#define BCHP_SUN_GISB_ARB_BP_READ_3_cpu_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_3_cpu_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_3_cpu_0_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_3 :: reserved4 [05:02] */
#define BCHP_SUN_GISB_ARB_BP_READ_3_reserved4_MASK                 0x0000003c
#define BCHP_SUN_GISB_ARB_BP_READ_3_reserved4_SHIFT                2

/* SUN_GISB_ARB :: BP_READ_3 :: scpu_0 [01:01] */
#define BCHP_SUN_GISB_ARB_BP_READ_3_scpu_0_MASK                    0x00000002
#define BCHP_SUN_GISB_ARB_BP_READ_3_scpu_0_SHIFT                   1
#define BCHP_SUN_GISB_ARB_BP_READ_3_scpu_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_3_scpu_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_3_scpu_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_3 :: bsp_0 [00:00] */
#define BCHP_SUN_GISB_ARB_BP_READ_3_bsp_0_MASK                     0x00000001
#define BCHP_SUN_GISB_ARB_BP_READ_3_bsp_0_SHIFT                    0
#define BCHP_SUN_GISB_ARB_BP_READ_3_bsp_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_3_bsp_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_3_bsp_0_ENABLE                   1

/***************************************************************************
 *BP_WRITE_3 - GISB ARBITER Breakpoint Master Write Control 3 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_WRITE_3 :: reserved0 [31:25] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_reserved0_MASK                0xfe000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_reserved0_SHIFT               25

/* SUN_GISB_ARB :: BP_WRITE_3 :: avs_0 [24:24] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_avs_0_MASK                    0x01000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_avs_0_SHIFT                   24
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_avs_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_avs_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_avs_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_3 :: bbsi_spi [23:23] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_bbsi_spi_MASK                 0x00800000
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_bbsi_spi_SHIFT                23
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_bbsi_spi_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_bbsi_spi_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_bbsi_spi_ENABLE               1

/* SUN_GISB_ARB :: BP_WRITE_3 :: leap_0 [22:22] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_leap_0_MASK                   0x00400000
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_leap_0_SHIFT                  22
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_leap_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_leap_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_leap_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_3 :: reserved1 [21:20] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_reserved1_MASK                0x00300000
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_reserved1_SHIFT               20

/* SUN_GISB_ARB :: BP_WRITE_3 :: pcie_0 [19:19] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_pcie_0_MASK                   0x00080000
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_pcie_0_SHIFT                  19
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_pcie_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_pcie_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_pcie_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_3 :: reserved2 [18:12] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_reserved2_MASK                0x0007f000
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_reserved2_SHIFT               12

/* SUN_GISB_ARB :: BP_WRITE_3 :: hvd_0 [11:11] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_hvd_0_MASK                    0x00000800
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_hvd_0_SHIFT                   11
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_hvd_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_hvd_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_hvd_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_3 :: rdc_0 [10:10] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_rdc_0_MASK                    0x00000400
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_rdc_0_SHIFT                   10
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_rdc_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_rdc_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_rdc_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_3 :: ssp_0 [09:09] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_ssp_0_MASK                    0x00000200
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_ssp_0_SHIFT                   9
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_ssp_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_ssp_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_ssp_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_3 :: jtag_0 [08:08] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_jtag_0_MASK                   0x00000100
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_jtag_0_SHIFT                  8
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_jtag_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_jtag_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_jtag_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_3 :: reserved3 [07:07] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_reserved3_MASK                0x00000080
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_reserved3_SHIFT               7

/* SUN_GISB_ARB :: BP_WRITE_3 :: cpu_0 [06:06] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_cpu_0_MASK                    0x00000040
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_cpu_0_SHIFT                   6
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_cpu_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_cpu_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_cpu_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_3 :: reserved4 [05:02] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_reserved4_MASK                0x0000003c
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_reserved4_SHIFT               2

/* SUN_GISB_ARB :: BP_WRITE_3 :: scpu_0 [01:01] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_scpu_0_MASK                   0x00000002
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_scpu_0_SHIFT                  1
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_scpu_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_scpu_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_scpu_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_3 :: bsp_0 [00:00] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_bsp_0_MASK                    0x00000001
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_bsp_0_SHIFT                   0
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_bsp_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_bsp_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_bsp_0_ENABLE                  1

/***************************************************************************
 *BP_ENABLE_3 - GISB ARBITER Breakpoint Enable 3 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_ENABLE_3 :: reserved0 [31:03] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_3_reserved0_MASK               0xfffffff8
#define BCHP_SUN_GISB_ARB_BP_ENABLE_3_reserved0_SHIFT              3

/* SUN_GISB_ARB :: BP_ENABLE_3 :: block [02:02] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_3_block_MASK                   0x00000004
#define BCHP_SUN_GISB_ARB_BP_ENABLE_3_block_SHIFT                  2
#define BCHP_SUN_GISB_ARB_BP_ENABLE_3_block_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_3_block_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_3_block_ENABLE                 1

/* SUN_GISB_ARB :: BP_ENABLE_3 :: address [01:01] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_3_address_MASK                 0x00000002
#define BCHP_SUN_GISB_ARB_BP_ENABLE_3_address_SHIFT                1
#define BCHP_SUN_GISB_ARB_BP_ENABLE_3_address_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_3_address_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_3_address_ENABLE               1

/* SUN_GISB_ARB :: BP_ENABLE_3 :: access [00:00] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_3_access_MASK                  0x00000001
#define BCHP_SUN_GISB_ARB_BP_ENABLE_3_access_SHIFT                 0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_3_access_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_3_access_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_3_access_ENABLE                1

/***************************************************************************
 *BP_HI_START_ADDR_4 - GISB ARBITER Breakpoint Upper 8 Bits of Start Address 4 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_HI_START_ADDR_4 :: reserved0 [31:08] */
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_4_reserved0_MASK        0xffffff00
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_4_reserved0_SHIFT       8

/* SUN_GISB_ARB :: BP_HI_START_ADDR_4 :: start [07:00] */
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_4_start_MASK            0x000000ff
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_4_start_SHIFT           0
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_4_start_DEFAULT         0x00000000

/***************************************************************************
 *BP_START_ADDR_4 - GISB ARBITER Breakpoint Lower 32 Bits of Start Address 4 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_START_ADDR_4 :: start [31:00] */
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_4_start_MASK               0xffffffff
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_4_start_SHIFT              0
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_4_start_DEFAULT            0x00000000

/***************************************************************************
 *BP_HI_END_ADDR_4 - GISB ARBITER Breakpoint Upper 8 Bits of End Address 4 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_HI_END_ADDR_4 :: reserved0 [31:08] */
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_4_reserved0_MASK          0xffffff00
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_4_reserved0_SHIFT         8

/* SUN_GISB_ARB :: BP_HI_END_ADDR_4 :: end [07:00] */
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_4_end_MASK                0x000000ff
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_4_end_SHIFT               0
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_4_end_DEFAULT             0x00000000

/***************************************************************************
 *BP_END_ADDR_4 - GISB ARBITER Breakpoint Lower 32 Bits of End Address 4 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_END_ADDR_4 :: end [31:00] */
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_4_end_MASK                   0xffffffff
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_4_end_SHIFT                  0
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_4_end_DEFAULT                0x00000000

/***************************************************************************
 *BP_READ_4 - GISB ARBITER Breakpoint Master Read Control 4 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_READ_4 :: reserved0 [31:25] */
#define BCHP_SUN_GISB_ARB_BP_READ_4_reserved0_MASK                 0xfe000000
#define BCHP_SUN_GISB_ARB_BP_READ_4_reserved0_SHIFT                25

/* SUN_GISB_ARB :: BP_READ_4 :: avs_0 [24:24] */
#define BCHP_SUN_GISB_ARB_BP_READ_4_avs_0_MASK                     0x01000000
#define BCHP_SUN_GISB_ARB_BP_READ_4_avs_0_SHIFT                    24
#define BCHP_SUN_GISB_ARB_BP_READ_4_avs_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_4_avs_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_4_avs_0_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_4 :: bbsi_spi [23:23] */
#define BCHP_SUN_GISB_ARB_BP_READ_4_bbsi_spi_MASK                  0x00800000
#define BCHP_SUN_GISB_ARB_BP_READ_4_bbsi_spi_SHIFT                 23
#define BCHP_SUN_GISB_ARB_BP_READ_4_bbsi_spi_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_4_bbsi_spi_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_READ_4_bbsi_spi_ENABLE                1

/* SUN_GISB_ARB :: BP_READ_4 :: leap_0 [22:22] */
#define BCHP_SUN_GISB_ARB_BP_READ_4_leap_0_MASK                    0x00400000
#define BCHP_SUN_GISB_ARB_BP_READ_4_leap_0_SHIFT                   22
#define BCHP_SUN_GISB_ARB_BP_READ_4_leap_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_4_leap_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_4_leap_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_4 :: reserved1 [21:20] */
#define BCHP_SUN_GISB_ARB_BP_READ_4_reserved1_MASK                 0x00300000
#define BCHP_SUN_GISB_ARB_BP_READ_4_reserved1_SHIFT                20

/* SUN_GISB_ARB :: BP_READ_4 :: pcie_0 [19:19] */
#define BCHP_SUN_GISB_ARB_BP_READ_4_pcie_0_MASK                    0x00080000
#define BCHP_SUN_GISB_ARB_BP_READ_4_pcie_0_SHIFT                   19
#define BCHP_SUN_GISB_ARB_BP_READ_4_pcie_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_4_pcie_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_4_pcie_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_4 :: reserved2 [18:12] */
#define BCHP_SUN_GISB_ARB_BP_READ_4_reserved2_MASK                 0x0007f000
#define BCHP_SUN_GISB_ARB_BP_READ_4_reserved2_SHIFT                12

/* SUN_GISB_ARB :: BP_READ_4 :: hvd_0 [11:11] */
#define BCHP_SUN_GISB_ARB_BP_READ_4_hvd_0_MASK                     0x00000800
#define BCHP_SUN_GISB_ARB_BP_READ_4_hvd_0_SHIFT                    11
#define BCHP_SUN_GISB_ARB_BP_READ_4_hvd_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_4_hvd_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_4_hvd_0_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_4 :: rdc_0 [10:10] */
#define BCHP_SUN_GISB_ARB_BP_READ_4_rdc_0_MASK                     0x00000400
#define BCHP_SUN_GISB_ARB_BP_READ_4_rdc_0_SHIFT                    10
#define BCHP_SUN_GISB_ARB_BP_READ_4_rdc_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_4_rdc_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_4_rdc_0_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_4 :: ssp_0 [09:09] */
#define BCHP_SUN_GISB_ARB_BP_READ_4_ssp_0_MASK                     0x00000200
#define BCHP_SUN_GISB_ARB_BP_READ_4_ssp_0_SHIFT                    9
#define BCHP_SUN_GISB_ARB_BP_READ_4_ssp_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_4_ssp_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_4_ssp_0_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_4 :: jtag_0 [08:08] */
#define BCHP_SUN_GISB_ARB_BP_READ_4_jtag_0_MASK                    0x00000100
#define BCHP_SUN_GISB_ARB_BP_READ_4_jtag_0_SHIFT                   8
#define BCHP_SUN_GISB_ARB_BP_READ_4_jtag_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_4_jtag_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_4_jtag_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_4 :: reserved3 [07:07] */
#define BCHP_SUN_GISB_ARB_BP_READ_4_reserved3_MASK                 0x00000080
#define BCHP_SUN_GISB_ARB_BP_READ_4_reserved3_SHIFT                7

/* SUN_GISB_ARB :: BP_READ_4 :: cpu_0 [06:06] */
#define BCHP_SUN_GISB_ARB_BP_READ_4_cpu_0_MASK                     0x00000040
#define BCHP_SUN_GISB_ARB_BP_READ_4_cpu_0_SHIFT                    6
#define BCHP_SUN_GISB_ARB_BP_READ_4_cpu_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_4_cpu_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_4_cpu_0_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_4 :: reserved4 [05:02] */
#define BCHP_SUN_GISB_ARB_BP_READ_4_reserved4_MASK                 0x0000003c
#define BCHP_SUN_GISB_ARB_BP_READ_4_reserved4_SHIFT                2

/* SUN_GISB_ARB :: BP_READ_4 :: scpu_0 [01:01] */
#define BCHP_SUN_GISB_ARB_BP_READ_4_scpu_0_MASK                    0x00000002
#define BCHP_SUN_GISB_ARB_BP_READ_4_scpu_0_SHIFT                   1
#define BCHP_SUN_GISB_ARB_BP_READ_4_scpu_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_4_scpu_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_4_scpu_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_4 :: bsp_0 [00:00] */
#define BCHP_SUN_GISB_ARB_BP_READ_4_bsp_0_MASK                     0x00000001
#define BCHP_SUN_GISB_ARB_BP_READ_4_bsp_0_SHIFT                    0
#define BCHP_SUN_GISB_ARB_BP_READ_4_bsp_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_4_bsp_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_4_bsp_0_ENABLE                   1

/***************************************************************************
 *BP_WRITE_4 - GISB ARBITER Breakpoint Master Write Control 4 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_WRITE_4 :: reserved0 [31:25] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_reserved0_MASK                0xfe000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_reserved0_SHIFT               25

/* SUN_GISB_ARB :: BP_WRITE_4 :: avs_0 [24:24] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_avs_0_MASK                    0x01000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_avs_0_SHIFT                   24
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_avs_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_avs_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_avs_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_4 :: bbsi_spi [23:23] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_bbsi_spi_MASK                 0x00800000
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_bbsi_spi_SHIFT                23
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_bbsi_spi_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_bbsi_spi_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_bbsi_spi_ENABLE               1

/* SUN_GISB_ARB :: BP_WRITE_4 :: leap_0 [22:22] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_leap_0_MASK                   0x00400000
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_leap_0_SHIFT                  22
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_leap_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_leap_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_leap_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_4 :: reserved1 [21:20] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_reserved1_MASK                0x00300000
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_reserved1_SHIFT               20

/* SUN_GISB_ARB :: BP_WRITE_4 :: pcie_0 [19:19] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_pcie_0_MASK                   0x00080000
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_pcie_0_SHIFT                  19
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_pcie_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_pcie_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_pcie_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_4 :: reserved2 [18:12] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_reserved2_MASK                0x0007f000
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_reserved2_SHIFT               12

/* SUN_GISB_ARB :: BP_WRITE_4 :: hvd_0 [11:11] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_hvd_0_MASK                    0x00000800
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_hvd_0_SHIFT                   11
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_hvd_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_hvd_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_hvd_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_4 :: rdc_0 [10:10] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_rdc_0_MASK                    0x00000400
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_rdc_0_SHIFT                   10
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_rdc_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_rdc_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_rdc_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_4 :: ssp_0 [09:09] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_ssp_0_MASK                    0x00000200
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_ssp_0_SHIFT                   9
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_ssp_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_ssp_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_ssp_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_4 :: jtag_0 [08:08] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_jtag_0_MASK                   0x00000100
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_jtag_0_SHIFT                  8
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_jtag_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_jtag_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_jtag_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_4 :: reserved3 [07:07] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_reserved3_MASK                0x00000080
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_reserved3_SHIFT               7

/* SUN_GISB_ARB :: BP_WRITE_4 :: cpu_0 [06:06] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_cpu_0_MASK                    0x00000040
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_cpu_0_SHIFT                   6
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_cpu_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_cpu_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_cpu_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_4 :: reserved4 [05:02] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_reserved4_MASK                0x0000003c
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_reserved4_SHIFT               2

/* SUN_GISB_ARB :: BP_WRITE_4 :: scpu_0 [01:01] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_scpu_0_MASK                   0x00000002
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_scpu_0_SHIFT                  1
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_scpu_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_scpu_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_scpu_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_4 :: bsp_0 [00:00] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_bsp_0_MASK                    0x00000001
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_bsp_0_SHIFT                   0
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_bsp_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_bsp_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_bsp_0_ENABLE                  1

/***************************************************************************
 *BP_ENABLE_4 - GISB ARBITER Breakpoint Enable 4 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_ENABLE_4 :: reserved0 [31:03] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_4_reserved0_MASK               0xfffffff8
#define BCHP_SUN_GISB_ARB_BP_ENABLE_4_reserved0_SHIFT              3

/* SUN_GISB_ARB :: BP_ENABLE_4 :: block [02:02] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_4_block_MASK                   0x00000004
#define BCHP_SUN_GISB_ARB_BP_ENABLE_4_block_SHIFT                  2
#define BCHP_SUN_GISB_ARB_BP_ENABLE_4_block_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_4_block_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_4_block_ENABLE                 1

/* SUN_GISB_ARB :: BP_ENABLE_4 :: address [01:01] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_4_address_MASK                 0x00000002
#define BCHP_SUN_GISB_ARB_BP_ENABLE_4_address_SHIFT                1
#define BCHP_SUN_GISB_ARB_BP_ENABLE_4_address_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_4_address_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_4_address_ENABLE               1

/* SUN_GISB_ARB :: BP_ENABLE_4 :: access [00:00] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_4_access_MASK                  0x00000001
#define BCHP_SUN_GISB_ARB_BP_ENABLE_4_access_SHIFT                 0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_4_access_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_4_access_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_4_access_ENABLE                1

/***************************************************************************
 *BP_HI_START_ADDR_5 - GISB ARBITER Breakpoint Upper 8 Bits of Start Address 5 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_HI_START_ADDR_5 :: reserved0 [31:08] */
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_5_reserved0_MASK        0xffffff00
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_5_reserved0_SHIFT       8

/* SUN_GISB_ARB :: BP_HI_START_ADDR_5 :: start [07:00] */
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_5_start_MASK            0x000000ff
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_5_start_SHIFT           0
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_5_start_DEFAULT         0x00000000

/***************************************************************************
 *BP_START_ADDR_5 - GISB ARBITER Breakpoint Lower 32 Bits of Start Address 5 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_START_ADDR_5 :: start [31:00] */
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_5_start_MASK               0xffffffff
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_5_start_SHIFT              0
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_5_start_DEFAULT            0x00000000

/***************************************************************************
 *BP_HI_END_ADDR_5 - GISB ARBITER Breakpoint Upper 8 Bits of End Address 5 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_HI_END_ADDR_5 :: reserved0 [31:08] */
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_5_reserved0_MASK          0xffffff00
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_5_reserved0_SHIFT         8

/* SUN_GISB_ARB :: BP_HI_END_ADDR_5 :: end [07:00] */
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_5_end_MASK                0x000000ff
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_5_end_SHIFT               0
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_5_end_DEFAULT             0x00000000

/***************************************************************************
 *BP_END_ADDR_5 - GISB ARBITER Breakpoint Lower 32 Bits of End Address 5 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_END_ADDR_5 :: end [31:00] */
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_5_end_MASK                   0xffffffff
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_5_end_SHIFT                  0
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_5_end_DEFAULT                0x00000000

/***************************************************************************
 *BP_READ_5 - GISB ARBITER Breakpoint Master Read Control 5 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_READ_5 :: reserved0 [31:25] */
#define BCHP_SUN_GISB_ARB_BP_READ_5_reserved0_MASK                 0xfe000000
#define BCHP_SUN_GISB_ARB_BP_READ_5_reserved0_SHIFT                25

/* SUN_GISB_ARB :: BP_READ_5 :: avs_0 [24:24] */
#define BCHP_SUN_GISB_ARB_BP_READ_5_avs_0_MASK                     0x01000000
#define BCHP_SUN_GISB_ARB_BP_READ_5_avs_0_SHIFT                    24
#define BCHP_SUN_GISB_ARB_BP_READ_5_avs_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_5_avs_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_5_avs_0_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_5 :: bbsi_spi [23:23] */
#define BCHP_SUN_GISB_ARB_BP_READ_5_bbsi_spi_MASK                  0x00800000
#define BCHP_SUN_GISB_ARB_BP_READ_5_bbsi_spi_SHIFT                 23
#define BCHP_SUN_GISB_ARB_BP_READ_5_bbsi_spi_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_5_bbsi_spi_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_READ_5_bbsi_spi_ENABLE                1

/* SUN_GISB_ARB :: BP_READ_5 :: leap_0 [22:22] */
#define BCHP_SUN_GISB_ARB_BP_READ_5_leap_0_MASK                    0x00400000
#define BCHP_SUN_GISB_ARB_BP_READ_5_leap_0_SHIFT                   22
#define BCHP_SUN_GISB_ARB_BP_READ_5_leap_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_5_leap_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_5_leap_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_5 :: reserved1 [21:20] */
#define BCHP_SUN_GISB_ARB_BP_READ_5_reserved1_MASK                 0x00300000
#define BCHP_SUN_GISB_ARB_BP_READ_5_reserved1_SHIFT                20

/* SUN_GISB_ARB :: BP_READ_5 :: pcie_0 [19:19] */
#define BCHP_SUN_GISB_ARB_BP_READ_5_pcie_0_MASK                    0x00080000
#define BCHP_SUN_GISB_ARB_BP_READ_5_pcie_0_SHIFT                   19
#define BCHP_SUN_GISB_ARB_BP_READ_5_pcie_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_5_pcie_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_5_pcie_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_5 :: reserved2 [18:12] */
#define BCHP_SUN_GISB_ARB_BP_READ_5_reserved2_MASK                 0x0007f000
#define BCHP_SUN_GISB_ARB_BP_READ_5_reserved2_SHIFT                12

/* SUN_GISB_ARB :: BP_READ_5 :: hvd_0 [11:11] */
#define BCHP_SUN_GISB_ARB_BP_READ_5_hvd_0_MASK                     0x00000800
#define BCHP_SUN_GISB_ARB_BP_READ_5_hvd_0_SHIFT                    11
#define BCHP_SUN_GISB_ARB_BP_READ_5_hvd_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_5_hvd_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_5_hvd_0_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_5 :: rdc_0 [10:10] */
#define BCHP_SUN_GISB_ARB_BP_READ_5_rdc_0_MASK                     0x00000400
#define BCHP_SUN_GISB_ARB_BP_READ_5_rdc_0_SHIFT                    10
#define BCHP_SUN_GISB_ARB_BP_READ_5_rdc_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_5_rdc_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_5_rdc_0_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_5 :: ssp_0 [09:09] */
#define BCHP_SUN_GISB_ARB_BP_READ_5_ssp_0_MASK                     0x00000200
#define BCHP_SUN_GISB_ARB_BP_READ_5_ssp_0_SHIFT                    9
#define BCHP_SUN_GISB_ARB_BP_READ_5_ssp_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_5_ssp_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_5_ssp_0_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_5 :: jtag_0 [08:08] */
#define BCHP_SUN_GISB_ARB_BP_READ_5_jtag_0_MASK                    0x00000100
#define BCHP_SUN_GISB_ARB_BP_READ_5_jtag_0_SHIFT                   8
#define BCHP_SUN_GISB_ARB_BP_READ_5_jtag_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_5_jtag_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_5_jtag_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_5 :: reserved3 [07:07] */
#define BCHP_SUN_GISB_ARB_BP_READ_5_reserved3_MASK                 0x00000080
#define BCHP_SUN_GISB_ARB_BP_READ_5_reserved3_SHIFT                7

/* SUN_GISB_ARB :: BP_READ_5 :: cpu_0 [06:06] */
#define BCHP_SUN_GISB_ARB_BP_READ_5_cpu_0_MASK                     0x00000040
#define BCHP_SUN_GISB_ARB_BP_READ_5_cpu_0_SHIFT                    6
#define BCHP_SUN_GISB_ARB_BP_READ_5_cpu_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_5_cpu_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_5_cpu_0_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_5 :: reserved4 [05:02] */
#define BCHP_SUN_GISB_ARB_BP_READ_5_reserved4_MASK                 0x0000003c
#define BCHP_SUN_GISB_ARB_BP_READ_5_reserved4_SHIFT                2

/* SUN_GISB_ARB :: BP_READ_5 :: scpu_0 [01:01] */
#define BCHP_SUN_GISB_ARB_BP_READ_5_scpu_0_MASK                    0x00000002
#define BCHP_SUN_GISB_ARB_BP_READ_5_scpu_0_SHIFT                   1
#define BCHP_SUN_GISB_ARB_BP_READ_5_scpu_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_5_scpu_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_5_scpu_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_5 :: bsp_0 [00:00] */
#define BCHP_SUN_GISB_ARB_BP_READ_5_bsp_0_MASK                     0x00000001
#define BCHP_SUN_GISB_ARB_BP_READ_5_bsp_0_SHIFT                    0
#define BCHP_SUN_GISB_ARB_BP_READ_5_bsp_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_5_bsp_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_5_bsp_0_ENABLE                   1

/***************************************************************************
 *BP_WRITE_5 - GISB ARBITER Breakpoint Master Write Control 5 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_WRITE_5 :: reserved0 [31:25] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_reserved0_MASK                0xfe000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_reserved0_SHIFT               25

/* SUN_GISB_ARB :: BP_WRITE_5 :: avs_0 [24:24] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_avs_0_MASK                    0x01000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_avs_0_SHIFT                   24
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_avs_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_avs_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_avs_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_5 :: bbsi_spi [23:23] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_bbsi_spi_MASK                 0x00800000
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_bbsi_spi_SHIFT                23
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_bbsi_spi_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_bbsi_spi_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_bbsi_spi_ENABLE               1

/* SUN_GISB_ARB :: BP_WRITE_5 :: leap_0 [22:22] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_leap_0_MASK                   0x00400000
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_leap_0_SHIFT                  22
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_leap_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_leap_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_leap_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_5 :: reserved1 [21:20] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_reserved1_MASK                0x00300000
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_reserved1_SHIFT               20

/* SUN_GISB_ARB :: BP_WRITE_5 :: pcie_0 [19:19] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_pcie_0_MASK                   0x00080000
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_pcie_0_SHIFT                  19
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_pcie_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_pcie_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_pcie_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_5 :: reserved2 [18:12] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_reserved2_MASK                0x0007f000
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_reserved2_SHIFT               12

/* SUN_GISB_ARB :: BP_WRITE_5 :: hvd_0 [11:11] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_hvd_0_MASK                    0x00000800
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_hvd_0_SHIFT                   11
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_hvd_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_hvd_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_hvd_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_5 :: rdc_0 [10:10] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_rdc_0_MASK                    0x00000400
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_rdc_0_SHIFT                   10
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_rdc_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_rdc_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_rdc_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_5 :: ssp_0 [09:09] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_ssp_0_MASK                    0x00000200
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_ssp_0_SHIFT                   9
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_ssp_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_ssp_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_ssp_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_5 :: jtag_0 [08:08] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_jtag_0_MASK                   0x00000100
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_jtag_0_SHIFT                  8
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_jtag_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_jtag_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_jtag_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_5 :: reserved3 [07:07] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_reserved3_MASK                0x00000080
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_reserved3_SHIFT               7

/* SUN_GISB_ARB :: BP_WRITE_5 :: cpu_0 [06:06] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_cpu_0_MASK                    0x00000040
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_cpu_0_SHIFT                   6
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_cpu_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_cpu_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_cpu_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_5 :: reserved4 [05:02] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_reserved4_MASK                0x0000003c
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_reserved4_SHIFT               2

/* SUN_GISB_ARB :: BP_WRITE_5 :: scpu_0 [01:01] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_scpu_0_MASK                   0x00000002
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_scpu_0_SHIFT                  1
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_scpu_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_scpu_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_scpu_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_5 :: bsp_0 [00:00] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_bsp_0_MASK                    0x00000001
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_bsp_0_SHIFT                   0
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_bsp_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_bsp_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_bsp_0_ENABLE                  1

/***************************************************************************
 *BP_ENABLE_5 - GISB ARBITER Breakpoint Enable 5 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_ENABLE_5 :: reserved0 [31:03] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_5_reserved0_MASK               0xfffffff8
#define BCHP_SUN_GISB_ARB_BP_ENABLE_5_reserved0_SHIFT              3

/* SUN_GISB_ARB :: BP_ENABLE_5 :: block [02:02] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_5_block_MASK                   0x00000004
#define BCHP_SUN_GISB_ARB_BP_ENABLE_5_block_SHIFT                  2
#define BCHP_SUN_GISB_ARB_BP_ENABLE_5_block_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_5_block_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_5_block_ENABLE                 1

/* SUN_GISB_ARB :: BP_ENABLE_5 :: address [01:01] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_5_address_MASK                 0x00000002
#define BCHP_SUN_GISB_ARB_BP_ENABLE_5_address_SHIFT                1
#define BCHP_SUN_GISB_ARB_BP_ENABLE_5_address_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_5_address_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_5_address_ENABLE               1

/* SUN_GISB_ARB :: BP_ENABLE_5 :: access [00:00] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_5_access_MASK                  0x00000001
#define BCHP_SUN_GISB_ARB_BP_ENABLE_5_access_SHIFT                 0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_5_access_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_5_access_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_5_access_ENABLE                1

/***************************************************************************
 *BP_HI_START_ADDR_6 - GISB ARBITER Breakpoint Upper 8 Bits of Start Address 6 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_HI_START_ADDR_6 :: reserved0 [31:08] */
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_6_reserved0_MASK        0xffffff00
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_6_reserved0_SHIFT       8

/* SUN_GISB_ARB :: BP_HI_START_ADDR_6 :: start [07:00] */
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_6_start_MASK            0x000000ff
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_6_start_SHIFT           0
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_6_start_DEFAULT         0x00000000

/***************************************************************************
 *BP_START_ADDR_6 - GISB ARBITER Breakpoint Lower 32 Bits of Start Address 6 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_START_ADDR_6 :: start [31:00] */
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_6_start_MASK               0xffffffff
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_6_start_SHIFT              0
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_6_start_DEFAULT            0x00000000

/***************************************************************************
 *BP_HI_END_ADDR_6 - GISB ARBITER Breakpoint Upper 8 Bits of End Address 6 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_HI_END_ADDR_6 :: reserved0 [31:08] */
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_6_reserved0_MASK          0xffffff00
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_6_reserved0_SHIFT         8

/* SUN_GISB_ARB :: BP_HI_END_ADDR_6 :: end [07:00] */
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_6_end_MASK                0x000000ff
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_6_end_SHIFT               0
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_6_end_DEFAULT             0x00000000

/***************************************************************************
 *BP_END_ADDR_6 - GISB ARBITER Breakpoint Lower 32 Bits of End Address 6 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_END_ADDR_6 :: end [31:00] */
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_6_end_MASK                   0xffffffff
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_6_end_SHIFT                  0
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_6_end_DEFAULT                0x00000000

/***************************************************************************
 *BP_READ_6 - GISB ARBITER Breakpoint Master Read Control 6 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_READ_6 :: reserved0 [31:25] */
#define BCHP_SUN_GISB_ARB_BP_READ_6_reserved0_MASK                 0xfe000000
#define BCHP_SUN_GISB_ARB_BP_READ_6_reserved0_SHIFT                25

/* SUN_GISB_ARB :: BP_READ_6 :: avs_0 [24:24] */
#define BCHP_SUN_GISB_ARB_BP_READ_6_avs_0_MASK                     0x01000000
#define BCHP_SUN_GISB_ARB_BP_READ_6_avs_0_SHIFT                    24
#define BCHP_SUN_GISB_ARB_BP_READ_6_avs_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_6_avs_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_6_avs_0_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_6 :: bbsi_spi [23:23] */
#define BCHP_SUN_GISB_ARB_BP_READ_6_bbsi_spi_MASK                  0x00800000
#define BCHP_SUN_GISB_ARB_BP_READ_6_bbsi_spi_SHIFT                 23
#define BCHP_SUN_GISB_ARB_BP_READ_6_bbsi_spi_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_6_bbsi_spi_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_READ_6_bbsi_spi_ENABLE                1

/* SUN_GISB_ARB :: BP_READ_6 :: leap_0 [22:22] */
#define BCHP_SUN_GISB_ARB_BP_READ_6_leap_0_MASK                    0x00400000
#define BCHP_SUN_GISB_ARB_BP_READ_6_leap_0_SHIFT                   22
#define BCHP_SUN_GISB_ARB_BP_READ_6_leap_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_6_leap_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_6_leap_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_6 :: reserved1 [21:20] */
#define BCHP_SUN_GISB_ARB_BP_READ_6_reserved1_MASK                 0x00300000
#define BCHP_SUN_GISB_ARB_BP_READ_6_reserved1_SHIFT                20

/* SUN_GISB_ARB :: BP_READ_6 :: pcie_0 [19:19] */
#define BCHP_SUN_GISB_ARB_BP_READ_6_pcie_0_MASK                    0x00080000
#define BCHP_SUN_GISB_ARB_BP_READ_6_pcie_0_SHIFT                   19
#define BCHP_SUN_GISB_ARB_BP_READ_6_pcie_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_6_pcie_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_6_pcie_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_6 :: reserved2 [18:12] */
#define BCHP_SUN_GISB_ARB_BP_READ_6_reserved2_MASK                 0x0007f000
#define BCHP_SUN_GISB_ARB_BP_READ_6_reserved2_SHIFT                12

/* SUN_GISB_ARB :: BP_READ_6 :: hvd_0 [11:11] */
#define BCHP_SUN_GISB_ARB_BP_READ_6_hvd_0_MASK                     0x00000800
#define BCHP_SUN_GISB_ARB_BP_READ_6_hvd_0_SHIFT                    11
#define BCHP_SUN_GISB_ARB_BP_READ_6_hvd_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_6_hvd_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_6_hvd_0_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_6 :: rdc_0 [10:10] */
#define BCHP_SUN_GISB_ARB_BP_READ_6_rdc_0_MASK                     0x00000400
#define BCHP_SUN_GISB_ARB_BP_READ_6_rdc_0_SHIFT                    10
#define BCHP_SUN_GISB_ARB_BP_READ_6_rdc_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_6_rdc_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_6_rdc_0_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_6 :: ssp_0 [09:09] */
#define BCHP_SUN_GISB_ARB_BP_READ_6_ssp_0_MASK                     0x00000200
#define BCHP_SUN_GISB_ARB_BP_READ_6_ssp_0_SHIFT                    9
#define BCHP_SUN_GISB_ARB_BP_READ_6_ssp_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_6_ssp_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_6_ssp_0_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_6 :: jtag_0 [08:08] */
#define BCHP_SUN_GISB_ARB_BP_READ_6_jtag_0_MASK                    0x00000100
#define BCHP_SUN_GISB_ARB_BP_READ_6_jtag_0_SHIFT                   8
#define BCHP_SUN_GISB_ARB_BP_READ_6_jtag_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_6_jtag_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_6_jtag_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_6 :: reserved3 [07:07] */
#define BCHP_SUN_GISB_ARB_BP_READ_6_reserved3_MASK                 0x00000080
#define BCHP_SUN_GISB_ARB_BP_READ_6_reserved3_SHIFT                7

/* SUN_GISB_ARB :: BP_READ_6 :: cpu_0 [06:06] */
#define BCHP_SUN_GISB_ARB_BP_READ_6_cpu_0_MASK                     0x00000040
#define BCHP_SUN_GISB_ARB_BP_READ_6_cpu_0_SHIFT                    6
#define BCHP_SUN_GISB_ARB_BP_READ_6_cpu_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_6_cpu_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_6_cpu_0_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_6 :: reserved4 [05:02] */
#define BCHP_SUN_GISB_ARB_BP_READ_6_reserved4_MASK                 0x0000003c
#define BCHP_SUN_GISB_ARB_BP_READ_6_reserved4_SHIFT                2

/* SUN_GISB_ARB :: BP_READ_6 :: scpu_0 [01:01] */
#define BCHP_SUN_GISB_ARB_BP_READ_6_scpu_0_MASK                    0x00000002
#define BCHP_SUN_GISB_ARB_BP_READ_6_scpu_0_SHIFT                   1
#define BCHP_SUN_GISB_ARB_BP_READ_6_scpu_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_6_scpu_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_6_scpu_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_6 :: bsp_0 [00:00] */
#define BCHP_SUN_GISB_ARB_BP_READ_6_bsp_0_MASK                     0x00000001
#define BCHP_SUN_GISB_ARB_BP_READ_6_bsp_0_SHIFT                    0
#define BCHP_SUN_GISB_ARB_BP_READ_6_bsp_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_6_bsp_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_6_bsp_0_ENABLE                   1

/***************************************************************************
 *BP_WRITE_6 - GISB ARBITER Breakpoint Master Write Control 6 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_WRITE_6 :: reserved0 [31:25] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_reserved0_MASK                0xfe000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_reserved0_SHIFT               25

/* SUN_GISB_ARB :: BP_WRITE_6 :: avs_0 [24:24] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_avs_0_MASK                    0x01000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_avs_0_SHIFT                   24
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_avs_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_avs_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_avs_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_6 :: bbsi_spi [23:23] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_bbsi_spi_MASK                 0x00800000
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_bbsi_spi_SHIFT                23
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_bbsi_spi_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_bbsi_spi_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_bbsi_spi_ENABLE               1

/* SUN_GISB_ARB :: BP_WRITE_6 :: leap_0 [22:22] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_leap_0_MASK                   0x00400000
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_leap_0_SHIFT                  22
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_leap_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_leap_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_leap_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_6 :: reserved1 [21:20] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_reserved1_MASK                0x00300000
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_reserved1_SHIFT               20

/* SUN_GISB_ARB :: BP_WRITE_6 :: pcie_0 [19:19] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_pcie_0_MASK                   0x00080000
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_pcie_0_SHIFT                  19
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_pcie_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_pcie_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_pcie_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_6 :: reserved2 [18:12] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_reserved2_MASK                0x0007f000
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_reserved2_SHIFT               12

/* SUN_GISB_ARB :: BP_WRITE_6 :: hvd_0 [11:11] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_hvd_0_MASK                    0x00000800
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_hvd_0_SHIFT                   11
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_hvd_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_hvd_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_hvd_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_6 :: rdc_0 [10:10] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_rdc_0_MASK                    0x00000400
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_rdc_0_SHIFT                   10
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_rdc_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_rdc_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_rdc_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_6 :: ssp_0 [09:09] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_ssp_0_MASK                    0x00000200
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_ssp_0_SHIFT                   9
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_ssp_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_ssp_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_ssp_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_6 :: jtag_0 [08:08] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_jtag_0_MASK                   0x00000100
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_jtag_0_SHIFT                  8
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_jtag_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_jtag_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_jtag_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_6 :: reserved3 [07:07] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_reserved3_MASK                0x00000080
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_reserved3_SHIFT               7

/* SUN_GISB_ARB :: BP_WRITE_6 :: cpu_0 [06:06] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_cpu_0_MASK                    0x00000040
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_cpu_0_SHIFT                   6
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_cpu_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_cpu_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_cpu_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_6 :: reserved4 [05:02] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_reserved4_MASK                0x0000003c
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_reserved4_SHIFT               2

/* SUN_GISB_ARB :: BP_WRITE_6 :: scpu_0 [01:01] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_scpu_0_MASK                   0x00000002
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_scpu_0_SHIFT                  1
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_scpu_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_scpu_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_scpu_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_6 :: bsp_0 [00:00] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_bsp_0_MASK                    0x00000001
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_bsp_0_SHIFT                   0
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_bsp_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_bsp_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_bsp_0_ENABLE                  1

/***************************************************************************
 *BP_ENABLE_6 - GISB ARBITER Breakpoint Enable 6 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_ENABLE_6 :: reserved0 [31:03] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_6_reserved0_MASK               0xfffffff8
#define BCHP_SUN_GISB_ARB_BP_ENABLE_6_reserved0_SHIFT              3

/* SUN_GISB_ARB :: BP_ENABLE_6 :: block [02:02] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_6_block_MASK                   0x00000004
#define BCHP_SUN_GISB_ARB_BP_ENABLE_6_block_SHIFT                  2
#define BCHP_SUN_GISB_ARB_BP_ENABLE_6_block_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_6_block_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_6_block_ENABLE                 1

/* SUN_GISB_ARB :: BP_ENABLE_6 :: address [01:01] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_6_address_MASK                 0x00000002
#define BCHP_SUN_GISB_ARB_BP_ENABLE_6_address_SHIFT                1
#define BCHP_SUN_GISB_ARB_BP_ENABLE_6_address_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_6_address_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_6_address_ENABLE               1

/* SUN_GISB_ARB :: BP_ENABLE_6 :: access [00:00] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_6_access_MASK                  0x00000001
#define BCHP_SUN_GISB_ARB_BP_ENABLE_6_access_SHIFT                 0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_6_access_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_6_access_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_6_access_ENABLE                1

/***************************************************************************
 *BP_HI_START_ADDR_7 - GISB ARBITER Breakpoint Upper 8 Bits of Start Address 7 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_HI_START_ADDR_7 :: reserved0 [31:08] */
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_7_reserved0_MASK        0xffffff00
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_7_reserved0_SHIFT       8

/* SUN_GISB_ARB :: BP_HI_START_ADDR_7 :: start [07:00] */
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_7_start_MASK            0x000000ff
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_7_start_SHIFT           0
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_7_start_DEFAULT         0x00000000

/***************************************************************************
 *BP_START_ADDR_7 - GISB ARBITER Breakpoint Lower 32 Bits of Start Address 7 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_START_ADDR_7 :: start [31:00] */
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_7_start_MASK               0xffffffff
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_7_start_SHIFT              0
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_7_start_DEFAULT            0x00000000

/***************************************************************************
 *BP_HI_END_ADDR_7 - GISB ARBITER Breakpoint Upper 8 Bits of End Address 7 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_HI_END_ADDR_7 :: reserved0 [31:08] */
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_7_reserved0_MASK          0xffffff00
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_7_reserved0_SHIFT         8

/* SUN_GISB_ARB :: BP_HI_END_ADDR_7 :: end [07:00] */
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_7_end_MASK                0x000000ff
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_7_end_SHIFT               0
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_7_end_DEFAULT             0x00000000

/***************************************************************************
 *BP_END_ADDR_7 - GISB ARBITER Breakpoint Lower 32 Bits of End Address 7 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_END_ADDR_7 :: end [31:00] */
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_7_end_MASK                   0xffffffff
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_7_end_SHIFT                  0
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_7_end_DEFAULT                0x00000000

/***************************************************************************
 *BP_READ_7 - GISB ARBITER Breakpoint Master Read Control 7 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_READ_7 :: reserved0 [31:25] */
#define BCHP_SUN_GISB_ARB_BP_READ_7_reserved0_MASK                 0xfe000000
#define BCHP_SUN_GISB_ARB_BP_READ_7_reserved0_SHIFT                25

/* SUN_GISB_ARB :: BP_READ_7 :: avs_0 [24:24] */
#define BCHP_SUN_GISB_ARB_BP_READ_7_avs_0_MASK                     0x01000000
#define BCHP_SUN_GISB_ARB_BP_READ_7_avs_0_SHIFT                    24
#define BCHP_SUN_GISB_ARB_BP_READ_7_avs_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_7_avs_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_7_avs_0_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_7 :: bbsi_spi [23:23] */
#define BCHP_SUN_GISB_ARB_BP_READ_7_bbsi_spi_MASK                  0x00800000
#define BCHP_SUN_GISB_ARB_BP_READ_7_bbsi_spi_SHIFT                 23
#define BCHP_SUN_GISB_ARB_BP_READ_7_bbsi_spi_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_7_bbsi_spi_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_READ_7_bbsi_spi_ENABLE                1

/* SUN_GISB_ARB :: BP_READ_7 :: leap_0 [22:22] */
#define BCHP_SUN_GISB_ARB_BP_READ_7_leap_0_MASK                    0x00400000
#define BCHP_SUN_GISB_ARB_BP_READ_7_leap_0_SHIFT                   22
#define BCHP_SUN_GISB_ARB_BP_READ_7_leap_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_7_leap_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_7_leap_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_7 :: reserved1 [21:20] */
#define BCHP_SUN_GISB_ARB_BP_READ_7_reserved1_MASK                 0x00300000
#define BCHP_SUN_GISB_ARB_BP_READ_7_reserved1_SHIFT                20

/* SUN_GISB_ARB :: BP_READ_7 :: pcie_0 [19:19] */
#define BCHP_SUN_GISB_ARB_BP_READ_7_pcie_0_MASK                    0x00080000
#define BCHP_SUN_GISB_ARB_BP_READ_7_pcie_0_SHIFT                   19
#define BCHP_SUN_GISB_ARB_BP_READ_7_pcie_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_7_pcie_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_7_pcie_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_7 :: reserved2 [18:12] */
#define BCHP_SUN_GISB_ARB_BP_READ_7_reserved2_MASK                 0x0007f000
#define BCHP_SUN_GISB_ARB_BP_READ_7_reserved2_SHIFT                12

/* SUN_GISB_ARB :: BP_READ_7 :: hvd_0 [11:11] */
#define BCHP_SUN_GISB_ARB_BP_READ_7_hvd_0_MASK                     0x00000800
#define BCHP_SUN_GISB_ARB_BP_READ_7_hvd_0_SHIFT                    11
#define BCHP_SUN_GISB_ARB_BP_READ_7_hvd_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_7_hvd_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_7_hvd_0_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_7 :: rdc_0 [10:10] */
#define BCHP_SUN_GISB_ARB_BP_READ_7_rdc_0_MASK                     0x00000400
#define BCHP_SUN_GISB_ARB_BP_READ_7_rdc_0_SHIFT                    10
#define BCHP_SUN_GISB_ARB_BP_READ_7_rdc_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_7_rdc_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_7_rdc_0_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_7 :: ssp_0 [09:09] */
#define BCHP_SUN_GISB_ARB_BP_READ_7_ssp_0_MASK                     0x00000200
#define BCHP_SUN_GISB_ARB_BP_READ_7_ssp_0_SHIFT                    9
#define BCHP_SUN_GISB_ARB_BP_READ_7_ssp_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_7_ssp_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_7_ssp_0_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_7 :: jtag_0 [08:08] */
#define BCHP_SUN_GISB_ARB_BP_READ_7_jtag_0_MASK                    0x00000100
#define BCHP_SUN_GISB_ARB_BP_READ_7_jtag_0_SHIFT                   8
#define BCHP_SUN_GISB_ARB_BP_READ_7_jtag_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_7_jtag_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_7_jtag_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_7 :: reserved3 [07:07] */
#define BCHP_SUN_GISB_ARB_BP_READ_7_reserved3_MASK                 0x00000080
#define BCHP_SUN_GISB_ARB_BP_READ_7_reserved3_SHIFT                7

/* SUN_GISB_ARB :: BP_READ_7 :: cpu_0 [06:06] */
#define BCHP_SUN_GISB_ARB_BP_READ_7_cpu_0_MASK                     0x00000040
#define BCHP_SUN_GISB_ARB_BP_READ_7_cpu_0_SHIFT                    6
#define BCHP_SUN_GISB_ARB_BP_READ_7_cpu_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_7_cpu_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_7_cpu_0_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_7 :: reserved4 [05:02] */
#define BCHP_SUN_GISB_ARB_BP_READ_7_reserved4_MASK                 0x0000003c
#define BCHP_SUN_GISB_ARB_BP_READ_7_reserved4_SHIFT                2

/* SUN_GISB_ARB :: BP_READ_7 :: scpu_0 [01:01] */
#define BCHP_SUN_GISB_ARB_BP_READ_7_scpu_0_MASK                    0x00000002
#define BCHP_SUN_GISB_ARB_BP_READ_7_scpu_0_SHIFT                   1
#define BCHP_SUN_GISB_ARB_BP_READ_7_scpu_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_7_scpu_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_7_scpu_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_7 :: bsp_0 [00:00] */
#define BCHP_SUN_GISB_ARB_BP_READ_7_bsp_0_MASK                     0x00000001
#define BCHP_SUN_GISB_ARB_BP_READ_7_bsp_0_SHIFT                    0
#define BCHP_SUN_GISB_ARB_BP_READ_7_bsp_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_7_bsp_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_7_bsp_0_ENABLE                   1

/***************************************************************************
 *BP_WRITE_7 - GISB ARBITER Breakpoint Master Write Control 7 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_WRITE_7 :: reserved0 [31:25] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_reserved0_MASK                0xfe000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_reserved0_SHIFT               25

/* SUN_GISB_ARB :: BP_WRITE_7 :: avs_0 [24:24] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_avs_0_MASK                    0x01000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_avs_0_SHIFT                   24
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_avs_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_avs_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_avs_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_7 :: bbsi_spi [23:23] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_bbsi_spi_MASK                 0x00800000
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_bbsi_spi_SHIFT                23
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_bbsi_spi_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_bbsi_spi_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_bbsi_spi_ENABLE               1

/* SUN_GISB_ARB :: BP_WRITE_7 :: leap_0 [22:22] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_leap_0_MASK                   0x00400000
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_leap_0_SHIFT                  22
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_leap_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_leap_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_leap_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_7 :: reserved1 [21:20] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_reserved1_MASK                0x00300000
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_reserved1_SHIFT               20

/* SUN_GISB_ARB :: BP_WRITE_7 :: pcie_0 [19:19] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_pcie_0_MASK                   0x00080000
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_pcie_0_SHIFT                  19
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_pcie_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_pcie_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_pcie_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_7 :: reserved2 [18:12] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_reserved2_MASK                0x0007f000
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_reserved2_SHIFT               12

/* SUN_GISB_ARB :: BP_WRITE_7 :: hvd_0 [11:11] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_hvd_0_MASK                    0x00000800
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_hvd_0_SHIFT                   11
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_hvd_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_hvd_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_hvd_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_7 :: rdc_0 [10:10] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_rdc_0_MASK                    0x00000400
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_rdc_0_SHIFT                   10
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_rdc_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_rdc_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_rdc_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_7 :: ssp_0 [09:09] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_ssp_0_MASK                    0x00000200
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_ssp_0_SHIFT                   9
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_ssp_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_ssp_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_ssp_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_7 :: jtag_0 [08:08] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_jtag_0_MASK                   0x00000100
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_jtag_0_SHIFT                  8
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_jtag_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_jtag_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_jtag_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_7 :: reserved3 [07:07] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_reserved3_MASK                0x00000080
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_reserved3_SHIFT               7

/* SUN_GISB_ARB :: BP_WRITE_7 :: cpu_0 [06:06] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_cpu_0_MASK                    0x00000040
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_cpu_0_SHIFT                   6
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_cpu_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_cpu_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_cpu_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_7 :: reserved4 [05:02] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_reserved4_MASK                0x0000003c
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_reserved4_SHIFT               2

/* SUN_GISB_ARB :: BP_WRITE_7 :: scpu_0 [01:01] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_scpu_0_MASK                   0x00000002
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_scpu_0_SHIFT                  1
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_scpu_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_scpu_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_scpu_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_7 :: bsp_0 [00:00] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_bsp_0_MASK                    0x00000001
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_bsp_0_SHIFT                   0
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_bsp_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_bsp_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_bsp_0_ENABLE                  1

/***************************************************************************
 *BP_ENABLE_7 - GISB ARBITER Breakpoint Enable 7 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_ENABLE_7 :: reserved0 [31:03] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_7_reserved0_MASK               0xfffffff8
#define BCHP_SUN_GISB_ARB_BP_ENABLE_7_reserved0_SHIFT              3

/* SUN_GISB_ARB :: BP_ENABLE_7 :: block [02:02] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_7_block_MASK                   0x00000004
#define BCHP_SUN_GISB_ARB_BP_ENABLE_7_block_SHIFT                  2
#define BCHP_SUN_GISB_ARB_BP_ENABLE_7_block_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_7_block_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_7_block_ENABLE                 1

/* SUN_GISB_ARB :: BP_ENABLE_7 :: address [01:01] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_7_address_MASK                 0x00000002
#define BCHP_SUN_GISB_ARB_BP_ENABLE_7_address_SHIFT                1
#define BCHP_SUN_GISB_ARB_BP_ENABLE_7_address_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_7_address_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_7_address_ENABLE               1

/* SUN_GISB_ARB :: BP_ENABLE_7 :: access [00:00] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_7_access_MASK                  0x00000001
#define BCHP_SUN_GISB_ARB_BP_ENABLE_7_access_SHIFT                 0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_7_access_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_7_access_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_7_access_ENABLE                1

/***************************************************************************
 *BP_HI_START_ADDR_8 - GISB ARBITER Breakpoint Upper 8 Bits of Start Address 8 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_HI_START_ADDR_8 :: reserved0 [31:08] */
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_8_reserved0_MASK        0xffffff00
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_8_reserved0_SHIFT       8

/* SUN_GISB_ARB :: BP_HI_START_ADDR_8 :: start [07:00] */
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_8_start_MASK            0x000000ff
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_8_start_SHIFT           0
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_8_start_DEFAULT         0x00000000

/***************************************************************************
 *BP_START_ADDR_8 - GISB ARBITER Breakpoint Lower 32 Bits of Start Address 8 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_START_ADDR_8 :: start [31:00] */
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_8_start_MASK               0xffffffff
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_8_start_SHIFT              0
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_8_start_DEFAULT            0x00000000

/***************************************************************************
 *BP_HI_END_ADDR_8 - GISB ARBITER Breakpoint Upper 8 Bits of End Address 8 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_HI_END_ADDR_8 :: reserved0 [31:08] */
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_8_reserved0_MASK          0xffffff00
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_8_reserved0_SHIFT         8

/* SUN_GISB_ARB :: BP_HI_END_ADDR_8 :: end [07:00] */
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_8_end_MASK                0x000000ff
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_8_end_SHIFT               0
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_8_end_DEFAULT             0x00000000

/***************************************************************************
 *BP_END_ADDR_8 - GISB ARBITER Breakpoint Lower 32 Bits of End Address 8 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_END_ADDR_8 :: end [31:00] */
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_8_end_MASK                   0xffffffff
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_8_end_SHIFT                  0
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_8_end_DEFAULT                0x00000000

/***************************************************************************
 *BP_READ_8 - GISB ARBITER Breakpoint Master Read Control 8 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_READ_8 :: reserved0 [31:25] */
#define BCHP_SUN_GISB_ARB_BP_READ_8_reserved0_MASK                 0xfe000000
#define BCHP_SUN_GISB_ARB_BP_READ_8_reserved0_SHIFT                25

/* SUN_GISB_ARB :: BP_READ_8 :: avs_0 [24:24] */
#define BCHP_SUN_GISB_ARB_BP_READ_8_avs_0_MASK                     0x01000000
#define BCHP_SUN_GISB_ARB_BP_READ_8_avs_0_SHIFT                    24
#define BCHP_SUN_GISB_ARB_BP_READ_8_avs_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_8_avs_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_8_avs_0_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_8 :: bbsi_spi [23:23] */
#define BCHP_SUN_GISB_ARB_BP_READ_8_bbsi_spi_MASK                  0x00800000
#define BCHP_SUN_GISB_ARB_BP_READ_8_bbsi_spi_SHIFT                 23
#define BCHP_SUN_GISB_ARB_BP_READ_8_bbsi_spi_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_8_bbsi_spi_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_READ_8_bbsi_spi_ENABLE                1

/* SUN_GISB_ARB :: BP_READ_8 :: leap_0 [22:22] */
#define BCHP_SUN_GISB_ARB_BP_READ_8_leap_0_MASK                    0x00400000
#define BCHP_SUN_GISB_ARB_BP_READ_8_leap_0_SHIFT                   22
#define BCHP_SUN_GISB_ARB_BP_READ_8_leap_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_8_leap_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_8_leap_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_8 :: reserved1 [21:20] */
#define BCHP_SUN_GISB_ARB_BP_READ_8_reserved1_MASK                 0x00300000
#define BCHP_SUN_GISB_ARB_BP_READ_8_reserved1_SHIFT                20

/* SUN_GISB_ARB :: BP_READ_8 :: pcie_0 [19:19] */
#define BCHP_SUN_GISB_ARB_BP_READ_8_pcie_0_MASK                    0x00080000
#define BCHP_SUN_GISB_ARB_BP_READ_8_pcie_0_SHIFT                   19
#define BCHP_SUN_GISB_ARB_BP_READ_8_pcie_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_8_pcie_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_8_pcie_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_8 :: reserved2 [18:12] */
#define BCHP_SUN_GISB_ARB_BP_READ_8_reserved2_MASK                 0x0007f000
#define BCHP_SUN_GISB_ARB_BP_READ_8_reserved2_SHIFT                12

/* SUN_GISB_ARB :: BP_READ_8 :: hvd_0 [11:11] */
#define BCHP_SUN_GISB_ARB_BP_READ_8_hvd_0_MASK                     0x00000800
#define BCHP_SUN_GISB_ARB_BP_READ_8_hvd_0_SHIFT                    11
#define BCHP_SUN_GISB_ARB_BP_READ_8_hvd_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_8_hvd_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_8_hvd_0_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_8 :: rdc_0 [10:10] */
#define BCHP_SUN_GISB_ARB_BP_READ_8_rdc_0_MASK                     0x00000400
#define BCHP_SUN_GISB_ARB_BP_READ_8_rdc_0_SHIFT                    10
#define BCHP_SUN_GISB_ARB_BP_READ_8_rdc_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_8_rdc_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_8_rdc_0_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_8 :: ssp_0 [09:09] */
#define BCHP_SUN_GISB_ARB_BP_READ_8_ssp_0_MASK                     0x00000200
#define BCHP_SUN_GISB_ARB_BP_READ_8_ssp_0_SHIFT                    9
#define BCHP_SUN_GISB_ARB_BP_READ_8_ssp_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_8_ssp_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_8_ssp_0_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_8 :: jtag_0 [08:08] */
#define BCHP_SUN_GISB_ARB_BP_READ_8_jtag_0_MASK                    0x00000100
#define BCHP_SUN_GISB_ARB_BP_READ_8_jtag_0_SHIFT                   8
#define BCHP_SUN_GISB_ARB_BP_READ_8_jtag_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_8_jtag_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_8_jtag_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_8 :: reserved3 [07:07] */
#define BCHP_SUN_GISB_ARB_BP_READ_8_reserved3_MASK                 0x00000080
#define BCHP_SUN_GISB_ARB_BP_READ_8_reserved3_SHIFT                7

/* SUN_GISB_ARB :: BP_READ_8 :: cpu_0 [06:06] */
#define BCHP_SUN_GISB_ARB_BP_READ_8_cpu_0_MASK                     0x00000040
#define BCHP_SUN_GISB_ARB_BP_READ_8_cpu_0_SHIFT                    6
#define BCHP_SUN_GISB_ARB_BP_READ_8_cpu_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_8_cpu_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_8_cpu_0_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_8 :: reserved4 [05:02] */
#define BCHP_SUN_GISB_ARB_BP_READ_8_reserved4_MASK                 0x0000003c
#define BCHP_SUN_GISB_ARB_BP_READ_8_reserved4_SHIFT                2

/* SUN_GISB_ARB :: BP_READ_8 :: scpu_0 [01:01] */
#define BCHP_SUN_GISB_ARB_BP_READ_8_scpu_0_MASK                    0x00000002
#define BCHP_SUN_GISB_ARB_BP_READ_8_scpu_0_SHIFT                   1
#define BCHP_SUN_GISB_ARB_BP_READ_8_scpu_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_8_scpu_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_8_scpu_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_8 :: bsp_0 [00:00] */
#define BCHP_SUN_GISB_ARB_BP_READ_8_bsp_0_MASK                     0x00000001
#define BCHP_SUN_GISB_ARB_BP_READ_8_bsp_0_SHIFT                    0
#define BCHP_SUN_GISB_ARB_BP_READ_8_bsp_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_8_bsp_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_8_bsp_0_ENABLE                   1

/***************************************************************************
 *BP_WRITE_8 - GISB ARBITER Breakpoint Master Write Control 8 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_WRITE_8 :: reserved0 [31:25] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_reserved0_MASK                0xfe000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_reserved0_SHIFT               25

/* SUN_GISB_ARB :: BP_WRITE_8 :: avs_0 [24:24] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_avs_0_MASK                    0x01000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_avs_0_SHIFT                   24
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_avs_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_avs_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_avs_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_8 :: bbsi_spi [23:23] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_bbsi_spi_MASK                 0x00800000
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_bbsi_spi_SHIFT                23
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_bbsi_spi_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_bbsi_spi_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_bbsi_spi_ENABLE               1

/* SUN_GISB_ARB :: BP_WRITE_8 :: leap_0 [22:22] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_leap_0_MASK                   0x00400000
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_leap_0_SHIFT                  22
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_leap_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_leap_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_leap_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_8 :: reserved1 [21:20] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_reserved1_MASK                0x00300000
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_reserved1_SHIFT               20

/* SUN_GISB_ARB :: BP_WRITE_8 :: pcie_0 [19:19] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_pcie_0_MASK                   0x00080000
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_pcie_0_SHIFT                  19
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_pcie_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_pcie_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_pcie_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_8 :: reserved2 [18:12] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_reserved2_MASK                0x0007f000
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_reserved2_SHIFT               12

/* SUN_GISB_ARB :: BP_WRITE_8 :: hvd_0 [11:11] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_hvd_0_MASK                    0x00000800
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_hvd_0_SHIFT                   11
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_hvd_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_hvd_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_hvd_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_8 :: rdc_0 [10:10] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_rdc_0_MASK                    0x00000400
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_rdc_0_SHIFT                   10
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_rdc_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_rdc_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_rdc_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_8 :: ssp_0 [09:09] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_ssp_0_MASK                    0x00000200
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_ssp_0_SHIFT                   9
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_ssp_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_ssp_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_ssp_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_8 :: jtag_0 [08:08] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_jtag_0_MASK                   0x00000100
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_jtag_0_SHIFT                  8
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_jtag_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_jtag_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_jtag_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_8 :: reserved3 [07:07] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_reserved3_MASK                0x00000080
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_reserved3_SHIFT               7

/* SUN_GISB_ARB :: BP_WRITE_8 :: cpu_0 [06:06] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_cpu_0_MASK                    0x00000040
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_cpu_0_SHIFT                   6
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_cpu_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_cpu_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_cpu_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_8 :: reserved4 [05:02] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_reserved4_MASK                0x0000003c
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_reserved4_SHIFT               2

/* SUN_GISB_ARB :: BP_WRITE_8 :: scpu_0 [01:01] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_scpu_0_MASK                   0x00000002
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_scpu_0_SHIFT                  1
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_scpu_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_scpu_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_scpu_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_8 :: bsp_0 [00:00] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_bsp_0_MASK                    0x00000001
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_bsp_0_SHIFT                   0
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_bsp_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_bsp_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_bsp_0_ENABLE                  1

/***************************************************************************
 *BP_ENABLE_8 - GISB ARBITER Breakpoint Enable 8 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_ENABLE_8 :: reserved0 [31:03] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_8_reserved0_MASK               0xfffffff8
#define BCHP_SUN_GISB_ARB_BP_ENABLE_8_reserved0_SHIFT              3

/* SUN_GISB_ARB :: BP_ENABLE_8 :: block [02:02] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_8_block_MASK                   0x00000004
#define BCHP_SUN_GISB_ARB_BP_ENABLE_8_block_SHIFT                  2
#define BCHP_SUN_GISB_ARB_BP_ENABLE_8_block_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_8_block_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_8_block_ENABLE                 1

/* SUN_GISB_ARB :: BP_ENABLE_8 :: address [01:01] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_8_address_MASK                 0x00000002
#define BCHP_SUN_GISB_ARB_BP_ENABLE_8_address_SHIFT                1
#define BCHP_SUN_GISB_ARB_BP_ENABLE_8_address_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_8_address_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_8_address_ENABLE               1

/* SUN_GISB_ARB :: BP_ENABLE_8 :: access [00:00] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_8_access_MASK                  0x00000001
#define BCHP_SUN_GISB_ARB_BP_ENABLE_8_access_SHIFT                 0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_8_access_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_8_access_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_8_access_ENABLE                1

/***************************************************************************
 *BP_HI_START_ADDR_9 - GISB ARBITER Breakpoint Upper 8 Bits of Start Address 9 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_HI_START_ADDR_9 :: reserved0 [31:08] */
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_9_reserved0_MASK        0xffffff00
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_9_reserved0_SHIFT       8

/* SUN_GISB_ARB :: BP_HI_START_ADDR_9 :: start [07:00] */
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_9_start_MASK            0x000000ff
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_9_start_SHIFT           0
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_9_start_DEFAULT         0x00000000

/***************************************************************************
 *BP_START_ADDR_9 - GISB ARBITER Breakpoint Lower 32 Bits of Start Address 9 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_START_ADDR_9 :: start [31:00] */
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_9_start_MASK               0xffffffff
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_9_start_SHIFT              0
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_9_start_DEFAULT            0x00000000

/***************************************************************************
 *BP_HI_END_ADDR_9 - GISB ARBITER Breakpoint Upper 8 Bits of End Address 9 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_HI_END_ADDR_9 :: reserved0 [31:08] */
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_9_reserved0_MASK          0xffffff00
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_9_reserved0_SHIFT         8

/* SUN_GISB_ARB :: BP_HI_END_ADDR_9 :: end [07:00] */
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_9_end_MASK                0x000000ff
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_9_end_SHIFT               0
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_9_end_DEFAULT             0x00000000

/***************************************************************************
 *BP_END_ADDR_9 - GISB ARBITER Breakpoint Lower 32 Bits of End Address 9 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_END_ADDR_9 :: end [31:00] */
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_9_end_MASK                   0xffffffff
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_9_end_SHIFT                  0
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_9_end_DEFAULT                0x00000000

/***************************************************************************
 *BP_READ_9 - GISB ARBITER Breakpoint Master Read Control 9 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_READ_9 :: reserved0 [31:25] */
#define BCHP_SUN_GISB_ARB_BP_READ_9_reserved0_MASK                 0xfe000000
#define BCHP_SUN_GISB_ARB_BP_READ_9_reserved0_SHIFT                25

/* SUN_GISB_ARB :: BP_READ_9 :: avs_0 [24:24] */
#define BCHP_SUN_GISB_ARB_BP_READ_9_avs_0_MASK                     0x01000000
#define BCHP_SUN_GISB_ARB_BP_READ_9_avs_0_SHIFT                    24
#define BCHP_SUN_GISB_ARB_BP_READ_9_avs_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_9_avs_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_9_avs_0_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_9 :: bbsi_spi [23:23] */
#define BCHP_SUN_GISB_ARB_BP_READ_9_bbsi_spi_MASK                  0x00800000
#define BCHP_SUN_GISB_ARB_BP_READ_9_bbsi_spi_SHIFT                 23
#define BCHP_SUN_GISB_ARB_BP_READ_9_bbsi_spi_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_9_bbsi_spi_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_READ_9_bbsi_spi_ENABLE                1

/* SUN_GISB_ARB :: BP_READ_9 :: leap_0 [22:22] */
#define BCHP_SUN_GISB_ARB_BP_READ_9_leap_0_MASK                    0x00400000
#define BCHP_SUN_GISB_ARB_BP_READ_9_leap_0_SHIFT                   22
#define BCHP_SUN_GISB_ARB_BP_READ_9_leap_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_9_leap_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_9_leap_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_9 :: reserved1 [21:20] */
#define BCHP_SUN_GISB_ARB_BP_READ_9_reserved1_MASK                 0x00300000
#define BCHP_SUN_GISB_ARB_BP_READ_9_reserved1_SHIFT                20

/* SUN_GISB_ARB :: BP_READ_9 :: pcie_0 [19:19] */
#define BCHP_SUN_GISB_ARB_BP_READ_9_pcie_0_MASK                    0x00080000
#define BCHP_SUN_GISB_ARB_BP_READ_9_pcie_0_SHIFT                   19
#define BCHP_SUN_GISB_ARB_BP_READ_9_pcie_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_9_pcie_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_9_pcie_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_9 :: reserved2 [18:12] */
#define BCHP_SUN_GISB_ARB_BP_READ_9_reserved2_MASK                 0x0007f000
#define BCHP_SUN_GISB_ARB_BP_READ_9_reserved2_SHIFT                12

/* SUN_GISB_ARB :: BP_READ_9 :: hvd_0 [11:11] */
#define BCHP_SUN_GISB_ARB_BP_READ_9_hvd_0_MASK                     0x00000800
#define BCHP_SUN_GISB_ARB_BP_READ_9_hvd_0_SHIFT                    11
#define BCHP_SUN_GISB_ARB_BP_READ_9_hvd_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_9_hvd_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_9_hvd_0_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_9 :: rdc_0 [10:10] */
#define BCHP_SUN_GISB_ARB_BP_READ_9_rdc_0_MASK                     0x00000400
#define BCHP_SUN_GISB_ARB_BP_READ_9_rdc_0_SHIFT                    10
#define BCHP_SUN_GISB_ARB_BP_READ_9_rdc_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_9_rdc_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_9_rdc_0_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_9 :: ssp_0 [09:09] */
#define BCHP_SUN_GISB_ARB_BP_READ_9_ssp_0_MASK                     0x00000200
#define BCHP_SUN_GISB_ARB_BP_READ_9_ssp_0_SHIFT                    9
#define BCHP_SUN_GISB_ARB_BP_READ_9_ssp_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_9_ssp_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_9_ssp_0_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_9 :: jtag_0 [08:08] */
#define BCHP_SUN_GISB_ARB_BP_READ_9_jtag_0_MASK                    0x00000100
#define BCHP_SUN_GISB_ARB_BP_READ_9_jtag_0_SHIFT                   8
#define BCHP_SUN_GISB_ARB_BP_READ_9_jtag_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_9_jtag_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_9_jtag_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_9 :: reserved3 [07:07] */
#define BCHP_SUN_GISB_ARB_BP_READ_9_reserved3_MASK                 0x00000080
#define BCHP_SUN_GISB_ARB_BP_READ_9_reserved3_SHIFT                7

/* SUN_GISB_ARB :: BP_READ_9 :: cpu_0 [06:06] */
#define BCHP_SUN_GISB_ARB_BP_READ_9_cpu_0_MASK                     0x00000040
#define BCHP_SUN_GISB_ARB_BP_READ_9_cpu_0_SHIFT                    6
#define BCHP_SUN_GISB_ARB_BP_READ_9_cpu_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_9_cpu_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_9_cpu_0_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_9 :: reserved4 [05:02] */
#define BCHP_SUN_GISB_ARB_BP_READ_9_reserved4_MASK                 0x0000003c
#define BCHP_SUN_GISB_ARB_BP_READ_9_reserved4_SHIFT                2

/* SUN_GISB_ARB :: BP_READ_9 :: scpu_0 [01:01] */
#define BCHP_SUN_GISB_ARB_BP_READ_9_scpu_0_MASK                    0x00000002
#define BCHP_SUN_GISB_ARB_BP_READ_9_scpu_0_SHIFT                   1
#define BCHP_SUN_GISB_ARB_BP_READ_9_scpu_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_9_scpu_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_9_scpu_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_9 :: bsp_0 [00:00] */
#define BCHP_SUN_GISB_ARB_BP_READ_9_bsp_0_MASK                     0x00000001
#define BCHP_SUN_GISB_ARB_BP_READ_9_bsp_0_SHIFT                    0
#define BCHP_SUN_GISB_ARB_BP_READ_9_bsp_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_9_bsp_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_9_bsp_0_ENABLE                   1

/***************************************************************************
 *BP_WRITE_9 - GISB ARBITER Breakpoint Master Write Control 9 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_WRITE_9 :: reserved0 [31:25] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_reserved0_MASK                0xfe000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_reserved0_SHIFT               25

/* SUN_GISB_ARB :: BP_WRITE_9 :: avs_0 [24:24] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_avs_0_MASK                    0x01000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_avs_0_SHIFT                   24
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_avs_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_avs_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_avs_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_9 :: bbsi_spi [23:23] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_bbsi_spi_MASK                 0x00800000
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_bbsi_spi_SHIFT                23
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_bbsi_spi_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_bbsi_spi_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_bbsi_spi_ENABLE               1

/* SUN_GISB_ARB :: BP_WRITE_9 :: leap_0 [22:22] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_leap_0_MASK                   0x00400000
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_leap_0_SHIFT                  22
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_leap_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_leap_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_leap_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_9 :: reserved1 [21:20] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_reserved1_MASK                0x00300000
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_reserved1_SHIFT               20

/* SUN_GISB_ARB :: BP_WRITE_9 :: pcie_0 [19:19] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_pcie_0_MASK                   0x00080000
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_pcie_0_SHIFT                  19
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_pcie_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_pcie_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_pcie_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_9 :: reserved2 [18:12] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_reserved2_MASK                0x0007f000
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_reserved2_SHIFT               12

/* SUN_GISB_ARB :: BP_WRITE_9 :: hvd_0 [11:11] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_hvd_0_MASK                    0x00000800
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_hvd_0_SHIFT                   11
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_hvd_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_hvd_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_hvd_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_9 :: rdc_0 [10:10] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_rdc_0_MASK                    0x00000400
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_rdc_0_SHIFT                   10
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_rdc_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_rdc_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_rdc_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_9 :: ssp_0 [09:09] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_ssp_0_MASK                    0x00000200
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_ssp_0_SHIFT                   9
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_ssp_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_ssp_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_ssp_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_9 :: jtag_0 [08:08] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_jtag_0_MASK                   0x00000100
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_jtag_0_SHIFT                  8
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_jtag_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_jtag_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_jtag_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_9 :: reserved3 [07:07] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_reserved3_MASK                0x00000080
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_reserved3_SHIFT               7

/* SUN_GISB_ARB :: BP_WRITE_9 :: cpu_0 [06:06] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_cpu_0_MASK                    0x00000040
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_cpu_0_SHIFT                   6
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_cpu_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_cpu_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_cpu_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_9 :: reserved4 [05:02] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_reserved4_MASK                0x0000003c
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_reserved4_SHIFT               2

/* SUN_GISB_ARB :: BP_WRITE_9 :: scpu_0 [01:01] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_scpu_0_MASK                   0x00000002
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_scpu_0_SHIFT                  1
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_scpu_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_scpu_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_scpu_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_9 :: bsp_0 [00:00] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_bsp_0_MASK                    0x00000001
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_bsp_0_SHIFT                   0
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_bsp_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_bsp_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_bsp_0_ENABLE                  1

/***************************************************************************
 *BP_ENABLE_9 - GISB ARBITER Breakpoint Enable 9 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_ENABLE_9 :: reserved0 [31:03] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_9_reserved0_MASK               0xfffffff8
#define BCHP_SUN_GISB_ARB_BP_ENABLE_9_reserved0_SHIFT              3

/* SUN_GISB_ARB :: BP_ENABLE_9 :: block [02:02] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_9_block_MASK                   0x00000004
#define BCHP_SUN_GISB_ARB_BP_ENABLE_9_block_SHIFT                  2
#define BCHP_SUN_GISB_ARB_BP_ENABLE_9_block_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_9_block_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_9_block_ENABLE                 1

/* SUN_GISB_ARB :: BP_ENABLE_9 :: address [01:01] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_9_address_MASK                 0x00000002
#define BCHP_SUN_GISB_ARB_BP_ENABLE_9_address_SHIFT                1
#define BCHP_SUN_GISB_ARB_BP_ENABLE_9_address_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_9_address_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_9_address_ENABLE               1

/* SUN_GISB_ARB :: BP_ENABLE_9 :: access [00:00] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_9_access_MASK                  0x00000001
#define BCHP_SUN_GISB_ARB_BP_ENABLE_9_access_SHIFT                 0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_9_access_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_9_access_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_9_access_ENABLE                1

/***************************************************************************
 *BP_HI_START_ADDR_10 - GISB ARBITER Breakpoint Upper 8 Bits of Start Address 10 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_HI_START_ADDR_10 :: reserved0 [31:08] */
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_10_reserved0_MASK       0xffffff00
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_10_reserved0_SHIFT      8

/* SUN_GISB_ARB :: BP_HI_START_ADDR_10 :: start [07:00] */
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_10_start_MASK           0x000000ff
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_10_start_SHIFT          0
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_10_start_DEFAULT        0x00000000

/***************************************************************************
 *BP_START_ADDR_10 - GISB ARBITER Breakpoint Lower 32 Bits of Start Address 10 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_START_ADDR_10 :: start [31:00] */
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_10_start_MASK              0xffffffff
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_10_start_SHIFT             0
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_10_start_DEFAULT           0x00000000

/***************************************************************************
 *BP_HI_END_ADDR_10 - GISB ARBITER Breakpoint Upper 8 Bits of End Address 10 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_HI_END_ADDR_10 :: reserved0 [31:08] */
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_10_reserved0_MASK         0xffffff00
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_10_reserved0_SHIFT        8

/* SUN_GISB_ARB :: BP_HI_END_ADDR_10 :: end [07:00] */
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_10_end_MASK               0x000000ff
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_10_end_SHIFT              0
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_10_end_DEFAULT            0x00000000

/***************************************************************************
 *BP_END_ADDR_10 - GISB ARBITER Breakpoint Lower 32 Bits of End Address 10 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_END_ADDR_10 :: end [31:00] */
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_10_end_MASK                  0xffffffff
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_10_end_SHIFT                 0
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_10_end_DEFAULT               0x00000000

/***************************************************************************
 *BP_READ_10 - GISB ARBITER Breakpoint Master Read Control 10 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_READ_10 :: reserved0 [31:25] */
#define BCHP_SUN_GISB_ARB_BP_READ_10_reserved0_MASK                0xfe000000
#define BCHP_SUN_GISB_ARB_BP_READ_10_reserved0_SHIFT               25

/* SUN_GISB_ARB :: BP_READ_10 :: avs_0 [24:24] */
#define BCHP_SUN_GISB_ARB_BP_READ_10_avs_0_MASK                    0x01000000
#define BCHP_SUN_GISB_ARB_BP_READ_10_avs_0_SHIFT                   24
#define BCHP_SUN_GISB_ARB_BP_READ_10_avs_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_10_avs_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_10_avs_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_10 :: bbsi_spi [23:23] */
#define BCHP_SUN_GISB_ARB_BP_READ_10_bbsi_spi_MASK                 0x00800000
#define BCHP_SUN_GISB_ARB_BP_READ_10_bbsi_spi_SHIFT                23
#define BCHP_SUN_GISB_ARB_BP_READ_10_bbsi_spi_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_10_bbsi_spi_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_READ_10_bbsi_spi_ENABLE               1

/* SUN_GISB_ARB :: BP_READ_10 :: leap_0 [22:22] */
#define BCHP_SUN_GISB_ARB_BP_READ_10_leap_0_MASK                   0x00400000
#define BCHP_SUN_GISB_ARB_BP_READ_10_leap_0_SHIFT                  22
#define BCHP_SUN_GISB_ARB_BP_READ_10_leap_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_10_leap_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_10_leap_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_10 :: reserved1 [21:20] */
#define BCHP_SUN_GISB_ARB_BP_READ_10_reserved1_MASK                0x00300000
#define BCHP_SUN_GISB_ARB_BP_READ_10_reserved1_SHIFT               20

/* SUN_GISB_ARB :: BP_READ_10 :: pcie_0 [19:19] */
#define BCHP_SUN_GISB_ARB_BP_READ_10_pcie_0_MASK                   0x00080000
#define BCHP_SUN_GISB_ARB_BP_READ_10_pcie_0_SHIFT                  19
#define BCHP_SUN_GISB_ARB_BP_READ_10_pcie_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_10_pcie_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_10_pcie_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_10 :: reserved2 [18:12] */
#define BCHP_SUN_GISB_ARB_BP_READ_10_reserved2_MASK                0x0007f000
#define BCHP_SUN_GISB_ARB_BP_READ_10_reserved2_SHIFT               12

/* SUN_GISB_ARB :: BP_READ_10 :: hvd_0 [11:11] */
#define BCHP_SUN_GISB_ARB_BP_READ_10_hvd_0_MASK                    0x00000800
#define BCHP_SUN_GISB_ARB_BP_READ_10_hvd_0_SHIFT                   11
#define BCHP_SUN_GISB_ARB_BP_READ_10_hvd_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_10_hvd_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_10_hvd_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_10 :: rdc_0 [10:10] */
#define BCHP_SUN_GISB_ARB_BP_READ_10_rdc_0_MASK                    0x00000400
#define BCHP_SUN_GISB_ARB_BP_READ_10_rdc_0_SHIFT                   10
#define BCHP_SUN_GISB_ARB_BP_READ_10_rdc_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_10_rdc_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_10_rdc_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_10 :: ssp_0 [09:09] */
#define BCHP_SUN_GISB_ARB_BP_READ_10_ssp_0_MASK                    0x00000200
#define BCHP_SUN_GISB_ARB_BP_READ_10_ssp_0_SHIFT                   9
#define BCHP_SUN_GISB_ARB_BP_READ_10_ssp_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_10_ssp_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_10_ssp_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_10 :: jtag_0 [08:08] */
#define BCHP_SUN_GISB_ARB_BP_READ_10_jtag_0_MASK                   0x00000100
#define BCHP_SUN_GISB_ARB_BP_READ_10_jtag_0_SHIFT                  8
#define BCHP_SUN_GISB_ARB_BP_READ_10_jtag_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_10_jtag_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_10_jtag_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_10 :: reserved3 [07:07] */
#define BCHP_SUN_GISB_ARB_BP_READ_10_reserved3_MASK                0x00000080
#define BCHP_SUN_GISB_ARB_BP_READ_10_reserved3_SHIFT               7

/* SUN_GISB_ARB :: BP_READ_10 :: cpu_0 [06:06] */
#define BCHP_SUN_GISB_ARB_BP_READ_10_cpu_0_MASK                    0x00000040
#define BCHP_SUN_GISB_ARB_BP_READ_10_cpu_0_SHIFT                   6
#define BCHP_SUN_GISB_ARB_BP_READ_10_cpu_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_10_cpu_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_10_cpu_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_10 :: reserved4 [05:02] */
#define BCHP_SUN_GISB_ARB_BP_READ_10_reserved4_MASK                0x0000003c
#define BCHP_SUN_GISB_ARB_BP_READ_10_reserved4_SHIFT               2

/* SUN_GISB_ARB :: BP_READ_10 :: scpu_0 [01:01] */
#define BCHP_SUN_GISB_ARB_BP_READ_10_scpu_0_MASK                   0x00000002
#define BCHP_SUN_GISB_ARB_BP_READ_10_scpu_0_SHIFT                  1
#define BCHP_SUN_GISB_ARB_BP_READ_10_scpu_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_10_scpu_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_10_scpu_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_10 :: bsp_0 [00:00] */
#define BCHP_SUN_GISB_ARB_BP_READ_10_bsp_0_MASK                    0x00000001
#define BCHP_SUN_GISB_ARB_BP_READ_10_bsp_0_SHIFT                   0
#define BCHP_SUN_GISB_ARB_BP_READ_10_bsp_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_10_bsp_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_10_bsp_0_ENABLE                  1

/***************************************************************************
 *BP_WRITE_10 - GISB ARBITER Breakpoint Master Write Control 10 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_WRITE_10 :: reserved0 [31:25] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_reserved0_MASK               0xfe000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_reserved0_SHIFT              25

/* SUN_GISB_ARB :: BP_WRITE_10 :: avs_0 [24:24] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_avs_0_MASK                   0x01000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_avs_0_SHIFT                  24
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_avs_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_avs_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_avs_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_10 :: bbsi_spi [23:23] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_bbsi_spi_MASK                0x00800000
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_bbsi_spi_SHIFT               23
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_bbsi_spi_DEFAULT             0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_bbsi_spi_DISABLE             0
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_bbsi_spi_ENABLE              1

/* SUN_GISB_ARB :: BP_WRITE_10 :: leap_0 [22:22] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_leap_0_MASK                  0x00400000
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_leap_0_SHIFT                 22
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_leap_0_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_leap_0_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_leap_0_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_10 :: reserved1 [21:20] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_reserved1_MASK               0x00300000
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_reserved1_SHIFT              20

/* SUN_GISB_ARB :: BP_WRITE_10 :: pcie_0 [19:19] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_pcie_0_MASK                  0x00080000
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_pcie_0_SHIFT                 19
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_pcie_0_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_pcie_0_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_pcie_0_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_10 :: reserved2 [18:12] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_reserved2_MASK               0x0007f000
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_reserved2_SHIFT              12

/* SUN_GISB_ARB :: BP_WRITE_10 :: hvd_0 [11:11] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_hvd_0_MASK                   0x00000800
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_hvd_0_SHIFT                  11
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_hvd_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_hvd_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_hvd_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_10 :: rdc_0 [10:10] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_rdc_0_MASK                   0x00000400
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_rdc_0_SHIFT                  10
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_rdc_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_rdc_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_rdc_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_10 :: ssp_0 [09:09] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_ssp_0_MASK                   0x00000200
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_ssp_0_SHIFT                  9
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_ssp_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_ssp_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_ssp_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_10 :: jtag_0 [08:08] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_jtag_0_MASK                  0x00000100
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_jtag_0_SHIFT                 8
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_jtag_0_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_jtag_0_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_jtag_0_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_10 :: reserved3 [07:07] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_reserved3_MASK               0x00000080
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_reserved3_SHIFT              7

/* SUN_GISB_ARB :: BP_WRITE_10 :: cpu_0 [06:06] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_cpu_0_MASK                   0x00000040
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_cpu_0_SHIFT                  6
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_cpu_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_cpu_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_cpu_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_10 :: reserved4 [05:02] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_reserved4_MASK               0x0000003c
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_reserved4_SHIFT              2

/* SUN_GISB_ARB :: BP_WRITE_10 :: scpu_0 [01:01] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_scpu_0_MASK                  0x00000002
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_scpu_0_SHIFT                 1
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_scpu_0_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_scpu_0_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_scpu_0_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_10 :: bsp_0 [00:00] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_bsp_0_MASK                   0x00000001
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_bsp_0_SHIFT                  0
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_bsp_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_bsp_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_bsp_0_ENABLE                 1

/***************************************************************************
 *BP_ENABLE_10 - GISB ARBITER Breakpoint Enable 10 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_ENABLE_10 :: reserved0 [31:03] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_10_reserved0_MASK              0xfffffff8
#define BCHP_SUN_GISB_ARB_BP_ENABLE_10_reserved0_SHIFT             3

/* SUN_GISB_ARB :: BP_ENABLE_10 :: block [02:02] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_10_block_MASK                  0x00000004
#define BCHP_SUN_GISB_ARB_BP_ENABLE_10_block_SHIFT                 2
#define BCHP_SUN_GISB_ARB_BP_ENABLE_10_block_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_10_block_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_10_block_ENABLE                1

/* SUN_GISB_ARB :: BP_ENABLE_10 :: address [01:01] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_10_address_MASK                0x00000002
#define BCHP_SUN_GISB_ARB_BP_ENABLE_10_address_SHIFT               1
#define BCHP_SUN_GISB_ARB_BP_ENABLE_10_address_DEFAULT             0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_10_address_DISABLE             0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_10_address_ENABLE              1

/* SUN_GISB_ARB :: BP_ENABLE_10 :: access [00:00] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_10_access_MASK                 0x00000001
#define BCHP_SUN_GISB_ARB_BP_ENABLE_10_access_SHIFT                0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_10_access_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_10_access_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_10_access_ENABLE               1

/***************************************************************************
 *BP_HI_START_ADDR_11 - GISB ARBITER Breakpoint Upper 8 Bits of Start Address 11 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_HI_START_ADDR_11 :: reserved0 [31:08] */
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_11_reserved0_MASK       0xffffff00
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_11_reserved0_SHIFT      8

/* SUN_GISB_ARB :: BP_HI_START_ADDR_11 :: start [07:00] */
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_11_start_MASK           0x000000ff
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_11_start_SHIFT          0
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_11_start_DEFAULT        0x00000000

/***************************************************************************
 *BP_START_ADDR_11 - GISB ARBITER Breakpoint Lower 32 Bits of Start Address 11 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_START_ADDR_11 :: start [31:00] */
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_11_start_MASK              0xffffffff
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_11_start_SHIFT             0
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_11_start_DEFAULT           0x00000000

/***************************************************************************
 *BP_HI_END_ADDR_11 - GISB ARBITER Breakpoint Upper 8 Bits of End Address 11 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_HI_END_ADDR_11 :: reserved0 [31:08] */
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_11_reserved0_MASK         0xffffff00
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_11_reserved0_SHIFT        8

/* SUN_GISB_ARB :: BP_HI_END_ADDR_11 :: end [07:00] */
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_11_end_MASK               0x000000ff
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_11_end_SHIFT              0
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_11_end_DEFAULT            0x00000000

/***************************************************************************
 *BP_END_ADDR_11 - GISB ARBITER Breakpoint Lower 32 Bits of End Address 11 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_END_ADDR_11 :: end [31:00] */
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_11_end_MASK                  0xffffffff
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_11_end_SHIFT                 0
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_11_end_DEFAULT               0x00000000

/***************************************************************************
 *BP_READ_11 - GISB ARBITER Breakpoint Master Read Control 11 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_READ_11 :: reserved0 [31:25] */
#define BCHP_SUN_GISB_ARB_BP_READ_11_reserved0_MASK                0xfe000000
#define BCHP_SUN_GISB_ARB_BP_READ_11_reserved0_SHIFT               25

/* SUN_GISB_ARB :: BP_READ_11 :: avs_0 [24:24] */
#define BCHP_SUN_GISB_ARB_BP_READ_11_avs_0_MASK                    0x01000000
#define BCHP_SUN_GISB_ARB_BP_READ_11_avs_0_SHIFT                   24
#define BCHP_SUN_GISB_ARB_BP_READ_11_avs_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_11_avs_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_11_avs_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_11 :: bbsi_spi [23:23] */
#define BCHP_SUN_GISB_ARB_BP_READ_11_bbsi_spi_MASK                 0x00800000
#define BCHP_SUN_GISB_ARB_BP_READ_11_bbsi_spi_SHIFT                23
#define BCHP_SUN_GISB_ARB_BP_READ_11_bbsi_spi_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_11_bbsi_spi_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_READ_11_bbsi_spi_ENABLE               1

/* SUN_GISB_ARB :: BP_READ_11 :: leap_0 [22:22] */
#define BCHP_SUN_GISB_ARB_BP_READ_11_leap_0_MASK                   0x00400000
#define BCHP_SUN_GISB_ARB_BP_READ_11_leap_0_SHIFT                  22
#define BCHP_SUN_GISB_ARB_BP_READ_11_leap_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_11_leap_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_11_leap_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_11 :: reserved1 [21:20] */
#define BCHP_SUN_GISB_ARB_BP_READ_11_reserved1_MASK                0x00300000
#define BCHP_SUN_GISB_ARB_BP_READ_11_reserved1_SHIFT               20

/* SUN_GISB_ARB :: BP_READ_11 :: pcie_0 [19:19] */
#define BCHP_SUN_GISB_ARB_BP_READ_11_pcie_0_MASK                   0x00080000
#define BCHP_SUN_GISB_ARB_BP_READ_11_pcie_0_SHIFT                  19
#define BCHP_SUN_GISB_ARB_BP_READ_11_pcie_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_11_pcie_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_11_pcie_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_11 :: reserved2 [18:12] */
#define BCHP_SUN_GISB_ARB_BP_READ_11_reserved2_MASK                0x0007f000
#define BCHP_SUN_GISB_ARB_BP_READ_11_reserved2_SHIFT               12

/* SUN_GISB_ARB :: BP_READ_11 :: hvd_0 [11:11] */
#define BCHP_SUN_GISB_ARB_BP_READ_11_hvd_0_MASK                    0x00000800
#define BCHP_SUN_GISB_ARB_BP_READ_11_hvd_0_SHIFT                   11
#define BCHP_SUN_GISB_ARB_BP_READ_11_hvd_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_11_hvd_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_11_hvd_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_11 :: rdc_0 [10:10] */
#define BCHP_SUN_GISB_ARB_BP_READ_11_rdc_0_MASK                    0x00000400
#define BCHP_SUN_GISB_ARB_BP_READ_11_rdc_0_SHIFT                   10
#define BCHP_SUN_GISB_ARB_BP_READ_11_rdc_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_11_rdc_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_11_rdc_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_11 :: ssp_0 [09:09] */
#define BCHP_SUN_GISB_ARB_BP_READ_11_ssp_0_MASK                    0x00000200
#define BCHP_SUN_GISB_ARB_BP_READ_11_ssp_0_SHIFT                   9
#define BCHP_SUN_GISB_ARB_BP_READ_11_ssp_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_11_ssp_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_11_ssp_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_11 :: jtag_0 [08:08] */
#define BCHP_SUN_GISB_ARB_BP_READ_11_jtag_0_MASK                   0x00000100
#define BCHP_SUN_GISB_ARB_BP_READ_11_jtag_0_SHIFT                  8
#define BCHP_SUN_GISB_ARB_BP_READ_11_jtag_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_11_jtag_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_11_jtag_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_11 :: reserved3 [07:07] */
#define BCHP_SUN_GISB_ARB_BP_READ_11_reserved3_MASK                0x00000080
#define BCHP_SUN_GISB_ARB_BP_READ_11_reserved3_SHIFT               7

/* SUN_GISB_ARB :: BP_READ_11 :: cpu_0 [06:06] */
#define BCHP_SUN_GISB_ARB_BP_READ_11_cpu_0_MASK                    0x00000040
#define BCHP_SUN_GISB_ARB_BP_READ_11_cpu_0_SHIFT                   6
#define BCHP_SUN_GISB_ARB_BP_READ_11_cpu_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_11_cpu_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_11_cpu_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_11 :: reserved4 [05:02] */
#define BCHP_SUN_GISB_ARB_BP_READ_11_reserved4_MASK                0x0000003c
#define BCHP_SUN_GISB_ARB_BP_READ_11_reserved4_SHIFT               2

/* SUN_GISB_ARB :: BP_READ_11 :: scpu_0 [01:01] */
#define BCHP_SUN_GISB_ARB_BP_READ_11_scpu_0_MASK                   0x00000002
#define BCHP_SUN_GISB_ARB_BP_READ_11_scpu_0_SHIFT                  1
#define BCHP_SUN_GISB_ARB_BP_READ_11_scpu_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_11_scpu_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_11_scpu_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_11 :: bsp_0 [00:00] */
#define BCHP_SUN_GISB_ARB_BP_READ_11_bsp_0_MASK                    0x00000001
#define BCHP_SUN_GISB_ARB_BP_READ_11_bsp_0_SHIFT                   0
#define BCHP_SUN_GISB_ARB_BP_READ_11_bsp_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_11_bsp_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_11_bsp_0_ENABLE                  1

/***************************************************************************
 *BP_WRITE_11 - GISB ARBITER Breakpoint Master Write Control 11 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_WRITE_11 :: reserved0 [31:25] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_reserved0_MASK               0xfe000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_reserved0_SHIFT              25

/* SUN_GISB_ARB :: BP_WRITE_11 :: avs_0 [24:24] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_avs_0_MASK                   0x01000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_avs_0_SHIFT                  24
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_avs_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_avs_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_avs_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_11 :: bbsi_spi [23:23] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_bbsi_spi_MASK                0x00800000
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_bbsi_spi_SHIFT               23
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_bbsi_spi_DEFAULT             0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_bbsi_spi_DISABLE             0
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_bbsi_spi_ENABLE              1

/* SUN_GISB_ARB :: BP_WRITE_11 :: leap_0 [22:22] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_leap_0_MASK                  0x00400000
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_leap_0_SHIFT                 22
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_leap_0_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_leap_0_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_leap_0_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_11 :: reserved1 [21:20] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_reserved1_MASK               0x00300000
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_reserved1_SHIFT              20

/* SUN_GISB_ARB :: BP_WRITE_11 :: pcie_0 [19:19] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_pcie_0_MASK                  0x00080000
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_pcie_0_SHIFT                 19
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_pcie_0_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_pcie_0_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_pcie_0_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_11 :: reserved2 [18:12] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_reserved2_MASK               0x0007f000
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_reserved2_SHIFT              12

/* SUN_GISB_ARB :: BP_WRITE_11 :: hvd_0 [11:11] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_hvd_0_MASK                   0x00000800
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_hvd_0_SHIFT                  11
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_hvd_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_hvd_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_hvd_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_11 :: rdc_0 [10:10] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_rdc_0_MASK                   0x00000400
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_rdc_0_SHIFT                  10
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_rdc_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_rdc_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_rdc_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_11 :: ssp_0 [09:09] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_ssp_0_MASK                   0x00000200
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_ssp_0_SHIFT                  9
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_ssp_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_ssp_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_ssp_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_11 :: jtag_0 [08:08] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_jtag_0_MASK                  0x00000100
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_jtag_0_SHIFT                 8
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_jtag_0_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_jtag_0_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_jtag_0_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_11 :: reserved3 [07:07] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_reserved3_MASK               0x00000080
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_reserved3_SHIFT              7

/* SUN_GISB_ARB :: BP_WRITE_11 :: cpu_0 [06:06] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_cpu_0_MASK                   0x00000040
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_cpu_0_SHIFT                  6
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_cpu_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_cpu_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_cpu_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_11 :: reserved4 [05:02] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_reserved4_MASK               0x0000003c
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_reserved4_SHIFT              2

/* SUN_GISB_ARB :: BP_WRITE_11 :: scpu_0 [01:01] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_scpu_0_MASK                  0x00000002
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_scpu_0_SHIFT                 1
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_scpu_0_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_scpu_0_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_scpu_0_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_11 :: bsp_0 [00:00] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_bsp_0_MASK                   0x00000001
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_bsp_0_SHIFT                  0
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_bsp_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_bsp_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_bsp_0_ENABLE                 1

/***************************************************************************
 *BP_ENABLE_11 - GISB ARBITER Breakpoint Enable 11 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_ENABLE_11 :: reserved0 [31:03] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_11_reserved0_MASK              0xfffffff8
#define BCHP_SUN_GISB_ARB_BP_ENABLE_11_reserved0_SHIFT             3

/* SUN_GISB_ARB :: BP_ENABLE_11 :: block [02:02] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_11_block_MASK                  0x00000004
#define BCHP_SUN_GISB_ARB_BP_ENABLE_11_block_SHIFT                 2
#define BCHP_SUN_GISB_ARB_BP_ENABLE_11_block_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_11_block_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_11_block_ENABLE                1

/* SUN_GISB_ARB :: BP_ENABLE_11 :: address [01:01] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_11_address_MASK                0x00000002
#define BCHP_SUN_GISB_ARB_BP_ENABLE_11_address_SHIFT               1
#define BCHP_SUN_GISB_ARB_BP_ENABLE_11_address_DEFAULT             0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_11_address_DISABLE             0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_11_address_ENABLE              1

/* SUN_GISB_ARB :: BP_ENABLE_11 :: access [00:00] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_11_access_MASK                 0x00000001
#define BCHP_SUN_GISB_ARB_BP_ENABLE_11_access_SHIFT                0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_11_access_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_11_access_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_11_access_ENABLE               1

/***************************************************************************
 *BP_HI_START_ADDR_12 - GISB ARBITER Breakpoint Upper 8 Bits of Start Address 12 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_HI_START_ADDR_12 :: reserved0 [31:08] */
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_12_reserved0_MASK       0xffffff00
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_12_reserved0_SHIFT      8

/* SUN_GISB_ARB :: BP_HI_START_ADDR_12 :: start [07:00] */
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_12_start_MASK           0x000000ff
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_12_start_SHIFT          0
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_12_start_DEFAULT        0x00000000

/***************************************************************************
 *BP_START_ADDR_12 - GISB ARBITER Breakpoint Lower 32 Bits of Start Address 12 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_START_ADDR_12 :: start [31:00] */
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_12_start_MASK              0xffffffff
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_12_start_SHIFT             0
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_12_start_DEFAULT           0x00000000

/***************************************************************************
 *BP_HI_END_ADDR_12 - GISB ARBITER Breakpoint Upper 8 Bits of End Address 12 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_HI_END_ADDR_12 :: reserved0 [31:08] */
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_12_reserved0_MASK         0xffffff00
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_12_reserved0_SHIFT        8

/* SUN_GISB_ARB :: BP_HI_END_ADDR_12 :: end [07:00] */
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_12_end_MASK               0x000000ff
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_12_end_SHIFT              0
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_12_end_DEFAULT            0x00000000

/***************************************************************************
 *BP_END_ADDR_12 - GISB ARBITER Breakpoint Lower 32 Bits of End Address 12 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_END_ADDR_12 :: end [31:00] */
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_12_end_MASK                  0xffffffff
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_12_end_SHIFT                 0
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_12_end_DEFAULT               0x00000000

/***************************************************************************
 *BP_READ_12 - GISB ARBITER Breakpoint Master Read Control 12 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_READ_12 :: reserved0 [31:25] */
#define BCHP_SUN_GISB_ARB_BP_READ_12_reserved0_MASK                0xfe000000
#define BCHP_SUN_GISB_ARB_BP_READ_12_reserved0_SHIFT               25

/* SUN_GISB_ARB :: BP_READ_12 :: avs_0 [24:24] */
#define BCHP_SUN_GISB_ARB_BP_READ_12_avs_0_MASK                    0x01000000
#define BCHP_SUN_GISB_ARB_BP_READ_12_avs_0_SHIFT                   24
#define BCHP_SUN_GISB_ARB_BP_READ_12_avs_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_12_avs_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_12_avs_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_12 :: bbsi_spi [23:23] */
#define BCHP_SUN_GISB_ARB_BP_READ_12_bbsi_spi_MASK                 0x00800000
#define BCHP_SUN_GISB_ARB_BP_READ_12_bbsi_spi_SHIFT                23
#define BCHP_SUN_GISB_ARB_BP_READ_12_bbsi_spi_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_12_bbsi_spi_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_READ_12_bbsi_spi_ENABLE               1

/* SUN_GISB_ARB :: BP_READ_12 :: leap_0 [22:22] */
#define BCHP_SUN_GISB_ARB_BP_READ_12_leap_0_MASK                   0x00400000
#define BCHP_SUN_GISB_ARB_BP_READ_12_leap_0_SHIFT                  22
#define BCHP_SUN_GISB_ARB_BP_READ_12_leap_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_12_leap_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_12_leap_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_12 :: reserved1 [21:20] */
#define BCHP_SUN_GISB_ARB_BP_READ_12_reserved1_MASK                0x00300000
#define BCHP_SUN_GISB_ARB_BP_READ_12_reserved1_SHIFT               20

/* SUN_GISB_ARB :: BP_READ_12 :: pcie_0 [19:19] */
#define BCHP_SUN_GISB_ARB_BP_READ_12_pcie_0_MASK                   0x00080000
#define BCHP_SUN_GISB_ARB_BP_READ_12_pcie_0_SHIFT                  19
#define BCHP_SUN_GISB_ARB_BP_READ_12_pcie_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_12_pcie_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_12_pcie_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_12 :: reserved2 [18:12] */
#define BCHP_SUN_GISB_ARB_BP_READ_12_reserved2_MASK                0x0007f000
#define BCHP_SUN_GISB_ARB_BP_READ_12_reserved2_SHIFT               12

/* SUN_GISB_ARB :: BP_READ_12 :: hvd_0 [11:11] */
#define BCHP_SUN_GISB_ARB_BP_READ_12_hvd_0_MASK                    0x00000800
#define BCHP_SUN_GISB_ARB_BP_READ_12_hvd_0_SHIFT                   11
#define BCHP_SUN_GISB_ARB_BP_READ_12_hvd_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_12_hvd_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_12_hvd_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_12 :: rdc_0 [10:10] */
#define BCHP_SUN_GISB_ARB_BP_READ_12_rdc_0_MASK                    0x00000400
#define BCHP_SUN_GISB_ARB_BP_READ_12_rdc_0_SHIFT                   10
#define BCHP_SUN_GISB_ARB_BP_READ_12_rdc_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_12_rdc_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_12_rdc_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_12 :: ssp_0 [09:09] */
#define BCHP_SUN_GISB_ARB_BP_READ_12_ssp_0_MASK                    0x00000200
#define BCHP_SUN_GISB_ARB_BP_READ_12_ssp_0_SHIFT                   9
#define BCHP_SUN_GISB_ARB_BP_READ_12_ssp_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_12_ssp_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_12_ssp_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_12 :: jtag_0 [08:08] */
#define BCHP_SUN_GISB_ARB_BP_READ_12_jtag_0_MASK                   0x00000100
#define BCHP_SUN_GISB_ARB_BP_READ_12_jtag_0_SHIFT                  8
#define BCHP_SUN_GISB_ARB_BP_READ_12_jtag_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_12_jtag_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_12_jtag_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_12 :: reserved3 [07:07] */
#define BCHP_SUN_GISB_ARB_BP_READ_12_reserved3_MASK                0x00000080
#define BCHP_SUN_GISB_ARB_BP_READ_12_reserved3_SHIFT               7

/* SUN_GISB_ARB :: BP_READ_12 :: cpu_0 [06:06] */
#define BCHP_SUN_GISB_ARB_BP_READ_12_cpu_0_MASK                    0x00000040
#define BCHP_SUN_GISB_ARB_BP_READ_12_cpu_0_SHIFT                   6
#define BCHP_SUN_GISB_ARB_BP_READ_12_cpu_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_12_cpu_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_12_cpu_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_12 :: reserved4 [05:02] */
#define BCHP_SUN_GISB_ARB_BP_READ_12_reserved4_MASK                0x0000003c
#define BCHP_SUN_GISB_ARB_BP_READ_12_reserved4_SHIFT               2

/* SUN_GISB_ARB :: BP_READ_12 :: scpu_0 [01:01] */
#define BCHP_SUN_GISB_ARB_BP_READ_12_scpu_0_MASK                   0x00000002
#define BCHP_SUN_GISB_ARB_BP_READ_12_scpu_0_SHIFT                  1
#define BCHP_SUN_GISB_ARB_BP_READ_12_scpu_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_12_scpu_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_12_scpu_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_12 :: bsp_0 [00:00] */
#define BCHP_SUN_GISB_ARB_BP_READ_12_bsp_0_MASK                    0x00000001
#define BCHP_SUN_GISB_ARB_BP_READ_12_bsp_0_SHIFT                   0
#define BCHP_SUN_GISB_ARB_BP_READ_12_bsp_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_12_bsp_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_12_bsp_0_ENABLE                  1

/***************************************************************************
 *BP_WRITE_12 - GISB ARBITER Breakpoint Master Write Control 12 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_WRITE_12 :: reserved0 [31:25] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_reserved0_MASK               0xfe000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_reserved0_SHIFT              25

/* SUN_GISB_ARB :: BP_WRITE_12 :: avs_0 [24:24] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_avs_0_MASK                   0x01000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_avs_0_SHIFT                  24
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_avs_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_avs_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_avs_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_12 :: bbsi_spi [23:23] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_bbsi_spi_MASK                0x00800000
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_bbsi_spi_SHIFT               23
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_bbsi_spi_DEFAULT             0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_bbsi_spi_DISABLE             0
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_bbsi_spi_ENABLE              1

/* SUN_GISB_ARB :: BP_WRITE_12 :: leap_0 [22:22] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_leap_0_MASK                  0x00400000
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_leap_0_SHIFT                 22
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_leap_0_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_leap_0_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_leap_0_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_12 :: reserved1 [21:20] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_reserved1_MASK               0x00300000
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_reserved1_SHIFT              20

/* SUN_GISB_ARB :: BP_WRITE_12 :: pcie_0 [19:19] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_pcie_0_MASK                  0x00080000
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_pcie_0_SHIFT                 19
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_pcie_0_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_pcie_0_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_pcie_0_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_12 :: reserved2 [18:12] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_reserved2_MASK               0x0007f000
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_reserved2_SHIFT              12

/* SUN_GISB_ARB :: BP_WRITE_12 :: hvd_0 [11:11] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_hvd_0_MASK                   0x00000800
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_hvd_0_SHIFT                  11
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_hvd_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_hvd_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_hvd_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_12 :: rdc_0 [10:10] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_rdc_0_MASK                   0x00000400
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_rdc_0_SHIFT                  10
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_rdc_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_rdc_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_rdc_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_12 :: ssp_0 [09:09] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_ssp_0_MASK                   0x00000200
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_ssp_0_SHIFT                  9
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_ssp_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_ssp_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_ssp_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_12 :: jtag_0 [08:08] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_jtag_0_MASK                  0x00000100
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_jtag_0_SHIFT                 8
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_jtag_0_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_jtag_0_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_jtag_0_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_12 :: reserved3 [07:07] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_reserved3_MASK               0x00000080
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_reserved3_SHIFT              7

/* SUN_GISB_ARB :: BP_WRITE_12 :: cpu_0 [06:06] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_cpu_0_MASK                   0x00000040
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_cpu_0_SHIFT                  6
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_cpu_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_cpu_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_cpu_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_12 :: reserved4 [05:02] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_reserved4_MASK               0x0000003c
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_reserved4_SHIFT              2

/* SUN_GISB_ARB :: BP_WRITE_12 :: scpu_0 [01:01] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_scpu_0_MASK                  0x00000002
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_scpu_0_SHIFT                 1
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_scpu_0_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_scpu_0_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_scpu_0_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_12 :: bsp_0 [00:00] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_bsp_0_MASK                   0x00000001
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_bsp_0_SHIFT                  0
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_bsp_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_bsp_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_bsp_0_ENABLE                 1

/***************************************************************************
 *BP_ENABLE_12 - GISB ARBITER Breakpoint Enable 12 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_ENABLE_12 :: reserved0 [31:03] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_12_reserved0_MASK              0xfffffff8
#define BCHP_SUN_GISB_ARB_BP_ENABLE_12_reserved0_SHIFT             3

/* SUN_GISB_ARB :: BP_ENABLE_12 :: block [02:02] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_12_block_MASK                  0x00000004
#define BCHP_SUN_GISB_ARB_BP_ENABLE_12_block_SHIFT                 2
#define BCHP_SUN_GISB_ARB_BP_ENABLE_12_block_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_12_block_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_12_block_ENABLE                1

/* SUN_GISB_ARB :: BP_ENABLE_12 :: address [01:01] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_12_address_MASK                0x00000002
#define BCHP_SUN_GISB_ARB_BP_ENABLE_12_address_SHIFT               1
#define BCHP_SUN_GISB_ARB_BP_ENABLE_12_address_DEFAULT             0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_12_address_DISABLE             0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_12_address_ENABLE              1

/* SUN_GISB_ARB :: BP_ENABLE_12 :: access [00:00] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_12_access_MASK                 0x00000001
#define BCHP_SUN_GISB_ARB_BP_ENABLE_12_access_SHIFT                0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_12_access_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_12_access_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_12_access_ENABLE               1

/***************************************************************************
 *BP_HI_START_ADDR_13 - GISB ARBITER Breakpoint Upper 8 Bits of Start Address 13 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_HI_START_ADDR_13 :: reserved0 [31:08] */
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_13_reserved0_MASK       0xffffff00
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_13_reserved0_SHIFT      8

/* SUN_GISB_ARB :: BP_HI_START_ADDR_13 :: start [07:00] */
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_13_start_MASK           0x000000ff
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_13_start_SHIFT          0
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_13_start_DEFAULT        0x00000000

/***************************************************************************
 *BP_START_ADDR_13 - GISB ARBITER Breakpoint Lower 32 Bits of Start Address 13 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_START_ADDR_13 :: start [31:00] */
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_13_start_MASK              0xffffffff
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_13_start_SHIFT             0
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_13_start_DEFAULT           0x00000000

/***************************************************************************
 *BP_HI_END_ADDR_13 - GISB ARBITER Breakpoint Upper 8 Bits of End Address 13 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_HI_END_ADDR_13 :: reserved0 [31:08] */
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_13_reserved0_MASK         0xffffff00
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_13_reserved0_SHIFT        8

/* SUN_GISB_ARB :: BP_HI_END_ADDR_13 :: end [07:00] */
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_13_end_MASK               0x000000ff
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_13_end_SHIFT              0
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_13_end_DEFAULT            0x00000000

/***************************************************************************
 *BP_END_ADDR_13 - GISB ARBITER Breakpoint Lower 32 Bits of End Address 13 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_END_ADDR_13 :: end [31:00] */
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_13_end_MASK                  0xffffffff
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_13_end_SHIFT                 0
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_13_end_DEFAULT               0x00000000

/***************************************************************************
 *BP_READ_13 - GISB ARBITER Breakpoint Master Read Control 13 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_READ_13 :: reserved0 [31:25] */
#define BCHP_SUN_GISB_ARB_BP_READ_13_reserved0_MASK                0xfe000000
#define BCHP_SUN_GISB_ARB_BP_READ_13_reserved0_SHIFT               25

/* SUN_GISB_ARB :: BP_READ_13 :: avs_0 [24:24] */
#define BCHP_SUN_GISB_ARB_BP_READ_13_avs_0_MASK                    0x01000000
#define BCHP_SUN_GISB_ARB_BP_READ_13_avs_0_SHIFT                   24
#define BCHP_SUN_GISB_ARB_BP_READ_13_avs_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_13_avs_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_13_avs_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_13 :: bbsi_spi [23:23] */
#define BCHP_SUN_GISB_ARB_BP_READ_13_bbsi_spi_MASK                 0x00800000
#define BCHP_SUN_GISB_ARB_BP_READ_13_bbsi_spi_SHIFT                23
#define BCHP_SUN_GISB_ARB_BP_READ_13_bbsi_spi_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_13_bbsi_spi_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_READ_13_bbsi_spi_ENABLE               1

/* SUN_GISB_ARB :: BP_READ_13 :: leap_0 [22:22] */
#define BCHP_SUN_GISB_ARB_BP_READ_13_leap_0_MASK                   0x00400000
#define BCHP_SUN_GISB_ARB_BP_READ_13_leap_0_SHIFT                  22
#define BCHP_SUN_GISB_ARB_BP_READ_13_leap_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_13_leap_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_13_leap_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_13 :: reserved1 [21:20] */
#define BCHP_SUN_GISB_ARB_BP_READ_13_reserved1_MASK                0x00300000
#define BCHP_SUN_GISB_ARB_BP_READ_13_reserved1_SHIFT               20

/* SUN_GISB_ARB :: BP_READ_13 :: pcie_0 [19:19] */
#define BCHP_SUN_GISB_ARB_BP_READ_13_pcie_0_MASK                   0x00080000
#define BCHP_SUN_GISB_ARB_BP_READ_13_pcie_0_SHIFT                  19
#define BCHP_SUN_GISB_ARB_BP_READ_13_pcie_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_13_pcie_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_13_pcie_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_13 :: reserved2 [18:12] */
#define BCHP_SUN_GISB_ARB_BP_READ_13_reserved2_MASK                0x0007f000
#define BCHP_SUN_GISB_ARB_BP_READ_13_reserved2_SHIFT               12

/* SUN_GISB_ARB :: BP_READ_13 :: hvd_0 [11:11] */
#define BCHP_SUN_GISB_ARB_BP_READ_13_hvd_0_MASK                    0x00000800
#define BCHP_SUN_GISB_ARB_BP_READ_13_hvd_0_SHIFT                   11
#define BCHP_SUN_GISB_ARB_BP_READ_13_hvd_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_13_hvd_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_13_hvd_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_13 :: rdc_0 [10:10] */
#define BCHP_SUN_GISB_ARB_BP_READ_13_rdc_0_MASK                    0x00000400
#define BCHP_SUN_GISB_ARB_BP_READ_13_rdc_0_SHIFT                   10
#define BCHP_SUN_GISB_ARB_BP_READ_13_rdc_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_13_rdc_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_13_rdc_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_13 :: ssp_0 [09:09] */
#define BCHP_SUN_GISB_ARB_BP_READ_13_ssp_0_MASK                    0x00000200
#define BCHP_SUN_GISB_ARB_BP_READ_13_ssp_0_SHIFT                   9
#define BCHP_SUN_GISB_ARB_BP_READ_13_ssp_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_13_ssp_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_13_ssp_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_13 :: jtag_0 [08:08] */
#define BCHP_SUN_GISB_ARB_BP_READ_13_jtag_0_MASK                   0x00000100
#define BCHP_SUN_GISB_ARB_BP_READ_13_jtag_0_SHIFT                  8
#define BCHP_SUN_GISB_ARB_BP_READ_13_jtag_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_13_jtag_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_13_jtag_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_13 :: reserved3 [07:07] */
#define BCHP_SUN_GISB_ARB_BP_READ_13_reserved3_MASK                0x00000080
#define BCHP_SUN_GISB_ARB_BP_READ_13_reserved3_SHIFT               7

/* SUN_GISB_ARB :: BP_READ_13 :: cpu_0 [06:06] */
#define BCHP_SUN_GISB_ARB_BP_READ_13_cpu_0_MASK                    0x00000040
#define BCHP_SUN_GISB_ARB_BP_READ_13_cpu_0_SHIFT                   6
#define BCHP_SUN_GISB_ARB_BP_READ_13_cpu_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_13_cpu_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_13_cpu_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_13 :: reserved4 [05:02] */
#define BCHP_SUN_GISB_ARB_BP_READ_13_reserved4_MASK                0x0000003c
#define BCHP_SUN_GISB_ARB_BP_READ_13_reserved4_SHIFT               2

/* SUN_GISB_ARB :: BP_READ_13 :: scpu_0 [01:01] */
#define BCHP_SUN_GISB_ARB_BP_READ_13_scpu_0_MASK                   0x00000002
#define BCHP_SUN_GISB_ARB_BP_READ_13_scpu_0_SHIFT                  1
#define BCHP_SUN_GISB_ARB_BP_READ_13_scpu_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_13_scpu_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_13_scpu_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_13 :: bsp_0 [00:00] */
#define BCHP_SUN_GISB_ARB_BP_READ_13_bsp_0_MASK                    0x00000001
#define BCHP_SUN_GISB_ARB_BP_READ_13_bsp_0_SHIFT                   0
#define BCHP_SUN_GISB_ARB_BP_READ_13_bsp_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_13_bsp_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_13_bsp_0_ENABLE                  1

/***************************************************************************
 *BP_WRITE_13 - GISB ARBITER Breakpoint Master Write Control 13 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_WRITE_13 :: reserved0 [31:25] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_reserved0_MASK               0xfe000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_reserved0_SHIFT              25

/* SUN_GISB_ARB :: BP_WRITE_13 :: avs_0 [24:24] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_avs_0_MASK                   0x01000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_avs_0_SHIFT                  24
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_avs_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_avs_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_avs_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_13 :: bbsi_spi [23:23] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_bbsi_spi_MASK                0x00800000
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_bbsi_spi_SHIFT               23
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_bbsi_spi_DEFAULT             0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_bbsi_spi_DISABLE             0
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_bbsi_spi_ENABLE              1

/* SUN_GISB_ARB :: BP_WRITE_13 :: leap_0 [22:22] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_leap_0_MASK                  0x00400000
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_leap_0_SHIFT                 22
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_leap_0_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_leap_0_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_leap_0_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_13 :: reserved1 [21:20] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_reserved1_MASK               0x00300000
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_reserved1_SHIFT              20

/* SUN_GISB_ARB :: BP_WRITE_13 :: pcie_0 [19:19] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_pcie_0_MASK                  0x00080000
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_pcie_0_SHIFT                 19
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_pcie_0_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_pcie_0_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_pcie_0_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_13 :: reserved2 [18:12] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_reserved2_MASK               0x0007f000
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_reserved2_SHIFT              12

/* SUN_GISB_ARB :: BP_WRITE_13 :: hvd_0 [11:11] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_hvd_0_MASK                   0x00000800
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_hvd_0_SHIFT                  11
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_hvd_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_hvd_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_hvd_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_13 :: rdc_0 [10:10] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_rdc_0_MASK                   0x00000400
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_rdc_0_SHIFT                  10
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_rdc_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_rdc_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_rdc_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_13 :: ssp_0 [09:09] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_ssp_0_MASK                   0x00000200
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_ssp_0_SHIFT                  9
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_ssp_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_ssp_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_ssp_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_13 :: jtag_0 [08:08] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_jtag_0_MASK                  0x00000100
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_jtag_0_SHIFT                 8
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_jtag_0_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_jtag_0_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_jtag_0_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_13 :: reserved3 [07:07] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_reserved3_MASK               0x00000080
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_reserved3_SHIFT              7

/* SUN_GISB_ARB :: BP_WRITE_13 :: cpu_0 [06:06] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_cpu_0_MASK                   0x00000040
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_cpu_0_SHIFT                  6
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_cpu_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_cpu_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_cpu_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_13 :: reserved4 [05:02] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_reserved4_MASK               0x0000003c
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_reserved4_SHIFT              2

/* SUN_GISB_ARB :: BP_WRITE_13 :: scpu_0 [01:01] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_scpu_0_MASK                  0x00000002
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_scpu_0_SHIFT                 1
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_scpu_0_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_scpu_0_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_scpu_0_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_13 :: bsp_0 [00:00] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_bsp_0_MASK                   0x00000001
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_bsp_0_SHIFT                  0
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_bsp_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_bsp_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_bsp_0_ENABLE                 1

/***************************************************************************
 *BP_ENABLE_13 - GISB ARBITER Breakpoint Enable 13 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_ENABLE_13 :: reserved0 [31:03] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_13_reserved0_MASK              0xfffffff8
#define BCHP_SUN_GISB_ARB_BP_ENABLE_13_reserved0_SHIFT             3

/* SUN_GISB_ARB :: BP_ENABLE_13 :: block [02:02] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_13_block_MASK                  0x00000004
#define BCHP_SUN_GISB_ARB_BP_ENABLE_13_block_SHIFT                 2
#define BCHP_SUN_GISB_ARB_BP_ENABLE_13_block_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_13_block_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_13_block_ENABLE                1

/* SUN_GISB_ARB :: BP_ENABLE_13 :: address [01:01] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_13_address_MASK                0x00000002
#define BCHP_SUN_GISB_ARB_BP_ENABLE_13_address_SHIFT               1
#define BCHP_SUN_GISB_ARB_BP_ENABLE_13_address_DEFAULT             0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_13_address_DISABLE             0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_13_address_ENABLE              1

/* SUN_GISB_ARB :: BP_ENABLE_13 :: access [00:00] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_13_access_MASK                 0x00000001
#define BCHP_SUN_GISB_ARB_BP_ENABLE_13_access_SHIFT                0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_13_access_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_13_access_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_13_access_ENABLE               1

/***************************************************************************
 *BP_HI_START_ADDR_14 - GISB ARBITER Breakpoint Upper 8 Bits of Start Address 14 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_HI_START_ADDR_14 :: reserved0 [31:08] */
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_14_reserved0_MASK       0xffffff00
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_14_reserved0_SHIFT      8

/* SUN_GISB_ARB :: BP_HI_START_ADDR_14 :: start [07:00] */
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_14_start_MASK           0x000000ff
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_14_start_SHIFT          0
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_14_start_DEFAULT        0x00000000

/***************************************************************************
 *BP_START_ADDR_14 - GISB ARBITER Breakpoint Lower 32 Bits of Start Address 14 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_START_ADDR_14 :: start [31:00] */
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_14_start_MASK              0xffffffff
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_14_start_SHIFT             0
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_14_start_DEFAULT           0x00000000

/***************************************************************************
 *BP_HI_END_ADDR_14 - GISB ARBITER Breakpoint Upper 8 Bits of End Address 14 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_HI_END_ADDR_14 :: reserved0 [31:08] */
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_14_reserved0_MASK         0xffffff00
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_14_reserved0_SHIFT        8

/* SUN_GISB_ARB :: BP_HI_END_ADDR_14 :: end [07:00] */
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_14_end_MASK               0x000000ff
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_14_end_SHIFT              0
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_14_end_DEFAULT            0x00000000

/***************************************************************************
 *BP_END_ADDR_14 - GISB ARBITER Breakpoint Lower 32 Bits of End Address 14 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_END_ADDR_14 :: end [31:00] */
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_14_end_MASK                  0xffffffff
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_14_end_SHIFT                 0
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_14_end_DEFAULT               0x00000000

/***************************************************************************
 *BP_READ_14 - GISB ARBITER Breakpoint Master Read Control 14 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_READ_14 :: reserved0 [31:25] */
#define BCHP_SUN_GISB_ARB_BP_READ_14_reserved0_MASK                0xfe000000
#define BCHP_SUN_GISB_ARB_BP_READ_14_reserved0_SHIFT               25

/* SUN_GISB_ARB :: BP_READ_14 :: avs_0 [24:24] */
#define BCHP_SUN_GISB_ARB_BP_READ_14_avs_0_MASK                    0x01000000
#define BCHP_SUN_GISB_ARB_BP_READ_14_avs_0_SHIFT                   24
#define BCHP_SUN_GISB_ARB_BP_READ_14_avs_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_14_avs_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_14_avs_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_14 :: bbsi_spi [23:23] */
#define BCHP_SUN_GISB_ARB_BP_READ_14_bbsi_spi_MASK                 0x00800000
#define BCHP_SUN_GISB_ARB_BP_READ_14_bbsi_spi_SHIFT                23
#define BCHP_SUN_GISB_ARB_BP_READ_14_bbsi_spi_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_14_bbsi_spi_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_READ_14_bbsi_spi_ENABLE               1

/* SUN_GISB_ARB :: BP_READ_14 :: leap_0 [22:22] */
#define BCHP_SUN_GISB_ARB_BP_READ_14_leap_0_MASK                   0x00400000
#define BCHP_SUN_GISB_ARB_BP_READ_14_leap_0_SHIFT                  22
#define BCHP_SUN_GISB_ARB_BP_READ_14_leap_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_14_leap_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_14_leap_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_14 :: reserved1 [21:20] */
#define BCHP_SUN_GISB_ARB_BP_READ_14_reserved1_MASK                0x00300000
#define BCHP_SUN_GISB_ARB_BP_READ_14_reserved1_SHIFT               20

/* SUN_GISB_ARB :: BP_READ_14 :: pcie_0 [19:19] */
#define BCHP_SUN_GISB_ARB_BP_READ_14_pcie_0_MASK                   0x00080000
#define BCHP_SUN_GISB_ARB_BP_READ_14_pcie_0_SHIFT                  19
#define BCHP_SUN_GISB_ARB_BP_READ_14_pcie_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_14_pcie_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_14_pcie_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_14 :: reserved2 [18:12] */
#define BCHP_SUN_GISB_ARB_BP_READ_14_reserved2_MASK                0x0007f000
#define BCHP_SUN_GISB_ARB_BP_READ_14_reserved2_SHIFT               12

/* SUN_GISB_ARB :: BP_READ_14 :: hvd_0 [11:11] */
#define BCHP_SUN_GISB_ARB_BP_READ_14_hvd_0_MASK                    0x00000800
#define BCHP_SUN_GISB_ARB_BP_READ_14_hvd_0_SHIFT                   11
#define BCHP_SUN_GISB_ARB_BP_READ_14_hvd_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_14_hvd_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_14_hvd_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_14 :: rdc_0 [10:10] */
#define BCHP_SUN_GISB_ARB_BP_READ_14_rdc_0_MASK                    0x00000400
#define BCHP_SUN_GISB_ARB_BP_READ_14_rdc_0_SHIFT                   10
#define BCHP_SUN_GISB_ARB_BP_READ_14_rdc_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_14_rdc_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_14_rdc_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_14 :: ssp_0 [09:09] */
#define BCHP_SUN_GISB_ARB_BP_READ_14_ssp_0_MASK                    0x00000200
#define BCHP_SUN_GISB_ARB_BP_READ_14_ssp_0_SHIFT                   9
#define BCHP_SUN_GISB_ARB_BP_READ_14_ssp_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_14_ssp_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_14_ssp_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_14 :: jtag_0 [08:08] */
#define BCHP_SUN_GISB_ARB_BP_READ_14_jtag_0_MASK                   0x00000100
#define BCHP_SUN_GISB_ARB_BP_READ_14_jtag_0_SHIFT                  8
#define BCHP_SUN_GISB_ARB_BP_READ_14_jtag_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_14_jtag_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_14_jtag_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_14 :: reserved3 [07:07] */
#define BCHP_SUN_GISB_ARB_BP_READ_14_reserved3_MASK                0x00000080
#define BCHP_SUN_GISB_ARB_BP_READ_14_reserved3_SHIFT               7

/* SUN_GISB_ARB :: BP_READ_14 :: cpu_0 [06:06] */
#define BCHP_SUN_GISB_ARB_BP_READ_14_cpu_0_MASK                    0x00000040
#define BCHP_SUN_GISB_ARB_BP_READ_14_cpu_0_SHIFT                   6
#define BCHP_SUN_GISB_ARB_BP_READ_14_cpu_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_14_cpu_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_14_cpu_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_14 :: reserved4 [05:02] */
#define BCHP_SUN_GISB_ARB_BP_READ_14_reserved4_MASK                0x0000003c
#define BCHP_SUN_GISB_ARB_BP_READ_14_reserved4_SHIFT               2

/* SUN_GISB_ARB :: BP_READ_14 :: scpu_0 [01:01] */
#define BCHP_SUN_GISB_ARB_BP_READ_14_scpu_0_MASK                   0x00000002
#define BCHP_SUN_GISB_ARB_BP_READ_14_scpu_0_SHIFT                  1
#define BCHP_SUN_GISB_ARB_BP_READ_14_scpu_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_14_scpu_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_14_scpu_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_14 :: bsp_0 [00:00] */
#define BCHP_SUN_GISB_ARB_BP_READ_14_bsp_0_MASK                    0x00000001
#define BCHP_SUN_GISB_ARB_BP_READ_14_bsp_0_SHIFT                   0
#define BCHP_SUN_GISB_ARB_BP_READ_14_bsp_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_14_bsp_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_14_bsp_0_ENABLE                  1

/***************************************************************************
 *BP_WRITE_14 - GISB ARBITER Breakpoint Master Write Control 14 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_WRITE_14 :: reserved0 [31:25] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_reserved0_MASK               0xfe000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_reserved0_SHIFT              25

/* SUN_GISB_ARB :: BP_WRITE_14 :: avs_0 [24:24] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_avs_0_MASK                   0x01000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_avs_0_SHIFT                  24
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_avs_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_avs_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_avs_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_14 :: bbsi_spi [23:23] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_bbsi_spi_MASK                0x00800000
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_bbsi_spi_SHIFT               23
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_bbsi_spi_DEFAULT             0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_bbsi_spi_DISABLE             0
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_bbsi_spi_ENABLE              1

/* SUN_GISB_ARB :: BP_WRITE_14 :: leap_0 [22:22] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_leap_0_MASK                  0x00400000
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_leap_0_SHIFT                 22
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_leap_0_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_leap_0_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_leap_0_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_14 :: reserved1 [21:20] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_reserved1_MASK               0x00300000
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_reserved1_SHIFT              20

/* SUN_GISB_ARB :: BP_WRITE_14 :: pcie_0 [19:19] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_pcie_0_MASK                  0x00080000
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_pcie_0_SHIFT                 19
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_pcie_0_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_pcie_0_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_pcie_0_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_14 :: reserved2 [18:12] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_reserved2_MASK               0x0007f000
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_reserved2_SHIFT              12

/* SUN_GISB_ARB :: BP_WRITE_14 :: hvd_0 [11:11] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_hvd_0_MASK                   0x00000800
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_hvd_0_SHIFT                  11
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_hvd_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_hvd_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_hvd_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_14 :: rdc_0 [10:10] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_rdc_0_MASK                   0x00000400
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_rdc_0_SHIFT                  10
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_rdc_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_rdc_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_rdc_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_14 :: ssp_0 [09:09] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_ssp_0_MASK                   0x00000200
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_ssp_0_SHIFT                  9
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_ssp_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_ssp_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_ssp_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_14 :: jtag_0 [08:08] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_jtag_0_MASK                  0x00000100
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_jtag_0_SHIFT                 8
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_jtag_0_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_jtag_0_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_jtag_0_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_14 :: reserved3 [07:07] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_reserved3_MASK               0x00000080
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_reserved3_SHIFT              7

/* SUN_GISB_ARB :: BP_WRITE_14 :: cpu_0 [06:06] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_cpu_0_MASK                   0x00000040
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_cpu_0_SHIFT                  6
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_cpu_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_cpu_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_cpu_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_14 :: reserved4 [05:02] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_reserved4_MASK               0x0000003c
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_reserved4_SHIFT              2

/* SUN_GISB_ARB :: BP_WRITE_14 :: scpu_0 [01:01] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_scpu_0_MASK                  0x00000002
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_scpu_0_SHIFT                 1
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_scpu_0_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_scpu_0_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_scpu_0_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_14 :: bsp_0 [00:00] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_bsp_0_MASK                   0x00000001
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_bsp_0_SHIFT                  0
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_bsp_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_bsp_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_bsp_0_ENABLE                 1

/***************************************************************************
 *BP_ENABLE_14 - GISB ARBITER Breakpoint Enable 14 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_ENABLE_14 :: reserved0 [31:03] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_14_reserved0_MASK              0xfffffff8
#define BCHP_SUN_GISB_ARB_BP_ENABLE_14_reserved0_SHIFT             3

/* SUN_GISB_ARB :: BP_ENABLE_14 :: block [02:02] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_14_block_MASK                  0x00000004
#define BCHP_SUN_GISB_ARB_BP_ENABLE_14_block_SHIFT                 2
#define BCHP_SUN_GISB_ARB_BP_ENABLE_14_block_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_14_block_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_14_block_ENABLE                1

/* SUN_GISB_ARB :: BP_ENABLE_14 :: address [01:01] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_14_address_MASK                0x00000002
#define BCHP_SUN_GISB_ARB_BP_ENABLE_14_address_SHIFT               1
#define BCHP_SUN_GISB_ARB_BP_ENABLE_14_address_DEFAULT             0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_14_address_DISABLE             0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_14_address_ENABLE              1

/* SUN_GISB_ARB :: BP_ENABLE_14 :: access [00:00] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_14_access_MASK                 0x00000001
#define BCHP_SUN_GISB_ARB_BP_ENABLE_14_access_SHIFT                0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_14_access_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_14_access_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_14_access_ENABLE               1

/***************************************************************************
 *BP_HI_START_ADDR_15 - GISB ARBITER Breakpoint Upper 8 Bits of Start Address 15 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_HI_START_ADDR_15 :: reserved0 [31:08] */
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_15_reserved0_MASK       0xffffff00
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_15_reserved0_SHIFT      8

/* SUN_GISB_ARB :: BP_HI_START_ADDR_15 :: start [07:00] */
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_15_start_MASK           0x000000ff
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_15_start_SHIFT          0
#define BCHP_SUN_GISB_ARB_BP_HI_START_ADDR_15_start_DEFAULT        0x00000000

/***************************************************************************
 *BP_START_ADDR_15 - GISB ARBITER Breakpoint Lower 32 Bits of Start Address 15 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_START_ADDR_15 :: start [31:00] */
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_15_start_MASK              0xffffffff
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_15_start_SHIFT             0
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_15_start_DEFAULT           0x00000000

/***************************************************************************
 *BP_HI_END_ADDR_15 - GISB ARBITER Breakpoint Upper 8 Bits of End Address 15 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_HI_END_ADDR_15 :: reserved0 [31:08] */
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_15_reserved0_MASK         0xffffff00
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_15_reserved0_SHIFT        8

/* SUN_GISB_ARB :: BP_HI_END_ADDR_15 :: end [07:00] */
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_15_end_MASK               0x000000ff
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_15_end_SHIFT              0
#define BCHP_SUN_GISB_ARB_BP_HI_END_ADDR_15_end_DEFAULT            0x00000000

/***************************************************************************
 *BP_END_ADDR_15 - GISB ARBITER Breakpoint Lower 32 Bits of End Address 15 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_END_ADDR_15 :: end [31:00] */
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_15_end_MASK                  0xffffffff
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_15_end_SHIFT                 0
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_15_end_DEFAULT               0x00000000

/***************************************************************************
 *BP_READ_15 - GISB ARBITER Breakpoint Master Read Control 15 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_READ_15 :: reserved0 [31:25] */
#define BCHP_SUN_GISB_ARB_BP_READ_15_reserved0_MASK                0xfe000000
#define BCHP_SUN_GISB_ARB_BP_READ_15_reserved0_SHIFT               25

/* SUN_GISB_ARB :: BP_READ_15 :: avs_0 [24:24] */
#define BCHP_SUN_GISB_ARB_BP_READ_15_avs_0_MASK                    0x01000000
#define BCHP_SUN_GISB_ARB_BP_READ_15_avs_0_SHIFT                   24
#define BCHP_SUN_GISB_ARB_BP_READ_15_avs_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_15_avs_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_15_avs_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_15 :: bbsi_spi [23:23] */
#define BCHP_SUN_GISB_ARB_BP_READ_15_bbsi_spi_MASK                 0x00800000
#define BCHP_SUN_GISB_ARB_BP_READ_15_bbsi_spi_SHIFT                23
#define BCHP_SUN_GISB_ARB_BP_READ_15_bbsi_spi_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_15_bbsi_spi_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_READ_15_bbsi_spi_ENABLE               1

/* SUN_GISB_ARB :: BP_READ_15 :: leap_0 [22:22] */
#define BCHP_SUN_GISB_ARB_BP_READ_15_leap_0_MASK                   0x00400000
#define BCHP_SUN_GISB_ARB_BP_READ_15_leap_0_SHIFT                  22
#define BCHP_SUN_GISB_ARB_BP_READ_15_leap_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_15_leap_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_15_leap_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_15 :: reserved1 [21:20] */
#define BCHP_SUN_GISB_ARB_BP_READ_15_reserved1_MASK                0x00300000
#define BCHP_SUN_GISB_ARB_BP_READ_15_reserved1_SHIFT               20

/* SUN_GISB_ARB :: BP_READ_15 :: pcie_0 [19:19] */
#define BCHP_SUN_GISB_ARB_BP_READ_15_pcie_0_MASK                   0x00080000
#define BCHP_SUN_GISB_ARB_BP_READ_15_pcie_0_SHIFT                  19
#define BCHP_SUN_GISB_ARB_BP_READ_15_pcie_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_15_pcie_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_15_pcie_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_15 :: reserved2 [18:12] */
#define BCHP_SUN_GISB_ARB_BP_READ_15_reserved2_MASK                0x0007f000
#define BCHP_SUN_GISB_ARB_BP_READ_15_reserved2_SHIFT               12

/* SUN_GISB_ARB :: BP_READ_15 :: hvd_0 [11:11] */
#define BCHP_SUN_GISB_ARB_BP_READ_15_hvd_0_MASK                    0x00000800
#define BCHP_SUN_GISB_ARB_BP_READ_15_hvd_0_SHIFT                   11
#define BCHP_SUN_GISB_ARB_BP_READ_15_hvd_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_15_hvd_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_15_hvd_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_15 :: rdc_0 [10:10] */
#define BCHP_SUN_GISB_ARB_BP_READ_15_rdc_0_MASK                    0x00000400
#define BCHP_SUN_GISB_ARB_BP_READ_15_rdc_0_SHIFT                   10
#define BCHP_SUN_GISB_ARB_BP_READ_15_rdc_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_15_rdc_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_15_rdc_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_15 :: ssp_0 [09:09] */
#define BCHP_SUN_GISB_ARB_BP_READ_15_ssp_0_MASK                    0x00000200
#define BCHP_SUN_GISB_ARB_BP_READ_15_ssp_0_SHIFT                   9
#define BCHP_SUN_GISB_ARB_BP_READ_15_ssp_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_15_ssp_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_15_ssp_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_15 :: jtag_0 [08:08] */
#define BCHP_SUN_GISB_ARB_BP_READ_15_jtag_0_MASK                   0x00000100
#define BCHP_SUN_GISB_ARB_BP_READ_15_jtag_0_SHIFT                  8
#define BCHP_SUN_GISB_ARB_BP_READ_15_jtag_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_15_jtag_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_15_jtag_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_15 :: reserved3 [07:07] */
#define BCHP_SUN_GISB_ARB_BP_READ_15_reserved3_MASK                0x00000080
#define BCHP_SUN_GISB_ARB_BP_READ_15_reserved3_SHIFT               7

/* SUN_GISB_ARB :: BP_READ_15 :: cpu_0 [06:06] */
#define BCHP_SUN_GISB_ARB_BP_READ_15_cpu_0_MASK                    0x00000040
#define BCHP_SUN_GISB_ARB_BP_READ_15_cpu_0_SHIFT                   6
#define BCHP_SUN_GISB_ARB_BP_READ_15_cpu_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_15_cpu_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_15_cpu_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_15 :: reserved4 [05:02] */
#define BCHP_SUN_GISB_ARB_BP_READ_15_reserved4_MASK                0x0000003c
#define BCHP_SUN_GISB_ARB_BP_READ_15_reserved4_SHIFT               2

/* SUN_GISB_ARB :: BP_READ_15 :: scpu_0 [01:01] */
#define BCHP_SUN_GISB_ARB_BP_READ_15_scpu_0_MASK                   0x00000002
#define BCHP_SUN_GISB_ARB_BP_READ_15_scpu_0_SHIFT                  1
#define BCHP_SUN_GISB_ARB_BP_READ_15_scpu_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_15_scpu_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_15_scpu_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_15 :: bsp_0 [00:00] */
#define BCHP_SUN_GISB_ARB_BP_READ_15_bsp_0_MASK                    0x00000001
#define BCHP_SUN_GISB_ARB_BP_READ_15_bsp_0_SHIFT                   0
#define BCHP_SUN_GISB_ARB_BP_READ_15_bsp_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_15_bsp_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_15_bsp_0_ENABLE                  1

/***************************************************************************
 *BP_WRITE_15 - GISB ARBITER Breakpoint Master Write Control 15 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_WRITE_15 :: reserved0 [31:25] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_reserved0_MASK               0xfe000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_reserved0_SHIFT              25

/* SUN_GISB_ARB :: BP_WRITE_15 :: avs_0 [24:24] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_avs_0_MASK                   0x01000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_avs_0_SHIFT                  24
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_avs_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_avs_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_avs_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_15 :: bbsi_spi [23:23] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_bbsi_spi_MASK                0x00800000
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_bbsi_spi_SHIFT               23
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_bbsi_spi_DEFAULT             0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_bbsi_spi_DISABLE             0
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_bbsi_spi_ENABLE              1

/* SUN_GISB_ARB :: BP_WRITE_15 :: leap_0 [22:22] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_leap_0_MASK                  0x00400000
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_leap_0_SHIFT                 22
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_leap_0_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_leap_0_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_leap_0_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_15 :: reserved1 [21:20] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_reserved1_MASK               0x00300000
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_reserved1_SHIFT              20

/* SUN_GISB_ARB :: BP_WRITE_15 :: pcie_0 [19:19] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_pcie_0_MASK                  0x00080000
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_pcie_0_SHIFT                 19
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_pcie_0_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_pcie_0_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_pcie_0_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_15 :: reserved2 [18:12] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_reserved2_MASK               0x0007f000
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_reserved2_SHIFT              12

/* SUN_GISB_ARB :: BP_WRITE_15 :: hvd_0 [11:11] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_hvd_0_MASK                   0x00000800
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_hvd_0_SHIFT                  11
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_hvd_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_hvd_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_hvd_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_15 :: rdc_0 [10:10] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_rdc_0_MASK                   0x00000400
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_rdc_0_SHIFT                  10
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_rdc_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_rdc_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_rdc_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_15 :: ssp_0 [09:09] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_ssp_0_MASK                   0x00000200
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_ssp_0_SHIFT                  9
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_ssp_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_ssp_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_ssp_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_15 :: jtag_0 [08:08] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_jtag_0_MASK                  0x00000100
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_jtag_0_SHIFT                 8
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_jtag_0_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_jtag_0_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_jtag_0_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_15 :: reserved3 [07:07] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_reserved3_MASK               0x00000080
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_reserved3_SHIFT              7

/* SUN_GISB_ARB :: BP_WRITE_15 :: cpu_0 [06:06] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_cpu_0_MASK                   0x00000040
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_cpu_0_SHIFT                  6
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_cpu_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_cpu_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_cpu_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_15 :: reserved4 [05:02] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_reserved4_MASK               0x0000003c
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_reserved4_SHIFT              2

/* SUN_GISB_ARB :: BP_WRITE_15 :: scpu_0 [01:01] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_scpu_0_MASK                  0x00000002
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_scpu_0_SHIFT                 1
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_scpu_0_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_scpu_0_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_scpu_0_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_15 :: bsp_0 [00:00] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_bsp_0_MASK                   0x00000001
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_bsp_0_SHIFT                  0
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_bsp_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_bsp_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_bsp_0_ENABLE                 1

/***************************************************************************
 *BP_ENABLE_15 - GISB ARBITER Breakpoint Enable 15 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_ENABLE_15 :: reserved0 [31:03] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_15_reserved0_MASK              0xfffffff8
#define BCHP_SUN_GISB_ARB_BP_ENABLE_15_reserved0_SHIFT             3

/* SUN_GISB_ARB :: BP_ENABLE_15 :: block [02:02] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_15_block_MASK                  0x00000004
#define BCHP_SUN_GISB_ARB_BP_ENABLE_15_block_SHIFT                 2
#define BCHP_SUN_GISB_ARB_BP_ENABLE_15_block_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_15_block_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_15_block_ENABLE                1

/* SUN_GISB_ARB :: BP_ENABLE_15 :: address [01:01] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_15_address_MASK                0x00000002
#define BCHP_SUN_GISB_ARB_BP_ENABLE_15_address_SHIFT               1
#define BCHP_SUN_GISB_ARB_BP_ENABLE_15_address_DEFAULT             0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_15_address_DISABLE             0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_15_address_ENABLE              1

/* SUN_GISB_ARB :: BP_ENABLE_15 :: access [00:00] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_15_access_MASK                 0x00000001
#define BCHP_SUN_GISB_ARB_BP_ENABLE_15_access_SHIFT                0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_15_access_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_15_access_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_15_access_ENABLE               1

/***************************************************************************
 *BP_CAP_HI_ADDR - GISB ARBITER Breakpoint Upper 8 Bits of Capture Address Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_CAP_HI_ADDR :: reserved0 [31:08] */
#define BCHP_SUN_GISB_ARB_BP_CAP_HI_ADDR_reserved0_MASK            0xffffff00
#define BCHP_SUN_GISB_ARB_BP_CAP_HI_ADDR_reserved0_SHIFT           8

/* SUN_GISB_ARB :: BP_CAP_HI_ADDR :: address [07:00] */
#define BCHP_SUN_GISB_ARB_BP_CAP_HI_ADDR_address_MASK              0x000000ff
#define BCHP_SUN_GISB_ARB_BP_CAP_HI_ADDR_address_SHIFT             0

/***************************************************************************
 *BP_CAP_ADDR - GISB ARBITER Breakpoint Lower 32 Bits of Capture Address Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_CAP_ADDR :: address [31:00] */
#define BCHP_SUN_GISB_ARB_BP_CAP_ADDR_address_MASK                 0xffffffff
#define BCHP_SUN_GISB_ARB_BP_CAP_ADDR_address_SHIFT                0

/***************************************************************************
 *BP_CAP_DATA - GISB ARBITER Breakpoint Capture Data Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_CAP_DATA :: data [31:00] */
#define BCHP_SUN_GISB_ARB_BP_CAP_DATA_data_MASK                    0xffffffff
#define BCHP_SUN_GISB_ARB_BP_CAP_DATA_data_SHIFT                   0

/***************************************************************************
 *BP_CAP_STATUS - GISB ARBITER Breakpoint Capture Status Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_CAP_STATUS :: reserved0 [31:06] */
#define BCHP_SUN_GISB_ARB_BP_CAP_STATUS_reserved0_MASK             0xffffffc0
#define BCHP_SUN_GISB_ARB_BP_CAP_STATUS_reserved0_SHIFT            6

/* SUN_GISB_ARB :: BP_CAP_STATUS :: bs [05:02] */
#define BCHP_SUN_GISB_ARB_BP_CAP_STATUS_bs_MASK                    0x0000003c
#define BCHP_SUN_GISB_ARB_BP_CAP_STATUS_bs_SHIFT                   2

/* SUN_GISB_ARB :: BP_CAP_STATUS :: write [01:01] */
#define BCHP_SUN_GISB_ARB_BP_CAP_STATUS_write_MASK                 0x00000002
#define BCHP_SUN_GISB_ARB_BP_CAP_STATUS_write_SHIFT                1

/* SUN_GISB_ARB :: BP_CAP_STATUS :: valid [00:00] */
#define BCHP_SUN_GISB_ARB_BP_CAP_STATUS_valid_MASK                 0x00000001
#define BCHP_SUN_GISB_ARB_BP_CAP_STATUS_valid_SHIFT                0

/***************************************************************************
 *BP_CAP_MASTER - GISB ARBITER Breakpoint Capture GISB Master Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_CAP_MASTER :: reserved0 [31:25] */
#define BCHP_SUN_GISB_ARB_BP_CAP_MASTER_reserved0_MASK             0xfe000000
#define BCHP_SUN_GISB_ARB_BP_CAP_MASTER_reserved0_SHIFT            25

/* SUN_GISB_ARB :: BP_CAP_MASTER :: avs_0 [24:24] */
#define BCHP_SUN_GISB_ARB_BP_CAP_MASTER_avs_0_MASK                 0x01000000
#define BCHP_SUN_GISB_ARB_BP_CAP_MASTER_avs_0_SHIFT                24

/* SUN_GISB_ARB :: BP_CAP_MASTER :: bbsi_spi [23:23] */
#define BCHP_SUN_GISB_ARB_BP_CAP_MASTER_bbsi_spi_MASK              0x00800000
#define BCHP_SUN_GISB_ARB_BP_CAP_MASTER_bbsi_spi_SHIFT             23

/* SUN_GISB_ARB :: BP_CAP_MASTER :: leap_0 [22:22] */
#define BCHP_SUN_GISB_ARB_BP_CAP_MASTER_leap_0_MASK                0x00400000
#define BCHP_SUN_GISB_ARB_BP_CAP_MASTER_leap_0_SHIFT               22

/* SUN_GISB_ARB :: BP_CAP_MASTER :: reserved1 [21:20] */
#define BCHP_SUN_GISB_ARB_BP_CAP_MASTER_reserved1_MASK             0x00300000
#define BCHP_SUN_GISB_ARB_BP_CAP_MASTER_reserved1_SHIFT            20

/* SUN_GISB_ARB :: BP_CAP_MASTER :: pcie_0 [19:19] */
#define BCHP_SUN_GISB_ARB_BP_CAP_MASTER_pcie_0_MASK                0x00080000
#define BCHP_SUN_GISB_ARB_BP_CAP_MASTER_pcie_0_SHIFT               19

/* SUN_GISB_ARB :: BP_CAP_MASTER :: reserved2 [18:12] */
#define BCHP_SUN_GISB_ARB_BP_CAP_MASTER_reserved2_MASK             0x0007f000
#define BCHP_SUN_GISB_ARB_BP_CAP_MASTER_reserved2_SHIFT            12

/* SUN_GISB_ARB :: BP_CAP_MASTER :: hvd_0 [11:11] */
#define BCHP_SUN_GISB_ARB_BP_CAP_MASTER_hvd_0_MASK                 0x00000800
#define BCHP_SUN_GISB_ARB_BP_CAP_MASTER_hvd_0_SHIFT                11

/* SUN_GISB_ARB :: BP_CAP_MASTER :: rdc_0 [10:10] */
#define BCHP_SUN_GISB_ARB_BP_CAP_MASTER_rdc_0_MASK                 0x00000400
#define BCHP_SUN_GISB_ARB_BP_CAP_MASTER_rdc_0_SHIFT                10

/* SUN_GISB_ARB :: BP_CAP_MASTER :: ssp_0 [09:09] */
#define BCHP_SUN_GISB_ARB_BP_CAP_MASTER_ssp_0_MASK                 0x00000200
#define BCHP_SUN_GISB_ARB_BP_CAP_MASTER_ssp_0_SHIFT                9

/* SUN_GISB_ARB :: BP_CAP_MASTER :: jtag_0 [08:08] */
#define BCHP_SUN_GISB_ARB_BP_CAP_MASTER_jtag_0_MASK                0x00000100
#define BCHP_SUN_GISB_ARB_BP_CAP_MASTER_jtag_0_SHIFT               8

/* SUN_GISB_ARB :: BP_CAP_MASTER :: reserved3 [07:07] */
#define BCHP_SUN_GISB_ARB_BP_CAP_MASTER_reserved3_MASK             0x00000080
#define BCHP_SUN_GISB_ARB_BP_CAP_MASTER_reserved3_SHIFT            7

/* SUN_GISB_ARB :: BP_CAP_MASTER :: cpu_0 [06:06] */
#define BCHP_SUN_GISB_ARB_BP_CAP_MASTER_cpu_0_MASK                 0x00000040
#define BCHP_SUN_GISB_ARB_BP_CAP_MASTER_cpu_0_SHIFT                6

/* SUN_GISB_ARB :: BP_CAP_MASTER :: reserved4 [05:02] */
#define BCHP_SUN_GISB_ARB_BP_CAP_MASTER_reserved4_MASK             0x0000003c
#define BCHP_SUN_GISB_ARB_BP_CAP_MASTER_reserved4_SHIFT            2

/* SUN_GISB_ARB :: BP_CAP_MASTER :: scpu_0 [01:01] */
#define BCHP_SUN_GISB_ARB_BP_CAP_MASTER_scpu_0_MASK                0x00000002
#define BCHP_SUN_GISB_ARB_BP_CAP_MASTER_scpu_0_SHIFT               1

/* SUN_GISB_ARB :: BP_CAP_MASTER :: bsp_0 [00:00] */
#define BCHP_SUN_GISB_ARB_BP_CAP_MASTER_bsp_0_MASK                 0x00000001
#define BCHP_SUN_GISB_ARB_BP_CAP_MASTER_bsp_0_SHIFT                0

/***************************************************************************
 *ERR_CAP_CLR - GISB ARBITER Error Capture Clear Register
 ***************************************************************************/
/* SUN_GISB_ARB :: ERR_CAP_CLR :: reserved0 [31:01] */
#define BCHP_SUN_GISB_ARB_ERR_CAP_CLR_reserved0_MASK               0xfffffffe
#define BCHP_SUN_GISB_ARB_ERR_CAP_CLR_reserved0_SHIFT              1

/* SUN_GISB_ARB :: ERR_CAP_CLR :: clear [00:00] */
#define BCHP_SUN_GISB_ARB_ERR_CAP_CLR_clear_MASK                   0x00000001
#define BCHP_SUN_GISB_ARB_ERR_CAP_CLR_clear_SHIFT                  0
#define BCHP_SUN_GISB_ARB_ERR_CAP_CLR_clear_DEFAULT                0x00000000

/***************************************************************************
 *ERR_CAP_HI_ADDR - GISB ARBITER Error Capture upper 8bit Address Register
 ***************************************************************************/
/* SUN_GISB_ARB :: ERR_CAP_HI_ADDR :: reserved0 [31:08] */
#define BCHP_SUN_GISB_ARB_ERR_CAP_HI_ADDR_reserved0_MASK           0xffffff00
#define BCHP_SUN_GISB_ARB_ERR_CAP_HI_ADDR_reserved0_SHIFT          8

/* SUN_GISB_ARB :: ERR_CAP_HI_ADDR :: address [07:00] */
#define BCHP_SUN_GISB_ARB_ERR_CAP_HI_ADDR_address_MASK             0x000000ff
#define BCHP_SUN_GISB_ARB_ERR_CAP_HI_ADDR_address_SHIFT            0
#define BCHP_SUN_GISB_ARB_ERR_CAP_HI_ADDR_address_DEFAULT          0x00000000

/***************************************************************************
 *ERR_CAP_ADDR - GISB ARBITER Error Capture Lower 32bit Address Register
 ***************************************************************************/
/* SUN_GISB_ARB :: ERR_CAP_ADDR :: address [31:00] */
#define BCHP_SUN_GISB_ARB_ERR_CAP_ADDR_address_MASK                0xffffffff
#define BCHP_SUN_GISB_ARB_ERR_CAP_ADDR_address_SHIFT               0
#define BCHP_SUN_GISB_ARB_ERR_CAP_ADDR_address_DEFAULT             0x00000000

/***************************************************************************
 *ERR_CAP_DATA - GISB ARBITER Error Capture Data Register
 ***************************************************************************/
/* SUN_GISB_ARB :: ERR_CAP_DATA :: data [31:00] */
#define BCHP_SUN_GISB_ARB_ERR_CAP_DATA_data_MASK                   0xffffffff
#define BCHP_SUN_GISB_ARB_ERR_CAP_DATA_data_SHIFT                  0
#define BCHP_SUN_GISB_ARB_ERR_CAP_DATA_data_DEFAULT                0x00000000

/***************************************************************************
 *ERR_CAP_STATUS - GISB ARBITER Error Capture Status Register
 ***************************************************************************/
/* SUN_GISB_ARB :: ERR_CAP_STATUS :: reserved0 [31:13] */
#define BCHP_SUN_GISB_ARB_ERR_CAP_STATUS_reserved0_MASK            0xffffe000
#define BCHP_SUN_GISB_ARB_ERR_CAP_STATUS_reserved0_SHIFT           13

/* SUN_GISB_ARB :: ERR_CAP_STATUS :: timeout [12:12] */
#define BCHP_SUN_GISB_ARB_ERR_CAP_STATUS_timeout_MASK              0x00001000
#define BCHP_SUN_GISB_ARB_ERR_CAP_STATUS_timeout_SHIFT             12
#define BCHP_SUN_GISB_ARB_ERR_CAP_STATUS_timeout_DEFAULT           0x00000000

/* SUN_GISB_ARB :: ERR_CAP_STATUS :: tea [11:11] */
#define BCHP_SUN_GISB_ARB_ERR_CAP_STATUS_tea_MASK                  0x00000800
#define BCHP_SUN_GISB_ARB_ERR_CAP_STATUS_tea_SHIFT                 11
#define BCHP_SUN_GISB_ARB_ERR_CAP_STATUS_tea_DEFAULT               0x00000000

/* SUN_GISB_ARB :: ERR_CAP_STATUS :: reserved1 [10:06] */
#define BCHP_SUN_GISB_ARB_ERR_CAP_STATUS_reserved1_MASK            0x000007c0
#define BCHP_SUN_GISB_ARB_ERR_CAP_STATUS_reserved1_SHIFT           6

/* SUN_GISB_ARB :: ERR_CAP_STATUS :: bs [05:02] */
#define BCHP_SUN_GISB_ARB_ERR_CAP_STATUS_bs_MASK                   0x0000003c
#define BCHP_SUN_GISB_ARB_ERR_CAP_STATUS_bs_SHIFT                  2
#define BCHP_SUN_GISB_ARB_ERR_CAP_STATUS_bs_DEFAULT                0x00000000

/* SUN_GISB_ARB :: ERR_CAP_STATUS :: write [01:01] */
#define BCHP_SUN_GISB_ARB_ERR_CAP_STATUS_write_MASK                0x00000002
#define BCHP_SUN_GISB_ARB_ERR_CAP_STATUS_write_SHIFT               1
#define BCHP_SUN_GISB_ARB_ERR_CAP_STATUS_write_DEFAULT             0x00000000

/* SUN_GISB_ARB :: ERR_CAP_STATUS :: valid [00:00] */
#define BCHP_SUN_GISB_ARB_ERR_CAP_STATUS_valid_MASK                0x00000001
#define BCHP_SUN_GISB_ARB_ERR_CAP_STATUS_valid_SHIFT               0
#define BCHP_SUN_GISB_ARB_ERR_CAP_STATUS_valid_DEFAULT             0x00000000

/***************************************************************************
 *ERR_CAP_MASTER - GISB ARBITER Error Capture GISB Master Register
 ***************************************************************************/
/* SUN_GISB_ARB :: ERR_CAP_MASTER :: reserved0 [31:25] */
#define BCHP_SUN_GISB_ARB_ERR_CAP_MASTER_reserved0_MASK            0xfe000000
#define BCHP_SUN_GISB_ARB_ERR_CAP_MASTER_reserved0_SHIFT           25

/* SUN_GISB_ARB :: ERR_CAP_MASTER :: avs_0 [24:24] */
#define BCHP_SUN_GISB_ARB_ERR_CAP_MASTER_avs_0_MASK                0x01000000
#define BCHP_SUN_GISB_ARB_ERR_CAP_MASTER_avs_0_SHIFT               24

/* SUN_GISB_ARB :: ERR_CAP_MASTER :: bbsi_spi [23:23] */
#define BCHP_SUN_GISB_ARB_ERR_CAP_MASTER_bbsi_spi_MASK             0x00800000
#define BCHP_SUN_GISB_ARB_ERR_CAP_MASTER_bbsi_spi_SHIFT            23

/* SUN_GISB_ARB :: ERR_CAP_MASTER :: leap_0 [22:22] */
#define BCHP_SUN_GISB_ARB_ERR_CAP_MASTER_leap_0_MASK               0x00400000
#define BCHP_SUN_GISB_ARB_ERR_CAP_MASTER_leap_0_SHIFT              22

/* SUN_GISB_ARB :: ERR_CAP_MASTER :: reserved1 [21:20] */
#define BCHP_SUN_GISB_ARB_ERR_CAP_MASTER_reserved1_MASK            0x00300000
#define BCHP_SUN_GISB_ARB_ERR_CAP_MASTER_reserved1_SHIFT           20

/* SUN_GISB_ARB :: ERR_CAP_MASTER :: pcie_0 [19:19] */
#define BCHP_SUN_GISB_ARB_ERR_CAP_MASTER_pcie_0_MASK               0x00080000
#define BCHP_SUN_GISB_ARB_ERR_CAP_MASTER_pcie_0_SHIFT              19

/* SUN_GISB_ARB :: ERR_CAP_MASTER :: reserved2 [18:12] */
#define BCHP_SUN_GISB_ARB_ERR_CAP_MASTER_reserved2_MASK            0x0007f000
#define BCHP_SUN_GISB_ARB_ERR_CAP_MASTER_reserved2_SHIFT           12

/* SUN_GISB_ARB :: ERR_CAP_MASTER :: hvd_0 [11:11] */
#define BCHP_SUN_GISB_ARB_ERR_CAP_MASTER_hvd_0_MASK                0x00000800
#define BCHP_SUN_GISB_ARB_ERR_CAP_MASTER_hvd_0_SHIFT               11

/* SUN_GISB_ARB :: ERR_CAP_MASTER :: rdc_0 [10:10] */
#define BCHP_SUN_GISB_ARB_ERR_CAP_MASTER_rdc_0_MASK                0x00000400
#define BCHP_SUN_GISB_ARB_ERR_CAP_MASTER_rdc_0_SHIFT               10

/* SUN_GISB_ARB :: ERR_CAP_MASTER :: ssp_0 [09:09] */
#define BCHP_SUN_GISB_ARB_ERR_CAP_MASTER_ssp_0_MASK                0x00000200
#define BCHP_SUN_GISB_ARB_ERR_CAP_MASTER_ssp_0_SHIFT               9

/* SUN_GISB_ARB :: ERR_CAP_MASTER :: jtag_0 [08:08] */
#define BCHP_SUN_GISB_ARB_ERR_CAP_MASTER_jtag_0_MASK               0x00000100
#define BCHP_SUN_GISB_ARB_ERR_CAP_MASTER_jtag_0_SHIFT              8

/* SUN_GISB_ARB :: ERR_CAP_MASTER :: reserved3 [07:07] */
#define BCHP_SUN_GISB_ARB_ERR_CAP_MASTER_reserved3_MASK            0x00000080
#define BCHP_SUN_GISB_ARB_ERR_CAP_MASTER_reserved3_SHIFT           7

/* SUN_GISB_ARB :: ERR_CAP_MASTER :: cpu_0 [06:06] */
#define BCHP_SUN_GISB_ARB_ERR_CAP_MASTER_cpu_0_MASK                0x00000040
#define BCHP_SUN_GISB_ARB_ERR_CAP_MASTER_cpu_0_SHIFT               6

/* SUN_GISB_ARB :: ERR_CAP_MASTER :: reserved4 [05:02] */
#define BCHP_SUN_GISB_ARB_ERR_CAP_MASTER_reserved4_MASK            0x0000003c
#define BCHP_SUN_GISB_ARB_ERR_CAP_MASTER_reserved4_SHIFT           2

/* SUN_GISB_ARB :: ERR_CAP_MASTER :: scpu_0 [01:01] */
#define BCHP_SUN_GISB_ARB_ERR_CAP_MASTER_scpu_0_MASK               0x00000002
#define BCHP_SUN_GISB_ARB_ERR_CAP_MASTER_scpu_0_SHIFT              1

/* SUN_GISB_ARB :: ERR_CAP_MASTER :: bsp_0 [00:00] */
#define BCHP_SUN_GISB_ARB_ERR_CAP_MASTER_bsp_0_MASK                0x00000001
#define BCHP_SUN_GISB_ARB_ERR_CAP_MASTER_bsp_0_SHIFT               0

/***************************************************************************
 *SCRATCH - GISB ARBITER Scratch Register
 ***************************************************************************/
/* SUN_GISB_ARB :: SCRATCH :: scratch_bit [31:00] */
#define BCHP_SUN_GISB_ARB_SCRATCH_scratch_bit_MASK                 0xffffffff
#define BCHP_SUN_GISB_ARB_SCRATCH_scratch_bit_SHIFT                0
#define BCHP_SUN_GISB_ARB_SCRATCH_scratch_bit_DEFAULT              0x00000000

#endif /* #ifndef BCHP_SUN_GISB_ARB_H__ */

/* End of File */
