Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc3s1200e-4-fg320

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/user/_WORKSPACE_/kedziorno/kcpsm3_vga/p_package1.vhd" in Library work.
Architecture p_package1 of Entity p_package1 is up to date.
Compiling vhdl file "/home/user/_WORKSPACE_/kedziorno/kcpsm3_vga/numeric_std.vhd" in Library work.
WARNING:HDLParsers:3350 - "/home/user/_WORKSPACE_/kedziorno/kcpsm3_vga/numeric_std.vhd" Line 878. Null range: 0 downto 1
WARNING:HDLParsers:3350 - "/home/user/_WORKSPACE_/kedziorno/kcpsm3_vga/numeric_std.vhd" Line 879. Null range: 0 downto 1
Architecture numeric_std of Entity numeric_std is up to date.
Compiling vhdl file "/home/user/_WORKSPACE_/kedziorno/kcpsm3_vga/lsfr.vhd" in Library work.
Architecture behavioral of Entity lsfr is up to date.
Compiling vhdl file "/home/user/_WORKSPACE_/kedziorno/kcpsm3_vga/vga_timing.vhd" in Library work.
Architecture industry_standard_640x480_timing of Entity vga_timing is up to date.
Compiling vhdl file "/home/user/_WORKSPACE_/kedziorno/kcpsm3_vga/vga_rgb.vhd" in Library work.
Architecture behavioral of Entity vga_rgb is up to date.
Compiling vhdl file "/home/user/_WORKSPACE_/kedziorno/kcpsm3_vga/ipcore_dir/ipcore_vga_ramb16_dp.vhd" in Library work.
Architecture ipcore_vga_ramb16_dp_a of Entity ipcore_vga_ramb16_dp is up to date.
Compiling vhdl file "/home/user/_WORKSPACE_/kedziorno/kcpsm3_vga/vga_colorbar.vhd" in Library work.
Architecture behavioral of Entity vga_colorbar is up to date.
Compiling vhdl file "/home/user/_WORKSPACE_/kedziorno/kcpsm3_vga/top.vhd" in Library work.
Entity <top> compiled.
Entity <top> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <top> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <vga_timing> in library <work> (architecture <industry_standard_640x480_timing>).

Analyzing hierarchy for entity <vga_rgb> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <vga_colorbar> in library <work> (architecture <behavioral>) with generics.
	g_step = 5

Analyzing hierarchy for entity <lsfr> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <top> in library <work> (Architecture <behavioral>).
WARNING:Xst:1748 - "/home/user/_WORKSPACE_/kedziorno/kcpsm3_vga/numeric_std.vhd" line 3240: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/home/user/_WORKSPACE_/kedziorno/kcpsm3_vga/numeric_std.vhd" line 3240: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/home/user/_WORKSPACE_/kedziorno/kcpsm3_vga/numeric_std.vhd" line 3240: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/home/user/_WORKSPACE_/kedziorno/kcpsm3_vga/numeric_std.vhd" line 3240: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/home/user/_WORKSPACE_/kedziorno/kcpsm3_vga/numeric_std.vhd" line 3240: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:2211 - "/home/user/_WORKSPACE_/kedziorno/kcpsm3_vga/top.vhd" line 257: Instantiating black box module <ipcore_vga_ramb16_dp>.
Entity <top> analyzed. Unit <top> generated.

Analyzing Entity <vga_timing> in library <work> (Architecture <industry_standard_640x480_timing>).
Entity <vga_timing> analyzed. Unit <vga_timing> generated.

Analyzing Entity <vga_rgb> in library <work> (Architecture <behavioral>).
Entity <vga_rgb> analyzed. Unit <vga_rgb> generated.

Analyzing generic Entity <vga_colorbar> in library <work> (Architecture <behavioral>).
	g_step = 5
Entity <vga_colorbar> analyzed. Unit <vga_colorbar> generated.

Analyzing Entity <lsfr> in library <work> (Architecture <behavioral>).
Entity <lsfr> analyzed. Unit <lsfr> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <vga_timing>.
    Related source file is "/home/user/_WORKSPACE_/kedziorno/kcpsm3_vga/vga_timing.vhd".
    Found 1-bit register for signal <o_vsync>.
    Found 1-bit register for signal <o_hsync>.
    Found 10-bit up counter for signal <h_counter>.
    Found 10-bit comparator less for signal <o_h_blank$cmp_lt0000> created at line 106.
    Found 10-bit comparator greater for signal <o_hsync$cmp_gt0000> created at line 130.
    Found 10-bit comparator less for signal <o_hsync$cmp_lt0000> created at line 130.
    Found 10-bit comparator less for signal <o_v_blank$cmp_lt0000> created at line 110.
    Found 10-bit comparator greater for signal <o_vsync$cmp_gt0000> created at line 139.
    Found 10-bit comparator less for signal <o_vsync$cmp_lt0000> created at line 139.
    Found 10-bit up counter for signal <v_counter>.
    Summary:
	inferred   2 Counter(s).
	inferred   2 D-type flip-flop(s).
	inferred   6 Comparator(s).
Unit <vga_timing> synthesized.


Synthesizing Unit <vga_rgb>.
    Related source file is "/home/user/_WORKSPACE_/kedziorno/kcpsm3_vga/vga_rgb.vhd".
WARNING:Xst:647 - Input <i_reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_clock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <vga_rgb> synthesized.


Synthesizing Unit <lsfr>.
    Related source file is "/home/user/_WORKSPACE_/kedziorno/kcpsm3_vga/lsfr.vhd".
    Found 6-bit register for signal <lsfr>.
    Found 1-bit register for signal <reg>.
    Found 1-bit xor2 for signal <reg$xor0000> created at line 55.
    Summary:
	inferred   7 D-type flip-flop(s).
Unit <lsfr> synthesized.


Synthesizing Unit <vga_colorbar>.
    Related source file is "/home/user/_WORKSPACE_/kedziorno/kcpsm3_vga/vga_colorbar.vhd".
WARNING:Xst:647 - Input <i_address> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <o_lsfr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 128x6-bit ROM for signal <o_vga_color$mux0001> created at line 75.
    Found 6-bit register for signal <o_vga_color>.
    Found 7-bit register for signal <index>.
    Found 7-bit adder for signal <index$addsub0000> created at line 72.
    Summary:
	inferred   1 ROM(s).
	inferred  13 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <vga_colorbar> synthesized.


Synthesizing Unit <top>.
    Related source file is "/home/user/_WORKSPACE_/kedziorno/kcpsm3_vga/top.vhd".
WARNING:Xst:647 - Input <i_vga_clock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 19-bit up counter for signal <i_all_pixels>.
    Found 31-bit adder for signal <I_VAL0$add0000> created at line 223.
    Found 31-bit adder for signal <I_VAL2$add0000> created at line 230.
    Found 1-bit register for signal <i_vga25<0>>.
    Found 7-bit up counter for signal <i_x>.
    Found 3-bit up counter for signal <i_x_step>.
    Found 7-bit up counter for signal <i_y>.
    Found 2-bit up counter for signal <i_y_step>.
    Found 31-bit adder for signal <RESULT0$addsub0000> created at line 3189.
    Found 31-bit adder for signal <RESULT0$addsub0001> created at line 3189.
    Found 31-bit adder for signal <RESULT0$addsub0002> created at line 3189.
    Found 31-bit adder for signal <RESULT0$addsub0003> created at line 3189.
    Found 31-bit adder for signal <RESULT0$addsub0004> created at line 3189.
    Found 31-bit adder for signal <RESULT0$addsub0005> created at line 3189.
    Found 31-bit adder for signal <RESULT0$addsub0006> created at line 3189.
    Found 31-bit adder for signal <RESULT0$addsub0007> created at line 3189.
    Found 31-bit adder for signal <RESULT0$addsub0008> created at line 3189.
    Found 31-bit adder for signal <RESULT0$addsub0009> created at line 3189.
    Found 31-bit adder for signal <RESULT0$addsub0010> created at line 3189.
    Found 31-bit adder for signal <RESULT0$addsub0011> created at line 3189.
    Found 31-bit adder for signal <RESULT0$addsub0012> created at line 3189.
    Found 31-bit adder for signal <RESULT3$addsub0000> created at line 3189.
    Found 31-bit adder for signal <RESULT3$addsub0001> created at line 3189.
    Found 31-bit adder for signal <RESULT3$addsub0002> created at line 3189.
    Found 31-bit adder for signal <RESULT3$addsub0003> created at line 3189.
    Found 31-bit adder for signal <RESULT3$addsub0004> created at line 3189.
    Found 31-bit adder for signal <RESULT3$addsub0005> created at line 3189.
    Found 31-bit adder for signal <RESULT3$addsub0006> created at line 3189.
    Found 31-bit adder for signal <RESULT3$addsub0007> created at line 3189.
    Found 31-bit adder for signal <RESULT3$addsub0008> created at line 3189.
    Found 31-bit adder for signal <RESULT3$addsub0009> created at line 3189.
    Found 31-bit adder for signal <RESULT3$addsub0010> created at line 3189.
    Found 31-bit adder for signal <RESULT3$addsub0011> created at line 3189.
    Found 31-bit adder for signal <RESULT3$addsub0012> created at line 3189.
    Found 31-bit adder for signal <RESULT9$addsub0000> created at line 3189.
    Found 31-bit adder for signal <RESULT9$addsub0001> created at line 3189.
    Found 31-bit adder for signal <RESULT9$addsub0002> created at line 3189.
    Found 31-bit adder for signal <RESULT9$addsub0003> created at line 3189.
    Found 31-bit adder for signal <RESULT9$addsub0004> created at line 3189.
    Found 31-bit adder for signal <RESULT9$addsub0005> created at line 3189.
    Found 31-bit adder for signal <RESULT9$addsub0006> created at line 3189.
    Found 31-bit adder for signal <RESULT9$addsub0007> created at line 3189.
    Found 31-bit adder for signal <RESULT9$addsub0008> created at line 3189.
    Found 31-bit adder for signal <RESULT9$addsub0009> created at line 3189.
    Found 31-bit adder for signal <RESULT9$addsub0010> created at line 3189.
    Found 31-bit adder for signal <RESULT9$addsub0011> created at line 3189.
    Found 31-bit adder for signal <RESULT9$addsub0012> created at line 3189.
    Found 2-bit up counter for signal <row_index>.
    Found 14-bit register for signal <vga_address_step>.
    Found 14-bit register for signal <vga_address_step_temp>.
    Found 1-bit register for signal <vga_clock>.
    Summary:
	inferred   6 Counter(s).
	inferred  30 D-type flip-flop(s).
	inferred  41 Adder/Subtractor(s).
Unit <top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 128x6-bit ROM                                         : 1
# Adders/Subtractors                                   : 42
 31-bit adder                                          : 41
 7-bit adder                                           : 1
# Counters                                             : 8
 10-bit up counter                                     : 2
 19-bit up counter                                     : 1
 2-bit up counter                                      : 2
 3-bit up counter                                      : 1
 7-bit up counter                                      : 2
# Registers                                            : 10
 1-bit register                                        : 5
 14-bit register                                       : 2
 6-bit register                                        : 2
 7-bit register                                        : 1
# Comparators                                          : 6
 10-bit comparator greater                             : 2
 10-bit comparator less                                : 4
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/ipcore_vga_ramb16_dp.ngc>.
Loading core <ipcore_vga_ramb16_dp> for timing and area information for instance <inst_ipcore_vga_ramb16_dp>.
WARNING:Xst:1290 - Hierarchical block <inst_lsfr> is unconnected in block <inst_vga_colorbar>.
   It will be removed from the design.

Synthesizing (advanced) Unit <vga_colorbar>.
INFO:Xst:3044 - The ROM <Mrom_o_vga_color_mux0001> will be implemented as a read-only BLOCK RAM, absorbing the register: <o_vga_color>.
INFO:Xst:3225 - The RAM <Mrom_o_vga_color_mux0001> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 6-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <i_clock>       | rise     |
    |     enA            | connected to signal <i_reset>       | low      |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to internal node          |          |
    |     diA            | connected to internal node          |          |
    |     doA            | connected to signal <o_vga_color>   |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <vga_colorbar> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 128x6-bit single-port block RAM                       : 1
# Adders/Subtractors                                   : 42
 12-bit adder                                          : 1
 13-bit adder                                          : 3
 14-bit adder                                          : 5
 28-bit adder                                          : 30
 29-bit adder                                          : 2
 7-bit adder                                           : 1
# Counters                                             : 7
 10-bit up counter                                     : 2
 19-bit up counter                                     : 1
 2-bit up counter                                      : 2
 3-bit up counter                                      : 1
 7-bit up counter                                      : 1
# Registers                                            : 46
 Flip-Flops                                            : 46
# Comparators                                          : 6
 10-bit comparator greater                             : 2
 10-bit comparator less                                : 4
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2146 - In block <top>, Counter <row_index> <i_y_step> are equivalent, XST will keep only <row_index>.

Optimizing unit <top> ...

Optimizing unit <vga_timing> ...

Optimizing unit <lsfr> ...

Optimizing unit <vga_colorbar> ...
WARNING:Xst:2677 - Node <inst_vga_colorbar/inst_lsfr/reg> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_vga_colorbar/inst_lsfr/lsfr_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_vga_colorbar/inst_lsfr/lsfr_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_vga_colorbar/inst_lsfr/lsfr_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_vga_colorbar/inst_lsfr/lsfr_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_vga_colorbar/inst_lsfr/lsfr_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_vga_colorbar/inst_lsfr/lsfr_5> of sequential type is unconnected in block <top>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 90
 Flip-Flops                                            : 90

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top.ngr
Top Level Output File Name         : top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 14

Cell Usage :
# BELS                             : 339
#      GND                         : 2
#      INV                         : 9
#      LUT1                        : 49
#      LUT2                        : 58
#      LUT2_D                      : 2
#      LUT2_L                      : 2
#      LUT3                        : 13
#      LUT3_L                      : 6
#      LUT4                        : 66
#      LUT4_D                      : 11
#      LUT4_L                      : 10
#      MUXCY                       : 54
#      MUXF5                       : 2
#      VCC                         : 2
#      XORCY                       : 53
# FlipFlops/Latches                : 90
#      FDC                         : 18
#      FDCE                        : 56
#      FDE                         : 16
# RAMS                             : 7
#      RAMB16_S1_S1                : 6
#      RAMB16_S9                   : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 12
#      IBUF                        : 1
#      OBUF                        : 11
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1200efg320-4 

 Number of Slices:                      118  out of   8672     1%  
 Number of Slice Flip Flops:             90  out of  17344     0%  
 Number of 4 input LUTs:                226  out of  17344     1%  
 Number of IOs:                          14
 Number of bonded IOBs:                  13  out of    250     5%  
 Number of BRAMs:                         7  out of     28    25%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
i_cpu_clock                        | BUFGP                  | 8     |
vga_clock1                         | BUFG                   | 95    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
i_reset                            | IBUF                   | 74    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 8.021ns (Maximum Frequency: 124.673MHz)
   Minimum input arrival time before clock: 8.004ns
   Maximum output required time after clock: 10.329ns
   Maximum combinational path delay: 8.928ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'vga_clock1'
  Clock period: 8.021ns (frequency: 124.673MHz)
  Total number of paths / destination ports: 2951 / 248
-------------------------------------------------------------------------
Delay:               8.021ns (Levels of Logic = 4)
  Source:            inst_vga_timing/v_counter_6 (FF)
  Destination:       vga_address_step_temp_0 (FF)
  Source Clock:      vga_clock1 rising
  Destination Clock: vga_clock1 rising

  Data Path: inst_vga_timing/v_counter_6 to vga_address_step_temp_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.591   0.762  inst_vga_timing/v_counter_6 (inst_vga_timing/v_counter_6)
     LUT2_L:I0->LO         1   0.704   0.104  inst_vga_timing/o_v_blank_SW0 (N37)
     LUT4:I3->O           23   0.704   1.206  inst_vga_timing/o_v_blank (o_v_blank_OBUF)
     LUT4:I3->O           13   0.704   0.987  inst_vga_timing/o_blank (o_blank_OBUF)
     LUT4:I3->O           14   0.704   1.000  vga_address_step_temp_and00001 (vga_address_step_temp_and0000)
     FDE:CE                    0.555          vga_address_step_temp_0
    ----------------------------------------
    Total                      8.021ns (3.962ns logic, 4.059ns route)
                                       (49.4% logic, 50.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'i_cpu_clock'
  Clock period: 2.470ns (frequency: 404.858MHz)
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Delay:               2.470ns (Levels of Logic = 1)
  Source:            i_vga25_0 (FF)
  Destination:       i_vga25_0 (FF)
  Source Clock:      i_cpu_clock rising
  Destination Clock: i_cpu_clock rising

  Data Path: i_vga25_0 to i_vga25_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.591   0.447  i_vga25_0 (i_vga25_0)
     INV:I->O              1   0.704   0.420  i_vga25_0_mux00001_INV_0 (i_vga25_0_mux0000)
     FDC:D                     0.308          i_vga25_0
    ----------------------------------------
    Total                      2.470ns (1.603ns logic, 0.867ns route)
                                       (64.9% logic, 35.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'vga_clock1'
  Total number of paths / destination ports: 124 / 90
-------------------------------------------------------------------------
Offset:              8.004ns (Levels of Logic = 5)
  Source:            i_reset (PAD)
  Destination:       vga_address_step_temp_12 (FF)
  Destination Clock: vga_clock1 rising

  Data Path: i_reset to vga_address_step_temp_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            80   1.218   1.452  i_reset_IBUF (i_reset_IBUF)
     LUT4_D:I0->O          6   0.704   0.748  inst_vga_timing/o_blank_SW1 (N59)
     LUT4:I1->O           16   0.704   1.038  vga_address_step_not00011_1 (vga_address_step_not00011)
     LUT4:I3->O            1   0.704   0.424  vga_address_step_next<12>247_SW0 (N67)
     LUT4:I3->O            1   0.704   0.000  vga_address_step_next<12>1 (vga_address_step_next<12>)
     FDE:D                     0.308          vga_address_step_temp_12
    ----------------------------------------
    Total                      8.004ns (4.342ns logic, 3.662ns route)
                                       (54.2% logic, 45.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'vga_clock1'
  Total number of paths / destination ports: 72 / 11
-------------------------------------------------------------------------
Offset:              10.329ns (Levels of Logic = 5)
  Source:            inst_vga_timing/v_counter_6 (FF)
  Destination:       o_b<1> (PAD)
  Source Clock:      vga_clock1 rising

  Data Path: inst_vga_timing/v_counter_6 to o_b<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.591   0.762  inst_vga_timing/v_counter_6 (inst_vga_timing/v_counter_6)
     LUT2_L:I0->LO         1   0.704   0.104  inst_vga_timing/o_v_blank_SW0 (N37)
     LUT4:I3->O           23   0.704   1.206  inst_vga_timing/o_v_blank (o_v_blank_OBUF)
     LUT4:I3->O           13   0.704   1.158  inst_vga_timing/o_blank (o_blank_OBUF)
     LUT2:I0->O            1   0.704   0.420  inst_vga_rgb/o_r_1_mux00001 (o_r_1_OBUF)
     OBUF:I->O                 3.272          o_r_1_OBUF (o_r<1>)
    ----------------------------------------
    Total                     10.329ns (6.679ns logic, 3.650ns route)
                                       (64.7% logic, 35.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Delay:               8.928ns (Levels of Logic = 4)
  Source:            i_reset (PAD)
  Destination:       o_b<1> (PAD)

  Data Path: i_reset to o_b<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            80   1.218   1.452  i_reset_IBUF (i_reset_IBUF)
     LUT4:I0->O           13   0.704   1.158  inst_vga_timing/o_blank (o_blank_OBUF)
     LUT2:I0->O            1   0.704   0.420  inst_vga_rgb/o_r_1_mux00001 (o_r_1_OBUF)
     OBUF:I->O                 3.272          o_r_1_OBUF (o_r<1>)
    ----------------------------------------
    Total                      8.928ns (5.898ns logic, 3.030ns route)
                                       (66.1% logic, 33.9% route)

=========================================================================


Total REAL time to Xst completion: 17.00 secs
Total CPU time to Xst completion: 16.87 secs
 
--> 


Total memory usage is 556616 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   21 (   0 filtered)
Number of infos    :    3 (   0 filtered)

