[
{"recid":0,"Severity":"Warning","Status":"uninspected","Check":"seq_block_has_complex_cond","Alias":"","Message":"Sequential block has complex condition. Condition clr||!rst_n, Module up_counter, File D:/1-Work/3-Digital_Design_Kareem_Wassem/2-Final_Projects/Project_2_SPI/spi-slave-ram-fsm-verilog/src/Counter.v, Block at line 11, Condition at line 12.","Module":"up_counter","Category":"Reset","UniqueModuleName":"up_counter_1736399610","State":"open","priority":"1","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Implementation","STARC Reference":"","ID":"5e9763c3","IsNew":"0","instanceList":"","signalList":"","fileLineList":"0:11,0:12","argList":"1=clr||!rst_n!@!2=up_counter","argFileList":"3=0","argSignalList":"","argInstanceList":"","argLineList":"4=11!@!5=12","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":1,"Severity":"Info","Status":"uninspected","Check":"fsm_without_one_hot_encoding","Alias":"","Message":"FSM encoding is not one-hot. Module SPI_Slave, File D:/1-Work/3-Digital_Design_Kareem_Wassem/2-Final_Projects/Project_2_SPI/spi-slave-ram-fsm-verilog/src/SPI_Slave.v, Line 54.","Module":"SPI_Slave","Category":"Rtl Design Style","UniqueModuleName":"SPI_Slave_1045869285","State":"open","priority":"1","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Rtl Design Style","STARC Reference":"2.11.4.1","ID":"fae68679","IsNew":"0","instanceList":"","signalList":"","fileLineList":"1:54","argList":"2=SPI_Slave","argFileList":"3=1","argSignalList":"","argInstanceList":"","argLineList":"4=54","rtlId":"f3f9531a_00200","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":2,"Severity":"Warning","Status":"uninspected","Check":"always_signal_assign_large","Alias":"","Message":"Always block has more signal assignments than the specified limit. Total count 7, Specified limit 5, Module SPI_Slave, File D:/1-Work/3-Digital_Design_Kareem_Wassem/2-Final_Projects/Project_2_SPI/spi-slave-ram-fsm-verilog/src/SPI_Slave.v, Line 90.","Module":"SPI_Slave","Category":"Rtl Design Style","UniqueModuleName":"SPI_Slave_1045869285","State":"open","priority":"0","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Rtl Design Style","STARC Reference":"2.6.1.3","ID":"b1224321","IsNew":"0","instanceList":"","signalList":"","fileLineList":"1:90","argList":"6=7!@!7=5!@!2=SPI_Slave","argFileList":"3=1","argSignalList":"","argInstanceList":"","argLineList":"4=90","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":3,"Severity":"Info","Status":"uninspected","Check":"parameter_name_duplicate","Alias":"","Message":"Same parameter name is used in more than one module. Parameter MEM_DEPTH, Total count 2, First module: Module SPI_Slave_with_Ram, File D:/1-Work/3-Digital_Design_Kareem_Wassem/2-Final_Projects/Project_2_SPI/spi-slave-ram-fsm-verilog/src/SPI_Slave_with_Ram.v, Line 2, Second module: Module SPR_Sync, File D:/1-Work/3-Digital_Design_Kareem_Wassem/2-Final_Projects/Project_2_SPI/spi-slave-ram-fsm-verilog/src/Single_Port_Sync_RAM.v, Line 2","Module":"SPI_Slave_with_Ram","Category":"Nomenclature Style","UniqueModuleName":"","State":"open","priority":"1","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Nomenclature Style","STARC Reference":"1.1.4.3, 3.2.2.2","ID":"c51749ee","IsNew":"0","instanceList":"","signalList":"","fileLineList":"2:2,3:2","argList":"8=MEM_DEPTH!@!6=2!@!9=SPI_Slave_with_Ram!@!11=SPR_Sync","argFileList":"10=2!@!12=3","argSignalList":"","argInstanceList":"","argLineList":"5=2!@!13=2","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":4,"Severity":"Info","Status":"uninspected","Check":"parameter_name_duplicate","Alias":"","Message":"Same parameter name is used in more than one module. Parameter ADDR_SIZE, Total count 2, First module: Module SPI_Slave_with_Ram, File D:/1-Work/3-Digital_Design_Kareem_Wassem/2-Final_Projects/Project_2_SPI/spi-slave-ram-fsm-verilog/src/SPI_Slave_with_Ram.v, Line 3, Second module: Module SPR_Sync, File D:/1-Work/3-Digital_Design_Kareem_Wassem/2-Final_Projects/Project_2_SPI/spi-slave-ram-fsm-verilog/src/Single_Port_Sync_RAM.v, Line 3","Module":"SPI_Slave_with_Ram","Category":"Nomenclature Style","UniqueModuleName":"","State":"open","priority":"1","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Nomenclature Style","STARC Reference":"1.1.4.3, 3.2.2.2","ID":"7ff2a1c4","IsNew":"0","instanceList":"","signalList":"","fileLineList":"2:3,3:3","argList":"8=ADDR_SIZE!@!6=2!@!9=SPI_Slave_with_Ram!@!11=SPR_Sync","argFileList":"10=2!@!12=3","argSignalList":"","argInstanceList":"","argLineList":"5=3!@!13=3","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""}]
