Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mbeDadda_mult_wRegs
Version: Z-2007.03-SP1
Date   : Mon Dec 31 04:05:32 2018
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: y_reg_in/Q_reg[0]
              (rising edge-triggered flip-flop clocked by CLOCK)
  Endpoint: p_reg_out/Q_reg[18]
            (rising edge-triggered flip-flop clocked by CLOCK)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mbeDadda_mult_wRegs
                     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLOCK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  y_reg_in/Q_reg[0]/CK (DFFR_X1)                          0.00       0.00 r
  y_reg_in/Q_reg[0]/QN (DFFR_X1)                          0.06       0.06 f
  y_reg_in/U4/ZN (INV_X1)                                 0.03       0.10 r
  y_reg_in/Q[0] (reg_N24_1)                               0.00       0.10 r
  recoding_block_0/y_tri[1] (r4mbePP_preprocessing_n_bit24_0)
                                                          0.00       0.10 r
  recoding_block_0/U6/ZN (XNOR2_X1)                       0.07       0.17 r
  recoding_block_0/MUX_X/sel (mux2_n_bit25_1)             0.00       0.17 r
  recoding_block_0/MUX_X/U2/Z (BUF_X1)                    0.05       0.21 r
  recoding_block_0/MUX_X/U28/Z (MUX2_X1)                  0.08       0.29 f
  recoding_block_0/MUX_X/o[24] (mux2_n_bit25_1)           0.00       0.29 f
  recoding_block_0/MUX_0/i1[24] (mux2_n_bit25_0)          0.00       0.29 f
  recoding_block_0/MUX_0/U1/ZN (NAND2_X1)                 0.03       0.31 r
  recoding_block_0/MUX_0/U3/ZN (NAND2_X1)                 0.03       0.35 f
  recoding_block_0/MUX_0/o[24] (mux2_n_bit25_0)           0.00       0.35 f
  recoding_block_0/x_absY[24] (r4mbePP_preprocessing_n_bit24_0)
                                                          0.00       0.35 f
  bitwiseInverterX_0/dataIn[24] (bitwiseInv_n_bit25_0)
                                                          0.00       0.35 f
  bitwiseInverterX_0/U12/ZN (XNOR2_X2)                    0.07       0.42 r
  bitwiseInverterX_0/dataOut[24] (bitwiseInv_n_bit25_0)
                                                          0.00       0.42 r
  U30/ZN (INV_X1)                                         0.03       0.45 f
  lv4_c26_FA_0/i0 (fullAdder_148)                         0.00       0.45 f
  lv4_c26_FA_0/HA_0/i0 (halfAdder_297)                    0.00       0.45 f
  lv4_c26_FA_0/HA_0/U2/Z (XOR2_X1)                        0.07       0.52 f
  lv4_c26_FA_0/HA_0/s (halfAdder_297)                     0.00       0.52 f
  lv4_c26_FA_0/HA_1/i1 (halfAdder_296)                    0.00       0.52 f
  lv4_c26_FA_0/HA_1/U1/ZN (AND2_X1)                       0.04       0.56 f
  lv4_c26_FA_0/HA_1/co (halfAdder_296)                    0.00       0.56 f
  lv4_c26_FA_0/U1/ZN (OR2_X2)                             0.05       0.62 f
  lv4_c26_FA_0/co (fullAdder_148)                         0.00       0.62 f
  lv3_c27_FA_0/i0 (fullAdder_115)                         0.00       0.62 f
  lv3_c27_FA_0/HA_0/i0 (halfAdder_231)                    0.00       0.62 f
  lv3_c27_FA_0/HA_0/U4/Z (XOR2_X1)                        0.07       0.69 f
  lv3_c27_FA_0/HA_0/s (halfAdder_231)                     0.00       0.69 f
  lv3_c27_FA_0/HA_1/i1 (halfAdder_230)                    0.00       0.69 f
  lv3_c27_FA_0/HA_1/U1/ZN (AND2_X1)                       0.04       0.73 f
  lv3_c27_FA_0/HA_1/co (halfAdder_230)                    0.00       0.73 f
  lv3_c27_FA_0/U1/ZN (OR2_X2)                             0.05       0.79 f
  lv3_c27_FA_0/co (fullAdder_115)                         0.00       0.79 f
  lv2_c28_FA_0/i0 (fullAdder_73)                          0.00       0.79 f
  lv2_c28_FA_0/HA_0/i0 (halfAdder_147)                    0.00       0.79 f
  lv2_c28_FA_0/HA_0/U2/Z (XOR2_X1)                        0.07       0.86 f
  lv2_c28_FA_0/HA_0/s (halfAdder_147)                     0.00       0.86 f
  lv2_c28_FA_0/HA_1/i1 (halfAdder_146)                    0.00       0.86 f
  lv2_c28_FA_0/HA_1/U3/ZN (AND2_X1)                       0.04       0.90 f
  lv2_c28_FA_0/HA_1/co (halfAdder_146)                    0.00       0.90 f
  lv2_c28_FA_0/U1/ZN (OR2_X2)                             0.05       0.95 f
  lv2_c28_FA_0/co (fullAdder_73)                          0.00       0.95 f
  lv1_c29_FA_0/i0 (fullAdder_39)                          0.00       0.95 f
  lv1_c29_FA_0/HA_0/i0 (halfAdder_79)                     0.00       0.95 f
  lv1_c29_FA_0/HA_0/U2/Z (XOR2_X1)                        0.07       1.02 f
  lv1_c29_FA_0/HA_0/s (halfAdder_79)                      0.00       1.02 f
  lv1_c29_FA_0/HA_1/i1 (halfAdder_78)                     0.00       1.02 f
  lv1_c29_FA_0/HA_1/U3/ZN (XNOR2_X1)                      0.06       1.08 f
  lv1_c29_FA_0/HA_1/s (halfAdder_78)                      0.00       1.08 f
  lv1_c29_FA_0/s (fullAdder_39)                           0.00       1.08 f
  lv0_c29_FA_0/i1 (fullAdder_15)                          0.00       1.08 f
  lv0_c29_FA_0/HA_0/i1 (halfAdder_31)                     0.00       1.08 f
  lv0_c29_FA_0/HA_0/U3/ZN (INV_X1)                        0.03       1.12 r
  lv0_c29_FA_0/HA_0/U4/ZN (XNOR2_X1)                      0.06       1.18 r
  lv0_c29_FA_0/HA_0/s (halfAdder_31)                      0.00       1.18 r
  lv0_c29_FA_0/HA_1/i1 (halfAdder_30)                     0.00       1.18 r
  lv0_c29_FA_0/HA_1/U2/ZN (AND2_X1)                       0.05       1.23 r
  lv0_c29_FA_0/HA_1/co (halfAdder_30)                     0.00       1.23 r
  lv0_c29_FA_0/U1/ZN (OR2_X2)                             0.04       1.27 r
  lv0_c29_FA_0/co (fullAdder_15)                          0.00       1.27 r
  add_3249/A[12] (mbeDadda_mult_wRegs_DW01_add_0)         0.00       1.27 r
  add_3249/U468/ZN (NOR2_X1)                              0.03       1.30 f
  add_3249/U327/ZN (NOR2_X1)                              0.06       1.35 r
  add_3249/U500/ZN (AOI21_X1)                             0.03       1.39 f
  add_3249/U572/ZN (OAI21_X1)                             0.08       1.46 r
  add_3249/U334/ZN (AOI21_X2)                             0.05       1.52 f
  add_3249/U568/ZN (OAI21_X1)                             0.05       1.57 r
  add_3249/U535/ZN (XNOR2_X1)                             0.06       1.63 r
  add_3249/SUM[22] (mbeDadda_mult_wRegs_DW01_add_0)       0.00       1.63 r
  p_reg_out/D[18] (reg_N24_0)                             0.00       1.63 r
  p_reg_out/U34/ZN (NAND2_X1)                             0.03       1.65 f
  p_reg_out/U35/ZN (NAND2_X1)                             0.03       1.68 r
  p_reg_out/Q_reg[18]/D (DFFR_X1)                         0.01       1.69 r
  data arrival time                                                  1.69

  clock CLOCK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.07      -0.07
  p_reg_out/Q_reg[18]/CK (DFFR_X1)                        0.00      -0.07 r
  library setup time                                     -0.03      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.79


1
