verilog xil_defaultlib --include "../../../../dma_dac.srcs/sources_1/bd/top/ipshared/ec67/hdl" --include "../../../../dma_dac.srcs/sources_1/bd/top/ipshared/70cf/hdl" --include "../../../../dma_dac.srcs/sources_1/bd/top/ip/top_processing_system7_0_0" \
"../../../bd/top/ip/top_processing_system7_0_0/sim/top_processing_system7_0_0.v" \

verilog fifo_generator_v13_2_3 --include "../../../../dma_dac.srcs/sources_1/bd/top/ipshared/ec67/hdl" --include "../../../../dma_dac.srcs/sources_1/bd/top/ipshared/70cf/hdl" --include "../../../../dma_dac.srcs/sources_1/bd/top/ip/top_processing_system7_0_0" \
"../../../../dma_dac.srcs/sources_1/bd/top/ipshared/64f4/simulation/fifo_generator_vlog_beh.v" \
"../../../../dma_dac.srcs/sources_1/bd/top/ipshared/64f4/hdl/fifo_generator_v13_2_rfs.v" \

verilog xil_defaultlib --include "../../../../dma_dac.srcs/sources_1/bd/top/ipshared/ec67/hdl" --include "../../../../dma_dac.srcs/sources_1/bd/top/ipshared/70cf/hdl" --include "../../../../dma_dac.srcs/sources_1/bd/top/ip/top_processing_system7_0_0" \
"../../../bd/top/ip/top_ad9708_send_0_0/src/dac_fifo/sim/dac_fifo.v" \
"../../../bd/top/ipshared/2328/hdl/ad9708_send_v1_0_S00_AXI.v" \
"../../../bd/top/ipshared/2328/src/ad9708_sender.v" \
"../../../bd/top/ipshared/2328/hdl/ad9708_send_v1_0.v" \
"../../../bd/top/ip/top_ad9708_send_0_0/sim/top_ad9708_send_0_0.v" \
"../../../bd/top/ip/top_xbar_0/sim/top_xbar_0.v" \
"../../../bd/top/ip/top_xbar_1/sim/top_xbar_1.v" \
"../../../bd/top/sim/top.v" \
"../../../bd/top/ip/top_auto_us_0/sim/top_auto_us_0.v" \
"../../../bd/top/ip/top_auto_pc_0/sim/top_auto_pc_0.v" \
"../../../bd/top/ip/top_auto_pc_1/sim/top_auto_pc_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
