{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1545658852796 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1545658852806 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 24 21:40:52 2018 " "Processing started: Mon Dec 24 21:40:52 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1545658852806 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545658852806 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab12 -c lab12 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab12 -c lab12" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545658852806 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1545658853416 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1545658853416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_ctrl " "Found entity 1: vga_ctrl" {  } { { "vga_ctrl.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/vga_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545658861506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545658861506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab12.v 1 1 " "Found 1 design units, including 1 entities, in source file lab12.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab12 " "Found entity 1: lab12" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545658861516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545658861516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkgen.v 1 1 " "Found 1 design units, including 1 entities, in source file clkgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkgen " "Found entity 1: clkgen" {  } { { "clkgen.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/clkgen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545658861516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545658861516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_keyboard.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_keyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_keyboard " "Found entity 1: ps2_keyboard" {  } { { "ps2_keyboard.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/ps2_keyboard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545658861516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545658861516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dotmem.v 1 1 " "Found 1 design units, including 1 entities, in source file dotmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 DotMem " "Found entity 1: DotMem" {  } { { "DotMem.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/DotMem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545658861516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545658861516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "velocitymem_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file velocitymem_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 VelocityMem_IP " "Found entity 1: VelocityMem_IP" {  } { { "VelocityMem_IP.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/VelocityMem_IP.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545658861526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545658861526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "videomem_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file videomem_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 VideoMem_IP " "Found entity 1: VideoMem_IP" {  } { { "VideoMem_IP.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/VideoMem_IP.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545658861526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545658861526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codechange.v 1 1 " "Found 1 design units, including 1 entities, in source file codechange.v" { { "Info" "ISGN_ENTITY_NAME" "1 codeChange " "Found entity 1: codeChange" {  } { { "codeChange.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/codeChange.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545658861526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545658861526 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "interface switch_interface.v(2) " "Verilog HDL Declaration warning at switch_interface.v(2): \"interface\" is SystemVerilog-2005 keyword" {  } { { "switch_interface.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/switch_interface.v" 2 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1545658861526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switch_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file switch_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 switch_interface " "Found entity 1: switch_interface" {  } { { "switch_interface.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/switch_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545658861526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545658861526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "info_frame.v 1 1 " "Found 1 design units, including 1 entities, in source file info_frame.v" { { "Info" "ISGN_ENTITY_NAME" "1 info_frame " "Found entity 1: info_frame" {  } { { "info_frame.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/info_frame.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545658861536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545658861536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "numtoled.v 1 1 " "Found 1 design units, including 1 entities, in source file numtoled.v" { { "Info" "ISGN_ENTITY_NAME" "1 numToled " "Found entity 1: numToled" {  } { { "numToled.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/numToled.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545658861536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545658861536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr.v 1 1 " "Found 1 design units, including 1 entities, in source file lfsr.v" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR " "Found entity 1: LFSR" {  } { { "LFSR.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/LFSR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545658861536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545658861536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "new_assign_vgadata.v 1 1 " "Found 1 design units, including 1 entities, in source file new_assign_vgadata.v" { { "Info" "ISGN_ENTITY_NAME" "1 new_assign_vgadata " "Found entity 1: new_assign_vgadata" {  } { { "new_assign_vgadata.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/new_assign_vgadata.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545658861546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545658861546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countdown.v 1 1 " "Found 1 design units, including 1 entities, in source file countdown.v" { { "Info" "ISGN_ENTITY_NAME" "1 countdown " "Found entity 1: countdown" {  } { { "countdown.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/countdown.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545658861546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545658861546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "initiate_pic.v 1 1 " "Found 1 design units, including 1 entities, in source file initiate_pic.v" { { "Info" "ISGN_ENTITY_NAME" "1 initiate_pic " "Found entity 1: initiate_pic" {  } { { "initiate_pic.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/initiate_pic.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545658861546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545658861546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interface_vga_transit.v 1 1 " "Found 1 design units, including 1 entities, in source file interface_vga_transit.v" { { "Info" "ISGN_ENTITY_NAME" "1 interface_vga_transit " "Found entity 1: interface_vga_transit" {  } { { "interface_vga_transit.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/interface_vga_transit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545658861546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545658861546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gameover.v 1 1 " "Found 1 design units, including 1 entities, in source file gameover.v" { { "Info" "ISGN_ENTITY_NAME" "1 gameover " "Found entity 1: gameover" {  } { { "gameover.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/gameover.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545658861556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545658861556 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab12.v(300) " "Verilog HDL Instantiation warning at lab12.v(300): instance has no name" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 300 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1545658861556 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab12 " "Elaborating entity \"lab12\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1545658861696 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 lab12.v(125) " "Verilog HDL assignment warning at lab12.v(125): truncated value with size 32 to match size of target (10)" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545658861696 "|lab12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 lab12.v(126) " "Verilog HDL assignment warning at lab12.v(126): truncated value with size 32 to match size of target (10)" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545658861696 "|lab12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lab12.v(127) " "Verilog HDL assignment warning at lab12.v(127): truncated value with size 32 to match size of target (4)" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545658861696 "|lab12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lab12.v(128) " "Verilog HDL assignment warning at lab12.v(128): truncated value with size 32 to match size of target (4)" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545658861696 "|lab12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 lab12.v(131) " "Verilog HDL assignment warning at lab12.v(131): truncated value with size 32 to match size of target (8)" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545658861696 "|lab12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 lab12.v(443) " "Verilog HDL assignment warning at lab12.v(443): truncated value with size 32 to match size of target (24)" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 443 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545658861696 "|lab12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 lab12.v(445) " "Verilog HDL assignment warning at lab12.v(445): truncated value with size 32 to match size of target (24)" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 445 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545658861696 "|lab12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 lab12.v(455) " "Verilog HDL assignment warning at lab12.v(455): truncated value with size 32 to match size of target (8)" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 455 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545658861696 "|lab12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 lab12.v(457) " "Verilog HDL assignment warning at lab12.v(457): truncated value with size 32 to match size of target (8)" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 457 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545658861696 "|lab12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 lab12.v(462) " "Verilog HDL assignment warning at lab12.v(462): truncated value with size 32 to match size of target (2)" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 462 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545658861696 "|lab12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 lab12.v(470) " "Verilog HDL assignment warning at lab12.v(470): truncated value with size 32 to match size of target (6)" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 470 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545658861696 "|lab12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 lab12.v(472) " "Verilog HDL assignment warning at lab12.v(472): truncated value with size 32 to match size of target (6)" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 472 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545658861696 "|lab12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 lab12.v(478) " "Verilog HDL assignment warning at lab12.v(478): truncated value with size 32 to match size of target (1)" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 478 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545658861696 "|lab12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 lab12.v(479) " "Verilog HDL assignment warning at lab12.v(479): truncated value with size 32 to match size of target (1)" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 479 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545658861706 "|lab12"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..7\] lab12.v(21) " "Output port \"LEDR\[9..7\]\" at lab12.v(21) has no driver" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545658861706 "|lab12"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 lab12.v(26) " "Output port \"HEX2\" at lab12.v(26) has no driver" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545658861706 "|lab12"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 lab12.v(27) " "Output port \"HEX3\" at lab12.v(27) has no driver" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545658861706 "|lab12"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 lab12.v(28) " "Output port \"HEX4\" at lab12.v(28) has no driver" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545658861706 "|lab12"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 lab12.v(29) " "Output port \"HEX5\" at lab12.v(29) has no driver" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545658861706 "|lab12"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR lab12.v(32) " "Output port \"DRAM_ADDR\" at lab12.v(32) has no driver" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545658861706 "|lab12"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA lab12.v(33) " "Output port \"DRAM_BA\" at lab12.v(33) has no driver" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545658861706 "|lab12"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N lab12.v(34) " "Output port \"DRAM_CAS_N\" at lab12.v(34) has no driver" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545658861706 "|lab12"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE lab12.v(35) " "Output port \"DRAM_CKE\" at lab12.v(35) has no driver" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545658861706 "|lab12"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK lab12.v(36) " "Output port \"DRAM_CLK\" at lab12.v(36) has no driver" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545658861706 "|lab12"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N lab12.v(37) " "Output port \"DRAM_CS_N\" at lab12.v(37) has no driver" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545658861706 "|lab12"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM lab12.v(39) " "Output port \"DRAM_LDQM\" at lab12.v(39) has no driver" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545658861706 "|lab12"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N lab12.v(40) " "Output port \"DRAM_RAS_N\" at lab12.v(40) has no driver" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545658861706 "|lab12"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM lab12.v(41) " "Output port \"DRAM_UDQM\" at lab12.v(41) has no driver" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545658861706 "|lab12"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N lab12.v(42) " "Output port \"DRAM_WE_N\" at lab12.v(42) has no driver" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545658861706 "|lab12"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT lab12.v(58) " "Output port \"AUD_DACDAT\" at lab12.v(58) has no driver" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 58 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545658861706 "|lab12"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK lab12.v(60) " "Output port \"AUD_XCK\" at lab12.v(60) has no driver" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 60 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545658861706 "|lab12"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FPGA_I2C_SCLK lab12.v(69) " "Output port \"FPGA_I2C_SCLK\" at lab12.v(69) has no driver" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 69 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545658861706 "|lab12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkgen clkgen:my_vgaclk " "Elaborating entity \"clkgen\" for hierarchy \"clkgen:my_vgaclk\"" {  } { { "lab12.v" "my_vgaclk" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545658861726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkgen clkgen:clk_ini1 " "Elaborating entity \"clkgen\" for hierarchy \"clkgen:clk_ini1\"" {  } { { "lab12.v" "clk_ini1" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545658861736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkgen clkgen:clk_ini2 " "Elaborating entity \"clkgen\" for hierarchy \"clkgen:clk_ini2\"" {  } { { "lab12.v" "clk_ini2" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545658861736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkgen clkgen:gameover " "Elaborating entity \"clkgen\" for hierarchy \"clkgen:gameover\"" {  } { { "lab12.v" "gameover" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545658861736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkgen clkgen:timeup " "Elaborating entity \"clkgen\" for hierarchy \"clkgen:timeup\"" {  } { { "lab12.v" "timeup" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545658861736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkgen clkgen:score " "Elaborating entity \"clkgen\" for hierarchy \"clkgen:score\"" {  } { { "lab12.v" "score" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545658861736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_ctrl vga_ctrl:my_vga " "Elaborating entity \"vga_ctrl\" for hierarchy \"vga_ctrl:my_vga\"" {  } { { "lab12.v" "my_vga" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545658861736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "new_assign_vgadata new_assign_vgadata:assign_my_vgadata1 " "Elaborating entity \"new_assign_vgadata\" for hierarchy \"new_assign_vgadata:assign_my_vgadata1\"" {  } { { "lab12.v" "assign_my_vgadata1" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545658861736 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vmrow new_assign_vgadata.v(32) " "Verilog HDL or VHDL warning at new_assign_vgadata.v(32): object \"vmrow\" assigned a value but never read" {  } { { "new_assign_vgadata.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/new_assign_vgadata.v" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1545658861756 "|lab12|new_assign_vgadata:assign_my_vgadata1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 new_assign_vgadata.v(90) " "Verilog HDL assignment warning at new_assign_vgadata.v(90): truncated value with size 32 to match size of target (6)" {  } { { "new_assign_vgadata.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/new_assign_vgadata.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545658861756 "|lab12|new_assign_vgadata:assign_my_vgadata1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 new_assign_vgadata.v(99) " "Verilog HDL assignment warning at new_assign_vgadata.v(99): truncated value with size 32 to match size of target (6)" {  } { { "new_assign_vgadata.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/new_assign_vgadata.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545658861756 "|lab12|new_assign_vgadata:assign_my_vgadata1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 new_assign_vgadata.v(123) " "Verilog HDL assignment warning at new_assign_vgadata.v(123): truncated value with size 32 to match size of target (11)" {  } { { "new_assign_vgadata.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/new_assign_vgadata.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545658861756 "|lab12|new_assign_vgadata:assign_my_vgadata1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 new_assign_vgadata.v(127) " "Verilog HDL assignment warning at new_assign_vgadata.v(127): truncated value with size 32 to match size of target (6)" {  } { { "new_assign_vgadata.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/new_assign_vgadata.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545658861756 "|lab12|new_assign_vgadata:assign_my_vgadata1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 new_assign_vgadata.v(143) " "Verilog HDL assignment warning at new_assign_vgadata.v(143): truncated value with size 32 to match size of target (6)" {  } { { "new_assign_vgadata.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/new_assign_vgadata.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545658861756 "|lab12|new_assign_vgadata:assign_my_vgadata1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 new_assign_vgadata.v(151) " "Verilog HDL assignment warning at new_assign_vgadata.v(151): truncated value with size 32 to match size of target (14)" {  } { { "new_assign_vgadata.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/new_assign_vgadata.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545658861756 "|lab12|new_assign_vgadata:assign_my_vgadata1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 new_assign_vgadata.v(152) " "Verilog HDL assignment warning at new_assign_vgadata.v(152): truncated value with size 32 to match size of target (14)" {  } { { "new_assign_vgadata.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/new_assign_vgadata.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545658861756 "|lab12|new_assign_vgadata:assign_my_vgadata1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 new_assign_vgadata.v(153) " "Verilog HDL assignment warning at new_assign_vgadata.v(153): truncated value with size 32 to match size of target (5)" {  } { { "new_assign_vgadata.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/new_assign_vgadata.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545658861756 "|lab12|new_assign_vgadata:assign_my_vgadata1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 new_assign_vgadata.v(161) " "Verilog HDL assignment warning at new_assign_vgadata.v(161): truncated value with size 32 to match size of target (4)" {  } { { "new_assign_vgadata.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/new_assign_vgadata.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545658861756 "|lab12|new_assign_vgadata:assign_my_vgadata1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 new_assign_vgadata.v(162) " "Verilog HDL assignment warning at new_assign_vgadata.v(162): truncated value with size 7 to match size of target (6)" {  } { { "new_assign_vgadata.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/new_assign_vgadata.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545658861756 "|lab12|new_assign_vgadata:assign_my_vgadata1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 new_assign_vgadata.v(163) " "Verilog HDL assignment warning at new_assign_vgadata.v(163): truncated value with size 32 to match size of target (12)" {  } { { "new_assign_vgadata.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/new_assign_vgadata.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545658861756 "|lab12|new_assign_vgadata:assign_my_vgadata1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 new_assign_vgadata.v(168) " "Verilog HDL assignment warning at new_assign_vgadata.v(168): truncated value with size 32 to match size of target (24)" {  } { { "new_assign_vgadata.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/new_assign_vgadata.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545658861756 "|lab12|new_assign_vgadata:assign_my_vgadata1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 new_assign_vgadata.v(170) " "Verilog HDL assignment warning at new_assign_vgadata.v(170): truncated value with size 32 to match size of target (10)" {  } { { "new_assign_vgadata.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/new_assign_vgadata.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545658861756 "|lab12|new_assign_vgadata:assign_my_vgadata1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 new_assign_vgadata.v(171) " "Verilog HDL assignment warning at new_assign_vgadata.v(171): truncated value with size 32 to match size of target (7)" {  } { { "new_assign_vgadata.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/new_assign_vgadata.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545658861756 "|lab12|new_assign_vgadata:assign_my_vgadata1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 new_assign_vgadata.v(172) " "Verilog HDL assignment warning at new_assign_vgadata.v(172): truncated value with size 32 to match size of target (7)" {  } { { "new_assign_vgadata.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/new_assign_vgadata.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545658861756 "|lab12|new_assign_vgadata:assign_my_vgadata1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 new_assign_vgadata.v(178) " "Verilog HDL assignment warning at new_assign_vgadata.v(178): truncated value with size 32 to match size of target (11)" {  } { { "new_assign_vgadata.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/new_assign_vgadata.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545658861756 "|lab12|new_assign_vgadata:assign_my_vgadata1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 6 new_assign_vgadata.v(180) " "Verilog HDL assignment warning at new_assign_vgadata.v(180): truncated value with size 10 to match size of target (6)" {  } { { "new_assign_vgadata.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/new_assign_vgadata.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545658861756 "|lab12|new_assign_vgadata:assign_my_vgadata1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 new_assign_vgadata.v(182) " "Verilog HDL assignment warning at new_assign_vgadata.v(182): truncated value with size 32 to match size of target (8)" {  } { { "new_assign_vgadata.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/new_assign_vgadata.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545658861756 "|lab12|new_assign_vgadata:assign_my_vgadata1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VideoMem_IP new_assign_vgadata:assign_my_vgadata1\|VideoMem_IP:video_memory_ip " "Elaborating entity \"VideoMem_IP\" for hierarchy \"new_assign_vgadata:assign_my_vgadata1\|VideoMem_IP:video_memory_ip\"" {  } { { "new_assign_vgadata.v" "video_memory_ip" { Text "C:/Users/User/Desktop/lab12v6.0/new_assign_vgadata.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545658861766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram new_assign_vgadata:assign_my_vgadata1\|VideoMem_IP:video_memory_ip\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"new_assign_vgadata:assign_my_vgadata1\|VideoMem_IP:video_memory_ip\|altsyncram:altsyncram_component\"" {  } { { "VideoMem_IP.v" "altsyncram_component" { Text "C:/Users/User/Desktop/lab12v6.0/VideoMem_IP.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545658861836 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "new_assign_vgadata:assign_my_vgadata1\|VideoMem_IP:video_memory_ip\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"new_assign_vgadata:assign_my_vgadata1\|VideoMem_IP:video_memory_ip\|altsyncram:altsyncram_component\"" {  } { { "VideoMem_IP.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/VideoMem_IP.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545658861836 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "new_assign_vgadata:assign_my_vgadata1\|VideoMem_IP:video_memory_ip\|altsyncram:altsyncram_component " "Instantiated megafunction \"new_assign_vgadata:assign_my_vgadata1\|VideoMem_IP:video_memory_ip\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658861836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658861836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658861836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658861836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658861836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file test_ascii3.mif " "Parameter \"init_file\" = \"test_ascii3.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658861836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658861836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658861836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 53 " "Parameter \"numwords_a\" = \"53\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658861836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 53 " "Parameter \"numwords_b\" = \"53\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658861836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658861836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658861836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658861836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658861836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658861836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658861836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658861836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658861836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658861836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658861836 ""}  } { { "VideoMem_IP.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/VideoMem_IP.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1545658861836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p302.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p302.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p302 " "Found entity 1: altsyncram_p302" {  } { { "db/altsyncram_p302.tdf" "" { Text "C:/Users/User/Desktop/lab12v6.0/db/altsyncram_p302.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545658861876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545658861876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p302 new_assign_vgadata:assign_my_vgadata1\|VideoMem_IP:video_memory_ip\|altsyncram:altsyncram_component\|altsyncram_p302:auto_generated " "Elaborating entity \"altsyncram_p302\" for hierarchy \"new_assign_vgadata:assign_my_vgadata1\|VideoMem_IP:video_memory_ip\|altsyncram:altsyncram_component\|altsyncram_p302:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545658861886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DotMem new_assign_vgadata:assign_my_vgadata1\|DotMem:dot_memory " "Elaborating entity \"DotMem\" for hierarchy \"new_assign_vgadata:assign_my_vgadata1\|DotMem:dot_memory\"" {  } { { "new_assign_vgadata.v" "dot_memory" { Text "C:/Users/User/Desktop/lab12v6.0/new_assign_vgadata.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545658861886 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 DotMem.v(6) " "Net \"mem.data_a\" at DotMem.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "DotMem.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/DotMem.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1545658861886 "|lab12|new_assign_vgadata:assign_my_vgadata1|DotMem:dot_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 DotMem.v(6) " "Net \"mem.waddr_a\" at DotMem.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "DotMem.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/DotMem.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1545658861886 "|lab12|new_assign_vgadata:assign_my_vgadata1|DotMem:dot_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 DotMem.v(6) " "Net \"mem.we_a\" at DotMem.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "DotMem.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/DotMem.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1545658861886 "|lab12|new_assign_vgadata:assign_my_vgadata1|DotMem:dot_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VelocityMem_IP new_assign_vgadata:assign_my_vgadata1\|VelocityMem_IP:velocity_mem_ip " "Elaborating entity \"VelocityMem_IP\" for hierarchy \"new_assign_vgadata:assign_my_vgadata1\|VelocityMem_IP:velocity_mem_ip\"" {  } { { "new_assign_vgadata.v" "velocity_mem_ip" { Text "C:/Users/User/Desktop/lab12v6.0/new_assign_vgadata.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545658861896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram new_assign_vgadata:assign_my_vgadata1\|VelocityMem_IP:velocity_mem_ip\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"new_assign_vgadata:assign_my_vgadata1\|VelocityMem_IP:velocity_mem_ip\|altsyncram:altsyncram_component\"" {  } { { "VelocityMem_IP.v" "altsyncram_component" { Text "C:/Users/User/Desktop/lab12v6.0/VelocityMem_IP.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545658861906 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "new_assign_vgadata:assign_my_vgadata1\|VelocityMem_IP:velocity_mem_ip\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"new_assign_vgadata:assign_my_vgadata1\|VelocityMem_IP:velocity_mem_ip\|altsyncram:altsyncram_component\"" {  } { { "VelocityMem_IP.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/VelocityMem_IP.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545658861906 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "new_assign_vgadata:assign_my_vgadata1\|VelocityMem_IP:velocity_mem_ip\|altsyncram:altsyncram_component " "Instantiated megafunction \"new_assign_vgadata:assign_my_vgadata1\|VelocityMem_IP:velocity_mem_ip\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658861906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658861906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658861906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658861906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658861906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file velocity_mem_init.mif " "Parameter \"init_file\" = \"velocity_mem_init.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658861906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658861906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658861906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 53 " "Parameter \"numwords_a\" = \"53\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658861906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 53 " "Parameter \"numwords_b\" = \"53\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658861906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658861906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658861906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658861906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658861906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658861906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658861906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658861906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658861906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658861906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658861906 ""}  } { { "VelocityMem_IP.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/VelocityMem_IP.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1545658861906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_up02.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_up02.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_up02 " "Found entity 1: altsyncram_up02" {  } { { "db/altsyncram_up02.tdf" "" { Text "C:/Users/User/Desktop/lab12v6.0/db/altsyncram_up02.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545658861946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545658861946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_up02 new_assign_vgadata:assign_my_vgadata1\|VelocityMem_IP:velocity_mem_ip\|altsyncram:altsyncram_component\|altsyncram_up02:auto_generated " "Elaborating entity \"altsyncram_up02\" for hierarchy \"new_assign_vgadata:assign_my_vgadata1\|VelocityMem_IP:velocity_mem_ip\|altsyncram:altsyncram_component\|altsyncram_up02:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545658861946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switch_interface switch_interface:func1 " "Elaborating entity \"switch_interface\" for hierarchy \"switch_interface:func1\"" {  } { { "lab12.v" "func1" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545658861996 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 switch_interface.v(30) " "Verilog HDL assignment warning at switch_interface.v(30): truncated value with size 32 to match size of target (2)" {  } { { "switch_interface.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/switch_interface.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545658861996 "|lab12|switch_interface:func1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_keyboard ps2_keyboard:func2 " "Elaborating entity \"ps2_keyboard\" for hierarchy \"ps2_keyboard:func2\"" {  } { { "lab12.v" "func2" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545658861996 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 ps2_keyboard.v(106) " "Verilog HDL assignment warning at ps2_keyboard.v(106): truncated value with size 32 to match size of target (14)" {  } { { "ps2_keyboard.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/ps2_keyboard.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545658861996 "|lab12|ps2_keyboard:func2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 ps2_keyboard.v(138) " "Verilog HDL assignment warning at ps2_keyboard.v(138): truncated value with size 32 to match size of target (20)" {  } { { "ps2_keyboard.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/ps2_keyboard.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545658861996 "|lab12|ps2_keyboard:func2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "codeChange ps2_keyboard:func2\|codeChange:func " "Elaborating entity \"codeChange\" for hierarchy \"ps2_keyboard:func2\|codeChange:func\"" {  } { { "ps2_keyboard.v" "func" { Text "C:/Users/User/Desktop/lab12v6.0/ps2_keyboard.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545658861996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR LFSR:func3 " "Elaborating entity \"LFSR\" for hierarchy \"LFSR:func3\"" {  } { { "lab12.v" "func3" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545658862006 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "lfsr LFSR.v(19) " "Verilog HDL warning at LFSR.v(19): initial value for variable lfsr should be constant" {  } { { "LFSR.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/LFSR.v" 19 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1545658862006 "|lab12|LFSR:func3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LFSR.v(28) " "Verilog HDL assignment warning at LFSR.v(28): truncated value with size 32 to match size of target (6)" {  } { { "LFSR.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/LFSR.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545658862006 "|lab12|LFSR:func3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 LFSR.v(30) " "Verilog HDL assignment warning at LFSR.v(30): truncated value with size 32 to match size of target (8)" {  } { { "LFSR.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/LFSR.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545658862006 "|lab12|LFSR:func3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 LFSR.v(34) " "Verilog HDL assignment warning at LFSR.v(34): truncated value with size 32 to match size of target (8)" {  } { { "LFSR.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/LFSR.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545658862006 "|lab12|LFSR:func3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 LFSR.v(36) " "Verilog HDL assignment warning at LFSR.v(36): truncated value with size 32 to match size of target (8)" {  } { { "LFSR.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/LFSR.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545658862006 "|lab12|LFSR:func3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "info_frame info_frame:func7 " "Elaborating entity \"info_frame\" for hierarchy \"info_frame:func7\"" {  } { { "lab12.v" "func7" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545658862006 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 info_frame.v(20) " "Verilog HDL assignment warning at info_frame.v(20): truncated value with size 32 to match size of target (6)" {  } { { "info_frame.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/info_frame.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545658862006 "|lab12|info_frame:func7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 info_frame.v(21) " "Verilog HDL assignment warning at info_frame.v(21): truncated value with size 32 to match size of target (7)" {  } { { "info_frame.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/info_frame.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545658862006 "|lab12|info_frame:func7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 info_frame.v(24) " "Verilog HDL assignment warning at info_frame.v(24): truncated value with size 32 to match size of target (8)" {  } { { "info_frame.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/info_frame.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545658862006 "|lab12|info_frame:func7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 info_frame.v(81) " "Verilog HDL assignment warning at info_frame.v(81): truncated value with size 32 to match size of target (8)" {  } { { "info_frame.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/info_frame.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545658862006 "|lab12|info_frame:func7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 info_frame.v(82) " "Verilog HDL assignment warning at info_frame.v(82): truncated value with size 32 to match size of target (8)" {  } { { "info_frame.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/info_frame.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545658862006 "|lab12|info_frame:func7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 info_frame.v(83) " "Verilog HDL assignment warning at info_frame.v(83): truncated value with size 32 to match size of target (8)" {  } { { "info_frame.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/info_frame.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545658862006 "|lab12|info_frame:func7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 info_frame.v(84) " "Verilog HDL assignment warning at info_frame.v(84): truncated value with size 32 to match size of target (8)" {  } { { "info_frame.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/info_frame.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545658862006 "|lab12|info_frame:func7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 info_frame.v(85) " "Verilog HDL assignment warning at info_frame.v(85): truncated value with size 32 to match size of target (8)" {  } { { "info_frame.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/info_frame.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545658862006 "|lab12|info_frame:func7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 info_frame.v(86) " "Verilog HDL assignment warning at info_frame.v(86): truncated value with size 32 to match size of target (8)" {  } { { "info_frame.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/info_frame.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545658862006 "|lab12|info_frame:func7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 info_frame.v(87) " "Verilog HDL assignment warning at info_frame.v(87): truncated value with size 32 to match size of target (8)" {  } { { "info_frame.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/info_frame.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545658862006 "|lab12|info_frame:func7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 info_frame.v(88) " "Verilog HDL assignment warning at info_frame.v(88): truncated value with size 32 to match size of target (8)" {  } { { "info_frame.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/info_frame.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545658862006 "|lab12|info_frame:func7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 info_frame.v(89) " "Verilog HDL assignment warning at info_frame.v(89): truncated value with size 32 to match size of target (8)" {  } { { "info_frame.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/info_frame.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545658862006 "|lab12|info_frame:func7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 info_frame.v(90) " "Verilog HDL assignment warning at info_frame.v(90): truncated value with size 32 to match size of target (8)" {  } { { "info_frame.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/info_frame.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545658862006 "|lab12|info_frame:func7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 info_frame.v(91) " "Verilog HDL assignment warning at info_frame.v(91): truncated value with size 32 to match size of target (8)" {  } { { "info_frame.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/info_frame.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545658862006 "|lab12|info_frame:func7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 info_frame.v(92) " "Verilog HDL assignment warning at info_frame.v(92): truncated value with size 32 to match size of target (8)" {  } { { "info_frame.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/info_frame.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545658862006 "|lab12|info_frame:func7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 info_frame.v(93) " "Verilog HDL assignment warning at info_frame.v(93): truncated value with size 32 to match size of target (8)" {  } { { "info_frame.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/info_frame.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545658862006 "|lab12|info_frame:func7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 info_frame.v(94) " "Verilog HDL assignment warning at info_frame.v(94): truncated value with size 32 to match size of target (8)" {  } { { "info_frame.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/info_frame.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545658862006 "|lab12|info_frame:func7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 info_frame.v(95) " "Verilog HDL assignment warning at info_frame.v(95): truncated value with size 32 to match size of target (8)" {  } { { "info_frame.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/info_frame.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545658862006 "|lab12|info_frame:func7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 info_frame.v(96) " "Verilog HDL assignment warning at info_frame.v(96): truncated value with size 32 to match size of target (8)" {  } { { "info_frame.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/info_frame.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545658862006 "|lab12|info_frame:func7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "numToled numToled:func8 " "Elaborating entity \"numToled\" for hierarchy \"numToled:func8\"" {  } { { "lab12.v" "func8" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545658862006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "countdown countdown:func10 " "Elaborating entity \"countdown\" for hierarchy \"countdown:func10\"" {  } { { "lab12.v" "func10" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545658862016 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 countdown.v(50) " "Verilog HDL assignment warning at countdown.v(50): truncated value with size 32 to match size of target (14)" {  } { { "countdown.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/countdown.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545658862016 "|lab12|countdown:func10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 countdown.v(54) " "Verilog HDL assignment warning at countdown.v(54): truncated value with size 32 to match size of target (25)" {  } { { "countdown.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/countdown.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545658862016 "|lab12|countdown:func10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interface_vga_transit interface_vga_transit:comb_80 " "Elaborating entity \"interface_vga_transit\" for hierarchy \"interface_vga_transit:comb_80\"" {  } { { "lab12.v" "comb_80" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545658862016 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 interface_vga_transit.v(36) " "Verilog HDL assignment warning at interface_vga_transit.v(36): truncated value with size 32 to match size of target (10)" {  } { { "interface_vga_transit.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/interface_vga_transit.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545658862016 "|lab12|interface_vga_transit:comb_80"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 interface_vga_transit.v(37) " "Verilog HDL assignment warning at interface_vga_transit.v(37): truncated value with size 32 to match size of target (10)" {  } { { "interface_vga_transit.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/interface_vga_transit.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545658862016 "|lab12|interface_vga_transit:comb_80"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 interface_vga_transit.v(38) " "Verilog HDL assignment warning at interface_vga_transit.v(38): truncated value with size 32 to match size of target (10)" {  } { { "interface_vga_transit.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/interface_vga_transit.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545658862016 "|lab12|interface_vga_transit:comb_80"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 interface_vga_transit.v(39) " "Verilog HDL assignment warning at interface_vga_transit.v(39): truncated value with size 32 to match size of target (10)" {  } { { "interface_vga_transit.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/interface_vga_transit.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545658862016 "|lab12|interface_vga_transit:comb_80"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 interface_vga_transit.v(54) " "Verilog HDL assignment warning at interface_vga_transit.v(54): truncated value with size 32 to match size of target (10)" {  } { { "interface_vga_transit.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/interface_vga_transit.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545658862016 "|lab12|interface_vga_transit:comb_80"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 interface_vga_transit.v(55) " "Verilog HDL assignment warning at interface_vga_transit.v(55): truncated value with size 32 to match size of target (10)" {  } { { "interface_vga_transit.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/interface_vga_transit.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545658862016 "|lab12|interface_vga_transit:comb_80"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text.data_a 0 interface_vga_transit.v(16) " "Net \"text.data_a\" at interface_vga_transit.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "interface_vga_transit.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/interface_vga_transit.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1545658862016 "|lab12|interface_vga_transit:comb_80"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text.waddr_a 0 interface_vga_transit.v(16) " "Net \"text.waddr_a\" at interface_vga_transit.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "interface_vga_transit.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/interface_vga_transit.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1545658862016 "|lab12|interface_vga_transit:comb_80"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text.we_a 0 interface_vga_transit.v(16) " "Net \"text.we_a\" at interface_vga_transit.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "interface_vga_transit.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/interface_vga_transit.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1545658862016 "|lab12|interface_vga_transit:comb_80"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "initiate_pic interface_vga_transit:comb_80\|initiate_pic:my_initiate " "Elaborating entity \"initiate_pic\" for hierarchy \"interface_vga_transit:comb_80\|initiate_pic:my_initiate\"" {  } { { "interface_vga_transit.v" "my_initiate" { Text "C:/Users/User/Desktop/lab12v6.0/interface_vga_transit.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545658862026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram interface_vga_transit:comb_80\|initiate_pic:my_initiate\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"interface_vga_transit:comb_80\|initiate_pic:my_initiate\|altsyncram:altsyncram_component\"" {  } { { "initiate_pic.v" "altsyncram_component" { Text "C:/Users/User/Desktop/lab12v6.0/initiate_pic.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545658862026 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "interface_vga_transit:comb_80\|initiate_pic:my_initiate\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"interface_vga_transit:comb_80\|initiate_pic:my_initiate\|altsyncram:altsyncram_component\"" {  } { { "initiate_pic.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/initiate_pic.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545658862026 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "interface_vga_transit:comb_80\|initiate_pic:my_initiate\|altsyncram:altsyncram_component " "Instantiated megafunction \"interface_vga_transit:comb_80\|initiate_pic:my_initiate\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658862026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658862026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658862026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file initiate_interface.mif " "Parameter \"init_file\" = \"initiate_interface.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658862026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658862026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658862026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658862026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2100 " "Parameter \"numwords_a\" = \"2100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658862026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658862026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658862026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658862026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658862026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658862026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658862026 ""}  } { { "initiate_pic.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/initiate_pic.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1545658862026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8og1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8og1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8og1 " "Found entity 1: altsyncram_8og1" {  } { { "db/altsyncram_8og1.tdf" "" { Text "C:/Users/User/Desktop/lab12v6.0/db/altsyncram_8og1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545658862066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545658862066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8og1 interface_vga_transit:comb_80\|initiate_pic:my_initiate\|altsyncram:altsyncram_component\|altsyncram_8og1:auto_generated " "Elaborating entity \"altsyncram_8og1\" for hierarchy \"interface_vga_transit:comb_80\|initiate_pic:my_initiate\|altsyncram:altsyncram_component\|altsyncram_8og1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545658862066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gameover interface_vga_transit:comb_80\|gameover:my_gameover " "Elaborating entity \"gameover\" for hierarchy \"interface_vga_transit:comb_80\|gameover:my_gameover\"" {  } { { "interface_vga_transit.v" "my_gameover" { Text "C:/Users/User/Desktop/lab12v6.0/interface_vga_transit.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545658862086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram interface_vga_transit:comb_80\|gameover:my_gameover\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"interface_vga_transit:comb_80\|gameover:my_gameover\|altsyncram:altsyncram_component\"" {  } { { "gameover.v" "altsyncram_component" { Text "C:/Users/User/Desktop/lab12v6.0/gameover.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545658862096 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "interface_vga_transit:comb_80\|gameover:my_gameover\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"interface_vga_transit:comb_80\|gameover:my_gameover\|altsyncram:altsyncram_component\"" {  } { { "gameover.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/gameover.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545658862096 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "interface_vga_transit:comb_80\|gameover:my_gameover\|altsyncram:altsyncram_component " "Instantiated megafunction \"interface_vga_transit:comb_80\|gameover:my_gameover\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658862096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658862096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658862096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file gameover_interface.mif " "Parameter \"init_file\" = \"gameover_interface.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658862096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658862096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658862096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658862096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2100 " "Parameter \"numwords_a\" = \"2100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658862096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658862096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658862096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658862096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658862096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658862096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658862096 ""}  } { { "gameover.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/gameover.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1545658862096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7og1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7og1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7og1 " "Found entity 1: altsyncram_7og1" {  } { { "db/altsyncram_7og1.tdf" "" { Text "C:/Users/User/Desktop/lab12v6.0/db/altsyncram_7og1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545658862136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545658862136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7og1 interface_vga_transit:comb_80\|gameover:my_gameover\|altsyncram:altsyncram_component\|altsyncram_7og1:auto_generated " "Elaborating entity \"altsyncram_7og1\" for hierarchy \"interface_vga_transit:comb_80\|gameover:my_gameover\|altsyncram:altsyncram_component\|altsyncram_7og1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545658862136 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "new_assign_vgadata:assign_my_vgadata2\|VelocityMem_IP:velocity_mem_ip\|altsyncram:altsyncram_component\|altsyncram_up02:auto_generated\|q_b\[2\] " "Synthesized away node \"new_assign_vgadata:assign_my_vgadata2\|VelocityMem_IP:velocity_mem_ip\|altsyncram:altsyncram_component\|altsyncram_up02:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_up02.tdf" "" { Text "C:/Users/User/Desktop/lab12v6.0/db/altsyncram_up02.tdf" 107 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "VelocityMem_IP.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/VelocityMem_IP.v" 88 0 0 } } { "new_assign_vgadata.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/new_assign_vgadata.v" 81 0 0 } } { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 197 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545658862456 "|lab12|new_assign_vgadata:assign_my_vgadata2|VelocityMem_IP:velocity_mem_ip|altsyncram:altsyncram_component|altsyncram_up02:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "new_assign_vgadata:assign_my_vgadata2\|VelocityMem_IP:velocity_mem_ip\|altsyncram:altsyncram_component\|altsyncram_up02:auto_generated\|q_b\[3\] " "Synthesized away node \"new_assign_vgadata:assign_my_vgadata2\|VelocityMem_IP:velocity_mem_ip\|altsyncram:altsyncram_component\|altsyncram_up02:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_up02.tdf" "" { Text "C:/Users/User/Desktop/lab12v6.0/db/altsyncram_up02.tdf" 142 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "VelocityMem_IP.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/VelocityMem_IP.v" 88 0 0 } } { "new_assign_vgadata.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/new_assign_vgadata.v" 81 0 0 } } { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 197 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545658862456 "|lab12|new_assign_vgadata:assign_my_vgadata2|VelocityMem_IP:velocity_mem_ip|altsyncram:altsyncram_component|altsyncram_up02:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "new_assign_vgadata:assign_my_vgadata2\|VelocityMem_IP:velocity_mem_ip\|altsyncram:altsyncram_component\|altsyncram_up02:auto_generated\|q_b\[4\] " "Synthesized away node \"new_assign_vgadata:assign_my_vgadata2\|VelocityMem_IP:velocity_mem_ip\|altsyncram:altsyncram_component\|altsyncram_up02:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_up02.tdf" "" { Text "C:/Users/User/Desktop/lab12v6.0/db/altsyncram_up02.tdf" 177 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "VelocityMem_IP.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/VelocityMem_IP.v" 88 0 0 } } { "new_assign_vgadata.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/new_assign_vgadata.v" 81 0 0 } } { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 197 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545658862456 "|lab12|new_assign_vgadata:assign_my_vgadata2|VelocityMem_IP:velocity_mem_ip|altsyncram:altsyncram_component|altsyncram_up02:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "new_assign_vgadata:assign_my_vgadata2\|VelocityMem_IP:velocity_mem_ip\|altsyncram:altsyncram_component\|altsyncram_up02:auto_generated\|q_b\[5\] " "Synthesized away node \"new_assign_vgadata:assign_my_vgadata2\|VelocityMem_IP:velocity_mem_ip\|altsyncram:altsyncram_component\|altsyncram_up02:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_up02.tdf" "" { Text "C:/Users/User/Desktop/lab12v6.0/db/altsyncram_up02.tdf" 212 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "VelocityMem_IP.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/VelocityMem_IP.v" 88 0 0 } } { "new_assign_vgadata.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/new_assign_vgadata.v" 81 0 0 } } { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 197 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545658862456 "|lab12|new_assign_vgadata:assign_my_vgadata2|VelocityMem_IP:velocity_mem_ip|altsyncram:altsyncram_component|altsyncram_up02:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "new_assign_vgadata:assign_my_vgadata2\|VelocityMem_IP:velocity_mem_ip\|altsyncram:altsyncram_component\|altsyncram_up02:auto_generated\|q_b\[6\] " "Synthesized away node \"new_assign_vgadata:assign_my_vgadata2\|VelocityMem_IP:velocity_mem_ip\|altsyncram:altsyncram_component\|altsyncram_up02:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_up02.tdf" "" { Text "C:/Users/User/Desktop/lab12v6.0/db/altsyncram_up02.tdf" 247 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "VelocityMem_IP.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/VelocityMem_IP.v" 88 0 0 } } { "new_assign_vgadata.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/new_assign_vgadata.v" 81 0 0 } } { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 197 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545658862456 "|lab12|new_assign_vgadata:assign_my_vgadata2|VelocityMem_IP:velocity_mem_ip|altsyncram:altsyncram_component|altsyncram_up02:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "new_assign_vgadata:assign_my_vgadata2\|VelocityMem_IP:velocity_mem_ip\|altsyncram:altsyncram_component\|altsyncram_up02:auto_generated\|q_b\[7\] " "Synthesized away node \"new_assign_vgadata:assign_my_vgadata2\|VelocityMem_IP:velocity_mem_ip\|altsyncram:altsyncram_component\|altsyncram_up02:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_up02.tdf" "" { Text "C:/Users/User/Desktop/lab12v6.0/db/altsyncram_up02.tdf" 282 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "VelocityMem_IP.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/VelocityMem_IP.v" 88 0 0 } } { "new_assign_vgadata.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/new_assign_vgadata.v" 81 0 0 } } { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 197 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545658862456 "|lab12|new_assign_vgadata:assign_my_vgadata2|VelocityMem_IP:velocity_mem_ip|altsyncram:altsyncram_component|altsyncram_up02:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "new_assign_vgadata:assign_my_vgadata1\|VelocityMem_IP:velocity_mem_ip\|altsyncram:altsyncram_component\|altsyncram_up02:auto_generated\|q_b\[2\] " "Synthesized away node \"new_assign_vgadata:assign_my_vgadata1\|VelocityMem_IP:velocity_mem_ip\|altsyncram:altsyncram_component\|altsyncram_up02:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_up02.tdf" "" { Text "C:/Users/User/Desktop/lab12v6.0/db/altsyncram_up02.tdf" 107 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "VelocityMem_IP.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/VelocityMem_IP.v" 88 0 0 } } { "new_assign_vgadata.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/new_assign_vgadata.v" 81 0 0 } } { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545658862456 "|lab12|new_assign_vgadata:assign_my_vgadata1|VelocityMem_IP:velocity_mem_ip|altsyncram:altsyncram_component|altsyncram_up02:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "new_assign_vgadata:assign_my_vgadata1\|VelocityMem_IP:velocity_mem_ip\|altsyncram:altsyncram_component\|altsyncram_up02:auto_generated\|q_b\[3\] " "Synthesized away node \"new_assign_vgadata:assign_my_vgadata1\|VelocityMem_IP:velocity_mem_ip\|altsyncram:altsyncram_component\|altsyncram_up02:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_up02.tdf" "" { Text "C:/Users/User/Desktop/lab12v6.0/db/altsyncram_up02.tdf" 142 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "VelocityMem_IP.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/VelocityMem_IP.v" 88 0 0 } } { "new_assign_vgadata.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/new_assign_vgadata.v" 81 0 0 } } { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545658862456 "|lab12|new_assign_vgadata:assign_my_vgadata1|VelocityMem_IP:velocity_mem_ip|altsyncram:altsyncram_component|altsyncram_up02:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "new_assign_vgadata:assign_my_vgadata1\|VelocityMem_IP:velocity_mem_ip\|altsyncram:altsyncram_component\|altsyncram_up02:auto_generated\|q_b\[4\] " "Synthesized away node \"new_assign_vgadata:assign_my_vgadata1\|VelocityMem_IP:velocity_mem_ip\|altsyncram:altsyncram_component\|altsyncram_up02:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_up02.tdf" "" { Text "C:/Users/User/Desktop/lab12v6.0/db/altsyncram_up02.tdf" 177 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "VelocityMem_IP.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/VelocityMem_IP.v" 88 0 0 } } { "new_assign_vgadata.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/new_assign_vgadata.v" 81 0 0 } } { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545658862456 "|lab12|new_assign_vgadata:assign_my_vgadata1|VelocityMem_IP:velocity_mem_ip|altsyncram:altsyncram_component|altsyncram_up02:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "new_assign_vgadata:assign_my_vgadata1\|VelocityMem_IP:velocity_mem_ip\|altsyncram:altsyncram_component\|altsyncram_up02:auto_generated\|q_b\[5\] " "Synthesized away node \"new_assign_vgadata:assign_my_vgadata1\|VelocityMem_IP:velocity_mem_ip\|altsyncram:altsyncram_component\|altsyncram_up02:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_up02.tdf" "" { Text "C:/Users/User/Desktop/lab12v6.0/db/altsyncram_up02.tdf" 212 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "VelocityMem_IP.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/VelocityMem_IP.v" 88 0 0 } } { "new_assign_vgadata.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/new_assign_vgadata.v" 81 0 0 } } { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545658862456 "|lab12|new_assign_vgadata:assign_my_vgadata1|VelocityMem_IP:velocity_mem_ip|altsyncram:altsyncram_component|altsyncram_up02:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "new_assign_vgadata:assign_my_vgadata1\|VelocityMem_IP:velocity_mem_ip\|altsyncram:altsyncram_component\|altsyncram_up02:auto_generated\|q_b\[6\] " "Synthesized away node \"new_assign_vgadata:assign_my_vgadata1\|VelocityMem_IP:velocity_mem_ip\|altsyncram:altsyncram_component\|altsyncram_up02:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_up02.tdf" "" { Text "C:/Users/User/Desktop/lab12v6.0/db/altsyncram_up02.tdf" 247 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "VelocityMem_IP.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/VelocityMem_IP.v" 88 0 0 } } { "new_assign_vgadata.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/new_assign_vgadata.v" 81 0 0 } } { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545658862456 "|lab12|new_assign_vgadata:assign_my_vgadata1|VelocityMem_IP:velocity_mem_ip|altsyncram:altsyncram_component|altsyncram_up02:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "new_assign_vgadata:assign_my_vgadata1\|VelocityMem_IP:velocity_mem_ip\|altsyncram:altsyncram_component\|altsyncram_up02:auto_generated\|q_b\[7\] " "Synthesized away node \"new_assign_vgadata:assign_my_vgadata1\|VelocityMem_IP:velocity_mem_ip\|altsyncram:altsyncram_component\|altsyncram_up02:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_up02.tdf" "" { Text "C:/Users/User/Desktop/lab12v6.0/db/altsyncram_up02.tdf" 282 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "VelocityMem_IP.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/VelocityMem_IP.v" 88 0 0 } } { "new_assign_vgadata.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/new_assign_vgadata.v" 81 0 0 } } { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545658862456 "|lab12|new_assign_vgadata:assign_my_vgadata1|VelocityMem_IP:velocity_mem_ip|altsyncram:altsyncram_component|altsyncram_up02:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1545658862456 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1545658862456 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "new_assign_vgadata:assign_my_vgadata2\|video_mem_rtl_0 " "Inferred RAM node \"new_assign_vgadata:assign_my_vgadata2\|video_mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1545658863286 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "new_assign_vgadata:assign_my_vgadata1\|video_mem_rtl_0 " "Inferred RAM node \"new_assign_vgadata:assign_my_vgadata1\|video_mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1545658863286 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "interface_vga_transit:comb_80\|text " "RAM logic \"interface_vga_transit:comb_80\|text\" is uninferred due to asynchronous read logic" {  } { { "interface_vga_transit.v" "text" { Text "C:/Users/User/Desktop/lab12v6.0/interface_vga_transit.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1545658863286 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "new_assign_vgadata:assign_my_vgadata2\|DotMem:dot_memory\|mem " "RAM logic \"new_assign_vgadata:assign_my_vgadata2\|DotMem:dot_memory\|mem\" is uninferred due to asynchronous read logic" {  } { { "DotMem.v" "mem" { Text "C:/Users/User/Desktop/lab12v6.0/DotMem.v" 6 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1545658863286 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "new_assign_vgadata:assign_my_vgadata1\|DotMem:dot_memory\|mem " "RAM logic \"new_assign_vgadata:assign_my_vgadata1\|DotMem:dot_memory\|mem\" is uninferred due to asynchronous read logic" {  } { { "DotMem.v" "mem" { Text "C:/Users/User/Desktop/lab12v6.0/DotMem.v" 6 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1545658863286 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1545658863286 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "interface_vga_transit:comb_80\|text_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"interface_vga_transit:comb_80\|text_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545658873256 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 12 " "Parameter WIDTH_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545658873256 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545658873256 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545658873256 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545658873256 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545658873256 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545658873256 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545658873256 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545658873256 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab12.ram0_interface_vga_transit_cbb3cd82.hdl.mif " "Parameter INIT_FILE set to db/lab12.ram0_interface_vga_transit_cbb3cd82.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545658873256 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1545658873256 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "new_assign_vgadata:assign_my_vgadata2\|video_mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"new_assign_vgadata:assign_my_vgadata2\|video_mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545658873256 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545658873256 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545658873256 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545658873256 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545658873256 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545658873256 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545658873256 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545658873256 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545658873256 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545658873256 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545658873256 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545658873256 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545658873256 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545658873256 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545658873256 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1545658873256 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "new_assign_vgadata:assign_my_vgadata1\|video_mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"new_assign_vgadata:assign_my_vgadata1\|video_mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545658873256 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545658873256 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545658873256 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545658873256 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545658873256 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545658873256 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545658873256 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545658873256 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545658873256 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545658873256 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545658873256 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545658873256 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545658873256 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545658873256 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545658873256 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1545658873256 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1545658873256 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "34 " "Inferred 34 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "new_assign_vgadata:assign_my_vgadata2\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"new_assign_vgadata:assign_my_vgadata2\|Div1\"" {  } { { "new_assign_vgadata.v" "Div1" { Text "C:/Users/User/Desktop/lab12v6.0/new_assign_vgadata.v" 172 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545658873256 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LFSR:func4\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LFSR:func4\|Mod0\"" {  } { { "LFSR.v" "Mod0" { Text "C:/Users/User/Desktop/lab12v6.0/LFSR.v" 28 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545658873256 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "new_assign_vgadata:assign_my_vgadata1\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"new_assign_vgadata:assign_my_vgadata1\|Mod1\"" {  } { { "new_assign_vgadata.v" "Mod1" { Text "C:/Users/User/Desktop/lab12v6.0/new_assign_vgadata.v" 181 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545658873256 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "new_assign_vgadata:assign_my_vgadata2\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"new_assign_vgadata:assign_my_vgadata2\|Mod0\"" {  } { { "new_assign_vgadata.v" "Mod0" { Text "C:/Users/User/Desktop/lab12v6.0/new_assign_vgadata.v" 161 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545658873256 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "lab12.v" "Div0" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 125 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545658873256 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "switch_interface:func1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"switch_interface:func1\|Mod0\"" {  } { { "switch_interface.v" "Mod0" { Text "C:/Users/User/Desktop/lab12v6.0/switch_interface.v" 30 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545658873256 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "interface_vga_transit:comb_80\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"interface_vga_transit:comb_80\|Mod0\"" {  } { { "interface_vga_transit.v" "Mod0" { Text "C:/Users/User/Desktop/lab12v6.0/interface_vga_transit.v" 37 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545658873256 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LFSR:func5\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LFSR:func5\|Mod1\"" {  } { { "LFSR.v" "Mod1" { Text "C:/Users/User/Desktop/lab12v6.0/LFSR.v" 36 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545658873256 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "info_frame:func7\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"info_frame:func7\|Mod1\"" {  } { { "info_frame.v" "Mod1" { Text "C:/Users/User/Desktop/lab12v6.0/info_frame.v" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545658873256 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "info_frame:func7\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"info_frame:func7\|Div1\"" {  } { { "info_frame.v" "Div1" { Text "C:/Users/User/Desktop/lab12v6.0/info_frame.v" 81 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545658873256 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "info_frame:func7\|Div7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"info_frame:func7\|Div7\"" {  } { { "info_frame.v" "Div7" { Text "C:/Users/User/Desktop/lab12v6.0/info_frame.v" 89 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545658873256 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "info_frame:func7\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"info_frame:func7\|Div4\"" {  } { { "info_frame.v" "Div4" { Text "C:/Users/User/Desktop/lab12v6.0/info_frame.v" 85 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545658873256 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "info_frame:func7\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"info_frame:func7\|Div3\"" {  } { { "info_frame.v" "Div3" { Text "C:/Users/User/Desktop/lab12v6.0/info_frame.v" 83 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545658873256 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "info_frame:func7\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"info_frame:func7\|Mod3\"" {  } { { "info_frame.v" "Mod3" { Text "C:/Users/User/Desktop/lab12v6.0/info_frame.v" 83 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545658873256 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "info_frame:func7\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"info_frame:func7\|Div2\"" {  } { { "info_frame.v" "Div2" { Text "C:/Users/User/Desktop/lab12v6.0/info_frame.v" 82 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545658873256 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "info_frame:func7\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"info_frame:func7\|Mod2\"" {  } { { "info_frame.v" "Mod2" { Text "C:/Users/User/Desktop/lab12v6.0/info_frame.v" 82 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545658873256 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "info_frame:func7\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"info_frame:func7\|Mod4\"" {  } { { "info_frame.v" "Mod4" { Text "C:/Users/User/Desktop/lab12v6.0/info_frame.v" 84 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545658873256 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "info_frame:func7\|Div6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"info_frame:func7\|Div6\"" {  } { { "info_frame.v" "Div6" { Text "C:/Users/User/Desktop/lab12v6.0/info_frame.v" 87 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545658873256 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "info_frame:func7\|Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"info_frame:func7\|Mod6\"" {  } { { "info_frame.v" "Mod6" { Text "C:/Users/User/Desktop/lab12v6.0/info_frame.v" 87 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545658873256 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "info_frame:func7\|Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"info_frame:func7\|Div5\"" {  } { { "info_frame.v" "Div5" { Text "C:/Users/User/Desktop/lab12v6.0/info_frame.v" 86 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545658873256 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "info_frame:func7\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"info_frame:func7\|Mod5\"" {  } { { "info_frame.v" "Mod5" { Text "C:/Users/User/Desktop/lab12v6.0/info_frame.v" 86 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545658873256 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "info_frame:func7\|Mod7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"info_frame:func7\|Mod7\"" {  } { { "info_frame.v" "Mod7" { Text "C:/Users/User/Desktop/lab12v6.0/info_frame.v" 88 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545658873256 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "info_frame:func7\|Div9 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"info_frame:func7\|Div9\"" {  } { { "info_frame.v" "Div9" { Text "C:/Users/User/Desktop/lab12v6.0/info_frame.v" 91 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545658873256 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "info_frame:func7\|Mod9 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"info_frame:func7\|Mod9\"" {  } { { "info_frame.v" "Mod9" { Text "C:/Users/User/Desktop/lab12v6.0/info_frame.v" 91 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545658873256 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "info_frame:func7\|Div8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"info_frame:func7\|Div8\"" {  } { { "info_frame.v" "Div8" { Text "C:/Users/User/Desktop/lab12v6.0/info_frame.v" 90 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545658873256 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "info_frame:func7\|Mod8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"info_frame:func7\|Mod8\"" {  } { { "info_frame.v" "Mod8" { Text "C:/Users/User/Desktop/lab12v6.0/info_frame.v" 90 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545658873256 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "info_frame:func7\|Mod10 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"info_frame:func7\|Mod10\"" {  } { { "info_frame.v" "Mod10" { Text "C:/Users/User/Desktop/lab12v6.0/info_frame.v" 92 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545658873256 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "info_frame:func7\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"info_frame:func7\|Div0\"" {  } { { "info_frame.v" "Div0" { Text "C:/Users/User/Desktop/lab12v6.0/info_frame.v" 21 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545658873256 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "info_frame:func7\|Div10 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"info_frame:func7\|Div10\"" {  } { { "info_frame.v" "Div10" { Text "C:/Users/User/Desktop/lab12v6.0/info_frame.v" 93 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545658873256 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "info_frame:func7\|Mod11 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"info_frame:func7\|Mod11\"" {  } { { "info_frame.v" "Mod11" { Text "C:/Users/User/Desktop/lab12v6.0/info_frame.v" 94 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545658873256 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "info_frame:func7\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"info_frame:func7\|Mod0\"" {  } { { "info_frame.v" "Mod0" { Text "C:/Users/User/Desktop/lab12v6.0/info_frame.v" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545658873256 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "info_frame:func7\|Div11 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"info_frame:func7\|Div11\"" {  } { { "info_frame.v" "Div11" { Text "C:/Users/User/Desktop/lab12v6.0/info_frame.v" 95 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545658873256 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "info_frame:func7\|Mod12 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"info_frame:func7\|Mod12\"" {  } { { "info_frame.v" "Mod12" { Text "C:/Users/User/Desktop/lab12v6.0/info_frame.v" 96 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545658873256 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ps2_keyboard:func2\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ps2_keyboard:func2\|Mod0\"" {  } { { "ps2_keyboard.v" "Mod0" { Text "C:/Users/User/Desktop/lab12v6.0/ps2_keyboard.v" 106 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545658873256 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1545658873256 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "interface_vga_transit:comb_80\|altsyncram:text_rtl_0 " "Elaborated megafunction instantiation \"interface_vga_transit:comb_80\|altsyncram:text_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545658873286 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "interface_vga_transit:comb_80\|altsyncram:text_rtl_0 " "Instantiated megafunction \"interface_vga_transit:comb_80\|altsyncram:text_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658873286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 12 " "Parameter \"WIDTH_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658873286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658873286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658873286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658873286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658873286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658873286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658873286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658873286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab12.ram0_interface_vga_transit_cbb3cd82.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab12.ram0_interface_vga_transit_cbb3cd82.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658873286 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1545658873286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_09f1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_09f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_09f1 " "Found entity 1: altsyncram_09f1" {  } { { "db/altsyncram_09f1.tdf" "" { Text "C:/Users/User/Desktop/lab12v6.0/db/altsyncram_09f1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545658873326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545658873326 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "new_assign_vgadata:assign_my_vgadata2\|altsyncram:video_mem_rtl_0 " "Elaborated megafunction instantiation \"new_assign_vgadata:assign_my_vgadata2\|altsyncram:video_mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545658873336 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "new_assign_vgadata:assign_my_vgadata2\|altsyncram:video_mem_rtl_0 " "Instantiated megafunction \"new_assign_vgadata:assign_my_vgadata2\|altsyncram:video_mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658873336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658873336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658873336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658873336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658873336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658873336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658873336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658873336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658873336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658873336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658873336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658873336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658873336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658873336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658873336 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1545658873336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g0n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g0n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g0n1 " "Found entity 1: altsyncram_g0n1" {  } { { "db/altsyncram_g0n1.tdf" "" { Text "C:/Users/User/Desktop/lab12v6.0/db/altsyncram_g0n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545658873376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545658873376 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "new_assign_vgadata:assign_my_vgadata2\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"new_assign_vgadata:assign_my_vgadata2\|lpm_divide:Div1\"" {  } { { "new_assign_vgadata.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/new_assign_vgadata.v" 172 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545658873416 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "new_assign_vgadata:assign_my_vgadata2\|lpm_divide:Div1 " "Instantiated megafunction \"new_assign_vgadata:assign_my_vgadata2\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658873416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658873416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658873416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658873416 ""}  } { { "new_assign_vgadata.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/new_assign_vgadata.v" 172 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1545658873416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ibm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ibm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ibm " "Found entity 1: lpm_divide_ibm" {  } { { "db/lpm_divide_ibm.tdf" "" { Text "C:/Users/User/Desktop/lab12v6.0/db/lpm_divide_ibm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545658873446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545658873446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "C:/Users/User/Desktop/lab12v6.0/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545658873466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545658873466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mve " "Found entity 1: alt_u_div_mve" {  } { { "db/alt_u_div_mve.tdf" "" { Text "C:/Users/User/Desktop/lab12v6.0/db/alt_u_div_mve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545658873496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545658873496 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LFSR:func4\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"LFSR:func4\|lpm_divide:Mod0\"" {  } { { "LFSR.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/LFSR.v" 28 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545658873506 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LFSR:func4\|lpm_divide:Mod0 " "Instantiated megafunction \"LFSR:func4\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658873506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658873506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658873506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658873506 ""}  } { { "LFSR.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/LFSR.v" 28 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1545658873506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_82m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_82m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_82m " "Found entity 1: lpm_divide_82m" {  } { { "db/lpm_divide_82m.tdf" "" { Text "C:/Users/User/Desktop/lab12v6.0/db/lpm_divide_82m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545658873546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545658873546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Users/User/Desktop/lab12v6.0/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545658873556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545658873556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_sse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_sse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_sse " "Found entity 1: alt_u_div_sse" {  } { { "db/alt_u_div_sse.tdf" "" { Text "C:/Users/User/Desktop/lab12v6.0/db/alt_u_div_sse.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545658873566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545658873566 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "new_assign_vgadata:assign_my_vgadata1\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"new_assign_vgadata:assign_my_vgadata1\|lpm_divide:Mod1\"" {  } { { "new_assign_vgadata.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/new_assign_vgadata.v" 181 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545658873576 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "new_assign_vgadata:assign_my_vgadata1\|lpm_divide:Mod1 " "Instantiated megafunction \"new_assign_vgadata:assign_my_vgadata1\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658873576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658873576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658873576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658873576 ""}  } { { "new_assign_vgadata.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/new_assign_vgadata.v" 181 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1545658873576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_a2m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_a2m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_a2m " "Found entity 1: lpm_divide_a2m" {  } { { "db/lpm_divide_a2m.tdf" "" { Text "C:/Users/User/Desktop/lab12v6.0/db/lpm_divide_a2m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545658873616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545658873616 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "new_assign_vgadata:assign_my_vgadata2\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"new_assign_vgadata:assign_my_vgadata2\|lpm_divide:Mod0\"" {  } { { "new_assign_vgadata.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/new_assign_vgadata.v" 161 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545658873626 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "new_assign_vgadata:assign_my_vgadata2\|lpm_divide:Mod0 " "Instantiated megafunction \"new_assign_vgadata:assign_my_vgadata2\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658873626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658873626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658873626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658873626 ""}  } { { "new_assign_vgadata.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/new_assign_vgadata.v" 161 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1545658873626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_l3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_l3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_l3m " "Found entity 1: lpm_divide_l3m" {  } { { "db/lpm_divide_l3m.tdf" "" { Text "C:/Users/User/Desktop/lab12v6.0/db/lpm_divide_l3m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545658873666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545658873666 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 125 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545658873676 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658873676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658873676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658873676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658873676 ""}  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 125 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1545658873676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ebm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ebm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ebm " "Found entity 1: lpm_divide_ebm" {  } { { "db/lpm_divide_ebm.tdf" "" { Text "C:/Users/User/Desktop/lab12v6.0/db/lpm_divide_ebm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545658873716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545658873716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "C:/Users/User/Desktop/lab12v6.0/db/sign_div_unsign_klh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545658873726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545658873726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_eve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_eve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_eve " "Found entity 1: alt_u_div_eve" {  } { { "db/alt_u_div_eve.tdf" "" { Text "C:/Users/User/Desktop/lab12v6.0/db/alt_u_div_eve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545658873736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545658873736 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "switch_interface:func1\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"switch_interface:func1\|lpm_divide:Mod0\"" {  } { { "switch_interface.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/switch_interface.v" 30 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545658873746 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "switch_interface:func1\|lpm_divide:Mod0 " "Instantiated megafunction \"switch_interface:func1\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 3 " "Parameter \"LPM_WIDTHN\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658873746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658873746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658873746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658873746 ""}  } { { "switch_interface.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/switch_interface.v" 30 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1545658873746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_12m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_12m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_12m " "Found entity 1: lpm_divide_12m" {  } { { "db/lpm_divide_12m.tdf" "" { Text "C:/Users/User/Desktop/lab12v6.0/db/lpm_divide_12m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545658873786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545658873786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_4kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_4kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_4kh " "Found entity 1: sign_div_unsign_4kh" {  } { { "db/sign_div_unsign_4kh.tdf" "" { Text "C:/Users/User/Desktop/lab12v6.0/db/sign_div_unsign_4kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545658873796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545658873796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ese.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ese.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ese " "Found entity 1: alt_u_div_ese" {  } { { "db/alt_u_div_ese.tdf" "" { Text "C:/Users/User/Desktop/lab12v6.0/db/alt_u_div_ese.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545658873806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545658873806 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "interface_vga_transit:comb_80\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"interface_vga_transit:comb_80\|lpm_divide:Mod0\"" {  } { { "interface_vga_transit.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/interface_vga_transit.v" 37 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545658873816 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "interface_vga_transit:comb_80\|lpm_divide:Mod0 " "Instantiated megafunction \"interface_vga_transit:comb_80\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658873816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658873816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658873816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658873816 ""}  } { { "interface_vga_transit.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/interface_vga_transit.v" 37 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1545658873816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_h3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_h3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_h3m " "Found entity 1: lpm_divide_h3m" {  } { { "db/lpm_divide_h3m.tdf" "" { Text "C:/Users/User/Desktop/lab12v6.0/db/lpm_divide_h3m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545658873856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545658873856 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LFSR:func5\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"LFSR:func5\|lpm_divide:Mod1\"" {  } { { "LFSR.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/LFSR.v" 36 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545658873866 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LFSR:func5\|lpm_divide:Mod1 " "Instantiated megafunction \"LFSR:func5\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658873866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658873866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658873866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658873866 ""}  } { { "LFSR.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/LFSR.v" 36 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1545658873866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_92m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_92m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_92m " "Found entity 1: lpm_divide_92m" {  } { { "db/lpm_divide_92m.tdf" "" { Text "C:/Users/User/Desktop/lab12v6.0/db/lpm_divide_92m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545658873906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545658873906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ckh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ckh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ckh " "Found entity 1: sign_div_unsign_ckh" {  } { { "db/sign_div_unsign_ckh.tdf" "" { Text "C:/Users/User/Desktop/lab12v6.0/db/sign_div_unsign_ckh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545658873916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545658873916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_use.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_use.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_use " "Found entity 1: alt_u_div_use" {  } { { "db/alt_u_div_use.tdf" "" { Text "C:/Users/User/Desktop/lab12v6.0/db/alt_u_div_use.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545658873926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545658873926 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "info_frame:func7\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"info_frame:func7\|lpm_divide:Mod1\"" {  } { { "info_frame.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/info_frame.v" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545658873936 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "info_frame:func7\|lpm_divide:Mod1 " "Instantiated megafunction \"info_frame:func7\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658873936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658873936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658873936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658873936 ""}  } { { "info_frame.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/info_frame.v" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1545658873936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_c2m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_c2m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_c2m " "Found entity 1: lpm_divide_c2m" {  } { { "db/lpm_divide_c2m.tdf" "" { Text "C:/Users/User/Desktop/lab12v6.0/db/lpm_divide_c2m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545658873976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545658873976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "C:/Users/User/Desktop/lab12v6.0/db/sign_div_unsign_fkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545658873986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545658873986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_4te.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_4te.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_4te " "Found entity 1: alt_u_div_4te" {  } { { "db/alt_u_div_4te.tdf" "" { Text "C:/Users/User/Desktop/lab12v6.0/db/alt_u_div_4te.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545658874006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545658874006 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "info_frame:func7\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"info_frame:func7\|lpm_divide:Div1\"" {  } { { "info_frame.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/info_frame.v" 81 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545658874016 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "info_frame:func7\|lpm_divide:Div1 " "Instantiated megafunction \"info_frame:func7\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658874016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658874016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658874016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658874016 ""}  } { { "info_frame.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/info_frame.v" 81 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1545658874016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vcm " "Found entity 1: lpm_divide_vcm" {  } { { "db/lpm_divide_vcm.tdf" "" { Text "C:/Users/User/Desktop/lab12v6.0/db/lpm_divide_vcm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545658874046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545658874046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "C:/Users/User/Desktop/lab12v6.0/db/sign_div_unsign_5nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545658874056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545658874056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g2f " "Found entity 1: alt_u_div_g2f" {  } { { "db/alt_u_div_g2f.tdf" "" { Text "C:/Users/User/Desktop/lab12v6.0/db/alt_u_div_g2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545658874076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545658874076 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "info_frame:func7\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"info_frame:func7\|lpm_divide:Div3\"" {  } { { "info_frame.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/info_frame.v" 83 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545658874116 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "info_frame:func7\|lpm_divide:Div3 " "Instantiated megafunction \"info_frame:func7\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658874116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658874116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658874116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658874116 ""}  } { { "info_frame.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/info_frame.v" 83 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1545658874116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jbm " "Found entity 1: lpm_divide_jbm" {  } { { "db/lpm_divide_jbm.tdf" "" { Text "C:/Users/User/Desktop/lab12v6.0/db/lpm_divide_jbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545658874156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545658874156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "C:/Users/User/Desktop/lab12v6.0/db/sign_div_unsign_rlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545658874166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545658874166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_pve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_pve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_pve " "Found entity 1: alt_u_div_pve" {  } { { "db/alt_u_div_pve.tdf" "" { Text "C:/Users/User/Desktop/lab12v6.0/db/alt_u_div_pve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545658874186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545658874186 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "info_frame:func7\|lpm_divide:Mod3 " "Elaborated megafunction instantiation \"info_frame:func7\|lpm_divide:Mod3\"" {  } { { "info_frame.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/info_frame.v" 83 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545658874196 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "info_frame:func7\|lpm_divide:Mod3 " "Instantiated megafunction \"info_frame:func7\|lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658874196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658874196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658874196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658874196 ""}  } { { "info_frame.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/info_frame.v" 83 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1545658874196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_o3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_o3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_o3m " "Found entity 1: lpm_divide_o3m" {  } { { "db/lpm_divide_o3m.tdf" "" { Text "C:/Users/User/Desktop/lab12v6.0/db/lpm_divide_o3m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545658874236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545658874236 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "info_frame:func7\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"info_frame:func7\|lpm_divide:Div2\"" {  } { { "info_frame.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/info_frame.v" 82 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545658874246 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "info_frame:func7\|lpm_divide:Div2 " "Instantiated megafunction \"info_frame:func7\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658874246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658874246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658874246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658874246 ""}  } { { "info_frame.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/info_frame.v" 82 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1545658874246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_lbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_lbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_lbm " "Found entity 1: lpm_divide_lbm" {  } { { "db/lpm_divide_lbm.tdf" "" { Text "C:/Users/User/Desktop/lab12v6.0/db/lpm_divide_lbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545658874286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545658874286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_slh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_slh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_slh " "Found entity 1: sign_div_unsign_slh" {  } { { "db/sign_div_unsign_slh.tdf" "" { Text "C:/Users/User/Desktop/lab12v6.0/db/sign_div_unsign_slh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545658874296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545658874296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_sve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_sve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_sve " "Found entity 1: alt_u_div_sve" {  } { { "db/alt_u_div_sve.tdf" "" { Text "C:/Users/User/Desktop/lab12v6.0/db/alt_u_div_sve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545658874316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545658874316 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "info_frame:func7\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"info_frame:func7\|lpm_divide:Div0\"" {  } { { "info_frame.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/info_frame.v" 21 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545658874486 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "info_frame:func7\|lpm_divide:Div0 " "Instantiated megafunction \"info_frame:func7\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658874486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658874486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658874486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658874486 ""}  } { { "info_frame.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/info_frame.v" 21 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1545658874486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_kbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_kbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_kbm " "Found entity 1: lpm_divide_kbm" {  } { { "db/lpm_divide_kbm.tdf" "" { Text "C:/Users/User/Desktop/lab12v6.0/db/lpm_divide_kbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545658874526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545658874526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_tlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_tlh " "Found entity 1: sign_div_unsign_tlh" {  } { { "db/sign_div_unsign_tlh.tdf" "" { Text "C:/Users/User/Desktop/lab12v6.0/db/sign_div_unsign_tlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545658874536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545658874536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qve " "Found entity 1: alt_u_div_qve" {  } { { "db/alt_u_div_qve.tdf" "" { Text "C:/Users/User/Desktop/lab12v6.0/db/alt_u_div_qve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545658874556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545658874556 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "info_frame:func7\|lpm_divide:Div10 " "Elaborated megafunction instantiation \"info_frame:func7\|lpm_divide:Div10\"" {  } { { "info_frame.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/info_frame.v" 93 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545658874566 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "info_frame:func7\|lpm_divide:Div10 " "Instantiated megafunction \"info_frame:func7\|lpm_divide:Div10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658874566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658874566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658874566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658874566 ""}  } { { "info_frame.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/info_frame.v" 93 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1545658874566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4am " "Found entity 1: lpm_divide_4am" {  } { { "db/lpm_divide_4am.tdf" "" { Text "C:/Users/User/Desktop/lab12v6.0/db/lpm_divide_4am.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545658874606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545658874606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "C:/Users/User/Desktop/lab12v6.0/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545658874616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545658874616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qse " "Found entity 1: alt_u_div_qse" {  } { { "db/alt_u_div_qse.tdf" "" { Text "C:/Users/User/Desktop/lab12v6.0/db/alt_u_div_qse.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545658874626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545658874626 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "info_frame:func7\|lpm_divide:Mod11 " "Elaborated megafunction instantiation \"info_frame:func7\|lpm_divide:Mod11\"" {  } { { "info_frame.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/info_frame.v" 94 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545658874636 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "info_frame:func7\|lpm_divide:Mod11 " "Instantiated megafunction \"info_frame:func7\|lpm_divide:Mod11\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658874636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658874636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658874636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658874636 ""}  } { { "info_frame.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/info_frame.v" 94 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1545658874636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_72m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_72m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_72m " "Found entity 1: lpm_divide_72m" {  } { { "db/lpm_divide_72m.tdf" "" { Text "C:/Users/User/Desktop/lab12v6.0/db/lpm_divide_72m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545658874676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545658874676 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "info_frame:func7\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"info_frame:func7\|lpm_divide:Mod0\"" {  } { { "info_frame.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/info_frame.v" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545658874696 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "info_frame:func7\|lpm_divide:Mod0 " "Instantiated megafunction \"info_frame:func7\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658874696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658874696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658874696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658874696 ""}  } { { "info_frame.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/info_frame.v" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1545658874696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_p3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_p3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_p3m " "Found entity 1: lpm_divide_p3m" {  } { { "db/lpm_divide_p3m.tdf" "" { Text "C:/Users/User/Desktop/lab12v6.0/db/lpm_divide_p3m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545658874726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545658874726 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "info_frame:func7\|lpm_divide:Div11 " "Elaborated megafunction instantiation \"info_frame:func7\|lpm_divide:Div11\"" {  } { { "info_frame.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/info_frame.v" 95 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545658874746 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "info_frame:func7\|lpm_divide:Div11 " "Instantiated megafunction \"info_frame:func7\|lpm_divide:Div11\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658874746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658874746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658874746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658874746 ""}  } { { "info_frame.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/info_frame.v" 95 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1545658874746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3am " "Found entity 1: lpm_divide_3am" {  } { { "db/lpm_divide_3am.tdf" "" { Text "C:/Users/User/Desktop/lab12v6.0/db/lpm_divide_3am.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545658874786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545658874786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "C:/Users/User/Desktop/lab12v6.0/db/sign_div_unsign_9kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545658874796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545658874796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ose.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ose.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ose " "Found entity 1: alt_u_div_ose" {  } { { "db/alt_u_div_ose.tdf" "" { Text "C:/Users/User/Desktop/lab12v6.0/db/alt_u_div_ose.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545658874806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545658874806 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "info_frame:func7\|lpm_divide:Mod12 " "Elaborated megafunction instantiation \"info_frame:func7\|lpm_divide:Mod12\"" {  } { { "info_frame.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/info_frame.v" 96 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545658874816 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "info_frame:func7\|lpm_divide:Mod12 " "Instantiated megafunction \"info_frame:func7\|lpm_divide:Mod12\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658874816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658874816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658874816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658874816 ""}  } { { "info_frame.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/info_frame.v" 96 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1545658874816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_62m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_62m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_62m " "Found entity 1: lpm_divide_62m" {  } { { "db/lpm_divide_62m.tdf" "" { Text "C:/Users/User/Desktop/lab12v6.0/db/lpm_divide_62m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545658874856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545658874856 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ps2_keyboard:func2\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"ps2_keyboard:func2\|lpm_divide:Mod0\"" {  } { { "ps2_keyboard.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/ps2_keyboard.v" 106 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545658874866 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ps2_keyboard:func2\|lpm_divide:Mod0 " "Instantiated megafunction \"ps2_keyboard:func2\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 15 " "Parameter \"LPM_WIDTHN\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658874866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658874866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658874866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545658874866 ""}  } { { "ps2_keyboard.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/ps2_keyboard.v" 106 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1545658874866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_75m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_75m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_75m " "Found entity 1: lpm_divide_75m" {  } { { "db/lpm_divide_75m.tdf" "" { Text "C:/Users/User/Desktop/lab12v6.0/db/lpm_divide_75m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545658874906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545658874906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_anh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_anh " "Found entity 1: sign_div_unsign_anh" {  } { { "db/sign_div_unsign_anh.tdf" "" { Text "C:/Users/User/Desktop/lab12v6.0/db/sign_div_unsign_anh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545658874916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545658874916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_q2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_q2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_q2f " "Found entity 1: alt_u_div_q2f" {  } { { "db/alt_u_div_q2f.tdf" "" { Text "C:/Users/User/Desktop/lab12v6.0/db/alt_u_div_q2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545658874946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545658874946 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1545658877796 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1545658877956 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1545658877956 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1545658877956 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1545658877956 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1545658877956 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1545658877956 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1545658877956 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1545658877956 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1545658877956 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1545658877956 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1545658877956 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1545658877956 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1545658877956 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1545658877956 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1545658877956 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1545658877956 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1545658877956 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1545658877956 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1545658877956 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1545658877956 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1545658877956 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "bidirectional pin \"PS2_CLK2\" has no driver" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1545658877956 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "bidirectional pin \"PS2_DAT2\" has no driver" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 66 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1545658877956 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FPGA_I2C_SDAT " "bidirectional pin \"FPGA_I2C_SDAT\" has no driver" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1545658877956 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1545658877956 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545658887756 "|lab12|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545658887756 "|lab12|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545658887756 "|lab12|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545658887756 "|lab12|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545658887756 "|lab12|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545658887756 "|lab12|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545658887756 "|lab12|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545658887756 "|lab12|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545658887756 "|lab12|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545658887756 "|lab12|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545658887756 "|lab12|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545658887756 "|lab12|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545658887756 "|lab12|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545658887756 "|lab12|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545658887756 "|lab12|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545658887756 "|lab12|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545658887756 "|lab12|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545658887756 "|lab12|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545658887756 "|lab12|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545658887756 "|lab12|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545658887756 "|lab12|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545658887756 "|lab12|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545658887756 "|lab12|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545658887756 "|lab12|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545658887756 "|lab12|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545658887756 "|lab12|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545658887756 "|lab12|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545658887756 "|lab12|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545658887756 "|lab12|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545658887756 "|lab12|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545658887756 "|lab12|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545658887756 "|lab12|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545658887756 "|lab12|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545658887756 "|lab12|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545658887756 "|lab12|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545658887756 "|lab12|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545658887756 "|lab12|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545658887756 "|lab12|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545658887756 "|lab12|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545658887756 "|lab12|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545658887756 "|lab12|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545658887756 "|lab12|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545658887756 "|lab12|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545658887756 "|lab12|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545658887756 "|lab12|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545658887756 "|lab12|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545658887756 "|lab12|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545658887756 "|lab12|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545658887756 "|lab12|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545658887756 "|lab12|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545658887756 "|lab12|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545658887756 "|lab12|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545658887756 "|lab12|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545658887756 "|lab12|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545658887756 "|lab12|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545658887756 "|lab12|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545658887756 "|lab12|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_I2C_SCLK GND " "Pin \"FPGA_I2C_SCLK\" is stuck at GND" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545658887756 "|lab12|FPGA_I2C_SCLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1545658887756 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1545658888196 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1545658910846 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1545658912796 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545658912796 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545658914286 "|lab12|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545658914286 "|lab12|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545658914286 "|lab12|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545658914286 "|lab12|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545658914286 "|lab12|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545658914286 "|lab12|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545658914286 "|lab12|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545658914286 "|lab12|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545658914286 "|lab12|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545658914286 "|lab12|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545658914286 "|lab12|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545658914286 "|lab12|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545658914286 "|lab12|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "lab12.v" "" { Text "C:/Users/User/Desktop/lab12v6.0/lab12.v" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545658914286 "|lab12|AUD_ADCDAT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1545658914286 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "13813 " "Implemented 13813 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1545658914326 ""} { "Info" "ICUT_CUT_TM_OPINS" "107 " "Implemented 107 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1545658914326 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "24 " "Implemented 24 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1545658914326 ""} { "Info" "ICUT_CUT_TM_LCELLS" "13493 " "Implemented 13493 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1545658914326 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1545658914326 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "106 " "Implemented 106 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1545658914326 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1545658914326 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 211 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 211 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "990 " "Peak virtual memory: 990 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1545658914396 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 24 21:41:54 2018 " "Processing ended: Mon Dec 24 21:41:54 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1545658914396 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:02 " "Elapsed time: 00:01:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1545658914396 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:13 " "Total CPU time (on all processors): 00:01:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1545658914396 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1545658914396 ""}
