

================================================================
== Vivado HLS Report for 'poly_Sq_tobytes'
================================================================
* Date:           Sun Aug 23 21:46:42 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        ntru01
* Solution:       enc
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.327|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2194|  2194|  2194|  2194|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  2175|  2175|        25|          -|          -|    87|    no    |
        | + Loop 1.1  |    16|    16|         2|          -|          -|     8|    no    |
        |- Loop 2     |     8|     8|         2|          -|          -|     4|    no    |
        |- Loop 3     |     4|     4|         1|          -|          -|     4|    no    |
        +-------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     420|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        1|      -|       0|       0|
|Multiplexer      |        -|      -|       -|     447|
|Register         |        -|      -|     135|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        1|      0|     135|     867|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +-------+-------------------+---------+---+----+------+-----+------+-------------+
    | Memory|       Module      | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------+-------------------+---------+---+----+------+-----+------+-------------+
    |t_U    |poly_Sq_tobytes_t  |        1|  0|   0|     8|   16|     1|          128|
    +-------+-------------------+---------+---+----+------+-----+------+-------------+
    |Total  |                   |        1|  0|   0|     8|   16|     1|          128|
    +-------+-------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |j_3_fu_604_p2         |     +    |      0|  0|  13|           4|           1|
    |j_4_fu_1080_p2        |     +    |      0|  0|  13|           4|           1|
    |next_mul_fu_568_p2    |     +    |      0|  0|  18|          11|           4|
    |tmp_104_fu_1006_p2    |     +    |      0|  0|  18|           4|          11|
    |tmp_113_fu_1028_p2    |     +    |      0|  0|  18|           4|          11|
    |tmp_117_fu_610_p2     |     +    |      0|  0|  17|          10|          10|
    |tmp_46_fu_1045_p2     |     +    |      0|  0|  12|           3|           1|
    |tmp_52_fu_664_p2      |     +    |      0|  0|  18|           1|          11|
    |tmp_56_fu_695_p2      |     +    |      0|  0|  18|           2|          11|
    |tmp_61_fu_732_p2      |     +    |      0|  0|  18|           2|          11|
    |tmp_64_fu_761_p2      |     +    |      0|  0|  18|           3|          11|
    |tmp_66_fu_580_p2      |     +    |      0|  0|  15|           7|           1|
    |tmp_68_fu_772_p2      |     +    |      0|  0|  18|           3|          11|
    |tmp_75_fu_809_p2      |     +    |      0|  0|  18|           3|          11|
    |tmp_82_fu_831_p2      |     +    |      0|  0|  18|           3|          11|
    |tmp_86_fu_888_p2      |     +    |      0|  0|  18|           4|          11|
    |tmp_93_fu_927_p2      |     +    |      0|  0|  18|           4|          11|
    |tmp_97_fu_949_p2      |     +    |      0|  0|  18|           4|          11|
    |exitcond1_fu_1039_p2  |   icmp   |      0|  0|   9|           3|           4|
    |exitcond2_fu_598_p2   |   icmp   |      0|  0|  11|           4|           5|
    |exitcond3_fu_574_p2   |   icmp   |      0|  0|  11|           7|           7|
    |exitcond_fu_1069_p2   |   icmp   |      0|  0|  11|           4|           5|
    |tmp_109_fu_864_p2     |    or    |      0|  0|   4|           4|           4|
    |tmp_120_fu_1198_p2    |    or    |      0|  0|   8|           8|           8|
    |tmp_125_fu_982_p2     |    or    |      0|  0|   6|           6|           6|
    |tmp_130_fu_1098_p2    |    or    |      0|  0|   7|           7|           7|
    |tmp_136_fu_1152_p2    |    or    |      0|  0|   5|           5|           5|
    |tmp_51_fu_657_p2      |    or    |      0|  0|   8|           8|           8|
    |tmp_63_fu_755_p2      |    or    |      0|  0|   8|           8|           8|
    |tmp_78_fu_718_p2      |    or    |      0|  0|   5|           5|           5|
    |tmp_89_fu_1124_p2     |    or    |      0|  0|   8|           8|           8|
    |tmp_92_fu_921_p2      |    or    |      0|  0|   8|           8|           8|
    |tmp_95_fu_795_p2      |    or    |      0|  0|   7|           7|           7|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 420|         168|         245|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |a_coeffs_address0  |  15|          3|   10|         30|
    |ap_NS_fsm          |  93|         19|    1|         19|
    |i_reg_460          |   9|          2|    7|         14|
    |j_1_reg_495        |   9|          2|    3|          6|
    |j_2_reg_507        |   9|          2|    4|          8|
    |j_reg_483          |   9|          2|    4|          8|
    |phi_mul_reg_471    |   9|          2|   11|         22|
    |r_address0         |  50|         11|   11|        121|
    |r_address1         |  50|         11|   11|        121|
    |r_d0               |  50|         11|    8|         88|
    |r_d1               |  50|         11|    8|         88|
    |t_address0         |  41|          8|    3|         24|
    |t_address1         |  38|          7|    3|         21|
    |t_d0               |  15|          3|   16|         48|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 447|         94|  100|        618|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |ap_CS_fsm          |  18|   0|   18|          0|
    |i_reg_460          |   7|   0|    7|          0|
    |j_1_reg_495        |   3|   0|    3|          0|
    |j_2_reg_507        |   4|   0|    4|          0|
    |j_3_reg_1273       |   4|   0|    4|          0|
    |j_reg_483          |   4|   0|    4|          0|
    |next_mul_reg_1252  |  11|   0|   11|          0|
    |phi_mul_reg_471    |  11|   0|   11|          0|
    |tmp_100_reg_1303   |   4|   0|    4|          0|
    |tmp_123_reg_1313   |   6|   0|    6|          0|
    |tmp_132_reg_1339   |   1|   0|    1|          0|
    |tmp_133_reg_1344   |   3|   0|    3|          0|
    |tmp_137_reg_1349   |   3|   0|    3|          0|
    |tmp_138_reg_1354   |   3|   0|    3|          0|
    |tmp_20_reg_1293    |   8|   0|    8|          0|
    |tmp_29_reg_1308    |   8|   0|    8|          0|
    |tmp_46_reg_1321    |   3|   0|    3|          0|
    |tmp_55_reg_1283    |   8|   0|    8|          0|
    |tmp_66_reg_1260    |   7|   0|    7|          0|
    |tmp_70_reg_1288    |   5|   0|    5|          0|
    |tmp_88_reg_1298    |   7|   0|    7|          0|
    |tmp_reg_1265       |   7|   0|   10|          3|
    +-------------------+----+----+-----+-----------+
    |Total              | 135|   0|  138|          3|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-----------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------------+-----+-----+------------+-----------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | poly_Sq_tobytes | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | poly_Sq_tobytes | return value |
|ap_start           |  in |    1| ap_ctrl_hs | poly_Sq_tobytes | return value |
|ap_done            | out |    1| ap_ctrl_hs | poly_Sq_tobytes | return value |
|ap_idle            | out |    1| ap_ctrl_hs | poly_Sq_tobytes | return value |
|ap_ready           | out |    1| ap_ctrl_hs | poly_Sq_tobytes | return value |
|r_address0         | out |   11|  ap_memory |        r        |     array    |
|r_ce0              | out |    1|  ap_memory |        r        |     array    |
|r_we0              | out |    1|  ap_memory |        r        |     array    |
|r_d0               | out |    8|  ap_memory |        r        |     array    |
|r_address1         | out |   11|  ap_memory |        r        |     array    |
|r_ce1              | out |    1|  ap_memory |        r        |     array    |
|r_we1              | out |    1|  ap_memory |        r        |     array    |
|r_d1               | out |    8|  ap_memory |        r        |     array    |
|a_coeffs_address0  | out |   10|  ap_memory |     a_coeffs    |     array    |
|a_coeffs_ce0       | out |    1|  ap_memory |     a_coeffs    |     array    |
|a_coeffs_q0        |  in |   16|  ap_memory |     a_coeffs    |     array    |
+-------------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond3)
	12  / (exitcond3)
3 --> 
	4  / (!exitcond2)
	5  / (exitcond2)
4 --> 
	3  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	2  / true
12 --> 
	13  / (!exitcond1)
	14  / (exitcond1)
13 --> 
	12  / true
14 --> 
	15  / (exitcond)
	14  / (!exitcond)
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.75>
ST_1 : Operation 19 [1/1] (1.75ns)   --->   "%t = alloca [8 x i16], align 16" [packq.c:6]   --->   Operation 19 'alloca' 't' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%t_addr = getelementptr inbounds [8 x i16]* %t, i64 0, i64 0" [packq.c:13]   --->   Operation 20 'getelementptr' 't_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%t_addr_1 = getelementptr inbounds [8 x i16]* %t, i64 0, i64 1" [packq.c:14]   --->   Operation 21 'getelementptr' 't_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%t_addr_2 = getelementptr inbounds [8 x i16]* %t, i64 0, i64 2" [packq.c:16]   --->   Operation 22 'getelementptr' 't_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%t_addr_3 = getelementptr inbounds [8 x i16]* %t, i64 0, i64 3" [packq.c:17]   --->   Operation 23 'getelementptr' 't_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%t_addr_4 = getelementptr inbounds [8 x i16]* %t, i64 0, i64 4" [packq.c:19]   --->   Operation 24 'getelementptr' 't_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%t_addr_5 = getelementptr inbounds [8 x i16]* %t, i64 0, i64 5" [packq.c:21]   --->   Operation 25 'getelementptr' 't_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%t_addr_6 = getelementptr inbounds [8 x i16]* %t, i64 0, i64 6" [packq.c:22]   --->   Operation 26 'getelementptr' 't_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%t_addr_7 = getelementptr inbounds [8 x i16]* %t, i64 0, i64 7" [packq.c:24]   --->   Operation 27 'getelementptr' 't_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.35ns)   --->   "br label %1" [packq.c:8]   --->   Operation 28 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%i = phi i7 [ 0, %0 ], [ %tmp_66, %3 ]" [packq.c:8]   --->   Operation 29 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%phi_mul = phi i11 [ 0, %0 ], [ %next_mul, %3 ]"   --->   Operation 30 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.76ns)   --->   "%next_mul = add i11 %phi_mul, 13"   --->   Operation 31 'add' 'next_mul' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.23ns)   --->   "%exitcond3 = icmp eq i7 %i, -41" [packq.c:8]   --->   Operation 32 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.23> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 87, i64 87, i64 87)"   --->   Operation 33 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.66ns)   --->   "%tmp_66 = add i7 %i, 1" [packq.c:8]   --->   Operation 34 'add' 'tmp_66' <Predicate = true> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.preheader4.preheader, label %.preheader5.preheader" [packq.c:8]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %i, i3 0)" [packq.c:11]   --->   Operation 36 'bitconcatenate' 'tmp' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.35ns)   --->   "br label %.preheader5" [packq.c:10]   --->   Operation 37 'br' <Predicate = (!exitcond3)> <Delay = 1.35>
ST_2 : Operation 38 [1/1] (1.35ns)   --->   "br label %.preheader4" [packq.c:28]   --->   Operation 38 'br' <Predicate = (exitcond3)> <Delay = 1.35>

State 3 <SV = 2> <Delay = 4.52>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%j = phi i4 [ %j_3, %2 ], [ 0, %.preheader5.preheader ]"   --->   Operation 39 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%j_cast6 = zext i4 %j to i10" [packq.c:10]   --->   Operation 40 'zext' 'j_cast6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (1.21ns)   --->   "%exitcond2 = icmp eq i4 %j, -8" [packq.c:10]   --->   Operation 41 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 42 'speclooptripcount' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.49ns)   --->   "%j_3 = add i4 %j, 1" [packq.c:10]   --->   Operation 43 'add' 'j_3' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %3, label %2" [packq.c:10]   --->   Operation 44 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (1.74ns)   --->   "%tmp_117 = add i10 %tmp, %j_cast6" [packq.c:11]   --->   Operation 45 'add' 'tmp_117' <Predicate = (!exitcond2)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_118 = zext i10 %tmp_117 to i64" [packq.c:11]   --->   Operation 46 'zext' 'tmp_118' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%a_coeffs_addr_7 = getelementptr [701 x i16]* %a_coeffs, i64 0, i64 %tmp_118" [packq.c:11]   --->   Operation 47 'getelementptr' 'a_coeffs_addr_7' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 48 [2/2] (2.77ns)   --->   "%a_coeffs_load_7 = load i16* %a_coeffs_addr_7, align 2" [packq.c:11]   --->   Operation 48 'load' 'a_coeffs_load_7' <Predicate = (!exitcond2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 49 [2/2] (1.75ns)   --->   "%t_load = load i16* %t_addr, align 16" [packq.c:13]   --->   Operation 49 'load' 't_load' <Predicate = (exitcond2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 50 [2/2] (1.75ns)   --->   "%t_load_1 = load i16* %t_addr_1, align 2" [packq.c:14]   --->   Operation 50 'load' 't_load_1' <Predicate = (exitcond2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 4 <SV = 3> <Delay = 4.52>
ST_4 : Operation 51 [1/2] (2.77ns)   --->   "%a_coeffs_load_7 = load i16* %a_coeffs_addr_7, align 2" [packq.c:11]   --->   Operation 51 'load' 'a_coeffs_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_119 = zext i4 %j to i64" [packq.c:11]   --->   Operation 52 'zext' 'tmp_119' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%t_addr_10 = getelementptr inbounds [8 x i16]* %t, i64 0, i64 %tmp_119" [packq.c:11]   --->   Operation 53 'getelementptr' 't_addr_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (1.75ns)   --->   "store i16 %a_coeffs_load_7, i16* %t_addr_10, align 2" [packq.c:11]   --->   Operation 54 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "br label %.preheader5" [packq.c:10]   --->   Operation 55 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 5.32>
ST_5 : Operation 56 [1/2] (1.75ns)   --->   "%t_load = load i16* %t_addr, align 16" [packq.c:13]   --->   Operation 56 'load' 't_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_72 = trunc i16 %t_load to i8" [packq.c:13]   --->   Operation 57 'trunc' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_49 = zext i11 %phi_mul to i64" [packq.c:13]   --->   Operation 58 'zext' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%r_addr_7 = getelementptr [1138 x i8]* %r, i64 0, i64 %tmp_49" [packq.c:13]   --->   Operation 59 'getelementptr' 'r_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (2.77ns)   --->   "store i8 %tmp_72, i8* %r_addr_7, align 1" [packq.c:13]   --->   Operation 60 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 61 [1/2] (1.75ns)   --->   "%t_load_1 = load i16* %t_addr_1, align 2" [packq.c:14]   --->   Operation 61 'load' 't_load_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_14 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %t_load, i32 8, i32 15)" [packq.c:13]   --->   Operation 62 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_84 = trunc i16 %t_load_1 to i3" [packq.c:14]   --->   Operation 63 'trunc' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_15 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %tmp_84, i5 0)" [packq.c:14]   --->   Operation 64 'bitconcatenate' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.80ns)   --->   "%tmp_51 = or i8 %tmp_15, %tmp_14" [packq.c:14]   --->   Operation 65 'or' 'tmp_51' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (1.76ns)   --->   "%tmp_52 = add i11 1, %phi_mul" [packq.c:14]   --->   Operation 66 'add' 'tmp_52' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_53 = zext i11 %tmp_52 to i64" [packq.c:14]   --->   Operation 67 'zext' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%r_addr_8 = getelementptr [1138 x i8]* %r, i64 0, i64 %tmp_53" [packq.c:14]   --->   Operation 68 'getelementptr' 'r_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (2.77ns)   --->   "store i8 %tmp_51, i8* %r_addr_8, align 1" [packq.c:14]   --->   Operation 69 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_55 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %t_load_1, i32 3, i32 10)" [packq.c:15]   --->   Operation 70 'partselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [2/2] (1.75ns)   --->   "%t_load_2 = load i16* %t_addr_2, align 4" [packq.c:16]   --->   Operation 71 'load' 't_load_2' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_70 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %t_load_1, i32 11, i32 15)" [packq.c:14]   --->   Operation 72 'partselect' 'tmp_70' <Predicate = true> <Delay = 0.00>

State 6 <SV = 4> <Delay = 5.32>
ST_6 : Operation 73 [1/1] (1.76ns)   --->   "%tmp_56 = add i11 2, %phi_mul" [packq.c:15]   --->   Operation 73 'add' 'tmp_56' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_57 = zext i11 %tmp_56 to i64" [packq.c:15]   --->   Operation 74 'zext' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%r_addr_9 = getelementptr [1138 x i8]* %r, i64 0, i64 %tmp_57" [packq.c:15]   --->   Operation 75 'getelementptr' 'r_addr_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (2.77ns)   --->   "store i8 %tmp_55, i8* %r_addr_9, align 1" [packq.c:15]   --->   Operation 76 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 77 [1/2] (1.75ns)   --->   "%t_load_2 = load i16* %t_addr_2, align 4" [packq.c:16]   --->   Operation 77 'load' 't_load_2' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_90 = trunc i16 %t_load_2 to i3" [packq.c:16]   --->   Operation 78 'trunc' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_77 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %tmp_90, i2 0)" [packq.c:16]   --->   Operation 79 'bitconcatenate' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.79ns)   --->   "%tmp_78 = or i5 %tmp_77, %tmp_70" [packq.c:16]   --->   Operation 80 'or' 'tmp_78' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_80 = call i3 @_ssdm_op_PartSelect.i3.i16.i32.i32(i16 %t_load_2, i32 3, i32 5)" [packq.c:16]   --->   Operation 81 'partselect' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_60 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %tmp_80, i5 %tmp_78)" [packq.c:16]   --->   Operation 82 'bitconcatenate' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (1.76ns)   --->   "%tmp_61 = add i11 3, %phi_mul" [packq.c:16]   --->   Operation 83 'add' 'tmp_61' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_62 = zext i11 %tmp_61 to i64" [packq.c:16]   --->   Operation 84 'zext' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%r_addr_10 = getelementptr [1138 x i8]* %r, i64 0, i64 %tmp_62" [packq.c:16]   --->   Operation 85 'getelementptr' 'r_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (2.77ns)   --->   "store i8 %tmp_60, i8* %r_addr_10, align 1" [packq.c:16]   --->   Operation 86 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 87 [2/2] (1.75ns)   --->   "%t_load_3 = load i16* %t_addr_3, align 2" [packq.c:17]   --->   Operation 87 'load' 't_load_3' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_20 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %t_load_2, i32 6, i32 13)" [packq.c:16]   --->   Operation 88 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>

State 7 <SV = 5> <Delay = 5.32>
ST_7 : Operation 89 [1/2] (1.75ns)   --->   "%t_load_3 = load i16* %t_addr_3, align 2" [packq.c:17]   --->   Operation 89 'load' 't_load_3' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_99 = trunc i16 %t_load_3 to i1" [packq.c:17]   --->   Operation 90 'trunc' 'tmp_99' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_21 = call i8 @_ssdm_op_BitConcatenate.i8.i1.i7(i1 %tmp_99, i7 0)" [packq.c:17]   --->   Operation 91 'bitconcatenate' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.80ns)   --->   "%tmp_63 = or i8 %tmp_21, %tmp_20" [packq.c:17]   --->   Operation 92 'or' 'tmp_63' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 93 [1/1] (1.76ns)   --->   "%tmp_64 = add i11 4, %phi_mul" [packq.c:17]   --->   Operation 93 'add' 'tmp_64' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_65 = zext i11 %tmp_64 to i64" [packq.c:17]   --->   Operation 94 'zext' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%r_addr_11 = getelementptr [1138 x i8]* %r, i64 0, i64 %tmp_65" [packq.c:17]   --->   Operation 95 'getelementptr' 'r_addr_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (2.77ns)   --->   "store i8 %tmp_63, i8* %r_addr_11, align 1" [packq.c:17]   --->   Operation 96 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_67 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %t_load_3, i32 1, i32 8)" [packq.c:18]   --->   Operation 97 'partselect' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (1.76ns)   --->   "%tmp_68 = add i11 5, %phi_mul" [packq.c:18]   --->   Operation 98 'add' 'tmp_68' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_69 = zext i11 %tmp_68 to i64" [packq.c:18]   --->   Operation 99 'zext' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%r_addr_12 = getelementptr [1138 x i8]* %r, i64 0, i64 %tmp_69" [packq.c:18]   --->   Operation 100 'getelementptr' 'r_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (2.77ns)   --->   "store i8 %tmp_67, i8* %r_addr_12, align 1" [packq.c:18]   --->   Operation 101 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 102 [2/2] (1.75ns)   --->   "%t_load_4 = load i16* %t_addr_4, align 8" [packq.c:19]   --->   Operation 102 'load' 't_load_4' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_88 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %t_load_3, i32 9, i32 15)" [packq.c:17]   --->   Operation 103 'partselect' 'tmp_88' <Predicate = true> <Delay = 0.00>

State 8 <SV = 6> <Delay = 5.32>
ST_8 : Operation 104 [1/2] (1.75ns)   --->   "%t_load_4 = load i16* %t_addr_4, align 8" [packq.c:19]   --->   Operation 104 'load' 't_load_4' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_102 = trunc i16 %t_load_4 to i3" [packq.c:19]   --->   Operation 105 'trunc' 'tmp_102' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_91 = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %tmp_102, i4 0)" [packq.c:19]   --->   Operation 106 'bitconcatenate' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.80ns)   --->   "%tmp_95 = or i7 %tmp_91, %tmp_88" [packq.c:19]   --->   Operation 107 'or' 'tmp_95' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_111 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %t_load_4, i32 3)" [packq.c:19]   --->   Operation 108 'bitselect' 'tmp_111' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_74 = call i8 @_ssdm_op_BitConcatenate.i8.i1.i7(i1 %tmp_111, i7 %tmp_95)" [packq.c:19]   --->   Operation 109 'bitconcatenate' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (1.76ns)   --->   "%tmp_75 = add i11 6, %phi_mul" [packq.c:19]   --->   Operation 110 'add' 'tmp_75' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_76 = zext i11 %tmp_75 to i64" [packq.c:19]   --->   Operation 111 'zext' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%r_addr_13 = getelementptr [1138 x i8]* %r, i64 0, i64 %tmp_76" [packq.c:19]   --->   Operation 112 'getelementptr' 'r_addr_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (2.77ns)   --->   "store i8 %tmp_74, i8* %r_addr_13, align 1" [packq.c:19]   --->   Operation 113 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_81 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %t_load_4, i32 4, i32 11)" [packq.c:20]   --->   Operation 114 'partselect' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (1.76ns)   --->   "%tmp_82 = add i11 7, %phi_mul" [packq.c:20]   --->   Operation 115 'add' 'tmp_82' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_83 = zext i11 %tmp_82 to i64" [packq.c:20]   --->   Operation 116 'zext' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%r_addr_14 = getelementptr [1138 x i8]* %r, i64 0, i64 %tmp_83" [packq.c:20]   --->   Operation 117 'getelementptr' 'r_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (2.77ns)   --->   "store i8 %tmp_81, i8* %r_addr_14, align 1" [packq.c:20]   --->   Operation 118 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 119 [2/2] (1.75ns)   --->   "%t_load_5 = load i16* %t_addr_5, align 2" [packq.c:21]   --->   Operation 119 'load' 't_load_5' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_100 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %t_load_4, i32 12, i32 15)" [packq.c:19]   --->   Operation 120 'partselect' 'tmp_100' <Predicate = true> <Delay = 0.00>

State 9 <SV = 7> <Delay = 5.32>
ST_9 : Operation 121 [1/2] (1.75ns)   --->   "%t_load_5 = load i16* %t_addr_5, align 2" [packq.c:21]   --->   Operation 121 'load' 't_load_5' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_115 = trunc i16 %t_load_5 to i3" [packq.c:21]   --->   Operation 122 'trunc' 'tmp_115' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_106 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %tmp_115, i1 false)" [packq.c:21]   --->   Operation 123 'bitconcatenate' 'tmp_106' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 124 [1/1] (0.79ns)   --->   "%tmp_109 = or i4 %tmp_106, %tmp_100" [packq.c:21]   --->   Operation 124 'or' 'tmp_109' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_110 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %t_load_5, i32 3, i32 6)" [packq.c:21]   --->   Operation 125 'partselect' 'tmp_110' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_85 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %tmp_110, i4 %tmp_109)" [packq.c:21]   --->   Operation 126 'bitconcatenate' 'tmp_85' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 127 [1/1] (1.76ns)   --->   "%tmp_86 = add i11 8, %phi_mul" [packq.c:21]   --->   Operation 127 'add' 'tmp_86' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_87 = zext i11 %tmp_86 to i64" [packq.c:21]   --->   Operation 128 'zext' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 129 [1/1] (0.00ns)   --->   "%r_addr_15 = getelementptr [1138 x i8]* %r, i64 0, i64 %tmp_87" [packq.c:21]   --->   Operation 129 'getelementptr' 'r_addr_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 130 [1/1] (2.77ns)   --->   "store i8 %tmp_85, i8* %r_addr_15, align 1" [packq.c:21]   --->   Operation 130 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 131 [2/2] (1.75ns)   --->   "%t_load_6 = load i16* %t_addr_6, align 4" [packq.c:22]   --->   Operation 131 'load' 't_load_6' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_29 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %t_load_5, i32 7, i32 14)" [packq.c:21]   --->   Operation 132 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>

State 10 <SV = 8> <Delay = 5.32>
ST_10 : Operation 133 [1/2] (1.75ns)   --->   "%t_load_6 = load i16* %t_addr_6, align 4" [packq.c:22]   --->   Operation 133 'load' 't_load_6' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_116 = trunc i16 %t_load_6 to i2" [packq.c:22]   --->   Operation 134 'trunc' 'tmp_116' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_30 = call i8 @_ssdm_op_BitConcatenate.i8.i2.i6(i2 %tmp_116, i6 0)" [packq.c:22]   --->   Operation 135 'bitconcatenate' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 136 [1/1] (0.80ns)   --->   "%tmp_92 = or i8 %tmp_30, %tmp_29" [packq.c:22]   --->   Operation 136 'or' 'tmp_92' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 137 [1/1] (1.76ns)   --->   "%tmp_93 = add i11 9, %phi_mul" [packq.c:22]   --->   Operation 137 'add' 'tmp_93' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_94 = zext i11 %tmp_93 to i64" [packq.c:22]   --->   Operation 138 'zext' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 139 [1/1] (0.00ns)   --->   "%r_addr_16 = getelementptr [1138 x i8]* %r, i64 0, i64 %tmp_94" [packq.c:22]   --->   Operation 139 'getelementptr' 'r_addr_16' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 140 [1/1] (2.77ns)   --->   "store i8 %tmp_92, i8* %r_addr_16, align 1" [packq.c:22]   --->   Operation 140 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_96 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %t_load_6, i32 2, i32 9)" [packq.c:23]   --->   Operation 141 'partselect' 'tmp_96' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 142 [1/1] (1.76ns)   --->   "%tmp_97 = add i11 10, %phi_mul" [packq.c:23]   --->   Operation 142 'add' 'tmp_97' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_98 = zext i11 %tmp_97 to i64" [packq.c:23]   --->   Operation 143 'zext' 'tmp_98' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 144 [1/1] (0.00ns)   --->   "%r_addr_17 = getelementptr [1138 x i8]* %r, i64 0, i64 %tmp_98" [packq.c:23]   --->   Operation 144 'getelementptr' 'r_addr_17' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 145 [1/1] (2.77ns)   --->   "store i8 %tmp_96, i8* %r_addr_17, align 1" [packq.c:23]   --->   Operation 145 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 146 [2/2] (1.75ns)   --->   "%t_load_7 = load i16* %t_addr_7, align 2" [packq.c:24]   --->   Operation 146 'load' 't_load_7' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_123 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %t_load_6, i32 10, i32 15)" [packq.c:22]   --->   Operation 147 'partselect' 'tmp_123' <Predicate = true> <Delay = 0.00>

State 11 <SV = 9> <Delay = 5.31>
ST_11 : Operation 148 [1/2] (1.75ns)   --->   "%t_load_7 = load i16* %t_addr_7, align 2" [packq.c:24]   --->   Operation 148 'load' 't_load_7' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_121 = trunc i16 %t_load_7 to i3" [packq.c:24]   --->   Operation 149 'trunc' 'tmp_121' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_124 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_121, i3 0)" [packq.c:24]   --->   Operation 150 'bitconcatenate' 'tmp_124' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 151 [1/1] (0.78ns)   --->   "%tmp_125 = or i6 %tmp_124, %tmp_123" [packq.c:24]   --->   Operation 151 'or' 'tmp_125' <Predicate = true> <Delay = 0.78> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_126 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %t_load_7, i32 3, i32 4)" [packq.c:24]   --->   Operation 152 'partselect' 'tmp_126' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_103 = call i8 @_ssdm_op_BitConcatenate.i8.i2.i6(i2 %tmp_126, i6 %tmp_125)" [packq.c:24]   --->   Operation 153 'bitconcatenate' 'tmp_103' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 154 [1/1] (1.76ns)   --->   "%tmp_104 = add i11 11, %phi_mul" [packq.c:24]   --->   Operation 154 'add' 'tmp_104' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_105 = zext i11 %tmp_104 to i64" [packq.c:24]   --->   Operation 155 'zext' 'tmp_105' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 156 [1/1] (0.00ns)   --->   "%r_addr_18 = getelementptr [1138 x i8]* %r, i64 0, i64 %tmp_105" [packq.c:24]   --->   Operation 156 'getelementptr' 'r_addr_18' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 157 [1/1] (2.77ns)   --->   "store i8 %tmp_103, i8* %r_addr_18, align 1" [packq.c:24]   --->   Operation 157 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_112 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %t_load_7, i32 5, i32 12)" [packq.c:25]   --->   Operation 158 'partselect' 'tmp_112' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 159 [1/1] (1.76ns)   --->   "%tmp_113 = add i11 12, %phi_mul" [packq.c:25]   --->   Operation 159 'add' 'tmp_113' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_114 = zext i11 %tmp_113 to i64" [packq.c:25]   --->   Operation 160 'zext' 'tmp_114' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 161 [1/1] (0.00ns)   --->   "%r_addr_19 = getelementptr [1138 x i8]* %r, i64 0, i64 %tmp_114" [packq.c:25]   --->   Operation 161 'getelementptr' 'r_addr_19' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 162 [1/1] (2.77ns)   --->   "store i8 %tmp_112, i8* %r_addr_19, align 1" [packq.c:25]   --->   Operation 162 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 163 [1/1] (0.00ns)   --->   "br label %1" [packq.c:8]   --->   Operation 163 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 2> <Delay = 2.77>
ST_12 : Operation 164 [1/1] (0.00ns)   --->   "%j_1 = phi i3 [ %tmp_46, %4 ], [ 0, %.preheader4.preheader ]" [packq.c:28]   --->   Operation 164 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 165 [1/1] (1.00ns)   --->   "%exitcond1 = icmp eq i3 %j_1, -4" [packq.c:28]   --->   Operation 165 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 166 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 166 'speclooptripcount' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 167 [1/1] (1.34ns)   --->   "%tmp_46 = add i3 %j_1, 1" [packq.c:28]   --->   Operation 167 'add' 'tmp_46' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 168 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.preheader.preheader, label %4" [packq.c:28]   --->   Operation 168 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_32 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 -41, i3 %j_1)" [packq.c:29]   --->   Operation 169 'bitconcatenate' 'tmp_32' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_12 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_s = zext i10 %tmp_32 to i64" [packq.c:29]   --->   Operation 170 'zext' 'tmp_s' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_12 : Operation 171 [1/1] (0.00ns)   --->   "%a_coeffs_addr = getelementptr [701 x i16]* %a_coeffs, i64 0, i64 %tmp_s" [packq.c:29]   --->   Operation 171 'getelementptr' 'a_coeffs_addr' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_12 : Operation 172 [2/2] (2.77ns)   --->   "%a_coeffs_load = load i16* %a_coeffs_addr, align 2" [packq.c:29]   --->   Operation 172 'load' 'a_coeffs_load' <Predicate = (!exitcond1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 173 [1/1] (1.35ns)   --->   "br label %.preheader" [packq.c:30]   --->   Operation 173 'br' <Predicate = (exitcond1)> <Delay = 1.35>

State 13 <SV = 3> <Delay = 4.52>
ST_13 : Operation 174 [1/2] (2.77ns)   --->   "%a_coeffs_load = load i16* %a_coeffs_addr, align 2" [packq.c:29]   --->   Operation 174 'load' 'a_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_45 = zext i3 %j_1 to i64" [packq.c:29]   --->   Operation 175 'zext' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 176 [1/1] (0.00ns)   --->   "%t_addr_8 = getelementptr inbounds [8 x i16]* %t, i64 0, i64 %tmp_45" [packq.c:29]   --->   Operation 176 'getelementptr' 't_addr_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 177 [1/1] (1.75ns)   --->   "store i16 %a_coeffs_load, i16* %t_addr_8, align 2" [packq.c:29]   --->   Operation 177 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 178 [1/1] (0.00ns)   --->   "br label %.preheader4" [packq.c:28]   --->   Operation 178 'br' <Predicate = true> <Delay = 0.00>

State 14 <SV = 3> <Delay = 1.75>
ST_14 : Operation 179 [1/1] (0.00ns)   --->   "%j_2 = phi i4 [ %j_4, %5 ], [ 4, %.preheader.preheader ]"   --->   Operation 179 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 180 [1/1] (1.21ns)   --->   "%exitcond = icmp eq i4 %j_2, -8" [packq.c:30]   --->   Operation 180 'icmp' 'exitcond' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 181 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 181 'speclooptripcount' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 182 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %6, label %5" [packq.c:30]   --->   Operation 182 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_122 = zext i4 %j_2 to i64" [packq.c:31]   --->   Operation 183 'zext' 'tmp_122' <Predicate = (!exitcond)> <Delay = 0.00>
ST_14 : Operation 184 [1/1] (0.00ns)   --->   "%t_addr_9 = getelementptr inbounds [8 x i16]* %t, i64 0, i64 %tmp_122" [packq.c:31]   --->   Operation 184 'getelementptr' 't_addr_9' <Predicate = (!exitcond)> <Delay = 0.00>
ST_14 : Operation 185 [1/1] (1.75ns)   --->   "store i16 0, i16* %t_addr_9, align 2" [packq.c:31]   --->   Operation 185 'store' <Predicate = (!exitcond)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_14 : Operation 186 [1/1] (1.49ns)   --->   "%j_4 = add i4 %j_2, 1" [packq.c:30]   --->   Operation 186 'add' 'j_4' <Predicate = (!exitcond)> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 187 [1/1] (0.00ns)   --->   "br label %.preheader" [packq.c:30]   --->   Operation 187 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_14 : Operation 188 [2/2] (1.75ns)   --->   "%t_load_8 = load i16* %t_addr_3, align 2" [packq.c:41]   --->   Operation 188 'load' 't_load_8' <Predicate = (exitcond)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_14 : Operation 189 [2/2] (1.75ns)   --->   "%t_load_9 = load i16* %t_addr_4, align 8" [packq.c:41]   --->   Operation 189 'load' 't_load_9' <Predicate = (exitcond)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 15 <SV = 4> <Delay = 5.32>
ST_15 : Operation 190 [1/2] (1.75ns)   --->   "%t_load_8 = load i16* %t_addr_3, align 2" [packq.c:41]   --->   Operation 190 'load' 't_load_8' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_15 : Operation 191 [1/2] (1.75ns)   --->   "%t_load_9 = load i16* %t_addr_4, align 8" [packq.c:41]   --->   Operation 191 'load' 't_load_9' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_15 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_127 = trunc i16 %t_load_9 to i3" [packq.c:41]   --->   Operation 192 'trunc' 'tmp_127' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_128 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %t_load_8, i32 9, i32 15)" [packq.c:41]   --->   Operation 193 'partselect' 'tmp_128' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_129 = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %tmp_127, i4 0)" [packq.c:41]   --->   Operation 194 'bitconcatenate' 'tmp_129' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 195 [1/1] (0.80ns)   --->   "%tmp_130 = or i7 %tmp_129, %tmp_128" [packq.c:41]   --->   Operation 195 'or' 'tmp_130' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_131 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %t_load_9, i32 3)" [packq.c:41]   --->   Operation 196 'bitselect' 'tmp_131' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_71 = call i8 @_ssdm_op_BitConcatenate.i8.i1.i7(i1 %tmp_131, i7 %tmp_130)" [packq.c:41]   --->   Operation 197 'bitconcatenate' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 198 [1/1] (0.00ns)   --->   "%r_addr = getelementptr [1138 x i8]* %r, i64 0, i64 1137" [packq.c:41]   --->   Operation 198 'getelementptr' 'r_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 199 [1/1] (2.77ns)   --->   "store i8 %tmp_71, i8* %r_addr, align 1" [packq.c:41]   --->   Operation 199 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_15 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_73 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %t_load_8, i32 1, i32 8)" [packq.c:42]   --->   Operation 200 'partselect' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 201 [1/1] (0.00ns)   --->   "%r_addr_1 = getelementptr [1138 x i8]* %r, i64 0, i64 1136" [packq.c:42]   --->   Operation 201 'getelementptr' 'r_addr_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 202 [1/1] (2.77ns)   --->   "store i8 %tmp_73, i8* %r_addr_1, align 1" [packq.c:42]   --->   Operation 202 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_15 : Operation 203 [2/2] (1.75ns)   --->   "%t_load_10 = load i16* %t_addr_2, align 4" [packq.c:43]   --->   Operation 203 'load' 't_load_10' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_15 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_132 = trunc i16 %t_load_8 to i1" [packq.c:41]   --->   Operation 204 'trunc' 'tmp_132' <Predicate = true> <Delay = 0.00>

State 16 <SV = 5> <Delay = 5.32>
ST_16 : Operation 205 [1/2] (1.75ns)   --->   "%t_load_10 = load i16* %t_addr_2, align 4" [packq.c:43]   --->   Operation 205 'load' 't_load_10' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_16 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_79 = call i8 @_ssdm_op_BitConcatenate.i8.i1.i7(i1 %tmp_132, i7 0)" [packq.c:41]   --->   Operation 206 'bitconcatenate' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_10 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %t_load_10, i32 6, i32 13)" [packq.c:43]   --->   Operation 207 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 208 [1/1] (0.80ns)   --->   "%tmp_89 = or i8 %tmp_10, %tmp_79" [packq.c:43]   --->   Operation 208 'or' 'tmp_89' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 209 [1/1] (0.00ns)   --->   "%r_addr_2 = getelementptr [1138 x i8]* %r, i64 0, i64 1135" [packq.c:43]   --->   Operation 209 'getelementptr' 'r_addr_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 210 [1/1] (2.77ns)   --->   "store i8 %tmp_89, i8* %r_addr_2, align 1" [packq.c:43]   --->   Operation 210 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_16 : Operation 211 [2/2] (1.75ns)   --->   "%t_load_11 = load i16* %t_addr_1, align 2" [packq.c:46]   --->   Operation 211 'load' 't_load_11' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_16 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_133 = trunc i16 %t_load_10 to i3" [packq.c:43]   --->   Operation 212 'trunc' 'tmp_133' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_137 = call i3 @_ssdm_op_PartSelect.i3.i16.i32.i32(i16 %t_load_10, i32 3, i32 5)" [packq.c:43]   --->   Operation 213 'partselect' 'tmp_137' <Predicate = true> <Delay = 0.00>

State 17 <SV = 6> <Delay = 5.32>
ST_17 : Operation 214 [1/2] (1.75ns)   --->   "%t_load_11 = load i16* %t_addr_1, align 2" [packq.c:46]   --->   Operation 214 'load' 't_load_11' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_17 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_134 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %t_load_11, i32 11, i32 15)" [packq.c:46]   --->   Operation 215 'partselect' 'tmp_134' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_135 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %tmp_133, i2 0)" [packq.c:43]   --->   Operation 216 'bitconcatenate' 'tmp_135' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 217 [1/1] (0.79ns)   --->   "%tmp_136 = or i5 %tmp_135, %tmp_134" [packq.c:43]   --->   Operation 217 'or' 'tmp_136' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_101 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %tmp_137, i5 %tmp_136)" [packq.c:46]   --->   Operation 218 'bitconcatenate' 'tmp_101' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 219 [1/1] (0.00ns)   --->   "%r_addr_3 = getelementptr [1138 x i8]* %r, i64 0, i64 1134" [packq.c:46]   --->   Operation 219 'getelementptr' 'r_addr_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 220 [1/1] (2.77ns)   --->   "store i8 %tmp_101, i8* %r_addr_3, align 1" [packq.c:46]   --->   Operation 220 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_17 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_107 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %t_load_11, i32 3, i32 10)" [packq.c:47]   --->   Operation 221 'partselect' 'tmp_107' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 222 [1/1] (0.00ns)   --->   "%r_addr_4 = getelementptr [1138 x i8]* %r, i64 0, i64 1133" [packq.c:47]   --->   Operation 222 'getelementptr' 'r_addr_4' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 223 [1/1] (2.77ns)   --->   "store i8 %tmp_107, i8* %r_addr_4, align 1" [packq.c:47]   --->   Operation 223 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_17 : Operation 224 [2/2] (1.75ns)   --->   "%t_load_12 = load i16* %t_addr, align 16" [packq.c:48]   --->   Operation 224 'load' 't_load_12' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_17 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_138 = trunc i16 %t_load_11 to i3" [packq.c:46]   --->   Operation 225 'trunc' 'tmp_138' <Predicate = true> <Delay = 0.00>

State 18 <SV = 7> <Delay = 5.32>
ST_18 : Operation 226 [1/2] (1.75ns)   --->   "%t_load_12 = load i16* %t_addr, align 16" [packq.c:48]   --->   Operation 226 'load' 't_load_12' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_18 : Operation 227 [1/1] (0.00ns)   --->   "%tmp_108 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %tmp_138, i5 0)" [packq.c:46]   --->   Operation 227 'bitconcatenate' 'tmp_108' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_12 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %t_load_12, i32 8, i32 15)" [packq.c:48]   --->   Operation 228 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 229 [1/1] (0.80ns)   --->   "%tmp_120 = or i8 %tmp_12, %tmp_108" [packq.c:48]   --->   Operation 229 'or' 'tmp_120' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 230 [1/1] (0.00ns)   --->   "%r_addr_5 = getelementptr [1138 x i8]* %r, i64 0, i64 1132" [packq.c:48]   --->   Operation 230 'getelementptr' 'r_addr_5' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 231 [1/1] (2.77ns)   --->   "store i8 %tmp_120, i8* %r_addr_5, align 1" [packq.c:48]   --->   Operation 231 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_18 : Operation 232 [1/1] (0.00ns)   --->   "%tmp_139 = trunc i16 %t_load_12 to i8" [packq.c:49]   --->   Operation 232 'trunc' 'tmp_139' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 233 [1/1] (0.00ns)   --->   "%r_addr_6 = getelementptr [1138 x i8]* %r, i64 0, i64 1131" [packq.c:49]   --->   Operation 233 'getelementptr' 'r_addr_6' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 234 [1/1] (2.77ns)   --->   "store i8 %tmp_139, i8* %r_addr_6, align 1" [packq.c:49]   --->   Operation 234 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_18 : Operation 235 [1/1] (0.00ns)   --->   "ret void" [packq.c:51]   --->   Operation 235 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ a_coeffs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
t               (alloca           ) [ 0011111111111110000]
t_addr          (getelementptr    ) [ 0011111111111111111]
t_addr_1        (getelementptr    ) [ 0011111111111111110]
t_addr_2        (getelementptr    ) [ 0011111111111111100]
t_addr_3        (getelementptr    ) [ 0011111111111111000]
t_addr_4        (getelementptr    ) [ 0011111111111111000]
t_addr_5        (getelementptr    ) [ 0011111111110000000]
t_addr_6        (getelementptr    ) [ 0011111111110000000]
t_addr_7        (getelementptr    ) [ 0011111111110000000]
StgValue_28     (br               ) [ 0111111111110000000]
i               (phi              ) [ 0010000000000000000]
phi_mul         (phi              ) [ 0011111111110000000]
next_mul        (add              ) [ 0111111111110000000]
exitcond3       (icmp             ) [ 0011111111110000000]
empty           (speclooptripcount) [ 0000000000000000000]
tmp_66          (add              ) [ 0111111111110000000]
StgValue_35     (br               ) [ 0000000000000000000]
tmp             (bitconcatenate   ) [ 0001100000000000000]
StgValue_37     (br               ) [ 0011111111110000000]
StgValue_38     (br               ) [ 0011111111111100000]
j               (phi              ) [ 0001100000000000000]
j_cast6         (zext             ) [ 0000000000000000000]
exitcond2       (icmp             ) [ 0011111111110000000]
empty_30        (speclooptripcount) [ 0000000000000000000]
j_3             (add              ) [ 0011111111110000000]
StgValue_44     (br               ) [ 0000000000000000000]
tmp_117         (add              ) [ 0000000000000000000]
tmp_118         (zext             ) [ 0000000000000000000]
a_coeffs_addr_7 (getelementptr    ) [ 0000100000000000000]
a_coeffs_load_7 (load             ) [ 0000000000000000000]
tmp_119         (zext             ) [ 0000000000000000000]
t_addr_10       (getelementptr    ) [ 0000000000000000000]
StgValue_54     (store            ) [ 0000000000000000000]
StgValue_55     (br               ) [ 0011111111110000000]
t_load          (load             ) [ 0000000000000000000]
tmp_72          (trunc            ) [ 0000000000000000000]
tmp_49          (zext             ) [ 0000000000000000000]
r_addr_7        (getelementptr    ) [ 0000000000000000000]
StgValue_60     (store            ) [ 0000000000000000000]
t_load_1        (load             ) [ 0000000000000000000]
tmp_14          (partselect       ) [ 0000000000000000000]
tmp_84          (trunc            ) [ 0000000000000000000]
tmp_15          (bitconcatenate   ) [ 0000000000000000000]
tmp_51          (or               ) [ 0000000000000000000]
tmp_52          (add              ) [ 0000000000000000000]
tmp_53          (zext             ) [ 0000000000000000000]
r_addr_8        (getelementptr    ) [ 0000000000000000000]
StgValue_69     (store            ) [ 0000000000000000000]
tmp_55          (partselect       ) [ 0000001000000000000]
tmp_70          (partselect       ) [ 0000001000000000000]
tmp_56          (add              ) [ 0000000000000000000]
tmp_57          (zext             ) [ 0000000000000000000]
r_addr_9        (getelementptr    ) [ 0000000000000000000]
StgValue_76     (store            ) [ 0000000000000000000]
t_load_2        (load             ) [ 0000000000000000000]
tmp_90          (trunc            ) [ 0000000000000000000]
tmp_77          (bitconcatenate   ) [ 0000000000000000000]
tmp_78          (or               ) [ 0000000000000000000]
tmp_80          (partselect       ) [ 0000000000000000000]
tmp_60          (bitconcatenate   ) [ 0000000000000000000]
tmp_61          (add              ) [ 0000000000000000000]
tmp_62          (zext             ) [ 0000000000000000000]
r_addr_10       (getelementptr    ) [ 0000000000000000000]
StgValue_86     (store            ) [ 0000000000000000000]
tmp_20          (partselect       ) [ 0000000100000000000]
t_load_3        (load             ) [ 0000000000000000000]
tmp_99          (trunc            ) [ 0000000000000000000]
tmp_21          (bitconcatenate   ) [ 0000000000000000000]
tmp_63          (or               ) [ 0000000000000000000]
tmp_64          (add              ) [ 0000000000000000000]
tmp_65          (zext             ) [ 0000000000000000000]
r_addr_11       (getelementptr    ) [ 0000000000000000000]
StgValue_96     (store            ) [ 0000000000000000000]
tmp_67          (partselect       ) [ 0000000000000000000]
tmp_68          (add              ) [ 0000000000000000000]
tmp_69          (zext             ) [ 0000000000000000000]
r_addr_12       (getelementptr    ) [ 0000000000000000000]
StgValue_101    (store            ) [ 0000000000000000000]
tmp_88          (partselect       ) [ 0000000010000000000]
t_load_4        (load             ) [ 0000000000000000000]
tmp_102         (trunc            ) [ 0000000000000000000]
tmp_91          (bitconcatenate   ) [ 0000000000000000000]
tmp_95          (or               ) [ 0000000000000000000]
tmp_111         (bitselect        ) [ 0000000000000000000]
tmp_74          (bitconcatenate   ) [ 0000000000000000000]
tmp_75          (add              ) [ 0000000000000000000]
tmp_76          (zext             ) [ 0000000000000000000]
r_addr_13       (getelementptr    ) [ 0000000000000000000]
StgValue_113    (store            ) [ 0000000000000000000]
tmp_81          (partselect       ) [ 0000000000000000000]
tmp_82          (add              ) [ 0000000000000000000]
tmp_83          (zext             ) [ 0000000000000000000]
r_addr_14       (getelementptr    ) [ 0000000000000000000]
StgValue_118    (store            ) [ 0000000000000000000]
tmp_100         (partselect       ) [ 0000000001000000000]
t_load_5        (load             ) [ 0000000000000000000]
tmp_115         (trunc            ) [ 0000000000000000000]
tmp_106         (bitconcatenate   ) [ 0000000000000000000]
tmp_109         (or               ) [ 0000000000000000000]
tmp_110         (partselect       ) [ 0000000000000000000]
tmp_85          (bitconcatenate   ) [ 0000000000000000000]
tmp_86          (add              ) [ 0000000000000000000]
tmp_87          (zext             ) [ 0000000000000000000]
r_addr_15       (getelementptr    ) [ 0000000000000000000]
StgValue_130    (store            ) [ 0000000000000000000]
tmp_29          (partselect       ) [ 0000000000100000000]
t_load_6        (load             ) [ 0000000000000000000]
tmp_116         (trunc            ) [ 0000000000000000000]
tmp_30          (bitconcatenate   ) [ 0000000000000000000]
tmp_92          (or               ) [ 0000000000000000000]
tmp_93          (add              ) [ 0000000000000000000]
tmp_94          (zext             ) [ 0000000000000000000]
r_addr_16       (getelementptr    ) [ 0000000000000000000]
StgValue_140    (store            ) [ 0000000000000000000]
tmp_96          (partselect       ) [ 0000000000000000000]
tmp_97          (add              ) [ 0000000000000000000]
tmp_98          (zext             ) [ 0000000000000000000]
r_addr_17       (getelementptr    ) [ 0000000000000000000]
StgValue_145    (store            ) [ 0000000000000000000]
tmp_123         (partselect       ) [ 0000000000010000000]
t_load_7        (load             ) [ 0000000000000000000]
tmp_121         (trunc            ) [ 0000000000000000000]
tmp_124         (bitconcatenate   ) [ 0000000000000000000]
tmp_125         (or               ) [ 0000000000000000000]
tmp_126         (partselect       ) [ 0000000000000000000]
tmp_103         (bitconcatenate   ) [ 0000000000000000000]
tmp_104         (add              ) [ 0000000000000000000]
tmp_105         (zext             ) [ 0000000000000000000]
r_addr_18       (getelementptr    ) [ 0000000000000000000]
StgValue_157    (store            ) [ 0000000000000000000]
tmp_112         (partselect       ) [ 0000000000000000000]
tmp_113         (add              ) [ 0000000000000000000]
tmp_114         (zext             ) [ 0000000000000000000]
r_addr_19       (getelementptr    ) [ 0000000000000000000]
StgValue_162    (store            ) [ 0000000000000000000]
StgValue_163    (br               ) [ 0111111111110000000]
j_1             (phi              ) [ 0000000000001100000]
exitcond1       (icmp             ) [ 0000000000001100000]
empty_31        (speclooptripcount) [ 0000000000000000000]
tmp_46          (add              ) [ 0010000000001100000]
StgValue_168    (br               ) [ 0000000000000000000]
tmp_32          (bitconcatenate   ) [ 0000000000000000000]
tmp_s           (zext             ) [ 0000000000000000000]
a_coeffs_addr   (getelementptr    ) [ 0000000000000100000]
StgValue_173    (br               ) [ 0000000000001110000]
a_coeffs_load   (load             ) [ 0000000000000000000]
tmp_45          (zext             ) [ 0000000000000000000]
t_addr_8        (getelementptr    ) [ 0000000000000000000]
StgValue_177    (store            ) [ 0000000000000000000]
StgValue_178    (br               ) [ 0010000000001100000]
j_2             (phi              ) [ 0000000000000010000]
exitcond        (icmp             ) [ 0000000000000010000]
empty_32        (speclooptripcount) [ 0000000000000000000]
StgValue_182    (br               ) [ 0000000000000000000]
tmp_122         (zext             ) [ 0000000000000000000]
t_addr_9        (getelementptr    ) [ 0000000000000000000]
StgValue_185    (store            ) [ 0000000000000000000]
j_4             (add              ) [ 0000000000001010000]
StgValue_187    (br               ) [ 0000000000001010000]
t_load_8        (load             ) [ 0000000000000000000]
t_load_9        (load             ) [ 0000000000000000000]
tmp_127         (trunc            ) [ 0000000000000000000]
tmp_128         (partselect       ) [ 0000000000000000000]
tmp_129         (bitconcatenate   ) [ 0000000000000000000]
tmp_130         (or               ) [ 0000000000000000000]
tmp_131         (bitselect        ) [ 0000000000000000000]
tmp_71          (bitconcatenate   ) [ 0000000000000000000]
r_addr          (getelementptr    ) [ 0000000000000000000]
StgValue_199    (store            ) [ 0000000000000000000]
tmp_73          (partselect       ) [ 0000000000000000000]
r_addr_1        (getelementptr    ) [ 0000000000000000000]
StgValue_202    (store            ) [ 0000000000000000000]
tmp_132         (trunc            ) [ 0000000000000000100]
t_load_10       (load             ) [ 0000000000000000000]
tmp_79          (bitconcatenate   ) [ 0000000000000000000]
tmp_10          (partselect       ) [ 0000000000000000000]
tmp_89          (or               ) [ 0000000000000000000]
r_addr_2        (getelementptr    ) [ 0000000000000000000]
StgValue_210    (store            ) [ 0000000000000000000]
tmp_133         (trunc            ) [ 0000000000000000010]
tmp_137         (partselect       ) [ 0000000000000000010]
t_load_11       (load             ) [ 0000000000000000000]
tmp_134         (partselect       ) [ 0000000000000000000]
tmp_135         (bitconcatenate   ) [ 0000000000000000000]
tmp_136         (or               ) [ 0000000000000000000]
tmp_101         (bitconcatenate   ) [ 0000000000000000000]
r_addr_3        (getelementptr    ) [ 0000000000000000000]
StgValue_220    (store            ) [ 0000000000000000000]
tmp_107         (partselect       ) [ 0000000000000000000]
r_addr_4        (getelementptr    ) [ 0000000000000000000]
StgValue_223    (store            ) [ 0000000000000000000]
tmp_138         (trunc            ) [ 0000000000000000001]
t_load_12       (load             ) [ 0000000000000000000]
tmp_108         (bitconcatenate   ) [ 0000000000000000000]
tmp_12          (partselect       ) [ 0000000000000000000]
tmp_120         (or               ) [ 0000000000000000000]
r_addr_5        (getelementptr    ) [ 0000000000000000000]
StgValue_231    (store            ) [ 0000000000000000000]
tmp_139         (trunc            ) [ 0000000000000000000]
r_addr_6        (getelementptr    ) [ 0000000000000000000]
StgValue_234    (store            ) [ 0000000000000000000]
StgValue_235    (ret              ) [ 0000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a_coeffs">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_coeffs"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i7.i3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i3.i5"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i1.i7"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i3.i4"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i2.i6"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1004" name="t_alloca_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="t_addr_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="16" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="1" slack="0"/>
<pin id="170" dir="1" index="3" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="t_addr_1_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="16" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="1" slack="0"/>
<pin id="178" dir="1" index="3" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_1/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="t_addr_2_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="16" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="3" slack="0"/>
<pin id="186" dir="1" index="3" bw="3" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_2/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="t_addr_3_gep_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="16" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="3" slack="0"/>
<pin id="194" dir="1" index="3" bw="3" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_3/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="t_addr_4_gep_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="16" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="0" index="2" bw="4" slack="0"/>
<pin id="202" dir="1" index="3" bw="3" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_4/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="t_addr_5_gep_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="16" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="0" index="2" bw="4" slack="0"/>
<pin id="210" dir="1" index="3" bw="3" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_5/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="t_addr_6_gep_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="16" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="0" index="2" bw="4" slack="0"/>
<pin id="218" dir="1" index="3" bw="3" slack="7"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_6/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="t_addr_7_gep_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="16" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="0" index="2" bw="4" slack="0"/>
<pin id="226" dir="1" index="3" bw="3" slack="8"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_7/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="a_coeffs_addr_7_gep_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="16" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="0" index="2" bw="10" slack="0"/>
<pin id="234" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_coeffs_addr_7/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="grp_access_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="10" slack="0"/>
<pin id="239" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="240" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="241" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_coeffs_load_7/3 a_coeffs_load/12 "/>
</bind>
</comp>

<comp id="243" class="1004" name="grp_access_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="3" slack="0"/>
<pin id="245" dir="0" index="1" bw="16" slack="0"/>
<pin id="246" dir="0" index="2" bw="0" slack="0"/>
<pin id="248" dir="0" index="4" bw="3" slack="0"/>
<pin id="249" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="250" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="247" dir="1" index="3" bw="16" slack="0"/>
<pin id="251" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="t_load/3 t_load_1/3 StgValue_54/4 t_load_2/5 t_load_3/6 t_load_4/7 t_load_5/8 t_load_6/9 t_load_7/10 StgValue_177/13 StgValue_185/14 t_load_8/14 t_load_9/14 t_load_10/15 t_load_11/16 t_load_12/17 "/>
</bind>
</comp>

<comp id="252" class="1004" name="t_addr_10_gep_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="0" index="2" bw="4" slack="0"/>
<pin id="256" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_10/4 "/>
</bind>
</comp>

<comp id="260" class="1004" name="r_addr_7_gep_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="8" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="0" index="2" bw="11" slack="0"/>
<pin id="264" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_addr_7/5 "/>
</bind>
</comp>

<comp id="267" class="1004" name="grp_access_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="11" slack="0"/>
<pin id="269" dir="0" index="1" bw="8" slack="0"/>
<pin id="270" dir="0" index="2" bw="0" slack="0"/>
<pin id="280" dir="0" index="4" bw="11" slack="0"/>
<pin id="281" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="282" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="271" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="283" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_60/5 StgValue_69/5 StgValue_76/6 StgValue_86/6 StgValue_96/7 StgValue_101/7 StgValue_113/8 StgValue_118/8 StgValue_130/9 StgValue_140/10 StgValue_145/10 StgValue_157/11 StgValue_162/11 StgValue_199/15 StgValue_202/15 StgValue_210/16 StgValue_220/17 StgValue_223/17 StgValue_231/18 StgValue_234/18 "/>
</bind>
</comp>

<comp id="273" class="1004" name="r_addr_8_gep_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="8" slack="0"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="0" index="2" bw="11" slack="0"/>
<pin id="277" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_addr_8/5 "/>
</bind>
</comp>

<comp id="285" class="1004" name="r_addr_9_gep_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="8" slack="0"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="0" index="2" bw="11" slack="0"/>
<pin id="289" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_addr_9/6 "/>
</bind>
</comp>

<comp id="293" class="1004" name="r_addr_10_gep_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="8" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="0" index="2" bw="11" slack="0"/>
<pin id="297" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_addr_10/6 "/>
</bind>
</comp>

<comp id="301" class="1004" name="r_addr_11_gep_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="8" slack="0"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="0" index="2" bw="11" slack="0"/>
<pin id="305" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_addr_11/7 "/>
</bind>
</comp>

<comp id="309" class="1004" name="r_addr_12_gep_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="8" slack="0"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="0" index="2" bw="11" slack="0"/>
<pin id="313" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_addr_12/7 "/>
</bind>
</comp>

<comp id="317" class="1004" name="r_addr_13_gep_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="8" slack="0"/>
<pin id="319" dir="0" index="1" bw="1" slack="0"/>
<pin id="320" dir="0" index="2" bw="11" slack="0"/>
<pin id="321" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_addr_13/8 "/>
</bind>
</comp>

<comp id="325" class="1004" name="r_addr_14_gep_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="8" slack="0"/>
<pin id="327" dir="0" index="1" bw="1" slack="0"/>
<pin id="328" dir="0" index="2" bw="11" slack="0"/>
<pin id="329" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_addr_14/8 "/>
</bind>
</comp>

<comp id="333" class="1004" name="r_addr_15_gep_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="8" slack="0"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="0" index="2" bw="11" slack="0"/>
<pin id="337" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_addr_15/9 "/>
</bind>
</comp>

<comp id="341" class="1004" name="r_addr_16_gep_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="8" slack="0"/>
<pin id="343" dir="0" index="1" bw="1" slack="0"/>
<pin id="344" dir="0" index="2" bw="11" slack="0"/>
<pin id="345" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_addr_16/10 "/>
</bind>
</comp>

<comp id="349" class="1004" name="r_addr_17_gep_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="8" slack="0"/>
<pin id="351" dir="0" index="1" bw="1" slack="0"/>
<pin id="352" dir="0" index="2" bw="11" slack="0"/>
<pin id="353" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_addr_17/10 "/>
</bind>
</comp>

<comp id="357" class="1004" name="r_addr_18_gep_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="8" slack="0"/>
<pin id="359" dir="0" index="1" bw="1" slack="0"/>
<pin id="360" dir="0" index="2" bw="11" slack="0"/>
<pin id="361" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_addr_18/11 "/>
</bind>
</comp>

<comp id="365" class="1004" name="r_addr_19_gep_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="8" slack="0"/>
<pin id="367" dir="0" index="1" bw="1" slack="0"/>
<pin id="368" dir="0" index="2" bw="11" slack="0"/>
<pin id="369" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_addr_19/11 "/>
</bind>
</comp>

<comp id="373" class="1004" name="a_coeffs_addr_gep_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="16" slack="0"/>
<pin id="375" dir="0" index="1" bw="1" slack="0"/>
<pin id="376" dir="0" index="2" bw="10" slack="0"/>
<pin id="377" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_coeffs_addr/12 "/>
</bind>
</comp>

<comp id="381" class="1004" name="t_addr_8_gep_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="383" dir="0" index="1" bw="1" slack="0"/>
<pin id="384" dir="0" index="2" bw="3" slack="0"/>
<pin id="385" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_8/13 "/>
</bind>
</comp>

<comp id="389" class="1004" name="t_addr_9_gep_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="391" dir="0" index="1" bw="1" slack="0"/>
<pin id="392" dir="0" index="2" bw="4" slack="0"/>
<pin id="393" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_9/14 "/>
</bind>
</comp>

<comp id="397" class="1004" name="r_addr_gep_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="8" slack="0"/>
<pin id="399" dir="0" index="1" bw="1" slack="0"/>
<pin id="400" dir="0" index="2" bw="12" slack="0"/>
<pin id="401" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_addr/15 "/>
</bind>
</comp>

<comp id="406" class="1004" name="r_addr_1_gep_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="8" slack="0"/>
<pin id="408" dir="0" index="1" bw="1" slack="0"/>
<pin id="409" dir="0" index="2" bw="12" slack="0"/>
<pin id="410" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_addr_1/15 "/>
</bind>
</comp>

<comp id="415" class="1004" name="r_addr_2_gep_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="8" slack="0"/>
<pin id="417" dir="0" index="1" bw="1" slack="0"/>
<pin id="418" dir="0" index="2" bw="12" slack="0"/>
<pin id="419" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_addr_2/16 "/>
</bind>
</comp>

<comp id="424" class="1004" name="r_addr_3_gep_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="8" slack="0"/>
<pin id="426" dir="0" index="1" bw="1" slack="0"/>
<pin id="427" dir="0" index="2" bw="12" slack="0"/>
<pin id="428" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_addr_3/17 "/>
</bind>
</comp>

<comp id="433" class="1004" name="r_addr_4_gep_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="8" slack="0"/>
<pin id="435" dir="0" index="1" bw="1" slack="0"/>
<pin id="436" dir="0" index="2" bw="12" slack="0"/>
<pin id="437" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_addr_4/17 "/>
</bind>
</comp>

<comp id="442" class="1004" name="r_addr_5_gep_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="8" slack="0"/>
<pin id="444" dir="0" index="1" bw="1" slack="0"/>
<pin id="445" dir="0" index="2" bw="12" slack="0"/>
<pin id="446" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_addr_5/18 "/>
</bind>
</comp>

<comp id="451" class="1004" name="r_addr_6_gep_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="8" slack="0"/>
<pin id="453" dir="0" index="1" bw="1" slack="0"/>
<pin id="454" dir="0" index="2" bw="12" slack="0"/>
<pin id="455" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_addr_6/18 "/>
</bind>
</comp>

<comp id="460" class="1005" name="i_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="7" slack="1"/>
<pin id="462" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="464" class="1004" name="i_phi_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="1"/>
<pin id="466" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="467" dir="0" index="2" bw="7" slack="0"/>
<pin id="468" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="469" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="471" class="1005" name="phi_mul_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="11" slack="1"/>
<pin id="473" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="475" class="1004" name="phi_mul_phi_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="1"/>
<pin id="477" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="478" dir="0" index="2" bw="11" slack="0"/>
<pin id="479" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="480" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="483" class="1005" name="j_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="4" slack="1"/>
<pin id="485" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="487" class="1004" name="j_phi_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="4" slack="0"/>
<pin id="489" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="490" dir="0" index="2" bw="1" slack="1"/>
<pin id="491" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="492" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="495" class="1005" name="j_1_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="3" slack="1"/>
<pin id="497" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j_1 (phireg) "/>
</bind>
</comp>

<comp id="499" class="1004" name="j_1_phi_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="3" slack="0"/>
<pin id="501" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="502" dir="0" index="2" bw="1" slack="1"/>
<pin id="503" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="504" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1/12 "/>
</bind>
</comp>

<comp id="507" class="1005" name="j_2_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="4" slack="1"/>
<pin id="509" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j_2 (phireg) "/>
</bind>
</comp>

<comp id="511" class="1004" name="j_2_phi_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="4" slack="0"/>
<pin id="513" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="514" dir="0" index="2" bw="4" slack="1"/>
<pin id="515" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="516" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_2/14 "/>
</bind>
</comp>

<comp id="518" class="1004" name="grp_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="3" slack="0"/>
<pin id="520" dir="0" index="1" bw="16" slack="0"/>
<pin id="521" dir="0" index="2" bw="3" slack="0"/>
<pin id="522" dir="0" index="3" bw="4" slack="0"/>
<pin id="523" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_80/6 tmp_137/16 "/>
</bind>
</comp>

<comp id="528" class="1004" name="grp_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="8" slack="0"/>
<pin id="530" dir="0" index="1" bw="16" slack="0"/>
<pin id="531" dir="0" index="2" bw="4" slack="0"/>
<pin id="532" dir="0" index="3" bw="5" slack="0"/>
<pin id="533" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_20/6 tmp_10/16 "/>
</bind>
</comp>

<comp id="538" class="1004" name="grp_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="8" slack="0"/>
<pin id="540" dir="0" index="1" bw="16" slack="0"/>
<pin id="541" dir="0" index="2" bw="1" slack="0"/>
<pin id="542" dir="0" index="3" bw="5" slack="0"/>
<pin id="543" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_67/7 tmp_73/15 "/>
</bind>
</comp>

<comp id="550" class="1004" name="grp_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="7" slack="0"/>
<pin id="552" dir="0" index="1" bw="16" slack="0"/>
<pin id="553" dir="0" index="2" bw="5" slack="0"/>
<pin id="554" dir="0" index="3" bw="5" slack="0"/>
<pin id="555" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_88/7 tmp_128/15 "/>
</bind>
</comp>

<comp id="560" class="1004" name="grp_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="0"/>
<pin id="562" dir="0" index="1" bw="16" slack="0"/>
<pin id="563" dir="0" index="2" bw="3" slack="0"/>
<pin id="564" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_111/8 tmp_131/15 "/>
</bind>
</comp>

<comp id="568" class="1004" name="next_mul_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="11" slack="0"/>
<pin id="570" dir="0" index="1" bw="5" slack="0"/>
<pin id="571" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/2 "/>
</bind>
</comp>

<comp id="574" class="1004" name="exitcond3_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="7" slack="0"/>
<pin id="576" dir="0" index="1" bw="7" slack="0"/>
<pin id="577" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/2 "/>
</bind>
</comp>

<comp id="580" class="1004" name="tmp_66_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="7" slack="0"/>
<pin id="582" dir="0" index="1" bw="1" slack="0"/>
<pin id="583" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_66/2 "/>
</bind>
</comp>

<comp id="586" class="1004" name="tmp_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="10" slack="0"/>
<pin id="588" dir="0" index="1" bw="7" slack="0"/>
<pin id="589" dir="0" index="2" bw="1" slack="0"/>
<pin id="590" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="594" class="1004" name="j_cast6_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="4" slack="0"/>
<pin id="596" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast6/3 "/>
</bind>
</comp>

<comp id="598" class="1004" name="exitcond2_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="4" slack="0"/>
<pin id="600" dir="0" index="1" bw="4" slack="0"/>
<pin id="601" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/3 "/>
</bind>
</comp>

<comp id="604" class="1004" name="j_3_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="4" slack="0"/>
<pin id="606" dir="0" index="1" bw="1" slack="0"/>
<pin id="607" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_3/3 "/>
</bind>
</comp>

<comp id="610" class="1004" name="tmp_117_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="10" slack="1"/>
<pin id="612" dir="0" index="1" bw="4" slack="0"/>
<pin id="613" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_117/3 "/>
</bind>
</comp>

<comp id="615" class="1004" name="tmp_118_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="10" slack="0"/>
<pin id="617" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_118/3 "/>
</bind>
</comp>

<comp id="620" class="1004" name="tmp_119_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="4" slack="1"/>
<pin id="622" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_119/4 "/>
</bind>
</comp>

<comp id="625" class="1004" name="tmp_72_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="16" slack="0"/>
<pin id="627" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_72/5 "/>
</bind>
</comp>

<comp id="630" class="1004" name="tmp_49_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="11" slack="2"/>
<pin id="632" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_49/5 "/>
</bind>
</comp>

<comp id="635" class="1004" name="tmp_14_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="8" slack="0"/>
<pin id="637" dir="0" index="1" bw="16" slack="0"/>
<pin id="638" dir="0" index="2" bw="5" slack="0"/>
<pin id="639" dir="0" index="3" bw="5" slack="0"/>
<pin id="640" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/5 "/>
</bind>
</comp>

<comp id="645" class="1004" name="tmp_84_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="16" slack="0"/>
<pin id="647" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_84/5 "/>
</bind>
</comp>

<comp id="649" class="1004" name="tmp_15_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="8" slack="0"/>
<pin id="651" dir="0" index="1" bw="3" slack="0"/>
<pin id="652" dir="0" index="2" bw="1" slack="0"/>
<pin id="653" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_15/5 "/>
</bind>
</comp>

<comp id="657" class="1004" name="tmp_51_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="8" slack="0"/>
<pin id="659" dir="0" index="1" bw="8" slack="0"/>
<pin id="660" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_51/5 "/>
</bind>
</comp>

<comp id="664" class="1004" name="tmp_52_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="1" slack="0"/>
<pin id="666" dir="0" index="1" bw="11" slack="2"/>
<pin id="667" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_52/5 "/>
</bind>
</comp>

<comp id="670" class="1004" name="tmp_53_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="11" slack="0"/>
<pin id="672" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_53/5 "/>
</bind>
</comp>

<comp id="675" class="1004" name="tmp_55_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="8" slack="0"/>
<pin id="677" dir="0" index="1" bw="16" slack="0"/>
<pin id="678" dir="0" index="2" bw="3" slack="0"/>
<pin id="679" dir="0" index="3" bw="5" slack="0"/>
<pin id="680" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_55/5 "/>
</bind>
</comp>

<comp id="685" class="1004" name="tmp_70_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="5" slack="0"/>
<pin id="687" dir="0" index="1" bw="16" slack="0"/>
<pin id="688" dir="0" index="2" bw="5" slack="0"/>
<pin id="689" dir="0" index="3" bw="5" slack="0"/>
<pin id="690" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_70/5 "/>
</bind>
</comp>

<comp id="695" class="1004" name="tmp_56_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="3" slack="0"/>
<pin id="697" dir="0" index="1" bw="11" slack="3"/>
<pin id="698" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_56/6 "/>
</bind>
</comp>

<comp id="701" class="1004" name="tmp_57_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="11" slack="0"/>
<pin id="703" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_57/6 "/>
</bind>
</comp>

<comp id="706" class="1004" name="tmp_90_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="16" slack="0"/>
<pin id="708" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_90/6 "/>
</bind>
</comp>

<comp id="710" class="1004" name="tmp_77_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="5" slack="0"/>
<pin id="712" dir="0" index="1" bw="3" slack="0"/>
<pin id="713" dir="0" index="2" bw="1" slack="0"/>
<pin id="714" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_77/6 "/>
</bind>
</comp>

<comp id="718" class="1004" name="tmp_78_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="5" slack="0"/>
<pin id="720" dir="0" index="1" bw="5" slack="1"/>
<pin id="721" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_78/6 "/>
</bind>
</comp>

<comp id="723" class="1004" name="tmp_60_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="8" slack="0"/>
<pin id="725" dir="0" index="1" bw="3" slack="0"/>
<pin id="726" dir="0" index="2" bw="5" slack="0"/>
<pin id="727" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_60/6 "/>
</bind>
</comp>

<comp id="732" class="1004" name="tmp_61_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="3" slack="0"/>
<pin id="734" dir="0" index="1" bw="11" slack="3"/>
<pin id="735" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_61/6 "/>
</bind>
</comp>

<comp id="738" class="1004" name="tmp_62_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="11" slack="0"/>
<pin id="740" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_62/6 "/>
</bind>
</comp>

<comp id="743" class="1004" name="tmp_99_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="16" slack="0"/>
<pin id="745" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_99/7 "/>
</bind>
</comp>

<comp id="747" class="1004" name="tmp_21_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="8" slack="0"/>
<pin id="749" dir="0" index="1" bw="1" slack="0"/>
<pin id="750" dir="0" index="2" bw="1" slack="0"/>
<pin id="751" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_21/7 "/>
</bind>
</comp>

<comp id="755" class="1004" name="tmp_63_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="8" slack="0"/>
<pin id="757" dir="0" index="1" bw="8" slack="1"/>
<pin id="758" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_63/7 "/>
</bind>
</comp>

<comp id="761" class="1004" name="tmp_64_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="4" slack="0"/>
<pin id="763" dir="0" index="1" bw="11" slack="4"/>
<pin id="764" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_64/7 "/>
</bind>
</comp>

<comp id="767" class="1004" name="tmp_65_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="11" slack="0"/>
<pin id="769" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_65/7 "/>
</bind>
</comp>

<comp id="772" class="1004" name="tmp_68_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="4" slack="0"/>
<pin id="774" dir="0" index="1" bw="11" slack="4"/>
<pin id="775" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_68/7 "/>
</bind>
</comp>

<comp id="778" class="1004" name="tmp_69_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="11" slack="0"/>
<pin id="780" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_69/7 "/>
</bind>
</comp>

<comp id="783" class="1004" name="tmp_102_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="16" slack="0"/>
<pin id="785" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_102/8 "/>
</bind>
</comp>

<comp id="787" class="1004" name="tmp_91_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="7" slack="0"/>
<pin id="789" dir="0" index="1" bw="3" slack="0"/>
<pin id="790" dir="0" index="2" bw="1" slack="0"/>
<pin id="791" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_91/8 "/>
</bind>
</comp>

<comp id="795" class="1004" name="tmp_95_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="7" slack="0"/>
<pin id="797" dir="0" index="1" bw="7" slack="1"/>
<pin id="798" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_95/8 "/>
</bind>
</comp>

<comp id="800" class="1004" name="tmp_74_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="8" slack="0"/>
<pin id="802" dir="0" index="1" bw="1" slack="0"/>
<pin id="803" dir="0" index="2" bw="7" slack="0"/>
<pin id="804" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_74/8 "/>
</bind>
</comp>

<comp id="809" class="1004" name="tmp_75_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="4" slack="0"/>
<pin id="811" dir="0" index="1" bw="11" slack="5"/>
<pin id="812" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_75/8 "/>
</bind>
</comp>

<comp id="815" class="1004" name="tmp_76_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="11" slack="0"/>
<pin id="817" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_76/8 "/>
</bind>
</comp>

<comp id="820" class="1004" name="tmp_81_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="8" slack="0"/>
<pin id="822" dir="0" index="1" bw="16" slack="0"/>
<pin id="823" dir="0" index="2" bw="4" slack="0"/>
<pin id="824" dir="0" index="3" bw="5" slack="0"/>
<pin id="825" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_81/8 "/>
</bind>
</comp>

<comp id="831" class="1004" name="tmp_82_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="4" slack="0"/>
<pin id="833" dir="0" index="1" bw="11" slack="5"/>
<pin id="834" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_82/8 "/>
</bind>
</comp>

<comp id="837" class="1004" name="tmp_83_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="11" slack="0"/>
<pin id="839" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_83/8 "/>
</bind>
</comp>

<comp id="842" class="1004" name="tmp_100_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="4" slack="0"/>
<pin id="844" dir="0" index="1" bw="16" slack="0"/>
<pin id="845" dir="0" index="2" bw="5" slack="0"/>
<pin id="846" dir="0" index="3" bw="5" slack="0"/>
<pin id="847" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_100/8 "/>
</bind>
</comp>

<comp id="852" class="1004" name="tmp_115_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="16" slack="0"/>
<pin id="854" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_115/9 "/>
</bind>
</comp>

<comp id="856" class="1004" name="tmp_106_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="4" slack="0"/>
<pin id="858" dir="0" index="1" bw="3" slack="0"/>
<pin id="859" dir="0" index="2" bw="1" slack="0"/>
<pin id="860" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_106/9 "/>
</bind>
</comp>

<comp id="864" class="1004" name="tmp_109_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="4" slack="0"/>
<pin id="866" dir="0" index="1" bw="4" slack="1"/>
<pin id="867" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_109/9 "/>
</bind>
</comp>

<comp id="869" class="1004" name="tmp_110_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="4" slack="0"/>
<pin id="871" dir="0" index="1" bw="16" slack="0"/>
<pin id="872" dir="0" index="2" bw="3" slack="0"/>
<pin id="873" dir="0" index="3" bw="4" slack="0"/>
<pin id="874" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_110/9 "/>
</bind>
</comp>

<comp id="879" class="1004" name="tmp_85_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="8" slack="0"/>
<pin id="881" dir="0" index="1" bw="4" slack="0"/>
<pin id="882" dir="0" index="2" bw="4" slack="0"/>
<pin id="883" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_85/9 "/>
</bind>
</comp>

<comp id="888" class="1004" name="tmp_86_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="5" slack="0"/>
<pin id="890" dir="0" index="1" bw="11" slack="6"/>
<pin id="891" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_86/9 "/>
</bind>
</comp>

<comp id="894" class="1004" name="tmp_87_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="11" slack="0"/>
<pin id="896" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_87/9 "/>
</bind>
</comp>

<comp id="899" class="1004" name="tmp_29_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="8" slack="0"/>
<pin id="901" dir="0" index="1" bw="16" slack="0"/>
<pin id="902" dir="0" index="2" bw="4" slack="0"/>
<pin id="903" dir="0" index="3" bw="5" slack="0"/>
<pin id="904" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_29/9 "/>
</bind>
</comp>

<comp id="909" class="1004" name="tmp_116_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="16" slack="0"/>
<pin id="911" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_116/10 "/>
</bind>
</comp>

<comp id="913" class="1004" name="tmp_30_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="8" slack="0"/>
<pin id="915" dir="0" index="1" bw="2" slack="0"/>
<pin id="916" dir="0" index="2" bw="1" slack="0"/>
<pin id="917" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_30/10 "/>
</bind>
</comp>

<comp id="921" class="1004" name="tmp_92_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="8" slack="0"/>
<pin id="923" dir="0" index="1" bw="8" slack="1"/>
<pin id="924" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_92/10 "/>
</bind>
</comp>

<comp id="927" class="1004" name="tmp_93_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="5" slack="0"/>
<pin id="929" dir="0" index="1" bw="11" slack="7"/>
<pin id="930" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_93/10 "/>
</bind>
</comp>

<comp id="933" class="1004" name="tmp_94_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="11" slack="0"/>
<pin id="935" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_94/10 "/>
</bind>
</comp>

<comp id="938" class="1004" name="tmp_96_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="8" slack="0"/>
<pin id="940" dir="0" index="1" bw="16" slack="0"/>
<pin id="941" dir="0" index="2" bw="3" slack="0"/>
<pin id="942" dir="0" index="3" bw="5" slack="0"/>
<pin id="943" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_96/10 "/>
</bind>
</comp>

<comp id="949" class="1004" name="tmp_97_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="5" slack="0"/>
<pin id="951" dir="0" index="1" bw="11" slack="7"/>
<pin id="952" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_97/10 "/>
</bind>
</comp>

<comp id="955" class="1004" name="tmp_98_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="11" slack="0"/>
<pin id="957" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_98/10 "/>
</bind>
</comp>

<comp id="960" class="1004" name="tmp_123_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="6" slack="0"/>
<pin id="962" dir="0" index="1" bw="16" slack="0"/>
<pin id="963" dir="0" index="2" bw="5" slack="0"/>
<pin id="964" dir="0" index="3" bw="5" slack="0"/>
<pin id="965" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_123/10 "/>
</bind>
</comp>

<comp id="970" class="1004" name="tmp_121_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="16" slack="0"/>
<pin id="972" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_121/11 "/>
</bind>
</comp>

<comp id="974" class="1004" name="tmp_124_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="6" slack="0"/>
<pin id="976" dir="0" index="1" bw="3" slack="0"/>
<pin id="977" dir="0" index="2" bw="1" slack="0"/>
<pin id="978" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_124/11 "/>
</bind>
</comp>

<comp id="982" class="1004" name="tmp_125_fu_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="6" slack="0"/>
<pin id="984" dir="0" index="1" bw="6" slack="1"/>
<pin id="985" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_125/11 "/>
</bind>
</comp>

<comp id="987" class="1004" name="tmp_126_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="2" slack="0"/>
<pin id="989" dir="0" index="1" bw="16" slack="0"/>
<pin id="990" dir="0" index="2" bw="3" slack="0"/>
<pin id="991" dir="0" index="3" bw="4" slack="0"/>
<pin id="992" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_126/11 "/>
</bind>
</comp>

<comp id="997" class="1004" name="tmp_103_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="8" slack="0"/>
<pin id="999" dir="0" index="1" bw="2" slack="0"/>
<pin id="1000" dir="0" index="2" bw="6" slack="0"/>
<pin id="1001" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_103/11 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="tmp_104_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="5" slack="0"/>
<pin id="1008" dir="0" index="1" bw="11" slack="8"/>
<pin id="1009" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_104/11 "/>
</bind>
</comp>

<comp id="1012" class="1004" name="tmp_105_fu_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="11" slack="0"/>
<pin id="1014" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_105/11 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="tmp_112_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="8" slack="0"/>
<pin id="1019" dir="0" index="1" bw="16" slack="0"/>
<pin id="1020" dir="0" index="2" bw="4" slack="0"/>
<pin id="1021" dir="0" index="3" bw="5" slack="0"/>
<pin id="1022" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_112/11 "/>
</bind>
</comp>

<comp id="1028" class="1004" name="tmp_113_fu_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="5" slack="0"/>
<pin id="1030" dir="0" index="1" bw="11" slack="8"/>
<pin id="1031" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_113/11 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="tmp_114_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="11" slack="0"/>
<pin id="1036" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_114/11 "/>
</bind>
</comp>

<comp id="1039" class="1004" name="exitcond1_fu_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="3" slack="0"/>
<pin id="1041" dir="0" index="1" bw="3" slack="0"/>
<pin id="1042" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/12 "/>
</bind>
</comp>

<comp id="1045" class="1004" name="tmp_46_fu_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="3" slack="0"/>
<pin id="1047" dir="0" index="1" bw="1" slack="0"/>
<pin id="1048" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_46/12 "/>
</bind>
</comp>

<comp id="1051" class="1004" name="tmp_32_fu_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="10" slack="0"/>
<pin id="1053" dir="0" index="1" bw="7" slack="0"/>
<pin id="1054" dir="0" index="2" bw="3" slack="0"/>
<pin id="1055" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_32/12 "/>
</bind>
</comp>

<comp id="1059" class="1004" name="tmp_s_fu_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="10" slack="0"/>
<pin id="1061" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/12 "/>
</bind>
</comp>

<comp id="1064" class="1004" name="tmp_45_fu_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="3" slack="1"/>
<pin id="1066" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_45/13 "/>
</bind>
</comp>

<comp id="1069" class="1004" name="exitcond_fu_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="4" slack="0"/>
<pin id="1071" dir="0" index="1" bw="4" slack="0"/>
<pin id="1072" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/14 "/>
</bind>
</comp>

<comp id="1075" class="1004" name="tmp_122_fu_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="4" slack="0"/>
<pin id="1077" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_122/14 "/>
</bind>
</comp>

<comp id="1080" class="1004" name="j_4_fu_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="4" slack="0"/>
<pin id="1082" dir="0" index="1" bw="1" slack="0"/>
<pin id="1083" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_4/14 "/>
</bind>
</comp>

<comp id="1086" class="1004" name="tmp_127_fu_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="16" slack="0"/>
<pin id="1088" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_127/15 "/>
</bind>
</comp>

<comp id="1090" class="1004" name="tmp_129_fu_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="7" slack="0"/>
<pin id="1092" dir="0" index="1" bw="3" slack="0"/>
<pin id="1093" dir="0" index="2" bw="1" slack="0"/>
<pin id="1094" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_129/15 "/>
</bind>
</comp>

<comp id="1098" class="1004" name="tmp_130_fu_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="7" slack="0"/>
<pin id="1100" dir="0" index="1" bw="7" slack="0"/>
<pin id="1101" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_130/15 "/>
</bind>
</comp>

<comp id="1104" class="1004" name="tmp_71_fu_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="8" slack="0"/>
<pin id="1106" dir="0" index="1" bw="1" slack="0"/>
<pin id="1107" dir="0" index="2" bw="7" slack="0"/>
<pin id="1108" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_71/15 "/>
</bind>
</comp>

<comp id="1113" class="1004" name="tmp_132_fu_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="16" slack="0"/>
<pin id="1115" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_132/15 "/>
</bind>
</comp>

<comp id="1117" class="1004" name="tmp_79_fu_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="8" slack="0"/>
<pin id="1119" dir="0" index="1" bw="1" slack="1"/>
<pin id="1120" dir="0" index="2" bw="1" slack="0"/>
<pin id="1121" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_79/16 "/>
</bind>
</comp>

<comp id="1124" class="1004" name="tmp_89_fu_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="8" slack="0"/>
<pin id="1126" dir="0" index="1" bw="8" slack="0"/>
<pin id="1127" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_89/16 "/>
</bind>
</comp>

<comp id="1131" class="1004" name="tmp_133_fu_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="16" slack="0"/>
<pin id="1133" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_133/16 "/>
</bind>
</comp>

<comp id="1135" class="1004" name="tmp_134_fu_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="5" slack="0"/>
<pin id="1137" dir="0" index="1" bw="16" slack="0"/>
<pin id="1138" dir="0" index="2" bw="5" slack="0"/>
<pin id="1139" dir="0" index="3" bw="5" slack="0"/>
<pin id="1140" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_134/17 "/>
</bind>
</comp>

<comp id="1145" class="1004" name="tmp_135_fu_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="5" slack="0"/>
<pin id="1147" dir="0" index="1" bw="3" slack="1"/>
<pin id="1148" dir="0" index="2" bw="1" slack="0"/>
<pin id="1149" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_135/17 "/>
</bind>
</comp>

<comp id="1152" class="1004" name="tmp_136_fu_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="5" slack="0"/>
<pin id="1154" dir="0" index="1" bw="5" slack="0"/>
<pin id="1155" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_136/17 "/>
</bind>
</comp>

<comp id="1158" class="1004" name="tmp_101_fu_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="8" slack="0"/>
<pin id="1160" dir="0" index="1" bw="3" slack="1"/>
<pin id="1161" dir="0" index="2" bw="5" slack="0"/>
<pin id="1162" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_101/17 "/>
</bind>
</comp>

<comp id="1166" class="1004" name="tmp_107_fu_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="8" slack="0"/>
<pin id="1168" dir="0" index="1" bw="16" slack="0"/>
<pin id="1169" dir="0" index="2" bw="3" slack="0"/>
<pin id="1170" dir="0" index="3" bw="5" slack="0"/>
<pin id="1171" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_107/17 "/>
</bind>
</comp>

<comp id="1177" class="1004" name="tmp_138_fu_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="16" slack="0"/>
<pin id="1179" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_138/17 "/>
</bind>
</comp>

<comp id="1181" class="1004" name="tmp_108_fu_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="8" slack="0"/>
<pin id="1183" dir="0" index="1" bw="3" slack="1"/>
<pin id="1184" dir="0" index="2" bw="1" slack="0"/>
<pin id="1185" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_108/18 "/>
</bind>
</comp>

<comp id="1188" class="1004" name="tmp_12_fu_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="8" slack="0"/>
<pin id="1190" dir="0" index="1" bw="16" slack="0"/>
<pin id="1191" dir="0" index="2" bw="5" slack="0"/>
<pin id="1192" dir="0" index="3" bw="5" slack="0"/>
<pin id="1193" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/18 "/>
</bind>
</comp>

<comp id="1198" class="1004" name="tmp_120_fu_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="8" slack="0"/>
<pin id="1200" dir="0" index="1" bw="8" slack="0"/>
<pin id="1201" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_120/18 "/>
</bind>
</comp>

<comp id="1205" class="1004" name="tmp_139_fu_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="16" slack="0"/>
<pin id="1207" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_139/18 "/>
</bind>
</comp>

<comp id="1210" class="1005" name="t_addr_reg_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="3" slack="2"/>
<pin id="1212" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="t_addr "/>
</bind>
</comp>

<comp id="1216" class="1005" name="t_addr_1_reg_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="3" slack="2"/>
<pin id="1218" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="t_addr_1 "/>
</bind>
</comp>

<comp id="1222" class="1005" name="t_addr_2_reg_1222">
<pin_list>
<pin id="1223" dir="0" index="0" bw="3" slack="3"/>
<pin id="1224" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="t_addr_2 "/>
</bind>
</comp>

<comp id="1227" class="1005" name="t_addr_3_reg_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="3" slack="3"/>
<pin id="1229" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="t_addr_3 "/>
</bind>
</comp>

<comp id="1232" class="1005" name="t_addr_4_reg_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="3" slack="3"/>
<pin id="1234" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="t_addr_4 "/>
</bind>
</comp>

<comp id="1237" class="1005" name="t_addr_5_reg_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="3" slack="6"/>
<pin id="1239" dir="1" index="1" bw="3" slack="6"/>
</pin_list>
<bind>
<opset="t_addr_5 "/>
</bind>
</comp>

<comp id="1242" class="1005" name="t_addr_6_reg_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="3" slack="7"/>
<pin id="1244" dir="1" index="1" bw="3" slack="7"/>
</pin_list>
<bind>
<opset="t_addr_6 "/>
</bind>
</comp>

<comp id="1247" class="1005" name="t_addr_7_reg_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="3" slack="8"/>
<pin id="1249" dir="1" index="1" bw="3" slack="8"/>
</pin_list>
<bind>
<opset="t_addr_7 "/>
</bind>
</comp>

<comp id="1252" class="1005" name="next_mul_reg_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="11" slack="0"/>
<pin id="1254" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="1260" class="1005" name="tmp_66_reg_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="7" slack="0"/>
<pin id="1262" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="tmp_66 "/>
</bind>
</comp>

<comp id="1265" class="1005" name="tmp_reg_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="10" slack="1"/>
<pin id="1267" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1273" class="1005" name="j_3_reg_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="4" slack="0"/>
<pin id="1275" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j_3 "/>
</bind>
</comp>

<comp id="1278" class="1005" name="a_coeffs_addr_7_reg_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="10" slack="1"/>
<pin id="1280" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="a_coeffs_addr_7 "/>
</bind>
</comp>

<comp id="1283" class="1005" name="tmp_55_reg_1283">
<pin_list>
<pin id="1284" dir="0" index="0" bw="8" slack="1"/>
<pin id="1285" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_55 "/>
</bind>
</comp>

<comp id="1288" class="1005" name="tmp_70_reg_1288">
<pin_list>
<pin id="1289" dir="0" index="0" bw="5" slack="1"/>
<pin id="1290" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_70 "/>
</bind>
</comp>

<comp id="1293" class="1005" name="tmp_20_reg_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="8" slack="1"/>
<pin id="1295" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="1298" class="1005" name="tmp_88_reg_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="7" slack="1"/>
<pin id="1300" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_88 "/>
</bind>
</comp>

<comp id="1303" class="1005" name="tmp_100_reg_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="4" slack="1"/>
<pin id="1305" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_100 "/>
</bind>
</comp>

<comp id="1308" class="1005" name="tmp_29_reg_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="8" slack="1"/>
<pin id="1310" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_29 "/>
</bind>
</comp>

<comp id="1313" class="1005" name="tmp_123_reg_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="6" slack="1"/>
<pin id="1315" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_123 "/>
</bind>
</comp>

<comp id="1321" class="1005" name="tmp_46_reg_1321">
<pin_list>
<pin id="1322" dir="0" index="0" bw="3" slack="0"/>
<pin id="1323" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="tmp_46 "/>
</bind>
</comp>

<comp id="1326" class="1005" name="a_coeffs_addr_reg_1326">
<pin_list>
<pin id="1327" dir="0" index="0" bw="10" slack="1"/>
<pin id="1328" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="a_coeffs_addr "/>
</bind>
</comp>

<comp id="1334" class="1005" name="j_4_reg_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="4" slack="0"/>
<pin id="1336" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j_4 "/>
</bind>
</comp>

<comp id="1339" class="1005" name="tmp_132_reg_1339">
<pin_list>
<pin id="1340" dir="0" index="0" bw="1" slack="1"/>
<pin id="1341" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_132 "/>
</bind>
</comp>

<comp id="1344" class="1005" name="tmp_133_reg_1344">
<pin_list>
<pin id="1345" dir="0" index="0" bw="3" slack="1"/>
<pin id="1346" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp_133 "/>
</bind>
</comp>

<comp id="1349" class="1005" name="tmp_137_reg_1349">
<pin_list>
<pin id="1350" dir="0" index="0" bw="3" slack="1"/>
<pin id="1351" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp_137 "/>
</bind>
</comp>

<comp id="1354" class="1005" name="tmp_138_reg_1354">
<pin_list>
<pin id="1355" dir="0" index="0" bw="3" slack="1"/>
<pin id="1356" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp_138 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="165"><net_src comp="4" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="171"><net_src comp="162" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="6" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="173"><net_src comp="6" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="179"><net_src comp="162" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="6" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="181"><net_src comp="4" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="187"><net_src comp="162" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="6" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="189"><net_src comp="8" pin="0"/><net_sink comp="182" pin=2"/></net>

<net id="195"><net_src comp="162" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="6" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="197"><net_src comp="10" pin="0"/><net_sink comp="190" pin=2"/></net>

<net id="203"><net_src comp="162" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="6" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="205"><net_src comp="12" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="211"><net_src comp="162" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="6" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="213"><net_src comp="14" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="219"><net_src comp="162" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="6" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="221"><net_src comp="16" pin="0"/><net_sink comp="214" pin=2"/></net>

<net id="227"><net_src comp="162" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="6" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="229"><net_src comp="18" pin="0"/><net_sink comp="222" pin=2"/></net>

<net id="235"><net_src comp="2" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="6" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="242"><net_src comp="230" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="257"><net_src comp="6" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="258"><net_src comp="237" pin="3"/><net_sink comp="243" pin=1"/></net>

<net id="259"><net_src comp="252" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="265"><net_src comp="0" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="6" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="272"><net_src comp="260" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="278"><net_src comp="0" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="279"><net_src comp="6" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="284"><net_src comp="273" pin="3"/><net_sink comp="267" pin=2"/></net>

<net id="290"><net_src comp="0" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="6" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="292"><net_src comp="285" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="298"><net_src comp="0" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="6" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="300"><net_src comp="293" pin="3"/><net_sink comp="267" pin=2"/></net>

<net id="306"><net_src comp="0" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="307"><net_src comp="6" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="308"><net_src comp="301" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="314"><net_src comp="0" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="6" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="316"><net_src comp="309" pin="3"/><net_sink comp="267" pin=2"/></net>

<net id="322"><net_src comp="0" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="323"><net_src comp="6" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="324"><net_src comp="317" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="330"><net_src comp="0" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="331"><net_src comp="6" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="332"><net_src comp="325" pin="3"/><net_sink comp="267" pin=2"/></net>

<net id="338"><net_src comp="0" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="339"><net_src comp="6" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="340"><net_src comp="333" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="346"><net_src comp="0" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="347"><net_src comp="6" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="348"><net_src comp="341" pin="3"/><net_sink comp="267" pin=2"/></net>

<net id="354"><net_src comp="0" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="355"><net_src comp="6" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="356"><net_src comp="349" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="362"><net_src comp="0" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="363"><net_src comp="6" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="364"><net_src comp="357" pin="3"/><net_sink comp="267" pin=2"/></net>

<net id="370"><net_src comp="0" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="371"><net_src comp="6" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="372"><net_src comp="365" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="378"><net_src comp="2" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="379"><net_src comp="6" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="380"><net_src comp="373" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="386"><net_src comp="6" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="387"><net_src comp="237" pin="3"/><net_sink comp="243" pin=4"/></net>

<net id="388"><net_src comp="381" pin="3"/><net_sink comp="243" pin=2"/></net>

<net id="394"><net_src comp="6" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="395"><net_src comp="146" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="396"><net_src comp="389" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="402"><net_src comp="0" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="403"><net_src comp="6" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="404"><net_src comp="148" pin="0"/><net_sink comp="397" pin=2"/></net>

<net id="405"><net_src comp="397" pin="3"/><net_sink comp="267" pin=2"/></net>

<net id="411"><net_src comp="0" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="412"><net_src comp="6" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="413"><net_src comp="150" pin="0"/><net_sink comp="406" pin=2"/></net>

<net id="414"><net_src comp="406" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="420"><net_src comp="0" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="421"><net_src comp="6" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="422"><net_src comp="152" pin="0"/><net_sink comp="415" pin=2"/></net>

<net id="423"><net_src comp="415" pin="3"/><net_sink comp="267" pin=2"/></net>

<net id="429"><net_src comp="0" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="430"><net_src comp="6" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="431"><net_src comp="154" pin="0"/><net_sink comp="424" pin=2"/></net>

<net id="432"><net_src comp="424" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="438"><net_src comp="0" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="439"><net_src comp="6" pin="0"/><net_sink comp="433" pin=1"/></net>

<net id="440"><net_src comp="156" pin="0"/><net_sink comp="433" pin=2"/></net>

<net id="441"><net_src comp="433" pin="3"/><net_sink comp="267" pin=2"/></net>

<net id="447"><net_src comp="0" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="448"><net_src comp="6" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="449"><net_src comp="158" pin="0"/><net_sink comp="442" pin=2"/></net>

<net id="450"><net_src comp="442" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="456"><net_src comp="0" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="457"><net_src comp="6" pin="0"/><net_sink comp="451" pin=1"/></net>

<net id="458"><net_src comp="160" pin="0"/><net_sink comp="451" pin=2"/></net>

<net id="459"><net_src comp="451" pin="3"/><net_sink comp="267" pin=2"/></net>

<net id="463"><net_src comp="20" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="470"><net_src comp="460" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="474"><net_src comp="22" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="481"><net_src comp="471" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="482"><net_src comp="475" pin="4"/><net_sink comp="471" pin=0"/></net>

<net id="486"><net_src comp="38" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="493"><net_src comp="483" pin="1"/><net_sink comp="487" pin=2"/></net>

<net id="494"><net_src comp="487" pin="4"/><net_sink comp="483" pin=0"/></net>

<net id="498"><net_src comp="36" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="505"><net_src comp="495" pin="1"/><net_sink comp="499" pin=2"/></net>

<net id="506"><net_src comp="499" pin="4"/><net_sink comp="495" pin=0"/></net>

<net id="510"><net_src comp="144" pin="0"/><net_sink comp="507" pin=0"/></net>

<net id="517"><net_src comp="507" pin="1"/><net_sink comp="511" pin=2"/></net>

<net id="524"><net_src comp="72" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="525"><net_src comp="243" pin="7"/><net_sink comp="518" pin=1"/></net>

<net id="526"><net_src comp="58" pin="0"/><net_sink comp="518" pin=2"/></net>

<net id="527"><net_src comp="74" pin="0"/><net_sink comp="518" pin=3"/></net>

<net id="534"><net_src comp="46" pin="0"/><net_sink comp="528" pin=0"/></net>

<net id="535"><net_src comp="243" pin="7"/><net_sink comp="528" pin=1"/></net>

<net id="536"><net_src comp="78" pin="0"/><net_sink comp="528" pin=2"/></net>

<net id="537"><net_src comp="80" pin="0"/><net_sink comp="528" pin=3"/></net>

<net id="544"><net_src comp="46" pin="0"/><net_sink comp="538" pin=0"/></net>

<net id="545"><net_src comp="243" pin="3"/><net_sink comp="538" pin=1"/></net>

<net id="546"><net_src comp="86" pin="0"/><net_sink comp="538" pin=2"/></net>

<net id="547"><net_src comp="48" pin="0"/><net_sink comp="538" pin=3"/></net>

<net id="548"><net_src comp="538" pin="4"/><net_sink comp="267" pin=4"/></net>

<net id="549"><net_src comp="538" pin="4"/><net_sink comp="267" pin=1"/></net>

<net id="556"><net_src comp="90" pin="0"/><net_sink comp="550" pin=0"/></net>

<net id="557"><net_src comp="243" pin="3"/><net_sink comp="550" pin=1"/></net>

<net id="558"><net_src comp="92" pin="0"/><net_sink comp="550" pin=2"/></net>

<net id="559"><net_src comp="50" pin="0"/><net_sink comp="550" pin=3"/></net>

<net id="565"><net_src comp="96" pin="0"/><net_sink comp="560" pin=0"/></net>

<net id="566"><net_src comp="243" pin="7"/><net_sink comp="560" pin=1"/></net>

<net id="567"><net_src comp="58" pin="0"/><net_sink comp="560" pin=2"/></net>

<net id="572"><net_src comp="475" pin="4"/><net_sink comp="568" pin=0"/></net>

<net id="573"><net_src comp="24" pin="0"/><net_sink comp="568" pin=1"/></net>

<net id="578"><net_src comp="464" pin="4"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="26" pin="0"/><net_sink comp="574" pin=1"/></net>

<net id="584"><net_src comp="464" pin="4"/><net_sink comp="580" pin=0"/></net>

<net id="585"><net_src comp="32" pin="0"/><net_sink comp="580" pin=1"/></net>

<net id="591"><net_src comp="34" pin="0"/><net_sink comp="586" pin=0"/></net>

<net id="592"><net_src comp="464" pin="4"/><net_sink comp="586" pin=1"/></net>

<net id="593"><net_src comp="36" pin="0"/><net_sink comp="586" pin=2"/></net>

<net id="597"><net_src comp="487" pin="4"/><net_sink comp="594" pin=0"/></net>

<net id="602"><net_src comp="487" pin="4"/><net_sink comp="598" pin=0"/></net>

<net id="603"><net_src comp="40" pin="0"/><net_sink comp="598" pin=1"/></net>

<net id="608"><net_src comp="487" pin="4"/><net_sink comp="604" pin=0"/></net>

<net id="609"><net_src comp="44" pin="0"/><net_sink comp="604" pin=1"/></net>

<net id="614"><net_src comp="594" pin="1"/><net_sink comp="610" pin=1"/></net>

<net id="618"><net_src comp="610" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="623"><net_src comp="483" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="628"><net_src comp="243" pin="3"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="633"><net_src comp="471" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="641"><net_src comp="46" pin="0"/><net_sink comp="635" pin=0"/></net>

<net id="642"><net_src comp="243" pin="3"/><net_sink comp="635" pin=1"/></net>

<net id="643"><net_src comp="48" pin="0"/><net_sink comp="635" pin=2"/></net>

<net id="644"><net_src comp="50" pin="0"/><net_sink comp="635" pin=3"/></net>

<net id="648"><net_src comp="243" pin="7"/><net_sink comp="645" pin=0"/></net>

<net id="654"><net_src comp="52" pin="0"/><net_sink comp="649" pin=0"/></net>

<net id="655"><net_src comp="645" pin="1"/><net_sink comp="649" pin=1"/></net>

<net id="656"><net_src comp="54" pin="0"/><net_sink comp="649" pin=2"/></net>

<net id="661"><net_src comp="649" pin="3"/><net_sink comp="657" pin=0"/></net>

<net id="662"><net_src comp="635" pin="4"/><net_sink comp="657" pin=1"/></net>

<net id="663"><net_src comp="657" pin="2"/><net_sink comp="267" pin=4"/></net>

<net id="668"><net_src comp="56" pin="0"/><net_sink comp="664" pin=0"/></net>

<net id="669"><net_src comp="471" pin="1"/><net_sink comp="664" pin=1"/></net>

<net id="673"><net_src comp="664" pin="2"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="681"><net_src comp="46" pin="0"/><net_sink comp="675" pin=0"/></net>

<net id="682"><net_src comp="243" pin="7"/><net_sink comp="675" pin=1"/></net>

<net id="683"><net_src comp="58" pin="0"/><net_sink comp="675" pin=2"/></net>

<net id="684"><net_src comp="60" pin="0"/><net_sink comp="675" pin=3"/></net>

<net id="691"><net_src comp="62" pin="0"/><net_sink comp="685" pin=0"/></net>

<net id="692"><net_src comp="243" pin="7"/><net_sink comp="685" pin=1"/></net>

<net id="693"><net_src comp="64" pin="0"/><net_sink comp="685" pin=2"/></net>

<net id="694"><net_src comp="50" pin="0"/><net_sink comp="685" pin=3"/></net>

<net id="699"><net_src comp="66" pin="0"/><net_sink comp="695" pin=0"/></net>

<net id="700"><net_src comp="471" pin="1"/><net_sink comp="695" pin=1"/></net>

<net id="704"><net_src comp="695" pin="2"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="709"><net_src comp="243" pin="7"/><net_sink comp="706" pin=0"/></net>

<net id="715"><net_src comp="68" pin="0"/><net_sink comp="710" pin=0"/></net>

<net id="716"><net_src comp="706" pin="1"/><net_sink comp="710" pin=1"/></net>

<net id="717"><net_src comp="70" pin="0"/><net_sink comp="710" pin=2"/></net>

<net id="722"><net_src comp="710" pin="3"/><net_sink comp="718" pin=0"/></net>

<net id="728"><net_src comp="52" pin="0"/><net_sink comp="723" pin=0"/></net>

<net id="729"><net_src comp="518" pin="4"/><net_sink comp="723" pin=1"/></net>

<net id="730"><net_src comp="718" pin="2"/><net_sink comp="723" pin=2"/></net>

<net id="731"><net_src comp="723" pin="3"/><net_sink comp="267" pin=4"/></net>

<net id="736"><net_src comp="76" pin="0"/><net_sink comp="732" pin=0"/></net>

<net id="737"><net_src comp="471" pin="1"/><net_sink comp="732" pin=1"/></net>

<net id="741"><net_src comp="732" pin="2"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="746"><net_src comp="243" pin="3"/><net_sink comp="743" pin=0"/></net>

<net id="752"><net_src comp="82" pin="0"/><net_sink comp="747" pin=0"/></net>

<net id="753"><net_src comp="743" pin="1"/><net_sink comp="747" pin=1"/></net>

<net id="754"><net_src comp="20" pin="0"/><net_sink comp="747" pin=2"/></net>

<net id="759"><net_src comp="747" pin="3"/><net_sink comp="755" pin=0"/></net>

<net id="760"><net_src comp="755" pin="2"/><net_sink comp="267" pin=1"/></net>

<net id="765"><net_src comp="84" pin="0"/><net_sink comp="761" pin=0"/></net>

<net id="766"><net_src comp="471" pin="1"/><net_sink comp="761" pin=1"/></net>

<net id="770"><net_src comp="761" pin="2"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="301" pin=2"/></net>

<net id="776"><net_src comp="88" pin="0"/><net_sink comp="772" pin=0"/></net>

<net id="777"><net_src comp="471" pin="1"/><net_sink comp="772" pin=1"/></net>

<net id="781"><net_src comp="772" pin="2"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="786"><net_src comp="243" pin="7"/><net_sink comp="783" pin=0"/></net>

<net id="792"><net_src comp="94" pin="0"/><net_sink comp="787" pin=0"/></net>

<net id="793"><net_src comp="783" pin="1"/><net_sink comp="787" pin=1"/></net>

<net id="794"><net_src comp="38" pin="0"/><net_sink comp="787" pin=2"/></net>

<net id="799"><net_src comp="787" pin="3"/><net_sink comp="795" pin=0"/></net>

<net id="805"><net_src comp="82" pin="0"/><net_sink comp="800" pin=0"/></net>

<net id="806"><net_src comp="560" pin="3"/><net_sink comp="800" pin=1"/></net>

<net id="807"><net_src comp="795" pin="2"/><net_sink comp="800" pin=2"/></net>

<net id="808"><net_src comp="800" pin="3"/><net_sink comp="267" pin=1"/></net>

<net id="813"><net_src comp="98" pin="0"/><net_sink comp="809" pin=0"/></net>

<net id="814"><net_src comp="471" pin="1"/><net_sink comp="809" pin=1"/></net>

<net id="818"><net_src comp="809" pin="2"/><net_sink comp="815" pin=0"/></net>

<net id="819"><net_src comp="815" pin="1"/><net_sink comp="317" pin=2"/></net>

<net id="826"><net_src comp="46" pin="0"/><net_sink comp="820" pin=0"/></net>

<net id="827"><net_src comp="243" pin="7"/><net_sink comp="820" pin=1"/></net>

<net id="828"><net_src comp="100" pin="0"/><net_sink comp="820" pin=2"/></net>

<net id="829"><net_src comp="64" pin="0"/><net_sink comp="820" pin=3"/></net>

<net id="830"><net_src comp="820" pin="4"/><net_sink comp="267" pin=4"/></net>

<net id="835"><net_src comp="102" pin="0"/><net_sink comp="831" pin=0"/></net>

<net id="836"><net_src comp="471" pin="1"/><net_sink comp="831" pin=1"/></net>

<net id="840"><net_src comp="831" pin="2"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="325" pin=2"/></net>

<net id="848"><net_src comp="104" pin="0"/><net_sink comp="842" pin=0"/></net>

<net id="849"><net_src comp="243" pin="7"/><net_sink comp="842" pin=1"/></net>

<net id="850"><net_src comp="106" pin="0"/><net_sink comp="842" pin=2"/></net>

<net id="851"><net_src comp="50" pin="0"/><net_sink comp="842" pin=3"/></net>

<net id="855"><net_src comp="243" pin="3"/><net_sink comp="852" pin=0"/></net>

<net id="861"><net_src comp="108" pin="0"/><net_sink comp="856" pin=0"/></net>

<net id="862"><net_src comp="852" pin="1"/><net_sink comp="856" pin=1"/></net>

<net id="863"><net_src comp="110" pin="0"/><net_sink comp="856" pin=2"/></net>

<net id="868"><net_src comp="856" pin="3"/><net_sink comp="864" pin=0"/></net>

<net id="875"><net_src comp="104" pin="0"/><net_sink comp="869" pin=0"/></net>

<net id="876"><net_src comp="243" pin="3"/><net_sink comp="869" pin=1"/></net>

<net id="877"><net_src comp="58" pin="0"/><net_sink comp="869" pin=2"/></net>

<net id="878"><net_src comp="78" pin="0"/><net_sink comp="869" pin=3"/></net>

<net id="884"><net_src comp="112" pin="0"/><net_sink comp="879" pin=0"/></net>

<net id="885"><net_src comp="869" pin="4"/><net_sink comp="879" pin=1"/></net>

<net id="886"><net_src comp="864" pin="2"/><net_sink comp="879" pin=2"/></net>

<net id="887"><net_src comp="879" pin="3"/><net_sink comp="267" pin=1"/></net>

<net id="892"><net_src comp="114" pin="0"/><net_sink comp="888" pin=0"/></net>

<net id="893"><net_src comp="471" pin="1"/><net_sink comp="888" pin=1"/></net>

<net id="897"><net_src comp="888" pin="2"/><net_sink comp="894" pin=0"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="333" pin=2"/></net>

<net id="905"><net_src comp="46" pin="0"/><net_sink comp="899" pin=0"/></net>

<net id="906"><net_src comp="243" pin="3"/><net_sink comp="899" pin=1"/></net>

<net id="907"><net_src comp="116" pin="0"/><net_sink comp="899" pin=2"/></net>

<net id="908"><net_src comp="118" pin="0"/><net_sink comp="899" pin=3"/></net>

<net id="912"><net_src comp="243" pin="7"/><net_sink comp="909" pin=0"/></net>

<net id="918"><net_src comp="120" pin="0"/><net_sink comp="913" pin=0"/></net>

<net id="919"><net_src comp="909" pin="1"/><net_sink comp="913" pin=1"/></net>

<net id="920"><net_src comp="122" pin="0"/><net_sink comp="913" pin=2"/></net>

<net id="925"><net_src comp="913" pin="3"/><net_sink comp="921" pin=0"/></net>

<net id="926"><net_src comp="921" pin="2"/><net_sink comp="267" pin=4"/></net>

<net id="931"><net_src comp="124" pin="0"/><net_sink comp="927" pin=0"/></net>

<net id="932"><net_src comp="471" pin="1"/><net_sink comp="927" pin=1"/></net>

<net id="936"><net_src comp="927" pin="2"/><net_sink comp="933" pin=0"/></net>

<net id="937"><net_src comp="933" pin="1"/><net_sink comp="341" pin=2"/></net>

<net id="944"><net_src comp="46" pin="0"/><net_sink comp="938" pin=0"/></net>

<net id="945"><net_src comp="243" pin="7"/><net_sink comp="938" pin=1"/></net>

<net id="946"><net_src comp="126" pin="0"/><net_sink comp="938" pin=2"/></net>

<net id="947"><net_src comp="92" pin="0"/><net_sink comp="938" pin=3"/></net>

<net id="948"><net_src comp="938" pin="4"/><net_sink comp="267" pin=1"/></net>

<net id="953"><net_src comp="128" pin="0"/><net_sink comp="949" pin=0"/></net>

<net id="954"><net_src comp="471" pin="1"/><net_sink comp="949" pin=1"/></net>

<net id="958"><net_src comp="949" pin="2"/><net_sink comp="955" pin=0"/></net>

<net id="959"><net_src comp="955" pin="1"/><net_sink comp="349" pin=2"/></net>

<net id="966"><net_src comp="130" pin="0"/><net_sink comp="960" pin=0"/></net>

<net id="967"><net_src comp="243" pin="7"/><net_sink comp="960" pin=1"/></net>

<net id="968"><net_src comp="60" pin="0"/><net_sink comp="960" pin=2"/></net>

<net id="969"><net_src comp="50" pin="0"/><net_sink comp="960" pin=3"/></net>

<net id="973"><net_src comp="243" pin="3"/><net_sink comp="970" pin=0"/></net>

<net id="979"><net_src comp="132" pin="0"/><net_sink comp="974" pin=0"/></net>

<net id="980"><net_src comp="970" pin="1"/><net_sink comp="974" pin=1"/></net>

<net id="981"><net_src comp="36" pin="0"/><net_sink comp="974" pin=2"/></net>

<net id="986"><net_src comp="974" pin="3"/><net_sink comp="982" pin=0"/></net>

<net id="993"><net_src comp="134" pin="0"/><net_sink comp="987" pin=0"/></net>

<net id="994"><net_src comp="243" pin="3"/><net_sink comp="987" pin=1"/></net>

<net id="995"><net_src comp="58" pin="0"/><net_sink comp="987" pin=2"/></net>

<net id="996"><net_src comp="100" pin="0"/><net_sink comp="987" pin=3"/></net>

<net id="1002"><net_src comp="120" pin="0"/><net_sink comp="997" pin=0"/></net>

<net id="1003"><net_src comp="987" pin="4"/><net_sink comp="997" pin=1"/></net>

<net id="1004"><net_src comp="982" pin="2"/><net_sink comp="997" pin=2"/></net>

<net id="1005"><net_src comp="997" pin="3"/><net_sink comp="267" pin=4"/></net>

<net id="1010"><net_src comp="136" pin="0"/><net_sink comp="1006" pin=0"/></net>

<net id="1011"><net_src comp="471" pin="1"/><net_sink comp="1006" pin=1"/></net>

<net id="1015"><net_src comp="1006" pin="2"/><net_sink comp="1012" pin=0"/></net>

<net id="1016"><net_src comp="1012" pin="1"/><net_sink comp="357" pin=2"/></net>

<net id="1023"><net_src comp="46" pin="0"/><net_sink comp="1017" pin=0"/></net>

<net id="1024"><net_src comp="243" pin="3"/><net_sink comp="1017" pin=1"/></net>

<net id="1025"><net_src comp="74" pin="0"/><net_sink comp="1017" pin=2"/></net>

<net id="1026"><net_src comp="106" pin="0"/><net_sink comp="1017" pin=3"/></net>

<net id="1027"><net_src comp="1017" pin="4"/><net_sink comp="267" pin=1"/></net>

<net id="1032"><net_src comp="138" pin="0"/><net_sink comp="1028" pin=0"/></net>

<net id="1033"><net_src comp="471" pin="1"/><net_sink comp="1028" pin=1"/></net>

<net id="1037"><net_src comp="1028" pin="2"/><net_sink comp="1034" pin=0"/></net>

<net id="1038"><net_src comp="1034" pin="1"/><net_sink comp="365" pin=2"/></net>

<net id="1043"><net_src comp="499" pin="4"/><net_sink comp="1039" pin=0"/></net>

<net id="1044"><net_src comp="140" pin="0"/><net_sink comp="1039" pin=1"/></net>

<net id="1049"><net_src comp="499" pin="4"/><net_sink comp="1045" pin=0"/></net>

<net id="1050"><net_src comp="142" pin="0"/><net_sink comp="1045" pin=1"/></net>

<net id="1056"><net_src comp="34" pin="0"/><net_sink comp="1051" pin=0"/></net>

<net id="1057"><net_src comp="26" pin="0"/><net_sink comp="1051" pin=1"/></net>

<net id="1058"><net_src comp="499" pin="4"/><net_sink comp="1051" pin=2"/></net>

<net id="1062"><net_src comp="1051" pin="3"/><net_sink comp="1059" pin=0"/></net>

<net id="1063"><net_src comp="1059" pin="1"/><net_sink comp="373" pin=2"/></net>

<net id="1067"><net_src comp="495" pin="1"/><net_sink comp="1064" pin=0"/></net>

<net id="1068"><net_src comp="1064" pin="1"/><net_sink comp="381" pin=2"/></net>

<net id="1073"><net_src comp="511" pin="4"/><net_sink comp="1069" pin=0"/></net>

<net id="1074"><net_src comp="40" pin="0"/><net_sink comp="1069" pin=1"/></net>

<net id="1078"><net_src comp="511" pin="4"/><net_sink comp="1075" pin=0"/></net>

<net id="1079"><net_src comp="1075" pin="1"/><net_sink comp="389" pin=2"/></net>

<net id="1084"><net_src comp="511" pin="4"/><net_sink comp="1080" pin=0"/></net>

<net id="1085"><net_src comp="44" pin="0"/><net_sink comp="1080" pin=1"/></net>

<net id="1089"><net_src comp="243" pin="7"/><net_sink comp="1086" pin=0"/></net>

<net id="1095"><net_src comp="94" pin="0"/><net_sink comp="1090" pin=0"/></net>

<net id="1096"><net_src comp="1086" pin="1"/><net_sink comp="1090" pin=1"/></net>

<net id="1097"><net_src comp="38" pin="0"/><net_sink comp="1090" pin=2"/></net>

<net id="1102"><net_src comp="1090" pin="3"/><net_sink comp="1098" pin=0"/></net>

<net id="1103"><net_src comp="550" pin="4"/><net_sink comp="1098" pin=1"/></net>

<net id="1109"><net_src comp="82" pin="0"/><net_sink comp="1104" pin=0"/></net>

<net id="1110"><net_src comp="560" pin="3"/><net_sink comp="1104" pin=1"/></net>

<net id="1111"><net_src comp="1098" pin="2"/><net_sink comp="1104" pin=2"/></net>

<net id="1112"><net_src comp="1104" pin="3"/><net_sink comp="267" pin=4"/></net>

<net id="1116"><net_src comp="243" pin="3"/><net_sink comp="1113" pin=0"/></net>

<net id="1122"><net_src comp="82" pin="0"/><net_sink comp="1117" pin=0"/></net>

<net id="1123"><net_src comp="20" pin="0"/><net_sink comp="1117" pin=2"/></net>

<net id="1128"><net_src comp="528" pin="4"/><net_sink comp="1124" pin=0"/></net>

<net id="1129"><net_src comp="1117" pin="3"/><net_sink comp="1124" pin=1"/></net>

<net id="1130"><net_src comp="1124" pin="2"/><net_sink comp="267" pin=4"/></net>

<net id="1134"><net_src comp="243" pin="7"/><net_sink comp="1131" pin=0"/></net>

<net id="1141"><net_src comp="62" pin="0"/><net_sink comp="1135" pin=0"/></net>

<net id="1142"><net_src comp="243" pin="3"/><net_sink comp="1135" pin=1"/></net>

<net id="1143"><net_src comp="64" pin="0"/><net_sink comp="1135" pin=2"/></net>

<net id="1144"><net_src comp="50" pin="0"/><net_sink comp="1135" pin=3"/></net>

<net id="1150"><net_src comp="68" pin="0"/><net_sink comp="1145" pin=0"/></net>

<net id="1151"><net_src comp="70" pin="0"/><net_sink comp="1145" pin=2"/></net>

<net id="1156"><net_src comp="1145" pin="3"/><net_sink comp="1152" pin=0"/></net>

<net id="1157"><net_src comp="1135" pin="4"/><net_sink comp="1152" pin=1"/></net>

<net id="1163"><net_src comp="52" pin="0"/><net_sink comp="1158" pin=0"/></net>

<net id="1164"><net_src comp="1152" pin="2"/><net_sink comp="1158" pin=2"/></net>

<net id="1165"><net_src comp="1158" pin="3"/><net_sink comp="267" pin=1"/></net>

<net id="1172"><net_src comp="46" pin="0"/><net_sink comp="1166" pin=0"/></net>

<net id="1173"><net_src comp="243" pin="3"/><net_sink comp="1166" pin=1"/></net>

<net id="1174"><net_src comp="58" pin="0"/><net_sink comp="1166" pin=2"/></net>

<net id="1175"><net_src comp="60" pin="0"/><net_sink comp="1166" pin=3"/></net>

<net id="1176"><net_src comp="1166" pin="4"/><net_sink comp="267" pin=4"/></net>

<net id="1180"><net_src comp="243" pin="3"/><net_sink comp="1177" pin=0"/></net>

<net id="1186"><net_src comp="52" pin="0"/><net_sink comp="1181" pin=0"/></net>

<net id="1187"><net_src comp="54" pin="0"/><net_sink comp="1181" pin=2"/></net>

<net id="1194"><net_src comp="46" pin="0"/><net_sink comp="1188" pin=0"/></net>

<net id="1195"><net_src comp="243" pin="7"/><net_sink comp="1188" pin=1"/></net>

<net id="1196"><net_src comp="48" pin="0"/><net_sink comp="1188" pin=2"/></net>

<net id="1197"><net_src comp="50" pin="0"/><net_sink comp="1188" pin=3"/></net>

<net id="1202"><net_src comp="1188" pin="4"/><net_sink comp="1198" pin=0"/></net>

<net id="1203"><net_src comp="1181" pin="3"/><net_sink comp="1198" pin=1"/></net>

<net id="1204"><net_src comp="1198" pin="2"/><net_sink comp="267" pin=1"/></net>

<net id="1208"><net_src comp="243" pin="7"/><net_sink comp="1205" pin=0"/></net>

<net id="1209"><net_src comp="1205" pin="1"/><net_sink comp="267" pin=4"/></net>

<net id="1213"><net_src comp="166" pin="3"/><net_sink comp="1210" pin=0"/></net>

<net id="1214"><net_src comp="1210" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="1215"><net_src comp="1210" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="1219"><net_src comp="174" pin="3"/><net_sink comp="1216" pin=0"/></net>

<net id="1220"><net_src comp="1216" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="1221"><net_src comp="1216" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="1225"><net_src comp="182" pin="3"/><net_sink comp="1222" pin=0"/></net>

<net id="1226"><net_src comp="1222" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="1230"><net_src comp="190" pin="3"/><net_sink comp="1227" pin=0"/></net>

<net id="1231"><net_src comp="1227" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="1235"><net_src comp="198" pin="3"/><net_sink comp="1232" pin=0"/></net>

<net id="1236"><net_src comp="1232" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="1240"><net_src comp="206" pin="3"/><net_sink comp="1237" pin=0"/></net>

<net id="1241"><net_src comp="1237" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="1245"><net_src comp="214" pin="3"/><net_sink comp="1242" pin=0"/></net>

<net id="1246"><net_src comp="1242" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="1250"><net_src comp="222" pin="3"/><net_sink comp="1247" pin=0"/></net>

<net id="1251"><net_src comp="1247" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="1255"><net_src comp="568" pin="2"/><net_sink comp="1252" pin=0"/></net>

<net id="1256"><net_src comp="1252" pin="1"/><net_sink comp="475" pin=2"/></net>

<net id="1263"><net_src comp="580" pin="2"/><net_sink comp="1260" pin=0"/></net>

<net id="1264"><net_src comp="1260" pin="1"/><net_sink comp="464" pin=2"/></net>

<net id="1268"><net_src comp="586" pin="3"/><net_sink comp="1265" pin=0"/></net>

<net id="1269"><net_src comp="1265" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="1276"><net_src comp="604" pin="2"/><net_sink comp="1273" pin=0"/></net>

<net id="1277"><net_src comp="1273" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="1281"><net_src comp="230" pin="3"/><net_sink comp="1278" pin=0"/></net>

<net id="1282"><net_src comp="1278" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="1286"><net_src comp="675" pin="4"/><net_sink comp="1283" pin=0"/></net>

<net id="1287"><net_src comp="1283" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="1291"><net_src comp="685" pin="4"/><net_sink comp="1288" pin=0"/></net>

<net id="1292"><net_src comp="1288" pin="1"/><net_sink comp="718" pin=1"/></net>

<net id="1296"><net_src comp="528" pin="4"/><net_sink comp="1293" pin=0"/></net>

<net id="1297"><net_src comp="1293" pin="1"/><net_sink comp="755" pin=1"/></net>

<net id="1301"><net_src comp="550" pin="4"/><net_sink comp="1298" pin=0"/></net>

<net id="1302"><net_src comp="1298" pin="1"/><net_sink comp="795" pin=1"/></net>

<net id="1306"><net_src comp="842" pin="4"/><net_sink comp="1303" pin=0"/></net>

<net id="1307"><net_src comp="1303" pin="1"/><net_sink comp="864" pin=1"/></net>

<net id="1311"><net_src comp="899" pin="4"/><net_sink comp="1308" pin=0"/></net>

<net id="1312"><net_src comp="1308" pin="1"/><net_sink comp="921" pin=1"/></net>

<net id="1316"><net_src comp="960" pin="4"/><net_sink comp="1313" pin=0"/></net>

<net id="1317"><net_src comp="1313" pin="1"/><net_sink comp="982" pin=1"/></net>

<net id="1324"><net_src comp="1045" pin="2"/><net_sink comp="1321" pin=0"/></net>

<net id="1325"><net_src comp="1321" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="1329"><net_src comp="373" pin="3"/><net_sink comp="1326" pin=0"/></net>

<net id="1330"><net_src comp="1326" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="1337"><net_src comp="1080" pin="2"/><net_sink comp="1334" pin=0"/></net>

<net id="1338"><net_src comp="1334" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="1342"><net_src comp="1113" pin="1"/><net_sink comp="1339" pin=0"/></net>

<net id="1343"><net_src comp="1339" pin="1"/><net_sink comp="1117" pin=1"/></net>

<net id="1347"><net_src comp="1131" pin="1"/><net_sink comp="1344" pin=0"/></net>

<net id="1348"><net_src comp="1344" pin="1"/><net_sink comp="1145" pin=1"/></net>

<net id="1352"><net_src comp="518" pin="4"/><net_sink comp="1349" pin=0"/></net>

<net id="1353"><net_src comp="1349" pin="1"/><net_sink comp="1158" pin=1"/></net>

<net id="1357"><net_src comp="1177" pin="1"/><net_sink comp="1354" pin=0"/></net>

<net id="1358"><net_src comp="1354" pin="1"/><net_sink comp="1181" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: r | {5 6 7 8 9 10 11 15 16 17 18 }
 - Input state : 
	Port: poly_Sq_tobytes : r | {}
	Port: poly_Sq_tobytes : a_coeffs | {3 4 12 13 }
  - Chain level:
	State 1
		t_addr : 1
		t_addr_1 : 1
		t_addr_2 : 1
		t_addr_3 : 1
		t_addr_4 : 1
		t_addr_5 : 1
		t_addr_6 : 1
		t_addr_7 : 1
	State 2
		next_mul : 1
		exitcond3 : 1
		tmp_66 : 1
		StgValue_35 : 2
		tmp : 1
	State 3
		j_cast6 : 1
		exitcond2 : 1
		j_3 : 1
		StgValue_44 : 2
		tmp_117 : 2
		tmp_118 : 3
		a_coeffs_addr_7 : 4
		a_coeffs_load_7 : 5
	State 4
		t_addr_10 : 1
		StgValue_54 : 2
	State 5
		tmp_72 : 1
		r_addr_7 : 1
		StgValue_60 : 2
		tmp_14 : 1
		tmp_84 : 1
		tmp_15 : 2
		tmp_51 : 3
		tmp_53 : 1
		r_addr_8 : 2
		StgValue_69 : 3
		tmp_55 : 1
		tmp_70 : 1
	State 6
		tmp_57 : 1
		r_addr_9 : 2
		StgValue_76 : 3
		tmp_90 : 1
		tmp_77 : 2
		tmp_78 : 3
		tmp_80 : 1
		tmp_60 : 3
		tmp_62 : 1
		r_addr_10 : 2
		StgValue_86 : 4
		tmp_20 : 1
	State 7
		tmp_99 : 1
		tmp_21 : 2
		tmp_63 : 3
		tmp_65 : 1
		r_addr_11 : 2
		StgValue_96 : 3
		tmp_67 : 1
		tmp_69 : 1
		r_addr_12 : 2
		StgValue_101 : 3
		tmp_88 : 1
	State 8
		tmp_102 : 1
		tmp_91 : 2
		tmp_95 : 3
		tmp_111 : 1
		tmp_74 : 3
		tmp_76 : 1
		r_addr_13 : 2
		StgValue_113 : 4
		tmp_81 : 1
		tmp_83 : 1
		r_addr_14 : 2
		StgValue_118 : 3
		tmp_100 : 1
	State 9
		tmp_115 : 1
		tmp_106 : 2
		tmp_109 : 3
		tmp_110 : 1
		tmp_85 : 3
		tmp_87 : 1
		r_addr_15 : 2
		StgValue_130 : 4
		tmp_29 : 1
	State 10
		tmp_116 : 1
		tmp_30 : 2
		tmp_92 : 3
		tmp_94 : 1
		r_addr_16 : 2
		StgValue_140 : 3
		tmp_96 : 1
		tmp_98 : 1
		r_addr_17 : 2
		StgValue_145 : 3
		tmp_123 : 1
	State 11
		tmp_121 : 1
		tmp_124 : 2
		tmp_125 : 3
		tmp_126 : 1
		tmp_103 : 3
		tmp_105 : 1
		r_addr_18 : 2
		StgValue_157 : 4
		tmp_112 : 1
		tmp_114 : 1
		r_addr_19 : 2
		StgValue_162 : 3
	State 12
		exitcond1 : 1
		tmp_46 : 1
		StgValue_168 : 2
		tmp_32 : 1
		tmp_s : 2
		a_coeffs_addr : 3
		a_coeffs_load : 4
	State 13
		t_addr_8 : 1
		StgValue_177 : 2
	State 14
		exitcond : 1
		StgValue_182 : 2
		tmp_122 : 1
		t_addr_9 : 2
		StgValue_185 : 3
		j_4 : 1
	State 15
		tmp_127 : 1
		tmp_128 : 1
		tmp_129 : 2
		tmp_130 : 3
		tmp_131 : 1
		tmp_71 : 3
		StgValue_199 : 4
		tmp_73 : 1
		StgValue_202 : 2
		tmp_132 : 1
	State 16
		tmp_10 : 1
		tmp_89 : 2
		StgValue_210 : 2
		tmp_133 : 1
		tmp_137 : 1
	State 17
		tmp_134 : 1
		tmp_136 : 2
		tmp_101 : 2
		StgValue_220 : 3
		tmp_107 : 1
		StgValue_223 : 2
		tmp_138 : 1
	State 18
		tmp_12 : 1
		tmp_120 : 2
		StgValue_231 : 2
		tmp_139 : 1
		StgValue_234 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|
| Operation|  Functional Unit  |    FF   |   LUT   |
|----------|-------------------|---------|---------|
|          |  next_mul_fu_568  |    0    |    18   |
|          |   tmp_66_fu_580   |    0    |    15   |
|          |     j_3_fu_604    |    0    |    13   |
|          |   tmp_117_fu_610  |    0    |    17   |
|          |   tmp_52_fu_664   |    0    |    18   |
|          |   tmp_56_fu_695   |    0    |    18   |
|          |   tmp_61_fu_732   |    0    |    18   |
|          |   tmp_64_fu_761   |    0    |    18   |
|    add   |   tmp_68_fu_772   |    0    |    18   |
|          |   tmp_75_fu_809   |    0    |    18   |
|          |   tmp_82_fu_831   |    0    |    18   |
|          |   tmp_86_fu_888   |    0    |    18   |
|          |   tmp_93_fu_927   |    0    |    18   |
|          |   tmp_97_fu_949   |    0    |    18   |
|          |  tmp_104_fu_1006  |    0    |    18   |
|          |  tmp_113_fu_1028  |    0    |    18   |
|          |   tmp_46_fu_1045  |    0    |    12   |
|          |    j_4_fu_1080    |    0    |    13   |
|----------|-------------------|---------|---------|
|          |   tmp_51_fu_657   |    0    |    8    |
|          |   tmp_78_fu_718   |    0    |    5    |
|          |   tmp_63_fu_755   |    0    |    8    |
|          |   tmp_95_fu_795   |    0    |    7    |
|          |   tmp_109_fu_864  |    0    |    4    |
|    or    |   tmp_92_fu_921   |    0    |    8    |
|          |   tmp_125_fu_982  |    0    |    6    |
|          |  tmp_130_fu_1098  |    0    |    7    |
|          |   tmp_89_fu_1124  |    0    |    8    |
|          |  tmp_136_fu_1152  |    0    |    5    |
|          |  tmp_120_fu_1198  |    0    |    8    |
|----------|-------------------|---------|---------|
|          |  exitcond3_fu_574 |    0    |    11   |
|   icmp   |  exitcond2_fu_598 |    0    |    9    |
|          | exitcond1_fu_1039 |    0    |    9    |
|          |  exitcond_fu_1069 |    0    |    9    |
|----------|-------------------|---------|---------|
|          |     grp_fu_518    |    0    |    0    |
|          |     grp_fu_528    |    0    |    0    |
|          |     grp_fu_538    |    0    |    0    |
|          |     grp_fu_550    |    0    |    0    |
|          |   tmp_14_fu_635   |    0    |    0    |
|          |   tmp_55_fu_675   |    0    |    0    |
|          |   tmp_70_fu_685   |    0    |    0    |
|          |   tmp_81_fu_820   |    0    |    0    |
|partselect|   tmp_100_fu_842  |    0    |    0    |
|          |   tmp_110_fu_869  |    0    |    0    |
|          |   tmp_29_fu_899   |    0    |    0    |
|          |   tmp_96_fu_938   |    0    |    0    |
|          |   tmp_123_fu_960  |    0    |    0    |
|          |   tmp_126_fu_987  |    0    |    0    |
|          |  tmp_112_fu_1017  |    0    |    0    |
|          |  tmp_134_fu_1135  |    0    |    0    |
|          |  tmp_107_fu_1166  |    0    |    0    |
|          |   tmp_12_fu_1188  |    0    |    0    |
|----------|-------------------|---------|---------|
| bitselect|     grp_fu_560    |    0    |    0    |
|----------|-------------------|---------|---------|
|          |     tmp_fu_586    |    0    |    0    |
|          |   tmp_15_fu_649   |    0    |    0    |
|          |   tmp_77_fu_710   |    0    |    0    |
|          |   tmp_60_fu_723   |    0    |    0    |
|          |   tmp_21_fu_747   |    0    |    0    |
|          |   tmp_91_fu_787   |    0    |    0    |
|          |   tmp_74_fu_800   |    0    |    0    |
|          |   tmp_106_fu_856  |    0    |    0    |
|          |   tmp_85_fu_879   |    0    |    0    |
|bitconcatenate|   tmp_30_fu_913   |    0    |    0    |
|          |   tmp_124_fu_974  |    0    |    0    |
|          |   tmp_103_fu_997  |    0    |    0    |
|          |   tmp_32_fu_1051  |    0    |    0    |
|          |  tmp_129_fu_1090  |    0    |    0    |
|          |   tmp_71_fu_1104  |    0    |    0    |
|          |   tmp_79_fu_1117  |    0    |    0    |
|          |  tmp_135_fu_1145  |    0    |    0    |
|          |  tmp_101_fu_1158  |    0    |    0    |
|          |  tmp_108_fu_1181  |    0    |    0    |
|----------|-------------------|---------|---------|
|          |   j_cast6_fu_594  |    0    |    0    |
|          |   tmp_118_fu_615  |    0    |    0    |
|          |   tmp_119_fu_620  |    0    |    0    |
|          |   tmp_49_fu_630   |    0    |    0    |
|          |   tmp_53_fu_670   |    0    |    0    |
|          |   tmp_57_fu_701   |    0    |    0    |
|          |   tmp_62_fu_738   |    0    |    0    |
|          |   tmp_65_fu_767   |    0    |    0    |
|          |   tmp_69_fu_778   |    0    |    0    |
|   zext   |   tmp_76_fu_815   |    0    |    0    |
|          |   tmp_83_fu_837   |    0    |    0    |
|          |   tmp_87_fu_894   |    0    |    0    |
|          |   tmp_94_fu_933   |    0    |    0    |
|          |   tmp_98_fu_955   |    0    |    0    |
|          |  tmp_105_fu_1012  |    0    |    0    |
|          |  tmp_114_fu_1034  |    0    |    0    |
|          |   tmp_s_fu_1059   |    0    |    0    |
|          |   tmp_45_fu_1064  |    0    |    0    |
|          |  tmp_122_fu_1075  |    0    |    0    |
|----------|-------------------|---------|---------|
|          |   tmp_72_fu_625   |    0    |    0    |
|          |   tmp_84_fu_645   |    0    |    0    |
|          |   tmp_90_fu_706   |    0    |    0    |
|          |   tmp_99_fu_743   |    0    |    0    |
|          |   tmp_102_fu_783  |    0    |    0    |
|          |   tmp_115_fu_852  |    0    |    0    |
|   trunc  |   tmp_116_fu_909  |    0    |    0    |
|          |   tmp_121_fu_970  |    0    |    0    |
|          |  tmp_127_fu_1086  |    0    |    0    |
|          |  tmp_132_fu_1113  |    0    |    0    |
|          |  tmp_133_fu_1131  |    0    |    0    |
|          |  tmp_138_fu_1177  |    0    |    0    |
|          |  tmp_139_fu_1205  |    0    |    0    |
|----------|-------------------|---------|---------|
|   Total  |                   |    0    |   416   |
|----------|-------------------|---------|---------|

Memories:
+----+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |
+----+--------+--------+--------+
|  t |    1   |    0   |    0   |
+----+--------+--------+--------+
|Total|    1   |    0   |    0   |
+----+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|a_coeffs_addr_7_reg_1278|   10   |
| a_coeffs_addr_reg_1326 |   10   |
|        i_reg_460       |    7   |
|       j_1_reg_495      |    3   |
|       j_2_reg_507      |    4   |
|      j_3_reg_1273      |    4   |
|      j_4_reg_1334      |    4   |
|        j_reg_483       |    4   |
|    next_mul_reg_1252   |   11   |
|     phi_mul_reg_471    |   11   |
|    t_addr_1_reg_1216   |    3   |
|    t_addr_2_reg_1222   |    3   |
|    t_addr_3_reg_1227   |    3   |
|    t_addr_4_reg_1232   |    3   |
|    t_addr_5_reg_1237   |    3   |
|    t_addr_6_reg_1242   |    3   |
|    t_addr_7_reg_1247   |    3   |
|     t_addr_reg_1210    |    3   |
|    tmp_100_reg_1303    |    4   |
|    tmp_123_reg_1313    |    6   |
|    tmp_132_reg_1339    |    1   |
|    tmp_133_reg_1344    |    3   |
|    tmp_137_reg_1349    |    3   |
|    tmp_138_reg_1354    |    3   |
|     tmp_20_reg_1293    |    8   |
|     tmp_29_reg_1308    |    8   |
|     tmp_46_reg_1321    |    3   |
|     tmp_55_reg_1283    |    8   |
|     tmp_66_reg_1260    |    7   |
|     tmp_70_reg_1288    |    5   |
|     tmp_88_reg_1298    |    7   |
|      tmp_reg_1265      |   10   |
+------------------------+--------+
|          Total         |   168  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_237 |  p0  |   4  |  10  |   40   ||    21   |
| grp_access_fu_243 |  p0  |   7  |   3  |   21   ||    38   |
| grp_access_fu_243 |  p1  |   2  |  16  |   32   ||    9    |
| grp_access_fu_243 |  p2  |   6  |   0  |    0   ||    33   |
| grp_access_fu_267 |  p0  |  10  |  11  |   110  ||    47   |
| grp_access_fu_267 |  p1  |  10  |   8  |   80   ||    47   |
| grp_access_fu_267 |  p2  |  10  |   0  |    0   ||    47   |
| grp_access_fu_267 |  p4  |  10  |  11  |   110  ||    47   |
|  phi_mul_reg_471  |  p0  |   2  |  11  |   22   ||    9    |
|     j_reg_483     |  p0  |   2  |   4  |    8   ||    9    |
|    j_1_reg_495    |  p0  |   2  |   3  |    6   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   429  || 17.8644 ||   316   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   416  |
|   Memory  |    1   |    -   |    0   |    0   |
|Multiplexer|    -   |   17   |    -   |   316  |
|  Register |    -   |    -   |   168  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |   17   |   168  |   732  |
+-----------+--------+--------+--------+--------+
