#! /cs/local/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0xc6a4a0 .scope module, "labM" "labM" 2 1;
 .timescale 0 0;
v0xc95a00_0 .var "address", 31 0;
v0xc95ae0_0 .var "clk", 0 0;
v0xc95bb0_0 .var "memIn", 31 0;
v0xc95cb0_0 .net "memOut", 31 0, v0xc95610_0;  1 drivers
v0xc95d80_0 .var "read", 0 0;
v0xc95e20_0 .var "write", 0 0;
S_0xc6b630 .scope module, "data" "mem" 2 6, 3 14 0, S_0xc6a4a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "memOut"
    .port_info 1 /INPUT 32 "address"
    .port_info 2 /INPUT 32 "memIn"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "read"
    .port_info 5 /INPUT 1 "write"
P_0xc35b40 .param/l "CAPACITY" 0 3 22, C4<1111111111111111>;
P_0xc35b80 .param/l "DEBUG" 0 3 20, +C4<00000000000000000000000000000000>;
v0xc66cb0_0 .net *"_s3", 31 0, L_0xc989e0;  1 drivers
v0xc951b0_0 .net "address", 31 0, v0xc95a00_0;  1 drivers
v0xc95290 .array "arr", 65535 0, 31 0;
v0xc95360_0 .net "clk", 0 0, v0xc95ae0_0;  1 drivers
v0xc95420_0 .var "fresh", 0 0;
v0xc95530_0 .net "memIn", 31 0, v0xc95bb0_0;  1 drivers
v0xc95610_0 .var "memOut", 31 0;
v0xc956f0_0 .net "read", 0 0, v0xc95d80_0;  1 drivers
v0xc957b0_0 .net "write", 0 0, v0xc95e20_0;  1 drivers
E_0xc78300 .event posedge, v0xc95360_0;
E_0xc77b00 .event edge, L_0xc989e0, v0xc951b0_0, v0xc956f0_0;
L_0xc989e0 .array/port v0xc95290, v0xc95a00_0;
S_0xc6a620 .scope module, "register" "register" 3 79;
 .timescale 0 0;
    .port_info 0 /OUTPUT 2 "q"
    .port_info 1 /INPUT 2 "d"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "enable"
P_0xc30db0 .param/l "SIZE" 0 3 85, +C4<00000000000000000000000000000010>;
o0x7f436081f2b8 .functor BUFZ 1, C4<z>; HiZ drive
v0xc96b40_0 .net "clk", 0 0, o0x7f436081f2b8;  0 drivers
o0x7f436081f558 .functor BUFZ 2, C4<zz>; HiZ drive
v0xc96c50_0 .net "d", 1 0, o0x7f436081f558;  0 drivers
o0x7f436081f318 .functor BUFZ 1, C4<z>; HiZ drive
v0xc96d30_0 .net "enable", 0 0, o0x7f436081f318;  0 drivers
v0xc96e20_0 .net "q", 1 0, L_0xc98af0;  1 drivers
L_0xc98af0 .concat [ 1 1 0 0], v0xc963b0_0, v0xc96a10_0;
L_0xc98bc0 .part o0x7f436081f558, 0, 1;
L_0xc98cc0 .part o0x7f436081f558, 1, 1;
S_0xc95ef0 .scope module, "myFF[0]" "ff" 3 90, 3 1 0, S_0xc6a620;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "enable"
v0xc96160_0 .net "clk", 0 0, o0x7f436081f2b8;  alias, 0 drivers
v0xc96220_0 .net "d", 0 0, L_0xc98bc0;  1 drivers
v0xc962e0_0 .net "enable", 0 0, o0x7f436081f318;  alias, 0 drivers
v0xc963b0_0 .var "q", 0 0;
E_0xc77c00 .event posedge, v0xc96160_0;
S_0xc96520 .scope module, "myFF[1]" "ff" 3 90, 3 1 0, S_0xc6a620;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "enable"
v0xc967a0_0 .net "clk", 0 0, o0x7f436081f2b8;  alias, 0 drivers
v0xc96870_0 .net "d", 0 0, L_0xc98cc0;  1 drivers
v0xc96910_0 .net "enable", 0 0, o0x7f436081f318;  alias, 0 drivers
v0xc96a10_0 .var "q", 0 0;
S_0xc35920 .scope module, "rf" "rf" 3 94;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "RD1"
    .port_info 1 /OUTPUT 32 "RD2"
    .port_info 2 /INPUT 5 "RN1"
    .port_info 3 /INPUT 5 "RN2"
    .port_info 4 /INPUT 5 "WN"
    .port_info 5 /INPUT 32 "WD"
    .port_info 6 /INPUT 1 "clk"
    .port_info 7 /INPUT 1 "W"
P_0xc35aa0 .param/l "DEBUG" 0 3 99, +C4<00000000000000000000000000000000>;
v0xc970a0_0 .var "RD1", 31 0;
v0xc971a0_0 .var "RD2", 31 0;
o0x7f436081f6d8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0xc97280_0 .net "RN1", 4 0, o0x7f436081f6d8;  0 drivers
o0x7f436081f708 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0xc97340_0 .net "RN2", 4 0, o0x7f436081f708;  0 drivers
o0x7f436081f738 .functor BUFZ 1, C4<z>; HiZ drive
v0xc97420_0 .net "W", 0 0, o0x7f436081f738;  0 drivers
o0x7f436081f768 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0xc97530_0 .net "WD", 31 0, o0x7f436081f768;  0 drivers
o0x7f436081f798 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0xc97610_0 .net "WN", 4 0, o0x7f436081f798;  0 drivers
v0xc976f0_0 .net *"_s10", 6 0, L_0xc98fe0;  1 drivers
v0xc977d0_0 .net *"_s15", 31 0, L_0xc99240;  1 drivers
v0xc97940_0 .net *"_s17", 6 0, L_0xc992e0;  1 drivers
v0xc97a20_0 .net *"_s2", 31 0, L_0xc98de0;  1 drivers
L_0x7f43607ce0a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xc97b00_0 .net *"_s20", 1 0, L_0x7f43607ce0a8;  1 drivers
L_0x7f43607ce0f0 .functor BUFT 1, C4<0000001>, C4<0>, C4<0>, C4<0>;
v0xc97be0_0 .net/2s *"_s21", 6 0, L_0x7f43607ce0f0;  1 drivers
v0xc97cc0_0 .net *"_s23", 6 0, L_0xc99430;  1 drivers
v0xc97da0_0 .net *"_s4", 6 0, L_0xc98eb0;  1 drivers
L_0x7f43607ce018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xc97e80_0 .net *"_s7", 1 0, L_0x7f43607ce018;  1 drivers
L_0x7f43607ce060 .functor BUFT 1, C4<0000001>, C4<0>, C4<0>, C4<0>;
v0xc97f60_0 .net/2s *"_s8", 6 0, L_0x7f43607ce060;  1 drivers
v0xc98110 .array "arr", 31 1, 31 0;
o0x7f436081f9a8 .functor BUFZ 1, C4<z>; HiZ drive
v0xc981b0_0 .net "clk", 0 0, o0x7f436081f9a8;  0 drivers
E_0xc96f60 .event posedge, v0xc981b0_0;
E_0xc96fe0 .event edge, L_0xc99240, v0xc97340_0;
E_0xc97040 .event edge, L_0xc98de0, v0xc97280_0;
L_0xc98de0 .array/port v0xc98110, L_0xc98fe0;
L_0xc98eb0 .concat [ 5 2 0 0], o0x7f436081f6d8, L_0x7f43607ce018;
L_0xc98fe0 .arith/sub 7, L_0xc98eb0, L_0x7f43607ce060;
L_0xc99240 .array/port v0xc98110, L_0xc99430;
L_0xc992e0 .concat [ 5 2 0 0], o0x7f436081f708, L_0x7f43607ce0a8;
L_0xc99430 .arith/sub 7, L_0xc992e0, L_0x7f43607ce0f0;
S_0xc6b4b0 .scope module, "sk" "sk" 3 137;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "upper"
    .port_info 1 /OUTPUT 1 "lower"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c"
    .port_info 5 /INPUT 1 "d"
o0x7f436081fb58 .functor BUFZ 1, C4<z>; HiZ drive
o0x7f436081fb88 .functor BUFZ 1, C4<z>; HiZ drive
o0x7f436081fbb8 .functor BUFZ 1, C4<z>; HiZ drive
o0x7f436081fbe8 .functor BUFZ 1, C4<z>; HiZ drive
L_0xc990e0 .functor OR 1, o0x7f436081fb58, o0x7f436081fb88, o0x7f436081fbb8, o0x7f436081fbe8;
L_0xc99650 .functor NOT 1, o0x7f436081fbb8, C4<0>, C4<0>, C4<0>;
L_0xc99710 .functor XOR 1, o0x7f436081fb58, o0x7f436081fb88, L_0xc99650, o0x7f436081fbe8;
v0xc98350_0 .net "a", 0 0, o0x7f436081fb58;  0 drivers
v0xc98430_0 .net "b", 0 0, o0x7f436081fb88;  0 drivers
v0xc984f0_0 .net "c", 0 0, o0x7f436081fbb8;  0 drivers
v0xc98590_0 .net "d", 0 0, o0x7f436081fbe8;  0 drivers
v0xc98650_0 .net "lower", 0 0, L_0xc99710;  1 drivers
v0xc98760_0 .net "notC", 0 0, L_0xc99650;  1 drivers
v0xc98820_0 .net "upper", 0 0, L_0xc990e0;  1 drivers
    .scope S_0xc6b630;
T_0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xc95420_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0xc6b630;
T_1 ;
    %wait E_0xc77b00;
    %load/vec4 v0xc95420_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc95420_0, 0, 1;
    %vpi_call 3 35 "$readmemh", "ram.dat", v0xc95290 {0 0 0};
T_1.0 ;
    %load/vec4 v0xc956f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0xc951b0_0;
    %parti/s 2, 0, 2;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_1.4, 4;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0xc95610_0, 0, 32;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 65535, 0, 32;
    %load/vec4 v0xc951b0_0;
    %cmp/u;
    %jmp/0xz  T_1.6, 5;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0xc95610_0, 0, 32;
    %jmp T_1.7;
T_1.6 ;
    %ix/getv 4, v0xc951b0_0;
    %load/vec4a v0xc95290, 4;
    %store/vec4 v0xc95610_0, 0, 32;
T_1.7 ;
T_1.5 ;
T_1.2 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0xc6b630;
T_2 ;
    %wait E_0xc78300;
    %load/vec4 v0xc957b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0xc951b0_0;
    %parti/s 2, 0, 2;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_2.2, 4;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 65535, 0, 32;
    %load/vec4 v0xc951b0_0;
    %cmp/u;
    %jmp/0xz  T_2.4, 5;
    %vpi_call 3 67 "$display", "Address %d out of range %d", v0xc951b0_0, P_0xc35b40 {0 0 0};
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0xc95530_0;
    %ix/getv 3, v0xc951b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xc95290, 0, 4;
T_2.5 ;
T_2.3 ;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0xc6a4a0;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xc95e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc95d80_0, 0, 1;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0xc95a00_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc95ae0_0, 0, 1;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0xc95bb0_0, 0, 32;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xc95d80_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 15 "$display", "Address %d contains %h", v0xc95a00_0, v0xc95cb0_0 {0 0 0};
    %load/vec4 v0xc95a00_0;
    %addi 4, 0, 32;
    %store/vec4 v0xc95a00_0, 0, 32;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc95d80_0, 0, 1;
    %pushi/vec4 2309737967, 0, 32;
    %store/vec4 v0xc95bb0_0, 0, 32;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xc95d80_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 20 "$display", "Address %d contains %h", v0xc95a00_0, v0xc95cb0_0 {0 0 0};
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc95e20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xc95d80_0, 0, 1;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0xc95a00_0, 0, 32;
    %pushi/vec4 3, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 4, 0;
    %vpi_call 2 25 "$display", "Address %d contains %h", v0xc95a00_0, v0xc95cb0_0 {0 0 0};
    %load/vec4 v0xc95a00_0;
    %addi 4, 0, 32;
    %store/vec4 v0xc95a00_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call 2 28 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0xc6a4a0;
T_4 ;
    %delay 4, 0;
    %load/vec4 v0xc95ae0_0;
    %inv;
    %store/vec4 v0xc95ae0_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0xc95ef0;
T_5 ;
    %wait E_0xc77c00;
    %load/vec4 v0xc962e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0xc96220_0;
    %assign/vec4 v0xc963b0_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0xc96520;
T_6 ;
    %wait E_0xc77c00;
    %load/vec4 v0xc96910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0xc96870_0;
    %assign/vec4 v0xc96a10_0, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0xc35920;
T_7 ;
    %wait E_0xc97040;
    %load/vec4 v0xc97280_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xc970a0_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0xc97280_0;
    %pad/u 7;
    %subi 1, 0, 7;
    %ix/vec4 4;
    %load/vec4a v0xc98110, 4;
    %store/vec4 v0xc970a0_0, 0, 32;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0xc35920;
T_8 ;
    %wait E_0xc96fe0;
    %load/vec4 v0xc97340_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xc971a0_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0xc97340_0;
    %pad/u 7;
    %subi 1, 0, 7;
    %ix/vec4 4;
    %load/vec4a v0xc98110, 4;
    %store/vec4 v0xc971a0_0, 0, 32;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0xc35920;
T_9 ;
    %wait E_0xc96f60;
    %load/vec4 v0xc97420_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xc97610_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0xc97530_0;
    %load/vec4 v0xc97610_0;
    %pad/u 7;
    %subi 1, 0, 7;
    %ix/vec4 4;
    %store/vec4a v0xc98110, 4, 0;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "LabM4.v";
    "modules.v";
