 arch	                       circuit	                                        script_params	  vtr_flow_elapsed_time	  error	  num_io	  num_LAB	  num_DSP	  num_M9K	  num_M144K	  num_PLL	  vpr_status	  vpr_revision	            vpr_build_info	                  vpr_compiler	                                 vpr_compiled	         hostname	                             rundir	                                               max_vpr_mem	  num_primary_inputs	  num_primary_outputs	  num_pre_packed_nets	  num_pre_packed_blocks	  num_netlist_clocks	  num_post_packed_nets	  num_post_packed_blocks	  device_width	  device_height	  device_grid_tiles	  device_limiting_resources	  device_name	  pack_time	  placed_wirelength_est	  place_time	  place_quench_time	  placed_CPD_est	  placed_setup_TNS_est	  placed_setup_WNS_est	  placed_geomean_nonvirtual_intradomain_critical_path_delay_est	  place_delay_matrix_lookup_time	  place_quench_timing_analysis_time	  place_quench_sta_time	  place_total_timing_analysis_time	  place_total_sta_time	  routed_wirelength	  total_nets_routed	  total_connections_routed	  total_heap_pushes	  total_heap_pops	  logic_block_area_total	  logic_block_area_used	  routing_area_total	  routing_area_per_tile	  crit_path_route_success_iteration	  critical_path_delay	  geomean_nonvirtual_intradomain_critical_path_delay	  setup_TNS	  setup_WNS	  hold_TNS	  hold_WNS	  crit_path_route_time	  crit_path_total_timing_analysis_time	  crit_path_total_sta_time	  router_lookahead_computation_time	 
 stratixiv_arch.timing.xml	  carpat_stratixiv_arch_timing.blif	              common	         305.17	                 	       274	     967	      36	       59	       0	          2	        success	     v8.0.0-3151-g91780fa55	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-24T20:22:40	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  1691328	      22	                  252	                  53001	                29054	                  7	                   24654	                 1338	                    89	            66	             5874	               DSP	                        auto	         23.36	      253608	                 63.08	       0.32	               7.26641	         -38101.9	              -6.26641	              2.79117	                                                        71.54	                           0.0866048	                          0.0765345	              19.0348	                           14.9972	               355292	             -1	                 -1	                        -1	                 -1	               0	                       0	                      1.08076e+08	         18399.1	                47	                                 7.93612	              2.94799	                                             -42986.6	   -6.93612	   0	         0	         47.52	                 29.4656	                               24.1252	                   64.84	                             
 stratixiv_arch.timing.xml	  CH_DFSIN_stratixiv_arch_timing.blif	            common	         222.78	                 	       36	      1583	     10	       10	       0	          0	        success	     v8.0.0-3151-g91780fa55	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-24T20:22:40	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  1400936	      3	                   33	                   48977	                39238	                  1	                   25960	                 1639	                    54	            40	             2160	               LAB	                        auto	         62.85	      275660	                 79.01	       0.49	               76.888	          -77679.7	              -75.888	               76.888	                                                         8.19	                            0.0953712	                          0.0700151	              14.6029	                           10.7678	               370341	             -1	                 -1	                        -1	                 -1	               0	                       0	                      3.96465e+07	         18354.9	                28	                                 71.6492	              71.6492	                                             -105914	    -70.6492	   0	         0	         27.78	                 21.4075	                               16.4676	                   20.64	                             
 stratixiv_arch.timing.xml	  CHERI_stratixiv_arch_timing.blif	               common	         516.69	                 	       211	     2256	     3	        210	      0	          0	        success	     v8.0.0-3151-g91780fa55	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-24T20:22:40	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  1889308	      38	                  173	                  62892	                59064	                  3	                   36122	                 2680	                    86	            64	             5504	               M9K	                        auto	         131.02	     683479	                 140.80	      0.89	               12.7576	         -342742	               -11.7576	              7.25336	                                                        52.65	                           0.179065	                           0.127141	               26.5585	                           18.0342	               937050	             -1	                 -1	                        -1	                 -1	               0	                       0	                      1.01289e+08	         18402.8	                51	                                 13.8124	              7.62464	                                             -391759	    -12.8124	   0	         0	         82.97	                 46.6197	                               34.4223	                   66.66	                             
 stratixiv_arch.timing.xml	  EKF-SLAM_Jacobians_stratixiv_arch_timing.blif	  common	         591.85	                 	       574	     2805	     16	       0	        0	          0	        success	     v8.0.0-3151-g91780fa55	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-24T20:22:40	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  1991128	      4	                   570	                  66175	                54803	                  2	                   39637	                 3395	                    91	            67	             6097	               io	                         auto	         110.67	     667926	                 156.86	      1.00	               28.691	          -109108	               -27.691	               6.94533	                                                        72.45	                           0.152503	                           0.126813	               24.2607	                           17.181	                953798	             -1	                 -1	                        -1	                 -1	               0	                       0	                      1.12157e+08	         18395.4	                27	                                 29.7981	              7.45961	                                             -124827	    -28.7981	   0	         0	         138.59	                38.1853	                               28.6599	                   68.53	                             
 stratixiv_arch.timing.xml	  fir_cascade_stratixiv_arch_timing.blif	         common	         1278.83	                	       40	      3678	     172	      1	        0	          0	        success	     v8.0.0-3151-g91780fa55	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-24T20:22:40	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  4770616	      19	                  21	                   171111	               96274	                  1	                   72623	                 3891	                    194	           144	            27936	              DSP	                        auto	         81.10	      783208	                 145.53	      1.72	               5.29913	         -128116	               -4.29913	              4.19174	                                                        485.69	                          0.283858	                           0.239677	               42.2914	                           34.9612	               892351	             -1	                 -1	                        -1	                 -1	               0	                       0	                      5.18919e+08	         18575.3	                12	                                 5.56549	              4.50463	                                             -167877	    -4.56549	   0	         0	         60.56	                 54.281	                                45.9121	                   381.83	                            
 stratixiv_arch.timing.xml	  jacobi_stratixiv_arch_timing.blif	              common	         338.51	                 	       536	     1972	     7	        4	        0	          0	        success	     v8.0.0-3151-g91780fa55	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-24T20:22:40	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  1657276	      227	                 309	                  49176	                40422	                  1	                   28183	                 2519	                    85	            63	             5355	               io	                         auto	         77.33	      303740	                 93.49	       0.68	               196.382	         -120926	               -195.382	              196.382	                                                        51.64	                           0.107019	                           0.0770026	              15.706	                            11.3247	               399601	             -1	                 -1	                        -1	                 -1	               0	                       0	                      9.84408e+07	         18383.0	                19	                                 188.995	              188.995	                                             -140381	    -187.995	   0	         0	         23.25	                 21.6955	                               16.2619	                   56.53	                             
 stratixiv_arch.timing.xml	  JPEG_stratixiv_arch_timing.blif	                common	         261.29	                 	       36	      1332	     8	        149	      2	          0	        success	     v8.0.0-3151-g91780fa55	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-24T20:22:40	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  1527404	      3	                   33	                   52402	                39411	                  1	                   28117	                 1527	                    73	            54	             3942	               M9K	                        auto	         64.44	      326629	                 63.92	       0.45	               16.4555	         -302026	               -15.4555	              16.4555	                                                        21.99	                           0.100075	                           0.0731503	              14.4468	                           10.1692	               450111	             -1	                 -1	                        -1	                 -1	               0	                       0	                      7.26339e+07	         18425.6	                37	                                 17.3529	              17.3529	                                             -326198	    -16.3529	   0	         0	         35.86	                 23.8638	                               18.0548	                   42.30	                             
 stratixiv_arch.timing.xml	  leon2_stratixiv_arch_timing.blif	               common	         104.69	                 	       251	     951	      1	        17	       0	          0	        success	     v8.0.0-3151-g91780fa55	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-24T20:22:40	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  1120068	      55	                  196	                  20131	                19956	                  1	                   8395	                  1220	                    44	            33	             1452	               io	                         auto	         36.68	      122325	                 17.71	       0.14	               7.35181	         -74877.1	              -6.35181	              7.35181	                                                        5.23	                            0.0355512	                          0.0247459	              5.31309	                           3.52728	               177943	             -1	                 -1	                        -1	                 -1	               0	                       0	                      2.65099e+07	         18257.5	                23	                                 7.98864	              7.98864	                                             -82952.9	   -6.98864	   0	         0	         10.46	                 7.7712	                                5.59567	                   16.32	                             
 stratixiv_arch.timing.xml	  leon3mp_stratixiv_arch_timing.blif	             common	         216.78	                 	       255	     2095	     1	        28	       0	          0	        success	     v8.0.0-3151-g91780fa55	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-24T20:22:40	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  1430628	      84	                  171	                  36458	                36247	                  3	                   20591	                 2379	                    62	            46	             2852	               LAB	                        auto	         72.80	      304905	                 57.75	       0.35	               12.4545	         -84121.6	              -11.4545	              3.90486	                                                        14.08	                           0.0912229	                          0.059205	               14.4591	                           9.41413	               399311	             -1	                 -1	                        -1	                 -1	               0	                       0	                      5.24521e+07	         18391.3	                13	                                 13.7366	              4.34743	                                             -96722.9	   -12.7366	   0	         0	         15.63	                 18.8922	                               13.0626	                   29.13	                             
 stratixiv_arch.timing.xml	  MCML_stratixiv_arch_timing.blif	                common	         444.30	                 	       69	      2106	     10	       295	      16	         0	        success	     v8.0.0-3151-g91780fa55	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-24T20:22:40	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  2038792	      36	                  33	                   57796	                49182	                  1	                   20383	                 2496	                    105	           78	             8190	               M9K	                        auto	         65.06	      248417	                 61.55	       0.43	               8.87852	         -98126.1	              -7.87852	              8.87852	                                                        108.30	                          0.0991151	                          0.0726603	              16.7337	                           12.0986	               402695	             -1	                 -1	                        -1	                 -1	               0	                       0	                      1.50986e+08	         18435.5	                78	                                 8.73129	              8.73129	                                             -171586	    -7.73129	   0	         0	         60.06	                 33.6543	                               26.3817	                   102.03	                            
 stratixiv_arch.timing.xml	  MMM_stratixiv_arch_timing.blif	                 common	         400.66	                 	       478	     1243	     1	        300	      4	          0	        success	     v8.0.0-3151-g91780fa55	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-24T20:22:40	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  1937912	      202	                 276	                  35125	                30509	                  3	                   21597	                 2026	                    106	           79	             8374	               M9K	                        auto	         55.00	      265107	                 42.47	       0.31	               9.05067	         -40379.3	              -8.05067	              3.29679	                                                        108.73	                          0.0935457	                          0.0626348	              13.3398	                           9.09938	               409670	             -1	                 -1	                        -1	                 -1	               0	                       0	                      1.54360e+08	         18433.2	                21	                                 9.40865	              3.64689	                                             -53170.7	   -8.40865	   0	         0	         38.98	                 19.3692	                               14.1539	                   112.85	                            
 stratixiv_arch.timing.xml	  radar20_stratixiv_arch_timing.blif	             common	         244.01	                 	       5	       335	      31	       105	      0	          2	        success	     v8.0.0-3151-g91780fa55	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-24T20:22:40	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  1535056	      3	                   2	                    14862	                10304	                  26	                  7545	                  478	                     89	            66	             5874	               DSP	                        auto	         36.25	      103668	                 8.75	        0.06	               5.77399	         -34725.7	              -4.77399	              3.87501	                                                        72.39	                           0.0343732	                          0.0249615	              5.0793	                            3.75044	               158149	             -1	                 -1	                        -1	                 -1	               0	                       0	                      1.08076e+08	         18399.1	                16	                                 6.09989	              4.10827	                                             -46549.9	   -5.09989	   0	         0	         8.98	                  6.92893	                               5.34666	                   80.15	                             
 stratixiv_arch.timing.xml	  random_stratixiv_arch_timing.blif	              common	         463.27	                 	       693	     1772	     25	       16	       0	          0	        success	     v8.0.0-3151-g91780fa55	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-24T20:22:40	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  2047896	      35	                  658	                  51416	                37539	                  1	                   27838	                 2506	                    108	           80	             8640	               io	                         auto	         59.17	      242409	                 107.74	      0.52	               37.8217	         -58716.9	              -36.8217	              37.8217	                                                        107.63	                          0.103268	                           0.0907311	              23.1079	                           17.1786	               339418	             -1	                 -1	                        -1	                 -1	               0	                       0	                      1.59377e+08	         18446.5	                21	                                 38.6529	              38.6529	                                             -63587.1	   -37.6529	   0	         0	         36.66	                 29.7425	                               22.852	                    104.11	                            
 stratixiv_arch.timing.xml	  Reed_Solomon_stratixiv_arch_timing.blif	        common	         372.10	                 	       753	     1134	     5	        32	       0	          0	        success	     v8.0.0-3151-g91780fa55	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-24T20:22:40	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  2085140	      13	                  740	                  25173	                25306	                  1	                   12841	                 1924	                    117	           87	             10179	              io	                         auto	         44.99	      162862	                 25.62	       0.18	               9.4498	          -29888.4	              -8.4498	               7.62781	                                                        118.81	                          0.0410548	                          0.0329006	              7.0832	                            4.92554	               203780	             -1	                 -1	                        -1	                 -1	               0	                       0	                      1.87947e+08	         18464.1	                18	                                 10.1287	              7.94534	                                             -35355.7	   -9.12874	   0	         0	         10.35	                 10.2123	                               7.60239	                   123.78	                            
 stratixiv_arch.timing.xml	  smithwaterman_stratixiv_arch_timing.blif	       common	         267.63	                 	       117	     2162	     0	        0	        0	          0	        success	     v8.0.0-3151-g91780fa55	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-24T20:22:40	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  1579980	      79	                  38	                   66795	                54922	                  1	                   35874	                 2279	                    62	            46	             2852	               LAB	                        auto	         65.65	      265527	                 102.89	      0.66	               9.78178	         -168460	               -8.78178	              9.78178	                                                        14.79	                           0.116651	                           0.0782564	              15.4673	                           10.49	                 343305	             -1	                 -1	                        -1	                 -1	               0	                       0	                      5.24521e+07	         18391.3	                38	                                 10.8193	              10.8193	                                             -198468	    -9.81933	   0	         0	         23.18	                 26.1985	                               19.271	                    30.48	                             
 stratixiv_arch.timing.xml	  stap_steering_stratixiv_arch_timing.blif	       common	         228.36	                 	       213	     1566	     26	       4	        0	          0	        success	     v8.0.0-3151-g91780fa55	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-24T20:22:40	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  1600620	      139	                 74	                   57121	                41054	                  1	                   24187	                 1809	                    75	            56	             4200	               DSP	                        auto	         58.21	      166705	                 48.62	       0.30	               5.67384	         -21057.2	              -4.67384	              4.83115	                                                        20.25	                           0.0912239	                          0.0697251	              14.7515	                           10.9842	               223321	             -1	                 -1	                        -1	                 -1	               0	                       0	                      7.74195e+07	         18433.2	                28	                                 6.01154	              5.30578	                                             -34881.6	   -5.01154	   0	         0	         19.97	                 21.8264	                               17.1052	                   47.35	                             
 stratixiv_arch.timing.xml	  sudoku_check_stratixiv_arch_timing.blif	        common	         127.61	                 	       54	      671	      0	        40	       0	          1	        success	     v8.0.0-3151-g91780fa55	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-24T20:22:40	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  1074252	      2	                   52	                   16673	                16662	                  2	                   12020	                 766	                     38	            28	             1064	               LAB	                        auto	         29.90	      181252	                 24.05	       0.12	               5.63835	         -20903.7	              -4.63835	              4.82444	                                                        10.02	                           0.0456176	                          0.0292456	              9.08686	                           6.33754	               246426	             -1	                 -1	                        -1	                 -1	               0	                       0	                      1.93821e+07	         18216.2	                19	                                 5.95897	              5.15842	                                             -27488.7	   -4.95897	   0	         0	         31.08	                 13.5155	                               10.0691	                   13.51	                             
 stratixiv_arch.timing.xml	  SURF_desc_stratixiv_arch_timing.blif	           common	         331.20	                 	       445	     2166	     19	       51	       0	          0	        success	     v8.0.0-3151-g91780fa55	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-24T20:22:40	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  1716160	      131	                 314	                  57881	                45152	                  1	                   32966	                 2681	                    73	            54	             3942	               io	                         auto	         75.06	      321679	                 114.85	      0.83	               196.373	         -68832.2	              -195.373	              196.373	                                                        23.44	                           0.145703	                           0.107434	               20.622	                            15.3393	               432380	             -1	                 -1	                        -1	                 -1	               0	                       0	                      7.26339e+07	         18425.6	                34	                                 188.347	              188.347	                                             -82695.7	   -187.347	   0	         0	         34.96	                 32.9183	                               25.6749	                   43.74	                             
 stratixiv_arch.timing.xml	  ucsb_152_tap_fir_stratixiv_arch_timing.blif	    common	         61.41	                  	       42	      750	      0	        0	        0	          0	        success	     v8.0.0-3151-g91780fa55	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-24T20:22:40	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  1043260	      13	                  29	                   26295	                20086	                  1	                   12417	                 792	                     39	            29	             1131	               LAB	                        auto	         12.08	      75218	                  11.53	       0.07	               4.87175	         -4560.25	              -3.87175	              2.71822	                                                        4.81	                            0.0174212	                          0.0140739	              2.82864	                           1.87859	               81695	              -1	                 -1	                        -1	                 -1	               0	                       0	                      2.05958e+07	         18210.3	                17	                                 4.98602	              2.7345	                                              -5296.62	   -3.98602	   0	         0	         3.52	                  4.08541	                               2.94528	                   9.70	                              
 stratixiv_arch.timing.xml	  uoft_raytracer_stratixiv_arch_timing.blif	      common	         695.85	                 	       964	     982	      19	       34	       0	          0	        success	     v8.0.0-3151-g91780fa55	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-24T20:22:40	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  2797804	      542	                 422	                  37277	                26038	                  1	                   20655	                 1999	                    147	           109	            16023	              io	                         auto	         45.48	      259828	                 66.93	       0.55	               8.56828	         -37487.5	              -7.56828	              7.99142	                                                        259.50	                          0.0729251	                          0.0543085	              11.7561	                           8.75241	               351114	             -1	                 -1	                        -1	                 -1	               0	                       0	                      2.96650e+08	         18514.0	                57	                                 9.59045	              8.52325	                                             -43380.5	   -8.59045	   0	         0	         42.45	                 23.1353	                               18.4267	                   216.33	                            
 stratixiv_arch.timing.xml	  wb_conmax_stratixiv_arch_timing.blif	           common	         835.95	                 	       1107	    724	      0	        0	        0	          0	        success	     v8.0.0-3151-g91780fa55	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-24T20:22:40	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  3246272	      403	                 704	                  15490	                16194	                  1	                   8415	                  1831	                    167	           124	            20708	              io	                         auto	         37.11	      190229	                 17.33	       0.14	               11.4027	         -21636.9	              -10.4027	              4.89489	                                                        417.35	                          0.0337356	                          0.0234437	              5.16257	                           3.51419	               233125	             -1	                 -1	                        -1	                 -1	               0	                       0	                      3.84012e+08	         18544.1	                15	                                 11.8994	              5.44368	                                             -27417	     -10.8994	   0	         0	         8.68	                  7.25023	                               5.28114	                   281.05	                            
 stratixiv_arch.timing.xml	  picosoc_stratixiv_arch_timing.blif	             common	         89.64	                  	       35	      730	      0	        6	        0	          0	        success	     v8.0.0-3151-g91780fa55	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-24T20:22:40	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  1046104	      18	                  17	                   16969	                16357	                  1	                   6291	                  771	                     39	            29	             1131	               LAB	                        auto	         38.96	      82220	                  9.56	        0.08	               6.86051	         -43809.9	              -5.86051	              6.86051	                                                        5.11	                            0.0202365	                          0.0159198	              3.1491	                            2.0711	                117139	             -1	                 -1	                        -1	                 -1	               0	                       0	                      2.05958e+07	         18210.3	                29	                                 7.26176	              7.26176	                                             -49979.6	   -6.26176	   0	         0	         8.34	                  5.39855	                               3.97765	                   11.17	                             
 stratixiv_arch.timing.xml	  murax_stratixiv_arch_timing.blif	               common	         20.64	                  	       35	      76	       0	        8	        0	          0	        success	     v8.0.0-3151-g91780fa55	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-24T20:22:40	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  812328	       18	                  17	                   2291	                 2142	                   1	                   1504	                  119	                     16	            12	             192	                LAB M9K	                    auto	         4.28	       10271	                  2.09	        0.02	               4.965	           -3328.06	              -3.965	                3.70554	                                                        0.16	                            0.00870061	                         0.00657285	             1.24892	                           0.956833	              14141	              -1	                 -1	                        -1	                 -1	               0	                       0	                      3.35078e+06	         17452.0	                20	                                 5.1517	               3.94454	                                             -3676.27	   -4.1517	    0	         0	         1.53	                  1.79829	                               1.45735	                   0.83	                              
