{
  "module_name": "rs600d.h",
  "hash_id": "f2a57c930b48d98b5f77b69bfe0927923f9d535c6cd80e1a2bbdcc048c81790b",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/radeon/rs600d.h",
  "human_readable_source": " \n#ifndef __RS600D_H__\n#define __RS600D_H__\n\n \n#define R_000040_GEN_INT_CNTL                        0x000040\n#define   S_000040_SCRATCH_INT_MASK(x)                 (((x) & 0x1) << 18)\n#define   G_000040_SCRATCH_INT_MASK(x)                 (((x) >> 18) & 0x1)\n#define   C_000040_SCRATCH_INT_MASK                    0xFFFBFFFF\n#define   S_000040_GUI_IDLE_MASK(x)                    (((x) & 0x1) << 19)\n#define   G_000040_GUI_IDLE_MASK(x)                    (((x) >> 19) & 0x1)\n#define   C_000040_GUI_IDLE_MASK                       0xFFF7FFFF\n#define   S_000040_DMA_VIPH1_INT_EN(x)                 (((x) & 0x1) << 13)\n#define   G_000040_DMA_VIPH1_INT_EN(x)                 (((x) >> 13) & 0x1)\n#define   C_000040_DMA_VIPH1_INT_EN                    0xFFFFDFFF\n#define   S_000040_DMA_VIPH2_INT_EN(x)                 (((x) & 0x1) << 14)\n#define   G_000040_DMA_VIPH2_INT_EN(x)                 (((x) >> 14) & 0x1)\n#define   C_000040_DMA_VIPH2_INT_EN                    0xFFFFBFFF\n#define   S_000040_DMA_VIPH3_INT_EN(x)                 (((x) & 0x1) << 15)\n#define   G_000040_DMA_VIPH3_INT_EN(x)                 (((x) >> 15) & 0x1)\n#define   C_000040_DMA_VIPH3_INT_EN                    0xFFFF7FFF\n#define   S_000040_I2C_INT_EN(x)                       (((x) & 0x1) << 17)\n#define   G_000040_I2C_INT_EN(x)                       (((x) >> 17) & 0x1)\n#define   C_000040_I2C_INT_EN                          0xFFFDFFFF\n#define   S_000040_GUI_IDLE(x)                         (((x) & 0x1) << 19)\n#define   G_000040_GUI_IDLE(x)                         (((x) >> 19) & 0x1)\n#define   C_000040_GUI_IDLE                            0xFFF7FFFF\n#define   S_000040_VIPH_INT_EN(x)                      (((x) & 0x1) << 24)\n#define   G_000040_VIPH_INT_EN(x)                      (((x) >> 24) & 0x1)\n#define   C_000040_VIPH_INT_EN                         0xFEFFFFFF\n#define   S_000040_SW_INT_EN(x)                        (((x) & 0x1) << 25)\n#define   G_000040_SW_INT_EN(x)                        (((x) >> 25) & 0x1)\n#define   C_000040_SW_INT_EN                           0xFDFFFFFF\n#define   S_000040_GEYSERVILLE(x)                      (((x) & 0x1) << 27)\n#define   G_000040_GEYSERVILLE(x)                      (((x) >> 27) & 0x1)\n#define   C_000040_GEYSERVILLE                         0xF7FFFFFF\n#define   S_000040_HDCP_AUTHORIZED_INT(x)              (((x) & 0x1) << 28)\n#define   G_000040_HDCP_AUTHORIZED_INT(x)              (((x) >> 28) & 0x1)\n#define   C_000040_HDCP_AUTHORIZED_INT                 0xEFFFFFFF\n#define   S_000040_DVI_I2C_INT(x)                      (((x) & 0x1) << 29)\n#define   G_000040_DVI_I2C_INT(x)                      (((x) >> 29) & 0x1)\n#define   C_000040_DVI_I2C_INT                         0xDFFFFFFF\n#define   S_000040_GUIDMA(x)                           (((x) & 0x1) << 30)\n#define   G_000040_GUIDMA(x)                           (((x) >> 30) & 0x1)\n#define   C_000040_GUIDMA                              0xBFFFFFFF\n#define   S_000040_VIDDMA(x)                           (((x) & 0x1) << 31)\n#define   G_000040_VIDDMA(x)                           (((x) >> 31) & 0x1)\n#define   C_000040_VIDDMA                              0x7FFFFFFF\n#define R_000044_GEN_INT_STATUS                      0x000044\n#define   S_000044_DISPLAY_INT_STAT(x)                 (((x) & 0x1) << 0)\n#define   G_000044_DISPLAY_INT_STAT(x)                 (((x) >> 0) & 0x1)\n#define   C_000044_DISPLAY_INT_STAT                    0xFFFFFFFE\n#define   S_000044_VGA_INT_STAT(x)                     (((x) & 0x1) << 1)\n#define   G_000044_VGA_INT_STAT(x)                     (((x) >> 1) & 0x1)\n#define   C_000044_VGA_INT_STAT                        0xFFFFFFFD\n#define   S_000044_CAP0_INT_ACTIVE(x)                  (((x) & 0x1) << 8)\n#define   G_000044_CAP0_INT_ACTIVE(x)                  (((x) >> 8) & 0x1)\n#define   C_000044_CAP0_INT_ACTIVE                     0xFFFFFEFF\n#define   S_000044_DMA_VIPH0_INT(x)                    (((x) & 0x1) << 12)\n#define   G_000044_DMA_VIPH0_INT(x)                    (((x) >> 12) & 0x1)\n#define   C_000044_DMA_VIPH0_INT                       0xFFFFEFFF\n#define   S_000044_DMA_VIPH1_INT(x)                    (((x) & 0x1) << 13)\n#define   G_000044_DMA_VIPH1_INT(x)                    (((x) >> 13) & 0x1)\n#define   C_000044_DMA_VIPH1_INT                       0xFFFFDFFF\n#define   S_000044_DMA_VIPH2_INT(x)                    (((x) & 0x1) << 14)\n#define   G_000044_DMA_VIPH2_INT(x)                    (((x) >> 14) & 0x1)\n#define   C_000044_DMA_VIPH2_INT                       0xFFFFBFFF\n#define   S_000044_DMA_VIPH3_INT(x)                    (((x) & 0x1) << 15)\n#define   G_000044_DMA_VIPH3_INT(x)                    (((x) >> 15) & 0x1)\n#define   C_000044_DMA_VIPH3_INT                       0xFFFF7FFF\n#define   S_000044_MC_PROBE_FAULT_STAT(x)              (((x) & 0x1) << 16)\n#define   G_000044_MC_PROBE_FAULT_STAT(x)              (((x) >> 16) & 0x1)\n#define   C_000044_MC_PROBE_FAULT_STAT                 0xFFFEFFFF\n#define   S_000044_I2C_INT(x)                          (((x) & 0x1) << 17)\n#define   G_000044_I2C_INT(x)                          (((x) >> 17) & 0x1)\n#define   C_000044_I2C_INT                             0xFFFDFFFF\n#define   S_000044_SCRATCH_INT_STAT(x)                 (((x) & 0x1) << 18)\n#define   G_000044_SCRATCH_INT_STAT(x)                 (((x) >> 18) & 0x1)\n#define   C_000044_SCRATCH_INT_STAT                    0xFFFBFFFF\n#define   S_000044_GUI_IDLE_STAT(x)                    (((x) & 0x1) << 19)\n#define   G_000044_GUI_IDLE_STAT(x)                    (((x) >> 19) & 0x1)\n#define   C_000044_GUI_IDLE_STAT                       0xFFF7FFFF\n#define   S_000044_ATI_OVERDRIVE_INT_STAT(x)           (((x) & 0x1) << 20)\n#define   G_000044_ATI_OVERDRIVE_INT_STAT(x)           (((x) >> 20) & 0x1)\n#define   C_000044_ATI_OVERDRIVE_INT_STAT              0xFFEFFFFF\n#define   S_000044_MC_PROTECTION_FAULT_STAT(x)         (((x) & 0x1) << 21)\n#define   G_000044_MC_PROTECTION_FAULT_STAT(x)         (((x) >> 21) & 0x1)\n#define   C_000044_MC_PROTECTION_FAULT_STAT            0xFFDFFFFF\n#define   S_000044_RBBM_READ_INT_STAT(x)               (((x) & 0x1) << 22)\n#define   G_000044_RBBM_READ_INT_STAT(x)               (((x) >> 22) & 0x1)\n#define   C_000044_RBBM_READ_INT_STAT                  0xFFBFFFFF\n#define   S_000044_CB_CONTEXT_SWITCH_STAT(x)           (((x) & 0x1) << 23)\n#define   G_000044_CB_CONTEXT_SWITCH_STAT(x)           (((x) >> 23) & 0x1)\n#define   C_000044_CB_CONTEXT_SWITCH_STAT              0xFF7FFFFF\n#define   S_000044_VIPH_INT(x)                         (((x) & 0x1) << 24)\n#define   G_000044_VIPH_INT(x)                         (((x) >> 24) & 0x1)\n#define   C_000044_VIPH_INT                            0xFEFFFFFF\n#define   S_000044_SW_INT(x)                           (((x) & 0x1) << 25)\n#define   G_000044_SW_INT(x)                           (((x) >> 25) & 0x1)\n#define   C_000044_SW_INT                              0xFDFFFFFF\n#define   S_000044_SW_INT_SET(x)                       (((x) & 0x1) << 26)\n#define   G_000044_SW_INT_SET(x)                       (((x) >> 26) & 0x1)\n#define   C_000044_SW_INT_SET                          0xFBFFFFFF\n#define   S_000044_IDCT_INT_STAT(x)                    (((x) & 0x1) << 27)\n#define   G_000044_IDCT_INT_STAT(x)                    (((x) >> 27) & 0x1)\n#define   C_000044_IDCT_INT_STAT                       0xF7FFFFFF\n#define   S_000044_GUIDMA_STAT(x)                      (((x) & 0x1) << 30)\n#define   G_000044_GUIDMA_STAT(x)                      (((x) >> 30) & 0x1)\n#define   C_000044_GUIDMA_STAT                         0xBFFFFFFF\n#define   S_000044_VIDDMA_STAT(x)                      (((x) & 0x1) << 31)\n#define   G_000044_VIDDMA_STAT(x)                      (((x) >> 31) & 0x1)\n#define   C_000044_VIDDMA_STAT                         0x7FFFFFFF\n#define R_00004C_BUS_CNTL                            0x00004C\n#define   S_00004C_BUS_MASTER_DIS(x)                   (((x) & 0x1) << 14)\n#define   G_00004C_BUS_MASTER_DIS(x)                   (((x) >> 14) & 0x1)\n#define   C_00004C_BUS_MASTER_DIS                      0xFFFFBFFF\n#define   S_00004C_BUS_MSI_REARM(x)                    (((x) & 0x1) << 20)\n#define   G_00004C_BUS_MSI_REARM(x)                    (((x) >> 20) & 0x1)\n#define   C_00004C_BUS_MSI_REARM                       0xFFEFFFFF\n#define R_000070_MC_IND_INDEX                        0x000070\n#define   S_000070_MC_IND_ADDR(x)                      (((x) & 0xFFFF) << 0)\n#define   G_000070_MC_IND_ADDR(x)                      (((x) >> 0) & 0xFFFF)\n#define   C_000070_MC_IND_ADDR                         0xFFFF0000\n#define   S_000070_MC_IND_SEQ_RBS_0(x)                 (((x) & 0x1) << 16)\n#define   G_000070_MC_IND_SEQ_RBS_0(x)                 (((x) >> 16) & 0x1)\n#define   C_000070_MC_IND_SEQ_RBS_0                    0xFFFEFFFF\n#define   S_000070_MC_IND_SEQ_RBS_1(x)                 (((x) & 0x1) << 17)\n#define   G_000070_MC_IND_SEQ_RBS_1(x)                 (((x) >> 17) & 0x1)\n#define   C_000070_MC_IND_SEQ_RBS_1                    0xFFFDFFFF\n#define   S_000070_MC_IND_SEQ_RBS_2(x)                 (((x) & 0x1) << 18)\n#define   G_000070_MC_IND_SEQ_RBS_2(x)                 (((x) >> 18) & 0x1)\n#define   C_000070_MC_IND_SEQ_RBS_2                    0xFFFBFFFF\n#define   S_000070_MC_IND_SEQ_RBS_3(x)                 (((x) & 0x1) << 19)\n#define   G_000070_MC_IND_SEQ_RBS_3(x)                 (((x) >> 19) & 0x1)\n#define   C_000070_MC_IND_SEQ_RBS_3                    0xFFF7FFFF\n#define   S_000070_MC_IND_AIC_RBS(x)                   (((x) & 0x1) << 20)\n#define   G_000070_MC_IND_AIC_RBS(x)                   (((x) >> 20) & 0x1)\n#define   C_000070_MC_IND_AIC_RBS                      0xFFEFFFFF\n#define   S_000070_MC_IND_CITF_ARB0(x)                 (((x) & 0x1) << 21)\n#define   G_000070_MC_IND_CITF_ARB0(x)                 (((x) >> 21) & 0x1)\n#define   C_000070_MC_IND_CITF_ARB0                    0xFFDFFFFF\n#define   S_000070_MC_IND_CITF_ARB1(x)                 (((x) & 0x1) << 22)\n#define   G_000070_MC_IND_CITF_ARB1(x)                 (((x) >> 22) & 0x1)\n#define   C_000070_MC_IND_CITF_ARB1                    0xFFBFFFFF\n#define   S_000070_MC_IND_WR_EN(x)                     (((x) & 0x1) << 23)\n#define   G_000070_MC_IND_WR_EN(x)                     (((x) >> 23) & 0x1)\n#define   C_000070_MC_IND_WR_EN                        0xFF7FFFFF\n#define   S_000070_MC_IND_RD_INV(x)                    (((x) & 0x1) << 24)\n#define   G_000070_MC_IND_RD_INV(x)                    (((x) >> 24) & 0x1)\n#define   C_000070_MC_IND_RD_INV                       0xFEFFFFFF\n#define R_000074_MC_IND_DATA                         0x000074\n#define   S_000074_MC_IND_DATA(x)                      (((x) & 0xFFFFFFFF) << 0)\n#define   G_000074_MC_IND_DATA(x)                      (((x) >> 0) & 0xFFFFFFFF)\n#define   C_000074_MC_IND_DATA                         0x00000000\n#define R_0000F0_RBBM_SOFT_RESET                     0x0000F0\n#define   S_0000F0_SOFT_RESET_CP(x)                    (((x) & 0x1) << 0)\n#define   G_0000F0_SOFT_RESET_CP(x)                    (((x) >> 0) & 0x1)\n#define   C_0000F0_SOFT_RESET_CP                       0xFFFFFFFE\n#define   S_0000F0_SOFT_RESET_HI(x)                    (((x) & 0x1) << 1)\n#define   G_0000F0_SOFT_RESET_HI(x)                    (((x) >> 1) & 0x1)\n#define   C_0000F0_SOFT_RESET_HI                       0xFFFFFFFD\n#define   S_0000F0_SOFT_RESET_VAP(x)                   (((x) & 0x1) << 2)\n#define   G_0000F0_SOFT_RESET_VAP(x)                   (((x) >> 2) & 0x1)\n#define   C_0000F0_SOFT_RESET_VAP                      0xFFFFFFFB\n#define   S_0000F0_SOFT_RESET_RE(x)                    (((x) & 0x1) << 3)\n#define   G_0000F0_SOFT_RESET_RE(x)                    (((x) >> 3) & 0x1)\n#define   C_0000F0_SOFT_RESET_RE                       0xFFFFFFF7\n#define   S_0000F0_SOFT_RESET_PP(x)                    (((x) & 0x1) << 4)\n#define   G_0000F0_SOFT_RESET_PP(x)                    (((x) >> 4) & 0x1)\n#define   C_0000F0_SOFT_RESET_PP                       0xFFFFFFEF\n#define   S_0000F0_SOFT_RESET_E2(x)                    (((x) & 0x1) << 5)\n#define   G_0000F0_SOFT_RESET_E2(x)                    (((x) >> 5) & 0x1)\n#define   C_0000F0_SOFT_RESET_E2                       0xFFFFFFDF\n#define   S_0000F0_SOFT_RESET_RB(x)                    (((x) & 0x1) << 6)\n#define   G_0000F0_SOFT_RESET_RB(x)                    (((x) >> 6) & 0x1)\n#define   C_0000F0_SOFT_RESET_RB                       0xFFFFFFBF\n#define   S_0000F0_SOFT_RESET_HDP(x)                   (((x) & 0x1) << 7)\n#define   G_0000F0_SOFT_RESET_HDP(x)                   (((x) >> 7) & 0x1)\n#define   C_0000F0_SOFT_RESET_HDP                      0xFFFFFF7F\n#define   S_0000F0_SOFT_RESET_MC(x)                    (((x) & 0x1) << 8)\n#define   G_0000F0_SOFT_RESET_MC(x)                    (((x) >> 8) & 0x1)\n#define   C_0000F0_SOFT_RESET_MC                       0xFFFFFEFF\n#define   S_0000F0_SOFT_RESET_AIC(x)                   (((x) & 0x1) << 9)\n#define   G_0000F0_SOFT_RESET_AIC(x)                   (((x) >> 9) & 0x1)\n#define   C_0000F0_SOFT_RESET_AIC                      0xFFFFFDFF\n#define   S_0000F0_SOFT_RESET_VIP(x)                   (((x) & 0x1) << 10)\n#define   G_0000F0_SOFT_RESET_VIP(x)                   (((x) >> 10) & 0x1)\n#define   C_0000F0_SOFT_RESET_VIP                      0xFFFFFBFF\n#define   S_0000F0_SOFT_RESET_DISP(x)                  (((x) & 0x1) << 11)\n#define   G_0000F0_SOFT_RESET_DISP(x)                  (((x) >> 11) & 0x1)\n#define   C_0000F0_SOFT_RESET_DISP                     0xFFFFF7FF\n#define   S_0000F0_SOFT_RESET_CG(x)                    (((x) & 0x1) << 12)\n#define   G_0000F0_SOFT_RESET_CG(x)                    (((x) >> 12) & 0x1)\n#define   C_0000F0_SOFT_RESET_CG                       0xFFFFEFFF\n#define   S_0000F0_SOFT_RESET_GA(x)                    (((x) & 0x1) << 13)\n#define   G_0000F0_SOFT_RESET_GA(x)                    (((x) >> 13) & 0x1)\n#define   C_0000F0_SOFT_RESET_GA                       0xFFFFDFFF\n#define   S_0000F0_SOFT_RESET_IDCT(x)                  (((x) & 0x1) << 14)\n#define   G_0000F0_SOFT_RESET_IDCT(x)                  (((x) >> 14) & 0x1)\n#define   C_0000F0_SOFT_RESET_IDCT                     0xFFFFBFFF\n#define R_000134_HDP_FB_LOCATION                     0x000134\n#define   S_000134_HDP_FB_START(x)                     (((x) & 0xFFFF) << 0)\n#define   G_000134_HDP_FB_START(x)                     (((x) >> 0) & 0xFFFF)\n#define   C_000134_HDP_FB_START                        0xFFFF0000\n#define R_0007C0_CP_STAT                             0x0007C0\n#define   S_0007C0_MRU_BUSY(x)                         (((x) & 0x1) << 0)\n#define   G_0007C0_MRU_BUSY(x)                         (((x) >> 0) & 0x1)\n#define   C_0007C0_MRU_BUSY                            0xFFFFFFFE\n#define   S_0007C0_MWU_BUSY(x)                         (((x) & 0x1) << 1)\n#define   G_0007C0_MWU_BUSY(x)                         (((x) >> 1) & 0x1)\n#define   C_0007C0_MWU_BUSY                            0xFFFFFFFD\n#define   S_0007C0_RSIU_BUSY(x)                        (((x) & 0x1) << 2)\n#define   G_0007C0_RSIU_BUSY(x)                        (((x) >> 2) & 0x1)\n#define   C_0007C0_RSIU_BUSY                           0xFFFFFFFB\n#define   S_0007C0_RCIU_BUSY(x)                        (((x) & 0x1) << 3)\n#define   G_0007C0_RCIU_BUSY(x)                        (((x) >> 3) & 0x1)\n#define   C_0007C0_RCIU_BUSY                           0xFFFFFFF7\n#define   S_0007C0_CSF_PRIMARY_BUSY(x)                 (((x) & 0x1) << 9)\n#define   G_0007C0_CSF_PRIMARY_BUSY(x)                 (((x) >> 9) & 0x1)\n#define   C_0007C0_CSF_PRIMARY_BUSY                    0xFFFFFDFF\n#define   S_0007C0_CSF_INDIRECT_BUSY(x)                (((x) & 0x1) << 10)\n#define   G_0007C0_CSF_INDIRECT_BUSY(x)                (((x) >> 10) & 0x1)\n#define   C_0007C0_CSF_INDIRECT_BUSY                   0xFFFFFBFF\n#define   S_0007C0_CSQ_PRIMARY_BUSY(x)                 (((x) & 0x1) << 11)\n#define   G_0007C0_CSQ_PRIMARY_BUSY(x)                 (((x) >> 11) & 0x1)\n#define   C_0007C0_CSQ_PRIMARY_BUSY                    0xFFFFF7FF\n#define   S_0007C0_CSQ_INDIRECT_BUSY(x)                (((x) & 0x1) << 12)\n#define   G_0007C0_CSQ_INDIRECT_BUSY(x)                (((x) >> 12) & 0x1)\n#define   C_0007C0_CSQ_INDIRECT_BUSY                   0xFFFFEFFF\n#define   S_0007C0_CSI_BUSY(x)                         (((x) & 0x1) << 13)\n#define   G_0007C0_CSI_BUSY(x)                         (((x) >> 13) & 0x1)\n#define   C_0007C0_CSI_BUSY                            0xFFFFDFFF\n#define   S_0007C0_CSF_INDIRECT2_BUSY(x)               (((x) & 0x1) << 14)\n#define   G_0007C0_CSF_INDIRECT2_BUSY(x)               (((x) >> 14) & 0x1)\n#define   C_0007C0_CSF_INDIRECT2_BUSY                  0xFFFFBFFF\n#define   S_0007C0_CSQ_INDIRECT2_BUSY(x)               (((x) & 0x1) << 15)\n#define   G_0007C0_CSQ_INDIRECT2_BUSY(x)               (((x) >> 15) & 0x1)\n#define   C_0007C0_CSQ_INDIRECT2_BUSY                  0xFFFF7FFF\n#define   S_0007C0_GUIDMA_BUSY(x)                      (((x) & 0x1) << 28)\n#define   G_0007C0_GUIDMA_BUSY(x)                      (((x) >> 28) & 0x1)\n#define   C_0007C0_GUIDMA_BUSY                         0xEFFFFFFF\n#define   S_0007C0_VIDDMA_BUSY(x)                      (((x) & 0x1) << 29)\n#define   G_0007C0_VIDDMA_BUSY(x)                      (((x) >> 29) & 0x1)\n#define   C_0007C0_VIDDMA_BUSY                         0xDFFFFFFF\n#define   S_0007C0_CMDSTRM_BUSY(x)                     (((x) & 0x1) << 30)\n#define   G_0007C0_CMDSTRM_BUSY(x)                     (((x) >> 30) & 0x1)\n#define   C_0007C0_CMDSTRM_BUSY                        0xBFFFFFFF\n#define   S_0007C0_CP_BUSY(x)                          (((x) & 0x1) << 31)\n#define   G_0007C0_CP_BUSY(x)                          (((x) >> 31) & 0x1)\n#define   C_0007C0_CP_BUSY                             0x7FFFFFFF\n#define R_000E40_RBBM_STATUS                         0x000E40\n#define   S_000E40_CMDFIFO_AVAIL(x)                    (((x) & 0x7F) << 0)\n#define   G_000E40_CMDFIFO_AVAIL(x)                    (((x) >> 0) & 0x7F)\n#define   C_000E40_CMDFIFO_AVAIL                       0xFFFFFF80\n#define   S_000E40_HIRQ_ON_RBB(x)                      (((x) & 0x1) << 8)\n#define   G_000E40_HIRQ_ON_RBB(x)                      (((x) >> 8) & 0x1)\n#define   C_000E40_HIRQ_ON_RBB                         0xFFFFFEFF\n#define   S_000E40_CPRQ_ON_RBB(x)                      (((x) & 0x1) << 9)\n#define   G_000E40_CPRQ_ON_RBB(x)                      (((x) >> 9) & 0x1)\n#define   C_000E40_CPRQ_ON_RBB                         0xFFFFFDFF\n#define   S_000E40_CFRQ_ON_RBB(x)                      (((x) & 0x1) << 10)\n#define   G_000E40_CFRQ_ON_RBB(x)                      (((x) >> 10) & 0x1)\n#define   C_000E40_CFRQ_ON_RBB                         0xFFFFFBFF\n#define   S_000E40_HIRQ_IN_RTBUF(x)                    (((x) & 0x1) << 11)\n#define   G_000E40_HIRQ_IN_RTBUF(x)                    (((x) >> 11) & 0x1)\n#define   C_000E40_HIRQ_IN_RTBUF                       0xFFFFF7FF\n#define   S_000E40_CPRQ_IN_RTBUF(x)                    (((x) & 0x1) << 12)\n#define   G_000E40_CPRQ_IN_RTBUF(x)                    (((x) >> 12) & 0x1)\n#define   C_000E40_CPRQ_IN_RTBUF                       0xFFFFEFFF\n#define   S_000E40_CFRQ_IN_RTBUF(x)                    (((x) & 0x1) << 13)\n#define   G_000E40_CFRQ_IN_RTBUF(x)                    (((x) >> 13) & 0x1)\n#define   C_000E40_CFRQ_IN_RTBUF                       0xFFFFDFFF\n#define   S_000E40_CF_PIPE_BUSY(x)                     (((x) & 0x1) << 14)\n#define   G_000E40_CF_PIPE_BUSY(x)                     (((x) >> 14) & 0x1)\n#define   C_000E40_CF_PIPE_BUSY                        0xFFFFBFFF\n#define   S_000E40_ENG_EV_BUSY(x)                      (((x) & 0x1) << 15)\n#define   G_000E40_ENG_EV_BUSY(x)                      (((x) >> 15) & 0x1)\n#define   C_000E40_ENG_EV_BUSY                         0xFFFF7FFF\n#define   S_000E40_CP_CMDSTRM_BUSY(x)                  (((x) & 0x1) << 16)\n#define   G_000E40_CP_CMDSTRM_BUSY(x)                  (((x) >> 16) & 0x1)\n#define   C_000E40_CP_CMDSTRM_BUSY                     0xFFFEFFFF\n#define   S_000E40_E2_BUSY(x)                          (((x) & 0x1) << 17)\n#define   G_000E40_E2_BUSY(x)                          (((x) >> 17) & 0x1)\n#define   C_000E40_E2_BUSY                             0xFFFDFFFF\n#define   S_000E40_RB2D_BUSY(x)                        (((x) & 0x1) << 18)\n#define   G_000E40_RB2D_BUSY(x)                        (((x) >> 18) & 0x1)\n#define   C_000E40_RB2D_BUSY                           0xFFFBFFFF\n#define   S_000E40_RB3D_BUSY(x)                        (((x) & 0x1) << 19)\n#define   G_000E40_RB3D_BUSY(x)                        (((x) >> 19) & 0x1)\n#define   C_000E40_RB3D_BUSY                           0xFFF7FFFF\n#define   S_000E40_VAP_BUSY(x)                         (((x) & 0x1) << 20)\n#define   G_000E40_VAP_BUSY(x)                         (((x) >> 20) & 0x1)\n#define   C_000E40_VAP_BUSY                            0xFFEFFFFF\n#define   S_000E40_RE_BUSY(x)                          (((x) & 0x1) << 21)\n#define   G_000E40_RE_BUSY(x)                          (((x) >> 21) & 0x1)\n#define   C_000E40_RE_BUSY                             0xFFDFFFFF\n#define   S_000E40_TAM_BUSY(x)                         (((x) & 0x1) << 22)\n#define   G_000E40_TAM_BUSY(x)                         (((x) >> 22) & 0x1)\n#define   C_000E40_TAM_BUSY                            0xFFBFFFFF\n#define   S_000E40_TDM_BUSY(x)                         (((x) & 0x1) << 23)\n#define   G_000E40_TDM_BUSY(x)                         (((x) >> 23) & 0x1)\n#define   C_000E40_TDM_BUSY                            0xFF7FFFFF\n#define   S_000E40_PB_BUSY(x)                          (((x) & 0x1) << 24)\n#define   G_000E40_PB_BUSY(x)                          (((x) >> 24) & 0x1)\n#define   C_000E40_PB_BUSY                             0xFEFFFFFF\n#define   S_000E40_TIM_BUSY(x)                         (((x) & 0x1) << 25)\n#define   G_000E40_TIM_BUSY(x)                         (((x) >> 25) & 0x1)\n#define   C_000E40_TIM_BUSY                            0xFDFFFFFF\n#define   S_000E40_GA_BUSY(x)                          (((x) & 0x1) << 26)\n#define   G_000E40_GA_BUSY(x)                          (((x) >> 26) & 0x1)\n#define   C_000E40_GA_BUSY                             0xFBFFFFFF\n#define   S_000E40_CBA2D_BUSY(x)                       (((x) & 0x1) << 27)\n#define   G_000E40_CBA2D_BUSY(x)                       (((x) >> 27) & 0x1)\n#define   C_000E40_CBA2D_BUSY                          0xF7FFFFFF\n#define   S_000E40_GUI_ACTIVE(x)                       (((x) & 0x1) << 31)\n#define   G_000E40_GUI_ACTIVE(x)                       (((x) >> 31) & 0x1)\n#define   C_000E40_GUI_ACTIVE                          0x7FFFFFFF\n#define R_0060A4_D1CRTC_STATUS_FRAME_COUNT           0x0060A4\n#define   S_0060A4_D1CRTC_FRAME_COUNT(x)               (((x) & 0xFFFFFF) << 0)\n#define   G_0060A4_D1CRTC_FRAME_COUNT(x)               (((x) >> 0) & 0xFFFFFF)\n#define   C_0060A4_D1CRTC_FRAME_COUNT                  0xFF000000\n#define R_006534_D1MODE_VBLANK_STATUS                0x006534\n#define   S_006534_D1MODE_VBLANK_OCCURRED(x)           (((x) & 0x1) << 0)\n#define   G_006534_D1MODE_VBLANK_OCCURRED(x)           (((x) >> 0) & 0x1)\n#define   C_006534_D1MODE_VBLANK_OCCURRED              0xFFFFFFFE\n#define   S_006534_D1MODE_VBLANK_ACK(x)                (((x) & 0x1) << 4)\n#define   G_006534_D1MODE_VBLANK_ACK(x)                (((x) >> 4) & 0x1)\n#define   C_006534_D1MODE_VBLANK_ACK                   0xFFFFFFEF\n#define   S_006534_D1MODE_VBLANK_STAT(x)               (((x) & 0x1) << 12)\n#define   G_006534_D1MODE_VBLANK_STAT(x)               (((x) >> 12) & 0x1)\n#define   C_006534_D1MODE_VBLANK_STAT                  0xFFFFEFFF\n#define   S_006534_D1MODE_VBLANK_INTERRUPT(x)          (((x) & 0x1) << 16)\n#define   G_006534_D1MODE_VBLANK_INTERRUPT(x)          (((x) >> 16) & 0x1)\n#define   C_006534_D1MODE_VBLANK_INTERRUPT             0xFFFEFFFF\n#define R_006540_DxMODE_INT_MASK                     0x006540\n#define   S_006540_D1MODE_VBLANK_INT_MASK(x)           (((x) & 0x1) << 0)\n#define   G_006540_D1MODE_VBLANK_INT_MASK(x)           (((x) >> 0) & 0x1)\n#define   C_006540_D1MODE_VBLANK_INT_MASK              0xFFFFFFFE\n#define   S_006540_D1MODE_VLINE_INT_MASK(x)            (((x) & 0x1) << 4)\n#define   G_006540_D1MODE_VLINE_INT_MASK(x)            (((x) >> 4) & 0x1)\n#define   C_006540_D1MODE_VLINE_INT_MASK               0xFFFFFFEF\n#define   S_006540_D2MODE_VBLANK_INT_MASK(x)           (((x) & 0x1) << 8)\n#define   G_006540_D2MODE_VBLANK_INT_MASK(x)           (((x) >> 8) & 0x1)\n#define   C_006540_D2MODE_VBLANK_INT_MASK              0xFFFFFEFF\n#define   S_006540_D2MODE_VLINE_INT_MASK(x)            (((x) & 0x1) << 12)\n#define   G_006540_D2MODE_VLINE_INT_MASK(x)            (((x) >> 12) & 0x1)\n#define   C_006540_D2MODE_VLINE_INT_MASK               0xFFFFEFFF\n#define   S_006540_D1MODE_VBLANK_CP_SEL(x)             (((x) & 0x1) << 30)\n#define   G_006540_D1MODE_VBLANK_CP_SEL(x)             (((x) >> 30) & 0x1)\n#define   C_006540_D1MODE_VBLANK_CP_SEL                0xBFFFFFFF\n#define   S_006540_D2MODE_VBLANK_CP_SEL(x)             (((x) & 0x1) << 31)\n#define   G_006540_D2MODE_VBLANK_CP_SEL(x)             (((x) >> 31) & 0x1)\n#define   C_006540_D2MODE_VBLANK_CP_SEL                0x7FFFFFFF\n#define R_0068A4_D2CRTC_STATUS_FRAME_COUNT           0x0068A4\n#define   S_0068A4_D2CRTC_FRAME_COUNT(x)               (((x) & 0xFFFFFF) << 0)\n#define   G_0068A4_D2CRTC_FRAME_COUNT(x)               (((x) >> 0) & 0xFFFFFF)\n#define   C_0068A4_D2CRTC_FRAME_COUNT                  0xFF000000\n#define R_006D34_D2MODE_VBLANK_STATUS                0x006D34\n#define   S_006D34_D2MODE_VBLANK_OCCURRED(x)           (((x) & 0x1) << 0)\n#define   G_006D34_D2MODE_VBLANK_OCCURRED(x)           (((x) >> 0) & 0x1)\n#define   C_006D34_D2MODE_VBLANK_OCCURRED              0xFFFFFFFE\n#define   S_006D34_D2MODE_VBLANK_ACK(x)                (((x) & 0x1) << 4)\n#define   G_006D34_D2MODE_VBLANK_ACK(x)                (((x) >> 4) & 0x1)\n#define   C_006D34_D2MODE_VBLANK_ACK                   0xFFFFFFEF\n#define   S_006D34_D2MODE_VBLANK_STAT(x)               (((x) & 0x1) << 12)\n#define   G_006D34_D2MODE_VBLANK_STAT(x)               (((x) >> 12) & 0x1)\n#define   C_006D34_D2MODE_VBLANK_STAT                  0xFFFFEFFF\n#define   S_006D34_D2MODE_VBLANK_INTERRUPT(x)          (((x) & 0x1) << 16)\n#define   G_006D34_D2MODE_VBLANK_INTERRUPT(x)          (((x) >> 16) & 0x1)\n#define   C_006D34_D2MODE_VBLANK_INTERRUPT             0xFFFEFFFF\n#define R_007EDC_DISP_INTERRUPT_STATUS               0x007EDC\n#define   S_007EDC_LB_D1_VBLANK_INTERRUPT(x)           (((x) & 0x1) << 4)\n#define   G_007EDC_LB_D1_VBLANK_INTERRUPT(x)           (((x) >> 4) & 0x1)\n#define   C_007EDC_LB_D1_VBLANK_INTERRUPT              0xFFFFFFEF\n#define   S_007EDC_LB_D2_VBLANK_INTERRUPT(x)           (((x) & 0x1) << 5)\n#define   G_007EDC_LB_D2_VBLANK_INTERRUPT(x)           (((x) >> 5) & 0x1)\n#define   C_007EDC_LB_D2_VBLANK_INTERRUPT              0xFFFFFFDF\n#define   S_007EDC_DACA_AUTODETECT_INTERRUPT(x)        (((x) & 0x1) << 16)\n#define   G_007EDC_DACA_AUTODETECT_INTERRUPT(x)        (((x) >> 16) & 0x1)\n#define   C_007EDC_DACA_AUTODETECT_INTERRUPT           0xFFFEFFFF\n#define   S_007EDC_DACB_AUTODETECT_INTERRUPT(x)        (((x) & 0x1) << 17)\n#define   G_007EDC_DACB_AUTODETECT_INTERRUPT(x)        (((x) >> 17) & 0x1)\n#define   C_007EDC_DACB_AUTODETECT_INTERRUPT           0xFFFDFFFF\n#define   S_007EDC_DC_HOT_PLUG_DETECT1_INTERRUPT(x)    (((x) & 0x1) << 18)\n#define   G_007EDC_DC_HOT_PLUG_DETECT1_INTERRUPT(x)    (((x) >> 18) & 0x1)\n#define   C_007EDC_DC_HOT_PLUG_DETECT1_INTERRUPT       0xFFFBFFFF\n#define   S_007EDC_DC_HOT_PLUG_DETECT2_INTERRUPT(x)    (((x) & 0x1) << 19)\n#define   G_007EDC_DC_HOT_PLUG_DETECT2_INTERRUPT(x)    (((x) >> 19) & 0x1)\n#define   C_007EDC_DC_HOT_PLUG_DETECT2_INTERRUPT       0xFFF7FFFF\n#define R_007828_DACA_AUTODETECT_CONTROL               0x007828\n#define   S_007828_DACA_AUTODETECT_MODE(x)             (((x) & 0x3) << 0)\n#define   G_007828_DACA_AUTODETECT_MODE(x)             (((x) >> 0) & 0x3)\n#define   C_007828_DACA_AUTODETECT_MODE                0xFFFFFFFC\n#define   S_007828_DACA_AUTODETECT_FRAME_TIME_COUNTER(x) (((x) & 0xff) << 8)\n#define   G_007828_DACA_AUTODETECT_FRAME_TIME_COUNTER(x) (((x) >> 8) & 0xff)\n#define   C_007828_DACA_AUTODETECT_FRAME_TIME_COUNTER  0xFFFF00FF\n#define   S_007828_DACA_AUTODETECT_CHECK_MASK(x)       (((x) & 0x3) << 16)\n#define   G_007828_DACA_AUTODETECT_CHECK_MASK(x)       (((x) >> 16) & 0x3)\n#define   C_007828_DACA_AUTODETECT_CHECK_MASK          0xFFFCFFFF\n#define R_007838_DACA_AUTODETECT_INT_CONTROL           0x007838\n#define   S_007838_DACA_AUTODETECT_ACK(x)              (((x) & 0x1) << 0)\n#define   C_007838_DACA_DACA_AUTODETECT_ACK            0xFFFFFFFE\n#define   S_007838_DACA_AUTODETECT_INT_ENABLE(x)       (((x) & 0x1) << 16)\n#define   G_007838_DACA_AUTODETECT_INT_ENABLE(x)       (((x) >> 16) & 0x1)\n#define   C_007838_DACA_AUTODETECT_INT_ENABLE          0xFFFCFFFF\n#define R_007A28_DACB_AUTODETECT_CONTROL               0x007A28\n#define   S_007A28_DACB_AUTODETECT_MODE(x)             (((x) & 0x3) << 0)\n#define   G_007A28_DACB_AUTODETECT_MODE(x)             (((x) >> 0) & 0x3)\n#define   C_007A28_DACB_AUTODETECT_MODE                0xFFFFFFFC\n#define   S_007A28_DACB_AUTODETECT_FRAME_TIME_COUNTER(x) (((x) & 0xff) << 8)\n#define   G_007A28_DACB_AUTODETECT_FRAME_TIME_COUNTER(x) (((x) >> 8) & 0xff)\n#define   C_007A28_DACB_AUTODETECT_FRAME_TIME_COUNTER  0xFFFF00FF\n#define   S_007A28_DACB_AUTODETECT_CHECK_MASK(x)       (((x) & 0x3) << 16)\n#define   G_007A28_DACB_AUTODETECT_CHECK_MASK(x)       (((x) >> 16) & 0x3)\n#define   C_007A28_DACB_AUTODETECT_CHECK_MASK          0xFFFCFFFF\n#define R_007A38_DACB_AUTODETECT_INT_CONTROL           0x007A38\n#define   S_007A38_DACB_AUTODETECT_ACK(x)              (((x) & 0x1) << 0)\n#define   C_007A38_DACB_DACA_AUTODETECT_ACK            0xFFFFFFFE\n#define   S_007A38_DACB_AUTODETECT_INT_ENABLE(x)       (((x) & 0x1) << 16)\n#define   G_007A38_DACB_AUTODETECT_INT_ENABLE(x)       (((x) >> 16) & 0x1)\n#define   C_007A38_DACB_AUTODETECT_INT_ENABLE          0xFFFCFFFF\n#define R_007D00_DC_HOT_PLUG_DETECT1_CONTROL           0x007D00\n#define   S_007D00_DC_HOT_PLUG_DETECT1_EN(x)           (((x) & 0x1) << 0)\n#define   G_007D00_DC_HOT_PLUG_DETECT1_EN(x)           (((x) >> 0) & 0x1)\n#define   C_007D00_DC_HOT_PLUG_DETECT1_EN              0xFFFFFFFE\n#define R_007D04_DC_HOT_PLUG_DETECT1_INT_STATUS        0x007D04\n#define   S_007D04_DC_HOT_PLUG_DETECT1_INT_STATUS(x)   (((x) & 0x1) << 0)\n#define   G_007D04_DC_HOT_PLUG_DETECT1_INT_STATUS(x)   (((x) >> 0) & 0x1)\n#define   C_007D04_DC_HOT_PLUG_DETECT1_INT_STATUS      0xFFFFFFFE\n#define   S_007D04_DC_HOT_PLUG_DETECT1_SENSE(x)        (((x) & 0x1) << 1)\n#define   G_007D04_DC_HOT_PLUG_DETECT1_SENSE(x)        (((x) >> 1) & 0x1)\n#define   C_007D04_DC_HOT_PLUG_DETECT1_SENSE           0xFFFFFFFD\n#define R_007D08_DC_HOT_PLUG_DETECT1_INT_CONTROL       0x007D08\n#define   S_007D08_DC_HOT_PLUG_DETECT1_INT_ACK(x)      (((x) & 0x1) << 0)\n#define   C_007D08_DC_HOT_PLUG_DETECT1_INT_ACK         0xFFFFFFFE\n#define   S_007D08_DC_HOT_PLUG_DETECT1_INT_POLARITY(x) (((x) & 0x1) << 8)\n#define   G_007D08_DC_HOT_PLUG_DETECT1_INT_POLARITY(x) (((x) >> 8) & 0x1)\n#define   C_007D08_DC_HOT_PLUG_DETECT1_INT_POLARITY    0xFFFFFEFF\n#define   S_007D08_DC_HOT_PLUG_DETECT1_INT_EN(x)       (((x) & 0x1) << 16)\n#define   G_007D08_DC_HOT_PLUG_DETECT1_INT_EN(x)       (((x) >> 16) & 0x1)\n#define   C_007D08_DC_HOT_PLUG_DETECT1_INT_EN          0xFFFEFFFF\n#define R_007D10_DC_HOT_PLUG_DETECT2_CONTROL           0x007D10\n#define   S_007D10_DC_HOT_PLUG_DETECT2_EN(x)           (((x) & 0x1) << 0)\n#define   G_007D10_DC_HOT_PLUG_DETECT2_EN(x)           (((x) >> 0) & 0x1)\n#define   C_007D10_DC_HOT_PLUG_DETECT2_EN              0xFFFFFFFE\n#define R_007D14_DC_HOT_PLUG_DETECT2_INT_STATUS        0x007D14\n#define   S_007D14_DC_HOT_PLUG_DETECT2_INT_STATUS(x)   (((x) & 0x1) << 0)\n#define   G_007D14_DC_HOT_PLUG_DETECT2_INT_STATUS(x)   (((x) >> 0) & 0x1)\n#define   C_007D14_DC_HOT_PLUG_DETECT2_INT_STATUS      0xFFFFFFFE\n#define   S_007D14_DC_HOT_PLUG_DETECT2_SENSE(x)        (((x) & 0x1) << 1)\n#define   G_007D14_DC_HOT_PLUG_DETECT2_SENSE(x)        (((x) >> 1) & 0x1)\n#define   C_007D14_DC_HOT_PLUG_DETECT2_SENSE           0xFFFFFFFD\n#define R_007D18_DC_HOT_PLUG_DETECT2_INT_CONTROL       0x007D18\n#define   S_007D18_DC_HOT_PLUG_DETECT2_INT_ACK(x)      (((x) & 0x1) << 0)\n#define   C_007D18_DC_HOT_PLUG_DETECT2_INT_ACK         0xFFFFFFFE\n#define   S_007D18_DC_HOT_PLUG_DETECT2_INT_POLARITY(x) (((x) & 0x1) << 8)\n#define   G_007D18_DC_HOT_PLUG_DETECT2_INT_POLARITY(x) (((x) >> 8) & 0x1)\n#define   C_007D18_DC_HOT_PLUG_DETECT2_INT_POLARITY    0xFFFFFEFF\n#define   S_007D18_DC_HOT_PLUG_DETECT2_INT_EN(x)       (((x) & 0x1) << 16)\n#define   G_007D18_DC_HOT_PLUG_DETECT2_INT_EN(x)       (((x) >> 16) & 0x1)\n#define   C_007D18_DC_HOT_PLUG_DETECT2_INT_EN          0xFFFEFFFF\n#define R_007404_HDMI0_STATUS                          0x007404\n#define   S_007404_HDMI0_AZ_FORMAT_WTRIG(x)            (((x) & 0x1) << 28)\n#define   G_007404_HDMI0_AZ_FORMAT_WTRIG(x)            (((x) >> 28) & 0x1)\n#define   C_007404_HDMI0_AZ_FORMAT_WTRIG               0xEFFFFFFF\n#define   S_007404_HDMI0_AZ_FORMAT_WTRIG_INT(x)        (((x) & 0x1) << 29)\n#define   G_007404_HDMI0_AZ_FORMAT_WTRIG_INT(x)        (((x) >> 29) & 0x1)\n#define   C_007404_HDMI0_AZ_FORMAT_WTRIG_INT           0xDFFFFFFF\n#define R_007408_HDMI0_AUDIO_PACKET_CONTROL            0x007408\n#define   S_007408_HDMI0_AZ_FORMAT_WTRIG_MASK(x)       (((x) & 0x1) << 28)\n#define   G_007408_HDMI0_AZ_FORMAT_WTRIG_MASK(x)       (((x) >> 28) & 0x1)\n#define   C_007408_HDMI0_AZ_FORMAT_WTRIG_MASK          0xEFFFFFFF\n#define   S_007408_HDMI0_AZ_FORMAT_WTRIG_ACK(x)        (((x) & 0x1) << 29)\n#define   G_007408_HDMI0_AZ_FORMAT_WTRIG_ACK(x)        (((x) >> 29) & 0x1)\n#define   C_007408_HDMI0_AZ_FORMAT_WTRIG_ACK           0xDFFFFFFF\n\n \n#define R_000000_MC_STATUS                           0x000000\n#define   S_000000_MC_IDLE(x)                          (((x) & 0x1) << 0)\n#define   G_000000_MC_IDLE(x)                          (((x) >> 0) & 0x1)\n#define   C_000000_MC_IDLE                             0xFFFFFFFE\n#define R_000004_MC_FB_LOCATION                      0x000004\n#define   S_000004_MC_FB_START(x)                      (((x) & 0xFFFF) << 0)\n#define   G_000004_MC_FB_START(x)                      (((x) >> 0) & 0xFFFF)\n#define   C_000004_MC_FB_START                         0xFFFF0000\n#define   S_000004_MC_FB_TOP(x)                        (((x) & 0xFFFF) << 16)\n#define   G_000004_MC_FB_TOP(x)                        (((x) >> 16) & 0xFFFF)\n#define   C_000004_MC_FB_TOP                           0x0000FFFF\n#define R_000005_MC_AGP_LOCATION                     0x000005\n#define   S_000005_MC_AGP_START(x)                     (((x) & 0xFFFF) << 0)\n#define   G_000005_MC_AGP_START(x)                     (((x) >> 0) & 0xFFFF)\n#define   C_000005_MC_AGP_START                        0xFFFF0000\n#define   S_000005_MC_AGP_TOP(x)                       (((x) & 0xFFFF) << 16)\n#define   G_000005_MC_AGP_TOP(x)                       (((x) >> 16) & 0xFFFF)\n#define   C_000005_MC_AGP_TOP                          0x0000FFFF\n#define R_000006_AGP_BASE                            0x000006\n#define   S_000006_AGP_BASE_ADDR(x)                    (((x) & 0xFFFFFFFF) << 0)\n#define   G_000006_AGP_BASE_ADDR(x)                    (((x) >> 0) & 0xFFFFFFFF)\n#define   C_000006_AGP_BASE_ADDR                       0x00000000\n#define R_000007_AGP_BASE_2                          0x000007\n#define   S_000007_AGP_BASE_ADDR_2(x)                  (((x) & 0xF) << 0)\n#define   G_000007_AGP_BASE_ADDR_2(x)                  (((x) >> 0) & 0xF)\n#define   C_000007_AGP_BASE_ADDR_2                     0xFFFFFFF0\n#define R_000009_MC_CNTL1                            0x000009\n#define   S_000009_ENABLE_PAGE_TABLES(x)               (((x) & 0x1) << 26)\n#define   G_000009_ENABLE_PAGE_TABLES(x)               (((x) >> 26) & 0x1)\n#define   C_000009_ENABLE_PAGE_TABLES                  0xFBFFFFFF\n \n#define R_000100_MC_PT0_CNTL                         0x000100\n#define   S_000100_ENABLE_PT(x)                        (((x) & 0x1) << 0)\n#define   G_000100_ENABLE_PT(x)                        (((x) >> 0) & 0x1)\n#define   C_000100_ENABLE_PT                           0xFFFFFFFE\n#define   S_000100_EFFECTIVE_L2_CACHE_SIZE(x)          (((x) & 0x7) << 15)\n#define   G_000100_EFFECTIVE_L2_CACHE_SIZE(x)          (((x) >> 15) & 0x7)\n#define   C_000100_EFFECTIVE_L2_CACHE_SIZE             0xFFFC7FFF\n#define   S_000100_EFFECTIVE_L2_QUEUE_SIZE(x)          (((x) & 0x7) << 21)\n#define   G_000100_EFFECTIVE_L2_QUEUE_SIZE(x)          (((x) >> 21) & 0x7)\n#define   C_000100_EFFECTIVE_L2_QUEUE_SIZE             0xFF1FFFFF\n#define   S_000100_INVALIDATE_ALL_L1_TLBS(x)           (((x) & 0x1) << 28)\n#define   G_000100_INVALIDATE_ALL_L1_TLBS(x)           (((x) >> 28) & 0x1)\n#define   C_000100_INVALIDATE_ALL_L1_TLBS              0xEFFFFFFF\n#define   S_000100_INVALIDATE_L2_CACHE(x)              (((x) & 0x1) << 29)\n#define   G_000100_INVALIDATE_L2_CACHE(x)              (((x) >> 29) & 0x1)\n#define   C_000100_INVALIDATE_L2_CACHE                 0xDFFFFFFF\n#define R_000102_MC_PT0_CONTEXT0_CNTL                0x000102\n#define   S_000102_ENABLE_PAGE_TABLE(x)                (((x) & 0x1) << 0)\n#define   G_000102_ENABLE_PAGE_TABLE(x)                (((x) >> 0) & 0x1)\n#define   C_000102_ENABLE_PAGE_TABLE                   0xFFFFFFFE\n#define   S_000102_PAGE_TABLE_DEPTH(x)                 (((x) & 0x3) << 1)\n#define   G_000102_PAGE_TABLE_DEPTH(x)                 (((x) >> 1) & 0x3)\n#define   C_000102_PAGE_TABLE_DEPTH                    0xFFFFFFF9\n#define   V_000102_PAGE_TABLE_FLAT                     0\n \n#define R_000112_MC_PT0_SYSTEM_APERTURE_LOW_ADDR     0x000112\n#define R_000114_MC_PT0_SYSTEM_APERTURE_HIGH_ADDR    0x000114\n#define R_00011C_MC_PT0_CONTEXT0_DEFAULT_READ_ADDR   0x00011C\n#define R_00012C_MC_PT0_CONTEXT0_FLAT_BASE_ADDR      0x00012C\n#define R_00013C_MC_PT0_CONTEXT0_FLAT_START_ADDR     0x00013C\n#define R_00014C_MC_PT0_CONTEXT0_FLAT_END_ADDR       0x00014C\n#define R_00016C_MC_PT0_CLIENT0_CNTL                 0x00016C\n#define   S_00016C_ENABLE_TRANSLATION_MODE_OVERRIDE(x) (((x) & 0x1) << 0)\n#define   G_00016C_ENABLE_TRANSLATION_MODE_OVERRIDE(x) (((x) >> 0) & 0x1)\n#define   C_00016C_ENABLE_TRANSLATION_MODE_OVERRIDE    0xFFFFFFFE\n#define   S_00016C_TRANSLATION_MODE_OVERRIDE(x)        (((x) & 0x1) << 1)\n#define   G_00016C_TRANSLATION_MODE_OVERRIDE(x)        (((x) >> 1) & 0x1)\n#define   C_00016C_TRANSLATION_MODE_OVERRIDE           0xFFFFFFFD\n#define   S_00016C_SYSTEM_ACCESS_MODE_MASK(x)          (((x) & 0x3) << 8)\n#define   G_00016C_SYSTEM_ACCESS_MODE_MASK(x)          (((x) >> 8) & 0x3)\n#define   C_00016C_SYSTEM_ACCESS_MODE_MASK             0xFFFFFCFF\n#define   V_00016C_SYSTEM_ACCESS_MODE_PA_ONLY          0\n#define   V_00016C_SYSTEM_ACCESS_MODE_USE_SYS_MAP      1\n#define   V_00016C_SYSTEM_ACCESS_MODE_IN_SYS           2\n#define   V_00016C_SYSTEM_ACCESS_MODE_NOT_IN_SYS       3\n#define   S_00016C_SYSTEM_APERTURE_UNMAPPED_ACCESS(x)  (((x) & 0x1) << 10)\n#define   G_00016C_SYSTEM_APERTURE_UNMAPPED_ACCESS(x)  (((x) >> 10) & 0x1)\n#define   C_00016C_SYSTEM_APERTURE_UNMAPPED_ACCESS     0xFFFFFBFF\n#define   V_00016C_SYSTEM_APERTURE_UNMAPPED_PASSTHROUGH  0\n#define   V_00016C_SYSTEM_APERTURE_UNMAPPED_DEFAULT_PAGE 1\n#define   S_00016C_EFFECTIVE_L1_CACHE_SIZE(x)          (((x) & 0x7) << 11)\n#define   G_00016C_EFFECTIVE_L1_CACHE_SIZE(x)          (((x) >> 11) & 0x7)\n#define   C_00016C_EFFECTIVE_L1_CACHE_SIZE             0xFFFFC7FF\n#define   S_00016C_ENABLE_FRAGMENT_PROCESSING(x)       (((x) & 0x1) << 14)\n#define   G_00016C_ENABLE_FRAGMENT_PROCESSING(x)       (((x) >> 14) & 0x1)\n#define   C_00016C_ENABLE_FRAGMENT_PROCESSING          0xFFFFBFFF\n#define   S_00016C_EFFECTIVE_L1_QUEUE_SIZE(x)          (((x) & 0x7) << 15)\n#define   G_00016C_EFFECTIVE_L1_QUEUE_SIZE(x)          (((x) >> 15) & 0x7)\n#define   C_00016C_EFFECTIVE_L1_QUEUE_SIZE             0xFFFC7FFF\n#define   S_00016C_INVALIDATE_L1_TLB(x)                (((x) & 0x1) << 20)\n#define   G_00016C_INVALIDATE_L1_TLB(x)                (((x) >> 20) & 0x1)\n#define   C_00016C_INVALIDATE_L1_TLB                   0xFFEFFFFF\n\n#define R_006548_D1MODE_PRIORITY_A_CNT               0x006548\n#define   S_006548_D1MODE_PRIORITY_MARK_A(x)           (((x) & 0x7FFF) << 0)\n#define   G_006548_D1MODE_PRIORITY_MARK_A(x)           (((x) >> 0) & 0x7FFF)\n#define   C_006548_D1MODE_PRIORITY_MARK_A              0xFFFF8000\n#define   S_006548_D1MODE_PRIORITY_A_OFF(x)            (((x) & 0x1) << 16)\n#define   G_006548_D1MODE_PRIORITY_A_OFF(x)            (((x) >> 16) & 0x1)\n#define   C_006548_D1MODE_PRIORITY_A_OFF               0xFFFEFFFF\n#define   S_006548_D1MODE_PRIORITY_A_ALWAYS_ON(x)      (((x) & 0x1) << 20)\n#define   G_006548_D1MODE_PRIORITY_A_ALWAYS_ON(x)      (((x) >> 20) & 0x1)\n#define   C_006548_D1MODE_PRIORITY_A_ALWAYS_ON         0xFFEFFFFF\n#define   S_006548_D1MODE_PRIORITY_A_FORCE_MASK(x)     (((x) & 0x1) << 24)\n#define   G_006548_D1MODE_PRIORITY_A_FORCE_MASK(x)     (((x) >> 24) & 0x1)\n#define   C_006548_D1MODE_PRIORITY_A_FORCE_MASK        0xFEFFFFFF\n#define R_00654C_D1MODE_PRIORITY_B_CNT               0x00654C\n#define   S_00654C_D1MODE_PRIORITY_MARK_B(x)           (((x) & 0x7FFF) << 0)\n#define   G_00654C_D1MODE_PRIORITY_MARK_B(x)           (((x) >> 0) & 0x7FFF)\n#define   C_00654C_D1MODE_PRIORITY_MARK_B              0xFFFF8000\n#define   S_00654C_D1MODE_PRIORITY_B_OFF(x)            (((x) & 0x1) << 16)\n#define   G_00654C_D1MODE_PRIORITY_B_OFF(x)            (((x) >> 16) & 0x1)\n#define   C_00654C_D1MODE_PRIORITY_B_OFF               0xFFFEFFFF\n#define   S_00654C_D1MODE_PRIORITY_B_ALWAYS_ON(x)      (((x) & 0x1) << 20)\n#define   G_00654C_D1MODE_PRIORITY_B_ALWAYS_ON(x)      (((x) >> 20) & 0x1)\n#define   C_00654C_D1MODE_PRIORITY_B_ALWAYS_ON         0xFFEFFFFF\n#define   S_00654C_D1MODE_PRIORITY_B_FORCE_MASK(x)     (((x) & 0x1) << 24)\n#define   G_00654C_D1MODE_PRIORITY_B_FORCE_MASK(x)     (((x) >> 24) & 0x1)\n#define   C_00654C_D1MODE_PRIORITY_B_FORCE_MASK        0xFEFFFFFF\n#define R_006D48_D2MODE_PRIORITY_A_CNT               0x006D48\n#define   S_006D48_D2MODE_PRIORITY_MARK_A(x)           (((x) & 0x7FFF) << 0)\n#define   G_006D48_D2MODE_PRIORITY_MARK_A(x)           (((x) >> 0) & 0x7FFF)\n#define   C_006D48_D2MODE_PRIORITY_MARK_A              0xFFFF8000\n#define   S_006D48_D2MODE_PRIORITY_A_OFF(x)            (((x) & 0x1) << 16)\n#define   G_006D48_D2MODE_PRIORITY_A_OFF(x)            (((x) >> 16) & 0x1)\n#define   C_006D48_D2MODE_PRIORITY_A_OFF               0xFFFEFFFF\n#define   S_006D48_D2MODE_PRIORITY_A_ALWAYS_ON(x)      (((x) & 0x1) << 20)\n#define   G_006D48_D2MODE_PRIORITY_A_ALWAYS_ON(x)      (((x) >> 20) & 0x1)\n#define   C_006D48_D2MODE_PRIORITY_A_ALWAYS_ON         0xFFEFFFFF\n#define   S_006D48_D2MODE_PRIORITY_A_FORCE_MASK(x)     (((x) & 0x1) << 24)\n#define   G_006D48_D2MODE_PRIORITY_A_FORCE_MASK(x)     (((x) >> 24) & 0x1)\n#define   C_006D48_D2MODE_PRIORITY_A_FORCE_MASK        0xFEFFFFFF\n#define R_006D4C_D2MODE_PRIORITY_B_CNT               0x006D4C\n#define   S_006D4C_D2MODE_PRIORITY_MARK_B(x)           (((x) & 0x7FFF) << 0)\n#define   G_006D4C_D2MODE_PRIORITY_MARK_B(x)           (((x) >> 0) & 0x7FFF)\n#define   C_006D4C_D2MODE_PRIORITY_MARK_B              0xFFFF8000\n#define   S_006D4C_D2MODE_PRIORITY_B_OFF(x)            (((x) & 0x1) << 16)\n#define   G_006D4C_D2MODE_PRIORITY_B_OFF(x)            (((x) >> 16) & 0x1)\n#define   C_006D4C_D2MODE_PRIORITY_B_OFF               0xFFFEFFFF\n#define   S_006D4C_D2MODE_PRIORITY_B_ALWAYS_ON(x)      (((x) & 0x1) << 20)\n#define   G_006D4C_D2MODE_PRIORITY_B_ALWAYS_ON(x)      (((x) >> 20) & 0x1)\n#define   C_006D4C_D2MODE_PRIORITY_B_ALWAYS_ON         0xFFEFFFFF\n#define   S_006D4C_D2MODE_PRIORITY_B_FORCE_MASK(x)     (((x) & 0x1) << 24)\n#define   G_006D4C_D2MODE_PRIORITY_B_FORCE_MASK(x)     (((x) >> 24) & 0x1)\n#define   C_006D4C_D2MODE_PRIORITY_B_FORCE_MASK        0xFEFFFFFF\n\n \n#define GENERAL_PWRMGT                                 0x8\n#define   GLOBAL_PWRMGT_EN                             (1 << 0)\n#define   MOBILE_SU                                    (1 << 2)\n#define DYN_PWRMGT_SCLK_LENGTH                         0xc\n#define   NORMAL_POWER_SCLK_HILEN(x)                   ((x) << 0)\n#define   NORMAL_POWER_SCLK_LOLEN(x)                   ((x) << 4)\n#define   REDUCED_POWER_SCLK_HILEN(x)                  ((x) << 8)\n#define   REDUCED_POWER_SCLK_LOLEN(x)                  ((x) << 12)\n#define   POWER_D1_SCLK_HILEN(x)                       ((x) << 16)\n#define   POWER_D1_SCLK_LOLEN(x)                       ((x) << 20)\n#define   STATIC_SCREEN_HILEN(x)                       ((x) << 24)\n#define   STATIC_SCREEN_LOLEN(x)                       ((x) << 28)\n#define DYN_SCLK_VOL_CNTL                              0xe\n#define   IO_CG_VOLTAGE_DROP                           (1 << 0)\n#define   VOLTAGE_DROP_SYNC                            (1 << 2)\n#define   VOLTAGE_DELAY_SEL(x)                         ((x) << 3)\n#define HDP_DYN_CNTL                                   0x10\n#define   HDP_FORCEON                                  (1 << 0)\n#define MC_HOST_DYN_CNTL                               0x1e\n#define   MC_HOST_FORCEON                              (1 << 0)\n#define DYN_BACKBIAS_CNTL                              0x29\n#define   IO_CG_BACKBIAS_EN                            (1 << 0)\n\n \n#define DOUT_POWER_MANAGEMENT_CNTL                     0x7ee0\n#define   PWRDN_WAIT_BUSY_OFF                          (1 << 0)\n#define   PWRDN_WAIT_PWRSEQ_OFF                        (1 << 4)\n#define   PWRDN_WAIT_PPLL_OFF                          (1 << 8)\n#define   PWRUP_WAIT_PPLL_ON                           (1 << 12)\n#define   PWRUP_WAIT_MEM_INIT_DONE                     (1 << 16)\n#define   PM_ASSERT_RESET                              (1 << 20)\n#define   PM_PWRDN_PPLL                                (1 << 24)\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}