<stg><name>xFFilter2Dkernel<0, 0, 128, 128, 0, 0, 1, 2, 2, 1, 1, 128, 3, 3, 1></name>


<trans_list>

<trans id="86" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln707" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="6" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="32">
<![CDATA[
entry:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="32">
<![CDATA[
entry:1 %src_kernel_win = alloca i32 1

]]></Node>
<StgValue><ssdm name="src_kernel_win"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="32">
<![CDATA[
entry:2 %src_kernel_win_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="src_kernel_win_1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="32">
<![CDATA[
entry:3 %src_kernel_win_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="src_kernel_win_2"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="32">
<![CDATA[
entry:4 %src_kernel_win_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="src_kernel_win_3"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="32">
<![CDATA[
entry:5 %src_kernel_win_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="src_kernel_win_4"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="32">
<![CDATA[
entry:6 %src_kernel_win_5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="src_kernel_win_5"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:7 %cols_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cols

]]></Node>
<StgValue><ssdm name="cols_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:8 %rows_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %rows

]]></Node>
<StgValue><ssdm name="rows_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:9 %shift_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %shift

]]></Node>
<StgValue><ssdm name="shift_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:10 %p_filter_kernel_2_2_val9_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_filter_kernel_2_2_val9

]]></Node>
<StgValue><ssdm name="p_filter_kernel_2_2_val9_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:11 %p_filter_kernel_2_1_val8_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_filter_kernel_2_1_val8

]]></Node>
<StgValue><ssdm name="p_filter_kernel_2_1_val8_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:12 %p_filter_kernel_2_0_val7_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_filter_kernel_2_0_val7

]]></Node>
<StgValue><ssdm name="p_filter_kernel_2_0_val7_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:13 %p_filter_kernel_1_2_val6_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_filter_kernel_1_2_val6

]]></Node>
<StgValue><ssdm name="p_filter_kernel_1_2_val6_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:14 %p_filter_kernel_1_1_val5_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_filter_kernel_1_1_val5

]]></Node>
<StgValue><ssdm name="p_filter_kernel_1_1_val5_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:15 %p_filter_kernel_1_0_val4_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_filter_kernel_1_0_val4

]]></Node>
<StgValue><ssdm name="p_filter_kernel_1_0_val4_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:16 %p_filter_kernel_0_2_val3_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_filter_kernel_0_2_val3

]]></Node>
<StgValue><ssdm name="p_filter_kernel_0_2_val3_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:17 %p_filter_kernel_0_1_val2_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_filter_kernel_0_1_val2

]]></Node>
<StgValue><ssdm name="p_filter_kernel_0_1_val2_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:18 %p_filter_kernel_0_0_val1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_filter_kernel_0_0_val1

]]></Node>
<StgValue><ssdm name="p_filter_kernel_0_0_val1_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %imgInput_data, void @empty_11, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %imgOutput_data, void @empty_11, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="17" op_0_bw="16">
<![CDATA[
entry:21 %zext_ln695 = zext i16 %rows_read

]]></Node>
<StgValue><ssdm name="zext_ln695"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:22 %heightloop = add i17 %zext_ln695, i17 5

]]></Node>
<StgValue><ssdm name="heightloop"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="17" op_0_bw="16">
<![CDATA[
entry:23 %zext_ln696 = zext i16 %cols_read

]]></Node>
<StgValue><ssdm name="zext_ln696"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:24 %widthloop = add i17 %zext_ln696, i17 2

]]></Node>
<StgValue><ssdm name="widthloop"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:25 %sub62 = add i17 %zext_ln695, i17 131071

]]></Node>
<StgValue><ssdm name="sub62"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="2" op_0_bw="17">
<![CDATA[
entry:26 %trunc_ln707 = trunc i17 %sub62

]]></Node>
<StgValue><ssdm name="trunc_ln707"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:27 %store_ln701 = store i16 0, i16 %i

]]></Node>
<StgValue><ssdm name="store_ln701"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
entry:28 %br_ln707 = br void %COL_LOOP

]]></Node>
<StgValue><ssdm name="br_ln707"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
COL_LOOP:0 %i_1 = load i16 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="17" op_0_bw="16">
<![CDATA[
COL_LOOP:1 %zext_ln707 = zext i16 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln707"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
COL_LOOP:2 %icmp_ln707 = icmp_ugt  i17 %heightloop, i17 %zext_ln707

]]></Node>
<StgValue><ssdm name="icmp_ln707"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
COL_LOOP:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 65540, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
COL_LOOP:4 %i_2 = add i16 %i_1, i16 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
COL_LOOP:5 %br_ln707 = br i1 %icmp_ln707, void %for.end217, void %COL_LOOP.split

]]></Node>
<StgValue><ssdm name="br_ln707"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln707" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
COL_LOOP.split:4 %ImagLocy = add i16 %i_1, i16 65532

]]></Node>
<StgValue><ssdm name="ImagLocy"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln707" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
COL_LOOP.split:6 %cmp204 = icmp_ugt  i16 %i_1, i16 4

]]></Node>
<StgValue><ssdm name="cmp204"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln707" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
COL_LOOP.split:9 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %ImagLocy, i32 15

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln707" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
COL_LOOP.split:33 %tmp_7 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %ImagLocy, i32 1, i32 15

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln707" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32">
<![CDATA[
COL_LOOP.split:38 %empty_46 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln707" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0">
<![CDATA[
for.end217:0 %ret_ln804 = ret

]]></Node>
<StgValue><ssdm name="ret_ln804"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="48" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
COL_LOOP.split:5 %cmp57 = icmp_slt  i16 %ImagLocy, i16 65535

]]></Node>
<StgValue><ssdm name="cmp57"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="17" op_0_bw="16">
<![CDATA[
COL_LOOP.split:8 %ImagLocy_cast = sext i16 %ImagLocy

]]></Node>
<StgValue><ssdm name="ImagLocy_cast"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
COL_LOOP.split:11 %slt = icmp_slt  i17 %ImagLocy_cast, i17 %sub62

]]></Node>
<StgValue><ssdm name="slt"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
COL_LOOP.split:12 %rev56 = xor i1 %slt, i1 1

]]></Node>
<StgValue><ssdm name="rev56"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
COL_LOOP.split:13 %ref = select i1 %rev56, i2 %trunc_ln707, i2 2

]]></Node>
<StgValue><ssdm name="ref"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
COL_LOOP.split:27 %y_2 = add i17 %ImagLocy_cast, i17 131070

]]></Node>
<StgValue><ssdm name="y_2"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
COL_LOOP.split:34 %icmp = icmp_sgt  i15 %tmp_7, i15 0

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
COL_LOOP.split:35 %notrhs = icmp_sgt  i17 %sub62, i17 %ImagLocy_cast

]]></Node>
<StgValue><ssdm name="notrhs"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
COL_LOOP.split:36 %brmerge_not = and i1 %notrhs, i1 %icmp

]]></Node>
<StgValue><ssdm name="brmerge_not"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
COL_LOOP.split:37 %brmerge30 = or i1 %cmp57, i1 %brmerge_not

]]></Node>
<StgValue><ssdm name="brmerge30"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
COL_LOOP.split:40 %store_ln701 = store i16 %i_2, i16 %i

]]></Node>
<StgValue><ssdm name="store_ln701"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8">
<![CDATA[
COL_LOOP.split:0 %src_kernel_win_load = load i8 %src_kernel_win

]]></Node>
<StgValue><ssdm name="src_kernel_win_load"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="8">
<![CDATA[
COL_LOOP.split:1 %src_kernel_win_3_load = load i8 %src_kernel_win_3

]]></Node>
<StgValue><ssdm name="src_kernel_win_3_load"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8">
<![CDATA[
COL_LOOP.split:2 %src_kernel_win_5_load = load i8 %src_kernel_win_5

]]></Node>
<StgValue><ssdm name="src_kernel_win_5_load"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="2" op_0_bw="16">
<![CDATA[
COL_LOOP.split:7 %empty = trunc i16 %ImagLocy

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
COL_LOOP.split:10 %rev = xor i1 %tmp, i1 1

]]></Node>
<StgValue><ssdm name="rev"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
COL_LOOP.split:14 %cmp1_i18 = icmp_slt  i17 %ImagLocy_cast, i17 %zext_ln695

]]></Node>
<StgValue><ssdm name="cmp1_i18"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
COL_LOOP.split:15 %or_cond25 = and i1 %cmp1_i18, i1 %rev

]]></Node>
<StgValue><ssdm name="or_cond25"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
COL_LOOP.split:16 %t = select i1 %or_cond25, i2 %empty, i2 3

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
COL_LOOP.split:17 %locy = sub i2 %ref, i2 %t

]]></Node>
<StgValue><ssdm name="locy"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
COL_LOOP.split:18 %y_1 = add i17 %ImagLocy_cast, i17 131071

]]></Node>
<StgValue><ssdm name="y_1"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="2" op_0_bw="17">
<![CDATA[
COL_LOOP.split:19 %empty_43 = trunc i17 %y_1

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
COL_LOOP.split:20 %cmp_i17_1 = icmp_sgt  i16 %ImagLocy, i16 0

]]></Node>
<StgValue><ssdm name="cmp_i17_1"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
COL_LOOP.split:21 %slt57 = icmp_slt  i17 %zext_ln695, i17 %ImagLocy_cast

]]></Node>
<StgValue><ssdm name="slt57"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
COL_LOOP.split:22 %rev58 = xor i1 %slt57, i1 1

]]></Node>
<StgValue><ssdm name="rev58"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
COL_LOOP.split:23 %or_cond26 = and i1 %cmp_i17_1, i1 %rev58

]]></Node>
<StgValue><ssdm name="or_cond26"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
COL_LOOP.split:24 %t_1 = select i1 %or_cond26, i2 %empty_43, i2 3

]]></Node>
<StgValue><ssdm name="t_1"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
COL_LOOP.split:25 %locy_1 = sub i2 %ref, i2 %t_1

]]></Node>
<StgValue><ssdm name="locy_1"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
COL_LOOP.split:26 %cmp179_1 = icmp_sgt  i17 %ImagLocy_cast, i17 %zext_ln695

]]></Node>
<StgValue><ssdm name="cmp179_1"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="2" op_0_bw="17">
<![CDATA[
COL_LOOP.split:28 %empty_44 = trunc i17 %y_2

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
COL_LOOP.split:29 %empty_45 = icmp_ult  i17 %y_2, i17 %zext_ln695

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
COL_LOOP.split:30 %t_2 = select i1 %empty_45, i2 %empty_44, i2 3

]]></Node>
<StgValue><ssdm name="t_2"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
COL_LOOP.split:31 %locy_2 = sub i2 %ref, i2 %t_2

]]></Node>
<StgValue><ssdm name="locy_2"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
COL_LOOP.split:32 %tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %y_1, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="82" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="17" op_5_bw="1" op_6_bw="8" op_7_bw="16" op_8_bw="1" op_9_bw="2" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="2" op_14_bw="1" op_15_bw="1" op_16_bw="2" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0">
<![CDATA[
COL_LOOP.split:39 %call_ln696 = call void @xFFilter2Dkernel_Pipeline_COL_LOOP, i8 %src_kernel_win_5_load, i8 %src_kernel_win_3_load, i8 %src_kernel_win_load, i17 %widthloop, i1 %cmp204, i8 %imgInput_data, i16 %cols_read, i1 %brmerge30, i2 %locy, i1 %cmp1_i18, i1 %cmp179_1, i1 %tmp_6, i2 %locy_1, i1 %empty_45, i1 %tmp, i2 %locy_2, i16 %p_filter_kernel_0_0_val1_read, i16 %p_filter_kernel_0_1_val2_read, i16 %p_filter_kernel_0_2_val3_read, i16 %p_filter_kernel_1_0_val4_read, i16 %p_filter_kernel_1_1_val5_read, i16 %p_filter_kernel_1_2_val6_read, i16 %p_filter_kernel_2_0_val7_read, i16 %p_filter_kernel_2_1_val8_read, i16 %p_filter_kernel_2_2_val9_read, i8 %shift_read, i8 %imgOutput_data, i8 %src_kernel_win_5, i8 %src_kernel_win_4, i8 %src_kernel_win_3, i8 %src_kernel_win_2, i8 %src_kernel_win_1, i8 %src_kernel_win

]]></Node>
<StgValue><ssdm name="call_ln696"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="83" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
COL_LOOP.split:3 %specloopname_ln707 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln707"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="17" op_5_bw="1" op_6_bw="8" op_7_bw="16" op_8_bw="1" op_9_bw="2" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="2" op_14_bw="1" op_15_bw="1" op_16_bw="2" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0">
<![CDATA[
COL_LOOP.split:39 %call_ln696 = call void @xFFilter2Dkernel_Pipeline_COL_LOOP, i8 %src_kernel_win_5_load, i8 %src_kernel_win_3_load, i8 %src_kernel_win_load, i17 %widthloop, i1 %cmp204, i8 %imgInput_data, i16 %cols_read, i1 %brmerge30, i2 %locy, i1 %cmp1_i18, i1 %cmp179_1, i1 %tmp_6, i2 %locy_1, i1 %empty_45, i1 %tmp, i2 %locy_2, i16 %p_filter_kernel_0_0_val1_read, i16 %p_filter_kernel_0_1_val2_read, i16 %p_filter_kernel_0_2_val3_read, i16 %p_filter_kernel_1_0_val4_read, i16 %p_filter_kernel_1_1_val5_read, i16 %p_filter_kernel_1_2_val6_read, i16 %p_filter_kernel_2_0_val7_read, i16 %p_filter_kernel_2_1_val8_read, i16 %p_filter_kernel_2_2_val9_read, i8 %shift_read, i8 %imgOutput_data, i8 %src_kernel_win_5, i8 %src_kernel_win_4, i8 %src_kernel_win_3, i8 %src_kernel_win_2, i8 %src_kernel_win_1, i8 %src_kernel_win

]]></Node>
<StgValue><ssdm name="call_ln696"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
COL_LOOP.split:41 %br_ln707 = br void %COL_LOOP

]]></Node>
<StgValue><ssdm name="br_ln707"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
