library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity mux8to1 is
port(
	A, B : in std_logic;
	Sel : in std_logic_vector(2 downto 0);
	O : out std_logic
	);
end mux8to1;

architecture rtl of mux8to1 is
begin
	O <= 
end rtl;