<dec f='llvm/llvm/lib/Target/Hexagon/BitTracker.h' l='51' type='bool llvm::BitTracker::has(unsigned int Reg) const'/>
<def f='llvm/llvm/lib/Target/Hexagon/BitTracker.h' l='351' ll='353' type='bool llvm::BitTracker::has(unsigned int Reg) const'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp' l='1322' u='c' c='_ZN12_GLOBAL__N_125RedundantInstrElimination12processBlockERN4llvm17MachineBasicBlockERKNS_11RegisterSetE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp' l='1332' u='c' c='_ZN12_GLOBAL__N_125RedundantInstrElimination12processBlockERN4llvm17MachineBasicBlockERKNS_11RegisterSetE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp' l='1540' u='c' c='_ZN12_GLOBAL__N_114CopyGeneration9findMatchERKN4llvm10BitTracker11RegisterRefERS3_RKNS_11RegisterSetE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp' l='1549' u='c' c='_ZN12_GLOBAL__N_114CopyGeneration9findMatchERKN4llvm10BitTracker11RegisterRefERS3_RKNS_11RegisterSetE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp' l='1824' u='c' c='_ZN12_GLOBAL__N_117BitSimplification9matchHalfEjRKN4llvm10BitTracker12RegisterCellEjRNS0_7RegHalfE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp' l='1923' u='c' c='_ZN12_GLOBAL__N_117BitSimplification17genStoreUpperHalfEPN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp' l='1968' u='c' c='_ZN12_GLOBAL__N_117BitSimplification17genStoreImmediateEPN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp' l='2146' u='c' c='_ZN12_GLOBAL__N_117BitSimplification13genExtractLowEPN4llvm12MachineInstrENS1_10BitTracker11RegisterRefERKNS4_12RegisterCellE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp' l='2233' u='c' c='_ZN12_GLOBAL__N_117BitSimplification11genBitSplitEPN4llvm12MachineInstrENS1_10BitTracker11RegisterRefERKNS4_12RegisterCellERKNS_11RegisterSetE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp' l='2336' u='c' c='_ZN12_GLOBAL__N_117BitSimplification14simplifyTstbitEPN4llvm12MachineInstrENS1_10BitTracker11RegisterRefERKNS4_12RegisterCellE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp' l='2472' u='c' c='_ZN12_GLOBAL__N_117BitSimplification18simplifyExtractLowEPN4llvm12MachineInstrENS1_10BitTracker11RegisterRefERKNS4_12RegisterCellERKNS_11RegisterSetE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp' l='2600' u='c' c='_ZN12_GLOBAL__N_117BitSimplification13simplifyRCmp0EPN4llvm12MachineInstrENS1_10BitTracker11RegisterRefE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp' l='2729' u='c' c='_ZN12_GLOBAL__N_117BitSimplification12processBlockERN4llvm17MachineBasicBlockERKNS_11RegisterSetE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp' l='2970' u='c' c='_ZNK12_GLOBAL__N_123HexagonLoopRescheduling7isConstEj'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp' l='3024' u='c' c='_ZNK12_GLOBAL__N_123HexagonLoopRescheduling11isShuffleOfEjj'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp' l='3024' u='c' c='_ZNK12_GLOBAL__N_123HexagonLoopRescheduling11isShuffleOfEjj'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp' l='3039' u='c' c='_ZNK12_GLOBAL__N_123HexagonLoopRescheduling13isSameShuffleEjjjRj'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp' l='3039' u='c' c='_ZNK12_GLOBAL__N_123HexagonLoopRescheduling13isSameShuffleEjjjRj'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp' l='3039' u='c' c='_ZNK12_GLOBAL__N_123HexagonLoopRescheduling13isSameShuffleEjjjRj'/>
