Release 14.5 - xst P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to D:\Egitim\ELEYLT-TezCalismasi\Work\v0_8\ISE\mpu\synthesis\xst_temp_dir\


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "mpu_mcb_ddr2_wrapper_xst.prj"
Verilog Include Directory          : {"D:\Egitim\ELEYLT-TezCalismasi\Work\v0_8\ISE\mpu\pcores\" "D:\Egitim\ELEYLT-TezCalismasi\Work\v0_8\SupportFiles\Digilent\pcores\" "C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxBFMinterface\pcores\" "C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\" }

---- Target Parameters
Target Device                      : xc6slx45csg324-3
Output File Name                   : "../implementation/mpu_mcb_ddr2_wrapper.ngc"

---- Source Options
Top Module Name                    : mpu_mcb_ddr2_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================

WARNING:UtilitiesC:240 - The message file "D:\Egitim\ELEYLT-TezCalismasi\Work\v0_8\ISE\mpu\synthesis/_xmsgs/xst.xmsgs" is corrupt, therefore all message will be marked as new.

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_ar_channel.v" into library axi_s6_ddrx_v1_06_a
Parsing module <axi_mcb_ar_channel>.
Analyzing Verilog file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_a_upsizer.v" into library axi_s6_ddrx_v1_06_a
Parsing module <axi_mcb_a_upsizer>.
Analyzing Verilog file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_aw_channel.v" into library axi_s6_ddrx_v1_06_a
Parsing module <axi_mcb_aw_channel>.
Analyzing Verilog file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_axic_register_slice.v" into library axi_s6_ddrx_v1_06_a
Parsing module <axi_mcb_axic_register_slice>.
Analyzing Verilog file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_axi_register_slice.v" into library axi_s6_ddrx_v1_06_a
Parsing module <axi_mcb_axi_register_slice>.
Analyzing Verilog file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_axi_upsizer.v" into library axi_s6_ddrx_v1_06_a
Parsing module <axi_mcb_axi_upsizer>.
Analyzing Verilog file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_b_channel.v" into library axi_s6_ddrx_v1_06_a
Parsing module <axi_mcb_b_channel>.
Analyzing Verilog file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_carry_and.v" into library axi_s6_ddrx_v1_06_a
Parsing module <axi_mcb_carry_and>.
Analyzing Verilog file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_carry_latch_and.v" into library axi_s6_ddrx_v1_06_a
Parsing module <axi_mcb_carry_latch_and>.
Analyzing Verilog file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_carry_latch_or.v" into library axi_s6_ddrx_v1_06_a
Parsing module <axi_mcb_carry_latch_or>.
Analyzing Verilog file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_carry_or.v" into library axi_s6_ddrx_v1_06_a
Parsing module <axi_mcb_carry_or>.
Analyzing Verilog file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_cmd_arbiter.v" into library axi_s6_ddrx_v1_06_a
Parsing module <axi_mcb_cmd_arbiter>.
Analyzing Verilog file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_cmd_fsm.v" into library axi_s6_ddrx_v1_06_a
Parsing module <axi_mcb_cmd_fsm>.
Analyzing Verilog file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_cmd_translator.v" into library axi_s6_ddrx_v1_06_a
Parsing module <axi_mcb_cmd_translator>.
Analyzing Verilog file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_command_fifo.v" into library axi_s6_ddrx_v1_06_a
Parsing module <axi_mcb_command_fifo>.
Analyzing Verilog file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_comparator_sel_static.v" into library axi_s6_ddrx_v1_06_a
Parsing module <axi_mcb_comparator_sel_static>.
Analyzing Verilog file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_comparator_sel.v" into library axi_s6_ddrx_v1_06_a
Parsing module <axi_mcb_comparator_sel>.
Analyzing Verilog file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_comparator.v" into library axi_s6_ddrx_v1_06_a
Parsing module <axi_mcb_comparator>.
Analyzing Verilog file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_incr_cmd.v" into library axi_s6_ddrx_v1_06_a
Parsing module <axi_mcb_incr_cmd>.
Analyzing Verilog file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_r_channel.v" into library axi_s6_ddrx_v1_06_a
Parsing module <axi_mcb_r_channel>.
Analyzing Verilog file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_r_upsizer.v" into library axi_s6_ddrx_v1_06_a
Parsing module <axi_mcb_r_upsizer>.
Analyzing Verilog file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_simple_fifo.v" into library axi_s6_ddrx_v1_06_a
Parsing module <axi_mcb_simple_fifo>.
Analyzing Verilog file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb.v" into library axi_s6_ddrx_v1_06_a
Parsing module <axi_mcb>.
Analyzing Verilog file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_w_channel.v" into library axi_s6_ddrx_v1_06_a
Parsing module <axi_mcb_w_channel>.
Analyzing Verilog file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_wrap_cmd.v" into library axi_s6_ddrx_v1_06_a
Parsing module <axi_mcb_wrap_cmd>.
Analyzing Verilog file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_w_upsizer.v" into library axi_s6_ddrx_v1_06_a
Parsing module <axi_mcb_w_upsizer>.
Analyzing Verilog file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" into library axi_s6_ddrx_v1_06_a
Parsing module <axi_s6_ddrx>.
Analyzing Verilog file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/iodrp_controller.v" into library axi_s6_ddrx_v1_06_a
Parsing module <iodrp_controller>.
Analyzing Verilog file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/iodrp_mcb_controller.v" into library axi_s6_ddrx_v1_06_a
Parsing module <iodrp_mcb_controller>.
Analyzing Verilog file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/mcb_raw_wrapper.v" into library axi_s6_ddrx_v1_06_a
Parsing module <mcb_raw_wrapper>.
Analyzing Verilog file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/mcb_soft_calibration_top.v" into library axi_s6_ddrx_v1_06_a
Parsing module <mcb_soft_calibration_top>.
Analyzing Verilog file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/mcb_soft_calibration.v" into library axi_s6_ddrx_v1_06_a
Parsing module <mcb_soft_calibration>.
Analyzing Verilog file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/mcb_ui_top_synch.v" into library axi_s6_ddrx_v1_06_a
Parsing module <mcb_ui_top_synch>.
Analyzing Verilog file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/mcb_ui_top.v" into library axi_s6_ddrx_v1_06_a
Parsing module <mcb_ui_top>.
Analyzing Verilog file "D:\Egitim\ELEYLT-TezCalismasi\Work\v0_8\ISE\mpu\hdl\mpu_mcb_ddr2_wrapper.v" into library work
Parsing module <mpu_mcb_ddr2_wrapper>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mpu_mcb_ddr2_wrapper>.

Elaborating module
<axi_s6_ddrx(C_S0_AXI_BASEADDR=32'b11000000000000000000000000000000,C_S0_AXI_HIGHADDR=32'b11000111111111111111111111111111,C_S1_AXI_BASEADDR=32'b11111111111111111111111111111111,C_S1_AXI_HIGHADDR=32'b0,C_S2_AXI_BASEADDR=32'b11111111111111111111111111111111,C_S2_AXI_HIGHADDR=32'b0,C_S3_AXI_BASEADDR=32'b11111111111111111111111111111111,C_S3_AXI_HIGHADDR=32'b0,C_S4_AXI_BASEADDR=32'b11111111111111111111111111111111,C_S4_AXI_HIGHADDR=32'b0,C_S5_AXI_BASEADDR=32'b11111111111111111111111111111111,C_S5_AXI_HIGHADDR=32'b0,C_MEM_TYPE="DDR2",C_NUM_DQ_PINS=16,C_MEM_ADDR_WIDTH=13,C_MEM_BANKADDR_WIDTH=3,C_MEM_NUM_COL_BITS=10,C_MEM_TRAS=42500,C_MEM_TRCD=15000,C_MEM_TREFI=7800000,C_MEM_TRFC=127500,C_MEM_TRP=15000,C_MEM_TWR=15000,C_MEM_TRTP=7500,C_MEM_TWTR=7500,C_PORT_CONFIG="B32_B32_B32_B32",C_SKIP_IN_TERM_CAL=0,C_MEMCLK_PERIOD=3333,C_MEM_ADDR_ORDER="ROW_BANK_COLUMN",C_MEM_TZQINIT_MAXCNT=512,C_MEM_CAS_LATENCY=5,C_SIMULATION="FALSE",C_MEM_DDR1_2_ODS="FULL",C_MEM_DDR2_RTT="50OHMS",C_MEM_DDR2_DIFF_DQS_EN="YES",C_MEM_DDR2_3_PA_SR
="FULL",C_MEM_DDR2_3_HIGH_TEMP_SR="NORMAL",C_MEM_DDR3_CAS_WR_LATENCY=5,C_MEM_DDR3_CAS_LATENCY=6,C_MEM_DDR3_ODS="DIV6",C_MEM_DDR3_RTT="DIV4",C_MEM_DDR3_AUTO_SR="ENABLED",C_MEM_MOBILE_PA_SR="FULL",C_MEM_MDDR_ODS="FULL",C_ARB_ALGORITHM=0,C_ARB_NUM_TIME_SLOTS=12,C_ARB_TIME_SLOT_0=18'b01010011,C_ARB_TIME_SLOT_1=18'b01010011000,C_ARB_TIME_SLOT_2=18'b010011000001,C_ARB_TIME_SLOT_3=18'b011000001010,C_ARB_TIME_SLOT_4=18'b01010011,C_ARB_TIME_SLOT_5=18'b01010011000,C_ARB_TIME_SLOT_6=18'b010011000001,C_ARB_TIME_SLOT_7=18'b011000001010,C_ARB_TIME_SLOT_8=18'b01010011,C_ARB_TIME_SLOT_9=18'b01010011000,C_ARB_TIME_SLOT_10=18'b010011000001,C_ARB_TIME_SLOT_11=18'b011000001010,C_S0_AXI_ENABLE=1,C_S0_AXI_ID_WIDTH=1,C_S0_AXI_ADDR_WIDTH=32,C_S0_AXI_DATA_WIDTH=32,C_S0_AXI_SUPPORTS_READ=1,C_S0_AXI_SUPPORTS_WRITE=1,C_S0_AXI_SUPPORTS_NARROW_BURST=0,C_S0_AXI_REG_EN0=20'b0,C_S0_AXI_REG_EN1=20'b01000000000000,C_S0_AXI_STRICT_COHERENCY=0,C_S0_AXI_ENABLE_AP=0,C_S1_AXI_ENABLE=0,C_S1_AXI_ID_WIDTH=4,C_S1_AXI_ADDR_WIDTH=32,C_S1_AXI_DATA_WIDTH=3
2,C_S1_AXI_SUPPORTS_READ=0,C_S1_AXI_SUPPORTS_WRITE=0,C_S1_AXI_SUPPORTS_NARROW_BURST=1,C_S1_AXI_REG_EN0=20'b01111,C_S1_AXI_REG_EN1=20'b01000000000000,C_S1_AXI_STRICT_COHERENCY=1,C_S1_AXI_ENABLE_AP=0,C_S2_AXI_ENABLE=0,C_S2_AXI_ID_WIDTH=4,C_S2_AXI_ADDR_WIDTH=32,C_S2_AXI_DATA_WIDTH=32,C_S2_AXI_SUPPORTS_READ=0,C_S2_AXI_SUPPORTS_WRITE=0,C_S2_AXI_SUPPORTS_NARROW_BURST=1,C_S2_AXI_REG_EN0=20'b01111,C_S2_AXI_REG_EN1=20'b01000000000000,C_S2_AXI_STRICT_COHERENCY=1,C_S2_AXI_ENABLE_AP=0,C_S3_AXI_ENABLE=0,C_S3_AXI_ID_WIDTH=4,C_S3_AXI_ADDR_WIDTH=32,C_S3_AXI_DATA_WIDTH=32,C_S3_AXI_SUPPORTS_READ=0,C_S3_AXI_SUPPORTS_WRITE=0,C_S3_AXI_SUPPORTS_NARROW_BURST=1,C_S3_AXI_REG_EN0=20'b01111,C_S3_AXI_REG_EN1=20'b01000000000000,C_S3_AXI_STRICT_COHERENCY=1,C_S3_AXI_ENABLE_AP=0,C_S4_AXI_ENABLE=0,C_S4_AXI_ID_WIDTH=4,C_S4_AXI_ADDR_WIDTH=32,C_S4_AXI_DATA_WIDTH=32,C_S4_AXI_SUPPORTS_READ=0,C_S4_AXI_SUPPORTS_WRITE=0,C_S4_AXI_SUPPORTS_NARROW_BURST=1,C_S4_AXI_REG_EN0=20'b01111,C_S4_AXI_REG_EN1=20'b01000000000000,C_S4_AXI_STRICT_COHERENCY=1,C_S4_AX
I_ENABLE_AP=0,C_S5_AXI_ENABLE=0,C_S5_AXI_ID_WIDTH=4,C_S5_AXI_ADDR_WIDTH=32,C_S5_AXI_DATA_WIDTH=32,C_S5_AXI_SUPPORTS_READ=0,C_S5_AXI_SUPPORTS_WRITE=0,C_S5_AXI_SUPPORTS_NARROW_BURST=1,C_S5_AXI_REG_EN0=20'b01111,C_S5_AXI_REG_EN1=20'b01000000000000,C_S5_AXI_STRICT_COHERENCY=1,C_S5_AXI_ENABLE_AP=0,C_MCB_USE_EXTERNAL_BUFPLL=0,C_SYS_RST_PRESENT=1)>.

Elaborating module <mcb_ui_top_synch(C_SYNCH_WIDTH=1)>.

Elaborating module
<mcb_ui_top(C_MEMCLK_PERIOD=3333,C_PORT_ENABLE=6'b01,C_MEM_ADDR_ORDER="ROW_BANK_COLUMN",C_USR_INTERFACE_MODE="AXI",C_ARB_ALGORITHM=0,C_ARB_NUM_TIME_SLOTS=12,C_ARB_TIME_SLOT_0=18'b01010011,C_ARB_TIME_SLOT_1=18'b01010011000,C_ARB_TIME_SLOT_2=18'b010011000001,C_ARB_TIME_SLOT_3=18'b011000001010,C_ARB_TIME_SLOT_4=18'b01010011,C_ARB_TIME_SLOT_5=18'b01010011000,C_ARB_TIME_SLOT_6=18'b010011000001,C_ARB_TIME_SLOT_7=18'b011000001010,C_ARB_TIME_SLOT_8=18'b01010011,C_ARB_TIME_SLOT_9=18'b01010011000,C_ARB_TIME_SLOT_10=18'b010011000001,C_ARB_TIME_SLOT_11=18'b011000001010,C_PORT_CONFIG="B32_B32_B32_B32",C_MEM_TRAS=42500,C_MEM_TRCD=15000,C_MEM_TREFI=7800000,C_MEM_TRFC=127500,C_MEM_TRP=15000,C_MEM_TWR=15000,C_MEM_TRTP=7500,C_MEM_TWTR=7500,C_NUM_DQ_PINS=16,C_MEM_TYPE="DDR2",C_MEM_DENSITY="2Gb",C_MEM_BURST_LEN=4,C_MEM_CAS_LATENCY=5,C_MEM_ADDR_WIDTH=13,C_MEM_BANKADDR_WIDTH=3,C_MEM_NUM_COL_BITS=10,C_MEM_DDR3_CAS_LATENCY=6,C_MEM_MOBILE_PA_SR="FULL",C_MEM_DDR1_2_ODS="FULL",C_MEM_DDR3_ODS="DIV6",C_MEM_DDR2_RTT="50OHMS",C_MEM_DDR3_RT
T="DIV4",C_MEM_MDDR_ODS="FULL",C_MEM_DDR2_DIFF_DQS_EN="YES",C_MEM_DDR2_3_PA_SR="FULL",C_MEM_DDR3_CAS_WR_LATENCY=5,C_MEM_DDR3_AUTO_SR="ENABLED",C_MEM_DDR2_3_HIGH_TEMP_SR="NORMAL",C_MEM_DDR3_DYN_WRT_ODT="OFF",C_MEM_TZQINIT_MAXCNT=512,C_MC_CALIB_BYPASS="NO",C_MC_CALIBRATION_RA=13'b1111111111111,C_MC_CALIBRATION_BA=3'b111,C_CALIB_SOFT_IP="TRUE",C_SKIP_IN_TERM_CAL=0,C_SKIP_DYNAMIC_CAL=1'b0,C_SKIP_DYN_IN_TERM=1'b1,LDQSP_TAP_DELAY_VAL=0,UDQSP_TAP_DELAY_VAL=0,LDQSN_TAP_DELAY_VAL=0,UDQSN_TAP_DELAY_VAL=0,DQ0_TAP_DELAY_VAL=0,DQ1_TAP_DELAY_VAL=0,DQ2_TAP_DELAY_VAL=0,DQ3_TAP_DELAY_VAL=0,DQ4_TAP_DELAY_VAL=0,DQ5_TAP_DELAY_VAL=0,DQ6_TAP_DELAY_VAL=0,DQ7_TAP_DELAY_VAL=0,DQ8_TAP_DELAY_VAL=0,DQ9_TAP_DELAY_VAL=0,DQ10_TAP_DELAY_VAL=0,DQ11_TAP_DELAY_VAL=0,DQ12_TAP_DELAY_VAL=0,DQ13_TAP_DELAY_VAL=0,DQ14_TAP_DELAY_VAL=0,DQ15_TAP_DELAY_VAL=0,C_MC_CALIBRATION_CA=10'b1111111111,C_MC_CALIBRATION_CLK_DIV=1,C_MC_CALIBRATION_MODE="CALIBRATION",C_MC_CALIBRATION_DELAY="HALF",C_SIMULATION="FALSE",C_P0_MASK_SIZE=32'sb0100,C_P0_DATA_PORT_SIZE=32,C
_P1_MASK_SIZE=32'sb0100,C_P1_DATA_PORT_SIZE=32,C_MCB_USE_EXTERNAL_BUFPLL=0,C_S0_AXI_BASEADDR=32'b11000000000000000000000000000000,C_S0_AXI_HIGHADDR=32'b11000111111111111111111111111111,C_S0_AXI_ENABLE=1,C_S0_AXI_ID_WIDTH=1,C_S0_AXI_ADDR_WIDTH=32,C_S0_AXI_DATA_WIDTH=32,C_S0_AXI_SUPPORTS_READ=1,C_S0_AXI_SUPPORTS_WRITE=1,C_S0_AXI_SUPPORTS_NARROW_BURST=0,C_S0_AXI_REG_EN0=20'b0,C_S0_AXI_REG_EN1=20'b01000000000000,C_S0_AXI_STRICT_COHERENCY=0,C_S0_AXI_ENABLE_AP=0,C_S1_AXI_BASEADDR=32'b11111111111111111111111111111111,C_S1_AXI_HIGHADDR=32'b0,C_S1_AXI_ENABLE=0,C_S1_AXI_ID_WIDTH=4,C_S1_AXI_ADDR_WIDTH=32,C_S1_AXI_DATA_WIDTH=32,C_S1_AXI_SUPPORTS_READ=0,C_S1_AXI_SUPPORTS_WRITE=0,C_S1_AXI_SUPPORTS_NARROW_BURST=1,C_S1_AXI_REG_EN0=20'b01111,C_S1_AXI_REG_EN1=20'b01000000000000,C_S1_AXI_STRICT_COHERENCY=1,C_S1_AXI_ENABLE_AP=0,C_S2_AXI_BASEADDR=32'b11111111111111111111111111111111,C_S2_AXI_HIGHADDR=32'b0,C_S2_AXI_ENABLE=0,C_S2_AXI_ID_WIDTH=4,C_S2_AXI_ADDR_WIDTH=32,C_S2_AXI_DATA_WIDTH=32,C_S2_AXI_SUPPORTS_READ=0,C_S2_AXI_SUPPORT
S_WRITE=0,C_S2_AXI_SUPPORTS_NARROW_BURST=1,C_S2_AXI_REG_EN0=20'b01111,C_S2_AXI_REG_EN1=20'b01000000000000,C_S2_AXI_STRICT_COHERENCY=1,C_S2_AXI_ENABLE_AP=0,C_S3_AXI_BASEADDR=32'b11111111111111111111111111111111,C_S3_AXI_HIGHADDR=32'b0,C_S3_AXI_ENABLE=0,C_S3_AXI_ID_WIDTH=4,C_S3_AXI_ADDR_WIDTH=32,C_S3_AXI_DATA_WIDTH=32,C_S3_AXI_SUPPORTS_READ=0,C_S3_AXI_SUPPORTS_WRITE=0,C_S3_AXI_SUPPORTS_NARROW_BURST=1,C_S3_AXI_REG_EN0=20'b01111,C_S3_AXI_REG_EN1=20'b01000000000000,C_S3_AXI_STRICT_COHERENCY=1,C_S3_AXI_ENABLE_AP=0,C_S4_AXI_BASEADDR=32'b11111111111111111111111111111111,C_S4_AXI_HIGHADDR=32'b0,C_S4_AXI_ENABLE=0,C_S4_AXI_ID_WIDTH=4,C_S4_AXI_ADDR_WIDTH=32,C_S4_AXI_DATA_WIDTH=32,C_S4_AXI_SUPPORTS_READ=0,C_S4_AXI_SUPPORTS_WRITE=0,C_S4_AXI_SUPPORTS_NARROW_BURST=1,C_S4_AXI_REG_EN0=20'b01111,C_S4_AXI_REG_EN1=20'b01000000000000,C_S4_AXI_STRICT_COHERENCY=1,C_S4_AXI_ENABLE_AP=0,C_S5_AXI_BASEADDR=32'b11111111111111111111111111111111,C_S5_AXI_HIGHADDR=32'b0,C_S5_AXI_ENABLE=0,C_S5_AXI_ID_WIDTH=4,C_S5_AXI_ADDR_WIDTH=32,C_S5_AXI_DA
TA_WIDTH=32,C_S5_AXI_SUPPORTS_READ=0,C_S5_AXI_SUPPORTS_WRITE=0,C_S5_AXI_SUPPORTS_NARROW_BURST=1,C_S5_AXI_REG_EN0=20'b01111,C_S5_AXI_REG_EN1=20'b01000000000000,C_S5_AXI_STRICT_COHERENCY=1,C_S5_AXI_ENABLE_AP=0>.

Elaborating module <BUFPLL_MCB(DIVIDE=2,LOCK_SRC="LOCK_TO_0")>.

Elaborating module
<mcb_raw_wrapper(C_MEMCLK_PERIOD=3333,C_PORT_ENABLE=6'b01,C_MEM_ADDR_ORDER="ROW_BANK_COLUMN",C_USR_INTERFACE_MODE="AXI",C_ARB_NUM_TIME_SLOTS=32'sb01100,C_ARB_TIME_SLOT_0=18'b111111111111111000,C_ARB_TIME_SLOT_1=18'b111111111111111000,C_ARB_TIME_SLOT_2=18'b111111111111111000,C_ARB_TIME_SLOT_3=18'b111111111111111000,C_ARB_TIME_SLOT_4=18'b111111111111111000,C_ARB_TIME_SLOT_5=18'b111111111111111000,C_ARB_TIME_SLOT_6=18'b111111111111111000,C_ARB_TIME_SLOT_7=18'b111111111111111000,C_ARB_TIME_SLOT_8=18'b111111111111111000,C_ARB_TIME_SLOT_9=18'b111111111111111000,C_ARB_TIME_SLOT_10=18'b111111111111111000,C_ARB_TIME_SLOT_11=18'b111111111111111000,C_PORT_CONFIG="B32_B32_B32_B32",C_MEM_TRAS=42500,C_MEM_TRCD=15000,C_MEM_TREFI=7800000,C_MEM_TRFC=127500,C_MEM_TRP=15000,C_MEM_TWR=15000,C_MEM_TRTP=7500,C_MEM_TWTR=7500,C_NUM_DQ_PINS=16,C_MEM_TYPE="DDR2",C_MEM_DENSITY="2Gb",C_MEM_BURST_LEN=4,C_MEM_CAS_LATENCY=5,C_MEM_ADDR_WIDTH=13,C_MEM_BANKADDR_WIDTH=3,C_MEM_NUM_COL_BITS=10,C_MEM_DDR3_CAS_LATENCY=6,C_MEM_MOBILE_PA_SR="FULL",C
_MEM_DDR1_2_ODS="FULL",C_MEM_DDR3_ODS="DIV6",C_MEM_DDR2_RTT="50OHMS",C_MEM_DDR3_RTT="DIV4",C_MEM_MDDR_ODS="FULL",C_MEM_DDR2_DIFF_DQS_EN="YES",C_MEM_DDR2_3_PA_SR="FULL",C_MEM_DDR3_CAS_WR_LATENCY=5,C_MEM_DDR3_AUTO_SR="ENABLED",C_MEM_DDR2_3_HIGH_TEMP_SR="NORMAL",C_MEM_DDR3_DYN_WRT_ODT="OFF",C_MEM_TZQINIT_MAXCNT=496,C_MC_CALIB_BYPASS="NO",C_MC_CALIBRATION_RA=13'b1111111111111,C_MC_CALIBRATION_BA=3'b111,C_CALIB_SOFT_IP="TRUE",C_SKIP_IN_TERM_CAL=0,C_SKIP_DYNAMIC_CAL=1'b0,C_SKIP_DYN_IN_TERM=1'b1,LDQSP_TAP_DELAY_VAL=0,UDQSP_TAP_DELAY_VAL=0,LDQSN_TAP_DELAY_VAL=0,UDQSN_TAP_DELAY_VAL=0,DQ0_TAP_DELAY_VAL=0,DQ1_TAP_DELAY_VAL=0,DQ2_TAP_DELAY_VAL=0,DQ3_TAP_DELAY_VAL=0,DQ4_TAP_DELAY_VAL=0,DQ5_TAP_DELAY_VAL=0,DQ6_TAP_DELAY_VAL=0,DQ7_TAP_DELAY_VAL=0,DQ8_TAP_DELAY_VAL=0,DQ9_TAP_DELAY_VAL=0,DQ10_TAP_DELAY_VAL=0,DQ11_TAP_DELAY_VAL=0,DQ12_TAP_DELAY_VAL=0,DQ13_TAP_DELAY_VAL=0,DQ14_TAP_DELAY_VAL=0,DQ15_TAP_DELAY_VAL=0,C_MC_CALIBRATION_CA=10'b1111111111,C_MC_CALIBRATION_CLK_DIV=1,C_MC_CALIBRATION_MODE="CALIBRATION",C_MC_CALIBRATION_D
ELAY="HALF",C_P0_MASK_SIZE=32'sb0100,C_P0_DATA_PORT_SIZE=32,C_P1_MASK_SIZE=32'sb0100,C_P1_DATA_PORT_SIZE=32)>.
WARNING:HDLCompiler:872 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/mcb_raw_wrapper.v" Line 688: Using initial value of allzero since it is never assigned

Elaborating module
<MCB(PORT_CONFIG="B32_B32_B32_B32",MEM_WIDTH=16,MEM_TYPE="DDR2",MEM_BURST_LEN=4,MEM_ADDR_ORDER="ROW_BANK_COLUMN",MEM_CAS_LATENCY=5,MEM_DDR3_CAS_LATENCY=6,MEM_DDR2_WRT_RECOVERY=32'sb0101,MEM_DDR3_WRT_RECOVERY=5,MEM_MOBILE_PA_SR="FULL",MEM_DDR1_2_ODS="FULL",MEM_DDR3_ODS="DIV6",MEM_DDR2_RTT="50OHMS",MEM_DDR3_RTT="DIV4",MEM_DDR3_ADD_LATENCY="OFF",MEM_DDR2_ADD_LATENCY=0,MEM_MOBILE_TC_SR=0,MEM_MDDR_ODS="FULL",MEM_DDR2_DIFF_DQS_EN="YES",MEM_DDR2_3_PA_SR="FULL",MEM_DDR3_CAS_WR_LATENCY=5,MEM_DDR3_AUTO_SR="ENABLED",MEM_DDR2_3_HIGH_TEMP_SR="NORMAL",MEM_DDR3_DYN_WRT_ODT="OFF",MEM_RA_SIZE=13,MEM_BA_SIZE=3,MEM_CA_SIZE=10,MEM_RAS_VAL=32'sb01101,MEM_RCD_VAL=32'sb0101,MEM_REFI_VAL=32'sb0100100001100,MEM_RFC_VAL=32'sb0100111,MEM_RP_VAL=32'sb0101,MEM_WR_VAL=32'sb0101,MEM_RTP_VAL=32'sb011,MEM_WTR_VAL=32'sb011,CAL_BYPASS="NO",CAL_RA=13'b1111111111111,CAL_BA=3'b111,CAL_CA=10'b1111111111,CAL_CLK_DIV=1,CAL_DELAY="HALF",ARB_NUM_TIME_SLOTS=32'sb01100,ARB_TIME_SLOT_0=18'b111111111111111000,ARB_TIME_SLOT_1=18'b111111111111111000,ARB_TIM
E_SLOT_2=18'b111111111111111000,ARB_TIME_SLOT_3=18'b111111111111111000,ARB_TIME_SLOT_4=18'b111111111111111000,ARB_TIME_SLOT_5=18'b111111111111111000,ARB_TIME_SLOT_6=18'b111111111111111000,ARB_TIME_SLOT_7=18'b111111111111111000,ARB_TIME_SLOT_8=18'b111111111111111000,ARB_TIME_SLOT_9=18'b111111111111111000,ARB_TIME_SLOT_10=18'b111111111111111000,ARB_TIME_SLOT_11=18'b111111111111111000)>.

Elaborating module <mcb_soft_calibration_top(C_MEM_TZQINIT_MAXCNT=496,C_MC_CALIBRATION_MODE="CALIBRATION",SKIP_IN_TERM_CAL=0,SKIP_DYNAMIC_CAL=1'b0,SKIP_DYN_IN_TERM=1'b1,C_SIMULATION="FALSE",C_MEM_TYPE="DDR2")>.

Elaborating module <mcb_soft_calibration(C_MEM_TZQINIT_MAXCNT=496,C_MC_CALIBRATION_MODE="CALIBRATION",SKIP_IN_TERM_CAL=0,SKIP_DYNAMIC_CAL=1'b0,SKIP_DYN_IN_TERM=1'b1,C_SIMULATION="FALSE",C_MEM_TYPE="DDR2")>.
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/mcb_soft_calibration.v" Line 416: Assignment to Half_MV_DU ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/mcb_soft_calibration.v" Line 418: Assignment to Half_MV_DD ignored, since the identifier is never used

Elaborating module <iodrp_controller>.
WARNING:HDLCompiler:413 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/iodrp_controller.v" Line 186: Result of 4-bit expression is truncated to fit in 3-bit target.

Elaborating module <iodrp_mcb_controller>.
WARNING:HDLCompiler:413 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/iodrp_mcb_controller.v" Line 301: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/iodrp_mcb_controller.v" Line 312: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/mcb_soft_calibration.v" Line 451: Assignment to MCB_READ_DATA ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/mcb_soft_calibration.v" Line 601: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/mcb_soft_calibration.v" Line 723: Assignment to State_Start_DynCal_R1 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/mcb_soft_calibration.v" Line 749: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/mcb_soft_calibration.v" Line 780: Assignment to MCB_UODATAVALID_U ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/mcb_soft_calibration.v" Line 942: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/mcb_soft_calibration.v" Line 946: Result of 8-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/mcb_soft_calibration.v" Line 992: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/mcb_soft_calibration.v" Line 996: Result of 8-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/mcb_soft_calibration.v" Line 997: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/mcb_soft_calibration.v" Line 998: Result of 8-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/mcb_soft_calibration.v" Line 999: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/mcb_soft_calibration.v" Line 1000: Result of 8-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/mcb_soft_calibration.v" Line 1001: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/mcb_soft_calibration.v" Line 826: Assignment to IODRPCTRLR_USE_BKST ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/mcb_soft_calibration_top.v" Line 219: Assignment to Max_Value ignored, since the identifier is never used

Elaborating module <IOBUF>.

Elaborating module <IODRP2>.

Elaborating module <OSERDES2(BYPASS_GCLK_FF="TRUE",DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",OUTPUT_MODE="SINGLE_ENDED",SERDES_MODE="MASTER",DATA_WIDTH=2)>.

Elaborating module <OSERDES2(BYPASS_GCLK_FF="TRUE",DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",OUTPUT_MODE="SINGLE_ENDED",SERDES_MODE="MASTER",DATA_WIDTH=2,TRAIN_PATTERN=15)>.

Elaborating module <OSERDES2(BYPASS_GCLK_FF="TRUE",DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",OUTPUT_MODE="SINGLE_ENDED",SERDES_MODE="MASTER",DATA_WIDTH=2,TRAIN_PATTERN=5)>.

Elaborating module <OSERDES2(BYPASS_GCLK_FF="TRUE",DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",OUTPUT_MODE="SINGLE_ENDED",SERDES_MODE="SLAVE",DATA_WIDTH=2)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=7,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=7,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=6,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=6,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=14,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=14,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=5,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=5,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=4,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=4,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=0,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=0,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=1,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=1,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=15,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=15,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=3,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=3,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=2,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=2,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=8,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=8,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <OBUFT>.

Elaborating module <OBUFTDS>.

Elaborating module <IOBUFDS>.

Elaborating module <PULLDOWN>.

Elaborating module <PULLUP>.

Elaborating module <axi_mcb(C_FAMILY="spartan6",C_S_AXI_ID_WIDTH=1,C_S_AXI_ADDR_WIDTH=32,C_S_AXI_DATA_WIDTH=32,C_S_AXI_SUPPORTS_READ=1,C_S_AXI_SUPPORTS_WRITE=1,C_S_AXI_REG_EN0=20'b0,C_S_AXI_REG_EN1=20'b01000000000000,C_S_AXI_SUPPORTS_NARROW_BURST=0,C_MCB_ADDR_WIDTH=30,C_MCB_DATA_WIDTH=32,C_STRICT_COHERENCY=0,C_ENABLE_AP=0)>.

Elaborating module <axi_mcb_axi_register_slice(C_FAMILY="spartan6",C_AXI_ID_WIDTH=1,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_WIDTH=32,C_AXI_SUPPORTS_USER_SIGNALS=0,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_REG_CONFIG_AW=0,C_REG_CONFIG_W=0,C_REG_CONFIG_B=0,C_REG_CONFIG_AR=0,C_REG_CONFIG_R=0)>.

Elaborating module <axi_mcb_axic_register_slice(C_FAMILY="spartan6",C_DATA_WIDTH=63,C_REG_CONFIG=0)>.

Elaborating module <axi_mcb_axic_register_slice(C_FAMILY="spartan6",C_DATA_WIDTH=32'sb0100110,C_REG_CONFIG=0)>.

Elaborating module <axi_mcb_axic_register_slice(C_FAMILY="spartan6",C_DATA_WIDTH=3,C_REG_CONFIG=0)>.

Elaborating module <axi_mcb_axic_register_slice(C_FAMILY="spartan6",C_DATA_WIDTH=36,C_REG_CONFIG=0)>.

Elaborating module <axi_mcb_axi_register_slice(C_FAMILY="spartan6",C_AXI_ID_WIDTH=1,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_WIDTH=32,C_AXI_SUPPORTS_USER_SIGNALS=0,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_REG_CONFIG_AW=32'sb0,C_REG_CONFIG_W=32'sb0,C_REG_CONFIG_B=32'sb0,C_REG_CONFIG_AR=7,C_REG_CONFIG_R=32'sb0)>.

Elaborating module <axi_mcb_axic_register_slice(C_FAMILY="spartan6",C_DATA_WIDTH=63,C_REG_CONFIG=32'sb0)>.

Elaborating module <axi_mcb_axic_register_slice(C_FAMILY="spartan6",C_DATA_WIDTH=32'sb0100110,C_REG_CONFIG=32'sb0)>.

Elaborating module <axi_mcb_axic_register_slice(C_FAMILY="spartan6",C_DATA_WIDTH=3,C_REG_CONFIG=32'sb0)>.

Elaborating module <axi_mcb_axic_register_slice(C_FAMILY="spartan6",C_DATA_WIDTH=63,C_REG_CONFIG=7)>.

Elaborating module <axi_mcb_axic_register_slice(C_FAMILY="spartan6",C_DATA_WIDTH=36,C_REG_CONFIG=32'sb0)>.

Elaborating module <axi_mcb_aw_channel(C_ID_WIDTH=1,C_AXI_ADDR_WIDTH=32,C_MCB_ADDR_WIDTH=30,C_DATA_WIDTH=32,C_CNT_WIDTH=4,C_AXSIZE=32'sb010,C_STRICT_COHERENCY=0,C_ENABLE_AP=0,C_PL_CMD_BL_SECOND=1)>.
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_aw_channel.v" Line 192: Assignment to awlock_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_aw_channel.v" Line 193: Assignment to awcache_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_aw_channel.v" Line 194: Assignment to awprot_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_aw_channel.v" Line 195: Assignment to awqos_i ignored, since the identifier is never used

Elaborating module <axi_mcb_cmd_translator(C_AXI_ADDR_WIDTH=32,C_MCB_ADDR_WIDTH=30,C_DATA_WIDTH=32,C_CNT_WIDTH=4,C_AXSIZE=32'sb010,C_PL_CMD_BL_SECOND=1)>.
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_cmd_translator.v" Line 139: Assignment to wrap_cmd_bl_d1 ignored, since the identifier is never used

Elaborating module <axi_mcb_incr_cmd(C_AXI_ADDR_WIDTH=32,C_MCB_ADDR_WIDTH=30,C_DATA_WIDTH=32,C_CNT_WIDTH=4,C_AXSIZE=32'sb010)>.

Elaborating module <axi_mcb_wrap_cmd(C_AXI_ADDR_WIDTH=32,C_MCB_ADDR_WIDTH=30,C_DATA_WIDTH=32,C_PL_CMD_BL_SECOND=1)>.

Elaborating module <axi_mcb_cmd_fsm>.

Elaborating module <axi_mcb_w_channel(C_DATA_WIDTH=32,C_CNT_WIDTH=4,C_PL_W_COMPLETE=32'sb0,C_PL_WHANDSHAKE=32'sb0,C_PL_WR_FULL=1)>.

Elaborating module <axi_mcb_b_channel(C_ID_WIDTH=1,C_STRICT_COHERENCY=0)>.

Elaborating module <axi_mcb_simple_fifo(C_WIDTH=1,C_AWIDTH=2,C_DEPTH=4)>.

Elaborating module <axi_mcb_ar_channel(C_ID_WIDTH=1,C_AXI_ADDR_WIDTH=32,C_MCB_ADDR_WIDTH=30,C_DATA_WIDTH=32,C_CNT_WIDTH=4,C_AXSIZE=32'sb010,C_ENABLE_AP=0,C_PL_CMD_BL_SECOND=1)>.
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_ar_channel.v" Line 170: Assignment to arlock_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_ar_channel.v" Line 171: Assignment to arcache_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_ar_channel.v" Line 172: Assignment to arprot_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_ar_channel.v" Line 173: Assignment to arqos_i ignored, since the identifier is never used

Elaborating module <axi_mcb_r_channel(C_ID_WIDTH=1,C_DATA_WIDTH=32,C_CNT_WIDTH=4,C_PL_RD_EMPTY=32'sb0)>.

Elaborating module <axi_mcb_simple_fifo(C_WIDTH=7,C_AWIDTH=2,C_DEPTH=4)>.

Elaborating module <axi_mcb_cmd_arbiter(C_MCB_ADDR_WIDTH=30)>.
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" Line 1028: Assignment to p0_cmd_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" Line 1029: Assignment to p0_cmd_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" Line 1034: Assignment to p0_wr_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" Line 1035: Assignment to p0_wr_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" Line 1036: Assignment to p0_wr_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" Line 1037: Assignment to p0_wr_underrun ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" Line 1038: Assignment to p0_wr_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" Line 1041: Assignment to p0_rd_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" Line 1042: Assignment to p0_rd_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" Line 1043: Assignment to p0_rd_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" Line 1044: Assignment to p0_rd_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" Line 1045: Assignment to p0_rd_overflow ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" Line 1046: Assignment to p0_rd_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" Line 1053: Assignment to p1_cmd_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" Line 1054: Assignment to p1_cmd_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" Line 1059: Assignment to p1_wr_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" Line 1060: Assignment to p1_wr_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" Line 1061: Assignment to p1_wr_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" Line 1062: Assignment to p1_wr_underrun ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" Line 1063: Assignment to p1_wr_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" Line 1066: Assignment to p1_rd_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" Line 1067: Assignment to p1_rd_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" Line 1068: Assignment to p1_rd_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" Line 1069: Assignment to p1_rd_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" Line 1070: Assignment to p1_rd_overflow ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" Line 1071: Assignment to p1_rd_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" Line 1078: Assignment to p2_cmd_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" Line 1079: Assignment to p2_cmd_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" Line 1084: Assignment to p2_wr_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" Line 1085: Assignment to p2_wr_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" Line 1086: Assignment to p2_wr_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" Line 1087: Assignment to p2_wr_underrun ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" Line 1088: Assignment to p2_wr_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" Line 1091: Assignment to p2_rd_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" Line 1092: Assignment to p2_rd_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" Line 1093: Assignment to p2_rd_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" Line 1094: Assignment to p2_rd_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" Line 1095: Assignment to p2_rd_overflow ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" Line 1096: Assignment to p2_rd_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" Line 1103: Assignment to p3_cmd_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" Line 1104: Assignment to p3_cmd_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" Line 1109: Assignment to p3_wr_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" Line 1110: Assignment to p3_wr_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" Line 1111: Assignment to p3_wr_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" Line 1112: Assignment to p3_wr_underrun ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" Line 1113: Assignment to p3_wr_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" Line 1116: Assignment to p3_rd_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" Line 1117: Assignment to p3_rd_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" Line 1118: Assignment to p3_rd_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" Line 1119: Assignment to p3_rd_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" Line 1120: Assignment to p3_rd_overflow ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" Line 1121: Assignment to p3_rd_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" Line 1128: Assignment to p4_cmd_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" Line 1129: Assignment to p4_cmd_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" Line 1134: Assignment to p4_wr_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" Line 1135: Assignment to p4_wr_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" Line 1136: Assignment to p4_wr_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" Line 1137: Assignment to p4_wr_underrun ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" Line 1138: Assignment to p4_wr_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" Line 1141: Assignment to p4_rd_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" Line 1142: Assignment to p4_rd_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" Line 1143: Assignment to p4_rd_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" Line 1144: Assignment to p4_rd_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" Line 1145: Assignment to p4_rd_overflow ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" Line 1146: Assignment to p4_rd_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" Line 1153: Assignment to p5_cmd_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" Line 1154: Assignment to p5_cmd_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" Line 1159: Assignment to p5_wr_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" Line 1160: Assignment to p5_wr_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" Line 1161: Assignment to p5_wr_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" Line 1162: Assignment to p5_wr_underrun ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" Line 1163: Assignment to p5_wr_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" Line 1166: Assignment to p5_rd_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" Line 1167: Assignment to p5_rd_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" Line 1168: Assignment to p5_rd_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" Line 1169: Assignment to p5_rd_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" Line 1170: Assignment to p5_rd_overflow ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" Line 1171: Assignment to p5_rd_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" Line 1213: Assignment to uo_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" Line 1214: Assignment to uo_data_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" Line 1216: Assignment to uo_cmd_ready_in ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" Line 1217: Assignment to uo_refrsh_flag ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" Line 1218: Assignment to uo_cal_start ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" Line 1219: Assignment to uo_sdo ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" Line 1220: Assignment to status ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" Line 1222: Assignment to selfrefresh_mode ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mpu_mcb_ddr2_wrapper>.
    Related source file is "D:\Egitim\ELEYLT-TezCalismasi\Work\v0_8\ISE\mpu\hdl\mpu_mcb_ddr2_wrapper.v".
    Summary:
	no macro.
Unit <mpu_mcb_ddr2_wrapper> synthesized.

Synthesizing Unit <axi_s6_ddrx>.
    Related source file is "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v".
        C_MEMCLK_PERIOD = 3333
        C_MEM_ADDR_ORDER = "ROW_BANK_COLUMN"
        C_ARB_ALGORITHM = 0
        C_ARB_NUM_TIME_SLOTS = 12
        C_ARB_TIME_SLOT_0 = 18'b000000000001010011
        C_ARB_TIME_SLOT_1 = 18'b000000001010011000
        C_ARB_TIME_SLOT_2 = 18'b000000010011000001
        C_ARB_TIME_SLOT_3 = 18'b000000011000001010
        C_ARB_TIME_SLOT_4 = 18'b000000000001010011
        C_ARB_TIME_SLOT_5 = 18'b000000001010011000
        C_ARB_TIME_SLOT_6 = 18'b000000010011000001
        C_ARB_TIME_SLOT_7 = 18'b000000011000001010
        C_ARB_TIME_SLOT_8 = 18'b000000000001010011
        C_ARB_TIME_SLOT_9 = 18'b000000001010011000
        C_ARB_TIME_SLOT_10 = 18'b000000010011000001
        C_ARB_TIME_SLOT_11 = 18'b000000011000001010
        C_PORT_CONFIG = "B32_B32_B32_B32"
        C_MEM_TRAS = 42500
        C_MEM_TRCD = 15000
        C_MEM_TREFI = 7800000
        C_MEM_TRFC = 127500
        C_MEM_TRP = 15000
        C_MEM_TWR = 15000
        C_MEM_TRTP = 7500
        C_MEM_TWTR = 7500
        C_NUM_DQ_PINS = 16
        C_MEM_TYPE = "DDR2"
        C_MEM_CAS_LATENCY = 5
        C_MEM_ADDR_WIDTH = 13
        C_MEM_BANKADDR_WIDTH = 3
        C_MEM_NUM_COL_BITS = 10
        C_MEM_DDR3_CAS_LATENCY = 6
        C_MEM_MOBILE_PA_SR = "FULL"
        C_MEM_DDR1_2_ODS = "FULL"
        C_MEM_DDR3_ODS = "DIV6"
        C_MEM_DDR2_RTT = "50OHMS"
        C_MEM_DDR3_RTT = "DIV4"
        C_MEM_MDDR_ODS = "FULL"
        C_MEM_DDR2_DIFF_DQS_EN = "YES"
        C_MEM_DDR2_3_PA_SR = "FULL"
        C_MEM_DDR3_CAS_WR_LATENCY = 5
        C_MEM_DDR3_AUTO_SR = "ENABLED"
        C_MEM_DDR2_3_HIGH_TEMP_SR = "NORMAL"
        C_MEM_TZQINIT_MAXCNT = 512
        C_SKIP_IN_TERM_CAL = 0
        C_MCB_USE_EXTERNAL_BUFPLL = 0
        C_SYS_RST_PRESENT = 1
        C_SIMULATION = "FALSE"
        C_S0_AXI_BASEADDR = 32'b11000000000000000000000000000000
        C_S0_AXI_HIGHADDR = 32'b11000111111111111111111111111111
        C_S0_AXI_ENABLE = 1
        C_S0_AXI_ID_WIDTH = 1
        C_S0_AXI_ADDR_WIDTH = 32
        C_S0_AXI_DATA_WIDTH = 32
        C_S0_AXI_SUPPORTS_READ = 1
        C_S0_AXI_SUPPORTS_WRITE = 1
        C_S0_AXI_SUPPORTS_NARROW_BURST = 0
        C_S0_AXI_REG_EN0 = 20'b00000000000000000000
        C_S0_AXI_REG_EN1 = 20'b00000001000000000000
        C_S0_AXI_STRICT_COHERENCY = 0
        C_S0_AXI_ENABLE_AP = 0
        C_S1_AXI_BASEADDR = 32'b11111111111111111111111111111111
        C_S1_AXI_HIGHADDR = 32'b00000000000000000000000000000000
        C_S1_AXI_ENABLE = 0
        C_S1_AXI_ID_WIDTH = 4
        C_S1_AXI_ADDR_WIDTH = 32
        C_S1_AXI_DATA_WIDTH = 32
        C_S1_AXI_SUPPORTS_READ = 0
        C_S1_AXI_SUPPORTS_WRITE = 0
        C_S1_AXI_SUPPORTS_NARROW_BURST = 1
        C_S1_AXI_REG_EN0 = 20'b00000000000000001111
        C_S1_AXI_REG_EN1 = 20'b00000001000000000000
        C_S1_AXI_STRICT_COHERENCY = 1
        C_S1_AXI_ENABLE_AP = 0
        C_S2_AXI_BASEADDR = 32'b11111111111111111111111111111111
        C_S2_AXI_HIGHADDR = 32'b00000000000000000000000000000000
        C_S2_AXI_ENABLE = 0
        C_S2_AXI_ID_WIDTH = 4
        C_S2_AXI_ADDR_WIDTH = 32
        C_S2_AXI_DATA_WIDTH = 32
        C_S2_AXI_SUPPORTS_READ = 0
        C_S2_AXI_SUPPORTS_WRITE = 0
        C_S2_AXI_SUPPORTS_NARROW_BURST = 1
        C_S2_AXI_REG_EN0 = 20'b00000000000000001111
        C_S2_AXI_REG_EN1 = 20'b00000001000000000000
        C_S2_AXI_STRICT_COHERENCY = 1
        C_S2_AXI_ENABLE_AP = 0
        C_S3_AXI_BASEADDR = 32'b11111111111111111111111111111111
        C_S3_AXI_HIGHADDR = 32'b00000000000000000000000000000000
        C_S3_AXI_ENABLE = 0
        C_S3_AXI_ID_WIDTH = 4
        C_S3_AXI_ADDR_WIDTH = 32
        C_S3_AXI_DATA_WIDTH = 32
        C_S3_AXI_SUPPORTS_READ = 0
        C_S3_AXI_SUPPORTS_WRITE = 0
        C_S3_AXI_SUPPORTS_NARROW_BURST = 1
        C_S3_AXI_REG_EN0 = 20'b00000000000000001111
        C_S3_AXI_REG_EN1 = 20'b00000001000000000000
        C_S3_AXI_STRICT_COHERENCY = 1
        C_S3_AXI_ENABLE_AP = 0
        C_S4_AXI_BASEADDR = 32'b11111111111111111111111111111111
        C_S4_AXI_HIGHADDR = 32'b00000000000000000000000000000000
        C_S4_AXI_ENABLE = 0
        C_S4_AXI_ID_WIDTH = 4
        C_S4_AXI_ADDR_WIDTH = 32
        C_S4_AXI_DATA_WIDTH = 32
        C_S4_AXI_SUPPORTS_READ = 0
        C_S4_AXI_SUPPORTS_WRITE = 0
        C_S4_AXI_SUPPORTS_NARROW_BURST = 1
        C_S4_AXI_REG_EN0 = 20'b00000000000000001111
        C_S4_AXI_REG_EN1 = 20'b00000001000000000000
        C_S4_AXI_STRICT_COHERENCY = 1
        C_S4_AXI_ENABLE_AP = 0
        C_S5_AXI_BASEADDR = 32'b11111111111111111111111111111111
        C_S5_AXI_HIGHADDR = 32'b00000000000000000000000000000000
        C_S5_AXI_ENABLE = 0
        C_S5_AXI_ID_WIDTH = 4
        C_S5_AXI_ADDR_WIDTH = 32
        C_S5_AXI_DATA_WIDTH = 32
        C_S5_AXI_SUPPORTS_READ = 0
        C_S5_AXI_SUPPORTS_WRITE = 0
        C_S5_AXI_SUPPORTS_NARROW_BURST = 1
        C_S5_AXI_REG_EN0 = 20'b00000000000000001111
        C_S5_AXI_REG_EN1 = 20'b00000001000000000000
        C_S5_AXI_STRICT_COHERENCY = 1
        C_S5_AXI_ENABLE_AP = 0
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" line 1009: Output port <p0_wr_count> of the instance <mcb_ui_top_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" line 1009: Output port <p0_rd_data> of the instance <mcb_ui_top_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" line 1009: Output port <p0_rd_count> of the instance <mcb_ui_top_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" line 1009: Output port <p1_wr_count> of the instance <mcb_ui_top_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" line 1009: Output port <p1_rd_data> of the instance <mcb_ui_top_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" line 1009: Output port <p1_rd_count> of the instance <mcb_ui_top_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" line 1009: Output port <p2_wr_count> of the instance <mcb_ui_top_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" line 1009: Output port <p2_rd_data> of the instance <mcb_ui_top_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" line 1009: Output port <p2_rd_count> of the instance <mcb_ui_top_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" line 1009: Output port <p3_wr_count> of the instance <mcb_ui_top_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" line 1009: Output port <p3_rd_data> of the instance <mcb_ui_top_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" line 1009: Output port <p3_rd_count> of the instance <mcb_ui_top_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" line 1009: Output port <p4_wr_count> of the instance <mcb_ui_top_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" line 1009: Output port <p4_rd_data> of the instance <mcb_ui_top_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" line 1009: Output port <p4_rd_count> of the instance <mcb_ui_top_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" line 1009: Output port <p5_wr_count> of the instance <mcb_ui_top_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" line 1009: Output port <p5_rd_data> of the instance <mcb_ui_top_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" line 1009: Output port <p5_rd_count> of the instance <mcb_ui_top_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" line 1009: Output port <uo_data> of the instance <mcb_ui_top_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" line 1009: Output port <status> of the instance <mcb_ui_top_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" line 1009: Output port <p0_cmd_empty> of the instance <mcb_ui_top_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" line 1009: Output port <p0_cmd_full> of the instance <mcb_ui_top_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" line 1009: Output port <p0_wr_full> of the instance <mcb_ui_top_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" line 1009: Output port <p0_wr_empty> of the instance <mcb_ui_top_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" line 1009: Output port <p0_wr_underrun> of the instance <mcb_ui_top_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" line 1009: Output port <p0_wr_error> of the instance <mcb_ui_top_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" line 1009: Output port <p0_rd_full> of the instance <mcb_ui_top_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" line 1009: Output port <p0_rd_empty> of the instance <mcb_ui_top_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" line 1009: Output port <p0_rd_overflow> of the instance <mcb_ui_top_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" line 1009: Output port <p0_rd_error> of the instance <mcb_ui_top_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" line 1009: Output port <p1_cmd_empty> of the instance <mcb_ui_top_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" line 1009: Output port <p1_cmd_full> of the instance <mcb_ui_top_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" line 1009: Output port <p1_wr_full> of the instance <mcb_ui_top_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" line 1009: Output port <p1_wr_empty> of the instance <mcb_ui_top_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" line 1009: Output port <p1_wr_underrun> of the instance <mcb_ui_top_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" line 1009: Output port <p1_wr_error> of the instance <mcb_ui_top_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" line 1009: Output port <p1_rd_full> of the instance <mcb_ui_top_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" line 1009: Output port <p1_rd_empty> of the instance <mcb_ui_top_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" line 1009: Output port <p1_rd_overflow> of the instance <mcb_ui_top_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" line 1009: Output port <p1_rd_error> of the instance <mcb_ui_top_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" line 1009: Output port <p2_cmd_empty> of the instance <mcb_ui_top_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" line 1009: Output port <p2_cmd_full> of the instance <mcb_ui_top_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" line 1009: Output port <p2_wr_full> of the instance <mcb_ui_top_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" line 1009: Output port <p2_wr_empty> of the instance <mcb_ui_top_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" line 1009: Output port <p2_wr_underrun> of the instance <mcb_ui_top_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" line 1009: Output port <p2_wr_error> of the instance <mcb_ui_top_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" line 1009: Output port <p2_rd_full> of the instance <mcb_ui_top_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" line 1009: Output port <p2_rd_empty> of the instance <mcb_ui_top_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" line 1009: Output port <p2_rd_overflow> of the instance <mcb_ui_top_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" line 1009: Output port <p2_rd_error> of the instance <mcb_ui_top_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" line 1009: Output port <p3_cmd_empty> of the instance <mcb_ui_top_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" line 1009: Output port <p3_cmd_full> of the instance <mcb_ui_top_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" line 1009: Output port <p3_wr_full> of the instance <mcb_ui_top_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" line 1009: Output port <p3_wr_empty> of the instance <mcb_ui_top_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" line 1009: Output port <p3_wr_underrun> of the instance <mcb_ui_top_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" line 1009: Output port <p3_wr_error> of the instance <mcb_ui_top_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" line 1009: Output port <p3_rd_full> of the instance <mcb_ui_top_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" line 1009: Output port <p3_rd_empty> of the instance <mcb_ui_top_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" line 1009: Output port <p3_rd_overflow> of the instance <mcb_ui_top_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" line 1009: Output port <p3_rd_error> of the instance <mcb_ui_top_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" line 1009: Output port <p4_cmd_empty> of the instance <mcb_ui_top_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" line 1009: Output port <p4_cmd_full> of the instance <mcb_ui_top_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" line 1009: Output port <p4_wr_full> of the instance <mcb_ui_top_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" line 1009: Output port <p4_wr_empty> of the instance <mcb_ui_top_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" line 1009: Output port <p4_wr_underrun> of the instance <mcb_ui_top_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" line 1009: Output port <p4_wr_error> of the instance <mcb_ui_top_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" line 1009: Output port <p4_rd_full> of the instance <mcb_ui_top_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" line 1009: Output port <p4_rd_empty> of the instance <mcb_ui_top_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" line 1009: Output port <p4_rd_overflow> of the instance <mcb_ui_top_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" line 1009: Output port <p4_rd_error> of the instance <mcb_ui_top_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" line 1009: Output port <p5_cmd_empty> of the instance <mcb_ui_top_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" line 1009: Output port <p5_cmd_full> of the instance <mcb_ui_top_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" line 1009: Output port <p5_wr_full> of the instance <mcb_ui_top_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" line 1009: Output port <p5_wr_empty> of the instance <mcb_ui_top_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" line 1009: Output port <p5_wr_underrun> of the instance <mcb_ui_top_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" line 1009: Output port <p5_wr_error> of the instance <mcb_ui_top_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" line 1009: Output port <p5_rd_full> of the instance <mcb_ui_top_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" line 1009: Output port <p5_rd_empty> of the instance <mcb_ui_top_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" line 1009: Output port <p5_rd_overflow> of the instance <mcb_ui_top_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" line 1009: Output port <p5_rd_error> of the instance <mcb_ui_top_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" line 1009: Output port <uo_data_valid> of the instance <mcb_ui_top_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" line 1009: Output port <uo_cmd_ready_in> of the instance <mcb_ui_top_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" line 1009: Output port <uo_refrsh_flag> of the instance <mcb_ui_top_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" line 1009: Output port <uo_cal_start> of the instance <mcb_ui_top_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" line 1009: Output port <uo_sdo> of the instance <mcb_ui_top_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" line 1009: Output port <selfrefresh_mode> of the instance <mcb_ui_top_0> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <axi_s6_ddrx> synthesized.

Synthesizing Unit <mcb_ui_top_synch>.
    Related source file is "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/mcb_ui_top_synch.v".
        C_SYNCH_WIDTH = 1
    Set property "shreg_extract = no" for signal <synch_d1>.
    Set property "shreg_extract = no" for signal <synch_d2>.
    Found 1-bit register for signal <synch_d2>.
    Found 1-bit register for signal <synch_d1>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <mcb_ui_top_synch> synthesized.

Synthesizing Unit <mcb_ui_top>.
    Related source file is "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/mcb_ui_top.v".
        C_MEMCLK_PERIOD = 3333
        C_PORT_ENABLE = 6'b000001
        C_MEM_ADDR_ORDER = "ROW_BANK_COLUMN"
        C_USR_INTERFACE_MODE = "AXI"
        C_ARB_ALGORITHM = 0
        C_ARB_NUM_TIME_SLOTS = 12
        C_ARB_TIME_SLOT_0 = 18'b000000000001010011
        C_ARB_TIME_SLOT_1 = 18'b000000001010011000
        C_ARB_TIME_SLOT_2 = 18'b000000010011000001
        C_ARB_TIME_SLOT_3 = 18'b000000011000001010
        C_ARB_TIME_SLOT_4 = 18'b000000000001010011
        C_ARB_TIME_SLOT_5 = 18'b000000001010011000
        C_ARB_TIME_SLOT_6 = 18'b000000010011000001
        C_ARB_TIME_SLOT_7 = 18'b000000011000001010
        C_ARB_TIME_SLOT_8 = 18'b000000000001010011
        C_ARB_TIME_SLOT_9 = 18'b000000001010011000
        C_ARB_TIME_SLOT_10 = 18'b000000010011000001
        C_ARB_TIME_SLOT_11 = 18'b000000011000001010
        C_PORT_CONFIG = "B32_B32_B32_B32"
        C_MEM_TRAS = 42500
        C_MEM_TRCD = 15000
        C_MEM_TREFI = 7800000
        C_MEM_TRFC = 127500
        C_MEM_TRP = 15000
        C_MEM_TWR = 15000
        C_MEM_TRTP = 7500
        C_MEM_TWTR = 7500
        C_NUM_DQ_PINS = 16
        C_MEM_TYPE = "DDR2"
        C_MEM_DENSITY = "2Gb"
        C_MEM_BURST_LEN = 4
        C_MEM_CAS_LATENCY = 5
        C_MEM_ADDR_WIDTH = 13
        C_MEM_BANKADDR_WIDTH = 3
        C_MEM_NUM_COL_BITS = 10
        C_MEM_DDR3_CAS_LATENCY = 6
        C_MEM_MOBILE_PA_SR = "FULL"
        C_MEM_DDR1_2_ODS = "FULL"
        C_MEM_DDR3_ODS = "DIV6"
        C_MEM_DDR2_RTT = "50OHMS"
        C_MEM_DDR3_RTT = "DIV4"
        C_MEM_MDDR_ODS = "FULL"
        C_MEM_DDR2_DIFF_DQS_EN = "YES"
        C_MEM_DDR2_3_PA_SR = "FULL"
        C_MEM_DDR3_CAS_WR_LATENCY = 5
        C_MEM_DDR3_AUTO_SR = "ENABLED"
        C_MEM_DDR2_3_HIGH_TEMP_SR = "NORMAL"
        C_MEM_DDR3_DYN_WRT_ODT = "OFF"
        C_MEM_TZQINIT_MAXCNT = 512
        C_MC_CALIB_BYPASS = "NO"
        C_MC_CALIBRATION_RA = 13'b1111111111111
        C_MC_CALIBRATION_BA = 3'b111
        C_CALIB_SOFT_IP = "TRUE"
        C_SKIP_IN_TERM_CAL = 0
        C_SKIP_DYNAMIC_CAL = 1'b0
        C_SKIP_DYN_IN_TERM = 1'b1
        LDQSP_TAP_DELAY_VAL = 0
        UDQSP_TAP_DELAY_VAL = 0
        LDQSN_TAP_DELAY_VAL = 0
        UDQSN_TAP_DELAY_VAL = 0
        DQ0_TAP_DELAY_VAL = 0
        DQ1_TAP_DELAY_VAL = 0
        DQ2_TAP_DELAY_VAL = 0
        DQ3_TAP_DELAY_VAL = 0
        DQ4_TAP_DELAY_VAL = 0
        DQ5_TAP_DELAY_VAL = 0
        DQ6_TAP_DELAY_VAL = 0
        DQ7_TAP_DELAY_VAL = 0
        DQ8_TAP_DELAY_VAL = 0
        DQ9_TAP_DELAY_VAL = 0
        DQ10_TAP_DELAY_VAL = 0
        DQ11_TAP_DELAY_VAL = 0
        DQ12_TAP_DELAY_VAL = 0
        DQ13_TAP_DELAY_VAL = 0
        DQ14_TAP_DELAY_VAL = 0
        DQ15_TAP_DELAY_VAL = 0
        C_MC_CALIBRATION_CA = 10'b1111111111
        C_MC_CALIBRATION_CLK_DIV = 1
        C_MC_CALIBRATION_MODE = "CALIBRATION"
        C_MC_CALIBRATION_DELAY = "HALF"
        C_SIMULATION = "FALSE"
        C_P0_MASK_SIZE = 4
        C_P0_DATA_PORT_SIZE = 32
        C_P1_MASK_SIZE = 4
        C_P1_DATA_PORT_SIZE = 32
        C_MCB_USE_EXTERNAL_BUFPLL = 0
        C_S0_AXI_BASEADDR = 32'b11000000000000000000000000000000
        C_S0_AXI_HIGHADDR = 32'b11000111111111111111111111111111
        C_S0_AXI_ENABLE = 1
        C_S0_AXI_ID_WIDTH = 1
        C_S0_AXI_ADDR_WIDTH = 32
        C_S0_AXI_DATA_WIDTH = 32
        C_S0_AXI_SUPPORTS_READ = 1
        C_S0_AXI_SUPPORTS_WRITE = 1
        C_S0_AXI_SUPPORTS_NARROW_BURST = 0
        C_S0_AXI_REG_EN0 = 20'b00000000000000000000
        C_S0_AXI_REG_EN1 = 20'b00000001000000000000
        C_S0_AXI_STRICT_COHERENCY = 0
        C_S0_AXI_ENABLE_AP = 0
        C_S1_AXI_BASEADDR = 32'b11111111111111111111111111111111
        C_S1_AXI_HIGHADDR = 32'b00000000000000000000000000000000
        C_S1_AXI_ENABLE = 0
        C_S1_AXI_ID_WIDTH = 4
        C_S1_AXI_ADDR_WIDTH = 32
        C_S1_AXI_DATA_WIDTH = 32
        C_S1_AXI_SUPPORTS_READ = 0
        C_S1_AXI_SUPPORTS_WRITE = 0
        C_S1_AXI_SUPPORTS_NARROW_BURST = 1
        C_S1_AXI_REG_EN0 = 20'b00000000000000001111
        C_S1_AXI_REG_EN1 = 20'b00000001000000000000
        C_S1_AXI_STRICT_COHERENCY = 1
        C_S1_AXI_ENABLE_AP = 0
        C_S2_AXI_BASEADDR = 32'b11111111111111111111111111111111
        C_S2_AXI_HIGHADDR = 32'b00000000000000000000000000000000
        C_S2_AXI_ENABLE = 0
        C_S2_AXI_ID_WIDTH = 4
        C_S2_AXI_ADDR_WIDTH = 32
        C_S2_AXI_DATA_WIDTH = 32
        C_S2_AXI_SUPPORTS_READ = 0
        C_S2_AXI_SUPPORTS_WRITE = 0
        C_S2_AXI_SUPPORTS_NARROW_BURST = 1
        C_S2_AXI_REG_EN0 = 20'b00000000000000001111
        C_S2_AXI_REG_EN1 = 20'b00000001000000000000
        C_S2_AXI_STRICT_COHERENCY = 1
        C_S2_AXI_ENABLE_AP = 0
        C_S3_AXI_BASEADDR = 32'b11111111111111111111111111111111
        C_S3_AXI_HIGHADDR = 32'b00000000000000000000000000000000
        C_S3_AXI_ENABLE = 0
        C_S3_AXI_ID_WIDTH = 4
        C_S3_AXI_ADDR_WIDTH = 32
        C_S3_AXI_DATA_WIDTH = 32
        C_S3_AXI_SUPPORTS_READ = 0
        C_S3_AXI_SUPPORTS_WRITE = 0
        C_S3_AXI_SUPPORTS_NARROW_BURST = 1
        C_S3_AXI_REG_EN0 = 20'b00000000000000001111
        C_S3_AXI_REG_EN1 = 20'b00000001000000000000
        C_S3_AXI_STRICT_COHERENCY = 1
        C_S3_AXI_ENABLE_AP = 0
        C_S4_AXI_BASEADDR = 32'b11111111111111111111111111111111
        C_S4_AXI_HIGHADDR = 32'b00000000000000000000000000000000
        C_S4_AXI_ENABLE = 0
        C_S4_AXI_ID_WIDTH = 4
        C_S4_AXI_ADDR_WIDTH = 32
        C_S4_AXI_DATA_WIDTH = 32
        C_S4_AXI_SUPPORTS_READ = 0
        C_S4_AXI_SUPPORTS_WRITE = 0
        C_S4_AXI_SUPPORTS_NARROW_BURST = 1
        C_S4_AXI_REG_EN0 = 20'b00000000000000001111
        C_S4_AXI_REG_EN1 = 20'b00000001000000000000
        C_S4_AXI_STRICT_COHERENCY = 1
        C_S4_AXI_ENABLE_AP = 0
        C_S5_AXI_BASEADDR = 32'b11111111111111111111111111111111
        C_S5_AXI_HIGHADDR = 32'b00000000000000000000000000000000
        C_S5_AXI_ENABLE = 0
        C_S5_AXI_ID_WIDTH = 4
        C_S5_AXI_ADDR_WIDTH = 32
        C_S5_AXI_DATA_WIDTH = 32
        C_S5_AXI_SUPPORTS_READ = 0
        C_S5_AXI_SUPPORTS_WRITE = 0
        C_S5_AXI_SUPPORTS_NARROW_BURST = 1
        C_S5_AXI_REG_EN0 = 20'b00000000000000001111
        C_S5_AXI_REG_EN1 = 20'b00000001000000000000
        C_S5_AXI_STRICT_COHERENCY = 1
        C_S5_AXI_ENABLE_AP = 0
WARNING:Xst:647 - Input <p0_cmd_instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p0_cmd_bl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p0_cmd_byte_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p0_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p0_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_awid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_awaddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_awlen> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_awsize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_awburst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_awlock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_awcache> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_awprot> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_awqos> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_wdata> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_wstrb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_arid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_araddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_arlen> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_arsize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_arburst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_arlock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_arcache> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_arprot> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_arqos> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_awid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_awaddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_awlen> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_awsize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_awburst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_awlock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_awcache> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_awprot> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_awqos> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_wdata> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_wstrb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_arid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_araddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_arlen> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_arsize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_arburst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_arlock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_arcache> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_arprot> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_arqos> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_awid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_awaddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_awlen> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_awsize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_awburst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_awlock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_awcache> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_awprot> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_awqos> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_wdata> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_wstrb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_arid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_araddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_arlen> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_arsize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_arburst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_arlock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_arcache> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_arprot> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_arqos> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_awid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_awaddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_awlen> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_awsize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_awburst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_awlock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_awcache> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_awprot> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_awqos> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_wdata> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_wstrb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_arid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_araddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_arlen> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_arsize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_arburst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_arlock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_arcache> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_arprot> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_arqos> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_awid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_awaddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_awlen> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_awsize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_awburst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_awlock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_awcache> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_awprot> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_awqos> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_wdata> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_wstrb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_arid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_araddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_arlen> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_arsize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_arburst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_arlock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_arcache> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_arprot> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_arqos> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pll_ce_0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pll_ce_90> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p0_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p0_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p0_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p0_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p0_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p0_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_aclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_aresetn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_awvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_wlast> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_wvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_bready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_arvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_rready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_aclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_aresetn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_awvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_wlast> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_wvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_bready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_arvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_rready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_aclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_aresetn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_awvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_wlast> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_wvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_bready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_arvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_rready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_aclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_aresetn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_awvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_wlast> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_wvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_bready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_arvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_rready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_aclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_aresetn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_awvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_wlast> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_wvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_bready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_arvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_rready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <p0_wr_count> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p0_rd_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p0_rd_count> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p0_cmd_empty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p0_cmd_full> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p0_wr_full> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p0_wr_empty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p0_wr_underrun> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p0_wr_error> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p0_rd_full> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p0_rd_empty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p0_rd_overflow> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p0_rd_error> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <mcb_ui_top> synthesized.

Synthesizing Unit <mcb_raw_wrapper>.
    Related source file is "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/mcb_raw_wrapper.v".
        C_MEMCLK_PERIOD = 3333
        C_PORT_ENABLE = 6'b000001
        C_MEM_ADDR_ORDER = "ROW_BANK_COLUMN"
        C_USR_INTERFACE_MODE = "AXI"
        C_ARB_NUM_TIME_SLOTS = 12
        C_ARB_TIME_SLOT_0 = 18'b111111111111111000
        C_ARB_TIME_SLOT_1 = 18'b111111111111111000
        C_ARB_TIME_SLOT_2 = 18'b111111111111111000
        C_ARB_TIME_SLOT_3 = 18'b111111111111111000
        C_ARB_TIME_SLOT_4 = 18'b111111111111111000
        C_ARB_TIME_SLOT_5 = 18'b111111111111111000
        C_ARB_TIME_SLOT_6 = 18'b111111111111111000
        C_ARB_TIME_SLOT_7 = 18'b111111111111111000
        C_ARB_TIME_SLOT_8 = 18'b111111111111111000
        C_ARB_TIME_SLOT_9 = 18'b111111111111111000
        C_ARB_TIME_SLOT_10 = 18'b111111111111111000
        C_ARB_TIME_SLOT_11 = 18'b111111111111111000
        C_PORT_CONFIG = "B32_B32_B32_B32"
        C_MEM_TRAS = 42500
        C_MEM_TRCD = 15000
        C_MEM_TREFI = 7800000
        C_MEM_TRFC = 127500
        C_MEM_TRP = 15000
        C_MEM_TWR = 15000
        C_MEM_TRTP = 7500
        C_MEM_TWTR = 7500
        C_NUM_DQ_PINS = 16
        C_MEM_TYPE = "DDR2"
        C_MEM_DENSITY = "2Gb"
        C_MEM_BURST_LEN = 4
        C_MEM_CAS_LATENCY = 5
        C_MEM_ADDR_WIDTH = 13
        C_MEM_BANKADDR_WIDTH = 3
        C_MEM_NUM_COL_BITS = 10
        C_MEM_DDR3_CAS_LATENCY = 6
        C_MEM_MOBILE_PA_SR = "FULL"
        C_MEM_DDR1_2_ODS = "FULL"
        C_MEM_DDR3_ODS = "DIV6"
        C_MEM_DDR2_RTT = "50OHMS"
        C_MEM_DDR3_RTT = "DIV4"
        C_MEM_MDDR_ODS = "FULL"
        C_MEM_DDR2_DIFF_DQS_EN = "YES"
        C_MEM_DDR2_3_PA_SR = "FULL"
        C_MEM_DDR3_CAS_WR_LATENCY = 5
        C_MEM_DDR3_AUTO_SR = "ENABLED"
        C_MEM_DDR2_3_HIGH_TEMP_SR = "NORMAL"
        C_MEM_DDR3_DYN_WRT_ODT = "OFF"
        C_MEM_TZQINIT_MAXCNT = 496
        C_MC_CALIB_BYPASS = "NO"
        C_MC_CALIBRATION_RA = 13'b1111111111111
        C_MC_CALIBRATION_BA = 3'b111
        C_CALIB_SOFT_IP = "TRUE"
        C_SKIP_IN_TERM_CAL = 0
        C_SKIP_DYNAMIC_CAL = 1'b0
        C_SKIP_DYN_IN_TERM = 1'b1
        C_SIMULATION = "FALSE"
        LDQSP_TAP_DELAY_VAL = 0
        UDQSP_TAP_DELAY_VAL = 0
        LDQSN_TAP_DELAY_VAL = 0
        UDQSN_TAP_DELAY_VAL = 0
        DQ0_TAP_DELAY_VAL = 0
        DQ1_TAP_DELAY_VAL = 0
        DQ2_TAP_DELAY_VAL = 0
        DQ3_TAP_DELAY_VAL = 0
        DQ4_TAP_DELAY_VAL = 0
        DQ5_TAP_DELAY_VAL = 0
        DQ6_TAP_DELAY_VAL = 0
        DQ7_TAP_DELAY_VAL = 0
        DQ8_TAP_DELAY_VAL = 0
        DQ9_TAP_DELAY_VAL = 0
        DQ10_TAP_DELAY_VAL = 0
        DQ11_TAP_DELAY_VAL = 0
        DQ12_TAP_DELAY_VAL = 0
        DQ13_TAP_DELAY_VAL = 0
        DQ14_TAP_DELAY_VAL = 0
        DQ15_TAP_DELAY_VAL = 0
        C_MC_CALIBRATION_CA = 10'b1111111111
        C_MC_CALIBRATION_CLK_DIV = 1
        C_MC_CALIBRATION_MODE = "CALIBRATION"
        C_MC_CALIBRATION_DELAY = "HALF"
        C_P0_MASK_SIZE = 4
        C_P0_DATA_PORT_SIZE = 32
        C_P1_MASK_SIZE = 4
        C_P1_DATA_PORT_SIZE = 32
    Set property "syn_maxfan = 1" for signal <int_sys_rst>.
    Set property "MAX_FANOUT = 1" for signal <int_sys_rst>.
WARNING:Xst:647 - Input <p0_cmd_byte_addr<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p0_cmd_byte_addr<29:27>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_cmd_instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_cmd_bl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_cmd_byte_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_cmd_instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_cmd_bl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_cmd_byte_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_cmd_instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_cmd_bl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_cmd_byte_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_cmd_instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_cmd_bl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_cmd_byte_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_cmd_instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_cmd_bl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_cmd_byte_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_dqcount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_arb_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_arb_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_arb_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_arb_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_arb_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <calib_recal> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_add> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_cs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_sdi> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_broadcast> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_drp_update> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_done_cal> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_cmd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_cmd_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_dq_lower_dec> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_dq_lower_inc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_dq_upper_dec> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_dq_upper_inc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_udqs_inc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_udqs_dec> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_ldqs_inc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_ldqs_dec> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <p4_wr_count> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_rd_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_rd_count> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_wr_count> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_rd_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_rd_count> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_wr_full> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_wr_empty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_wr_underrun> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_wr_error> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_rd_full> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_rd_empty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_rd_overflow> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_rd_error> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_wr_full> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_wr_empty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_wr_underrun> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_wr_error> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_rd_full> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_rd_empty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_rd_overflow> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_rd_error> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <syn_uiclk_pll_lock>.
    Found 1-bit register for signal <soft_cal_selfrefresh_req>.
    Found 1-bit register for signal <normal_operation_window>.
    WARNING:Xst:2404 -  FFs/Latches <selfrefresh_enter_r1<0:0>> (without init value) have a constant value of 0 in block <mcb_raw_wrapper>.
    WARNING:Xst:2404 -  FFs/Latches <selfrefresh_enter_r2<0:0>> (without init value) have a constant value of 0 in block <mcb_raw_wrapper>.
    WARNING:Xst:2404 -  FFs/Latches <selfrefresh_enter_r3<0:0>> (without init value) have a constant value of 0 in block <mcb_raw_wrapper>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <mcb_raw_wrapper> synthesized.

Synthesizing Unit <mcb_soft_calibration_top>.
    Related source file is "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/mcb_soft_calibration_top.v".
        C_MEM_TZQINIT_MAXCNT = 496
        C_MC_CALIBRATION_MODE = "CALIBRATION"
        SKIP_IN_TERM_CAL = 0
        SKIP_DYNAMIC_CAL = 1'b0
        SKIP_DYN_IN_TERM = 1'b1
        C_SIMULATION = "FALSE"
        C_MEM_TYPE = "DDR2"
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/mcb_soft_calibration_top.v" line 172: Output port <Max_Value> of the instance <mcb_soft_calibration_inst> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <ZIO_IN_R2>.
    Found 1-bit register for signal <RZQ_IN_R1>.
    Found 1-bit register for signal <RZQ_IN_R2>.
    Found 1-bit register for signal <ZIO_IN_R1>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <mcb_soft_calibration_top> synthesized.

Synthesizing Unit <mcb_soft_calibration>.
    Related source file is "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/mcb_soft_calibration.v".
        C_MEM_TZQINIT_MAXCNT = 496
        C_MC_CALIBRATION_MODE = "CALIBRATION"
        C_SIMULATION = "FALSE"
        SKIP_IN_TERM_CAL = 0
        SKIP_DYNAMIC_CAL = 1'b0
        SKIP_DYN_IN_TERM = 1'b1
        C_MEM_TYPE = "DDR2"
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
    Set property "syn_maxfan = 1" for signal <Active_IODRP>.
    Set property "MAX_FANOUT = 1" for signal <Active_IODRP>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
    Set property "IOB = FALSE" for signal <DONE_SOFTANDHARD_CAL>.
    Set property "syn_maxfan = 5" for signal <Pre_SYSRST>.
    Set property "MAX_FANOUT = 5" for signal <Pre_SYSRST>.
WARNING:Xst:647 - Input <MCB_UODATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB_UODATAVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB_UOCMDREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB_UO_CAL_START> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/mcb_soft_calibration.v" line 431: Output port <DRP_BKST> of the instance <iodrp_controller> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/mcb_soft_calibration.v" line 448: Output port <read_data> of the instance <iodrp_mcb_controller> is unconnected or connected to loadless signal.
    Register <MCB_UIUDQSDEC> equivalent to <MCB_UILDQSDEC> has been removed
    Register <MCB_UIUDQSINC> equivalent to <MCB_UILDQSINC> has been removed
    Found 1-bit register for signal <CKE_Train>.
    Found 1-bit register for signal <Block_Reset>.
    Found 1-bit register for signal <SELFREFRESH_MCB_MODE_R1>.
    Found 1-bit register for signal <SELFREFRESH_MCB_MODE_R2>.
    Found 1-bit register for signal <SELFREFRESH_MCB_MODE_R3>.
    Found 1-bit register for signal <SELFREFRESH_REQ_R1>.
    Found 1-bit register for signal <SELFREFRESH_REQ_R2>.
    Found 1-bit register for signal <SELFREFRESH_REQ_R3>.
    Found 1-bit register for signal <PLL_LOCK_R1>.
    Found 1-bit register for signal <PLL_LOCK_R2>.
    Found 16-bit register for signal <WAIT_200us_COUNTER>.
    Found 10-bit register for signal <RstCounter>.
    Found 1-bit register for signal <Rst_condition1>.
    Found 4-bit register for signal <pre_sysrst_cnt>.
    Found 1-bit register for signal <SELFREFRESH_MCB_REQ>.
    Found 1-bit register for signal <WAIT_SELFREFRESH_EXIT_DQS_CAL>.
    Found 1-bit register for signal <PERFORM_START_DYN_CAL_AFTER_SELFREFRESH>.
    Found 1-bit register for signal <START_DYN_CAL_STATE_R1>.
    Found 1-bit register for signal <PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1>.
    Found 1-bit register for signal <SELFREFRESH_MODE>.
    Found 1-bit register for signal <WaitCountEnable>.
    Found 8-bit register for signal <WaitTimer>.
    Found 1-bit register for signal <WarmEnough>.
    Found 6-bit register for signal <count>.
    Found 1-bit register for signal <MCB_CMD_VALID>.
    Found 5-bit register for signal <MCB_UIADDR>.
    Found 1-bit register for signal <MCB_UICMDEN>.
    Found 1-bit register for signal <MCB_UIDONECAL>.
    Found 1-bit register for signal <MCB_USE_BKST>.
    Found 1-bit register for signal <MCB_UIDRPUPDATE>.
    Found 1-bit register for signal <Pre_SYSRST>.
    Found 1-bit register for signal <IODRPCTRLR_CMD_VALID>.
    Found 8-bit register for signal <IODRPCTRLR_MEMCELL_ADDR>.
    Found 8-bit register for signal <IODRPCTRLR_WRITE_DATA>.
    Found 1-bit register for signal <IODRPCTRLR_R_WB>.
    Found 6-bit register for signal <P_Term>.
    Found 7-bit register for signal <N_Term>.
    Found 6-bit register for signal <P_Term_s>.
    Found 7-bit register for signal <N_Term_w>.
    Found 6-bit register for signal <P_Term_w>.
    Found 7-bit register for signal <N_Term_s>.
    Found 6-bit register for signal <P_Term_Prev>.
    Found 7-bit register for signal <N_Term_Prev>.
    Found 2-bit register for signal <Active_IODRP>.
    Found 1-bit register for signal <MCB_UILDQSINC>.
    Found 1-bit register for signal <MCB_UILDQSDEC>.
    Found 1-bit register for signal <counter_en>.
    Found 1-bit register for signal <First_Dyn_Cal_Done>.
    Found 8-bit register for signal <Max_Value>.
    Found 8-bit register for signal <Max_Value_Previous>.
    Found 6-bit register for signal <STATE>.
    Found 8-bit register for signal <DQS_DELAY>.
    Found 8-bit register for signal <DQS_DELAY_INITIAL>.
    Found 8-bit register for signal <TARGET_DQS_DELAY>.
    Found 1-bit register for signal <First_In_Term_Done>.
    Found 1-bit register for signal <MCB_UICMD>.
    Found 4-bit register for signal <MCB_UIDQCOUNT>.
    Found 8-bit register for signal <counter_inc>.
    Found 8-bit register for signal <counter_dec>.
    Found 1-bit register for signal <DONE_SOFTANDHARD_CAL>.
    Found 1-bit register for signal <RST_reg>.
INFO:Xst:1799 - State 111010 is never reached in FSM <STATE>.
    Found finite state machine <FSM_0> for signal <STATE>.
    -----------------------------------------------------------------------
    | States             | 59                                             |
    | Transitions        | 136                                            |
    | Inputs             | 27                                             |
    | Outputs            | 30                                             |
    | Clock              | UI_CLK (rising_edge)                           |
    | Reset              | RST_reg (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000000                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <Max_Value_Delta_Up> created at line 415.
    Found 8-bit subtractor for signal <Max_Value_Delta_Dn> created at line 417.
    Found 7-bit subtractor for signal <GND_9_o_GND_9_o_sub_68_OUT> created at line 946.
    Found 8-bit subtractor for signal <GND_9_o_GND_9_o_sub_103_OUT> created at line 1001.
    Found 8-bit subtractor for signal <DQS_DELAY[7]_GND_9_o_sub_234_OUT> created at line 1500.
    Found 16-bit adder for signal <WAIT_200us_COUNTER[15]_GND_9_o_add_12_OUT> created at line 495.
    Found 10-bit adder for signal <RstCounter[9]_GND_9_o_add_17_OUT> created at line 552.
    Found 4-bit adder for signal <pre_sysrst_cnt[3]_GND_9_o_add_25_OUT> created at line 601.
    Found 8-bit adder for signal <WaitTimer[7]_GND_9_o_add_42_OUT> created at line 749.
    Found 6-bit adder for signal <count[5]_GND_9_o_add_51_OUT> created at line 772.
    Found 6-bit adder for signal <P_Term[5]_GND_9_o_add_66_OUT> created at line 942.
    Found 10-bit adder for signal <n0716[9:0]> created at line 480.
    Found 11-bit adder for signal <n0719[10:0]> created at line 480.
    Found 12-bit adder for signal <n0722[11:0]> created at line 480.
    Found 7-bit adder for signal <N_Term[6]_GND_9_o_add_80_OUT> created at line 992.
    Found 8-bit adder for signal <n0742[7:0]> created at line 480.
    Found 9-bit adder for signal <n0745[8:0]> created at line 480.
    Found 10-bit adder for signal <n0748[9:0]> created at line 480.
    Found 11-bit adder for signal <n0751[10:0]> created at line 480.
    Found 12-bit adder for signal <n0754[11:0]> created at line 480.
    Found 10-bit adder for signal <n0766[9:0]> created at line 480.
    Found 11-bit adder for signal <n0769[10:0]> created at line 480.
    Found 12-bit adder for signal <n0772[11:0]> created at line 480.
    Found 13-bit adder for signal <n0775[12:0]> created at line 480.
    Found 14-bit adder for signal <n0778[13:0]> created at line 480.
    Found 10-bit adder for signal <n0784> created at line 480.
    Found 8-bit adder for signal <counter_inc[7]_GND_9_o_add_216_OUT> created at line 1470.
    Found 8-bit adder for signal <DQS_DELAY[7]_GND_9_o_add_219_OUT> created at line 1475.
    Found 8-bit adder for signal <counter_dec[7]_GND_9_o_add_230_OUT> created at line 1495.
    Found 13-bit adder for signal <_n0879> created at line 480.
    Found 13-bit adder for signal <n0474> created at line 480.
    Found 15-bit adder for signal <_n0883> created at line 480.
    Found 15-bit adder for signal <n0484> created at line 480.
    Found 13-bit adder for signal <_n0887> created at line 480.
    Found 13-bit adder for signal <n0492> created at line 480.
    Found 1-bit 3-to-1 multiplexer for signal <IODRP_SDO> created at line 792.
    Found 10-bit comparator greater for signal <RstCounter[9]_GND_9_o_LessThan_17_o> created at line 550
    Found 8-bit comparator greater for signal <Dec_Flag> created at line 760
    Found 8-bit comparator greater for signal <Inc_Flag> created at line 761
    Found 6-bit comparator equal for signal <n0157> created at line 1008
    Found 7-bit comparator equal for signal <n0166> created at line 1041
    Found 6-bit comparator greater for signal <count[5]_PWR_9_o_LessThan_194_o> created at line 1412
    Found 8-bit comparator greater for signal <Max_Value[7]_Max_Value_Previous[7]_LessThan_200_o> created at line 1444
    Found 8-bit comparator greater for signal <n0247> created at line 1444
    Found 8-bit comparator greater for signal <Max_Value_Previous[7]_Max_Value[7]_LessThan_204_o> created at line 1449
    Found 8-bit comparator greater for signal <n0251> created at line 1449
    Found 8-bit comparator greater for signal <DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_218_o> created at line 1472
    Found 8-bit comparator lessequal for signal <n0265> created at line 1472
    Found 8-bit comparator greater for signal <DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_232_o> created at line 1497
    Found 8-bit comparator lessequal for signal <n0283> created at line 1497
    WARNING:Xst:2404 -  FFs/Latches <MCB_UICMDIN<0:0>> (without init value) have a constant value of 0 in block <mcb_soft_calibration>.
    Summary:
	inferred  34 Adder/Subtractor(s).
	inferred 214 D-type flip-flop(s).
	inferred  14 Comparator(s).
	inferred  44 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <mcb_soft_calibration> synthesized.

Synthesizing Unit <iodrp_controller>.
    Related source file is "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/iodrp_controller.v".
    Set property "FSM_ENCODING = one-hot" for signal <state>.
    Set property "FSM_ENCODING = one-hot" for signal <nextstate>.
    Found 8-bit register for signal <data_reg>.
    Found 1-bit register for signal <rd_not_write_reg>.
    Found 8-bit register for signal <shift_through_reg>.
    Found 3-bit register for signal <bit_cnt>.
    Found 8-bit register for signal <read_data>.
    Found 1-bit register for signal <AddressPhase>.
    Found 1-bit register for signal <DRP_ADD>.
    Found 1-bit register for signal <DRP_CS>.
    Found 1-bit register for signal <DRP_BKST>.
    Found 3-bit register for signal <state>.
    Found 8-bit register for signal <memcell_addr_reg>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 13                                             |
    | Inputs             | 4                                              |
    | Outputs            | 8                                              |
    | Clock              | DRP_CLK (rising_edge)                          |
    | Reset              | sync_rst (positive)                            |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | one-hot                                        |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <bit_cnt[2]_GND_10_o_add_15_OUT> created at line 186.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <iodrp_controller> synthesized.

Synthesizing Unit <iodrp_mcb_controller>.
    Related source file is "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/iodrp_mcb_controller.v".
    Set property "FSM_ENCODING = GRAY" for signal <state>.
    Set property "FSM_ENCODING = GRAY" for signal <nextstate>.
WARNING:Xst:647 - Input <drp_ioi_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <data_reg>.
    Found 1-bit register for signal <rd_not_write_reg>.
    Found 8-bit register for signal <shift_through_reg<7:0>>.
    Found 3-bit register for signal <bit_cnt>.
    Found 8-bit register for signal <read_data>.
    Found 1-bit register for signal <AddressPhase>.
    Found 1-bit register for signal <DRP_ADD>.
    Found 1-bit register for signal <DRP_CS>.
    Found 1-bit register for signal <MCB_UIREAD>.
    Found 1-bit register for signal <DRP_BKST>.
    Found 4-bit register for signal <state>.
    Found 8-bit register for signal <memcell_addr_reg>.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 15                                             |
    | Inputs             | 4                                              |
    | Outputs            | 9                                              |
    | Clock              | DRP_CLK (rising_edge)                          |
    | Reset              | sync_rst (positive)                            |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | GRAY                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <bit_cnt[2]_GND_11_o_add_16_OUT> created at line 301.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  41 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <iodrp_mcb_controller> synthesized.

Synthesizing Unit <axi_mcb>.
    Related source file is "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb.v".
        C_FAMILY = "spartan6"
        C_S_AXI_ID_WIDTH = 1
        C_S_AXI_ADDR_WIDTH = 32
        C_S_AXI_DATA_WIDTH = 32
        C_S_AXI_SUPPORTS_READ = 1
        C_S_AXI_SUPPORTS_WRITE = 1
        C_S_AXI_SUPPORTS_NARROW_BURST = 0
        C_S_AXI_REG_EN0 = 0
        C_S_AXI_REG_EN1 = 4096
        C_MCB_ADDR_WIDTH = 30
        C_MCB_DATA_WIDTH = 32
        C_STRICT_COHERENCY = 0
        C_ENABLE_AP = 0
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb.v" line 520: Output port <S_AXI_BUSER> of the instance <axi_register_slice_d1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb.v" line 520: Output port <S_AXI_RUSER> of the instance <axi_register_slice_d1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb.v" line 520: Output port <M_AXI_AWSIZE> of the instance <axi_register_slice_d1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb.v" line 520: Output port <M_AXI_AWREGION> of the instance <axi_register_slice_d1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb.v" line 520: Output port <M_AXI_AWUSER> of the instance <axi_register_slice_d1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb.v" line 520: Output port <M_AXI_WID> of the instance <axi_register_slice_d1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb.v" line 520: Output port <M_AXI_WUSER> of the instance <axi_register_slice_d1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb.v" line 520: Output port <M_AXI_ARSIZE> of the instance <axi_register_slice_d1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb.v" line 520: Output port <M_AXI_ARREGION> of the instance <axi_register_slice_d1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb.v" line 520: Output port <M_AXI_ARUSER> of the instance <axi_register_slice_d1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb.v" line 793: Output port <S_AXI_BUSER> of the instance <axi_register_slice_d3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb.v" line 793: Output port <S_AXI_RUSER> of the instance <axi_register_slice_d3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb.v" line 793: Output port <M_AXI_AWSIZE> of the instance <axi_register_slice_d3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb.v" line 793: Output port <M_AXI_AWREGION> of the instance <axi_register_slice_d3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb.v" line 793: Output port <M_AXI_AWUSER> of the instance <axi_register_slice_d3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb.v" line 793: Output port <M_AXI_WID> of the instance <axi_register_slice_d3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb.v" line 793: Output port <M_AXI_WUSER> of the instance <axi_register_slice_d3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb.v" line 793: Output port <M_AXI_ARSIZE> of the instance <axi_register_slice_d3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb.v" line 793: Output port <M_AXI_ARREGION> of the instance <axi_register_slice_d3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb.v" line 793: Output port <M_AXI_ARUSER> of the instance <axi_register_slice_d3> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <axi_mcb> synthesized.

Synthesizing Unit <axi_mcb_axi_register_slice_1>.
    Related source file is "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_axi_register_slice.v".
        C_FAMILY = "spartan6"
        C_AXI_ID_WIDTH = 1
        C_AXI_ADDR_WIDTH = 32
        C_AXI_DATA_WIDTH = 32
        C_AXI_SUPPORTS_USER_SIGNALS = 0
        C_AXI_AWUSER_WIDTH = 1
        C_AXI_ARUSER_WIDTH = 1
        C_AXI_WUSER_WIDTH = 1
        C_AXI_RUSER_WIDTH = 1
        C_AXI_BUSER_WIDTH = 1
        C_REG_CONFIG_AW = 0
        C_REG_CONFIG_W = 0
        C_REG_CONFIG_B = 0
        C_REG_CONFIG_AR = 0
        C_REG_CONFIG_R = 0
    Set property "shift_extract = no" for signal <reset>.
    Set property "IOB = FALSE" for signal <reset>.
    Set property "equivalent_register_removal = no" for signal <reset>.
WARNING:Xst:647 - Input <S_AXI_AWUSER> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_WUSER> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARUSER> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_BUSER> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_RUSER> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <reset>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <axi_mcb_axi_register_slice_1> synthesized.

Synthesizing Unit <axi_mcb_axic_register_slice_1>.
    Related source file is "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_axic_register_slice.v".
        C_FAMILY = "spartan6"
        C_DATA_WIDTH = 63
        C_REG_CONFIG = 0
WARNING:Xst:647 - Input <ACLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ARESET> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <axi_mcb_axic_register_slice_1> synthesized.

Synthesizing Unit <axi_mcb_axic_register_slice_2>.
    Related source file is "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_axic_register_slice.v".
        C_FAMILY = "spartan6"
        C_DATA_WIDTH = 38
        C_REG_CONFIG = 0
WARNING:Xst:647 - Input <ACLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ARESET> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <axi_mcb_axic_register_slice_2> synthesized.

Synthesizing Unit <axi_mcb_axic_register_slice_3>.
    Related source file is "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_axic_register_slice.v".
        C_FAMILY = "spartan6"
        C_DATA_WIDTH = 3
        C_REG_CONFIG = 0
WARNING:Xst:647 - Input <ACLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ARESET> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <axi_mcb_axic_register_slice_3> synthesized.

Synthesizing Unit <axi_mcb_axic_register_slice_4>.
    Related source file is "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_axic_register_slice.v".
        C_FAMILY = "spartan6"
        C_DATA_WIDTH = 36
        C_REG_CONFIG = 0
WARNING:Xst:647 - Input <ACLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ARESET> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <axi_mcb_axic_register_slice_4> synthesized.

Synthesizing Unit <axi_mcb_axi_register_slice_2>.
    Related source file is "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_axi_register_slice.v".
        C_FAMILY = "spartan6"
        C_AXI_ID_WIDTH = 1
        C_AXI_ADDR_WIDTH = 32
        C_AXI_DATA_WIDTH = 32
        C_AXI_SUPPORTS_USER_SIGNALS = 0
        C_AXI_AWUSER_WIDTH = 1
        C_AXI_ARUSER_WIDTH = 1
        C_AXI_WUSER_WIDTH = 1
        C_AXI_RUSER_WIDTH = 1
        C_AXI_BUSER_WIDTH = 1
        C_REG_CONFIG_AW = 0
        C_REG_CONFIG_W = 0
        C_REG_CONFIG_B = 0
        C_REG_CONFIG_AR = 7
        C_REG_CONFIG_R = 0
    Set property "shift_extract = no" for signal <reset>.
    Set property "IOB = FALSE" for signal <reset>.
    Set property "equivalent_register_removal = no" for signal <reset>.
WARNING:Xst:647 - Input <S_AXI_AWUSER> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_WUSER> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARUSER> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_BUSER> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_RUSER> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <reset>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <axi_mcb_axi_register_slice_2> synthesized.

Synthesizing Unit <axi_mcb_axic_register_slice_5>.
    Related source file is "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_axic_register_slice.v".
        C_FAMILY = "spartan6"
        C_DATA_WIDTH = 63
        C_REG_CONFIG = 0
WARNING:Xst:647 - Input <ACLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ARESET> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <axi_mcb_axic_register_slice_5> synthesized.

Synthesizing Unit <axi_mcb_axic_register_slice_6>.
    Related source file is "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_axic_register_slice.v".
        C_FAMILY = "spartan6"
        C_DATA_WIDTH = 38
        C_REG_CONFIG = 0
WARNING:Xst:647 - Input <ACLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ARESET> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <axi_mcb_axic_register_slice_6> synthesized.

Synthesizing Unit <axi_mcb_axic_register_slice_7>.
    Related source file is "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_axic_register_slice.v".
        C_FAMILY = "spartan6"
        C_DATA_WIDTH = 3
        C_REG_CONFIG = 0
WARNING:Xst:647 - Input <ACLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ARESET> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <axi_mcb_axic_register_slice_7> synthesized.

Synthesizing Unit <axi_mcb_axic_register_slice_8>.
    Related source file is "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_axic_register_slice.v".
        C_FAMILY = "spartan6"
        C_DATA_WIDTH = 63
        C_REG_CONFIG = 7
    Found 1-bit register for signal <s_ready_i>.
    Found 1-bit register for signal <m_valid_i>.
    Found 63-bit register for signal <storage_data1>.
    Found 2-bit register for signal <areset_d>.
    Summary:
	inferred  67 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <axi_mcb_axic_register_slice_8> synthesized.

Synthesizing Unit <axi_mcb_axic_register_slice_9>.
    Related source file is "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_axic_register_slice.v".
        C_FAMILY = "spartan6"
        C_DATA_WIDTH = 36
        C_REG_CONFIG = 0
WARNING:Xst:647 - Input <ACLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ARESET> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <axi_mcb_axic_register_slice_9> synthesized.

Synthesizing Unit <axi_mcb_aw_channel>.
    Related source file is "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_aw_channel.v".
        C_ID_WIDTH = 1
        C_AXI_ADDR_WIDTH = 32
        C_MCB_ADDR_WIDTH = 30
        C_DATA_WIDTH = 32
        C_CNT_WIDTH = 4
        C_AXSIZE = 2
        C_STRICT_COHERENCY = 0
        C_ENABLE_AP = 0
        C_PL_CMD_BL_SECOND = 1
WARNING:Xst:647 - Input <awlock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <awcache> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <awprot> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <awqos> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cmd_empty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_aw_channel.v" line 227: Output port <r_push> of the instance <aw_axi_mcb_cmd_fsm_0> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <w_trans_cnt_full_r>.
    Found 3-bit register for signal <w_trans_cnt>.
    Found 3-bit subtractor for signal <w_trans_cnt[2]_GND_59_o_sub_12_OUT> created at line 256.
    Found 3-bit adder for signal <w_trans_cnt[2]_GND_59_o_add_10_OUT> created at line 254.
    Found 3-bit comparator greater for signal <n0018> created at line 263
    Found 3-bit comparator greater for signal <GND_59_o_w_trans_cnt[2]_LessThan_20_o> created at line 277
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <axi_mcb_aw_channel> synthesized.

Synthesizing Unit <axi_mcb_cmd_translator>.
    Related source file is "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_cmd_translator.v".
        C_AXI_ADDR_WIDTH = 32
        C_MCB_ADDR_WIDTH = 30
        C_DATA_WIDTH = 32
        C_CNT_WIDTH = 4
        C_AXSIZE = 2
        C_PL_CMD_BL_SECOND = 1
WARNING:Xst:647 - Input <axburst<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <axburst_d1<1>>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <axi_mcb_cmd_translator> synthesized.

Synthesizing Unit <axi_mcb_incr_cmd>.
    Related source file is "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_incr_cmd.v".
        C_AXI_ADDR_WIDTH = 32
        C_MCB_ADDR_WIDTH = 30
        C_DATA_WIDTH = 32
        C_CNT_WIDTH = 4
        C_AXSIZE = 2
WARNING:Xst:647 - Input <axaddr<31:30>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <axsize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <axlen_cnt>.
    Found 1-bit register for signal <axlen_cnt_not_zero>.
    Found 1-bit register for signal <sel_first>.
    Found 6-bit register for signal <axaddr_cnt>.
    Found 4-bit subtractor for signal <axlen_msb_cnt[3]_GND_61_o_sub_16_OUT> created at line 164.
    Found 6-bit adder for signal <axaddr_cnt[5]_GND_61_o_add_5_OUT> created at line 146.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  12 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <axi_mcb_incr_cmd> synthesized.

Synthesizing Unit <axi_mcb_wrap_cmd>.
    Related source file is "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_wrap_cmd.v".
        C_AXI_ADDR_WIDTH = 32
        C_MCB_ADDR_WIDTH = 30
        C_DATA_WIDTH = 32
        C_PL_CMD_BL_SECOND = 1
WARNING:Xst:647 - Input <axaddr<31:30>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <axlen<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <next_pending_r>.
    Found 1-bit register for signal <sel_first>.
    Found 4-bit register for signal <PL_CMD_BL_SECOND.cmd_bl_second_r>.
    Found 4-bit subtractor for signal <cmd_bl_second_ns> created at line 169.
    Found 30-bit shifter logical left for signal <GND_62_o_axsize[2]_shift_left_3_OUT> created at line 159
    Found 56-bit shifter logical right for signal <n0043> created at line 162
    Found 4-bit comparator greater for signal <GND_62_o_axaddr_offset[3]_LessThan_18_o> created at line 185
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   6 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
	inferred   2 Combinational logic shifter(s).
Unit <axi_mcb_wrap_cmd> synthesized.

Synthesizing Unit <axi_mcb_cmd_fsm>.
    Related source file is "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_cmd_fsm.v".
    Found 3-bit register for signal <state>.
INFO:Xst:1799 - State 111 is never reached in FSM <state>.
    Found finite state machine <FSM_3> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <axi_mcb_cmd_fsm> synthesized.

Synthesizing Unit <axi_mcb_w_channel>.
    Related source file is "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_w_channel.v".
        C_DATA_WIDTH = 32
        C_CNT_WIDTH = 4
        C_PL_WR_FULL = 1
        C_PL_WHANDSHAKE = 0
        C_PL_W_COMPLETE = 0
WARNING:Xst:647 - Input <wr_full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wr_empty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wr_underrun> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wr_error> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <PL_WR_FULL.wready_r>.
    Found 4-bit register for signal <cnt>.
    Found 1-bit register for signal <subburst_last>.
    Found 7-bit register for signal <PL_WR_FULL.wr_count_d1>.
    Found 4-bit subtractor for signal <cnt[3]_GND_64_o_sub_8_OUT> created at line 192.
    Found 7-bit comparator lessequal for signal <PL_WR_FULL.wr_afull_ns> created at line 147
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  13 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <axi_mcb_w_channel> synthesized.

Synthesizing Unit <axi_mcb_b_channel>.
    Related source file is "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_b_channel.v".
        C_ID_WIDTH = 1
        C_STRICT_COHERENCY = 0
WARNING:Xst:647 - Input <mcb_error> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mcb_cmd_empty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mcb_cmd_full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mcb_wr_empty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_b_channel.v" line 178: Output port <a_full> of the instance <bid_fifo_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_b_channel.v" line 178: Output port <a_empty> of the instance <bid_fifo_0> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <bvalid_i>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <axi_mcb_b_channel> synthesized.

Synthesizing Unit <axi_mcb_simple_fifo_1>.
    Related source file is "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_simple_fifo.v".
        C_WIDTH = 1
        C_AWIDTH = 2
        C_DEPTH = 4
    Found 2-bit register for signal <cnt_read>.
    Found 1-bit register for signal <full_r>.
    Found 1-bit register for signal <empty_r>.
    Found 4-bit register for signal <n0026[3:0]>.
    Found 2-bit subtractor for signal <cnt_read[1]_GND_66_o_sub_6_OUT> created at line 127.
    Found 2-bit adder for signal <cnt_read[1]_GND_66_o_add_4_OUT> created at line 126.
    Found 1-bit 4-to-1 multiplexer for signal <dout> created at line 163.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <axi_mcb_simple_fifo_1> synthesized.

Synthesizing Unit <axi_mcb_ar_channel>.
    Related source file is "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_ar_channel.v".
        C_ID_WIDTH = 1
        C_AXI_ADDR_WIDTH = 32
        C_MCB_ADDR_WIDTH = 30
        C_DATA_WIDTH = 32
        C_CNT_WIDTH = 4
        C_AXSIZE = 2
        C_ENABLE_AP = 0
        C_PL_CMD_BL_SECOND = 1
WARNING:Xst:647 - Input <arlock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <arcache> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <arprot> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <arqos> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cmd_empty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_ar_channel.v" line 205: Output port <b_push> of the instance <ar_axi_mcb_cmd_fsm_0> is unconnected or connected to loadless signal.
    Summary:
	inferred   1 Multiplexer(s).
Unit <axi_mcb_ar_channel> synthesized.

Synthesizing Unit <axi_mcb_r_channel>.
    Related source file is "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_r_channel.v".
        C_ID_WIDTH = 1
        C_DATA_WIDTH = 32
        C_CNT_WIDTH = 4
        C_PL_RD_EMPTY = 0
    Set property "KEEP = TRUE" for signal <done>.
    Set property "syn_keep = 1" for signal <done>.
WARNING:Xst:647 - Input <rd_count> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rd_full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rd_overflow> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rd_error> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_r_channel.v" line 190: Output port <a_empty> of the instance <transaction_fifo_0> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <cnt_is_zero>.
    Found 1-bit register for signal <sel_first>.
    Found 4-bit register for signal <cnt>.
    Found 4-bit subtractor for signal <rcnt[3]_GND_68_o_sub_7_OUT> created at line 215.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   6 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <axi_mcb_r_channel> synthesized.

Synthesizing Unit <axi_mcb_simple_fifo_2>.
    Related source file is "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_simple_fifo.v".
        C_WIDTH = 7
        C_AWIDTH = 2
        C_DEPTH = 4
    Found 2-bit register for signal <cnt_read>.
    Found 1-bit register for signal <full_r>.
    Found 1-bit register for signal <empty_r>.
    Found 28-bit register for signal <n0027[27:0]>.
    Found 2-bit subtractor for signal <cnt_read[1]_GND_69_o_sub_6_OUT> created at line 127.
    Found 2-bit adder for signal <cnt_read[1]_GND_69_o_add_4_OUT> created at line 126.
    Found 7-bit 4-to-1 multiplexer for signal <dout> created at line 163.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <axi_mcb_simple_fifo_2> synthesized.

Synthesizing Unit <axi_mcb_cmd_arbiter>.
    Related source file is "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_cmd_arbiter.v".
        C_MCB_ADDR_WIDTH = 30
    Found 1-bit register for signal <READ_PRIORITY_REG.wr_cmd_en_last>.
    Found 1-bit register for signal <READ_PRIORITY_REG.rnw_i>.
    Found 1-bit register for signal <READ_PRIORITY_REG.rd_cmd_en_last>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <axi_mcb_cmd_arbiter> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 47
 10-bit adder                                          : 5
 11-bit adder                                          : 3
 12-bit adder                                          : 3
 13-bit adder                                          : 5
 14-bit adder                                          : 1
 15-bit adder                                          : 2
 16-bit adder                                          : 1
 2-bit addsub                                          : 2
 3-bit adder                                           : 2
 3-bit addsub                                          : 1
 4-bit adder                                           : 1
 4-bit subtractor                                      : 6
 6-bit adder                                           : 4
 7-bit adder                                           : 1
 7-bit subtractor                                      : 1
 8-bit adder                                           : 4
 8-bit addsub                                          : 1
 8-bit subtractor                                      : 3
 9-bit adder                                           : 1
# Registers                                            : 135
 1-bit register                                        : 84
 10-bit register                                       : 1
 16-bit register                                       : 1
 2-bit register                                        : 4
 28-bit register                                       : 1
 3-bit register                                        : 3
 4-bit register                                        : 9
 5-bit register                                        : 1
 6-bit register                                        : 7
 63-bit register                                       : 1
 7-bit register                                        : 5
 8-bit register                                        : 18
# Comparators                                          : 19
 10-bit comparator greater                             : 1
 3-bit comparator greater                              : 2
 4-bit comparator greater                              : 2
 6-bit comparator equal                                : 1
 6-bit comparator greater                              : 1
 7-bit comparator equal                                : 1
 7-bit comparator lessequal                            : 1
 8-bit comparator greater                              : 8
 8-bit comparator lessequal                            : 2
# Multiplexers                                         : 79
 1-bit 2-to-1 multiplexer                              : 26
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 4-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 1
 30-bit 2-to-1 multiplexer                             : 4
 4-bit 2-to-1 multiplexer                              : 8
 6-bit 2-to-1 multiplexer                              : 6
 7-bit 2-to-1 multiplexer                              : 3
 7-bit 4-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 25
 9-bit 2-to-1 multiplexer                              : 2
# Logic shifters                                       : 4
 30-bit shifter logical left                           : 2
 56-bit shifter logical right                          : 2
# FSMs                                                 : 5

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <axi_mcb_aw_channel>.
The following registers are absorbed into counter <w_trans_cnt>: 1 register on signal <w_trans_cnt>.
Unit <axi_mcb_aw_channel> synthesized (advanced).

Synthesizing (advanced) Unit <axi_mcb_incr_cmd>.
The following registers are absorbed into counter <axaddr_cnt>: 1 register on signal <axaddr_cnt>.
Unit <axi_mcb_incr_cmd> synthesized (advanced).

Synthesizing (advanced) Unit <axi_mcb_simple_fifo_1>.
The following registers are absorbed into counter <cnt_read>: 1 register on signal <cnt_read>.
Unit <axi_mcb_simple_fifo_1> synthesized (advanced).

Synthesizing (advanced) Unit <axi_mcb_simple_fifo_2>.
The following registers are absorbed into counter <cnt_read>: 1 register on signal <cnt_read>.
Unit <axi_mcb_simple_fifo_2> synthesized (advanced).

Synthesizing (advanced) Unit <axi_mcb_w_channel>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <axi_mcb_w_channel> synthesized (advanced).

Synthesizing (advanced) Unit <iodrp_controller>.
The following registers are absorbed into counter <bit_cnt>: 1 register on signal <bit_cnt>.
Unit <iodrp_controller> synthesized (advanced).

Synthesizing (advanced) Unit <iodrp_mcb_controller>.
The following registers are absorbed into counter <bit_cnt>: 1 register on signal <bit_cnt>.
Unit <iodrp_mcb_controller> synthesized (advanced).

Synthesizing (advanced) Unit <mcb_soft_calibration>.
The following registers are absorbed into counter <pre_sysrst_cnt>: 1 register on signal <pre_sysrst_cnt>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
The following registers are absorbed into counter <WAIT_200us_COUNTER>: 1 register on signal <WAIT_200us_COUNTER>.
The following registers are absorbed into counter <RstCounter>: 1 register on signal <RstCounter>.
The following registers are absorbed into counter <DQS_DELAY>: 1 register on signal <DQS_DELAY>.
The following registers are absorbed into counter <counter_inc>: 1 register on signal <counter_inc>.
The following registers are absorbed into counter <counter_dec>: 1 register on signal <counter_dec>.
The following registers are absorbed into counter <WaitTimer>: 1 register on signal <WaitTimer>.
	The following adders/subtractors are grouped into adder tree <Madd_n0474_Madd1> :
 	<Madd_n0719[10:0]_Madd> in block <mcb_soft_calibration>, 	<Madd_n0722[11:0]_Madd> in block <mcb_soft_calibration>, 	<Madd__n0879_Madd> in block <mcb_soft_calibration>.
	The following adders/subtractors are grouped into adder tree <Madd_n0748[9:0]1> :
 	<Madd_n0742[7:0]> in block <mcb_soft_calibration>, 	<Madd_n0745[8:0]> in block <mcb_soft_calibration>, 	<Madd_n0748[9:0]> in block <mcb_soft_calibration>.
Unit <mcb_soft_calibration> synthesized (advanced).

Synthesizing (advanced) Unit <axi_mcb_simple_fifo_1>.
	Found 4-bit dynamic shift register for signal <dout>.
Unit <axi_mcb_simple_fifo_1> synthesized (advanced).

Synthesizing (advanced) Unit <axi_mcb_simple_fifo_2>.
	Found 4-bit dynamic shift register for signal <dout<0>>.
	Found 4-bit dynamic shift register for signal <dout<1>>.
	Found 4-bit dynamic shift register for signal <dout<2>>.
	Found 4-bit dynamic shift register for signal <dout<3>>.
	Found 4-bit dynamic shift register for signal <dout<4>>.
	Found 4-bit dynamic shift register for signal <dout<5>>.
	Found 4-bit dynamic shift register for signal <dout<6>>.
Unit <axi_mcb_simple_fifo_2> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 24
 10-bit adder                                          : 7
 11-bit adder                                          : 1
 12-bit adder                                          : 1
 4-bit subtractor                                      : 5
 6-bit adder                                           : 1
 7-bit adder                                           : 1
 7-bit subtractor                                      : 1
 8-bit subtractor                                      : 3
 9-bit adder                                           : 4
# Adder Trees                                          : 2
 10-bit / 4-inputs adder tree                          : 1
 8-bit / 5-inputs adder tree                           : 1
# Counters                                             : 16
 10-bit up counter                                     : 1
 16-bit up counter                                     : 1
 2-bit updown counter                                  : 2
 3-bit up counter                                      : 2
 3-bit updown counter                                  : 1
 4-bit down counter                                    : 1
 4-bit up counter                                      : 1
 6-bit up counter                                      : 3
 8-bit up counter                                      : 3
 8-bit updown counter                                  : 1
# Registers                                            : 351
 Flip-Flops                                            : 351
# Shift Registers                                      : 8
 4-bit dynamic shift register                          : 8
# Comparators                                          : 19
 10-bit comparator greater                             : 1
 3-bit comparator greater                              : 2
 4-bit comparator greater                              : 2
 6-bit comparator equal                                : 1
 6-bit comparator greater                              : 1
 7-bit comparator equal                                : 1
 7-bit comparator lessequal                            : 1
 8-bit comparator greater                              : 8
 8-bit comparator lessequal                            : 2
# Multiplexers                                         : 80
 1-bit 2-to-1 multiplexer                              : 37
 1-bit 3-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 1
 30-bit 2-to-1 multiplexer                             : 4
 4-bit 2-to-1 multiplexer                              : 8
 6-bit 2-to-1 multiplexer                              : 4
 7-bit 2-to-1 multiplexer                              : 3
 8-bit 2-to-1 multiplexer                              : 21
 9-bit 2-to-1 multiplexer                              : 1
# Logic shifters                                       : 4
 30-bit shifter logical left                           : 2
 56-bit shifter logical right                          : 2
# FSMs                                                 : 5

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <soft_cal_selfrefresh_req> (without init value) has a constant value of 0 in block <mcb_raw_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MCB_UICMD> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_UIDQCOUNT_0> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_UIDQCOUNT_1> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_UIDQCOUNT_2> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_UIDQCOUNT_3> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DQS_DELAY_INITIAL_7> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_MEMCELL_ADDR_2> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_MEMCELL_ADDR_4> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_MEMCELL_ADDR_5> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_MEMCELL_ADDR_6> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DRP_BKST> (without init value) has a constant value of 0 in block <iodrp_controller>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <storage_data1_4> in Unit <axi_mcb_axic_register_slice_8> is equivalent to the following 11 FFs/Latches, which will be removed : <storage_data1_5> <storage_data1_6> <storage_data1_7> <storage_data1_16> <storage_data1_19> <storage_data1_21> <storage_data1_57> <storage_data1_58> <storage_data1_59> <storage_data1_60> <storage_data1_61> 
INFO:Xst:2261 - The FF/Latch <memcell_addr_reg_2> in Unit <iodrp_controller> is equivalent to the following 3 FFs/Latches, which will be removed : <memcell_addr_reg_4> <memcell_addr_reg_5> <memcell_addr_reg_6> 
INFO:Xst:2261 - The FF/Latch <memcell_addr_reg_2> in Unit <iodrp_mcb_controller> is equivalent to the following 3 FFs/Latches, which will be removed : <memcell_addr_reg_4> <memcell_addr_reg_5> <memcell_addr_reg_6> 
WARNING:Xst:1710 - FF/Latch <storage_data1_4> (without init value) has a constant value of 0 in block <axi_mcb_axic_register_slice_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <storage_data1_20> (without init value) has a constant value of 1 in block <axi_mcb_axic_register_slice_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SELFREFRESH_REQ_R1> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SELFREFRESH_MCB_REQ> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <WarmEnough> (without init value) has a constant value of 1 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SELFREFRESH_REQ_R2> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SELFREFRESH_REQ_R3> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <WAIT_SELFREFRESH_EXIT_DQS_CAL> of sequential type is unconnected in block <mcb_soft_calibration>.
WARNING:Xst:2677 - Node <PERFORM_START_DYN_CAL_AFTER_SELFREFRESH> of sequential type is unconnected in block <mcb_soft_calibration>.
WARNING:Xst:2677 - Node <WaitCountEnable> of sequential type is unconnected in block <mcb_soft_calibration>.
WARNING:Xst:2677 - Node <PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1> of sequential type is unconnected in block <mcb_soft_calibration>.
WARNING:Xst:2677 - Node <SELFREFRESH_MCB_MODE_R3> of sequential type is unconnected in block <mcb_soft_calibration>.
WARNING:Xst:2677 - Node <START_DYN_CAL_STATE_R1> of sequential type is unconnected in block <mcb_soft_calibration>.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_2> (without init value) has a constant value of 0 in block <iodrp_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_2> (without init value) has a constant value of 0 in block <iodrp_mcb_controller>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/FSM_3> on signal <state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 011
 101   | 010
 100   | 110
 011   | 111
 111   | unreached
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/FSM_3> on signal <state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 011
 101   | 010
 100   | 110
 011   | 111
 111   | unreached
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/FSM_0> on signal <STATE[1:58]> with one-hot encoding.
----------------------------------------------------------------------
 State  | Encoding
----------------------------------------------------------------------
 000000 | 0000000000000000000000000000000000000000000000000000000001
 000001 | 0000000000000000000000000000000000000000000000000000000010
 000010 | 0000000000000000000000000000000000000000000000000000000100
 000011 | 0000000000000000000000000000000000000000000000000000001000
 000100 | 0000000000000000000000000000000000000000000000000000010000
 000101 | 0000000000000000000000000000000000000000000000000000100000
 000110 | 0000000000000000000000000000000000000000000000000001000000
 000111 | 0000000000000000000000000000000000000000000000000010000000
 001000 | 0000000000000000000000000000000000000000000000000100000000
 001001 | 0000000000000000000000000000000000000000000000001000000000
 001010 | 0000000000000000000000000000000000000000000000010000000000
 001011 | 0000000000000000000000000000000000000000000000100000000000
 001100 | 0000000000000000000000000000000000000000000001000000000000
 001101 | 0000000000000000000000000000000000000000000010000000000000
 100010 | 0000000000000000000000000000000000000000000100000000000000
 010000 | 0000000000000000000000000000000000000000001000000000000000
 001110 | 0000000000000000000000000000000000000000010000000000000000
 001111 | 0000000000000000000000000000000000000000100000000000000000
 010001 | 0000000000000000000000000000000000000001000000000000000000
 010010 | 0000000000000000000000000000000000000010000000000000000000
 010011 | 0000000000000000000000000000000000000100000000000000000000
 010100 | 0000000000000000000000000000000000001000000000000000000000
 010101 | 0000000000000000000000000000000000010000000000000000000000
 010110 | 0000000000000000000000000000000000100000000000000000000000
 010111 | 0000000000000000000000000000000001000000000000000000000000
 011000 | 0000000000000000000000000000000010000000000000000000000000
 011001 | 0000000000000000000000000000000100000000000000000000000000
 011010 | 0000000000000000000000000000001000000000000000000000000000
 011011 | 0000000000000000000000000000010000000000000000000000000000
 011100 | 0000000000000000000000000000100000000000000000000000000000
 011101 | 0000000000000000000000000001000000000000000000000000000000
 011110 | 0000000000000000000000000010000000000000000000000000000000
 011111 | 0000000000000000000000000100000000000000000000000000000000
 100000 | 0000000000000000000000001000000000000000000000000000000000
 100001 | 0000000000000000000000010000000000000000000000000000000000
 100011 | 0000000000000000000000100000000000000000000000000000000000
 100100 | 0000000000000000000001000000000000000000000000000000000000
 100101 | 0000000000000000000010000000000000000000000000000000000000
 110010 | 0000000000000000000100000000000000000000000000000000000000
 110001 | 0000000000000000001000000000000000000000000000000000000000
 100111 | 0000000000000000010000000000000000000000000000000000000000
 100110 | 0000000000000000100000000000000000000000000000000000000000
 101000 | 0000000000000001000000000000000000000000000000000000000000
 101001 | 0000000000000010000000000000000000000000000000000000000000
 101010 | 0000000000000100000000000000000000000000000000000000000000
 101011 | 0000000000001000000000000000000000000000000000000000000000
 101100 | 0000000000010000000000000000000000000000000000000000000000
 101101 | 0000000000100000000000000000000000000000000000000000000000
 101110 | 0000000001000000000000000000000000000000000000000000000000
 101111 | 0000000010000000000000000000000000000000000000000000000000
 110000 | 0000000100000000000000000000000000000000000000000000000000
 110011 | 0000001000000000000000000000000000000000000000000000000000
 110100 | 0000010000000000000000000000000000000000000000000000000000
 110101 | 0000100000000000000000000000000000000000000000000000000000
 110110 | 0001000000000000000000000000000000000000000000000000000000
 111000 | 0010000000000000000000000000000000000000000000000000000000
 111001 | 0100000000000000000000000000000000000000000000000000000000
 110111 | 1000000000000000000000000000000000000000000000000000000000
 111010 | unreached
----------------------------------------------------------------------
Optimizing FSM <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/FSM_1> on signal <state[1:8]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 00000001
 001   | 00000010
 010   | 00000100
 011   | 00001000
 111   | 00010000
 100   | 00100000
 101   | 01000000
 110   | 10000000
-------------------
Optimizing FSM <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/FSM_2> on signal <state[1:4]> with GRAY encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0011
 0011  | 0010
 0111  | 0110
 0100  | 0111
 0101  | 0101
 0110  | 0100
 1000  | 1100
 1001  | 1101
-------------------
WARNING:Xst:1710 - FF/Latch <IODRPCTRLR_WRITE_DATA_7> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TARGET_DQS_DELAY_7> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <PL_WR_FULL.wr_count_d1_0> of sequential type is unconnected in block <axi_mcb_w_channel>.
INFO:Xst:2261 - The FF/Latch <MCB_UIADDR_2> in Unit <mcb_soft_calibration> is equivalent to the following 2 FFs/Latches, which will be removed : <MCB_UIADDR_3> <MCB_UIADDR_4> 

Optimizing unit <mpu_mcb_ddr2_wrapper> ...

Optimizing unit <axi_mcb> ...

Optimizing unit <axi_mcb_w_channel> ...

Optimizing unit <axi_mcb_r_channel> ...

Optimizing unit <axi_mcb_simple_fifo_2> ...

Optimizing unit <axi_mcb_axic_register_slice_8> ...

Optimizing unit <axi_mcb_aw_channel> ...

Optimizing unit <axi_mcb_incr_cmd> ...

Optimizing unit <axi_mcb_wrap_cmd> ...

Optimizing unit <axi_mcb_simple_fifo_1> ...

Optimizing unit <axi_mcb_cmd_arbiter> ...

Optimizing unit <mcb_soft_calibration_top> ...

Optimizing unit <mcb_soft_calibration> ...

Optimizing unit <iodrp_controller> ...

Optimizing unit <iodrp_mcb_controller> ...
WARNING:Xst:1710 - FF/Latch <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_7> (without init value) has a constant value of 0 in block <mpu_mcb_ddr2_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_7> (without init value) has a constant value of 0 in block <mpu_mcb_ddr2_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_17> of sequential type is unconnected in block <mpu_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_15> of sequential type is unconnected in block <mpu_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_14> of sequential type is unconnected in block <mpu_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_13> of sequential type is unconnected in block <mpu_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_12> of sequential type is unconnected in block <mpu_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_11> of sequential type is unconnected in block <mpu_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_10> of sequential type is unconnected in block <mpu_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_9> of sequential type is unconnected in block <mpu_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_8> of sequential type is unconnected in block <mpu_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_3> of sequential type is unconnected in block <mpu_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_2> of sequential type is unconnected in block <mpu_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_1> of sequential type is unconnected in block <mpu_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_0> of sequential type is unconnected in block <mpu_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/read_data_7> of sequential type is unconnected in block <mpu_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/read_data_6> of sequential type is unconnected in block <mpu_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/read_data_5> of sequential type is unconnected in block <mpu_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/read_data_4> of sequential type is unconnected in block <mpu_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/read_data_3> of sequential type is unconnected in block <mpu_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/read_data_2> of sequential type is unconnected in block <mpu_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/read_data_1> of sequential type is unconnected in block <mpu_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/read_data_0> of sequential type is unconnected in block <mpu_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_31> of sequential type is unconnected in block <mpu_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_30> of sequential type is unconnected in block <mpu_mcb_ddr2_wrapper>.
WARNING:Xst:1293 - FF/Latch <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_9> has a constant value of 0 in block <mpu_mcb_ddr2_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_8> has a constant value of 0 in block <mpu_mcb_ddr2_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_7> has a constant value of 0 in block <mpu_mcb_ddr2_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_6> has a constant value of 0 in block <mpu_mcb_ddr2_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_5> has a constant value of 0 in block <mpu_mcb_ddr2_wrapper>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/sel_first> in Unit <mpu_mcb_ddr2_wrapper> is equivalent to the following FF/Latch, which will be removed : <MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/axi_mcb_cmd_translator_0/axi_mcb_wrap_cmd_0/sel_first> 
INFO:Xst:2261 - The FF/Latch <MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_ar_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/sel_first> in Unit <mpu_mcb_ddr2_wrapper> is equivalent to the following FF/Latch, which will be removed : <MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_ar_channel_0/axi_mcb_cmd_translator_0/axi_mcb_wrap_cmd_0/sel_first> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block mpu_mcb_ddr2_wrapper, actual ratio is 3.
FlipFlop MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_4 has been replicated 1 time(s)
FlipFlop MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0 has been replicated 1 time(s)
FlipFlop MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1 has been replicated 2 time(s)
FlipFlop MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2 has been replicated 2 time(s)
FlipFlop MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3 has been replicated 1 time(s)
FlipFlop MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4 has been replicated 1 time(s)
FlipFlop MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST has been replicated 1 time(s)
FlipFlop MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 445
 Flip-Flops                                            : 445

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mpu_mcb_ddr2_wrapper.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 958
#      GND                         : 1
#      INV                         : 21
#      LUT1                        : 29
#      LUT2                        : 108
#      LUT3                        : 110
#      LUT4                        : 138
#      LUT5                        : 105
#      LUT6                        : 302
#      MULT_AND                    : 7
#      MUXCY                       : 61
#      MUXF7                       : 5
#      VCC                         : 1
#      XORCY                       : 70
# FlipFlops/Latches                : 445
#      FD                          : 58
#      FDC                         : 10
#      FDCE                        : 21
#      FDE                         : 86
#      FDP                         : 1
#      FDR                         : 155
#      FDRE                        : 99
#      FDS                         : 7
#      FDSE                        : 8
# Shift Registers                  : 8
#      SRLC16E                     : 8
# IO Buffers                       : 44
#      IOBUF                       : 18
#      IOBUFDS                     : 2
#      OBUFT                       : 23
#      OBUFTDS                     : 1
# Others                           : 74
#      BUFPLL_MCB                  : 1
#      IODRP2                      : 2
#      IODRP2_MCB                  : 22
#      MCB                         : 1
#      OSERDES2                    : 44
#      PULLDOWN                    : 2
#      PULLUP                      : 2

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             445  out of  54576     0%  
 Number of Slice LUTs:                  821  out of  27288     3%  
    Number used as Logic:               813  out of  27288     2%  
    Number used as Memory:                8  out of   6408     0%  
       Number used as SRL:                8

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    904
   Number with an unused Flip Flop:     459  out of    904    50%  
   Number with an unused LUT:            83  out of    904     9%  
   Number of fully used LUT-FF pairs:   362  out of    904    40%  
   Number of unique control sets:        41

IO Utilization: 
 Number of IOs:                        1345
 Number of bonded IOBs:                  47  out of    218    21%  

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+---------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                         | Load  |
-----------------------------------+---------------------------------------------------------------+-------+
s0_axi_aclk                        | NONE(MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.axi_mcb_synch/synch_d2_0)| 127   |
ui_clk                             | NONE(MCB_DDR2/sys_rst_synch/synch_d2_0)                       | 326   |
-----------------------------------+---------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 6.375ns (Maximum Frequency: 156.860MHz)
   Minimum input arrival time before clock: 4.387ns
   Maximum output required time after clock: 4.397ns
   Maximum combinational path delay: 3.150ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 's0_axi_aclk'
  Clock period: 4.986ns (frequency: 200.576MHz)
  Total number of paths / destination ports: 887 / 179
-------------------------------------------------------------------------
Delay:               4.986ns (Levels of Logic = 4)
  Source:            MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/USE_CMD_ARBITER.axi_mcb_cmd_arbiter_0/READ_PRIORITY_REG.rnw_i (FF)
  Destination:       MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/w_trans_cnt_2 (FF)
  Source Clock:      s0_axi_aclk rising
  Destination Clock: s0_axi_aclk rising

  Data Path: MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/USE_CMD_ARBITER.axi_mcb_cmd_arbiter_0/READ_PRIORITY_REG.rnw_i to MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/w_trans_cnt_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q             36   0.447   1.349  MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/USE_CMD_ARBITER.axi_mcb_cmd_arbiter_0/READ_PRIORITY_REG.rnw_i (MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/USE_CMD_ARBITER.axi_mcb_cmd_arbiter_0/READ_PRIORITY_REG.rnw_i)
     LUT2:I1->O            5   0.205   0.715  MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/USE_CMD_ARBITER.axi_mcb_cmd_arbiter_0/Mmux_wr_cmd_full11 (MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/cmd_full_iw)
     LUT6:I5->O            6   0.205   0.745  MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/_n0066_inv11 (MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/_n0066_inv1)
     LUT6:I5->O            1   0.205   0.808  MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/Mcount_w_trans_cnt_lut<0>1 (MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/Mcount_w_trans_cnt_lut<0>)
     LUT6:I3->O            1   0.205   0.000  MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/Mcount_w_trans_cnt_xor<2>11 (MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/Result<2>)
     FDRE:D                    0.102          MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/w_trans_cnt_2
    ----------------------------------------
    Total                      4.986ns (1.369ns logic, 3.617ns route)
                                       (27.5% logic, 72.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ui_clk'
  Clock period: 6.375ns (frequency: 156.860MHz)
  Total number of paths / destination ports: 26619 / 739
-------------------------------------------------------------------------
Delay:               6.375ns (Levels of Logic = 5)
  Source:            MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Destination:       MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_7 (FF)
  Source Clock:      ui_clk rising
  Destination Clock: ui_clk rising

  Data Path: MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 to MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.447   0.981  MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0)
     LUT6:I0->O            1   0.203   0.579  MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2 (MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1)
     MUXF7:S->O            7   0.148   0.878  MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1 (MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2)
     LUT6:I4->O            4   0.203   0.684  MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Dec_REFRSH_Flag[2]_GND_9_o_equal_238_o<2>1 (MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Dec_REFRSH_Flag[2]_GND_9_o_equal_238_o)
     LUT6:I5->O            2   0.205   0.721  MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1692_inv4 (MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1692_inv4)
     LUT6:I4->O            8   0.203   0.802  MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1692_inv1 (MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1692_inv)
     FDRE:CE                   0.322          MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    ----------------------------------------
    Total                      6.375ns (1.731ns logic, 4.644ns route)
                                       (27.2% logic, 72.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ui_clk'
  Total number of paths / destination ports: 123 / 103
-------------------------------------------------------------------------
Offset:              4.387ns (Levels of Logic = 3)
  Source:            MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0:UOREFRSHFLAG (PAD)
  Destination:       MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_7 (FF)
  Destination Clock: ui_clk rising

  Data Path: MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0:UOREFRSHFLAG to MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    MCB:UOREFRSHFLAG      11   0.000   1.247  MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0 (MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/uo_refrsh_flag)
     LUT6:I0->O            4   0.203   0.684  MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Dec_REFRSH_Flag[2]_GND_9_o_equal_238_o<2>1 (MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Dec_REFRSH_Flag[2]_GND_9_o_equal_238_o)
     LUT6:I5->O            2   0.205   0.721  MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1692_inv4 (MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1692_inv4)
     LUT6:I4->O            8   0.203   0.802  MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1692_inv1 (MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1692_inv)
     FDRE:CE                   0.322          MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    ----------------------------------------
    Total                      4.387ns (0.933ns logic, 3.454ns route)
                                       (21.3% logic, 78.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 's0_axi_aclk'
  Total number of paths / destination ports: 233 / 121
-------------------------------------------------------------------------
Offset:              3.943ns (Levels of Logic = 4)
  Source:            MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0:P0CMDFULL (PAD)
  Destination:       MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/w_trans_cnt_2 (FF)
  Destination Clock: s0_axi_aclk rising

  Data Path: MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0:P0CMDFULL to MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/w_trans_cnt_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    MCB:P0CMDFULL          3   0.000   0.755  MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0 (MCB_DDR2/mcb_ui_top_0/p0_cmd_full_i)
     LUT2:I0->O            5   0.203   0.715  MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/USE_CMD_ARBITER.axi_mcb_cmd_arbiter_0/Mmux_wr_cmd_full11 (MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/cmd_full_iw)
     LUT6:I5->O            6   0.205   0.745  MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/_n0066_inv11 (MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/_n0066_inv1)
     LUT6:I5->O            1   0.205   0.808  MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/Mcount_w_trans_cnt_lut<0>1 (MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/Mcount_w_trans_cnt_lut<0>)
     LUT6:I3->O            1   0.205   0.000  MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/Mcount_w_trans_cnt_xor<2>11 (MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/Result<2>)
     FDRE:D                    0.102          MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/w_trans_cnt_2
    ----------------------------------------
    Total                      3.943ns (0.920ns logic, 3.023ns route)
                                       (23.3% logic, 76.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 's0_axi_aclk'
  Total number of paths / destination ports: 208 / 41
-------------------------------------------------------------------------
Offset:              4.397ns (Levels of Logic = 3)
  Source:            MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_26 (FF)
  Destination:       MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0:P0CMDBL3 (PAD)
  Source Clock:      s0_axi_aclk rising

  Data Path: MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_26 to MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0:P0CMDBL3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              6   0.447   0.992  MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_26 (MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_26)
     LUT4:I0->O           10   0.203   1.085  MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_ar_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/cmd_bl_i<0>11 (MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_ar_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/cmd_bl_i<0>_bdd0)
     LUT4:I1->O            1   0.205   0.684  MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_ar_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/cmd_bl_i<0>2 (MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/incr_cmd_bl_ir<0>)
     LUT5:I3->O            1   0.203   0.579  MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/USE_CMD_ARBITER.axi_mcb_cmd_arbiter_0/cmd_bl_i<0>3 (MCB_DDR2/mcb_ui_top_0/p0_cmd_bl_i<0>)
    MCB:P0CMDBL0               0.000          MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0
    ----------------------------------------
    Total                      4.397ns (1.058ns logic, 3.339ns route)
                                       (24.1% logic, 75.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ui_clk'
  Total number of paths / destination ports: 171 / 72
-------------------------------------------------------------------------
Offset:              3.456ns (Levels of Logic = 2)
  Source:            MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/syn_uiclk_pll_lock (FF)
  Destination:       MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO:T (PAD)
  Source Clock:      ui_clk rising

  Data Path: MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/syn_uiclk_pll_lock to MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO:T
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.879  MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/syn_uiclk_pll_lock (MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/syn_uiclk_pll_lock)
     LUT4:I1->O           76   0.205   1.718  MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/int_sys_rst1 (MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/int_sys_rst)
     INV:I->O              0   0.206   0.000  MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_ZIO_ODATAIN1_INV_0 (MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_ZIO_ODATAIN)
    IODRP2:ODATAIN             0.000          MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP2_RZQ
    ----------------------------------------
    Total                      3.456ns (0.858ns logic, 2.598ns route)
                                       (24.8% logic, 75.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 895 / 817
-------------------------------------------------------------------------
Delay:               3.150ns (Levels of Logic = 1)
  Source:            MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_addr_oserdes2[12].ioi_addr_0:OQ (PAD)
  Destination:       mcbx_dram_addr<12> (PAD)

  Data Path: MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_addr_oserdes2[12].ioi_addr_0:OQ to mcbx_dram_addr<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    OSERDES2:OQ            1   0.000   0.579  MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_addr_oserdes2[12].ioi_addr_0 (MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/ioi_addr<12>)
     OBUFT:I->O                2.571          MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_addr_obuft[12].iob_addr_inst (mcbx_dram_addr<12>)
    ----------------------------------------
    Total                      3.150ns (2.571ns logic, 0.579ns route)
                                       (81.6% logic, 18.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock s0_axi_aclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
s0_axi_aclk    |    4.986|         |         |         |
ui_clk         |    1.128|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ui_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ui_clk         |    6.375|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 13.00 secs
Total CPU time to Xst completion: 12.86 secs
 
--> 

Total memory usage is 313572 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  523 (   0 filtered)
Number of infos    :  123 (   0 filtered)

