// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.1
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Sobel_downstrm2upstrm_array_of_pixel (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        src_V_pixel_dout,
        src_V_pixel_empty_n,
        src_V_pixel_read,
        src_V_pixel1_dout,
        src_V_pixel1_empty_n,
        src_V_pixel1_read,
        src_V_pixel2_dout,
        src_V_pixel2_empty_n,
        src_V_pixel2_read,
        src_V_pixel3_dout,
        src_V_pixel3_empty_n,
        src_V_pixel3_read,
        src_V_pixel4_dout,
        src_V_pixel4_empty_n,
        src_V_pixel4_read,
        src_V_pixel5_dout,
        src_V_pixel5_empty_n,
        src_V_pixel5_read,
        src_V_pixel6_dout,
        src_V_pixel6_empty_n,
        src_V_pixel6_read,
        src_V_pixel7_dout,
        src_V_pixel7_empty_n,
        src_V_pixel7_read,
        src_V_pixel8_dout,
        src_V_pixel8_empty_n,
        src_V_pixel8_read,
        src_V_pixel9_dout,
        src_V_pixel9_empty_n,
        src_V_pixel9_read,
        src_V_pixel10_dout,
        src_V_pixel10_empty_n,
        src_V_pixel10_read,
        src_V_pixel11_dout,
        src_V_pixel11_empty_n,
        src_V_pixel11_read,
        src_V_pixel12_dout,
        src_V_pixel12_empty_n,
        src_V_pixel12_read,
        src_V_pixel13_dout,
        src_V_pixel13_empty_n,
        src_V_pixel13_read,
        src_V_pixel14_dout,
        src_V_pixel14_empty_n,
        src_V_pixel14_read,
        src_V_pixel15_dout,
        src_V_pixel15_empty_n,
        src_V_pixel15_read,
        src_V_pixel16_dout,
        src_V_pixel16_empty_n,
        src_V_pixel16_read,
        src_V_pixel17_dout,
        src_V_pixel17_empty_n,
        src_V_pixel17_read,
        src_V_pixel18_dout,
        src_V_pixel18_empty_n,
        src_V_pixel18_read,
        src_V_pixel19_dout,
        src_V_pixel19_empty_n,
        src_V_pixel19_read,
        src_V_pixel20_dout,
        src_V_pixel20_empty_n,
        src_V_pixel20_read,
        src_V_pixel21_dout,
        src_V_pixel21_empty_n,
        src_V_pixel21_read,
        src_V_pixel22_dout,
        src_V_pixel22_empty_n,
        src_V_pixel22_read,
        src_V_pixel23_dout,
        src_V_pixel23_empty_n,
        src_V_pixel23_read,
        src_V_pixel24_dout,
        src_V_pixel24_empty_n,
        src_V_pixel24_read,
        src_V_pixel25_dout,
        src_V_pixel25_empty_n,
        src_V_pixel25_read,
        src_V_pixel26_dout,
        src_V_pixel26_empty_n,
        src_V_pixel26_read,
        src_V_pixel27_dout,
        src_V_pixel27_empty_n,
        src_V_pixel27_read,
        src_V_pixel28_dout,
        src_V_pixel28_empty_n,
        src_V_pixel28_read,
        src_V_pixel29_dout,
        src_V_pixel29_empty_n,
        src_V_pixel29_read,
        src_V_pixel30_dout,
        src_V_pixel30_empty_n,
        src_V_pixel30_read,
        src_V_pixel31_dout,
        src_V_pixel31_empty_n,
        src_V_pixel31_read,
        src_V_pixel32_dout,
        src_V_pixel32_empty_n,
        src_V_pixel32_read,
        src_V_pixel33_dout,
        src_V_pixel33_empty_n,
        src_V_pixel33_read,
        src_V_pixel34_dout,
        src_V_pixel34_empty_n,
        src_V_pixel34_read,
        src_V_pixel35_dout,
        src_V_pixel35_empty_n,
        src_V_pixel35_read,
        src_V_pixel36_dout,
        src_V_pixel36_empty_n,
        src_V_pixel36_read,
        src_V_pixel37_dout,
        src_V_pixel37_empty_n,
        src_V_pixel37_read,
        src_V_pixel38_dout,
        src_V_pixel38_empty_n,
        src_V_pixel38_read,
        src_V_pixel39_dout,
        src_V_pixel39_empty_n,
        src_V_pixel39_read,
        src_V_pixel40_dout,
        src_V_pixel40_empty_n,
        src_V_pixel40_read,
        src_V_pixel41_dout,
        src_V_pixel41_empty_n,
        src_V_pixel41_read,
        dst_V_pixel_TDATA,
        dst_V_pixel_TVALID,
        dst_V_pixel_TREADY,
        dst_V_pixel42_TDATA,
        dst_V_pixel42_TVALID,
        dst_V_pixel42_TREADY,
        dst_V_pixel43_TDATA,
        dst_V_pixel43_TVALID,
        dst_V_pixel43_TREADY,
        dst_V_pixel44_TDATA,
        dst_V_pixel44_TVALID,
        dst_V_pixel44_TREADY,
        dst_V_pixel45_TDATA,
        dst_V_pixel45_TVALID,
        dst_V_pixel45_TREADY,
        dst_V_pixel46_TDATA,
        dst_V_pixel46_TVALID,
        dst_V_pixel46_TREADY,
        dst_V_pixel47_TDATA,
        dst_V_pixel47_TVALID,
        dst_V_pixel47_TREADY,
        dst_V_pixel48_TDATA,
        dst_V_pixel48_TVALID,
        dst_V_pixel48_TREADY,
        dst_V_pixel49_TDATA,
        dst_V_pixel49_TVALID,
        dst_V_pixel49_TREADY,
        dst_V_pixel50_TDATA,
        dst_V_pixel50_TVALID,
        dst_V_pixel50_TREADY,
        dst_V_pixel51_TDATA,
        dst_V_pixel51_TVALID,
        dst_V_pixel51_TREADY,
        dst_V_pixel52_TDATA,
        dst_V_pixel52_TVALID,
        dst_V_pixel52_TREADY,
        dst_V_pixel53_TDATA,
        dst_V_pixel53_TVALID,
        dst_V_pixel53_TREADY,
        dst_V_pixel54_TDATA,
        dst_V_pixel54_TVALID,
        dst_V_pixel54_TREADY,
        dst_V_pixel55_TDATA,
        dst_V_pixel55_TVALID,
        dst_V_pixel55_TREADY,
        dst_V_pixel56_TDATA,
        dst_V_pixel56_TVALID,
        dst_V_pixel56_TREADY,
        dst_V_pixel57_TDATA,
        dst_V_pixel57_TVALID,
        dst_V_pixel57_TREADY,
        dst_V_pixel58_TDATA,
        dst_V_pixel58_TVALID,
        dst_V_pixel58_TREADY,
        dst_V_pixel59_TDATA,
        dst_V_pixel59_TVALID,
        dst_V_pixel59_TREADY,
        dst_V_pixel60_TDATA,
        dst_V_pixel60_TVALID,
        dst_V_pixel60_TREADY,
        dst_V_pixel61_TDATA,
        dst_V_pixel61_TVALID,
        dst_V_pixel61_TREADY,
        dst_V_pixel62_TDATA,
        dst_V_pixel62_TVALID,
        dst_V_pixel62_TREADY,
        dst_V_pixel63_TDATA,
        dst_V_pixel63_TVALID,
        dst_V_pixel63_TREADY,
        dst_V_pixel64_TDATA,
        dst_V_pixel64_TVALID,
        dst_V_pixel64_TREADY,
        dst_V_pixel65_TDATA,
        dst_V_pixel65_TVALID,
        dst_V_pixel65_TREADY,
        dst_V_pixel66_TDATA,
        dst_V_pixel66_TVALID,
        dst_V_pixel66_TREADY,
        dst_V_pixel67_TDATA,
        dst_V_pixel67_TVALID,
        dst_V_pixel67_TREADY,
        dst_V_pixel68_TDATA,
        dst_V_pixel68_TVALID,
        dst_V_pixel68_TREADY,
        dst_V_pixel69_TDATA,
        dst_V_pixel69_TVALID,
        dst_V_pixel69_TREADY,
        dst_V_pixel70_TDATA,
        dst_V_pixel70_TVALID,
        dst_V_pixel70_TREADY,
        dst_V_pixel71_TDATA,
        dst_V_pixel71_TVALID,
        dst_V_pixel71_TREADY,
        dst_V_pixel72_TDATA,
        dst_V_pixel72_TVALID,
        dst_V_pixel72_TREADY,
        dst_V_pixel73_TDATA,
        dst_V_pixel73_TVALID,
        dst_V_pixel73_TREADY,
        dst_V_pixel74_TDATA,
        dst_V_pixel74_TVALID,
        dst_V_pixel74_TREADY,
        dst_V_pixel75_TDATA,
        dst_V_pixel75_TVALID,
        dst_V_pixel75_TREADY,
        dst_V_pixel76_TDATA,
        dst_V_pixel76_TVALID,
        dst_V_pixel76_TREADY,
        dst_V_pixel77_TDATA,
        dst_V_pixel77_TVALID,
        dst_V_pixel77_TREADY,
        dst_V_pixel78_TDATA,
        dst_V_pixel78_TVALID,
        dst_V_pixel78_TREADY,
        dst_V_pixel79_TDATA,
        dst_V_pixel79_TVALID,
        dst_V_pixel79_TREADY,
        dst_V_pixel80_TDATA,
        dst_V_pixel80_TVALID,
        dst_V_pixel80_TREADY,
        dst_V_pixel81_TDATA,
        dst_V_pixel81_TVALID,
        dst_V_pixel81_TREADY,
        dst_V_pixel82_TDATA,
        dst_V_pixel82_TVALID,
        dst_V_pixel82_TREADY
);

parameter    ap_ST_st1_fsm_0 = 2'b1;
parameter    ap_ST_st2_fsm_1 = 2'b10;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv9_0 = 9'b000000000;
parameter    ap_const_lv9_1E0 = 9'b111100000;
parameter    ap_const_lv9_1 = 9'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [7:0] src_V_pixel_dout;
input   src_V_pixel_empty_n;
output   src_V_pixel_read;
input  [7:0] src_V_pixel1_dout;
input   src_V_pixel1_empty_n;
output   src_V_pixel1_read;
input  [7:0] src_V_pixel2_dout;
input   src_V_pixel2_empty_n;
output   src_V_pixel2_read;
input  [7:0] src_V_pixel3_dout;
input   src_V_pixel3_empty_n;
output   src_V_pixel3_read;
input  [7:0] src_V_pixel4_dout;
input   src_V_pixel4_empty_n;
output   src_V_pixel4_read;
input  [7:0] src_V_pixel5_dout;
input   src_V_pixel5_empty_n;
output   src_V_pixel5_read;
input  [7:0] src_V_pixel6_dout;
input   src_V_pixel6_empty_n;
output   src_V_pixel6_read;
input  [7:0] src_V_pixel7_dout;
input   src_V_pixel7_empty_n;
output   src_V_pixel7_read;
input  [7:0] src_V_pixel8_dout;
input   src_V_pixel8_empty_n;
output   src_V_pixel8_read;
input  [7:0] src_V_pixel9_dout;
input   src_V_pixel9_empty_n;
output   src_V_pixel9_read;
input  [7:0] src_V_pixel10_dout;
input   src_V_pixel10_empty_n;
output   src_V_pixel10_read;
input  [7:0] src_V_pixel11_dout;
input   src_V_pixel11_empty_n;
output   src_V_pixel11_read;
input  [7:0] src_V_pixel12_dout;
input   src_V_pixel12_empty_n;
output   src_V_pixel12_read;
input  [7:0] src_V_pixel13_dout;
input   src_V_pixel13_empty_n;
output   src_V_pixel13_read;
input  [7:0] src_V_pixel14_dout;
input   src_V_pixel14_empty_n;
output   src_V_pixel14_read;
input  [7:0] src_V_pixel15_dout;
input   src_V_pixel15_empty_n;
output   src_V_pixel15_read;
input  [7:0] src_V_pixel16_dout;
input   src_V_pixel16_empty_n;
output   src_V_pixel16_read;
input  [7:0] src_V_pixel17_dout;
input   src_V_pixel17_empty_n;
output   src_V_pixel17_read;
input  [7:0] src_V_pixel18_dout;
input   src_V_pixel18_empty_n;
output   src_V_pixel18_read;
input  [7:0] src_V_pixel19_dout;
input   src_V_pixel19_empty_n;
output   src_V_pixel19_read;
input  [7:0] src_V_pixel20_dout;
input   src_V_pixel20_empty_n;
output   src_V_pixel20_read;
input  [7:0] src_V_pixel21_dout;
input   src_V_pixel21_empty_n;
output   src_V_pixel21_read;
input  [7:0] src_V_pixel22_dout;
input   src_V_pixel22_empty_n;
output   src_V_pixel22_read;
input  [7:0] src_V_pixel23_dout;
input   src_V_pixel23_empty_n;
output   src_V_pixel23_read;
input  [7:0] src_V_pixel24_dout;
input   src_V_pixel24_empty_n;
output   src_V_pixel24_read;
input  [7:0] src_V_pixel25_dout;
input   src_V_pixel25_empty_n;
output   src_V_pixel25_read;
input  [7:0] src_V_pixel26_dout;
input   src_V_pixel26_empty_n;
output   src_V_pixel26_read;
input  [7:0] src_V_pixel27_dout;
input   src_V_pixel27_empty_n;
output   src_V_pixel27_read;
input  [7:0] src_V_pixel28_dout;
input   src_V_pixel28_empty_n;
output   src_V_pixel28_read;
input  [7:0] src_V_pixel29_dout;
input   src_V_pixel29_empty_n;
output   src_V_pixel29_read;
input  [7:0] src_V_pixel30_dout;
input   src_V_pixel30_empty_n;
output   src_V_pixel30_read;
input  [7:0] src_V_pixel31_dout;
input   src_V_pixel31_empty_n;
output   src_V_pixel31_read;
input  [7:0] src_V_pixel32_dout;
input   src_V_pixel32_empty_n;
output   src_V_pixel32_read;
input  [7:0] src_V_pixel33_dout;
input   src_V_pixel33_empty_n;
output   src_V_pixel33_read;
input  [7:0] src_V_pixel34_dout;
input   src_V_pixel34_empty_n;
output   src_V_pixel34_read;
input  [7:0] src_V_pixel35_dout;
input   src_V_pixel35_empty_n;
output   src_V_pixel35_read;
input  [7:0] src_V_pixel36_dout;
input   src_V_pixel36_empty_n;
output   src_V_pixel36_read;
input  [7:0] src_V_pixel37_dout;
input   src_V_pixel37_empty_n;
output   src_V_pixel37_read;
input  [7:0] src_V_pixel38_dout;
input   src_V_pixel38_empty_n;
output   src_V_pixel38_read;
input  [7:0] src_V_pixel39_dout;
input   src_V_pixel39_empty_n;
output   src_V_pixel39_read;
input  [7:0] src_V_pixel40_dout;
input   src_V_pixel40_empty_n;
output   src_V_pixel40_read;
input  [7:0] src_V_pixel41_dout;
input   src_V_pixel41_empty_n;
output   src_V_pixel41_read;
output  [7:0] dst_V_pixel_TDATA;
output   dst_V_pixel_TVALID;
input   dst_V_pixel_TREADY;
output  [7:0] dst_V_pixel42_TDATA;
output   dst_V_pixel42_TVALID;
input   dst_V_pixel42_TREADY;
output  [7:0] dst_V_pixel43_TDATA;
output   dst_V_pixel43_TVALID;
input   dst_V_pixel43_TREADY;
output  [7:0] dst_V_pixel44_TDATA;
output   dst_V_pixel44_TVALID;
input   dst_V_pixel44_TREADY;
output  [7:0] dst_V_pixel45_TDATA;
output   dst_V_pixel45_TVALID;
input   dst_V_pixel45_TREADY;
output  [7:0] dst_V_pixel46_TDATA;
output   dst_V_pixel46_TVALID;
input   dst_V_pixel46_TREADY;
output  [7:0] dst_V_pixel47_TDATA;
output   dst_V_pixel47_TVALID;
input   dst_V_pixel47_TREADY;
output  [7:0] dst_V_pixel48_TDATA;
output   dst_V_pixel48_TVALID;
input   dst_V_pixel48_TREADY;
output  [7:0] dst_V_pixel49_TDATA;
output   dst_V_pixel49_TVALID;
input   dst_V_pixel49_TREADY;
output  [7:0] dst_V_pixel50_TDATA;
output   dst_V_pixel50_TVALID;
input   dst_V_pixel50_TREADY;
output  [7:0] dst_V_pixel51_TDATA;
output   dst_V_pixel51_TVALID;
input   dst_V_pixel51_TREADY;
output  [7:0] dst_V_pixel52_TDATA;
output   dst_V_pixel52_TVALID;
input   dst_V_pixel52_TREADY;
output  [7:0] dst_V_pixel53_TDATA;
output   dst_V_pixel53_TVALID;
input   dst_V_pixel53_TREADY;
output  [7:0] dst_V_pixel54_TDATA;
output   dst_V_pixel54_TVALID;
input   dst_V_pixel54_TREADY;
output  [7:0] dst_V_pixel55_TDATA;
output   dst_V_pixel55_TVALID;
input   dst_V_pixel55_TREADY;
output  [7:0] dst_V_pixel56_TDATA;
output   dst_V_pixel56_TVALID;
input   dst_V_pixel56_TREADY;
output  [7:0] dst_V_pixel57_TDATA;
output   dst_V_pixel57_TVALID;
input   dst_V_pixel57_TREADY;
output  [7:0] dst_V_pixel58_TDATA;
output   dst_V_pixel58_TVALID;
input   dst_V_pixel58_TREADY;
output  [7:0] dst_V_pixel59_TDATA;
output   dst_V_pixel59_TVALID;
input   dst_V_pixel59_TREADY;
output  [7:0] dst_V_pixel60_TDATA;
output   dst_V_pixel60_TVALID;
input   dst_V_pixel60_TREADY;
output  [7:0] dst_V_pixel61_TDATA;
output   dst_V_pixel61_TVALID;
input   dst_V_pixel61_TREADY;
output  [7:0] dst_V_pixel62_TDATA;
output   dst_V_pixel62_TVALID;
input   dst_V_pixel62_TREADY;
output  [7:0] dst_V_pixel63_TDATA;
output   dst_V_pixel63_TVALID;
input   dst_V_pixel63_TREADY;
output  [7:0] dst_V_pixel64_TDATA;
output   dst_V_pixel64_TVALID;
input   dst_V_pixel64_TREADY;
output  [7:0] dst_V_pixel65_TDATA;
output   dst_V_pixel65_TVALID;
input   dst_V_pixel65_TREADY;
output  [7:0] dst_V_pixel66_TDATA;
output   dst_V_pixel66_TVALID;
input   dst_V_pixel66_TREADY;
output  [7:0] dst_V_pixel67_TDATA;
output   dst_V_pixel67_TVALID;
input   dst_V_pixel67_TREADY;
output  [7:0] dst_V_pixel68_TDATA;
output   dst_V_pixel68_TVALID;
input   dst_V_pixel68_TREADY;
output  [7:0] dst_V_pixel69_TDATA;
output   dst_V_pixel69_TVALID;
input   dst_V_pixel69_TREADY;
output  [7:0] dst_V_pixel70_TDATA;
output   dst_V_pixel70_TVALID;
input   dst_V_pixel70_TREADY;
output  [7:0] dst_V_pixel71_TDATA;
output   dst_V_pixel71_TVALID;
input   dst_V_pixel71_TREADY;
output  [7:0] dst_V_pixel72_TDATA;
output   dst_V_pixel72_TVALID;
input   dst_V_pixel72_TREADY;
output  [7:0] dst_V_pixel73_TDATA;
output   dst_V_pixel73_TVALID;
input   dst_V_pixel73_TREADY;
output  [7:0] dst_V_pixel74_TDATA;
output   dst_V_pixel74_TVALID;
input   dst_V_pixel74_TREADY;
output  [7:0] dst_V_pixel75_TDATA;
output   dst_V_pixel75_TVALID;
input   dst_V_pixel75_TREADY;
output  [7:0] dst_V_pixel76_TDATA;
output   dst_V_pixel76_TVALID;
input   dst_V_pixel76_TREADY;
output  [7:0] dst_V_pixel77_TDATA;
output   dst_V_pixel77_TVALID;
input   dst_V_pixel77_TREADY;
output  [7:0] dst_V_pixel78_TDATA;
output   dst_V_pixel78_TVALID;
input   dst_V_pixel78_TREADY;
output  [7:0] dst_V_pixel79_TDATA;
output   dst_V_pixel79_TVALID;
input   dst_V_pixel79_TREADY;
output  [7:0] dst_V_pixel80_TDATA;
output   dst_V_pixel80_TVALID;
input   dst_V_pixel80_TREADY;
output  [7:0] dst_V_pixel81_TDATA;
output   dst_V_pixel81_TVALID;
input   dst_V_pixel81_TREADY;
output  [7:0] dst_V_pixel82_TDATA;
output   dst_V_pixel82_TVALID;
input   dst_V_pixel82_TREADY;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg dst_V_pixel_TVALID;
reg dst_V_pixel42_TVALID;
reg dst_V_pixel43_TVALID;
reg dst_V_pixel44_TVALID;
reg dst_V_pixel45_TVALID;
reg dst_V_pixel46_TVALID;
reg dst_V_pixel47_TVALID;
reg dst_V_pixel48_TVALID;
reg dst_V_pixel49_TVALID;
reg dst_V_pixel50_TVALID;
reg dst_V_pixel51_TVALID;
reg dst_V_pixel52_TVALID;
reg dst_V_pixel53_TVALID;
reg dst_V_pixel54_TVALID;
reg dst_V_pixel55_TVALID;
reg dst_V_pixel56_TVALID;
reg dst_V_pixel57_TVALID;
reg dst_V_pixel58_TVALID;
reg dst_V_pixel59_TVALID;
reg dst_V_pixel60_TVALID;
reg dst_V_pixel61_TVALID;
reg dst_V_pixel62_TVALID;
reg dst_V_pixel63_TVALID;
reg dst_V_pixel64_TVALID;
reg dst_V_pixel65_TVALID;
reg dst_V_pixel66_TVALID;
reg dst_V_pixel67_TVALID;
reg dst_V_pixel68_TVALID;
reg dst_V_pixel69_TVALID;
reg dst_V_pixel70_TVALID;
reg dst_V_pixel71_TVALID;
reg dst_V_pixel72_TVALID;
reg dst_V_pixel73_TVALID;
reg dst_V_pixel74_TVALID;
reg dst_V_pixel75_TVALID;
reg dst_V_pixel76_TVALID;
reg dst_V_pixel77_TVALID;
reg dst_V_pixel78_TVALID;
reg dst_V_pixel79_TVALID;
reg dst_V_pixel80_TVALID;
reg dst_V_pixel81_TVALID;
reg dst_V_pixel82_TVALID;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_20;
reg    src_V_pixel_blk_n;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_327;
wire   [0:0] exitcond4_fu_765_p2;
reg    src_V_pixel1_blk_n;
reg    src_V_pixel2_blk_n;
reg    src_V_pixel3_blk_n;
reg    src_V_pixel4_blk_n;
reg    src_V_pixel5_blk_n;
reg    src_V_pixel6_blk_n;
reg    src_V_pixel7_blk_n;
reg    src_V_pixel8_blk_n;
reg    src_V_pixel9_blk_n;
reg    src_V_pixel10_blk_n;
reg    src_V_pixel11_blk_n;
reg    src_V_pixel12_blk_n;
reg    src_V_pixel13_blk_n;
reg    src_V_pixel14_blk_n;
reg    src_V_pixel15_blk_n;
reg    src_V_pixel16_blk_n;
reg    src_V_pixel17_blk_n;
reg    src_V_pixel18_blk_n;
reg    src_V_pixel19_blk_n;
reg    src_V_pixel20_blk_n;
reg    src_V_pixel21_blk_n;
reg    src_V_pixel22_blk_n;
reg    src_V_pixel23_blk_n;
reg    src_V_pixel24_blk_n;
reg    src_V_pixel25_blk_n;
reg    src_V_pixel26_blk_n;
reg    src_V_pixel27_blk_n;
reg    src_V_pixel28_blk_n;
reg    src_V_pixel29_blk_n;
reg    src_V_pixel30_blk_n;
reg    src_V_pixel31_blk_n;
reg    src_V_pixel32_blk_n;
reg    src_V_pixel33_blk_n;
reg    src_V_pixel34_blk_n;
reg    src_V_pixel35_blk_n;
reg    src_V_pixel36_blk_n;
reg    src_V_pixel37_blk_n;
reg    src_V_pixel38_blk_n;
reg    src_V_pixel39_blk_n;
reg    src_V_pixel40_blk_n;
reg    src_V_pixel41_blk_n;
reg    dst_V_pixel_TDATA_blk_n;
reg    dst_V_pixel42_TDATA_blk_n;
reg    dst_V_pixel43_TDATA_blk_n;
reg    dst_V_pixel44_TDATA_blk_n;
reg    dst_V_pixel45_TDATA_blk_n;
reg    dst_V_pixel46_TDATA_blk_n;
reg    dst_V_pixel47_TDATA_blk_n;
reg    dst_V_pixel48_TDATA_blk_n;
reg    dst_V_pixel49_TDATA_blk_n;
reg    dst_V_pixel50_TDATA_blk_n;
reg    dst_V_pixel51_TDATA_blk_n;
reg    dst_V_pixel52_TDATA_blk_n;
reg    dst_V_pixel53_TDATA_blk_n;
reg    dst_V_pixel54_TDATA_blk_n;
reg    dst_V_pixel55_TDATA_blk_n;
reg    dst_V_pixel56_TDATA_blk_n;
reg    dst_V_pixel57_TDATA_blk_n;
reg    dst_V_pixel58_TDATA_blk_n;
reg    dst_V_pixel59_TDATA_blk_n;
reg    dst_V_pixel60_TDATA_blk_n;
reg    dst_V_pixel61_TDATA_blk_n;
reg    dst_V_pixel62_TDATA_blk_n;
reg    dst_V_pixel63_TDATA_blk_n;
reg    dst_V_pixel64_TDATA_blk_n;
reg    dst_V_pixel65_TDATA_blk_n;
reg    dst_V_pixel66_TDATA_blk_n;
reg    dst_V_pixel67_TDATA_blk_n;
reg    dst_V_pixel68_TDATA_blk_n;
reg    dst_V_pixel69_TDATA_blk_n;
reg    dst_V_pixel70_TDATA_blk_n;
reg    dst_V_pixel71_TDATA_blk_n;
reg    dst_V_pixel72_TDATA_blk_n;
reg    dst_V_pixel73_TDATA_blk_n;
reg    dst_V_pixel74_TDATA_blk_n;
reg    dst_V_pixel75_TDATA_blk_n;
reg    dst_V_pixel76_TDATA_blk_n;
reg    dst_V_pixel77_TDATA_blk_n;
reg    dst_V_pixel78_TDATA_blk_n;
reg    dst_V_pixel79_TDATA_blk_n;
reg    dst_V_pixel80_TDATA_blk_n;
reg    dst_V_pixel81_TDATA_blk_n;
reg    dst_V_pixel82_TDATA_blk_n;
wire   [8:0] i_8_fu_771_p2;
wire    src_V_pixel0_status;
reg    ap_sig_421;
reg    ap_sig_ioackin_dst_V_pixel_TREADY;
reg   [8:0] i_reg_754;
reg    ap_sig_434;
reg    src_V_pixel0_update;
reg    ap_reg_ioackin_dst_V_pixel_TREADY;
reg    ap_reg_ioackin_dst_V_pixel42_TREADY;
reg    ap_reg_ioackin_dst_V_pixel43_TREADY;
reg    ap_reg_ioackin_dst_V_pixel44_TREADY;
reg    ap_reg_ioackin_dst_V_pixel45_TREADY;
reg    ap_reg_ioackin_dst_V_pixel46_TREADY;
reg    ap_reg_ioackin_dst_V_pixel47_TREADY;
reg    ap_reg_ioackin_dst_V_pixel48_TREADY;
reg    ap_reg_ioackin_dst_V_pixel49_TREADY;
reg    ap_reg_ioackin_dst_V_pixel50_TREADY;
reg    ap_reg_ioackin_dst_V_pixel51_TREADY;
reg    ap_reg_ioackin_dst_V_pixel52_TREADY;
reg    ap_reg_ioackin_dst_V_pixel53_TREADY;
reg    ap_reg_ioackin_dst_V_pixel54_TREADY;
reg    ap_reg_ioackin_dst_V_pixel55_TREADY;
reg    ap_reg_ioackin_dst_V_pixel56_TREADY;
reg    ap_reg_ioackin_dst_V_pixel57_TREADY;
reg    ap_reg_ioackin_dst_V_pixel58_TREADY;
reg    ap_reg_ioackin_dst_V_pixel59_TREADY;
reg    ap_reg_ioackin_dst_V_pixel60_TREADY;
reg    ap_reg_ioackin_dst_V_pixel61_TREADY;
reg    ap_reg_ioackin_dst_V_pixel62_TREADY;
reg    ap_reg_ioackin_dst_V_pixel63_TREADY;
reg    ap_reg_ioackin_dst_V_pixel64_TREADY;
reg    ap_reg_ioackin_dst_V_pixel65_TREADY;
reg    ap_reg_ioackin_dst_V_pixel66_TREADY;
reg    ap_reg_ioackin_dst_V_pixel67_TREADY;
reg    ap_reg_ioackin_dst_V_pixel68_TREADY;
reg    ap_reg_ioackin_dst_V_pixel69_TREADY;
reg    ap_reg_ioackin_dst_V_pixel70_TREADY;
reg    ap_reg_ioackin_dst_V_pixel71_TREADY;
reg    ap_reg_ioackin_dst_V_pixel72_TREADY;
reg    ap_reg_ioackin_dst_V_pixel73_TREADY;
reg    ap_reg_ioackin_dst_V_pixel74_TREADY;
reg    ap_reg_ioackin_dst_V_pixel75_TREADY;
reg    ap_reg_ioackin_dst_V_pixel76_TREADY;
reg    ap_reg_ioackin_dst_V_pixel77_TREADY;
reg    ap_reg_ioackin_dst_V_pixel78_TREADY;
reg    ap_reg_ioackin_dst_V_pixel79_TREADY;
reg    ap_reg_ioackin_dst_V_pixel80_TREADY;
reg    ap_reg_ioackin_dst_V_pixel81_TREADY;
reg    ap_reg_ioackin_dst_V_pixel82_TREADY;
reg   [1:0] ap_NS_fsm;
reg    ap_sig_2655;
reg    ap_sig_333;
reg    ap_sig_2658;
reg    ap_sig_2660;
reg    ap_sig_2662;
reg    ap_sig_2664;
reg    ap_sig_2666;
reg    ap_sig_2668;
reg    ap_sig_2670;
reg    ap_sig_2672;
reg    ap_sig_2674;
reg    ap_sig_2676;
reg    ap_sig_2678;
reg    ap_sig_2680;
reg    ap_sig_2682;
reg    ap_sig_2684;
reg    ap_sig_2686;
reg    ap_sig_2688;
reg    ap_sig_2690;
reg    ap_sig_2692;
reg    ap_sig_2694;
reg    ap_sig_2696;
reg    ap_sig_2698;
reg    ap_sig_2700;
reg    ap_sig_2702;
reg    ap_sig_2704;
reg    ap_sig_2706;
reg    ap_sig_2708;
reg    ap_sig_2710;
reg    ap_sig_2712;
reg    ap_sig_2714;
reg    ap_sig_2716;
reg    ap_sig_2718;
reg    ap_sig_2720;
reg    ap_sig_2722;
reg    ap_sig_2724;
reg    ap_sig_2726;
reg    ap_sig_2728;
reg    ap_sig_2730;
reg    ap_sig_2732;
reg    ap_sig_2734;
reg    ap_sig_2736;
reg    ap_sig_2738;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 2'b1;
#0 ap_reg_ioackin_dst_V_pixel_TREADY = 1'b0;
#0 ap_reg_ioackin_dst_V_pixel42_TREADY = 1'b0;
#0 ap_reg_ioackin_dst_V_pixel43_TREADY = 1'b0;
#0 ap_reg_ioackin_dst_V_pixel44_TREADY = 1'b0;
#0 ap_reg_ioackin_dst_V_pixel45_TREADY = 1'b0;
#0 ap_reg_ioackin_dst_V_pixel46_TREADY = 1'b0;
#0 ap_reg_ioackin_dst_V_pixel47_TREADY = 1'b0;
#0 ap_reg_ioackin_dst_V_pixel48_TREADY = 1'b0;
#0 ap_reg_ioackin_dst_V_pixel49_TREADY = 1'b0;
#0 ap_reg_ioackin_dst_V_pixel50_TREADY = 1'b0;
#0 ap_reg_ioackin_dst_V_pixel51_TREADY = 1'b0;
#0 ap_reg_ioackin_dst_V_pixel52_TREADY = 1'b0;
#0 ap_reg_ioackin_dst_V_pixel53_TREADY = 1'b0;
#0 ap_reg_ioackin_dst_V_pixel54_TREADY = 1'b0;
#0 ap_reg_ioackin_dst_V_pixel55_TREADY = 1'b0;
#0 ap_reg_ioackin_dst_V_pixel56_TREADY = 1'b0;
#0 ap_reg_ioackin_dst_V_pixel57_TREADY = 1'b0;
#0 ap_reg_ioackin_dst_V_pixel58_TREADY = 1'b0;
#0 ap_reg_ioackin_dst_V_pixel59_TREADY = 1'b0;
#0 ap_reg_ioackin_dst_V_pixel60_TREADY = 1'b0;
#0 ap_reg_ioackin_dst_V_pixel61_TREADY = 1'b0;
#0 ap_reg_ioackin_dst_V_pixel62_TREADY = 1'b0;
#0 ap_reg_ioackin_dst_V_pixel63_TREADY = 1'b0;
#0 ap_reg_ioackin_dst_V_pixel64_TREADY = 1'b0;
#0 ap_reg_ioackin_dst_V_pixel65_TREADY = 1'b0;
#0 ap_reg_ioackin_dst_V_pixel66_TREADY = 1'b0;
#0 ap_reg_ioackin_dst_V_pixel67_TREADY = 1'b0;
#0 ap_reg_ioackin_dst_V_pixel68_TREADY = 1'b0;
#0 ap_reg_ioackin_dst_V_pixel69_TREADY = 1'b0;
#0 ap_reg_ioackin_dst_V_pixel70_TREADY = 1'b0;
#0 ap_reg_ioackin_dst_V_pixel71_TREADY = 1'b0;
#0 ap_reg_ioackin_dst_V_pixel72_TREADY = 1'b0;
#0 ap_reg_ioackin_dst_V_pixel73_TREADY = 1'b0;
#0 ap_reg_ioackin_dst_V_pixel74_TREADY = 1'b0;
#0 ap_reg_ioackin_dst_V_pixel75_TREADY = 1'b0;
#0 ap_reg_ioackin_dst_V_pixel76_TREADY = 1'b0;
#0 ap_reg_ioackin_dst_V_pixel77_TREADY = 1'b0;
#0 ap_reg_ioackin_dst_V_pixel78_TREADY = 1'b0;
#0 ap_reg_ioackin_dst_V_pixel79_TREADY = 1'b0;
#0 ap_reg_ioackin_dst_V_pixel80_TREADY = 1'b0;
#0 ap_reg_ioackin_dst_V_pixel81_TREADY = 1'b0;
#0 ap_reg_ioackin_dst_V_pixel82_TREADY = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_continue)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(ap_sig_421 | ((exitcond4_fu_765_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_TREADY))) & ~(exitcond4_fu_765_p2 == 1'b0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_dst_V_pixel42_TREADY <= 1'b0;
    end else begin
        if (ap_sig_333) begin
            if (~(ap_sig_421 | ((exitcond4_fu_765_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_TREADY)))) begin
                ap_reg_ioackin_dst_V_pixel42_TREADY <= 1'b0;
            end else if (ap_sig_2655) begin
                ap_reg_ioackin_dst_V_pixel42_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_dst_V_pixel43_TREADY <= 1'b0;
    end else begin
        if (ap_sig_333) begin
            if (~(ap_sig_421 | ((exitcond4_fu_765_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_TREADY)))) begin
                ap_reg_ioackin_dst_V_pixel43_TREADY <= 1'b0;
            end else if (ap_sig_2658) begin
                ap_reg_ioackin_dst_V_pixel43_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_dst_V_pixel44_TREADY <= 1'b0;
    end else begin
        if (ap_sig_333) begin
            if (~(ap_sig_421 | ((exitcond4_fu_765_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_TREADY)))) begin
                ap_reg_ioackin_dst_V_pixel44_TREADY <= 1'b0;
            end else if (ap_sig_2660) begin
                ap_reg_ioackin_dst_V_pixel44_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_dst_V_pixel45_TREADY <= 1'b0;
    end else begin
        if (ap_sig_333) begin
            if (~(ap_sig_421 | ((exitcond4_fu_765_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_TREADY)))) begin
                ap_reg_ioackin_dst_V_pixel45_TREADY <= 1'b0;
            end else if (ap_sig_2662) begin
                ap_reg_ioackin_dst_V_pixel45_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_dst_V_pixel46_TREADY <= 1'b0;
    end else begin
        if (ap_sig_333) begin
            if (~(ap_sig_421 | ((exitcond4_fu_765_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_TREADY)))) begin
                ap_reg_ioackin_dst_V_pixel46_TREADY <= 1'b0;
            end else if (ap_sig_2664) begin
                ap_reg_ioackin_dst_V_pixel46_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_dst_V_pixel47_TREADY <= 1'b0;
    end else begin
        if (ap_sig_333) begin
            if (~(ap_sig_421 | ((exitcond4_fu_765_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_TREADY)))) begin
                ap_reg_ioackin_dst_V_pixel47_TREADY <= 1'b0;
            end else if (ap_sig_2666) begin
                ap_reg_ioackin_dst_V_pixel47_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_dst_V_pixel48_TREADY <= 1'b0;
    end else begin
        if (ap_sig_333) begin
            if (~(ap_sig_421 | ((exitcond4_fu_765_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_TREADY)))) begin
                ap_reg_ioackin_dst_V_pixel48_TREADY <= 1'b0;
            end else if (ap_sig_2668) begin
                ap_reg_ioackin_dst_V_pixel48_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_dst_V_pixel49_TREADY <= 1'b0;
    end else begin
        if (ap_sig_333) begin
            if (~(ap_sig_421 | ((exitcond4_fu_765_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_TREADY)))) begin
                ap_reg_ioackin_dst_V_pixel49_TREADY <= 1'b0;
            end else if (ap_sig_2670) begin
                ap_reg_ioackin_dst_V_pixel49_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_dst_V_pixel50_TREADY <= 1'b0;
    end else begin
        if (ap_sig_333) begin
            if (~(ap_sig_421 | ((exitcond4_fu_765_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_TREADY)))) begin
                ap_reg_ioackin_dst_V_pixel50_TREADY <= 1'b0;
            end else if (ap_sig_2672) begin
                ap_reg_ioackin_dst_V_pixel50_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_dst_V_pixel51_TREADY <= 1'b0;
    end else begin
        if (ap_sig_333) begin
            if (~(ap_sig_421 | ((exitcond4_fu_765_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_TREADY)))) begin
                ap_reg_ioackin_dst_V_pixel51_TREADY <= 1'b0;
            end else if (ap_sig_2674) begin
                ap_reg_ioackin_dst_V_pixel51_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_dst_V_pixel52_TREADY <= 1'b0;
    end else begin
        if (ap_sig_333) begin
            if (~(ap_sig_421 | ((exitcond4_fu_765_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_TREADY)))) begin
                ap_reg_ioackin_dst_V_pixel52_TREADY <= 1'b0;
            end else if (ap_sig_2676) begin
                ap_reg_ioackin_dst_V_pixel52_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_dst_V_pixel53_TREADY <= 1'b0;
    end else begin
        if (ap_sig_333) begin
            if (~(ap_sig_421 | ((exitcond4_fu_765_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_TREADY)))) begin
                ap_reg_ioackin_dst_V_pixel53_TREADY <= 1'b0;
            end else if (ap_sig_2678) begin
                ap_reg_ioackin_dst_V_pixel53_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_dst_V_pixel54_TREADY <= 1'b0;
    end else begin
        if (ap_sig_333) begin
            if (~(ap_sig_421 | ((exitcond4_fu_765_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_TREADY)))) begin
                ap_reg_ioackin_dst_V_pixel54_TREADY <= 1'b0;
            end else if (ap_sig_2680) begin
                ap_reg_ioackin_dst_V_pixel54_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_dst_V_pixel55_TREADY <= 1'b0;
    end else begin
        if (ap_sig_333) begin
            if (~(ap_sig_421 | ((exitcond4_fu_765_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_TREADY)))) begin
                ap_reg_ioackin_dst_V_pixel55_TREADY <= 1'b0;
            end else if (ap_sig_2682) begin
                ap_reg_ioackin_dst_V_pixel55_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_dst_V_pixel56_TREADY <= 1'b0;
    end else begin
        if (ap_sig_333) begin
            if (~(ap_sig_421 | ((exitcond4_fu_765_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_TREADY)))) begin
                ap_reg_ioackin_dst_V_pixel56_TREADY <= 1'b0;
            end else if (ap_sig_2684) begin
                ap_reg_ioackin_dst_V_pixel56_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_dst_V_pixel57_TREADY <= 1'b0;
    end else begin
        if (ap_sig_333) begin
            if (~(ap_sig_421 | ((exitcond4_fu_765_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_TREADY)))) begin
                ap_reg_ioackin_dst_V_pixel57_TREADY <= 1'b0;
            end else if (ap_sig_2686) begin
                ap_reg_ioackin_dst_V_pixel57_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_dst_V_pixel58_TREADY <= 1'b0;
    end else begin
        if (ap_sig_333) begin
            if (~(ap_sig_421 | ((exitcond4_fu_765_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_TREADY)))) begin
                ap_reg_ioackin_dst_V_pixel58_TREADY <= 1'b0;
            end else if (ap_sig_2688) begin
                ap_reg_ioackin_dst_V_pixel58_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_dst_V_pixel59_TREADY <= 1'b0;
    end else begin
        if (ap_sig_333) begin
            if (~(ap_sig_421 | ((exitcond4_fu_765_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_TREADY)))) begin
                ap_reg_ioackin_dst_V_pixel59_TREADY <= 1'b0;
            end else if (ap_sig_2690) begin
                ap_reg_ioackin_dst_V_pixel59_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_dst_V_pixel60_TREADY <= 1'b0;
    end else begin
        if (ap_sig_333) begin
            if (~(ap_sig_421 | ((exitcond4_fu_765_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_TREADY)))) begin
                ap_reg_ioackin_dst_V_pixel60_TREADY <= 1'b0;
            end else if (ap_sig_2692) begin
                ap_reg_ioackin_dst_V_pixel60_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_dst_V_pixel61_TREADY <= 1'b0;
    end else begin
        if (ap_sig_333) begin
            if (~(ap_sig_421 | ((exitcond4_fu_765_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_TREADY)))) begin
                ap_reg_ioackin_dst_V_pixel61_TREADY <= 1'b0;
            end else if (ap_sig_2694) begin
                ap_reg_ioackin_dst_V_pixel61_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_dst_V_pixel62_TREADY <= 1'b0;
    end else begin
        if (ap_sig_333) begin
            if (~(ap_sig_421 | ((exitcond4_fu_765_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_TREADY)))) begin
                ap_reg_ioackin_dst_V_pixel62_TREADY <= 1'b0;
            end else if (ap_sig_2696) begin
                ap_reg_ioackin_dst_V_pixel62_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_dst_V_pixel63_TREADY <= 1'b0;
    end else begin
        if (ap_sig_333) begin
            if (~(ap_sig_421 | ((exitcond4_fu_765_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_TREADY)))) begin
                ap_reg_ioackin_dst_V_pixel63_TREADY <= 1'b0;
            end else if (ap_sig_2698) begin
                ap_reg_ioackin_dst_V_pixel63_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_dst_V_pixel64_TREADY <= 1'b0;
    end else begin
        if (ap_sig_333) begin
            if (~(ap_sig_421 | ((exitcond4_fu_765_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_TREADY)))) begin
                ap_reg_ioackin_dst_V_pixel64_TREADY <= 1'b0;
            end else if (ap_sig_2700) begin
                ap_reg_ioackin_dst_V_pixel64_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_dst_V_pixel65_TREADY <= 1'b0;
    end else begin
        if (ap_sig_333) begin
            if (~(ap_sig_421 | ((exitcond4_fu_765_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_TREADY)))) begin
                ap_reg_ioackin_dst_V_pixel65_TREADY <= 1'b0;
            end else if (ap_sig_2702) begin
                ap_reg_ioackin_dst_V_pixel65_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_dst_V_pixel66_TREADY <= 1'b0;
    end else begin
        if (ap_sig_333) begin
            if (~(ap_sig_421 | ((exitcond4_fu_765_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_TREADY)))) begin
                ap_reg_ioackin_dst_V_pixel66_TREADY <= 1'b0;
            end else if (ap_sig_2704) begin
                ap_reg_ioackin_dst_V_pixel66_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_dst_V_pixel67_TREADY <= 1'b0;
    end else begin
        if (ap_sig_333) begin
            if (~(ap_sig_421 | ((exitcond4_fu_765_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_TREADY)))) begin
                ap_reg_ioackin_dst_V_pixel67_TREADY <= 1'b0;
            end else if (ap_sig_2706) begin
                ap_reg_ioackin_dst_V_pixel67_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_dst_V_pixel68_TREADY <= 1'b0;
    end else begin
        if (ap_sig_333) begin
            if (~(ap_sig_421 | ((exitcond4_fu_765_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_TREADY)))) begin
                ap_reg_ioackin_dst_V_pixel68_TREADY <= 1'b0;
            end else if (ap_sig_2708) begin
                ap_reg_ioackin_dst_V_pixel68_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_dst_V_pixel69_TREADY <= 1'b0;
    end else begin
        if (ap_sig_333) begin
            if (~(ap_sig_421 | ((exitcond4_fu_765_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_TREADY)))) begin
                ap_reg_ioackin_dst_V_pixel69_TREADY <= 1'b0;
            end else if (ap_sig_2710) begin
                ap_reg_ioackin_dst_V_pixel69_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_dst_V_pixel70_TREADY <= 1'b0;
    end else begin
        if (ap_sig_333) begin
            if (~(ap_sig_421 | ((exitcond4_fu_765_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_TREADY)))) begin
                ap_reg_ioackin_dst_V_pixel70_TREADY <= 1'b0;
            end else if (ap_sig_2712) begin
                ap_reg_ioackin_dst_V_pixel70_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_dst_V_pixel71_TREADY <= 1'b0;
    end else begin
        if (ap_sig_333) begin
            if (~(ap_sig_421 | ((exitcond4_fu_765_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_TREADY)))) begin
                ap_reg_ioackin_dst_V_pixel71_TREADY <= 1'b0;
            end else if (ap_sig_2714) begin
                ap_reg_ioackin_dst_V_pixel71_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_dst_V_pixel72_TREADY <= 1'b0;
    end else begin
        if (ap_sig_333) begin
            if (~(ap_sig_421 | ((exitcond4_fu_765_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_TREADY)))) begin
                ap_reg_ioackin_dst_V_pixel72_TREADY <= 1'b0;
            end else if (ap_sig_2716) begin
                ap_reg_ioackin_dst_V_pixel72_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_dst_V_pixel73_TREADY <= 1'b0;
    end else begin
        if (ap_sig_333) begin
            if (~(ap_sig_421 | ((exitcond4_fu_765_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_TREADY)))) begin
                ap_reg_ioackin_dst_V_pixel73_TREADY <= 1'b0;
            end else if (ap_sig_2718) begin
                ap_reg_ioackin_dst_V_pixel73_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_dst_V_pixel74_TREADY <= 1'b0;
    end else begin
        if (ap_sig_333) begin
            if (~(ap_sig_421 | ((exitcond4_fu_765_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_TREADY)))) begin
                ap_reg_ioackin_dst_V_pixel74_TREADY <= 1'b0;
            end else if (ap_sig_2720) begin
                ap_reg_ioackin_dst_V_pixel74_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_dst_V_pixel75_TREADY <= 1'b0;
    end else begin
        if (ap_sig_333) begin
            if (~(ap_sig_421 | ((exitcond4_fu_765_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_TREADY)))) begin
                ap_reg_ioackin_dst_V_pixel75_TREADY <= 1'b0;
            end else if (ap_sig_2722) begin
                ap_reg_ioackin_dst_V_pixel75_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_dst_V_pixel76_TREADY <= 1'b0;
    end else begin
        if (ap_sig_333) begin
            if (~(ap_sig_421 | ((exitcond4_fu_765_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_TREADY)))) begin
                ap_reg_ioackin_dst_V_pixel76_TREADY <= 1'b0;
            end else if (ap_sig_2724) begin
                ap_reg_ioackin_dst_V_pixel76_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_dst_V_pixel77_TREADY <= 1'b0;
    end else begin
        if (ap_sig_333) begin
            if (~(ap_sig_421 | ((exitcond4_fu_765_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_TREADY)))) begin
                ap_reg_ioackin_dst_V_pixel77_TREADY <= 1'b0;
            end else if (ap_sig_2726) begin
                ap_reg_ioackin_dst_V_pixel77_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_dst_V_pixel78_TREADY <= 1'b0;
    end else begin
        if (ap_sig_333) begin
            if (~(ap_sig_421 | ((exitcond4_fu_765_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_TREADY)))) begin
                ap_reg_ioackin_dst_V_pixel78_TREADY <= 1'b0;
            end else if (ap_sig_2728) begin
                ap_reg_ioackin_dst_V_pixel78_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_dst_V_pixel79_TREADY <= 1'b0;
    end else begin
        if (ap_sig_333) begin
            if (~(ap_sig_421 | ((exitcond4_fu_765_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_TREADY)))) begin
                ap_reg_ioackin_dst_V_pixel79_TREADY <= 1'b0;
            end else if (ap_sig_2730) begin
                ap_reg_ioackin_dst_V_pixel79_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_dst_V_pixel80_TREADY <= 1'b0;
    end else begin
        if (ap_sig_333) begin
            if (~(ap_sig_421 | ((exitcond4_fu_765_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_TREADY)))) begin
                ap_reg_ioackin_dst_V_pixel80_TREADY <= 1'b0;
            end else if (ap_sig_2732) begin
                ap_reg_ioackin_dst_V_pixel80_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_dst_V_pixel81_TREADY <= 1'b0;
    end else begin
        if (ap_sig_333) begin
            if (~(ap_sig_421 | ((exitcond4_fu_765_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_TREADY)))) begin
                ap_reg_ioackin_dst_V_pixel81_TREADY <= 1'b0;
            end else if (ap_sig_2734) begin
                ap_reg_ioackin_dst_V_pixel81_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_dst_V_pixel82_TREADY <= 1'b0;
    end else begin
        if (ap_sig_333) begin
            if (~(ap_sig_421 | ((exitcond4_fu_765_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_TREADY)))) begin
                ap_reg_ioackin_dst_V_pixel82_TREADY <= 1'b0;
            end else if (ap_sig_2736) begin
                ap_reg_ioackin_dst_V_pixel82_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_dst_V_pixel_TREADY <= 1'b0;
    end else begin
        if (ap_sig_333) begin
            if (~(ap_sig_421 | ((exitcond4_fu_765_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_TREADY)))) begin
                ap_reg_ioackin_dst_V_pixel_TREADY <= 1'b0;
            end else if (ap_sig_2738) begin
                ap_reg_ioackin_dst_V_pixel_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0) & ~(ap_sig_421 | ((exitcond4_fu_765_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_TREADY))))) begin
        i_reg_754 <= i_8_fu_771_p2;
    end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_434)) begin
        i_reg_754 <= ap_const_lv9_0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_done_reg) | ((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(ap_sig_421 | ((exitcond4_fu_765_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_TREADY))) & ~(exitcond4_fu_765_p2 == 1'b0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(ap_sig_421 | ((exitcond4_fu_765_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_TREADY))) & ~(exitcond4_fu_765_p2 == 1'b0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_20) begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_327) begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_reg_ioackin_dst_V_pixel_TREADY)) begin
        ap_sig_ioackin_dst_V_pixel_TREADY = dst_V_pixel_TREADY;
    end else begin
        ap_sig_ioackin_dst_V_pixel_TREADY = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0))) begin
        dst_V_pixel42_TDATA_blk_n = dst_V_pixel42_TREADY;
    end else begin
        dst_V_pixel42_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0) & ~ap_sig_421 & (1'b0 == ap_reg_ioackin_dst_V_pixel42_TREADY))) begin
        dst_V_pixel42_TVALID = 1'b1;
    end else begin
        dst_V_pixel42_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0))) begin
        dst_V_pixel43_TDATA_blk_n = dst_V_pixel43_TREADY;
    end else begin
        dst_V_pixel43_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0) & ~ap_sig_421 & (1'b0 == ap_reg_ioackin_dst_V_pixel43_TREADY))) begin
        dst_V_pixel43_TVALID = 1'b1;
    end else begin
        dst_V_pixel43_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0))) begin
        dst_V_pixel44_TDATA_blk_n = dst_V_pixel44_TREADY;
    end else begin
        dst_V_pixel44_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0) & ~ap_sig_421 & (1'b0 == ap_reg_ioackin_dst_V_pixel44_TREADY))) begin
        dst_V_pixel44_TVALID = 1'b1;
    end else begin
        dst_V_pixel44_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0))) begin
        dst_V_pixel45_TDATA_blk_n = dst_V_pixel45_TREADY;
    end else begin
        dst_V_pixel45_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0) & ~ap_sig_421 & (1'b0 == ap_reg_ioackin_dst_V_pixel45_TREADY))) begin
        dst_V_pixel45_TVALID = 1'b1;
    end else begin
        dst_V_pixel45_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0))) begin
        dst_V_pixel46_TDATA_blk_n = dst_V_pixel46_TREADY;
    end else begin
        dst_V_pixel46_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0) & ~ap_sig_421 & (1'b0 == ap_reg_ioackin_dst_V_pixel46_TREADY))) begin
        dst_V_pixel46_TVALID = 1'b1;
    end else begin
        dst_V_pixel46_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0))) begin
        dst_V_pixel47_TDATA_blk_n = dst_V_pixel47_TREADY;
    end else begin
        dst_V_pixel47_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0) & ~ap_sig_421 & (1'b0 == ap_reg_ioackin_dst_V_pixel47_TREADY))) begin
        dst_V_pixel47_TVALID = 1'b1;
    end else begin
        dst_V_pixel47_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0))) begin
        dst_V_pixel48_TDATA_blk_n = dst_V_pixel48_TREADY;
    end else begin
        dst_V_pixel48_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0) & ~ap_sig_421 & (1'b0 == ap_reg_ioackin_dst_V_pixel48_TREADY))) begin
        dst_V_pixel48_TVALID = 1'b1;
    end else begin
        dst_V_pixel48_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0))) begin
        dst_V_pixel49_TDATA_blk_n = dst_V_pixel49_TREADY;
    end else begin
        dst_V_pixel49_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0) & ~ap_sig_421 & (1'b0 == ap_reg_ioackin_dst_V_pixel49_TREADY))) begin
        dst_V_pixel49_TVALID = 1'b1;
    end else begin
        dst_V_pixel49_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0))) begin
        dst_V_pixel50_TDATA_blk_n = dst_V_pixel50_TREADY;
    end else begin
        dst_V_pixel50_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0) & ~ap_sig_421 & (1'b0 == ap_reg_ioackin_dst_V_pixel50_TREADY))) begin
        dst_V_pixel50_TVALID = 1'b1;
    end else begin
        dst_V_pixel50_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0))) begin
        dst_V_pixel51_TDATA_blk_n = dst_V_pixel51_TREADY;
    end else begin
        dst_V_pixel51_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0) & ~ap_sig_421 & (1'b0 == ap_reg_ioackin_dst_V_pixel51_TREADY))) begin
        dst_V_pixel51_TVALID = 1'b1;
    end else begin
        dst_V_pixel51_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0))) begin
        dst_V_pixel52_TDATA_blk_n = dst_V_pixel52_TREADY;
    end else begin
        dst_V_pixel52_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0) & ~ap_sig_421 & (1'b0 == ap_reg_ioackin_dst_V_pixel52_TREADY))) begin
        dst_V_pixel52_TVALID = 1'b1;
    end else begin
        dst_V_pixel52_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0))) begin
        dst_V_pixel53_TDATA_blk_n = dst_V_pixel53_TREADY;
    end else begin
        dst_V_pixel53_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0) & ~ap_sig_421 & (1'b0 == ap_reg_ioackin_dst_V_pixel53_TREADY))) begin
        dst_V_pixel53_TVALID = 1'b1;
    end else begin
        dst_V_pixel53_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0))) begin
        dst_V_pixel54_TDATA_blk_n = dst_V_pixel54_TREADY;
    end else begin
        dst_V_pixel54_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0) & ~ap_sig_421 & (1'b0 == ap_reg_ioackin_dst_V_pixel54_TREADY))) begin
        dst_V_pixel54_TVALID = 1'b1;
    end else begin
        dst_V_pixel54_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0))) begin
        dst_V_pixel55_TDATA_blk_n = dst_V_pixel55_TREADY;
    end else begin
        dst_V_pixel55_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0) & ~ap_sig_421 & (1'b0 == ap_reg_ioackin_dst_V_pixel55_TREADY))) begin
        dst_V_pixel55_TVALID = 1'b1;
    end else begin
        dst_V_pixel55_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0))) begin
        dst_V_pixel56_TDATA_blk_n = dst_V_pixel56_TREADY;
    end else begin
        dst_V_pixel56_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0) & ~ap_sig_421 & (1'b0 == ap_reg_ioackin_dst_V_pixel56_TREADY))) begin
        dst_V_pixel56_TVALID = 1'b1;
    end else begin
        dst_V_pixel56_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0))) begin
        dst_V_pixel57_TDATA_blk_n = dst_V_pixel57_TREADY;
    end else begin
        dst_V_pixel57_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0) & ~ap_sig_421 & (1'b0 == ap_reg_ioackin_dst_V_pixel57_TREADY))) begin
        dst_V_pixel57_TVALID = 1'b1;
    end else begin
        dst_V_pixel57_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0))) begin
        dst_V_pixel58_TDATA_blk_n = dst_V_pixel58_TREADY;
    end else begin
        dst_V_pixel58_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0) & ~ap_sig_421 & (1'b0 == ap_reg_ioackin_dst_V_pixel58_TREADY))) begin
        dst_V_pixel58_TVALID = 1'b1;
    end else begin
        dst_V_pixel58_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0))) begin
        dst_V_pixel59_TDATA_blk_n = dst_V_pixel59_TREADY;
    end else begin
        dst_V_pixel59_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0) & ~ap_sig_421 & (1'b0 == ap_reg_ioackin_dst_V_pixel59_TREADY))) begin
        dst_V_pixel59_TVALID = 1'b1;
    end else begin
        dst_V_pixel59_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0))) begin
        dst_V_pixel60_TDATA_blk_n = dst_V_pixel60_TREADY;
    end else begin
        dst_V_pixel60_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0) & ~ap_sig_421 & (1'b0 == ap_reg_ioackin_dst_V_pixel60_TREADY))) begin
        dst_V_pixel60_TVALID = 1'b1;
    end else begin
        dst_V_pixel60_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0))) begin
        dst_V_pixel61_TDATA_blk_n = dst_V_pixel61_TREADY;
    end else begin
        dst_V_pixel61_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0) & ~ap_sig_421 & (1'b0 == ap_reg_ioackin_dst_V_pixel61_TREADY))) begin
        dst_V_pixel61_TVALID = 1'b1;
    end else begin
        dst_V_pixel61_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0))) begin
        dst_V_pixel62_TDATA_blk_n = dst_V_pixel62_TREADY;
    end else begin
        dst_V_pixel62_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0) & ~ap_sig_421 & (1'b0 == ap_reg_ioackin_dst_V_pixel62_TREADY))) begin
        dst_V_pixel62_TVALID = 1'b1;
    end else begin
        dst_V_pixel62_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0))) begin
        dst_V_pixel63_TDATA_blk_n = dst_V_pixel63_TREADY;
    end else begin
        dst_V_pixel63_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0) & ~ap_sig_421 & (1'b0 == ap_reg_ioackin_dst_V_pixel63_TREADY))) begin
        dst_V_pixel63_TVALID = 1'b1;
    end else begin
        dst_V_pixel63_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0))) begin
        dst_V_pixel64_TDATA_blk_n = dst_V_pixel64_TREADY;
    end else begin
        dst_V_pixel64_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0) & ~ap_sig_421 & (1'b0 == ap_reg_ioackin_dst_V_pixel64_TREADY))) begin
        dst_V_pixel64_TVALID = 1'b1;
    end else begin
        dst_V_pixel64_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0))) begin
        dst_V_pixel65_TDATA_blk_n = dst_V_pixel65_TREADY;
    end else begin
        dst_V_pixel65_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0) & ~ap_sig_421 & (1'b0 == ap_reg_ioackin_dst_V_pixel65_TREADY))) begin
        dst_V_pixel65_TVALID = 1'b1;
    end else begin
        dst_V_pixel65_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0))) begin
        dst_V_pixel66_TDATA_blk_n = dst_V_pixel66_TREADY;
    end else begin
        dst_V_pixel66_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0) & ~ap_sig_421 & (1'b0 == ap_reg_ioackin_dst_V_pixel66_TREADY))) begin
        dst_V_pixel66_TVALID = 1'b1;
    end else begin
        dst_V_pixel66_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0))) begin
        dst_V_pixel67_TDATA_blk_n = dst_V_pixel67_TREADY;
    end else begin
        dst_V_pixel67_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0) & ~ap_sig_421 & (1'b0 == ap_reg_ioackin_dst_V_pixel67_TREADY))) begin
        dst_V_pixel67_TVALID = 1'b1;
    end else begin
        dst_V_pixel67_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0))) begin
        dst_V_pixel68_TDATA_blk_n = dst_V_pixel68_TREADY;
    end else begin
        dst_V_pixel68_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0) & ~ap_sig_421 & (1'b0 == ap_reg_ioackin_dst_V_pixel68_TREADY))) begin
        dst_V_pixel68_TVALID = 1'b1;
    end else begin
        dst_V_pixel68_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0))) begin
        dst_V_pixel69_TDATA_blk_n = dst_V_pixel69_TREADY;
    end else begin
        dst_V_pixel69_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0) & ~ap_sig_421 & (1'b0 == ap_reg_ioackin_dst_V_pixel69_TREADY))) begin
        dst_V_pixel69_TVALID = 1'b1;
    end else begin
        dst_V_pixel69_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0))) begin
        dst_V_pixel70_TDATA_blk_n = dst_V_pixel70_TREADY;
    end else begin
        dst_V_pixel70_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0) & ~ap_sig_421 & (1'b0 == ap_reg_ioackin_dst_V_pixel70_TREADY))) begin
        dst_V_pixel70_TVALID = 1'b1;
    end else begin
        dst_V_pixel70_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0))) begin
        dst_V_pixel71_TDATA_blk_n = dst_V_pixel71_TREADY;
    end else begin
        dst_V_pixel71_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0) & ~ap_sig_421 & (1'b0 == ap_reg_ioackin_dst_V_pixel71_TREADY))) begin
        dst_V_pixel71_TVALID = 1'b1;
    end else begin
        dst_V_pixel71_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0))) begin
        dst_V_pixel72_TDATA_blk_n = dst_V_pixel72_TREADY;
    end else begin
        dst_V_pixel72_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0) & ~ap_sig_421 & (1'b0 == ap_reg_ioackin_dst_V_pixel72_TREADY))) begin
        dst_V_pixel72_TVALID = 1'b1;
    end else begin
        dst_V_pixel72_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0))) begin
        dst_V_pixel73_TDATA_blk_n = dst_V_pixel73_TREADY;
    end else begin
        dst_V_pixel73_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0) & ~ap_sig_421 & (1'b0 == ap_reg_ioackin_dst_V_pixel73_TREADY))) begin
        dst_V_pixel73_TVALID = 1'b1;
    end else begin
        dst_V_pixel73_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0))) begin
        dst_V_pixel74_TDATA_blk_n = dst_V_pixel74_TREADY;
    end else begin
        dst_V_pixel74_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0) & ~ap_sig_421 & (1'b0 == ap_reg_ioackin_dst_V_pixel74_TREADY))) begin
        dst_V_pixel74_TVALID = 1'b1;
    end else begin
        dst_V_pixel74_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0))) begin
        dst_V_pixel75_TDATA_blk_n = dst_V_pixel75_TREADY;
    end else begin
        dst_V_pixel75_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0) & ~ap_sig_421 & (1'b0 == ap_reg_ioackin_dst_V_pixel75_TREADY))) begin
        dst_V_pixel75_TVALID = 1'b1;
    end else begin
        dst_V_pixel75_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0))) begin
        dst_V_pixel76_TDATA_blk_n = dst_V_pixel76_TREADY;
    end else begin
        dst_V_pixel76_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0) & ~ap_sig_421 & (1'b0 == ap_reg_ioackin_dst_V_pixel76_TREADY))) begin
        dst_V_pixel76_TVALID = 1'b1;
    end else begin
        dst_V_pixel76_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0))) begin
        dst_V_pixel77_TDATA_blk_n = dst_V_pixel77_TREADY;
    end else begin
        dst_V_pixel77_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0) & ~ap_sig_421 & (1'b0 == ap_reg_ioackin_dst_V_pixel77_TREADY))) begin
        dst_V_pixel77_TVALID = 1'b1;
    end else begin
        dst_V_pixel77_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0))) begin
        dst_V_pixel78_TDATA_blk_n = dst_V_pixel78_TREADY;
    end else begin
        dst_V_pixel78_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0) & ~ap_sig_421 & (1'b0 == ap_reg_ioackin_dst_V_pixel78_TREADY))) begin
        dst_V_pixel78_TVALID = 1'b1;
    end else begin
        dst_V_pixel78_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0))) begin
        dst_V_pixel79_TDATA_blk_n = dst_V_pixel79_TREADY;
    end else begin
        dst_V_pixel79_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0) & ~ap_sig_421 & (1'b0 == ap_reg_ioackin_dst_V_pixel79_TREADY))) begin
        dst_V_pixel79_TVALID = 1'b1;
    end else begin
        dst_V_pixel79_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0))) begin
        dst_V_pixel80_TDATA_blk_n = dst_V_pixel80_TREADY;
    end else begin
        dst_V_pixel80_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0) & ~ap_sig_421 & (1'b0 == ap_reg_ioackin_dst_V_pixel80_TREADY))) begin
        dst_V_pixel80_TVALID = 1'b1;
    end else begin
        dst_V_pixel80_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0))) begin
        dst_V_pixel81_TDATA_blk_n = dst_V_pixel81_TREADY;
    end else begin
        dst_V_pixel81_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0) & ~ap_sig_421 & (1'b0 == ap_reg_ioackin_dst_V_pixel81_TREADY))) begin
        dst_V_pixel81_TVALID = 1'b1;
    end else begin
        dst_V_pixel81_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0))) begin
        dst_V_pixel82_TDATA_blk_n = dst_V_pixel82_TREADY;
    end else begin
        dst_V_pixel82_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0) & ~ap_sig_421 & (1'b0 == ap_reg_ioackin_dst_V_pixel82_TREADY))) begin
        dst_V_pixel82_TVALID = 1'b1;
    end else begin
        dst_V_pixel82_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0))) begin
        dst_V_pixel_TDATA_blk_n = dst_V_pixel_TREADY;
    end else begin
        dst_V_pixel_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0) & ~ap_sig_421 & (1'b0 == ap_reg_ioackin_dst_V_pixel_TREADY))) begin
        dst_V_pixel_TVALID = 1'b1;
    end else begin
        dst_V_pixel_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0) & ~(ap_sig_421 | ((exitcond4_fu_765_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_TREADY))))) begin
        src_V_pixel0_update = 1'b1;
    end else begin
        src_V_pixel0_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0))) begin
        src_V_pixel10_blk_n = src_V_pixel10_empty_n;
    end else begin
        src_V_pixel10_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0))) begin
        src_V_pixel11_blk_n = src_V_pixel11_empty_n;
    end else begin
        src_V_pixel11_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0))) begin
        src_V_pixel12_blk_n = src_V_pixel12_empty_n;
    end else begin
        src_V_pixel12_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0))) begin
        src_V_pixel13_blk_n = src_V_pixel13_empty_n;
    end else begin
        src_V_pixel13_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0))) begin
        src_V_pixel14_blk_n = src_V_pixel14_empty_n;
    end else begin
        src_V_pixel14_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0))) begin
        src_V_pixel15_blk_n = src_V_pixel15_empty_n;
    end else begin
        src_V_pixel15_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0))) begin
        src_V_pixel16_blk_n = src_V_pixel16_empty_n;
    end else begin
        src_V_pixel16_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0))) begin
        src_V_pixel17_blk_n = src_V_pixel17_empty_n;
    end else begin
        src_V_pixel17_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0))) begin
        src_V_pixel18_blk_n = src_V_pixel18_empty_n;
    end else begin
        src_V_pixel18_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0))) begin
        src_V_pixel19_blk_n = src_V_pixel19_empty_n;
    end else begin
        src_V_pixel19_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0))) begin
        src_V_pixel1_blk_n = src_V_pixel1_empty_n;
    end else begin
        src_V_pixel1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0))) begin
        src_V_pixel20_blk_n = src_V_pixel20_empty_n;
    end else begin
        src_V_pixel20_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0))) begin
        src_V_pixel21_blk_n = src_V_pixel21_empty_n;
    end else begin
        src_V_pixel21_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0))) begin
        src_V_pixel22_blk_n = src_V_pixel22_empty_n;
    end else begin
        src_V_pixel22_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0))) begin
        src_V_pixel23_blk_n = src_V_pixel23_empty_n;
    end else begin
        src_V_pixel23_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0))) begin
        src_V_pixel24_blk_n = src_V_pixel24_empty_n;
    end else begin
        src_V_pixel24_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0))) begin
        src_V_pixel25_blk_n = src_V_pixel25_empty_n;
    end else begin
        src_V_pixel25_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0))) begin
        src_V_pixel26_blk_n = src_V_pixel26_empty_n;
    end else begin
        src_V_pixel26_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0))) begin
        src_V_pixel27_blk_n = src_V_pixel27_empty_n;
    end else begin
        src_V_pixel27_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0))) begin
        src_V_pixel28_blk_n = src_V_pixel28_empty_n;
    end else begin
        src_V_pixel28_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0))) begin
        src_V_pixel29_blk_n = src_V_pixel29_empty_n;
    end else begin
        src_V_pixel29_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0))) begin
        src_V_pixel2_blk_n = src_V_pixel2_empty_n;
    end else begin
        src_V_pixel2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0))) begin
        src_V_pixel30_blk_n = src_V_pixel30_empty_n;
    end else begin
        src_V_pixel30_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0))) begin
        src_V_pixel31_blk_n = src_V_pixel31_empty_n;
    end else begin
        src_V_pixel31_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0))) begin
        src_V_pixel32_blk_n = src_V_pixel32_empty_n;
    end else begin
        src_V_pixel32_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0))) begin
        src_V_pixel33_blk_n = src_V_pixel33_empty_n;
    end else begin
        src_V_pixel33_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0))) begin
        src_V_pixel34_blk_n = src_V_pixel34_empty_n;
    end else begin
        src_V_pixel34_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0))) begin
        src_V_pixel35_blk_n = src_V_pixel35_empty_n;
    end else begin
        src_V_pixel35_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0))) begin
        src_V_pixel36_blk_n = src_V_pixel36_empty_n;
    end else begin
        src_V_pixel36_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0))) begin
        src_V_pixel37_blk_n = src_V_pixel37_empty_n;
    end else begin
        src_V_pixel37_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0))) begin
        src_V_pixel38_blk_n = src_V_pixel38_empty_n;
    end else begin
        src_V_pixel38_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0))) begin
        src_V_pixel39_blk_n = src_V_pixel39_empty_n;
    end else begin
        src_V_pixel39_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0))) begin
        src_V_pixel3_blk_n = src_V_pixel3_empty_n;
    end else begin
        src_V_pixel3_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0))) begin
        src_V_pixel40_blk_n = src_V_pixel40_empty_n;
    end else begin
        src_V_pixel40_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0))) begin
        src_V_pixel41_blk_n = src_V_pixel41_empty_n;
    end else begin
        src_V_pixel41_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0))) begin
        src_V_pixel4_blk_n = src_V_pixel4_empty_n;
    end else begin
        src_V_pixel4_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0))) begin
        src_V_pixel5_blk_n = src_V_pixel5_empty_n;
    end else begin
        src_V_pixel5_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0))) begin
        src_V_pixel6_blk_n = src_V_pixel6_empty_n;
    end else begin
        src_V_pixel6_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0))) begin
        src_V_pixel7_blk_n = src_V_pixel7_empty_n;
    end else begin
        src_V_pixel7_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0))) begin
        src_V_pixel8_blk_n = src_V_pixel8_empty_n;
    end else begin
        src_V_pixel8_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0))) begin
        src_V_pixel9_blk_n = src_V_pixel9_empty_n;
    end else begin
        src_V_pixel9_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0))) begin
        src_V_pixel_blk_n = src_V_pixel_empty_n;
    end else begin
        src_V_pixel_blk_n = 1'b1;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : begin
            if (~ap_sig_434) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : begin
            if ((~(ap_sig_421 | ((exitcond4_fu_765_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_TREADY))) & ~(exitcond4_fu_765_p2 == 1'b0))) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else if (((exitcond4_fu_765_p2 == 1'b0) & ~(ap_sig_421 | ((exitcond4_fu_765_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_TREADY))))) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    ap_sig_20 = (ap_CS_fsm[ap_const_lv32_0] == 1'b1);
end

always @ (*) begin
    ap_sig_2655 = (~ap_sig_421 & (1'b1 == dst_V_pixel42_TREADY));
end

always @ (*) begin
    ap_sig_2658 = (~ap_sig_421 & (1'b1 == dst_V_pixel43_TREADY));
end

always @ (*) begin
    ap_sig_2660 = (~ap_sig_421 & (1'b1 == dst_V_pixel44_TREADY));
end

always @ (*) begin
    ap_sig_2662 = (~ap_sig_421 & (1'b1 == dst_V_pixel45_TREADY));
end

always @ (*) begin
    ap_sig_2664 = (~ap_sig_421 & (1'b1 == dst_V_pixel46_TREADY));
end

always @ (*) begin
    ap_sig_2666 = (~ap_sig_421 & (1'b1 == dst_V_pixel47_TREADY));
end

always @ (*) begin
    ap_sig_2668 = (~ap_sig_421 & (1'b1 == dst_V_pixel48_TREADY));
end

always @ (*) begin
    ap_sig_2670 = (~ap_sig_421 & (1'b1 == dst_V_pixel49_TREADY));
end

always @ (*) begin
    ap_sig_2672 = (~ap_sig_421 & (1'b1 == dst_V_pixel50_TREADY));
end

always @ (*) begin
    ap_sig_2674 = (~ap_sig_421 & (1'b1 == dst_V_pixel51_TREADY));
end

always @ (*) begin
    ap_sig_2676 = (~ap_sig_421 & (1'b1 == dst_V_pixel52_TREADY));
end

always @ (*) begin
    ap_sig_2678 = (~ap_sig_421 & (1'b1 == dst_V_pixel53_TREADY));
end

always @ (*) begin
    ap_sig_2680 = (~ap_sig_421 & (1'b1 == dst_V_pixel54_TREADY));
end

always @ (*) begin
    ap_sig_2682 = (~ap_sig_421 & (1'b1 == dst_V_pixel55_TREADY));
end

always @ (*) begin
    ap_sig_2684 = (~ap_sig_421 & (1'b1 == dst_V_pixel56_TREADY));
end

always @ (*) begin
    ap_sig_2686 = (~ap_sig_421 & (1'b1 == dst_V_pixel57_TREADY));
end

always @ (*) begin
    ap_sig_2688 = (~ap_sig_421 & (1'b1 == dst_V_pixel58_TREADY));
end

always @ (*) begin
    ap_sig_2690 = (~ap_sig_421 & (1'b1 == dst_V_pixel59_TREADY));
end

always @ (*) begin
    ap_sig_2692 = (~ap_sig_421 & (1'b1 == dst_V_pixel60_TREADY));
end

always @ (*) begin
    ap_sig_2694 = (~ap_sig_421 & (1'b1 == dst_V_pixel61_TREADY));
end

always @ (*) begin
    ap_sig_2696 = (~ap_sig_421 & (1'b1 == dst_V_pixel62_TREADY));
end

always @ (*) begin
    ap_sig_2698 = (~ap_sig_421 & (1'b1 == dst_V_pixel63_TREADY));
end

always @ (*) begin
    ap_sig_2700 = (~ap_sig_421 & (1'b1 == dst_V_pixel64_TREADY));
end

always @ (*) begin
    ap_sig_2702 = (~ap_sig_421 & (1'b1 == dst_V_pixel65_TREADY));
end

always @ (*) begin
    ap_sig_2704 = (~ap_sig_421 & (1'b1 == dst_V_pixel66_TREADY));
end

always @ (*) begin
    ap_sig_2706 = (~ap_sig_421 & (1'b1 == dst_V_pixel67_TREADY));
end

always @ (*) begin
    ap_sig_2708 = (~ap_sig_421 & (1'b1 == dst_V_pixel68_TREADY));
end

always @ (*) begin
    ap_sig_2710 = (~ap_sig_421 & (1'b1 == dst_V_pixel69_TREADY));
end

always @ (*) begin
    ap_sig_2712 = (~ap_sig_421 & (1'b1 == dst_V_pixel70_TREADY));
end

always @ (*) begin
    ap_sig_2714 = (~ap_sig_421 & (1'b1 == dst_V_pixel71_TREADY));
end

always @ (*) begin
    ap_sig_2716 = (~ap_sig_421 & (1'b1 == dst_V_pixel72_TREADY));
end

always @ (*) begin
    ap_sig_2718 = (~ap_sig_421 & (1'b1 == dst_V_pixel73_TREADY));
end

always @ (*) begin
    ap_sig_2720 = (~ap_sig_421 & (1'b1 == dst_V_pixel74_TREADY));
end

always @ (*) begin
    ap_sig_2722 = (~ap_sig_421 & (1'b1 == dst_V_pixel75_TREADY));
end

always @ (*) begin
    ap_sig_2724 = (~ap_sig_421 & (1'b1 == dst_V_pixel76_TREADY));
end

always @ (*) begin
    ap_sig_2726 = (~ap_sig_421 & (1'b1 == dst_V_pixel77_TREADY));
end

always @ (*) begin
    ap_sig_2728 = (~ap_sig_421 & (1'b1 == dst_V_pixel78_TREADY));
end

always @ (*) begin
    ap_sig_2730 = (~ap_sig_421 & (1'b1 == dst_V_pixel79_TREADY));
end

always @ (*) begin
    ap_sig_2732 = (~ap_sig_421 & (1'b1 == dst_V_pixel80_TREADY));
end

always @ (*) begin
    ap_sig_2734 = (~ap_sig_421 & (1'b1 == dst_V_pixel81_TREADY));
end

always @ (*) begin
    ap_sig_2736 = (~ap_sig_421 & (1'b1 == dst_V_pixel82_TREADY));
end

always @ (*) begin
    ap_sig_2738 = (~ap_sig_421 & (1'b1 == dst_V_pixel_TREADY));
end

always @ (*) begin
    ap_sig_327 = (1'b1 == ap_CS_fsm[ap_const_lv32_1]);
end

always @ (*) begin
    ap_sig_333 = ((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_765_p2 == 1'b0));
end

always @ (*) begin
    ap_sig_421 = ((exitcond4_fu_765_p2 == 1'b0) & (src_V_pixel0_status == 1'b0));
end

always @ (*) begin
    ap_sig_434 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign dst_V_pixel42_TDATA = src_V_pixel1_dout;

assign dst_V_pixel43_TDATA = src_V_pixel2_dout;

assign dst_V_pixel44_TDATA = src_V_pixel3_dout;

assign dst_V_pixel45_TDATA = src_V_pixel4_dout;

assign dst_V_pixel46_TDATA = src_V_pixel5_dout;

assign dst_V_pixel47_TDATA = src_V_pixel6_dout;

assign dst_V_pixel48_TDATA = src_V_pixel7_dout;

assign dst_V_pixel49_TDATA = src_V_pixel8_dout;

assign dst_V_pixel50_TDATA = src_V_pixel9_dout;

assign dst_V_pixel51_TDATA = src_V_pixel10_dout;

assign dst_V_pixel52_TDATA = src_V_pixel11_dout;

assign dst_V_pixel53_TDATA = src_V_pixel12_dout;

assign dst_V_pixel54_TDATA = src_V_pixel13_dout;

assign dst_V_pixel55_TDATA = src_V_pixel14_dout;

assign dst_V_pixel56_TDATA = src_V_pixel15_dout;

assign dst_V_pixel57_TDATA = src_V_pixel16_dout;

assign dst_V_pixel58_TDATA = src_V_pixel17_dout;

assign dst_V_pixel59_TDATA = src_V_pixel18_dout;

assign dst_V_pixel60_TDATA = src_V_pixel19_dout;

assign dst_V_pixel61_TDATA = src_V_pixel20_dout;

assign dst_V_pixel62_TDATA = src_V_pixel21_dout;

assign dst_V_pixel63_TDATA = src_V_pixel22_dout;

assign dst_V_pixel64_TDATA = src_V_pixel23_dout;

assign dst_V_pixel65_TDATA = src_V_pixel24_dout;

assign dst_V_pixel66_TDATA = src_V_pixel25_dout;

assign dst_V_pixel67_TDATA = src_V_pixel26_dout;

assign dst_V_pixel68_TDATA = src_V_pixel27_dout;

assign dst_V_pixel69_TDATA = src_V_pixel28_dout;

assign dst_V_pixel70_TDATA = src_V_pixel29_dout;

assign dst_V_pixel71_TDATA = src_V_pixel30_dout;

assign dst_V_pixel72_TDATA = src_V_pixel31_dout;

assign dst_V_pixel73_TDATA = src_V_pixel32_dout;

assign dst_V_pixel74_TDATA = src_V_pixel33_dout;

assign dst_V_pixel75_TDATA = src_V_pixel34_dout;

assign dst_V_pixel76_TDATA = src_V_pixel35_dout;

assign dst_V_pixel77_TDATA = src_V_pixel36_dout;

assign dst_V_pixel78_TDATA = src_V_pixel37_dout;

assign dst_V_pixel79_TDATA = src_V_pixel38_dout;

assign dst_V_pixel80_TDATA = src_V_pixel39_dout;

assign dst_V_pixel81_TDATA = src_V_pixel40_dout;

assign dst_V_pixel82_TDATA = src_V_pixel41_dout;

assign dst_V_pixel_TDATA = src_V_pixel_dout;

assign exitcond4_fu_765_p2 = ((i_reg_754 == ap_const_lv9_1E0) ? 1'b1 : 1'b0);

assign i_8_fu_771_p2 = (i_reg_754 + ap_const_lv9_1);

assign src_V_pixel0_status = (src_V_pixel_empty_n & src_V_pixel1_empty_n & src_V_pixel2_empty_n & src_V_pixel3_empty_n & src_V_pixel4_empty_n & src_V_pixel5_empty_n & src_V_pixel6_empty_n & src_V_pixel7_empty_n & src_V_pixel8_empty_n & src_V_pixel9_empty_n & src_V_pixel10_empty_n & src_V_pixel11_empty_n & src_V_pixel12_empty_n & src_V_pixel13_empty_n & src_V_pixel14_empty_n & src_V_pixel15_empty_n & src_V_pixel16_empty_n & src_V_pixel17_empty_n & src_V_pixel18_empty_n & src_V_pixel19_empty_n & src_V_pixel20_empty_n & src_V_pixel21_empty_n & src_V_pixel22_empty_n & src_V_pixel23_empty_n & src_V_pixel24_empty_n & src_V_pixel25_empty_n & src_V_pixel26_empty_n & src_V_pixel27_empty_n & src_V_pixel28_empty_n & src_V_pixel29_empty_n & src_V_pixel30_empty_n & src_V_pixel31_empty_n & src_V_pixel32_empty_n & src_V_pixel33_empty_n & src_V_pixel34_empty_n & src_V_pixel35_empty_n & src_V_pixel36_empty_n & src_V_pixel37_empty_n & src_V_pixel38_empty_n & src_V_pixel39_empty_n & src_V_pixel40_empty_n & src_V_pixel41_empty_n);

assign src_V_pixel10_read = src_V_pixel0_update;

assign src_V_pixel11_read = src_V_pixel0_update;

assign src_V_pixel12_read = src_V_pixel0_update;

assign src_V_pixel13_read = src_V_pixel0_update;

assign src_V_pixel14_read = src_V_pixel0_update;

assign src_V_pixel15_read = src_V_pixel0_update;

assign src_V_pixel16_read = src_V_pixel0_update;

assign src_V_pixel17_read = src_V_pixel0_update;

assign src_V_pixel18_read = src_V_pixel0_update;

assign src_V_pixel19_read = src_V_pixel0_update;

assign src_V_pixel1_read = src_V_pixel0_update;

assign src_V_pixel20_read = src_V_pixel0_update;

assign src_V_pixel21_read = src_V_pixel0_update;

assign src_V_pixel22_read = src_V_pixel0_update;

assign src_V_pixel23_read = src_V_pixel0_update;

assign src_V_pixel24_read = src_V_pixel0_update;

assign src_V_pixel25_read = src_V_pixel0_update;

assign src_V_pixel26_read = src_V_pixel0_update;

assign src_V_pixel27_read = src_V_pixel0_update;

assign src_V_pixel28_read = src_V_pixel0_update;

assign src_V_pixel29_read = src_V_pixel0_update;

assign src_V_pixel2_read = src_V_pixel0_update;

assign src_V_pixel30_read = src_V_pixel0_update;

assign src_V_pixel31_read = src_V_pixel0_update;

assign src_V_pixel32_read = src_V_pixel0_update;

assign src_V_pixel33_read = src_V_pixel0_update;

assign src_V_pixel34_read = src_V_pixel0_update;

assign src_V_pixel35_read = src_V_pixel0_update;

assign src_V_pixel36_read = src_V_pixel0_update;

assign src_V_pixel37_read = src_V_pixel0_update;

assign src_V_pixel38_read = src_V_pixel0_update;

assign src_V_pixel39_read = src_V_pixel0_update;

assign src_V_pixel3_read = src_V_pixel0_update;

assign src_V_pixel40_read = src_V_pixel0_update;

assign src_V_pixel41_read = src_V_pixel0_update;

assign src_V_pixel4_read = src_V_pixel0_update;

assign src_V_pixel5_read = src_V_pixel0_update;

assign src_V_pixel6_read = src_V_pixel0_update;

assign src_V_pixel7_read = src_V_pixel0_update;

assign src_V_pixel8_read = src_V_pixel0_update;

assign src_V_pixel9_read = src_V_pixel0_update;

assign src_V_pixel_read = src_V_pixel0_update;

endmodule //Sobel_downstrm2upstrm_array_of_pixel
