Benchmark: c5315

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP2 for linux64 - Feb 23, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
date
Fri May 14 00:08:20 2021
set_host_options -max_cores 8
1
set compile_seqmap_propagate_constants     false
false
set compile_seqmap_propagate_high_effort   false
false
set compile_enable_register_merging        false
false
set timing_separate_clock_gating_group     true
true
set design   [getenv "DESIGN"]
c5315
set search_path [concat * $search_path]
* . /opt/programs/synopsys/dc/libraries/syn /opt/programs/synopsys/dc/minpower/syn /opt/programs/synopsys/dc/dw/syn_ver /opt/programs/synopsys/dc/dw/sim_ver
define_design_lib WORK -path ./work
1
set target_library {../../../library_files/Nangate_Library_slow_ccs.db}
../../../library_files/Nangate_Library_slow_ccs.db
set link_library {../../../library_files/Nangate_Library_slow_ccs.db}
../../../library_files/Nangate_Library_slow_ccs.db
set_dont_use [get_lib_cells NangateOpenCellLibrary/*]
Loading db file '/home/nsl278/from_newnano/CASLock_TCHES_Artifact/library_files/Nangate_Library_slow_ccs.db'
Information: Using CCS timing libraries. (TIM-024)
1
set_attribute [get_lib_cells NangateOpenCellLibrary/NAND2_*] dont_use false
Information: Attribute 'dont_use' is set on 3 objects. (UID-186)
NangateOpenCellLibrary/NAND2_X1 NangateOpenCellLibrary/NAND2_X2 NangateOpenCellLibrary/NAND2_X4
set_attribute [get_lib_cells NangateOpenCellLibrary/AND2_*] dont_use false
Information: Attribute 'dont_use' is set on 3 objects. (UID-186)
NangateOpenCellLibrary/AND2_X1 NangateOpenCellLibrary/AND2_X2 NangateOpenCellLibrary/AND2_X4
set_attribute [get_lib_cells NangateOpenCellLibrary/NOR2_*] dont_use false
Information: Attribute 'dont_use' is set on 3 objects. (UID-186)
NangateOpenCellLibrary/NOR2_X1 NangateOpenCellLibrary/NOR2_X2 NangateOpenCellLibrary/NOR2_X4
set_attribute [get_lib_cells NangateOpenCellLibrary/OR2_*] dont_use false
Information: Attribute 'dont_use' is set on 3 objects. (UID-186)
NangateOpenCellLibrary/OR2_X1 NangateOpenCellLibrary/OR2_X2 NangateOpenCellLibrary/OR2_X4
set_attribute [get_lib_cells NangateOpenCellLibrary/XOR2_*] dont_use false
Information: Attribute 'dont_use' is set on 2 objects. (UID-186)
NangateOpenCellLibrary/XOR2_X1 NangateOpenCellLibrary/XOR2_X2
set_attribute [get_lib_cells NangateOpenCellLibrary/XNOR2_*] dont_use false
Information: Attribute 'dont_use' is set on 2 objects. (UID-186)
NangateOpenCellLibrary/XNOR2_X1 NangateOpenCellLibrary/XNOR2_X2
set_attribute [get_lib_cells NangateOpenCellLibrary/INV_*] dont_use false
Information: Attribute 'dont_use' is set on 6 objects. (UID-186)
NangateOpenCellLibrary/INV_X1 NangateOpenCellLibrary/INV_X2 NangateOpenCellLibrary/INV_X4 NangateOpenCellLibrary/INV_X8 NangateOpenCellLibrary/INV_X16 NangateOpenCellLibrary/INV_X32
analyze -library WORK -format sverilog ../Results/$design/${design}_lock.v
Running PRESTO HDLC
Compiling source file ../Results/c5315/c5315_lock.v
Presto compilation completed successfully.
1
elaborate ${design}_lock
Loading db file '/opt/programs/synopsys/dc/libraries/syn/gtech.db'
Loading db file '/opt/programs/synopsys/dc/libraries/syn/standard.sldb'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'c5315_lock'.
1
create_clock -name VCLK -period 10  -waveform {0 5}
Warning: Creating virtual clock named 'VCLK' with no sources. (UID-348)
1
set input_ports  [all_inputs]
{G14 G64 G94 G97 G206 G209 G210 G217 G218 G225 G226 G233 G234 G241 G242 G248 G251 G254 G257 G264 G265 G272 G273 G280 G281 G288 G293 G299 G302 G307 G308 G315 G316 G323 G324 G331 G332 G335 G338 G341 G348 G351 G358 G361 G366 G374 G389 G400 G411 G422 G435 G446 G457 G468 G479 G490 G503 G514 G523 G534 G1497 G2174 G4087 G4088 G4091 G4092}
set output_ports [all_outputs]
{G767}
set_input_delay -max 1 [get_ports $input_ports ] -clock VCLK
1
set_input_delay -min 0 [get_ports $input_ports ] -clock VCLK
1
set_output_delay -max 2 [get_ports $output_ports ] -clock VCLK
1
set_output_delay -min 1 [get_ports $output_ports ] -clock VCLK
1
ungroup -flatten -all
Warning: Design has no hierarchy.  No cells can be ungrouped. (UID-228)
0
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Running optimization using a maximum of 8 cores. (OPT-1500)
Loading db file '/opt/programs/synopsys/dc/libraries/syn/dw_foundation.sldb'
Warning: DesignWare synthetic library dw_foundation.sldb is added to the synthetic_library in the current command. (UISN-40)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.2 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.2 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
  Simplifying Design 'c5315_lock'

Loaded alib file './alib-52/Nangate_Library_slow_ccs.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'c5315_lock'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01     407.5      0.00       0.0       0.0                           6147.3145
    0:00:01     407.5      0.00       0.0       0.0                           6147.3145
    0:00:01     407.5      0.00       0.0       0.0                           6147.3145
    0:00:01     407.5      0.00       0.0       0.0                           6147.3145

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:01     406.4      0.00       0.0       0.0                           6132.1597
    0:00:01     406.4      0.00       0.0       0.0                           6132.1597
    0:00:01     406.4      0.00       0.0       0.0                           6132.1597
    0:00:01     406.4      0.00       0.0       0.0                           6132.1597
    0:00:01     406.4      0.00       0.0       0.0                           6132.1597
    0:00:01     406.4      0.00       0.0       0.0                           6132.1597
    0:00:01     406.4      0.00       0.0       0.0                           6132.1597
    0:00:01     406.4      0.00       0.0       0.0                           6132.1597
    0:00:01     406.4      0.00       0.0       0.0                           6132.1597
    0:00:01     406.4      0.00       0.0       0.0                           6132.1597
    0:00:01     406.4      0.00       0.0       0.0                           6132.1597
    0:00:01     406.4      0.00       0.0       0.0                           6132.1597
    0:00:01     406.4      0.00       0.0       0.0                           6132.1597
    0:00:01     406.4      0.00       0.0       0.0                           6132.1597
    0:00:01     406.4      0.00       0.0       0.0                           6132.1597
    0:00:01     406.4      0.00       0.0       0.0                           6132.1597
    0:00:01     406.4      0.00       0.0       0.0                           6132.1597
    0:00:01     406.4      0.00       0.0       0.0                           6132.1597
    0:00:01     406.4      0.00       0.0       0.0                           6132.1597
    0:00:01     406.4      0.00       0.0       0.0                           6132.1597
    0:00:01     406.4      0.00       0.0       0.0                           6132.1597
    0:00:01     406.4      0.00       0.0       0.0                           6132.1597


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01     406.4      0.00       0.0       0.0                           6132.1597
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
    0:00:01     406.4      0.00       0.0       0.0                           6132.1597
    0:00:01     406.4      0.00       0.0       0.0                           6132.1597
    0:00:01     406.4      0.00       0.0       0.0                           6132.1597
    0:00:01     406.4      0.00       0.0       0.0                           6132.1597
    0:00:01     406.4      0.00       0.0       0.0                           6132.1597
    0:00:01     406.4      0.00       0.0       0.0                           6132.1597
    0:00:01     406.4      0.00       0.0       0.0                           6132.1597
    0:00:01     406.4      0.00       0.0       0.0                           6132.1597
    0:00:01     406.4      0.00       0.0       0.0                           6132.1597
    0:00:01     406.4      0.00       0.0       0.0                           6132.1597
    0:00:01     406.4      0.00       0.0       0.0                           6132.1597
    0:00:01     406.4      0.00       0.0       0.0                           6132.1597
    0:00:01     406.4      0.00       0.0       0.0                           6132.1597
    0:00:01     406.4      0.00       0.0       0.0                           6132.1597
    0:00:01     406.4      0.00       0.0       0.0                           6132.1597
    0:00:01     406.4      0.00       0.0       0.0                           6132.1597
    0:00:01     406.4      0.00       0.0       0.0                           6132.1597
    0:00:01     406.4      0.00       0.0       0.0                           6132.1597
    0:00:01     406.4      0.00       0.0       0.0                           6132.1597
    0:00:01     406.4      0.00       0.0       0.0                           6132.1597
    0:00:01     406.4      0.00       0.0       0.0                           6132.1597
    0:00:01     406.4      0.00       0.0       0.0                           6132.1597

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01     406.4      0.00       0.0       0.0                           6132.1597
    0:00:01     406.4      0.00       0.0       0.0                           6132.1597
    0:00:01     406.4      0.00       0.0       0.0                           6132.1597
    0:00:01     406.4      0.00       0.0       0.0                           6132.1597
    0:00:01     406.4      0.00       0.0       0.0                           6132.1597
    0:00:01     406.4      0.00       0.0       0.0                           6132.1597
    0:00:01     406.4      0.00       0.0       0.0                           6132.1597
    0:00:01     406.4      0.00       0.0       0.0                           6132.1597
    0:00:01     406.4      0.00       0.0       0.0                           6132.1597
Loading db file '/home/nsl278/from_newnano/CASLock_TCHES_Artifact/library_files/Nangate_Library_slow_ccs.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
compile_ultra -increment 
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Running optimization using a maximum of 8 cores. (OPT-1500)
Warning: DesignWare synthetic library dw_foundation.sldb is added to the synthetic_library in the current command. (UISN-40)

Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping  (Incremental)
  ------------------------

  Updating timing information
Information: Updating design information... (UID-85)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:00     406.4      0.00       0.0       0.0                           6132.1597
    0:00:00     406.4      0.00       0.0       0.0                           6132.1597

  Beginning Mapping Optimizations  (Ultra High effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------

  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:00     406.4      0.00       0.0       0.0                           6132.1597
    0:00:00     406.4      0.00       0.0       0.0                           6132.1597
    0:00:00     406.4      0.00       0.0       0.0                           6132.1597
    0:00:00     406.4      0.00       0.0       0.0                           6132.1597
    0:00:00     406.4      0.00       0.0       0.0                           6132.1597
    0:00:00     406.4      0.00       0.0       0.0                           6132.1597
    0:00:00     406.4      0.00       0.0       0.0                           6132.1597

  Beginning Delay Optimization
  ----------------------------
    0:00:00     406.4      0.00       0.0       0.0                           6132.1597
    0:00:00     406.4      0.00       0.0       0.0                           6132.1597
    0:00:00     406.4      0.00       0.0       0.0                           6132.1597
    0:00:00     406.4      0.00       0.0       0.0                           6132.1597
    0:00:00     406.4      0.00       0.0       0.0                           6132.1597
    0:00:00     406.4      0.00       0.0       0.0                           6132.1597
    0:00:00     406.4      0.00       0.0       0.0                           6132.1597
    0:00:00     406.4      0.00       0.0       0.0                           6132.1597
    0:00:00     406.4      0.00       0.0       0.0                           6132.1597
    0:00:00     406.4      0.00       0.0       0.0                           6132.1597
    0:00:00     406.4      0.00       0.0       0.0                           6132.1597
    0:00:00     406.4      0.00       0.0       0.0                           6132.1597
    0:00:00     406.4      0.00       0.0       0.0                           6132.1597
    0:00:00     406.4      0.00       0.0       0.0                           6132.1597
    0:00:00     406.4      0.00       0.0       0.0                           6132.1597
    0:00:00     406.4      0.00       0.0       0.0                           6132.1597
    0:00:00     406.4      0.00       0.0       0.0                           6132.1597
    0:00:00     406.4      0.00       0.0       0.0                           6132.1597
    0:00:00     406.4      0.00       0.0       0.0                           6132.1597
    0:00:00     406.4      0.00       0.0       0.0                           6132.1597
    0:00:00     406.4      0.00       0.0       0.0                           6132.1597
    0:00:00     406.4      0.00       0.0       0.0                           6132.1597
    0:00:00     406.4      0.00       0.0       0.0                           6132.1597
    0:00:00     406.4      0.00       0.0       0.0                           6132.1597
    0:00:00     406.4      0.00       0.0       0.0                           6132.1597
    0:00:00     406.4      0.00       0.0       0.0                           6132.1597
    0:00:00     406.4      0.00       0.0       0.0                           6132.1597

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:00     406.4      0.00       0.0       0.0                           6132.1597
    0:00:00     406.4      0.00       0.0       0.0                           6132.1597
    0:00:00     406.4      0.00       0.0       0.0                           6132.1597
    0:00:00     406.4      0.00       0.0       0.0                           6132.1597
Loading db file '/home/nsl278/from_newnano/CASLock_TCHES_Artifact/library_files/Nangate_Library_slow_ccs.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
compile_ultra -increment 
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Running optimization using a maximum of 8 cores. (OPT-1500)
Warning: DesignWare synthetic library dw_foundation.sldb is added to the synthetic_library in the current command. (UISN-40)

Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping  (Incremental)
  ------------------------

  Updating timing information
Information: Updating design information... (UID-85)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:00     406.4      0.00       0.0       0.0                           6132.1597
    0:00:00     406.4      0.00       0.0       0.0                           6132.1597

  Beginning Mapping Optimizations  (Ultra High effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------

  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:00     406.4      0.00       0.0       0.0                           6132.1597
    0:00:00     406.4      0.00       0.0       0.0                           6132.1597
    0:00:00     406.4      0.00       0.0       0.0                           6132.1597
    0:00:00     406.4      0.00       0.0       0.0                           6132.1597
    0:00:00     406.4      0.00       0.0       0.0                           6132.1597
    0:00:00     406.4      0.00       0.0       0.0                           6132.1597
    0:00:00     406.4      0.00       0.0       0.0                           6132.1597

  Beginning Delay Optimization
  ----------------------------
    0:00:00     406.4      0.00       0.0       0.0                           6132.1597
    0:00:00     406.4      0.00       0.0       0.0                           6132.1597
    0:00:00     406.4      0.00       0.0       0.0                           6132.1597
    0:00:00     406.4      0.00       0.0       0.0                           6132.1597
    0:00:00     406.4      0.00       0.0       0.0                           6132.1597
    0:00:00     406.4      0.00       0.0       0.0                           6132.1597
    0:00:00     406.4      0.00       0.0       0.0                           6132.1597
    0:00:00     406.4      0.00       0.0       0.0                           6132.1597
    0:00:00     406.4      0.00       0.0       0.0                           6132.1597
    0:00:00     406.4      0.00       0.0       0.0                           6132.1597
    0:00:00     406.4      0.00       0.0       0.0                           6132.1597
    0:00:00     406.4      0.00       0.0       0.0                           6132.1597
    0:00:00     406.4      0.00       0.0       0.0                           6132.1597
    0:00:00     406.4      0.00       0.0       0.0                           6132.1597
    0:00:00     406.4      0.00       0.0       0.0                           6132.1597
    0:00:00     406.4      0.00       0.0       0.0                           6132.1597
    0:00:00     406.4      0.00       0.0       0.0                           6132.1597
    0:00:00     406.4      0.00       0.0       0.0                           6132.1597
    0:00:00     406.4      0.00       0.0       0.0                           6132.1597
    0:00:00     406.4      0.00       0.0       0.0                           6132.1597
    0:00:00     406.4      0.00       0.0       0.0                           6132.1597
    0:00:00     406.4      0.00       0.0       0.0                           6132.1597
    0:00:00     406.4      0.00       0.0       0.0                           6132.1597
    0:00:00     406.4      0.00       0.0       0.0                           6132.1597
    0:00:00     406.4      0.00       0.0       0.0                           6132.1597
    0:00:00     406.4      0.00       0.0       0.0                           6132.1597
    0:00:00     406.4      0.00       0.0       0.0                           6132.1597

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:00     406.4      0.00       0.0       0.0                           6132.1597
    0:00:00     406.4      0.00       0.0       0.0                           6132.1597
    0:00:00     406.4      0.00       0.0       0.0                           6132.1597
    0:00:00     406.4      0.00       0.0       0.0                           6132.1597
Loading db file '/home/nsl278/from_newnano/CASLock_TCHES_Artifact/library_files/Nangate_Library_slow_ccs.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
set bus_naming_style "%s_%d"
%s_%d
define_name_rules verilog -target_bus_naming_style "%s_%d"
1
change_names -rules verilog -hier
1
write -format verilog -hierarchy -output ../Results/$design/${design}_lock_synth_2ip.v 
Writing verilog file '/home/nsl278/from_newnano/CASLock_TCHES_Artifact/IFS-SAT_attack/Attack/Results/c5315/c5315_lock_synth_2ip.v'.
Warning: Bus naming style currently specified as %s_%d, verilog syntax requires bus naming style to be "[]".  (VO-13)
1
exit

Thank you...

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP2 for linux64 - Feb 23, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
set start [clock seconds]
1620936511
date
Fri May 14 00:08:31 2021
set_host_options -max_cores 8
1
set compile_seqmap_propagate_constants     false
false
set compile_seqmap_propagate_high_effort   false
false
set compile_enable_register_merging        false
false
set timing_separate_clock_gating_group     true
true
set design   [getenv "DESIGN"]
c5315
set keysize  [getenv "KEYSIZE"]
32
define_design_lib WORK -path ./work
1
set target_library {../../../library_files/Nangate_Library_slow_ccs.db}
../../../library_files/Nangate_Library_slow_ccs.db
set link_library {../../../library_files/Nangate_Library_slow_ccs.db}
../../../library_files/Nangate_Library_slow_ccs.db
read_verilog -netlist ../Results/$design/${design}_lock_synth_2ip.v
Loading db file '/home/nsl278/from_newnano/CASLock_TCHES_Artifact/library_files/Nangate_Library_slow_ccs.db'
Information: Using CCS timing libraries. (TIM-024)
Loading db file '/opt/programs/synopsys/dc/libraries/syn/gtech.db'
Loading db file '/opt/programs/synopsys/dc/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Loading verilog file '/home/nsl278/from_newnano/CASLock_TCHES_Artifact/IFS-SAT_attack/Attack/Results/c5315/c5315_lock_synth_2ip.v'
Running DC verilog reader
Performing 'read' command.
Compiling source file /home/nsl278/from_newnano/CASLock_TCHES_Artifact/IFS-SAT_attack/Attack/Results/c5315/c5315_lock_synth_2ip.v
Verilog netlist reader completed successfully.
Current design is now '/home/nsl278/from_newnano/CASLock_TCHES_Artifact/IFS-SAT_attack/Attack/Results/c5315/c5315_lock.db:c5315_lock'
Loaded 1 design.
Current design is 'c5315_lock'.
c5315_lock
set netList [get_attribute [get_nets] full_name]
G14 G64 G94 G97 G206 G209 G210 G217 G218 G225 G226 G233 G234 G241 G242 G248 G251 G254 G257 G264 G265 G272 G273 G280 G281 G288 G293 G299 G302 G307 G308 G315 G316 G323 G324 G331 G332 G335 G338 G341 G348 G351 G358 G361 G366 G374 G389 G400 G411 G422 G435 G446 G457 G468 G479 G490 G503 G514 G523 G534 G1497 G2174 G4087 G4088 G4091 G4092 G767 n471 n472 n473 n474 n475 n476 n477 n478 n479 n480 n481 n482 n483 n484 n485 n486 n487 n488 n489 n490 n491 n492 n493 n494 n495 n496 n497 n498 n499 n500 n501 n502 n503 n504 n505 n506 n507 n508 n509 n510 n511 n512 n513 n514 n515 n516 n517 n518 n519 n520 n521 n522 n523 n524 n525 n526 n527 n528 n529 n530 n531 n532 n533 n534 n535 n536 n537 n538 n539 n540 n541 n542 n543 n544 n545 n546 n547 n548 n549 n550 n551 n552 n553 n554 n555 n556 n557 n558 n559 n560 n561 n562 n563 n564 n565 n566 n567 n568 n569 n570 n571 n572 n573 n574 n575 n576 n577 n578 n579 n580 n581 n582 n583 n584 n585 n586 n587 n588 n589 n590 n591 n592 n593 n594 n595 n596 n597 n598 n599 n600 n601 n602 n603 n604 n605 n606 n607 n608 n609 n610 n611 n612 n613 n614 n615 n616 n617 n618 n619 n620 n621 n622 n623 n624 n625 n626 n627 n628 n629 n630 n631 n632 n633 n634 n635 n636 n637 n638 n639 n640 n641 n642 n643 n644 n645 n646 n647 n648 n649 n650 n651 n652 n653 n654 n655 n656 n657 n658 n659 n660 n661 n662 n663 n664 n665 n666 n667 n668 n669 n670 n671 n672 n673 n674 n675 n676 n677 n678 n679 n680 n681 n682 n683 n684 n685 n686 n687 n688 n689 n690 n691 n692 n693 n694 n695 n696 n697 n698 n699 n700 n701 n702 n703 n704 n705 n706 n707 n708 n709 n710 n711 n712 n713 n714 n715 n716 n717 n718 n719 n720 n721 n722 n723 n724 n725 n726 n727 n728 n729 n730 n731 n732 n733 n734 n735 n736 n737 n738 n739 n740 n741 n742 n743 n744 n745 n746 n747 n748 n749 n750 n751 n752 n753 n754 n755 n756 n757 n758 n759 n760 n761 n762 n763 n764 n765 n766 n767 n768 n769 n770 n771 n772 n773 n774 n775 n776 n777 n778 n779 n780 n781 n782 n783 n784 n785 n786 n787 n788 n789 n790 n791 n792 n793 n794 n795 n796 n797 n798 n799 n800 n801 n802 n803 n804 n805 n806 n807 n808 n809 n810 n811 n812 n813 n814 n815 n816 n817 n818 n819 n820 n821 n822 n823 n824 n825 n826 n827 n828 n829 n830 n831 n832 n833 n834 n835 n836 n837 n838 n839 n840 n841 n842 n843 n844 n845 n846 n847 n848 n849 n850 n851 n852 n853 n854 n855 n856 n857 n858 n859 n860 n861 n862 n863 n864 n865 n866 n867 n868 n869 n870 n871 n872 n873 n874 n875 n876 n877 n878 n879 n880 n881 n882 n883 n884 n885 n886 n887 n888 n889 n890 n891 n892 n893 n894 n895 n896 n897 n898 n899 n900 n901 n902 n903 n904 n905 n906 n907 n908 n909 n910 n911 n912 n913 n914 n915 n916 n917 n918 n919 n920 n921 n922 n923 n924 n925 n926 n927 n928 n929 n930 n931 n932 n933 n934 n935 n936 n937 n938 n939
echo -n "" > ../Results/$design/mcas_nets.txt
foreach n $netList {
    set cellSize [sizeof_collection [all_fanin -to $n -only_cells]]
    set inSize [sizeof_collection [all_fanin -to $n -startpoints_only]]

    if { $keysize == $inSize  && $cellSize < [expr $keysize*2]} {
        echo "net: $n, size: $cellSize"
	echo $n >> ../Results/$design/mcas_nets.txt
    }
}
net: n939, size: 39
set end [clock seconds]
1620936512
puts "Time: [expr ($end - $start)]"
Time: 1
exit

Thank you...
Flipsignal is: n939

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP2 for linux64 - Feb 23, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
#!/usr/bin/tclsh
set design [getenv "DESIGN"]
c5315
set flipsignal [getenv "FLIPSIGNAL"]
n939
set lib [getenv LIB]
2ip
set target_library {../../../library_files/Nangate_Library_slow_ccs.db}
../../../library_files/Nangate_Library_slow_ccs.db
set link_library {../../../library_files/Nangate_Library_slow_ccs.db}
../../../library_files/Nangate_Library_slow_ccs.db
sh mkdir -p ../Results
sh mkdir -p ../Results/$design
#read_verilog -netlist ../Results/${design}/CASlock_${design}_lock_synth_${lib}.v
read_verilog -netlist ../Results/${design}/${design}_lock_synth_${lib}.v
Loading db file '/home/nsl278/from_newnano/CASLock_TCHES_Artifact/library_files/Nangate_Library_slow_ccs.db'
Information: Using CCS timing libraries. (TIM-024)
Loading db file '/opt/programs/synopsys/dc/libraries/syn/gtech.db'
Loading db file '/opt/programs/synopsys/dc/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Loading verilog file '/home/nsl278/from_newnano/CASLock_TCHES_Artifact/IFS-SAT_attack/Attack/Results/c5315/c5315_lock_synth_2ip.v'
Running DC verilog reader
Performing 'read' command.
Compiling source file /home/nsl278/from_newnano/CASLock_TCHES_Artifact/IFS-SAT_attack/Attack/Results/c5315/c5315_lock_synth_2ip.v
Verilog netlist reader completed successfully.
Current design is now '/home/nsl278/from_newnano/CASLock_TCHES_Artifact/IFS-SAT_attack/Attack/Results/c5315/c5315_lock.db:c5315_lock'
Loaded 1 design.
Current design is 'c5315_lock'.
c5315_lock
create_port CASOP -direction "out"
Creating port 'CASOP' in design 'c5315_lock'.
1
connect_net $flipsignal CASOP
Connecting net 'n939' to port 'CASOP'.
1
proc listdiff {a b} {
    set diff {}
    foreach i $a {
        if { [lsearch -exact $b $i]==-1} {
            lappend diff $i
        }
    }
    return $diff
}
set all_ports [get_attribute [get_ports * -filter "direction == out"] full_name]
G767 CASOP
set rem_ports [listdiff $all_ports CASOP]
G767
foreach f $rem_ports {
    remove_port $f
}
Removing port 'G767' in design 'c5315_lock'.
set all_cells [get_attribute [get_cells] full_name]
U474 U475 U476 U477 U478 U479 U480 U481 U482 U483 U484 U485 U486 U487 U488 U489 U490 U491 U492 U493 U494 U495 U496 U497 U498 U499 U500 U501 U502 U503 U504 U505 U506 U507 U508 U509 U510 U511 U512 U513 U514 U515 U516 U517 U518 U519 U520 U521 U522 U523 U524 U525 U526 U527 U528 U529 U530 U531 U532 U533 U534 U535 U536 U537 U538 U539 U540 U541 U542 U543 U544 U545 U546 U547 U548 U549 U550 U551 U552 U553 U554 U555 U556 U557 U558 U559 U560 U561 U562 U563 U564 U565 U566 U567 U568 U569 U570 U571 U572 U573 U574 U575 U576 U577 U578 U579 U580 U581 U582 U583 U584 U585 U586 U587 U588 U589 U590 U591 U592 U593 U594 U595 U596 U597 U598 U599 U600 U601 U602 U603 U604 U605 U606 U607 U608 U609 U610 U611 U612 U613 U614 U615 U616 U617 U618 U619 U620 U621 U622 U623 U624 U625 U626 U627 U628 U629 U630 U631 U632 U633 U634 U635 U636 U637 U638 U639 U640 U641 U642 U643 U644 U645 U646 U647 U648 U649 U650 U651 U652 U653 U654 U655 U656 U657 U658 U659 U660 U661 U662 U663 U664 U665 U666 U667 U668 U669 U670 U671 U672 U673 U674 U675 U676 U677 U678 U679 U680 U681 U682 U683 U684 U685 U686 U687 U688 U689 U690 U691 U692 U693 U694 U695 U696 U697 U698 U699 U700 U701 U702 U703 U704 U705 U706 U707 U708 U709 U710 U711 U712 U713 U714 U715 U716 U717 U718 U719 U720 U721 U722 U723 U724 U725 U726 U727 U728 U729 U730 U731 U732 U733 U734 U735 U736 U737 U738 U739 U740 U741 U742 U743 U744 U745 U746 U747 U748 U749 U750 U751 U752 U753 U754 U755 U756 U757 U758 U759 U760 U761 U762 U763 U764 U765 U766 U767 U768 U769 U770 U771 U772 U773 U774 U775 U776 U777 U778 U779 U780 U781 U782 U783 U784 U785 U786 U787 U788 U789 U790 U791 U792 U793 U794 U795 U796 U797 U798 U799 U800 U801 U802 U803 U804 U805 U806 U807 U808 U809 U810 U811 U812 U813 U814 U815 U816 U817 U818 U819 U820 U821 U822 U823 U824 U825 U826 U827 U828 U829 U830 U831 U832 U833 U834 U835 U836 U837 U838 U839 U840 U841 U842 U843 U844 U845 U846 U847 U848 U849 U850 U851 U852 U853 U854 U855 U856 U857 U858 U859 U860 U861 U862 U863 U864 U865 U866 U867 U868 U869 U870 U871 U872 U873 U874 U875 U876 U877 U878 U879 U880 U881 U882 U883 U884 U885 U886 U887 U888 U889 U890 U891 U892 U893 U894 U895 U896 U897 U898 U899 U900 U901 U902 U903 U904 U905 U906 U907 U908 U909 U910 U911 U912 U913 U914 U915 U916 U917 U918 U919 U920 U921 U922 U923 U924 U925 U926 U927 U928 U929 U930 U931 U932 U933 U934 U935 U936 U937 U938 U939 U940 U941 U942 U943
set cur_cells [get_attribute [all_fanin -to CASOP -only_cells] full_name]
U476 U479 U477 U480 U478 U481 U483 U482 U484 U485 U486 U487 U488 U489 U497 U496 U494 U493 U490 U498 U495 U491 U499 U492 U500 U475 U501 U502 U503 U474 U504 U505 U506 U507 U509 U508 U510 U511 U512
echo $cur_cells
U476 U479 U477 U480 U478 U481 U483 U482 U484 U485 U486 U487 U488 U489 U497 U496 U494 U493 U490 U498 U495 U491 U499 U492 U500 U475 U501 U502 U503 U474 U504 U505 U506 U507 U509 U508 U510 U511 U512
set rem_cells [listdiff $all_cells $cur_cells]
U513 U514 U515 U516 U517 U518 U519 U520 U521 U522 U523 U524 U525 U526 U527 U528 U529 U530 U531 U532 U533 U534 U535 U536 U537 U538 U539 U540 U541 U542 U543 U544 U545 U546 U547 U548 U549 U550 U551 U552 U553 U554 U555 U556 U557 U558 U559 U560 U561 U562 U563 U564 U565 U566 U567 U568 U569 U570 U571 U572 U573 U574 U575 U576 U577 U578 U579 U580 U581 U582 U583 U584 U585 U586 U587 U588 U589 U590 U591 U592 U593 U594 U595 U596 U597 U598 U599 U600 U601 U602 U603 U604 U605 U606 U607 U608 U609 U610 U611 U612 U613 U614 U615 U616 U617 U618 U619 U620 U621 U622 U623 U624 U625 U626 U627 U628 U629 U630 U631 U632 U633 U634 U635 U636 U637 U638 U639 U640 U641 U642 U643 U644 U645 U646 U647 U648 U649 U650 U651 U652 U653 U654 U655 U656 U657 U658 U659 U660 U661 U662 U663 U664 U665 U666 U667 U668 U669 U670 U671 U672 U673 U674 U675 U676 U677 U678 U679 U680 U681 U682 U683 U684 U685 U686 U687 U688 U689 U690 U691 U692 U693 U694 U695 U696 U697 U698 U699 U700 U701 U702 U703 U704 U705 U706 U707 U708 U709 U710 U711 U712 U713 U714 U715 U716 U717 U718 U719 U720 U721 U722 U723 U724 U725 U726 U727 U728 U729 U730 U731 U732 U733 U734 U735 U736 U737 U738 U739 U740 U741 U742 U743 U744 U745 U746 U747 U748 U749 U750 U751 U752 U753 U754 U755 U756 U757 U758 U759 U760 U761 U762 U763 U764 U765 U766 U767 U768 U769 U770 U771 U772 U773 U774 U775 U776 U777 U778 U779 U780 U781 U782 U783 U784 U785 U786 U787 U788 U789 U790 U791 U792 U793 U794 U795 U796 U797 U798 U799 U800 U801 U802 U803 U804 U805 U806 U807 U808 U809 U810 U811 U812 U813 U814 U815 U816 U817 U818 U819 U820 U821 U822 U823 U824 U825 U826 U827 U828 U829 U830 U831 U832 U833 U834 U835 U836 U837 U838 U839 U840 U841 U842 U843 U844 U845 U846 U847 U848 U849 U850 U851 U852 U853 U854 U855 U856 U857 U858 U859 U860 U861 U862 U863 U864 U865 U866 U867 U868 U869 U870 U871 U872 U873 U874 U875 U876 U877 U878 U879 U880 U881 U882 U883 U884 U885 U886 U887 U888 U889 U890 U891 U892 U893 U894 U895 U896 U897 U898 U899 U900 U901 U902 U903 U904 U905 U906 U907 U908 U909 U910 U911 U912 U913 U914 U915 U916 U917 U918 U919 U920 U921 U922 U923 U924 U925 U926 U927 U928 U929 U930 U931 U932 U933 U934 U935 U936 U937 U938 U939 U940 U941 U942 U943
echo $rem_cells
U513 U514 U515 U516 U517 U518 U519 U520 U521 U522 U523 U524 U525 U526 U527 U528 U529 U530 U531 U532 U533 U534 U535 U536 U537 U538 U539 U540 U541 U542 U543 U544 U545 U546 U547 U548 U549 U550 U551 U552 U553 U554 U555 U556 U557 U558 U559 U560 U561 U562 U563 U564 U565 U566 U567 U568 U569 U570 U571 U572 U573 U574 U575 U576 U577 U578 U579 U580 U581 U582 U583 U584 U585 U586 U587 U588 U589 U590 U591 U592 U593 U594 U595 U596 U597 U598 U599 U600 U601 U602 U603 U604 U605 U606 U607 U608 U609 U610 U611 U612 U613 U614 U615 U616 U617 U618 U619 U620 U621 U622 U623 U624 U625 U626 U627 U628 U629 U630 U631 U632 U633 U634 U635 U636 U637 U638 U639 U640 U641 U642 U643 U644 U645 U646 U647 U648 U649 U650 U651 U652 U653 U654 U655 U656 U657 U658 U659 U660 U661 U662 U663 U664 U665 U666 U667 U668 U669 U670 U671 U672 U673 U674 U675 U676 U677 U678 U679 U680 U681 U682 U683 U684 U685 U686 U687 U688 U689 U690 U691 U692 U693 U694 U695 U696 U697 U698 U699 U700 U701 U702 U703 U704 U705 U706 U707 U708 U709 U710 U711 U712 U713 U714 U715 U716 U717 U718 U719 U720 U721 U722 U723 U724 U725 U726 U727 U728 U729 U730 U731 U732 U733 U734 U735 U736 U737 U738 U739 U740 U741 U742 U743 U744 U745 U746 U747 U748 U749 U750 U751 U752 U753 U754 U755 U756 U757 U758 U759 U760 U761 U762 U763 U764 U765 U766 U767 U768 U769 U770 U771 U772 U773 U774 U775 U776 U777 U778 U779 U780 U781 U782 U783 U784 U785 U786 U787 U788 U789 U790 U791 U792 U793 U794 U795 U796 U797 U798 U799 U800 U801 U802 U803 U804 U805 U806 U807 U808 U809 U810 U811 U812 U813 U814 U815 U816 U817 U818 U819 U820 U821 U822 U823 U824 U825 U826 U827 U828 U829 U830 U831 U832 U833 U834 U835 U836 U837 U838 U839 U840 U841 U842 U843 U844 U845 U846 U847 U848 U849 U850 U851 U852 U853 U854 U855 U856 U857 U858 U859 U860 U861 U862 U863 U864 U865 U866 U867 U868 U869 U870 U871 U872 U873 U874 U875 U876 U877 U878 U879 U880 U881 U882 U883 U884 U885 U886 U887 U888 U889 U890 U891 U892 U893 U894 U895 U896 U897 U898 U899 U900 U901 U902 U903 U904 U905 U906 U907 U908 U909 U910 U911 U912 U913 U914 U915 U916 U917 U918 U919 U920 U921 U922 U923 U924 U925 U926 U927 U928 U929 U930 U931 U932 U933 U934 U935 U936 U937 U938 U939 U940 U941 U942 U943
foreach c $rem_cells {
    remove_cell $c
}
Removing cell 'U513' in design 'c5315_lock'.
Removing cell 'U514' in design 'c5315_lock'.
Removing cell 'U515' in design 'c5315_lock'.
Removing cell 'U516' in design 'c5315_lock'.
Removing cell 'U517' in design 'c5315_lock'.
Removing cell 'U518' in design 'c5315_lock'.
Removing cell 'U519' in design 'c5315_lock'.
Removing cell 'U520' in design 'c5315_lock'.
Removing cell 'U521' in design 'c5315_lock'.
Removing cell 'U522' in design 'c5315_lock'.
Removing cell 'U523' in design 'c5315_lock'.
Removing cell 'U524' in design 'c5315_lock'.
Removing cell 'U525' in design 'c5315_lock'.
Removing cell 'U526' in design 'c5315_lock'.
Removing cell 'U527' in design 'c5315_lock'.
Removing cell 'U528' in design 'c5315_lock'.
Removing cell 'U529' in design 'c5315_lock'.
Removing cell 'U530' in design 'c5315_lock'.
Removing cell 'U531' in design 'c5315_lock'.
Removing cell 'U532' in design 'c5315_lock'.
Removing cell 'U533' in design 'c5315_lock'.
Removing cell 'U534' in design 'c5315_lock'.
Removing cell 'U535' in design 'c5315_lock'.
Removing cell 'U536' in design 'c5315_lock'.
Removing cell 'U537' in design 'c5315_lock'.
Removing cell 'U538' in design 'c5315_lock'.
Removing cell 'U539' in design 'c5315_lock'.
Removing cell 'U540' in design 'c5315_lock'.
Removing cell 'U541' in design 'c5315_lock'.
Removing cell 'U542' in design 'c5315_lock'.
Removing cell 'U543' in design 'c5315_lock'.
Removing cell 'U544' in design 'c5315_lock'.
Removing cell 'U545' in design 'c5315_lock'.
Removing cell 'U546' in design 'c5315_lock'.
Removing cell 'U547' in design 'c5315_lock'.
Removing cell 'U548' in design 'c5315_lock'.
Removing cell 'U549' in design 'c5315_lock'.
Removing cell 'U550' in design 'c5315_lock'.
Removing cell 'U551' in design 'c5315_lock'.
Removing cell 'U552' in design 'c5315_lock'.
Removing cell 'U553' in design 'c5315_lock'.
Removing cell 'U554' in design 'c5315_lock'.
Removing cell 'U555' in design 'c5315_lock'.
Removing cell 'U556' in design 'c5315_lock'.
Removing cell 'U557' in design 'c5315_lock'.
Removing cell 'U558' in design 'c5315_lock'.
Removing cell 'U559' in design 'c5315_lock'.
Removing cell 'U560' in design 'c5315_lock'.
Removing cell 'U561' in design 'c5315_lock'.
Removing cell 'U562' in design 'c5315_lock'.
Removing cell 'U563' in design 'c5315_lock'.
Removing cell 'U564' in design 'c5315_lock'.
Removing cell 'U565' in design 'c5315_lock'.
Removing cell 'U566' in design 'c5315_lock'.
Removing cell 'U567' in design 'c5315_lock'.
Removing cell 'U568' in design 'c5315_lock'.
Removing cell 'U569' in design 'c5315_lock'.
Removing cell 'U570' in design 'c5315_lock'.
Removing cell 'U571' in design 'c5315_lock'.
Removing cell 'U572' in design 'c5315_lock'.
Removing cell 'U573' in design 'c5315_lock'.
Removing cell 'U574' in design 'c5315_lock'.
Removing cell 'U575' in design 'c5315_lock'.
Removing cell 'U576' in design 'c5315_lock'.
Removing cell 'U577' in design 'c5315_lock'.
Removing cell 'U578' in design 'c5315_lock'.
Removing cell 'U579' in design 'c5315_lock'.
Removing cell 'U580' in design 'c5315_lock'.
Removing cell 'U581' in design 'c5315_lock'.
Removing cell 'U582' in design 'c5315_lock'.
Removing cell 'U583' in design 'c5315_lock'.
Removing cell 'U584' in design 'c5315_lock'.
Removing cell 'U585' in design 'c5315_lock'.
Removing cell 'U586' in design 'c5315_lock'.
Removing cell 'U587' in design 'c5315_lock'.
Removing cell 'U588' in design 'c5315_lock'.
Removing cell 'U589' in design 'c5315_lock'.
Removing cell 'U590' in design 'c5315_lock'.
Removing cell 'U591' in design 'c5315_lock'.
Removing cell 'U592' in design 'c5315_lock'.
Removing cell 'U593' in design 'c5315_lock'.
Removing cell 'U594' in design 'c5315_lock'.
Removing cell 'U595' in design 'c5315_lock'.
Removing cell 'U596' in design 'c5315_lock'.
Removing cell 'U597' in design 'c5315_lock'.
Removing cell 'U598' in design 'c5315_lock'.
Removing cell 'U599' in design 'c5315_lock'.
Removing cell 'U600' in design 'c5315_lock'.
Removing cell 'U601' in design 'c5315_lock'.
Removing cell 'U602' in design 'c5315_lock'.
Removing cell 'U603' in design 'c5315_lock'.
Removing cell 'U604' in design 'c5315_lock'.
Removing cell 'U605' in design 'c5315_lock'.
Removing cell 'U606' in design 'c5315_lock'.
Removing cell 'U607' in design 'c5315_lock'.
Removing cell 'U608' in design 'c5315_lock'.
Removing cell 'U609' in design 'c5315_lock'.
Removing cell 'U610' in design 'c5315_lock'.
Removing cell 'U611' in design 'c5315_lock'.
Removing cell 'U612' in design 'c5315_lock'.
Removing cell 'U613' in design 'c5315_lock'.
Removing cell 'U614' in design 'c5315_lock'.
Removing cell 'U615' in design 'c5315_lock'.
Removing cell 'U616' in design 'c5315_lock'.
Removing cell 'U617' in design 'c5315_lock'.
Removing cell 'U618' in design 'c5315_lock'.
Removing cell 'U619' in design 'c5315_lock'.
Removing cell 'U620' in design 'c5315_lock'.
Removing cell 'U621' in design 'c5315_lock'.
Removing cell 'U622' in design 'c5315_lock'.
Removing cell 'U623' in design 'c5315_lock'.
Removing cell 'U624' in design 'c5315_lock'.
Removing cell 'U625' in design 'c5315_lock'.
Removing cell 'U626' in design 'c5315_lock'.
Removing cell 'U627' in design 'c5315_lock'.
Removing cell 'U628' in design 'c5315_lock'.
Removing cell 'U629' in design 'c5315_lock'.
Removing cell 'U630' in design 'c5315_lock'.
Removing cell 'U631' in design 'c5315_lock'.
Removing cell 'U632' in design 'c5315_lock'.
Removing cell 'U633' in design 'c5315_lock'.
Removing cell 'U634' in design 'c5315_lock'.
Removing cell 'U635' in design 'c5315_lock'.
Removing cell 'U636' in design 'c5315_lock'.
Removing cell 'U637' in design 'c5315_lock'.
Removing cell 'U638' in design 'c5315_lock'.
Removing cell 'U639' in design 'c5315_lock'.
Removing cell 'U640' in design 'c5315_lock'.
Removing cell 'U641' in design 'c5315_lock'.
Removing cell 'U642' in design 'c5315_lock'.
Removing cell 'U643' in design 'c5315_lock'.
Removing cell 'U644' in design 'c5315_lock'.
Removing cell 'U645' in design 'c5315_lock'.
Removing cell 'U646' in design 'c5315_lock'.
Removing cell 'U647' in design 'c5315_lock'.
Removing cell 'U648' in design 'c5315_lock'.
Removing cell 'U649' in design 'c5315_lock'.
Removing cell 'U650' in design 'c5315_lock'.
Removing cell 'U651' in design 'c5315_lock'.
Removing cell 'U652' in design 'c5315_lock'.
Removing cell 'U653' in design 'c5315_lock'.
Removing cell 'U654' in design 'c5315_lock'.
Removing cell 'U655' in design 'c5315_lock'.
Removing cell 'U656' in design 'c5315_lock'.
Removing cell 'U657' in design 'c5315_lock'.
Removing cell 'U658' in design 'c5315_lock'.
Removing cell 'U659' in design 'c5315_lock'.
Removing cell 'U660' in design 'c5315_lock'.
Removing cell 'U661' in design 'c5315_lock'.
Removing cell 'U662' in design 'c5315_lock'.
Removing cell 'U663' in design 'c5315_lock'.
Removing cell 'U664' in design 'c5315_lock'.
Removing cell 'U665' in design 'c5315_lock'.
Removing cell 'U666' in design 'c5315_lock'.
Removing cell 'U667' in design 'c5315_lock'.
Removing cell 'U668' in design 'c5315_lock'.
Removing cell 'U669' in design 'c5315_lock'.
Removing cell 'U670' in design 'c5315_lock'.
Removing cell 'U671' in design 'c5315_lock'.
Removing cell 'U672' in design 'c5315_lock'.
Removing cell 'U673' in design 'c5315_lock'.
Removing cell 'U674' in design 'c5315_lock'.
Removing cell 'U675' in design 'c5315_lock'.
Removing cell 'U676' in design 'c5315_lock'.
Removing cell 'U677' in design 'c5315_lock'.
Removing cell 'U678' in design 'c5315_lock'.
Removing cell 'U679' in design 'c5315_lock'.
Removing cell 'U680' in design 'c5315_lock'.
Removing cell 'U681' in design 'c5315_lock'.
Removing cell 'U682' in design 'c5315_lock'.
Removing cell 'U683' in design 'c5315_lock'.
Removing cell 'U684' in design 'c5315_lock'.
Removing cell 'U685' in design 'c5315_lock'.
Removing cell 'U686' in design 'c5315_lock'.
Removing cell 'U687' in design 'c5315_lock'.
Removing cell 'U688' in design 'c5315_lock'.
Removing cell 'U689' in design 'c5315_lock'.
Removing cell 'U690' in design 'c5315_lock'.
Removing cell 'U691' in design 'c5315_lock'.
Removing cell 'U692' in design 'c5315_lock'.
Removing cell 'U693' in design 'c5315_lock'.
Removing cell 'U694' in design 'c5315_lock'.
Removing cell 'U695' in design 'c5315_lock'.
Removing cell 'U696' in design 'c5315_lock'.
Removing cell 'U697' in design 'c5315_lock'.
Removing cell 'U698' in design 'c5315_lock'.
Removing cell 'U699' in design 'c5315_lock'.
Removing cell 'U700' in design 'c5315_lock'.
Removing cell 'U701' in design 'c5315_lock'.
Removing cell 'U702' in design 'c5315_lock'.
Removing cell 'U703' in design 'c5315_lock'.
Removing cell 'U704' in design 'c5315_lock'.
Removing cell 'U705' in design 'c5315_lock'.
Removing cell 'U706' in design 'c5315_lock'.
Removing cell 'U707' in design 'c5315_lock'.
Removing cell 'U708' in design 'c5315_lock'.
Removing cell 'U709' in design 'c5315_lock'.
Removing cell 'U710' in design 'c5315_lock'.
Removing cell 'U711' in design 'c5315_lock'.
Removing cell 'U712' in design 'c5315_lock'.
Removing cell 'U713' in design 'c5315_lock'.
Removing cell 'U714' in design 'c5315_lock'.
Removing cell 'U715' in design 'c5315_lock'.
Removing cell 'U716' in design 'c5315_lock'.
Removing cell 'U717' in design 'c5315_lock'.
Removing cell 'U718' in design 'c5315_lock'.
Removing cell 'U719' in design 'c5315_lock'.
Removing cell 'U720' in design 'c5315_lock'.
Removing cell 'U721' in design 'c5315_lock'.
Removing cell 'U722' in design 'c5315_lock'.
Removing cell 'U723' in design 'c5315_lock'.
Removing cell 'U724' in design 'c5315_lock'.
Removing cell 'U725' in design 'c5315_lock'.
Removing cell 'U726' in design 'c5315_lock'.
Removing cell 'U727' in design 'c5315_lock'.
Removing cell 'U728' in design 'c5315_lock'.
Removing cell 'U729' in design 'c5315_lock'.
Removing cell 'U730' in design 'c5315_lock'.
Removing cell 'U731' in design 'c5315_lock'.
Removing cell 'U732' in design 'c5315_lock'.
Removing cell 'U733' in design 'c5315_lock'.
Removing cell 'U734' in design 'c5315_lock'.
Removing cell 'U735' in design 'c5315_lock'.
Removing cell 'U736' in design 'c5315_lock'.
Removing cell 'U737' in design 'c5315_lock'.
Removing cell 'U738' in design 'c5315_lock'.
Removing cell 'U739' in design 'c5315_lock'.
Removing cell 'U740' in design 'c5315_lock'.
Removing cell 'U741' in design 'c5315_lock'.
Removing cell 'U742' in design 'c5315_lock'.
Removing cell 'U743' in design 'c5315_lock'.
Removing cell 'U744' in design 'c5315_lock'.
Removing cell 'U745' in design 'c5315_lock'.
Removing cell 'U746' in design 'c5315_lock'.
Removing cell 'U747' in design 'c5315_lock'.
Removing cell 'U748' in design 'c5315_lock'.
Removing cell 'U749' in design 'c5315_lock'.
Removing cell 'U750' in design 'c5315_lock'.
Removing cell 'U751' in design 'c5315_lock'.
Removing cell 'U752' in design 'c5315_lock'.
Removing cell 'U753' in design 'c5315_lock'.
Removing cell 'U754' in design 'c5315_lock'.
Removing cell 'U755' in design 'c5315_lock'.
Removing cell 'U756' in design 'c5315_lock'.
Removing cell 'U757' in design 'c5315_lock'.
Removing cell 'U758' in design 'c5315_lock'.
Removing cell 'U759' in design 'c5315_lock'.
Removing cell 'U760' in design 'c5315_lock'.
Removing cell 'U761' in design 'c5315_lock'.
Removing cell 'U762' in design 'c5315_lock'.
Removing cell 'U763' in design 'c5315_lock'.
Removing cell 'U764' in design 'c5315_lock'.
Removing cell 'U765' in design 'c5315_lock'.
Removing cell 'U766' in design 'c5315_lock'.
Removing cell 'U767' in design 'c5315_lock'.
Removing cell 'U768' in design 'c5315_lock'.
Removing cell 'U769' in design 'c5315_lock'.
Removing cell 'U770' in design 'c5315_lock'.
Removing cell 'U771' in design 'c5315_lock'.
Removing cell 'U772' in design 'c5315_lock'.
Removing cell 'U773' in design 'c5315_lock'.
Removing cell 'U774' in design 'c5315_lock'.
Removing cell 'U775' in design 'c5315_lock'.
Removing cell 'U776' in design 'c5315_lock'.
Removing cell 'U777' in design 'c5315_lock'.
Removing cell 'U778' in design 'c5315_lock'.
Removing cell 'U779' in design 'c5315_lock'.
Removing cell 'U780' in design 'c5315_lock'.
Removing cell 'U781' in design 'c5315_lock'.
Removing cell 'U782' in design 'c5315_lock'.
Removing cell 'U783' in design 'c5315_lock'.
Removing cell 'U784' in design 'c5315_lock'.
Removing cell 'U785' in design 'c5315_lock'.
Removing cell 'U786' in design 'c5315_lock'.
Removing cell 'U787' in design 'c5315_lock'.
Removing cell 'U788' in design 'c5315_lock'.
Removing cell 'U789' in design 'c5315_lock'.
Removing cell 'U790' in design 'c5315_lock'.
Removing cell 'U791' in design 'c5315_lock'.
Removing cell 'U792' in design 'c5315_lock'.
Removing cell 'U793' in design 'c5315_lock'.
Removing cell 'U794' in design 'c5315_lock'.
Removing cell 'U795' in design 'c5315_lock'.
Removing cell 'U796' in design 'c5315_lock'.
Removing cell 'U797' in design 'c5315_lock'.
Removing cell 'U798' in design 'c5315_lock'.
Removing cell 'U799' in design 'c5315_lock'.
Removing cell 'U800' in design 'c5315_lock'.
Removing cell 'U801' in design 'c5315_lock'.
Removing cell 'U802' in design 'c5315_lock'.
Removing cell 'U803' in design 'c5315_lock'.
Removing cell 'U804' in design 'c5315_lock'.
Removing cell 'U805' in design 'c5315_lock'.
Removing cell 'U806' in design 'c5315_lock'.
Removing cell 'U807' in design 'c5315_lock'.
Removing cell 'U808' in design 'c5315_lock'.
Removing cell 'U809' in design 'c5315_lock'.
Removing cell 'U810' in design 'c5315_lock'.
Removing cell 'U811' in design 'c5315_lock'.
Removing cell 'U812' in design 'c5315_lock'.
Removing cell 'U813' in design 'c5315_lock'.
Removing cell 'U814' in design 'c5315_lock'.
Removing cell 'U815' in design 'c5315_lock'.
Removing cell 'U816' in design 'c5315_lock'.
Removing cell 'U817' in design 'c5315_lock'.
Removing cell 'U818' in design 'c5315_lock'.
Removing cell 'U819' in design 'c5315_lock'.
Removing cell 'U820' in design 'c5315_lock'.
Removing cell 'U821' in design 'c5315_lock'.
Removing cell 'U822' in design 'c5315_lock'.
Removing cell 'U823' in design 'c5315_lock'.
Removing cell 'U824' in design 'c5315_lock'.
Removing cell 'U825' in design 'c5315_lock'.
Removing cell 'U826' in design 'c5315_lock'.
Removing cell 'U827' in design 'c5315_lock'.
Removing cell 'U828' in design 'c5315_lock'.
Removing cell 'U829' in design 'c5315_lock'.
Removing cell 'U830' in design 'c5315_lock'.
Removing cell 'U831' in design 'c5315_lock'.
Removing cell 'U832' in design 'c5315_lock'.
Removing cell 'U833' in design 'c5315_lock'.
Removing cell 'U834' in design 'c5315_lock'.
Removing cell 'U835' in design 'c5315_lock'.
Removing cell 'U836' in design 'c5315_lock'.
Removing cell 'U837' in design 'c5315_lock'.
Removing cell 'U838' in design 'c5315_lock'.
Removing cell 'U839' in design 'c5315_lock'.
Removing cell 'U840' in design 'c5315_lock'.
Removing cell 'U841' in design 'c5315_lock'.
Removing cell 'U842' in design 'c5315_lock'.
Removing cell 'U843' in design 'c5315_lock'.
Removing cell 'U844' in design 'c5315_lock'.
Removing cell 'U845' in design 'c5315_lock'.
Removing cell 'U846' in design 'c5315_lock'.
Removing cell 'U847' in design 'c5315_lock'.
Removing cell 'U848' in design 'c5315_lock'.
Removing cell 'U849' in design 'c5315_lock'.
Removing cell 'U850' in design 'c5315_lock'.
Removing cell 'U851' in design 'c5315_lock'.
Removing cell 'U852' in design 'c5315_lock'.
Removing cell 'U853' in design 'c5315_lock'.
Removing cell 'U854' in design 'c5315_lock'.
Removing cell 'U855' in design 'c5315_lock'.
Removing cell 'U856' in design 'c5315_lock'.
Removing cell 'U857' in design 'c5315_lock'.
Removing cell 'U858' in design 'c5315_lock'.
Removing cell 'U859' in design 'c5315_lock'.
Removing cell 'U860' in design 'c5315_lock'.
Removing cell 'U861' in design 'c5315_lock'.
Removing cell 'U862' in design 'c5315_lock'.
Removing cell 'U863' in design 'c5315_lock'.
Removing cell 'U864' in design 'c5315_lock'.
Removing cell 'U865' in design 'c5315_lock'.
Removing cell 'U866' in design 'c5315_lock'.
Removing cell 'U867' in design 'c5315_lock'.
Removing cell 'U868' in design 'c5315_lock'.
Removing cell 'U869' in design 'c5315_lock'.
Removing cell 'U870' in design 'c5315_lock'.
Removing cell 'U871' in design 'c5315_lock'.
Removing cell 'U872' in design 'c5315_lock'.
Removing cell 'U873' in design 'c5315_lock'.
Removing cell 'U874' in design 'c5315_lock'.
Removing cell 'U875' in design 'c5315_lock'.
Removing cell 'U876' in design 'c5315_lock'.
Removing cell 'U877' in design 'c5315_lock'.
Removing cell 'U878' in design 'c5315_lock'.
Removing cell 'U879' in design 'c5315_lock'.
Removing cell 'U880' in design 'c5315_lock'.
Removing cell 'U881' in design 'c5315_lock'.
Removing cell 'U882' in design 'c5315_lock'.
Removing cell 'U883' in design 'c5315_lock'.
Removing cell 'U884' in design 'c5315_lock'.
Removing cell 'U885' in design 'c5315_lock'.
Removing cell 'U886' in design 'c5315_lock'.
Removing cell 'U887' in design 'c5315_lock'.
Removing cell 'U888' in design 'c5315_lock'.
Removing cell 'U889' in design 'c5315_lock'.
Removing cell 'U890' in design 'c5315_lock'.
Removing cell 'U891' in design 'c5315_lock'.
Removing cell 'U892' in design 'c5315_lock'.
Removing cell 'U893' in design 'c5315_lock'.
Removing cell 'U894' in design 'c5315_lock'.
Removing cell 'U895' in design 'c5315_lock'.
Removing cell 'U896' in design 'c5315_lock'.
Removing cell 'U897' in design 'c5315_lock'.
Removing cell 'U898' in design 'c5315_lock'.
Removing cell 'U899' in design 'c5315_lock'.
Removing cell 'U900' in design 'c5315_lock'.
Removing cell 'U901' in design 'c5315_lock'.
Removing cell 'U902' in design 'c5315_lock'.
Removing cell 'U903' in design 'c5315_lock'.
Removing cell 'U904' in design 'c5315_lock'.
Removing cell 'U905' in design 'c5315_lock'.
Removing cell 'U906' in design 'c5315_lock'.
Removing cell 'U907' in design 'c5315_lock'.
Removing cell 'U908' in design 'c5315_lock'.
Removing cell 'U909' in design 'c5315_lock'.
Removing cell 'U910' in design 'c5315_lock'.
Removing cell 'U911' in design 'c5315_lock'.
Removing cell 'U912' in design 'c5315_lock'.
Removing cell 'U913' in design 'c5315_lock'.
Removing cell 'U914' in design 'c5315_lock'.
Removing cell 'U915' in design 'c5315_lock'.
Removing cell 'U916' in design 'c5315_lock'.
Removing cell 'U917' in design 'c5315_lock'.
Removing cell 'U918' in design 'c5315_lock'.
Removing cell 'U919' in design 'c5315_lock'.
Removing cell 'U920' in design 'c5315_lock'.
Removing cell 'U921' in design 'c5315_lock'.
Removing cell 'U922' in design 'c5315_lock'.
Removing cell 'U923' in design 'c5315_lock'.
Removing cell 'U924' in design 'c5315_lock'.
Removing cell 'U925' in design 'c5315_lock'.
Removing cell 'U926' in design 'c5315_lock'.
Removing cell 'U927' in design 'c5315_lock'.
Removing cell 'U928' in design 'c5315_lock'.
Removing cell 'U929' in design 'c5315_lock'.
Removing cell 'U930' in design 'c5315_lock'.
Removing cell 'U931' in design 'c5315_lock'.
Removing cell 'U932' in design 'c5315_lock'.
Removing cell 'U933' in design 'c5315_lock'.
Removing cell 'U934' in design 'c5315_lock'.
Removing cell 'U935' in design 'c5315_lock'.
Removing cell 'U936' in design 'c5315_lock'.
Removing cell 'U937' in design 'c5315_lock'.
Removing cell 'U938' in design 'c5315_lock'.
Removing cell 'U939' in design 'c5315_lock'.
Removing cell 'U940' in design 'c5315_lock'.
Removing cell 'U941' in design 'c5315_lock'.
Removing cell 'U942' in design 'c5315_lock'.
Removing cell 'U943' in design 'c5315_lock'.
set PI [get_attribute  [get_ports * -filter "direction == in"] full_name]
G14 G64 G94 G97 G206 G209 G210 G217 G218 G225 G226 G233 G234 G241 G242 G248 G251 G254 G257 G264 G265 G272 G273 G280 G281 G288 G293 G299 G302 G307 G308 G315 G316 G323 G324 G331 G332 G335 G338 G341 G348 G351 G358 G361 G366 G374 G389 G400 G411 G422 G435 G446 G457 G468 G479 G490 G503 G514 G523 G534 G1497 G2174 G4087 G4088 G4091 G4092
foreach p $PI {
    set len [sizeof_collection  [all_connected $p]]
    echo $len
    if {$len < 2} {
        echo $p
        remove_port $p
    }
}
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
1
G316
Removing port 'G316' in design 'c5315_lock'.
1
G323
Removing port 'G323' in design 'c5315_lock'.
1
G324
Removing port 'G324' in design 'c5315_lock'.
1
G331
Removing port 'G331' in design 'c5315_lock'.
1
G332
Removing port 'G332' in design 'c5315_lock'.
1
G335
Removing port 'G335' in design 'c5315_lock'.
1
G338
Removing port 'G338' in design 'c5315_lock'.
1
G341
Removing port 'G341' in design 'c5315_lock'.
1
G348
Removing port 'G348' in design 'c5315_lock'.
1
G351
Removing port 'G351' in design 'c5315_lock'.
1
G358
Removing port 'G358' in design 'c5315_lock'.
1
G361
Removing port 'G361' in design 'c5315_lock'.
1
G366
Removing port 'G366' in design 'c5315_lock'.
1
G374
Removing port 'G374' in design 'c5315_lock'.
1
G389
Removing port 'G389' in design 'c5315_lock'.
1
G400
Removing port 'G400' in design 'c5315_lock'.
1
G411
Removing port 'G411' in design 'c5315_lock'.
1
G422
Removing port 'G422' in design 'c5315_lock'.
1
G435
Removing port 'G435' in design 'c5315_lock'.
1
G446
Removing port 'G446' in design 'c5315_lock'.
1
G457
Removing port 'G457' in design 'c5315_lock'.
1
G468
Removing port 'G468' in design 'c5315_lock'.
1
G479
Removing port 'G479' in design 'c5315_lock'.
1
G490
Removing port 'G490' in design 'c5315_lock'.
1
G503
Removing port 'G503' in design 'c5315_lock'.
1
G514
Removing port 'G514' in design 'c5315_lock'.
1
G523
Removing port 'G523' in design 'c5315_lock'.
1
G534
Removing port 'G534' in design 'c5315_lock'.
1
G1497
Removing port 'G1497' in design 'c5315_lock'.
1
G2174
Removing port 'G2174' in design 'c5315_lock'.
1
G4087
Removing port 'G4087' in design 'c5315_lock'.
1
G4088
Removing port 'G4088' in design 'c5315_lock'.
1
G4091
Removing port 'G4091' in design 'c5315_lock'.
1
G4092
Removing port 'G4092' in design 'c5315_lock'.
write -format verilog -hierarchy -output ../Results/$design/CASlock_${design}_${flipsignal}_${lib}.v
Writing verilog file '/home/nsl278/from_newnano/CASLock_TCHES_Artifact/IFS-SAT_attack/Attack/Results/c5315/CASlock_c5315_n939_2ip.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
exit

Thank you...
  NOR2_X1 U474 ( .A1(G288), .A2(G299), .ZN(n493) );
  NAND2_X1 U475 ( .A1(G265), .A2(G264), .ZN(n489) );
  INV_X1 U476 ( .A(G206), .ZN(n575) );
  NAND2_X1 U477 ( .A1(G97), .A2(n575), .ZN(n471) );
  NOR2_X1 U478 ( .A1(G94), .A2(n471), .ZN(n474) );
  INV_X1 U479 ( .A(G64), .ZN(n472) );
  NAND2_X1 U480 ( .A1(G14), .A2(n472), .ZN(n473) );
  NAND2_X1 U481 ( .A1(n474), .A2(n473), .ZN(n475) );
  NOR2_X1 U482 ( .A1(G209), .A2(n475), .ZN(n476) );
  INV_X1 U483 ( .A(G210), .ZN(n535) );
  NOR2_X1 U484 ( .A1(n476), .A2(n535), .ZN(n477) );
  NOR2_X1 U485 ( .A1(G217), .A2(n477), .ZN(n478) );
  NOR2_X1 U486 ( .A1(G218), .A2(n478), .ZN(n479) );
  NOR2_X1 U487 ( .A1(G233), .A2(n479), .ZN(n480) );
  NAND2_X1 U488 ( .A1(G226), .A2(n480), .ZN(n481) );
  NOR2_X1 U489 ( .A1(G225), .A2(n481), .ZN(n482) );
  NOR2_X1 U490 ( .A1(G234), .A2(n482), .ZN(n483) );
  NOR2_X1 U491 ( .A1(G241), .A2(n483), .ZN(n484) );
  NOR2_X1 U492 ( .A1(G242), .A2(n484), .ZN(n487) );
  INV_X1 U493 ( .A(G251), .ZN(n501) );
  INV_X1 U494 ( .A(G254), .ZN(n908) );
  NOR2_X1 U495 ( .A1(n501), .A2(n908), .ZN(n485) );
  INV_X1 U496 ( .A(G248), .ZN(n881) );
  INV_X1 U497 ( .A(G257), .ZN(n506) );
  NOR2_X1 U498 ( .A1(n881), .A2(n506), .ZN(n503) );
  NAND2_X1 U499 ( .A1(n485), .A2(n503), .ZN(n486) );
  NOR2_X1 U500 ( .A1(n487), .A2(n486), .ZN(n488) );
  NOR2_X1 U501 ( .A1(n489), .A2(n488), .ZN(n490) );
  NOR2_X1 U502 ( .A1(G273), .A2(n490), .ZN(n491) );
  NAND2_X1 U503 ( .A1(G272), .A2(n491), .ZN(n492) );
  NAND2_X1 U504 ( .A1(n493), .A2(n492), .ZN(n494) );
  NOR2_X1 U505 ( .A1(G293), .A2(n494), .ZN(n495) );
  NAND2_X1 U506 ( .A1(G281), .A2(n495), .ZN(n496) );
  NOR2_X1 U507 ( .A1(G280), .A2(n496), .ZN(n497) );
  NOR2_X1 U508 ( .A1(G302), .A2(n497), .ZN(n498) );
  INV_X1 U509 ( .A(G308), .ZN(n847) );
  NOR2_X1 U510 ( .A1(n498), .A2(n847), .ZN(n499) );
  NAND2_X1 U511 ( .A1(G307), .A2(n499), .ZN(n500) );
  NOR2_X1 U512 ( .A1(G315), .A2(n500), .ZN(n939) );
inputs=32 keys=64 outputs=1 gates=128
iteration: 1; vars: 928; clauses: 822; decisions: 154
iteration: 2; vars: 1182; clauses: 1456; decisions: 312
iteration: 3; vars: 1436; clauses: 948; decisions: 834
iteration: 4; vars: 1690; clauses: 1582; decisions: 1106
iteration: 5; vars: 1944; clauses: 1136; decisions: 1435
iteration: 6; vars: 2198; clauses: 1770; decisions: 1710
iteration: 7; vars: 2452; clauses: 1323; decisions: 2010
iteration: 8; vars: 2706; clauses: 1957; decisions: 2339
iteration: 9; vars: 2960; clauses: 1469; decisions: 2624
iteration: 10; vars: 3214; clauses: 2103; decisions: 2923
iteration: 11; vars: 3468; clauses: 1665; decisions: 3235
iteration: 12; vars: 3722; clauses: 2299; decisions: 3555
iteration: 13; vars: 3976; clauses: 1855; decisions: 3713
iteration: 14; vars: 4230; clauses: 2489; decisions: 3951
iteration: 15; vars: 4484; clauses: 1990; decisions: 4200
iteration: 16; vars: 4738; clauses: 2624; decisions: 4575
iteration: 17; vars: 4992; clauses: 2182; decisions: 4785
iteration: 18; vars: 5246; clauses: 2816; decisions: 5159
iteration: 19; vars: 5500; clauses: 2372; decisions: 5305
iteration: 20; vars: 5754; clauses: 3006; decisions: 5475
iteration: 21; vars: 6008; clauses: 2465; decisions: 5666
iteration: 22; vars: 6262; clauses: 3099; decisions: 5807
iteration: 23; vars: 6516; clauses: 2655; decisions: 5975
iteration: 24; vars: 6770; clauses: 3289; decisions: 6132
iteration: 25; vars: 7024; clauses: 2842; decisions: 6325
iteration: 26; vars: 7278; clauses: 3476; decisions: 6444
iteration: 27; vars: 7532; clauses: 3014; decisions: 6558
iteration: 28; vars: 7786; clauses: 3648; decisions: 6790
iteration: 29; vars: 8040; clauses: 1273; decisions: 6930
iteration: 30; vars: 8294; clauses: 1887; decisions: 7132
iteration: 31; vars: 8548; clauses: 1333; decisions: 7343
iteration: 32; vars: 8802; clauses: 1943; decisions: 7478
iteration: 33; vars: 9056; clauses: 1484; decisions: 7620
iteration: 34; vars: 9310; clauses: 2094; decisions: 7767
iteration: 35; vars: 9564; clauses: 1655; decisions: 7902
iteration: 36; vars: 9818; clauses: 2265; decisions: 8033
iteration: 37; vars: 10072; clauses: 1826; decisions: 8171
iteration: 38; vars: 10326; clauses: 2436; decisions: 8308
iteration: 39; vars: 10580; clauses: 1987; decisions: 8450
iteration: 40; vars: 10834; clauses: 2597; decisions: 8583
iteration: 41; vars: 11088; clauses: 2096; decisions: 8720
iteration: 42; vars: 11342; clauses: 2688; decisions: 8891
iteration: 43; vars: 11596; clauses: 2138; decisions: 9029
iteration: 44; vars: 11850; clauses: 2730; decisions: 9164
iteration: 45; vars: 12104; clauses: 2138; decisions: 9300
iteration: 46; vars: 12358; clauses: 2730; decisions: 9436
iteration: 47; vars: 12612; clauses: 2202; decisions: 9573
iteration: 48; vars: 12866; clauses: 2794; decisions: 9707
iteration: 49; vars: 13120; clauses: 2233; decisions: 9844
iteration: 50; vars: 13374; clauses: 2825; decisions: 9980
iteration: 51; vars: 13628; clauses: 2235; decisions: 10116
iteration: 52; vars: 13882; clauses: 2827; decisions: 10250
iteration: 53; vars: 14136; clauses: 2264; decisions: 10385
iteration: 54; vars: 14390; clauses: 2856; decisions: 10520
iteration: 55; vars: 14644; clauses: 2274; decisions: 10655
iteration: 56; vars: 14898; clauses: 2866; decisions: 10788
iteration: 57; vars: 15152; clauses: 2272; decisions: 10943
iteration: 58; vars: 15406; clauses: 2864; decisions: 11078
iteration: 59; vars: 15660; clauses: 2253; decisions: 11212
iteration: 60; vars: 15914; clauses: 2845; decisions: 11345
iteration: 61; vars: 16168; clauses: 2271; decisions: 11479
iteration: 62; vars: 16422; clauses: 2863; decisions: 11612
iteration: 63; vars: 16676; clauses: 2249; decisions: 11745
iteration: 64; vars: 16930; clauses: 2841; decisions: 11877
iteration: 65; vars: 17184; clauses: 2273; decisions: 12029
iteration: 66; vars: 17438; clauses: 2865; decisions: 12162
iteration: 67; vars: 17692; clauses: 2290; decisions: 12296
iteration: 68; vars: 17946; clauses: 2882; decisions: 12428
iteration: 69; vars: 18200; clauses: 2298; decisions: 12586
iteration: 70; vars: 18454; clauses: 2890; decisions: 12717
iteration: 71; vars: 18708; clauses: 2322; decisions: 12846
iteration: 72; vars: 18962; clauses: 2914; decisions: 13130
iteration: 73; vars: 19216; clauses: 2321; decisions: 13268
iteration: 74; vars: 19470; clauses: 2913; decisions: 13391
iteration: 75; vars: 19724; clauses: 2319; decisions: 13517
iteration: 76; vars: 19978; clauses: 2911; decisions: 13652
iteration: 77; vars: 20232; clauses: 2304; decisions: 13787
iteration: 78; vars: 20486; clauses: 2896; decisions: 13908
iteration: 79; vars: 20740; clauses: 2289; decisions: 14030
iteration: 80; vars: 20994; clauses: 2881; decisions: 14162
iteration: 81; vars: 21248; clauses: 2280; decisions: 14296
iteration: 82; vars: 21502; clauses: 2872; decisions: 14419
iteration: 83; vars: 21756; clauses: 2278; decisions: 14542
iteration: 84; vars: 22010; clauses: 2870; decisions: 14675
iteration: 85; vars: 22264; clauses: 2277; decisions: 14799
iteration: 86; vars: 22518; clauses: 2869; decisions: 14928
iteration: 87; vars: 22772; clauses: 2276; decisions: 15050
iteration: 88; vars: 23026; clauses: 2868; decisions: 15186
iteration: 89; vars: 23280; clauses: 2278; decisions: 15320
iteration: 90; vars: 23534; clauses: 2870; decisions: 15455
iteration: 91; vars: 23788; clauses: 2281; decisions: 15588
iteration: 92; vars: 24042; clauses: 2873; decisions: 15725
iteration: 93; vars: 24296; clauses: 2280; decisions: 15851
iteration: 94; vars: 24550; clauses: 2872; decisions: 15973
iteration: 95; vars: 24804; clauses: 2331; decisions: 16096
iteration: 96; vars: 25058; clauses: 2923; decisions: 16218
iteration: 97; vars: 25312; clauses: 2314; decisions: 16340
iteration: 98; vars: 25566; clauses: 2906; decisions: 16460
iteration: 99; vars: 25820; clauses: 2263; decisions: 16582
iteration: 100; vars: 26074; clauses: 2855; decisions: 16702
iteration: 101; vars: 26328; clauses: 2233; decisions: 16824
iteration: 102; vars: 26582; clauses: 2825; decisions: 16944
iteration: 103; vars: 26836; clauses: 2240; decisions: 17062
iteration: 104; vars: 27090; clauses: 2832; decisions: 17194
iteration: 105; vars: 27344; clauses: 2241; decisions: 17329
iteration: 106; vars: 27598; clauses: 2833; decisions: 17456
iteration: 107; vars: 27852; clauses: 2236; decisions: 17573
iteration: 108; vars: 28106; clauses: 2828; decisions: 17701
iteration: 109; vars: 28360; clauses: 2255; decisions: 17827
iteration: 110; vars: 28614; clauses: 2847; decisions: 17945
iteration: 111; vars: 28868; clauses: 2250; decisions: 18067
iteration: 112; vars: 29122; clauses: 2842; decisions: 18182
iteration: 113; vars: 29376; clauses: 2287; decisions: 18278
iteration: 114; vars: 29630; clauses: 2879; decisions: 18380
iteration: 115; vars: 29884; clauses: 2289; decisions: 18474
iteration: 116; vars: 30138; clauses: 2881; decisions: 18573
iteration: 117; vars: 30392; clauses: 2298; decisions: 18659
iteration: 118; vars: 30646; clauses: 2890; decisions: 18749
iteration: 119; vars: 30900; clauses: 2295; decisions: 18828
iteration: 120; vars: 31154; clauses: 2887; decisions: 18915
iteration: 121; vars: 31408; clauses: 2290; decisions: 19007
iteration: 122; vars: 31662; clauses: 2882; decisions: 19087
iteration: 123; vars: 31916; clauses: 2282; decisions: 19181
iteration: 124; vars: 32170; clauses: 2874; decisions: 19300
iteration: 125; vars: 32424; clauses: 2060; decisions: 19405
iteration: 126; vars: 32678; clauses: 2670; decisions: 19516
iteration: 127; vars: 32932; clauses: 1280; decisions: 19663
iteration: 128; vars: 33186; clauses: 1890; decisions: 19806
iteration: 129; vars: 33440; clauses: 1139; decisions: 19950
iteration: 130; vars: 33694; clauses: 1749; decisions: 20093
iteration: 131; vars: 33948; clauses: 1127; decisions: 20243
iteration: 132; vars: 34202; clauses: 1737; decisions: 20385
iteration: 133; vars: 34456; clauses: 1043; decisions: 20531
iteration: 134; vars: 34710; clauses: 1653; decisions: 20675
iteration: 135; vars: 34964; clauses: 1170; decisions: 20823
iteration: 136; vars: 35218; clauses: 1780; decisions: 20971
iteration: 137; vars: 35472; clauses: 1154; decisions: 21109
iteration: 138; vars: 35726; clauses: 1764; decisions: 21364
iteration: 139; vars: 35980; clauses: 840; decisions: 21504
iteration: 140; vars: 36234; clauses: 854; decisions: 21642
iteration: 141; vars: 36488; clauses: 805; decisions: 21783
iteration: 142; vars: 36742; clauses: 1415; decisions: 21918
iteration: 143; vars: 36996; clauses: 687; decisions: 22057
iteration: 144; vars: 37250; clauses: 708; decisions: 22198
iteration: 145; vars: 37504; clauses: 732; decisions: 22335
iteration: 146; vars: 37758; clauses: 717; decisions: 22473
iteration: 147; vars: 38012; clauses: 696; decisions: 22604
iteration: 148; vars: 38266; clauses: 732; decisions: 22731
iteration: 149; vars: 38520; clauses: 736; decisions: 22854
iteration: 150; vars: 38774; clauses: 749; decisions: 22983
iteration: 151; vars: 39028; clauses: 767; decisions: 23105
iteration: 152; vars: 39282; clauses: 746; decisions: 23231
iteration: 153; vars: 39536; clauses: 777; decisions: 23352
iteration: 154; vars: 39790; clauses: 764; decisions: 23480
iteration: 155; vars: 40044; clauses: 750; decisions: 23592
iteration: 156; vars: 40298; clauses: 751; decisions: 23707
iteration: 157; vars: 40552; clauses: 763; decisions: 23817
iteration: 158; vars: 40806; clauses: 762; decisions: 23949
iteration: 159; vars: 41060; clauses: 790; decisions: 24077
iteration: 160; vars: 41314; clauses: 772; decisions: 24200
iteration: 161; vars: 41568; clauses: 711; decisions: 24321
iteration: 162; vars: 41822; clauses: 707; decisions: 24454
iteration: 163; vars: 42076; clauses: 653; decisions: 24597
iteration: 164; vars: 42330; clauses: 664; decisions: 24729
iteration: 165; vars: 42584; clauses: 649; decisions: 24867
iteration: 166; vars: 42838; clauses: 629; decisions: 25006
iteration: 167; vars: 43092; clauses: 587; decisions: 25134
iteration: 168; vars: 43346; clauses: 588; decisions: 25268
iteration: 169; vars: 43600; clauses: 608; decisions: 25407
iteration: 170; vars: 43854; clauses: 614; decisions: 25535
iteration: 171; vars: 44108; clauses: 634; decisions: 25672
iteration: 172; vars: 44362; clauses: 668; decisions: 25801
iteration: 173; vars: 44616; clauses: 656; decisions: 25938
iteration: 174; vars: 44870; clauses: 672; decisions: 26090
iteration: 175; vars: 45124; clauses: 624; decisions: 26226
iteration: 176; vars: 45378; clauses: 605; decisions: 26364
iteration: 177; vars: 45632; clauses: 649; decisions: 26505
iteration: 178; vars: 45886; clauses: 671; decisions: 26633
iteration: 179; vars: 46140; clauses: 632; decisions: 26772
iteration: 180; vars: 46394; clauses: 641; decisions: 26908
iteration: 181; vars: 46648; clauses: 641; decisions: 27048
iteration: 182; vars: 46902; clauses: 656; decisions: 27182
iteration: 183; vars: 47156; clauses: 676; decisions: 27325
iteration: 184; vars: 47410; clauses: 621; decisions: 27465
iteration: 185; vars: 47664; clauses: 652; decisions: 27605
iteration: 186; vars: 47918; clauses: 741; decisions: 27766
iteration: 187; vars: 48172; clauses: 678; decisions: 27903
iteration: 188; vars: 48426; clauses: 676; decisions: 28058
iteration: 189; vars: 48680; clauses: 762; decisions: 28220
iteration: 190; vars: 48934; clauses: 687; decisions: 28355
iteration: 191; vars: 49188; clauses: 659; decisions: 28478
iteration: 192; vars: 49442; clauses: 735; decisions: 28620
iteration: 193; vars: 49696; clauses: 679; decisions: 28750
iteration: 194; vars: 49950; clauses: 681; decisions: 28873
iteration: 195; vars: 50204; clauses: 722; decisions: 28997
iteration: 196; vars: 50458; clauses: 711; decisions: 29119
iteration: 197; vars: 50712; clauses: 717; decisions: 29238
iteration: 198; vars: 50966; clauses: 736; decisions: 29352
iteration: 199; vars: 51220; clauses: 727; decisions: 29462
iteration: 200; vars: 51474; clauses: 729; decisions: 29564
iteration: 201; vars: 51728; clauses: 807; decisions: 29688
iteration: 202; vars: 51982; clauses: 765; decisions: 29784
iteration: 203; vars: 52236; clauses: 763; decisions: 29881
iteration: 204; vars: 52490; clauses: 761; decisions: 29980
iteration: 205; vars: 52744; clauses: 761; decisions: 30077
iteration: 206; vars: 52998; clauses: 769; decisions: 30191
iteration: 207; vars: 53252; clauses: 809; decisions: 30330
iteration: 208; vars: 53506; clauses: 780; decisions: 30466
iteration: 209; vars: 53760; clauses: 722; decisions: 30583
iteration: 210; vars: 54014; clauses: 795; decisions: 30727
iteration: 211; vars: 54268; clauses: 782; decisions: 30844
iteration: 212; vars: 54522; clauses: 797; decisions: 30981
iteration: 213; vars: 54776; clauses: 765; decisions: 31098
iteration: 214; vars: 55030; clauses: 772; decisions: 31230
iteration: 215; vars: 55284; clauses: 743; decisions: 31346
iteration: 216; vars: 55538; clauses: 775; decisions: 31472
iteration: 217; vars: 55792; clauses: 740; decisions: 31587
iteration: 218; vars: 56046; clauses: 727; decisions: 31718
iteration: 219; vars: 56300; clauses: 776; decisions: 31852
iteration: 220; vars: 56554; clauses: 785; decisions: 31976
iteration: 221; vars: 56808; clauses: 797; decisions: 32105
iteration: 222; vars: 57062; clauses: 815; decisions: 32226
iteration: 223; vars: 57316; clauses: 1423; decisions: 32341
iteration: 224; vars: 57570; clauses: 397; decisions: 32473
iteration: 225; vars: 57824; clauses: 413; decisions: 32604
iteration: 226; vars: 58078; clauses: 413; decisions: 32730
iteration: 227; vars: 58332; clauses: 362; decisions: 32846
iteration: 228; vars: 58586; clauses: 374; decisions: 32962
iteration: 229; vars: 58840; clauses: 384; decisions: 33077
iteration: 230; vars: 59094; clauses: 388; decisions: 33190
iteration: 231; vars: 59348; clauses: 388; decisions: 33304
iteration: 232; vars: 59602; clauses: 304; decisions: 33411
iteration: 233; vars: 59856; clauses: 312; decisions: 33509
iteration: 234; vars: 60110; clauses: 314; decisions: 33608
iteration: 235; vars: 60364; clauses: 316; decisions: 33706
iteration: 236; vars: 60618; clauses: 285; decisions: 33797
iteration: 237; vars: 60872; clauses: 779; decisions: 33875
iteration: 238; vars: 61126; clauses: 253; decisions: 33955
iteration: 239; vars: 61380; clauses: 257; decisions: 34033
iteration: 240; vars: 61634; clauses: 257; decisions: 34111
iteration: 241; vars: 61888; clauses: 218; decisions: 34180
iteration: 242; vars: 62142; clauses: 670; decisions: 34182
finished solver loop. fail_count = 0
key=0101000010101011111001010111000100000010000010000000000000000110
iteration=242; backbones_count=0; cube_count=154264; cpu_time=3.78742; maxrss=7.09375
equivalent
