#dataflow program 

module decode(
input a,b,
output y0,y1,y2,y3,
);

assign y0 =a&b;
assign y1 =(a)&(~b);
assign y2 =(~a)&(b); 
assign y3 =(~a)&(~b);
endmodule;

#testbench code

module decoder();
reg a,b;
wire y0,y1,y2,y3;

decode uut(a,b,y0,y1,y2,y3);

initial begin 

#10 a=0;b=0;
#10 a=0;b=1;
#10 a=1;b=0;
#10 a=1;b=1;
#10 $finish;
end 
endmodule
