$date
	Fri Mar  7 17:28:57 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module HazardUnit_tb $end
$var wire 1 ! stall $end
$var wire 1 " PCWrite $end
$var wire 1 # IF_ID_Write $end
$var reg 1 $ ID_EX_MemRead $end
$var reg 5 % ID_EX_RegisterRd [4:0] $end
$var reg 5 & IF_ID_RegisterRs1 [4:0] $end
$var reg 5 ' IF_ID_RegisterRs2 [4:0] $end
$scope module uut $end
$var wire 1 $ ID_EX_MemRead $end
$var wire 5 ( ID_EX_RegisterRd [4:0] $end
$var wire 5 ) IF_ID_RegisterRs1 [4:0] $end
$var wire 5 * IF_ID_RegisterRs2 [4:0] $end
$var reg 1 # IF_ID_Write $end
$var reg 1 " PCWrite $end
$var reg 1 ! stall $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10 *
b1 )
b0 (
b10 '
b1 &
b0 %
0$
1#
1"
0!
$end
#10000
0#
0"
1!
b1 %
b1 (
1$
#20000
1!
0#
0"
b10 %
b10 (
#30000
0!
1#
1"
b11 %
b11 (
#40000
