--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr
top_module.pcf -ucf top_module.ucf

Design file:              top_module.ncd
Physical constraint file: top_module.pcf
Device,package,speed:     xc3s2000,fg456,-5 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.614|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
push_button<0> |led_out<0>     |    8.501|
push_button<0> |led_out<1>     |    9.004|
push_button<0> |led_out<2>     |    8.497|
push_button<0> |led_out<3>     |    9.346|
push_button<0> |led_out<4>     |    8.502|
push_button<0> |led_out<5>     |    8.796|
push_button<0> |led_out<6>     |    8.795|
push_button<0> |led_out<7>     |    8.800|
push_button<0> |led_out<8>     |   15.907|
push_button<0> |led_out<9>     |   15.635|
push_button<0> |led_out<10>    |   15.635|
push_button<0> |led_out<11>    |   14.247|
push_button<0> |led_out<12>    |   15.792|
push_button<0> |led_out<13>    |   16.419|
push_button<0> |led_out<14>    |   16.724|
push_button<0> |led_out<15>    |   17.353|
push_button<0> |led_out<16>    |    9.502|
push_button<0> |led_out<17>    |    9.202|
push_button<0> |led_out<18>    |    9.526|
push_button<0> |led_out<19>    |    9.520|
push_button<0> |led_out<20>    |    8.836|
push_button<0> |led_out<21>    |    9.136|
push_button<0> |led_out<22>    |    6.055|
push_button<0> |led_out<23>    |    9.090|
---------------+---------------+---------+


Analysis completed Sun Jun 12 13:16:26 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 188 MB



