// Seed: 3656682827
module module_0;
  wire id_1;
  wire id_2;
  parameter id_3 = 1 ? "" == 1 : 1;
  wire id_4;
  assign module_1.id_3 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd19
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire _id_3;
  output wire id_2;
  inout wire id_1;
  logic [(  {  -1  }  ) : id_3] id_6;
  module_0 modCall_1 ();
  logic id_7, id_8;
  logic [-1 : -1] id_9;
  ;
  always @(posedge 1 or posedge 1) begin : LABEL_0
    id_8[-1] <= 1;
  end
endmodule
