
audio_fft_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009304  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0001c39c  08009494  08009494  0000a494  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08025830  08025830  00027460  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08025830  08025830  00026830  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08025838  08025838  00027460  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08025838  08025838  00026838  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0802583c  0802583c  0002683c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000460  20000000  08025840  00027000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00027460  2**0
                  CONTENTS
 10 .bss          00004d00  20000460  20000460  00027460  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20005160  20005160  00027460  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00027460  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001afea  00000000  00000000  00027490  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004296  00000000  00000000  0004247a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000017b8  00000000  00000000  00046710  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000123c  00000000  00000000  00047ec8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00004bea  00000000  00000000  00049104  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001a639  00000000  00000000  0004dcee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d971f  00000000  00000000  00068327  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      000000be  00000000  00000000  00141a46  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006810  00000000  00000000  00141b04  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006b  00000000  00000000  00148314  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000460 	.word	0x20000460
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800947c 	.word	0x0800947c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000464 	.word	0x20000464
 80001cc:	0800947c 	.word	0x0800947c

080001d0 <__aeabi_uldivmod>:
 80001d0:	b953      	cbnz	r3, 80001e8 <__aeabi_uldivmod+0x18>
 80001d2:	b94a      	cbnz	r2, 80001e8 <__aeabi_uldivmod+0x18>
 80001d4:	2900      	cmp	r1, #0
 80001d6:	bf08      	it	eq
 80001d8:	2800      	cmpeq	r0, #0
 80001da:	bf1c      	itt	ne
 80001dc:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80001e0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80001e4:	f000 b988 	b.w	80004f8 <__aeabi_idiv0>
 80001e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f0:	f000 f806 	bl	8000200 <__udivmoddi4>
 80001f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001fc:	b004      	add	sp, #16
 80001fe:	4770      	bx	lr

08000200 <__udivmoddi4>:
 8000200:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000204:	9d08      	ldr	r5, [sp, #32]
 8000206:	468e      	mov	lr, r1
 8000208:	4604      	mov	r4, r0
 800020a:	4688      	mov	r8, r1
 800020c:	2b00      	cmp	r3, #0
 800020e:	d14a      	bne.n	80002a6 <__udivmoddi4+0xa6>
 8000210:	428a      	cmp	r2, r1
 8000212:	4617      	mov	r7, r2
 8000214:	d962      	bls.n	80002dc <__udivmoddi4+0xdc>
 8000216:	fab2 f682 	clz	r6, r2
 800021a:	b14e      	cbz	r6, 8000230 <__udivmoddi4+0x30>
 800021c:	f1c6 0320 	rsb	r3, r6, #32
 8000220:	fa01 f806 	lsl.w	r8, r1, r6
 8000224:	fa20 f303 	lsr.w	r3, r0, r3
 8000228:	40b7      	lsls	r7, r6
 800022a:	ea43 0808 	orr.w	r8, r3, r8
 800022e:	40b4      	lsls	r4, r6
 8000230:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000234:	fa1f fc87 	uxth.w	ip, r7
 8000238:	fbb8 f1fe 	udiv	r1, r8, lr
 800023c:	0c23      	lsrs	r3, r4, #16
 800023e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000242:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000246:	fb01 f20c 	mul.w	r2, r1, ip
 800024a:	429a      	cmp	r2, r3
 800024c:	d909      	bls.n	8000262 <__udivmoddi4+0x62>
 800024e:	18fb      	adds	r3, r7, r3
 8000250:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000254:	f080 80ea 	bcs.w	800042c <__udivmoddi4+0x22c>
 8000258:	429a      	cmp	r2, r3
 800025a:	f240 80e7 	bls.w	800042c <__udivmoddi4+0x22c>
 800025e:	3902      	subs	r1, #2
 8000260:	443b      	add	r3, r7
 8000262:	1a9a      	subs	r2, r3, r2
 8000264:	b2a3      	uxth	r3, r4
 8000266:	fbb2 f0fe 	udiv	r0, r2, lr
 800026a:	fb0e 2210 	mls	r2, lr, r0, r2
 800026e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000272:	fb00 fc0c 	mul.w	ip, r0, ip
 8000276:	459c      	cmp	ip, r3
 8000278:	d909      	bls.n	800028e <__udivmoddi4+0x8e>
 800027a:	18fb      	adds	r3, r7, r3
 800027c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000280:	f080 80d6 	bcs.w	8000430 <__udivmoddi4+0x230>
 8000284:	459c      	cmp	ip, r3
 8000286:	f240 80d3 	bls.w	8000430 <__udivmoddi4+0x230>
 800028a:	443b      	add	r3, r7
 800028c:	3802      	subs	r0, #2
 800028e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000292:	eba3 030c 	sub.w	r3, r3, ip
 8000296:	2100      	movs	r1, #0
 8000298:	b11d      	cbz	r5, 80002a2 <__udivmoddi4+0xa2>
 800029a:	40f3      	lsrs	r3, r6
 800029c:	2200      	movs	r2, #0
 800029e:	e9c5 3200 	strd	r3, r2, [r5]
 80002a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a6:	428b      	cmp	r3, r1
 80002a8:	d905      	bls.n	80002b6 <__udivmoddi4+0xb6>
 80002aa:	b10d      	cbz	r5, 80002b0 <__udivmoddi4+0xb0>
 80002ac:	e9c5 0100 	strd	r0, r1, [r5]
 80002b0:	2100      	movs	r1, #0
 80002b2:	4608      	mov	r0, r1
 80002b4:	e7f5      	b.n	80002a2 <__udivmoddi4+0xa2>
 80002b6:	fab3 f183 	clz	r1, r3
 80002ba:	2900      	cmp	r1, #0
 80002bc:	d146      	bne.n	800034c <__udivmoddi4+0x14c>
 80002be:	4573      	cmp	r3, lr
 80002c0:	d302      	bcc.n	80002c8 <__udivmoddi4+0xc8>
 80002c2:	4282      	cmp	r2, r0
 80002c4:	f200 8105 	bhi.w	80004d2 <__udivmoddi4+0x2d2>
 80002c8:	1a84      	subs	r4, r0, r2
 80002ca:	eb6e 0203 	sbc.w	r2, lr, r3
 80002ce:	2001      	movs	r0, #1
 80002d0:	4690      	mov	r8, r2
 80002d2:	2d00      	cmp	r5, #0
 80002d4:	d0e5      	beq.n	80002a2 <__udivmoddi4+0xa2>
 80002d6:	e9c5 4800 	strd	r4, r8, [r5]
 80002da:	e7e2      	b.n	80002a2 <__udivmoddi4+0xa2>
 80002dc:	2a00      	cmp	r2, #0
 80002de:	f000 8090 	beq.w	8000402 <__udivmoddi4+0x202>
 80002e2:	fab2 f682 	clz	r6, r2
 80002e6:	2e00      	cmp	r6, #0
 80002e8:	f040 80a4 	bne.w	8000434 <__udivmoddi4+0x234>
 80002ec:	1a8a      	subs	r2, r1, r2
 80002ee:	0c03      	lsrs	r3, r0, #16
 80002f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f4:	b280      	uxth	r0, r0
 80002f6:	b2bc      	uxth	r4, r7
 80002f8:	2101      	movs	r1, #1
 80002fa:	fbb2 fcfe 	udiv	ip, r2, lr
 80002fe:	fb0e 221c 	mls	r2, lr, ip, r2
 8000302:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000306:	fb04 f20c 	mul.w	r2, r4, ip
 800030a:	429a      	cmp	r2, r3
 800030c:	d907      	bls.n	800031e <__udivmoddi4+0x11e>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000314:	d202      	bcs.n	800031c <__udivmoddi4+0x11c>
 8000316:	429a      	cmp	r2, r3
 8000318:	f200 80e0 	bhi.w	80004dc <__udivmoddi4+0x2dc>
 800031c:	46c4      	mov	ip, r8
 800031e:	1a9b      	subs	r3, r3, r2
 8000320:	fbb3 f2fe 	udiv	r2, r3, lr
 8000324:	fb0e 3312 	mls	r3, lr, r2, r3
 8000328:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800032c:	fb02 f404 	mul.w	r4, r2, r4
 8000330:	429c      	cmp	r4, r3
 8000332:	d907      	bls.n	8000344 <__udivmoddi4+0x144>
 8000334:	18fb      	adds	r3, r7, r3
 8000336:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800033a:	d202      	bcs.n	8000342 <__udivmoddi4+0x142>
 800033c:	429c      	cmp	r4, r3
 800033e:	f200 80ca 	bhi.w	80004d6 <__udivmoddi4+0x2d6>
 8000342:	4602      	mov	r2, r0
 8000344:	1b1b      	subs	r3, r3, r4
 8000346:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800034a:	e7a5      	b.n	8000298 <__udivmoddi4+0x98>
 800034c:	f1c1 0620 	rsb	r6, r1, #32
 8000350:	408b      	lsls	r3, r1
 8000352:	fa22 f706 	lsr.w	r7, r2, r6
 8000356:	431f      	orrs	r7, r3
 8000358:	fa0e f401 	lsl.w	r4, lr, r1
 800035c:	fa20 f306 	lsr.w	r3, r0, r6
 8000360:	fa2e fe06 	lsr.w	lr, lr, r6
 8000364:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000368:	4323      	orrs	r3, r4
 800036a:	fa00 f801 	lsl.w	r8, r0, r1
 800036e:	fa1f fc87 	uxth.w	ip, r7
 8000372:	fbbe f0f9 	udiv	r0, lr, r9
 8000376:	0c1c      	lsrs	r4, r3, #16
 8000378:	fb09 ee10 	mls	lr, r9, r0, lr
 800037c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000380:	fb00 fe0c 	mul.w	lr, r0, ip
 8000384:	45a6      	cmp	lr, r4
 8000386:	fa02 f201 	lsl.w	r2, r2, r1
 800038a:	d909      	bls.n	80003a0 <__udivmoddi4+0x1a0>
 800038c:	193c      	adds	r4, r7, r4
 800038e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000392:	f080 809c 	bcs.w	80004ce <__udivmoddi4+0x2ce>
 8000396:	45a6      	cmp	lr, r4
 8000398:	f240 8099 	bls.w	80004ce <__udivmoddi4+0x2ce>
 800039c:	3802      	subs	r0, #2
 800039e:	443c      	add	r4, r7
 80003a0:	eba4 040e 	sub.w	r4, r4, lr
 80003a4:	fa1f fe83 	uxth.w	lr, r3
 80003a8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003ac:	fb09 4413 	mls	r4, r9, r3, r4
 80003b0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003b4:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b8:	45a4      	cmp	ip, r4
 80003ba:	d908      	bls.n	80003ce <__udivmoddi4+0x1ce>
 80003bc:	193c      	adds	r4, r7, r4
 80003be:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80003c2:	f080 8082 	bcs.w	80004ca <__udivmoddi4+0x2ca>
 80003c6:	45a4      	cmp	ip, r4
 80003c8:	d97f      	bls.n	80004ca <__udivmoddi4+0x2ca>
 80003ca:	3b02      	subs	r3, #2
 80003cc:	443c      	add	r4, r7
 80003ce:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003d2:	eba4 040c 	sub.w	r4, r4, ip
 80003d6:	fba0 ec02 	umull	lr, ip, r0, r2
 80003da:	4564      	cmp	r4, ip
 80003dc:	4673      	mov	r3, lr
 80003de:	46e1      	mov	r9, ip
 80003e0:	d362      	bcc.n	80004a8 <__udivmoddi4+0x2a8>
 80003e2:	d05f      	beq.n	80004a4 <__udivmoddi4+0x2a4>
 80003e4:	b15d      	cbz	r5, 80003fe <__udivmoddi4+0x1fe>
 80003e6:	ebb8 0203 	subs.w	r2, r8, r3
 80003ea:	eb64 0409 	sbc.w	r4, r4, r9
 80003ee:	fa04 f606 	lsl.w	r6, r4, r6
 80003f2:	fa22 f301 	lsr.w	r3, r2, r1
 80003f6:	431e      	orrs	r6, r3
 80003f8:	40cc      	lsrs	r4, r1
 80003fa:	e9c5 6400 	strd	r6, r4, [r5]
 80003fe:	2100      	movs	r1, #0
 8000400:	e74f      	b.n	80002a2 <__udivmoddi4+0xa2>
 8000402:	fbb1 fcf2 	udiv	ip, r1, r2
 8000406:	0c01      	lsrs	r1, r0, #16
 8000408:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800040c:	b280      	uxth	r0, r0
 800040e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000412:	463b      	mov	r3, r7
 8000414:	4638      	mov	r0, r7
 8000416:	463c      	mov	r4, r7
 8000418:	46b8      	mov	r8, r7
 800041a:	46be      	mov	lr, r7
 800041c:	2620      	movs	r6, #32
 800041e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000422:	eba2 0208 	sub.w	r2, r2, r8
 8000426:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800042a:	e766      	b.n	80002fa <__udivmoddi4+0xfa>
 800042c:	4601      	mov	r1, r0
 800042e:	e718      	b.n	8000262 <__udivmoddi4+0x62>
 8000430:	4610      	mov	r0, r2
 8000432:	e72c      	b.n	800028e <__udivmoddi4+0x8e>
 8000434:	f1c6 0220 	rsb	r2, r6, #32
 8000438:	fa2e f302 	lsr.w	r3, lr, r2
 800043c:	40b7      	lsls	r7, r6
 800043e:	40b1      	lsls	r1, r6
 8000440:	fa20 f202 	lsr.w	r2, r0, r2
 8000444:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000448:	430a      	orrs	r2, r1
 800044a:	fbb3 f8fe 	udiv	r8, r3, lr
 800044e:	b2bc      	uxth	r4, r7
 8000450:	fb0e 3318 	mls	r3, lr, r8, r3
 8000454:	0c11      	lsrs	r1, r2, #16
 8000456:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045a:	fb08 f904 	mul.w	r9, r8, r4
 800045e:	40b0      	lsls	r0, r6
 8000460:	4589      	cmp	r9, r1
 8000462:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000466:	b280      	uxth	r0, r0
 8000468:	d93e      	bls.n	80004e8 <__udivmoddi4+0x2e8>
 800046a:	1879      	adds	r1, r7, r1
 800046c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000470:	d201      	bcs.n	8000476 <__udivmoddi4+0x276>
 8000472:	4589      	cmp	r9, r1
 8000474:	d81f      	bhi.n	80004b6 <__udivmoddi4+0x2b6>
 8000476:	eba1 0109 	sub.w	r1, r1, r9
 800047a:	fbb1 f9fe 	udiv	r9, r1, lr
 800047e:	fb09 f804 	mul.w	r8, r9, r4
 8000482:	fb0e 1119 	mls	r1, lr, r9, r1
 8000486:	b292      	uxth	r2, r2
 8000488:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800048c:	4542      	cmp	r2, r8
 800048e:	d229      	bcs.n	80004e4 <__udivmoddi4+0x2e4>
 8000490:	18ba      	adds	r2, r7, r2
 8000492:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000496:	d2c4      	bcs.n	8000422 <__udivmoddi4+0x222>
 8000498:	4542      	cmp	r2, r8
 800049a:	d2c2      	bcs.n	8000422 <__udivmoddi4+0x222>
 800049c:	f1a9 0102 	sub.w	r1, r9, #2
 80004a0:	443a      	add	r2, r7
 80004a2:	e7be      	b.n	8000422 <__udivmoddi4+0x222>
 80004a4:	45f0      	cmp	r8, lr
 80004a6:	d29d      	bcs.n	80003e4 <__udivmoddi4+0x1e4>
 80004a8:	ebbe 0302 	subs.w	r3, lr, r2
 80004ac:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004b0:	3801      	subs	r0, #1
 80004b2:	46e1      	mov	r9, ip
 80004b4:	e796      	b.n	80003e4 <__udivmoddi4+0x1e4>
 80004b6:	eba7 0909 	sub.w	r9, r7, r9
 80004ba:	4449      	add	r1, r9
 80004bc:	f1a8 0c02 	sub.w	ip, r8, #2
 80004c0:	fbb1 f9fe 	udiv	r9, r1, lr
 80004c4:	fb09 f804 	mul.w	r8, r9, r4
 80004c8:	e7db      	b.n	8000482 <__udivmoddi4+0x282>
 80004ca:	4673      	mov	r3, lr
 80004cc:	e77f      	b.n	80003ce <__udivmoddi4+0x1ce>
 80004ce:	4650      	mov	r0, sl
 80004d0:	e766      	b.n	80003a0 <__udivmoddi4+0x1a0>
 80004d2:	4608      	mov	r0, r1
 80004d4:	e6fd      	b.n	80002d2 <__udivmoddi4+0xd2>
 80004d6:	443b      	add	r3, r7
 80004d8:	3a02      	subs	r2, #2
 80004da:	e733      	b.n	8000344 <__udivmoddi4+0x144>
 80004dc:	f1ac 0c02 	sub.w	ip, ip, #2
 80004e0:	443b      	add	r3, r7
 80004e2:	e71c      	b.n	800031e <__udivmoddi4+0x11e>
 80004e4:	4649      	mov	r1, r9
 80004e6:	e79c      	b.n	8000422 <__udivmoddi4+0x222>
 80004e8:	eba1 0109 	sub.w	r1, r1, r9
 80004ec:	46c4      	mov	ip, r8
 80004ee:	fbb1 f9fe 	udiv	r9, r1, lr
 80004f2:	fb09 f804 	mul.w	r8, r9, r4
 80004f6:	e7c4      	b.n	8000482 <__udivmoddi4+0x282>

080004f8 <__aeabi_idiv0>:
 80004f8:	4770      	bx	lr
 80004fa:	bf00      	nop

080004fc <ILI9341_Select>:
/* vim: set ai et ts=4 sw=4: */
#include "stm32f4xx_hal.h"
#include "ili9341.h"

static void ILI9341_Select() {
 80004fc:	b580      	push	{r7, lr}
 80004fe:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ILI9341_CS_GPIO_Port, ILI9341_CS_Pin, GPIO_PIN_RESET);
 8000500:	2200      	movs	r2, #0
 8000502:	2120      	movs	r1, #32
 8000504:	4802      	ldr	r0, [pc, #8]	@ (8000510 <ILI9341_Select+0x14>)
 8000506:	f001 fc9d 	bl	8001e44 <HAL_GPIO_WritePin>
}
 800050a:	bf00      	nop
 800050c:	bd80      	pop	{r7, pc}
 800050e:	bf00      	nop
 8000510:	40020800 	.word	0x40020800

08000514 <ILI9341_Unselect>:

void ILI9341_Unselect() {
 8000514:	b580      	push	{r7, lr}
 8000516:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ILI9341_CS_GPIO_Port, ILI9341_CS_Pin, GPIO_PIN_SET);
 8000518:	2201      	movs	r2, #1
 800051a:	2120      	movs	r1, #32
 800051c:	4802      	ldr	r0, [pc, #8]	@ (8000528 <ILI9341_Unselect+0x14>)
 800051e:	f001 fc91 	bl	8001e44 <HAL_GPIO_WritePin>
}
 8000522:	bf00      	nop
 8000524:	bd80      	pop	{r7, pc}
 8000526:	bf00      	nop
 8000528:	40020800 	.word	0x40020800

0800052c <ILI9341_Reset>:

static void ILI9341_Reset() {
 800052c:	b580      	push	{r7, lr}
 800052e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ILI9341_RES_GPIO_Port, ILI9341_RES_Pin, GPIO_PIN_RESET);
 8000530:	2200      	movs	r2, #0
 8000532:	2110      	movs	r1, #16
 8000534:	4806      	ldr	r0, [pc, #24]	@ (8000550 <ILI9341_Reset+0x24>)
 8000536:	f001 fc85 	bl	8001e44 <HAL_GPIO_WritePin>
    HAL_Delay(5);
 800053a:	2005      	movs	r0, #5
 800053c:	f000 feda 	bl	80012f4 <HAL_Delay>
    HAL_GPIO_WritePin(ILI9341_RES_GPIO_Port, ILI9341_RES_Pin, GPIO_PIN_SET);
 8000540:	2201      	movs	r2, #1
 8000542:	2110      	movs	r1, #16
 8000544:	4802      	ldr	r0, [pc, #8]	@ (8000550 <ILI9341_Reset+0x24>)
 8000546:	f001 fc7d 	bl	8001e44 <HAL_GPIO_WritePin>
}
 800054a:	bf00      	nop
 800054c:	bd80      	pop	{r7, pc}
 800054e:	bf00      	nop
 8000550:	40020800 	.word	0x40020800

08000554 <ILI9341_WriteCommand>:

static void ILI9341_WriteCommand(uint8_t cmd) {
 8000554:	b580      	push	{r7, lr}
 8000556:	b082      	sub	sp, #8
 8000558:	af00      	add	r7, sp, #0
 800055a:	4603      	mov	r3, r0
 800055c:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_RESET);
 800055e:	2200      	movs	r2, #0
 8000560:	2101      	movs	r1, #1
 8000562:	4807      	ldr	r0, [pc, #28]	@ (8000580 <ILI9341_WriteCommand+0x2c>)
 8000564:	f001 fc6e 	bl	8001e44 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ILI9341_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 8000568:	1df9      	adds	r1, r7, #7
 800056a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800056e:	2201      	movs	r2, #1
 8000570:	4804      	ldr	r0, [pc, #16]	@ (8000584 <ILI9341_WriteCommand+0x30>)
 8000572:	f002 ffa2 	bl	80034ba <HAL_SPI_Transmit>
}
 8000576:	bf00      	nop
 8000578:	3708      	adds	r7, #8
 800057a:	46bd      	mov	sp, r7
 800057c:	bd80      	pop	{r7, pc}
 800057e:	bf00      	nop
 8000580:	40020400 	.word	0x40020400
 8000584:	2000052c 	.word	0x2000052c

08000588 <ILI9341_WriteData>:

static void ILI9341_WriteData(uint8_t* buff, size_t buff_size) {
 8000588:	b580      	push	{r7, lr}
 800058a:	b084      	sub	sp, #16
 800058c:	af00      	add	r7, sp, #0
 800058e:	6078      	str	r0, [r7, #4]
 8000590:	6039      	str	r1, [r7, #0]
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_SET);
 8000592:	2201      	movs	r2, #1
 8000594:	2101      	movs	r1, #1
 8000596:	4811      	ldr	r0, [pc, #68]	@ (80005dc <ILI9341_WriteData+0x54>)
 8000598:	f001 fc54 	bl	8001e44 <HAL_GPIO_WritePin>

    // split data in small chunks because HAL can't send more then 64K at once
    while(buff_size > 0) {
 800059c:	e015      	b.n	80005ca <ILI9341_WriteData+0x42>
        uint16_t chunk_size = buff_size > 32768 ? 32768 : buff_size;
 800059e:	683b      	ldr	r3, [r7, #0]
 80005a0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80005a4:	bf28      	it	cs
 80005a6:	f44f 4300 	movcs.w	r3, #32768	@ 0x8000
 80005aa:	81fb      	strh	r3, [r7, #14]
        HAL_SPI_Transmit(&ILI9341_SPI_PORT, buff, chunk_size, HAL_MAX_DELAY);
 80005ac:	89fa      	ldrh	r2, [r7, #14]
 80005ae:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80005b2:	6879      	ldr	r1, [r7, #4]
 80005b4:	480a      	ldr	r0, [pc, #40]	@ (80005e0 <ILI9341_WriteData+0x58>)
 80005b6:	f002 ff80 	bl	80034ba <HAL_SPI_Transmit>
        buff += chunk_size;
 80005ba:	89fb      	ldrh	r3, [r7, #14]
 80005bc:	687a      	ldr	r2, [r7, #4]
 80005be:	4413      	add	r3, r2
 80005c0:	607b      	str	r3, [r7, #4]
        buff_size -= chunk_size;
 80005c2:	89fb      	ldrh	r3, [r7, #14]
 80005c4:	683a      	ldr	r2, [r7, #0]
 80005c6:	1ad3      	subs	r3, r2, r3
 80005c8:	603b      	str	r3, [r7, #0]
    while(buff_size > 0) {
 80005ca:	683b      	ldr	r3, [r7, #0]
 80005cc:	2b00      	cmp	r3, #0
 80005ce:	d1e6      	bne.n	800059e <ILI9341_WriteData+0x16>
    }
}
 80005d0:	bf00      	nop
 80005d2:	bf00      	nop
 80005d4:	3710      	adds	r7, #16
 80005d6:	46bd      	mov	sp, r7
 80005d8:	bd80      	pop	{r7, pc}
 80005da:	bf00      	nop
 80005dc:	40020400 	.word	0x40020400
 80005e0:	2000052c 	.word	0x2000052c

080005e4 <ILI9341_SetAddressWindow>:

static void ILI9341_SetAddressWindow(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1) {
 80005e4:	b590      	push	{r4, r7, lr}
 80005e6:	b085      	sub	sp, #20
 80005e8:	af00      	add	r7, sp, #0
 80005ea:	4604      	mov	r4, r0
 80005ec:	4608      	mov	r0, r1
 80005ee:	4611      	mov	r1, r2
 80005f0:	461a      	mov	r2, r3
 80005f2:	4623      	mov	r3, r4
 80005f4:	80fb      	strh	r3, [r7, #6]
 80005f6:	4603      	mov	r3, r0
 80005f8:	80bb      	strh	r3, [r7, #4]
 80005fa:	460b      	mov	r3, r1
 80005fc:	807b      	strh	r3, [r7, #2]
 80005fe:	4613      	mov	r3, r2
 8000600:	803b      	strh	r3, [r7, #0]
    // column address set
    ILI9341_WriteCommand(0x2A); // CASET
 8000602:	202a      	movs	r0, #42	@ 0x2a
 8000604:	f7ff ffa6 	bl	8000554 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { (x0 >> 8) & 0xFF, x0 & 0xFF, (x1 >> 8) & 0xFF, x1 & 0xFF };
 8000608:	88fb      	ldrh	r3, [r7, #6]
 800060a:	0a1b      	lsrs	r3, r3, #8
 800060c:	b29b      	uxth	r3, r3
 800060e:	b2db      	uxtb	r3, r3
 8000610:	733b      	strb	r3, [r7, #12]
 8000612:	88fb      	ldrh	r3, [r7, #6]
 8000614:	b2db      	uxtb	r3, r3
 8000616:	737b      	strb	r3, [r7, #13]
 8000618:	887b      	ldrh	r3, [r7, #2]
 800061a:	0a1b      	lsrs	r3, r3, #8
 800061c:	b29b      	uxth	r3, r3
 800061e:	b2db      	uxtb	r3, r3
 8000620:	73bb      	strb	r3, [r7, #14]
 8000622:	887b      	ldrh	r3, [r7, #2]
 8000624:	b2db      	uxtb	r3, r3
 8000626:	73fb      	strb	r3, [r7, #15]
        ILI9341_WriteData(data, sizeof(data));
 8000628:	f107 030c 	add.w	r3, r7, #12
 800062c:	2104      	movs	r1, #4
 800062e:	4618      	mov	r0, r3
 8000630:	f7ff ffaa 	bl	8000588 <ILI9341_WriteData>
    }

    // row address set
    ILI9341_WriteCommand(0x2B); // RASET
 8000634:	202b      	movs	r0, #43	@ 0x2b
 8000636:	f7ff ff8d 	bl	8000554 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { (y0 >> 8) & 0xFF, y0 & 0xFF, (y1 >> 8) & 0xFF, y1 & 0xFF };
 800063a:	88bb      	ldrh	r3, [r7, #4]
 800063c:	0a1b      	lsrs	r3, r3, #8
 800063e:	b29b      	uxth	r3, r3
 8000640:	b2db      	uxtb	r3, r3
 8000642:	723b      	strb	r3, [r7, #8]
 8000644:	88bb      	ldrh	r3, [r7, #4]
 8000646:	b2db      	uxtb	r3, r3
 8000648:	727b      	strb	r3, [r7, #9]
 800064a:	883b      	ldrh	r3, [r7, #0]
 800064c:	0a1b      	lsrs	r3, r3, #8
 800064e:	b29b      	uxth	r3, r3
 8000650:	b2db      	uxtb	r3, r3
 8000652:	72bb      	strb	r3, [r7, #10]
 8000654:	883b      	ldrh	r3, [r7, #0]
 8000656:	b2db      	uxtb	r3, r3
 8000658:	72fb      	strb	r3, [r7, #11]
        ILI9341_WriteData(data, sizeof(data));
 800065a:	f107 0308 	add.w	r3, r7, #8
 800065e:	2104      	movs	r1, #4
 8000660:	4618      	mov	r0, r3
 8000662:	f7ff ff91 	bl	8000588 <ILI9341_WriteData>
    }

    // write to RAM
    ILI9341_WriteCommand(0x2C); // RAMWR
 8000666:	202c      	movs	r0, #44	@ 0x2c
 8000668:	f7ff ff74 	bl	8000554 <ILI9341_WriteCommand>
}
 800066c:	bf00      	nop
 800066e:	3714      	adds	r7, #20
 8000670:	46bd      	mov	sp, r7
 8000672:	bd90      	pop	{r4, r7, pc}

08000674 <ILI9341_Init>:

void ILI9341_Init() {
 8000674:	b590      	push	{r4, r7, lr}
 8000676:	b09b      	sub	sp, #108	@ 0x6c
 8000678:	af00      	add	r7, sp, #0
    ILI9341_Select();
 800067a:	f7ff ff3f 	bl	80004fc <ILI9341_Select>
    ILI9341_Reset();
 800067e:	f7ff ff55 	bl	800052c <ILI9341_Reset>

    // command list is based on https://github.com/martnak/STM32-ILI9341

    // SOFTWARE RESET
    ILI9341_WriteCommand(0x01);
 8000682:	2001      	movs	r0, #1
 8000684:	f7ff ff66 	bl	8000554 <ILI9341_WriteCommand>
    HAL_Delay(1000);
 8000688:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800068c:	f000 fe32 	bl	80012f4 <HAL_Delay>
        
    // POWER CONTROL A
    ILI9341_WriteCommand(0xCB);
 8000690:	20cb      	movs	r0, #203	@ 0xcb
 8000692:	f7ff ff5f 	bl	8000554 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x39, 0x2C, 0x00, 0x34, 0x02 };
 8000696:	4a87      	ldr	r2, [pc, #540]	@ (80008b4 <ILI9341_Init+0x240>)
 8000698:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 800069c:	e892 0003 	ldmia.w	r2, {r0, r1}
 80006a0:	6018      	str	r0, [r3, #0]
 80006a2:	3304      	adds	r3, #4
 80006a4:	7019      	strb	r1, [r3, #0]
        ILI9341_WriteData(data, sizeof(data));
 80006a6:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 80006aa:	2105      	movs	r1, #5
 80006ac:	4618      	mov	r0, r3
 80006ae:	f7ff ff6b 	bl	8000588 <ILI9341_WriteData>
    }

    // POWER CONTROL B
    ILI9341_WriteCommand(0xCF);
 80006b2:	20cf      	movs	r0, #207	@ 0xcf
 80006b4:	f7ff ff4e 	bl	8000554 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x00, 0xC1, 0x30 };
 80006b8:	4a7f      	ldr	r2, [pc, #508]	@ (80008b8 <ILI9341_Init+0x244>)
 80006ba:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80006be:	6812      	ldr	r2, [r2, #0]
 80006c0:	4611      	mov	r1, r2
 80006c2:	8019      	strh	r1, [r3, #0]
 80006c4:	3302      	adds	r3, #2
 80006c6:	0c12      	lsrs	r2, r2, #16
 80006c8:	701a      	strb	r2, [r3, #0]
        ILI9341_WriteData(data, sizeof(data));
 80006ca:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80006ce:	2103      	movs	r1, #3
 80006d0:	4618      	mov	r0, r3
 80006d2:	f7ff ff59 	bl	8000588 <ILI9341_WriteData>
    }

    // DRIVER TIMING CONTROL A
    ILI9341_WriteCommand(0xE8);
 80006d6:	20e8      	movs	r0, #232	@ 0xe8
 80006d8:	f7ff ff3c 	bl	8000554 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x85, 0x00, 0x78 };
 80006dc:	4a77      	ldr	r2, [pc, #476]	@ (80008bc <ILI9341_Init+0x248>)
 80006de:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80006e2:	6812      	ldr	r2, [r2, #0]
 80006e4:	4611      	mov	r1, r2
 80006e6:	8019      	strh	r1, [r3, #0]
 80006e8:	3302      	adds	r3, #2
 80006ea:	0c12      	lsrs	r2, r2, #16
 80006ec:	701a      	strb	r2, [r3, #0]
        ILI9341_WriteData(data, sizeof(data));
 80006ee:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80006f2:	2103      	movs	r1, #3
 80006f4:	4618      	mov	r0, r3
 80006f6:	f7ff ff47 	bl	8000588 <ILI9341_WriteData>
    }

    // DRIVER TIMING CONTROL B
    ILI9341_WriteCommand(0xEA);
 80006fa:	20ea      	movs	r0, #234	@ 0xea
 80006fc:	f7ff ff2a 	bl	8000554 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x00, 0x00 };
 8000700:	2300      	movs	r3, #0
 8000702:	f8a7 3054 	strh.w	r3, [r7, #84]	@ 0x54
        ILI9341_WriteData(data, sizeof(data));
 8000706:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800070a:	2102      	movs	r1, #2
 800070c:	4618      	mov	r0, r3
 800070e:	f7ff ff3b 	bl	8000588 <ILI9341_WriteData>
    }

    // POWER ON SEQUENCE CONTROL
    ILI9341_WriteCommand(0xED);
 8000712:	20ed      	movs	r0, #237	@ 0xed
 8000714:	f7ff ff1e 	bl	8000554 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x64, 0x03, 0x12, 0x81 };
 8000718:	4b69      	ldr	r3, [pc, #420]	@ (80008c0 <ILI9341_Init+0x24c>)
 800071a:	653b      	str	r3, [r7, #80]	@ 0x50
        ILI9341_WriteData(data, sizeof(data));
 800071c:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8000720:	2104      	movs	r1, #4
 8000722:	4618      	mov	r0, r3
 8000724:	f7ff ff30 	bl	8000588 <ILI9341_WriteData>
    }

    // PUMP RATIO CONTROL
    ILI9341_WriteCommand(0xF7);
 8000728:	20f7      	movs	r0, #247	@ 0xf7
 800072a:	f7ff ff13 	bl	8000554 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x20 };
 800072e:	2320      	movs	r3, #32
 8000730:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
        ILI9341_WriteData(data, sizeof(data));
 8000734:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8000738:	2101      	movs	r1, #1
 800073a:	4618      	mov	r0, r3
 800073c:	f7ff ff24 	bl	8000588 <ILI9341_WriteData>
    }

    // POWER CONTROL,VRH[5:0]
    ILI9341_WriteCommand(0xC0);
 8000740:	20c0      	movs	r0, #192	@ 0xc0
 8000742:	f7ff ff07 	bl	8000554 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x23 };
 8000746:	2323      	movs	r3, #35	@ 0x23
 8000748:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48
        ILI9341_WriteData(data, sizeof(data));
 800074c:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8000750:	2101      	movs	r1, #1
 8000752:	4618      	mov	r0, r3
 8000754:	f7ff ff18 	bl	8000588 <ILI9341_WriteData>
    }

    // POWER CONTROL,SAP[2:0];BT[3:0]
    ILI9341_WriteCommand(0xC1);
 8000758:	20c1      	movs	r0, #193	@ 0xc1
 800075a:	f7ff fefb 	bl	8000554 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x10 };
 800075e:	2310      	movs	r3, #16
 8000760:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
        ILI9341_WriteData(data, sizeof(data));
 8000764:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8000768:	2101      	movs	r1, #1
 800076a:	4618      	mov	r0, r3
 800076c:	f7ff ff0c 	bl	8000588 <ILI9341_WriteData>
    }

    // VCM CONTROL
    ILI9341_WriteCommand(0xC5);
 8000770:	20c5      	movs	r0, #197	@ 0xc5
 8000772:	f7ff feef 	bl	8000554 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x3E, 0x28 };
 8000776:	f642 033e 	movw	r3, #10302	@ 0x283e
 800077a:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
        ILI9341_WriteData(data, sizeof(data));
 800077e:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000782:	2102      	movs	r1, #2
 8000784:	4618      	mov	r0, r3
 8000786:	f7ff feff 	bl	8000588 <ILI9341_WriteData>
    }

    // VCM CONTROL 2
    ILI9341_WriteCommand(0xC7);
 800078a:	20c7      	movs	r0, #199	@ 0xc7
 800078c:	f7ff fee2 	bl	8000554 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x86 };
 8000790:	2386      	movs	r3, #134	@ 0x86
 8000792:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
        ILI9341_WriteData(data, sizeof(data));
 8000796:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800079a:	2101      	movs	r1, #1
 800079c:	4618      	mov	r0, r3
 800079e:	f7ff fef3 	bl	8000588 <ILI9341_WriteData>
    }

    // MEMORY ACCESS CONTROL
    ILI9341_WriteCommand(0x36);
 80007a2:	2036      	movs	r0, #54	@ 0x36
 80007a4:	f7ff fed6 	bl	8000554 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x48 };
 80007a8:	2348      	movs	r3, #72	@ 0x48
 80007aa:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
        ILI9341_WriteData(data, sizeof(data));
 80007ae:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80007b2:	2101      	movs	r1, #1
 80007b4:	4618      	mov	r0, r3
 80007b6:	f7ff fee7 	bl	8000588 <ILI9341_WriteData>
    }

    // PIXEL FORMAT
    ILI9341_WriteCommand(0x3A);
 80007ba:	203a      	movs	r0, #58	@ 0x3a
 80007bc:	f7ff feca 	bl	8000554 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x55 };
 80007c0:	2355      	movs	r3, #85	@ 0x55
 80007c2:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
        ILI9341_WriteData(data, sizeof(data));
 80007c6:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80007ca:	2101      	movs	r1, #1
 80007cc:	4618      	mov	r0, r3
 80007ce:	f7ff fedb 	bl	8000588 <ILI9341_WriteData>
    }

    // FRAME RATIO CONTROL, STANDARD RGB COLOR
    ILI9341_WriteCommand(0xB1);
 80007d2:	20b1      	movs	r0, #177	@ 0xb1
 80007d4:	f7ff febe 	bl	8000554 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x00, 0x18 };
 80007d8:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80007dc:	863b      	strh	r3, [r7, #48]	@ 0x30
        ILI9341_WriteData(data, sizeof(data));
 80007de:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80007e2:	2102      	movs	r1, #2
 80007e4:	4618      	mov	r0, r3
 80007e6:	f7ff fecf 	bl	8000588 <ILI9341_WriteData>
    }

    // DISPLAY FUNCTION CONTROL
    ILI9341_WriteCommand(0xB6);
 80007ea:	20b6      	movs	r0, #182	@ 0xb6
 80007ec:	f7ff feb2 	bl	8000554 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x08, 0x82, 0x27 };
 80007f0:	4a34      	ldr	r2, [pc, #208]	@ (80008c4 <ILI9341_Init+0x250>)
 80007f2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80007f6:	6812      	ldr	r2, [r2, #0]
 80007f8:	4611      	mov	r1, r2
 80007fa:	8019      	strh	r1, [r3, #0]
 80007fc:	3302      	adds	r3, #2
 80007fe:	0c12      	lsrs	r2, r2, #16
 8000800:	701a      	strb	r2, [r3, #0]
        ILI9341_WriteData(data, sizeof(data));
 8000802:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000806:	2103      	movs	r1, #3
 8000808:	4618      	mov	r0, r3
 800080a:	f7ff febd 	bl	8000588 <ILI9341_WriteData>
    }

    // 3GAMMA FUNCTION DISABLE
    ILI9341_WriteCommand(0xF2);
 800080e:	20f2      	movs	r0, #242	@ 0xf2
 8000810:	f7ff fea0 	bl	8000554 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x00 };
 8000814:	2300      	movs	r3, #0
 8000816:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
        ILI9341_WriteData(data, sizeof(data));
 800081a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800081e:	2101      	movs	r1, #1
 8000820:	4618      	mov	r0, r3
 8000822:	f7ff feb1 	bl	8000588 <ILI9341_WriteData>
    }

    // GAMMA CURVE SELECTED
    ILI9341_WriteCommand(0x26);
 8000826:	2026      	movs	r0, #38	@ 0x26
 8000828:	f7ff fe94 	bl	8000554 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x01 };
 800082c:	2301      	movs	r3, #1
 800082e:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
        ILI9341_WriteData(data, sizeof(data));
 8000832:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000836:	2101      	movs	r1, #1
 8000838:	4618      	mov	r0, r3
 800083a:	f7ff fea5 	bl	8000588 <ILI9341_WriteData>
    }

    // POSITIVE GAMMA CORRECTION
    ILI9341_WriteCommand(0xE0);
 800083e:	20e0      	movs	r0, #224	@ 0xe0
 8000840:	f7ff fe88 	bl	8000554 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x0F, 0x31, 0x2B, 0x0C, 0x0E, 0x08, 0x4E, 0xF1,
 8000844:	4b20      	ldr	r3, [pc, #128]	@ (80008c8 <ILI9341_Init+0x254>)
 8000846:	f107 0414 	add.w	r4, r7, #20
 800084a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800084c:	c407      	stmia	r4!, {r0, r1, r2}
 800084e:	8023      	strh	r3, [r4, #0]
 8000850:	3402      	adds	r4, #2
 8000852:	0c1b      	lsrs	r3, r3, #16
 8000854:	7023      	strb	r3, [r4, #0]
                           0x37, 0x07, 0x10, 0x03, 0x0E, 0x09, 0x00 };
        ILI9341_WriteData(data, sizeof(data));
 8000856:	f107 0314 	add.w	r3, r7, #20
 800085a:	210f      	movs	r1, #15
 800085c:	4618      	mov	r0, r3
 800085e:	f7ff fe93 	bl	8000588 <ILI9341_WriteData>
    }

    // NEGATIVE GAMMA CORRECTION
    ILI9341_WriteCommand(0xE1);
 8000862:	20e1      	movs	r0, #225	@ 0xe1
 8000864:	f7ff fe76 	bl	8000554 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x00, 0x0E, 0x14, 0x03, 0x11, 0x07, 0x31, 0xC1,
 8000868:	4b18      	ldr	r3, [pc, #96]	@ (80008cc <ILI9341_Init+0x258>)
 800086a:	1d3c      	adds	r4, r7, #4
 800086c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800086e:	c407      	stmia	r4!, {r0, r1, r2}
 8000870:	8023      	strh	r3, [r4, #0]
 8000872:	3402      	adds	r4, #2
 8000874:	0c1b      	lsrs	r3, r3, #16
 8000876:	7023      	strb	r3, [r4, #0]
                           0x48, 0x08, 0x0F, 0x0C, 0x31, 0x36, 0x0F };
        ILI9341_WriteData(data, sizeof(data));
 8000878:	1d3b      	adds	r3, r7, #4
 800087a:	210f      	movs	r1, #15
 800087c:	4618      	mov	r0, r3
 800087e:	f7ff fe83 	bl	8000588 <ILI9341_WriteData>
    }

    // EXIT SLEEP
    ILI9341_WriteCommand(0x11);
 8000882:	2011      	movs	r0, #17
 8000884:	f7ff fe66 	bl	8000554 <ILI9341_WriteCommand>
    HAL_Delay(120);
 8000888:	2078      	movs	r0, #120	@ 0x78
 800088a:	f000 fd33 	bl	80012f4 <HAL_Delay>

    // TURN ON DISPLAY
    ILI9341_WriteCommand(0x29);
 800088e:	2029      	movs	r0, #41	@ 0x29
 8000890:	f7ff fe60 	bl	8000554 <ILI9341_WriteCommand>

    // MADCTL
    ILI9341_WriteCommand(0x36);
 8000894:	2036      	movs	r0, #54	@ 0x36
 8000896:	f7ff fe5d 	bl	8000554 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { ILI9341_ROTATION };
 800089a:	2328      	movs	r3, #40	@ 0x28
 800089c:	703b      	strb	r3, [r7, #0]
        ILI9341_WriteData(data, sizeof(data));
 800089e:	463b      	mov	r3, r7
 80008a0:	2101      	movs	r1, #1
 80008a2:	4618      	mov	r0, r3
 80008a4:	f7ff fe70 	bl	8000588 <ILI9341_WriteData>
    }

    ILI9341_Unselect();
 80008a8:	f7ff fe34 	bl	8000514 <ILI9341_Unselect>
}
 80008ac:	bf00      	nop
 80008ae:	376c      	adds	r7, #108	@ 0x6c
 80008b0:	46bd      	mov	sp, r7
 80008b2:	bd90      	pop	{r4, r7, pc}
 80008b4:	08009494 	.word	0x08009494
 80008b8:	0800949c 	.word	0x0800949c
 80008bc:	080094a0 	.word	0x080094a0
 80008c0:	81120364 	.word	0x81120364
 80008c4:	080094a4 	.word	0x080094a4
 80008c8:	080094a8 	.word	0x080094a8
 80008cc:	080094b8 	.word	0x080094b8

080008d0 <ILI9341_DrawImage>:

void ILI9341_FillScreen(uint16_t color) {
    ILI9341_FillRectangle(0, 0, ILI9341_WIDTH, ILI9341_HEIGHT, color);
}

void ILI9341_DrawImage(uint16_t x, uint16_t y, uint16_t w, uint16_t h, const uint16_t* data) {
 80008d0:	b590      	push	{r4, r7, lr}
 80008d2:	b083      	sub	sp, #12
 80008d4:	af00      	add	r7, sp, #0
 80008d6:	4604      	mov	r4, r0
 80008d8:	4608      	mov	r0, r1
 80008da:	4611      	mov	r1, r2
 80008dc:	461a      	mov	r2, r3
 80008de:	4623      	mov	r3, r4
 80008e0:	80fb      	strh	r3, [r7, #6]
 80008e2:	4603      	mov	r3, r0
 80008e4:	80bb      	strh	r3, [r7, #4]
 80008e6:	460b      	mov	r3, r1
 80008e8:	807b      	strh	r3, [r7, #2]
 80008ea:	4613      	mov	r3, r2
 80008ec:	803b      	strh	r3, [r7, #0]
    if((x >= ILI9341_WIDTH) || (y >= ILI9341_HEIGHT)) return;
 80008ee:	88fb      	ldrh	r3, [r7, #6]
 80008f0:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80008f4:	d22c      	bcs.n	8000950 <ILI9341_DrawImage+0x80>
 80008f6:	88bb      	ldrh	r3, [r7, #4]
 80008f8:	2bef      	cmp	r3, #239	@ 0xef
 80008fa:	d829      	bhi.n	8000950 <ILI9341_DrawImage+0x80>
    if((x + w - 1) >= ILI9341_WIDTH) return;
 80008fc:	88fa      	ldrh	r2, [r7, #6]
 80008fe:	887b      	ldrh	r3, [r7, #2]
 8000900:	4413      	add	r3, r2
 8000902:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8000906:	dc25      	bgt.n	8000954 <ILI9341_DrawImage+0x84>
    if((y + h - 1) >= ILI9341_HEIGHT) return;
 8000908:	88ba      	ldrh	r2, [r7, #4]
 800090a:	883b      	ldrh	r3, [r7, #0]
 800090c:	4413      	add	r3, r2
 800090e:	2bf0      	cmp	r3, #240	@ 0xf0
 8000910:	dc22      	bgt.n	8000958 <ILI9341_DrawImage+0x88>

    ILI9341_Select();
 8000912:	f7ff fdf3 	bl	80004fc <ILI9341_Select>
    ILI9341_SetAddressWindow(x, y, x+w-1, y+h-1);
 8000916:	88fa      	ldrh	r2, [r7, #6]
 8000918:	887b      	ldrh	r3, [r7, #2]
 800091a:	4413      	add	r3, r2
 800091c:	b29b      	uxth	r3, r3
 800091e:	3b01      	subs	r3, #1
 8000920:	b29c      	uxth	r4, r3
 8000922:	88ba      	ldrh	r2, [r7, #4]
 8000924:	883b      	ldrh	r3, [r7, #0]
 8000926:	4413      	add	r3, r2
 8000928:	b29b      	uxth	r3, r3
 800092a:	3b01      	subs	r3, #1
 800092c:	b29b      	uxth	r3, r3
 800092e:	88b9      	ldrh	r1, [r7, #4]
 8000930:	88f8      	ldrh	r0, [r7, #6]
 8000932:	4622      	mov	r2, r4
 8000934:	f7ff fe56 	bl	80005e4 <ILI9341_SetAddressWindow>
    ILI9341_WriteData((uint8_t*)data, sizeof(uint16_t)*w*h);
 8000938:	887b      	ldrh	r3, [r7, #2]
 800093a:	883a      	ldrh	r2, [r7, #0]
 800093c:	fb02 f303 	mul.w	r3, r2, r3
 8000940:	005b      	lsls	r3, r3, #1
 8000942:	4619      	mov	r1, r3
 8000944:	69b8      	ldr	r0, [r7, #24]
 8000946:	f7ff fe1f 	bl	8000588 <ILI9341_WriteData>
    ILI9341_Unselect();
 800094a:	f7ff fde3 	bl	8000514 <ILI9341_Unselect>
 800094e:	e004      	b.n	800095a <ILI9341_DrawImage+0x8a>
    if((x >= ILI9341_WIDTH) || (y >= ILI9341_HEIGHT)) return;
 8000950:	bf00      	nop
 8000952:	e002      	b.n	800095a <ILI9341_DrawImage+0x8a>
    if((x + w - 1) >= ILI9341_WIDTH) return;
 8000954:	bf00      	nop
 8000956:	e000      	b.n	800095a <ILI9341_DrawImage+0x8a>
    if((y + h - 1) >= ILI9341_HEIGHT) return;
 8000958:	bf00      	nop
}
 800095a:	370c      	adds	r7, #12
 800095c:	46bd      	mov	sp, r7
 800095e:	bd90      	pop	{r4, r7, pc}

08000960 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8000960:	b580      	push	{r7, lr}
 8000962:	b082      	sub	sp, #8
 8000964:	af02      	add	r7, sp, #8
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000966:	f000 fc83 	bl	8001270 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 800096a:	f000 f85f 	bl	8000a2c <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800096e:	f000 f967 	bl	8000c40 <MX_GPIO_Init>
	MX_DMA_Init();
 8000972:	f000 f945 	bl	8000c00 <MX_DMA_Init>
	MX_CRC_Init();
 8000976:	f000 f8c3 	bl	8000b00 <MX_CRC_Init>
	MX_I2S2_Init();
 800097a:	f000 f8dd 	bl	8000b38 <MX_I2S2_Init>
	MX_PDM2PCM_Init();
 800097e:	f006 f98b 	bl	8006c98 <MX_PDM2PCM_Init>
	MX_SPI1_Init();
 8000982:	f000 f907 	bl	8000b94 <MX_SPI1_Init>
	/* USER CODE BEGIN 2 */
	ILI9341_Init();
 8000986:	f7ff fe75 	bl	8000674 <ILI9341_Init>
//	ILI9341_FillScreen(ILI9341_BLACK);
	ILI9341_DrawImage(0, 0, 240, 240, test_img_240x240);
 800098a:	4b1a      	ldr	r3, [pc, #104]	@ (80009f4 <main+0x94>)
 800098c:	9300      	str	r3, [sp, #0]
 800098e:	23f0      	movs	r3, #240	@ 0xf0
 8000990:	22f0      	movs	r2, #240	@ 0xf0
 8000992:	2100      	movs	r1, #0
 8000994:	2000      	movs	r0, #0
 8000996:	f7ff ff9b 	bl	80008d0 <ILI9341_DrawImage>
	/* USER CODE END 2 */

	/* Init scheduler */
	osKernelInitialize();
 800099a:	f003 fa8f 	bl	8003ebc <osKernelInitialize>
	/* start timers, add new ones, ... */
	/* USER CODE END RTOS_TIMERS */

	/* Create the queue(s) */
	/* creation of QueueFFTOutput */
	QueueFFTOutputHandle = osMessageQueueNew(16, sizeof(uint16_t),
 800099e:	4a16      	ldr	r2, [pc, #88]	@ (80009f8 <main+0x98>)
 80009a0:	2102      	movs	r1, #2
 80009a2:	2010      	movs	r0, #16
 80009a4:	f003 fbc0 	bl	8004128 <osMessageQueueNew>
 80009a8:	4603      	mov	r3, r0
 80009aa:	4a14      	ldr	r2, [pc, #80]	@ (80009fc <main+0x9c>)
 80009ac:	6013      	str	r3, [r2, #0]
	/* add queues, ... */
	/* USER CODE END RTOS_QUEUES */

	/* Create the thread(s) */
	/* creation of AudioCapture */
	AudioCaptureHandle = osThreadNew(AudioCaptureTask, NULL,
 80009ae:	4a14      	ldr	r2, [pc, #80]	@ (8000a00 <main+0xa0>)
 80009b0:	2100      	movs	r1, #0
 80009b2:	4814      	ldr	r0, [pc, #80]	@ (8000a04 <main+0xa4>)
 80009b4:	f003 facc 	bl	8003f50 <osThreadNew>
 80009b8:	4603      	mov	r3, r0
 80009ba:	4a13      	ldr	r2, [pc, #76]	@ (8000a08 <main+0xa8>)
 80009bc:	6013      	str	r3, [r2, #0]
			&AudioCapture_attributes);

	/* creation of FFTProcessing */
	FFTProcessingHandle = osThreadNew(FFTProcessingTask, NULL,
 80009be:	4a13      	ldr	r2, [pc, #76]	@ (8000a0c <main+0xac>)
 80009c0:	2100      	movs	r1, #0
 80009c2:	4813      	ldr	r0, [pc, #76]	@ (8000a10 <main+0xb0>)
 80009c4:	f003 fac4 	bl	8003f50 <osThreadNew>
 80009c8:	4603      	mov	r3, r0
 80009ca:	4a12      	ldr	r2, [pc, #72]	@ (8000a14 <main+0xb4>)
 80009cc:	6013      	str	r3, [r2, #0]
			&FFTProcessing_attributes);

	/* creation of DisplayOutput */
	DisplayOutputHandle = osThreadNew(DisplayOutputTask, NULL,
 80009ce:	4a12      	ldr	r2, [pc, #72]	@ (8000a18 <main+0xb8>)
 80009d0:	2100      	movs	r1, #0
 80009d2:	4812      	ldr	r0, [pc, #72]	@ (8000a1c <main+0xbc>)
 80009d4:	f003 fabc 	bl	8003f50 <osThreadNew>
 80009d8:	4603      	mov	r3, r0
 80009da:	4a11      	ldr	r2, [pc, #68]	@ (8000a20 <main+0xc0>)
 80009dc:	6013      	str	r3, [r2, #0]
	/* add threads, ... */
	/* USER CODE END RTOS_THREADS */

	/* Create the event(s) */
	/* creation of AudioReady */
	AudioReadyHandle = osEventFlagsNew(&AudioReady_attributes);
 80009de:	4811      	ldr	r0, [pc, #68]	@ (8000a24 <main+0xc4>)
 80009e0:	f003 fb63 	bl	80040aa <osEventFlagsNew>
 80009e4:	4603      	mov	r3, r0
 80009e6:	4a10      	ldr	r2, [pc, #64]	@ (8000a28 <main+0xc8>)
 80009e8:	6013      	str	r3, [r2, #0]
	/* USER CODE BEGIN RTOS_EVENTS */
	/* add events, ... */
	/* USER CODE END RTOS_EVENTS */

	/* Start scheduler */
	osKernelStart();
 80009ea:	f003 fa8b 	bl	8003f04 <osKernelStart>

	/* We should never get here as control is now taken by the scheduler */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
 80009ee:	bf00      	nop
 80009f0:	e7fd      	b.n	80009ee <main+0x8e>
 80009f2:	bf00      	nop
 80009f4:	0800952c 	.word	0x0800952c
 80009f8:	08025798 	.word	0x08025798
 80009fc:	20000590 	.word	0x20000590
 8000a00:	0802572c 	.word	0x0802572c
 8000a04:	08000da9 	.word	0x08000da9
 8000a08:	20000584 	.word	0x20000584
 8000a0c:	08025750 	.word	0x08025750
 8000a10:	08000db9 	.word	0x08000db9
 8000a14:	20000588 	.word	0x20000588
 8000a18:	08025774 	.word	0x08025774
 8000a1c:	08000dc9 	.word	0x08000dc9
 8000a20:	2000058c 	.word	0x2000058c
 8000a24:	080257b0 	.word	0x080257b0
 8000a28:	20000594 	.word	0x20000594

08000a2c <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8000a2c:	b580      	push	{r7, lr}
 8000a2e:	b094      	sub	sp, #80	@ 0x50
 8000a30:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8000a32:	f107 0320 	add.w	r3, r7, #32
 8000a36:	2230      	movs	r2, #48	@ 0x30
 8000a38:	2100      	movs	r1, #0
 8000a3a:	4618      	mov	r0, r3
 8000a3c:	f008 f83c 	bl	8008ab8 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8000a40:	f107 030c 	add.w	r3, r7, #12
 8000a44:	2200      	movs	r2, #0
 8000a46:	601a      	str	r2, [r3, #0]
 8000a48:	605a      	str	r2, [r3, #4]
 8000a4a:	609a      	str	r2, [r3, #8]
 8000a4c:	60da      	str	r2, [r3, #12]
 8000a4e:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8000a50:	2300      	movs	r3, #0
 8000a52:	60bb      	str	r3, [r7, #8]
 8000a54:	4b28      	ldr	r3, [pc, #160]	@ (8000af8 <SystemClock_Config+0xcc>)
 8000a56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a58:	4a27      	ldr	r2, [pc, #156]	@ (8000af8 <SystemClock_Config+0xcc>)
 8000a5a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a5e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a60:	4b25      	ldr	r3, [pc, #148]	@ (8000af8 <SystemClock_Config+0xcc>)
 8000a62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a64:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a68:	60bb      	str	r3, [r7, #8]
 8000a6a:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000a6c:	2300      	movs	r3, #0
 8000a6e:	607b      	str	r3, [r7, #4]
 8000a70:	4b22      	ldr	r3, [pc, #136]	@ (8000afc <SystemClock_Config+0xd0>)
 8000a72:	681b      	ldr	r3, [r3, #0]
 8000a74:	4a21      	ldr	r2, [pc, #132]	@ (8000afc <SystemClock_Config+0xd0>)
 8000a76:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000a7a:	6013      	str	r3, [r2, #0]
 8000a7c:	4b1f      	ldr	r3, [pc, #124]	@ (8000afc <SystemClock_Config+0xd0>)
 8000a7e:	681b      	ldr	r3, [r3, #0]
 8000a80:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000a84:	607b      	str	r3, [r7, #4]
 8000a86:	687b      	ldr	r3, [r7, #4]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000a88:	2301      	movs	r3, #1
 8000a8a:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000a8c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000a90:	627b      	str	r3, [r7, #36]	@ 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a92:	2302      	movs	r3, #2
 8000a94:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000a96:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000a9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLM = 8;
 8000a9c:	2308      	movs	r3, #8
 8000a9e:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLN = 336;
 8000aa0:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000aa4:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000aa6:	2302      	movs	r3, #2
 8000aa8:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLQ = 7;
 8000aaa:	2307      	movs	r3, #7
 8000aac:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8000aae:	f107 0320 	add.w	r3, r7, #32
 8000ab2:	4618      	mov	r0, r3
 8000ab4:	f001 fe80 	bl	80027b8 <HAL_RCC_OscConfig>
 8000ab8:	4603      	mov	r3, r0
 8000aba:	2b00      	cmp	r3, #0
 8000abc:	d001      	beq.n	8000ac2 <SystemClock_Config+0x96>
		Error_Handler();
 8000abe:	f000 f99d 	bl	8000dfc <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8000ac2:	230f      	movs	r3, #15
 8000ac4:	60fb      	str	r3, [r7, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ac6:	2302      	movs	r3, #2
 8000ac8:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000aca:	2300      	movs	r3, #0
 8000acc:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000ace:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000ad2:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000ad4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000ad8:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK) {
 8000ada:	f107 030c 	add.w	r3, r7, #12
 8000ade:	2105      	movs	r1, #5
 8000ae0:	4618      	mov	r0, r3
 8000ae2:	f002 f8e1 	bl	8002ca8 <HAL_RCC_ClockConfig>
 8000ae6:	4603      	mov	r3, r0
 8000ae8:	2b00      	cmp	r3, #0
 8000aea:	d001      	beq.n	8000af0 <SystemClock_Config+0xc4>
		Error_Handler();
 8000aec:	f000 f986 	bl	8000dfc <Error_Handler>
	}
}
 8000af0:	bf00      	nop
 8000af2:	3750      	adds	r7, #80	@ 0x50
 8000af4:	46bd      	mov	sp, r7
 8000af6:	bd80      	pop	{r7, pc}
 8000af8:	40023800 	.word	0x40023800
 8000afc:	40007000 	.word	0x40007000

08000b00 <MX_CRC_Init>:
/**
 * @brief CRC Initialization Function
 * @param None
 * @retval None
 */
static void MX_CRC_Init(void) {
 8000b00:	b580      	push	{r7, lr}
 8000b02:	af00      	add	r7, sp, #0
	/* USER CODE END CRC_Init 0 */

	/* USER CODE BEGIN CRC_Init 1 */

	/* USER CODE END CRC_Init 1 */
	hcrc.Instance = CRC;
 8000b04:	4b0a      	ldr	r3, [pc, #40]	@ (8000b30 <MX_CRC_Init+0x30>)
 8000b06:	4a0b      	ldr	r2, [pc, #44]	@ (8000b34 <MX_CRC_Init+0x34>)
 8000b08:	601a      	str	r2, [r3, #0]
	if (HAL_CRC_Init(&hcrc) != HAL_OK) {
 8000b0a:	4809      	ldr	r0, [pc, #36]	@ (8000b30 <MX_CRC_Init+0x30>)
 8000b0c:	f000 fcf8 	bl	8001500 <HAL_CRC_Init>
 8000b10:	4603      	mov	r3, r0
 8000b12:	2b00      	cmp	r3, #0
 8000b14:	d001      	beq.n	8000b1a <MX_CRC_Init+0x1a>
		Error_Handler();
 8000b16:	f000 f971 	bl	8000dfc <Error_Handler>
	}
	__HAL_CRC_DR_RESET(&hcrc);
 8000b1a:	4b05      	ldr	r3, [pc, #20]	@ (8000b30 <MX_CRC_Init+0x30>)
 8000b1c:	681b      	ldr	r3, [r3, #0]
 8000b1e:	689a      	ldr	r2, [r3, #8]
 8000b20:	4b03      	ldr	r3, [pc, #12]	@ (8000b30 <MX_CRC_Init+0x30>)
 8000b22:	681b      	ldr	r3, [r3, #0]
 8000b24:	f042 0201 	orr.w	r2, r2, #1
 8000b28:	609a      	str	r2, [r3, #8]
	/* USER CODE BEGIN CRC_Init 2 */

	/* USER CODE END CRC_Init 2 */

}
 8000b2a:	bf00      	nop
 8000b2c:	bd80      	pop	{r7, pc}
 8000b2e:	bf00      	nop
 8000b30:	2000047c 	.word	0x2000047c
 8000b34:	40023000 	.word	0x40023000

08000b38 <MX_I2S2_Init>:
/**
 * @brief I2S2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2S2_Init(void) {
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	af00      	add	r7, sp, #0
	/* USER CODE END I2S2_Init 0 */

	/* USER CODE BEGIN I2S2_Init 1 */

	/* USER CODE END I2S2_Init 1 */
	hi2s2.Instance = SPI2;
 8000b3c:	4b13      	ldr	r3, [pc, #76]	@ (8000b8c <MX_I2S2_Init+0x54>)
 8000b3e:	4a14      	ldr	r2, [pc, #80]	@ (8000b90 <MX_I2S2_Init+0x58>)
 8000b40:	601a      	str	r2, [r3, #0]
	hi2s2.Init.Mode = I2S_MODE_MASTER_RX;
 8000b42:	4b12      	ldr	r3, [pc, #72]	@ (8000b8c <MX_I2S2_Init+0x54>)
 8000b44:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8000b48:	605a      	str	r2, [r3, #4]
	hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 8000b4a:	4b10      	ldr	r3, [pc, #64]	@ (8000b8c <MX_I2S2_Init+0x54>)
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	609a      	str	r2, [r3, #8]
	hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 8000b50:	4b0e      	ldr	r3, [pc, #56]	@ (8000b8c <MX_I2S2_Init+0x54>)
 8000b52:	2200      	movs	r2, #0
 8000b54:	60da      	str	r2, [r3, #12]
	hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 8000b56:	4b0d      	ldr	r3, [pc, #52]	@ (8000b8c <MX_I2S2_Init+0x54>)
 8000b58:	2200      	movs	r2, #0
 8000b5a:	611a      	str	r2, [r3, #16]
	hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_16K;
 8000b5c:	4b0b      	ldr	r3, [pc, #44]	@ (8000b8c <MX_I2S2_Init+0x54>)
 8000b5e:	f44f 527a 	mov.w	r2, #16000	@ 0x3e80
 8000b62:	615a      	str	r2, [r3, #20]
	hi2s2.Init.CPOL = I2S_CPOL_LOW;
 8000b64:	4b09      	ldr	r3, [pc, #36]	@ (8000b8c <MX_I2S2_Init+0x54>)
 8000b66:	2200      	movs	r2, #0
 8000b68:	619a      	str	r2, [r3, #24]
	hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 8000b6a:	4b08      	ldr	r3, [pc, #32]	@ (8000b8c <MX_I2S2_Init+0x54>)
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	61da      	str	r2, [r3, #28]
	hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8000b70:	4b06      	ldr	r3, [pc, #24]	@ (8000b8c <MX_I2S2_Init+0x54>)
 8000b72:	2200      	movs	r2, #0
 8000b74:	621a      	str	r2, [r3, #32]
	if (HAL_I2S_Init(&hi2s2) != HAL_OK) {
 8000b76:	4805      	ldr	r0, [pc, #20]	@ (8000b8c <MX_I2S2_Init+0x54>)
 8000b78:	f001 f97e 	bl	8001e78 <HAL_I2S_Init>
 8000b7c:	4603      	mov	r3, r0
 8000b7e:	2b00      	cmp	r3, #0
 8000b80:	d001      	beq.n	8000b86 <MX_I2S2_Init+0x4e>
		Error_Handler();
 8000b82:	f000 f93b 	bl	8000dfc <Error_Handler>
	}
	/* USER CODE BEGIN I2S2_Init 2 */

	/* USER CODE END I2S2_Init 2 */

}
 8000b86:	bf00      	nop
 8000b88:	bd80      	pop	{r7, pc}
 8000b8a:	bf00      	nop
 8000b8c:	20000484 	.word	0x20000484
 8000b90:	40003800 	.word	0x40003800

08000b94 <MX_SPI1_Init>:
/**
 * @brief SPI1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI1_Init(void) {
 8000b94:	b580      	push	{r7, lr}
 8000b96:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI1_Init 1 */

	/* USER CODE END SPI1_Init 1 */
	/* SPI1 parameter configuration*/
	hspi1.Instance = SPI1;
 8000b98:	4b17      	ldr	r3, [pc, #92]	@ (8000bf8 <MX_SPI1_Init+0x64>)
 8000b9a:	4a18      	ldr	r2, [pc, #96]	@ (8000bfc <MX_SPI1_Init+0x68>)
 8000b9c:	601a      	str	r2, [r3, #0]
	hspi1.Init.Mode = SPI_MODE_MASTER;
 8000b9e:	4b16      	ldr	r3, [pc, #88]	@ (8000bf8 <MX_SPI1_Init+0x64>)
 8000ba0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000ba4:	605a      	str	r2, [r3, #4]
	hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000ba6:	4b14      	ldr	r3, [pc, #80]	@ (8000bf8 <MX_SPI1_Init+0x64>)
 8000ba8:	2200      	movs	r2, #0
 8000baa:	609a      	str	r2, [r3, #8]
	hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000bac:	4b12      	ldr	r3, [pc, #72]	@ (8000bf8 <MX_SPI1_Init+0x64>)
 8000bae:	2200      	movs	r2, #0
 8000bb0:	60da      	str	r2, [r3, #12]
	hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000bb2:	4b11      	ldr	r3, [pc, #68]	@ (8000bf8 <MX_SPI1_Init+0x64>)
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	611a      	str	r2, [r3, #16]
	hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000bb8:	4b0f      	ldr	r3, [pc, #60]	@ (8000bf8 <MX_SPI1_Init+0x64>)
 8000bba:	2200      	movs	r2, #0
 8000bbc:	615a      	str	r2, [r3, #20]
	hspi1.Init.NSS = SPI_NSS_SOFT;
 8000bbe:	4b0e      	ldr	r3, [pc, #56]	@ (8000bf8 <MX_SPI1_Init+0x64>)
 8000bc0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000bc4:	619a      	str	r2, [r3, #24]
	hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8000bc6:	4b0c      	ldr	r3, [pc, #48]	@ (8000bf8 <MX_SPI1_Init+0x64>)
 8000bc8:	2210      	movs	r2, #16
 8000bca:	61da      	str	r2, [r3, #28]
	hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000bcc:	4b0a      	ldr	r3, [pc, #40]	@ (8000bf8 <MX_SPI1_Init+0x64>)
 8000bce:	2200      	movs	r2, #0
 8000bd0:	621a      	str	r2, [r3, #32]
	hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000bd2:	4b09      	ldr	r3, [pc, #36]	@ (8000bf8 <MX_SPI1_Init+0x64>)
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	625a      	str	r2, [r3, #36]	@ 0x24
	hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000bd8:	4b07      	ldr	r3, [pc, #28]	@ (8000bf8 <MX_SPI1_Init+0x64>)
 8000bda:	2200      	movs	r2, #0
 8000bdc:	629a      	str	r2, [r3, #40]	@ 0x28
	hspi1.Init.CRCPolynomial = 10;
 8000bde:	4b06      	ldr	r3, [pc, #24]	@ (8000bf8 <MX_SPI1_Init+0x64>)
 8000be0:	220a      	movs	r2, #10
 8000be2:	62da      	str	r2, [r3, #44]	@ 0x2c
	if (HAL_SPI_Init(&hspi1) != HAL_OK) {
 8000be4:	4804      	ldr	r0, [pc, #16]	@ (8000bf8 <MX_SPI1_Init+0x64>)
 8000be6:	f002 fbdf 	bl	80033a8 <HAL_SPI_Init>
 8000bea:	4603      	mov	r3, r0
 8000bec:	2b00      	cmp	r3, #0
 8000bee:	d001      	beq.n	8000bf4 <MX_SPI1_Init+0x60>
		Error_Handler();
 8000bf0:	f000 f904 	bl	8000dfc <Error_Handler>
	}
	/* USER CODE BEGIN SPI1_Init 2 */

	/* USER CODE END SPI1_Init 2 */

}
 8000bf4:	bf00      	nop
 8000bf6:	bd80      	pop	{r7, pc}
 8000bf8:	2000052c 	.word	0x2000052c
 8000bfc:	40013000 	.word	0x40013000

08000c00 <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void) {
 8000c00:	b580      	push	{r7, lr}
 8000c02:	b082      	sub	sp, #8
 8000c04:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA1_CLK_ENABLE();
 8000c06:	2300      	movs	r3, #0
 8000c08:	607b      	str	r3, [r7, #4]
 8000c0a:	4b0c      	ldr	r3, [pc, #48]	@ (8000c3c <MX_DMA_Init+0x3c>)
 8000c0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c0e:	4a0b      	ldr	r2, [pc, #44]	@ (8000c3c <MX_DMA_Init+0x3c>)
 8000c10:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000c14:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c16:	4b09      	ldr	r3, [pc, #36]	@ (8000c3c <MX_DMA_Init+0x3c>)
 8000c18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c1a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000c1e:	607b      	str	r3, [r7, #4]
 8000c20:	687b      	ldr	r3, [r7, #4]

	/* DMA interrupt init */
	/* DMA1_Stream3_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 5, 0);
 8000c22:	2200      	movs	r2, #0
 8000c24:	2105      	movs	r1, #5
 8000c26:	200e      	movs	r0, #14
 8000c28:	f000 fc40 	bl	80014ac <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8000c2c:	200e      	movs	r0, #14
 8000c2e:	f000 fc59 	bl	80014e4 <HAL_NVIC_EnableIRQ>

}
 8000c32:	bf00      	nop
 8000c34:	3708      	adds	r7, #8
 8000c36:	46bd      	mov	sp, r7
 8000c38:	bd80      	pop	{r7, pc}
 8000c3a:	bf00      	nop
 8000c3c:	40023800 	.word	0x40023800

08000c40 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8000c40:	b580      	push	{r7, lr}
 8000c42:	b08a      	sub	sp, #40	@ 0x28
 8000c44:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8000c46:	f107 0314 	add.w	r3, r7, #20
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	601a      	str	r2, [r3, #0]
 8000c4e:	605a      	str	r2, [r3, #4]
 8000c50:	609a      	str	r2, [r3, #8]
 8000c52:	60da      	str	r2, [r3, #12]
 8000c54:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */

	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000c56:	2300      	movs	r3, #0
 8000c58:	613b      	str	r3, [r7, #16]
 8000c5a:	4b4e      	ldr	r3, [pc, #312]	@ (8000d94 <MX_GPIO_Init+0x154>)
 8000c5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c5e:	4a4d      	ldr	r2, [pc, #308]	@ (8000d94 <MX_GPIO_Init+0x154>)
 8000c60:	f043 0304 	orr.w	r3, r3, #4
 8000c64:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c66:	4b4b      	ldr	r3, [pc, #300]	@ (8000d94 <MX_GPIO_Init+0x154>)
 8000c68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c6a:	f003 0304 	and.w	r3, r3, #4
 8000c6e:	613b      	str	r3, [r7, #16]
 8000c70:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8000c72:	2300      	movs	r3, #0
 8000c74:	60fb      	str	r3, [r7, #12]
 8000c76:	4b47      	ldr	r3, [pc, #284]	@ (8000d94 <MX_GPIO_Init+0x154>)
 8000c78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c7a:	4a46      	ldr	r2, [pc, #280]	@ (8000d94 <MX_GPIO_Init+0x154>)
 8000c7c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000c80:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c82:	4b44      	ldr	r3, [pc, #272]	@ (8000d94 <MX_GPIO_Init+0x154>)
 8000c84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c86:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000c8a:	60fb      	str	r3, [r7, #12]
 8000c8c:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000c8e:	2300      	movs	r3, #0
 8000c90:	60bb      	str	r3, [r7, #8]
 8000c92:	4b40      	ldr	r3, [pc, #256]	@ (8000d94 <MX_GPIO_Init+0x154>)
 8000c94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c96:	4a3f      	ldr	r2, [pc, #252]	@ (8000d94 <MX_GPIO_Init+0x154>)
 8000c98:	f043 0301 	orr.w	r3, r3, #1
 8000c9c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c9e:	4b3d      	ldr	r3, [pc, #244]	@ (8000d94 <MX_GPIO_Init+0x154>)
 8000ca0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ca2:	f003 0301 	and.w	r3, r3, #1
 8000ca6:	60bb      	str	r3, [r7, #8]
 8000ca8:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000caa:	2300      	movs	r3, #0
 8000cac:	607b      	str	r3, [r7, #4]
 8000cae:	4b39      	ldr	r3, [pc, #228]	@ (8000d94 <MX_GPIO_Init+0x154>)
 8000cb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cb2:	4a38      	ldr	r2, [pc, #224]	@ (8000d94 <MX_GPIO_Init+0x154>)
 8000cb4:	f043 0302 	orr.w	r3, r3, #2
 8000cb8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000cba:	4b36      	ldr	r3, [pc, #216]	@ (8000d94 <MX_GPIO_Init+0x154>)
 8000cbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cbe:	f003 0302 	and.w	r3, r3, #2
 8000cc2:	607b      	str	r3, [r7, #4]
 8000cc4:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8000cc6:	2300      	movs	r3, #0
 8000cc8:	603b      	str	r3, [r7, #0]
 8000cca:	4b32      	ldr	r3, [pc, #200]	@ (8000d94 <MX_GPIO_Init+0x154>)
 8000ccc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cce:	4a31      	ldr	r2, [pc, #196]	@ (8000d94 <MX_GPIO_Init+0x154>)
 8000cd0:	f043 0308 	orr.w	r3, r3, #8
 8000cd4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000cd6:	4b2f      	ldr	r3, [pc, #188]	@ (8000d94 <MX_GPIO_Init+0x154>)
 8000cd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cda:	f003 0308 	and.w	r3, r3, #8
 8000cde:	603b      	str	r3, [r7, #0]
 8000ce0:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOC, SPI1_RES_Pin | SPI1_CS_Pin, GPIO_PIN_RESET);
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	2130      	movs	r1, #48	@ 0x30
 8000ce6:	482c      	ldr	r0, [pc, #176]	@ (8000d98 <MX_GPIO_Init+0x158>)
 8000ce8:	f001 f8ac 	bl	8001e44 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(SPI1_DC_GPIO_Port, SPI1_DC_Pin, GPIO_PIN_RESET);
 8000cec:	2200      	movs	r2, #0
 8000cee:	2101      	movs	r1, #1
 8000cf0:	482a      	ldr	r0, [pc, #168]	@ (8000d9c <MX_GPIO_Init+0x15c>)
 8000cf2:	f001 f8a7 	bl	8001e44 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOD, LD4_Pin | LD3_Pin | LD5_Pin | LD6_Pin,
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 8000cfc:	4828      	ldr	r0, [pc, #160]	@ (8000da0 <MX_GPIO_Init+0x160>)
 8000cfe:	f001 f8a1 	bl	8001e44 <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);

	/*Configure GPIO pin : B1_Pin */
	GPIO_InitStruct.Pin = B1_Pin;
 8000d02:	2301      	movs	r3, #1
 8000d04:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000d06:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8000d0a:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000d10:	f107 0314 	add.w	r3, r7, #20
 8000d14:	4619      	mov	r1, r3
 8000d16:	4823      	ldr	r0, [pc, #140]	@ (8000da4 <MX_GPIO_Init+0x164>)
 8000d18:	f000 fef8 	bl	8001b0c <HAL_GPIO_Init>

	/*Configure GPIO pins : SPI1_RES_Pin SPI1_CS_Pin */
	GPIO_InitStruct.Pin = SPI1_RES_Pin | SPI1_CS_Pin;
 8000d1c:	2330      	movs	r3, #48	@ 0x30
 8000d1e:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d20:	2301      	movs	r3, #1
 8000d22:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d24:	2300      	movs	r3, #0
 8000d26:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d28:	2300      	movs	r3, #0
 8000d2a:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d2c:	f107 0314 	add.w	r3, r7, #20
 8000d30:	4619      	mov	r1, r3
 8000d32:	4819      	ldr	r0, [pc, #100]	@ (8000d98 <MX_GPIO_Init+0x158>)
 8000d34:	f000 feea 	bl	8001b0c <HAL_GPIO_Init>

	/*Configure GPIO pin : SPI1_DC_Pin */
	GPIO_InitStruct.Pin = SPI1_DC_Pin;
 8000d38:	2301      	movs	r3, #1
 8000d3a:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d3c:	2301      	movs	r3, #1
 8000d3e:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d40:	2300      	movs	r3, #0
 8000d42:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d44:	2300      	movs	r3, #0
 8000d46:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(SPI1_DC_GPIO_Port, &GPIO_InitStruct);
 8000d48:	f107 0314 	add.w	r3, r7, #20
 8000d4c:	4619      	mov	r1, r3
 8000d4e:	4813      	ldr	r0, [pc, #76]	@ (8000d9c <MX_GPIO_Init+0x15c>)
 8000d50:	f000 fedc 	bl	8001b0c <HAL_GPIO_Init>

	/*Configure GPIO pin : BOOT1_Pin */
	GPIO_InitStruct.Pin = BOOT1_Pin;
 8000d54:	2304      	movs	r3, #4
 8000d56:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d58:	2300      	movs	r3, #0
 8000d5a:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d5c:	2300      	movs	r3, #0
 8000d5e:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8000d60:	f107 0314 	add.w	r3, r7, #20
 8000d64:	4619      	mov	r1, r3
 8000d66:	480d      	ldr	r0, [pc, #52]	@ (8000d9c <MX_GPIO_Init+0x15c>)
 8000d68:	f000 fed0 	bl	8001b0c <HAL_GPIO_Init>

	/*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin */
	GPIO_InitStruct.Pin = LD4_Pin | LD3_Pin | LD5_Pin | LD6_Pin;
 8000d6c:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8000d70:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d72:	2301      	movs	r3, #1
 8000d74:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d76:	2300      	movs	r3, #0
 8000d78:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d7a:	2300      	movs	r3, #0
 8000d7c:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000d7e:	f107 0314 	add.w	r3, r7, #20
 8000d82:	4619      	mov	r1, r3
 8000d84:	4806      	ldr	r0, [pc, #24]	@ (8000da0 <MX_GPIO_Init+0x160>)
 8000d86:	f000 fec1 	bl	8001b0c <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */

	/* USER CODE END MX_GPIO_Init_2 */
}
 8000d8a:	bf00      	nop
 8000d8c:	3728      	adds	r7, #40	@ 0x28
 8000d8e:	46bd      	mov	sp, r7
 8000d90:	bd80      	pop	{r7, pc}
 8000d92:	bf00      	nop
 8000d94:	40023800 	.word	0x40023800
 8000d98:	40020800 	.word	0x40020800
 8000d9c:	40020400 	.word	0x40020400
 8000da0:	40020c00 	.word	0x40020c00
 8000da4:	40020000 	.word	0x40020000

08000da8 <AudioCaptureTask>:
 * @brief  Function implementing the AudioCapture thread.
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_AudioCaptureTask */
void AudioCaptureTask(void *argument) {
 8000da8:	b580      	push	{r7, lr}
 8000daa:	b082      	sub	sp, #8
 8000dac:	af00      	add	r7, sp, #0
 8000dae:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN 5 */
	/* Infinite loop */
	for (;;) {
		osDelay(1);
 8000db0:	2001      	movs	r0, #1
 8000db2:	f003 f95f 	bl	8004074 <osDelay>
 8000db6:	e7fb      	b.n	8000db0 <AudioCaptureTask+0x8>

08000db8 <FFTProcessingTask>:
 * @brief Function implementing the FFTProcessing thread.
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_FFTProcessingTask */
void FFTProcessingTask(void *argument) {
 8000db8:	b580      	push	{r7, lr}
 8000dba:	b082      	sub	sp, #8
 8000dbc:	af00      	add	r7, sp, #0
 8000dbe:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN FFTProcessingTask */
	/* Infinite loop */
	for (;;) {
		osDelay(1);
 8000dc0:	2001      	movs	r0, #1
 8000dc2:	f003 f957 	bl	8004074 <osDelay>
 8000dc6:	e7fb      	b.n	8000dc0 <FFTProcessingTask+0x8>

08000dc8 <DisplayOutputTask>:
 * @brief Function implementing the DisplayOutput thread.
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_DisplayOutputTask */
void DisplayOutputTask(void *argument) {
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	b082      	sub	sp, #8
 8000dcc:	af00      	add	r7, sp, #0
 8000dce:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN DisplayOutputTask */
	/* Infinite loop */
	for (;;) {
		osDelay(1);
 8000dd0:	2001      	movs	r0, #1
 8000dd2:	f003 f94f 	bl	8004074 <osDelay>
 8000dd6:	e7fb      	b.n	8000dd0 <DisplayOutputTask+0x8>

08000dd8 <HAL_TIM_PeriodElapsedCallback>:
 * HAL_TIM_IRQHandler(). It makes a direct call to HAL_IncTick() to increment
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	b082      	sub	sp, #8
 8000ddc:	af00      	add	r7, sp, #0
 8000dde:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Callback 0 */

	/* USER CODE END Callback 0 */
	if (htim->Instance == TIM5) {
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	4a04      	ldr	r2, [pc, #16]	@ (8000df8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000de6:	4293      	cmp	r3, r2
 8000de8:	d101      	bne.n	8000dee <HAL_TIM_PeriodElapsedCallback+0x16>
		HAL_IncTick();
 8000dea:	f000 fa63 	bl	80012b4 <HAL_IncTick>
	}
	/* USER CODE BEGIN Callback 1 */

	/* USER CODE END Callback 1 */
}
 8000dee:	bf00      	nop
 8000df0:	3708      	adds	r7, #8
 8000df2:	46bd      	mov	sp, r7
 8000df4:	bd80      	pop	{r7, pc}
 8000df6:	bf00      	nop
 8000df8:	40000c00 	.word	0x40000c00

08000dfc <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8000dfc:	b480      	push	{r7}
 8000dfe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e00:	b672      	cpsid	i
}
 8000e02:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000e04:	bf00      	nop
 8000e06:	e7fd      	b.n	8000e04 <Error_Handler+0x8>

08000e08 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	b082      	sub	sp, #8
 8000e0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e0e:	2300      	movs	r3, #0
 8000e10:	607b      	str	r3, [r7, #4]
 8000e12:	4b12      	ldr	r3, [pc, #72]	@ (8000e5c <HAL_MspInit+0x54>)
 8000e14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e16:	4a11      	ldr	r2, [pc, #68]	@ (8000e5c <HAL_MspInit+0x54>)
 8000e18:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000e1c:	6453      	str	r3, [r2, #68]	@ 0x44
 8000e1e:	4b0f      	ldr	r3, [pc, #60]	@ (8000e5c <HAL_MspInit+0x54>)
 8000e20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e22:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000e26:	607b      	str	r3, [r7, #4]
 8000e28:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e2a:	2300      	movs	r3, #0
 8000e2c:	603b      	str	r3, [r7, #0]
 8000e2e:	4b0b      	ldr	r3, [pc, #44]	@ (8000e5c <HAL_MspInit+0x54>)
 8000e30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e32:	4a0a      	ldr	r2, [pc, #40]	@ (8000e5c <HAL_MspInit+0x54>)
 8000e34:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000e38:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e3a:	4b08      	ldr	r3, [pc, #32]	@ (8000e5c <HAL_MspInit+0x54>)
 8000e3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e3e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e42:	603b      	str	r3, [r7, #0]
 8000e44:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000e46:	2200      	movs	r2, #0
 8000e48:	210f      	movs	r1, #15
 8000e4a:	f06f 0001 	mvn.w	r0, #1
 8000e4e:	f000 fb2d 	bl	80014ac <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e52:	bf00      	nop
 8000e54:	3708      	adds	r7, #8
 8000e56:	46bd      	mov	sp, r7
 8000e58:	bd80      	pop	{r7, pc}
 8000e5a:	bf00      	nop
 8000e5c:	40023800 	.word	0x40023800

08000e60 <HAL_CRC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcrc: CRC handle pointer
  * @retval None
  */
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8000e60:	b480      	push	{r7}
 8000e62:	b085      	sub	sp, #20
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	4a0b      	ldr	r2, [pc, #44]	@ (8000e9c <HAL_CRC_MspInit+0x3c>)
 8000e6e:	4293      	cmp	r3, r2
 8000e70:	d10d      	bne.n	8000e8e <HAL_CRC_MspInit+0x2e>
  {
    /* USER CODE BEGIN CRC_MspInit 0 */

    /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8000e72:	2300      	movs	r3, #0
 8000e74:	60fb      	str	r3, [r7, #12]
 8000e76:	4b0a      	ldr	r3, [pc, #40]	@ (8000ea0 <HAL_CRC_MspInit+0x40>)
 8000e78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e7a:	4a09      	ldr	r2, [pc, #36]	@ (8000ea0 <HAL_CRC_MspInit+0x40>)
 8000e7c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000e80:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e82:	4b07      	ldr	r3, [pc, #28]	@ (8000ea0 <HAL_CRC_MspInit+0x40>)
 8000e84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e86:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000e8a:	60fb      	str	r3, [r7, #12]
 8000e8c:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END CRC_MspInit 1 */

  }

}
 8000e8e:	bf00      	nop
 8000e90:	3714      	adds	r7, #20
 8000e92:	46bd      	mov	sp, r7
 8000e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e98:	4770      	bx	lr
 8000e9a:	bf00      	nop
 8000e9c:	40023000 	.word	0x40023000
 8000ea0:	40023800 	.word	0x40023800

08000ea4 <HAL_I2S_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2s: I2S handle pointer
  * @retval None
  */
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b08e      	sub	sp, #56	@ 0x38
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000eac:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	601a      	str	r2, [r3, #0]
 8000eb4:	605a      	str	r2, [r3, #4]
 8000eb6:	609a      	str	r2, [r3, #8]
 8000eb8:	60da      	str	r2, [r3, #12]
 8000eba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000ebc:	f107 0314 	add.w	r3, r7, #20
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	601a      	str	r2, [r3, #0]
 8000ec4:	605a      	str	r2, [r3, #4]
 8000ec6:	609a      	str	r2, [r3, #8]
 8000ec8:	60da      	str	r2, [r3, #12]
  if(hi2s->Instance==SPI2)
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	681b      	ldr	r3, [r3, #0]
 8000ece:	4a4a      	ldr	r2, [pc, #296]	@ (8000ff8 <HAL_I2S_MspInit+0x154>)
 8000ed0:	4293      	cmp	r3, r2
 8000ed2:	f040 808c 	bne.w	8000fee <HAL_I2S_MspInit+0x14a>

    /* USER CODE END SPI2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8000ed6:	2301      	movs	r3, #1
 8000ed8:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8000eda:	23c0      	movs	r3, #192	@ 0xc0
 8000edc:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 6;
 8000ede:	2306      	movs	r3, #6
 8000ee0:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000ee2:	f107 0314 	add.w	r3, r7, #20
 8000ee6:	4618      	mov	r0, r3
 8000ee8:	f002 f91c 	bl	8003124 <HAL_RCCEx_PeriphCLKConfig>
 8000eec:	4603      	mov	r3, r0
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d001      	beq.n	8000ef6 <HAL_I2S_MspInit+0x52>
    {
      Error_Handler();
 8000ef2:	f7ff ff83 	bl	8000dfc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	613b      	str	r3, [r7, #16]
 8000efa:	4b40      	ldr	r3, [pc, #256]	@ (8000ffc <HAL_I2S_MspInit+0x158>)
 8000efc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000efe:	4a3f      	ldr	r2, [pc, #252]	@ (8000ffc <HAL_I2S_MspInit+0x158>)
 8000f00:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000f04:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f06:	4b3d      	ldr	r3, [pc, #244]	@ (8000ffc <HAL_I2S_MspInit+0x158>)
 8000f08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f0a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000f0e:	613b      	str	r3, [r7, #16]
 8000f10:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f12:	2300      	movs	r3, #0
 8000f14:	60fb      	str	r3, [r7, #12]
 8000f16:	4b39      	ldr	r3, [pc, #228]	@ (8000ffc <HAL_I2S_MspInit+0x158>)
 8000f18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f1a:	4a38      	ldr	r2, [pc, #224]	@ (8000ffc <HAL_I2S_MspInit+0x158>)
 8000f1c:	f043 0304 	orr.w	r3, r3, #4
 8000f20:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f22:	4b36      	ldr	r3, [pc, #216]	@ (8000ffc <HAL_I2S_MspInit+0x158>)
 8000f24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f26:	f003 0304 	and.w	r3, r3, #4
 8000f2a:	60fb      	str	r3, [r7, #12]
 8000f2c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f2e:	2300      	movs	r3, #0
 8000f30:	60bb      	str	r3, [r7, #8]
 8000f32:	4b32      	ldr	r3, [pc, #200]	@ (8000ffc <HAL_I2S_MspInit+0x158>)
 8000f34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f36:	4a31      	ldr	r2, [pc, #196]	@ (8000ffc <HAL_I2S_MspInit+0x158>)
 8000f38:	f043 0302 	orr.w	r3, r3, #2
 8000f3c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f3e:	4b2f      	ldr	r3, [pc, #188]	@ (8000ffc <HAL_I2S_MspInit+0x158>)
 8000f40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f42:	f003 0302 	and.w	r3, r3, #2
 8000f46:	60bb      	str	r3, [r7, #8]
 8000f48:	68bb      	ldr	r3, [r7, #8]
    /**I2S2 GPIO Configuration
    PC3     ------> I2S2_SD
    PB10     ------> I2S2_CK
    PB12     ------> I2S2_WS
    */
    GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8000f4a:	2308      	movs	r3, #8
 8000f4c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f4e:	2302      	movs	r3, #2
 8000f50:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f52:	2300      	movs	r3, #0
 8000f54:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f56:	2303      	movs	r3, #3
 8000f58:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000f5a:	2305      	movs	r3, #5
 8000f5c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8000f5e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f62:	4619      	mov	r1, r3
 8000f64:	4826      	ldr	r0, [pc, #152]	@ (8001000 <HAL_I2S_MspInit+0x15c>)
 8000f66:	f000 fdd1 	bl	8001b0c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = CLK_IN_Pin|WS_Pin;
 8000f6a:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000f6e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f70:	2302      	movs	r3, #2
 8000f72:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f74:	2300      	movs	r3, #0
 8000f76:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f78:	2303      	movs	r3, #3
 8000f7a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000f7c:	2305      	movs	r3, #5
 8000f7e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f80:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f84:	4619      	mov	r1, r3
 8000f86:	481f      	ldr	r0, [pc, #124]	@ (8001004 <HAL_I2S_MspInit+0x160>)
 8000f88:	f000 fdc0 	bl	8001b0c <HAL_GPIO_Init>

    /* I2S2 DMA Init */
    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Stream3;
 8000f8c:	4b1e      	ldr	r3, [pc, #120]	@ (8001008 <HAL_I2S_MspInit+0x164>)
 8000f8e:	4a1f      	ldr	r2, [pc, #124]	@ (800100c <HAL_I2S_MspInit+0x168>)
 8000f90:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 8000f92:	4b1d      	ldr	r3, [pc, #116]	@ (8001008 <HAL_I2S_MspInit+0x164>)
 8000f94:	2200      	movs	r2, #0
 8000f96:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000f98:	4b1b      	ldr	r3, [pc, #108]	@ (8001008 <HAL_I2S_MspInit+0x164>)
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000f9e:	4b1a      	ldr	r3, [pc, #104]	@ (8001008 <HAL_I2S_MspInit+0x164>)
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000fa4:	4b18      	ldr	r3, [pc, #96]	@ (8001008 <HAL_I2S_MspInit+0x164>)
 8000fa6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000faa:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000fac:	4b16      	ldr	r3, [pc, #88]	@ (8001008 <HAL_I2S_MspInit+0x164>)
 8000fae:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000fb2:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000fb4:	4b14      	ldr	r3, [pc, #80]	@ (8001008 <HAL_I2S_MspInit+0x164>)
 8000fb6:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000fba:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_CIRCULAR;
 8000fbc:	4b12      	ldr	r3, [pc, #72]	@ (8001008 <HAL_I2S_MspInit+0x164>)
 8000fbe:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000fc2:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8000fc4:	4b10      	ldr	r3, [pc, #64]	@ (8001008 <HAL_I2S_MspInit+0x164>)
 8000fc6:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8000fca:	621a      	str	r2, [r3, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000fcc:	4b0e      	ldr	r3, [pc, #56]	@ (8001008 <HAL_I2S_MspInit+0x164>)
 8000fce:	2200      	movs	r2, #0
 8000fd0:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8000fd2:	480d      	ldr	r0, [pc, #52]	@ (8001008 <HAL_I2S_MspInit+0x164>)
 8000fd4:	f000 fab0 	bl	8001538 <HAL_DMA_Init>
 8000fd8:	4603      	mov	r3, r0
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d001      	beq.n	8000fe2 <HAL_I2S_MspInit+0x13e>
    {
      Error_Handler();
 8000fde:	f7ff ff0d 	bl	8000dfc <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmarx,hdma_spi2_rx);
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	4a08      	ldr	r2, [pc, #32]	@ (8001008 <HAL_I2S_MspInit+0x164>)
 8000fe6:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000fe8:	4a07      	ldr	r2, [pc, #28]	@ (8001008 <HAL_I2S_MspInit+0x164>)
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 8000fee:	bf00      	nop
 8000ff0:	3738      	adds	r7, #56	@ 0x38
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	bd80      	pop	{r7, pc}
 8000ff6:	bf00      	nop
 8000ff8:	40003800 	.word	0x40003800
 8000ffc:	40023800 	.word	0x40023800
 8001000:	40020800 	.word	0x40020800
 8001004:	40020400 	.word	0x40020400
 8001008:	200004cc 	.word	0x200004cc
 800100c:	40026058 	.word	0x40026058

08001010 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	b08a      	sub	sp, #40	@ 0x28
 8001014:	af00      	add	r7, sp, #0
 8001016:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001018:	f107 0314 	add.w	r3, r7, #20
 800101c:	2200      	movs	r2, #0
 800101e:	601a      	str	r2, [r3, #0]
 8001020:	605a      	str	r2, [r3, #4]
 8001022:	609a      	str	r2, [r3, #8]
 8001024:	60da      	str	r2, [r3, #12]
 8001026:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	4a19      	ldr	r2, [pc, #100]	@ (8001094 <HAL_SPI_MspInit+0x84>)
 800102e:	4293      	cmp	r3, r2
 8001030:	d12b      	bne.n	800108a <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001032:	2300      	movs	r3, #0
 8001034:	613b      	str	r3, [r7, #16]
 8001036:	4b18      	ldr	r3, [pc, #96]	@ (8001098 <HAL_SPI_MspInit+0x88>)
 8001038:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800103a:	4a17      	ldr	r2, [pc, #92]	@ (8001098 <HAL_SPI_MspInit+0x88>)
 800103c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001040:	6453      	str	r3, [r2, #68]	@ 0x44
 8001042:	4b15      	ldr	r3, [pc, #84]	@ (8001098 <HAL_SPI_MspInit+0x88>)
 8001044:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001046:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800104a:	613b      	str	r3, [r7, #16]
 800104c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800104e:	2300      	movs	r3, #0
 8001050:	60fb      	str	r3, [r7, #12]
 8001052:	4b11      	ldr	r3, [pc, #68]	@ (8001098 <HAL_SPI_MspInit+0x88>)
 8001054:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001056:	4a10      	ldr	r2, [pc, #64]	@ (8001098 <HAL_SPI_MspInit+0x88>)
 8001058:	f043 0301 	orr.w	r3, r3, #1
 800105c:	6313      	str	r3, [r2, #48]	@ 0x30
 800105e:	4b0e      	ldr	r3, [pc, #56]	@ (8001098 <HAL_SPI_MspInit+0x88>)
 8001060:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001062:	f003 0301 	and.w	r3, r3, #1
 8001066:	60fb      	str	r3, [r7, #12]
 8001068:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 800106a:	23a0      	movs	r3, #160	@ 0xa0
 800106c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800106e:	2302      	movs	r3, #2
 8001070:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001072:	2300      	movs	r3, #0
 8001074:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001076:	2303      	movs	r3, #3
 8001078:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800107a:	2305      	movs	r3, #5
 800107c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800107e:	f107 0314 	add.w	r3, r7, #20
 8001082:	4619      	mov	r1, r3
 8001084:	4805      	ldr	r0, [pc, #20]	@ (800109c <HAL_SPI_MspInit+0x8c>)
 8001086:	f000 fd41 	bl	8001b0c <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 800108a:	bf00      	nop
 800108c:	3728      	adds	r7, #40	@ 0x28
 800108e:	46bd      	mov	sp, r7
 8001090:	bd80      	pop	{r7, pc}
 8001092:	bf00      	nop
 8001094:	40013000 	.word	0x40013000
 8001098:	40023800 	.word	0x40023800
 800109c:	40020000 	.word	0x40020000

080010a0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	b08e      	sub	sp, #56	@ 0x38
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 80010a8:	2300      	movs	r3, #0
 80010aa:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 80010ac:	2300      	movs	r3, #0
 80010ae:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM5 clock */
  __HAL_RCC_TIM5_CLK_ENABLE();
 80010b0:	2300      	movs	r3, #0
 80010b2:	60fb      	str	r3, [r7, #12]
 80010b4:	4b33      	ldr	r3, [pc, #204]	@ (8001184 <HAL_InitTick+0xe4>)
 80010b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010b8:	4a32      	ldr	r2, [pc, #200]	@ (8001184 <HAL_InitTick+0xe4>)
 80010ba:	f043 0308 	orr.w	r3, r3, #8
 80010be:	6413      	str	r3, [r2, #64]	@ 0x40
 80010c0:	4b30      	ldr	r3, [pc, #192]	@ (8001184 <HAL_InitTick+0xe4>)
 80010c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010c4:	f003 0308 	and.w	r3, r3, #8
 80010c8:	60fb      	str	r3, [r7, #12]
 80010ca:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80010cc:	f107 0210 	add.w	r2, r7, #16
 80010d0:	f107 0314 	add.w	r3, r7, #20
 80010d4:	4611      	mov	r1, r2
 80010d6:	4618      	mov	r0, r3
 80010d8:	f001 fff2 	bl	80030c0 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80010dc:	6a3b      	ldr	r3, [r7, #32]
 80010de:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM5 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80010e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d103      	bne.n	80010ee <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80010e6:	f001 ffd7 	bl	8003098 <HAL_RCC_GetPCLK1Freq>
 80010ea:	6378      	str	r0, [r7, #52]	@ 0x34
 80010ec:	e004      	b.n	80010f8 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80010ee:	f001 ffd3 	bl	8003098 <HAL_RCC_GetPCLK1Freq>
 80010f2:	4603      	mov	r3, r0
 80010f4:	005b      	lsls	r3, r3, #1
 80010f6:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM5 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80010f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80010fa:	4a23      	ldr	r2, [pc, #140]	@ (8001188 <HAL_InitTick+0xe8>)
 80010fc:	fba2 2303 	umull	r2, r3, r2, r3
 8001100:	0c9b      	lsrs	r3, r3, #18
 8001102:	3b01      	subs	r3, #1
 8001104:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM5 */
  htim5.Instance = TIM5;
 8001106:	4b21      	ldr	r3, [pc, #132]	@ (800118c <HAL_InitTick+0xec>)
 8001108:	4a21      	ldr	r2, [pc, #132]	@ (8001190 <HAL_InitTick+0xf0>)
 800110a:	601a      	str	r2, [r3, #0]
   * Period = [(TIM5CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim5.Init.Period = (1000000U / 1000U) - 1U;
 800110c:	4b1f      	ldr	r3, [pc, #124]	@ (800118c <HAL_InitTick+0xec>)
 800110e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001112:	60da      	str	r2, [r3, #12]
  htim5.Init.Prescaler = uwPrescalerValue;
 8001114:	4a1d      	ldr	r2, [pc, #116]	@ (800118c <HAL_InitTick+0xec>)
 8001116:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001118:	6053      	str	r3, [r2, #4]
  htim5.Init.ClockDivision = 0;
 800111a:	4b1c      	ldr	r3, [pc, #112]	@ (800118c <HAL_InitTick+0xec>)
 800111c:	2200      	movs	r2, #0
 800111e:	611a      	str	r2, [r3, #16]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001120:	4b1a      	ldr	r3, [pc, #104]	@ (800118c <HAL_InitTick+0xec>)
 8001122:	2200      	movs	r2, #0
 8001124:	609a      	str	r2, [r3, #8]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001126:	4b19      	ldr	r3, [pc, #100]	@ (800118c <HAL_InitTick+0xec>)
 8001128:	2200      	movs	r2, #0
 800112a:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim5);
 800112c:	4817      	ldr	r0, [pc, #92]	@ (800118c <HAL_InitTick+0xec>)
 800112e:	f002 fbe5 	bl	80038fc <HAL_TIM_Base_Init>
 8001132:	4603      	mov	r3, r0
 8001134:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8001138:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800113c:	2b00      	cmp	r3, #0
 800113e:	d11b      	bne.n	8001178 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim5);
 8001140:	4812      	ldr	r0, [pc, #72]	@ (800118c <HAL_InitTick+0xec>)
 8001142:	f002 fc35 	bl	80039b0 <HAL_TIM_Base_Start_IT>
 8001146:	4603      	mov	r3, r0
 8001148:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 800114c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001150:	2b00      	cmp	r3, #0
 8001152:	d111      	bne.n	8001178 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM5 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8001154:	2032      	movs	r0, #50	@ 0x32
 8001156:	f000 f9c5 	bl	80014e4 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	2b0f      	cmp	r3, #15
 800115e:	d808      	bhi.n	8001172 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM5_IRQn, TickPriority, 0U);
 8001160:	2200      	movs	r2, #0
 8001162:	6879      	ldr	r1, [r7, #4]
 8001164:	2032      	movs	r0, #50	@ 0x32
 8001166:	f000 f9a1 	bl	80014ac <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800116a:	4a0a      	ldr	r2, [pc, #40]	@ (8001194 <HAL_InitTick+0xf4>)
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	6013      	str	r3, [r2, #0]
 8001170:	e002      	b.n	8001178 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8001172:	2301      	movs	r3, #1
 8001174:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001178:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 800117c:	4618      	mov	r0, r3
 800117e:	3738      	adds	r7, #56	@ 0x38
 8001180:	46bd      	mov	sp, r7
 8001182:	bd80      	pop	{r7, pc}
 8001184:	40023800 	.word	0x40023800
 8001188:	431bde83 	.word	0x431bde83
 800118c:	20000598 	.word	0x20000598
 8001190:	40000c00 	.word	0x40000c00
 8001194:	20000004 	.word	0x20000004

08001198 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001198:	b480      	push	{r7}
 800119a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800119c:	bf00      	nop
 800119e:	e7fd      	b.n	800119c <NMI_Handler+0x4>

080011a0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80011a0:	b480      	push	{r7}
 80011a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80011a4:	bf00      	nop
 80011a6:	e7fd      	b.n	80011a4 <HardFault_Handler+0x4>

080011a8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80011a8:	b480      	push	{r7}
 80011aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80011ac:	bf00      	nop
 80011ae:	e7fd      	b.n	80011ac <MemManage_Handler+0x4>

080011b0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80011b0:	b480      	push	{r7}
 80011b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80011b4:	bf00      	nop
 80011b6:	e7fd      	b.n	80011b4 <BusFault_Handler+0x4>

080011b8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80011b8:	b480      	push	{r7}
 80011ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80011bc:	bf00      	nop
 80011be:	e7fd      	b.n	80011bc <UsageFault_Handler+0x4>

080011c0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80011c0:	b480      	push	{r7}
 80011c2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80011c4:	bf00      	nop
 80011c6:	46bd      	mov	sp, r7
 80011c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011cc:	4770      	bx	lr
	...

080011d0 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 80011d4:	4802      	ldr	r0, [pc, #8]	@ (80011e0 <DMA1_Stream3_IRQHandler+0x10>)
 80011d6:	f000 fa5d 	bl	8001694 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 80011da:	bf00      	nop
 80011dc:	bd80      	pop	{r7, pc}
 80011de:	bf00      	nop
 80011e0:	200004cc 	.word	0x200004cc

080011e4 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 80011e8:	4802      	ldr	r0, [pc, #8]	@ (80011f4 <TIM5_IRQHandler+0x10>)
 80011ea:	f002 fc51 	bl	8003a90 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 80011ee:	bf00      	nop
 80011f0:	bd80      	pop	{r7, pc}
 80011f2:	bf00      	nop
 80011f4:	20000598 	.word	0x20000598

080011f8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80011f8:	b480      	push	{r7}
 80011fa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80011fc:	4b06      	ldr	r3, [pc, #24]	@ (8001218 <SystemInit+0x20>)
 80011fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001202:	4a05      	ldr	r2, [pc, #20]	@ (8001218 <SystemInit+0x20>)
 8001204:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001208:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800120c:	bf00      	nop
 800120e:	46bd      	mov	sp, r7
 8001210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001214:	4770      	bx	lr
 8001216:	bf00      	nop
 8001218:	e000ed00 	.word	0xe000ed00

0800121c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800121c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001254 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001220:	f7ff ffea 	bl	80011f8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001224:	480c      	ldr	r0, [pc, #48]	@ (8001258 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001226:	490d      	ldr	r1, [pc, #52]	@ (800125c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001228:	4a0d      	ldr	r2, [pc, #52]	@ (8001260 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800122a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800122c:	e002      	b.n	8001234 <LoopCopyDataInit>

0800122e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800122e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001230:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001232:	3304      	adds	r3, #4

08001234 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001234:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001236:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001238:	d3f9      	bcc.n	800122e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800123a:	4a0a      	ldr	r2, [pc, #40]	@ (8001264 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800123c:	4c0a      	ldr	r4, [pc, #40]	@ (8001268 <LoopFillZerobss+0x22>)
  movs r3, #0
 800123e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001240:	e001      	b.n	8001246 <LoopFillZerobss>

08001242 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001242:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001244:	3204      	adds	r2, #4

08001246 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001246:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001248:	d3fb      	bcc.n	8001242 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800124a:	f007 fca1 	bl	8008b90 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800124e:	f7ff fb87 	bl	8000960 <main>
  bx  lr    
 8001252:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001254:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001258:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800125c:	20000460 	.word	0x20000460
  ldr r2, =_sidata
 8001260:	08025840 	.word	0x08025840
  ldr r2, =_sbss
 8001264:	20000460 	.word	0x20000460
  ldr r4, =_ebss
 8001268:	20005160 	.word	0x20005160

0800126c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800126c:	e7fe      	b.n	800126c <ADC_IRQHandler>
	...

08001270 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001274:	4b0e      	ldr	r3, [pc, #56]	@ (80012b0 <HAL_Init+0x40>)
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	4a0d      	ldr	r2, [pc, #52]	@ (80012b0 <HAL_Init+0x40>)
 800127a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800127e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001280:	4b0b      	ldr	r3, [pc, #44]	@ (80012b0 <HAL_Init+0x40>)
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	4a0a      	ldr	r2, [pc, #40]	@ (80012b0 <HAL_Init+0x40>)
 8001286:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800128a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800128c:	4b08      	ldr	r3, [pc, #32]	@ (80012b0 <HAL_Init+0x40>)
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	4a07      	ldr	r2, [pc, #28]	@ (80012b0 <HAL_Init+0x40>)
 8001292:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001296:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001298:	2003      	movs	r0, #3
 800129a:	f000 f8fc 	bl	8001496 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800129e:	200f      	movs	r0, #15
 80012a0:	f7ff fefe 	bl	80010a0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80012a4:	f7ff fdb0 	bl	8000e08 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80012a8:	2300      	movs	r3, #0
}
 80012aa:	4618      	mov	r0, r3
 80012ac:	bd80      	pop	{r7, pc}
 80012ae:	bf00      	nop
 80012b0:	40023c00 	.word	0x40023c00

080012b4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80012b4:	b480      	push	{r7}
 80012b6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80012b8:	4b06      	ldr	r3, [pc, #24]	@ (80012d4 <HAL_IncTick+0x20>)
 80012ba:	781b      	ldrb	r3, [r3, #0]
 80012bc:	461a      	mov	r2, r3
 80012be:	4b06      	ldr	r3, [pc, #24]	@ (80012d8 <HAL_IncTick+0x24>)
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	4413      	add	r3, r2
 80012c4:	4a04      	ldr	r2, [pc, #16]	@ (80012d8 <HAL_IncTick+0x24>)
 80012c6:	6013      	str	r3, [r2, #0]
}
 80012c8:	bf00      	nop
 80012ca:	46bd      	mov	sp, r7
 80012cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d0:	4770      	bx	lr
 80012d2:	bf00      	nop
 80012d4:	20000008 	.word	0x20000008
 80012d8:	200005e0 	.word	0x200005e0

080012dc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80012dc:	b480      	push	{r7}
 80012de:	af00      	add	r7, sp, #0
  return uwTick;
 80012e0:	4b03      	ldr	r3, [pc, #12]	@ (80012f0 <HAL_GetTick+0x14>)
 80012e2:	681b      	ldr	r3, [r3, #0]
}
 80012e4:	4618      	mov	r0, r3
 80012e6:	46bd      	mov	sp, r7
 80012e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ec:	4770      	bx	lr
 80012ee:	bf00      	nop
 80012f0:	200005e0 	.word	0x200005e0

080012f4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b084      	sub	sp, #16
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80012fc:	f7ff ffee 	bl	80012dc <HAL_GetTick>
 8001300:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001306:	68fb      	ldr	r3, [r7, #12]
 8001308:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800130c:	d005      	beq.n	800131a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800130e:	4b0a      	ldr	r3, [pc, #40]	@ (8001338 <HAL_Delay+0x44>)
 8001310:	781b      	ldrb	r3, [r3, #0]
 8001312:	461a      	mov	r2, r3
 8001314:	68fb      	ldr	r3, [r7, #12]
 8001316:	4413      	add	r3, r2
 8001318:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800131a:	bf00      	nop
 800131c:	f7ff ffde 	bl	80012dc <HAL_GetTick>
 8001320:	4602      	mov	r2, r0
 8001322:	68bb      	ldr	r3, [r7, #8]
 8001324:	1ad3      	subs	r3, r2, r3
 8001326:	68fa      	ldr	r2, [r7, #12]
 8001328:	429a      	cmp	r2, r3
 800132a:	d8f7      	bhi.n	800131c <HAL_Delay+0x28>
  {
  }
}
 800132c:	bf00      	nop
 800132e:	bf00      	nop
 8001330:	3710      	adds	r7, #16
 8001332:	46bd      	mov	sp, r7
 8001334:	bd80      	pop	{r7, pc}
 8001336:	bf00      	nop
 8001338:	20000008 	.word	0x20000008

0800133c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800133c:	b480      	push	{r7}
 800133e:	b085      	sub	sp, #20
 8001340:	af00      	add	r7, sp, #0
 8001342:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	f003 0307 	and.w	r3, r3, #7
 800134a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800134c:	4b0c      	ldr	r3, [pc, #48]	@ (8001380 <__NVIC_SetPriorityGrouping+0x44>)
 800134e:	68db      	ldr	r3, [r3, #12]
 8001350:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001352:	68ba      	ldr	r2, [r7, #8]
 8001354:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001358:	4013      	ands	r3, r2
 800135a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800135c:	68fb      	ldr	r3, [r7, #12]
 800135e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001360:	68bb      	ldr	r3, [r7, #8]
 8001362:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001364:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001368:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800136c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800136e:	4a04      	ldr	r2, [pc, #16]	@ (8001380 <__NVIC_SetPriorityGrouping+0x44>)
 8001370:	68bb      	ldr	r3, [r7, #8]
 8001372:	60d3      	str	r3, [r2, #12]
}
 8001374:	bf00      	nop
 8001376:	3714      	adds	r7, #20
 8001378:	46bd      	mov	sp, r7
 800137a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800137e:	4770      	bx	lr
 8001380:	e000ed00 	.word	0xe000ed00

08001384 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001384:	b480      	push	{r7}
 8001386:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001388:	4b04      	ldr	r3, [pc, #16]	@ (800139c <__NVIC_GetPriorityGrouping+0x18>)
 800138a:	68db      	ldr	r3, [r3, #12]
 800138c:	0a1b      	lsrs	r3, r3, #8
 800138e:	f003 0307 	and.w	r3, r3, #7
}
 8001392:	4618      	mov	r0, r3
 8001394:	46bd      	mov	sp, r7
 8001396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800139a:	4770      	bx	lr
 800139c:	e000ed00 	.word	0xe000ed00

080013a0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013a0:	b480      	push	{r7}
 80013a2:	b083      	sub	sp, #12
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	4603      	mov	r3, r0
 80013a8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	db0b      	blt.n	80013ca <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80013b2:	79fb      	ldrb	r3, [r7, #7]
 80013b4:	f003 021f 	and.w	r2, r3, #31
 80013b8:	4907      	ldr	r1, [pc, #28]	@ (80013d8 <__NVIC_EnableIRQ+0x38>)
 80013ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013be:	095b      	lsrs	r3, r3, #5
 80013c0:	2001      	movs	r0, #1
 80013c2:	fa00 f202 	lsl.w	r2, r0, r2
 80013c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80013ca:	bf00      	nop
 80013cc:	370c      	adds	r7, #12
 80013ce:	46bd      	mov	sp, r7
 80013d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d4:	4770      	bx	lr
 80013d6:	bf00      	nop
 80013d8:	e000e100 	.word	0xe000e100

080013dc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80013dc:	b480      	push	{r7}
 80013de:	b083      	sub	sp, #12
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	4603      	mov	r3, r0
 80013e4:	6039      	str	r1, [r7, #0]
 80013e6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	db0a      	blt.n	8001406 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013f0:	683b      	ldr	r3, [r7, #0]
 80013f2:	b2da      	uxtb	r2, r3
 80013f4:	490c      	ldr	r1, [pc, #48]	@ (8001428 <__NVIC_SetPriority+0x4c>)
 80013f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013fa:	0112      	lsls	r2, r2, #4
 80013fc:	b2d2      	uxtb	r2, r2
 80013fe:	440b      	add	r3, r1
 8001400:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001404:	e00a      	b.n	800141c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001406:	683b      	ldr	r3, [r7, #0]
 8001408:	b2da      	uxtb	r2, r3
 800140a:	4908      	ldr	r1, [pc, #32]	@ (800142c <__NVIC_SetPriority+0x50>)
 800140c:	79fb      	ldrb	r3, [r7, #7]
 800140e:	f003 030f 	and.w	r3, r3, #15
 8001412:	3b04      	subs	r3, #4
 8001414:	0112      	lsls	r2, r2, #4
 8001416:	b2d2      	uxtb	r2, r2
 8001418:	440b      	add	r3, r1
 800141a:	761a      	strb	r2, [r3, #24]
}
 800141c:	bf00      	nop
 800141e:	370c      	adds	r7, #12
 8001420:	46bd      	mov	sp, r7
 8001422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001426:	4770      	bx	lr
 8001428:	e000e100 	.word	0xe000e100
 800142c:	e000ed00 	.word	0xe000ed00

08001430 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001430:	b480      	push	{r7}
 8001432:	b089      	sub	sp, #36	@ 0x24
 8001434:	af00      	add	r7, sp, #0
 8001436:	60f8      	str	r0, [r7, #12]
 8001438:	60b9      	str	r1, [r7, #8]
 800143a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800143c:	68fb      	ldr	r3, [r7, #12]
 800143e:	f003 0307 	and.w	r3, r3, #7
 8001442:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001444:	69fb      	ldr	r3, [r7, #28]
 8001446:	f1c3 0307 	rsb	r3, r3, #7
 800144a:	2b04      	cmp	r3, #4
 800144c:	bf28      	it	cs
 800144e:	2304      	movcs	r3, #4
 8001450:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001452:	69fb      	ldr	r3, [r7, #28]
 8001454:	3304      	adds	r3, #4
 8001456:	2b06      	cmp	r3, #6
 8001458:	d902      	bls.n	8001460 <NVIC_EncodePriority+0x30>
 800145a:	69fb      	ldr	r3, [r7, #28]
 800145c:	3b03      	subs	r3, #3
 800145e:	e000      	b.n	8001462 <NVIC_EncodePriority+0x32>
 8001460:	2300      	movs	r3, #0
 8001462:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001464:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001468:	69bb      	ldr	r3, [r7, #24]
 800146a:	fa02 f303 	lsl.w	r3, r2, r3
 800146e:	43da      	mvns	r2, r3
 8001470:	68bb      	ldr	r3, [r7, #8]
 8001472:	401a      	ands	r2, r3
 8001474:	697b      	ldr	r3, [r7, #20]
 8001476:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001478:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800147c:	697b      	ldr	r3, [r7, #20]
 800147e:	fa01 f303 	lsl.w	r3, r1, r3
 8001482:	43d9      	mvns	r1, r3
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001488:	4313      	orrs	r3, r2
         );
}
 800148a:	4618      	mov	r0, r3
 800148c:	3724      	adds	r7, #36	@ 0x24
 800148e:	46bd      	mov	sp, r7
 8001490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001494:	4770      	bx	lr

08001496 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001496:	b580      	push	{r7, lr}
 8001498:	b082      	sub	sp, #8
 800149a:	af00      	add	r7, sp, #0
 800149c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800149e:	6878      	ldr	r0, [r7, #4]
 80014a0:	f7ff ff4c 	bl	800133c <__NVIC_SetPriorityGrouping>
}
 80014a4:	bf00      	nop
 80014a6:	3708      	adds	r7, #8
 80014a8:	46bd      	mov	sp, r7
 80014aa:	bd80      	pop	{r7, pc}

080014ac <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80014ac:	b580      	push	{r7, lr}
 80014ae:	b086      	sub	sp, #24
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	4603      	mov	r3, r0
 80014b4:	60b9      	str	r1, [r7, #8]
 80014b6:	607a      	str	r2, [r7, #4]
 80014b8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80014ba:	2300      	movs	r3, #0
 80014bc:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80014be:	f7ff ff61 	bl	8001384 <__NVIC_GetPriorityGrouping>
 80014c2:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80014c4:	687a      	ldr	r2, [r7, #4]
 80014c6:	68b9      	ldr	r1, [r7, #8]
 80014c8:	6978      	ldr	r0, [r7, #20]
 80014ca:	f7ff ffb1 	bl	8001430 <NVIC_EncodePriority>
 80014ce:	4602      	mov	r2, r0
 80014d0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80014d4:	4611      	mov	r1, r2
 80014d6:	4618      	mov	r0, r3
 80014d8:	f7ff ff80 	bl	80013dc <__NVIC_SetPriority>
}
 80014dc:	bf00      	nop
 80014de:	3718      	adds	r7, #24
 80014e0:	46bd      	mov	sp, r7
 80014e2:	bd80      	pop	{r7, pc}

080014e4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80014e4:	b580      	push	{r7, lr}
 80014e6:	b082      	sub	sp, #8
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	4603      	mov	r3, r0
 80014ec:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80014ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014f2:	4618      	mov	r0, r3
 80014f4:	f7ff ff54 	bl	80013a0 <__NVIC_EnableIRQ>
}
 80014f8:	bf00      	nop
 80014fa:	3708      	adds	r7, #8
 80014fc:	46bd      	mov	sp, r7
 80014fe:	bd80      	pop	{r7, pc}

08001500 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	b082      	sub	sp, #8
 8001504:	af00      	add	r7, sp, #0
 8001506:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	2b00      	cmp	r3, #0
 800150c:	d101      	bne.n	8001512 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 800150e:	2301      	movs	r3, #1
 8001510:	e00e      	b.n	8001530 <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	795b      	ldrb	r3, [r3, #5]
 8001516:	b2db      	uxtb	r3, r3
 8001518:	2b00      	cmp	r3, #0
 800151a:	d105      	bne.n	8001528 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	2200      	movs	r2, #0
 8001520:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8001522:	6878      	ldr	r0, [r7, #4]
 8001524:	f7ff fc9c 	bl	8000e60 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	2201      	movs	r2, #1
 800152c:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800152e:	2300      	movs	r3, #0
}
 8001530:	4618      	mov	r0, r3
 8001532:	3708      	adds	r7, #8
 8001534:	46bd      	mov	sp, r7
 8001536:	bd80      	pop	{r7, pc}

08001538 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001538:	b580      	push	{r7, lr}
 800153a:	b086      	sub	sp, #24
 800153c:	af00      	add	r7, sp, #0
 800153e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001540:	2300      	movs	r3, #0
 8001542:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001544:	f7ff feca 	bl	80012dc <HAL_GetTick>
 8001548:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	2b00      	cmp	r3, #0
 800154e:	d101      	bne.n	8001554 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001550:	2301      	movs	r3, #1
 8001552:	e099      	b.n	8001688 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	2202      	movs	r2, #2
 8001558:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	2200      	movs	r2, #0
 8001560:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	681a      	ldr	r2, [r3, #0]
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	f022 0201 	bic.w	r2, r2, #1
 8001572:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001574:	e00f      	b.n	8001596 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001576:	f7ff feb1 	bl	80012dc <HAL_GetTick>
 800157a:	4602      	mov	r2, r0
 800157c:	693b      	ldr	r3, [r7, #16]
 800157e:	1ad3      	subs	r3, r2, r3
 8001580:	2b05      	cmp	r3, #5
 8001582:	d908      	bls.n	8001596 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	2220      	movs	r2, #32
 8001588:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	2203      	movs	r2, #3
 800158e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8001592:	2303      	movs	r3, #3
 8001594:	e078      	b.n	8001688 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	f003 0301 	and.w	r3, r3, #1
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d1e8      	bne.n	8001576 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80015ac:	697a      	ldr	r2, [r7, #20]
 80015ae:	4b38      	ldr	r3, [pc, #224]	@ (8001690 <HAL_DMA_Init+0x158>)
 80015b0:	4013      	ands	r3, r2
 80015b2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	685a      	ldr	r2, [r3, #4]
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	689b      	ldr	r3, [r3, #8]
 80015bc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80015c2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	691b      	ldr	r3, [r3, #16]
 80015c8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80015ce:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	699b      	ldr	r3, [r3, #24]
 80015d4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80015da:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	6a1b      	ldr	r3, [r3, #32]
 80015e0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80015e2:	697a      	ldr	r2, [r7, #20]
 80015e4:	4313      	orrs	r3, r2
 80015e6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015ec:	2b04      	cmp	r3, #4
 80015ee:	d107      	bne.n	8001600 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015f8:	4313      	orrs	r3, r2
 80015fa:	697a      	ldr	r2, [r7, #20]
 80015fc:	4313      	orrs	r3, r2
 80015fe:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	697a      	ldr	r2, [r7, #20]
 8001606:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	695b      	ldr	r3, [r3, #20]
 800160e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001610:	697b      	ldr	r3, [r7, #20]
 8001612:	f023 0307 	bic.w	r3, r3, #7
 8001616:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800161c:	697a      	ldr	r2, [r7, #20]
 800161e:	4313      	orrs	r3, r2
 8001620:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001626:	2b04      	cmp	r3, #4
 8001628:	d117      	bne.n	800165a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800162e:	697a      	ldr	r2, [r7, #20]
 8001630:	4313      	orrs	r3, r2
 8001632:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001638:	2b00      	cmp	r3, #0
 800163a:	d00e      	beq.n	800165a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800163c:	6878      	ldr	r0, [r7, #4]
 800163e:	f000 f9e9 	bl	8001a14 <DMA_CheckFifoParam>
 8001642:	4603      	mov	r3, r0
 8001644:	2b00      	cmp	r3, #0
 8001646:	d008      	beq.n	800165a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	2240      	movs	r2, #64	@ 0x40
 800164c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	2201      	movs	r2, #1
 8001652:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8001656:	2301      	movs	r3, #1
 8001658:	e016      	b.n	8001688 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	697a      	ldr	r2, [r7, #20]
 8001660:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001662:	6878      	ldr	r0, [r7, #4]
 8001664:	f000 f9a0 	bl	80019a8 <DMA_CalcBaseAndBitshift>
 8001668:	4603      	mov	r3, r0
 800166a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001670:	223f      	movs	r2, #63	@ 0x3f
 8001672:	409a      	lsls	r2, r3
 8001674:	68fb      	ldr	r3, [r7, #12]
 8001676:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	2200      	movs	r2, #0
 800167c:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	2201      	movs	r2, #1
 8001682:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8001686:	2300      	movs	r3, #0
}
 8001688:	4618      	mov	r0, r3
 800168a:	3718      	adds	r7, #24
 800168c:	46bd      	mov	sp, r7
 800168e:	bd80      	pop	{r7, pc}
 8001690:	f010803f 	.word	0xf010803f

08001694 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	b086      	sub	sp, #24
 8001698:	af00      	add	r7, sp, #0
 800169a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800169c:	2300      	movs	r3, #0
 800169e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80016a0:	4b8e      	ldr	r3, [pc, #568]	@ (80018dc <HAL_DMA_IRQHandler+0x248>)
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	4a8e      	ldr	r2, [pc, #568]	@ (80018e0 <HAL_DMA_IRQHandler+0x24c>)
 80016a6:	fba2 2303 	umull	r2, r3, r2, r3
 80016aa:	0a9b      	lsrs	r3, r3, #10
 80016ac:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016b2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80016b4:	693b      	ldr	r3, [r7, #16]
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80016be:	2208      	movs	r2, #8
 80016c0:	409a      	lsls	r2, r3
 80016c2:	68fb      	ldr	r3, [r7, #12]
 80016c4:	4013      	ands	r3, r2
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d01a      	beq.n	8001700 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	f003 0304 	and.w	r3, r3, #4
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d013      	beq.n	8001700 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	681a      	ldr	r2, [r3, #0]
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	f022 0204 	bic.w	r2, r2, #4
 80016e6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80016ec:	2208      	movs	r2, #8
 80016ee:	409a      	lsls	r2, r3
 80016f0:	693b      	ldr	r3, [r7, #16]
 80016f2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80016f8:	f043 0201 	orr.w	r2, r3, #1
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001704:	2201      	movs	r2, #1
 8001706:	409a      	lsls	r2, r3
 8001708:	68fb      	ldr	r3, [r7, #12]
 800170a:	4013      	ands	r3, r2
 800170c:	2b00      	cmp	r3, #0
 800170e:	d012      	beq.n	8001736 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	695b      	ldr	r3, [r3, #20]
 8001716:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800171a:	2b00      	cmp	r3, #0
 800171c:	d00b      	beq.n	8001736 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001722:	2201      	movs	r2, #1
 8001724:	409a      	lsls	r2, r3
 8001726:	693b      	ldr	r3, [r7, #16]
 8001728:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800172e:	f043 0202 	orr.w	r2, r3, #2
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800173a:	2204      	movs	r2, #4
 800173c:	409a      	lsls	r2, r3
 800173e:	68fb      	ldr	r3, [r7, #12]
 8001740:	4013      	ands	r3, r2
 8001742:	2b00      	cmp	r3, #0
 8001744:	d012      	beq.n	800176c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	f003 0302 	and.w	r3, r3, #2
 8001750:	2b00      	cmp	r3, #0
 8001752:	d00b      	beq.n	800176c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001758:	2204      	movs	r2, #4
 800175a:	409a      	lsls	r2, r3
 800175c:	693b      	ldr	r3, [r7, #16]
 800175e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001764:	f043 0204 	orr.w	r2, r3, #4
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001770:	2210      	movs	r2, #16
 8001772:	409a      	lsls	r2, r3
 8001774:	68fb      	ldr	r3, [r7, #12]
 8001776:	4013      	ands	r3, r2
 8001778:	2b00      	cmp	r3, #0
 800177a:	d043      	beq.n	8001804 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	f003 0308 	and.w	r3, r3, #8
 8001786:	2b00      	cmp	r3, #0
 8001788:	d03c      	beq.n	8001804 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800178e:	2210      	movs	r2, #16
 8001790:	409a      	lsls	r2, r3
 8001792:	693b      	ldr	r3, [r7, #16]
 8001794:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d018      	beq.n	80017d6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d108      	bne.n	80017c4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d024      	beq.n	8001804 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017be:	6878      	ldr	r0, [r7, #4]
 80017c0:	4798      	blx	r3
 80017c2:	e01f      	b.n	8001804 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d01b      	beq.n	8001804 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80017d0:	6878      	ldr	r0, [r7, #4]
 80017d2:	4798      	blx	r3
 80017d4:	e016      	b.n	8001804 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d107      	bne.n	80017f4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	681a      	ldr	r2, [r3, #0]
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	f022 0208 	bic.w	r2, r2, #8
 80017f2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d003      	beq.n	8001804 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001800:	6878      	ldr	r0, [r7, #4]
 8001802:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001808:	2220      	movs	r2, #32
 800180a:	409a      	lsls	r2, r3
 800180c:	68fb      	ldr	r3, [r7, #12]
 800180e:	4013      	ands	r3, r2
 8001810:	2b00      	cmp	r3, #0
 8001812:	f000 808f 	beq.w	8001934 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	f003 0310 	and.w	r3, r3, #16
 8001820:	2b00      	cmp	r3, #0
 8001822:	f000 8087 	beq.w	8001934 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800182a:	2220      	movs	r2, #32
 800182c:	409a      	lsls	r2, r3
 800182e:	693b      	ldr	r3, [r7, #16]
 8001830:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001838:	b2db      	uxtb	r3, r3
 800183a:	2b05      	cmp	r3, #5
 800183c:	d136      	bne.n	80018ac <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	681a      	ldr	r2, [r3, #0]
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	f022 0216 	bic.w	r2, r2, #22
 800184c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	695a      	ldr	r2, [r3, #20]
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800185c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001862:	2b00      	cmp	r3, #0
 8001864:	d103      	bne.n	800186e <HAL_DMA_IRQHandler+0x1da>
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800186a:	2b00      	cmp	r3, #0
 800186c:	d007      	beq.n	800187e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	681a      	ldr	r2, [r3, #0]
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	f022 0208 	bic.w	r2, r2, #8
 800187c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001882:	223f      	movs	r2, #63	@ 0x3f
 8001884:	409a      	lsls	r2, r3
 8001886:	693b      	ldr	r3, [r7, #16]
 8001888:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	2201      	movs	r2, #1
 800188e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	2200      	movs	r2, #0
 8001896:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d07e      	beq.n	80019a0 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80018a6:	6878      	ldr	r0, [r7, #4]
 80018a8:	4798      	blx	r3
        }
        return;
 80018aa:	e079      	b.n	80019a0 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d01d      	beq.n	80018f6 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d10d      	bne.n	80018e4 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d031      	beq.n	8001934 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018d4:	6878      	ldr	r0, [r7, #4]
 80018d6:	4798      	blx	r3
 80018d8:	e02c      	b.n	8001934 <HAL_DMA_IRQHandler+0x2a0>
 80018da:	bf00      	nop
 80018dc:	20000000 	.word	0x20000000
 80018e0:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d023      	beq.n	8001934 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80018f0:	6878      	ldr	r0, [r7, #4]
 80018f2:	4798      	blx	r3
 80018f4:	e01e      	b.n	8001934 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001900:	2b00      	cmp	r3, #0
 8001902:	d10f      	bne.n	8001924 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	681a      	ldr	r2, [r3, #0]
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	f022 0210 	bic.w	r2, r2, #16
 8001912:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	2201      	movs	r2, #1
 8001918:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	2200      	movs	r2, #0
 8001920:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001928:	2b00      	cmp	r3, #0
 800192a:	d003      	beq.n	8001934 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001930:	6878      	ldr	r0, [r7, #4]
 8001932:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001938:	2b00      	cmp	r3, #0
 800193a:	d032      	beq.n	80019a2 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001940:	f003 0301 	and.w	r3, r3, #1
 8001944:	2b00      	cmp	r3, #0
 8001946:	d022      	beq.n	800198e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	2205      	movs	r2, #5
 800194c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	681a      	ldr	r2, [r3, #0]
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	f022 0201 	bic.w	r2, r2, #1
 800195e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8001960:	68bb      	ldr	r3, [r7, #8]
 8001962:	3301      	adds	r3, #1
 8001964:	60bb      	str	r3, [r7, #8]
 8001966:	697a      	ldr	r2, [r7, #20]
 8001968:	429a      	cmp	r2, r3
 800196a:	d307      	bcc.n	800197c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	f003 0301 	and.w	r3, r3, #1
 8001976:	2b00      	cmp	r3, #0
 8001978:	d1f2      	bne.n	8001960 <HAL_DMA_IRQHandler+0x2cc>
 800197a:	e000      	b.n	800197e <HAL_DMA_IRQHandler+0x2ea>
          break;
 800197c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	2201      	movs	r2, #1
 8001982:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	2200      	movs	r2, #0
 800198a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001992:	2b00      	cmp	r3, #0
 8001994:	d005      	beq.n	80019a2 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800199a:	6878      	ldr	r0, [r7, #4]
 800199c:	4798      	blx	r3
 800199e:	e000      	b.n	80019a2 <HAL_DMA_IRQHandler+0x30e>
        return;
 80019a0:	bf00      	nop
    }
  }
}
 80019a2:	3718      	adds	r7, #24
 80019a4:	46bd      	mov	sp, r7
 80019a6:	bd80      	pop	{r7, pc}

080019a8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80019a8:	b480      	push	{r7}
 80019aa:	b085      	sub	sp, #20
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	b2db      	uxtb	r3, r3
 80019b6:	3b10      	subs	r3, #16
 80019b8:	4a14      	ldr	r2, [pc, #80]	@ (8001a0c <DMA_CalcBaseAndBitshift+0x64>)
 80019ba:	fba2 2303 	umull	r2, r3, r2, r3
 80019be:	091b      	lsrs	r3, r3, #4
 80019c0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80019c2:	4a13      	ldr	r2, [pc, #76]	@ (8001a10 <DMA_CalcBaseAndBitshift+0x68>)
 80019c4:	68fb      	ldr	r3, [r7, #12]
 80019c6:	4413      	add	r3, r2
 80019c8:	781b      	ldrb	r3, [r3, #0]
 80019ca:	461a      	mov	r2, r3
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	2b03      	cmp	r3, #3
 80019d4:	d909      	bls.n	80019ea <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80019de:	f023 0303 	bic.w	r3, r3, #3
 80019e2:	1d1a      	adds	r2, r3, #4
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	659a      	str	r2, [r3, #88]	@ 0x58
 80019e8:	e007      	b.n	80019fa <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80019f2:	f023 0303 	bic.w	r3, r3, #3
 80019f6:	687a      	ldr	r2, [r7, #4]
 80019f8:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80019fe:	4618      	mov	r0, r3
 8001a00:	3714      	adds	r7, #20
 8001a02:	46bd      	mov	sp, r7
 8001a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a08:	4770      	bx	lr
 8001a0a:	bf00      	nop
 8001a0c:	aaaaaaab 	.word	0xaaaaaaab
 8001a10:	080257d8 	.word	0x080257d8

08001a14 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8001a14:	b480      	push	{r7}
 8001a16:	b085      	sub	sp, #20
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a24:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	699b      	ldr	r3, [r3, #24]
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d11f      	bne.n	8001a6e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8001a2e:	68bb      	ldr	r3, [r7, #8]
 8001a30:	2b03      	cmp	r3, #3
 8001a32:	d856      	bhi.n	8001ae2 <DMA_CheckFifoParam+0xce>
 8001a34:	a201      	add	r2, pc, #4	@ (adr r2, 8001a3c <DMA_CheckFifoParam+0x28>)
 8001a36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a3a:	bf00      	nop
 8001a3c:	08001a4d 	.word	0x08001a4d
 8001a40:	08001a5f 	.word	0x08001a5f
 8001a44:	08001a4d 	.word	0x08001a4d
 8001a48:	08001ae3 	.word	0x08001ae3
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a50:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d046      	beq.n	8001ae6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8001a58:	2301      	movs	r3, #1
 8001a5a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001a5c:	e043      	b.n	8001ae6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a62:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8001a66:	d140      	bne.n	8001aea <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8001a68:	2301      	movs	r3, #1
 8001a6a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001a6c:	e03d      	b.n	8001aea <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	699b      	ldr	r3, [r3, #24]
 8001a72:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001a76:	d121      	bne.n	8001abc <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8001a78:	68bb      	ldr	r3, [r7, #8]
 8001a7a:	2b03      	cmp	r3, #3
 8001a7c:	d837      	bhi.n	8001aee <DMA_CheckFifoParam+0xda>
 8001a7e:	a201      	add	r2, pc, #4	@ (adr r2, 8001a84 <DMA_CheckFifoParam+0x70>)
 8001a80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a84:	08001a95 	.word	0x08001a95
 8001a88:	08001a9b 	.word	0x08001a9b
 8001a8c:	08001a95 	.word	0x08001a95
 8001a90:	08001aad 	.word	0x08001aad
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8001a94:	2301      	movs	r3, #1
 8001a96:	73fb      	strb	r3, [r7, #15]
      break;
 8001a98:	e030      	b.n	8001afc <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a9e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d025      	beq.n	8001af2 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8001aa6:	2301      	movs	r3, #1
 8001aa8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001aaa:	e022      	b.n	8001af2 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ab0:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8001ab4:	d11f      	bne.n	8001af6 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8001ab6:	2301      	movs	r3, #1
 8001ab8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8001aba:	e01c      	b.n	8001af6 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001abc:	68bb      	ldr	r3, [r7, #8]
 8001abe:	2b02      	cmp	r3, #2
 8001ac0:	d903      	bls.n	8001aca <DMA_CheckFifoParam+0xb6>
 8001ac2:	68bb      	ldr	r3, [r7, #8]
 8001ac4:	2b03      	cmp	r3, #3
 8001ac6:	d003      	beq.n	8001ad0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8001ac8:	e018      	b.n	8001afc <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8001aca:	2301      	movs	r3, #1
 8001acc:	73fb      	strb	r3, [r7, #15]
      break;
 8001ace:	e015      	b.n	8001afc <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ad4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d00e      	beq.n	8001afa <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8001adc:	2301      	movs	r3, #1
 8001ade:	73fb      	strb	r3, [r7, #15]
      break;
 8001ae0:	e00b      	b.n	8001afa <DMA_CheckFifoParam+0xe6>
      break;
 8001ae2:	bf00      	nop
 8001ae4:	e00a      	b.n	8001afc <DMA_CheckFifoParam+0xe8>
      break;
 8001ae6:	bf00      	nop
 8001ae8:	e008      	b.n	8001afc <DMA_CheckFifoParam+0xe8>
      break;
 8001aea:	bf00      	nop
 8001aec:	e006      	b.n	8001afc <DMA_CheckFifoParam+0xe8>
      break;
 8001aee:	bf00      	nop
 8001af0:	e004      	b.n	8001afc <DMA_CheckFifoParam+0xe8>
      break;
 8001af2:	bf00      	nop
 8001af4:	e002      	b.n	8001afc <DMA_CheckFifoParam+0xe8>
      break;   
 8001af6:	bf00      	nop
 8001af8:	e000      	b.n	8001afc <DMA_CheckFifoParam+0xe8>
      break;
 8001afa:	bf00      	nop
    }
  } 
  
  return status; 
 8001afc:	7bfb      	ldrb	r3, [r7, #15]
}
 8001afe:	4618      	mov	r0, r3
 8001b00:	3714      	adds	r7, #20
 8001b02:	46bd      	mov	sp, r7
 8001b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b08:	4770      	bx	lr
 8001b0a:	bf00      	nop

08001b0c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b0c:	b480      	push	{r7}
 8001b0e:	b089      	sub	sp, #36	@ 0x24
 8001b10:	af00      	add	r7, sp, #0
 8001b12:	6078      	str	r0, [r7, #4]
 8001b14:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001b16:	2300      	movs	r3, #0
 8001b18:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001b1e:	2300      	movs	r3, #0
 8001b20:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001b22:	2300      	movs	r3, #0
 8001b24:	61fb      	str	r3, [r7, #28]
 8001b26:	e16b      	b.n	8001e00 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001b28:	2201      	movs	r2, #1
 8001b2a:	69fb      	ldr	r3, [r7, #28]
 8001b2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b30:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001b32:	683b      	ldr	r3, [r7, #0]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	697a      	ldr	r2, [r7, #20]
 8001b38:	4013      	ands	r3, r2
 8001b3a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001b3c:	693a      	ldr	r2, [r7, #16]
 8001b3e:	697b      	ldr	r3, [r7, #20]
 8001b40:	429a      	cmp	r2, r3
 8001b42:	f040 815a 	bne.w	8001dfa <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001b46:	683b      	ldr	r3, [r7, #0]
 8001b48:	685b      	ldr	r3, [r3, #4]
 8001b4a:	f003 0303 	and.w	r3, r3, #3
 8001b4e:	2b01      	cmp	r3, #1
 8001b50:	d005      	beq.n	8001b5e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001b52:	683b      	ldr	r3, [r7, #0]
 8001b54:	685b      	ldr	r3, [r3, #4]
 8001b56:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001b5a:	2b02      	cmp	r3, #2
 8001b5c:	d130      	bne.n	8001bc0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	689b      	ldr	r3, [r3, #8]
 8001b62:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001b64:	69fb      	ldr	r3, [r7, #28]
 8001b66:	005b      	lsls	r3, r3, #1
 8001b68:	2203      	movs	r2, #3
 8001b6a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b6e:	43db      	mvns	r3, r3
 8001b70:	69ba      	ldr	r2, [r7, #24]
 8001b72:	4013      	ands	r3, r2
 8001b74:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001b76:	683b      	ldr	r3, [r7, #0]
 8001b78:	68da      	ldr	r2, [r3, #12]
 8001b7a:	69fb      	ldr	r3, [r7, #28]
 8001b7c:	005b      	lsls	r3, r3, #1
 8001b7e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b82:	69ba      	ldr	r2, [r7, #24]
 8001b84:	4313      	orrs	r3, r2
 8001b86:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	69ba      	ldr	r2, [r7, #24]
 8001b8c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	685b      	ldr	r3, [r3, #4]
 8001b92:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001b94:	2201      	movs	r2, #1
 8001b96:	69fb      	ldr	r3, [r7, #28]
 8001b98:	fa02 f303 	lsl.w	r3, r2, r3
 8001b9c:	43db      	mvns	r3, r3
 8001b9e:	69ba      	ldr	r2, [r7, #24]
 8001ba0:	4013      	ands	r3, r2
 8001ba2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001ba4:	683b      	ldr	r3, [r7, #0]
 8001ba6:	685b      	ldr	r3, [r3, #4]
 8001ba8:	091b      	lsrs	r3, r3, #4
 8001baa:	f003 0201 	and.w	r2, r3, #1
 8001bae:	69fb      	ldr	r3, [r7, #28]
 8001bb0:	fa02 f303 	lsl.w	r3, r2, r3
 8001bb4:	69ba      	ldr	r2, [r7, #24]
 8001bb6:	4313      	orrs	r3, r2
 8001bb8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	69ba      	ldr	r2, [r7, #24]
 8001bbe:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001bc0:	683b      	ldr	r3, [r7, #0]
 8001bc2:	685b      	ldr	r3, [r3, #4]
 8001bc4:	f003 0303 	and.w	r3, r3, #3
 8001bc8:	2b03      	cmp	r3, #3
 8001bca:	d017      	beq.n	8001bfc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	68db      	ldr	r3, [r3, #12]
 8001bd0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001bd2:	69fb      	ldr	r3, [r7, #28]
 8001bd4:	005b      	lsls	r3, r3, #1
 8001bd6:	2203      	movs	r2, #3
 8001bd8:	fa02 f303 	lsl.w	r3, r2, r3
 8001bdc:	43db      	mvns	r3, r3
 8001bde:	69ba      	ldr	r2, [r7, #24]
 8001be0:	4013      	ands	r3, r2
 8001be2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001be4:	683b      	ldr	r3, [r7, #0]
 8001be6:	689a      	ldr	r2, [r3, #8]
 8001be8:	69fb      	ldr	r3, [r7, #28]
 8001bea:	005b      	lsls	r3, r3, #1
 8001bec:	fa02 f303 	lsl.w	r3, r2, r3
 8001bf0:	69ba      	ldr	r2, [r7, #24]
 8001bf2:	4313      	orrs	r3, r2
 8001bf4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	69ba      	ldr	r2, [r7, #24]
 8001bfa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001bfc:	683b      	ldr	r3, [r7, #0]
 8001bfe:	685b      	ldr	r3, [r3, #4]
 8001c00:	f003 0303 	and.w	r3, r3, #3
 8001c04:	2b02      	cmp	r3, #2
 8001c06:	d123      	bne.n	8001c50 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001c08:	69fb      	ldr	r3, [r7, #28]
 8001c0a:	08da      	lsrs	r2, r3, #3
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	3208      	adds	r2, #8
 8001c10:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001c14:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001c16:	69fb      	ldr	r3, [r7, #28]
 8001c18:	f003 0307 	and.w	r3, r3, #7
 8001c1c:	009b      	lsls	r3, r3, #2
 8001c1e:	220f      	movs	r2, #15
 8001c20:	fa02 f303 	lsl.w	r3, r2, r3
 8001c24:	43db      	mvns	r3, r3
 8001c26:	69ba      	ldr	r2, [r7, #24]
 8001c28:	4013      	ands	r3, r2
 8001c2a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001c2c:	683b      	ldr	r3, [r7, #0]
 8001c2e:	691a      	ldr	r2, [r3, #16]
 8001c30:	69fb      	ldr	r3, [r7, #28]
 8001c32:	f003 0307 	and.w	r3, r3, #7
 8001c36:	009b      	lsls	r3, r3, #2
 8001c38:	fa02 f303 	lsl.w	r3, r2, r3
 8001c3c:	69ba      	ldr	r2, [r7, #24]
 8001c3e:	4313      	orrs	r3, r2
 8001c40:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001c42:	69fb      	ldr	r3, [r7, #28]
 8001c44:	08da      	lsrs	r2, r3, #3
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	3208      	adds	r2, #8
 8001c4a:	69b9      	ldr	r1, [r7, #24]
 8001c4c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001c56:	69fb      	ldr	r3, [r7, #28]
 8001c58:	005b      	lsls	r3, r3, #1
 8001c5a:	2203      	movs	r2, #3
 8001c5c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c60:	43db      	mvns	r3, r3
 8001c62:	69ba      	ldr	r2, [r7, #24]
 8001c64:	4013      	ands	r3, r2
 8001c66:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001c68:	683b      	ldr	r3, [r7, #0]
 8001c6a:	685b      	ldr	r3, [r3, #4]
 8001c6c:	f003 0203 	and.w	r2, r3, #3
 8001c70:	69fb      	ldr	r3, [r7, #28]
 8001c72:	005b      	lsls	r3, r3, #1
 8001c74:	fa02 f303 	lsl.w	r3, r2, r3
 8001c78:	69ba      	ldr	r2, [r7, #24]
 8001c7a:	4313      	orrs	r3, r2
 8001c7c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	69ba      	ldr	r2, [r7, #24]
 8001c82:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001c84:	683b      	ldr	r3, [r7, #0]
 8001c86:	685b      	ldr	r3, [r3, #4]
 8001c88:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	f000 80b4 	beq.w	8001dfa <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c92:	2300      	movs	r3, #0
 8001c94:	60fb      	str	r3, [r7, #12]
 8001c96:	4b60      	ldr	r3, [pc, #384]	@ (8001e18 <HAL_GPIO_Init+0x30c>)
 8001c98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c9a:	4a5f      	ldr	r2, [pc, #380]	@ (8001e18 <HAL_GPIO_Init+0x30c>)
 8001c9c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001ca0:	6453      	str	r3, [r2, #68]	@ 0x44
 8001ca2:	4b5d      	ldr	r3, [pc, #372]	@ (8001e18 <HAL_GPIO_Init+0x30c>)
 8001ca4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ca6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001caa:	60fb      	str	r3, [r7, #12]
 8001cac:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001cae:	4a5b      	ldr	r2, [pc, #364]	@ (8001e1c <HAL_GPIO_Init+0x310>)
 8001cb0:	69fb      	ldr	r3, [r7, #28]
 8001cb2:	089b      	lsrs	r3, r3, #2
 8001cb4:	3302      	adds	r3, #2
 8001cb6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001cba:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001cbc:	69fb      	ldr	r3, [r7, #28]
 8001cbe:	f003 0303 	and.w	r3, r3, #3
 8001cc2:	009b      	lsls	r3, r3, #2
 8001cc4:	220f      	movs	r2, #15
 8001cc6:	fa02 f303 	lsl.w	r3, r2, r3
 8001cca:	43db      	mvns	r3, r3
 8001ccc:	69ba      	ldr	r2, [r7, #24]
 8001cce:	4013      	ands	r3, r2
 8001cd0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	4a52      	ldr	r2, [pc, #328]	@ (8001e20 <HAL_GPIO_Init+0x314>)
 8001cd6:	4293      	cmp	r3, r2
 8001cd8:	d02b      	beq.n	8001d32 <HAL_GPIO_Init+0x226>
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	4a51      	ldr	r2, [pc, #324]	@ (8001e24 <HAL_GPIO_Init+0x318>)
 8001cde:	4293      	cmp	r3, r2
 8001ce0:	d025      	beq.n	8001d2e <HAL_GPIO_Init+0x222>
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	4a50      	ldr	r2, [pc, #320]	@ (8001e28 <HAL_GPIO_Init+0x31c>)
 8001ce6:	4293      	cmp	r3, r2
 8001ce8:	d01f      	beq.n	8001d2a <HAL_GPIO_Init+0x21e>
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	4a4f      	ldr	r2, [pc, #316]	@ (8001e2c <HAL_GPIO_Init+0x320>)
 8001cee:	4293      	cmp	r3, r2
 8001cf0:	d019      	beq.n	8001d26 <HAL_GPIO_Init+0x21a>
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	4a4e      	ldr	r2, [pc, #312]	@ (8001e30 <HAL_GPIO_Init+0x324>)
 8001cf6:	4293      	cmp	r3, r2
 8001cf8:	d013      	beq.n	8001d22 <HAL_GPIO_Init+0x216>
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	4a4d      	ldr	r2, [pc, #308]	@ (8001e34 <HAL_GPIO_Init+0x328>)
 8001cfe:	4293      	cmp	r3, r2
 8001d00:	d00d      	beq.n	8001d1e <HAL_GPIO_Init+0x212>
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	4a4c      	ldr	r2, [pc, #304]	@ (8001e38 <HAL_GPIO_Init+0x32c>)
 8001d06:	4293      	cmp	r3, r2
 8001d08:	d007      	beq.n	8001d1a <HAL_GPIO_Init+0x20e>
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	4a4b      	ldr	r2, [pc, #300]	@ (8001e3c <HAL_GPIO_Init+0x330>)
 8001d0e:	4293      	cmp	r3, r2
 8001d10:	d101      	bne.n	8001d16 <HAL_GPIO_Init+0x20a>
 8001d12:	2307      	movs	r3, #7
 8001d14:	e00e      	b.n	8001d34 <HAL_GPIO_Init+0x228>
 8001d16:	2308      	movs	r3, #8
 8001d18:	e00c      	b.n	8001d34 <HAL_GPIO_Init+0x228>
 8001d1a:	2306      	movs	r3, #6
 8001d1c:	e00a      	b.n	8001d34 <HAL_GPIO_Init+0x228>
 8001d1e:	2305      	movs	r3, #5
 8001d20:	e008      	b.n	8001d34 <HAL_GPIO_Init+0x228>
 8001d22:	2304      	movs	r3, #4
 8001d24:	e006      	b.n	8001d34 <HAL_GPIO_Init+0x228>
 8001d26:	2303      	movs	r3, #3
 8001d28:	e004      	b.n	8001d34 <HAL_GPIO_Init+0x228>
 8001d2a:	2302      	movs	r3, #2
 8001d2c:	e002      	b.n	8001d34 <HAL_GPIO_Init+0x228>
 8001d2e:	2301      	movs	r3, #1
 8001d30:	e000      	b.n	8001d34 <HAL_GPIO_Init+0x228>
 8001d32:	2300      	movs	r3, #0
 8001d34:	69fa      	ldr	r2, [r7, #28]
 8001d36:	f002 0203 	and.w	r2, r2, #3
 8001d3a:	0092      	lsls	r2, r2, #2
 8001d3c:	4093      	lsls	r3, r2
 8001d3e:	69ba      	ldr	r2, [r7, #24]
 8001d40:	4313      	orrs	r3, r2
 8001d42:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001d44:	4935      	ldr	r1, [pc, #212]	@ (8001e1c <HAL_GPIO_Init+0x310>)
 8001d46:	69fb      	ldr	r3, [r7, #28]
 8001d48:	089b      	lsrs	r3, r3, #2
 8001d4a:	3302      	adds	r3, #2
 8001d4c:	69ba      	ldr	r2, [r7, #24]
 8001d4e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001d52:	4b3b      	ldr	r3, [pc, #236]	@ (8001e40 <HAL_GPIO_Init+0x334>)
 8001d54:	689b      	ldr	r3, [r3, #8]
 8001d56:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d58:	693b      	ldr	r3, [r7, #16]
 8001d5a:	43db      	mvns	r3, r3
 8001d5c:	69ba      	ldr	r2, [r7, #24]
 8001d5e:	4013      	ands	r3, r2
 8001d60:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001d62:	683b      	ldr	r3, [r7, #0]
 8001d64:	685b      	ldr	r3, [r3, #4]
 8001d66:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d003      	beq.n	8001d76 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001d6e:	69ba      	ldr	r2, [r7, #24]
 8001d70:	693b      	ldr	r3, [r7, #16]
 8001d72:	4313      	orrs	r3, r2
 8001d74:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001d76:	4a32      	ldr	r2, [pc, #200]	@ (8001e40 <HAL_GPIO_Init+0x334>)
 8001d78:	69bb      	ldr	r3, [r7, #24]
 8001d7a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001d7c:	4b30      	ldr	r3, [pc, #192]	@ (8001e40 <HAL_GPIO_Init+0x334>)
 8001d7e:	68db      	ldr	r3, [r3, #12]
 8001d80:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d82:	693b      	ldr	r3, [r7, #16]
 8001d84:	43db      	mvns	r3, r3
 8001d86:	69ba      	ldr	r2, [r7, #24]
 8001d88:	4013      	ands	r3, r2
 8001d8a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001d8c:	683b      	ldr	r3, [r7, #0]
 8001d8e:	685b      	ldr	r3, [r3, #4]
 8001d90:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d003      	beq.n	8001da0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001d98:	69ba      	ldr	r2, [r7, #24]
 8001d9a:	693b      	ldr	r3, [r7, #16]
 8001d9c:	4313      	orrs	r3, r2
 8001d9e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001da0:	4a27      	ldr	r2, [pc, #156]	@ (8001e40 <HAL_GPIO_Init+0x334>)
 8001da2:	69bb      	ldr	r3, [r7, #24]
 8001da4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001da6:	4b26      	ldr	r3, [pc, #152]	@ (8001e40 <HAL_GPIO_Init+0x334>)
 8001da8:	685b      	ldr	r3, [r3, #4]
 8001daa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001dac:	693b      	ldr	r3, [r7, #16]
 8001dae:	43db      	mvns	r3, r3
 8001db0:	69ba      	ldr	r2, [r7, #24]
 8001db2:	4013      	ands	r3, r2
 8001db4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001db6:	683b      	ldr	r3, [r7, #0]
 8001db8:	685b      	ldr	r3, [r3, #4]
 8001dba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d003      	beq.n	8001dca <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001dc2:	69ba      	ldr	r2, [r7, #24]
 8001dc4:	693b      	ldr	r3, [r7, #16]
 8001dc6:	4313      	orrs	r3, r2
 8001dc8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001dca:	4a1d      	ldr	r2, [pc, #116]	@ (8001e40 <HAL_GPIO_Init+0x334>)
 8001dcc:	69bb      	ldr	r3, [r7, #24]
 8001dce:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001dd0:	4b1b      	ldr	r3, [pc, #108]	@ (8001e40 <HAL_GPIO_Init+0x334>)
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001dd6:	693b      	ldr	r3, [r7, #16]
 8001dd8:	43db      	mvns	r3, r3
 8001dda:	69ba      	ldr	r2, [r7, #24]
 8001ddc:	4013      	ands	r3, r2
 8001dde:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001de0:	683b      	ldr	r3, [r7, #0]
 8001de2:	685b      	ldr	r3, [r3, #4]
 8001de4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d003      	beq.n	8001df4 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001dec:	69ba      	ldr	r2, [r7, #24]
 8001dee:	693b      	ldr	r3, [r7, #16]
 8001df0:	4313      	orrs	r3, r2
 8001df2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001df4:	4a12      	ldr	r2, [pc, #72]	@ (8001e40 <HAL_GPIO_Init+0x334>)
 8001df6:	69bb      	ldr	r3, [r7, #24]
 8001df8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001dfa:	69fb      	ldr	r3, [r7, #28]
 8001dfc:	3301      	adds	r3, #1
 8001dfe:	61fb      	str	r3, [r7, #28]
 8001e00:	69fb      	ldr	r3, [r7, #28]
 8001e02:	2b0f      	cmp	r3, #15
 8001e04:	f67f ae90 	bls.w	8001b28 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001e08:	bf00      	nop
 8001e0a:	bf00      	nop
 8001e0c:	3724      	adds	r7, #36	@ 0x24
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e14:	4770      	bx	lr
 8001e16:	bf00      	nop
 8001e18:	40023800 	.word	0x40023800
 8001e1c:	40013800 	.word	0x40013800
 8001e20:	40020000 	.word	0x40020000
 8001e24:	40020400 	.word	0x40020400
 8001e28:	40020800 	.word	0x40020800
 8001e2c:	40020c00 	.word	0x40020c00
 8001e30:	40021000 	.word	0x40021000
 8001e34:	40021400 	.word	0x40021400
 8001e38:	40021800 	.word	0x40021800
 8001e3c:	40021c00 	.word	0x40021c00
 8001e40:	40013c00 	.word	0x40013c00

08001e44 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e44:	b480      	push	{r7}
 8001e46:	b083      	sub	sp, #12
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
 8001e4c:	460b      	mov	r3, r1
 8001e4e:	807b      	strh	r3, [r7, #2]
 8001e50:	4613      	mov	r3, r2
 8001e52:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001e54:	787b      	ldrb	r3, [r7, #1]
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d003      	beq.n	8001e62 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001e5a:	887a      	ldrh	r2, [r7, #2]
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001e60:	e003      	b.n	8001e6a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001e62:	887b      	ldrh	r3, [r7, #2]
 8001e64:	041a      	lsls	r2, r3, #16
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	619a      	str	r2, [r3, #24]
}
 8001e6a:	bf00      	nop
 8001e6c:	370c      	adds	r7, #12
 8001e6e:	46bd      	mov	sp, r7
 8001e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e74:	4770      	bx	lr
	...

08001e78 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	b088      	sub	sp, #32
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d101      	bne.n	8001e8a <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8001e86:	2301      	movs	r3, #1
 8001e88:	e128      	b.n	80020dc <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001e90:	b2db      	uxtb	r3, r3
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d109      	bne.n	8001eaa <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	2200      	movs	r2, #0
 8001e9a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	4a90      	ldr	r2, [pc, #576]	@ (80020e4 <HAL_I2S_Init+0x26c>)
 8001ea2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8001ea4:	6878      	ldr	r0, [r7, #4]
 8001ea6:	f7fe fffd 	bl	8000ea4 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	2202      	movs	r2, #2
 8001eae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	69db      	ldr	r3, [r3, #28]
 8001eb8:	687a      	ldr	r2, [r7, #4]
 8001eba:	6812      	ldr	r2, [r2, #0]
 8001ebc:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8001ec0:	f023 030f 	bic.w	r3, r3, #15
 8001ec4:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	2202      	movs	r2, #2
 8001ecc:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	695b      	ldr	r3, [r3, #20]
 8001ed2:	2b02      	cmp	r3, #2
 8001ed4:	d060      	beq.n	8001f98 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	68db      	ldr	r3, [r3, #12]
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d102      	bne.n	8001ee4 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8001ede:	2310      	movs	r3, #16
 8001ee0:	617b      	str	r3, [r7, #20]
 8001ee2:	e001      	b.n	8001ee8 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8001ee4:	2320      	movs	r3, #32
 8001ee6:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	689b      	ldr	r3, [r3, #8]
 8001eec:	2b20      	cmp	r3, #32
 8001eee:	d802      	bhi.n	8001ef6 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8001ef0:	697b      	ldr	r3, [r7, #20]
 8001ef2:	005b      	lsls	r3, r3, #1
 8001ef4:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8001ef6:	2001      	movs	r0, #1
 8001ef8:	f001 f9f6 	bl	80032e8 <HAL_RCCEx_GetPeriphCLKFreq>
 8001efc:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	691b      	ldr	r3, [r3, #16]
 8001f02:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001f06:	d125      	bne.n	8001f54 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	68db      	ldr	r3, [r3, #12]
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d010      	beq.n	8001f32 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8001f10:	697b      	ldr	r3, [r7, #20]
 8001f12:	009b      	lsls	r3, r3, #2
 8001f14:	68fa      	ldr	r2, [r7, #12]
 8001f16:	fbb2 f2f3 	udiv	r2, r2, r3
 8001f1a:	4613      	mov	r3, r2
 8001f1c:	009b      	lsls	r3, r3, #2
 8001f1e:	4413      	add	r3, r2
 8001f20:	005b      	lsls	r3, r3, #1
 8001f22:	461a      	mov	r2, r3
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	695b      	ldr	r3, [r3, #20]
 8001f28:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f2c:	3305      	adds	r3, #5
 8001f2e:	613b      	str	r3, [r7, #16]
 8001f30:	e01f      	b.n	8001f72 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8001f32:	697b      	ldr	r3, [r7, #20]
 8001f34:	00db      	lsls	r3, r3, #3
 8001f36:	68fa      	ldr	r2, [r7, #12]
 8001f38:	fbb2 f2f3 	udiv	r2, r2, r3
 8001f3c:	4613      	mov	r3, r2
 8001f3e:	009b      	lsls	r3, r3, #2
 8001f40:	4413      	add	r3, r2
 8001f42:	005b      	lsls	r3, r3, #1
 8001f44:	461a      	mov	r2, r3
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	695b      	ldr	r3, [r3, #20]
 8001f4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f4e:	3305      	adds	r3, #5
 8001f50:	613b      	str	r3, [r7, #16]
 8001f52:	e00e      	b.n	8001f72 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8001f54:	68fa      	ldr	r2, [r7, #12]
 8001f56:	697b      	ldr	r3, [r7, #20]
 8001f58:	fbb2 f2f3 	udiv	r2, r2, r3
 8001f5c:	4613      	mov	r3, r2
 8001f5e:	009b      	lsls	r3, r3, #2
 8001f60:	4413      	add	r3, r2
 8001f62:	005b      	lsls	r3, r3, #1
 8001f64:	461a      	mov	r2, r3
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	695b      	ldr	r3, [r3, #20]
 8001f6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f6e:	3305      	adds	r3, #5
 8001f70:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8001f72:	693b      	ldr	r3, [r7, #16]
 8001f74:	4a5c      	ldr	r2, [pc, #368]	@ (80020e8 <HAL_I2S_Init+0x270>)
 8001f76:	fba2 2303 	umull	r2, r3, r2, r3
 8001f7a:	08db      	lsrs	r3, r3, #3
 8001f7c:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8001f7e:	693b      	ldr	r3, [r7, #16]
 8001f80:	f003 0301 	and.w	r3, r3, #1
 8001f84:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8001f86:	693a      	ldr	r2, [r7, #16]
 8001f88:	69bb      	ldr	r3, [r7, #24]
 8001f8a:	1ad3      	subs	r3, r2, r3
 8001f8c:	085b      	lsrs	r3, r3, #1
 8001f8e:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8001f90:	69bb      	ldr	r3, [r7, #24]
 8001f92:	021b      	lsls	r3, r3, #8
 8001f94:	61bb      	str	r3, [r7, #24]
 8001f96:	e003      	b.n	8001fa0 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8001f98:	2302      	movs	r3, #2
 8001f9a:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8001f9c:	2300      	movs	r3, #0
 8001f9e:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8001fa0:	69fb      	ldr	r3, [r7, #28]
 8001fa2:	2b01      	cmp	r3, #1
 8001fa4:	d902      	bls.n	8001fac <HAL_I2S_Init+0x134>
 8001fa6:	69fb      	ldr	r3, [r7, #28]
 8001fa8:	2bff      	cmp	r3, #255	@ 0xff
 8001faa:	d907      	bls.n	8001fbc <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fb0:	f043 0210 	orr.w	r2, r3, #16
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 8001fb8:	2301      	movs	r3, #1
 8001fba:	e08f      	b.n	80020dc <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	691a      	ldr	r2, [r3, #16]
 8001fc0:	69bb      	ldr	r3, [r7, #24]
 8001fc2:	ea42 0103 	orr.w	r1, r2, r3
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	69fa      	ldr	r2, [r7, #28]
 8001fcc:	430a      	orrs	r2, r1
 8001fce:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	69db      	ldr	r3, [r3, #28]
 8001fd6:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8001fda:	f023 030f 	bic.w	r3, r3, #15
 8001fde:	687a      	ldr	r2, [r7, #4]
 8001fe0:	6851      	ldr	r1, [r2, #4]
 8001fe2:	687a      	ldr	r2, [r7, #4]
 8001fe4:	6892      	ldr	r2, [r2, #8]
 8001fe6:	4311      	orrs	r1, r2
 8001fe8:	687a      	ldr	r2, [r7, #4]
 8001fea:	68d2      	ldr	r2, [r2, #12]
 8001fec:	4311      	orrs	r1, r2
 8001fee:	687a      	ldr	r2, [r7, #4]
 8001ff0:	6992      	ldr	r2, [r2, #24]
 8001ff2:	430a      	orrs	r2, r1
 8001ff4:	431a      	orrs	r2, r3
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001ffe:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	6a1b      	ldr	r3, [r3, #32]
 8002004:	2b01      	cmp	r3, #1
 8002006:	d161      	bne.n	80020cc <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	4a38      	ldr	r2, [pc, #224]	@ (80020ec <HAL_I2S_Init+0x274>)
 800200c:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	4a37      	ldr	r2, [pc, #220]	@ (80020f0 <HAL_I2S_Init+0x278>)
 8002014:	4293      	cmp	r3, r2
 8002016:	d101      	bne.n	800201c <HAL_I2S_Init+0x1a4>
 8002018:	4b36      	ldr	r3, [pc, #216]	@ (80020f4 <HAL_I2S_Init+0x27c>)
 800201a:	e001      	b.n	8002020 <HAL_I2S_Init+0x1a8>
 800201c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002020:	69db      	ldr	r3, [r3, #28]
 8002022:	687a      	ldr	r2, [r7, #4]
 8002024:	6812      	ldr	r2, [r2, #0]
 8002026:	4932      	ldr	r1, [pc, #200]	@ (80020f0 <HAL_I2S_Init+0x278>)
 8002028:	428a      	cmp	r2, r1
 800202a:	d101      	bne.n	8002030 <HAL_I2S_Init+0x1b8>
 800202c:	4a31      	ldr	r2, [pc, #196]	@ (80020f4 <HAL_I2S_Init+0x27c>)
 800202e:	e001      	b.n	8002034 <HAL_I2S_Init+0x1bc>
 8002030:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8002034:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8002038:	f023 030f 	bic.w	r3, r3, #15
 800203c:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	4a2b      	ldr	r2, [pc, #172]	@ (80020f0 <HAL_I2S_Init+0x278>)
 8002044:	4293      	cmp	r3, r2
 8002046:	d101      	bne.n	800204c <HAL_I2S_Init+0x1d4>
 8002048:	4b2a      	ldr	r3, [pc, #168]	@ (80020f4 <HAL_I2S_Init+0x27c>)
 800204a:	e001      	b.n	8002050 <HAL_I2S_Init+0x1d8>
 800204c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002050:	2202      	movs	r2, #2
 8002052:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	4a25      	ldr	r2, [pc, #148]	@ (80020f0 <HAL_I2S_Init+0x278>)
 800205a:	4293      	cmp	r3, r2
 800205c:	d101      	bne.n	8002062 <HAL_I2S_Init+0x1ea>
 800205e:	4b25      	ldr	r3, [pc, #148]	@ (80020f4 <HAL_I2S_Init+0x27c>)
 8002060:	e001      	b.n	8002066 <HAL_I2S_Init+0x1ee>
 8002062:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002066:	69db      	ldr	r3, [r3, #28]
 8002068:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	685b      	ldr	r3, [r3, #4]
 800206e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002072:	d003      	beq.n	800207c <HAL_I2S_Init+0x204>
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	685b      	ldr	r3, [r3, #4]
 8002078:	2b00      	cmp	r3, #0
 800207a:	d103      	bne.n	8002084 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 800207c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002080:	613b      	str	r3, [r7, #16]
 8002082:	e001      	b.n	8002088 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8002084:	2300      	movs	r3, #0
 8002086:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8002088:	693b      	ldr	r3, [r7, #16]
 800208a:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	689b      	ldr	r3, [r3, #8]
 8002090:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8002092:	4313      	orrs	r3, r2
 8002094:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	68db      	ldr	r3, [r3, #12]
 800209a:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800209c:	4313      	orrs	r3, r2
 800209e:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	699b      	ldr	r3, [r3, #24]
 80020a4:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80020a6:	4313      	orrs	r3, r2
 80020a8:	b29a      	uxth	r2, r3
 80020aa:	897b      	ldrh	r3, [r7, #10]
 80020ac:	4313      	orrs	r3, r2
 80020ae:	b29b      	uxth	r3, r3
 80020b0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80020b4:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	4a0d      	ldr	r2, [pc, #52]	@ (80020f0 <HAL_I2S_Init+0x278>)
 80020bc:	4293      	cmp	r3, r2
 80020be:	d101      	bne.n	80020c4 <HAL_I2S_Init+0x24c>
 80020c0:	4b0c      	ldr	r3, [pc, #48]	@ (80020f4 <HAL_I2S_Init+0x27c>)
 80020c2:	e001      	b.n	80020c8 <HAL_I2S_Init+0x250>
 80020c4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80020c8:	897a      	ldrh	r2, [r7, #10]
 80020ca:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	2200      	movs	r2, #0
 80020d0:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	2201      	movs	r2, #1
 80020d6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 80020da:	2300      	movs	r3, #0
}
 80020dc:	4618      	mov	r0, r3
 80020de:	3720      	adds	r7, #32
 80020e0:	46bd      	mov	sp, r7
 80020e2:	bd80      	pop	{r7, pc}
 80020e4:	080021ef 	.word	0x080021ef
 80020e8:	cccccccd 	.word	0xcccccccd
 80020ec:	08002305 	.word	0x08002305
 80020f0:	40003800 	.word	0x40003800
 80020f4:	40003400 	.word	0x40003400

080020f8 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80020f8:	b480      	push	{r7}
 80020fa:	b083      	sub	sp, #12
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8002100:	bf00      	nop
 8002102:	370c      	adds	r7, #12
 8002104:	46bd      	mov	sp, r7
 8002106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210a:	4770      	bx	lr

0800210c <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800210c:	b480      	push	{r7}
 800210e:	b083      	sub	sp, #12
 8002110:	af00      	add	r7, sp, #0
 8002112:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8002114:	bf00      	nop
 8002116:	370c      	adds	r7, #12
 8002118:	46bd      	mov	sp, r7
 800211a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211e:	4770      	bx	lr

08002120 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8002120:	b480      	push	{r7}
 8002122:	b083      	sub	sp, #12
 8002124:	af00      	add	r7, sp, #0
 8002126:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8002128:	bf00      	nop
 800212a:	370c      	adds	r7, #12
 800212c:	46bd      	mov	sp, r7
 800212e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002132:	4770      	bx	lr

08002134 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8002134:	b580      	push	{r7, lr}
 8002136:	b082      	sub	sp, #8
 8002138:	af00      	add	r7, sp, #0
 800213a:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002140:	881a      	ldrh	r2, [r3, #0]
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800214c:	1c9a      	adds	r2, r3, #2
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002156:	b29b      	uxth	r3, r3
 8002158:	3b01      	subs	r3, #1
 800215a:	b29a      	uxth	r2, r3
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002164:	b29b      	uxth	r3, r3
 8002166:	2b00      	cmp	r3, #0
 8002168:	d10e      	bne.n	8002188 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	685a      	ldr	r2, [r3, #4]
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002178:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	2201      	movs	r2, #1
 800217e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8002182:	6878      	ldr	r0, [r7, #4]
 8002184:	f7ff ffb8 	bl	80020f8 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8002188:	bf00      	nop
 800218a:	3708      	adds	r7, #8
 800218c:	46bd      	mov	sp, r7
 800218e:	bd80      	pop	{r7, pc}

08002190 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8002190:	b580      	push	{r7, lr}
 8002192:	b082      	sub	sp, #8
 8002194:	af00      	add	r7, sp, #0
 8002196:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	68da      	ldr	r2, [r3, #12]
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021a2:	b292      	uxth	r2, r2
 80021a4:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021aa:	1c9a      	adds	r2, r3, #2
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80021b4:	b29b      	uxth	r3, r3
 80021b6:	3b01      	subs	r3, #1
 80021b8:	b29a      	uxth	r2, r3
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80021c2:	b29b      	uxth	r3, r3
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d10e      	bne.n	80021e6 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	685a      	ldr	r2, [r3, #4]
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80021d6:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	2201      	movs	r2, #1
 80021dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 80021e0:	6878      	ldr	r0, [r7, #4]
 80021e2:	f7ff ff93 	bl	800210c <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80021e6:	bf00      	nop
 80021e8:	3708      	adds	r7, #8
 80021ea:	46bd      	mov	sp, r7
 80021ec:	bd80      	pop	{r7, pc}

080021ee <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80021ee:	b580      	push	{r7, lr}
 80021f0:	b086      	sub	sp, #24
 80021f2:	af00      	add	r7, sp, #0
 80021f4:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	689b      	ldr	r3, [r3, #8]
 80021fc:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002204:	b2db      	uxtb	r3, r3
 8002206:	2b04      	cmp	r3, #4
 8002208:	d13a      	bne.n	8002280 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 800220a:	697b      	ldr	r3, [r7, #20]
 800220c:	f003 0301 	and.w	r3, r3, #1
 8002210:	2b01      	cmp	r3, #1
 8002212:	d109      	bne.n	8002228 <I2S_IRQHandler+0x3a>
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	685b      	ldr	r3, [r3, #4]
 800221a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800221e:	2b40      	cmp	r3, #64	@ 0x40
 8002220:	d102      	bne.n	8002228 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8002222:	6878      	ldr	r0, [r7, #4]
 8002224:	f7ff ffb4 	bl	8002190 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8002228:	697b      	ldr	r3, [r7, #20]
 800222a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800222e:	2b40      	cmp	r3, #64	@ 0x40
 8002230:	d126      	bne.n	8002280 <I2S_IRQHandler+0x92>
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	685b      	ldr	r3, [r3, #4]
 8002238:	f003 0320 	and.w	r3, r3, #32
 800223c:	2b20      	cmp	r3, #32
 800223e:	d11f      	bne.n	8002280 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	685a      	ldr	r2, [r3, #4]
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800224e:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8002250:	2300      	movs	r3, #0
 8002252:	613b      	str	r3, [r7, #16]
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	68db      	ldr	r3, [r3, #12]
 800225a:	613b      	str	r3, [r7, #16]
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	689b      	ldr	r3, [r3, #8]
 8002262:	613b      	str	r3, [r7, #16]
 8002264:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	2201      	movs	r2, #1
 800226a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002272:	f043 0202 	orr.w	r2, r3, #2
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800227a:	6878      	ldr	r0, [r7, #4]
 800227c:	f7ff ff50 	bl	8002120 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002286:	b2db      	uxtb	r3, r3
 8002288:	2b03      	cmp	r3, #3
 800228a:	d136      	bne.n	80022fa <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 800228c:	697b      	ldr	r3, [r7, #20]
 800228e:	f003 0302 	and.w	r3, r3, #2
 8002292:	2b02      	cmp	r3, #2
 8002294:	d109      	bne.n	80022aa <I2S_IRQHandler+0xbc>
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	685b      	ldr	r3, [r3, #4]
 800229c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80022a0:	2b80      	cmp	r3, #128	@ 0x80
 80022a2:	d102      	bne.n	80022aa <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 80022a4:	6878      	ldr	r0, [r7, #4]
 80022a6:	f7ff ff45 	bl	8002134 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80022aa:	697b      	ldr	r3, [r7, #20]
 80022ac:	f003 0308 	and.w	r3, r3, #8
 80022b0:	2b08      	cmp	r3, #8
 80022b2:	d122      	bne.n	80022fa <I2S_IRQHandler+0x10c>
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	685b      	ldr	r3, [r3, #4]
 80022ba:	f003 0320 	and.w	r3, r3, #32
 80022be:	2b20      	cmp	r3, #32
 80022c0:	d11b      	bne.n	80022fa <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	685a      	ldr	r2, [r3, #4]
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80022d0:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80022d2:	2300      	movs	r3, #0
 80022d4:	60fb      	str	r3, [r7, #12]
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	689b      	ldr	r3, [r3, #8]
 80022dc:	60fb      	str	r3, [r7, #12]
 80022de:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	2201      	movs	r2, #1
 80022e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022ec:	f043 0204 	orr.w	r2, r3, #4
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80022f4:	6878      	ldr	r0, [r7, #4]
 80022f6:	f7ff ff13 	bl	8002120 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80022fa:	bf00      	nop
 80022fc:	3718      	adds	r7, #24
 80022fe:	46bd      	mov	sp, r7
 8002300:	bd80      	pop	{r7, pc}
	...

08002304 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8002304:	b580      	push	{r7, lr}
 8002306:	b088      	sub	sp, #32
 8002308:	af00      	add	r7, sp, #0
 800230a:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	689b      	ldr	r3, [r3, #8]
 8002312:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	4a92      	ldr	r2, [pc, #584]	@ (8002564 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800231a:	4293      	cmp	r3, r2
 800231c:	d101      	bne.n	8002322 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 800231e:	4b92      	ldr	r3, [pc, #584]	@ (8002568 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002320:	e001      	b.n	8002326 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8002322:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002326:	689b      	ldr	r3, [r3, #8]
 8002328:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	685b      	ldr	r3, [r3, #4]
 8002330:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	4a8b      	ldr	r2, [pc, #556]	@ (8002564 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002338:	4293      	cmp	r3, r2
 800233a:	d101      	bne.n	8002340 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 800233c:	4b8a      	ldr	r3, [pc, #552]	@ (8002568 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800233e:	e001      	b.n	8002344 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8002340:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002344:	685b      	ldr	r3, [r3, #4]
 8002346:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	685b      	ldr	r3, [r3, #4]
 800234c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002350:	d004      	beq.n	800235c <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	685b      	ldr	r3, [r3, #4]
 8002356:	2b00      	cmp	r3, #0
 8002358:	f040 8099 	bne.w	800248e <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 800235c:	69fb      	ldr	r3, [r7, #28]
 800235e:	f003 0302 	and.w	r3, r3, #2
 8002362:	2b02      	cmp	r3, #2
 8002364:	d107      	bne.n	8002376 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8002366:	697b      	ldr	r3, [r7, #20]
 8002368:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800236c:	2b00      	cmp	r3, #0
 800236e:	d002      	beq.n	8002376 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8002370:	6878      	ldr	r0, [r7, #4]
 8002372:	f000 f925 	bl	80025c0 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8002376:	69bb      	ldr	r3, [r7, #24]
 8002378:	f003 0301 	and.w	r3, r3, #1
 800237c:	2b01      	cmp	r3, #1
 800237e:	d107      	bne.n	8002390 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8002380:	693b      	ldr	r3, [r7, #16]
 8002382:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002386:	2b00      	cmp	r3, #0
 8002388:	d002      	beq.n	8002390 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 800238a:	6878      	ldr	r0, [r7, #4]
 800238c:	f000 f9c8 	bl	8002720 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8002390:	69bb      	ldr	r3, [r7, #24]
 8002392:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002396:	2b40      	cmp	r3, #64	@ 0x40
 8002398:	d13a      	bne.n	8002410 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 800239a:	693b      	ldr	r3, [r7, #16]
 800239c:	f003 0320 	and.w	r3, r3, #32
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d035      	beq.n	8002410 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	4a6e      	ldr	r2, [pc, #440]	@ (8002564 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80023aa:	4293      	cmp	r3, r2
 80023ac:	d101      	bne.n	80023b2 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 80023ae:	4b6e      	ldr	r3, [pc, #440]	@ (8002568 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80023b0:	e001      	b.n	80023b6 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 80023b2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80023b6:	685a      	ldr	r2, [r3, #4]
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	4969      	ldr	r1, [pc, #420]	@ (8002564 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80023be:	428b      	cmp	r3, r1
 80023c0:	d101      	bne.n	80023c6 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 80023c2:	4b69      	ldr	r3, [pc, #420]	@ (8002568 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80023c4:	e001      	b.n	80023ca <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 80023c6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80023ca:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80023ce:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	685a      	ldr	r2, [r3, #4]
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80023de:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80023e0:	2300      	movs	r3, #0
 80023e2:	60fb      	str	r3, [r7, #12]
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	68db      	ldr	r3, [r3, #12]
 80023ea:	60fb      	str	r3, [r7, #12]
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	689b      	ldr	r3, [r3, #8]
 80023f2:	60fb      	str	r3, [r7, #12]
 80023f4:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	2201      	movs	r2, #1
 80023fa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002402:	f043 0202 	orr.w	r2, r3, #2
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800240a:	6878      	ldr	r0, [r7, #4]
 800240c:	f7ff fe88 	bl	8002120 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8002410:	69fb      	ldr	r3, [r7, #28]
 8002412:	f003 0308 	and.w	r3, r3, #8
 8002416:	2b08      	cmp	r3, #8
 8002418:	f040 80c3 	bne.w	80025a2 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 800241c:	697b      	ldr	r3, [r7, #20]
 800241e:	f003 0320 	and.w	r3, r3, #32
 8002422:	2b00      	cmp	r3, #0
 8002424:	f000 80bd 	beq.w	80025a2 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	685a      	ldr	r2, [r3, #4]
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002436:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	4a49      	ldr	r2, [pc, #292]	@ (8002564 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800243e:	4293      	cmp	r3, r2
 8002440:	d101      	bne.n	8002446 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8002442:	4b49      	ldr	r3, [pc, #292]	@ (8002568 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002444:	e001      	b.n	800244a <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8002446:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800244a:	685a      	ldr	r2, [r3, #4]
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	4944      	ldr	r1, [pc, #272]	@ (8002564 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002452:	428b      	cmp	r3, r1
 8002454:	d101      	bne.n	800245a <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8002456:	4b44      	ldr	r3, [pc, #272]	@ (8002568 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002458:	e001      	b.n	800245e <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 800245a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800245e:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002462:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8002464:	2300      	movs	r3, #0
 8002466:	60bb      	str	r3, [r7, #8]
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	689b      	ldr	r3, [r3, #8]
 800246e:	60bb      	str	r3, [r7, #8]
 8002470:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	2201      	movs	r2, #1
 8002476:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800247e:	f043 0204 	orr.w	r2, r3, #4
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002486:	6878      	ldr	r0, [r7, #4]
 8002488:	f7ff fe4a 	bl	8002120 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800248c:	e089      	b.n	80025a2 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 800248e:	69bb      	ldr	r3, [r7, #24]
 8002490:	f003 0302 	and.w	r3, r3, #2
 8002494:	2b02      	cmp	r3, #2
 8002496:	d107      	bne.n	80024a8 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8002498:	693b      	ldr	r3, [r7, #16]
 800249a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d002      	beq.n	80024a8 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 80024a2:	6878      	ldr	r0, [r7, #4]
 80024a4:	f000 f8be 	bl	8002624 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 80024a8:	69fb      	ldr	r3, [r7, #28]
 80024aa:	f003 0301 	and.w	r3, r3, #1
 80024ae:	2b01      	cmp	r3, #1
 80024b0:	d107      	bne.n	80024c2 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 80024b2:	697b      	ldr	r3, [r7, #20]
 80024b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d002      	beq.n	80024c2 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 80024bc:	6878      	ldr	r0, [r7, #4]
 80024be:	f000 f8fd 	bl	80026bc <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80024c2:	69fb      	ldr	r3, [r7, #28]
 80024c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80024c8:	2b40      	cmp	r3, #64	@ 0x40
 80024ca:	d12f      	bne.n	800252c <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 80024cc:	697b      	ldr	r3, [r7, #20]
 80024ce:	f003 0320 	and.w	r3, r3, #32
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d02a      	beq.n	800252c <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	685a      	ldr	r2, [r3, #4]
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80024e4:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	4a1e      	ldr	r2, [pc, #120]	@ (8002564 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80024ec:	4293      	cmp	r3, r2
 80024ee:	d101      	bne.n	80024f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 80024f0:	4b1d      	ldr	r3, [pc, #116]	@ (8002568 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80024f2:	e001      	b.n	80024f8 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 80024f4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80024f8:	685a      	ldr	r2, [r3, #4]
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	4919      	ldr	r1, [pc, #100]	@ (8002564 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002500:	428b      	cmp	r3, r1
 8002502:	d101      	bne.n	8002508 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8002504:	4b18      	ldr	r3, [pc, #96]	@ (8002568 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002506:	e001      	b.n	800250c <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8002508:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800250c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002510:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	2201      	movs	r2, #1
 8002516:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800251e:	f043 0202 	orr.w	r2, r3, #2
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002526:	6878      	ldr	r0, [r7, #4]
 8002528:	f7ff fdfa 	bl	8002120 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 800252c:	69bb      	ldr	r3, [r7, #24]
 800252e:	f003 0308 	and.w	r3, r3, #8
 8002532:	2b08      	cmp	r3, #8
 8002534:	d136      	bne.n	80025a4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 8002536:	693b      	ldr	r3, [r7, #16]
 8002538:	f003 0320 	and.w	r3, r3, #32
 800253c:	2b00      	cmp	r3, #0
 800253e:	d031      	beq.n	80025a4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	4a07      	ldr	r2, [pc, #28]	@ (8002564 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002546:	4293      	cmp	r3, r2
 8002548:	d101      	bne.n	800254e <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 800254a:	4b07      	ldr	r3, [pc, #28]	@ (8002568 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800254c:	e001      	b.n	8002552 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 800254e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002552:	685a      	ldr	r2, [r3, #4]
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	4902      	ldr	r1, [pc, #8]	@ (8002564 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800255a:	428b      	cmp	r3, r1
 800255c:	d106      	bne.n	800256c <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 800255e:	4b02      	ldr	r3, [pc, #8]	@ (8002568 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002560:	e006      	b.n	8002570 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 8002562:	bf00      	nop
 8002564:	40003800 	.word	0x40003800
 8002568:	40003400 	.word	0x40003400
 800256c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002570:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002574:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	685a      	ldr	r2, [r3, #4]
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002584:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	2201      	movs	r2, #1
 800258a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002592:	f043 0204 	orr.w	r2, r3, #4
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800259a:	6878      	ldr	r0, [r7, #4]
 800259c:	f7ff fdc0 	bl	8002120 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80025a0:	e000      	b.n	80025a4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80025a2:	bf00      	nop
}
 80025a4:	bf00      	nop
 80025a6:	3720      	adds	r7, #32
 80025a8:	46bd      	mov	sp, r7
 80025aa:	bd80      	pop	{r7, pc}

080025ac <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80025ac:	b480      	push	{r7}
 80025ae:	b083      	sub	sp, #12
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 80025b4:	bf00      	nop
 80025b6:	370c      	adds	r7, #12
 80025b8:	46bd      	mov	sp, r7
 80025ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025be:	4770      	bx	lr

080025c0 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80025c0:	b580      	push	{r7, lr}
 80025c2:	b082      	sub	sp, #8
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025cc:	1c99      	adds	r1, r3, #2
 80025ce:	687a      	ldr	r2, [r7, #4]
 80025d0:	6251      	str	r1, [r2, #36]	@ 0x24
 80025d2:	881a      	ldrh	r2, [r3, #0]
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80025de:	b29b      	uxth	r3, r3
 80025e0:	3b01      	subs	r3, #1
 80025e2:	b29a      	uxth	r2, r3
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80025ec:	b29b      	uxth	r3, r3
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d113      	bne.n	800261a <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	685a      	ldr	r2, [r3, #4]
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002600:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8002606:	b29b      	uxth	r3, r3
 8002608:	2b00      	cmp	r3, #0
 800260a:	d106      	bne.n	800261a <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	2201      	movs	r2, #1
 8002610:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8002614:	6878      	ldr	r0, [r7, #4]
 8002616:	f7ff ffc9 	bl	80025ac <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800261a:	bf00      	nop
 800261c:	3708      	adds	r7, #8
 800261e:	46bd      	mov	sp, r7
 8002620:	bd80      	pop	{r7, pc}
	...

08002624 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8002624:	b580      	push	{r7, lr}
 8002626:	b082      	sub	sp, #8
 8002628:	af00      	add	r7, sp, #0
 800262a:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002630:	1c99      	adds	r1, r3, #2
 8002632:	687a      	ldr	r2, [r7, #4]
 8002634:	6251      	str	r1, [r2, #36]	@ 0x24
 8002636:	8819      	ldrh	r1, [r3, #0]
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	4a1d      	ldr	r2, [pc, #116]	@ (80026b4 <I2SEx_TxISR_I2SExt+0x90>)
 800263e:	4293      	cmp	r3, r2
 8002640:	d101      	bne.n	8002646 <I2SEx_TxISR_I2SExt+0x22>
 8002642:	4b1d      	ldr	r3, [pc, #116]	@ (80026b8 <I2SEx_TxISR_I2SExt+0x94>)
 8002644:	e001      	b.n	800264a <I2SEx_TxISR_I2SExt+0x26>
 8002646:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800264a:	460a      	mov	r2, r1
 800264c:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002652:	b29b      	uxth	r3, r3
 8002654:	3b01      	subs	r3, #1
 8002656:	b29a      	uxth	r2, r3
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002660:	b29b      	uxth	r3, r3
 8002662:	2b00      	cmp	r3, #0
 8002664:	d121      	bne.n	80026aa <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	4a12      	ldr	r2, [pc, #72]	@ (80026b4 <I2SEx_TxISR_I2SExt+0x90>)
 800266c:	4293      	cmp	r3, r2
 800266e:	d101      	bne.n	8002674 <I2SEx_TxISR_I2SExt+0x50>
 8002670:	4b11      	ldr	r3, [pc, #68]	@ (80026b8 <I2SEx_TxISR_I2SExt+0x94>)
 8002672:	e001      	b.n	8002678 <I2SEx_TxISR_I2SExt+0x54>
 8002674:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002678:	685a      	ldr	r2, [r3, #4]
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	490d      	ldr	r1, [pc, #52]	@ (80026b4 <I2SEx_TxISR_I2SExt+0x90>)
 8002680:	428b      	cmp	r3, r1
 8002682:	d101      	bne.n	8002688 <I2SEx_TxISR_I2SExt+0x64>
 8002684:	4b0c      	ldr	r3, [pc, #48]	@ (80026b8 <I2SEx_TxISR_I2SExt+0x94>)
 8002686:	e001      	b.n	800268c <I2SEx_TxISR_I2SExt+0x68>
 8002688:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800268c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002690:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8002696:	b29b      	uxth	r3, r3
 8002698:	2b00      	cmp	r3, #0
 800269a:	d106      	bne.n	80026aa <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	2201      	movs	r2, #1
 80026a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80026a4:	6878      	ldr	r0, [r7, #4]
 80026a6:	f7ff ff81 	bl	80025ac <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80026aa:	bf00      	nop
 80026ac:	3708      	adds	r7, #8
 80026ae:	46bd      	mov	sp, r7
 80026b0:	bd80      	pop	{r7, pc}
 80026b2:	bf00      	nop
 80026b4:	40003800 	.word	0x40003800
 80026b8:	40003400 	.word	0x40003400

080026bc <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80026bc:	b580      	push	{r7, lr}
 80026be:	b082      	sub	sp, #8
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	68d8      	ldr	r0, [r3, #12]
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026ce:	1c99      	adds	r1, r3, #2
 80026d0:	687a      	ldr	r2, [r7, #4]
 80026d2:	62d1      	str	r1, [r2, #44]	@ 0x2c
 80026d4:	b282      	uxth	r2, r0
 80026d6:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80026dc:	b29b      	uxth	r3, r3
 80026de:	3b01      	subs	r3, #1
 80026e0:	b29a      	uxth	r2, r3
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80026ea:	b29b      	uxth	r3, r3
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d113      	bne.n	8002718 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	685a      	ldr	r2, [r3, #4]
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80026fe:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002704:	b29b      	uxth	r3, r3
 8002706:	2b00      	cmp	r3, #0
 8002708:	d106      	bne.n	8002718 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	2201      	movs	r2, #1
 800270e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8002712:	6878      	ldr	r0, [r7, #4]
 8002714:	f7ff ff4a 	bl	80025ac <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002718:	bf00      	nop
 800271a:	3708      	adds	r7, #8
 800271c:	46bd      	mov	sp, r7
 800271e:	bd80      	pop	{r7, pc}

08002720 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8002720:	b580      	push	{r7, lr}
 8002722:	b082      	sub	sp, #8
 8002724:	af00      	add	r7, sp, #0
 8002726:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	4a20      	ldr	r2, [pc, #128]	@ (80027b0 <I2SEx_RxISR_I2SExt+0x90>)
 800272e:	4293      	cmp	r3, r2
 8002730:	d101      	bne.n	8002736 <I2SEx_RxISR_I2SExt+0x16>
 8002732:	4b20      	ldr	r3, [pc, #128]	@ (80027b4 <I2SEx_RxISR_I2SExt+0x94>)
 8002734:	e001      	b.n	800273a <I2SEx_RxISR_I2SExt+0x1a>
 8002736:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800273a:	68d8      	ldr	r0, [r3, #12]
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002740:	1c99      	adds	r1, r3, #2
 8002742:	687a      	ldr	r2, [r7, #4]
 8002744:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8002746:	b282      	uxth	r2, r0
 8002748:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800274e:	b29b      	uxth	r3, r3
 8002750:	3b01      	subs	r3, #1
 8002752:	b29a      	uxth	r2, r3
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800275c:	b29b      	uxth	r3, r3
 800275e:	2b00      	cmp	r3, #0
 8002760:	d121      	bne.n	80027a6 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	4a12      	ldr	r2, [pc, #72]	@ (80027b0 <I2SEx_RxISR_I2SExt+0x90>)
 8002768:	4293      	cmp	r3, r2
 800276a:	d101      	bne.n	8002770 <I2SEx_RxISR_I2SExt+0x50>
 800276c:	4b11      	ldr	r3, [pc, #68]	@ (80027b4 <I2SEx_RxISR_I2SExt+0x94>)
 800276e:	e001      	b.n	8002774 <I2SEx_RxISR_I2SExt+0x54>
 8002770:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002774:	685a      	ldr	r2, [r3, #4]
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	490d      	ldr	r1, [pc, #52]	@ (80027b0 <I2SEx_RxISR_I2SExt+0x90>)
 800277c:	428b      	cmp	r3, r1
 800277e:	d101      	bne.n	8002784 <I2SEx_RxISR_I2SExt+0x64>
 8002780:	4b0c      	ldr	r3, [pc, #48]	@ (80027b4 <I2SEx_RxISR_I2SExt+0x94>)
 8002782:	e001      	b.n	8002788 <I2SEx_RxISR_I2SExt+0x68>
 8002784:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002788:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800278c:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002792:	b29b      	uxth	r3, r3
 8002794:	2b00      	cmp	r3, #0
 8002796:	d106      	bne.n	80027a6 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	2201      	movs	r2, #1
 800279c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80027a0:	6878      	ldr	r0, [r7, #4]
 80027a2:	f7ff ff03 	bl	80025ac <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80027a6:	bf00      	nop
 80027a8:	3708      	adds	r7, #8
 80027aa:	46bd      	mov	sp, r7
 80027ac:	bd80      	pop	{r7, pc}
 80027ae:	bf00      	nop
 80027b0:	40003800 	.word	0x40003800
 80027b4:	40003400 	.word	0x40003400

080027b8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80027b8:	b580      	push	{r7, lr}
 80027ba:	b086      	sub	sp, #24
 80027bc:	af00      	add	r7, sp, #0
 80027be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d101      	bne.n	80027ca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80027c6:	2301      	movs	r3, #1
 80027c8:	e267      	b.n	8002c9a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	f003 0301 	and.w	r3, r3, #1
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d075      	beq.n	80028c2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80027d6:	4b88      	ldr	r3, [pc, #544]	@ (80029f8 <HAL_RCC_OscConfig+0x240>)
 80027d8:	689b      	ldr	r3, [r3, #8]
 80027da:	f003 030c 	and.w	r3, r3, #12
 80027de:	2b04      	cmp	r3, #4
 80027e0:	d00c      	beq.n	80027fc <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80027e2:	4b85      	ldr	r3, [pc, #532]	@ (80029f8 <HAL_RCC_OscConfig+0x240>)
 80027e4:	689b      	ldr	r3, [r3, #8]
 80027e6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80027ea:	2b08      	cmp	r3, #8
 80027ec:	d112      	bne.n	8002814 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80027ee:	4b82      	ldr	r3, [pc, #520]	@ (80029f8 <HAL_RCC_OscConfig+0x240>)
 80027f0:	685b      	ldr	r3, [r3, #4]
 80027f2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80027f6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80027fa:	d10b      	bne.n	8002814 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80027fc:	4b7e      	ldr	r3, [pc, #504]	@ (80029f8 <HAL_RCC_OscConfig+0x240>)
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002804:	2b00      	cmp	r3, #0
 8002806:	d05b      	beq.n	80028c0 <HAL_RCC_OscConfig+0x108>
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	685b      	ldr	r3, [r3, #4]
 800280c:	2b00      	cmp	r3, #0
 800280e:	d157      	bne.n	80028c0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002810:	2301      	movs	r3, #1
 8002812:	e242      	b.n	8002c9a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	685b      	ldr	r3, [r3, #4]
 8002818:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800281c:	d106      	bne.n	800282c <HAL_RCC_OscConfig+0x74>
 800281e:	4b76      	ldr	r3, [pc, #472]	@ (80029f8 <HAL_RCC_OscConfig+0x240>)
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	4a75      	ldr	r2, [pc, #468]	@ (80029f8 <HAL_RCC_OscConfig+0x240>)
 8002824:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002828:	6013      	str	r3, [r2, #0]
 800282a:	e01d      	b.n	8002868 <HAL_RCC_OscConfig+0xb0>
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	685b      	ldr	r3, [r3, #4]
 8002830:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002834:	d10c      	bne.n	8002850 <HAL_RCC_OscConfig+0x98>
 8002836:	4b70      	ldr	r3, [pc, #448]	@ (80029f8 <HAL_RCC_OscConfig+0x240>)
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	4a6f      	ldr	r2, [pc, #444]	@ (80029f8 <HAL_RCC_OscConfig+0x240>)
 800283c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002840:	6013      	str	r3, [r2, #0]
 8002842:	4b6d      	ldr	r3, [pc, #436]	@ (80029f8 <HAL_RCC_OscConfig+0x240>)
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	4a6c      	ldr	r2, [pc, #432]	@ (80029f8 <HAL_RCC_OscConfig+0x240>)
 8002848:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800284c:	6013      	str	r3, [r2, #0]
 800284e:	e00b      	b.n	8002868 <HAL_RCC_OscConfig+0xb0>
 8002850:	4b69      	ldr	r3, [pc, #420]	@ (80029f8 <HAL_RCC_OscConfig+0x240>)
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	4a68      	ldr	r2, [pc, #416]	@ (80029f8 <HAL_RCC_OscConfig+0x240>)
 8002856:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800285a:	6013      	str	r3, [r2, #0]
 800285c:	4b66      	ldr	r3, [pc, #408]	@ (80029f8 <HAL_RCC_OscConfig+0x240>)
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	4a65      	ldr	r2, [pc, #404]	@ (80029f8 <HAL_RCC_OscConfig+0x240>)
 8002862:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002866:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	685b      	ldr	r3, [r3, #4]
 800286c:	2b00      	cmp	r3, #0
 800286e:	d013      	beq.n	8002898 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002870:	f7fe fd34 	bl	80012dc <HAL_GetTick>
 8002874:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002876:	e008      	b.n	800288a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002878:	f7fe fd30 	bl	80012dc <HAL_GetTick>
 800287c:	4602      	mov	r2, r0
 800287e:	693b      	ldr	r3, [r7, #16]
 8002880:	1ad3      	subs	r3, r2, r3
 8002882:	2b64      	cmp	r3, #100	@ 0x64
 8002884:	d901      	bls.n	800288a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002886:	2303      	movs	r3, #3
 8002888:	e207      	b.n	8002c9a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800288a:	4b5b      	ldr	r3, [pc, #364]	@ (80029f8 <HAL_RCC_OscConfig+0x240>)
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002892:	2b00      	cmp	r3, #0
 8002894:	d0f0      	beq.n	8002878 <HAL_RCC_OscConfig+0xc0>
 8002896:	e014      	b.n	80028c2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002898:	f7fe fd20 	bl	80012dc <HAL_GetTick>
 800289c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800289e:	e008      	b.n	80028b2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80028a0:	f7fe fd1c 	bl	80012dc <HAL_GetTick>
 80028a4:	4602      	mov	r2, r0
 80028a6:	693b      	ldr	r3, [r7, #16]
 80028a8:	1ad3      	subs	r3, r2, r3
 80028aa:	2b64      	cmp	r3, #100	@ 0x64
 80028ac:	d901      	bls.n	80028b2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80028ae:	2303      	movs	r3, #3
 80028b0:	e1f3      	b.n	8002c9a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80028b2:	4b51      	ldr	r3, [pc, #324]	@ (80029f8 <HAL_RCC_OscConfig+0x240>)
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d1f0      	bne.n	80028a0 <HAL_RCC_OscConfig+0xe8>
 80028be:	e000      	b.n	80028c2 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80028c0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	f003 0302 	and.w	r3, r3, #2
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d063      	beq.n	8002996 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80028ce:	4b4a      	ldr	r3, [pc, #296]	@ (80029f8 <HAL_RCC_OscConfig+0x240>)
 80028d0:	689b      	ldr	r3, [r3, #8]
 80028d2:	f003 030c 	and.w	r3, r3, #12
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d00b      	beq.n	80028f2 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80028da:	4b47      	ldr	r3, [pc, #284]	@ (80029f8 <HAL_RCC_OscConfig+0x240>)
 80028dc:	689b      	ldr	r3, [r3, #8]
 80028de:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80028e2:	2b08      	cmp	r3, #8
 80028e4:	d11c      	bne.n	8002920 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80028e6:	4b44      	ldr	r3, [pc, #272]	@ (80029f8 <HAL_RCC_OscConfig+0x240>)
 80028e8:	685b      	ldr	r3, [r3, #4]
 80028ea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d116      	bne.n	8002920 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80028f2:	4b41      	ldr	r3, [pc, #260]	@ (80029f8 <HAL_RCC_OscConfig+0x240>)
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	f003 0302 	and.w	r3, r3, #2
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d005      	beq.n	800290a <HAL_RCC_OscConfig+0x152>
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	68db      	ldr	r3, [r3, #12]
 8002902:	2b01      	cmp	r3, #1
 8002904:	d001      	beq.n	800290a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002906:	2301      	movs	r3, #1
 8002908:	e1c7      	b.n	8002c9a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800290a:	4b3b      	ldr	r3, [pc, #236]	@ (80029f8 <HAL_RCC_OscConfig+0x240>)
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	691b      	ldr	r3, [r3, #16]
 8002916:	00db      	lsls	r3, r3, #3
 8002918:	4937      	ldr	r1, [pc, #220]	@ (80029f8 <HAL_RCC_OscConfig+0x240>)
 800291a:	4313      	orrs	r3, r2
 800291c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800291e:	e03a      	b.n	8002996 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	68db      	ldr	r3, [r3, #12]
 8002924:	2b00      	cmp	r3, #0
 8002926:	d020      	beq.n	800296a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002928:	4b34      	ldr	r3, [pc, #208]	@ (80029fc <HAL_RCC_OscConfig+0x244>)
 800292a:	2201      	movs	r2, #1
 800292c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800292e:	f7fe fcd5 	bl	80012dc <HAL_GetTick>
 8002932:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002934:	e008      	b.n	8002948 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002936:	f7fe fcd1 	bl	80012dc <HAL_GetTick>
 800293a:	4602      	mov	r2, r0
 800293c:	693b      	ldr	r3, [r7, #16]
 800293e:	1ad3      	subs	r3, r2, r3
 8002940:	2b02      	cmp	r3, #2
 8002942:	d901      	bls.n	8002948 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002944:	2303      	movs	r3, #3
 8002946:	e1a8      	b.n	8002c9a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002948:	4b2b      	ldr	r3, [pc, #172]	@ (80029f8 <HAL_RCC_OscConfig+0x240>)
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	f003 0302 	and.w	r3, r3, #2
 8002950:	2b00      	cmp	r3, #0
 8002952:	d0f0      	beq.n	8002936 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002954:	4b28      	ldr	r3, [pc, #160]	@ (80029f8 <HAL_RCC_OscConfig+0x240>)
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	691b      	ldr	r3, [r3, #16]
 8002960:	00db      	lsls	r3, r3, #3
 8002962:	4925      	ldr	r1, [pc, #148]	@ (80029f8 <HAL_RCC_OscConfig+0x240>)
 8002964:	4313      	orrs	r3, r2
 8002966:	600b      	str	r3, [r1, #0]
 8002968:	e015      	b.n	8002996 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800296a:	4b24      	ldr	r3, [pc, #144]	@ (80029fc <HAL_RCC_OscConfig+0x244>)
 800296c:	2200      	movs	r2, #0
 800296e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002970:	f7fe fcb4 	bl	80012dc <HAL_GetTick>
 8002974:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002976:	e008      	b.n	800298a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002978:	f7fe fcb0 	bl	80012dc <HAL_GetTick>
 800297c:	4602      	mov	r2, r0
 800297e:	693b      	ldr	r3, [r7, #16]
 8002980:	1ad3      	subs	r3, r2, r3
 8002982:	2b02      	cmp	r3, #2
 8002984:	d901      	bls.n	800298a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002986:	2303      	movs	r3, #3
 8002988:	e187      	b.n	8002c9a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800298a:	4b1b      	ldr	r3, [pc, #108]	@ (80029f8 <HAL_RCC_OscConfig+0x240>)
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	f003 0302 	and.w	r3, r3, #2
 8002992:	2b00      	cmp	r3, #0
 8002994:	d1f0      	bne.n	8002978 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	f003 0308 	and.w	r3, r3, #8
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d036      	beq.n	8002a10 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	695b      	ldr	r3, [r3, #20]
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d016      	beq.n	80029d8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80029aa:	4b15      	ldr	r3, [pc, #84]	@ (8002a00 <HAL_RCC_OscConfig+0x248>)
 80029ac:	2201      	movs	r2, #1
 80029ae:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029b0:	f7fe fc94 	bl	80012dc <HAL_GetTick>
 80029b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80029b6:	e008      	b.n	80029ca <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80029b8:	f7fe fc90 	bl	80012dc <HAL_GetTick>
 80029bc:	4602      	mov	r2, r0
 80029be:	693b      	ldr	r3, [r7, #16]
 80029c0:	1ad3      	subs	r3, r2, r3
 80029c2:	2b02      	cmp	r3, #2
 80029c4:	d901      	bls.n	80029ca <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80029c6:	2303      	movs	r3, #3
 80029c8:	e167      	b.n	8002c9a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80029ca:	4b0b      	ldr	r3, [pc, #44]	@ (80029f8 <HAL_RCC_OscConfig+0x240>)
 80029cc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80029ce:	f003 0302 	and.w	r3, r3, #2
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d0f0      	beq.n	80029b8 <HAL_RCC_OscConfig+0x200>
 80029d6:	e01b      	b.n	8002a10 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80029d8:	4b09      	ldr	r3, [pc, #36]	@ (8002a00 <HAL_RCC_OscConfig+0x248>)
 80029da:	2200      	movs	r2, #0
 80029dc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80029de:	f7fe fc7d 	bl	80012dc <HAL_GetTick>
 80029e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80029e4:	e00e      	b.n	8002a04 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80029e6:	f7fe fc79 	bl	80012dc <HAL_GetTick>
 80029ea:	4602      	mov	r2, r0
 80029ec:	693b      	ldr	r3, [r7, #16]
 80029ee:	1ad3      	subs	r3, r2, r3
 80029f0:	2b02      	cmp	r3, #2
 80029f2:	d907      	bls.n	8002a04 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80029f4:	2303      	movs	r3, #3
 80029f6:	e150      	b.n	8002c9a <HAL_RCC_OscConfig+0x4e2>
 80029f8:	40023800 	.word	0x40023800
 80029fc:	42470000 	.word	0x42470000
 8002a00:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a04:	4b88      	ldr	r3, [pc, #544]	@ (8002c28 <HAL_RCC_OscConfig+0x470>)
 8002a06:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002a08:	f003 0302 	and.w	r3, r3, #2
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d1ea      	bne.n	80029e6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	f003 0304 	and.w	r3, r3, #4
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	f000 8097 	beq.w	8002b4c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002a1e:	2300      	movs	r3, #0
 8002a20:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002a22:	4b81      	ldr	r3, [pc, #516]	@ (8002c28 <HAL_RCC_OscConfig+0x470>)
 8002a24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a26:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d10f      	bne.n	8002a4e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a2e:	2300      	movs	r3, #0
 8002a30:	60bb      	str	r3, [r7, #8]
 8002a32:	4b7d      	ldr	r3, [pc, #500]	@ (8002c28 <HAL_RCC_OscConfig+0x470>)
 8002a34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a36:	4a7c      	ldr	r2, [pc, #496]	@ (8002c28 <HAL_RCC_OscConfig+0x470>)
 8002a38:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002a3c:	6413      	str	r3, [r2, #64]	@ 0x40
 8002a3e:	4b7a      	ldr	r3, [pc, #488]	@ (8002c28 <HAL_RCC_OscConfig+0x470>)
 8002a40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a42:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a46:	60bb      	str	r3, [r7, #8]
 8002a48:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002a4a:	2301      	movs	r3, #1
 8002a4c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a4e:	4b77      	ldr	r3, [pc, #476]	@ (8002c2c <HAL_RCC_OscConfig+0x474>)
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d118      	bne.n	8002a8c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002a5a:	4b74      	ldr	r3, [pc, #464]	@ (8002c2c <HAL_RCC_OscConfig+0x474>)
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	4a73      	ldr	r2, [pc, #460]	@ (8002c2c <HAL_RCC_OscConfig+0x474>)
 8002a60:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002a64:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002a66:	f7fe fc39 	bl	80012dc <HAL_GetTick>
 8002a6a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a6c:	e008      	b.n	8002a80 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a6e:	f7fe fc35 	bl	80012dc <HAL_GetTick>
 8002a72:	4602      	mov	r2, r0
 8002a74:	693b      	ldr	r3, [r7, #16]
 8002a76:	1ad3      	subs	r3, r2, r3
 8002a78:	2b02      	cmp	r3, #2
 8002a7a:	d901      	bls.n	8002a80 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002a7c:	2303      	movs	r3, #3
 8002a7e:	e10c      	b.n	8002c9a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a80:	4b6a      	ldr	r3, [pc, #424]	@ (8002c2c <HAL_RCC_OscConfig+0x474>)
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d0f0      	beq.n	8002a6e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	689b      	ldr	r3, [r3, #8]
 8002a90:	2b01      	cmp	r3, #1
 8002a92:	d106      	bne.n	8002aa2 <HAL_RCC_OscConfig+0x2ea>
 8002a94:	4b64      	ldr	r3, [pc, #400]	@ (8002c28 <HAL_RCC_OscConfig+0x470>)
 8002a96:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a98:	4a63      	ldr	r2, [pc, #396]	@ (8002c28 <HAL_RCC_OscConfig+0x470>)
 8002a9a:	f043 0301 	orr.w	r3, r3, #1
 8002a9e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002aa0:	e01c      	b.n	8002adc <HAL_RCC_OscConfig+0x324>
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	689b      	ldr	r3, [r3, #8]
 8002aa6:	2b05      	cmp	r3, #5
 8002aa8:	d10c      	bne.n	8002ac4 <HAL_RCC_OscConfig+0x30c>
 8002aaa:	4b5f      	ldr	r3, [pc, #380]	@ (8002c28 <HAL_RCC_OscConfig+0x470>)
 8002aac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002aae:	4a5e      	ldr	r2, [pc, #376]	@ (8002c28 <HAL_RCC_OscConfig+0x470>)
 8002ab0:	f043 0304 	orr.w	r3, r3, #4
 8002ab4:	6713      	str	r3, [r2, #112]	@ 0x70
 8002ab6:	4b5c      	ldr	r3, [pc, #368]	@ (8002c28 <HAL_RCC_OscConfig+0x470>)
 8002ab8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002aba:	4a5b      	ldr	r2, [pc, #364]	@ (8002c28 <HAL_RCC_OscConfig+0x470>)
 8002abc:	f043 0301 	orr.w	r3, r3, #1
 8002ac0:	6713      	str	r3, [r2, #112]	@ 0x70
 8002ac2:	e00b      	b.n	8002adc <HAL_RCC_OscConfig+0x324>
 8002ac4:	4b58      	ldr	r3, [pc, #352]	@ (8002c28 <HAL_RCC_OscConfig+0x470>)
 8002ac6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ac8:	4a57      	ldr	r2, [pc, #348]	@ (8002c28 <HAL_RCC_OscConfig+0x470>)
 8002aca:	f023 0301 	bic.w	r3, r3, #1
 8002ace:	6713      	str	r3, [r2, #112]	@ 0x70
 8002ad0:	4b55      	ldr	r3, [pc, #340]	@ (8002c28 <HAL_RCC_OscConfig+0x470>)
 8002ad2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ad4:	4a54      	ldr	r2, [pc, #336]	@ (8002c28 <HAL_RCC_OscConfig+0x470>)
 8002ad6:	f023 0304 	bic.w	r3, r3, #4
 8002ada:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	689b      	ldr	r3, [r3, #8]
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d015      	beq.n	8002b10 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ae4:	f7fe fbfa 	bl	80012dc <HAL_GetTick>
 8002ae8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002aea:	e00a      	b.n	8002b02 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002aec:	f7fe fbf6 	bl	80012dc <HAL_GetTick>
 8002af0:	4602      	mov	r2, r0
 8002af2:	693b      	ldr	r3, [r7, #16]
 8002af4:	1ad3      	subs	r3, r2, r3
 8002af6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002afa:	4293      	cmp	r3, r2
 8002afc:	d901      	bls.n	8002b02 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002afe:	2303      	movs	r3, #3
 8002b00:	e0cb      	b.n	8002c9a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b02:	4b49      	ldr	r3, [pc, #292]	@ (8002c28 <HAL_RCC_OscConfig+0x470>)
 8002b04:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b06:	f003 0302 	and.w	r3, r3, #2
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d0ee      	beq.n	8002aec <HAL_RCC_OscConfig+0x334>
 8002b0e:	e014      	b.n	8002b3a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b10:	f7fe fbe4 	bl	80012dc <HAL_GetTick>
 8002b14:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b16:	e00a      	b.n	8002b2e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b18:	f7fe fbe0 	bl	80012dc <HAL_GetTick>
 8002b1c:	4602      	mov	r2, r0
 8002b1e:	693b      	ldr	r3, [r7, #16]
 8002b20:	1ad3      	subs	r3, r2, r3
 8002b22:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b26:	4293      	cmp	r3, r2
 8002b28:	d901      	bls.n	8002b2e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002b2a:	2303      	movs	r3, #3
 8002b2c:	e0b5      	b.n	8002c9a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b2e:	4b3e      	ldr	r3, [pc, #248]	@ (8002c28 <HAL_RCC_OscConfig+0x470>)
 8002b30:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b32:	f003 0302 	and.w	r3, r3, #2
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d1ee      	bne.n	8002b18 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002b3a:	7dfb      	ldrb	r3, [r7, #23]
 8002b3c:	2b01      	cmp	r3, #1
 8002b3e:	d105      	bne.n	8002b4c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b40:	4b39      	ldr	r3, [pc, #228]	@ (8002c28 <HAL_RCC_OscConfig+0x470>)
 8002b42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b44:	4a38      	ldr	r2, [pc, #224]	@ (8002c28 <HAL_RCC_OscConfig+0x470>)
 8002b46:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002b4a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	699b      	ldr	r3, [r3, #24]
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	f000 80a1 	beq.w	8002c98 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002b56:	4b34      	ldr	r3, [pc, #208]	@ (8002c28 <HAL_RCC_OscConfig+0x470>)
 8002b58:	689b      	ldr	r3, [r3, #8]
 8002b5a:	f003 030c 	and.w	r3, r3, #12
 8002b5e:	2b08      	cmp	r3, #8
 8002b60:	d05c      	beq.n	8002c1c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	699b      	ldr	r3, [r3, #24]
 8002b66:	2b02      	cmp	r3, #2
 8002b68:	d141      	bne.n	8002bee <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b6a:	4b31      	ldr	r3, [pc, #196]	@ (8002c30 <HAL_RCC_OscConfig+0x478>)
 8002b6c:	2200      	movs	r2, #0
 8002b6e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b70:	f7fe fbb4 	bl	80012dc <HAL_GetTick>
 8002b74:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b76:	e008      	b.n	8002b8a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b78:	f7fe fbb0 	bl	80012dc <HAL_GetTick>
 8002b7c:	4602      	mov	r2, r0
 8002b7e:	693b      	ldr	r3, [r7, #16]
 8002b80:	1ad3      	subs	r3, r2, r3
 8002b82:	2b02      	cmp	r3, #2
 8002b84:	d901      	bls.n	8002b8a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002b86:	2303      	movs	r3, #3
 8002b88:	e087      	b.n	8002c9a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b8a:	4b27      	ldr	r3, [pc, #156]	@ (8002c28 <HAL_RCC_OscConfig+0x470>)
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d1f0      	bne.n	8002b78 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	69da      	ldr	r2, [r3, #28]
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	6a1b      	ldr	r3, [r3, #32]
 8002b9e:	431a      	orrs	r2, r3
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ba4:	019b      	lsls	r3, r3, #6
 8002ba6:	431a      	orrs	r2, r3
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bac:	085b      	lsrs	r3, r3, #1
 8002bae:	3b01      	subs	r3, #1
 8002bb0:	041b      	lsls	r3, r3, #16
 8002bb2:	431a      	orrs	r2, r3
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bb8:	061b      	lsls	r3, r3, #24
 8002bba:	491b      	ldr	r1, [pc, #108]	@ (8002c28 <HAL_RCC_OscConfig+0x470>)
 8002bbc:	4313      	orrs	r3, r2
 8002bbe:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002bc0:	4b1b      	ldr	r3, [pc, #108]	@ (8002c30 <HAL_RCC_OscConfig+0x478>)
 8002bc2:	2201      	movs	r2, #1
 8002bc4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bc6:	f7fe fb89 	bl	80012dc <HAL_GetTick>
 8002bca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002bcc:	e008      	b.n	8002be0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002bce:	f7fe fb85 	bl	80012dc <HAL_GetTick>
 8002bd2:	4602      	mov	r2, r0
 8002bd4:	693b      	ldr	r3, [r7, #16]
 8002bd6:	1ad3      	subs	r3, r2, r3
 8002bd8:	2b02      	cmp	r3, #2
 8002bda:	d901      	bls.n	8002be0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002bdc:	2303      	movs	r3, #3
 8002bde:	e05c      	b.n	8002c9a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002be0:	4b11      	ldr	r3, [pc, #68]	@ (8002c28 <HAL_RCC_OscConfig+0x470>)
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d0f0      	beq.n	8002bce <HAL_RCC_OscConfig+0x416>
 8002bec:	e054      	b.n	8002c98 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002bee:	4b10      	ldr	r3, [pc, #64]	@ (8002c30 <HAL_RCC_OscConfig+0x478>)
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bf4:	f7fe fb72 	bl	80012dc <HAL_GetTick>
 8002bf8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002bfa:	e008      	b.n	8002c0e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002bfc:	f7fe fb6e 	bl	80012dc <HAL_GetTick>
 8002c00:	4602      	mov	r2, r0
 8002c02:	693b      	ldr	r3, [r7, #16]
 8002c04:	1ad3      	subs	r3, r2, r3
 8002c06:	2b02      	cmp	r3, #2
 8002c08:	d901      	bls.n	8002c0e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002c0a:	2303      	movs	r3, #3
 8002c0c:	e045      	b.n	8002c9a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c0e:	4b06      	ldr	r3, [pc, #24]	@ (8002c28 <HAL_RCC_OscConfig+0x470>)
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d1f0      	bne.n	8002bfc <HAL_RCC_OscConfig+0x444>
 8002c1a:	e03d      	b.n	8002c98 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	699b      	ldr	r3, [r3, #24]
 8002c20:	2b01      	cmp	r3, #1
 8002c22:	d107      	bne.n	8002c34 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002c24:	2301      	movs	r3, #1
 8002c26:	e038      	b.n	8002c9a <HAL_RCC_OscConfig+0x4e2>
 8002c28:	40023800 	.word	0x40023800
 8002c2c:	40007000 	.word	0x40007000
 8002c30:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002c34:	4b1b      	ldr	r3, [pc, #108]	@ (8002ca4 <HAL_RCC_OscConfig+0x4ec>)
 8002c36:	685b      	ldr	r3, [r3, #4]
 8002c38:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	699b      	ldr	r3, [r3, #24]
 8002c3e:	2b01      	cmp	r3, #1
 8002c40:	d028      	beq.n	8002c94 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002c4c:	429a      	cmp	r2, r3
 8002c4e:	d121      	bne.n	8002c94 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c5a:	429a      	cmp	r2, r3
 8002c5c:	d11a      	bne.n	8002c94 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002c5e:	68fa      	ldr	r2, [r7, #12]
 8002c60:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002c64:	4013      	ands	r3, r2
 8002c66:	687a      	ldr	r2, [r7, #4]
 8002c68:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002c6a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002c6c:	4293      	cmp	r3, r2
 8002c6e:	d111      	bne.n	8002c94 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c7a:	085b      	lsrs	r3, r3, #1
 8002c7c:	3b01      	subs	r3, #1
 8002c7e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002c80:	429a      	cmp	r2, r3
 8002c82:	d107      	bne.n	8002c94 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c8e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002c90:	429a      	cmp	r2, r3
 8002c92:	d001      	beq.n	8002c98 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002c94:	2301      	movs	r3, #1
 8002c96:	e000      	b.n	8002c9a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002c98:	2300      	movs	r3, #0
}
 8002c9a:	4618      	mov	r0, r3
 8002c9c:	3718      	adds	r7, #24
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	bd80      	pop	{r7, pc}
 8002ca2:	bf00      	nop
 8002ca4:	40023800 	.word	0x40023800

08002ca8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002ca8:	b580      	push	{r7, lr}
 8002caa:	b084      	sub	sp, #16
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	6078      	str	r0, [r7, #4]
 8002cb0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d101      	bne.n	8002cbc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002cb8:	2301      	movs	r3, #1
 8002cba:	e0cc      	b.n	8002e56 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002cbc:	4b68      	ldr	r3, [pc, #416]	@ (8002e60 <HAL_RCC_ClockConfig+0x1b8>)
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	f003 0307 	and.w	r3, r3, #7
 8002cc4:	683a      	ldr	r2, [r7, #0]
 8002cc6:	429a      	cmp	r2, r3
 8002cc8:	d90c      	bls.n	8002ce4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002cca:	4b65      	ldr	r3, [pc, #404]	@ (8002e60 <HAL_RCC_ClockConfig+0x1b8>)
 8002ccc:	683a      	ldr	r2, [r7, #0]
 8002cce:	b2d2      	uxtb	r2, r2
 8002cd0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002cd2:	4b63      	ldr	r3, [pc, #396]	@ (8002e60 <HAL_RCC_ClockConfig+0x1b8>)
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	f003 0307 	and.w	r3, r3, #7
 8002cda:	683a      	ldr	r2, [r7, #0]
 8002cdc:	429a      	cmp	r2, r3
 8002cde:	d001      	beq.n	8002ce4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002ce0:	2301      	movs	r3, #1
 8002ce2:	e0b8      	b.n	8002e56 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	f003 0302 	and.w	r3, r3, #2
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d020      	beq.n	8002d32 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	f003 0304 	and.w	r3, r3, #4
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d005      	beq.n	8002d08 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002cfc:	4b59      	ldr	r3, [pc, #356]	@ (8002e64 <HAL_RCC_ClockConfig+0x1bc>)
 8002cfe:	689b      	ldr	r3, [r3, #8]
 8002d00:	4a58      	ldr	r2, [pc, #352]	@ (8002e64 <HAL_RCC_ClockConfig+0x1bc>)
 8002d02:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002d06:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	f003 0308 	and.w	r3, r3, #8
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d005      	beq.n	8002d20 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002d14:	4b53      	ldr	r3, [pc, #332]	@ (8002e64 <HAL_RCC_ClockConfig+0x1bc>)
 8002d16:	689b      	ldr	r3, [r3, #8]
 8002d18:	4a52      	ldr	r2, [pc, #328]	@ (8002e64 <HAL_RCC_ClockConfig+0x1bc>)
 8002d1a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002d1e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002d20:	4b50      	ldr	r3, [pc, #320]	@ (8002e64 <HAL_RCC_ClockConfig+0x1bc>)
 8002d22:	689b      	ldr	r3, [r3, #8]
 8002d24:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	689b      	ldr	r3, [r3, #8]
 8002d2c:	494d      	ldr	r1, [pc, #308]	@ (8002e64 <HAL_RCC_ClockConfig+0x1bc>)
 8002d2e:	4313      	orrs	r3, r2
 8002d30:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	f003 0301 	and.w	r3, r3, #1
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d044      	beq.n	8002dc8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	685b      	ldr	r3, [r3, #4]
 8002d42:	2b01      	cmp	r3, #1
 8002d44:	d107      	bne.n	8002d56 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d46:	4b47      	ldr	r3, [pc, #284]	@ (8002e64 <HAL_RCC_ClockConfig+0x1bc>)
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d119      	bne.n	8002d86 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d52:	2301      	movs	r3, #1
 8002d54:	e07f      	b.n	8002e56 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	685b      	ldr	r3, [r3, #4]
 8002d5a:	2b02      	cmp	r3, #2
 8002d5c:	d003      	beq.n	8002d66 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002d62:	2b03      	cmp	r3, #3
 8002d64:	d107      	bne.n	8002d76 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d66:	4b3f      	ldr	r3, [pc, #252]	@ (8002e64 <HAL_RCC_ClockConfig+0x1bc>)
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d109      	bne.n	8002d86 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d72:	2301      	movs	r3, #1
 8002d74:	e06f      	b.n	8002e56 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d76:	4b3b      	ldr	r3, [pc, #236]	@ (8002e64 <HAL_RCC_ClockConfig+0x1bc>)
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	f003 0302 	and.w	r3, r3, #2
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d101      	bne.n	8002d86 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d82:	2301      	movs	r3, #1
 8002d84:	e067      	b.n	8002e56 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002d86:	4b37      	ldr	r3, [pc, #220]	@ (8002e64 <HAL_RCC_ClockConfig+0x1bc>)
 8002d88:	689b      	ldr	r3, [r3, #8]
 8002d8a:	f023 0203 	bic.w	r2, r3, #3
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	685b      	ldr	r3, [r3, #4]
 8002d92:	4934      	ldr	r1, [pc, #208]	@ (8002e64 <HAL_RCC_ClockConfig+0x1bc>)
 8002d94:	4313      	orrs	r3, r2
 8002d96:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002d98:	f7fe faa0 	bl	80012dc <HAL_GetTick>
 8002d9c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d9e:	e00a      	b.n	8002db6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002da0:	f7fe fa9c 	bl	80012dc <HAL_GetTick>
 8002da4:	4602      	mov	r2, r0
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	1ad3      	subs	r3, r2, r3
 8002daa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002dae:	4293      	cmp	r3, r2
 8002db0:	d901      	bls.n	8002db6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002db2:	2303      	movs	r3, #3
 8002db4:	e04f      	b.n	8002e56 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002db6:	4b2b      	ldr	r3, [pc, #172]	@ (8002e64 <HAL_RCC_ClockConfig+0x1bc>)
 8002db8:	689b      	ldr	r3, [r3, #8]
 8002dba:	f003 020c 	and.w	r2, r3, #12
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	685b      	ldr	r3, [r3, #4]
 8002dc2:	009b      	lsls	r3, r3, #2
 8002dc4:	429a      	cmp	r2, r3
 8002dc6:	d1eb      	bne.n	8002da0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002dc8:	4b25      	ldr	r3, [pc, #148]	@ (8002e60 <HAL_RCC_ClockConfig+0x1b8>)
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	f003 0307 	and.w	r3, r3, #7
 8002dd0:	683a      	ldr	r2, [r7, #0]
 8002dd2:	429a      	cmp	r2, r3
 8002dd4:	d20c      	bcs.n	8002df0 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002dd6:	4b22      	ldr	r3, [pc, #136]	@ (8002e60 <HAL_RCC_ClockConfig+0x1b8>)
 8002dd8:	683a      	ldr	r2, [r7, #0]
 8002dda:	b2d2      	uxtb	r2, r2
 8002ddc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002dde:	4b20      	ldr	r3, [pc, #128]	@ (8002e60 <HAL_RCC_ClockConfig+0x1b8>)
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	f003 0307 	and.w	r3, r3, #7
 8002de6:	683a      	ldr	r2, [r7, #0]
 8002de8:	429a      	cmp	r2, r3
 8002dea:	d001      	beq.n	8002df0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002dec:	2301      	movs	r3, #1
 8002dee:	e032      	b.n	8002e56 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	f003 0304 	and.w	r3, r3, #4
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d008      	beq.n	8002e0e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002dfc:	4b19      	ldr	r3, [pc, #100]	@ (8002e64 <HAL_RCC_ClockConfig+0x1bc>)
 8002dfe:	689b      	ldr	r3, [r3, #8]
 8002e00:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	68db      	ldr	r3, [r3, #12]
 8002e08:	4916      	ldr	r1, [pc, #88]	@ (8002e64 <HAL_RCC_ClockConfig+0x1bc>)
 8002e0a:	4313      	orrs	r3, r2
 8002e0c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	f003 0308 	and.w	r3, r3, #8
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d009      	beq.n	8002e2e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002e1a:	4b12      	ldr	r3, [pc, #72]	@ (8002e64 <HAL_RCC_ClockConfig+0x1bc>)
 8002e1c:	689b      	ldr	r3, [r3, #8]
 8002e1e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	691b      	ldr	r3, [r3, #16]
 8002e26:	00db      	lsls	r3, r3, #3
 8002e28:	490e      	ldr	r1, [pc, #56]	@ (8002e64 <HAL_RCC_ClockConfig+0x1bc>)
 8002e2a:	4313      	orrs	r3, r2
 8002e2c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002e2e:	f000 f821 	bl	8002e74 <HAL_RCC_GetSysClockFreq>
 8002e32:	4602      	mov	r2, r0
 8002e34:	4b0b      	ldr	r3, [pc, #44]	@ (8002e64 <HAL_RCC_ClockConfig+0x1bc>)
 8002e36:	689b      	ldr	r3, [r3, #8]
 8002e38:	091b      	lsrs	r3, r3, #4
 8002e3a:	f003 030f 	and.w	r3, r3, #15
 8002e3e:	490a      	ldr	r1, [pc, #40]	@ (8002e68 <HAL_RCC_ClockConfig+0x1c0>)
 8002e40:	5ccb      	ldrb	r3, [r1, r3]
 8002e42:	fa22 f303 	lsr.w	r3, r2, r3
 8002e46:	4a09      	ldr	r2, [pc, #36]	@ (8002e6c <HAL_RCC_ClockConfig+0x1c4>)
 8002e48:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002e4a:	4b09      	ldr	r3, [pc, #36]	@ (8002e70 <HAL_RCC_ClockConfig+0x1c8>)
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	4618      	mov	r0, r3
 8002e50:	f7fe f926 	bl	80010a0 <HAL_InitTick>

  return HAL_OK;
 8002e54:	2300      	movs	r3, #0
}
 8002e56:	4618      	mov	r0, r3
 8002e58:	3710      	adds	r7, #16
 8002e5a:	46bd      	mov	sp, r7
 8002e5c:	bd80      	pop	{r7, pc}
 8002e5e:	bf00      	nop
 8002e60:	40023c00 	.word	0x40023c00
 8002e64:	40023800 	.word	0x40023800
 8002e68:	080257c0 	.word	0x080257c0
 8002e6c:	20000000 	.word	0x20000000
 8002e70:	20000004 	.word	0x20000004

08002e74 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002e74:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002e78:	b094      	sub	sp, #80	@ 0x50
 8002e7a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002e7c:	2300      	movs	r3, #0
 8002e7e:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8002e80:	2300      	movs	r3, #0
 8002e82:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8002e84:	2300      	movs	r3, #0
 8002e86:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8002e88:	2300      	movs	r3, #0
 8002e8a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002e8c:	4b79      	ldr	r3, [pc, #484]	@ (8003074 <HAL_RCC_GetSysClockFreq+0x200>)
 8002e8e:	689b      	ldr	r3, [r3, #8]
 8002e90:	f003 030c 	and.w	r3, r3, #12
 8002e94:	2b08      	cmp	r3, #8
 8002e96:	d00d      	beq.n	8002eb4 <HAL_RCC_GetSysClockFreq+0x40>
 8002e98:	2b08      	cmp	r3, #8
 8002e9a:	f200 80e1 	bhi.w	8003060 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d002      	beq.n	8002ea8 <HAL_RCC_GetSysClockFreq+0x34>
 8002ea2:	2b04      	cmp	r3, #4
 8002ea4:	d003      	beq.n	8002eae <HAL_RCC_GetSysClockFreq+0x3a>
 8002ea6:	e0db      	b.n	8003060 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002ea8:	4b73      	ldr	r3, [pc, #460]	@ (8003078 <HAL_RCC_GetSysClockFreq+0x204>)
 8002eaa:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002eac:	e0db      	b.n	8003066 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002eae:	4b73      	ldr	r3, [pc, #460]	@ (800307c <HAL_RCC_GetSysClockFreq+0x208>)
 8002eb0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002eb2:	e0d8      	b.n	8003066 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002eb4:	4b6f      	ldr	r3, [pc, #444]	@ (8003074 <HAL_RCC_GetSysClockFreq+0x200>)
 8002eb6:	685b      	ldr	r3, [r3, #4]
 8002eb8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002ebc:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002ebe:	4b6d      	ldr	r3, [pc, #436]	@ (8003074 <HAL_RCC_GetSysClockFreq+0x200>)
 8002ec0:	685b      	ldr	r3, [r3, #4]
 8002ec2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d063      	beq.n	8002f92 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002eca:	4b6a      	ldr	r3, [pc, #424]	@ (8003074 <HAL_RCC_GetSysClockFreq+0x200>)
 8002ecc:	685b      	ldr	r3, [r3, #4]
 8002ece:	099b      	lsrs	r3, r3, #6
 8002ed0:	2200      	movs	r2, #0
 8002ed2:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002ed4:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002ed6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002ed8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002edc:	633b      	str	r3, [r7, #48]	@ 0x30
 8002ede:	2300      	movs	r3, #0
 8002ee0:	637b      	str	r3, [r7, #52]	@ 0x34
 8002ee2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002ee6:	4622      	mov	r2, r4
 8002ee8:	462b      	mov	r3, r5
 8002eea:	f04f 0000 	mov.w	r0, #0
 8002eee:	f04f 0100 	mov.w	r1, #0
 8002ef2:	0159      	lsls	r1, r3, #5
 8002ef4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002ef8:	0150      	lsls	r0, r2, #5
 8002efa:	4602      	mov	r2, r0
 8002efc:	460b      	mov	r3, r1
 8002efe:	4621      	mov	r1, r4
 8002f00:	1a51      	subs	r1, r2, r1
 8002f02:	6139      	str	r1, [r7, #16]
 8002f04:	4629      	mov	r1, r5
 8002f06:	eb63 0301 	sbc.w	r3, r3, r1
 8002f0a:	617b      	str	r3, [r7, #20]
 8002f0c:	f04f 0200 	mov.w	r2, #0
 8002f10:	f04f 0300 	mov.w	r3, #0
 8002f14:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002f18:	4659      	mov	r1, fp
 8002f1a:	018b      	lsls	r3, r1, #6
 8002f1c:	4651      	mov	r1, sl
 8002f1e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002f22:	4651      	mov	r1, sl
 8002f24:	018a      	lsls	r2, r1, #6
 8002f26:	4651      	mov	r1, sl
 8002f28:	ebb2 0801 	subs.w	r8, r2, r1
 8002f2c:	4659      	mov	r1, fp
 8002f2e:	eb63 0901 	sbc.w	r9, r3, r1
 8002f32:	f04f 0200 	mov.w	r2, #0
 8002f36:	f04f 0300 	mov.w	r3, #0
 8002f3a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002f3e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002f42:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002f46:	4690      	mov	r8, r2
 8002f48:	4699      	mov	r9, r3
 8002f4a:	4623      	mov	r3, r4
 8002f4c:	eb18 0303 	adds.w	r3, r8, r3
 8002f50:	60bb      	str	r3, [r7, #8]
 8002f52:	462b      	mov	r3, r5
 8002f54:	eb49 0303 	adc.w	r3, r9, r3
 8002f58:	60fb      	str	r3, [r7, #12]
 8002f5a:	f04f 0200 	mov.w	r2, #0
 8002f5e:	f04f 0300 	mov.w	r3, #0
 8002f62:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002f66:	4629      	mov	r1, r5
 8002f68:	024b      	lsls	r3, r1, #9
 8002f6a:	4621      	mov	r1, r4
 8002f6c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002f70:	4621      	mov	r1, r4
 8002f72:	024a      	lsls	r2, r1, #9
 8002f74:	4610      	mov	r0, r2
 8002f76:	4619      	mov	r1, r3
 8002f78:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002f7a:	2200      	movs	r2, #0
 8002f7c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002f7e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002f80:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002f84:	f7fd f924 	bl	80001d0 <__aeabi_uldivmod>
 8002f88:	4602      	mov	r2, r0
 8002f8a:	460b      	mov	r3, r1
 8002f8c:	4613      	mov	r3, r2
 8002f8e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002f90:	e058      	b.n	8003044 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002f92:	4b38      	ldr	r3, [pc, #224]	@ (8003074 <HAL_RCC_GetSysClockFreq+0x200>)
 8002f94:	685b      	ldr	r3, [r3, #4]
 8002f96:	099b      	lsrs	r3, r3, #6
 8002f98:	2200      	movs	r2, #0
 8002f9a:	4618      	mov	r0, r3
 8002f9c:	4611      	mov	r1, r2
 8002f9e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002fa2:	623b      	str	r3, [r7, #32]
 8002fa4:	2300      	movs	r3, #0
 8002fa6:	627b      	str	r3, [r7, #36]	@ 0x24
 8002fa8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002fac:	4642      	mov	r2, r8
 8002fae:	464b      	mov	r3, r9
 8002fb0:	f04f 0000 	mov.w	r0, #0
 8002fb4:	f04f 0100 	mov.w	r1, #0
 8002fb8:	0159      	lsls	r1, r3, #5
 8002fba:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002fbe:	0150      	lsls	r0, r2, #5
 8002fc0:	4602      	mov	r2, r0
 8002fc2:	460b      	mov	r3, r1
 8002fc4:	4641      	mov	r1, r8
 8002fc6:	ebb2 0a01 	subs.w	sl, r2, r1
 8002fca:	4649      	mov	r1, r9
 8002fcc:	eb63 0b01 	sbc.w	fp, r3, r1
 8002fd0:	f04f 0200 	mov.w	r2, #0
 8002fd4:	f04f 0300 	mov.w	r3, #0
 8002fd8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002fdc:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002fe0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002fe4:	ebb2 040a 	subs.w	r4, r2, sl
 8002fe8:	eb63 050b 	sbc.w	r5, r3, fp
 8002fec:	f04f 0200 	mov.w	r2, #0
 8002ff0:	f04f 0300 	mov.w	r3, #0
 8002ff4:	00eb      	lsls	r3, r5, #3
 8002ff6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002ffa:	00e2      	lsls	r2, r4, #3
 8002ffc:	4614      	mov	r4, r2
 8002ffe:	461d      	mov	r5, r3
 8003000:	4643      	mov	r3, r8
 8003002:	18e3      	adds	r3, r4, r3
 8003004:	603b      	str	r3, [r7, #0]
 8003006:	464b      	mov	r3, r9
 8003008:	eb45 0303 	adc.w	r3, r5, r3
 800300c:	607b      	str	r3, [r7, #4]
 800300e:	f04f 0200 	mov.w	r2, #0
 8003012:	f04f 0300 	mov.w	r3, #0
 8003016:	e9d7 4500 	ldrd	r4, r5, [r7]
 800301a:	4629      	mov	r1, r5
 800301c:	028b      	lsls	r3, r1, #10
 800301e:	4621      	mov	r1, r4
 8003020:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003024:	4621      	mov	r1, r4
 8003026:	028a      	lsls	r2, r1, #10
 8003028:	4610      	mov	r0, r2
 800302a:	4619      	mov	r1, r3
 800302c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800302e:	2200      	movs	r2, #0
 8003030:	61bb      	str	r3, [r7, #24]
 8003032:	61fa      	str	r2, [r7, #28]
 8003034:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003038:	f7fd f8ca 	bl	80001d0 <__aeabi_uldivmod>
 800303c:	4602      	mov	r2, r0
 800303e:	460b      	mov	r3, r1
 8003040:	4613      	mov	r3, r2
 8003042:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003044:	4b0b      	ldr	r3, [pc, #44]	@ (8003074 <HAL_RCC_GetSysClockFreq+0x200>)
 8003046:	685b      	ldr	r3, [r3, #4]
 8003048:	0c1b      	lsrs	r3, r3, #16
 800304a:	f003 0303 	and.w	r3, r3, #3
 800304e:	3301      	adds	r3, #1
 8003050:	005b      	lsls	r3, r3, #1
 8003052:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8003054:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003056:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003058:	fbb2 f3f3 	udiv	r3, r2, r3
 800305c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800305e:	e002      	b.n	8003066 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003060:	4b05      	ldr	r3, [pc, #20]	@ (8003078 <HAL_RCC_GetSysClockFreq+0x204>)
 8003062:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003064:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003066:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003068:	4618      	mov	r0, r3
 800306a:	3750      	adds	r7, #80	@ 0x50
 800306c:	46bd      	mov	sp, r7
 800306e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003072:	bf00      	nop
 8003074:	40023800 	.word	0x40023800
 8003078:	00f42400 	.word	0x00f42400
 800307c:	007a1200 	.word	0x007a1200

08003080 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003080:	b480      	push	{r7}
 8003082:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003084:	4b03      	ldr	r3, [pc, #12]	@ (8003094 <HAL_RCC_GetHCLKFreq+0x14>)
 8003086:	681b      	ldr	r3, [r3, #0]
}
 8003088:	4618      	mov	r0, r3
 800308a:	46bd      	mov	sp, r7
 800308c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003090:	4770      	bx	lr
 8003092:	bf00      	nop
 8003094:	20000000 	.word	0x20000000

08003098 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003098:	b580      	push	{r7, lr}
 800309a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800309c:	f7ff fff0 	bl	8003080 <HAL_RCC_GetHCLKFreq>
 80030a0:	4602      	mov	r2, r0
 80030a2:	4b05      	ldr	r3, [pc, #20]	@ (80030b8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80030a4:	689b      	ldr	r3, [r3, #8]
 80030a6:	0a9b      	lsrs	r3, r3, #10
 80030a8:	f003 0307 	and.w	r3, r3, #7
 80030ac:	4903      	ldr	r1, [pc, #12]	@ (80030bc <HAL_RCC_GetPCLK1Freq+0x24>)
 80030ae:	5ccb      	ldrb	r3, [r1, r3]
 80030b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80030b4:	4618      	mov	r0, r3
 80030b6:	bd80      	pop	{r7, pc}
 80030b8:	40023800 	.word	0x40023800
 80030bc:	080257d0 	.word	0x080257d0

080030c0 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80030c0:	b480      	push	{r7}
 80030c2:	b083      	sub	sp, #12
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	6078      	str	r0, [r7, #4]
 80030c8:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	220f      	movs	r2, #15
 80030ce:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80030d0:	4b12      	ldr	r3, [pc, #72]	@ (800311c <HAL_RCC_GetClockConfig+0x5c>)
 80030d2:	689b      	ldr	r3, [r3, #8]
 80030d4:	f003 0203 	and.w	r2, r3, #3
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80030dc:	4b0f      	ldr	r3, [pc, #60]	@ (800311c <HAL_RCC_GetClockConfig+0x5c>)
 80030de:	689b      	ldr	r3, [r3, #8]
 80030e0:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80030e8:	4b0c      	ldr	r3, [pc, #48]	@ (800311c <HAL_RCC_GetClockConfig+0x5c>)
 80030ea:	689b      	ldr	r3, [r3, #8]
 80030ec:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80030f4:	4b09      	ldr	r3, [pc, #36]	@ (800311c <HAL_RCC_GetClockConfig+0x5c>)
 80030f6:	689b      	ldr	r3, [r3, #8]
 80030f8:	08db      	lsrs	r3, r3, #3
 80030fa:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003102:	4b07      	ldr	r3, [pc, #28]	@ (8003120 <HAL_RCC_GetClockConfig+0x60>)
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f003 0207 	and.w	r2, r3, #7
 800310a:	683b      	ldr	r3, [r7, #0]
 800310c:	601a      	str	r2, [r3, #0]
}
 800310e:	bf00      	nop
 8003110:	370c      	adds	r7, #12
 8003112:	46bd      	mov	sp, r7
 8003114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003118:	4770      	bx	lr
 800311a:	bf00      	nop
 800311c:	40023800 	.word	0x40023800
 8003120:	40023c00 	.word	0x40023c00

08003124 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003124:	b580      	push	{r7, lr}
 8003126:	b086      	sub	sp, #24
 8003128:	af00      	add	r7, sp, #0
 800312a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800312c:	2300      	movs	r3, #0
 800312e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8003130:	2300      	movs	r3, #0
 8003132:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	f003 0301 	and.w	r3, r3, #1
 800313c:	2b00      	cmp	r3, #0
 800313e:	d105      	bne.n	800314c <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8003148:	2b00      	cmp	r3, #0
 800314a:	d035      	beq.n	80031b8 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800314c:	4b62      	ldr	r3, [pc, #392]	@ (80032d8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800314e:	2200      	movs	r2, #0
 8003150:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003152:	f7fe f8c3 	bl	80012dc <HAL_GetTick>
 8003156:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003158:	e008      	b.n	800316c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800315a:	f7fe f8bf 	bl	80012dc <HAL_GetTick>
 800315e:	4602      	mov	r2, r0
 8003160:	697b      	ldr	r3, [r7, #20]
 8003162:	1ad3      	subs	r3, r2, r3
 8003164:	2b02      	cmp	r3, #2
 8003166:	d901      	bls.n	800316c <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003168:	2303      	movs	r3, #3
 800316a:	e0b0      	b.n	80032ce <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800316c:	4b5b      	ldr	r3, [pc, #364]	@ (80032dc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003174:	2b00      	cmp	r3, #0
 8003176:	d1f0      	bne.n	800315a <HAL_RCCEx_PeriphCLKConfig+0x36>
                                   PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	685b      	ldr	r3, [r3, #4]
 800317c:	019a      	lsls	r2, r3, #6
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	689b      	ldr	r3, [r3, #8]
 8003182:	071b      	lsls	r3, r3, #28
 8003184:	4955      	ldr	r1, [pc, #340]	@ (80032dc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003186:	4313      	orrs	r3, r2
 8003188:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800318c:	4b52      	ldr	r3, [pc, #328]	@ (80032d8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800318e:	2201      	movs	r2, #1
 8003190:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003192:	f7fe f8a3 	bl	80012dc <HAL_GetTick>
 8003196:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003198:	e008      	b.n	80031ac <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800319a:	f7fe f89f 	bl	80012dc <HAL_GetTick>
 800319e:	4602      	mov	r2, r0
 80031a0:	697b      	ldr	r3, [r7, #20]
 80031a2:	1ad3      	subs	r3, r2, r3
 80031a4:	2b02      	cmp	r3, #2
 80031a6:	d901      	bls.n	80031ac <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80031a8:	2303      	movs	r3, #3
 80031aa:	e090      	b.n	80032ce <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80031ac:	4b4b      	ldr	r3, [pc, #300]	@ (80032dc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d0f0      	beq.n	800319a <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	f003 0302 	and.w	r3, r3, #2
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	f000 8083 	beq.w	80032cc <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80031c6:	2300      	movs	r3, #0
 80031c8:	60fb      	str	r3, [r7, #12]
 80031ca:	4b44      	ldr	r3, [pc, #272]	@ (80032dc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80031cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031ce:	4a43      	ldr	r2, [pc, #268]	@ (80032dc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80031d0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80031d4:	6413      	str	r3, [r2, #64]	@ 0x40
 80031d6:	4b41      	ldr	r3, [pc, #260]	@ (80032dc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80031d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80031de:	60fb      	str	r3, [r7, #12]
 80031e0:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80031e2:	4b3f      	ldr	r3, [pc, #252]	@ (80032e0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	4a3e      	ldr	r2, [pc, #248]	@ (80032e0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80031e8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80031ec:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80031ee:	f7fe f875 	bl	80012dc <HAL_GetTick>
 80031f2:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 80031f4:	e008      	b.n	8003208 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80031f6:	f7fe f871 	bl	80012dc <HAL_GetTick>
 80031fa:	4602      	mov	r2, r0
 80031fc:	697b      	ldr	r3, [r7, #20]
 80031fe:	1ad3      	subs	r3, r2, r3
 8003200:	2b02      	cmp	r3, #2
 8003202:	d901      	bls.n	8003208 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8003204:	2303      	movs	r3, #3
 8003206:	e062      	b.n	80032ce <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8003208:	4b35      	ldr	r3, [pc, #212]	@ (80032e0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003210:	2b00      	cmp	r3, #0
 8003212:	d0f0      	beq.n	80031f6 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003214:	4b31      	ldr	r3, [pc, #196]	@ (80032dc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003216:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003218:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800321c:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800321e:	693b      	ldr	r3, [r7, #16]
 8003220:	2b00      	cmp	r3, #0
 8003222:	d02f      	beq.n	8003284 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	68db      	ldr	r3, [r3, #12]
 8003228:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800322c:	693a      	ldr	r2, [r7, #16]
 800322e:	429a      	cmp	r2, r3
 8003230:	d028      	beq.n	8003284 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003232:	4b2a      	ldr	r3, [pc, #168]	@ (80032dc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003234:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003236:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800323a:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800323c:	4b29      	ldr	r3, [pc, #164]	@ (80032e4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800323e:	2201      	movs	r2, #1
 8003240:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003242:	4b28      	ldr	r3, [pc, #160]	@ (80032e4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8003244:	2200      	movs	r2, #0
 8003246:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8003248:	4a24      	ldr	r2, [pc, #144]	@ (80032dc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800324a:	693b      	ldr	r3, [r7, #16]
 800324c:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800324e:	4b23      	ldr	r3, [pc, #140]	@ (80032dc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003250:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003252:	f003 0301 	and.w	r3, r3, #1
 8003256:	2b01      	cmp	r3, #1
 8003258:	d114      	bne.n	8003284 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800325a:	f7fe f83f 	bl	80012dc <HAL_GetTick>
 800325e:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003260:	e00a      	b.n	8003278 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003262:	f7fe f83b 	bl	80012dc <HAL_GetTick>
 8003266:	4602      	mov	r2, r0
 8003268:	697b      	ldr	r3, [r7, #20]
 800326a:	1ad3      	subs	r3, r2, r3
 800326c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003270:	4293      	cmp	r3, r2
 8003272:	d901      	bls.n	8003278 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8003274:	2303      	movs	r3, #3
 8003276:	e02a      	b.n	80032ce <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003278:	4b18      	ldr	r3, [pc, #96]	@ (80032dc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800327a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800327c:	f003 0302 	and.w	r3, r3, #2
 8003280:	2b00      	cmp	r3, #0
 8003282:	d0ee      	beq.n	8003262 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	68db      	ldr	r3, [r3, #12]
 8003288:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800328c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003290:	d10d      	bne.n	80032ae <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8003292:	4b12      	ldr	r3, [pc, #72]	@ (80032dc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003294:	689b      	ldr	r3, [r3, #8]
 8003296:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	68db      	ldr	r3, [r3, #12]
 800329e:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80032a2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80032a6:	490d      	ldr	r1, [pc, #52]	@ (80032dc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80032a8:	4313      	orrs	r3, r2
 80032aa:	608b      	str	r3, [r1, #8]
 80032ac:	e005      	b.n	80032ba <HAL_RCCEx_PeriphCLKConfig+0x196>
 80032ae:	4b0b      	ldr	r3, [pc, #44]	@ (80032dc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80032b0:	689b      	ldr	r3, [r3, #8]
 80032b2:	4a0a      	ldr	r2, [pc, #40]	@ (80032dc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80032b4:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 80032b8:	6093      	str	r3, [r2, #8]
 80032ba:	4b08      	ldr	r3, [pc, #32]	@ (80032dc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80032bc:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	68db      	ldr	r3, [r3, #12]
 80032c2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80032c6:	4905      	ldr	r1, [pc, #20]	@ (80032dc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80032c8:	4313      	orrs	r3, r2
 80032ca:	670b      	str	r3, [r1, #112]	@ 0x70
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 80032cc:	2300      	movs	r3, #0
}
 80032ce:	4618      	mov	r0, r3
 80032d0:	3718      	adds	r7, #24
 80032d2:	46bd      	mov	sp, r7
 80032d4:	bd80      	pop	{r7, pc}
 80032d6:	bf00      	nop
 80032d8:	42470068 	.word	0x42470068
 80032dc:	40023800 	.word	0x40023800
 80032e0:	40007000 	.word	0x40007000
 80032e4:	42470e40 	.word	0x42470e40

080032e8 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80032e8:	b480      	push	{r7}
 80032ea:	b087      	sub	sp, #28
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 80032f0:	2300      	movs	r3, #0
 80032f2:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 80032f4:	2300      	movs	r3, #0
 80032f6:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 80032f8:	2300      	movs	r3, #0
 80032fa:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 80032fc:	2300      	movs	r3, #0
 80032fe:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	2b01      	cmp	r3, #1
 8003304:	d13f      	bne.n	8003386 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8003306:	4b24      	ldr	r3, [pc, #144]	@ (8003398 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8003308:	689b      	ldr	r3, [r3, #8]
 800330a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800330e:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	2b00      	cmp	r3, #0
 8003314:	d006      	beq.n	8003324 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800331c:	d12f      	bne.n	800337e <HAL_RCCEx_GetPeriphCLKFreq+0x96>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 800331e:	4b1f      	ldr	r3, [pc, #124]	@ (800339c <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8003320:	617b      	str	r3, [r7, #20]
          break;
 8003322:	e02f      	b.n	8003384 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8003324:	4b1c      	ldr	r3, [pc, #112]	@ (8003398 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8003326:	685b      	ldr	r3, [r3, #4]
 8003328:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800332c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003330:	d108      	bne.n	8003344 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8003332:	4b19      	ldr	r3, [pc, #100]	@ (8003398 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8003334:	685b      	ldr	r3, [r3, #4]
 8003336:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800333a:	4a19      	ldr	r2, [pc, #100]	@ (80033a0 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 800333c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003340:	613b      	str	r3, [r7, #16]
 8003342:	e007      	b.n	8003354 <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8003344:	4b14      	ldr	r3, [pc, #80]	@ (8003398 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8003346:	685b      	ldr	r3, [r3, #4]
 8003348:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800334c:	4a15      	ldr	r2, [pc, #84]	@ (80033a4 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 800334e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003352:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8003354:	4b10      	ldr	r3, [pc, #64]	@ (8003398 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8003356:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800335a:	099b      	lsrs	r3, r3, #6
 800335c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003360:	693b      	ldr	r3, [r7, #16]
 8003362:	fb02 f303 	mul.w	r3, r2, r3
 8003366:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8003368:	4b0b      	ldr	r3, [pc, #44]	@ (8003398 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800336a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800336e:	0f1b      	lsrs	r3, r3, #28
 8003370:	f003 0307 	and.w	r3, r3, #7
 8003374:	68ba      	ldr	r2, [r7, #8]
 8003376:	fbb2 f3f3 	udiv	r3, r2, r3
 800337a:	617b      	str	r3, [r7, #20]
          break;
 800337c:	e002      	b.n	8003384 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 800337e:	2300      	movs	r3, #0
 8003380:	617b      	str	r3, [r7, #20]
          break;
 8003382:	bf00      	nop
        }
      }
      break;
 8003384:	e000      	b.n	8003388 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
    }
    default:
    {
      break;
 8003386:	bf00      	nop
    }
  }
  return frequency;
 8003388:	697b      	ldr	r3, [r7, #20]
}
 800338a:	4618      	mov	r0, r3
 800338c:	371c      	adds	r7, #28
 800338e:	46bd      	mov	sp, r7
 8003390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003394:	4770      	bx	lr
 8003396:	bf00      	nop
 8003398:	40023800 	.word	0x40023800
 800339c:	00bb8000 	.word	0x00bb8000
 80033a0:	007a1200 	.word	0x007a1200
 80033a4:	00f42400 	.word	0x00f42400

080033a8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80033a8:	b580      	push	{r7, lr}
 80033aa:	b082      	sub	sp, #8
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d101      	bne.n	80033ba <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80033b6:	2301      	movs	r3, #1
 80033b8:	e07b      	b.n	80034b2 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d108      	bne.n	80033d4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	685b      	ldr	r3, [r3, #4]
 80033c6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80033ca:	d009      	beq.n	80033e0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	2200      	movs	r2, #0
 80033d0:	61da      	str	r2, [r3, #28]
 80033d2:	e005      	b.n	80033e0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	2200      	movs	r2, #0
 80033d8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	2200      	movs	r2, #0
 80033de:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	2200      	movs	r2, #0
 80033e4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80033ec:	b2db      	uxtb	r3, r3
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d106      	bne.n	8003400 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	2200      	movs	r2, #0
 80033f6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80033fa:	6878      	ldr	r0, [r7, #4]
 80033fc:	f7fd fe08 	bl	8001010 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	2202      	movs	r2, #2
 8003404:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	681a      	ldr	r2, [r3, #0]
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003416:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	685b      	ldr	r3, [r3, #4]
 800341c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	689b      	ldr	r3, [r3, #8]
 8003424:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003428:	431a      	orrs	r2, r3
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	68db      	ldr	r3, [r3, #12]
 800342e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003432:	431a      	orrs	r2, r3
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	691b      	ldr	r3, [r3, #16]
 8003438:	f003 0302 	and.w	r3, r3, #2
 800343c:	431a      	orrs	r2, r3
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	695b      	ldr	r3, [r3, #20]
 8003442:	f003 0301 	and.w	r3, r3, #1
 8003446:	431a      	orrs	r2, r3
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	699b      	ldr	r3, [r3, #24]
 800344c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003450:	431a      	orrs	r2, r3
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	69db      	ldr	r3, [r3, #28]
 8003456:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800345a:	431a      	orrs	r2, r3
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	6a1b      	ldr	r3, [r3, #32]
 8003460:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003464:	ea42 0103 	orr.w	r1, r2, r3
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800346c:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	430a      	orrs	r2, r1
 8003476:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	699b      	ldr	r3, [r3, #24]
 800347c:	0c1b      	lsrs	r3, r3, #16
 800347e:	f003 0104 	and.w	r1, r3, #4
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003486:	f003 0210 	and.w	r2, r3, #16
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	430a      	orrs	r2, r1
 8003490:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	69da      	ldr	r2, [r3, #28]
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80034a0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	2200      	movs	r2, #0
 80034a6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	2201      	movs	r2, #1
 80034ac:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80034b0:	2300      	movs	r3, #0
}
 80034b2:	4618      	mov	r0, r3
 80034b4:	3708      	adds	r7, #8
 80034b6:	46bd      	mov	sp, r7
 80034b8:	bd80      	pop	{r7, pc}

080034ba <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80034ba:	b580      	push	{r7, lr}
 80034bc:	b088      	sub	sp, #32
 80034be:	af00      	add	r7, sp, #0
 80034c0:	60f8      	str	r0, [r7, #12]
 80034c2:	60b9      	str	r1, [r7, #8]
 80034c4:	603b      	str	r3, [r7, #0]
 80034c6:	4613      	mov	r3, r2
 80034c8:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80034ca:	f7fd ff07 	bl	80012dc <HAL_GetTick>
 80034ce:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80034d0:	88fb      	ldrh	r3, [r7, #6]
 80034d2:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80034da:	b2db      	uxtb	r3, r3
 80034dc:	2b01      	cmp	r3, #1
 80034de:	d001      	beq.n	80034e4 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80034e0:	2302      	movs	r3, #2
 80034e2:	e12a      	b.n	800373a <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 80034e4:	68bb      	ldr	r3, [r7, #8]
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d002      	beq.n	80034f0 <HAL_SPI_Transmit+0x36>
 80034ea:	88fb      	ldrh	r3, [r7, #6]
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d101      	bne.n	80034f4 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80034f0:	2301      	movs	r3, #1
 80034f2:	e122      	b.n	800373a <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80034fa:	2b01      	cmp	r3, #1
 80034fc:	d101      	bne.n	8003502 <HAL_SPI_Transmit+0x48>
 80034fe:	2302      	movs	r3, #2
 8003500:	e11b      	b.n	800373a <HAL_SPI_Transmit+0x280>
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	2201      	movs	r2, #1
 8003506:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	2203      	movs	r2, #3
 800350e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	2200      	movs	r2, #0
 8003516:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	68ba      	ldr	r2, [r7, #8]
 800351c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	88fa      	ldrh	r2, [r7, #6]
 8003522:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	88fa      	ldrh	r2, [r7, #6]
 8003528:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	2200      	movs	r2, #0
 800352e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	2200      	movs	r2, #0
 8003534:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	2200      	movs	r2, #0
 800353a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	2200      	movs	r2, #0
 8003540:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	2200      	movs	r2, #0
 8003546:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	689b      	ldr	r3, [r3, #8]
 800354c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003550:	d10f      	bne.n	8003572 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	681a      	ldr	r2, [r3, #0]
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003560:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	681a      	ldr	r2, [r3, #0]
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003570:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800357c:	2b40      	cmp	r3, #64	@ 0x40
 800357e:	d007      	beq.n	8003590 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	681a      	ldr	r2, [r3, #0]
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800358e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	68db      	ldr	r3, [r3, #12]
 8003594:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003598:	d152      	bne.n	8003640 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	685b      	ldr	r3, [r3, #4]
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d002      	beq.n	80035a8 <HAL_SPI_Transmit+0xee>
 80035a2:	8b7b      	ldrh	r3, [r7, #26]
 80035a4:	2b01      	cmp	r3, #1
 80035a6:	d145      	bne.n	8003634 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035ac:	881a      	ldrh	r2, [r3, #0]
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035b8:	1c9a      	adds	r2, r3, #2
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80035c2:	b29b      	uxth	r3, r3
 80035c4:	3b01      	subs	r3, #1
 80035c6:	b29a      	uxth	r2, r3
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80035cc:	e032      	b.n	8003634 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	689b      	ldr	r3, [r3, #8]
 80035d4:	f003 0302 	and.w	r3, r3, #2
 80035d8:	2b02      	cmp	r3, #2
 80035da:	d112      	bne.n	8003602 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035e0:	881a      	ldrh	r2, [r3, #0]
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035ec:	1c9a      	adds	r2, r3, #2
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80035f6:	b29b      	uxth	r3, r3
 80035f8:	3b01      	subs	r3, #1
 80035fa:	b29a      	uxth	r2, r3
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003600:	e018      	b.n	8003634 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003602:	f7fd fe6b 	bl	80012dc <HAL_GetTick>
 8003606:	4602      	mov	r2, r0
 8003608:	69fb      	ldr	r3, [r7, #28]
 800360a:	1ad3      	subs	r3, r2, r3
 800360c:	683a      	ldr	r2, [r7, #0]
 800360e:	429a      	cmp	r2, r3
 8003610:	d803      	bhi.n	800361a <HAL_SPI_Transmit+0x160>
 8003612:	683b      	ldr	r3, [r7, #0]
 8003614:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003618:	d102      	bne.n	8003620 <HAL_SPI_Transmit+0x166>
 800361a:	683b      	ldr	r3, [r7, #0]
 800361c:	2b00      	cmp	r3, #0
 800361e:	d109      	bne.n	8003634 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	2201      	movs	r2, #1
 8003624:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	2200      	movs	r2, #0
 800362c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003630:	2303      	movs	r3, #3
 8003632:	e082      	b.n	800373a <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003638:	b29b      	uxth	r3, r3
 800363a:	2b00      	cmp	r3, #0
 800363c:	d1c7      	bne.n	80035ce <HAL_SPI_Transmit+0x114>
 800363e:	e053      	b.n	80036e8 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	685b      	ldr	r3, [r3, #4]
 8003644:	2b00      	cmp	r3, #0
 8003646:	d002      	beq.n	800364e <HAL_SPI_Transmit+0x194>
 8003648:	8b7b      	ldrh	r3, [r7, #26]
 800364a:	2b01      	cmp	r3, #1
 800364c:	d147      	bne.n	80036de <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	330c      	adds	r3, #12
 8003658:	7812      	ldrb	r2, [r2, #0]
 800365a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003660:	1c5a      	adds	r2, r3, #1
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800366a:	b29b      	uxth	r3, r3
 800366c:	3b01      	subs	r3, #1
 800366e:	b29a      	uxth	r2, r3
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8003674:	e033      	b.n	80036de <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	689b      	ldr	r3, [r3, #8]
 800367c:	f003 0302 	and.w	r3, r3, #2
 8003680:	2b02      	cmp	r3, #2
 8003682:	d113      	bne.n	80036ac <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	330c      	adds	r3, #12
 800368e:	7812      	ldrb	r2, [r2, #0]
 8003690:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003696:	1c5a      	adds	r2, r3, #1
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80036a0:	b29b      	uxth	r3, r3
 80036a2:	3b01      	subs	r3, #1
 80036a4:	b29a      	uxth	r2, r3
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	86da      	strh	r2, [r3, #54]	@ 0x36
 80036aa:	e018      	b.n	80036de <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80036ac:	f7fd fe16 	bl	80012dc <HAL_GetTick>
 80036b0:	4602      	mov	r2, r0
 80036b2:	69fb      	ldr	r3, [r7, #28]
 80036b4:	1ad3      	subs	r3, r2, r3
 80036b6:	683a      	ldr	r2, [r7, #0]
 80036b8:	429a      	cmp	r2, r3
 80036ba:	d803      	bhi.n	80036c4 <HAL_SPI_Transmit+0x20a>
 80036bc:	683b      	ldr	r3, [r7, #0]
 80036be:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80036c2:	d102      	bne.n	80036ca <HAL_SPI_Transmit+0x210>
 80036c4:	683b      	ldr	r3, [r7, #0]
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d109      	bne.n	80036de <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	2201      	movs	r2, #1
 80036ce:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	2200      	movs	r2, #0
 80036d6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80036da:	2303      	movs	r3, #3
 80036dc:	e02d      	b.n	800373a <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80036e2:	b29b      	uxth	r3, r3
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d1c6      	bne.n	8003676 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80036e8:	69fa      	ldr	r2, [r7, #28]
 80036ea:	6839      	ldr	r1, [r7, #0]
 80036ec:	68f8      	ldr	r0, [r7, #12]
 80036ee:	f000 f8b1 	bl	8003854 <SPI_EndRxTxTransaction>
 80036f2:	4603      	mov	r3, r0
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d002      	beq.n	80036fe <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	2220      	movs	r2, #32
 80036fc:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	689b      	ldr	r3, [r3, #8]
 8003702:	2b00      	cmp	r3, #0
 8003704:	d10a      	bne.n	800371c <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003706:	2300      	movs	r3, #0
 8003708:	617b      	str	r3, [r7, #20]
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	68db      	ldr	r3, [r3, #12]
 8003710:	617b      	str	r3, [r7, #20]
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	689b      	ldr	r3, [r3, #8]
 8003718:	617b      	str	r3, [r7, #20]
 800371a:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	2201      	movs	r2, #1
 8003720:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	2200      	movs	r2, #0
 8003728:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003730:	2b00      	cmp	r3, #0
 8003732:	d001      	beq.n	8003738 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8003734:	2301      	movs	r3, #1
 8003736:	e000      	b.n	800373a <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8003738:	2300      	movs	r3, #0
  }
}
 800373a:	4618      	mov	r0, r3
 800373c:	3720      	adds	r7, #32
 800373e:	46bd      	mov	sp, r7
 8003740:	bd80      	pop	{r7, pc}
	...

08003744 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003744:	b580      	push	{r7, lr}
 8003746:	b088      	sub	sp, #32
 8003748:	af00      	add	r7, sp, #0
 800374a:	60f8      	str	r0, [r7, #12]
 800374c:	60b9      	str	r1, [r7, #8]
 800374e:	603b      	str	r3, [r7, #0]
 8003750:	4613      	mov	r3, r2
 8003752:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003754:	f7fd fdc2 	bl	80012dc <HAL_GetTick>
 8003758:	4602      	mov	r2, r0
 800375a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800375c:	1a9b      	subs	r3, r3, r2
 800375e:	683a      	ldr	r2, [r7, #0]
 8003760:	4413      	add	r3, r2
 8003762:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003764:	f7fd fdba 	bl	80012dc <HAL_GetTick>
 8003768:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800376a:	4b39      	ldr	r3, [pc, #228]	@ (8003850 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	015b      	lsls	r3, r3, #5
 8003770:	0d1b      	lsrs	r3, r3, #20
 8003772:	69fa      	ldr	r2, [r7, #28]
 8003774:	fb02 f303 	mul.w	r3, r2, r3
 8003778:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800377a:	e055      	b.n	8003828 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 800377c:	683b      	ldr	r3, [r7, #0]
 800377e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003782:	d051      	beq.n	8003828 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003784:	f7fd fdaa 	bl	80012dc <HAL_GetTick>
 8003788:	4602      	mov	r2, r0
 800378a:	69bb      	ldr	r3, [r7, #24]
 800378c:	1ad3      	subs	r3, r2, r3
 800378e:	69fa      	ldr	r2, [r7, #28]
 8003790:	429a      	cmp	r2, r3
 8003792:	d902      	bls.n	800379a <SPI_WaitFlagStateUntilTimeout+0x56>
 8003794:	69fb      	ldr	r3, [r7, #28]
 8003796:	2b00      	cmp	r3, #0
 8003798:	d13d      	bne.n	8003816 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	685a      	ldr	r2, [r3, #4]
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80037a8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	685b      	ldr	r3, [r3, #4]
 80037ae:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80037b2:	d111      	bne.n	80037d8 <SPI_WaitFlagStateUntilTimeout+0x94>
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	689b      	ldr	r3, [r3, #8]
 80037b8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80037bc:	d004      	beq.n	80037c8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	689b      	ldr	r3, [r3, #8]
 80037c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80037c6:	d107      	bne.n	80037d8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	681a      	ldr	r2, [r3, #0]
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80037d6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037dc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80037e0:	d10f      	bne.n	8003802 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	681a      	ldr	r2, [r3, #0]
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80037f0:	601a      	str	r2, [r3, #0]
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	681a      	ldr	r2, [r3, #0]
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003800:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	2201      	movs	r2, #1
 8003806:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	2200      	movs	r2, #0
 800380e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8003812:	2303      	movs	r3, #3
 8003814:	e018      	b.n	8003848 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003816:	697b      	ldr	r3, [r7, #20]
 8003818:	2b00      	cmp	r3, #0
 800381a:	d102      	bne.n	8003822 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 800381c:	2300      	movs	r3, #0
 800381e:	61fb      	str	r3, [r7, #28]
 8003820:	e002      	b.n	8003828 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8003822:	697b      	ldr	r3, [r7, #20]
 8003824:	3b01      	subs	r3, #1
 8003826:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	689a      	ldr	r2, [r3, #8]
 800382e:	68bb      	ldr	r3, [r7, #8]
 8003830:	4013      	ands	r3, r2
 8003832:	68ba      	ldr	r2, [r7, #8]
 8003834:	429a      	cmp	r2, r3
 8003836:	bf0c      	ite	eq
 8003838:	2301      	moveq	r3, #1
 800383a:	2300      	movne	r3, #0
 800383c:	b2db      	uxtb	r3, r3
 800383e:	461a      	mov	r2, r3
 8003840:	79fb      	ldrb	r3, [r7, #7]
 8003842:	429a      	cmp	r2, r3
 8003844:	d19a      	bne.n	800377c <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8003846:	2300      	movs	r3, #0
}
 8003848:	4618      	mov	r0, r3
 800384a:	3720      	adds	r7, #32
 800384c:	46bd      	mov	sp, r7
 800384e:	bd80      	pop	{r7, pc}
 8003850:	20000000 	.word	0x20000000

08003854 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003854:	b580      	push	{r7, lr}
 8003856:	b088      	sub	sp, #32
 8003858:	af02      	add	r7, sp, #8
 800385a:	60f8      	str	r0, [r7, #12]
 800385c:	60b9      	str	r1, [r7, #8]
 800385e:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	9300      	str	r3, [sp, #0]
 8003864:	68bb      	ldr	r3, [r7, #8]
 8003866:	2201      	movs	r2, #1
 8003868:	2102      	movs	r1, #2
 800386a:	68f8      	ldr	r0, [r7, #12]
 800386c:	f7ff ff6a 	bl	8003744 <SPI_WaitFlagStateUntilTimeout>
 8003870:	4603      	mov	r3, r0
 8003872:	2b00      	cmp	r3, #0
 8003874:	d007      	beq.n	8003886 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800387a:	f043 0220 	orr.w	r2, r3, #32
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8003882:	2303      	movs	r3, #3
 8003884:	e032      	b.n	80038ec <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003886:	4b1b      	ldr	r3, [pc, #108]	@ (80038f4 <SPI_EndRxTxTransaction+0xa0>)
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	4a1b      	ldr	r2, [pc, #108]	@ (80038f8 <SPI_EndRxTxTransaction+0xa4>)
 800388c:	fba2 2303 	umull	r2, r3, r2, r3
 8003890:	0d5b      	lsrs	r3, r3, #21
 8003892:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003896:	fb02 f303 	mul.w	r3, r2, r3
 800389a:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	685b      	ldr	r3, [r3, #4]
 80038a0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80038a4:	d112      	bne.n	80038cc <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	9300      	str	r3, [sp, #0]
 80038aa:	68bb      	ldr	r3, [r7, #8]
 80038ac:	2200      	movs	r2, #0
 80038ae:	2180      	movs	r1, #128	@ 0x80
 80038b0:	68f8      	ldr	r0, [r7, #12]
 80038b2:	f7ff ff47 	bl	8003744 <SPI_WaitFlagStateUntilTimeout>
 80038b6:	4603      	mov	r3, r0
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d016      	beq.n	80038ea <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80038c0:	f043 0220 	orr.w	r2, r3, #32
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80038c8:	2303      	movs	r3, #3
 80038ca:	e00f      	b.n	80038ec <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80038cc:	697b      	ldr	r3, [r7, #20]
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d00a      	beq.n	80038e8 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 80038d2:	697b      	ldr	r3, [r7, #20]
 80038d4:	3b01      	subs	r3, #1
 80038d6:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	689b      	ldr	r3, [r3, #8]
 80038de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80038e2:	2b80      	cmp	r3, #128	@ 0x80
 80038e4:	d0f2      	beq.n	80038cc <SPI_EndRxTxTransaction+0x78>
 80038e6:	e000      	b.n	80038ea <SPI_EndRxTxTransaction+0x96>
        break;
 80038e8:	bf00      	nop
  }

  return HAL_OK;
 80038ea:	2300      	movs	r3, #0
}
 80038ec:	4618      	mov	r0, r3
 80038ee:	3718      	adds	r7, #24
 80038f0:	46bd      	mov	sp, r7
 80038f2:	bd80      	pop	{r7, pc}
 80038f4:	20000000 	.word	0x20000000
 80038f8:	165e9f81 	.word	0x165e9f81

080038fc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80038fc:	b580      	push	{r7, lr}
 80038fe:	b082      	sub	sp, #8
 8003900:	af00      	add	r7, sp, #0
 8003902:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	2b00      	cmp	r3, #0
 8003908:	d101      	bne.n	800390e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800390a:	2301      	movs	r3, #1
 800390c:	e041      	b.n	8003992 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003914:	b2db      	uxtb	r3, r3
 8003916:	2b00      	cmp	r3, #0
 8003918:	d106      	bne.n	8003928 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	2200      	movs	r2, #0
 800391e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003922:	6878      	ldr	r0, [r7, #4]
 8003924:	f000 f839 	bl	800399a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	2202      	movs	r2, #2
 800392c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681a      	ldr	r2, [r3, #0]
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	3304      	adds	r3, #4
 8003938:	4619      	mov	r1, r3
 800393a:	4610      	mov	r0, r2
 800393c:	f000 f9c0 	bl	8003cc0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	2201      	movs	r2, #1
 8003944:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	2201      	movs	r2, #1
 800394c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	2201      	movs	r2, #1
 8003954:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	2201      	movs	r2, #1
 800395c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	2201      	movs	r2, #1
 8003964:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	2201      	movs	r2, #1
 800396c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	2201      	movs	r2, #1
 8003974:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	2201      	movs	r2, #1
 800397c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	2201      	movs	r2, #1
 8003984:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	2201      	movs	r2, #1
 800398c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003990:	2300      	movs	r3, #0
}
 8003992:	4618      	mov	r0, r3
 8003994:	3708      	adds	r7, #8
 8003996:	46bd      	mov	sp, r7
 8003998:	bd80      	pop	{r7, pc}

0800399a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800399a:	b480      	push	{r7}
 800399c:	b083      	sub	sp, #12
 800399e:	af00      	add	r7, sp, #0
 80039a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80039a2:	bf00      	nop
 80039a4:	370c      	adds	r7, #12
 80039a6:	46bd      	mov	sp, r7
 80039a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ac:	4770      	bx	lr
	...

080039b0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80039b0:	b480      	push	{r7}
 80039b2:	b085      	sub	sp, #20
 80039b4:	af00      	add	r7, sp, #0
 80039b6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80039be:	b2db      	uxtb	r3, r3
 80039c0:	2b01      	cmp	r3, #1
 80039c2:	d001      	beq.n	80039c8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80039c4:	2301      	movs	r3, #1
 80039c6:	e04e      	b.n	8003a66 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	2202      	movs	r2, #2
 80039cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	68da      	ldr	r2, [r3, #12]
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	f042 0201 	orr.w	r2, r2, #1
 80039de:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	4a23      	ldr	r2, [pc, #140]	@ (8003a74 <HAL_TIM_Base_Start_IT+0xc4>)
 80039e6:	4293      	cmp	r3, r2
 80039e8:	d022      	beq.n	8003a30 <HAL_TIM_Base_Start_IT+0x80>
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80039f2:	d01d      	beq.n	8003a30 <HAL_TIM_Base_Start_IT+0x80>
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	4a1f      	ldr	r2, [pc, #124]	@ (8003a78 <HAL_TIM_Base_Start_IT+0xc8>)
 80039fa:	4293      	cmp	r3, r2
 80039fc:	d018      	beq.n	8003a30 <HAL_TIM_Base_Start_IT+0x80>
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	4a1e      	ldr	r2, [pc, #120]	@ (8003a7c <HAL_TIM_Base_Start_IT+0xcc>)
 8003a04:	4293      	cmp	r3, r2
 8003a06:	d013      	beq.n	8003a30 <HAL_TIM_Base_Start_IT+0x80>
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	4a1c      	ldr	r2, [pc, #112]	@ (8003a80 <HAL_TIM_Base_Start_IT+0xd0>)
 8003a0e:	4293      	cmp	r3, r2
 8003a10:	d00e      	beq.n	8003a30 <HAL_TIM_Base_Start_IT+0x80>
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	4a1b      	ldr	r2, [pc, #108]	@ (8003a84 <HAL_TIM_Base_Start_IT+0xd4>)
 8003a18:	4293      	cmp	r3, r2
 8003a1a:	d009      	beq.n	8003a30 <HAL_TIM_Base_Start_IT+0x80>
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	4a19      	ldr	r2, [pc, #100]	@ (8003a88 <HAL_TIM_Base_Start_IT+0xd8>)
 8003a22:	4293      	cmp	r3, r2
 8003a24:	d004      	beq.n	8003a30 <HAL_TIM_Base_Start_IT+0x80>
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	4a18      	ldr	r2, [pc, #96]	@ (8003a8c <HAL_TIM_Base_Start_IT+0xdc>)
 8003a2c:	4293      	cmp	r3, r2
 8003a2e:	d111      	bne.n	8003a54 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	689b      	ldr	r3, [r3, #8]
 8003a36:	f003 0307 	and.w	r3, r3, #7
 8003a3a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	2b06      	cmp	r3, #6
 8003a40:	d010      	beq.n	8003a64 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	681a      	ldr	r2, [r3, #0]
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	f042 0201 	orr.w	r2, r2, #1
 8003a50:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a52:	e007      	b.n	8003a64 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	681a      	ldr	r2, [r3, #0]
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	f042 0201 	orr.w	r2, r2, #1
 8003a62:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003a64:	2300      	movs	r3, #0
}
 8003a66:	4618      	mov	r0, r3
 8003a68:	3714      	adds	r7, #20
 8003a6a:	46bd      	mov	sp, r7
 8003a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a70:	4770      	bx	lr
 8003a72:	bf00      	nop
 8003a74:	40010000 	.word	0x40010000
 8003a78:	40000400 	.word	0x40000400
 8003a7c:	40000800 	.word	0x40000800
 8003a80:	40000c00 	.word	0x40000c00
 8003a84:	40010400 	.word	0x40010400
 8003a88:	40014000 	.word	0x40014000
 8003a8c:	40001800 	.word	0x40001800

08003a90 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003a90:	b580      	push	{r7, lr}
 8003a92:	b084      	sub	sp, #16
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	68db      	ldr	r3, [r3, #12]
 8003a9e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	691b      	ldr	r3, [r3, #16]
 8003aa6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003aa8:	68bb      	ldr	r3, [r7, #8]
 8003aaa:	f003 0302 	and.w	r3, r3, #2
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d020      	beq.n	8003af4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	f003 0302 	and.w	r3, r3, #2
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d01b      	beq.n	8003af4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	f06f 0202 	mvn.w	r2, #2
 8003ac4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	2201      	movs	r2, #1
 8003aca:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	699b      	ldr	r3, [r3, #24]
 8003ad2:	f003 0303 	and.w	r3, r3, #3
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d003      	beq.n	8003ae2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003ada:	6878      	ldr	r0, [r7, #4]
 8003adc:	f000 f8d2 	bl	8003c84 <HAL_TIM_IC_CaptureCallback>
 8003ae0:	e005      	b.n	8003aee <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003ae2:	6878      	ldr	r0, [r7, #4]
 8003ae4:	f000 f8c4 	bl	8003c70 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003ae8:	6878      	ldr	r0, [r7, #4]
 8003aea:	f000 f8d5 	bl	8003c98 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	2200      	movs	r2, #0
 8003af2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003af4:	68bb      	ldr	r3, [r7, #8]
 8003af6:	f003 0304 	and.w	r3, r3, #4
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d020      	beq.n	8003b40 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	f003 0304 	and.w	r3, r3, #4
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d01b      	beq.n	8003b40 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	f06f 0204 	mvn.w	r2, #4
 8003b10:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	2202      	movs	r2, #2
 8003b16:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	699b      	ldr	r3, [r3, #24]
 8003b1e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d003      	beq.n	8003b2e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003b26:	6878      	ldr	r0, [r7, #4]
 8003b28:	f000 f8ac 	bl	8003c84 <HAL_TIM_IC_CaptureCallback>
 8003b2c:	e005      	b.n	8003b3a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b2e:	6878      	ldr	r0, [r7, #4]
 8003b30:	f000 f89e 	bl	8003c70 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b34:	6878      	ldr	r0, [r7, #4]
 8003b36:	f000 f8af 	bl	8003c98 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	2200      	movs	r2, #0
 8003b3e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003b40:	68bb      	ldr	r3, [r7, #8]
 8003b42:	f003 0308 	and.w	r3, r3, #8
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d020      	beq.n	8003b8c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	f003 0308 	and.w	r3, r3, #8
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d01b      	beq.n	8003b8c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	f06f 0208 	mvn.w	r2, #8
 8003b5c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	2204      	movs	r2, #4
 8003b62:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	69db      	ldr	r3, [r3, #28]
 8003b6a:	f003 0303 	and.w	r3, r3, #3
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d003      	beq.n	8003b7a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003b72:	6878      	ldr	r0, [r7, #4]
 8003b74:	f000 f886 	bl	8003c84 <HAL_TIM_IC_CaptureCallback>
 8003b78:	e005      	b.n	8003b86 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b7a:	6878      	ldr	r0, [r7, #4]
 8003b7c:	f000 f878 	bl	8003c70 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b80:	6878      	ldr	r0, [r7, #4]
 8003b82:	f000 f889 	bl	8003c98 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	2200      	movs	r2, #0
 8003b8a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003b8c:	68bb      	ldr	r3, [r7, #8]
 8003b8e:	f003 0310 	and.w	r3, r3, #16
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d020      	beq.n	8003bd8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	f003 0310 	and.w	r3, r3, #16
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d01b      	beq.n	8003bd8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	f06f 0210 	mvn.w	r2, #16
 8003ba8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	2208      	movs	r2, #8
 8003bae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	69db      	ldr	r3, [r3, #28]
 8003bb6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d003      	beq.n	8003bc6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003bbe:	6878      	ldr	r0, [r7, #4]
 8003bc0:	f000 f860 	bl	8003c84 <HAL_TIM_IC_CaptureCallback>
 8003bc4:	e005      	b.n	8003bd2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003bc6:	6878      	ldr	r0, [r7, #4]
 8003bc8:	f000 f852 	bl	8003c70 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003bcc:	6878      	ldr	r0, [r7, #4]
 8003bce:	f000 f863 	bl	8003c98 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	2200      	movs	r2, #0
 8003bd6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003bd8:	68bb      	ldr	r3, [r7, #8]
 8003bda:	f003 0301 	and.w	r3, r3, #1
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d00c      	beq.n	8003bfc <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	f003 0301 	and.w	r3, r3, #1
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d007      	beq.n	8003bfc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	f06f 0201 	mvn.w	r2, #1
 8003bf4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003bf6:	6878      	ldr	r0, [r7, #4]
 8003bf8:	f7fd f8ee 	bl	8000dd8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003bfc:	68bb      	ldr	r3, [r7, #8]
 8003bfe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d00c      	beq.n	8003c20 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d007      	beq.n	8003c20 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8003c18:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003c1a:	6878      	ldr	r0, [r7, #4]
 8003c1c:	f000 f900 	bl	8003e20 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003c20:	68bb      	ldr	r3, [r7, #8]
 8003c22:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d00c      	beq.n	8003c44 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d007      	beq.n	8003c44 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003c3c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003c3e:	6878      	ldr	r0, [r7, #4]
 8003c40:	f000 f834 	bl	8003cac <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003c44:	68bb      	ldr	r3, [r7, #8]
 8003c46:	f003 0320 	and.w	r3, r3, #32
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d00c      	beq.n	8003c68 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	f003 0320 	and.w	r3, r3, #32
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d007      	beq.n	8003c68 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	f06f 0220 	mvn.w	r2, #32
 8003c60:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003c62:	6878      	ldr	r0, [r7, #4]
 8003c64:	f000 f8d2 	bl	8003e0c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003c68:	bf00      	nop
 8003c6a:	3710      	adds	r7, #16
 8003c6c:	46bd      	mov	sp, r7
 8003c6e:	bd80      	pop	{r7, pc}

08003c70 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003c70:	b480      	push	{r7}
 8003c72:	b083      	sub	sp, #12
 8003c74:	af00      	add	r7, sp, #0
 8003c76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003c78:	bf00      	nop
 8003c7a:	370c      	adds	r7, #12
 8003c7c:	46bd      	mov	sp, r7
 8003c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c82:	4770      	bx	lr

08003c84 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003c84:	b480      	push	{r7}
 8003c86:	b083      	sub	sp, #12
 8003c88:	af00      	add	r7, sp, #0
 8003c8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003c8c:	bf00      	nop
 8003c8e:	370c      	adds	r7, #12
 8003c90:	46bd      	mov	sp, r7
 8003c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c96:	4770      	bx	lr

08003c98 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003c98:	b480      	push	{r7}
 8003c9a:	b083      	sub	sp, #12
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003ca0:	bf00      	nop
 8003ca2:	370c      	adds	r7, #12
 8003ca4:	46bd      	mov	sp, r7
 8003ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003caa:	4770      	bx	lr

08003cac <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003cac:	b480      	push	{r7}
 8003cae:	b083      	sub	sp, #12
 8003cb0:	af00      	add	r7, sp, #0
 8003cb2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003cb4:	bf00      	nop
 8003cb6:	370c      	adds	r7, #12
 8003cb8:	46bd      	mov	sp, r7
 8003cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cbe:	4770      	bx	lr

08003cc0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003cc0:	b480      	push	{r7}
 8003cc2:	b085      	sub	sp, #20
 8003cc4:	af00      	add	r7, sp, #0
 8003cc6:	6078      	str	r0, [r7, #4]
 8003cc8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	4a43      	ldr	r2, [pc, #268]	@ (8003de0 <TIM_Base_SetConfig+0x120>)
 8003cd4:	4293      	cmp	r3, r2
 8003cd6:	d013      	beq.n	8003d00 <TIM_Base_SetConfig+0x40>
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003cde:	d00f      	beq.n	8003d00 <TIM_Base_SetConfig+0x40>
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	4a40      	ldr	r2, [pc, #256]	@ (8003de4 <TIM_Base_SetConfig+0x124>)
 8003ce4:	4293      	cmp	r3, r2
 8003ce6:	d00b      	beq.n	8003d00 <TIM_Base_SetConfig+0x40>
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	4a3f      	ldr	r2, [pc, #252]	@ (8003de8 <TIM_Base_SetConfig+0x128>)
 8003cec:	4293      	cmp	r3, r2
 8003cee:	d007      	beq.n	8003d00 <TIM_Base_SetConfig+0x40>
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	4a3e      	ldr	r2, [pc, #248]	@ (8003dec <TIM_Base_SetConfig+0x12c>)
 8003cf4:	4293      	cmp	r3, r2
 8003cf6:	d003      	beq.n	8003d00 <TIM_Base_SetConfig+0x40>
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	4a3d      	ldr	r2, [pc, #244]	@ (8003df0 <TIM_Base_SetConfig+0x130>)
 8003cfc:	4293      	cmp	r3, r2
 8003cfe:	d108      	bne.n	8003d12 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003d06:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003d08:	683b      	ldr	r3, [r7, #0]
 8003d0a:	685b      	ldr	r3, [r3, #4]
 8003d0c:	68fa      	ldr	r2, [r7, #12]
 8003d0e:	4313      	orrs	r3, r2
 8003d10:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	4a32      	ldr	r2, [pc, #200]	@ (8003de0 <TIM_Base_SetConfig+0x120>)
 8003d16:	4293      	cmp	r3, r2
 8003d18:	d02b      	beq.n	8003d72 <TIM_Base_SetConfig+0xb2>
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003d20:	d027      	beq.n	8003d72 <TIM_Base_SetConfig+0xb2>
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	4a2f      	ldr	r2, [pc, #188]	@ (8003de4 <TIM_Base_SetConfig+0x124>)
 8003d26:	4293      	cmp	r3, r2
 8003d28:	d023      	beq.n	8003d72 <TIM_Base_SetConfig+0xb2>
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	4a2e      	ldr	r2, [pc, #184]	@ (8003de8 <TIM_Base_SetConfig+0x128>)
 8003d2e:	4293      	cmp	r3, r2
 8003d30:	d01f      	beq.n	8003d72 <TIM_Base_SetConfig+0xb2>
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	4a2d      	ldr	r2, [pc, #180]	@ (8003dec <TIM_Base_SetConfig+0x12c>)
 8003d36:	4293      	cmp	r3, r2
 8003d38:	d01b      	beq.n	8003d72 <TIM_Base_SetConfig+0xb2>
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	4a2c      	ldr	r2, [pc, #176]	@ (8003df0 <TIM_Base_SetConfig+0x130>)
 8003d3e:	4293      	cmp	r3, r2
 8003d40:	d017      	beq.n	8003d72 <TIM_Base_SetConfig+0xb2>
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	4a2b      	ldr	r2, [pc, #172]	@ (8003df4 <TIM_Base_SetConfig+0x134>)
 8003d46:	4293      	cmp	r3, r2
 8003d48:	d013      	beq.n	8003d72 <TIM_Base_SetConfig+0xb2>
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	4a2a      	ldr	r2, [pc, #168]	@ (8003df8 <TIM_Base_SetConfig+0x138>)
 8003d4e:	4293      	cmp	r3, r2
 8003d50:	d00f      	beq.n	8003d72 <TIM_Base_SetConfig+0xb2>
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	4a29      	ldr	r2, [pc, #164]	@ (8003dfc <TIM_Base_SetConfig+0x13c>)
 8003d56:	4293      	cmp	r3, r2
 8003d58:	d00b      	beq.n	8003d72 <TIM_Base_SetConfig+0xb2>
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	4a28      	ldr	r2, [pc, #160]	@ (8003e00 <TIM_Base_SetConfig+0x140>)
 8003d5e:	4293      	cmp	r3, r2
 8003d60:	d007      	beq.n	8003d72 <TIM_Base_SetConfig+0xb2>
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	4a27      	ldr	r2, [pc, #156]	@ (8003e04 <TIM_Base_SetConfig+0x144>)
 8003d66:	4293      	cmp	r3, r2
 8003d68:	d003      	beq.n	8003d72 <TIM_Base_SetConfig+0xb2>
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	4a26      	ldr	r2, [pc, #152]	@ (8003e08 <TIM_Base_SetConfig+0x148>)
 8003d6e:	4293      	cmp	r3, r2
 8003d70:	d108      	bne.n	8003d84 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003d78:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003d7a:	683b      	ldr	r3, [r7, #0]
 8003d7c:	68db      	ldr	r3, [r3, #12]
 8003d7e:	68fa      	ldr	r2, [r7, #12]
 8003d80:	4313      	orrs	r3, r2
 8003d82:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003d8a:	683b      	ldr	r3, [r7, #0]
 8003d8c:	695b      	ldr	r3, [r3, #20]
 8003d8e:	4313      	orrs	r3, r2
 8003d90:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003d92:	683b      	ldr	r3, [r7, #0]
 8003d94:	689a      	ldr	r2, [r3, #8]
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003d9a:	683b      	ldr	r3, [r7, #0]
 8003d9c:	681a      	ldr	r2, [r3, #0]
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	4a0e      	ldr	r2, [pc, #56]	@ (8003de0 <TIM_Base_SetConfig+0x120>)
 8003da6:	4293      	cmp	r3, r2
 8003da8:	d003      	beq.n	8003db2 <TIM_Base_SetConfig+0xf2>
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	4a10      	ldr	r2, [pc, #64]	@ (8003df0 <TIM_Base_SetConfig+0x130>)
 8003dae:	4293      	cmp	r3, r2
 8003db0:	d103      	bne.n	8003dba <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003db2:	683b      	ldr	r3, [r7, #0]
 8003db4:	691a      	ldr	r2, [r3, #16]
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	f043 0204 	orr.w	r2, r3, #4
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	2201      	movs	r2, #1
 8003dca:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	68fa      	ldr	r2, [r7, #12]
 8003dd0:	601a      	str	r2, [r3, #0]
}
 8003dd2:	bf00      	nop
 8003dd4:	3714      	adds	r7, #20
 8003dd6:	46bd      	mov	sp, r7
 8003dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ddc:	4770      	bx	lr
 8003dde:	bf00      	nop
 8003de0:	40010000 	.word	0x40010000
 8003de4:	40000400 	.word	0x40000400
 8003de8:	40000800 	.word	0x40000800
 8003dec:	40000c00 	.word	0x40000c00
 8003df0:	40010400 	.word	0x40010400
 8003df4:	40014000 	.word	0x40014000
 8003df8:	40014400 	.word	0x40014400
 8003dfc:	40014800 	.word	0x40014800
 8003e00:	40001800 	.word	0x40001800
 8003e04:	40001c00 	.word	0x40001c00
 8003e08:	40002000 	.word	0x40002000

08003e0c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003e0c:	b480      	push	{r7}
 8003e0e:	b083      	sub	sp, #12
 8003e10:	af00      	add	r7, sp, #0
 8003e12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003e14:	bf00      	nop
 8003e16:	370c      	adds	r7, #12
 8003e18:	46bd      	mov	sp, r7
 8003e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e1e:	4770      	bx	lr

08003e20 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003e20:	b480      	push	{r7}
 8003e22:	b083      	sub	sp, #12
 8003e24:	af00      	add	r7, sp, #0
 8003e26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003e28:	bf00      	nop
 8003e2a:	370c      	adds	r7, #12
 8003e2c:	46bd      	mov	sp, r7
 8003e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e32:	4770      	bx	lr

08003e34 <__NVIC_SetPriority>:
{
 8003e34:	b480      	push	{r7}
 8003e36:	b083      	sub	sp, #12
 8003e38:	af00      	add	r7, sp, #0
 8003e3a:	4603      	mov	r3, r0
 8003e3c:	6039      	str	r1, [r7, #0]
 8003e3e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003e40:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	db0a      	blt.n	8003e5e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e48:	683b      	ldr	r3, [r7, #0]
 8003e4a:	b2da      	uxtb	r2, r3
 8003e4c:	490c      	ldr	r1, [pc, #48]	@ (8003e80 <__NVIC_SetPriority+0x4c>)
 8003e4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e52:	0112      	lsls	r2, r2, #4
 8003e54:	b2d2      	uxtb	r2, r2
 8003e56:	440b      	add	r3, r1
 8003e58:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8003e5c:	e00a      	b.n	8003e74 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e5e:	683b      	ldr	r3, [r7, #0]
 8003e60:	b2da      	uxtb	r2, r3
 8003e62:	4908      	ldr	r1, [pc, #32]	@ (8003e84 <__NVIC_SetPriority+0x50>)
 8003e64:	79fb      	ldrb	r3, [r7, #7]
 8003e66:	f003 030f 	and.w	r3, r3, #15
 8003e6a:	3b04      	subs	r3, #4
 8003e6c:	0112      	lsls	r2, r2, #4
 8003e6e:	b2d2      	uxtb	r2, r2
 8003e70:	440b      	add	r3, r1
 8003e72:	761a      	strb	r2, [r3, #24]
}
 8003e74:	bf00      	nop
 8003e76:	370c      	adds	r7, #12
 8003e78:	46bd      	mov	sp, r7
 8003e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e7e:	4770      	bx	lr
 8003e80:	e000e100 	.word	0xe000e100
 8003e84:	e000ed00 	.word	0xe000ed00

08003e88 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8003e88:	b580      	push	{r7, lr}
 8003e8a:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8003e8c:	4b05      	ldr	r3, [pc, #20]	@ (8003ea4 <SysTick_Handler+0x1c>)
 8003e8e:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8003e90:	f001 fe88 	bl	8005ba4 <xTaskGetSchedulerState>
 8003e94:	4603      	mov	r3, r0
 8003e96:	2b01      	cmp	r3, #1
 8003e98:	d001      	beq.n	8003e9e <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8003e9a:	f002 fc7d 	bl	8006798 <xPortSysTickHandler>
  }
}
 8003e9e:	bf00      	nop
 8003ea0:	bd80      	pop	{r7, pc}
 8003ea2:	bf00      	nop
 8003ea4:	e000e010 	.word	0xe000e010

08003ea8 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8003ea8:	b580      	push	{r7, lr}
 8003eaa:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8003eac:	2100      	movs	r1, #0
 8003eae:	f06f 0004 	mvn.w	r0, #4
 8003eb2:	f7ff ffbf 	bl	8003e34 <__NVIC_SetPriority>
#endif
}
 8003eb6:	bf00      	nop
 8003eb8:	bd80      	pop	{r7, pc}
	...

08003ebc <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8003ebc:	b480      	push	{r7}
 8003ebe:	b083      	sub	sp, #12
 8003ec0:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003ec2:	f3ef 8305 	mrs	r3, IPSR
 8003ec6:	603b      	str	r3, [r7, #0]
  return(result);
 8003ec8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d003      	beq.n	8003ed6 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8003ece:	f06f 0305 	mvn.w	r3, #5
 8003ed2:	607b      	str	r3, [r7, #4]
 8003ed4:	e00c      	b.n	8003ef0 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8003ed6:	4b0a      	ldr	r3, [pc, #40]	@ (8003f00 <osKernelInitialize+0x44>)
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d105      	bne.n	8003eea <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8003ede:	4b08      	ldr	r3, [pc, #32]	@ (8003f00 <osKernelInitialize+0x44>)
 8003ee0:	2201      	movs	r2, #1
 8003ee2:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8003ee4:	2300      	movs	r3, #0
 8003ee6:	607b      	str	r3, [r7, #4]
 8003ee8:	e002      	b.n	8003ef0 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8003eea:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003eee:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8003ef0:	687b      	ldr	r3, [r7, #4]
}
 8003ef2:	4618      	mov	r0, r3
 8003ef4:	370c      	adds	r7, #12
 8003ef6:	46bd      	mov	sp, r7
 8003ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003efc:	4770      	bx	lr
 8003efe:	bf00      	nop
 8003f00:	200005e4 	.word	0x200005e4

08003f04 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8003f04:	b580      	push	{r7, lr}
 8003f06:	b082      	sub	sp, #8
 8003f08:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003f0a:	f3ef 8305 	mrs	r3, IPSR
 8003f0e:	603b      	str	r3, [r7, #0]
  return(result);
 8003f10:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d003      	beq.n	8003f1e <osKernelStart+0x1a>
    stat = osErrorISR;
 8003f16:	f06f 0305 	mvn.w	r3, #5
 8003f1a:	607b      	str	r3, [r7, #4]
 8003f1c:	e010      	b.n	8003f40 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8003f1e:	4b0b      	ldr	r3, [pc, #44]	@ (8003f4c <osKernelStart+0x48>)
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	2b01      	cmp	r3, #1
 8003f24:	d109      	bne.n	8003f3a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8003f26:	f7ff ffbf 	bl	8003ea8 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8003f2a:	4b08      	ldr	r3, [pc, #32]	@ (8003f4c <osKernelStart+0x48>)
 8003f2c:	2202      	movs	r2, #2
 8003f2e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8003f30:	f001 f9d4 	bl	80052dc <vTaskStartScheduler>
      stat = osOK;
 8003f34:	2300      	movs	r3, #0
 8003f36:	607b      	str	r3, [r7, #4]
 8003f38:	e002      	b.n	8003f40 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8003f3a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003f3e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8003f40:	687b      	ldr	r3, [r7, #4]
}
 8003f42:	4618      	mov	r0, r3
 8003f44:	3708      	adds	r7, #8
 8003f46:	46bd      	mov	sp, r7
 8003f48:	bd80      	pop	{r7, pc}
 8003f4a:	bf00      	nop
 8003f4c:	200005e4 	.word	0x200005e4

08003f50 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8003f50:	b580      	push	{r7, lr}
 8003f52:	b08e      	sub	sp, #56	@ 0x38
 8003f54:	af04      	add	r7, sp, #16
 8003f56:	60f8      	str	r0, [r7, #12]
 8003f58:	60b9      	str	r1, [r7, #8]
 8003f5a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8003f5c:	2300      	movs	r3, #0
 8003f5e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003f60:	f3ef 8305 	mrs	r3, IPSR
 8003f64:	617b      	str	r3, [r7, #20]
  return(result);
 8003f66:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d17e      	bne.n	800406a <osThreadNew+0x11a>
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d07b      	beq.n	800406a <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8003f72:	2380      	movs	r3, #128	@ 0x80
 8003f74:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8003f76:	2318      	movs	r3, #24
 8003f78:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8003f7a:	2300      	movs	r3, #0
 8003f7c:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8003f7e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003f82:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d045      	beq.n	8004016 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d002      	beq.n	8003f98 <osThreadNew+0x48>
        name = attr->name;
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	699b      	ldr	r3, [r3, #24]
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d002      	beq.n	8003fa6 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	699b      	ldr	r3, [r3, #24]
 8003fa4:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8003fa6:	69fb      	ldr	r3, [r7, #28]
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d008      	beq.n	8003fbe <osThreadNew+0x6e>
 8003fac:	69fb      	ldr	r3, [r7, #28]
 8003fae:	2b38      	cmp	r3, #56	@ 0x38
 8003fb0:	d805      	bhi.n	8003fbe <osThreadNew+0x6e>
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	685b      	ldr	r3, [r3, #4]
 8003fb6:	f003 0301 	and.w	r3, r3, #1
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d001      	beq.n	8003fc2 <osThreadNew+0x72>
        return (NULL);
 8003fbe:	2300      	movs	r3, #0
 8003fc0:	e054      	b.n	800406c <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	695b      	ldr	r3, [r3, #20]
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d003      	beq.n	8003fd2 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	695b      	ldr	r3, [r3, #20]
 8003fce:	089b      	lsrs	r3, r3, #2
 8003fd0:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	689b      	ldr	r3, [r3, #8]
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d00e      	beq.n	8003ff8 <osThreadNew+0xa8>
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	68db      	ldr	r3, [r3, #12]
 8003fde:	2ba7      	cmp	r3, #167	@ 0xa7
 8003fe0:	d90a      	bls.n	8003ff8 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d006      	beq.n	8003ff8 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	695b      	ldr	r3, [r3, #20]
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d002      	beq.n	8003ff8 <osThreadNew+0xa8>
        mem = 1;
 8003ff2:	2301      	movs	r3, #1
 8003ff4:	61bb      	str	r3, [r7, #24]
 8003ff6:	e010      	b.n	800401a <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	689b      	ldr	r3, [r3, #8]
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d10c      	bne.n	800401a <osThreadNew+0xca>
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	68db      	ldr	r3, [r3, #12]
 8004004:	2b00      	cmp	r3, #0
 8004006:	d108      	bne.n	800401a <osThreadNew+0xca>
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	691b      	ldr	r3, [r3, #16]
 800400c:	2b00      	cmp	r3, #0
 800400e:	d104      	bne.n	800401a <osThreadNew+0xca>
          mem = 0;
 8004010:	2300      	movs	r3, #0
 8004012:	61bb      	str	r3, [r7, #24]
 8004014:	e001      	b.n	800401a <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8004016:	2300      	movs	r3, #0
 8004018:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800401a:	69bb      	ldr	r3, [r7, #24]
 800401c:	2b01      	cmp	r3, #1
 800401e:	d110      	bne.n	8004042 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8004024:	687a      	ldr	r2, [r7, #4]
 8004026:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004028:	9202      	str	r2, [sp, #8]
 800402a:	9301      	str	r3, [sp, #4]
 800402c:	69fb      	ldr	r3, [r7, #28]
 800402e:	9300      	str	r3, [sp, #0]
 8004030:	68bb      	ldr	r3, [r7, #8]
 8004032:	6a3a      	ldr	r2, [r7, #32]
 8004034:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004036:	68f8      	ldr	r0, [r7, #12]
 8004038:	f000 ff5c 	bl	8004ef4 <xTaskCreateStatic>
 800403c:	4603      	mov	r3, r0
 800403e:	613b      	str	r3, [r7, #16]
 8004040:	e013      	b.n	800406a <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8004042:	69bb      	ldr	r3, [r7, #24]
 8004044:	2b00      	cmp	r3, #0
 8004046:	d110      	bne.n	800406a <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8004048:	6a3b      	ldr	r3, [r7, #32]
 800404a:	b29a      	uxth	r2, r3
 800404c:	f107 0310 	add.w	r3, r7, #16
 8004050:	9301      	str	r3, [sp, #4]
 8004052:	69fb      	ldr	r3, [r7, #28]
 8004054:	9300      	str	r3, [sp, #0]
 8004056:	68bb      	ldr	r3, [r7, #8]
 8004058:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800405a:	68f8      	ldr	r0, [r7, #12]
 800405c:	f000 ffaa 	bl	8004fb4 <xTaskCreate>
 8004060:	4603      	mov	r3, r0
 8004062:	2b01      	cmp	r3, #1
 8004064:	d001      	beq.n	800406a <osThreadNew+0x11a>
            hTask = NULL;
 8004066:	2300      	movs	r3, #0
 8004068:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800406a:	693b      	ldr	r3, [r7, #16]
}
 800406c:	4618      	mov	r0, r3
 800406e:	3728      	adds	r7, #40	@ 0x28
 8004070:	46bd      	mov	sp, r7
 8004072:	bd80      	pop	{r7, pc}

08004074 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8004074:	b580      	push	{r7, lr}
 8004076:	b084      	sub	sp, #16
 8004078:	af00      	add	r7, sp, #0
 800407a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800407c:	f3ef 8305 	mrs	r3, IPSR
 8004080:	60bb      	str	r3, [r7, #8]
  return(result);
 8004082:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004084:	2b00      	cmp	r3, #0
 8004086:	d003      	beq.n	8004090 <osDelay+0x1c>
    stat = osErrorISR;
 8004088:	f06f 0305 	mvn.w	r3, #5
 800408c:	60fb      	str	r3, [r7, #12]
 800408e:	e007      	b.n	80040a0 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8004090:	2300      	movs	r3, #0
 8004092:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	2b00      	cmp	r3, #0
 8004098:	d002      	beq.n	80040a0 <osDelay+0x2c>
      vTaskDelay(ticks);
 800409a:	6878      	ldr	r0, [r7, #4]
 800409c:	f001 f8e8 	bl	8005270 <vTaskDelay>
    }
  }

  return (stat);
 80040a0:	68fb      	ldr	r3, [r7, #12]
}
 80040a2:	4618      	mov	r0, r3
 80040a4:	3710      	adds	r7, #16
 80040a6:	46bd      	mov	sp, r7
 80040a8:	bd80      	pop	{r7, pc}

080040aa <osEventFlagsNew>:
}
#endif /* (configUSE_OS2_TIMER == 1) */

/*---------------------------------------------------------------------------*/

osEventFlagsId_t osEventFlagsNew (const osEventFlagsAttr_t *attr) {
 80040aa:	b580      	push	{r7, lr}
 80040ac:	b086      	sub	sp, #24
 80040ae:	af00      	add	r7, sp, #0
 80040b0:	6078      	str	r0, [r7, #4]
  EventGroupHandle_t hEventGroup;
  int32_t mem;

  hEventGroup = NULL;
 80040b2:	2300      	movs	r3, #0
 80040b4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80040b6:	f3ef 8305 	mrs	r3, IPSR
 80040ba:	60fb      	str	r3, [r7, #12]
  return(result);
 80040bc:	68fb      	ldr	r3, [r7, #12]

  if (!IS_IRQ()) {
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d12d      	bne.n	800411e <osEventFlagsNew+0x74>
    mem = -1;
 80040c2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80040c6:	613b      	str	r3, [r7, #16]

    if (attr != NULL) {
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d015      	beq.n	80040fa <osEventFlagsNew+0x50>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticEventGroup_t))) {
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	689b      	ldr	r3, [r3, #8]
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d006      	beq.n	80040e4 <osEventFlagsNew+0x3a>
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	68db      	ldr	r3, [r3, #12]
 80040da:	2b1f      	cmp	r3, #31
 80040dc:	d902      	bls.n	80040e4 <osEventFlagsNew+0x3a>
        mem = 1;
 80040de:	2301      	movs	r3, #1
 80040e0:	613b      	str	r3, [r7, #16]
 80040e2:	e00c      	b.n	80040fe <osEventFlagsNew+0x54>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	689b      	ldr	r3, [r3, #8]
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d108      	bne.n	80040fe <osEventFlagsNew+0x54>
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	68db      	ldr	r3, [r3, #12]
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d104      	bne.n	80040fe <osEventFlagsNew+0x54>
          mem = 0;
 80040f4:	2300      	movs	r3, #0
 80040f6:	613b      	str	r3, [r7, #16]
 80040f8:	e001      	b.n	80040fe <osEventFlagsNew+0x54>
        }
      }
    }
    else {
      mem = 0;
 80040fa:	2300      	movs	r3, #0
 80040fc:	613b      	str	r3, [r7, #16]
    }

    if (mem == 1) {
 80040fe:	693b      	ldr	r3, [r7, #16]
 8004100:	2b01      	cmp	r3, #1
 8004102:	d106      	bne.n	8004112 <osEventFlagsNew+0x68>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
      hEventGroup = xEventGroupCreateStatic (attr->cb_mem);
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	689b      	ldr	r3, [r3, #8]
 8004108:	4618      	mov	r0, r3
 800410a:	f000 f8b5 	bl	8004278 <xEventGroupCreateStatic>
 800410e:	6178      	str	r0, [r7, #20]
 8004110:	e005      	b.n	800411e <osEventFlagsNew+0x74>
      #endif
    }
    else {
      if (mem == 0) {
 8004112:	693b      	ldr	r3, [r7, #16]
 8004114:	2b00      	cmp	r3, #0
 8004116:	d102      	bne.n	800411e <osEventFlagsNew+0x74>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hEventGroup = xEventGroupCreate();
 8004118:	f000 f8e7 	bl	80042ea <xEventGroupCreate>
 800411c:	6178      	str	r0, [r7, #20]
        #endif
      }
    }
  }

  return ((osEventFlagsId_t)hEventGroup);
 800411e:	697b      	ldr	r3, [r7, #20]
}
 8004120:	4618      	mov	r0, r3
 8004122:	3718      	adds	r7, #24
 8004124:	46bd      	mov	sp, r7
 8004126:	bd80      	pop	{r7, pc}

08004128 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8004128:	b580      	push	{r7, lr}
 800412a:	b08a      	sub	sp, #40	@ 0x28
 800412c:	af02      	add	r7, sp, #8
 800412e:	60f8      	str	r0, [r7, #12]
 8004130:	60b9      	str	r1, [r7, #8]
 8004132:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8004134:	2300      	movs	r3, #0
 8004136:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004138:	f3ef 8305 	mrs	r3, IPSR
 800413c:	613b      	str	r3, [r7, #16]
  return(result);
 800413e:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8004140:	2b00      	cmp	r3, #0
 8004142:	d15f      	bne.n	8004204 <osMessageQueueNew+0xdc>
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	2b00      	cmp	r3, #0
 8004148:	d05c      	beq.n	8004204 <osMessageQueueNew+0xdc>
 800414a:	68bb      	ldr	r3, [r7, #8]
 800414c:	2b00      	cmp	r3, #0
 800414e:	d059      	beq.n	8004204 <osMessageQueueNew+0xdc>
    mem = -1;
 8004150:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004154:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	2b00      	cmp	r3, #0
 800415a:	d029      	beq.n	80041b0 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	689b      	ldr	r3, [r3, #8]
 8004160:	2b00      	cmp	r3, #0
 8004162:	d012      	beq.n	800418a <osMessageQueueNew+0x62>
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	68db      	ldr	r3, [r3, #12]
 8004168:	2b4f      	cmp	r3, #79	@ 0x4f
 800416a:	d90e      	bls.n	800418a <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8004170:	2b00      	cmp	r3, #0
 8004172:	d00a      	beq.n	800418a <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	695a      	ldr	r2, [r3, #20]
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	68b9      	ldr	r1, [r7, #8]
 800417c:	fb01 f303 	mul.w	r3, r1, r3
 8004180:	429a      	cmp	r2, r3
 8004182:	d302      	bcc.n	800418a <osMessageQueueNew+0x62>
        mem = 1;
 8004184:	2301      	movs	r3, #1
 8004186:	61bb      	str	r3, [r7, #24]
 8004188:	e014      	b.n	80041b4 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	689b      	ldr	r3, [r3, #8]
 800418e:	2b00      	cmp	r3, #0
 8004190:	d110      	bne.n	80041b4 <osMessageQueueNew+0x8c>
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	68db      	ldr	r3, [r3, #12]
 8004196:	2b00      	cmp	r3, #0
 8004198:	d10c      	bne.n	80041b4 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d108      	bne.n	80041b4 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	695b      	ldr	r3, [r3, #20]
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d104      	bne.n	80041b4 <osMessageQueueNew+0x8c>
          mem = 0;
 80041aa:	2300      	movs	r3, #0
 80041ac:	61bb      	str	r3, [r7, #24]
 80041ae:	e001      	b.n	80041b4 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 80041b0:	2300      	movs	r3, #0
 80041b2:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80041b4:	69bb      	ldr	r3, [r7, #24]
 80041b6:	2b01      	cmp	r3, #1
 80041b8:	d10b      	bne.n	80041d2 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	691a      	ldr	r2, [r3, #16]
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	689b      	ldr	r3, [r3, #8]
 80041c2:	2100      	movs	r1, #0
 80041c4:	9100      	str	r1, [sp, #0]
 80041c6:	68b9      	ldr	r1, [r7, #8]
 80041c8:	68f8      	ldr	r0, [r7, #12]
 80041ca:	f000 f9c7 	bl	800455c <xQueueGenericCreateStatic>
 80041ce:	61f8      	str	r0, [r7, #28]
 80041d0:	e008      	b.n	80041e4 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 80041d2:	69bb      	ldr	r3, [r7, #24]
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d105      	bne.n	80041e4 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 80041d8:	2200      	movs	r2, #0
 80041da:	68b9      	ldr	r1, [r7, #8]
 80041dc:	68f8      	ldr	r0, [r7, #12]
 80041de:	f000 fa3a 	bl	8004656 <xQueueGenericCreate>
 80041e2:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 80041e4:	69fb      	ldr	r3, [r7, #28]
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d00c      	beq.n	8004204 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d003      	beq.n	80041f8 <osMessageQueueNew+0xd0>
        name = attr->name;
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	617b      	str	r3, [r7, #20]
 80041f6:	e001      	b.n	80041fc <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 80041f8:	2300      	movs	r3, #0
 80041fa:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 80041fc:	6979      	ldr	r1, [r7, #20]
 80041fe:	69f8      	ldr	r0, [r7, #28]
 8004200:	f000 fe1a 	bl	8004e38 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8004204:	69fb      	ldr	r3, [r7, #28]
}
 8004206:	4618      	mov	r0, r3
 8004208:	3720      	adds	r7, #32
 800420a:	46bd      	mov	sp, r7
 800420c:	bd80      	pop	{r7, pc}
	...

08004210 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8004210:	b480      	push	{r7}
 8004212:	b085      	sub	sp, #20
 8004214:	af00      	add	r7, sp, #0
 8004216:	60f8      	str	r0, [r7, #12]
 8004218:	60b9      	str	r1, [r7, #8]
 800421a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	4a07      	ldr	r2, [pc, #28]	@ (800423c <vApplicationGetIdleTaskMemory+0x2c>)
 8004220:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8004222:	68bb      	ldr	r3, [r7, #8]
 8004224:	4a06      	ldr	r2, [pc, #24]	@ (8004240 <vApplicationGetIdleTaskMemory+0x30>)
 8004226:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	2280      	movs	r2, #128	@ 0x80
 800422c:	601a      	str	r2, [r3, #0]
}
 800422e:	bf00      	nop
 8004230:	3714      	adds	r7, #20
 8004232:	46bd      	mov	sp, r7
 8004234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004238:	4770      	bx	lr
 800423a:	bf00      	nop
 800423c:	200005e8 	.word	0x200005e8
 8004240:	20000690 	.word	0x20000690

08004244 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8004244:	b480      	push	{r7}
 8004246:	b085      	sub	sp, #20
 8004248:	af00      	add	r7, sp, #0
 800424a:	60f8      	str	r0, [r7, #12]
 800424c:	60b9      	str	r1, [r7, #8]
 800424e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	4a07      	ldr	r2, [pc, #28]	@ (8004270 <vApplicationGetTimerTaskMemory+0x2c>)
 8004254:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8004256:	68bb      	ldr	r3, [r7, #8]
 8004258:	4a06      	ldr	r2, [pc, #24]	@ (8004274 <vApplicationGetTimerTaskMemory+0x30>)
 800425a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004262:	601a      	str	r2, [r3, #0]
}
 8004264:	bf00      	nop
 8004266:	3714      	adds	r7, #20
 8004268:	46bd      	mov	sp, r7
 800426a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800426e:	4770      	bx	lr
 8004270:	20000890 	.word	0x20000890
 8004274:	20000938 	.word	0x20000938

08004278 <xEventGroupCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreateStatic( StaticEventGroup_t *pxEventGroupBuffer )
	{
 8004278:	b580      	push	{r7, lr}
 800427a:	b086      	sub	sp, #24
 800427c:	af00      	add	r7, sp, #0
 800427e:	6078      	str	r0, [r7, #4]
	EventGroup_t *pxEventBits;

		/* A StaticEventGroup_t object must be provided. */
		configASSERT( pxEventGroupBuffer );
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	2b00      	cmp	r3, #0
 8004284:	d10b      	bne.n	800429e <xEventGroupCreateStatic+0x26>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004286:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800428a:	f383 8811 	msr	BASEPRI, r3
 800428e:	f3bf 8f6f 	isb	sy
 8004292:	f3bf 8f4f 	dsb	sy
 8004296:	613b      	str	r3, [r7, #16]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8004298:	bf00      	nop
 800429a:	bf00      	nop
 800429c:	e7fd      	b.n	800429a <xEventGroupCreateStatic+0x22>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticEventGroup_t equals the size of the real
			event group structure. */
			volatile size_t xSize = sizeof( StaticEventGroup_t );
 800429e:	2320      	movs	r3, #32
 80042a0:	60bb      	str	r3, [r7, #8]
			configASSERT( xSize == sizeof( EventGroup_t ) );
 80042a2:	68bb      	ldr	r3, [r7, #8]
 80042a4:	2b20      	cmp	r3, #32
 80042a6:	d00b      	beq.n	80042c0 <xEventGroupCreateStatic+0x48>
	__asm volatile
 80042a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80042ac:	f383 8811 	msr	BASEPRI, r3
 80042b0:	f3bf 8f6f 	isb	sy
 80042b4:	f3bf 8f4f 	dsb	sy
 80042b8:	60fb      	str	r3, [r7, #12]
}
 80042ba:	bf00      	nop
 80042bc:	bf00      	nop
 80042be:	e7fd      	b.n	80042bc <xEventGroupCreateStatic+0x44>
		} /*lint !e529 xSize is referenced if configASSERT() is defined. */
		#endif /* configASSERT_DEFINED */

		/* The user has provided a statically allocated event group - use it. */
		pxEventBits = ( EventGroup_t * ) pxEventGroupBuffer; /*lint !e740 !e9087 EventGroup_t and StaticEventGroup_t are deliberately aliased for data hiding purposes and guaranteed to have the same size and alignment requirement - checked by configASSERT(). */
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	617b      	str	r3, [r7, #20]

		if( pxEventBits != NULL )
 80042c4:	697b      	ldr	r3, [r7, #20]
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d00a      	beq.n	80042e0 <xEventGroupCreateStatic+0x68>
		{
			pxEventBits->uxEventBits = 0;
 80042ca:	697b      	ldr	r3, [r7, #20]
 80042cc:	2200      	movs	r2, #0
 80042ce:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 80042d0:	697b      	ldr	r3, [r7, #20]
 80042d2:	3304      	adds	r3, #4
 80042d4:	4618      	mov	r0, r3
 80042d6:	f000 f822 	bl	800431e <vListInitialise>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note that
				this event group was created statically in case the event group
				is later deleted. */
				pxEventBits->ucStaticallyAllocated = pdTRUE;
 80042da:	697b      	ldr	r3, [r7, #20]
 80042dc:	2201      	movs	r2, #1
 80042de:	771a      	strb	r2, [r3, #28]
			pxEventGroupBuffer pointing to a pre-allocated (compile time
			allocated) StaticEventGroup_t variable. */
			traceEVENT_GROUP_CREATE_FAILED();
		}

		return pxEventBits;
 80042e0:	697b      	ldr	r3, [r7, #20]
	}
 80042e2:	4618      	mov	r0, r3
 80042e4:	3718      	adds	r7, #24
 80042e6:	46bd      	mov	sp, r7
 80042e8:	bd80      	pop	{r7, pc}

080042ea <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 80042ea:	b580      	push	{r7, lr}
 80042ec:	b082      	sub	sp, #8
 80042ee:	af00      	add	r7, sp, #0
		TickType_t alignment requirements the cast is safe.  In other cases,
		where the natural word size of the architecture is less than
		sizeof( TickType_t ), the TickType_t variables will be accessed in two
		or more reads operations, and the alignment requirements is only that
		of each individual read. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) ); /*lint !e9087 !e9079 see comment above. */
 80042f0:	2020      	movs	r0, #32
 80042f2:	f002 fae3 	bl	80068bc <pvPortMalloc>
 80042f6:	6078      	str	r0, [r7, #4]

		if( pxEventBits != NULL )
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d00a      	beq.n	8004314 <xEventGroupCreate+0x2a>
		{
			pxEventBits->uxEventBits = 0;
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	2200      	movs	r2, #0
 8004302:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	3304      	adds	r3, #4
 8004308:	4618      	mov	r0, r3
 800430a:	f000 f808 	bl	800431e <vListInitialise>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note this
				event group was allocated statically in case the event group is
				later deleted. */
				pxEventBits->ucStaticallyAllocated = pdFALSE;
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	2200      	movs	r2, #0
 8004312:	771a      	strb	r2, [r3, #28]
		else
		{
			traceEVENT_GROUP_CREATE_FAILED(); /*lint !e9063 Else branch only exists to allow tracing and does not generate code if trace macros are not defined. */
		}

		return pxEventBits;
 8004314:	687b      	ldr	r3, [r7, #4]
	}
 8004316:	4618      	mov	r0, r3
 8004318:	3708      	adds	r7, #8
 800431a:	46bd      	mov	sp, r7
 800431c:	bd80      	pop	{r7, pc}

0800431e <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800431e:	b480      	push	{r7}
 8004320:	b083      	sub	sp, #12
 8004322:	af00      	add	r7, sp, #0
 8004324:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	f103 0208 	add.w	r2, r3, #8
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004336:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	f103 0208 	add.w	r2, r3, #8
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	f103 0208 	add.w	r2, r3, #8
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	2200      	movs	r2, #0
 8004350:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004352:	bf00      	nop
 8004354:	370c      	adds	r7, #12
 8004356:	46bd      	mov	sp, r7
 8004358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800435c:	4770      	bx	lr

0800435e <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800435e:	b480      	push	{r7}
 8004360:	b083      	sub	sp, #12
 8004362:	af00      	add	r7, sp, #0
 8004364:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	2200      	movs	r2, #0
 800436a:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800436c:	bf00      	nop
 800436e:	370c      	adds	r7, #12
 8004370:	46bd      	mov	sp, r7
 8004372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004376:	4770      	bx	lr

08004378 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004378:	b480      	push	{r7}
 800437a:	b085      	sub	sp, #20
 800437c:	af00      	add	r7, sp, #0
 800437e:	6078      	str	r0, [r7, #4]
 8004380:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	685b      	ldr	r3, [r3, #4]
 8004386:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004388:	683b      	ldr	r3, [r7, #0]
 800438a:	68fa      	ldr	r2, [r7, #12]
 800438c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	689a      	ldr	r2, [r3, #8]
 8004392:	683b      	ldr	r3, [r7, #0]
 8004394:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	689b      	ldr	r3, [r3, #8]
 800439a:	683a      	ldr	r2, [r7, #0]
 800439c:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	683a      	ldr	r2, [r7, #0]
 80043a2:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80043a4:	683b      	ldr	r3, [r7, #0]
 80043a6:	687a      	ldr	r2, [r7, #4]
 80043a8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	1c5a      	adds	r2, r3, #1
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	601a      	str	r2, [r3, #0]
}
 80043b4:	bf00      	nop
 80043b6:	3714      	adds	r7, #20
 80043b8:	46bd      	mov	sp, r7
 80043ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043be:	4770      	bx	lr

080043c0 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80043c0:	b480      	push	{r7}
 80043c2:	b085      	sub	sp, #20
 80043c4:	af00      	add	r7, sp, #0
 80043c6:	6078      	str	r0, [r7, #4]
 80043c8:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80043ca:	683b      	ldr	r3, [r7, #0]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80043d0:	68bb      	ldr	r3, [r7, #8]
 80043d2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80043d6:	d103      	bne.n	80043e0 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	691b      	ldr	r3, [r3, #16]
 80043dc:	60fb      	str	r3, [r7, #12]
 80043de:	e00c      	b.n	80043fa <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	3308      	adds	r3, #8
 80043e4:	60fb      	str	r3, [r7, #12]
 80043e6:	e002      	b.n	80043ee <vListInsert+0x2e>
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	685b      	ldr	r3, [r3, #4]
 80043ec:	60fb      	str	r3, [r7, #12]
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	685b      	ldr	r3, [r3, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	68ba      	ldr	r2, [r7, #8]
 80043f6:	429a      	cmp	r2, r3
 80043f8:	d2f6      	bcs.n	80043e8 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	685a      	ldr	r2, [r3, #4]
 80043fe:	683b      	ldr	r3, [r7, #0]
 8004400:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004402:	683b      	ldr	r3, [r7, #0]
 8004404:	685b      	ldr	r3, [r3, #4]
 8004406:	683a      	ldr	r2, [r7, #0]
 8004408:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800440a:	683b      	ldr	r3, [r7, #0]
 800440c:	68fa      	ldr	r2, [r7, #12]
 800440e:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	683a      	ldr	r2, [r7, #0]
 8004414:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004416:	683b      	ldr	r3, [r7, #0]
 8004418:	687a      	ldr	r2, [r7, #4]
 800441a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	1c5a      	adds	r2, r3, #1
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	601a      	str	r2, [r3, #0]
}
 8004426:	bf00      	nop
 8004428:	3714      	adds	r7, #20
 800442a:	46bd      	mov	sp, r7
 800442c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004430:	4770      	bx	lr

08004432 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004432:	b480      	push	{r7}
 8004434:	b085      	sub	sp, #20
 8004436:	af00      	add	r7, sp, #0
 8004438:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	691b      	ldr	r3, [r3, #16]
 800443e:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	685b      	ldr	r3, [r3, #4]
 8004444:	687a      	ldr	r2, [r7, #4]
 8004446:	6892      	ldr	r2, [r2, #8]
 8004448:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	689b      	ldr	r3, [r3, #8]
 800444e:	687a      	ldr	r2, [r7, #4]
 8004450:	6852      	ldr	r2, [r2, #4]
 8004452:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	685b      	ldr	r3, [r3, #4]
 8004458:	687a      	ldr	r2, [r7, #4]
 800445a:	429a      	cmp	r2, r3
 800445c:	d103      	bne.n	8004466 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	689a      	ldr	r2, [r3, #8]
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	2200      	movs	r2, #0
 800446a:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	1e5a      	subs	r2, r3, #1
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	681b      	ldr	r3, [r3, #0]
}
 800447a:	4618      	mov	r0, r3
 800447c:	3714      	adds	r7, #20
 800447e:	46bd      	mov	sp, r7
 8004480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004484:	4770      	bx	lr
	...

08004488 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004488:	b580      	push	{r7, lr}
 800448a:	b084      	sub	sp, #16
 800448c:	af00      	add	r7, sp, #0
 800448e:	6078      	str	r0, [r7, #4]
 8004490:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	2b00      	cmp	r3, #0
 800449a:	d10b      	bne.n	80044b4 <xQueueGenericReset+0x2c>
	__asm volatile
 800449c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80044a0:	f383 8811 	msr	BASEPRI, r3
 80044a4:	f3bf 8f6f 	isb	sy
 80044a8:	f3bf 8f4f 	dsb	sy
 80044ac:	60bb      	str	r3, [r7, #8]
}
 80044ae:	bf00      	nop
 80044b0:	bf00      	nop
 80044b2:	e7fd      	b.n	80044b0 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80044b4:	f002 f8e0 	bl	8006678 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	681a      	ldr	r2, [r3, #0]
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80044c0:	68f9      	ldr	r1, [r7, #12]
 80044c2:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80044c4:	fb01 f303 	mul.w	r3, r1, r3
 80044c8:	441a      	add	r2, r3
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	2200      	movs	r2, #0
 80044d2:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	681a      	ldr	r2, [r3, #0]
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	681a      	ldr	r2, [r3, #0]
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80044e4:	3b01      	subs	r3, #1
 80044e6:	68f9      	ldr	r1, [r7, #12]
 80044e8:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80044ea:	fb01 f303 	mul.w	r3, r1, r3
 80044ee:	441a      	add	r2, r3
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	22ff      	movs	r2, #255	@ 0xff
 80044f8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	22ff      	movs	r2, #255	@ 0xff
 8004500:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8004504:	683b      	ldr	r3, [r7, #0]
 8004506:	2b00      	cmp	r3, #0
 8004508:	d114      	bne.n	8004534 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	691b      	ldr	r3, [r3, #16]
 800450e:	2b00      	cmp	r3, #0
 8004510:	d01a      	beq.n	8004548 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	3310      	adds	r3, #16
 8004516:	4618      	mov	r0, r3
 8004518:	f001 f97e 	bl	8005818 <xTaskRemoveFromEventList>
 800451c:	4603      	mov	r3, r0
 800451e:	2b00      	cmp	r3, #0
 8004520:	d012      	beq.n	8004548 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004522:	4b0d      	ldr	r3, [pc, #52]	@ (8004558 <xQueueGenericReset+0xd0>)
 8004524:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004528:	601a      	str	r2, [r3, #0]
 800452a:	f3bf 8f4f 	dsb	sy
 800452e:	f3bf 8f6f 	isb	sy
 8004532:	e009      	b.n	8004548 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	3310      	adds	r3, #16
 8004538:	4618      	mov	r0, r3
 800453a:	f7ff fef0 	bl	800431e <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	3324      	adds	r3, #36	@ 0x24
 8004542:	4618      	mov	r0, r3
 8004544:	f7ff feeb 	bl	800431e <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004548:	f002 f8c8 	bl	80066dc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800454c:	2301      	movs	r3, #1
}
 800454e:	4618      	mov	r0, r3
 8004550:	3710      	adds	r7, #16
 8004552:	46bd      	mov	sp, r7
 8004554:	bd80      	pop	{r7, pc}
 8004556:	bf00      	nop
 8004558:	e000ed04 	.word	0xe000ed04

0800455c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800455c:	b580      	push	{r7, lr}
 800455e:	b08e      	sub	sp, #56	@ 0x38
 8004560:	af02      	add	r7, sp, #8
 8004562:	60f8      	str	r0, [r7, #12]
 8004564:	60b9      	str	r1, [r7, #8]
 8004566:	607a      	str	r2, [r7, #4]
 8004568:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	2b00      	cmp	r3, #0
 800456e:	d10b      	bne.n	8004588 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8004570:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004574:	f383 8811 	msr	BASEPRI, r3
 8004578:	f3bf 8f6f 	isb	sy
 800457c:	f3bf 8f4f 	dsb	sy
 8004580:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004582:	bf00      	nop
 8004584:	bf00      	nop
 8004586:	e7fd      	b.n	8004584 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8004588:	683b      	ldr	r3, [r7, #0]
 800458a:	2b00      	cmp	r3, #0
 800458c:	d10b      	bne.n	80045a6 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800458e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004592:	f383 8811 	msr	BASEPRI, r3
 8004596:	f3bf 8f6f 	isb	sy
 800459a:	f3bf 8f4f 	dsb	sy
 800459e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80045a0:	bf00      	nop
 80045a2:	bf00      	nop
 80045a4:	e7fd      	b.n	80045a2 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d002      	beq.n	80045b2 <xQueueGenericCreateStatic+0x56>
 80045ac:	68bb      	ldr	r3, [r7, #8]
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d001      	beq.n	80045b6 <xQueueGenericCreateStatic+0x5a>
 80045b2:	2301      	movs	r3, #1
 80045b4:	e000      	b.n	80045b8 <xQueueGenericCreateStatic+0x5c>
 80045b6:	2300      	movs	r3, #0
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d10b      	bne.n	80045d4 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 80045bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80045c0:	f383 8811 	msr	BASEPRI, r3
 80045c4:	f3bf 8f6f 	isb	sy
 80045c8:	f3bf 8f4f 	dsb	sy
 80045cc:	623b      	str	r3, [r7, #32]
}
 80045ce:	bf00      	nop
 80045d0:	bf00      	nop
 80045d2:	e7fd      	b.n	80045d0 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d102      	bne.n	80045e0 <xQueueGenericCreateStatic+0x84>
 80045da:	68bb      	ldr	r3, [r7, #8]
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d101      	bne.n	80045e4 <xQueueGenericCreateStatic+0x88>
 80045e0:	2301      	movs	r3, #1
 80045e2:	e000      	b.n	80045e6 <xQueueGenericCreateStatic+0x8a>
 80045e4:	2300      	movs	r3, #0
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d10b      	bne.n	8004602 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 80045ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80045ee:	f383 8811 	msr	BASEPRI, r3
 80045f2:	f3bf 8f6f 	isb	sy
 80045f6:	f3bf 8f4f 	dsb	sy
 80045fa:	61fb      	str	r3, [r7, #28]
}
 80045fc:	bf00      	nop
 80045fe:	bf00      	nop
 8004600:	e7fd      	b.n	80045fe <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8004602:	2350      	movs	r3, #80	@ 0x50
 8004604:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8004606:	697b      	ldr	r3, [r7, #20]
 8004608:	2b50      	cmp	r3, #80	@ 0x50
 800460a:	d00b      	beq.n	8004624 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800460c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004610:	f383 8811 	msr	BASEPRI, r3
 8004614:	f3bf 8f6f 	isb	sy
 8004618:	f3bf 8f4f 	dsb	sy
 800461c:	61bb      	str	r3, [r7, #24]
}
 800461e:	bf00      	nop
 8004620:	bf00      	nop
 8004622:	e7fd      	b.n	8004620 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8004624:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004626:	683b      	ldr	r3, [r7, #0]
 8004628:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800462a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800462c:	2b00      	cmp	r3, #0
 800462e:	d00d      	beq.n	800464c <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8004630:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004632:	2201      	movs	r2, #1
 8004634:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004638:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800463c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800463e:	9300      	str	r3, [sp, #0]
 8004640:	4613      	mov	r3, r2
 8004642:	687a      	ldr	r2, [r7, #4]
 8004644:	68b9      	ldr	r1, [r7, #8]
 8004646:	68f8      	ldr	r0, [r7, #12]
 8004648:	f000 f840 	bl	80046cc <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800464c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800464e:	4618      	mov	r0, r3
 8004650:	3730      	adds	r7, #48	@ 0x30
 8004652:	46bd      	mov	sp, r7
 8004654:	bd80      	pop	{r7, pc}

08004656 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8004656:	b580      	push	{r7, lr}
 8004658:	b08a      	sub	sp, #40	@ 0x28
 800465a:	af02      	add	r7, sp, #8
 800465c:	60f8      	str	r0, [r7, #12]
 800465e:	60b9      	str	r1, [r7, #8]
 8004660:	4613      	mov	r3, r2
 8004662:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	2b00      	cmp	r3, #0
 8004668:	d10b      	bne.n	8004682 <xQueueGenericCreate+0x2c>
	__asm volatile
 800466a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800466e:	f383 8811 	msr	BASEPRI, r3
 8004672:	f3bf 8f6f 	isb	sy
 8004676:	f3bf 8f4f 	dsb	sy
 800467a:	613b      	str	r3, [r7, #16]
}
 800467c:	bf00      	nop
 800467e:	bf00      	nop
 8004680:	e7fd      	b.n	800467e <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	68ba      	ldr	r2, [r7, #8]
 8004686:	fb02 f303 	mul.w	r3, r2, r3
 800468a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800468c:	69fb      	ldr	r3, [r7, #28]
 800468e:	3350      	adds	r3, #80	@ 0x50
 8004690:	4618      	mov	r0, r3
 8004692:	f002 f913 	bl	80068bc <pvPortMalloc>
 8004696:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8004698:	69bb      	ldr	r3, [r7, #24]
 800469a:	2b00      	cmp	r3, #0
 800469c:	d011      	beq.n	80046c2 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800469e:	69bb      	ldr	r3, [r7, #24]
 80046a0:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80046a2:	697b      	ldr	r3, [r7, #20]
 80046a4:	3350      	adds	r3, #80	@ 0x50
 80046a6:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80046a8:	69bb      	ldr	r3, [r7, #24]
 80046aa:	2200      	movs	r2, #0
 80046ac:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80046b0:	79fa      	ldrb	r2, [r7, #7]
 80046b2:	69bb      	ldr	r3, [r7, #24]
 80046b4:	9300      	str	r3, [sp, #0]
 80046b6:	4613      	mov	r3, r2
 80046b8:	697a      	ldr	r2, [r7, #20]
 80046ba:	68b9      	ldr	r1, [r7, #8]
 80046bc:	68f8      	ldr	r0, [r7, #12]
 80046be:	f000 f805 	bl	80046cc <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80046c2:	69bb      	ldr	r3, [r7, #24]
	}
 80046c4:	4618      	mov	r0, r3
 80046c6:	3720      	adds	r7, #32
 80046c8:	46bd      	mov	sp, r7
 80046ca:	bd80      	pop	{r7, pc}

080046cc <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80046cc:	b580      	push	{r7, lr}
 80046ce:	b084      	sub	sp, #16
 80046d0:	af00      	add	r7, sp, #0
 80046d2:	60f8      	str	r0, [r7, #12]
 80046d4:	60b9      	str	r1, [r7, #8]
 80046d6:	607a      	str	r2, [r7, #4]
 80046d8:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80046da:	68bb      	ldr	r3, [r7, #8]
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d103      	bne.n	80046e8 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80046e0:	69bb      	ldr	r3, [r7, #24]
 80046e2:	69ba      	ldr	r2, [r7, #24]
 80046e4:	601a      	str	r2, [r3, #0]
 80046e6:	e002      	b.n	80046ee <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80046e8:	69bb      	ldr	r3, [r7, #24]
 80046ea:	687a      	ldr	r2, [r7, #4]
 80046ec:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80046ee:	69bb      	ldr	r3, [r7, #24]
 80046f0:	68fa      	ldr	r2, [r7, #12]
 80046f2:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80046f4:	69bb      	ldr	r3, [r7, #24]
 80046f6:	68ba      	ldr	r2, [r7, #8]
 80046f8:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80046fa:	2101      	movs	r1, #1
 80046fc:	69b8      	ldr	r0, [r7, #24]
 80046fe:	f7ff fec3 	bl	8004488 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8004702:	69bb      	ldr	r3, [r7, #24]
 8004704:	78fa      	ldrb	r2, [r7, #3]
 8004706:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800470a:	bf00      	nop
 800470c:	3710      	adds	r7, #16
 800470e:	46bd      	mov	sp, r7
 8004710:	bd80      	pop	{r7, pc}
	...

08004714 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004714:	b580      	push	{r7, lr}
 8004716:	b08e      	sub	sp, #56	@ 0x38
 8004718:	af00      	add	r7, sp, #0
 800471a:	60f8      	str	r0, [r7, #12]
 800471c:	60b9      	str	r1, [r7, #8]
 800471e:	607a      	str	r2, [r7, #4]
 8004720:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8004722:	2300      	movs	r3, #0
 8004724:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800472a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800472c:	2b00      	cmp	r3, #0
 800472e:	d10b      	bne.n	8004748 <xQueueGenericSend+0x34>
	__asm volatile
 8004730:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004734:	f383 8811 	msr	BASEPRI, r3
 8004738:	f3bf 8f6f 	isb	sy
 800473c:	f3bf 8f4f 	dsb	sy
 8004740:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004742:	bf00      	nop
 8004744:	bf00      	nop
 8004746:	e7fd      	b.n	8004744 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004748:	68bb      	ldr	r3, [r7, #8]
 800474a:	2b00      	cmp	r3, #0
 800474c:	d103      	bne.n	8004756 <xQueueGenericSend+0x42>
 800474e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004750:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004752:	2b00      	cmp	r3, #0
 8004754:	d101      	bne.n	800475a <xQueueGenericSend+0x46>
 8004756:	2301      	movs	r3, #1
 8004758:	e000      	b.n	800475c <xQueueGenericSend+0x48>
 800475a:	2300      	movs	r3, #0
 800475c:	2b00      	cmp	r3, #0
 800475e:	d10b      	bne.n	8004778 <xQueueGenericSend+0x64>
	__asm volatile
 8004760:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004764:	f383 8811 	msr	BASEPRI, r3
 8004768:	f3bf 8f6f 	isb	sy
 800476c:	f3bf 8f4f 	dsb	sy
 8004770:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004772:	bf00      	nop
 8004774:	bf00      	nop
 8004776:	e7fd      	b.n	8004774 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004778:	683b      	ldr	r3, [r7, #0]
 800477a:	2b02      	cmp	r3, #2
 800477c:	d103      	bne.n	8004786 <xQueueGenericSend+0x72>
 800477e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004780:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004782:	2b01      	cmp	r3, #1
 8004784:	d101      	bne.n	800478a <xQueueGenericSend+0x76>
 8004786:	2301      	movs	r3, #1
 8004788:	e000      	b.n	800478c <xQueueGenericSend+0x78>
 800478a:	2300      	movs	r3, #0
 800478c:	2b00      	cmp	r3, #0
 800478e:	d10b      	bne.n	80047a8 <xQueueGenericSend+0x94>
	__asm volatile
 8004790:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004794:	f383 8811 	msr	BASEPRI, r3
 8004798:	f3bf 8f6f 	isb	sy
 800479c:	f3bf 8f4f 	dsb	sy
 80047a0:	623b      	str	r3, [r7, #32]
}
 80047a2:	bf00      	nop
 80047a4:	bf00      	nop
 80047a6:	e7fd      	b.n	80047a4 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80047a8:	f001 f9fc 	bl	8005ba4 <xTaskGetSchedulerState>
 80047ac:	4603      	mov	r3, r0
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d102      	bne.n	80047b8 <xQueueGenericSend+0xa4>
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d101      	bne.n	80047bc <xQueueGenericSend+0xa8>
 80047b8:	2301      	movs	r3, #1
 80047ba:	e000      	b.n	80047be <xQueueGenericSend+0xaa>
 80047bc:	2300      	movs	r3, #0
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d10b      	bne.n	80047da <xQueueGenericSend+0xc6>
	__asm volatile
 80047c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047c6:	f383 8811 	msr	BASEPRI, r3
 80047ca:	f3bf 8f6f 	isb	sy
 80047ce:	f3bf 8f4f 	dsb	sy
 80047d2:	61fb      	str	r3, [r7, #28]
}
 80047d4:	bf00      	nop
 80047d6:	bf00      	nop
 80047d8:	e7fd      	b.n	80047d6 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80047da:	f001 ff4d 	bl	8006678 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80047de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047e0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80047e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80047e6:	429a      	cmp	r2, r3
 80047e8:	d302      	bcc.n	80047f0 <xQueueGenericSend+0xdc>
 80047ea:	683b      	ldr	r3, [r7, #0]
 80047ec:	2b02      	cmp	r3, #2
 80047ee:	d129      	bne.n	8004844 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80047f0:	683a      	ldr	r2, [r7, #0]
 80047f2:	68b9      	ldr	r1, [r7, #8]
 80047f4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80047f6:	f000 fa0f 	bl	8004c18 <prvCopyDataToQueue>
 80047fa:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80047fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004800:	2b00      	cmp	r3, #0
 8004802:	d010      	beq.n	8004826 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004804:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004806:	3324      	adds	r3, #36	@ 0x24
 8004808:	4618      	mov	r0, r3
 800480a:	f001 f805 	bl	8005818 <xTaskRemoveFromEventList>
 800480e:	4603      	mov	r3, r0
 8004810:	2b00      	cmp	r3, #0
 8004812:	d013      	beq.n	800483c <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8004814:	4b3f      	ldr	r3, [pc, #252]	@ (8004914 <xQueueGenericSend+0x200>)
 8004816:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800481a:	601a      	str	r2, [r3, #0]
 800481c:	f3bf 8f4f 	dsb	sy
 8004820:	f3bf 8f6f 	isb	sy
 8004824:	e00a      	b.n	800483c <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8004826:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004828:	2b00      	cmp	r3, #0
 800482a:	d007      	beq.n	800483c <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800482c:	4b39      	ldr	r3, [pc, #228]	@ (8004914 <xQueueGenericSend+0x200>)
 800482e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004832:	601a      	str	r2, [r3, #0]
 8004834:	f3bf 8f4f 	dsb	sy
 8004838:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800483c:	f001 ff4e 	bl	80066dc <vPortExitCritical>
				return pdPASS;
 8004840:	2301      	movs	r3, #1
 8004842:	e063      	b.n	800490c <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	2b00      	cmp	r3, #0
 8004848:	d103      	bne.n	8004852 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800484a:	f001 ff47 	bl	80066dc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800484e:	2300      	movs	r3, #0
 8004850:	e05c      	b.n	800490c <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004852:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004854:	2b00      	cmp	r3, #0
 8004856:	d106      	bne.n	8004866 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004858:	f107 0314 	add.w	r3, r7, #20
 800485c:	4618      	mov	r0, r3
 800485e:	f001 f83f 	bl	80058e0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004862:	2301      	movs	r3, #1
 8004864:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004866:	f001 ff39 	bl	80066dc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800486a:	f000 fda7 	bl	80053bc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800486e:	f001 ff03 	bl	8006678 <vPortEnterCritical>
 8004872:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004874:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004878:	b25b      	sxtb	r3, r3
 800487a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800487e:	d103      	bne.n	8004888 <xQueueGenericSend+0x174>
 8004880:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004882:	2200      	movs	r2, #0
 8004884:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004888:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800488a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800488e:	b25b      	sxtb	r3, r3
 8004890:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004894:	d103      	bne.n	800489e <xQueueGenericSend+0x18a>
 8004896:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004898:	2200      	movs	r2, #0
 800489a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800489e:	f001 ff1d 	bl	80066dc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80048a2:	1d3a      	adds	r2, r7, #4
 80048a4:	f107 0314 	add.w	r3, r7, #20
 80048a8:	4611      	mov	r1, r2
 80048aa:	4618      	mov	r0, r3
 80048ac:	f001 f82e 	bl	800590c <xTaskCheckForTimeOut>
 80048b0:	4603      	mov	r3, r0
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d124      	bne.n	8004900 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80048b6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80048b8:	f000 faa6 	bl	8004e08 <prvIsQueueFull>
 80048bc:	4603      	mov	r3, r0
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d018      	beq.n	80048f4 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80048c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048c4:	3310      	adds	r3, #16
 80048c6:	687a      	ldr	r2, [r7, #4]
 80048c8:	4611      	mov	r1, r2
 80048ca:	4618      	mov	r0, r3
 80048cc:	f000 ff52 	bl	8005774 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80048d0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80048d2:	f000 fa31 	bl	8004d38 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80048d6:	f000 fd7f 	bl	80053d8 <xTaskResumeAll>
 80048da:	4603      	mov	r3, r0
 80048dc:	2b00      	cmp	r3, #0
 80048de:	f47f af7c 	bne.w	80047da <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80048e2:	4b0c      	ldr	r3, [pc, #48]	@ (8004914 <xQueueGenericSend+0x200>)
 80048e4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80048e8:	601a      	str	r2, [r3, #0]
 80048ea:	f3bf 8f4f 	dsb	sy
 80048ee:	f3bf 8f6f 	isb	sy
 80048f2:	e772      	b.n	80047da <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80048f4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80048f6:	f000 fa1f 	bl	8004d38 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80048fa:	f000 fd6d 	bl	80053d8 <xTaskResumeAll>
 80048fe:	e76c      	b.n	80047da <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8004900:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004902:	f000 fa19 	bl	8004d38 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004906:	f000 fd67 	bl	80053d8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800490a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800490c:	4618      	mov	r0, r3
 800490e:	3738      	adds	r7, #56	@ 0x38
 8004910:	46bd      	mov	sp, r7
 8004912:	bd80      	pop	{r7, pc}
 8004914:	e000ed04 	.word	0xe000ed04

08004918 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8004918:	b580      	push	{r7, lr}
 800491a:	b090      	sub	sp, #64	@ 0x40
 800491c:	af00      	add	r7, sp, #0
 800491e:	60f8      	str	r0, [r7, #12]
 8004920:	60b9      	str	r1, [r7, #8]
 8004922:	607a      	str	r2, [r7, #4]
 8004924:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800492a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800492c:	2b00      	cmp	r3, #0
 800492e:	d10b      	bne.n	8004948 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8004930:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004934:	f383 8811 	msr	BASEPRI, r3
 8004938:	f3bf 8f6f 	isb	sy
 800493c:	f3bf 8f4f 	dsb	sy
 8004940:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004942:	bf00      	nop
 8004944:	bf00      	nop
 8004946:	e7fd      	b.n	8004944 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004948:	68bb      	ldr	r3, [r7, #8]
 800494a:	2b00      	cmp	r3, #0
 800494c:	d103      	bne.n	8004956 <xQueueGenericSendFromISR+0x3e>
 800494e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004950:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004952:	2b00      	cmp	r3, #0
 8004954:	d101      	bne.n	800495a <xQueueGenericSendFromISR+0x42>
 8004956:	2301      	movs	r3, #1
 8004958:	e000      	b.n	800495c <xQueueGenericSendFromISR+0x44>
 800495a:	2300      	movs	r3, #0
 800495c:	2b00      	cmp	r3, #0
 800495e:	d10b      	bne.n	8004978 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8004960:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004964:	f383 8811 	msr	BASEPRI, r3
 8004968:	f3bf 8f6f 	isb	sy
 800496c:	f3bf 8f4f 	dsb	sy
 8004970:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004972:	bf00      	nop
 8004974:	bf00      	nop
 8004976:	e7fd      	b.n	8004974 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004978:	683b      	ldr	r3, [r7, #0]
 800497a:	2b02      	cmp	r3, #2
 800497c:	d103      	bne.n	8004986 <xQueueGenericSendFromISR+0x6e>
 800497e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004980:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004982:	2b01      	cmp	r3, #1
 8004984:	d101      	bne.n	800498a <xQueueGenericSendFromISR+0x72>
 8004986:	2301      	movs	r3, #1
 8004988:	e000      	b.n	800498c <xQueueGenericSendFromISR+0x74>
 800498a:	2300      	movs	r3, #0
 800498c:	2b00      	cmp	r3, #0
 800498e:	d10b      	bne.n	80049a8 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8004990:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004994:	f383 8811 	msr	BASEPRI, r3
 8004998:	f3bf 8f6f 	isb	sy
 800499c:	f3bf 8f4f 	dsb	sy
 80049a0:	623b      	str	r3, [r7, #32]
}
 80049a2:	bf00      	nop
 80049a4:	bf00      	nop
 80049a6:	e7fd      	b.n	80049a4 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80049a8:	f001 ff46 	bl	8006838 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80049ac:	f3ef 8211 	mrs	r2, BASEPRI
 80049b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80049b4:	f383 8811 	msr	BASEPRI, r3
 80049b8:	f3bf 8f6f 	isb	sy
 80049bc:	f3bf 8f4f 	dsb	sy
 80049c0:	61fa      	str	r2, [r7, #28]
 80049c2:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80049c4:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80049c6:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80049c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049ca:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80049cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80049d0:	429a      	cmp	r2, r3
 80049d2:	d302      	bcc.n	80049da <xQueueGenericSendFromISR+0xc2>
 80049d4:	683b      	ldr	r3, [r7, #0]
 80049d6:	2b02      	cmp	r3, #2
 80049d8:	d12f      	bne.n	8004a3a <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80049da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049dc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80049e0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80049e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80049ea:	683a      	ldr	r2, [r7, #0]
 80049ec:	68b9      	ldr	r1, [r7, #8]
 80049ee:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80049f0:	f000 f912 	bl	8004c18 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80049f4:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 80049f8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80049fc:	d112      	bne.n	8004a24 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80049fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d016      	beq.n	8004a34 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004a06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a08:	3324      	adds	r3, #36	@ 0x24
 8004a0a:	4618      	mov	r0, r3
 8004a0c:	f000 ff04 	bl	8005818 <xTaskRemoveFromEventList>
 8004a10:	4603      	mov	r3, r0
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d00e      	beq.n	8004a34 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d00b      	beq.n	8004a34 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	2201      	movs	r2, #1
 8004a20:	601a      	str	r2, [r3, #0]
 8004a22:	e007      	b.n	8004a34 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004a24:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8004a28:	3301      	adds	r3, #1
 8004a2a:	b2db      	uxtb	r3, r3
 8004a2c:	b25a      	sxtb	r2, r3
 8004a2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a30:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8004a34:	2301      	movs	r3, #1
 8004a36:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8004a38:	e001      	b.n	8004a3e <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8004a3a:	2300      	movs	r3, #0
 8004a3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004a3e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004a40:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004a42:	697b      	ldr	r3, [r7, #20]
 8004a44:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8004a48:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004a4a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8004a4c:	4618      	mov	r0, r3
 8004a4e:	3740      	adds	r7, #64	@ 0x40
 8004a50:	46bd      	mov	sp, r7
 8004a52:	bd80      	pop	{r7, pc}

08004a54 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8004a54:	b580      	push	{r7, lr}
 8004a56:	b08c      	sub	sp, #48	@ 0x30
 8004a58:	af00      	add	r7, sp, #0
 8004a5a:	60f8      	str	r0, [r7, #12]
 8004a5c:	60b9      	str	r1, [r7, #8]
 8004a5e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8004a60:	2300      	movs	r3, #0
 8004a62:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004a68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d10b      	bne.n	8004a86 <xQueueReceive+0x32>
	__asm volatile
 8004a6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a72:	f383 8811 	msr	BASEPRI, r3
 8004a76:	f3bf 8f6f 	isb	sy
 8004a7a:	f3bf 8f4f 	dsb	sy
 8004a7e:	623b      	str	r3, [r7, #32]
}
 8004a80:	bf00      	nop
 8004a82:	bf00      	nop
 8004a84:	e7fd      	b.n	8004a82 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004a86:	68bb      	ldr	r3, [r7, #8]
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d103      	bne.n	8004a94 <xQueueReceive+0x40>
 8004a8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d101      	bne.n	8004a98 <xQueueReceive+0x44>
 8004a94:	2301      	movs	r3, #1
 8004a96:	e000      	b.n	8004a9a <xQueueReceive+0x46>
 8004a98:	2300      	movs	r3, #0
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d10b      	bne.n	8004ab6 <xQueueReceive+0x62>
	__asm volatile
 8004a9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004aa2:	f383 8811 	msr	BASEPRI, r3
 8004aa6:	f3bf 8f6f 	isb	sy
 8004aaa:	f3bf 8f4f 	dsb	sy
 8004aae:	61fb      	str	r3, [r7, #28]
}
 8004ab0:	bf00      	nop
 8004ab2:	bf00      	nop
 8004ab4:	e7fd      	b.n	8004ab2 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004ab6:	f001 f875 	bl	8005ba4 <xTaskGetSchedulerState>
 8004aba:	4603      	mov	r3, r0
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d102      	bne.n	8004ac6 <xQueueReceive+0x72>
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d101      	bne.n	8004aca <xQueueReceive+0x76>
 8004ac6:	2301      	movs	r3, #1
 8004ac8:	e000      	b.n	8004acc <xQueueReceive+0x78>
 8004aca:	2300      	movs	r3, #0
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d10b      	bne.n	8004ae8 <xQueueReceive+0x94>
	__asm volatile
 8004ad0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ad4:	f383 8811 	msr	BASEPRI, r3
 8004ad8:	f3bf 8f6f 	isb	sy
 8004adc:	f3bf 8f4f 	dsb	sy
 8004ae0:	61bb      	str	r3, [r7, #24]
}
 8004ae2:	bf00      	nop
 8004ae4:	bf00      	nop
 8004ae6:	e7fd      	b.n	8004ae4 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004ae8:	f001 fdc6 	bl	8006678 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004aec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004aee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004af0:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004af2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d01f      	beq.n	8004b38 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004af8:	68b9      	ldr	r1, [r7, #8]
 8004afa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004afc:	f000 f8f6 	bl	8004cec <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004b00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b02:	1e5a      	subs	r2, r3, #1
 8004b04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b06:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004b08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b0a:	691b      	ldr	r3, [r3, #16]
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d00f      	beq.n	8004b30 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004b10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b12:	3310      	adds	r3, #16
 8004b14:	4618      	mov	r0, r3
 8004b16:	f000 fe7f 	bl	8005818 <xTaskRemoveFromEventList>
 8004b1a:	4603      	mov	r3, r0
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d007      	beq.n	8004b30 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004b20:	4b3c      	ldr	r3, [pc, #240]	@ (8004c14 <xQueueReceive+0x1c0>)
 8004b22:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004b26:	601a      	str	r2, [r3, #0]
 8004b28:	f3bf 8f4f 	dsb	sy
 8004b2c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004b30:	f001 fdd4 	bl	80066dc <vPortExitCritical>
				return pdPASS;
 8004b34:	2301      	movs	r3, #1
 8004b36:	e069      	b.n	8004c0c <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d103      	bne.n	8004b46 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004b3e:	f001 fdcd 	bl	80066dc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004b42:	2300      	movs	r3, #0
 8004b44:	e062      	b.n	8004c0c <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004b46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d106      	bne.n	8004b5a <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004b4c:	f107 0310 	add.w	r3, r7, #16
 8004b50:	4618      	mov	r0, r3
 8004b52:	f000 fec5 	bl	80058e0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004b56:	2301      	movs	r3, #1
 8004b58:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004b5a:	f001 fdbf 	bl	80066dc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004b5e:	f000 fc2d 	bl	80053bc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004b62:	f001 fd89 	bl	8006678 <vPortEnterCritical>
 8004b66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b68:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004b6c:	b25b      	sxtb	r3, r3
 8004b6e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004b72:	d103      	bne.n	8004b7c <xQueueReceive+0x128>
 8004b74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b76:	2200      	movs	r2, #0
 8004b78:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004b7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b7e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004b82:	b25b      	sxtb	r3, r3
 8004b84:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004b88:	d103      	bne.n	8004b92 <xQueueReceive+0x13e>
 8004b8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b8c:	2200      	movs	r2, #0
 8004b8e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004b92:	f001 fda3 	bl	80066dc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004b96:	1d3a      	adds	r2, r7, #4
 8004b98:	f107 0310 	add.w	r3, r7, #16
 8004b9c:	4611      	mov	r1, r2
 8004b9e:	4618      	mov	r0, r3
 8004ba0:	f000 feb4 	bl	800590c <xTaskCheckForTimeOut>
 8004ba4:	4603      	mov	r3, r0
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d123      	bne.n	8004bf2 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004baa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004bac:	f000 f916 	bl	8004ddc <prvIsQueueEmpty>
 8004bb0:	4603      	mov	r3, r0
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d017      	beq.n	8004be6 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004bb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004bb8:	3324      	adds	r3, #36	@ 0x24
 8004bba:	687a      	ldr	r2, [r7, #4]
 8004bbc:	4611      	mov	r1, r2
 8004bbe:	4618      	mov	r0, r3
 8004bc0:	f000 fdd8 	bl	8005774 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004bc4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004bc6:	f000 f8b7 	bl	8004d38 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004bca:	f000 fc05 	bl	80053d8 <xTaskResumeAll>
 8004bce:	4603      	mov	r3, r0
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d189      	bne.n	8004ae8 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8004bd4:	4b0f      	ldr	r3, [pc, #60]	@ (8004c14 <xQueueReceive+0x1c0>)
 8004bd6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004bda:	601a      	str	r2, [r3, #0]
 8004bdc:	f3bf 8f4f 	dsb	sy
 8004be0:	f3bf 8f6f 	isb	sy
 8004be4:	e780      	b.n	8004ae8 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8004be6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004be8:	f000 f8a6 	bl	8004d38 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004bec:	f000 fbf4 	bl	80053d8 <xTaskResumeAll>
 8004bf0:	e77a      	b.n	8004ae8 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8004bf2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004bf4:	f000 f8a0 	bl	8004d38 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004bf8:	f000 fbee 	bl	80053d8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004bfc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004bfe:	f000 f8ed 	bl	8004ddc <prvIsQueueEmpty>
 8004c02:	4603      	mov	r3, r0
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	f43f af6f 	beq.w	8004ae8 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004c0a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8004c0c:	4618      	mov	r0, r3
 8004c0e:	3730      	adds	r7, #48	@ 0x30
 8004c10:	46bd      	mov	sp, r7
 8004c12:	bd80      	pop	{r7, pc}
 8004c14:	e000ed04 	.word	0xe000ed04

08004c18 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8004c18:	b580      	push	{r7, lr}
 8004c1a:	b086      	sub	sp, #24
 8004c1c:	af00      	add	r7, sp, #0
 8004c1e:	60f8      	str	r0, [r7, #12]
 8004c20:	60b9      	str	r1, [r7, #8]
 8004c22:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8004c24:	2300      	movs	r3, #0
 8004c26:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c2c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d10d      	bne.n	8004c52 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d14d      	bne.n	8004cda <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	689b      	ldr	r3, [r3, #8]
 8004c42:	4618      	mov	r0, r3
 8004c44:	f000 ffcc 	bl	8005be0 <xTaskPriorityDisinherit>
 8004c48:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	2200      	movs	r2, #0
 8004c4e:	609a      	str	r2, [r3, #8]
 8004c50:	e043      	b.n	8004cda <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d119      	bne.n	8004c8c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	6858      	ldr	r0, [r3, #4]
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c60:	461a      	mov	r2, r3
 8004c62:	68b9      	ldr	r1, [r7, #8]
 8004c64:	f003 ffba 	bl	8008bdc <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	685a      	ldr	r2, [r3, #4]
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c70:	441a      	add	r2, r3
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	685a      	ldr	r2, [r3, #4]
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	689b      	ldr	r3, [r3, #8]
 8004c7e:	429a      	cmp	r2, r3
 8004c80:	d32b      	bcc.n	8004cda <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	681a      	ldr	r2, [r3, #0]
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	605a      	str	r2, [r3, #4]
 8004c8a:	e026      	b.n	8004cda <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	68d8      	ldr	r0, [r3, #12]
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c94:	461a      	mov	r2, r3
 8004c96:	68b9      	ldr	r1, [r7, #8]
 8004c98:	f003 ffa0 	bl	8008bdc <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	68da      	ldr	r2, [r3, #12]
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ca4:	425b      	negs	r3, r3
 8004ca6:	441a      	add	r2, r3
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	68da      	ldr	r2, [r3, #12]
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	429a      	cmp	r2, r3
 8004cb6:	d207      	bcs.n	8004cc8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	689a      	ldr	r2, [r3, #8]
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cc0:	425b      	negs	r3, r3
 8004cc2:	441a      	add	r2, r3
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	2b02      	cmp	r3, #2
 8004ccc:	d105      	bne.n	8004cda <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004cce:	693b      	ldr	r3, [r7, #16]
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d002      	beq.n	8004cda <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8004cd4:	693b      	ldr	r3, [r7, #16]
 8004cd6:	3b01      	subs	r3, #1
 8004cd8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004cda:	693b      	ldr	r3, [r7, #16]
 8004cdc:	1c5a      	adds	r2, r3, #1
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8004ce2:	697b      	ldr	r3, [r7, #20]
}
 8004ce4:	4618      	mov	r0, r3
 8004ce6:	3718      	adds	r7, #24
 8004ce8:	46bd      	mov	sp, r7
 8004cea:	bd80      	pop	{r7, pc}

08004cec <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004cec:	b580      	push	{r7, lr}
 8004cee:	b082      	sub	sp, #8
 8004cf0:	af00      	add	r7, sp, #0
 8004cf2:	6078      	str	r0, [r7, #4]
 8004cf4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d018      	beq.n	8004d30 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	68da      	ldr	r2, [r3, #12]
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d06:	441a      	add	r2, r3
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	68da      	ldr	r2, [r3, #12]
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	689b      	ldr	r3, [r3, #8]
 8004d14:	429a      	cmp	r2, r3
 8004d16:	d303      	bcc.n	8004d20 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681a      	ldr	r2, [r3, #0]
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	68d9      	ldr	r1, [r3, #12]
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d28:	461a      	mov	r2, r3
 8004d2a:	6838      	ldr	r0, [r7, #0]
 8004d2c:	f003 ff56 	bl	8008bdc <memcpy>
	}
}
 8004d30:	bf00      	nop
 8004d32:	3708      	adds	r7, #8
 8004d34:	46bd      	mov	sp, r7
 8004d36:	bd80      	pop	{r7, pc}

08004d38 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004d38:	b580      	push	{r7, lr}
 8004d3a:	b084      	sub	sp, #16
 8004d3c:	af00      	add	r7, sp, #0
 8004d3e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004d40:	f001 fc9a 	bl	8006678 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004d4a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004d4c:	e011      	b.n	8004d72 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d012      	beq.n	8004d7c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	3324      	adds	r3, #36	@ 0x24
 8004d5a:	4618      	mov	r0, r3
 8004d5c:	f000 fd5c 	bl	8005818 <xTaskRemoveFromEventList>
 8004d60:	4603      	mov	r3, r0
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d001      	beq.n	8004d6a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8004d66:	f000 fe35 	bl	80059d4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8004d6a:	7bfb      	ldrb	r3, [r7, #15]
 8004d6c:	3b01      	subs	r3, #1
 8004d6e:	b2db      	uxtb	r3, r3
 8004d70:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004d72:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	dce9      	bgt.n	8004d4e <prvUnlockQueue+0x16>
 8004d7a:	e000      	b.n	8004d7e <prvUnlockQueue+0x46>
					break;
 8004d7c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	22ff      	movs	r2, #255	@ 0xff
 8004d82:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8004d86:	f001 fca9 	bl	80066dc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8004d8a:	f001 fc75 	bl	8006678 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004d94:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004d96:	e011      	b.n	8004dbc <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	691b      	ldr	r3, [r3, #16]
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d012      	beq.n	8004dc6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	3310      	adds	r3, #16
 8004da4:	4618      	mov	r0, r3
 8004da6:	f000 fd37 	bl	8005818 <xTaskRemoveFromEventList>
 8004daa:	4603      	mov	r3, r0
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d001      	beq.n	8004db4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8004db0:	f000 fe10 	bl	80059d4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8004db4:	7bbb      	ldrb	r3, [r7, #14]
 8004db6:	3b01      	subs	r3, #1
 8004db8:	b2db      	uxtb	r3, r3
 8004dba:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004dbc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	dce9      	bgt.n	8004d98 <prvUnlockQueue+0x60>
 8004dc4:	e000      	b.n	8004dc8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8004dc6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	22ff      	movs	r2, #255	@ 0xff
 8004dcc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8004dd0:	f001 fc84 	bl	80066dc <vPortExitCritical>
}
 8004dd4:	bf00      	nop
 8004dd6:	3710      	adds	r7, #16
 8004dd8:	46bd      	mov	sp, r7
 8004dda:	bd80      	pop	{r7, pc}

08004ddc <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8004ddc:	b580      	push	{r7, lr}
 8004dde:	b084      	sub	sp, #16
 8004de0:	af00      	add	r7, sp, #0
 8004de2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004de4:	f001 fc48 	bl	8006678 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d102      	bne.n	8004df6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8004df0:	2301      	movs	r3, #1
 8004df2:	60fb      	str	r3, [r7, #12]
 8004df4:	e001      	b.n	8004dfa <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8004df6:	2300      	movs	r3, #0
 8004df8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004dfa:	f001 fc6f 	bl	80066dc <vPortExitCritical>

	return xReturn;
 8004dfe:	68fb      	ldr	r3, [r7, #12]
}
 8004e00:	4618      	mov	r0, r3
 8004e02:	3710      	adds	r7, #16
 8004e04:	46bd      	mov	sp, r7
 8004e06:	bd80      	pop	{r7, pc}

08004e08 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8004e08:	b580      	push	{r7, lr}
 8004e0a:	b084      	sub	sp, #16
 8004e0c:	af00      	add	r7, sp, #0
 8004e0e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004e10:	f001 fc32 	bl	8006678 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e1c:	429a      	cmp	r2, r3
 8004e1e:	d102      	bne.n	8004e26 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8004e20:	2301      	movs	r3, #1
 8004e22:	60fb      	str	r3, [r7, #12]
 8004e24:	e001      	b.n	8004e2a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8004e26:	2300      	movs	r3, #0
 8004e28:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004e2a:	f001 fc57 	bl	80066dc <vPortExitCritical>

	return xReturn;
 8004e2e:	68fb      	ldr	r3, [r7, #12]
}
 8004e30:	4618      	mov	r0, r3
 8004e32:	3710      	adds	r7, #16
 8004e34:	46bd      	mov	sp, r7
 8004e36:	bd80      	pop	{r7, pc}

08004e38 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8004e38:	b480      	push	{r7}
 8004e3a:	b085      	sub	sp, #20
 8004e3c:	af00      	add	r7, sp, #0
 8004e3e:	6078      	str	r0, [r7, #4]
 8004e40:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004e42:	2300      	movs	r3, #0
 8004e44:	60fb      	str	r3, [r7, #12]
 8004e46:	e014      	b.n	8004e72 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8004e48:	4a0f      	ldr	r2, [pc, #60]	@ (8004e88 <vQueueAddToRegistry+0x50>)
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d10b      	bne.n	8004e6c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8004e54:	490c      	ldr	r1, [pc, #48]	@ (8004e88 <vQueueAddToRegistry+0x50>)
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	683a      	ldr	r2, [r7, #0]
 8004e5a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8004e5e:	4a0a      	ldr	r2, [pc, #40]	@ (8004e88 <vQueueAddToRegistry+0x50>)
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	00db      	lsls	r3, r3, #3
 8004e64:	4413      	add	r3, r2
 8004e66:	687a      	ldr	r2, [r7, #4]
 8004e68:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8004e6a:	e006      	b.n	8004e7a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	3301      	adds	r3, #1
 8004e70:	60fb      	str	r3, [r7, #12]
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	2b07      	cmp	r3, #7
 8004e76:	d9e7      	bls.n	8004e48 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8004e78:	bf00      	nop
 8004e7a:	bf00      	nop
 8004e7c:	3714      	adds	r7, #20
 8004e7e:	46bd      	mov	sp, r7
 8004e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e84:	4770      	bx	lr
 8004e86:	bf00      	nop
 8004e88:	20000d38 	.word	0x20000d38

08004e8c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004e8c:	b580      	push	{r7, lr}
 8004e8e:	b086      	sub	sp, #24
 8004e90:	af00      	add	r7, sp, #0
 8004e92:	60f8      	str	r0, [r7, #12]
 8004e94:	60b9      	str	r1, [r7, #8]
 8004e96:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8004e9c:	f001 fbec 	bl	8006678 <vPortEnterCritical>
 8004ea0:	697b      	ldr	r3, [r7, #20]
 8004ea2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004ea6:	b25b      	sxtb	r3, r3
 8004ea8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004eac:	d103      	bne.n	8004eb6 <vQueueWaitForMessageRestricted+0x2a>
 8004eae:	697b      	ldr	r3, [r7, #20]
 8004eb0:	2200      	movs	r2, #0
 8004eb2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004eb6:	697b      	ldr	r3, [r7, #20]
 8004eb8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004ebc:	b25b      	sxtb	r3, r3
 8004ebe:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004ec2:	d103      	bne.n	8004ecc <vQueueWaitForMessageRestricted+0x40>
 8004ec4:	697b      	ldr	r3, [r7, #20]
 8004ec6:	2200      	movs	r2, #0
 8004ec8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004ecc:	f001 fc06 	bl	80066dc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8004ed0:	697b      	ldr	r3, [r7, #20]
 8004ed2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d106      	bne.n	8004ee6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8004ed8:	697b      	ldr	r3, [r7, #20]
 8004eda:	3324      	adds	r3, #36	@ 0x24
 8004edc:	687a      	ldr	r2, [r7, #4]
 8004ede:	68b9      	ldr	r1, [r7, #8]
 8004ee0:	4618      	mov	r0, r3
 8004ee2:	f000 fc6d 	bl	80057c0 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8004ee6:	6978      	ldr	r0, [r7, #20]
 8004ee8:	f7ff ff26 	bl	8004d38 <prvUnlockQueue>
	}
 8004eec:	bf00      	nop
 8004eee:	3718      	adds	r7, #24
 8004ef0:	46bd      	mov	sp, r7
 8004ef2:	bd80      	pop	{r7, pc}

08004ef4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8004ef4:	b580      	push	{r7, lr}
 8004ef6:	b08e      	sub	sp, #56	@ 0x38
 8004ef8:	af04      	add	r7, sp, #16
 8004efa:	60f8      	str	r0, [r7, #12]
 8004efc:	60b9      	str	r1, [r7, #8]
 8004efe:	607a      	str	r2, [r7, #4]
 8004f00:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8004f02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d10b      	bne.n	8004f20 <xTaskCreateStatic+0x2c>
	__asm volatile
 8004f08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f0c:	f383 8811 	msr	BASEPRI, r3
 8004f10:	f3bf 8f6f 	isb	sy
 8004f14:	f3bf 8f4f 	dsb	sy
 8004f18:	623b      	str	r3, [r7, #32]
}
 8004f1a:	bf00      	nop
 8004f1c:	bf00      	nop
 8004f1e:	e7fd      	b.n	8004f1c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8004f20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d10b      	bne.n	8004f3e <xTaskCreateStatic+0x4a>
	__asm volatile
 8004f26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f2a:	f383 8811 	msr	BASEPRI, r3
 8004f2e:	f3bf 8f6f 	isb	sy
 8004f32:	f3bf 8f4f 	dsb	sy
 8004f36:	61fb      	str	r3, [r7, #28]
}
 8004f38:	bf00      	nop
 8004f3a:	bf00      	nop
 8004f3c:	e7fd      	b.n	8004f3a <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004f3e:	23a8      	movs	r3, #168	@ 0xa8
 8004f40:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004f42:	693b      	ldr	r3, [r7, #16]
 8004f44:	2ba8      	cmp	r3, #168	@ 0xa8
 8004f46:	d00b      	beq.n	8004f60 <xTaskCreateStatic+0x6c>
	__asm volatile
 8004f48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f4c:	f383 8811 	msr	BASEPRI, r3
 8004f50:	f3bf 8f6f 	isb	sy
 8004f54:	f3bf 8f4f 	dsb	sy
 8004f58:	61bb      	str	r3, [r7, #24]
}
 8004f5a:	bf00      	nop
 8004f5c:	bf00      	nop
 8004f5e:	e7fd      	b.n	8004f5c <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8004f60:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8004f62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d01e      	beq.n	8004fa6 <xTaskCreateStatic+0xb2>
 8004f68:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d01b      	beq.n	8004fa6 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004f6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f70:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004f72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f74:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004f76:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004f78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f7a:	2202      	movs	r2, #2
 8004f7c:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004f80:	2300      	movs	r3, #0
 8004f82:	9303      	str	r3, [sp, #12]
 8004f84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f86:	9302      	str	r3, [sp, #8]
 8004f88:	f107 0314 	add.w	r3, r7, #20
 8004f8c:	9301      	str	r3, [sp, #4]
 8004f8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f90:	9300      	str	r3, [sp, #0]
 8004f92:	683b      	ldr	r3, [r7, #0]
 8004f94:	687a      	ldr	r2, [r7, #4]
 8004f96:	68b9      	ldr	r1, [r7, #8]
 8004f98:	68f8      	ldr	r0, [r7, #12]
 8004f9a:	f000 f851 	bl	8005040 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004f9e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004fa0:	f000 f8f6 	bl	8005190 <prvAddNewTaskToReadyList>
 8004fa4:	e001      	b.n	8004faa <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8004fa6:	2300      	movs	r3, #0
 8004fa8:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8004faa:	697b      	ldr	r3, [r7, #20]
	}
 8004fac:	4618      	mov	r0, r3
 8004fae:	3728      	adds	r7, #40	@ 0x28
 8004fb0:	46bd      	mov	sp, r7
 8004fb2:	bd80      	pop	{r7, pc}

08004fb4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8004fb4:	b580      	push	{r7, lr}
 8004fb6:	b08c      	sub	sp, #48	@ 0x30
 8004fb8:	af04      	add	r7, sp, #16
 8004fba:	60f8      	str	r0, [r7, #12]
 8004fbc:	60b9      	str	r1, [r7, #8]
 8004fbe:	603b      	str	r3, [r7, #0]
 8004fc0:	4613      	mov	r3, r2
 8004fc2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8004fc4:	88fb      	ldrh	r3, [r7, #6]
 8004fc6:	009b      	lsls	r3, r3, #2
 8004fc8:	4618      	mov	r0, r3
 8004fca:	f001 fc77 	bl	80068bc <pvPortMalloc>
 8004fce:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8004fd0:	697b      	ldr	r3, [r7, #20]
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d00e      	beq.n	8004ff4 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8004fd6:	20a8      	movs	r0, #168	@ 0xa8
 8004fd8:	f001 fc70 	bl	80068bc <pvPortMalloc>
 8004fdc:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8004fde:	69fb      	ldr	r3, [r7, #28]
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d003      	beq.n	8004fec <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8004fe4:	69fb      	ldr	r3, [r7, #28]
 8004fe6:	697a      	ldr	r2, [r7, #20]
 8004fe8:	631a      	str	r2, [r3, #48]	@ 0x30
 8004fea:	e005      	b.n	8004ff8 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8004fec:	6978      	ldr	r0, [r7, #20]
 8004fee:	f001 fd33 	bl	8006a58 <vPortFree>
 8004ff2:	e001      	b.n	8004ff8 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8004ff4:	2300      	movs	r3, #0
 8004ff6:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8004ff8:	69fb      	ldr	r3, [r7, #28]
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d017      	beq.n	800502e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004ffe:	69fb      	ldr	r3, [r7, #28]
 8005000:	2200      	movs	r2, #0
 8005002:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005006:	88fa      	ldrh	r2, [r7, #6]
 8005008:	2300      	movs	r3, #0
 800500a:	9303      	str	r3, [sp, #12]
 800500c:	69fb      	ldr	r3, [r7, #28]
 800500e:	9302      	str	r3, [sp, #8]
 8005010:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005012:	9301      	str	r3, [sp, #4]
 8005014:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005016:	9300      	str	r3, [sp, #0]
 8005018:	683b      	ldr	r3, [r7, #0]
 800501a:	68b9      	ldr	r1, [r7, #8]
 800501c:	68f8      	ldr	r0, [r7, #12]
 800501e:	f000 f80f 	bl	8005040 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005022:	69f8      	ldr	r0, [r7, #28]
 8005024:	f000 f8b4 	bl	8005190 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005028:	2301      	movs	r3, #1
 800502a:	61bb      	str	r3, [r7, #24]
 800502c:	e002      	b.n	8005034 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800502e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005032:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005034:	69bb      	ldr	r3, [r7, #24]
	}
 8005036:	4618      	mov	r0, r3
 8005038:	3720      	adds	r7, #32
 800503a:	46bd      	mov	sp, r7
 800503c:	bd80      	pop	{r7, pc}
	...

08005040 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005040:	b580      	push	{r7, lr}
 8005042:	b088      	sub	sp, #32
 8005044:	af00      	add	r7, sp, #0
 8005046:	60f8      	str	r0, [r7, #12]
 8005048:	60b9      	str	r1, [r7, #8]
 800504a:	607a      	str	r2, [r7, #4]
 800504c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800504e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005050:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	009b      	lsls	r3, r3, #2
 8005056:	461a      	mov	r2, r3
 8005058:	21a5      	movs	r1, #165	@ 0xa5
 800505a:	f003 fd2d 	bl	8008ab8 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800505e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005060:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8005068:	3b01      	subs	r3, #1
 800506a:	009b      	lsls	r3, r3, #2
 800506c:	4413      	add	r3, r2
 800506e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005070:	69bb      	ldr	r3, [r7, #24]
 8005072:	f023 0307 	bic.w	r3, r3, #7
 8005076:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005078:	69bb      	ldr	r3, [r7, #24]
 800507a:	f003 0307 	and.w	r3, r3, #7
 800507e:	2b00      	cmp	r3, #0
 8005080:	d00b      	beq.n	800509a <prvInitialiseNewTask+0x5a>
	__asm volatile
 8005082:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005086:	f383 8811 	msr	BASEPRI, r3
 800508a:	f3bf 8f6f 	isb	sy
 800508e:	f3bf 8f4f 	dsb	sy
 8005092:	617b      	str	r3, [r7, #20]
}
 8005094:	bf00      	nop
 8005096:	bf00      	nop
 8005098:	e7fd      	b.n	8005096 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800509a:	68bb      	ldr	r3, [r7, #8]
 800509c:	2b00      	cmp	r3, #0
 800509e:	d01f      	beq.n	80050e0 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80050a0:	2300      	movs	r3, #0
 80050a2:	61fb      	str	r3, [r7, #28]
 80050a4:	e012      	b.n	80050cc <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80050a6:	68ba      	ldr	r2, [r7, #8]
 80050a8:	69fb      	ldr	r3, [r7, #28]
 80050aa:	4413      	add	r3, r2
 80050ac:	7819      	ldrb	r1, [r3, #0]
 80050ae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80050b0:	69fb      	ldr	r3, [r7, #28]
 80050b2:	4413      	add	r3, r2
 80050b4:	3334      	adds	r3, #52	@ 0x34
 80050b6:	460a      	mov	r2, r1
 80050b8:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80050ba:	68ba      	ldr	r2, [r7, #8]
 80050bc:	69fb      	ldr	r3, [r7, #28]
 80050be:	4413      	add	r3, r2
 80050c0:	781b      	ldrb	r3, [r3, #0]
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d006      	beq.n	80050d4 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80050c6:	69fb      	ldr	r3, [r7, #28]
 80050c8:	3301      	adds	r3, #1
 80050ca:	61fb      	str	r3, [r7, #28]
 80050cc:	69fb      	ldr	r3, [r7, #28]
 80050ce:	2b0f      	cmp	r3, #15
 80050d0:	d9e9      	bls.n	80050a6 <prvInitialiseNewTask+0x66>
 80050d2:	e000      	b.n	80050d6 <prvInitialiseNewTask+0x96>
			{
				break;
 80050d4:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80050d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050d8:	2200      	movs	r2, #0
 80050da:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80050de:	e003      	b.n	80050e8 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80050e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050e2:	2200      	movs	r2, #0
 80050e4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80050e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050ea:	2b37      	cmp	r3, #55	@ 0x37
 80050ec:	d901      	bls.n	80050f2 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80050ee:	2337      	movs	r3, #55	@ 0x37
 80050f0:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80050f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050f4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80050f6:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80050f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050fa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80050fc:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80050fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005100:	2200      	movs	r2, #0
 8005102:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005104:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005106:	3304      	adds	r3, #4
 8005108:	4618      	mov	r0, r3
 800510a:	f7ff f928 	bl	800435e <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800510e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005110:	3318      	adds	r3, #24
 8005112:	4618      	mov	r0, r3
 8005114:	f7ff f923 	bl	800435e <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005118:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800511a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800511c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800511e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005120:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8005124:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005126:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005128:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800512a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800512c:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800512e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005130:	2200      	movs	r2, #0
 8005132:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005136:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005138:	2200      	movs	r2, #0
 800513a:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800513e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005140:	3354      	adds	r3, #84	@ 0x54
 8005142:	224c      	movs	r2, #76	@ 0x4c
 8005144:	2100      	movs	r1, #0
 8005146:	4618      	mov	r0, r3
 8005148:	f003 fcb6 	bl	8008ab8 <memset>
 800514c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800514e:	4a0d      	ldr	r2, [pc, #52]	@ (8005184 <prvInitialiseNewTask+0x144>)
 8005150:	659a      	str	r2, [r3, #88]	@ 0x58
 8005152:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005154:	4a0c      	ldr	r2, [pc, #48]	@ (8005188 <prvInitialiseNewTask+0x148>)
 8005156:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005158:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800515a:	4a0c      	ldr	r2, [pc, #48]	@ (800518c <prvInitialiseNewTask+0x14c>)
 800515c:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800515e:	683a      	ldr	r2, [r7, #0]
 8005160:	68f9      	ldr	r1, [r7, #12]
 8005162:	69b8      	ldr	r0, [r7, #24]
 8005164:	f001 f95a 	bl	800641c <pxPortInitialiseStack>
 8005168:	4602      	mov	r2, r0
 800516a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800516c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800516e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005170:	2b00      	cmp	r3, #0
 8005172:	d002      	beq.n	800517a <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005174:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005176:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005178:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800517a:	bf00      	nop
 800517c:	3720      	adds	r7, #32
 800517e:	46bd      	mov	sp, r7
 8005180:	bd80      	pop	{r7, pc}
 8005182:	bf00      	nop
 8005184:	20005020 	.word	0x20005020
 8005188:	20005088 	.word	0x20005088
 800518c:	200050f0 	.word	0x200050f0

08005190 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005190:	b580      	push	{r7, lr}
 8005192:	b082      	sub	sp, #8
 8005194:	af00      	add	r7, sp, #0
 8005196:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005198:	f001 fa6e 	bl	8006678 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800519c:	4b2d      	ldr	r3, [pc, #180]	@ (8005254 <prvAddNewTaskToReadyList+0xc4>)
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	3301      	adds	r3, #1
 80051a2:	4a2c      	ldr	r2, [pc, #176]	@ (8005254 <prvAddNewTaskToReadyList+0xc4>)
 80051a4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80051a6:	4b2c      	ldr	r3, [pc, #176]	@ (8005258 <prvAddNewTaskToReadyList+0xc8>)
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d109      	bne.n	80051c2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80051ae:	4a2a      	ldr	r2, [pc, #168]	@ (8005258 <prvAddNewTaskToReadyList+0xc8>)
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80051b4:	4b27      	ldr	r3, [pc, #156]	@ (8005254 <prvAddNewTaskToReadyList+0xc4>)
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	2b01      	cmp	r3, #1
 80051ba:	d110      	bne.n	80051de <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80051bc:	f000 fc2e 	bl	8005a1c <prvInitialiseTaskLists>
 80051c0:	e00d      	b.n	80051de <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80051c2:	4b26      	ldr	r3, [pc, #152]	@ (800525c <prvAddNewTaskToReadyList+0xcc>)
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d109      	bne.n	80051de <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80051ca:	4b23      	ldr	r3, [pc, #140]	@ (8005258 <prvAddNewTaskToReadyList+0xc8>)
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051d4:	429a      	cmp	r2, r3
 80051d6:	d802      	bhi.n	80051de <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80051d8:	4a1f      	ldr	r2, [pc, #124]	@ (8005258 <prvAddNewTaskToReadyList+0xc8>)
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80051de:	4b20      	ldr	r3, [pc, #128]	@ (8005260 <prvAddNewTaskToReadyList+0xd0>)
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	3301      	adds	r3, #1
 80051e4:	4a1e      	ldr	r2, [pc, #120]	@ (8005260 <prvAddNewTaskToReadyList+0xd0>)
 80051e6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80051e8:	4b1d      	ldr	r3, [pc, #116]	@ (8005260 <prvAddNewTaskToReadyList+0xd0>)
 80051ea:	681a      	ldr	r2, [r3, #0]
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80051f4:	4b1b      	ldr	r3, [pc, #108]	@ (8005264 <prvAddNewTaskToReadyList+0xd4>)
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	429a      	cmp	r2, r3
 80051fa:	d903      	bls.n	8005204 <prvAddNewTaskToReadyList+0x74>
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005200:	4a18      	ldr	r2, [pc, #96]	@ (8005264 <prvAddNewTaskToReadyList+0xd4>)
 8005202:	6013      	str	r3, [r2, #0]
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005208:	4613      	mov	r3, r2
 800520a:	009b      	lsls	r3, r3, #2
 800520c:	4413      	add	r3, r2
 800520e:	009b      	lsls	r3, r3, #2
 8005210:	4a15      	ldr	r2, [pc, #84]	@ (8005268 <prvAddNewTaskToReadyList+0xd8>)
 8005212:	441a      	add	r2, r3
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	3304      	adds	r3, #4
 8005218:	4619      	mov	r1, r3
 800521a:	4610      	mov	r0, r2
 800521c:	f7ff f8ac 	bl	8004378 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005220:	f001 fa5c 	bl	80066dc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005224:	4b0d      	ldr	r3, [pc, #52]	@ (800525c <prvAddNewTaskToReadyList+0xcc>)
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	2b00      	cmp	r3, #0
 800522a:	d00e      	beq.n	800524a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800522c:	4b0a      	ldr	r3, [pc, #40]	@ (8005258 <prvAddNewTaskToReadyList+0xc8>)
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005236:	429a      	cmp	r2, r3
 8005238:	d207      	bcs.n	800524a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800523a:	4b0c      	ldr	r3, [pc, #48]	@ (800526c <prvAddNewTaskToReadyList+0xdc>)
 800523c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005240:	601a      	str	r2, [r3, #0]
 8005242:	f3bf 8f4f 	dsb	sy
 8005246:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800524a:	bf00      	nop
 800524c:	3708      	adds	r7, #8
 800524e:	46bd      	mov	sp, r7
 8005250:	bd80      	pop	{r7, pc}
 8005252:	bf00      	nop
 8005254:	2000124c 	.word	0x2000124c
 8005258:	20000d78 	.word	0x20000d78
 800525c:	20001258 	.word	0x20001258
 8005260:	20001268 	.word	0x20001268
 8005264:	20001254 	.word	0x20001254
 8005268:	20000d7c 	.word	0x20000d7c
 800526c:	e000ed04 	.word	0xe000ed04

08005270 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005270:	b580      	push	{r7, lr}
 8005272:	b084      	sub	sp, #16
 8005274:	af00      	add	r7, sp, #0
 8005276:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005278:	2300      	movs	r3, #0
 800527a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	2b00      	cmp	r3, #0
 8005280:	d018      	beq.n	80052b4 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005282:	4b14      	ldr	r3, [pc, #80]	@ (80052d4 <vTaskDelay+0x64>)
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	2b00      	cmp	r3, #0
 8005288:	d00b      	beq.n	80052a2 <vTaskDelay+0x32>
	__asm volatile
 800528a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800528e:	f383 8811 	msr	BASEPRI, r3
 8005292:	f3bf 8f6f 	isb	sy
 8005296:	f3bf 8f4f 	dsb	sy
 800529a:	60bb      	str	r3, [r7, #8]
}
 800529c:	bf00      	nop
 800529e:	bf00      	nop
 80052a0:	e7fd      	b.n	800529e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80052a2:	f000 f88b 	bl	80053bc <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80052a6:	2100      	movs	r1, #0
 80052a8:	6878      	ldr	r0, [r7, #4]
 80052aa:	f000 fd09 	bl	8005cc0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80052ae:	f000 f893 	bl	80053d8 <xTaskResumeAll>
 80052b2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d107      	bne.n	80052ca <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80052ba:	4b07      	ldr	r3, [pc, #28]	@ (80052d8 <vTaskDelay+0x68>)
 80052bc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80052c0:	601a      	str	r2, [r3, #0]
 80052c2:	f3bf 8f4f 	dsb	sy
 80052c6:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80052ca:	bf00      	nop
 80052cc:	3710      	adds	r7, #16
 80052ce:	46bd      	mov	sp, r7
 80052d0:	bd80      	pop	{r7, pc}
 80052d2:	bf00      	nop
 80052d4:	20001274 	.word	0x20001274
 80052d8:	e000ed04 	.word	0xe000ed04

080052dc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80052dc:	b580      	push	{r7, lr}
 80052de:	b08a      	sub	sp, #40	@ 0x28
 80052e0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80052e2:	2300      	movs	r3, #0
 80052e4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80052e6:	2300      	movs	r3, #0
 80052e8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80052ea:	463a      	mov	r2, r7
 80052ec:	1d39      	adds	r1, r7, #4
 80052ee:	f107 0308 	add.w	r3, r7, #8
 80052f2:	4618      	mov	r0, r3
 80052f4:	f7fe ff8c 	bl	8004210 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80052f8:	6839      	ldr	r1, [r7, #0]
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	68ba      	ldr	r2, [r7, #8]
 80052fe:	9202      	str	r2, [sp, #8]
 8005300:	9301      	str	r3, [sp, #4]
 8005302:	2300      	movs	r3, #0
 8005304:	9300      	str	r3, [sp, #0]
 8005306:	2300      	movs	r3, #0
 8005308:	460a      	mov	r2, r1
 800530a:	4924      	ldr	r1, [pc, #144]	@ (800539c <vTaskStartScheduler+0xc0>)
 800530c:	4824      	ldr	r0, [pc, #144]	@ (80053a0 <vTaskStartScheduler+0xc4>)
 800530e:	f7ff fdf1 	bl	8004ef4 <xTaskCreateStatic>
 8005312:	4603      	mov	r3, r0
 8005314:	4a23      	ldr	r2, [pc, #140]	@ (80053a4 <vTaskStartScheduler+0xc8>)
 8005316:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005318:	4b22      	ldr	r3, [pc, #136]	@ (80053a4 <vTaskStartScheduler+0xc8>)
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	2b00      	cmp	r3, #0
 800531e:	d002      	beq.n	8005326 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005320:	2301      	movs	r3, #1
 8005322:	617b      	str	r3, [r7, #20]
 8005324:	e001      	b.n	800532a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005326:	2300      	movs	r3, #0
 8005328:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800532a:	697b      	ldr	r3, [r7, #20]
 800532c:	2b01      	cmp	r3, #1
 800532e:	d102      	bne.n	8005336 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8005330:	f000 fd1a 	bl	8005d68 <xTimerCreateTimerTask>
 8005334:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005336:	697b      	ldr	r3, [r7, #20]
 8005338:	2b01      	cmp	r3, #1
 800533a:	d11b      	bne.n	8005374 <vTaskStartScheduler+0x98>
	__asm volatile
 800533c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005340:	f383 8811 	msr	BASEPRI, r3
 8005344:	f3bf 8f6f 	isb	sy
 8005348:	f3bf 8f4f 	dsb	sy
 800534c:	613b      	str	r3, [r7, #16]
}
 800534e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005350:	4b15      	ldr	r3, [pc, #84]	@ (80053a8 <vTaskStartScheduler+0xcc>)
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	3354      	adds	r3, #84	@ 0x54
 8005356:	4a15      	ldr	r2, [pc, #84]	@ (80053ac <vTaskStartScheduler+0xd0>)
 8005358:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800535a:	4b15      	ldr	r3, [pc, #84]	@ (80053b0 <vTaskStartScheduler+0xd4>)
 800535c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005360:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005362:	4b14      	ldr	r3, [pc, #80]	@ (80053b4 <vTaskStartScheduler+0xd8>)
 8005364:	2201      	movs	r2, #1
 8005366:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005368:	4b13      	ldr	r3, [pc, #76]	@ (80053b8 <vTaskStartScheduler+0xdc>)
 800536a:	2200      	movs	r2, #0
 800536c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800536e:	f001 f8df 	bl	8006530 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005372:	e00f      	b.n	8005394 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005374:	697b      	ldr	r3, [r7, #20]
 8005376:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800537a:	d10b      	bne.n	8005394 <vTaskStartScheduler+0xb8>
	__asm volatile
 800537c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005380:	f383 8811 	msr	BASEPRI, r3
 8005384:	f3bf 8f6f 	isb	sy
 8005388:	f3bf 8f4f 	dsb	sy
 800538c:	60fb      	str	r3, [r7, #12]
}
 800538e:	bf00      	nop
 8005390:	bf00      	nop
 8005392:	e7fd      	b.n	8005390 <vTaskStartScheduler+0xb4>
}
 8005394:	bf00      	nop
 8005396:	3718      	adds	r7, #24
 8005398:	46bd      	mov	sp, r7
 800539a:	bd80      	pop	{r7, pc}
 800539c:	08009514 	.word	0x08009514
 80053a0:	080059ed 	.word	0x080059ed
 80053a4:	20001270 	.word	0x20001270
 80053a8:	20000d78 	.word	0x20000d78
 80053ac:	20000410 	.word	0x20000410
 80053b0:	2000126c 	.word	0x2000126c
 80053b4:	20001258 	.word	0x20001258
 80053b8:	20001250 	.word	0x20001250

080053bc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80053bc:	b480      	push	{r7}
 80053be:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80053c0:	4b04      	ldr	r3, [pc, #16]	@ (80053d4 <vTaskSuspendAll+0x18>)
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	3301      	adds	r3, #1
 80053c6:	4a03      	ldr	r2, [pc, #12]	@ (80053d4 <vTaskSuspendAll+0x18>)
 80053c8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80053ca:	bf00      	nop
 80053cc:	46bd      	mov	sp, r7
 80053ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053d2:	4770      	bx	lr
 80053d4:	20001274 	.word	0x20001274

080053d8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80053d8:	b580      	push	{r7, lr}
 80053da:	b084      	sub	sp, #16
 80053dc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80053de:	2300      	movs	r3, #0
 80053e0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80053e2:	2300      	movs	r3, #0
 80053e4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80053e6:	4b42      	ldr	r3, [pc, #264]	@ (80054f0 <xTaskResumeAll+0x118>)
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d10b      	bne.n	8005406 <xTaskResumeAll+0x2e>
	__asm volatile
 80053ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053f2:	f383 8811 	msr	BASEPRI, r3
 80053f6:	f3bf 8f6f 	isb	sy
 80053fa:	f3bf 8f4f 	dsb	sy
 80053fe:	603b      	str	r3, [r7, #0]
}
 8005400:	bf00      	nop
 8005402:	bf00      	nop
 8005404:	e7fd      	b.n	8005402 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005406:	f001 f937 	bl	8006678 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800540a:	4b39      	ldr	r3, [pc, #228]	@ (80054f0 <xTaskResumeAll+0x118>)
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	3b01      	subs	r3, #1
 8005410:	4a37      	ldr	r2, [pc, #220]	@ (80054f0 <xTaskResumeAll+0x118>)
 8005412:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005414:	4b36      	ldr	r3, [pc, #216]	@ (80054f0 <xTaskResumeAll+0x118>)
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	2b00      	cmp	r3, #0
 800541a:	d162      	bne.n	80054e2 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800541c:	4b35      	ldr	r3, [pc, #212]	@ (80054f4 <xTaskResumeAll+0x11c>)
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	2b00      	cmp	r3, #0
 8005422:	d05e      	beq.n	80054e2 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005424:	e02f      	b.n	8005486 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005426:	4b34      	ldr	r3, [pc, #208]	@ (80054f8 <xTaskResumeAll+0x120>)
 8005428:	68db      	ldr	r3, [r3, #12]
 800542a:	68db      	ldr	r3, [r3, #12]
 800542c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	3318      	adds	r3, #24
 8005432:	4618      	mov	r0, r3
 8005434:	f7fe fffd 	bl	8004432 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	3304      	adds	r3, #4
 800543c:	4618      	mov	r0, r3
 800543e:	f7fe fff8 	bl	8004432 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005446:	4b2d      	ldr	r3, [pc, #180]	@ (80054fc <xTaskResumeAll+0x124>)
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	429a      	cmp	r2, r3
 800544c:	d903      	bls.n	8005456 <xTaskResumeAll+0x7e>
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005452:	4a2a      	ldr	r2, [pc, #168]	@ (80054fc <xTaskResumeAll+0x124>)
 8005454:	6013      	str	r3, [r2, #0]
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800545a:	4613      	mov	r3, r2
 800545c:	009b      	lsls	r3, r3, #2
 800545e:	4413      	add	r3, r2
 8005460:	009b      	lsls	r3, r3, #2
 8005462:	4a27      	ldr	r2, [pc, #156]	@ (8005500 <xTaskResumeAll+0x128>)
 8005464:	441a      	add	r2, r3
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	3304      	adds	r3, #4
 800546a:	4619      	mov	r1, r3
 800546c:	4610      	mov	r0, r2
 800546e:	f7fe ff83 	bl	8004378 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005476:	4b23      	ldr	r3, [pc, #140]	@ (8005504 <xTaskResumeAll+0x12c>)
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800547c:	429a      	cmp	r2, r3
 800547e:	d302      	bcc.n	8005486 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8005480:	4b21      	ldr	r3, [pc, #132]	@ (8005508 <xTaskResumeAll+0x130>)
 8005482:	2201      	movs	r2, #1
 8005484:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005486:	4b1c      	ldr	r3, [pc, #112]	@ (80054f8 <xTaskResumeAll+0x120>)
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	2b00      	cmp	r3, #0
 800548c:	d1cb      	bne.n	8005426 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	2b00      	cmp	r3, #0
 8005492:	d001      	beq.n	8005498 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005494:	f000 fb66 	bl	8005b64 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005498:	4b1c      	ldr	r3, [pc, #112]	@ (800550c <xTaskResumeAll+0x134>)
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d010      	beq.n	80054c6 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80054a4:	f000 f846 	bl	8005534 <xTaskIncrementTick>
 80054a8:	4603      	mov	r3, r0
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d002      	beq.n	80054b4 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 80054ae:	4b16      	ldr	r3, [pc, #88]	@ (8005508 <xTaskResumeAll+0x130>)
 80054b0:	2201      	movs	r2, #1
 80054b2:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	3b01      	subs	r3, #1
 80054b8:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d1f1      	bne.n	80054a4 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 80054c0:	4b12      	ldr	r3, [pc, #72]	@ (800550c <xTaskResumeAll+0x134>)
 80054c2:	2200      	movs	r2, #0
 80054c4:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80054c6:	4b10      	ldr	r3, [pc, #64]	@ (8005508 <xTaskResumeAll+0x130>)
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d009      	beq.n	80054e2 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80054ce:	2301      	movs	r3, #1
 80054d0:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80054d2:	4b0f      	ldr	r3, [pc, #60]	@ (8005510 <xTaskResumeAll+0x138>)
 80054d4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80054d8:	601a      	str	r2, [r3, #0]
 80054da:	f3bf 8f4f 	dsb	sy
 80054de:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80054e2:	f001 f8fb 	bl	80066dc <vPortExitCritical>

	return xAlreadyYielded;
 80054e6:	68bb      	ldr	r3, [r7, #8]
}
 80054e8:	4618      	mov	r0, r3
 80054ea:	3710      	adds	r7, #16
 80054ec:	46bd      	mov	sp, r7
 80054ee:	bd80      	pop	{r7, pc}
 80054f0:	20001274 	.word	0x20001274
 80054f4:	2000124c 	.word	0x2000124c
 80054f8:	2000120c 	.word	0x2000120c
 80054fc:	20001254 	.word	0x20001254
 8005500:	20000d7c 	.word	0x20000d7c
 8005504:	20000d78 	.word	0x20000d78
 8005508:	20001260 	.word	0x20001260
 800550c:	2000125c 	.word	0x2000125c
 8005510:	e000ed04 	.word	0xe000ed04

08005514 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8005514:	b480      	push	{r7}
 8005516:	b083      	sub	sp, #12
 8005518:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800551a:	4b05      	ldr	r3, [pc, #20]	@ (8005530 <xTaskGetTickCount+0x1c>)
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8005520:	687b      	ldr	r3, [r7, #4]
}
 8005522:	4618      	mov	r0, r3
 8005524:	370c      	adds	r7, #12
 8005526:	46bd      	mov	sp, r7
 8005528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800552c:	4770      	bx	lr
 800552e:	bf00      	nop
 8005530:	20001250 	.word	0x20001250

08005534 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005534:	b580      	push	{r7, lr}
 8005536:	b086      	sub	sp, #24
 8005538:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800553a:	2300      	movs	r3, #0
 800553c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800553e:	4b4f      	ldr	r3, [pc, #316]	@ (800567c <xTaskIncrementTick+0x148>)
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	2b00      	cmp	r3, #0
 8005544:	f040 8090 	bne.w	8005668 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005548:	4b4d      	ldr	r3, [pc, #308]	@ (8005680 <xTaskIncrementTick+0x14c>)
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	3301      	adds	r3, #1
 800554e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005550:	4a4b      	ldr	r2, [pc, #300]	@ (8005680 <xTaskIncrementTick+0x14c>)
 8005552:	693b      	ldr	r3, [r7, #16]
 8005554:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005556:	693b      	ldr	r3, [r7, #16]
 8005558:	2b00      	cmp	r3, #0
 800555a:	d121      	bne.n	80055a0 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800555c:	4b49      	ldr	r3, [pc, #292]	@ (8005684 <xTaskIncrementTick+0x150>)
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	2b00      	cmp	r3, #0
 8005564:	d00b      	beq.n	800557e <xTaskIncrementTick+0x4a>
	__asm volatile
 8005566:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800556a:	f383 8811 	msr	BASEPRI, r3
 800556e:	f3bf 8f6f 	isb	sy
 8005572:	f3bf 8f4f 	dsb	sy
 8005576:	603b      	str	r3, [r7, #0]
}
 8005578:	bf00      	nop
 800557a:	bf00      	nop
 800557c:	e7fd      	b.n	800557a <xTaskIncrementTick+0x46>
 800557e:	4b41      	ldr	r3, [pc, #260]	@ (8005684 <xTaskIncrementTick+0x150>)
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	60fb      	str	r3, [r7, #12]
 8005584:	4b40      	ldr	r3, [pc, #256]	@ (8005688 <xTaskIncrementTick+0x154>)
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	4a3e      	ldr	r2, [pc, #248]	@ (8005684 <xTaskIncrementTick+0x150>)
 800558a:	6013      	str	r3, [r2, #0]
 800558c:	4a3e      	ldr	r2, [pc, #248]	@ (8005688 <xTaskIncrementTick+0x154>)
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	6013      	str	r3, [r2, #0]
 8005592:	4b3e      	ldr	r3, [pc, #248]	@ (800568c <xTaskIncrementTick+0x158>)
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	3301      	adds	r3, #1
 8005598:	4a3c      	ldr	r2, [pc, #240]	@ (800568c <xTaskIncrementTick+0x158>)
 800559a:	6013      	str	r3, [r2, #0]
 800559c:	f000 fae2 	bl	8005b64 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80055a0:	4b3b      	ldr	r3, [pc, #236]	@ (8005690 <xTaskIncrementTick+0x15c>)
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	693a      	ldr	r2, [r7, #16]
 80055a6:	429a      	cmp	r2, r3
 80055a8:	d349      	bcc.n	800563e <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80055aa:	4b36      	ldr	r3, [pc, #216]	@ (8005684 <xTaskIncrementTick+0x150>)
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d104      	bne.n	80055be <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80055b4:	4b36      	ldr	r3, [pc, #216]	@ (8005690 <xTaskIncrementTick+0x15c>)
 80055b6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80055ba:	601a      	str	r2, [r3, #0]
					break;
 80055bc:	e03f      	b.n	800563e <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80055be:	4b31      	ldr	r3, [pc, #196]	@ (8005684 <xTaskIncrementTick+0x150>)
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	68db      	ldr	r3, [r3, #12]
 80055c4:	68db      	ldr	r3, [r3, #12]
 80055c6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80055c8:	68bb      	ldr	r3, [r7, #8]
 80055ca:	685b      	ldr	r3, [r3, #4]
 80055cc:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80055ce:	693a      	ldr	r2, [r7, #16]
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	429a      	cmp	r2, r3
 80055d4:	d203      	bcs.n	80055de <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80055d6:	4a2e      	ldr	r2, [pc, #184]	@ (8005690 <xTaskIncrementTick+0x15c>)
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80055dc:	e02f      	b.n	800563e <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80055de:	68bb      	ldr	r3, [r7, #8]
 80055e0:	3304      	adds	r3, #4
 80055e2:	4618      	mov	r0, r3
 80055e4:	f7fe ff25 	bl	8004432 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80055e8:	68bb      	ldr	r3, [r7, #8]
 80055ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d004      	beq.n	80055fa <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80055f0:	68bb      	ldr	r3, [r7, #8]
 80055f2:	3318      	adds	r3, #24
 80055f4:	4618      	mov	r0, r3
 80055f6:	f7fe ff1c 	bl	8004432 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80055fa:	68bb      	ldr	r3, [r7, #8]
 80055fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80055fe:	4b25      	ldr	r3, [pc, #148]	@ (8005694 <xTaskIncrementTick+0x160>)
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	429a      	cmp	r2, r3
 8005604:	d903      	bls.n	800560e <xTaskIncrementTick+0xda>
 8005606:	68bb      	ldr	r3, [r7, #8]
 8005608:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800560a:	4a22      	ldr	r2, [pc, #136]	@ (8005694 <xTaskIncrementTick+0x160>)
 800560c:	6013      	str	r3, [r2, #0]
 800560e:	68bb      	ldr	r3, [r7, #8]
 8005610:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005612:	4613      	mov	r3, r2
 8005614:	009b      	lsls	r3, r3, #2
 8005616:	4413      	add	r3, r2
 8005618:	009b      	lsls	r3, r3, #2
 800561a:	4a1f      	ldr	r2, [pc, #124]	@ (8005698 <xTaskIncrementTick+0x164>)
 800561c:	441a      	add	r2, r3
 800561e:	68bb      	ldr	r3, [r7, #8]
 8005620:	3304      	adds	r3, #4
 8005622:	4619      	mov	r1, r3
 8005624:	4610      	mov	r0, r2
 8005626:	f7fe fea7 	bl	8004378 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800562a:	68bb      	ldr	r3, [r7, #8]
 800562c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800562e:	4b1b      	ldr	r3, [pc, #108]	@ (800569c <xTaskIncrementTick+0x168>)
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005634:	429a      	cmp	r2, r3
 8005636:	d3b8      	bcc.n	80055aa <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8005638:	2301      	movs	r3, #1
 800563a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800563c:	e7b5      	b.n	80055aa <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800563e:	4b17      	ldr	r3, [pc, #92]	@ (800569c <xTaskIncrementTick+0x168>)
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005644:	4914      	ldr	r1, [pc, #80]	@ (8005698 <xTaskIncrementTick+0x164>)
 8005646:	4613      	mov	r3, r2
 8005648:	009b      	lsls	r3, r3, #2
 800564a:	4413      	add	r3, r2
 800564c:	009b      	lsls	r3, r3, #2
 800564e:	440b      	add	r3, r1
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	2b01      	cmp	r3, #1
 8005654:	d901      	bls.n	800565a <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8005656:	2301      	movs	r3, #1
 8005658:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800565a:	4b11      	ldr	r3, [pc, #68]	@ (80056a0 <xTaskIncrementTick+0x16c>)
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	2b00      	cmp	r3, #0
 8005660:	d007      	beq.n	8005672 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8005662:	2301      	movs	r3, #1
 8005664:	617b      	str	r3, [r7, #20]
 8005666:	e004      	b.n	8005672 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8005668:	4b0e      	ldr	r3, [pc, #56]	@ (80056a4 <xTaskIncrementTick+0x170>)
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	3301      	adds	r3, #1
 800566e:	4a0d      	ldr	r2, [pc, #52]	@ (80056a4 <xTaskIncrementTick+0x170>)
 8005670:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8005672:	697b      	ldr	r3, [r7, #20]
}
 8005674:	4618      	mov	r0, r3
 8005676:	3718      	adds	r7, #24
 8005678:	46bd      	mov	sp, r7
 800567a:	bd80      	pop	{r7, pc}
 800567c:	20001274 	.word	0x20001274
 8005680:	20001250 	.word	0x20001250
 8005684:	20001204 	.word	0x20001204
 8005688:	20001208 	.word	0x20001208
 800568c:	20001264 	.word	0x20001264
 8005690:	2000126c 	.word	0x2000126c
 8005694:	20001254 	.word	0x20001254
 8005698:	20000d7c 	.word	0x20000d7c
 800569c:	20000d78 	.word	0x20000d78
 80056a0:	20001260 	.word	0x20001260
 80056a4:	2000125c 	.word	0x2000125c

080056a8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80056a8:	b480      	push	{r7}
 80056aa:	b085      	sub	sp, #20
 80056ac:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80056ae:	4b2b      	ldr	r3, [pc, #172]	@ (800575c <vTaskSwitchContext+0xb4>)
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d003      	beq.n	80056be <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80056b6:	4b2a      	ldr	r3, [pc, #168]	@ (8005760 <vTaskSwitchContext+0xb8>)
 80056b8:	2201      	movs	r2, #1
 80056ba:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80056bc:	e047      	b.n	800574e <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 80056be:	4b28      	ldr	r3, [pc, #160]	@ (8005760 <vTaskSwitchContext+0xb8>)
 80056c0:	2200      	movs	r2, #0
 80056c2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80056c4:	4b27      	ldr	r3, [pc, #156]	@ (8005764 <vTaskSwitchContext+0xbc>)
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	60fb      	str	r3, [r7, #12]
 80056ca:	e011      	b.n	80056f0 <vTaskSwitchContext+0x48>
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d10b      	bne.n	80056ea <vTaskSwitchContext+0x42>
	__asm volatile
 80056d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80056d6:	f383 8811 	msr	BASEPRI, r3
 80056da:	f3bf 8f6f 	isb	sy
 80056de:	f3bf 8f4f 	dsb	sy
 80056e2:	607b      	str	r3, [r7, #4]
}
 80056e4:	bf00      	nop
 80056e6:	bf00      	nop
 80056e8:	e7fd      	b.n	80056e6 <vTaskSwitchContext+0x3e>
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	3b01      	subs	r3, #1
 80056ee:	60fb      	str	r3, [r7, #12]
 80056f0:	491d      	ldr	r1, [pc, #116]	@ (8005768 <vTaskSwitchContext+0xc0>)
 80056f2:	68fa      	ldr	r2, [r7, #12]
 80056f4:	4613      	mov	r3, r2
 80056f6:	009b      	lsls	r3, r3, #2
 80056f8:	4413      	add	r3, r2
 80056fa:	009b      	lsls	r3, r3, #2
 80056fc:	440b      	add	r3, r1
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	2b00      	cmp	r3, #0
 8005702:	d0e3      	beq.n	80056cc <vTaskSwitchContext+0x24>
 8005704:	68fa      	ldr	r2, [r7, #12]
 8005706:	4613      	mov	r3, r2
 8005708:	009b      	lsls	r3, r3, #2
 800570a:	4413      	add	r3, r2
 800570c:	009b      	lsls	r3, r3, #2
 800570e:	4a16      	ldr	r2, [pc, #88]	@ (8005768 <vTaskSwitchContext+0xc0>)
 8005710:	4413      	add	r3, r2
 8005712:	60bb      	str	r3, [r7, #8]
 8005714:	68bb      	ldr	r3, [r7, #8]
 8005716:	685b      	ldr	r3, [r3, #4]
 8005718:	685a      	ldr	r2, [r3, #4]
 800571a:	68bb      	ldr	r3, [r7, #8]
 800571c:	605a      	str	r2, [r3, #4]
 800571e:	68bb      	ldr	r3, [r7, #8]
 8005720:	685a      	ldr	r2, [r3, #4]
 8005722:	68bb      	ldr	r3, [r7, #8]
 8005724:	3308      	adds	r3, #8
 8005726:	429a      	cmp	r2, r3
 8005728:	d104      	bne.n	8005734 <vTaskSwitchContext+0x8c>
 800572a:	68bb      	ldr	r3, [r7, #8]
 800572c:	685b      	ldr	r3, [r3, #4]
 800572e:	685a      	ldr	r2, [r3, #4]
 8005730:	68bb      	ldr	r3, [r7, #8]
 8005732:	605a      	str	r2, [r3, #4]
 8005734:	68bb      	ldr	r3, [r7, #8]
 8005736:	685b      	ldr	r3, [r3, #4]
 8005738:	68db      	ldr	r3, [r3, #12]
 800573a:	4a0c      	ldr	r2, [pc, #48]	@ (800576c <vTaskSwitchContext+0xc4>)
 800573c:	6013      	str	r3, [r2, #0]
 800573e:	4a09      	ldr	r2, [pc, #36]	@ (8005764 <vTaskSwitchContext+0xbc>)
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005744:	4b09      	ldr	r3, [pc, #36]	@ (800576c <vTaskSwitchContext+0xc4>)
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	3354      	adds	r3, #84	@ 0x54
 800574a:	4a09      	ldr	r2, [pc, #36]	@ (8005770 <vTaskSwitchContext+0xc8>)
 800574c:	6013      	str	r3, [r2, #0]
}
 800574e:	bf00      	nop
 8005750:	3714      	adds	r7, #20
 8005752:	46bd      	mov	sp, r7
 8005754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005758:	4770      	bx	lr
 800575a:	bf00      	nop
 800575c:	20001274 	.word	0x20001274
 8005760:	20001260 	.word	0x20001260
 8005764:	20001254 	.word	0x20001254
 8005768:	20000d7c 	.word	0x20000d7c
 800576c:	20000d78 	.word	0x20000d78
 8005770:	20000410 	.word	0x20000410

08005774 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8005774:	b580      	push	{r7, lr}
 8005776:	b084      	sub	sp, #16
 8005778:	af00      	add	r7, sp, #0
 800577a:	6078      	str	r0, [r7, #4]
 800577c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	2b00      	cmp	r3, #0
 8005782:	d10b      	bne.n	800579c <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8005784:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005788:	f383 8811 	msr	BASEPRI, r3
 800578c:	f3bf 8f6f 	isb	sy
 8005790:	f3bf 8f4f 	dsb	sy
 8005794:	60fb      	str	r3, [r7, #12]
}
 8005796:	bf00      	nop
 8005798:	bf00      	nop
 800579a:	e7fd      	b.n	8005798 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800579c:	4b07      	ldr	r3, [pc, #28]	@ (80057bc <vTaskPlaceOnEventList+0x48>)
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	3318      	adds	r3, #24
 80057a2:	4619      	mov	r1, r3
 80057a4:	6878      	ldr	r0, [r7, #4]
 80057a6:	f7fe fe0b 	bl	80043c0 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80057aa:	2101      	movs	r1, #1
 80057ac:	6838      	ldr	r0, [r7, #0]
 80057ae:	f000 fa87 	bl	8005cc0 <prvAddCurrentTaskToDelayedList>
}
 80057b2:	bf00      	nop
 80057b4:	3710      	adds	r7, #16
 80057b6:	46bd      	mov	sp, r7
 80057b8:	bd80      	pop	{r7, pc}
 80057ba:	bf00      	nop
 80057bc:	20000d78 	.word	0x20000d78

080057c0 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80057c0:	b580      	push	{r7, lr}
 80057c2:	b086      	sub	sp, #24
 80057c4:	af00      	add	r7, sp, #0
 80057c6:	60f8      	str	r0, [r7, #12]
 80057c8:	60b9      	str	r1, [r7, #8]
 80057ca:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d10b      	bne.n	80057ea <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 80057d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057d6:	f383 8811 	msr	BASEPRI, r3
 80057da:	f3bf 8f6f 	isb	sy
 80057de:	f3bf 8f4f 	dsb	sy
 80057e2:	617b      	str	r3, [r7, #20]
}
 80057e4:	bf00      	nop
 80057e6:	bf00      	nop
 80057e8:	e7fd      	b.n	80057e6 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80057ea:	4b0a      	ldr	r3, [pc, #40]	@ (8005814 <vTaskPlaceOnEventListRestricted+0x54>)
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	3318      	adds	r3, #24
 80057f0:	4619      	mov	r1, r3
 80057f2:	68f8      	ldr	r0, [r7, #12]
 80057f4:	f7fe fdc0 	bl	8004378 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d002      	beq.n	8005804 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 80057fe:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005802:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8005804:	6879      	ldr	r1, [r7, #4]
 8005806:	68b8      	ldr	r0, [r7, #8]
 8005808:	f000 fa5a 	bl	8005cc0 <prvAddCurrentTaskToDelayedList>
	}
 800580c:	bf00      	nop
 800580e:	3718      	adds	r7, #24
 8005810:	46bd      	mov	sp, r7
 8005812:	bd80      	pop	{r7, pc}
 8005814:	20000d78 	.word	0x20000d78

08005818 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005818:	b580      	push	{r7, lr}
 800581a:	b086      	sub	sp, #24
 800581c:	af00      	add	r7, sp, #0
 800581e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	68db      	ldr	r3, [r3, #12]
 8005824:	68db      	ldr	r3, [r3, #12]
 8005826:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8005828:	693b      	ldr	r3, [r7, #16]
 800582a:	2b00      	cmp	r3, #0
 800582c:	d10b      	bne.n	8005846 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800582e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005832:	f383 8811 	msr	BASEPRI, r3
 8005836:	f3bf 8f6f 	isb	sy
 800583a:	f3bf 8f4f 	dsb	sy
 800583e:	60fb      	str	r3, [r7, #12]
}
 8005840:	bf00      	nop
 8005842:	bf00      	nop
 8005844:	e7fd      	b.n	8005842 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005846:	693b      	ldr	r3, [r7, #16]
 8005848:	3318      	adds	r3, #24
 800584a:	4618      	mov	r0, r3
 800584c:	f7fe fdf1 	bl	8004432 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005850:	4b1d      	ldr	r3, [pc, #116]	@ (80058c8 <xTaskRemoveFromEventList+0xb0>)
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	2b00      	cmp	r3, #0
 8005856:	d11d      	bne.n	8005894 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005858:	693b      	ldr	r3, [r7, #16]
 800585a:	3304      	adds	r3, #4
 800585c:	4618      	mov	r0, r3
 800585e:	f7fe fde8 	bl	8004432 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8005862:	693b      	ldr	r3, [r7, #16]
 8005864:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005866:	4b19      	ldr	r3, [pc, #100]	@ (80058cc <xTaskRemoveFromEventList+0xb4>)
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	429a      	cmp	r2, r3
 800586c:	d903      	bls.n	8005876 <xTaskRemoveFromEventList+0x5e>
 800586e:	693b      	ldr	r3, [r7, #16]
 8005870:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005872:	4a16      	ldr	r2, [pc, #88]	@ (80058cc <xTaskRemoveFromEventList+0xb4>)
 8005874:	6013      	str	r3, [r2, #0]
 8005876:	693b      	ldr	r3, [r7, #16]
 8005878:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800587a:	4613      	mov	r3, r2
 800587c:	009b      	lsls	r3, r3, #2
 800587e:	4413      	add	r3, r2
 8005880:	009b      	lsls	r3, r3, #2
 8005882:	4a13      	ldr	r2, [pc, #76]	@ (80058d0 <xTaskRemoveFromEventList+0xb8>)
 8005884:	441a      	add	r2, r3
 8005886:	693b      	ldr	r3, [r7, #16]
 8005888:	3304      	adds	r3, #4
 800588a:	4619      	mov	r1, r3
 800588c:	4610      	mov	r0, r2
 800588e:	f7fe fd73 	bl	8004378 <vListInsertEnd>
 8005892:	e005      	b.n	80058a0 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005894:	693b      	ldr	r3, [r7, #16]
 8005896:	3318      	adds	r3, #24
 8005898:	4619      	mov	r1, r3
 800589a:	480e      	ldr	r0, [pc, #56]	@ (80058d4 <xTaskRemoveFromEventList+0xbc>)
 800589c:	f7fe fd6c 	bl	8004378 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80058a0:	693b      	ldr	r3, [r7, #16]
 80058a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80058a4:	4b0c      	ldr	r3, [pc, #48]	@ (80058d8 <xTaskRemoveFromEventList+0xc0>)
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058aa:	429a      	cmp	r2, r3
 80058ac:	d905      	bls.n	80058ba <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80058ae:	2301      	movs	r3, #1
 80058b0:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80058b2:	4b0a      	ldr	r3, [pc, #40]	@ (80058dc <xTaskRemoveFromEventList+0xc4>)
 80058b4:	2201      	movs	r2, #1
 80058b6:	601a      	str	r2, [r3, #0]
 80058b8:	e001      	b.n	80058be <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 80058ba:	2300      	movs	r3, #0
 80058bc:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80058be:	697b      	ldr	r3, [r7, #20]
}
 80058c0:	4618      	mov	r0, r3
 80058c2:	3718      	adds	r7, #24
 80058c4:	46bd      	mov	sp, r7
 80058c6:	bd80      	pop	{r7, pc}
 80058c8:	20001274 	.word	0x20001274
 80058cc:	20001254 	.word	0x20001254
 80058d0:	20000d7c 	.word	0x20000d7c
 80058d4:	2000120c 	.word	0x2000120c
 80058d8:	20000d78 	.word	0x20000d78
 80058dc:	20001260 	.word	0x20001260

080058e0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80058e0:	b480      	push	{r7}
 80058e2:	b083      	sub	sp, #12
 80058e4:	af00      	add	r7, sp, #0
 80058e6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80058e8:	4b06      	ldr	r3, [pc, #24]	@ (8005904 <vTaskInternalSetTimeOutState+0x24>)
 80058ea:	681a      	ldr	r2, [r3, #0]
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80058f0:	4b05      	ldr	r3, [pc, #20]	@ (8005908 <vTaskInternalSetTimeOutState+0x28>)
 80058f2:	681a      	ldr	r2, [r3, #0]
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	605a      	str	r2, [r3, #4]
}
 80058f8:	bf00      	nop
 80058fa:	370c      	adds	r7, #12
 80058fc:	46bd      	mov	sp, r7
 80058fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005902:	4770      	bx	lr
 8005904:	20001264 	.word	0x20001264
 8005908:	20001250 	.word	0x20001250

0800590c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800590c:	b580      	push	{r7, lr}
 800590e:	b088      	sub	sp, #32
 8005910:	af00      	add	r7, sp, #0
 8005912:	6078      	str	r0, [r7, #4]
 8005914:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	2b00      	cmp	r3, #0
 800591a:	d10b      	bne.n	8005934 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800591c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005920:	f383 8811 	msr	BASEPRI, r3
 8005924:	f3bf 8f6f 	isb	sy
 8005928:	f3bf 8f4f 	dsb	sy
 800592c:	613b      	str	r3, [r7, #16]
}
 800592e:	bf00      	nop
 8005930:	bf00      	nop
 8005932:	e7fd      	b.n	8005930 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8005934:	683b      	ldr	r3, [r7, #0]
 8005936:	2b00      	cmp	r3, #0
 8005938:	d10b      	bne.n	8005952 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800593a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800593e:	f383 8811 	msr	BASEPRI, r3
 8005942:	f3bf 8f6f 	isb	sy
 8005946:	f3bf 8f4f 	dsb	sy
 800594a:	60fb      	str	r3, [r7, #12]
}
 800594c:	bf00      	nop
 800594e:	bf00      	nop
 8005950:	e7fd      	b.n	800594e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8005952:	f000 fe91 	bl	8006678 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8005956:	4b1d      	ldr	r3, [pc, #116]	@ (80059cc <xTaskCheckForTimeOut+0xc0>)
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	685b      	ldr	r3, [r3, #4]
 8005960:	69ba      	ldr	r2, [r7, #24]
 8005962:	1ad3      	subs	r3, r2, r3
 8005964:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8005966:	683b      	ldr	r3, [r7, #0]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800596e:	d102      	bne.n	8005976 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8005970:	2300      	movs	r3, #0
 8005972:	61fb      	str	r3, [r7, #28]
 8005974:	e023      	b.n	80059be <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681a      	ldr	r2, [r3, #0]
 800597a:	4b15      	ldr	r3, [pc, #84]	@ (80059d0 <xTaskCheckForTimeOut+0xc4>)
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	429a      	cmp	r2, r3
 8005980:	d007      	beq.n	8005992 <xTaskCheckForTimeOut+0x86>
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	685b      	ldr	r3, [r3, #4]
 8005986:	69ba      	ldr	r2, [r7, #24]
 8005988:	429a      	cmp	r2, r3
 800598a:	d302      	bcc.n	8005992 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800598c:	2301      	movs	r3, #1
 800598e:	61fb      	str	r3, [r7, #28]
 8005990:	e015      	b.n	80059be <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8005992:	683b      	ldr	r3, [r7, #0]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	697a      	ldr	r2, [r7, #20]
 8005998:	429a      	cmp	r2, r3
 800599a:	d20b      	bcs.n	80059b4 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800599c:	683b      	ldr	r3, [r7, #0]
 800599e:	681a      	ldr	r2, [r3, #0]
 80059a0:	697b      	ldr	r3, [r7, #20]
 80059a2:	1ad2      	subs	r2, r2, r3
 80059a4:	683b      	ldr	r3, [r7, #0]
 80059a6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80059a8:	6878      	ldr	r0, [r7, #4]
 80059aa:	f7ff ff99 	bl	80058e0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80059ae:	2300      	movs	r3, #0
 80059b0:	61fb      	str	r3, [r7, #28]
 80059b2:	e004      	b.n	80059be <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80059b4:	683b      	ldr	r3, [r7, #0]
 80059b6:	2200      	movs	r2, #0
 80059b8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80059ba:	2301      	movs	r3, #1
 80059bc:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80059be:	f000 fe8d 	bl	80066dc <vPortExitCritical>

	return xReturn;
 80059c2:	69fb      	ldr	r3, [r7, #28]
}
 80059c4:	4618      	mov	r0, r3
 80059c6:	3720      	adds	r7, #32
 80059c8:	46bd      	mov	sp, r7
 80059ca:	bd80      	pop	{r7, pc}
 80059cc:	20001250 	.word	0x20001250
 80059d0:	20001264 	.word	0x20001264

080059d4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80059d4:	b480      	push	{r7}
 80059d6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80059d8:	4b03      	ldr	r3, [pc, #12]	@ (80059e8 <vTaskMissedYield+0x14>)
 80059da:	2201      	movs	r2, #1
 80059dc:	601a      	str	r2, [r3, #0]
}
 80059de:	bf00      	nop
 80059e0:	46bd      	mov	sp, r7
 80059e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059e6:	4770      	bx	lr
 80059e8:	20001260 	.word	0x20001260

080059ec <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80059ec:	b580      	push	{r7, lr}
 80059ee:	b082      	sub	sp, #8
 80059f0:	af00      	add	r7, sp, #0
 80059f2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80059f4:	f000 f852 	bl	8005a9c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80059f8:	4b06      	ldr	r3, [pc, #24]	@ (8005a14 <prvIdleTask+0x28>)
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	2b01      	cmp	r3, #1
 80059fe:	d9f9      	bls.n	80059f4 <prvIdleTask+0x8>
			{
				taskYIELD();
 8005a00:	4b05      	ldr	r3, [pc, #20]	@ (8005a18 <prvIdleTask+0x2c>)
 8005a02:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005a06:	601a      	str	r2, [r3, #0]
 8005a08:	f3bf 8f4f 	dsb	sy
 8005a0c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005a10:	e7f0      	b.n	80059f4 <prvIdleTask+0x8>
 8005a12:	bf00      	nop
 8005a14:	20000d7c 	.word	0x20000d7c
 8005a18:	e000ed04 	.word	0xe000ed04

08005a1c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005a1c:	b580      	push	{r7, lr}
 8005a1e:	b082      	sub	sp, #8
 8005a20:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005a22:	2300      	movs	r3, #0
 8005a24:	607b      	str	r3, [r7, #4]
 8005a26:	e00c      	b.n	8005a42 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005a28:	687a      	ldr	r2, [r7, #4]
 8005a2a:	4613      	mov	r3, r2
 8005a2c:	009b      	lsls	r3, r3, #2
 8005a2e:	4413      	add	r3, r2
 8005a30:	009b      	lsls	r3, r3, #2
 8005a32:	4a12      	ldr	r2, [pc, #72]	@ (8005a7c <prvInitialiseTaskLists+0x60>)
 8005a34:	4413      	add	r3, r2
 8005a36:	4618      	mov	r0, r3
 8005a38:	f7fe fc71 	bl	800431e <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	3301      	adds	r3, #1
 8005a40:	607b      	str	r3, [r7, #4]
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	2b37      	cmp	r3, #55	@ 0x37
 8005a46:	d9ef      	bls.n	8005a28 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005a48:	480d      	ldr	r0, [pc, #52]	@ (8005a80 <prvInitialiseTaskLists+0x64>)
 8005a4a:	f7fe fc68 	bl	800431e <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005a4e:	480d      	ldr	r0, [pc, #52]	@ (8005a84 <prvInitialiseTaskLists+0x68>)
 8005a50:	f7fe fc65 	bl	800431e <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005a54:	480c      	ldr	r0, [pc, #48]	@ (8005a88 <prvInitialiseTaskLists+0x6c>)
 8005a56:	f7fe fc62 	bl	800431e <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005a5a:	480c      	ldr	r0, [pc, #48]	@ (8005a8c <prvInitialiseTaskLists+0x70>)
 8005a5c:	f7fe fc5f 	bl	800431e <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005a60:	480b      	ldr	r0, [pc, #44]	@ (8005a90 <prvInitialiseTaskLists+0x74>)
 8005a62:	f7fe fc5c 	bl	800431e <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005a66:	4b0b      	ldr	r3, [pc, #44]	@ (8005a94 <prvInitialiseTaskLists+0x78>)
 8005a68:	4a05      	ldr	r2, [pc, #20]	@ (8005a80 <prvInitialiseTaskLists+0x64>)
 8005a6a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005a6c:	4b0a      	ldr	r3, [pc, #40]	@ (8005a98 <prvInitialiseTaskLists+0x7c>)
 8005a6e:	4a05      	ldr	r2, [pc, #20]	@ (8005a84 <prvInitialiseTaskLists+0x68>)
 8005a70:	601a      	str	r2, [r3, #0]
}
 8005a72:	bf00      	nop
 8005a74:	3708      	adds	r7, #8
 8005a76:	46bd      	mov	sp, r7
 8005a78:	bd80      	pop	{r7, pc}
 8005a7a:	bf00      	nop
 8005a7c:	20000d7c 	.word	0x20000d7c
 8005a80:	200011dc 	.word	0x200011dc
 8005a84:	200011f0 	.word	0x200011f0
 8005a88:	2000120c 	.word	0x2000120c
 8005a8c:	20001220 	.word	0x20001220
 8005a90:	20001238 	.word	0x20001238
 8005a94:	20001204 	.word	0x20001204
 8005a98:	20001208 	.word	0x20001208

08005a9c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005a9c:	b580      	push	{r7, lr}
 8005a9e:	b082      	sub	sp, #8
 8005aa0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005aa2:	e019      	b.n	8005ad8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005aa4:	f000 fde8 	bl	8006678 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005aa8:	4b10      	ldr	r3, [pc, #64]	@ (8005aec <prvCheckTasksWaitingTermination+0x50>)
 8005aaa:	68db      	ldr	r3, [r3, #12]
 8005aac:	68db      	ldr	r3, [r3, #12]
 8005aae:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	3304      	adds	r3, #4
 8005ab4:	4618      	mov	r0, r3
 8005ab6:	f7fe fcbc 	bl	8004432 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8005aba:	4b0d      	ldr	r3, [pc, #52]	@ (8005af0 <prvCheckTasksWaitingTermination+0x54>)
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	3b01      	subs	r3, #1
 8005ac0:	4a0b      	ldr	r2, [pc, #44]	@ (8005af0 <prvCheckTasksWaitingTermination+0x54>)
 8005ac2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005ac4:	4b0b      	ldr	r3, [pc, #44]	@ (8005af4 <prvCheckTasksWaitingTermination+0x58>)
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	3b01      	subs	r3, #1
 8005aca:	4a0a      	ldr	r2, [pc, #40]	@ (8005af4 <prvCheckTasksWaitingTermination+0x58>)
 8005acc:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8005ace:	f000 fe05 	bl	80066dc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8005ad2:	6878      	ldr	r0, [r7, #4]
 8005ad4:	f000 f810 	bl	8005af8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005ad8:	4b06      	ldr	r3, [pc, #24]	@ (8005af4 <prvCheckTasksWaitingTermination+0x58>)
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d1e1      	bne.n	8005aa4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005ae0:	bf00      	nop
 8005ae2:	bf00      	nop
 8005ae4:	3708      	adds	r7, #8
 8005ae6:	46bd      	mov	sp, r7
 8005ae8:	bd80      	pop	{r7, pc}
 8005aea:	bf00      	nop
 8005aec:	20001220 	.word	0x20001220
 8005af0:	2000124c 	.word	0x2000124c
 8005af4:	20001234 	.word	0x20001234

08005af8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005af8:	b580      	push	{r7, lr}
 8005afa:	b084      	sub	sp, #16
 8005afc:	af00      	add	r7, sp, #0
 8005afe:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	3354      	adds	r3, #84	@ 0x54
 8005b04:	4618      	mov	r0, r3
 8005b06:	f002 ffdf 	bl	8008ac8 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d108      	bne.n	8005b26 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b18:	4618      	mov	r0, r3
 8005b1a:	f000 ff9d 	bl	8006a58 <vPortFree>
				vPortFree( pxTCB );
 8005b1e:	6878      	ldr	r0, [r7, #4]
 8005b20:	f000 ff9a 	bl	8006a58 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005b24:	e019      	b.n	8005b5a <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8005b2c:	2b01      	cmp	r3, #1
 8005b2e:	d103      	bne.n	8005b38 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8005b30:	6878      	ldr	r0, [r7, #4]
 8005b32:	f000 ff91 	bl	8006a58 <vPortFree>
	}
 8005b36:	e010      	b.n	8005b5a <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8005b3e:	2b02      	cmp	r3, #2
 8005b40:	d00b      	beq.n	8005b5a <prvDeleteTCB+0x62>
	__asm volatile
 8005b42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b46:	f383 8811 	msr	BASEPRI, r3
 8005b4a:	f3bf 8f6f 	isb	sy
 8005b4e:	f3bf 8f4f 	dsb	sy
 8005b52:	60fb      	str	r3, [r7, #12]
}
 8005b54:	bf00      	nop
 8005b56:	bf00      	nop
 8005b58:	e7fd      	b.n	8005b56 <prvDeleteTCB+0x5e>
	}
 8005b5a:	bf00      	nop
 8005b5c:	3710      	adds	r7, #16
 8005b5e:	46bd      	mov	sp, r7
 8005b60:	bd80      	pop	{r7, pc}
	...

08005b64 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005b64:	b480      	push	{r7}
 8005b66:	b083      	sub	sp, #12
 8005b68:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005b6a:	4b0c      	ldr	r3, [pc, #48]	@ (8005b9c <prvResetNextTaskUnblockTime+0x38>)
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d104      	bne.n	8005b7e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005b74:	4b0a      	ldr	r3, [pc, #40]	@ (8005ba0 <prvResetNextTaskUnblockTime+0x3c>)
 8005b76:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005b7a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005b7c:	e008      	b.n	8005b90 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005b7e:	4b07      	ldr	r3, [pc, #28]	@ (8005b9c <prvResetNextTaskUnblockTime+0x38>)
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	68db      	ldr	r3, [r3, #12]
 8005b84:	68db      	ldr	r3, [r3, #12]
 8005b86:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	685b      	ldr	r3, [r3, #4]
 8005b8c:	4a04      	ldr	r2, [pc, #16]	@ (8005ba0 <prvResetNextTaskUnblockTime+0x3c>)
 8005b8e:	6013      	str	r3, [r2, #0]
}
 8005b90:	bf00      	nop
 8005b92:	370c      	adds	r7, #12
 8005b94:	46bd      	mov	sp, r7
 8005b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b9a:	4770      	bx	lr
 8005b9c:	20001204 	.word	0x20001204
 8005ba0:	2000126c 	.word	0x2000126c

08005ba4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005ba4:	b480      	push	{r7}
 8005ba6:	b083      	sub	sp, #12
 8005ba8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8005baa:	4b0b      	ldr	r3, [pc, #44]	@ (8005bd8 <xTaskGetSchedulerState+0x34>)
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d102      	bne.n	8005bb8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8005bb2:	2301      	movs	r3, #1
 8005bb4:	607b      	str	r3, [r7, #4]
 8005bb6:	e008      	b.n	8005bca <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005bb8:	4b08      	ldr	r3, [pc, #32]	@ (8005bdc <xTaskGetSchedulerState+0x38>)
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d102      	bne.n	8005bc6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8005bc0:	2302      	movs	r3, #2
 8005bc2:	607b      	str	r3, [r7, #4]
 8005bc4:	e001      	b.n	8005bca <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8005bc6:	2300      	movs	r3, #0
 8005bc8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8005bca:	687b      	ldr	r3, [r7, #4]
	}
 8005bcc:	4618      	mov	r0, r3
 8005bce:	370c      	adds	r7, #12
 8005bd0:	46bd      	mov	sp, r7
 8005bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bd6:	4770      	bx	lr
 8005bd8:	20001258 	.word	0x20001258
 8005bdc:	20001274 	.word	0x20001274

08005be0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8005be0:	b580      	push	{r7, lr}
 8005be2:	b086      	sub	sp, #24
 8005be4:	af00      	add	r7, sp, #0
 8005be6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8005bec:	2300      	movs	r3, #0
 8005bee:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d058      	beq.n	8005ca8 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8005bf6:	4b2f      	ldr	r3, [pc, #188]	@ (8005cb4 <xTaskPriorityDisinherit+0xd4>)
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	693a      	ldr	r2, [r7, #16]
 8005bfc:	429a      	cmp	r2, r3
 8005bfe:	d00b      	beq.n	8005c18 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8005c00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c04:	f383 8811 	msr	BASEPRI, r3
 8005c08:	f3bf 8f6f 	isb	sy
 8005c0c:	f3bf 8f4f 	dsb	sy
 8005c10:	60fb      	str	r3, [r7, #12]
}
 8005c12:	bf00      	nop
 8005c14:	bf00      	nop
 8005c16:	e7fd      	b.n	8005c14 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8005c18:	693b      	ldr	r3, [r7, #16]
 8005c1a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d10b      	bne.n	8005c38 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8005c20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c24:	f383 8811 	msr	BASEPRI, r3
 8005c28:	f3bf 8f6f 	isb	sy
 8005c2c:	f3bf 8f4f 	dsb	sy
 8005c30:	60bb      	str	r3, [r7, #8]
}
 8005c32:	bf00      	nop
 8005c34:	bf00      	nop
 8005c36:	e7fd      	b.n	8005c34 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8005c38:	693b      	ldr	r3, [r7, #16]
 8005c3a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005c3c:	1e5a      	subs	r2, r3, #1
 8005c3e:	693b      	ldr	r3, [r7, #16]
 8005c40:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005c42:	693b      	ldr	r3, [r7, #16]
 8005c44:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c46:	693b      	ldr	r3, [r7, #16]
 8005c48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005c4a:	429a      	cmp	r2, r3
 8005c4c:	d02c      	beq.n	8005ca8 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8005c4e:	693b      	ldr	r3, [r7, #16]
 8005c50:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d128      	bne.n	8005ca8 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005c56:	693b      	ldr	r3, [r7, #16]
 8005c58:	3304      	adds	r3, #4
 8005c5a:	4618      	mov	r0, r3
 8005c5c:	f7fe fbe9 	bl	8004432 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005c60:	693b      	ldr	r3, [r7, #16]
 8005c62:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005c64:	693b      	ldr	r3, [r7, #16]
 8005c66:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005c68:	693b      	ldr	r3, [r7, #16]
 8005c6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c6c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8005c70:	693b      	ldr	r3, [r7, #16]
 8005c72:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8005c74:	693b      	ldr	r3, [r7, #16]
 8005c76:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c78:	4b0f      	ldr	r3, [pc, #60]	@ (8005cb8 <xTaskPriorityDisinherit+0xd8>)
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	429a      	cmp	r2, r3
 8005c7e:	d903      	bls.n	8005c88 <xTaskPriorityDisinherit+0xa8>
 8005c80:	693b      	ldr	r3, [r7, #16]
 8005c82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c84:	4a0c      	ldr	r2, [pc, #48]	@ (8005cb8 <xTaskPriorityDisinherit+0xd8>)
 8005c86:	6013      	str	r3, [r2, #0]
 8005c88:	693b      	ldr	r3, [r7, #16]
 8005c8a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c8c:	4613      	mov	r3, r2
 8005c8e:	009b      	lsls	r3, r3, #2
 8005c90:	4413      	add	r3, r2
 8005c92:	009b      	lsls	r3, r3, #2
 8005c94:	4a09      	ldr	r2, [pc, #36]	@ (8005cbc <xTaskPriorityDisinherit+0xdc>)
 8005c96:	441a      	add	r2, r3
 8005c98:	693b      	ldr	r3, [r7, #16]
 8005c9a:	3304      	adds	r3, #4
 8005c9c:	4619      	mov	r1, r3
 8005c9e:	4610      	mov	r0, r2
 8005ca0:	f7fe fb6a 	bl	8004378 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8005ca4:	2301      	movs	r3, #1
 8005ca6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005ca8:	697b      	ldr	r3, [r7, #20]
	}
 8005caa:	4618      	mov	r0, r3
 8005cac:	3718      	adds	r7, #24
 8005cae:	46bd      	mov	sp, r7
 8005cb0:	bd80      	pop	{r7, pc}
 8005cb2:	bf00      	nop
 8005cb4:	20000d78 	.word	0x20000d78
 8005cb8:	20001254 	.word	0x20001254
 8005cbc:	20000d7c 	.word	0x20000d7c

08005cc0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005cc0:	b580      	push	{r7, lr}
 8005cc2:	b084      	sub	sp, #16
 8005cc4:	af00      	add	r7, sp, #0
 8005cc6:	6078      	str	r0, [r7, #4]
 8005cc8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005cca:	4b21      	ldr	r3, [pc, #132]	@ (8005d50 <prvAddCurrentTaskToDelayedList+0x90>)
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005cd0:	4b20      	ldr	r3, [pc, #128]	@ (8005d54 <prvAddCurrentTaskToDelayedList+0x94>)
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	3304      	adds	r3, #4
 8005cd6:	4618      	mov	r0, r3
 8005cd8:	f7fe fbab 	bl	8004432 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005ce2:	d10a      	bne.n	8005cfa <prvAddCurrentTaskToDelayedList+0x3a>
 8005ce4:	683b      	ldr	r3, [r7, #0]
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d007      	beq.n	8005cfa <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005cea:	4b1a      	ldr	r3, [pc, #104]	@ (8005d54 <prvAddCurrentTaskToDelayedList+0x94>)
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	3304      	adds	r3, #4
 8005cf0:	4619      	mov	r1, r3
 8005cf2:	4819      	ldr	r0, [pc, #100]	@ (8005d58 <prvAddCurrentTaskToDelayedList+0x98>)
 8005cf4:	f7fe fb40 	bl	8004378 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005cf8:	e026      	b.n	8005d48 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005cfa:	68fa      	ldr	r2, [r7, #12]
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	4413      	add	r3, r2
 8005d00:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005d02:	4b14      	ldr	r3, [pc, #80]	@ (8005d54 <prvAddCurrentTaskToDelayedList+0x94>)
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	68ba      	ldr	r2, [r7, #8]
 8005d08:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005d0a:	68ba      	ldr	r2, [r7, #8]
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	429a      	cmp	r2, r3
 8005d10:	d209      	bcs.n	8005d26 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005d12:	4b12      	ldr	r3, [pc, #72]	@ (8005d5c <prvAddCurrentTaskToDelayedList+0x9c>)
 8005d14:	681a      	ldr	r2, [r3, #0]
 8005d16:	4b0f      	ldr	r3, [pc, #60]	@ (8005d54 <prvAddCurrentTaskToDelayedList+0x94>)
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	3304      	adds	r3, #4
 8005d1c:	4619      	mov	r1, r3
 8005d1e:	4610      	mov	r0, r2
 8005d20:	f7fe fb4e 	bl	80043c0 <vListInsert>
}
 8005d24:	e010      	b.n	8005d48 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005d26:	4b0e      	ldr	r3, [pc, #56]	@ (8005d60 <prvAddCurrentTaskToDelayedList+0xa0>)
 8005d28:	681a      	ldr	r2, [r3, #0]
 8005d2a:	4b0a      	ldr	r3, [pc, #40]	@ (8005d54 <prvAddCurrentTaskToDelayedList+0x94>)
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	3304      	adds	r3, #4
 8005d30:	4619      	mov	r1, r3
 8005d32:	4610      	mov	r0, r2
 8005d34:	f7fe fb44 	bl	80043c0 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005d38:	4b0a      	ldr	r3, [pc, #40]	@ (8005d64 <prvAddCurrentTaskToDelayedList+0xa4>)
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	68ba      	ldr	r2, [r7, #8]
 8005d3e:	429a      	cmp	r2, r3
 8005d40:	d202      	bcs.n	8005d48 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8005d42:	4a08      	ldr	r2, [pc, #32]	@ (8005d64 <prvAddCurrentTaskToDelayedList+0xa4>)
 8005d44:	68bb      	ldr	r3, [r7, #8]
 8005d46:	6013      	str	r3, [r2, #0]
}
 8005d48:	bf00      	nop
 8005d4a:	3710      	adds	r7, #16
 8005d4c:	46bd      	mov	sp, r7
 8005d4e:	bd80      	pop	{r7, pc}
 8005d50:	20001250 	.word	0x20001250
 8005d54:	20000d78 	.word	0x20000d78
 8005d58:	20001238 	.word	0x20001238
 8005d5c:	20001208 	.word	0x20001208
 8005d60:	20001204 	.word	0x20001204
 8005d64:	2000126c 	.word	0x2000126c

08005d68 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8005d68:	b580      	push	{r7, lr}
 8005d6a:	b08a      	sub	sp, #40	@ 0x28
 8005d6c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8005d6e:	2300      	movs	r3, #0
 8005d70:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8005d72:	f000 fb13 	bl	800639c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8005d76:	4b1d      	ldr	r3, [pc, #116]	@ (8005dec <xTimerCreateTimerTask+0x84>)
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d021      	beq.n	8005dc2 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8005d7e:	2300      	movs	r3, #0
 8005d80:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8005d82:	2300      	movs	r3, #0
 8005d84:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8005d86:	1d3a      	adds	r2, r7, #4
 8005d88:	f107 0108 	add.w	r1, r7, #8
 8005d8c:	f107 030c 	add.w	r3, r7, #12
 8005d90:	4618      	mov	r0, r3
 8005d92:	f7fe fa57 	bl	8004244 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8005d96:	6879      	ldr	r1, [r7, #4]
 8005d98:	68bb      	ldr	r3, [r7, #8]
 8005d9a:	68fa      	ldr	r2, [r7, #12]
 8005d9c:	9202      	str	r2, [sp, #8]
 8005d9e:	9301      	str	r3, [sp, #4]
 8005da0:	2302      	movs	r3, #2
 8005da2:	9300      	str	r3, [sp, #0]
 8005da4:	2300      	movs	r3, #0
 8005da6:	460a      	mov	r2, r1
 8005da8:	4911      	ldr	r1, [pc, #68]	@ (8005df0 <xTimerCreateTimerTask+0x88>)
 8005daa:	4812      	ldr	r0, [pc, #72]	@ (8005df4 <xTimerCreateTimerTask+0x8c>)
 8005dac:	f7ff f8a2 	bl	8004ef4 <xTaskCreateStatic>
 8005db0:	4603      	mov	r3, r0
 8005db2:	4a11      	ldr	r2, [pc, #68]	@ (8005df8 <xTimerCreateTimerTask+0x90>)
 8005db4:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8005db6:	4b10      	ldr	r3, [pc, #64]	@ (8005df8 <xTimerCreateTimerTask+0x90>)
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d001      	beq.n	8005dc2 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8005dbe:	2301      	movs	r3, #1
 8005dc0:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8005dc2:	697b      	ldr	r3, [r7, #20]
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d10b      	bne.n	8005de0 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8005dc8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005dcc:	f383 8811 	msr	BASEPRI, r3
 8005dd0:	f3bf 8f6f 	isb	sy
 8005dd4:	f3bf 8f4f 	dsb	sy
 8005dd8:	613b      	str	r3, [r7, #16]
}
 8005dda:	bf00      	nop
 8005ddc:	bf00      	nop
 8005dde:	e7fd      	b.n	8005ddc <xTimerCreateTimerTask+0x74>
	return xReturn;
 8005de0:	697b      	ldr	r3, [r7, #20]
}
 8005de2:	4618      	mov	r0, r3
 8005de4:	3718      	adds	r7, #24
 8005de6:	46bd      	mov	sp, r7
 8005de8:	bd80      	pop	{r7, pc}
 8005dea:	bf00      	nop
 8005dec:	200012a8 	.word	0x200012a8
 8005df0:	0800951c 	.word	0x0800951c
 8005df4:	08005f35 	.word	0x08005f35
 8005df8:	200012ac 	.word	0x200012ac

08005dfc <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8005dfc:	b580      	push	{r7, lr}
 8005dfe:	b08a      	sub	sp, #40	@ 0x28
 8005e00:	af00      	add	r7, sp, #0
 8005e02:	60f8      	str	r0, [r7, #12]
 8005e04:	60b9      	str	r1, [r7, #8]
 8005e06:	607a      	str	r2, [r7, #4]
 8005e08:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8005e0a:	2300      	movs	r3, #0
 8005e0c:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	d10b      	bne.n	8005e2c <xTimerGenericCommand+0x30>
	__asm volatile
 8005e14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e18:	f383 8811 	msr	BASEPRI, r3
 8005e1c:	f3bf 8f6f 	isb	sy
 8005e20:	f3bf 8f4f 	dsb	sy
 8005e24:	623b      	str	r3, [r7, #32]
}
 8005e26:	bf00      	nop
 8005e28:	bf00      	nop
 8005e2a:	e7fd      	b.n	8005e28 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8005e2c:	4b19      	ldr	r3, [pc, #100]	@ (8005e94 <xTimerGenericCommand+0x98>)
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d02a      	beq.n	8005e8a <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8005e34:	68bb      	ldr	r3, [r7, #8]
 8005e36:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8005e40:	68bb      	ldr	r3, [r7, #8]
 8005e42:	2b05      	cmp	r3, #5
 8005e44:	dc18      	bgt.n	8005e78 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8005e46:	f7ff fead 	bl	8005ba4 <xTaskGetSchedulerState>
 8005e4a:	4603      	mov	r3, r0
 8005e4c:	2b02      	cmp	r3, #2
 8005e4e:	d109      	bne.n	8005e64 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8005e50:	4b10      	ldr	r3, [pc, #64]	@ (8005e94 <xTimerGenericCommand+0x98>)
 8005e52:	6818      	ldr	r0, [r3, #0]
 8005e54:	f107 0110 	add.w	r1, r7, #16
 8005e58:	2300      	movs	r3, #0
 8005e5a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005e5c:	f7fe fc5a 	bl	8004714 <xQueueGenericSend>
 8005e60:	6278      	str	r0, [r7, #36]	@ 0x24
 8005e62:	e012      	b.n	8005e8a <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8005e64:	4b0b      	ldr	r3, [pc, #44]	@ (8005e94 <xTimerGenericCommand+0x98>)
 8005e66:	6818      	ldr	r0, [r3, #0]
 8005e68:	f107 0110 	add.w	r1, r7, #16
 8005e6c:	2300      	movs	r3, #0
 8005e6e:	2200      	movs	r2, #0
 8005e70:	f7fe fc50 	bl	8004714 <xQueueGenericSend>
 8005e74:	6278      	str	r0, [r7, #36]	@ 0x24
 8005e76:	e008      	b.n	8005e8a <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8005e78:	4b06      	ldr	r3, [pc, #24]	@ (8005e94 <xTimerGenericCommand+0x98>)
 8005e7a:	6818      	ldr	r0, [r3, #0]
 8005e7c:	f107 0110 	add.w	r1, r7, #16
 8005e80:	2300      	movs	r3, #0
 8005e82:	683a      	ldr	r2, [r7, #0]
 8005e84:	f7fe fd48 	bl	8004918 <xQueueGenericSendFromISR>
 8005e88:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8005e8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8005e8c:	4618      	mov	r0, r3
 8005e8e:	3728      	adds	r7, #40	@ 0x28
 8005e90:	46bd      	mov	sp, r7
 8005e92:	bd80      	pop	{r7, pc}
 8005e94:	200012a8 	.word	0x200012a8

08005e98 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8005e98:	b580      	push	{r7, lr}
 8005e9a:	b088      	sub	sp, #32
 8005e9c:	af02      	add	r7, sp, #8
 8005e9e:	6078      	str	r0, [r7, #4]
 8005ea0:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005ea2:	4b23      	ldr	r3, [pc, #140]	@ (8005f30 <prvProcessExpiredTimer+0x98>)
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	68db      	ldr	r3, [r3, #12]
 8005ea8:	68db      	ldr	r3, [r3, #12]
 8005eaa:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005eac:	697b      	ldr	r3, [r7, #20]
 8005eae:	3304      	adds	r3, #4
 8005eb0:	4618      	mov	r0, r3
 8005eb2:	f7fe fabe 	bl	8004432 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005eb6:	697b      	ldr	r3, [r7, #20]
 8005eb8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005ebc:	f003 0304 	and.w	r3, r3, #4
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d023      	beq.n	8005f0c <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8005ec4:	697b      	ldr	r3, [r7, #20]
 8005ec6:	699a      	ldr	r2, [r3, #24]
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	18d1      	adds	r1, r2, r3
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	683a      	ldr	r2, [r7, #0]
 8005ed0:	6978      	ldr	r0, [r7, #20]
 8005ed2:	f000 f8d5 	bl	8006080 <prvInsertTimerInActiveList>
 8005ed6:	4603      	mov	r3, r0
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	d020      	beq.n	8005f1e <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005edc:	2300      	movs	r3, #0
 8005ede:	9300      	str	r3, [sp, #0]
 8005ee0:	2300      	movs	r3, #0
 8005ee2:	687a      	ldr	r2, [r7, #4]
 8005ee4:	2100      	movs	r1, #0
 8005ee6:	6978      	ldr	r0, [r7, #20]
 8005ee8:	f7ff ff88 	bl	8005dfc <xTimerGenericCommand>
 8005eec:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8005eee:	693b      	ldr	r3, [r7, #16]
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	d114      	bne.n	8005f1e <prvProcessExpiredTimer+0x86>
	__asm volatile
 8005ef4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ef8:	f383 8811 	msr	BASEPRI, r3
 8005efc:	f3bf 8f6f 	isb	sy
 8005f00:	f3bf 8f4f 	dsb	sy
 8005f04:	60fb      	str	r3, [r7, #12]
}
 8005f06:	bf00      	nop
 8005f08:	bf00      	nop
 8005f0a:	e7fd      	b.n	8005f08 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005f0c:	697b      	ldr	r3, [r7, #20]
 8005f0e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005f12:	f023 0301 	bic.w	r3, r3, #1
 8005f16:	b2da      	uxtb	r2, r3
 8005f18:	697b      	ldr	r3, [r7, #20]
 8005f1a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005f1e:	697b      	ldr	r3, [r7, #20]
 8005f20:	6a1b      	ldr	r3, [r3, #32]
 8005f22:	6978      	ldr	r0, [r7, #20]
 8005f24:	4798      	blx	r3
}
 8005f26:	bf00      	nop
 8005f28:	3718      	adds	r7, #24
 8005f2a:	46bd      	mov	sp, r7
 8005f2c:	bd80      	pop	{r7, pc}
 8005f2e:	bf00      	nop
 8005f30:	200012a0 	.word	0x200012a0

08005f34 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8005f34:	b580      	push	{r7, lr}
 8005f36:	b084      	sub	sp, #16
 8005f38:	af00      	add	r7, sp, #0
 8005f3a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005f3c:	f107 0308 	add.w	r3, r7, #8
 8005f40:	4618      	mov	r0, r3
 8005f42:	f000 f859 	bl	8005ff8 <prvGetNextExpireTime>
 8005f46:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8005f48:	68bb      	ldr	r3, [r7, #8]
 8005f4a:	4619      	mov	r1, r3
 8005f4c:	68f8      	ldr	r0, [r7, #12]
 8005f4e:	f000 f805 	bl	8005f5c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8005f52:	f000 f8d7 	bl	8006104 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005f56:	bf00      	nop
 8005f58:	e7f0      	b.n	8005f3c <prvTimerTask+0x8>
	...

08005f5c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8005f5c:	b580      	push	{r7, lr}
 8005f5e:	b084      	sub	sp, #16
 8005f60:	af00      	add	r7, sp, #0
 8005f62:	6078      	str	r0, [r7, #4]
 8005f64:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8005f66:	f7ff fa29 	bl	80053bc <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005f6a:	f107 0308 	add.w	r3, r7, #8
 8005f6e:	4618      	mov	r0, r3
 8005f70:	f000 f866 	bl	8006040 <prvSampleTimeNow>
 8005f74:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8005f76:	68bb      	ldr	r3, [r7, #8]
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d130      	bne.n	8005fde <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8005f7c:	683b      	ldr	r3, [r7, #0]
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d10a      	bne.n	8005f98 <prvProcessTimerOrBlockTask+0x3c>
 8005f82:	687a      	ldr	r2, [r7, #4]
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	429a      	cmp	r2, r3
 8005f88:	d806      	bhi.n	8005f98 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8005f8a:	f7ff fa25 	bl	80053d8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8005f8e:	68f9      	ldr	r1, [r7, #12]
 8005f90:	6878      	ldr	r0, [r7, #4]
 8005f92:	f7ff ff81 	bl	8005e98 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8005f96:	e024      	b.n	8005fe2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8005f98:	683b      	ldr	r3, [r7, #0]
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d008      	beq.n	8005fb0 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8005f9e:	4b13      	ldr	r3, [pc, #76]	@ (8005fec <prvProcessTimerOrBlockTask+0x90>)
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d101      	bne.n	8005fac <prvProcessTimerOrBlockTask+0x50>
 8005fa8:	2301      	movs	r3, #1
 8005faa:	e000      	b.n	8005fae <prvProcessTimerOrBlockTask+0x52>
 8005fac:	2300      	movs	r3, #0
 8005fae:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8005fb0:	4b0f      	ldr	r3, [pc, #60]	@ (8005ff0 <prvProcessTimerOrBlockTask+0x94>)
 8005fb2:	6818      	ldr	r0, [r3, #0]
 8005fb4:	687a      	ldr	r2, [r7, #4]
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	1ad3      	subs	r3, r2, r3
 8005fba:	683a      	ldr	r2, [r7, #0]
 8005fbc:	4619      	mov	r1, r3
 8005fbe:	f7fe ff65 	bl	8004e8c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8005fc2:	f7ff fa09 	bl	80053d8 <xTaskResumeAll>
 8005fc6:	4603      	mov	r3, r0
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d10a      	bne.n	8005fe2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8005fcc:	4b09      	ldr	r3, [pc, #36]	@ (8005ff4 <prvProcessTimerOrBlockTask+0x98>)
 8005fce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005fd2:	601a      	str	r2, [r3, #0]
 8005fd4:	f3bf 8f4f 	dsb	sy
 8005fd8:	f3bf 8f6f 	isb	sy
}
 8005fdc:	e001      	b.n	8005fe2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8005fde:	f7ff f9fb 	bl	80053d8 <xTaskResumeAll>
}
 8005fe2:	bf00      	nop
 8005fe4:	3710      	adds	r7, #16
 8005fe6:	46bd      	mov	sp, r7
 8005fe8:	bd80      	pop	{r7, pc}
 8005fea:	bf00      	nop
 8005fec:	200012a4 	.word	0x200012a4
 8005ff0:	200012a8 	.word	0x200012a8
 8005ff4:	e000ed04 	.word	0xe000ed04

08005ff8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8005ff8:	b480      	push	{r7}
 8005ffa:	b085      	sub	sp, #20
 8005ffc:	af00      	add	r7, sp, #0
 8005ffe:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8006000:	4b0e      	ldr	r3, [pc, #56]	@ (800603c <prvGetNextExpireTime+0x44>)
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	2b00      	cmp	r3, #0
 8006008:	d101      	bne.n	800600e <prvGetNextExpireTime+0x16>
 800600a:	2201      	movs	r2, #1
 800600c:	e000      	b.n	8006010 <prvGetNextExpireTime+0x18>
 800600e:	2200      	movs	r2, #0
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	2b00      	cmp	r3, #0
 800601a:	d105      	bne.n	8006028 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800601c:	4b07      	ldr	r3, [pc, #28]	@ (800603c <prvGetNextExpireTime+0x44>)
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	68db      	ldr	r3, [r3, #12]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	60fb      	str	r3, [r7, #12]
 8006026:	e001      	b.n	800602c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8006028:	2300      	movs	r3, #0
 800602a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800602c:	68fb      	ldr	r3, [r7, #12]
}
 800602e:	4618      	mov	r0, r3
 8006030:	3714      	adds	r7, #20
 8006032:	46bd      	mov	sp, r7
 8006034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006038:	4770      	bx	lr
 800603a:	bf00      	nop
 800603c:	200012a0 	.word	0x200012a0

08006040 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8006040:	b580      	push	{r7, lr}
 8006042:	b084      	sub	sp, #16
 8006044:	af00      	add	r7, sp, #0
 8006046:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8006048:	f7ff fa64 	bl	8005514 <xTaskGetTickCount>
 800604c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800604e:	4b0b      	ldr	r3, [pc, #44]	@ (800607c <prvSampleTimeNow+0x3c>)
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	68fa      	ldr	r2, [r7, #12]
 8006054:	429a      	cmp	r2, r3
 8006056:	d205      	bcs.n	8006064 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8006058:	f000 f93a 	bl	80062d0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	2201      	movs	r2, #1
 8006060:	601a      	str	r2, [r3, #0]
 8006062:	e002      	b.n	800606a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	2200      	movs	r2, #0
 8006068:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800606a:	4a04      	ldr	r2, [pc, #16]	@ (800607c <prvSampleTimeNow+0x3c>)
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8006070:	68fb      	ldr	r3, [r7, #12]
}
 8006072:	4618      	mov	r0, r3
 8006074:	3710      	adds	r7, #16
 8006076:	46bd      	mov	sp, r7
 8006078:	bd80      	pop	{r7, pc}
 800607a:	bf00      	nop
 800607c:	200012b0 	.word	0x200012b0

08006080 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8006080:	b580      	push	{r7, lr}
 8006082:	b086      	sub	sp, #24
 8006084:	af00      	add	r7, sp, #0
 8006086:	60f8      	str	r0, [r7, #12]
 8006088:	60b9      	str	r1, [r7, #8]
 800608a:	607a      	str	r2, [r7, #4]
 800608c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800608e:	2300      	movs	r3, #0
 8006090:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	68ba      	ldr	r2, [r7, #8]
 8006096:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	68fa      	ldr	r2, [r7, #12]
 800609c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800609e:	68ba      	ldr	r2, [r7, #8]
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	429a      	cmp	r2, r3
 80060a4:	d812      	bhi.n	80060cc <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80060a6:	687a      	ldr	r2, [r7, #4]
 80060a8:	683b      	ldr	r3, [r7, #0]
 80060aa:	1ad2      	subs	r2, r2, r3
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	699b      	ldr	r3, [r3, #24]
 80060b0:	429a      	cmp	r2, r3
 80060b2:	d302      	bcc.n	80060ba <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80060b4:	2301      	movs	r3, #1
 80060b6:	617b      	str	r3, [r7, #20]
 80060b8:	e01b      	b.n	80060f2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80060ba:	4b10      	ldr	r3, [pc, #64]	@ (80060fc <prvInsertTimerInActiveList+0x7c>)
 80060bc:	681a      	ldr	r2, [r3, #0]
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	3304      	adds	r3, #4
 80060c2:	4619      	mov	r1, r3
 80060c4:	4610      	mov	r0, r2
 80060c6:	f7fe f97b 	bl	80043c0 <vListInsert>
 80060ca:	e012      	b.n	80060f2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80060cc:	687a      	ldr	r2, [r7, #4]
 80060ce:	683b      	ldr	r3, [r7, #0]
 80060d0:	429a      	cmp	r2, r3
 80060d2:	d206      	bcs.n	80060e2 <prvInsertTimerInActiveList+0x62>
 80060d4:	68ba      	ldr	r2, [r7, #8]
 80060d6:	683b      	ldr	r3, [r7, #0]
 80060d8:	429a      	cmp	r2, r3
 80060da:	d302      	bcc.n	80060e2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80060dc:	2301      	movs	r3, #1
 80060de:	617b      	str	r3, [r7, #20]
 80060e0:	e007      	b.n	80060f2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80060e2:	4b07      	ldr	r3, [pc, #28]	@ (8006100 <prvInsertTimerInActiveList+0x80>)
 80060e4:	681a      	ldr	r2, [r3, #0]
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	3304      	adds	r3, #4
 80060ea:	4619      	mov	r1, r3
 80060ec:	4610      	mov	r0, r2
 80060ee:	f7fe f967 	bl	80043c0 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80060f2:	697b      	ldr	r3, [r7, #20]
}
 80060f4:	4618      	mov	r0, r3
 80060f6:	3718      	adds	r7, #24
 80060f8:	46bd      	mov	sp, r7
 80060fa:	bd80      	pop	{r7, pc}
 80060fc:	200012a4 	.word	0x200012a4
 8006100:	200012a0 	.word	0x200012a0

08006104 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8006104:	b580      	push	{r7, lr}
 8006106:	b08e      	sub	sp, #56	@ 0x38
 8006108:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800610a:	e0ce      	b.n	80062aa <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	2b00      	cmp	r3, #0
 8006110:	da19      	bge.n	8006146 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8006112:	1d3b      	adds	r3, r7, #4
 8006114:	3304      	adds	r3, #4
 8006116:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8006118:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800611a:	2b00      	cmp	r3, #0
 800611c:	d10b      	bne.n	8006136 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800611e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006122:	f383 8811 	msr	BASEPRI, r3
 8006126:	f3bf 8f6f 	isb	sy
 800612a:	f3bf 8f4f 	dsb	sy
 800612e:	61fb      	str	r3, [r7, #28]
}
 8006130:	bf00      	nop
 8006132:	bf00      	nop
 8006134:	e7fd      	b.n	8006132 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8006136:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800613c:	6850      	ldr	r0, [r2, #4]
 800613e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006140:	6892      	ldr	r2, [r2, #8]
 8006142:	4611      	mov	r1, r2
 8006144:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	2b00      	cmp	r3, #0
 800614a:	f2c0 80ae 	blt.w	80062aa <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8006152:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006154:	695b      	ldr	r3, [r3, #20]
 8006156:	2b00      	cmp	r3, #0
 8006158:	d004      	beq.n	8006164 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800615a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800615c:	3304      	adds	r3, #4
 800615e:	4618      	mov	r0, r3
 8006160:	f7fe f967 	bl	8004432 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006164:	463b      	mov	r3, r7
 8006166:	4618      	mov	r0, r3
 8006168:	f7ff ff6a 	bl	8006040 <prvSampleTimeNow>
 800616c:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	2b09      	cmp	r3, #9
 8006172:	f200 8097 	bhi.w	80062a4 <prvProcessReceivedCommands+0x1a0>
 8006176:	a201      	add	r2, pc, #4	@ (adr r2, 800617c <prvProcessReceivedCommands+0x78>)
 8006178:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800617c:	080061a5 	.word	0x080061a5
 8006180:	080061a5 	.word	0x080061a5
 8006184:	080061a5 	.word	0x080061a5
 8006188:	0800621b 	.word	0x0800621b
 800618c:	0800622f 	.word	0x0800622f
 8006190:	0800627b 	.word	0x0800627b
 8006194:	080061a5 	.word	0x080061a5
 8006198:	080061a5 	.word	0x080061a5
 800619c:	0800621b 	.word	0x0800621b
 80061a0:	0800622f 	.word	0x0800622f
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80061a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061a6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80061aa:	f043 0301 	orr.w	r3, r3, #1
 80061ae:	b2da      	uxtb	r2, r3
 80061b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061b2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80061b6:	68ba      	ldr	r2, [r7, #8]
 80061b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061ba:	699b      	ldr	r3, [r3, #24]
 80061bc:	18d1      	adds	r1, r2, r3
 80061be:	68bb      	ldr	r3, [r7, #8]
 80061c0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80061c2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80061c4:	f7ff ff5c 	bl	8006080 <prvInsertTimerInActiveList>
 80061c8:	4603      	mov	r3, r0
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d06c      	beq.n	80062a8 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80061ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061d0:	6a1b      	ldr	r3, [r3, #32]
 80061d2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80061d4:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80061d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061d8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80061dc:	f003 0304 	and.w	r3, r3, #4
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d061      	beq.n	80062a8 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80061e4:	68ba      	ldr	r2, [r7, #8]
 80061e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061e8:	699b      	ldr	r3, [r3, #24]
 80061ea:	441a      	add	r2, r3
 80061ec:	2300      	movs	r3, #0
 80061ee:	9300      	str	r3, [sp, #0]
 80061f0:	2300      	movs	r3, #0
 80061f2:	2100      	movs	r1, #0
 80061f4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80061f6:	f7ff fe01 	bl	8005dfc <xTimerGenericCommand>
 80061fa:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80061fc:	6a3b      	ldr	r3, [r7, #32]
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d152      	bne.n	80062a8 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8006202:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006206:	f383 8811 	msr	BASEPRI, r3
 800620a:	f3bf 8f6f 	isb	sy
 800620e:	f3bf 8f4f 	dsb	sy
 8006212:	61bb      	str	r3, [r7, #24]
}
 8006214:	bf00      	nop
 8006216:	bf00      	nop
 8006218:	e7fd      	b.n	8006216 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800621a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800621c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006220:	f023 0301 	bic.w	r3, r3, #1
 8006224:	b2da      	uxtb	r2, r3
 8006226:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006228:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800622c:	e03d      	b.n	80062aa <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800622e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006230:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006234:	f043 0301 	orr.w	r3, r3, #1
 8006238:	b2da      	uxtb	r2, r3
 800623a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800623c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8006240:	68ba      	ldr	r2, [r7, #8]
 8006242:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006244:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8006246:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006248:	699b      	ldr	r3, [r3, #24]
 800624a:	2b00      	cmp	r3, #0
 800624c:	d10b      	bne.n	8006266 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800624e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006252:	f383 8811 	msr	BASEPRI, r3
 8006256:	f3bf 8f6f 	isb	sy
 800625a:	f3bf 8f4f 	dsb	sy
 800625e:	617b      	str	r3, [r7, #20]
}
 8006260:	bf00      	nop
 8006262:	bf00      	nop
 8006264:	e7fd      	b.n	8006262 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8006266:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006268:	699a      	ldr	r2, [r3, #24]
 800626a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800626c:	18d1      	adds	r1, r2, r3
 800626e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006270:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006272:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006274:	f7ff ff04 	bl	8006080 <prvInsertTimerInActiveList>
					break;
 8006278:	e017      	b.n	80062aa <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800627a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800627c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006280:	f003 0302 	and.w	r3, r3, #2
 8006284:	2b00      	cmp	r3, #0
 8006286:	d103      	bne.n	8006290 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8006288:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800628a:	f000 fbe5 	bl	8006a58 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800628e:	e00c      	b.n	80062aa <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006290:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006292:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006296:	f023 0301 	bic.w	r3, r3, #1
 800629a:	b2da      	uxtb	r2, r3
 800629c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800629e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80062a2:	e002      	b.n	80062aa <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 80062a4:	bf00      	nop
 80062a6:	e000      	b.n	80062aa <prvProcessReceivedCommands+0x1a6>
					break;
 80062a8:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80062aa:	4b08      	ldr	r3, [pc, #32]	@ (80062cc <prvProcessReceivedCommands+0x1c8>)
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	1d39      	adds	r1, r7, #4
 80062b0:	2200      	movs	r2, #0
 80062b2:	4618      	mov	r0, r3
 80062b4:	f7fe fbce 	bl	8004a54 <xQueueReceive>
 80062b8:	4603      	mov	r3, r0
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	f47f af26 	bne.w	800610c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 80062c0:	bf00      	nop
 80062c2:	bf00      	nop
 80062c4:	3730      	adds	r7, #48	@ 0x30
 80062c6:	46bd      	mov	sp, r7
 80062c8:	bd80      	pop	{r7, pc}
 80062ca:	bf00      	nop
 80062cc:	200012a8 	.word	0x200012a8

080062d0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80062d0:	b580      	push	{r7, lr}
 80062d2:	b088      	sub	sp, #32
 80062d4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80062d6:	e049      	b.n	800636c <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80062d8:	4b2e      	ldr	r3, [pc, #184]	@ (8006394 <prvSwitchTimerLists+0xc4>)
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	68db      	ldr	r3, [r3, #12]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80062e2:	4b2c      	ldr	r3, [pc, #176]	@ (8006394 <prvSwitchTimerLists+0xc4>)
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	68db      	ldr	r3, [r3, #12]
 80062e8:	68db      	ldr	r3, [r3, #12]
 80062ea:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	3304      	adds	r3, #4
 80062f0:	4618      	mov	r0, r3
 80062f2:	f7fe f89e 	bl	8004432 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	6a1b      	ldr	r3, [r3, #32]
 80062fa:	68f8      	ldr	r0, [r7, #12]
 80062fc:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006304:	f003 0304 	and.w	r3, r3, #4
 8006308:	2b00      	cmp	r3, #0
 800630a:	d02f      	beq.n	800636c <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	699b      	ldr	r3, [r3, #24]
 8006310:	693a      	ldr	r2, [r7, #16]
 8006312:	4413      	add	r3, r2
 8006314:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8006316:	68ba      	ldr	r2, [r7, #8]
 8006318:	693b      	ldr	r3, [r7, #16]
 800631a:	429a      	cmp	r2, r3
 800631c:	d90e      	bls.n	800633c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	68ba      	ldr	r2, [r7, #8]
 8006322:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	68fa      	ldr	r2, [r7, #12]
 8006328:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800632a:	4b1a      	ldr	r3, [pc, #104]	@ (8006394 <prvSwitchTimerLists+0xc4>)
 800632c:	681a      	ldr	r2, [r3, #0]
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	3304      	adds	r3, #4
 8006332:	4619      	mov	r1, r3
 8006334:	4610      	mov	r0, r2
 8006336:	f7fe f843 	bl	80043c0 <vListInsert>
 800633a:	e017      	b.n	800636c <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800633c:	2300      	movs	r3, #0
 800633e:	9300      	str	r3, [sp, #0]
 8006340:	2300      	movs	r3, #0
 8006342:	693a      	ldr	r2, [r7, #16]
 8006344:	2100      	movs	r1, #0
 8006346:	68f8      	ldr	r0, [r7, #12]
 8006348:	f7ff fd58 	bl	8005dfc <xTimerGenericCommand>
 800634c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	2b00      	cmp	r3, #0
 8006352:	d10b      	bne.n	800636c <prvSwitchTimerLists+0x9c>
	__asm volatile
 8006354:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006358:	f383 8811 	msr	BASEPRI, r3
 800635c:	f3bf 8f6f 	isb	sy
 8006360:	f3bf 8f4f 	dsb	sy
 8006364:	603b      	str	r3, [r7, #0]
}
 8006366:	bf00      	nop
 8006368:	bf00      	nop
 800636a:	e7fd      	b.n	8006368 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800636c:	4b09      	ldr	r3, [pc, #36]	@ (8006394 <prvSwitchTimerLists+0xc4>)
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	2b00      	cmp	r3, #0
 8006374:	d1b0      	bne.n	80062d8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8006376:	4b07      	ldr	r3, [pc, #28]	@ (8006394 <prvSwitchTimerLists+0xc4>)
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800637c:	4b06      	ldr	r3, [pc, #24]	@ (8006398 <prvSwitchTimerLists+0xc8>)
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	4a04      	ldr	r2, [pc, #16]	@ (8006394 <prvSwitchTimerLists+0xc4>)
 8006382:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8006384:	4a04      	ldr	r2, [pc, #16]	@ (8006398 <prvSwitchTimerLists+0xc8>)
 8006386:	697b      	ldr	r3, [r7, #20]
 8006388:	6013      	str	r3, [r2, #0]
}
 800638a:	bf00      	nop
 800638c:	3718      	adds	r7, #24
 800638e:	46bd      	mov	sp, r7
 8006390:	bd80      	pop	{r7, pc}
 8006392:	bf00      	nop
 8006394:	200012a0 	.word	0x200012a0
 8006398:	200012a4 	.word	0x200012a4

0800639c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800639c:	b580      	push	{r7, lr}
 800639e:	b082      	sub	sp, #8
 80063a0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80063a2:	f000 f969 	bl	8006678 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80063a6:	4b15      	ldr	r3, [pc, #84]	@ (80063fc <prvCheckForValidListAndQueue+0x60>)
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d120      	bne.n	80063f0 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80063ae:	4814      	ldr	r0, [pc, #80]	@ (8006400 <prvCheckForValidListAndQueue+0x64>)
 80063b0:	f7fd ffb5 	bl	800431e <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80063b4:	4813      	ldr	r0, [pc, #76]	@ (8006404 <prvCheckForValidListAndQueue+0x68>)
 80063b6:	f7fd ffb2 	bl	800431e <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80063ba:	4b13      	ldr	r3, [pc, #76]	@ (8006408 <prvCheckForValidListAndQueue+0x6c>)
 80063bc:	4a10      	ldr	r2, [pc, #64]	@ (8006400 <prvCheckForValidListAndQueue+0x64>)
 80063be:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80063c0:	4b12      	ldr	r3, [pc, #72]	@ (800640c <prvCheckForValidListAndQueue+0x70>)
 80063c2:	4a10      	ldr	r2, [pc, #64]	@ (8006404 <prvCheckForValidListAndQueue+0x68>)
 80063c4:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80063c6:	2300      	movs	r3, #0
 80063c8:	9300      	str	r3, [sp, #0]
 80063ca:	4b11      	ldr	r3, [pc, #68]	@ (8006410 <prvCheckForValidListAndQueue+0x74>)
 80063cc:	4a11      	ldr	r2, [pc, #68]	@ (8006414 <prvCheckForValidListAndQueue+0x78>)
 80063ce:	2110      	movs	r1, #16
 80063d0:	200a      	movs	r0, #10
 80063d2:	f7fe f8c3 	bl	800455c <xQueueGenericCreateStatic>
 80063d6:	4603      	mov	r3, r0
 80063d8:	4a08      	ldr	r2, [pc, #32]	@ (80063fc <prvCheckForValidListAndQueue+0x60>)
 80063da:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80063dc:	4b07      	ldr	r3, [pc, #28]	@ (80063fc <prvCheckForValidListAndQueue+0x60>)
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d005      	beq.n	80063f0 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80063e4:	4b05      	ldr	r3, [pc, #20]	@ (80063fc <prvCheckForValidListAndQueue+0x60>)
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	490b      	ldr	r1, [pc, #44]	@ (8006418 <prvCheckForValidListAndQueue+0x7c>)
 80063ea:	4618      	mov	r0, r3
 80063ec:	f7fe fd24 	bl	8004e38 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80063f0:	f000 f974 	bl	80066dc <vPortExitCritical>
}
 80063f4:	bf00      	nop
 80063f6:	46bd      	mov	sp, r7
 80063f8:	bd80      	pop	{r7, pc}
 80063fa:	bf00      	nop
 80063fc:	200012a8 	.word	0x200012a8
 8006400:	20001278 	.word	0x20001278
 8006404:	2000128c 	.word	0x2000128c
 8006408:	200012a0 	.word	0x200012a0
 800640c:	200012a4 	.word	0x200012a4
 8006410:	20001354 	.word	0x20001354
 8006414:	200012b4 	.word	0x200012b4
 8006418:	08009524 	.word	0x08009524

0800641c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800641c:	b480      	push	{r7}
 800641e:	b085      	sub	sp, #20
 8006420:	af00      	add	r7, sp, #0
 8006422:	60f8      	str	r0, [r7, #12]
 8006424:	60b9      	str	r1, [r7, #8]
 8006426:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	3b04      	subs	r3, #4
 800642c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8006434:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	3b04      	subs	r3, #4
 800643a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800643c:	68bb      	ldr	r3, [r7, #8]
 800643e:	f023 0201 	bic.w	r2, r3, #1
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	3b04      	subs	r3, #4
 800644a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800644c:	4a0c      	ldr	r2, [pc, #48]	@ (8006480 <pxPortInitialiseStack+0x64>)
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	3b14      	subs	r3, #20
 8006456:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006458:	687a      	ldr	r2, [r7, #4]
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	3b04      	subs	r3, #4
 8006462:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	f06f 0202 	mvn.w	r2, #2
 800646a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	3b20      	subs	r3, #32
 8006470:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006472:	68fb      	ldr	r3, [r7, #12]
}
 8006474:	4618      	mov	r0, r3
 8006476:	3714      	adds	r7, #20
 8006478:	46bd      	mov	sp, r7
 800647a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800647e:	4770      	bx	lr
 8006480:	08006485 	.word	0x08006485

08006484 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006484:	b480      	push	{r7}
 8006486:	b085      	sub	sp, #20
 8006488:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800648a:	2300      	movs	r3, #0
 800648c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800648e:	4b13      	ldr	r3, [pc, #76]	@ (80064dc <prvTaskExitError+0x58>)
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006496:	d00b      	beq.n	80064b0 <prvTaskExitError+0x2c>
	__asm volatile
 8006498:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800649c:	f383 8811 	msr	BASEPRI, r3
 80064a0:	f3bf 8f6f 	isb	sy
 80064a4:	f3bf 8f4f 	dsb	sy
 80064a8:	60fb      	str	r3, [r7, #12]
}
 80064aa:	bf00      	nop
 80064ac:	bf00      	nop
 80064ae:	e7fd      	b.n	80064ac <prvTaskExitError+0x28>
	__asm volatile
 80064b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064b4:	f383 8811 	msr	BASEPRI, r3
 80064b8:	f3bf 8f6f 	isb	sy
 80064bc:	f3bf 8f4f 	dsb	sy
 80064c0:	60bb      	str	r3, [r7, #8]
}
 80064c2:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80064c4:	bf00      	nop
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d0fc      	beq.n	80064c6 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80064cc:	bf00      	nop
 80064ce:	bf00      	nop
 80064d0:	3714      	adds	r7, #20
 80064d2:	46bd      	mov	sp, r7
 80064d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064d8:	4770      	bx	lr
 80064da:	bf00      	nop
 80064dc:	2000000c 	.word	0x2000000c

080064e0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80064e0:	4b07      	ldr	r3, [pc, #28]	@ (8006500 <pxCurrentTCBConst2>)
 80064e2:	6819      	ldr	r1, [r3, #0]
 80064e4:	6808      	ldr	r0, [r1, #0]
 80064e6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80064ea:	f380 8809 	msr	PSP, r0
 80064ee:	f3bf 8f6f 	isb	sy
 80064f2:	f04f 0000 	mov.w	r0, #0
 80064f6:	f380 8811 	msr	BASEPRI, r0
 80064fa:	4770      	bx	lr
 80064fc:	f3af 8000 	nop.w

08006500 <pxCurrentTCBConst2>:
 8006500:	20000d78 	.word	0x20000d78
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006504:	bf00      	nop
 8006506:	bf00      	nop

08006508 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006508:	4808      	ldr	r0, [pc, #32]	@ (800652c <prvPortStartFirstTask+0x24>)
 800650a:	6800      	ldr	r0, [r0, #0]
 800650c:	6800      	ldr	r0, [r0, #0]
 800650e:	f380 8808 	msr	MSP, r0
 8006512:	f04f 0000 	mov.w	r0, #0
 8006516:	f380 8814 	msr	CONTROL, r0
 800651a:	b662      	cpsie	i
 800651c:	b661      	cpsie	f
 800651e:	f3bf 8f4f 	dsb	sy
 8006522:	f3bf 8f6f 	isb	sy
 8006526:	df00      	svc	0
 8006528:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800652a:	bf00      	nop
 800652c:	e000ed08 	.word	0xe000ed08

08006530 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006530:	b580      	push	{r7, lr}
 8006532:	b086      	sub	sp, #24
 8006534:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006536:	4b47      	ldr	r3, [pc, #284]	@ (8006654 <xPortStartScheduler+0x124>)
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	4a47      	ldr	r2, [pc, #284]	@ (8006658 <xPortStartScheduler+0x128>)
 800653c:	4293      	cmp	r3, r2
 800653e:	d10b      	bne.n	8006558 <xPortStartScheduler+0x28>
	__asm volatile
 8006540:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006544:	f383 8811 	msr	BASEPRI, r3
 8006548:	f3bf 8f6f 	isb	sy
 800654c:	f3bf 8f4f 	dsb	sy
 8006550:	60fb      	str	r3, [r7, #12]
}
 8006552:	bf00      	nop
 8006554:	bf00      	nop
 8006556:	e7fd      	b.n	8006554 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8006558:	4b3e      	ldr	r3, [pc, #248]	@ (8006654 <xPortStartScheduler+0x124>)
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	4a3f      	ldr	r2, [pc, #252]	@ (800665c <xPortStartScheduler+0x12c>)
 800655e:	4293      	cmp	r3, r2
 8006560:	d10b      	bne.n	800657a <xPortStartScheduler+0x4a>
	__asm volatile
 8006562:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006566:	f383 8811 	msr	BASEPRI, r3
 800656a:	f3bf 8f6f 	isb	sy
 800656e:	f3bf 8f4f 	dsb	sy
 8006572:	613b      	str	r3, [r7, #16]
}
 8006574:	bf00      	nop
 8006576:	bf00      	nop
 8006578:	e7fd      	b.n	8006576 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800657a:	4b39      	ldr	r3, [pc, #228]	@ (8006660 <xPortStartScheduler+0x130>)
 800657c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800657e:	697b      	ldr	r3, [r7, #20]
 8006580:	781b      	ldrb	r3, [r3, #0]
 8006582:	b2db      	uxtb	r3, r3
 8006584:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006586:	697b      	ldr	r3, [r7, #20]
 8006588:	22ff      	movs	r2, #255	@ 0xff
 800658a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800658c:	697b      	ldr	r3, [r7, #20]
 800658e:	781b      	ldrb	r3, [r3, #0]
 8006590:	b2db      	uxtb	r3, r3
 8006592:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006594:	78fb      	ldrb	r3, [r7, #3]
 8006596:	b2db      	uxtb	r3, r3
 8006598:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800659c:	b2da      	uxtb	r2, r3
 800659e:	4b31      	ldr	r3, [pc, #196]	@ (8006664 <xPortStartScheduler+0x134>)
 80065a0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80065a2:	4b31      	ldr	r3, [pc, #196]	@ (8006668 <xPortStartScheduler+0x138>)
 80065a4:	2207      	movs	r2, #7
 80065a6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80065a8:	e009      	b.n	80065be <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 80065aa:	4b2f      	ldr	r3, [pc, #188]	@ (8006668 <xPortStartScheduler+0x138>)
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	3b01      	subs	r3, #1
 80065b0:	4a2d      	ldr	r2, [pc, #180]	@ (8006668 <xPortStartScheduler+0x138>)
 80065b2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80065b4:	78fb      	ldrb	r3, [r7, #3]
 80065b6:	b2db      	uxtb	r3, r3
 80065b8:	005b      	lsls	r3, r3, #1
 80065ba:	b2db      	uxtb	r3, r3
 80065bc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80065be:	78fb      	ldrb	r3, [r7, #3]
 80065c0:	b2db      	uxtb	r3, r3
 80065c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80065c6:	2b80      	cmp	r3, #128	@ 0x80
 80065c8:	d0ef      	beq.n	80065aa <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80065ca:	4b27      	ldr	r3, [pc, #156]	@ (8006668 <xPortStartScheduler+0x138>)
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	f1c3 0307 	rsb	r3, r3, #7
 80065d2:	2b04      	cmp	r3, #4
 80065d4:	d00b      	beq.n	80065ee <xPortStartScheduler+0xbe>
	__asm volatile
 80065d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065da:	f383 8811 	msr	BASEPRI, r3
 80065de:	f3bf 8f6f 	isb	sy
 80065e2:	f3bf 8f4f 	dsb	sy
 80065e6:	60bb      	str	r3, [r7, #8]
}
 80065e8:	bf00      	nop
 80065ea:	bf00      	nop
 80065ec:	e7fd      	b.n	80065ea <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80065ee:	4b1e      	ldr	r3, [pc, #120]	@ (8006668 <xPortStartScheduler+0x138>)
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	021b      	lsls	r3, r3, #8
 80065f4:	4a1c      	ldr	r2, [pc, #112]	@ (8006668 <xPortStartScheduler+0x138>)
 80065f6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80065f8:	4b1b      	ldr	r3, [pc, #108]	@ (8006668 <xPortStartScheduler+0x138>)
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006600:	4a19      	ldr	r2, [pc, #100]	@ (8006668 <xPortStartScheduler+0x138>)
 8006602:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	b2da      	uxtb	r2, r3
 8006608:	697b      	ldr	r3, [r7, #20]
 800660a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800660c:	4b17      	ldr	r3, [pc, #92]	@ (800666c <xPortStartScheduler+0x13c>)
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	4a16      	ldr	r2, [pc, #88]	@ (800666c <xPortStartScheduler+0x13c>)
 8006612:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8006616:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006618:	4b14      	ldr	r3, [pc, #80]	@ (800666c <xPortStartScheduler+0x13c>)
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	4a13      	ldr	r2, [pc, #76]	@ (800666c <xPortStartScheduler+0x13c>)
 800661e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8006622:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006624:	f000 f8da 	bl	80067dc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006628:	4b11      	ldr	r3, [pc, #68]	@ (8006670 <xPortStartScheduler+0x140>)
 800662a:	2200      	movs	r2, #0
 800662c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800662e:	f000 f8f9 	bl	8006824 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8006632:	4b10      	ldr	r3, [pc, #64]	@ (8006674 <xPortStartScheduler+0x144>)
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	4a0f      	ldr	r2, [pc, #60]	@ (8006674 <xPortStartScheduler+0x144>)
 8006638:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800663c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800663e:	f7ff ff63 	bl	8006508 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006642:	f7ff f831 	bl	80056a8 <vTaskSwitchContext>
	prvTaskExitError();
 8006646:	f7ff ff1d 	bl	8006484 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800664a:	2300      	movs	r3, #0
}
 800664c:	4618      	mov	r0, r3
 800664e:	3718      	adds	r7, #24
 8006650:	46bd      	mov	sp, r7
 8006652:	bd80      	pop	{r7, pc}
 8006654:	e000ed00 	.word	0xe000ed00
 8006658:	410fc271 	.word	0x410fc271
 800665c:	410fc270 	.word	0x410fc270
 8006660:	e000e400 	.word	0xe000e400
 8006664:	200013a4 	.word	0x200013a4
 8006668:	200013a8 	.word	0x200013a8
 800666c:	e000ed20 	.word	0xe000ed20
 8006670:	2000000c 	.word	0x2000000c
 8006674:	e000ef34 	.word	0xe000ef34

08006678 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006678:	b480      	push	{r7}
 800667a:	b083      	sub	sp, #12
 800667c:	af00      	add	r7, sp, #0
	__asm volatile
 800667e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006682:	f383 8811 	msr	BASEPRI, r3
 8006686:	f3bf 8f6f 	isb	sy
 800668a:	f3bf 8f4f 	dsb	sy
 800668e:	607b      	str	r3, [r7, #4]
}
 8006690:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006692:	4b10      	ldr	r3, [pc, #64]	@ (80066d4 <vPortEnterCritical+0x5c>)
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	3301      	adds	r3, #1
 8006698:	4a0e      	ldr	r2, [pc, #56]	@ (80066d4 <vPortEnterCritical+0x5c>)
 800669a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800669c:	4b0d      	ldr	r3, [pc, #52]	@ (80066d4 <vPortEnterCritical+0x5c>)
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	2b01      	cmp	r3, #1
 80066a2:	d110      	bne.n	80066c6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80066a4:	4b0c      	ldr	r3, [pc, #48]	@ (80066d8 <vPortEnterCritical+0x60>)
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	b2db      	uxtb	r3, r3
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	d00b      	beq.n	80066c6 <vPortEnterCritical+0x4e>
	__asm volatile
 80066ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066b2:	f383 8811 	msr	BASEPRI, r3
 80066b6:	f3bf 8f6f 	isb	sy
 80066ba:	f3bf 8f4f 	dsb	sy
 80066be:	603b      	str	r3, [r7, #0]
}
 80066c0:	bf00      	nop
 80066c2:	bf00      	nop
 80066c4:	e7fd      	b.n	80066c2 <vPortEnterCritical+0x4a>
	}
}
 80066c6:	bf00      	nop
 80066c8:	370c      	adds	r7, #12
 80066ca:	46bd      	mov	sp, r7
 80066cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066d0:	4770      	bx	lr
 80066d2:	bf00      	nop
 80066d4:	2000000c 	.word	0x2000000c
 80066d8:	e000ed04 	.word	0xe000ed04

080066dc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80066dc:	b480      	push	{r7}
 80066de:	b083      	sub	sp, #12
 80066e0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80066e2:	4b12      	ldr	r3, [pc, #72]	@ (800672c <vPortExitCritical+0x50>)
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d10b      	bne.n	8006702 <vPortExitCritical+0x26>
	__asm volatile
 80066ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066ee:	f383 8811 	msr	BASEPRI, r3
 80066f2:	f3bf 8f6f 	isb	sy
 80066f6:	f3bf 8f4f 	dsb	sy
 80066fa:	607b      	str	r3, [r7, #4]
}
 80066fc:	bf00      	nop
 80066fe:	bf00      	nop
 8006700:	e7fd      	b.n	80066fe <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006702:	4b0a      	ldr	r3, [pc, #40]	@ (800672c <vPortExitCritical+0x50>)
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	3b01      	subs	r3, #1
 8006708:	4a08      	ldr	r2, [pc, #32]	@ (800672c <vPortExitCritical+0x50>)
 800670a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800670c:	4b07      	ldr	r3, [pc, #28]	@ (800672c <vPortExitCritical+0x50>)
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	2b00      	cmp	r3, #0
 8006712:	d105      	bne.n	8006720 <vPortExitCritical+0x44>
 8006714:	2300      	movs	r3, #0
 8006716:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006718:	683b      	ldr	r3, [r7, #0]
 800671a:	f383 8811 	msr	BASEPRI, r3
}
 800671e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006720:	bf00      	nop
 8006722:	370c      	adds	r7, #12
 8006724:	46bd      	mov	sp, r7
 8006726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800672a:	4770      	bx	lr
 800672c:	2000000c 	.word	0x2000000c

08006730 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006730:	f3ef 8009 	mrs	r0, PSP
 8006734:	f3bf 8f6f 	isb	sy
 8006738:	4b15      	ldr	r3, [pc, #84]	@ (8006790 <pxCurrentTCBConst>)
 800673a:	681a      	ldr	r2, [r3, #0]
 800673c:	f01e 0f10 	tst.w	lr, #16
 8006740:	bf08      	it	eq
 8006742:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006746:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800674a:	6010      	str	r0, [r2, #0]
 800674c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006750:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8006754:	f380 8811 	msr	BASEPRI, r0
 8006758:	f3bf 8f4f 	dsb	sy
 800675c:	f3bf 8f6f 	isb	sy
 8006760:	f7fe ffa2 	bl	80056a8 <vTaskSwitchContext>
 8006764:	f04f 0000 	mov.w	r0, #0
 8006768:	f380 8811 	msr	BASEPRI, r0
 800676c:	bc09      	pop	{r0, r3}
 800676e:	6819      	ldr	r1, [r3, #0]
 8006770:	6808      	ldr	r0, [r1, #0]
 8006772:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006776:	f01e 0f10 	tst.w	lr, #16
 800677a:	bf08      	it	eq
 800677c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006780:	f380 8809 	msr	PSP, r0
 8006784:	f3bf 8f6f 	isb	sy
 8006788:	4770      	bx	lr
 800678a:	bf00      	nop
 800678c:	f3af 8000 	nop.w

08006790 <pxCurrentTCBConst>:
 8006790:	20000d78 	.word	0x20000d78
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006794:	bf00      	nop
 8006796:	bf00      	nop

08006798 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006798:	b580      	push	{r7, lr}
 800679a:	b082      	sub	sp, #8
 800679c:	af00      	add	r7, sp, #0
	__asm volatile
 800679e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067a2:	f383 8811 	msr	BASEPRI, r3
 80067a6:	f3bf 8f6f 	isb	sy
 80067aa:	f3bf 8f4f 	dsb	sy
 80067ae:	607b      	str	r3, [r7, #4]
}
 80067b0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80067b2:	f7fe febf 	bl	8005534 <xTaskIncrementTick>
 80067b6:	4603      	mov	r3, r0
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	d003      	beq.n	80067c4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80067bc:	4b06      	ldr	r3, [pc, #24]	@ (80067d8 <xPortSysTickHandler+0x40>)
 80067be:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80067c2:	601a      	str	r2, [r3, #0]
 80067c4:	2300      	movs	r3, #0
 80067c6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80067c8:	683b      	ldr	r3, [r7, #0]
 80067ca:	f383 8811 	msr	BASEPRI, r3
}
 80067ce:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80067d0:	bf00      	nop
 80067d2:	3708      	adds	r7, #8
 80067d4:	46bd      	mov	sp, r7
 80067d6:	bd80      	pop	{r7, pc}
 80067d8:	e000ed04 	.word	0xe000ed04

080067dc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80067dc:	b480      	push	{r7}
 80067de:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80067e0:	4b0b      	ldr	r3, [pc, #44]	@ (8006810 <vPortSetupTimerInterrupt+0x34>)
 80067e2:	2200      	movs	r2, #0
 80067e4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80067e6:	4b0b      	ldr	r3, [pc, #44]	@ (8006814 <vPortSetupTimerInterrupt+0x38>)
 80067e8:	2200      	movs	r2, #0
 80067ea:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80067ec:	4b0a      	ldr	r3, [pc, #40]	@ (8006818 <vPortSetupTimerInterrupt+0x3c>)
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	4a0a      	ldr	r2, [pc, #40]	@ (800681c <vPortSetupTimerInterrupt+0x40>)
 80067f2:	fba2 2303 	umull	r2, r3, r2, r3
 80067f6:	099b      	lsrs	r3, r3, #6
 80067f8:	4a09      	ldr	r2, [pc, #36]	@ (8006820 <vPortSetupTimerInterrupt+0x44>)
 80067fa:	3b01      	subs	r3, #1
 80067fc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80067fe:	4b04      	ldr	r3, [pc, #16]	@ (8006810 <vPortSetupTimerInterrupt+0x34>)
 8006800:	2207      	movs	r2, #7
 8006802:	601a      	str	r2, [r3, #0]
}
 8006804:	bf00      	nop
 8006806:	46bd      	mov	sp, r7
 8006808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800680c:	4770      	bx	lr
 800680e:	bf00      	nop
 8006810:	e000e010 	.word	0xe000e010
 8006814:	e000e018 	.word	0xe000e018
 8006818:	20000000 	.word	0x20000000
 800681c:	10624dd3 	.word	0x10624dd3
 8006820:	e000e014 	.word	0xe000e014

08006824 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006824:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8006834 <vPortEnableVFP+0x10>
 8006828:	6801      	ldr	r1, [r0, #0]
 800682a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800682e:	6001      	str	r1, [r0, #0]
 8006830:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8006832:	bf00      	nop
 8006834:	e000ed88 	.word	0xe000ed88

08006838 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8006838:	b480      	push	{r7}
 800683a:	b085      	sub	sp, #20
 800683c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800683e:	f3ef 8305 	mrs	r3, IPSR
 8006842:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	2b0f      	cmp	r3, #15
 8006848:	d915      	bls.n	8006876 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800684a:	4a18      	ldr	r2, [pc, #96]	@ (80068ac <vPortValidateInterruptPriority+0x74>)
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	4413      	add	r3, r2
 8006850:	781b      	ldrb	r3, [r3, #0]
 8006852:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8006854:	4b16      	ldr	r3, [pc, #88]	@ (80068b0 <vPortValidateInterruptPriority+0x78>)
 8006856:	781b      	ldrb	r3, [r3, #0]
 8006858:	7afa      	ldrb	r2, [r7, #11]
 800685a:	429a      	cmp	r2, r3
 800685c:	d20b      	bcs.n	8006876 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800685e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006862:	f383 8811 	msr	BASEPRI, r3
 8006866:	f3bf 8f6f 	isb	sy
 800686a:	f3bf 8f4f 	dsb	sy
 800686e:	607b      	str	r3, [r7, #4]
}
 8006870:	bf00      	nop
 8006872:	bf00      	nop
 8006874:	e7fd      	b.n	8006872 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8006876:	4b0f      	ldr	r3, [pc, #60]	@ (80068b4 <vPortValidateInterruptPriority+0x7c>)
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800687e:	4b0e      	ldr	r3, [pc, #56]	@ (80068b8 <vPortValidateInterruptPriority+0x80>)
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	429a      	cmp	r2, r3
 8006884:	d90b      	bls.n	800689e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8006886:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800688a:	f383 8811 	msr	BASEPRI, r3
 800688e:	f3bf 8f6f 	isb	sy
 8006892:	f3bf 8f4f 	dsb	sy
 8006896:	603b      	str	r3, [r7, #0]
}
 8006898:	bf00      	nop
 800689a:	bf00      	nop
 800689c:	e7fd      	b.n	800689a <vPortValidateInterruptPriority+0x62>
	}
 800689e:	bf00      	nop
 80068a0:	3714      	adds	r7, #20
 80068a2:	46bd      	mov	sp, r7
 80068a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068a8:	4770      	bx	lr
 80068aa:	bf00      	nop
 80068ac:	e000e3f0 	.word	0xe000e3f0
 80068b0:	200013a4 	.word	0x200013a4
 80068b4:	e000ed0c 	.word	0xe000ed0c
 80068b8:	200013a8 	.word	0x200013a8

080068bc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80068bc:	b580      	push	{r7, lr}
 80068be:	b08a      	sub	sp, #40	@ 0x28
 80068c0:	af00      	add	r7, sp, #0
 80068c2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80068c4:	2300      	movs	r3, #0
 80068c6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80068c8:	f7fe fd78 	bl	80053bc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80068cc:	4b5c      	ldr	r3, [pc, #368]	@ (8006a40 <pvPortMalloc+0x184>)
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	d101      	bne.n	80068d8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80068d4:	f000 f924 	bl	8006b20 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80068d8:	4b5a      	ldr	r3, [pc, #360]	@ (8006a44 <pvPortMalloc+0x188>)
 80068da:	681a      	ldr	r2, [r3, #0]
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	4013      	ands	r3, r2
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	f040 8095 	bne.w	8006a10 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d01e      	beq.n	800692a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80068ec:	2208      	movs	r2, #8
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	4413      	add	r3, r2
 80068f2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	f003 0307 	and.w	r3, r3, #7
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d015      	beq.n	800692a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	f023 0307 	bic.w	r3, r3, #7
 8006904:	3308      	adds	r3, #8
 8006906:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	f003 0307 	and.w	r3, r3, #7
 800690e:	2b00      	cmp	r3, #0
 8006910:	d00b      	beq.n	800692a <pvPortMalloc+0x6e>
	__asm volatile
 8006912:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006916:	f383 8811 	msr	BASEPRI, r3
 800691a:	f3bf 8f6f 	isb	sy
 800691e:	f3bf 8f4f 	dsb	sy
 8006922:	617b      	str	r3, [r7, #20]
}
 8006924:	bf00      	nop
 8006926:	bf00      	nop
 8006928:	e7fd      	b.n	8006926 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	2b00      	cmp	r3, #0
 800692e:	d06f      	beq.n	8006a10 <pvPortMalloc+0x154>
 8006930:	4b45      	ldr	r3, [pc, #276]	@ (8006a48 <pvPortMalloc+0x18c>)
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	687a      	ldr	r2, [r7, #4]
 8006936:	429a      	cmp	r2, r3
 8006938:	d86a      	bhi.n	8006a10 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800693a:	4b44      	ldr	r3, [pc, #272]	@ (8006a4c <pvPortMalloc+0x190>)
 800693c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800693e:	4b43      	ldr	r3, [pc, #268]	@ (8006a4c <pvPortMalloc+0x190>)
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006944:	e004      	b.n	8006950 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8006946:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006948:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800694a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006950:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006952:	685b      	ldr	r3, [r3, #4]
 8006954:	687a      	ldr	r2, [r7, #4]
 8006956:	429a      	cmp	r2, r3
 8006958:	d903      	bls.n	8006962 <pvPortMalloc+0xa6>
 800695a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	2b00      	cmp	r3, #0
 8006960:	d1f1      	bne.n	8006946 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006962:	4b37      	ldr	r3, [pc, #220]	@ (8006a40 <pvPortMalloc+0x184>)
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006968:	429a      	cmp	r2, r3
 800696a:	d051      	beq.n	8006a10 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800696c:	6a3b      	ldr	r3, [r7, #32]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	2208      	movs	r2, #8
 8006972:	4413      	add	r3, r2
 8006974:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006976:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006978:	681a      	ldr	r2, [r3, #0]
 800697a:	6a3b      	ldr	r3, [r7, #32]
 800697c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800697e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006980:	685a      	ldr	r2, [r3, #4]
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	1ad2      	subs	r2, r2, r3
 8006986:	2308      	movs	r3, #8
 8006988:	005b      	lsls	r3, r3, #1
 800698a:	429a      	cmp	r2, r3
 800698c:	d920      	bls.n	80069d0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800698e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	4413      	add	r3, r2
 8006994:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006996:	69bb      	ldr	r3, [r7, #24]
 8006998:	f003 0307 	and.w	r3, r3, #7
 800699c:	2b00      	cmp	r3, #0
 800699e:	d00b      	beq.n	80069b8 <pvPortMalloc+0xfc>
	__asm volatile
 80069a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069a4:	f383 8811 	msr	BASEPRI, r3
 80069a8:	f3bf 8f6f 	isb	sy
 80069ac:	f3bf 8f4f 	dsb	sy
 80069b0:	613b      	str	r3, [r7, #16]
}
 80069b2:	bf00      	nop
 80069b4:	bf00      	nop
 80069b6:	e7fd      	b.n	80069b4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80069b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069ba:	685a      	ldr	r2, [r3, #4]
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	1ad2      	subs	r2, r2, r3
 80069c0:	69bb      	ldr	r3, [r7, #24]
 80069c2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80069c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069c6:	687a      	ldr	r2, [r7, #4]
 80069c8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80069ca:	69b8      	ldr	r0, [r7, #24]
 80069cc:	f000 f90a 	bl	8006be4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80069d0:	4b1d      	ldr	r3, [pc, #116]	@ (8006a48 <pvPortMalloc+0x18c>)
 80069d2:	681a      	ldr	r2, [r3, #0]
 80069d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069d6:	685b      	ldr	r3, [r3, #4]
 80069d8:	1ad3      	subs	r3, r2, r3
 80069da:	4a1b      	ldr	r2, [pc, #108]	@ (8006a48 <pvPortMalloc+0x18c>)
 80069dc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80069de:	4b1a      	ldr	r3, [pc, #104]	@ (8006a48 <pvPortMalloc+0x18c>)
 80069e0:	681a      	ldr	r2, [r3, #0]
 80069e2:	4b1b      	ldr	r3, [pc, #108]	@ (8006a50 <pvPortMalloc+0x194>)
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	429a      	cmp	r2, r3
 80069e8:	d203      	bcs.n	80069f2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80069ea:	4b17      	ldr	r3, [pc, #92]	@ (8006a48 <pvPortMalloc+0x18c>)
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	4a18      	ldr	r2, [pc, #96]	@ (8006a50 <pvPortMalloc+0x194>)
 80069f0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80069f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069f4:	685a      	ldr	r2, [r3, #4]
 80069f6:	4b13      	ldr	r3, [pc, #76]	@ (8006a44 <pvPortMalloc+0x188>)
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	431a      	orrs	r2, r3
 80069fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069fe:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006a00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a02:	2200      	movs	r2, #0
 8006a04:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8006a06:	4b13      	ldr	r3, [pc, #76]	@ (8006a54 <pvPortMalloc+0x198>)
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	3301      	adds	r3, #1
 8006a0c:	4a11      	ldr	r2, [pc, #68]	@ (8006a54 <pvPortMalloc+0x198>)
 8006a0e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006a10:	f7fe fce2 	bl	80053d8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006a14:	69fb      	ldr	r3, [r7, #28]
 8006a16:	f003 0307 	and.w	r3, r3, #7
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d00b      	beq.n	8006a36 <pvPortMalloc+0x17a>
	__asm volatile
 8006a1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a22:	f383 8811 	msr	BASEPRI, r3
 8006a26:	f3bf 8f6f 	isb	sy
 8006a2a:	f3bf 8f4f 	dsb	sy
 8006a2e:	60fb      	str	r3, [r7, #12]
}
 8006a30:	bf00      	nop
 8006a32:	bf00      	nop
 8006a34:	e7fd      	b.n	8006a32 <pvPortMalloc+0x176>
	return pvReturn;
 8006a36:	69fb      	ldr	r3, [r7, #28]
}
 8006a38:	4618      	mov	r0, r3
 8006a3a:	3728      	adds	r7, #40	@ 0x28
 8006a3c:	46bd      	mov	sp, r7
 8006a3e:	bd80      	pop	{r7, pc}
 8006a40:	20004fb4 	.word	0x20004fb4
 8006a44:	20004fc8 	.word	0x20004fc8
 8006a48:	20004fb8 	.word	0x20004fb8
 8006a4c:	20004fac 	.word	0x20004fac
 8006a50:	20004fbc 	.word	0x20004fbc
 8006a54:	20004fc0 	.word	0x20004fc0

08006a58 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006a58:	b580      	push	{r7, lr}
 8006a5a:	b086      	sub	sp, #24
 8006a5c:	af00      	add	r7, sp, #0
 8006a5e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d04f      	beq.n	8006b0a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8006a6a:	2308      	movs	r3, #8
 8006a6c:	425b      	negs	r3, r3
 8006a6e:	697a      	ldr	r2, [r7, #20]
 8006a70:	4413      	add	r3, r2
 8006a72:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006a74:	697b      	ldr	r3, [r7, #20]
 8006a76:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006a78:	693b      	ldr	r3, [r7, #16]
 8006a7a:	685a      	ldr	r2, [r3, #4]
 8006a7c:	4b25      	ldr	r3, [pc, #148]	@ (8006b14 <vPortFree+0xbc>)
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	4013      	ands	r3, r2
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	d10b      	bne.n	8006a9e <vPortFree+0x46>
	__asm volatile
 8006a86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a8a:	f383 8811 	msr	BASEPRI, r3
 8006a8e:	f3bf 8f6f 	isb	sy
 8006a92:	f3bf 8f4f 	dsb	sy
 8006a96:	60fb      	str	r3, [r7, #12]
}
 8006a98:	bf00      	nop
 8006a9a:	bf00      	nop
 8006a9c:	e7fd      	b.n	8006a9a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006a9e:	693b      	ldr	r3, [r7, #16]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	d00b      	beq.n	8006abe <vPortFree+0x66>
	__asm volatile
 8006aa6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006aaa:	f383 8811 	msr	BASEPRI, r3
 8006aae:	f3bf 8f6f 	isb	sy
 8006ab2:	f3bf 8f4f 	dsb	sy
 8006ab6:	60bb      	str	r3, [r7, #8]
}
 8006ab8:	bf00      	nop
 8006aba:	bf00      	nop
 8006abc:	e7fd      	b.n	8006aba <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006abe:	693b      	ldr	r3, [r7, #16]
 8006ac0:	685a      	ldr	r2, [r3, #4]
 8006ac2:	4b14      	ldr	r3, [pc, #80]	@ (8006b14 <vPortFree+0xbc>)
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	4013      	ands	r3, r2
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d01e      	beq.n	8006b0a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006acc:	693b      	ldr	r3, [r7, #16]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d11a      	bne.n	8006b0a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006ad4:	693b      	ldr	r3, [r7, #16]
 8006ad6:	685a      	ldr	r2, [r3, #4]
 8006ad8:	4b0e      	ldr	r3, [pc, #56]	@ (8006b14 <vPortFree+0xbc>)
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	43db      	mvns	r3, r3
 8006ade:	401a      	ands	r2, r3
 8006ae0:	693b      	ldr	r3, [r7, #16]
 8006ae2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006ae4:	f7fe fc6a 	bl	80053bc <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006ae8:	693b      	ldr	r3, [r7, #16]
 8006aea:	685a      	ldr	r2, [r3, #4]
 8006aec:	4b0a      	ldr	r3, [pc, #40]	@ (8006b18 <vPortFree+0xc0>)
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	4413      	add	r3, r2
 8006af2:	4a09      	ldr	r2, [pc, #36]	@ (8006b18 <vPortFree+0xc0>)
 8006af4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006af6:	6938      	ldr	r0, [r7, #16]
 8006af8:	f000 f874 	bl	8006be4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8006afc:	4b07      	ldr	r3, [pc, #28]	@ (8006b1c <vPortFree+0xc4>)
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	3301      	adds	r3, #1
 8006b02:	4a06      	ldr	r2, [pc, #24]	@ (8006b1c <vPortFree+0xc4>)
 8006b04:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8006b06:	f7fe fc67 	bl	80053d8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8006b0a:	bf00      	nop
 8006b0c:	3718      	adds	r7, #24
 8006b0e:	46bd      	mov	sp, r7
 8006b10:	bd80      	pop	{r7, pc}
 8006b12:	bf00      	nop
 8006b14:	20004fc8 	.word	0x20004fc8
 8006b18:	20004fb8 	.word	0x20004fb8
 8006b1c:	20004fc4 	.word	0x20004fc4

08006b20 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006b20:	b480      	push	{r7}
 8006b22:	b085      	sub	sp, #20
 8006b24:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006b26:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8006b2a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006b2c:	4b27      	ldr	r3, [pc, #156]	@ (8006bcc <prvHeapInit+0xac>)
 8006b2e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	f003 0307 	and.w	r3, r3, #7
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d00c      	beq.n	8006b54 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	3307      	adds	r3, #7
 8006b3e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	f023 0307 	bic.w	r3, r3, #7
 8006b46:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006b48:	68ba      	ldr	r2, [r7, #8]
 8006b4a:	68fb      	ldr	r3, [r7, #12]
 8006b4c:	1ad3      	subs	r3, r2, r3
 8006b4e:	4a1f      	ldr	r2, [pc, #124]	@ (8006bcc <prvHeapInit+0xac>)
 8006b50:	4413      	add	r3, r2
 8006b52:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006b58:	4a1d      	ldr	r2, [pc, #116]	@ (8006bd0 <prvHeapInit+0xb0>)
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006b5e:	4b1c      	ldr	r3, [pc, #112]	@ (8006bd0 <prvHeapInit+0xb0>)
 8006b60:	2200      	movs	r2, #0
 8006b62:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	68ba      	ldr	r2, [r7, #8]
 8006b68:	4413      	add	r3, r2
 8006b6a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006b6c:	2208      	movs	r2, #8
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	1a9b      	subs	r3, r3, r2
 8006b72:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	f023 0307 	bic.w	r3, r3, #7
 8006b7a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	4a15      	ldr	r2, [pc, #84]	@ (8006bd4 <prvHeapInit+0xb4>)
 8006b80:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006b82:	4b14      	ldr	r3, [pc, #80]	@ (8006bd4 <prvHeapInit+0xb4>)
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	2200      	movs	r2, #0
 8006b88:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8006b8a:	4b12      	ldr	r3, [pc, #72]	@ (8006bd4 <prvHeapInit+0xb4>)
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	2200      	movs	r2, #0
 8006b90:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006b96:	683b      	ldr	r3, [r7, #0]
 8006b98:	68fa      	ldr	r2, [r7, #12]
 8006b9a:	1ad2      	subs	r2, r2, r3
 8006b9c:	683b      	ldr	r3, [r7, #0]
 8006b9e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006ba0:	4b0c      	ldr	r3, [pc, #48]	@ (8006bd4 <prvHeapInit+0xb4>)
 8006ba2:	681a      	ldr	r2, [r3, #0]
 8006ba4:	683b      	ldr	r3, [r7, #0]
 8006ba6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006ba8:	683b      	ldr	r3, [r7, #0]
 8006baa:	685b      	ldr	r3, [r3, #4]
 8006bac:	4a0a      	ldr	r2, [pc, #40]	@ (8006bd8 <prvHeapInit+0xb8>)
 8006bae:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006bb0:	683b      	ldr	r3, [r7, #0]
 8006bb2:	685b      	ldr	r3, [r3, #4]
 8006bb4:	4a09      	ldr	r2, [pc, #36]	@ (8006bdc <prvHeapInit+0xbc>)
 8006bb6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006bb8:	4b09      	ldr	r3, [pc, #36]	@ (8006be0 <prvHeapInit+0xc0>)
 8006bba:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8006bbe:	601a      	str	r2, [r3, #0]
}
 8006bc0:	bf00      	nop
 8006bc2:	3714      	adds	r7, #20
 8006bc4:	46bd      	mov	sp, r7
 8006bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bca:	4770      	bx	lr
 8006bcc:	200013ac 	.word	0x200013ac
 8006bd0:	20004fac 	.word	0x20004fac
 8006bd4:	20004fb4 	.word	0x20004fb4
 8006bd8:	20004fbc 	.word	0x20004fbc
 8006bdc:	20004fb8 	.word	0x20004fb8
 8006be0:	20004fc8 	.word	0x20004fc8

08006be4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006be4:	b480      	push	{r7}
 8006be6:	b085      	sub	sp, #20
 8006be8:	af00      	add	r7, sp, #0
 8006bea:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006bec:	4b28      	ldr	r3, [pc, #160]	@ (8006c90 <prvInsertBlockIntoFreeList+0xac>)
 8006bee:	60fb      	str	r3, [r7, #12]
 8006bf0:	e002      	b.n	8006bf8 <prvInsertBlockIntoFreeList+0x14>
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	60fb      	str	r3, [r7, #12]
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	687a      	ldr	r2, [r7, #4]
 8006bfe:	429a      	cmp	r2, r3
 8006c00:	d8f7      	bhi.n	8006bf2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006c06:	68fb      	ldr	r3, [r7, #12]
 8006c08:	685b      	ldr	r3, [r3, #4]
 8006c0a:	68ba      	ldr	r2, [r7, #8]
 8006c0c:	4413      	add	r3, r2
 8006c0e:	687a      	ldr	r2, [r7, #4]
 8006c10:	429a      	cmp	r2, r3
 8006c12:	d108      	bne.n	8006c26 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	685a      	ldr	r2, [r3, #4]
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	685b      	ldr	r3, [r3, #4]
 8006c1c:	441a      	add	r2, r3
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	685b      	ldr	r3, [r3, #4]
 8006c2e:	68ba      	ldr	r2, [r7, #8]
 8006c30:	441a      	add	r2, r3
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	429a      	cmp	r2, r3
 8006c38:	d118      	bne.n	8006c6c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	681a      	ldr	r2, [r3, #0]
 8006c3e:	4b15      	ldr	r3, [pc, #84]	@ (8006c94 <prvInsertBlockIntoFreeList+0xb0>)
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	429a      	cmp	r2, r3
 8006c44:	d00d      	beq.n	8006c62 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	685a      	ldr	r2, [r3, #4]
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	685b      	ldr	r3, [r3, #4]
 8006c50:	441a      	add	r2, r3
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	681a      	ldr	r2, [r3, #0]
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	601a      	str	r2, [r3, #0]
 8006c60:	e008      	b.n	8006c74 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006c62:	4b0c      	ldr	r3, [pc, #48]	@ (8006c94 <prvInsertBlockIntoFreeList+0xb0>)
 8006c64:	681a      	ldr	r2, [r3, #0]
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	601a      	str	r2, [r3, #0]
 8006c6a:	e003      	b.n	8006c74 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	681a      	ldr	r2, [r3, #0]
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006c74:	68fa      	ldr	r2, [r7, #12]
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	429a      	cmp	r2, r3
 8006c7a:	d002      	beq.n	8006c82 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	687a      	ldr	r2, [r7, #4]
 8006c80:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006c82:	bf00      	nop
 8006c84:	3714      	adds	r7, #20
 8006c86:	46bd      	mov	sp, r7
 8006c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c8c:	4770      	bx	lr
 8006c8e:	bf00      	nop
 8006c90:	20004fac 	.word	0x20004fac
 8006c94:	20004fb4 	.word	0x20004fb4

08006c98 <MX_PDM2PCM_Init>:
/* USER CODE BEGIN 1 */
/* USER CODE END 1 */

/* PDM2PCM init function */
void MX_PDM2PCM_Init(void)
{
 8006c98:	b580      	push	{r7, lr}
 8006c9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 2 */
  /* USER CODE END 2 */

   /**
  */
  PDM1_filter_handler.bit_order = PDM_FILTER_BIT_ORDER_LSB;
 8006c9c:	4b10      	ldr	r3, [pc, #64]	@ (8006ce0 <MX_PDM2PCM_Init+0x48>)
 8006c9e:	2200      	movs	r2, #0
 8006ca0:	801a      	strh	r2, [r3, #0]
  PDM1_filter_handler.endianness = PDM_FILTER_ENDIANNESS_LE;
 8006ca2:	4b0f      	ldr	r3, [pc, #60]	@ (8006ce0 <MX_PDM2PCM_Init+0x48>)
 8006ca4:	2200      	movs	r2, #0
 8006ca6:	805a      	strh	r2, [r3, #2]
  PDM1_filter_handler.high_pass_tap = 2122358088;
 8006ca8:	4b0d      	ldr	r3, [pc, #52]	@ (8006ce0 <MX_PDM2PCM_Init+0x48>)
 8006caa:	4a0e      	ldr	r2, [pc, #56]	@ (8006ce4 <MX_PDM2PCM_Init+0x4c>)
 8006cac:	605a      	str	r2, [r3, #4]
  PDM1_filter_handler.in_ptr_channels = 1;
 8006cae:	4b0c      	ldr	r3, [pc, #48]	@ (8006ce0 <MX_PDM2PCM_Init+0x48>)
 8006cb0:	2201      	movs	r2, #1
 8006cb2:	811a      	strh	r2, [r3, #8]
  PDM1_filter_handler.out_ptr_channels = 2;
 8006cb4:	4b0a      	ldr	r3, [pc, #40]	@ (8006ce0 <MX_PDM2PCM_Init+0x48>)
 8006cb6:	2202      	movs	r2, #2
 8006cb8:	815a      	strh	r2, [r3, #10]
  PDM_Filter_Init(&PDM1_filter_handler);
 8006cba:	4809      	ldr	r0, [pc, #36]	@ (8006ce0 <MX_PDM2PCM_Init+0x48>)
 8006cbc:	f001 fd26 	bl	800870c <PDM_Filter_Init>

  PDM1_filter_config.decimation_factor = PDM_FILTER_DEC_FACTOR_64;
 8006cc0:	4b09      	ldr	r3, [pc, #36]	@ (8006ce8 <MX_PDM2PCM_Init+0x50>)
 8006cc2:	2202      	movs	r2, #2
 8006cc4:	801a      	strh	r2, [r3, #0]
  PDM1_filter_config.output_samples_number = 16;
 8006cc6:	4b08      	ldr	r3, [pc, #32]	@ (8006ce8 <MX_PDM2PCM_Init+0x50>)
 8006cc8:	2210      	movs	r2, #16
 8006cca:	805a      	strh	r2, [r3, #2]
  PDM1_filter_config.mic_gain = 24;
 8006ccc:	4b06      	ldr	r3, [pc, #24]	@ (8006ce8 <MX_PDM2PCM_Init+0x50>)
 8006cce:	2218      	movs	r2, #24
 8006cd0:	809a      	strh	r2, [r3, #4]
  PDM_Filter_setConfig(&PDM1_filter_handler, &PDM1_filter_config);
 8006cd2:	4905      	ldr	r1, [pc, #20]	@ (8006ce8 <MX_PDM2PCM_Init+0x50>)
 8006cd4:	4802      	ldr	r0, [pc, #8]	@ (8006ce0 <MX_PDM2PCM_Init+0x48>)
 8006cd6:	f001 fde9 	bl	80088ac <PDM_Filter_setConfig>

  /* USER CODE BEGIN 3 */
  /* USER CODE END 3 */

}
 8006cda:	bf00      	nop
 8006cdc:	bd80      	pop	{r7, pc}
 8006cde:	bf00      	nop
 8006ce0:	20004fcc 	.word	0x20004fcc
 8006ce4:	7e809d48 	.word	0x7e809d48
 8006ce8:	20005018 	.word	0x20005018

08006cec <D16_GENERIC>:
 8006cec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006cf0:	e9d2 6402 	ldrd	r6, r4, [r2, #8]
 8006cf4:	b089      	sub	sp, #36	@ 0x24
 8006cf6:	8cd5      	ldrh	r5, [r2, #38]	@ 0x26
 8006cf8:	6993      	ldr	r3, [r2, #24]
 8006cfa:	9406      	str	r4, [sp, #24]
 8006cfc:	6b14      	ldr	r4, [r2, #48]	@ 0x30
 8006cfe:	9307      	str	r3, [sp, #28]
 8006d00:	9402      	str	r4, [sp, #8]
 8006d02:	e9d2 ab04 	ldrd	sl, fp, [r2, #16]
 8006d06:	69d3      	ldr	r3, [r2, #28]
 8006d08:	6b54      	ldr	r4, [r2, #52]	@ 0x34
 8006d0a:	9103      	str	r1, [sp, #12]
 8006d0c:	2d00      	cmp	r5, #0
 8006d0e:	d066      	beq.n	8006dde <D16_GENERIC+0xf2>
 8006d10:	f004 0520 	and.w	r5, r4, #32
 8006d14:	f004 0410 	and.w	r4, r4, #16
 8006d18:	9505      	str	r5, [sp, #20]
 8006d1a:	4937      	ldr	r1, [pc, #220]	@ (8006df8 <D16_GENERIC+0x10c>)
 8006d1c:	9404      	str	r4, [sp, #16]
 8006d1e:	f04f 0c00 	mov.w	ip, #0
 8006d22:	4635      	mov	r5, r6
 8006d24:	e04f      	b.n	8006dc6 <D16_GENERIC+0xda>
 8006d26:	5d87      	ldrb	r7, [r0, r6]
 8006d28:	7804      	ldrb	r4, [r0, #0]
 8006d2a:	eb00 0046 	add.w	r0, r0, r6, lsl #1
 8006d2e:	eb04 2407 	add.w	r4, r4, r7, lsl #8
 8006d32:	b2e6      	uxtb	r6, r4
 8006d34:	f3c4 2407 	ubfx	r4, r4, #8, #8
 8006d38:	f851 6026 	ldr.w	r6, [r1, r6, lsl #2]
 8006d3c:	f851 4024 	ldr.w	r4, [r1, r4, lsl #2]
 8006d40:	4433      	add	r3, r6
 8006d42:	eb04 2493 	add.w	r4, r4, r3, lsr #10
 8006d46:	f3c4 0609 	ubfx	r6, r4, #0, #10
 8006d4a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006d4e:	ea46 4603 	orr.w	r6, r6, r3, lsl #16
 8006d52:	0aa3      	lsrs	r3, r4, #10
 8006d54:	4c29      	ldr	r4, [pc, #164]	@ (8006dfc <D16_GENERIC+0x110>)
 8006d56:	fb26 5404 	smlad	r4, r6, r4, r5
 8006d5a:	4d29      	ldr	r5, [pc, #164]	@ (8006e00 <D16_GENERIC+0x114>)
 8006d5c:	fb26 f505 	smuad	r5, r6, r5
 8006d60:	f5a4 6400 	sub.w	r4, r4, #2048	@ 0x800
 8006d64:	eb04 080a 	add.w	r8, r4, sl
 8006d68:	eba8 080b 	sub.w	r8, r8, fp
 8006d6c:	4646      	mov	r6, r8
 8006d6e:	17f7      	asrs	r7, r6, #31
 8006d70:	e9cd 6700 	strd	r6, r7, [sp]
 8006d74:	9e04      	ldr	r6, [sp, #16]
 8006d76:	f10c 0e01 	add.w	lr, ip, #1
 8006d7a:	b16e      	cbz	r6, 8006d98 <D16_GENERIC+0xac>
 8006d7c:	6a16      	ldr	r6, [r2, #32]
 8006d7e:	9f01      	ldr	r7, [sp, #4]
 8006d80:	fba8 ab06 	umull	sl, fp, r8, r6
 8006d84:	fb06 bb07 	mla	fp, r6, r7, fp
 8006d88:	f11a 4800 	adds.w	r8, sl, #2147483648	@ 0x80000000
 8006d8c:	f14b 0900 	adc.w	r9, fp, #0
 8006d90:	ea4f 0a49 	mov.w	sl, r9, lsl #1
 8006d94:	46a3      	mov	fp, r4
 8006d96:	4654      	mov	r4, sl
 8006d98:	8d16      	ldrh	r6, [r2, #40]	@ 0x28
 8006d9a:	9f02      	ldr	r7, [sp, #8]
 8006d9c:	0424      	lsls	r4, r4, #16
 8006d9e:	f04f 4800 	mov.w	r8, #2147483648	@ 0x80000000
 8006da2:	f04f 0900 	mov.w	r9, #0
 8006da6:	fb0c fc06 	mul.w	ip, ip, r6
 8006daa:	fbc7 8904 	smlal	r8, r9, r7, r4
 8006dae:	9e03      	ldr	r6, [sp, #12]
 8006db0:	464f      	mov	r7, r9
 8006db2:	10bc      	asrs	r4, r7, #2
 8006db4:	f304 040f 	ssat	r4, #16, r4
 8006db8:	f826 401c 	strh.w	r4, [r6, ip, lsl #1]
 8006dbc:	8cd4      	ldrh	r4, [r2, #38]	@ 0x26
 8006dbe:	fa1f fc8e 	uxth.w	ip, lr
 8006dc2:	4564      	cmp	r4, ip
 8006dc4:	d90a      	bls.n	8006ddc <D16_GENERIC+0xf0>
 8006dc6:	8d54      	ldrh	r4, [r2, #42]	@ 0x2a
 8006dc8:	2c01      	cmp	r4, #1
 8006dca:	b2e6      	uxtb	r6, r4
 8006dcc:	d1ab      	bne.n	8006d26 <D16_GENERIC+0x3a>
 8006dce:	9e05      	ldr	r6, [sp, #20]
 8006dd0:	f850 4b02 	ldr.w	r4, [r0], #2
 8006dd4:	2e00      	cmp	r6, #0
 8006dd6:	d0ac      	beq.n	8006d32 <D16_GENERIC+0x46>
 8006dd8:	ba64      	rev16	r4, r4
 8006dda:	e7aa      	b.n	8006d32 <D16_GENERIC+0x46>
 8006ddc:	462e      	mov	r6, r5
 8006dde:	9906      	ldr	r1, [sp, #24]
 8006de0:	61d3      	str	r3, [r2, #28]
 8006de2:	9b07      	ldr	r3, [sp, #28]
 8006de4:	6096      	str	r6, [r2, #8]
 8006de6:	2000      	movs	r0, #0
 8006de8:	60d1      	str	r1, [r2, #12]
 8006dea:	e9c2 ab04 	strd	sl, fp, [r2, #16]
 8006dee:	6193      	str	r3, [r2, #24]
 8006df0:	b009      	add	sp, #36	@ 0x24
 8006df2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006df6:	bf00      	nop
 8006df8:	20000010 	.word	0x20000010
 8006dfc:	00030001 	.word	0x00030001
 8006e00:	00010003 	.word	0x00010003

08006e04 <D24_GENERIC>:
 8006e04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e08:	8cd6      	ldrh	r6, [r2, #38]	@ 0x26
 8006e0a:	6993      	ldr	r3, [r2, #24]
 8006e0c:	6b15      	ldr	r5, [r2, #48]	@ 0x30
 8006e0e:	b089      	sub	sp, #36	@ 0x24
 8006e10:	e9d2 a904 	ldrd	sl, r9, [r2, #16]
 8006e14:	9307      	str	r3, [sp, #28]
 8006e16:	9503      	str	r5, [sp, #12]
 8006e18:	69d3      	ldr	r3, [r2, #28]
 8006e1a:	6b55      	ldr	r5, [r2, #52]	@ 0x34
 8006e1c:	9104      	str	r1, [sp, #16]
 8006e1e:	e9d2 4b02 	ldrd	r4, fp, [r2, #8]
 8006e22:	2e00      	cmp	r6, #0
 8006e24:	f000 808f 	beq.w	8006f46 <D24_GENERIC+0x142>
 8006e28:	f005 0620 	and.w	r6, r5, #32
 8006e2c:	f005 0510 	and.w	r5, r5, #16
 8006e30:	4953      	ldr	r1, [pc, #332]	@ (8006f80 <D24_GENERIC+0x17c>)
 8006e32:	9606      	str	r6, [sp, #24]
 8006e34:	9505      	str	r5, [sp, #20]
 8006e36:	f04f 0c00 	mov.w	ip, #0
 8006e3a:	f8cd 9008 	str.w	r9, [sp, #8]
 8006e3e:	e068      	b.n	8006f12 <D24_GENERIC+0x10e>
 8006e40:	f810 5016 	ldrb.w	r5, [r0, r6, lsl #1]
 8006e44:	f810 8007 	ldrb.w	r8, [r0, r7]
 8006e48:	042d      	lsls	r5, r5, #16
 8006e4a:	eb00 0046 	add.w	r0, r0, r6, lsl #1
 8006e4e:	eb05 2508 	add.w	r5, r5, r8, lsl #8
 8006e52:	44ae      	add	lr, r5
 8006e54:	4438      	add	r0, r7
 8006e56:	fa5f f68e 	uxtb.w	r6, lr
 8006e5a:	f3ce 2507 	ubfx	r5, lr, #8, #8
 8006e5e:	f851 6026 	ldr.w	r6, [r1, r6, lsl #2]
 8006e62:	f851 7025 	ldr.w	r7, [r1, r5, lsl #2]
 8006e66:	ea4f 4e1e 	mov.w	lr, lr, lsr #16
 8006e6a:	eb06 2693 	add.w	r6, r6, r3, lsr #10
 8006e6e:	eb07 2796 	add.w	r7, r7, r6, lsr #10
 8006e72:	f851 302e 	ldr.w	r3, [r1, lr, lsl #2]
 8006e76:	f3c7 0509 	ubfx	r5, r7, #0, #10
 8006e7a:	f3c6 0609 	ubfx	r6, r6, #0, #10
 8006e7e:	ea45 4606 	orr.w	r6, r5, r6, lsl #16
 8006e82:	eb03 2397 	add.w	r3, r3, r7, lsr #10
 8006e86:	4d3f      	ldr	r5, [pc, #252]	@ (8006f84 <D24_GENERIC+0x180>)
 8006e88:	fb26 b705 	smlad	r7, r6, r5, fp
 8006e8c:	4d3e      	ldr	r5, [pc, #248]	@ (8006f88 <D24_GENERIC+0x184>)
 8006e8e:	fb26 4b05 	smlad	fp, r6, r5, r4
 8006e92:	f3c3 0409 	ubfx	r4, r3, #0, #10
 8006e96:	eb04 0844 	add.w	r8, r4, r4, lsl #1
 8006e9a:	eb0b 0b48 	add.w	fp, fp, r8, lsl #1
 8006e9e:	2401      	movs	r4, #1
 8006ea0:	fb26 f604 	smuad	r6, r6, r4
 8006ea4:	f5a7 55d8 	sub.w	r5, r7, #6912	@ 0x1b00
 8006ea8:	9f02      	ldr	r7, [sp, #8]
 8006eaa:	eb0c 0e04 	add.w	lr, ip, r4
 8006eae:	eb08 0406 	add.w	r4, r8, r6
 8006eb2:	eb05 060a 	add.w	r6, r5, sl
 8006eb6:	1bf6      	subs	r6, r6, r7
 8006eb8:	4637      	mov	r7, r6
 8006eba:	ea4f 78e6 	mov.w	r8, r6, asr #31
 8006ebe:	e9cd 7800 	strd	r7, r8, [sp]
 8006ec2:	9f05      	ldr	r7, [sp, #20]
 8006ec4:	b177      	cbz	r7, 8006ee4 <D24_GENERIC+0xe0>
 8006ec6:	f8d2 8020 	ldr.w	r8, [r2, #32]
 8006eca:	9502      	str	r5, [sp, #8]
 8006ecc:	fba6 9a08 	umull	r9, sl, r6, r8
 8006ed0:	9e01      	ldr	r6, [sp, #4]
 8006ed2:	fb08 aa06 	mla	sl, r8, r6, sl
 8006ed6:	f119 4600 	adds.w	r6, r9, #2147483648	@ 0x80000000
 8006eda:	f14a 0700 	adc.w	r7, sl, #0
 8006ede:	ea4f 0a47 	mov.w	sl, r7, lsl #1
 8006ee2:	4655      	mov	r5, sl
 8006ee4:	8d16      	ldrh	r6, [r2, #40]	@ 0x28
 8006ee6:	9f03      	ldr	r7, [sp, #12]
 8006ee8:	03ad      	lsls	r5, r5, #14
 8006eea:	f04f 4800 	mov.w	r8, #2147483648	@ 0x80000000
 8006eee:	f04f 0900 	mov.w	r9, #0
 8006ef2:	fb0c fc06 	mul.w	ip, ip, r6
 8006ef6:	fbc7 8905 	smlal	r8, r9, r7, r5
 8006efa:	9e04      	ldr	r6, [sp, #16]
 8006efc:	464f      	mov	r7, r9
 8006efe:	10bd      	asrs	r5, r7, #2
 8006f00:	f305 050f 	ssat	r5, #16, r5
 8006f04:	f826 501c 	strh.w	r5, [r6, ip, lsl #1]
 8006f08:	8cd5      	ldrh	r5, [r2, #38]	@ 0x26
 8006f0a:	fa1f fc8e 	uxth.w	ip, lr
 8006f0e:	4565      	cmp	r5, ip
 8006f10:	d917      	bls.n	8006f42 <D24_GENERIC+0x13e>
 8006f12:	8d55      	ldrh	r5, [r2, #42]	@ 0x2a
 8006f14:	f890 e000 	ldrb.w	lr, [r0]
 8006f18:	b2ef      	uxtb	r7, r5
 8006f1a:	2d01      	cmp	r5, #1
 8006f1c:	b23e      	sxth	r6, r7
 8006f1e:	d18f      	bne.n	8006e40 <D24_GENERIC+0x3c>
 8006f20:	9d06      	ldr	r5, [sp, #24]
 8006f22:	b1dd      	cbz	r5, 8006f5c <D24_GENERIC+0x158>
 8006f24:	78c5      	ldrb	r5, [r0, #3]
 8006f26:	ea4f 280e 	mov.w	r8, lr, lsl #8
 8006f2a:	f01c 0f01 	tst.w	ip, #1
 8006f2e:	ea4f 2605 	mov.w	r6, r5, lsl #8
 8006f32:	eb08 4805 	add.w	r8, r8, r5, lsl #16
 8006f36:	d11b      	bne.n	8006f70 <D24_GENERIC+0x16c>
 8006f38:	f890 e001 	ldrb.w	lr, [r0, #1]
 8006f3c:	3002      	adds	r0, #2
 8006f3e:	44c6      	add	lr, r8
 8006f40:	e789      	b.n	8006e56 <D24_GENERIC+0x52>
 8006f42:	f8dd 9008 	ldr.w	r9, [sp, #8]
 8006f46:	61d3      	str	r3, [r2, #28]
 8006f48:	9b07      	ldr	r3, [sp, #28]
 8006f4a:	6193      	str	r3, [r2, #24]
 8006f4c:	2000      	movs	r0, #0
 8006f4e:	e9c2 4b02 	strd	r4, fp, [r2, #8]
 8006f52:	e9c2 a904 	strd	sl, r9, [r2, #16]
 8006f56:	b009      	add	sp, #36	@ 0x24
 8006f58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f5c:	f890 8001 	ldrb.w	r8, [r0, #1]
 8006f60:	7885      	ldrb	r5, [r0, #2]
 8006f62:	ea4f 2808 	mov.w	r8, r8, lsl #8
 8006f66:	eb08 4805 	add.w	r8, r8, r5, lsl #16
 8006f6a:	44c6      	add	lr, r8
 8006f6c:	3003      	adds	r0, #3
 8006f6e:	e772      	b.n	8006e56 <D24_GENERIC+0x52>
 8006f70:	f890 8002 	ldrb.w	r8, [r0, #2]
 8006f74:	eb06 4808 	add.w	r8, r6, r8, lsl #16
 8006f78:	44c6      	add	lr, r8
 8006f7a:	3004      	adds	r0, #4
 8006f7c:	e76b      	b.n	8006e56 <D24_GENERIC+0x52>
 8006f7e:	bf00      	nop
 8006f80:	20000010 	.word	0x20000010
 8006f84:	00030001 	.word	0x00030001
 8006f88:	00060007 	.word	0x00060007

08006f8c <D32_GENERIC>:
 8006f8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f90:	8cd5      	ldrh	r5, [r2, #38]	@ 0x26
 8006f92:	6993      	ldr	r3, [r2, #24]
 8006f94:	6b14      	ldr	r4, [r2, #48]	@ 0x30
 8006f96:	69d6      	ldr	r6, [r2, #28]
 8006f98:	b089      	sub	sp, #36	@ 0x24
 8006f9a:	e9d2 a904 	ldrd	sl, r9, [r2, #16]
 8006f9e:	9307      	str	r3, [sp, #28]
 8006fa0:	9403      	str	r4, [sp, #12]
 8006fa2:	e9d2 3b02 	ldrd	r3, fp, [r2, #8]
 8006fa6:	6b54      	ldr	r4, [r2, #52]	@ 0x34
 8006fa8:	9104      	str	r1, [sp, #16]
 8006faa:	2d00      	cmp	r5, #0
 8006fac:	f000 809a 	beq.w	80070e4 <D32_GENERIC+0x158>
 8006fb0:	f004 0520 	and.w	r5, r4, #32
 8006fb4:	f004 0410 	and.w	r4, r4, #16
 8006fb8:	9506      	str	r5, [sp, #24]
 8006fba:	4951      	ldr	r1, [pc, #324]	@ (8007100 <D32_GENERIC+0x174>)
 8006fbc:	9405      	str	r4, [sp, #20]
 8006fbe:	f04f 0e00 	mov.w	lr, #0
 8006fc2:	f8cd 9008 	str.w	r9, [sp, #8]
 8006fc6:	461d      	mov	r5, r3
 8006fc8:	4617      	mov	r7, r2
 8006fca:	e077      	b.n	80070bc <D32_GENERIC+0x130>
 8006fcc:	7823      	ldrb	r3, [r4, #0]
 8006fce:	f810 800c 	ldrb.w	r8, [r0, ip]
 8006fd2:	f810 c002 	ldrb.w	ip, [r0, r2]
 8006fd6:	7800      	ldrb	r0, [r0, #0]
 8006fd8:	041b      	lsls	r3, r3, #16
 8006fda:	eb03 6308 	add.w	r3, r3, r8, lsl #24
 8006fde:	eb03 230c 	add.w	r3, r3, ip, lsl #8
 8006fe2:	4403      	add	r3, r0
 8006fe4:	eb04 0042 	add.w	r0, r4, r2, lsl #1
 8006fe8:	b2dc      	uxtb	r4, r3
 8006fea:	f3c3 2207 	ubfx	r2, r3, #8, #8
 8006fee:	f3c3 4807 	ubfx	r8, r3, #16, #8
 8006ff2:	f851 4024 	ldr.w	r4, [r1, r4, lsl #2]
 8006ff6:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8006ffa:	0e1b      	lsrs	r3, r3, #24
 8006ffc:	eb04 2496 	add.w	r4, r4, r6, lsr #10
 8007000:	f851 6028 	ldr.w	r6, [r1, r8, lsl #2]
 8007004:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8007008:	eb02 2294 	add.w	r2, r2, r4, lsr #10
 800700c:	eb06 2c92 	add.w	ip, r6, r2, lsr #10
 8007010:	eb03 269c 	add.w	r6, r3, ip, lsr #10
 8007014:	f3c6 0309 	ubfx	r3, r6, #0, #10
 8007018:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800701c:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8007020:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 8007024:	ea43 4c0c 	orr.w	ip, r3, ip, lsl #16
 8007028:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800702c:	4b35      	ldr	r3, [pc, #212]	@ (8007104 <D32_GENERIC+0x178>)
 800702e:	fb22 b403 	smlad	r4, r2, r3, fp
 8007032:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8007036:	fb2c 4803 	smlad	r8, ip, r3, r4
 800703a:	4b33      	ldr	r3, [pc, #204]	@ (8007108 <D32_GENERIC+0x17c>)
 800703c:	fb22 5503 	smlad	r5, r2, r3, r5
 8007040:	4b32      	ldr	r3, [pc, #200]	@ (800710c <D32_GENERIC+0x180>)
 8007042:	fb2c 5b03 	smlad	fp, ip, r3, r5
 8007046:	2301      	movs	r3, #1
 8007048:	fb22 f203 	smuad	r2, r2, r3
 800704c:	4b30      	ldr	r3, [pc, #192]	@ (8007110 <D32_GENERIC+0x184>)
 800704e:	fb2c 2503 	smlad	r5, ip, r3, r2
 8007052:	9b02      	ldr	r3, [sp, #8]
 8007054:	f5a8 4480 	sub.w	r4, r8, #16384	@ 0x4000
 8007058:	eb04 080a 	add.w	r8, r4, sl
 800705c:	eba8 0803 	sub.w	r8, r8, r3
 8007060:	4642      	mov	r2, r8
 8007062:	17d3      	asrs	r3, r2, #31
 8007064:	e9cd 2300 	strd	r2, r3, [sp]
 8007068:	9b05      	ldr	r3, [sp, #20]
 800706a:	f10e 0c01 	add.w	ip, lr, #1
 800706e:	b173      	cbz	r3, 800708e <D32_GENERIC+0x102>
 8007070:	6a3a      	ldr	r2, [r7, #32]
 8007072:	9b01      	ldr	r3, [sp, #4]
 8007074:	9402      	str	r4, [sp, #8]
 8007076:	fba8 8902 	umull	r8, r9, r8, r2
 800707a:	469a      	mov	sl, r3
 800707c:	fb02 930a 	mla	r3, r2, sl, r9
 8007080:	f118 4800 	adds.w	r8, r8, #2147483648	@ 0x80000000
 8007084:	f143 0900 	adc.w	r9, r3, #0
 8007088:	ea4f 0a49 	mov.w	sl, r9, lsl #1
 800708c:	4654      	mov	r4, sl
 800708e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8007090:	9a04      	ldr	r2, [sp, #16]
 8007092:	fb0e fe03 	mul.w	lr, lr, r3
 8007096:	9b03      	ldr	r3, [sp, #12]
 8007098:	0364      	lsls	r4, r4, #13
 800709a:	f04f 4800 	mov.w	r8, #2147483648	@ 0x80000000
 800709e:	f04f 0900 	mov.w	r9, #0
 80070a2:	fbc3 8904 	smlal	r8, r9, r3, r4
 80070a6:	464b      	mov	r3, r9
 80070a8:	109b      	asrs	r3, r3, #2
 80070aa:	f303 030f 	ssat	r3, #16, r3
 80070ae:	f822 301e 	strh.w	r3, [r2, lr, lsl #1]
 80070b2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80070b4:	fa1f fe8c 	uxth.w	lr, ip
 80070b8:	4573      	cmp	r3, lr
 80070ba:	d90f      	bls.n	80070dc <D32_GENERIC+0x150>
 80070bc:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80070be:	b2da      	uxtb	r2, r3
 80070c0:	2b01      	cmp	r3, #1
 80070c2:	eb00 0442 	add.w	r4, r0, r2, lsl #1
 80070c6:	eb02 0c42 	add.w	ip, r2, r2, lsl #1
 80070ca:	f47f af7f 	bne.w	8006fcc <D32_GENERIC+0x40>
 80070ce:	1d02      	adds	r2, r0, #4
 80070d0:	6803      	ldr	r3, [r0, #0]
 80070d2:	9806      	ldr	r0, [sp, #24]
 80070d4:	b188      	cbz	r0, 80070fa <D32_GENERIC+0x16e>
 80070d6:	ba5b      	rev16	r3, r3
 80070d8:	4610      	mov	r0, r2
 80070da:	e785      	b.n	8006fe8 <D32_GENERIC+0x5c>
 80070dc:	f8dd 9008 	ldr.w	r9, [sp, #8]
 80070e0:	462b      	mov	r3, r5
 80070e2:	463a      	mov	r2, r7
 80070e4:	e9c2 3b02 	strd	r3, fp, [r2, #8]
 80070e8:	9b07      	ldr	r3, [sp, #28]
 80070ea:	61d6      	str	r6, [r2, #28]
 80070ec:	2000      	movs	r0, #0
 80070ee:	e9c2 a904 	strd	sl, r9, [r2, #16]
 80070f2:	6193      	str	r3, [r2, #24]
 80070f4:	b009      	add	sp, #36	@ 0x24
 80070f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80070fa:	4610      	mov	r0, r2
 80070fc:	e774      	b.n	8006fe8 <D32_GENERIC+0x5c>
 80070fe:	bf00      	nop
 8007100:	20000010 	.word	0x20000010
 8007104:	00060003 	.word	0x00060003
 8007108:	000a000c 	.word	0x000a000c
 800710c:	000c000a 	.word	0x000c000a
 8007110:	00030006 	.word	0x00030006

08007114 <D48_GENERIC>:
 8007114:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007118:	e9d2 a304 	ldrd	sl, r3, [r2, #16]
 800711c:	b08b      	sub	sp, #44	@ 0x2c
 800711e:	8cd5      	ldrh	r5, [r2, #38]	@ 0x26
 8007120:	9304      	str	r3, [sp, #16]
 8007122:	6993      	ldr	r3, [r2, #24]
 8007124:	9309      	str	r3, [sp, #36]	@ 0x24
 8007126:	e9d2 3402 	ldrd	r3, r4, [r2, #8]
 800712a:	9401      	str	r4, [sp, #4]
 800712c:	6b14      	ldr	r4, [r2, #48]	@ 0x30
 800712e:	9405      	str	r4, [sp, #20]
 8007130:	f8d2 c01c 	ldr.w	ip, [r2, #28]
 8007134:	6b54      	ldr	r4, [r2, #52]	@ 0x34
 8007136:	9106      	str	r1, [sp, #24]
 8007138:	2d00      	cmp	r5, #0
 800713a:	f000 80c2 	beq.w	80072c2 <D48_GENERIC+0x1ae>
 800713e:	f004 0520 	and.w	r5, r4, #32
 8007142:	f04f 0900 	mov.w	r9, #0
 8007146:	f004 0410 	and.w	r4, r4, #16
 800714a:	9508      	str	r5, [sp, #32]
 800714c:	4964      	ldr	r1, [pc, #400]	@ (80072e0 <D48_GENERIC+0x1cc>)
 800714e:	9407      	str	r4, [sp, #28]
 8007150:	464d      	mov	r5, r9
 8007152:	e09e      	b.n	8007292 <D48_GENERIC+0x17e>
 8007154:	f81b 4007 	ldrb.w	r4, [fp, r7]
 8007158:	f810 b008 	ldrb.w	fp, [r0, r8]
 800715c:	f819 8008 	ldrb.w	r8, [r9, r8]
 8007160:	f810 9006 	ldrb.w	r9, [r0, r6]
 8007164:	7800      	ldrb	r0, [r0, #0]
 8007166:	0424      	lsls	r4, r4, #16
 8007168:	eb04 6b0b 	add.w	fp, r4, fp, lsl #24
 800716c:	f81e 4007 	ldrb.w	r4, [lr, r7]
 8007170:	eb0b 2b09 	add.w	fp, fp, r9, lsl #8
 8007174:	44be      	add	lr, r7
 8007176:	eb04 2408 	add.w	r4, r4, r8, lsl #8
 800717a:	eb0b 0700 	add.w	r7, fp, r0
 800717e:	eb0e 0046 	add.w	r0, lr, r6, lsl #1
 8007182:	fa5f fe87 	uxtb.w	lr, r7
 8007186:	f3c7 2607 	ubfx	r6, r7, #8, #8
 800718a:	f851 902e 	ldr.w	r9, [r1, lr, lsl #2]
 800718e:	f851 6026 	ldr.w	r6, [r1, r6, lsl #2]
 8007192:	f3c7 4e07 	ubfx	lr, r7, #16, #8
 8007196:	0e3f      	lsrs	r7, r7, #24
 8007198:	eb09 299c 	add.w	r9, r9, ip, lsr #10
 800719c:	f851 b027 	ldr.w	fp, [r1, r7, lsl #2]
 80071a0:	f851 e02e 	ldr.w	lr, [r1, lr, lsl #2]
 80071a4:	b2e7      	uxtb	r7, r4
 80071a6:	eb06 2699 	add.w	r6, r6, r9, lsr #10
 80071aa:	f3c4 2407 	ubfx	r4, r4, #8, #8
 80071ae:	eb0e 2e96 	add.w	lr, lr, r6, lsr #10
 80071b2:	f851 7027 	ldr.w	r7, [r1, r7, lsl #2]
 80071b6:	f851 c024 	ldr.w	ip, [r1, r4, lsl #2]
 80071ba:	eb0b 249e 	add.w	r4, fp, lr, lsr #10
 80071be:	eb07 2794 	add.w	r7, r7, r4, lsr #10
 80071c2:	eb0c 2c97 	add.w	ip, ip, r7, lsr #10
 80071c6:	f3c6 0609 	ubfx	r6, r6, #0, #10
 80071ca:	f3c4 0409 	ubfx	r4, r4, #0, #10
 80071ce:	f3cc 0809 	ubfx	r8, ip, #0, #10
 80071d2:	f3c9 0909 	ubfx	r9, r9, #0, #10
 80071d6:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 80071da:	f3c7 0709 	ubfx	r7, r7, #0, #10
 80071de:	ea46 4909 	orr.w	r9, r6, r9, lsl #16
 80071e2:	ea44 4e0e 	orr.w	lr, r4, lr, lsl #16
 80071e6:	ea48 4707 	orr.w	r7, r8, r7, lsl #16
 80071ea:	4c3e      	ldr	r4, [pc, #248]	@ (80072e4 <D48_GENERIC+0x1d0>)
 80071ec:	9e01      	ldr	r6, [sp, #4]
 80071ee:	fb29 6404 	smlad	r4, r9, r4, r6
 80071f2:	4e3d      	ldr	r6, [pc, #244]	@ (80072e8 <D48_GENERIC+0x1d4>)
 80071f4:	fb2e 4406 	smlad	r4, lr, r6, r4
 80071f8:	f44f 3680 	mov.w	r6, #65536	@ 0x10000
 80071fc:	fb27 4b06 	smlad	fp, r7, r6, r4
 8007200:	4c3a      	ldr	r4, [pc, #232]	@ (80072ec <D48_GENERIC+0x1d8>)
 8007202:	fb29 3304 	smlad	r3, r9, r4, r3
 8007206:	f04f 141b 	mov.w	r4, #1769499	@ 0x1b001b
 800720a:	fb2e 3304 	smlad	r3, lr, r4, r3
 800720e:	4c38      	ldr	r4, [pc, #224]	@ (80072f0 <D48_GENERIC+0x1dc>)
 8007210:	fb27 3304 	smlad	r3, r7, r4, r3
 8007214:	2601      	movs	r6, #1
 8007216:	9301      	str	r3, [sp, #4]
 8007218:	fb29 f906 	smuad	r9, r9, r6
 800721c:	4b35      	ldr	r3, [pc, #212]	@ (80072f4 <D48_GENERIC+0x1e0>)
 800721e:	fb2e 9e03 	smlad	lr, lr, r3, r9
 8007222:	4b35      	ldr	r3, [pc, #212]	@ (80072f8 <D48_GENERIC+0x1e4>)
 8007224:	fb27 e303 	smlad	r3, r7, r3, lr
 8007228:	9f04      	ldr	r7, [sp, #16]
 800722a:	f5ab 4458 	sub.w	r4, fp, #55296	@ 0xd800
 800722e:	eb05 0e06 	add.w	lr, r5, r6
 8007232:	eb04 060a 	add.w	r6, r4, sl
 8007236:	1bf6      	subs	r6, r6, r7
 8007238:	4637      	mov	r7, r6
 800723a:	ea4f 78e6 	mov.w	r8, r6, asr #31
 800723e:	e9cd 7802 	strd	r7, r8, [sp, #8]
 8007242:	9f07      	ldr	r7, [sp, #28]
 8007244:	b177      	cbz	r7, 8007264 <D48_GENERIC+0x150>
 8007246:	f8d2 8020 	ldr.w	r8, [r2, #32]
 800724a:	9404      	str	r4, [sp, #16]
 800724c:	fba6 9a08 	umull	r9, sl, r6, r8
 8007250:	9e03      	ldr	r6, [sp, #12]
 8007252:	fb08 aa06 	mla	sl, r8, r6, sl
 8007256:	f119 4600 	adds.w	r6, r9, #2147483648	@ 0x80000000
 800725a:	f14a 0700 	adc.w	r7, sl, #0
 800725e:	ea4f 0a47 	mov.w	sl, r7, lsl #1
 8007262:	4654      	mov	r4, sl
 8007264:	8d16      	ldrh	r6, [r2, #40]	@ 0x28
 8007266:	fb05 f606 	mul.w	r6, r5, r6
 800726a:	9d05      	ldr	r5, [sp, #20]
 800726c:	02e4      	lsls	r4, r4, #11
 800726e:	f04f 4700 	mov.w	r7, #2147483648	@ 0x80000000
 8007272:	f04f 0800 	mov.w	r8, #0
 8007276:	fbc5 7804 	smlal	r7, r8, r5, r4
 800727a:	4645      	mov	r5, r8
 800727c:	10ac      	asrs	r4, r5, #2
 800727e:	9d06      	ldr	r5, [sp, #24]
 8007280:	f304 040f 	ssat	r4, #16, r4
 8007284:	f825 4016 	strh.w	r4, [r5, r6, lsl #1]
 8007288:	8cd4      	ldrh	r4, [r2, #38]	@ 0x26
 800728a:	fa1f f58e 	uxth.w	r5, lr
 800728e:	42ac      	cmp	r4, r5
 8007290:	d917      	bls.n	80072c2 <D48_GENERIC+0x1ae>
 8007292:	8d54      	ldrh	r4, [r2, #42]	@ 0x2a
 8007294:	b2e6      	uxtb	r6, r4
 8007296:	eb06 0846 	add.w	r8, r6, r6, lsl #1
 800729a:	4277      	negs	r7, r6
 800729c:	eb00 0b08 	add.w	fp, r0, r8
 80072a0:	eb0b 0907 	add.w	r9, fp, r7
 80072a4:	2c01      	cmp	r4, #1
 80072a6:	eb09 0e08 	add.w	lr, r9, r8
 80072aa:	f47f af53 	bne.w	8007154 <D48_GENERIC+0x40>
 80072ae:	9e08      	ldr	r6, [sp, #32]
 80072b0:	e9d0 7400 	ldrd	r7, r4, [r0]
 80072b4:	3006      	adds	r0, #6
 80072b6:	2e00      	cmp	r6, #0
 80072b8:	f43f af63 	beq.w	8007182 <D48_GENERIC+0x6e>
 80072bc:	ba7f      	rev16	r7, r7
 80072be:	ba64      	rev16	r4, r4
 80072c0:	e75f      	b.n	8007182 <D48_GENERIC+0x6e>
 80072c2:	6093      	str	r3, [r2, #8]
 80072c4:	9b01      	ldr	r3, [sp, #4]
 80072c6:	60d3      	str	r3, [r2, #12]
 80072c8:	9b04      	ldr	r3, [sp, #16]
 80072ca:	6153      	str	r3, [r2, #20]
 80072cc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80072ce:	f8c2 c01c 	str.w	ip, [r2, #28]
 80072d2:	2000      	movs	r0, #0
 80072d4:	f8c2 a010 	str.w	sl, [r2, #16]
 80072d8:	6193      	str	r3, [r2, #24]
 80072da:	b00b      	add	sp, #44	@ 0x2c
 80072dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80072e0:	20000010 	.word	0x20000010
 80072e4:	000f000a 	.word	0x000f000a
 80072e8:	00060003 	.word	0x00060003
 80072ec:	00150019 	.word	0x00150019
 80072f0:	00190015 	.word	0x00190015
 80072f4:	00030006 	.word	0x00030006
 80072f8:	000a000f 	.word	0x000a000f

080072fc <D64_GENERIC>:
 80072fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007300:	b089      	sub	sp, #36	@ 0x24
 8007302:	6895      	ldr	r5, [r2, #8]
 8007304:	6913      	ldr	r3, [r2, #16]
 8007306:	9501      	str	r5, [sp, #4]
 8007308:	68d5      	ldr	r5, [r2, #12]
 800730a:	9302      	str	r3, [sp, #8]
 800730c:	9500      	str	r5, [sp, #0]
 800730e:	6953      	ldr	r3, [r2, #20]
 8007310:	6b15      	ldr	r5, [r2, #48]	@ 0x30
 8007312:	8cd4      	ldrh	r4, [r2, #38]	@ 0x26
 8007314:	9303      	str	r3, [sp, #12]
 8007316:	6993      	ldr	r3, [r2, #24]
 8007318:	9307      	str	r3, [sp, #28]
 800731a:	e9cd 5104 	strd	r5, r1, [sp, #16]
 800731e:	69d3      	ldr	r3, [r2, #28]
 8007320:	2c00      	cmp	r4, #0
 8007322:	f000 80d7 	beq.w	80074d4 <D64_GENERIC+0x1d8>
 8007326:	6a11      	ldr	r1, [r2, #32]
 8007328:	9106      	str	r1, [sp, #24]
 800732a:	f04f 0e00 	mov.w	lr, #0
 800732e:	f8df c1e4 	ldr.w	ip, [pc, #484]	@ 8007514 <D64_GENERIC+0x218>
 8007332:	4681      	mov	r9, r0
 8007334:	e0bf      	b.n	80074b6 <D64_GENERIC+0x1ba>
 8007336:	eb05 0845 	add.w	r8, r5, r5, lsl #1
 800733a:	426c      	negs	r4, r5
 800733c:	eb09 0708 	add.w	r7, r9, r8
 8007340:	eb07 0a44 	add.w	sl, r7, r4, lsl #1
 8007344:	eb0a 0648 	add.w	r6, sl, r8, lsl #1
 8007348:	5d38      	ldrb	r0, [r7, r4]
 800734a:	5d31      	ldrb	r1, [r6, r4]
 800734c:	f81a b018 	ldrb.w	fp, [sl, r8, lsl #1]
 8007350:	f819 a008 	ldrb.w	sl, [r9, r8]
 8007354:	f817 8014 	ldrb.w	r8, [r7, r4, lsl #1]
 8007358:	f899 7000 	ldrb.w	r7, [r9]
 800735c:	f816 9014 	ldrb.w	r9, [r6, r4, lsl #1]
 8007360:	4426      	add	r6, r4
 8007362:	0409      	lsls	r1, r1, #16
 8007364:	0400      	lsls	r0, r0, #16
 8007366:	eb01 610b 	add.w	r1, r1, fp, lsl #24
 800736a:	eb00 600a 	add.w	r0, r0, sl, lsl #24
 800736e:	f816 b014 	ldrb.w	fp, [r6, r4, lsl #1]
 8007372:	eb01 2109 	add.w	r1, r1, r9, lsl #8
 8007376:	eb06 0444 	add.w	r4, r6, r4, lsl #1
 800737a:	eb00 2008 	add.w	r0, r0, r8, lsl #8
 800737e:	4459      	add	r1, fp
 8007380:	eb04 0985 	add.w	r9, r4, r5, lsl #2
 8007384:	4438      	add	r0, r7
 8007386:	b2c5      	uxtb	r5, r0
 8007388:	f3c0 2407 	ubfx	r4, r0, #8, #8
 800738c:	f85c 6025 	ldr.w	r6, [ip, r5, lsl #2]
 8007390:	f85c 5024 	ldr.w	r5, [ip, r4, lsl #2]
 8007394:	f3c0 4407 	ubfx	r4, r0, #16, #8
 8007398:	0e00      	lsrs	r0, r0, #24
 800739a:	eb03 0806 	add.w	r8, r3, r6
 800739e:	f85c 7024 	ldr.w	r7, [ip, r4, lsl #2]
 80073a2:	f85c 4020 	ldr.w	r4, [ip, r0, lsl #2]
 80073a6:	f3c1 2307 	ubfx	r3, r1, #8, #8
 80073aa:	b2c8      	uxtb	r0, r1
 80073ac:	eb05 2598 	add.w	r5, r5, r8, lsr #10
 80073b0:	eb07 2795 	add.w	r7, r7, r5, lsr #10
 80073b4:	f85c 6020 	ldr.w	r6, [ip, r0, lsl #2]
 80073b8:	f85c 0023 	ldr.w	r0, [ip, r3, lsl #2]
 80073bc:	f3c1 4307 	ubfx	r3, r1, #16, #8
 80073c0:	eb04 2497 	add.w	r4, r4, r7, lsr #10
 80073c4:	0e09      	lsrs	r1, r1, #24
 80073c6:	eb06 2694 	add.w	r6, r6, r4, lsr #10
 80073ca:	f85c 3023 	ldr.w	r3, [ip, r3, lsl #2]
 80073ce:	f85c 1021 	ldr.w	r1, [ip, r1, lsl #2]
 80073d2:	eb00 2096 	add.w	r0, r0, r6, lsr #10
 80073d6:	eb03 2a90 	add.w	sl, r3, r0, lsr #10
 80073da:	eb01 219a 	add.w	r1, r1, sl, lsr #10
 80073de:	f3ca 0309 	ubfx	r3, sl, #0, #10
 80073e2:	f3c5 0509 	ubfx	r5, r5, #0, #10
 80073e6:	f3c4 0409 	ubfx	r4, r4, #0, #10
 80073ea:	f3c6 0609 	ubfx	r6, r6, #0, #10
 80073ee:	f3c1 0a09 	ubfx	sl, r1, #0, #10
 80073f2:	f3c8 0809 	ubfx	r8, r8, #0, #10
 80073f6:	f3c7 0709 	ubfx	r7, r7, #0, #10
 80073fa:	f3c0 0009 	ubfx	r0, r0, #0, #10
 80073fe:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
 8007402:	ea4a 4a03 	orr.w	sl, sl, r3, lsl #16
 8007406:	ea45 4808 	orr.w	r8, r5, r8, lsl #16
 800740a:	0a8b      	lsrs	r3, r1, #10
 800740c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8007410:	4938      	ldr	r1, [pc, #224]	@ (80074f4 <D64_GENERIC+0x1f8>)
 8007412:	9c00      	ldr	r4, [sp, #0]
 8007414:	fb28 4101 	smlad	r1, r8, r1, r4
 8007418:	4c37      	ldr	r4, [pc, #220]	@ (80074f8 <D64_GENERIC+0x1fc>)
 800741a:	fb27 1104 	smlad	r1, r7, r4, r1
 800741e:	4c37      	ldr	r4, [pc, #220]	@ (80074fc <D64_GENERIC+0x200>)
 8007420:	fb20 1104 	smlad	r1, r0, r4, r1
 8007424:	f44f 3680 	mov.w	r6, #65536	@ 0x10000
 8007428:	fb2a 1106 	smlad	r1, sl, r6, r1
 800742c:	4d34      	ldr	r5, [pc, #208]	@ (8007500 <D64_GENERIC+0x204>)
 800742e:	9c01      	ldr	r4, [sp, #4]
 8007430:	fb28 4405 	smlad	r4, r8, r5, r4
 8007434:	fb2a 4415 	smladx	r4, sl, r5, r4
 8007438:	4d32      	ldr	r5, [pc, #200]	@ (8007504 <D64_GENERIC+0x208>)
 800743a:	fb27 4405 	smlad	r4, r7, r5, r4
 800743e:	fb20 4415 	smladx	r4, r0, r5, r4
 8007442:	2501      	movs	r5, #1
 8007444:	9400      	str	r4, [sp, #0]
 8007446:	fb28 f805 	smuad	r8, r8, r5
 800744a:	4c2f      	ldr	r4, [pc, #188]	@ (8007508 <D64_GENERIC+0x20c>)
 800744c:	fb27 8704 	smlad	r7, r7, r4, r8
 8007450:	4c2e      	ldr	r4, [pc, #184]	@ (800750c <D64_GENERIC+0x210>)
 8007452:	fb20 7004 	smlad	r0, r0, r4, r7
 8007456:	4c2e      	ldr	r4, [pc, #184]	@ (8007510 <D64_GENERIC+0x214>)
 8007458:	fb2a 0004 	smlad	r0, sl, r4, r0
 800745c:	f5a1 3600 	sub.w	r6, r1, #131072	@ 0x20000
 8007460:	9906      	ldr	r1, [sp, #24]
 8007462:	9001      	str	r0, [sp, #4]
 8007464:	b181      	cbz	r1, 8007488 <D64_GENERIC+0x18c>
 8007466:	9802      	ldr	r0, [sp, #8]
 8007468:	9c03      	ldr	r4, [sp, #12]
 800746a:	4430      	add	r0, r6
 800746c:	1b00      	subs	r0, r0, r4
 800746e:	fba0 7801 	umull	r7, r8, r0, r1
 8007472:	17c5      	asrs	r5, r0, #31
 8007474:	fb01 8805 	mla	r8, r1, r5, r8
 8007478:	f117 4000 	adds.w	r0, r7, #2147483648	@ 0x80000000
 800747c:	f148 0100 	adc.w	r1, r8, #0
 8007480:	0049      	lsls	r1, r1, #1
 8007482:	e9cd 1602 	strd	r1, r6, [sp, #8]
 8007486:	460e      	mov	r6, r1
 8007488:	8d14      	ldrh	r4, [r2, #40]	@ 0x28
 800748a:	9904      	ldr	r1, [sp, #16]
 800748c:	9805      	ldr	r0, [sp, #20]
 800748e:	02b6      	lsls	r6, r6, #10
 8007490:	f04f 4700 	mov.w	r7, #2147483648	@ 0x80000000
 8007494:	f04f 0800 	mov.w	r8, #0
 8007498:	fb0e f404 	mul.w	r4, lr, r4
 800749c:	fbc1 7806 	smlal	r7, r8, r1, r6
 80074a0:	4641      	mov	r1, r8
 80074a2:	1089      	asrs	r1, r1, #2
 80074a4:	f301 010f 	ssat	r1, #16, r1
 80074a8:	f820 1014 	strh.w	r1, [r0, r4, lsl #1]
 80074ac:	8cd1      	ldrh	r1, [r2, #38]	@ 0x26
 80074ae:	f10e 0e01 	add.w	lr, lr, #1
 80074b2:	4571      	cmp	r1, lr
 80074b4:	dd0e      	ble.n	80074d4 <D64_GENERIC+0x1d8>
 80074b6:	8d55      	ldrh	r5, [r2, #42]	@ 0x2a
 80074b8:	2d01      	cmp	r5, #1
 80074ba:	f47f af3c 	bne.w	8007336 <D64_GENERIC+0x3a>
 80074be:	6b55      	ldr	r5, [r2, #52]	@ 0x34
 80074c0:	06ac      	lsls	r4, r5, #26
 80074c2:	e9d9 0100 	ldrd	r0, r1, [r9]
 80074c6:	f109 0908 	add.w	r9, r9, #8
 80074ca:	f57f af5c 	bpl.w	8007386 <D64_GENERIC+0x8a>
 80074ce:	ba40      	rev16	r0, r0
 80074d0:	ba49      	rev16	r1, r1
 80074d2:	e758      	b.n	8007386 <D64_GENERIC+0x8a>
 80074d4:	61d3      	str	r3, [r2, #28]
 80074d6:	9b02      	ldr	r3, [sp, #8]
 80074d8:	9901      	ldr	r1, [sp, #4]
 80074da:	6113      	str	r3, [r2, #16]
 80074dc:	9b03      	ldr	r3, [sp, #12]
 80074de:	6091      	str	r1, [r2, #8]
 80074e0:	6153      	str	r3, [r2, #20]
 80074e2:	9900      	ldr	r1, [sp, #0]
 80074e4:	9b07      	ldr	r3, [sp, #28]
 80074e6:	60d1      	str	r1, [r2, #12]
 80074e8:	2000      	movs	r0, #0
 80074ea:	6193      	str	r3, [r2, #24]
 80074ec:	b009      	add	sp, #36	@ 0x24
 80074ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80074f2:	bf00      	nop
 80074f4:	001c0015 	.word	0x001c0015
 80074f8:	000f000a 	.word	0x000f000a
 80074fc:	00060003 	.word	0x00060003
 8007500:	0024002a 	.word	0x0024002a
 8007504:	002e0030 	.word	0x002e0030
 8007508:	00030006 	.word	0x00030006
 800750c:	000a000f 	.word	0x000a000f
 8007510:	0015001c 	.word	0x0015001c
 8007514:	20000010 	.word	0x20000010

08007518 <D80_GENERIC>:
 8007518:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800751c:	b08b      	sub	sp, #44	@ 0x2c
 800751e:	6914      	ldr	r4, [r2, #16]
 8007520:	9405      	str	r4, [sp, #20]
 8007522:	6954      	ldr	r4, [r2, #20]
 8007524:	9406      	str	r4, [sp, #24]
 8007526:	6994      	ldr	r4, [r2, #24]
 8007528:	9409      	str	r4, [sp, #36]	@ 0x24
 800752a:	6894      	ldr	r4, [r2, #8]
 800752c:	9402      	str	r4, [sp, #8]
 800752e:	68d4      	ldr	r4, [r2, #12]
 8007530:	9401      	str	r4, [sp, #4]
 8007532:	8cd3      	ldrh	r3, [r2, #38]	@ 0x26
 8007534:	6b14      	ldr	r4, [r2, #48]	@ 0x30
 8007536:	f8d2 b01c 	ldr.w	fp, [r2, #28]
 800753a:	e9cd 4107 	strd	r4, r1, [sp, #28]
 800753e:	2b00      	cmp	r3, #0
 8007540:	f000 810a 	beq.w	8007758 <D80_GENERIC+0x240>
 8007544:	2300      	movs	r3, #0
 8007546:	f8df 9260 	ldr.w	r9, [pc, #608]	@ 80077a8 <D80_GENERIC+0x290>
 800754a:	e9cd b303 	strd	fp, r3, [sp, #12]
 800754e:	e0ee      	b.n	800772e <D80_GENERIC+0x216>
 8007550:	fa5f fe8e 	uxtb.w	lr, lr
 8007554:	fa0f f48e 	sxth.w	r4, lr
 8007558:	0066      	lsls	r6, r4, #1
 800755a:	eb06 0804 	add.w	r8, r6, r4
 800755e:	f1ce 0500 	rsb	r5, lr, #0
 8007562:	eb00 0108 	add.w	r1, r0, r8
 8007566:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 800756a:	194b      	adds	r3, r1, r5
 800756c:	5d49      	ldrb	r1, [r1, r5]
 800756e:	f810 a008 	ldrb.w	sl, [r0, r8]
 8007572:	f813 b004 	ldrb.w	fp, [r3, r4]
 8007576:	f810 e00e 	ldrb.w	lr, [r0, lr]
 800757a:	f890 8000 	ldrb.w	r8, [r0]
 800757e:	eb03 0c04 	add.w	ip, r3, r4
 8007582:	eb0c 0705 	add.w	r7, ip, r5
 8007586:	0409      	lsls	r1, r1, #16
 8007588:	f81c 3005 	ldrb.w	r3, [ip, r5]
 800758c:	f81c c015 	ldrb.w	ip, [ip, r5, lsl #1]
 8007590:	eb01 610a 	add.w	r1, r1, sl, lsl #24
 8007594:	eb07 0a45 	add.w	sl, r7, r5, lsl #1
 8007598:	eb0a 0004 	add.w	r0, sl, r4
 800759c:	041b      	lsls	r3, r3, #16
 800759e:	f81a a004 	ldrb.w	sl, [sl, r4]
 80075a2:	f817 7015 	ldrb.w	r7, [r7, r5, lsl #1]
 80075a6:	5d44      	ldrb	r4, [r0, r5]
 80075a8:	eb03 630b 	add.w	r3, r3, fp, lsl #24
 80075ac:	eb01 210e 	add.w	r1, r1, lr, lsl #8
 80075b0:	4428      	add	r0, r5
 80075b2:	eb03 230c 	add.w	r3, r3, ip, lsl #8
 80075b6:	4441      	add	r1, r8
 80075b8:	4430      	add	r0, r6
 80075ba:	eb04 240a 	add.w	r4, r4, sl, lsl #8
 80075be:	441f      	add	r7, r3
 80075c0:	b2cd      	uxtb	r5, r1
 80075c2:	f3c1 2307 	ubfx	r3, r1, #8, #8
 80075c6:	f859 6025 	ldr.w	r6, [r9, r5, lsl #2]
 80075ca:	f859 c023 	ldr.w	ip, [r9, r3, lsl #2]
 80075ce:	9b03      	ldr	r3, [sp, #12]
 80075d0:	f3c1 4507 	ubfx	r5, r1, #16, #8
 80075d4:	0e09      	lsrs	r1, r1, #24
 80075d6:	4433      	add	r3, r6
 80075d8:	f859 8025 	ldr.w	r8, [r9, r5, lsl #2]
 80075dc:	f859 6021 	ldr.w	r6, [r9, r1, lsl #2]
 80075e0:	b2fd      	uxtb	r5, r7
 80075e2:	eb0c 2193 	add.w	r1, ip, r3, lsr #10
 80075e6:	469b      	mov	fp, r3
 80075e8:	f3c7 2307 	ubfx	r3, r7, #8, #8
 80075ec:	eb08 2891 	add.w	r8, r8, r1, lsr #10
 80075f0:	f859 e025 	ldr.w	lr, [r9, r5, lsl #2]
 80075f4:	f859 5023 	ldr.w	r5, [r9, r3, lsl #2]
 80075f8:	f3c7 4c07 	ubfx	ip, r7, #16, #8
 80075fc:	eb06 2698 	add.w	r6, r6, r8, lsr #10
 8007600:	0e3b      	lsrs	r3, r7, #24
 8007602:	eb0e 2e96 	add.w	lr, lr, r6, lsr #10
 8007606:	f859 702c 	ldr.w	r7, [r9, ip, lsl #2]
 800760a:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800760e:	fa5f fc84 	uxtb.w	ip, r4
 8007612:	eb05 259e 	add.w	r5, r5, lr, lsr #10
 8007616:	f3c4 2407 	ubfx	r4, r4, #8, #8
 800761a:	eb07 2795 	add.w	r7, r7, r5, lsr #10
 800761e:	f859 c02c 	ldr.w	ip, [r9, ip, lsl #2]
 8007622:	f859 4024 	ldr.w	r4, [r9, r4, lsl #2]
 8007626:	eb03 2397 	add.w	r3, r3, r7, lsr #10
 800762a:	eb0c 2c93 	add.w	ip, ip, r3, lsr #10
 800762e:	eb04 249c 	add.w	r4, r4, ip, lsr #10
 8007632:	f3c1 0109 	ubfx	r1, r1, #0, #10
 8007636:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800763a:	f3cb 0b09 	ubfx	fp, fp, #0, #10
 800763e:	f3c7 0709 	ubfx	r7, r7, #0, #10
 8007642:	f3c6 0609 	ubfx	r6, r6, #0, #10
 8007646:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800764a:	ea41 4b0b 	orr.w	fp, r1, fp, lsl #16
 800764e:	ea43 4707 	orr.w	r7, r3, r7, lsl #16
 8007652:	f3c4 0109 	ubfx	r1, r4, #0, #10
 8007656:	0aa3      	lsrs	r3, r4, #10
 8007658:	f3c8 0809 	ubfx	r8, r8, #0, #10
 800765c:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 8007660:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 8007664:	ea41 4c0c 	orr.w	ip, r1, ip, lsl #16
 8007668:	9303      	str	r3, [sp, #12]
 800766a:	ea46 4808 	orr.w	r8, r6, r8, lsl #16
 800766e:	ea45 4e0e 	orr.w	lr, r5, lr, lsl #16
 8007672:	4b41      	ldr	r3, [pc, #260]	@ (8007778 <D80_GENERIC+0x260>)
 8007674:	9901      	ldr	r1, [sp, #4]
 8007676:	fb2b 1303 	smlad	r3, fp, r3, r1
 800767a:	4940      	ldr	r1, [pc, #256]	@ (800777c <D80_GENERIC+0x264>)
 800767c:	fb28 3301 	smlad	r3, r8, r1, r3
 8007680:	493f      	ldr	r1, [pc, #252]	@ (8007780 <D80_GENERIC+0x268>)
 8007682:	fb2e 3301 	smlad	r3, lr, r1, r3
 8007686:	493f      	ldr	r1, [pc, #252]	@ (8007784 <D80_GENERIC+0x26c>)
 8007688:	fb27 3301 	smlad	r3, r7, r1, r3
 800768c:	f44f 3480 	mov.w	r4, #65536	@ 0x10000
 8007690:	fb2c 3404 	smlad	r4, ip, r4, r3
 8007694:	4b3c      	ldr	r3, [pc, #240]	@ (8007788 <D80_GENERIC+0x270>)
 8007696:	9902      	ldr	r1, [sp, #8]
 8007698:	fb2b 1303 	smlad	r3, fp, r3, r1
 800769c:	493b      	ldr	r1, [pc, #236]	@ (800778c <D80_GENERIC+0x274>)
 800769e:	fb28 3301 	smlad	r3, r8, r1, r3
 80076a2:	f04f 114b 	mov.w	r1, #4915275	@ 0x4b004b
 80076a6:	fb2e 3101 	smlad	r1, lr, r1, r3
 80076aa:	4b39      	ldr	r3, [pc, #228]	@ (8007790 <D80_GENERIC+0x278>)
 80076ac:	fb27 1103 	smlad	r1, r7, r3, r1
 80076b0:	4b38      	ldr	r3, [pc, #224]	@ (8007794 <D80_GENERIC+0x27c>)
 80076b2:	fb2c 1303 	smlad	r3, ip, r3, r1
 80076b6:	2101      	movs	r1, #1
 80076b8:	9301      	str	r3, [sp, #4]
 80076ba:	fb2b fb01 	smuad	fp, fp, r1
 80076be:	4b36      	ldr	r3, [pc, #216]	@ (8007798 <D80_GENERIC+0x280>)
 80076c0:	fb28 b803 	smlad	r8, r8, r3, fp
 80076c4:	4d35      	ldr	r5, [pc, #212]	@ (800779c <D80_GENERIC+0x284>)
 80076c6:	fb2e 8e05 	smlad	lr, lr, r5, r8
 80076ca:	4d35      	ldr	r5, [pc, #212]	@ (80077a0 <D80_GENERIC+0x288>)
 80076cc:	fb27 e705 	smlad	r7, r7, r5, lr
 80076d0:	4b34      	ldr	r3, [pc, #208]	@ (80077a4 <D80_GENERIC+0x28c>)
 80076d2:	fb2c 7303 	smlad	r3, ip, r3, r7
 80076d6:	6a11      	ldr	r1, [r2, #32]
 80076d8:	9302      	str	r3, [sp, #8]
 80076da:	f5a4 337a 	sub.w	r3, r4, #256000	@ 0x3e800
 80076de:	b181      	cbz	r1, 8007702 <D80_GENERIC+0x1ea>
 80076e0:	9c05      	ldr	r4, [sp, #20]
 80076e2:	9d06      	ldr	r5, [sp, #24]
 80076e4:	441c      	add	r4, r3
 80076e6:	1b64      	subs	r4, r4, r5
 80076e8:	fba4 ab01 	umull	sl, fp, r4, r1
 80076ec:	17e7      	asrs	r7, r4, #31
 80076ee:	fb01 bb07 	mla	fp, r1, r7, fp
 80076f2:	f11a 4400 	adds.w	r4, sl, #2147483648	@ 0x80000000
 80076f6:	f14b 0500 	adc.w	r5, fp, #0
 80076fa:	0069      	lsls	r1, r5, #1
 80076fc:	e9cd 1305 	strd	r1, r3, [sp, #20]
 8007700:	460b      	mov	r3, r1
 8007702:	9e04      	ldr	r6, [sp, #16]
 8007704:	8d11      	ldrh	r1, [r2, #40]	@ 0x28
 8007706:	9f07      	ldr	r7, [sp, #28]
 8007708:	025b      	lsls	r3, r3, #9
 800770a:	f04f 4400 	mov.w	r4, #2147483648	@ 0x80000000
 800770e:	2500      	movs	r5, #0
 8007710:	fb06 f101 	mul.w	r1, r6, r1
 8007714:	fbc7 4503 	smlal	r4, r5, r7, r3
 8007718:	9c08      	ldr	r4, [sp, #32]
 800771a:	10ab      	asrs	r3, r5, #2
 800771c:	f303 030f 	ssat	r3, #16, r3
 8007720:	f824 3011 	strh.w	r3, [r4, r1, lsl #1]
 8007724:	8cd3      	ldrh	r3, [r2, #38]	@ 0x26
 8007726:	1c71      	adds	r1, r6, #1
 8007728:	428b      	cmp	r3, r1
 800772a:	9104      	str	r1, [sp, #16]
 800772c:	dd12      	ble.n	8007754 <D80_GENERIC+0x23c>
 800772e:	f8b2 e02a 	ldrh.w	lr, [r2, #42]	@ 0x2a
 8007732:	f1be 0f01 	cmp.w	lr, #1
 8007736:	f47f af0b 	bne.w	8007550 <D80_GENERIC+0x38>
 800773a:	6801      	ldr	r1, [r0, #0]
 800773c:	6847      	ldr	r7, [r0, #4]
 800773e:	6b53      	ldr	r3, [r2, #52]	@ 0x34
 8007740:	6884      	ldr	r4, [r0, #8]
 8007742:	069b      	lsls	r3, r3, #26
 8007744:	f100 000a 	add.w	r0, r0, #10
 8007748:	f57f af3a 	bpl.w	80075c0 <D80_GENERIC+0xa8>
 800774c:	ba49      	rev16	r1, r1
 800774e:	ba7f      	rev16	r7, r7
 8007750:	ba64      	rev16	r4, r4
 8007752:	e735      	b.n	80075c0 <D80_GENERIC+0xa8>
 8007754:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8007758:	9b02      	ldr	r3, [sp, #8]
 800775a:	6093      	str	r3, [r2, #8]
 800775c:	9b01      	ldr	r3, [sp, #4]
 800775e:	60d3      	str	r3, [r2, #12]
 8007760:	9b05      	ldr	r3, [sp, #20]
 8007762:	6113      	str	r3, [r2, #16]
 8007764:	9b06      	ldr	r3, [sp, #24]
 8007766:	6153      	str	r3, [r2, #20]
 8007768:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800776a:	f8c2 b01c 	str.w	fp, [r2, #28]
 800776e:	2000      	movs	r0, #0
 8007770:	6193      	str	r3, [r2, #24]
 8007772:	b00b      	add	sp, #44	@ 0x2c
 8007774:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007778:	002d0024 	.word	0x002d0024
 800777c:	001c0015 	.word	0x001c0015
 8007780:	000f000a 	.word	0x000f000a
 8007784:	00060003 	.word	0x00060003
 8007788:	0037003f 	.word	0x0037003f
 800778c:	00450049 	.word	0x00450049
 8007790:	00490045 	.word	0x00490045
 8007794:	003f0037 	.word	0x003f0037
 8007798:	00030006 	.word	0x00030006
 800779c:	000a000f 	.word	0x000a000f
 80077a0:	0015001c 	.word	0x0015001c
 80077a4:	0024002d 	.word	0x0024002d
 80077a8:	20000010 	.word	0x20000010

080077ac <D128_GENERIC>:
 80077ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80077b0:	b091      	sub	sp, #68	@ 0x44
 80077b2:	8cd3      	ldrh	r3, [r2, #38]	@ 0x26
 80077b4:	9004      	str	r0, [sp, #16]
 80077b6:	6910      	ldr	r0, [r2, #16]
 80077b8:	900a      	str	r0, [sp, #40]	@ 0x28
 80077ba:	6950      	ldr	r0, [r2, #20]
 80077bc:	900b      	str	r0, [sp, #44]	@ 0x2c
 80077be:	6990      	ldr	r0, [r2, #24]
 80077c0:	900f      	str	r0, [sp, #60]	@ 0x3c
 80077c2:	69d0      	ldr	r0, [r2, #28]
 80077c4:	9002      	str	r0, [sp, #8]
 80077c6:	6890      	ldr	r0, [r2, #8]
 80077c8:	9003      	str	r0, [sp, #12]
 80077ca:	68d0      	ldr	r0, [r2, #12]
 80077cc:	9001      	str	r0, [sp, #4]
 80077ce:	6b10      	ldr	r0, [r2, #48]	@ 0x30
 80077d0:	9200      	str	r2, [sp, #0]
 80077d2:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	f000 8196 	beq.w	8007b08 <D128_GENERIC+0x35c>
 80077dc:	2300      	movs	r3, #0
 80077de:	6a12      	ldr	r2, [r2, #32]
 80077e0:	920e      	str	r2, [sp, #56]	@ 0x38
 80077e2:	f8df 93a0 	ldr.w	r9, [pc, #928]	@ 8007b84 <D128_GENERIC+0x3d8>
 80077e6:	9305      	str	r3, [sp, #20]
 80077e8:	e177      	b.n	8007ada <D128_GENERIC+0x32e>
 80077ea:	b2d2      	uxtb	r2, r2
 80077ec:	9d04      	ldr	r5, [sp, #16]
 80077ee:	b214      	sxth	r4, r2
 80077f0:	eb04 0a44 	add.w	sl, r4, r4, lsl #1
 80077f4:	4250      	negs	r0, r2
 80077f6:	eb05 010a 	add.w	r1, r5, sl
 80077fa:	00a6      	lsls	r6, r4, #2
 80077fc:	eb01 0800 	add.w	r8, r1, r0
 8007800:	eb06 0e04 	add.w	lr, r6, r4
 8007804:	eb08 070e 	add.w	r7, r8, lr
 8007808:	183b      	adds	r3, r7, r0
 800780a:	ebc4 04c4 	rsb	r4, r4, r4, lsl #3
 800780e:	eb03 0c40 	add.w	ip, r3, r0, lsl #1
 8007812:	9608      	str	r6, [sp, #32]
 8007814:	eb0c 0604 	add.w	r6, ip, r4
 8007818:	9304      	str	r3, [sp, #16]
 800781a:	1833      	adds	r3, r6, r0
 800781c:	f815 b00a 	ldrb.w	fp, [r5, sl]
 8007820:	9306      	str	r3, [sp, #24]
 8007822:	f818 a00e 	ldrb.w	sl, [r8, lr]
 8007826:	9b04      	ldr	r3, [sp, #16]
 8007828:	f815 e002 	ldrb.w	lr, [r5, r2]
 800782c:	782d      	ldrb	r5, [r5, #0]
 800782e:	5c3a      	ldrb	r2, [r7, r0]
 8007830:	9507      	str	r5, [sp, #28]
 8007832:	9d06      	ldr	r5, [sp, #24]
 8007834:	f813 3010 	ldrb.w	r3, [r3, r0, lsl #1]
 8007838:	f81c 8004 	ldrb.w	r8, [ip, r4]
 800783c:	9304      	str	r3, [sp, #16]
 800783e:	f817 c010 	ldrb.w	ip, [r7, r0, lsl #1]
 8007842:	5c33      	ldrb	r3, [r6, r0]
 8007844:	f816 7010 	ldrb.w	r7, [r6, r0, lsl #1]
 8007848:	5c09      	ldrb	r1, [r1, r0]
 800784a:	eb05 0640 	add.w	r6, r5, r0, lsl #1
 800784e:	0412      	lsls	r2, r2, #16
 8007850:	eb02 620a 	add.w	r2, r2, sl, lsl #24
 8007854:	eb06 0a04 	add.w	sl, r6, r4
 8007858:	5d36      	ldrb	r6, [r6, r4]
 800785a:	f815 4010 	ldrb.w	r4, [r5, r0, lsl #1]
 800785e:	f81a 5000 	ldrb.w	r5, [sl, r0]
 8007862:	042d      	lsls	r5, r5, #16
 8007864:	eb05 6606 	add.w	r6, r5, r6, lsl #24
 8007868:	0409      	lsls	r1, r1, #16
 800786a:	f81a 5010 	ldrb.w	r5, [sl, r0, lsl #1]
 800786e:	eb01 610b 	add.w	r1, r1, fp, lsl #24
 8007872:	041b      	lsls	r3, r3, #16
 8007874:	eb01 210e 	add.w	r1, r1, lr, lsl #8
 8007878:	eb06 2605 	add.w	r6, r6, r5, lsl #8
 800787c:	eb0a 0e00 	add.w	lr, sl, r0
 8007880:	9d07      	ldr	r5, [sp, #28]
 8007882:	f81e b010 	ldrb.w	fp, [lr, r0, lsl #1]
 8007886:	eb03 6308 	add.w	r3, r3, r8, lsl #24
 800788a:	eb03 2307 	add.w	r3, r3, r7, lsl #8
 800788e:	9f08      	ldr	r7, [sp, #32]
 8007890:	eb0e 0040 	add.w	r0, lr, r0, lsl #1
 8007894:	4429      	add	r1, r5
 8007896:	9d04      	ldr	r5, [sp, #16]
 8007898:	4438      	add	r0, r7
 800789a:	eb02 220c 	add.w	r2, r2, ip, lsl #8
 800789e:	9004      	str	r0, [sp, #16]
 80078a0:	442a      	add	r2, r5
 80078a2:	eb06 0a0b 	add.w	sl, r6, fp
 80078a6:	1918      	adds	r0, r3, r4
 80078a8:	b2cb      	uxtb	r3, r1
 80078aa:	f3c1 2407 	ubfx	r4, r1, #8, #8
 80078ae:	9e02      	ldr	r6, [sp, #8]
 80078b0:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 80078b4:	f859 5024 	ldr.w	r5, [r9, r4, lsl #2]
 80078b8:	f3c1 4407 	ubfx	r4, r1, #16, #8
 80078bc:	441e      	add	r6, r3
 80078be:	0e09      	lsrs	r1, r1, #24
 80078c0:	4633      	mov	r3, r6
 80078c2:	f859 6024 	ldr.w	r6, [r9, r4, lsl #2]
 80078c6:	f859 7021 	ldr.w	r7, [r9, r1, lsl #2]
 80078ca:	b2d4      	uxtb	r4, r2
 80078cc:	eb05 2593 	add.w	r5, r5, r3, lsr #10
 80078d0:	f3c2 2107 	ubfx	r1, r2, #8, #8
 80078d4:	eb06 2b95 	add.w	fp, r6, r5, lsr #10
 80078d8:	f859 6024 	ldr.w	r6, [r9, r4, lsl #2]
 80078dc:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 80078e0:	f3c2 4407 	ubfx	r4, r2, #16, #8
 80078e4:	0e12      	lsrs	r2, r2, #24
 80078e6:	eb07 279b 	add.w	r7, r7, fp, lsr #10
 80078ea:	eb06 2897 	add.w	r8, r6, r7, lsr #10
 80078ee:	f859 6024 	ldr.w	r6, [r9, r4, lsl #2]
 80078f2:	f859 4022 	ldr.w	r4, [r9, r2, lsl #2]
 80078f6:	9702      	str	r7, [sp, #8]
 80078f8:	b2c2      	uxtb	r2, r0
 80078fa:	eb01 2198 	add.w	r1, r1, r8, lsr #10
 80078fe:	eb06 2e91 	add.w	lr, r6, r1, lsr #10
 8007902:	f859 6022 	ldr.w	r6, [r9, r2, lsl #2]
 8007906:	eb04 249e 	add.w	r4, r4, lr, lsr #10
 800790a:	f3c0 2207 	ubfx	r2, r0, #8, #8
 800790e:	eb06 2c94 	add.w	ip, r6, r4, lsr #10
 8007912:	f3c0 4607 	ubfx	r6, r0, #16, #8
 8007916:	f859 2022 	ldr.w	r2, [r9, r2, lsl #2]
 800791a:	f859 7026 	ldr.w	r7, [r9, r6, lsl #2]
 800791e:	0e00      	lsrs	r0, r0, #24
 8007920:	fa5f f68a 	uxtb.w	r6, sl
 8007924:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007928:	9308      	str	r3, [sp, #32]
 800792a:	f859 0020 	ldr.w	r0, [r9, r0, lsl #2]
 800792e:	f859 6026 	ldr.w	r6, [r9, r6, lsl #2]
 8007932:	eb02 229c 	add.w	r2, r2, ip, lsr #10
 8007936:	f3ca 2307 	ubfx	r3, sl, #8, #8
 800793a:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800793e:	9509      	str	r5, [sp, #36]	@ 0x24
 8007940:	eb07 2792 	add.w	r7, r7, r2, lsr #10
 8007944:	f3ca 4507 	ubfx	r5, sl, #16, #8
 8007948:	eb00 2097 	add.w	r0, r0, r7, lsr #10
 800794c:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8007950:	f859 5025 	ldr.w	r5, [r9, r5, lsl #2]
 8007954:	ea4f 6a1a 	mov.w	sl, sl, lsr #24
 8007958:	eb06 2690 	add.w	r6, r6, r0, lsr #10
 800795c:	eb03 2396 	add.w	r3, r3, r6, lsr #10
 8007960:	f859 a02a 	ldr.w	sl, [r9, sl, lsl #2]
 8007964:	9306      	str	r3, [sp, #24]
 8007966:	eb05 2593 	add.w	r5, r5, r3, lsr #10
 800796a:	9b02      	ldr	r3, [sp, #8]
 800796c:	eb0a 2a95 	add.w	sl, sl, r5, lsr #10
 8007970:	f3c5 0509 	ubfx	r5, r5, #0, #10
 8007974:	f8cd a01c 	str.w	sl, [sp, #28]
 8007978:	f3c3 0a09 	ubfx	sl, r3, #0, #10
 800797c:	9b06      	ldr	r3, [sp, #24]
 800797e:	9506      	str	r5, [sp, #24]
 8007980:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8007982:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 8007986:	f8cd e008 	str.w	lr, [sp, #8]
 800798a:	46ae      	mov	lr, r5
 800798c:	9d08      	ldr	r5, [sp, #32]
 800798e:	f3c7 0709 	ubfx	r7, r7, #0, #10
 8007992:	ea4e 4e05 	orr.w	lr, lr, r5, lsl #16
 8007996:	f3c0 0009 	ubfx	r0, r0, #0, #10
 800799a:	9d02      	ldr	r5, [sp, #8]
 800799c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80079a0:	f3c4 0409 	ubfx	r4, r4, #0, #10
 80079a4:	9f07      	ldr	r7, [sp, #28]
 80079a6:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 80079aa:	f3c6 0609 	ubfx	r6, r6, #0, #10
 80079ae:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80079b2:	f3c2 0209 	ubfx	r2, r2, #0, #10
 80079b6:	9d06      	ldr	r5, [sp, #24]
 80079b8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80079bc:	f3cb 0b09 	ubfx	fp, fp, #0, #10
 80079c0:	f3c8 0809 	ubfx	r8, r8, #0, #10
 80079c4:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 80079c8:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80079cc:	f3c7 0c09 	ubfx	ip, r7, #0, #10
 80079d0:	0abe      	lsrs	r6, r7, #10
 80079d2:	f3c1 0109 	ubfx	r1, r1, #0, #10
 80079d6:	9602      	str	r6, [sp, #8]
 80079d8:	ea4a 4a0b 	orr.w	sl, sl, fp, lsl #16
 80079dc:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 80079e0:	ea4c 4505 	orr.w	r5, ip, r5, lsl #16
 80079e4:	4e52      	ldr	r6, [pc, #328]	@ (8007b30 <D128_GENERIC+0x384>)
 80079e6:	9f01      	ldr	r7, [sp, #4]
 80079e8:	fb2e 7606 	smlad	r6, lr, r6, r7
 80079ec:	4f51      	ldr	r7, [pc, #324]	@ (8007b34 <D128_GENERIC+0x388>)
 80079ee:	fb2a 6607 	smlad	r6, sl, r7, r6
 80079f2:	4f51      	ldr	r7, [pc, #324]	@ (8007b38 <D128_GENERIC+0x38c>)
 80079f4:	fb21 6607 	smlad	r6, r1, r7, r6
 80079f8:	4f50      	ldr	r7, [pc, #320]	@ (8007b3c <D128_GENERIC+0x390>)
 80079fa:	fb24 6607 	smlad	r6, r4, r7, r6
 80079fe:	4f50      	ldr	r7, [pc, #320]	@ (8007b40 <D128_GENERIC+0x394>)
 8007a00:	fb22 6607 	smlad	r6, r2, r7, r6
 8007a04:	4f4f      	ldr	r7, [pc, #316]	@ (8007b44 <D128_GENERIC+0x398>)
 8007a06:	fb20 6607 	smlad	r6, r0, r7, r6
 8007a0a:	4f4f      	ldr	r7, [pc, #316]	@ (8007b48 <D128_GENERIC+0x39c>)
 8007a0c:	fb23 6607 	smlad	r6, r3, r7, r6
 8007a10:	f44f 3780 	mov.w	r7, #65536	@ 0x10000
 8007a14:	fb25 6807 	smlad	r8, r5, r7, r6
 8007a18:	4f4c      	ldr	r7, [pc, #304]	@ (8007b4c <D128_GENERIC+0x3a0>)
 8007a1a:	9e03      	ldr	r6, [sp, #12]
 8007a1c:	fb2e 6c07 	smlad	ip, lr, r7, r6
 8007a20:	4e4b      	ldr	r6, [pc, #300]	@ (8007b50 <D128_GENERIC+0x3a4>)
 8007a22:	fb2a cc06 	smlad	ip, sl, r6, ip
 8007a26:	4f4b      	ldr	r7, [pc, #300]	@ (8007b54 <D128_GENERIC+0x3a8>)
 8007a28:	fb21 cc07 	smlad	ip, r1, r7, ip
 8007a2c:	4f4a      	ldr	r7, [pc, #296]	@ (8007b58 <D128_GENERIC+0x3ac>)
 8007a2e:	fb24 cc07 	smlad	ip, r4, r7, ip
 8007a32:	4f4a      	ldr	r7, [pc, #296]	@ (8007b5c <D128_GENERIC+0x3b0>)
 8007a34:	fb22 cc07 	smlad	ip, r2, r7, ip
 8007a38:	4f49      	ldr	r7, [pc, #292]	@ (8007b60 <D128_GENERIC+0x3b4>)
 8007a3a:	fb20 cc07 	smlad	ip, r0, r7, ip
 8007a3e:	4f49      	ldr	r7, [pc, #292]	@ (8007b64 <D128_GENERIC+0x3b8>)
 8007a40:	fb23 c707 	smlad	r7, r3, r7, ip
 8007a44:	f8df c140 	ldr.w	ip, [pc, #320]	@ 8007b88 <D128_GENERIC+0x3dc>
 8007a48:	fb25 760c 	smlad	r6, r5, ip, r7
 8007a4c:	f04f 0b01 	mov.w	fp, #1
 8007a50:	9601      	str	r6, [sp, #4]
 8007a52:	fb2e fb0b 	smuad	fp, lr, fp
 8007a56:	4f44      	ldr	r7, [pc, #272]	@ (8007b68 <D128_GENERIC+0x3bc>)
 8007a58:	fb2a ba07 	smlad	sl, sl, r7, fp
 8007a5c:	4f43      	ldr	r7, [pc, #268]	@ (8007b6c <D128_GENERIC+0x3c0>)
 8007a5e:	fb21 aa07 	smlad	sl, r1, r7, sl
 8007a62:	4f43      	ldr	r7, [pc, #268]	@ (8007b70 <D128_GENERIC+0x3c4>)
 8007a64:	fb24 aa07 	smlad	sl, r4, r7, sl
 8007a68:	4f42      	ldr	r7, [pc, #264]	@ (8007b74 <D128_GENERIC+0x3c8>)
 8007a6a:	fb22 a707 	smlad	r7, r2, r7, sl
 8007a6e:	4a42      	ldr	r2, [pc, #264]	@ (8007b78 <D128_GENERIC+0x3cc>)
 8007a70:	fb20 7702 	smlad	r7, r0, r2, r7
 8007a74:	4a41      	ldr	r2, [pc, #260]	@ (8007b7c <D128_GENERIC+0x3d0>)
 8007a76:	fb23 7702 	smlad	r7, r3, r2, r7
 8007a7a:	4b41      	ldr	r3, [pc, #260]	@ (8007b80 <D128_GENERIC+0x3d4>)
 8007a7c:	fb25 7303 	smlad	r3, r5, r3, r7
 8007a80:	9303      	str	r3, [sp, #12]
 8007a82:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007a84:	f5a8 1680 	sub.w	r6, r8, #1048576	@ 0x100000
 8007a88:	b183      	cbz	r3, 8007aac <D128_GENERIC+0x300>
 8007a8a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007a8c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007a8e:	4432      	add	r2, r6
 8007a90:	1a52      	subs	r2, r2, r1
 8007a92:	fba2 4503 	umull	r4, r5, r2, r3
 8007a96:	17d1      	asrs	r1, r2, #31
 8007a98:	fb03 5501 	mla	r5, r3, r1, r5
 8007a9c:	f114 4200 	adds.w	r2, r4, #2147483648	@ 0x80000000
 8007aa0:	f145 0300 	adc.w	r3, r5, #0
 8007aa4:	005b      	lsls	r3, r3, #1
 8007aa6:	e9cd 360a 	strd	r3, r6, [sp, #40]	@ 0x28
 8007aaa:	461e      	mov	r6, r3
 8007aac:	9800      	ldr	r0, [sp, #0]
 8007aae:	9c05      	ldr	r4, [sp, #20]
 8007ab0:	8d01      	ldrh	r1, [r0, #40]	@ 0x28
 8007ab2:	9d0c      	ldr	r5, [sp, #48]	@ 0x30
 8007ab4:	01f6      	lsls	r6, r6, #7
 8007ab6:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8007aba:	2300      	movs	r3, #0
 8007abc:	fbc5 2306 	smlal	r2, r3, r5, r6
 8007ac0:	fb04 f101 	mul.w	r1, r4, r1
 8007ac4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007ac6:	109b      	asrs	r3, r3, #2
 8007ac8:	f303 030f 	ssat	r3, #16, r3
 8007acc:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
 8007ad0:	8cc3      	ldrh	r3, [r0, #38]	@ 0x26
 8007ad2:	1c62      	adds	r2, r4, #1
 8007ad4:	4293      	cmp	r3, r2
 8007ad6:	9205      	str	r2, [sp, #20]
 8007ad8:	dd16      	ble.n	8007b08 <D128_GENERIC+0x35c>
 8007ada:	9b00      	ldr	r3, [sp, #0]
 8007adc:	8d5a      	ldrh	r2, [r3, #42]	@ 0x2a
 8007ade:	2a01      	cmp	r2, #1
 8007ae0:	f47f ae83 	bne.w	80077ea <D128_GENERIC+0x3e>
 8007ae4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007ae6:	9c04      	ldr	r4, [sp, #16]
 8007ae8:	069b      	lsls	r3, r3, #26
 8007aea:	e9d4 1200 	ldrd	r1, r2, [r4]
 8007aee:	68a0      	ldr	r0, [r4, #8]
 8007af0:	f8d4 a00c 	ldr.w	sl, [r4, #12]
 8007af4:	f104 0410 	add.w	r4, r4, #16
 8007af8:	d517      	bpl.n	8007b2a <D128_GENERIC+0x37e>
 8007afa:	ba49      	rev16	r1, r1
 8007afc:	ba52      	rev16	r2, r2
 8007afe:	ba40      	rev16	r0, r0
 8007b00:	fa9a fa9a 	rev16.w	sl, sl
 8007b04:	9404      	str	r4, [sp, #16]
 8007b06:	e6cf      	b.n	80078a8 <D128_GENERIC+0xfc>
 8007b08:	9b00      	ldr	r3, [sp, #0]
 8007b0a:	9903      	ldr	r1, [sp, #12]
 8007b0c:	6099      	str	r1, [r3, #8]
 8007b0e:	9901      	ldr	r1, [sp, #4]
 8007b10:	60d9      	str	r1, [r3, #12]
 8007b12:	9902      	ldr	r1, [sp, #8]
 8007b14:	61d9      	str	r1, [r3, #28]
 8007b16:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007b18:	6119      	str	r1, [r3, #16]
 8007b1a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8007b1c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007b1e:	6159      	str	r1, [r3, #20]
 8007b20:	2000      	movs	r0, #0
 8007b22:	619a      	str	r2, [r3, #24]
 8007b24:	b011      	add	sp, #68	@ 0x44
 8007b26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b2a:	9404      	str	r4, [sp, #16]
 8007b2c:	e6bc      	b.n	80078a8 <D128_GENERIC+0xfc>
 8007b2e:	bf00      	nop
 8007b30:	00780069 	.word	0x00780069
 8007b34:	005b004e 	.word	0x005b004e
 8007b38:	00420037 	.word	0x00420037
 8007b3c:	002d0024 	.word	0x002d0024
 8007b40:	001c0015 	.word	0x001c0015
 8007b44:	000f000a 	.word	0x000f000a
 8007b48:	00060003 	.word	0x00060003
 8007b4c:	00880096 	.word	0x00880096
 8007b50:	00a200ac 	.word	0x00a200ac
 8007b54:	00b400ba 	.word	0x00b400ba
 8007b58:	00be00c0 	.word	0x00be00c0
 8007b5c:	00c000be 	.word	0x00c000be
 8007b60:	00ba00b4 	.word	0x00ba00b4
 8007b64:	00ac00a2 	.word	0x00ac00a2
 8007b68:	00030006 	.word	0x00030006
 8007b6c:	000a000f 	.word	0x000a000f
 8007b70:	0015001c 	.word	0x0015001c
 8007b74:	0024002d 	.word	0x0024002d
 8007b78:	00370042 	.word	0x00370042
 8007b7c:	004e005b 	.word	0x004e005b
 8007b80:	00690078 	.word	0x00690078
 8007b84:	20000010 	.word	0x20000010
 8007b88:	00960088 	.word	0x00960088

08007b8c <D16_1CH_HTONS_VOL_HP>:
 8007b8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b90:	e9d2 5402 	ldrd	r5, r4, [r2, #8]
 8007b94:	b085      	sub	sp, #20
 8007b96:	4681      	mov	r9, r0
 8007b98:	8cd0      	ldrh	r0, [r2, #38]	@ 0x26
 8007b9a:	6993      	ldr	r3, [r2, #24]
 8007b9c:	9303      	str	r3, [sp, #12]
 8007b9e:	e9d2 6704 	ldrd	r6, r7, [r2, #16]
 8007ba2:	69d3      	ldr	r3, [r2, #28]
 8007ba4:	9402      	str	r4, [sp, #8]
 8007ba6:	f8d2 a030 	ldr.w	sl, [r2, #48]	@ 0x30
 8007baa:	f8d2 c020 	ldr.w	ip, [r2, #32]
 8007bae:	2800      	cmp	r0, #0
 8007bb0:	d057      	beq.n	8007c62 <D16_1CH_HTONS_VOL_HP+0xd6>
 8007bb2:	eb09 0b40 	add.w	fp, r9, r0, lsl #1
 8007bb6:	f8df e0b8 	ldr.w	lr, [pc, #184]	@ 8007c70 <D16_1CH_HTONS_VOL_HP+0xe4>
 8007bba:	f1a1 0802 	sub.w	r8, r1, #2
 8007bbe:	4639      	mov	r1, r7
 8007bc0:	465f      	mov	r7, fp
 8007bc2:	46d3      	mov	fp, sl
 8007bc4:	46ca      	mov	sl, r9
 8007bc6:	4699      	mov	r9, r3
 8007bc8:	4633      	mov	r3, r6
 8007bca:	4616      	mov	r6, r2
 8007bcc:	f85a 2b02 	ldr.w	r2, [sl], #2
 8007bd0:	ba52      	rev16	r2, r2
 8007bd2:	b2d4      	uxtb	r4, r2
 8007bd4:	f3c2 2007 	ubfx	r0, r2, #8, #8
 8007bd8:	f85e 2024 	ldr.w	r2, [lr, r4, lsl #2]
 8007bdc:	f85e 0020 	ldr.w	r0, [lr, r0, lsl #2]
 8007be0:	4491      	add	r9, r2
 8007be2:	eb00 2099 	add.w	r0, r0, r9, lsr #10
 8007be6:	f3c0 0209 	ubfx	r2, r0, #0, #10
 8007bea:	f3c9 0909 	ubfx	r9, r9, #0, #10
 8007bee:	ea42 4209 	orr.w	r2, r2, r9, lsl #16
 8007bf2:	ea4f 2990 	mov.w	r9, r0, lsr #10
 8007bf6:	481c      	ldr	r0, [pc, #112]	@ (8007c68 <D16_1CH_HTONS_VOL_HP+0xdc>)
 8007bf8:	fb22 5400 	smlad	r4, r2, r0, r5
 8007bfc:	481b      	ldr	r0, [pc, #108]	@ (8007c6c <D16_1CH_HTONS_VOL_HP+0xe0>)
 8007bfe:	fb22 f500 	smuad	r5, r2, r0
 8007c02:	f5a4 6400 	sub.w	r4, r4, #2048	@ 0x800
 8007c06:	18e2      	adds	r2, r4, r3
 8007c08:	1a52      	subs	r2, r2, r1
 8007c0a:	17d1      	asrs	r1, r2, #31
 8007c0c:	fba2 230c 	umull	r2, r3, r2, ip
 8007c10:	f112 4000 	adds.w	r0, r2, #2147483648	@ 0x80000000
 8007c14:	fb0c 3301 	mla	r3, ip, r1, r3
 8007c18:	f143 0100 	adc.w	r1, r3, #0
 8007c1c:	e9cd 0100 	strd	r0, r1, [sp]
 8007c20:	044a      	lsls	r2, r1, #17
 8007c22:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 8007c26:	2100      	movs	r1, #0
 8007c28:	9b01      	ldr	r3, [sp, #4]
 8007c2a:	fbcb 0102 	smlal	r0, r1, fp, r2
 8007c2e:	45ba      	cmp	sl, r7
 8007c30:	ea4f 02a1 	mov.w	r2, r1, asr #2
 8007c34:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8007c38:	f302 020f 	ssat	r2, #16, r2
 8007c3c:	4621      	mov	r1, r4
 8007c3e:	f828 2f02 	strh.w	r2, [r8, #2]!
 8007c42:	d1c3      	bne.n	8007bcc <D16_1CH_HTONS_VOL_HP+0x40>
 8007c44:	4632      	mov	r2, r6
 8007c46:	461e      	mov	r6, r3
 8007c48:	464b      	mov	r3, r9
 8007c4a:	9902      	ldr	r1, [sp, #8]
 8007c4c:	61d3      	str	r3, [r2, #28]
 8007c4e:	9b03      	ldr	r3, [sp, #12]
 8007c50:	6095      	str	r5, [r2, #8]
 8007c52:	2000      	movs	r0, #0
 8007c54:	60d1      	str	r1, [r2, #12]
 8007c56:	e9c2 6404 	strd	r6, r4, [r2, #16]
 8007c5a:	6193      	str	r3, [r2, #24]
 8007c5c:	b005      	add	sp, #20
 8007c5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c62:	463c      	mov	r4, r7
 8007c64:	e7f1      	b.n	8007c4a <D16_1CH_HTONS_VOL_HP+0xbe>
 8007c66:	bf00      	nop
 8007c68:	00030001 	.word	0x00030001
 8007c6c:	00010003 	.word	0x00010003
 8007c70:	20000010 	.word	0x20000010

08007c74 <D24_1CH_HTONS_VOL_HP>:
 8007c74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c78:	4696      	mov	lr, r2
 8007c7a:	b089      	sub	sp, #36	@ 0x24
 8007c7c:	f8de 7030 	ldr.w	r7, [lr, #48]	@ 0x30
 8007c80:	8cd2      	ldrh	r2, [r2, #38]	@ 0x26
 8007c82:	f8de 3018 	ldr.w	r3, [lr, #24]
 8007c86:	9703      	str	r7, [sp, #12]
 8007c88:	f8de 7020 	ldr.w	r7, [lr, #32]
 8007c8c:	9306      	str	r3, [sp, #24]
 8007c8e:	9205      	str	r2, [sp, #20]
 8007c90:	e9de 5404 	ldrd	r5, r4, [lr, #16]
 8007c94:	f8de 601c 	ldr.w	r6, [lr, #28]
 8007c98:	9704      	str	r7, [sp, #16]
 8007c9a:	e9de 3a02 	ldrd	r3, sl, [lr, #8]
 8007c9e:	2a00      	cmp	r2, #0
 8007ca0:	f000 8081 	beq.w	8007da6 <D24_1CH_HTONS_VOL_HP+0x132>
 8007ca4:	f1a1 0b02 	sub.w	fp, r1, #2
 8007ca8:	2700      	movs	r7, #0
 8007caa:	46d9      	mov	r9, fp
 8007cac:	f8cd e01c 	str.w	lr, [sp, #28]
 8007cb0:	46d3      	mov	fp, sl
 8007cb2:	f8df c100 	ldr.w	ip, [pc, #256]	@ 8007db4 <D24_1CH_HTONS_VOL_HP+0x140>
 8007cb6:	46a8      	mov	r8, r5
 8007cb8:	46ba      	mov	sl, r7
 8007cba:	469e      	mov	lr, r3
 8007cbc:	e052      	b.n	8007d64 <D24_1CH_HTONS_VOL_HP+0xf0>
 8007cbe:	7842      	ldrb	r2, [r0, #1]
 8007cc0:	3002      	adds	r0, #2
 8007cc2:	4413      	add	r3, r2
 8007cc4:	b2d9      	uxtb	r1, r3
 8007cc6:	f3c3 2207 	ubfx	r2, r3, #8, #8
 8007cca:	f85c 7021 	ldr.w	r7, [ip, r1, lsl #2]
 8007cce:	f85c 2022 	ldr.w	r2, [ip, r2, lsl #2]
 8007cd2:	0c1b      	lsrs	r3, r3, #16
 8007cd4:	eb07 2796 	add.w	r7, r7, r6, lsr #10
 8007cd8:	eb02 2297 	add.w	r2, r2, r7, lsr #10
 8007cdc:	f85c 6023 	ldr.w	r6, [ip, r3, lsl #2]
 8007ce0:	f3c7 0309 	ubfx	r3, r7, #0, #10
 8007ce4:	f3c2 0709 	ubfx	r7, r2, #0, #10
 8007ce8:	eb06 2692 	add.w	r6, r6, r2, lsr #10
 8007cec:	ea47 4303 	orr.w	r3, r7, r3, lsl #16
 8007cf0:	4a2e      	ldr	r2, [pc, #184]	@ (8007dac <D24_1CH_HTONS_VOL_HP+0x138>)
 8007cf2:	fb23 b102 	smlad	r1, r3, r2, fp
 8007cf6:	4a2e      	ldr	r2, [pc, #184]	@ (8007db0 <D24_1CH_HTONS_VOL_HP+0x13c>)
 8007cf8:	fb23 eb02 	smlad	fp, r3, r2, lr
 8007cfc:	f3c6 0e09 	ubfx	lr, r6, #0, #10
 8007d00:	eb0e 0e4e 	add.w	lr, lr, lr, lsl #1
 8007d04:	eb0b 0b4e 	add.w	fp, fp, lr, lsl #1
 8007d08:	2201      	movs	r2, #1
 8007d0a:	fb23 f702 	smuad	r7, r3, r2
 8007d0e:	f5a1 51d8 	sub.w	r1, r1, #6912	@ 0x1b00
 8007d12:	eb01 0208 	add.w	r2, r1, r8
 8007d16:	1b12      	subs	r2, r2, r4
 8007d18:	17d4      	asrs	r4, r2, #31
 8007d1a:	4613      	mov	r3, r2
 8007d1c:	e9cd 3400 	strd	r3, r4, [sp]
 8007d20:	9c04      	ldr	r4, [sp, #16]
 8007d22:	9d01      	ldr	r5, [sp, #4]
 8007d24:	fba2 2304 	umull	r2, r3, r2, r4
 8007d28:	fb04 3305 	mla	r3, r4, r5, r3
 8007d2c:	f112 4400 	adds.w	r4, r2, #2147483648	@ 0x80000000
 8007d30:	f143 0500 	adc.w	r5, r3, #0
 8007d34:	9b03      	ldr	r3, [sp, #12]
 8007d36:	e9cd 4500 	strd	r4, r5, [sp]
 8007d3a:	03ea      	lsls	r2, r5, #15
 8007d3c:	f04f 4400 	mov.w	r4, #2147483648	@ 0x80000000
 8007d40:	2500      	movs	r5, #0
 8007d42:	fbc3 4502 	smlal	r4, r5, r3, r2
 8007d46:	9b01      	ldr	r3, [sp, #4]
 8007d48:	ea4f 0843 	mov.w	r8, r3, lsl #1
 8007d4c:	10ab      	asrs	r3, r5, #2
 8007d4e:	f303 030f 	ssat	r3, #16, r3
 8007d52:	f829 3f02 	strh.w	r3, [r9, #2]!
 8007d56:	9b05      	ldr	r3, [sp, #20]
 8007d58:	f10a 0a01 	add.w	sl, sl, #1
 8007d5c:	459a      	cmp	sl, r3
 8007d5e:	44be      	add	lr, r7
 8007d60:	460c      	mov	r4, r1
 8007d62:	d00e      	beq.n	8007d82 <D24_1CH_HTONS_VOL_HP+0x10e>
 8007d64:	7801      	ldrb	r1, [r0, #0]
 8007d66:	78c2      	ldrb	r2, [r0, #3]
 8007d68:	020b      	lsls	r3, r1, #8
 8007d6a:	f01a 0f01 	tst.w	sl, #1
 8007d6e:	eb03 4302 	add.w	r3, r3, r2, lsl #16
 8007d72:	d0a4      	beq.n	8007cbe <D24_1CH_HTONS_VOL_HP+0x4a>
 8007d74:	7885      	ldrb	r5, [r0, #2]
 8007d76:	0212      	lsls	r2, r2, #8
 8007d78:	eb02 4305 	add.w	r3, r2, r5, lsl #16
 8007d7c:	440b      	add	r3, r1
 8007d7e:	3004      	adds	r0, #4
 8007d80:	e7a0      	b.n	8007cc4 <D24_1CH_HTONS_VOL_HP+0x50>
 8007d82:	4673      	mov	r3, lr
 8007d84:	f8dd e01c 	ldr.w	lr, [sp, #28]
 8007d88:	46da      	mov	sl, fp
 8007d8a:	4645      	mov	r5, r8
 8007d8c:	e9ce 3a02 	strd	r3, sl, [lr, #8]
 8007d90:	9b06      	ldr	r3, [sp, #24]
 8007d92:	f8ce 601c 	str.w	r6, [lr, #28]
 8007d96:	2000      	movs	r0, #0
 8007d98:	e9ce 5104 	strd	r5, r1, [lr, #16]
 8007d9c:	f8ce 3018 	str.w	r3, [lr, #24]
 8007da0:	b009      	add	sp, #36	@ 0x24
 8007da2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007da6:	4621      	mov	r1, r4
 8007da8:	e7f0      	b.n	8007d8c <D24_1CH_HTONS_VOL_HP+0x118>
 8007daa:	bf00      	nop
 8007dac:	00030001 	.word	0x00030001
 8007db0:	00060007 	.word	0x00060007
 8007db4:	20000010 	.word	0x20000010

08007db8 <D32_1CH_HTONS_VOL_HP>:
 8007db8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007dbc:	4682      	mov	sl, r0
 8007dbe:	b087      	sub	sp, #28
 8007dc0:	8cd0      	ldrh	r0, [r2, #38]	@ 0x26
 8007dc2:	6993      	ldr	r3, [r2, #24]
 8007dc4:	9304      	str	r3, [sp, #16]
 8007dc6:	e9d2 6704 	ldrd	r6, r7, [r2, #16]
 8007dca:	69d5      	ldr	r5, [r2, #28]
 8007dcc:	6b14      	ldr	r4, [r2, #48]	@ 0x30
 8007dce:	f8d2 9020 	ldr.w	r9, [r2, #32]
 8007dd2:	e9d2 3802 	ldrd	r3, r8, [r2, #8]
 8007dd6:	2800      	cmp	r0, #0
 8007dd8:	d070      	beq.n	8007ebc <D32_1CH_HTONS_VOL_HP+0x104>
 8007dda:	468e      	mov	lr, r1
 8007ddc:	f8df c0f0 	ldr.w	ip, [pc, #240]	@ 8007ed0 <D32_1CH_HTONS_VOL_HP+0x118>
 8007de0:	9205      	str	r2, [sp, #20]
 8007de2:	eb01 0140 	add.w	r1, r1, r0, lsl #1
 8007de6:	46d3      	mov	fp, sl
 8007de8:	4638      	mov	r0, r7
 8007dea:	46ca      	mov	sl, r9
 8007dec:	9103      	str	r1, [sp, #12]
 8007dee:	4627      	mov	r7, r4
 8007df0:	4699      	mov	r9, r3
 8007df2:	f85b 1b04 	ldr.w	r1, [fp], #4
 8007df6:	ba49      	rev16	r1, r1
 8007df8:	b2ca      	uxtb	r2, r1
 8007dfa:	f3c1 2307 	ubfx	r3, r1, #8, #8
 8007dfe:	f85c 2022 	ldr.w	r2, [ip, r2, lsl #2]
 8007e02:	f85c 3023 	ldr.w	r3, [ip, r3, lsl #2]
 8007e06:	f3c1 4407 	ubfx	r4, r1, #16, #8
 8007e0a:	0e09      	lsrs	r1, r1, #24
 8007e0c:	eb02 2295 	add.w	r2, r2, r5, lsr #10
 8007e10:	f85c 4024 	ldr.w	r4, [ip, r4, lsl #2]
 8007e14:	f85c 5021 	ldr.w	r5, [ip, r1, lsl #2]
 8007e18:	eb03 2392 	add.w	r3, r3, r2, lsr #10
 8007e1c:	eb04 2493 	add.w	r4, r4, r3, lsr #10
 8007e20:	eb05 2594 	add.w	r5, r5, r4, lsr #10
 8007e24:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8007e28:	f3c5 0109 	ubfx	r1, r5, #0, #10
 8007e2c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007e30:	f3c4 0409 	ubfx	r4, r4, #0, #10
 8007e34:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007e38:	ea41 4404 	orr.w	r4, r1, r4, lsl #16
 8007e3c:	4a20      	ldr	r2, [pc, #128]	@ (8007ec0 <D32_1CH_HTONS_VOL_HP+0x108>)
 8007e3e:	fb23 8802 	smlad	r8, r3, r2, r8
 8007e42:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8007e46:	fb24 8102 	smlad	r1, r4, r2, r8
 8007e4a:	4a1e      	ldr	r2, [pc, #120]	@ (8007ec4 <D32_1CH_HTONS_VOL_HP+0x10c>)
 8007e4c:	fb23 9802 	smlad	r8, r3, r2, r9
 8007e50:	4a1d      	ldr	r2, [pc, #116]	@ (8007ec8 <D32_1CH_HTONS_VOL_HP+0x110>)
 8007e52:	fb24 8802 	smlad	r8, r4, r2, r8
 8007e56:	2201      	movs	r2, #1
 8007e58:	fb23 f302 	smuad	r3, r3, r2
 8007e5c:	4a1b      	ldr	r2, [pc, #108]	@ (8007ecc <D32_1CH_HTONS_VOL_HP+0x114>)
 8007e5e:	fb24 3902 	smlad	r9, r4, r2, r3
 8007e62:	f5a1 4480 	sub.w	r4, r1, #16384	@ 0x4000
 8007e66:	19a2      	adds	r2, r4, r6
 8007e68:	1a12      	subs	r2, r2, r0
 8007e6a:	17d1      	asrs	r1, r2, #31
 8007e6c:	fba2 230a 	umull	r2, r3, r2, sl
 8007e70:	f112 4000 	adds.w	r0, r2, #2147483648	@ 0x80000000
 8007e74:	fb0a 3301 	mla	r3, sl, r1, r3
 8007e78:	f143 0100 	adc.w	r1, r3, #0
 8007e7c:	e9cd 0100 	strd	r0, r1, [sp]
 8007e80:	038a      	lsls	r2, r1, #14
 8007e82:	9b01      	ldr	r3, [sp, #4]
 8007e84:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 8007e88:	2100      	movs	r1, #0
 8007e8a:	fbc7 0102 	smlal	r0, r1, r7, r2
 8007e8e:	108a      	asrs	r2, r1, #2
 8007e90:	005e      	lsls	r6, r3, #1
 8007e92:	f302 020f 	ssat	r2, #16, r2
 8007e96:	9b03      	ldr	r3, [sp, #12]
 8007e98:	f82e 2b02 	strh.w	r2, [lr], #2
 8007e9c:	459e      	cmp	lr, r3
 8007e9e:	4620      	mov	r0, r4
 8007ea0:	d1a7      	bne.n	8007df2 <D32_1CH_HTONS_VOL_HP+0x3a>
 8007ea2:	9a05      	ldr	r2, [sp, #20]
 8007ea4:	464b      	mov	r3, r9
 8007ea6:	e9c2 3802 	strd	r3, r8, [r2, #8]
 8007eaa:	9b04      	ldr	r3, [sp, #16]
 8007eac:	61d5      	str	r5, [r2, #28]
 8007eae:	2000      	movs	r0, #0
 8007eb0:	e9c2 6404 	strd	r6, r4, [r2, #16]
 8007eb4:	6193      	str	r3, [r2, #24]
 8007eb6:	b007      	add	sp, #28
 8007eb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ebc:	463c      	mov	r4, r7
 8007ebe:	e7f2      	b.n	8007ea6 <D32_1CH_HTONS_VOL_HP+0xee>
 8007ec0:	00060003 	.word	0x00060003
 8007ec4:	000a000c 	.word	0x000a000c
 8007ec8:	000c000a 	.word	0x000c000a
 8007ecc:	00030006 	.word	0x00030006
 8007ed0:	20000010 	.word	0x20000010

08007ed4 <D48_1CH_HTONS_VOL_HP>:
 8007ed4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ed8:	b087      	sub	sp, #28
 8007eda:	6b17      	ldr	r7, [r2, #48]	@ 0x30
 8007edc:	8cd5      	ldrh	r5, [r2, #38]	@ 0x26
 8007ede:	6993      	ldr	r3, [r2, #24]
 8007ee0:	9702      	str	r7, [sp, #8]
 8007ee2:	6a17      	ldr	r7, [r2, #32]
 8007ee4:	9304      	str	r3, [sp, #16]
 8007ee6:	e9d2 4904 	ldrd	r4, r9, [r2, #16]
 8007eea:	69d6      	ldr	r6, [r2, #28]
 8007eec:	9705      	str	r7, [sp, #20]
 8007eee:	e9d2 3c02 	ldrd	r3, ip, [r2, #8]
 8007ef2:	2d00      	cmp	r5, #0
 8007ef4:	f000 8093 	beq.w	800801e <D48_1CH_HTONS_VOL_HP+0x14a>
 8007ef8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007efc:	46ba      	mov	sl, r7
 8007efe:	eb00 0545 	add.w	r5, r0, r5, lsl #1
 8007f02:	3902      	subs	r1, #2
 8007f04:	4f47      	ldr	r7, [pc, #284]	@ (8008024 <D48_1CH_HTONS_VOL_HP+0x150>)
 8007f06:	9503      	str	r5, [sp, #12]
 8007f08:	9101      	str	r1, [sp, #4]
 8007f0a:	469e      	mov	lr, r3
 8007f0c:	9205      	str	r2, [sp, #20]
 8007f0e:	e9d0 3500 	ldrd	r3, r5, [r0]
 8007f12:	3006      	adds	r0, #6
 8007f14:	ba5b      	rev16	r3, r3
 8007f16:	ba6d      	rev16	r5, r5
 8007f18:	b2da      	uxtb	r2, r3
 8007f1a:	f3c3 2107 	ubfx	r1, r3, #8, #8
 8007f1e:	f857 2022 	ldr.w	r2, [r7, r2, lsl #2]
 8007f22:	f857 1021 	ldr.w	r1, [r7, r1, lsl #2]
 8007f26:	f3c3 4807 	ubfx	r8, r3, #16, #8
 8007f2a:	0e1b      	lsrs	r3, r3, #24
 8007f2c:	eb02 2296 	add.w	r2, r2, r6, lsr #10
 8007f30:	f857 8028 	ldr.w	r8, [r7, r8, lsl #2]
 8007f34:	f857 3023 	ldr.w	r3, [r7, r3, lsl #2]
 8007f38:	fa5f fb85 	uxtb.w	fp, r5
 8007f3c:	eb01 2192 	add.w	r1, r1, r2, lsr #10
 8007f40:	f3c5 2607 	ubfx	r6, r5, #8, #8
 8007f44:	eb08 2891 	add.w	r8, r8, r1, lsr #10
 8007f48:	f857 502b 	ldr.w	r5, [r7, fp, lsl #2]
 8007f4c:	f857 6026 	ldr.w	r6, [r7, r6, lsl #2]
 8007f50:	eb03 2398 	add.w	r3, r3, r8, lsr #10
 8007f54:	eb05 2593 	add.w	r5, r5, r3, lsr #10
 8007f58:	eb06 2695 	add.w	r6, r6, r5, lsr #10
 8007f5c:	f3c1 0109 	ubfx	r1, r1, #0, #10
 8007f60:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007f64:	f3c6 0b09 	ubfx	fp, r6, #0, #10
 8007f68:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8007f6c:	f3c8 0809 	ubfx	r8, r8, #0, #10
 8007f70:	f3c5 0509 	ubfx	r5, r5, #0, #10
 8007f74:	ea43 4808 	orr.w	r8, r3, r8, lsl #16
 8007f78:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
 8007f7c:	ea4b 4505 	orr.w	r5, fp, r5, lsl #16
 8007f80:	4b29      	ldr	r3, [pc, #164]	@ (8008028 <D48_1CH_HTONS_VOL_HP+0x154>)
 8007f82:	fb22 c103 	smlad	r1, r2, r3, ip
 8007f86:	4b29      	ldr	r3, [pc, #164]	@ (800802c <D48_1CH_HTONS_VOL_HP+0x158>)
 8007f88:	fb28 1103 	smlad	r1, r8, r3, r1
 8007f8c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8007f90:	fb25 1103 	smlad	r1, r5, r3, r1
 8007f94:	4b26      	ldr	r3, [pc, #152]	@ (8008030 <D48_1CH_HTONS_VOL_HP+0x15c>)
 8007f96:	fb22 ec03 	smlad	ip, r2, r3, lr
 8007f9a:	f04f 131b 	mov.w	r3, #1769499	@ 0x1b001b
 8007f9e:	fb28 cc03 	smlad	ip, r8, r3, ip
 8007fa2:	4b24      	ldr	r3, [pc, #144]	@ (8008034 <D48_1CH_HTONS_VOL_HP+0x160>)
 8007fa4:	fb25 cc03 	smlad	ip, r5, r3, ip
 8007fa8:	f04f 0e01 	mov.w	lr, #1
 8007fac:	fb22 f20e 	smuad	r2, r2, lr
 8007fb0:	4b21      	ldr	r3, [pc, #132]	@ (8008038 <D48_1CH_HTONS_VOL_HP+0x164>)
 8007fb2:	fb28 2803 	smlad	r8, r8, r3, r2
 8007fb6:	4b21      	ldr	r3, [pc, #132]	@ (800803c <D48_1CH_HTONS_VOL_HP+0x168>)
 8007fb8:	fb25 8e03 	smlad	lr, r5, r3, r8
 8007fbc:	f5a1 4158 	sub.w	r1, r1, #55296	@ 0xd800
 8007fc0:	190a      	adds	r2, r1, r4
 8007fc2:	eba2 0209 	sub.w	r2, r2, r9
 8007fc6:	17d5      	asrs	r5, r2, #31
 8007fc8:	fba2 230a 	umull	r2, r3, r2, sl
 8007fcc:	f112 4400 	adds.w	r4, r2, #2147483648	@ 0x80000000
 8007fd0:	fb0a 3305 	mla	r3, sl, r5, r3
 8007fd4:	f143 0500 	adc.w	r5, r3, #0
 8007fd8:	9b02      	ldr	r3, [sp, #8]
 8007fda:	032a      	lsls	r2, r5, #12
 8007fdc:	f04f 4800 	mov.w	r8, #2147483648	@ 0x80000000
 8007fe0:	f04f 0900 	mov.w	r9, #0
 8007fe4:	fbc3 8902 	smlal	r8, r9, r3, r2
 8007fe8:	9a01      	ldr	r2, [sp, #4]
 8007fea:	ea4f 03a9 	mov.w	r3, r9, asr #2
 8007fee:	f303 030f 	ssat	r3, #16, r3
 8007ff2:	f822 3f02 	strh.w	r3, [r2, #2]!
 8007ff6:	9b03      	ldr	r3, [sp, #12]
 8007ff8:	9201      	str	r2, [sp, #4]
 8007ffa:	4283      	cmp	r3, r0
 8007ffc:	ea4f 0445 	mov.w	r4, r5, lsl #1
 8008000:	4689      	mov	r9, r1
 8008002:	d184      	bne.n	8007f0e <D48_1CH_HTONS_VOL_HP+0x3a>
 8008004:	9a05      	ldr	r2, [sp, #20]
 8008006:	4673      	mov	r3, lr
 8008008:	e9c2 3c02 	strd	r3, ip, [r2, #8]
 800800c:	9b04      	ldr	r3, [sp, #16]
 800800e:	61d6      	str	r6, [r2, #28]
 8008010:	2000      	movs	r0, #0
 8008012:	e9c2 4104 	strd	r4, r1, [r2, #16]
 8008016:	6193      	str	r3, [r2, #24]
 8008018:	b007      	add	sp, #28
 800801a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800801e:	4649      	mov	r1, r9
 8008020:	e7f2      	b.n	8008008 <D48_1CH_HTONS_VOL_HP+0x134>
 8008022:	bf00      	nop
 8008024:	20000010 	.word	0x20000010
 8008028:	000f000a 	.word	0x000f000a
 800802c:	00060003 	.word	0x00060003
 8008030:	00150019 	.word	0x00150019
 8008034:	00190015 	.word	0x00190015
 8008038:	00030006 	.word	0x00030006
 800803c:	000a000f 	.word	0x000a000f

08008040 <D64_1CH_HTONS_VOL_HP>:
 8008040:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008044:	b087      	sub	sp, #28
 8008046:	6913      	ldr	r3, [r2, #16]
 8008048:	9300      	str	r3, [sp, #0]
 800804a:	e9d2 4305 	ldrd	r4, r3, [r2, #20]
 800804e:	6b16      	ldr	r6, [r2, #48]	@ 0x30
 8008050:	9601      	str	r6, [sp, #4]
 8008052:	4681      	mov	r9, r0
 8008054:	8cd0      	ldrh	r0, [r2, #38]	@ 0x26
 8008056:	6a16      	ldr	r6, [r2, #32]
 8008058:	9304      	str	r3, [sp, #16]
 800805a:	e9d2 5802 	ldrd	r5, r8, [r2, #8]
 800805e:	69d3      	ldr	r3, [r2, #28]
 8008060:	9602      	str	r6, [sp, #8]
 8008062:	2800      	cmp	r0, #0
 8008064:	f000 809d 	beq.w	80081a2 <D64_1CH_HTONS_VOL_HP+0x162>
 8008068:	468e      	mov	lr, r1
 800806a:	f8df c170 	ldr.w	ip, [pc, #368]	@ 80081dc <D64_1CH_HTONS_VOL_HP+0x19c>
 800806e:	9205      	str	r2, [sp, #20]
 8008070:	eb01 0140 	add.w	r1, r1, r0, lsl #1
 8008074:	9103      	str	r1, [sp, #12]
 8008076:	4622      	mov	r2, r4
 8008078:	4619      	mov	r1, r3
 800807a:	f859 3b08 	ldr.w	r3, [r9], #8
 800807e:	f859 6c04 	ldr.w	r6, [r9, #-4]
 8008082:	ba5b      	rev16	r3, r3
 8008084:	ba76      	rev16	r6, r6
 8008086:	b2dc      	uxtb	r4, r3
 8008088:	f3c3 2007 	ubfx	r0, r3, #8, #8
 800808c:	f85c 7024 	ldr.w	r7, [ip, r4, lsl #2]
 8008090:	f85c 4020 	ldr.w	r4, [ip, r0, lsl #2]
 8008094:	f3c3 4007 	ubfx	r0, r3, #16, #8
 8008098:	0e1b      	lsrs	r3, r3, #24
 800809a:	eb01 0b07 	add.w	fp, r1, r7
 800809e:	f85c 7020 	ldr.w	r7, [ip, r0, lsl #2]
 80080a2:	f85c 0023 	ldr.w	r0, [ip, r3, lsl #2]
 80080a6:	b2f1      	uxtb	r1, r6
 80080a8:	eb04 249b 	add.w	r4, r4, fp, lsr #10
 80080ac:	f3c6 2307 	ubfx	r3, r6, #8, #8
 80080b0:	eb07 2a94 	add.w	sl, r7, r4, lsr #10
 80080b4:	f85c 7021 	ldr.w	r7, [ip, r1, lsl #2]
 80080b8:	f85c 3023 	ldr.w	r3, [ip, r3, lsl #2]
 80080bc:	f3c6 4107 	ubfx	r1, r6, #16, #8
 80080c0:	eb00 209a 	add.w	r0, r0, sl, lsr #10
 80080c4:	0e36      	lsrs	r6, r6, #24
 80080c6:	eb07 2790 	add.w	r7, r7, r0, lsr #10
 80080ca:	f85c 1021 	ldr.w	r1, [ip, r1, lsl #2]
 80080ce:	f85c 6026 	ldr.w	r6, [ip, r6, lsl #2]
 80080d2:	eb03 2397 	add.w	r3, r3, r7, lsr #10
 80080d6:	eb01 2193 	add.w	r1, r1, r3, lsr #10
 80080da:	eb06 2691 	add.w	r6, r6, r1, lsr #10
 80080de:	f3c4 0409 	ubfx	r4, r4, #0, #10
 80080e2:	f3cb 0b09 	ubfx	fp, fp, #0, #10
 80080e6:	f3c0 0009 	ubfx	r0, r0, #0, #10
 80080ea:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80080ee:	f3c1 0109 	ubfx	r1, r1, #0, #10
 80080f2:	ea44 4b0b 	orr.w	fp, r4, fp, lsl #16
 80080f6:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 80080fa:	f3c6 0409 	ubfx	r4, r6, #0, #10
 80080fe:	f3c7 0709 	ubfx	r7, r7, #0, #10
 8008102:	ea40 4a0a 	orr.w	sl, r0, sl, lsl #16
 8008106:	ea43 4707 	orr.w	r7, r3, r7, lsl #16
 800810a:	ea44 4001 	orr.w	r0, r4, r1, lsl #16
 800810e:	4b2b      	ldr	r3, [pc, #172]	@ (80081bc <D64_1CH_HTONS_VOL_HP+0x17c>)
 8008110:	0ab1      	lsrs	r1, r6, #10
 8008112:	fb2b 8803 	smlad	r8, fp, r3, r8
 8008116:	4b2a      	ldr	r3, [pc, #168]	@ (80081c0 <D64_1CH_HTONS_VOL_HP+0x180>)
 8008118:	fb2a 8803 	smlad	r8, sl, r3, r8
 800811c:	4b29      	ldr	r3, [pc, #164]	@ (80081c4 <D64_1CH_HTONS_VOL_HP+0x184>)
 800811e:	fb27 8803 	smlad	r8, r7, r3, r8
 8008122:	f44f 3480 	mov.w	r4, #65536	@ 0x10000
 8008126:	fb20 8604 	smlad	r6, r0, r4, r8
 800812a:	4b27      	ldr	r3, [pc, #156]	@ (80081c8 <D64_1CH_HTONS_VOL_HP+0x188>)
 800812c:	fb2b 5803 	smlad	r8, fp, r3, r5
 8008130:	fb20 8813 	smladx	r8, r0, r3, r8
 8008134:	4b25      	ldr	r3, [pc, #148]	@ (80081cc <D64_1CH_HTONS_VOL_HP+0x18c>)
 8008136:	fb2a 8803 	smlad	r8, sl, r3, r8
 800813a:	fb27 8813 	smladx	r8, r7, r3, r8
 800813e:	2401      	movs	r4, #1
 8008140:	fb2b fb04 	smuad	fp, fp, r4
 8008144:	4b22      	ldr	r3, [pc, #136]	@ (80081d0 <D64_1CH_HTONS_VOL_HP+0x190>)
 8008146:	fb2a ba03 	smlad	sl, sl, r3, fp
 800814a:	4b22      	ldr	r3, [pc, #136]	@ (80081d4 <D64_1CH_HTONS_VOL_HP+0x194>)
 800814c:	fb27 a703 	smlad	r7, r7, r3, sl
 8008150:	4b21      	ldr	r3, [pc, #132]	@ (80081d8 <D64_1CH_HTONS_VOL_HP+0x198>)
 8008152:	fb20 7503 	smlad	r5, r0, r3, r7
 8008156:	9b00      	ldr	r3, [sp, #0]
 8008158:	9802      	ldr	r0, [sp, #8]
 800815a:	f5a6 3400 	sub.w	r4, r6, #131072	@ 0x20000
 800815e:	4423      	add	r3, r4
 8008160:	1a9a      	subs	r2, r3, r2
 8008162:	17d7      	asrs	r7, r2, #31
 8008164:	fba2 2300 	umull	r2, r3, r2, r0
 8008168:	fb00 3307 	mla	r3, r0, r7, r3
 800816c:	f112 4a00 	adds.w	sl, r2, #2147483648	@ 0x80000000
 8008170:	f143 0b00 	adc.w	fp, r3, #0
 8008174:	9b01      	ldr	r3, [sp, #4]
 8008176:	ea4f 22cb 	mov.w	r2, fp, lsl #11
 800817a:	f04f 4600 	mov.w	r6, #2147483648	@ 0x80000000
 800817e:	2700      	movs	r7, #0
 8008180:	fbc3 6702 	smlal	r6, r7, r3, r2
 8008184:	ea4f 034b 	mov.w	r3, fp, lsl #1
 8008188:	10ba      	asrs	r2, r7, #2
 800818a:	9300      	str	r3, [sp, #0]
 800818c:	f302 020f 	ssat	r2, #16, r2
 8008190:	9b03      	ldr	r3, [sp, #12]
 8008192:	f82e 2b02 	strh.w	r2, [lr], #2
 8008196:	459e      	cmp	lr, r3
 8008198:	4622      	mov	r2, r4
 800819a:	f47f af6e 	bne.w	800807a <D64_1CH_HTONS_VOL_HP+0x3a>
 800819e:	9a05      	ldr	r2, [sp, #20]
 80081a0:	460b      	mov	r3, r1
 80081a2:	61d3      	str	r3, [r2, #28]
 80081a4:	9b00      	ldr	r3, [sp, #0]
 80081a6:	e9c2 3404 	strd	r3, r4, [r2, #16]
 80081aa:	9b04      	ldr	r3, [sp, #16]
 80081ac:	6193      	str	r3, [r2, #24]
 80081ae:	2000      	movs	r0, #0
 80081b0:	e9c2 5802 	strd	r5, r8, [r2, #8]
 80081b4:	b007      	add	sp, #28
 80081b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80081ba:	bf00      	nop
 80081bc:	001c0015 	.word	0x001c0015
 80081c0:	000f000a 	.word	0x000f000a
 80081c4:	00060003 	.word	0x00060003
 80081c8:	0024002a 	.word	0x0024002a
 80081cc:	002e0030 	.word	0x002e0030
 80081d0:	00030006 	.word	0x00030006
 80081d4:	000a000f 	.word	0x000a000f
 80081d8:	0015001c 	.word	0x0015001c
 80081dc:	20000010 	.word	0x20000010

080081e0 <D80_1CH_HTONS_VOL_HP>:
 80081e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081e4:	4615      	mov	r5, r2
 80081e6:	b089      	sub	sp, #36	@ 0x24
 80081e8:	e9d5 c402 	ldrd	ip, r4, [r5, #8]
 80081ec:	692b      	ldr	r3, [r5, #16]
 80081ee:	9301      	str	r3, [sp, #4]
 80081f0:	e9d5 6305 	ldrd	r6, r3, [r5, #20]
 80081f4:	9400      	str	r4, [sp, #0]
 80081f6:	8cd2      	ldrh	r2, [r2, #38]	@ 0x26
 80081f8:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 80081fa:	9403      	str	r4, [sp, #12]
 80081fc:	6a2c      	ldr	r4, [r5, #32]
 80081fe:	9306      	str	r3, [sp, #24]
 8008200:	9404      	str	r4, [sp, #16]
 8008202:	69eb      	ldr	r3, [r5, #28]
 8008204:	2a00      	cmp	r2, #0
 8008206:	f000 80d3 	beq.w	80083b0 <D80_1CH_HTONS_VOL_HP+0x1d0>
 800820a:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 800820e:	eb00 0242 	add.w	r2, r0, r2, lsl #1
 8008212:	9205      	str	r2, [sp, #20]
 8008214:	4c67      	ldr	r4, [pc, #412]	@ (80083b4 <D80_1CH_HTONS_VOL_HP+0x1d4>)
 8008216:	9507      	str	r5, [sp, #28]
 8008218:	1e8a      	subs	r2, r1, #2
 800821a:	9202      	str	r2, [sp, #8]
 800821c:	469b      	mov	fp, r3
 800821e:	6807      	ldr	r7, [r0, #0]
 8008220:	6842      	ldr	r2, [r0, #4]
 8008222:	6883      	ldr	r3, [r0, #8]
 8008224:	300a      	adds	r0, #10
 8008226:	ba7f      	rev16	r7, r7
 8008228:	ba52      	rev16	r2, r2
 800822a:	ba5b      	rev16	r3, r3
 800822c:	b2fd      	uxtb	r5, r7
 800822e:	f3c7 2107 	ubfx	r1, r7, #8, #8
 8008232:	f854 e025 	ldr.w	lr, [r4, r5, lsl #2]
 8008236:	f854 1021 	ldr.w	r1, [r4, r1, lsl #2]
 800823a:	f3c7 4507 	ubfx	r5, r7, #16, #8
 800823e:	44f3      	add	fp, lr
 8008240:	f854 5025 	ldr.w	r5, [r4, r5, lsl #2]
 8008244:	0e3f      	lsrs	r7, r7, #24
 8008246:	fa5f fe82 	uxtb.w	lr, r2
 800824a:	eb01 219b 	add.w	r1, r1, fp, lsr #10
 800824e:	eb05 2a91 	add.w	sl, r5, r1, lsr #10
 8008252:	f854 7027 	ldr.w	r7, [r4, r7, lsl #2]
 8008256:	f854 902e 	ldr.w	r9, [r4, lr, lsl #2]
 800825a:	f3c2 2507 	ubfx	r5, r2, #8, #8
 800825e:	f3c2 4e07 	ubfx	lr, r2, #16, #8
 8008262:	eb07 279a 	add.w	r7, r7, sl, lsr #10
 8008266:	f854 5025 	ldr.w	r5, [r4, r5, lsl #2]
 800826a:	f854 802e 	ldr.w	r8, [r4, lr, lsl #2]
 800826e:	0e12      	lsrs	r2, r2, #24
 8008270:	eb09 2997 	add.w	r9, r9, r7, lsr #10
 8008274:	fa5f fe83 	uxtb.w	lr, r3
 8008278:	eb05 2599 	add.w	r5, r5, r9, lsr #10
 800827c:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008280:	f854 e02e 	ldr.w	lr, [r4, lr, lsl #2]
 8008284:	f3c3 2307 	ubfx	r3, r3, #8, #8
 8008288:	eb08 2895 	add.w	r8, r8, r5, lsr #10
 800828c:	eb02 2298 	add.w	r2, r2, r8, lsr #10
 8008290:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 8008294:	eb0e 2e92 	add.w	lr, lr, r2, lsr #10
 8008298:	eb03 239e 	add.w	r3, r3, lr, lsr #10
 800829c:	f3cb 0b09 	ubfx	fp, fp, #0, #10
 80082a0:	f3c1 0109 	ubfx	r1, r1, #0, #10
 80082a4:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 80082a8:	f3c9 0909 	ubfx	r9, r9, #0, #10
 80082ac:	f3c2 0209 	ubfx	r2, r2, #0, #10
 80082b0:	ea41 410b 	orr.w	r1, r1, fp, lsl #16
 80082b4:	f3c7 0709 	ubfx	r7, r7, #0, #10
 80082b8:	f3c3 0b09 	ubfx	fp, r3, #0, #10
 80082bc:	f3c5 0509 	ubfx	r5, r5, #0, #10
 80082c0:	f3c8 0809 	ubfx	r8, r8, #0, #10
 80082c4:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 80082c8:	ea42 4808 	orr.w	r8, r2, r8, lsl #16
 80082cc:	ea4b 4e0e 	orr.w	lr, fp, lr, lsl #16
 80082d0:	ea47 470a 	orr.w	r7, r7, sl, lsl #16
 80082d4:	ea4f 2b93 	mov.w	fp, r3, lsr #10
 80082d8:	ea45 4509 	orr.w	r5, r5, r9, lsl #16
 80082dc:	4b36      	ldr	r3, [pc, #216]	@ (80083b8 <D80_1CH_HTONS_VOL_HP+0x1d8>)
 80082de:	9a00      	ldr	r2, [sp, #0]
 80082e0:	fb21 2303 	smlad	r3, r1, r3, r2
 80082e4:	4a35      	ldr	r2, [pc, #212]	@ (80083bc <D80_1CH_HTONS_VOL_HP+0x1dc>)
 80082e6:	fb27 3302 	smlad	r3, r7, r2, r3
 80082ea:	4a35      	ldr	r2, [pc, #212]	@ (80083c0 <D80_1CH_HTONS_VOL_HP+0x1e0>)
 80082ec:	fb25 3302 	smlad	r3, r5, r2, r3
 80082f0:	4a34      	ldr	r2, [pc, #208]	@ (80083c4 <D80_1CH_HTONS_VOL_HP+0x1e4>)
 80082f2:	fb28 3302 	smlad	r3, r8, r2, r3
 80082f6:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80082fa:	fb2e 3302 	smlad	r3, lr, r2, r3
 80082fe:	4a32      	ldr	r2, [pc, #200]	@ (80083c8 <D80_1CH_HTONS_VOL_HP+0x1e8>)
 8008300:	fb21 cc02 	smlad	ip, r1, r2, ip
 8008304:	4a31      	ldr	r2, [pc, #196]	@ (80083cc <D80_1CH_HTONS_VOL_HP+0x1ec>)
 8008306:	fb27 cc02 	smlad	ip, r7, r2, ip
 800830a:	f04f 194b 	mov.w	r9, #4915275	@ 0x4b004b
 800830e:	fb25 c909 	smlad	r9, r5, r9, ip
 8008312:	4a2f      	ldr	r2, [pc, #188]	@ (80083d0 <D80_1CH_HTONS_VOL_HP+0x1f0>)
 8008314:	fb28 9902 	smlad	r9, r8, r2, r9
 8008318:	4a2e      	ldr	r2, [pc, #184]	@ (80083d4 <D80_1CH_HTONS_VOL_HP+0x1f4>)
 800831a:	fb2e 9202 	smlad	r2, lr, r2, r9
 800831e:	f04f 0a01 	mov.w	sl, #1
 8008322:	9200      	str	r2, [sp, #0]
 8008324:	fb21 fa0a 	smuad	sl, r1, sl
 8008328:	4a2b      	ldr	r2, [pc, #172]	@ (80083d8 <D80_1CH_HTONS_VOL_HP+0x1f8>)
 800832a:	fb27 a702 	smlad	r7, r7, r2, sl
 800832e:	4a2b      	ldr	r2, [pc, #172]	@ (80083dc <D80_1CH_HTONS_VOL_HP+0x1fc>)
 8008330:	fb25 7702 	smlad	r7, r5, r2, r7
 8008334:	4a2a      	ldr	r2, [pc, #168]	@ (80083e0 <D80_1CH_HTONS_VOL_HP+0x200>)
 8008336:	fb28 7202 	smlad	r2, r8, r2, r7
 800833a:	4d2a      	ldr	r5, [pc, #168]	@ (80083e4 <D80_1CH_HTONS_VOL_HP+0x204>)
 800833c:	fb2e 2c05 	smlad	ip, lr, r5, r2
 8008340:	f5a3 327a 	sub.w	r2, r3, #256000	@ 0x3e800
 8008344:	9b01      	ldr	r3, [sp, #4]
 8008346:	9903      	ldr	r1, [sp, #12]
 8008348:	4413      	add	r3, r2
 800834a:	1b9e      	subs	r6, r3, r6
 800834c:	9b04      	ldr	r3, [sp, #16]
 800834e:	ea4f 79e6 	mov.w	r9, r6, asr #31
 8008352:	fba6 5603 	umull	r5, r6, r6, r3
 8008356:	fb03 6309 	mla	r3, r3, r9, r6
 800835a:	462e      	mov	r6, r5
 800835c:	f116 4600 	adds.w	r6, r6, #2147483648	@ 0x80000000
 8008360:	f143 0700 	adc.w	r7, r3, #0
 8008364:	02bb      	lsls	r3, r7, #10
 8008366:	f04f 4800 	mov.w	r8, #2147483648	@ 0x80000000
 800836a:	f04f 0900 	mov.w	r9, #0
 800836e:	fbc1 8903 	smlal	r8, r9, r1, r3
 8008372:	9902      	ldr	r1, [sp, #8]
 8008374:	007b      	lsls	r3, r7, #1
 8008376:	9301      	str	r3, [sp, #4]
 8008378:	ea4f 03a9 	mov.w	r3, r9, asr #2
 800837c:	f303 030f 	ssat	r3, #16, r3
 8008380:	f821 3f02 	strh.w	r3, [r1, #2]!
 8008384:	9b05      	ldr	r3, [sp, #20]
 8008386:	9102      	str	r1, [sp, #8]
 8008388:	4283      	cmp	r3, r0
 800838a:	4616      	mov	r6, r2
 800838c:	f47f af47 	bne.w	800821e <D80_1CH_HTONS_VOL_HP+0x3e>
 8008390:	9d07      	ldr	r5, [sp, #28]
 8008392:	465b      	mov	r3, fp
 8008394:	61eb      	str	r3, [r5, #28]
 8008396:	9b01      	ldr	r3, [sp, #4]
 8008398:	9900      	ldr	r1, [sp, #0]
 800839a:	f8c5 c008 	str.w	ip, [r5, #8]
 800839e:	e9c5 3204 	strd	r3, r2, [r5, #16]
 80083a2:	9b06      	ldr	r3, [sp, #24]
 80083a4:	60e9      	str	r1, [r5, #12]
 80083a6:	2000      	movs	r0, #0
 80083a8:	61ab      	str	r3, [r5, #24]
 80083aa:	b009      	add	sp, #36	@ 0x24
 80083ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80083b0:	4632      	mov	r2, r6
 80083b2:	e7ef      	b.n	8008394 <D80_1CH_HTONS_VOL_HP+0x1b4>
 80083b4:	20000010 	.word	0x20000010
 80083b8:	002d0024 	.word	0x002d0024
 80083bc:	001c0015 	.word	0x001c0015
 80083c0:	000f000a 	.word	0x000f000a
 80083c4:	00060003 	.word	0x00060003
 80083c8:	0037003f 	.word	0x0037003f
 80083cc:	00450049 	.word	0x00450049
 80083d0:	00490045 	.word	0x00490045
 80083d4:	003f0037 	.word	0x003f0037
 80083d8:	00030006 	.word	0x00030006
 80083dc:	000a000f 	.word	0x000a000f
 80083e0:	0015001c 	.word	0x0015001c
 80083e4:	0024002d 	.word	0x0024002d

080083e8 <D128_1CH_HTONS_VOL_HP>:
 80083e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80083ec:	b093      	sub	sp, #76	@ 0x4c
 80083ee:	6914      	ldr	r4, [r2, #16]
 80083f0:	9404      	str	r4, [sp, #16]
 80083f2:	6954      	ldr	r4, [r2, #20]
 80083f4:	9406      	str	r4, [sp, #24]
 80083f6:	6994      	ldr	r4, [r2, #24]
 80083f8:	9410      	str	r4, [sp, #64]	@ 0x40
 80083fa:	6894      	ldr	r4, [r2, #8]
 80083fc:	8cd3      	ldrh	r3, [r2, #38]	@ 0x26
 80083fe:	9403      	str	r4, [sp, #12]
 8008400:	68d4      	ldr	r4, [r2, #12]
 8008402:	9211      	str	r2, [sp, #68]	@ 0x44
 8008404:	69d6      	ldr	r6, [r2, #28]
 8008406:	9402      	str	r4, [sp, #8]
 8008408:	6b14      	ldr	r4, [r2, #48]	@ 0x30
 800840a:	6a12      	ldr	r2, [r2, #32]
 800840c:	940d      	str	r4, [sp, #52]	@ 0x34
 800840e:	920e      	str	r2, [sp, #56]	@ 0x38
 8008410:	2b00      	cmp	r3, #0
 8008412:	f000 814a 	beq.w	80086aa <D128_1CH_HTONS_VOL_HP+0x2c2>
 8008416:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 800841a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800841c:	f8df 82c8 	ldr.w	r8, [pc, #712]	@ 80086e8 <D128_1CH_HTONS_VOL_HP+0x300>
 8008420:	9107      	str	r1, [sp, #28]
 8008422:	f100 0310 	add.w	r3, r0, #16
 8008426:	469b      	mov	fp, r3
 8008428:	9605      	str	r6, [sp, #20]
 800842a:	e95b 1204 	ldrd	r1, r2, [fp, #-16]
 800842e:	e95b 3002 	ldrd	r3, r0, [fp, #-8]
 8008432:	ba49      	rev16	r1, r1
 8008434:	ba52      	rev16	r2, r2
 8008436:	ba5b      	rev16	r3, r3
 8008438:	fa90 fa90 	rev16.w	sl, r0
 800843c:	f3c1 2007 	ubfx	r0, r1, #8, #8
 8008440:	b2cc      	uxtb	r4, r1
 8008442:	9e05      	ldr	r6, [sp, #20]
 8008444:	f858 4024 	ldr.w	r4, [r8, r4, lsl #2]
 8008448:	f858 5020 	ldr.w	r5, [r8, r0, lsl #2]
 800844c:	f3c1 4007 	ubfx	r0, r1, #16, #8
 8008450:	0e09      	lsrs	r1, r1, #24
 8008452:	4426      	add	r6, r4
 8008454:	f858 4020 	ldr.w	r4, [r8, r0, lsl #2]
 8008458:	f858 7021 	ldr.w	r7, [r8, r1, lsl #2]
 800845c:	b2d0      	uxtb	r0, r2
 800845e:	eb05 2596 	add.w	r5, r5, r6, lsr #10
 8008462:	f3c2 2107 	ubfx	r1, r2, #8, #8
 8008466:	f858 c020 	ldr.w	ip, [r8, r0, lsl #2]
 800846a:	f858 1021 	ldr.w	r1, [r8, r1, lsl #2]
 800846e:	eb04 2495 	add.w	r4, r4, r5, lsr #10
 8008472:	f3c2 4007 	ubfx	r0, r2, #16, #8
 8008476:	0e12      	lsrs	r2, r2, #24
 8008478:	eb07 2794 	add.w	r7, r7, r4, lsr #10
 800847c:	9401      	str	r4, [sp, #4]
 800847e:	eb0c 2997 	add.w	r9, ip, r7, lsr #10
 8008482:	f858 0020 	ldr.w	r0, [r8, r0, lsl #2]
 8008486:	f858 4022 	ldr.w	r4, [r8, r2, lsl #2]
 800848a:	9705      	str	r7, [sp, #20]
 800848c:	b2da      	uxtb	r2, r3
 800848e:	eb01 2199 	add.w	r1, r1, r9, lsr #10
 8008492:	eb00 2e91 	add.w	lr, r0, r1, lsr #10
 8008496:	f858 0022 	ldr.w	r0, [r8, r2, lsl #2]
 800849a:	eb04 249e 	add.w	r4, r4, lr, lsr #10
 800849e:	eb00 2c94 	add.w	ip, r0, r4, lsr #10
 80084a2:	f3c3 2207 	ubfx	r2, r3, #8, #8
 80084a6:	f3c3 4007 	ubfx	r0, r3, #16, #8
 80084aa:	0e1b      	lsrs	r3, r3, #24
 80084ac:	f858 7020 	ldr.w	r7, [r8, r0, lsl #2]
 80084b0:	f858 2022 	ldr.w	r2, [r8, r2, lsl #2]
 80084b4:	f858 0023 	ldr.w	r0, [r8, r3, lsl #2]
 80084b8:	fa5f f38a 	uxtb.w	r3, sl
 80084bc:	f3c6 0609 	ubfx	r6, r6, #0, #10
 80084c0:	960a      	str	r6, [sp, #40]	@ 0x28
 80084c2:	eb02 229c 	add.w	r2, r2, ip, lsr #10
 80084c6:	f858 6023 	ldr.w	r6, [r8, r3, lsl #2]
 80084ca:	f3c5 0509 	ubfx	r5, r5, #0, #10
 80084ce:	f3ca 2307 	ubfx	r3, sl, #8, #8
 80084d2:	950b      	str	r5, [sp, #44]	@ 0x2c
 80084d4:	eb07 2792 	add.w	r7, r7, r2, lsr #10
 80084d8:	f3ca 4507 	ubfx	r5, sl, #16, #8
 80084dc:	eb00 2097 	add.w	r0, r0, r7, lsr #10
 80084e0:	f858 3023 	ldr.w	r3, [r8, r3, lsl #2]
 80084e4:	f858 5025 	ldr.w	r5, [r8, r5, lsl #2]
 80084e8:	ea4f 6a1a 	mov.w	sl, sl, lsr #24
 80084ec:	eb06 2690 	add.w	r6, r6, r0, lsr #10
 80084f0:	eb03 2396 	add.w	r3, r3, r6, lsr #10
 80084f4:	f858 a02a 	ldr.w	sl, [r8, sl, lsl #2]
 80084f8:	9308      	str	r3, [sp, #32]
 80084fa:	f3c2 0209 	ubfx	r2, r2, #0, #10
 80084fe:	eb05 2593 	add.w	r5, r5, r3, lsr #10
 8008502:	920c      	str	r2, [sp, #48]	@ 0x30
 8008504:	9b01      	ldr	r3, [sp, #4]
 8008506:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8008508:	eb0a 2a95 	add.w	sl, sl, r5, lsr #10
 800850c:	f3c9 0909 	ubfx	r9, r9, #0, #10
 8008510:	f8cd a024 	str.w	sl, [sp, #36]	@ 0x24
 8008514:	f3c3 0a09 	ubfx	sl, r3, #0, #10
 8008518:	9b05      	ldr	r3, [sp, #20]
 800851a:	f8cd 9014 	str.w	r9, [sp, #20]
 800851e:	4691      	mov	r9, r2
 8008520:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008522:	f8cd a004 	str.w	sl, [sp, #4]
 8008526:	ea49 4902 	orr.w	r9, r9, r2, lsl #16
 800852a:	9a01      	ldr	r2, [sp, #4]
 800852c:	f3c3 0a09 	ubfx	sl, r3, #0, #10
 8008530:	ea4a 4a02 	orr.w	sl, sl, r2, lsl #16
 8008534:	9b08      	ldr	r3, [sp, #32]
 8008536:	9a05      	ldr	r2, [sp, #20]
 8008538:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800853c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8008540:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8008542:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 8008546:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 800854a:	9201      	str	r2, [sp, #4]
 800854c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800854e:	f3c7 0709 	ubfx	r7, r7, #0, #10
 8008552:	f3c0 0009 	ubfx	r0, r0, #0, #10
 8008556:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 800855a:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800855e:	f3c5 0509 	ubfx	r5, r5, #0, #10
 8008562:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8008566:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800856a:	f3c2 0709 	ubfx	r7, r2, #0, #10
 800856e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008572:	0a92      	lsrs	r2, r2, #10
 8008574:	ea47 4705 	orr.w	r7, r7, r5, lsl #16
 8008578:	9205      	str	r2, [sp, #20]
 800857a:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 800857e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8008582:	4d4b      	ldr	r5, [pc, #300]	@ (80086b0 <D128_1CH_HTONS_VOL_HP+0x2c8>)
 8008584:	9a02      	ldr	r2, [sp, #8]
 8008586:	fb29 2505 	smlad	r5, r9, r5, r2
 800858a:	4a4a      	ldr	r2, [pc, #296]	@ (80086b4 <D128_1CH_HTONS_VOL_HP+0x2cc>)
 800858c:	fb2a 5502 	smlad	r5, sl, r2, r5
 8008590:	4a49      	ldr	r2, [pc, #292]	@ (80086b8 <D128_1CH_HTONS_VOL_HP+0x2d0>)
 8008592:	fb21 5502 	smlad	r5, r1, r2, r5
 8008596:	4a49      	ldr	r2, [pc, #292]	@ (80086bc <D128_1CH_HTONS_VOL_HP+0x2d4>)
 8008598:	fb24 5502 	smlad	r5, r4, r2, r5
 800859c:	4a48      	ldr	r2, [pc, #288]	@ (80086c0 <D128_1CH_HTONS_VOL_HP+0x2d8>)
 800859e:	9e01      	ldr	r6, [sp, #4]
 80085a0:	fb26 5502 	smlad	r5, r6, r2, r5
 80085a4:	4a47      	ldr	r2, [pc, #284]	@ (80086c4 <D128_1CH_HTONS_VOL_HP+0x2dc>)
 80085a6:	fb20 5502 	smlad	r5, r0, r2, r5
 80085aa:	4a47      	ldr	r2, [pc, #284]	@ (80086c8 <D128_1CH_HTONS_VOL_HP+0x2e0>)
 80085ac:	fb23 5502 	smlad	r5, r3, r2, r5
 80085b0:	f44f 3c80 	mov.w	ip, #65536	@ 0x10000
 80085b4:	fb27 520c 	smlad	r2, r7, ip, r5
 80085b8:	4616      	mov	r6, r2
 80085ba:	9d03      	ldr	r5, [sp, #12]
 80085bc:	4a43      	ldr	r2, [pc, #268]	@ (80086cc <D128_1CH_HTONS_VOL_HP+0x2e4>)
 80085be:	fb29 5c02 	smlad	ip, r9, r2, r5
 80085c2:	4a43      	ldr	r2, [pc, #268]	@ (80086d0 <D128_1CH_HTONS_VOL_HP+0x2e8>)
 80085c4:	fb2a ce02 	smlad	lr, sl, r2, ip
 80085c8:	f8df c120 	ldr.w	ip, [pc, #288]	@ 80086ec <D128_1CH_HTONS_VOL_HP+0x304>
 80085cc:	fb21 ec0c 	smlad	ip, r1, ip, lr
 80085d0:	f8df e11c 	ldr.w	lr, [pc, #284]	@ 80086f0 <D128_1CH_HTONS_VOL_HP+0x308>
 80085d4:	fb24 cc0e 	smlad	ip, r4, lr, ip
 80085d8:	f8df e118 	ldr.w	lr, [pc, #280]	@ 80086f4 <D128_1CH_HTONS_VOL_HP+0x30c>
 80085dc:	9d01      	ldr	r5, [sp, #4]
 80085de:	fb25 ce0e 	smlad	lr, r5, lr, ip
 80085e2:	f8df c114 	ldr.w	ip, [pc, #276]	@ 80086f8 <D128_1CH_HTONS_VOL_HP+0x310>
 80085e6:	fb20 ee0c 	smlad	lr, r0, ip, lr
 80085ea:	f8df c110 	ldr.w	ip, [pc, #272]	@ 80086fc <D128_1CH_HTONS_VOL_HP+0x314>
 80085ee:	fb23 ec0c 	smlad	ip, r3, ip, lr
 80085f2:	f8df e10c 	ldr.w	lr, [pc, #268]	@ 8008700 <D128_1CH_HTONS_VOL_HP+0x318>
 80085f6:	fb27 c20e 	smlad	r2, r7, lr, ip
 80085fa:	f04f 0c01 	mov.w	ip, #1
 80085fe:	9202      	str	r2, [sp, #8]
 8008600:	fb29 fc0c 	smuad	ip, r9, ip
 8008604:	f8df 90fc 	ldr.w	r9, [pc, #252]	@ 8008704 <D128_1CH_HTONS_VOL_HP+0x31c>
 8008608:	fb2a ca09 	smlad	sl, sl, r9, ip
 800860c:	f8df 90f8 	ldr.w	r9, [pc, #248]	@ 8008708 <D128_1CH_HTONS_VOL_HP+0x320>
 8008610:	fb21 a909 	smlad	r9, r1, r9, sl
 8008614:	492f      	ldr	r1, [pc, #188]	@ (80086d4 <D128_1CH_HTONS_VOL_HP+0x2ec>)
 8008616:	fb24 9901 	smlad	r9, r4, r1, r9
 800861a:	492f      	ldr	r1, [pc, #188]	@ (80086d8 <D128_1CH_HTONS_VOL_HP+0x2f0>)
 800861c:	fb25 9901 	smlad	r9, r5, r1, r9
 8008620:	492e      	ldr	r1, [pc, #184]	@ (80086dc <D128_1CH_HTONS_VOL_HP+0x2f4>)
 8008622:	fb20 9901 	smlad	r9, r0, r1, r9
 8008626:	492e      	ldr	r1, [pc, #184]	@ (80086e0 <D128_1CH_HTONS_VOL_HP+0x2f8>)
 8008628:	fb23 9301 	smlad	r3, r3, r1, r9
 800862c:	482d      	ldr	r0, [pc, #180]	@ (80086e4 <D128_1CH_HTONS_VOL_HP+0x2fc>)
 800862e:	fb27 3300 	smlad	r3, r7, r0, r3
 8008632:	9303      	str	r3, [sp, #12]
 8008634:	9b04      	ldr	r3, [sp, #16]
 8008636:	9c0e      	ldr	r4, [sp, #56]	@ 0x38
 8008638:	f5a6 1580 	sub.w	r5, r6, #1048576	@ 0x100000
 800863c:	442b      	add	r3, r5
 800863e:	461a      	mov	r2, r3
 8008640:	9b06      	ldr	r3, [sp, #24]
 8008642:	9506      	str	r5, [sp, #24]
 8008644:	1ad2      	subs	r2, r2, r3
 8008646:	17d1      	asrs	r1, r2, #31
 8008648:	fba2 2304 	umull	r2, r3, r2, r4
 800864c:	fb04 3301 	mla	r3, r4, r1, r3
 8008650:	f112 4900 	adds.w	r9, r2, #2147483648	@ 0x80000000
 8008654:	f143 0a00 	adc.w	sl, r3, #0
 8008658:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800865a:	ea4f 220a 	mov.w	r2, sl, lsl #8
 800865e:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 8008662:	2100      	movs	r1, #0
 8008664:	fbc3 0102 	smlal	r0, r1, r3, r2
 8008668:	9b07      	ldr	r3, [sp, #28]
 800866a:	108a      	asrs	r2, r1, #2
 800866c:	f302 020f 	ssat	r2, #16, r2
 8008670:	f823 2b02 	strh.w	r2, [r3], #2
 8008674:	ea4f 024a 	mov.w	r2, sl, lsl #1
 8008678:	9204      	str	r2, [sp, #16]
 800867a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800867c:	9307      	str	r3, [sp, #28]
 800867e:	4293      	cmp	r3, r2
 8008680:	f10b 0b10 	add.w	fp, fp, #16
 8008684:	f47f aed1 	bne.w	800842a <D128_1CH_HTONS_VOL_HP+0x42>
 8008688:	9e05      	ldr	r6, [sp, #20]
 800868a:	4629      	mov	r1, r5
 800868c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800868e:	9803      	ldr	r0, [sp, #12]
 8008690:	6098      	str	r0, [r3, #8]
 8008692:	9802      	ldr	r0, [sp, #8]
 8008694:	60d8      	str	r0, [r3, #12]
 8008696:	9804      	ldr	r0, [sp, #16]
 8008698:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 800869a:	61de      	str	r6, [r3, #28]
 800869c:	e9c3 0104 	strd	r0, r1, [r3, #16]
 80086a0:	2000      	movs	r0, #0
 80086a2:	619a      	str	r2, [r3, #24]
 80086a4:	b013      	add	sp, #76	@ 0x4c
 80086a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80086aa:	9906      	ldr	r1, [sp, #24]
 80086ac:	e7ee      	b.n	800868c <D128_1CH_HTONS_VOL_HP+0x2a4>
 80086ae:	bf00      	nop
 80086b0:	00780069 	.word	0x00780069
 80086b4:	005b004e 	.word	0x005b004e
 80086b8:	00420037 	.word	0x00420037
 80086bc:	002d0024 	.word	0x002d0024
 80086c0:	001c0015 	.word	0x001c0015
 80086c4:	000f000a 	.word	0x000f000a
 80086c8:	00060003 	.word	0x00060003
 80086cc:	00880096 	.word	0x00880096
 80086d0:	00a200ac 	.word	0x00a200ac
 80086d4:	0015001c 	.word	0x0015001c
 80086d8:	0024002d 	.word	0x0024002d
 80086dc:	00370042 	.word	0x00370042
 80086e0:	004e005b 	.word	0x004e005b
 80086e4:	00690078 	.word	0x00690078
 80086e8:	20000010 	.word	0x20000010
 80086ec:	00b400ba 	.word	0x00b400ba
 80086f0:	00be00c0 	.word	0x00be00c0
 80086f4:	00c000be 	.word	0x00c000be
 80086f8:	00ba00b4 	.word	0x00ba00b4
 80086fc:	00ac00a2 	.word	0x00ac00a2
 8008700:	00960088 	.word	0x00960088
 8008704:	00030006 	.word	0x00030006
 8008708:	000a000f 	.word	0x000a000f

0800870c <PDM_Filter_Init>:
 800870c:	4a59      	ldr	r2, [pc, #356]	@ (8008874 <PDM_Filter_Init+0x168>)
 800870e:	495a      	ldr	r1, [pc, #360]	@ (8008878 <PDM_Filter_Init+0x16c>)
 8008710:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008712:	6813      	ldr	r3, [r2, #0]
 8008714:	f023 0301 	bic.w	r3, r3, #1
 8008718:	6013      	str	r3, [r2, #0]
 800871a:	680b      	ldr	r3, [r1, #0]
 800871c:	f64f 72f0 	movw	r2, #65520	@ 0xfff0
 8008720:	4013      	ands	r3, r2
 8008722:	f24c 2540 	movw	r5, #49728	@ 0xc240
 8008726:	42ab      	cmp	r3, r5
 8008728:	4604      	mov	r4, r0
 800872a:	d044      	beq.n	80087b6 <PDM_Filter_Init+0xaa>
 800872c:	680b      	ldr	r3, [r1, #0]
 800872e:	f24c 2170 	movw	r1, #49776	@ 0xc270
 8008732:	401a      	ands	r2, r3
 8008734:	428a      	cmp	r2, r1
 8008736:	d03e      	beq.n	80087b6 <PDM_Filter_Init+0xaa>
 8008738:	4b50      	ldr	r3, [pc, #320]	@ (800887c <PDM_Filter_Init+0x170>)
 800873a:	2201      	movs	r2, #1
 800873c:	601a      	str	r2, [r3, #0]
 800873e:	6819      	ldr	r1, [r3, #0]
 8008740:	2900      	cmp	r1, #0
 8008742:	d1fc      	bne.n	800873e <PDM_Filter_Init+0x32>
 8008744:	4b4e      	ldr	r3, [pc, #312]	@ (8008880 <PDM_Filter_Init+0x174>)
 8008746:	4a4f      	ldr	r2, [pc, #316]	@ (8008884 <PDM_Filter_Init+0x178>)
 8008748:	601a      	str	r2, [r3, #0]
 800874a:	681a      	ldr	r2, [r3, #0]
 800874c:	4b4e      	ldr	r3, [pc, #312]	@ (8008888 <PDM_Filter_Init+0x17c>)
 800874e:	429a      	cmp	r2, r3
 8008750:	f104 000c 	add.w	r0, r4, #12
 8008754:	f04f 0240 	mov.w	r2, #64	@ 0x40
 8008758:	d047      	beq.n	80087ea <PDM_Filter_Init+0xde>
 800875a:	f000 f9ad 	bl	8008ab8 <memset>
 800875e:	2300      	movs	r3, #0
 8008760:	6463      	str	r3, [r4, #68]	@ 0x44
 8008762:	8820      	ldrh	r0, [r4, #0]
 8008764:	8963      	ldrh	r3, [r4, #10]
 8008766:	8922      	ldrh	r2, [r4, #8]
 8008768:	86a3      	strh	r3, [r4, #52]	@ 0x34
 800876a:	2801      	cmp	r0, #1
 800876c:	f04f 0300 	mov.w	r3, #0
 8008770:	61a3      	str	r3, [r4, #24]
 8008772:	e9c4 3304 	strd	r3, r3, [r4, #16]
 8008776:	60e3      	str	r3, [r4, #12]
 8008778:	6263      	str	r3, [r4, #36]	@ 0x24
 800877a:	e9c4 3307 	strd	r3, r3, [r4, #28]
 800877e:	6423      	str	r3, [r4, #64]	@ 0x40
 8008780:	86e2      	strh	r2, [r4, #54]	@ 0x36
 8008782:	d93a      	bls.n	80087fa <PDM_Filter_Init+0xee>
 8008784:	2003      	movs	r0, #3
 8008786:	2302      	movs	r3, #2
 8008788:	8862      	ldrh	r2, [r4, #2]
 800878a:	2a01      	cmp	r2, #1
 800878c:	d932      	bls.n	80087f4 <PDM_Filter_Init+0xe8>
 800878e:	2140      	movs	r1, #64	@ 0x40
 8008790:	2300      	movs	r3, #0
 8008792:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 8008794:	f1b2 1f01 	cmp.w	r2, #65537	@ 0x10001
 8008798:	6862      	ldr	r2, [r4, #4]
 800879a:	bf04      	itt	eq
 800879c:	6421      	streq	r1, [r4, #64]	@ 0x40
 800879e:	460b      	moveq	r3, r1
 80087a0:	b11a      	cbz	r2, 80087aa <PDM_Filter_Init+0x9e>
 80087a2:	f043 0310 	orr.w	r3, r3, #16
 80087a6:	6423      	str	r3, [r4, #64]	@ 0x40
 80087a8:	62e2      	str	r2, [r4, #44]	@ 0x2c
 80087aa:	2200      	movs	r2, #0
 80087ac:	8722      	strh	r2, [r4, #56]	@ 0x38
 80087ae:	b908      	cbnz	r0, 80087b4 <PDM_Filter_Init+0xa8>
 80087b0:	3380      	adds	r3, #128	@ 0x80
 80087b2:	6423      	str	r3, [r4, #64]	@ 0x40
 80087b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80087b6:	4b35      	ldr	r3, [pc, #212]	@ (800888c <PDM_Filter_Init+0x180>)
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	2b00      	cmp	r3, #0
 80087bc:	d1bc      	bne.n	8008738 <PDM_Filter_Init+0x2c>
 80087be:	4a34      	ldr	r2, [pc, #208]	@ (8008890 <PDM_Filter_Init+0x184>)
 80087c0:	6813      	ldr	r3, [r2, #0]
 80087c2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80087c6:	f5b3 6f8a 	cmp.w	r3, #1104	@ 0x450
 80087ca:	d006      	beq.n	80087da <PDM_Filter_Init+0xce>
 80087cc:	6813      	ldr	r3, [r2, #0]
 80087ce:	f240 4283 	movw	r2, #1155	@ 0x483
 80087d2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80087d6:	4293      	cmp	r3, r2
 80087d8:	d1ae      	bne.n	8008738 <PDM_Filter_Init+0x2c>
 80087da:	4b2e      	ldr	r3, [pc, #184]	@ (8008894 <PDM_Filter_Init+0x188>)
 80087dc:	2201      	movs	r2, #1
 80087de:	601a      	str	r2, [r3, #0]
 80087e0:	6819      	ldr	r1, [r3, #0]
 80087e2:	2900      	cmp	r1, #0
 80087e4:	d1fc      	bne.n	80087e0 <PDM_Filter_Init+0xd4>
 80087e6:	4b2c      	ldr	r3, [pc, #176]	@ (8008898 <PDM_Filter_Init+0x18c>)
 80087e8:	e7ad      	b.n	8008746 <PDM_Filter_Init+0x3a>
 80087ea:	f000 f965 	bl	8008ab8 <memset>
 80087ee:	4b26      	ldr	r3, [pc, #152]	@ (8008888 <PDM_Filter_Init+0x17c>)
 80087f0:	6463      	str	r3, [r4, #68]	@ 0x44
 80087f2:	e7b6      	b.n	8008762 <PDM_Filter_Init+0x56>
 80087f4:	d038      	beq.n	8008868 <PDM_Filter_Init+0x15c>
 80087f6:	4618      	mov	r0, r3
 80087f8:	e7c9      	b.n	800878e <PDM_Filter_Init+0x82>
 80087fa:	4d28      	ldr	r5, [pc, #160]	@ (800889c <PDM_Filter_Init+0x190>)
 80087fc:	782a      	ldrb	r2, [r5, #0]
 80087fe:	d01a      	beq.n	8008836 <PDM_Filter_Init+0x12a>
 8008800:	2a01      	cmp	r2, #1
 8008802:	d001      	beq.n	8008808 <PDM_Filter_Init+0xfc>
 8008804:	2001      	movs	r0, #1
 8008806:	e7bf      	b.n	8008788 <PDM_Filter_Init+0x7c>
 8008808:	4925      	ldr	r1, [pc, #148]	@ (80088a0 <PDM_Filter_Init+0x194>)
 800880a:	f8df c09c 	ldr.w	ip, [pc, #156]	@ 80088a8 <PDM_Filter_Init+0x19c>
 800880e:	4f25      	ldr	r7, [pc, #148]	@ (80088a4 <PDM_Filter_Init+0x198>)
 8008810:	f501 6680 	add.w	r6, r1, #1024	@ 0x400
 8008814:	f851 2f04 	ldr.w	r2, [r1, #4]!
 8008818:	ea0c 5302 	and.w	r3, ip, r2, lsl #20
 800881c:	ea02 0007 	and.w	r0, r2, r7
 8008820:	4303      	orrs	r3, r0
 8008822:	f3c2 5209 	ubfx	r2, r2, #20, #10
 8008826:	4413      	add	r3, r2
 8008828:	428e      	cmp	r6, r1
 800882a:	600b      	str	r3, [r1, #0]
 800882c:	d1f2      	bne.n	8008814 <PDM_Filter_Init+0x108>
 800882e:	2300      	movs	r3, #0
 8008830:	702b      	strb	r3, [r5, #0]
 8008832:	2001      	movs	r0, #1
 8008834:	e7a8      	b.n	8008788 <PDM_Filter_Init+0x7c>
 8008836:	2a00      	cmp	r2, #0
 8008838:	d1a6      	bne.n	8008788 <PDM_Filter_Init+0x7c>
 800883a:	4919      	ldr	r1, [pc, #100]	@ (80088a0 <PDM_Filter_Init+0x194>)
 800883c:	f8df c068 	ldr.w	ip, [pc, #104]	@ 80088a8 <PDM_Filter_Init+0x19c>
 8008840:	4f18      	ldr	r7, [pc, #96]	@ (80088a4 <PDM_Filter_Init+0x198>)
 8008842:	f501 6680 	add.w	r6, r1, #1024	@ 0x400
 8008846:	f851 2f04 	ldr.w	r2, [r1, #4]!
 800884a:	ea0c 5302 	and.w	r3, ip, r2, lsl #20
 800884e:	ea02 0007 	and.w	r0, r2, r7
 8008852:	4303      	orrs	r3, r0
 8008854:	f3c2 5209 	ubfx	r2, r2, #20, #10
 8008858:	4413      	add	r3, r2
 800885a:	428e      	cmp	r6, r1
 800885c:	600b      	str	r3, [r1, #0]
 800885e:	d1f2      	bne.n	8008846 <PDM_Filter_Init+0x13a>
 8008860:	2001      	movs	r0, #1
 8008862:	7028      	strb	r0, [r5, #0]
 8008864:	2300      	movs	r3, #0
 8008866:	e78f      	b.n	8008788 <PDM_Filter_Init+0x7c>
 8008868:	2220      	movs	r2, #32
 800886a:	4618      	mov	r0, r3
 800886c:	6422      	str	r2, [r4, #64]	@ 0x40
 800886e:	4613      	mov	r3, r2
 8008870:	2160      	movs	r1, #96	@ 0x60
 8008872:	e78e      	b.n	8008792 <PDM_Filter_Init+0x86>
 8008874:	e0002000 	.word	0xe0002000
 8008878:	e000ed00 	.word	0xe000ed00
 800887c:	40023008 	.word	0x40023008
 8008880:	40023000 	.word	0x40023000
 8008884:	f407a5c2 	.word	0xf407a5c2
 8008888:	b5e8b5cd 	.word	0xb5e8b5cd
 800888c:	e0042000 	.word	0xe0042000
 8008890:	5c001000 	.word	0x5c001000
 8008894:	58024c08 	.word	0x58024c08
 8008898:	58024c00 	.word	0x58024c00
 800889c:	2000501e 	.word	0x2000501e
 80088a0:	2000000c 	.word	0x2000000c
 80088a4:	000ffc00 	.word	0x000ffc00
 80088a8:	3ff00000 	.word	0x3ff00000

080088ac <PDM_Filter_setConfig>:
 80088ac:	4b6d      	ldr	r3, [pc, #436]	@ (8008a64 <PDM_Filter_setConfig+0x1b8>)
 80088ae:	6c42      	ldr	r2, [r0, #68]	@ 0x44
 80088b0:	429a      	cmp	r2, r3
 80088b2:	d12f      	bne.n	8008914 <PDM_Filter_setConfig+0x68>
 80088b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80088b6:	880e      	ldrh	r6, [r1, #0]
 80088b8:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 80088ba:	f9b1 7004 	ldrsh.w	r7, [r1, #4]
 80088be:	ed2d 8b02 	vpush	{d8}
 80088c2:	4604      	mov	r4, r0
 80088c4:	1e72      	subs	r2, r6, #1
 80088c6:	460d      	mov	r5, r1
 80088c8:	2a06      	cmp	r2, #6
 80088ca:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 80088ce:	f9b0 0038 	ldrsh.w	r0, [r0, #56]	@ 0x38
 80088d2:	6421      	str	r1, [r4, #64]	@ 0x40
 80088d4:	b083      	sub	sp, #12
 80088d6:	d904      	bls.n	80088e2 <PDM_Filter_setConfig+0x36>
 80088d8:	42b8      	cmp	r0, r7
 80088da:	f000 80bb 	beq.w	8008a54 <PDM_Filter_setConfig+0x1a8>
 80088de:	2008      	movs	r0, #8
 80088e0:	e01d      	b.n	800891e <PDM_Filter_setConfig+0x72>
 80088e2:	8e22      	ldrh	r2, [r4, #48]	@ 0x30
 80088e4:	42b2      	cmp	r2, r6
 80088e6:	d070      	beq.n	80089ca <PDM_Filter_setConfig+0x11e>
 80088e8:	f423 7387 	bic.w	r3, r3, #270	@ 0x10e
 80088ec:	f023 0301 	bic.w	r3, r3, #1
 80088f0:	4333      	orrs	r3, r6
 80088f2:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80088f6:	6423      	str	r3, [r4, #64]	@ 0x40
 80088f8:	2a70      	cmp	r2, #112	@ 0x70
 80088fa:	f003 030f 	and.w	r3, r3, #15
 80088fe:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8008902:	d067      	beq.n	80089d4 <PDM_Filter_setConfig+0x128>
 8008904:	2b06      	cmp	r3, #6
 8008906:	d809      	bhi.n	800891c <PDM_Filter_setConfig+0x70>
 8008908:	e8df f003 	tbb	[pc, r3]
 800890c:	89868380 	.word	0x89868380
 8008910:	8f8c      	.short	0x8f8c
 8008912:	7d          	.byte	0x7d
 8008913:	00          	.byte	0x00
 8008914:	2004      	movs	r0, #4
 8008916:	4770      	bx	lr
 8008918:	4b53      	ldr	r3, [pc, #332]	@ (8008a68 <PDM_Filter_setConfig+0x1bc>)
 800891a:	64a3      	str	r3, [r4, #72]	@ 0x48
 800891c:	2000      	movs	r0, #0
 800891e:	f117 0f0c 	cmn.w	r7, #12
 8008922:	da0a      	bge.n	800893a <PDM_Filter_setConfig+0x8e>
 8008924:	f64f 73f4 	movw	r3, #65524	@ 0xfff4
 8008928:	3040      	adds	r0, #64	@ 0x40
 800892a:	80ab      	strh	r3, [r5, #4]
 800892c:	886b      	ldrh	r3, [r5, #2]
 800892e:	8663      	strh	r3, [r4, #50]	@ 0x32
 8008930:	8626      	strh	r6, [r4, #48]	@ 0x30
 8008932:	b003      	add	sp, #12
 8008934:	ecbd 8b02 	vpop	{d8}
 8008938:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800893a:	2f33      	cmp	r7, #51	@ 0x33
 800893c:	dc41      	bgt.n	80089c2 <PDM_Filter_setConfig+0x116>
 800893e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008940:	f003 030f 	and.w	r3, r3, #15
 8008944:	3b01      	subs	r3, #1
 8008946:	2b06      	cmp	r3, #6
 8008948:	d858      	bhi.n	80089fc <PDM_Filter_setConfig+0x150>
 800894a:	4948      	ldr	r1, [pc, #288]	@ (8008a6c <PDM_Filter_setConfig+0x1c0>)
 800894c:	4a48      	ldr	r2, [pc, #288]	@ (8008a70 <PDM_Filter_setConfig+0x1c4>)
 800894e:	eddf 0a49 	vldr	s1, [pc, #292]	@ 8008a74 <PDM_Filter_setConfig+0x1c8>
 8008952:	9001      	str	r0, [sp, #4]
 8008954:	009b      	lsls	r3, r3, #2
 8008956:	4419      	add	r1, r3
 8008958:	edd1 7a00 	vldr	s15, [r1]
 800895c:	4413      	add	r3, r2
 800895e:	ee70 0ae7 	vsub.f32	s1, s1, s15
 8008962:	eeb0 0a00 	vmov.f32	s0, #0	@ 0x40000000  2.0
 8008966:	ed93 8a00 	vldr	s16, [r3]
 800896a:	f000 f99b 	bl	8008ca4 <powf>
 800896e:	9801      	ldr	r0, [sp, #4]
 8008970:	eef0 8a40 	vmov.f32	s17, s0
 8008974:	ee07 7a10 	vmov	s14, r7
 8008978:	eddf 7a3f 	vldr	s15, [pc, #252]	@ 8008a78 <PDM_Filter_setConfig+0x1cc>
 800897c:	9001      	str	r0, [sp, #4]
 800897e:	eef8 0ac7 	vcvt.f32.s32	s1, s14
 8008982:	eeb2 0a04 	vmov.f32	s0, #36	@ 0x41200000  10.0
 8008986:	ee60 0aa7 	vmul.f32	s1, s1, s15
 800898a:	f000 f98b 	bl	8008ca4 <powf>
 800898e:	ee28 8a28 	vmul.f32	s16, s16, s17
 8008992:	ee28 0a00 	vmul.f32	s0, s16, s0
 8008996:	f000 f9e7 	bl	8008d68 <roundf>
 800899a:	9801      	ldr	r0, [sp, #4]
 800899c:	886b      	ldrh	r3, [r5, #2]
 800899e:	8663      	strh	r3, [r4, #50]	@ 0x32
 80089a0:	eebc 0ac0 	vcvt.u32.f32	s0, s0
 80089a4:	8727      	strh	r7, [r4, #56]	@ 0x38
 80089a6:	8626      	strh	r6, [r4, #48]	@ 0x30
 80089a8:	ed84 0a0f 	vstr	s0, [r4, #60]	@ 0x3c
 80089ac:	2800      	cmp	r0, #0
 80089ae:	d1c0      	bne.n	8008932 <PDM_Filter_setConfig+0x86>
 80089b0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80089b2:	2000      	movs	r0, #0
 80089b4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80089b8:	6423      	str	r3, [r4, #64]	@ 0x40
 80089ba:	b003      	add	sp, #12
 80089bc:	ecbd 8b02 	vpop	{d8}
 80089c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80089c2:	2333      	movs	r3, #51	@ 0x33
 80089c4:	3040      	adds	r0, #64	@ 0x40
 80089c6:	80ab      	strh	r3, [r5, #4]
 80089c8:	e7b0      	b.n	800892c <PDM_Filter_setConfig+0x80>
 80089ca:	42b8      	cmp	r0, r7
 80089cc:	d1a6      	bne.n	800891c <PDM_Filter_setConfig+0x70>
 80089ce:	886b      	ldrh	r3, [r5, #2]
 80089d0:	8663      	strh	r3, [r4, #50]	@ 0x32
 80089d2:	e7ed      	b.n	80089b0 <PDM_Filter_setConfig+0x104>
 80089d4:	2b06      	cmp	r3, #6
 80089d6:	d8a1      	bhi.n	800891c <PDM_Filter_setConfig+0x70>
 80089d8:	a201      	add	r2, pc, #4	@ (adr r2, 80089e0 <PDM_Filter_setConfig+0x134>)
 80089da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80089de:	bf00      	nop
 80089e0:	08008a4f 	.word	0x08008a4f
 80089e4:	08008a49 	.word	0x08008a49
 80089e8:	08008a3d 	.word	0x08008a3d
 80089ec:	08008a37 	.word	0x08008a37
 80089f0:	08008919 	.word	0x08008919
 80089f4:	08008a31 	.word	0x08008a31
 80089f8:	08008a43 	.word	0x08008a43
 80089fc:	eddf 8a1f 	vldr	s17, [pc, #124]	@ 8008a7c <PDM_Filter_setConfig+0x1d0>
 8008a00:	ed9f 8a1f 	vldr	s16, [pc, #124]	@ 8008a80 <PDM_Filter_setConfig+0x1d4>
 8008a04:	e7b6      	b.n	8008974 <PDM_Filter_setConfig+0xc8>
 8008a06:	4b1f      	ldr	r3, [pc, #124]	@ (8008a84 <PDM_Filter_setConfig+0x1d8>)
 8008a08:	64a3      	str	r3, [r4, #72]	@ 0x48
 8008a0a:	e787      	b.n	800891c <PDM_Filter_setConfig+0x70>
 8008a0c:	4b1e      	ldr	r3, [pc, #120]	@ (8008a88 <PDM_Filter_setConfig+0x1dc>)
 8008a0e:	64a3      	str	r3, [r4, #72]	@ 0x48
 8008a10:	e784      	b.n	800891c <PDM_Filter_setConfig+0x70>
 8008a12:	4b1e      	ldr	r3, [pc, #120]	@ (8008a8c <PDM_Filter_setConfig+0x1e0>)
 8008a14:	64a3      	str	r3, [r4, #72]	@ 0x48
 8008a16:	e781      	b.n	800891c <PDM_Filter_setConfig+0x70>
 8008a18:	4b1d      	ldr	r3, [pc, #116]	@ (8008a90 <PDM_Filter_setConfig+0x1e4>)
 8008a1a:	64a3      	str	r3, [r4, #72]	@ 0x48
 8008a1c:	e77e      	b.n	800891c <PDM_Filter_setConfig+0x70>
 8008a1e:	4b1d      	ldr	r3, [pc, #116]	@ (8008a94 <PDM_Filter_setConfig+0x1e8>)
 8008a20:	64a3      	str	r3, [r4, #72]	@ 0x48
 8008a22:	e77b      	b.n	800891c <PDM_Filter_setConfig+0x70>
 8008a24:	4b1c      	ldr	r3, [pc, #112]	@ (8008a98 <PDM_Filter_setConfig+0x1ec>)
 8008a26:	64a3      	str	r3, [r4, #72]	@ 0x48
 8008a28:	e778      	b.n	800891c <PDM_Filter_setConfig+0x70>
 8008a2a:	4b1c      	ldr	r3, [pc, #112]	@ (8008a9c <PDM_Filter_setConfig+0x1f0>)
 8008a2c:	64a3      	str	r3, [r4, #72]	@ 0x48
 8008a2e:	e775      	b.n	800891c <PDM_Filter_setConfig+0x70>
 8008a30:	4b1b      	ldr	r3, [pc, #108]	@ (8008aa0 <PDM_Filter_setConfig+0x1f4>)
 8008a32:	64a3      	str	r3, [r4, #72]	@ 0x48
 8008a34:	e772      	b.n	800891c <PDM_Filter_setConfig+0x70>
 8008a36:	4b1b      	ldr	r3, [pc, #108]	@ (8008aa4 <PDM_Filter_setConfig+0x1f8>)
 8008a38:	64a3      	str	r3, [r4, #72]	@ 0x48
 8008a3a:	e76f      	b.n	800891c <PDM_Filter_setConfig+0x70>
 8008a3c:	4b1a      	ldr	r3, [pc, #104]	@ (8008aa8 <PDM_Filter_setConfig+0x1fc>)
 8008a3e:	64a3      	str	r3, [r4, #72]	@ 0x48
 8008a40:	e76c      	b.n	800891c <PDM_Filter_setConfig+0x70>
 8008a42:	4b1a      	ldr	r3, [pc, #104]	@ (8008aac <PDM_Filter_setConfig+0x200>)
 8008a44:	64a3      	str	r3, [r4, #72]	@ 0x48
 8008a46:	e769      	b.n	800891c <PDM_Filter_setConfig+0x70>
 8008a48:	4b19      	ldr	r3, [pc, #100]	@ (8008ab0 <PDM_Filter_setConfig+0x204>)
 8008a4a:	64a3      	str	r3, [r4, #72]	@ 0x48
 8008a4c:	e766      	b.n	800891c <PDM_Filter_setConfig+0x70>
 8008a4e:	4b19      	ldr	r3, [pc, #100]	@ (8008ab4 <PDM_Filter_setConfig+0x208>)
 8008a50:	64a3      	str	r3, [r4, #72]	@ 0x48
 8008a52:	e763      	b.n	800891c <PDM_Filter_setConfig+0x70>
 8008a54:	8e23      	ldrh	r3, [r4, #48]	@ 0x30
 8008a56:	42b3      	cmp	r3, r6
 8008a58:	f47f af41 	bne.w	80088de <PDM_Filter_setConfig+0x32>
 8008a5c:	886b      	ldrh	r3, [r5, #2]
 8008a5e:	8663      	strh	r3, [r4, #50]	@ 0x32
 8008a60:	2008      	movs	r0, #8
 8008a62:	e766      	b.n	8008932 <PDM_Filter_setConfig+0x86>
 8008a64:	b5e8b5cd 	.word	0xb5e8b5cd
 8008a68:	08007b8d 	.word	0x08007b8d
 8008a6c:	080257e0 	.word	0x080257e0
 8008a70:	080257fc 	.word	0x080257fc
 8008a74:	42000000 	.word	0x42000000
 8008a78:	3d4ccccd 	.word	0x3d4ccccd
 8008a7c:	4f800000 	.word	0x4f800000
 8008a80:	00000000 	.word	0x00000000
 8008a84:	08006f8d 	.word	0x08006f8d
 8008a88:	08007115 	.word	0x08007115
 8008a8c:	080072fd 	.word	0x080072fd
 8008a90:	08007519 	.word	0x08007519
 8008a94:	080077ad 	.word	0x080077ad
 8008a98:	08006ced 	.word	0x08006ced
 8008a9c:	08006e05 	.word	0x08006e05
 8008aa0:	08007c75 	.word	0x08007c75
 8008aa4:	080083e9 	.word	0x080083e9
 8008aa8:	080081e1 	.word	0x080081e1
 8008aac:	08007db9 	.word	0x08007db9
 8008ab0:	08008041 	.word	0x08008041
 8008ab4:	08007ed5 	.word	0x08007ed5

08008ab8 <memset>:
 8008ab8:	4402      	add	r2, r0
 8008aba:	4603      	mov	r3, r0
 8008abc:	4293      	cmp	r3, r2
 8008abe:	d100      	bne.n	8008ac2 <memset+0xa>
 8008ac0:	4770      	bx	lr
 8008ac2:	f803 1b01 	strb.w	r1, [r3], #1
 8008ac6:	e7f9      	b.n	8008abc <memset+0x4>

08008ac8 <_reclaim_reent>:
 8008ac8:	4b2d      	ldr	r3, [pc, #180]	@ (8008b80 <_reclaim_reent+0xb8>)
 8008aca:	681b      	ldr	r3, [r3, #0]
 8008acc:	4283      	cmp	r3, r0
 8008ace:	b570      	push	{r4, r5, r6, lr}
 8008ad0:	4604      	mov	r4, r0
 8008ad2:	d053      	beq.n	8008b7c <_reclaim_reent+0xb4>
 8008ad4:	69c3      	ldr	r3, [r0, #28]
 8008ad6:	b31b      	cbz	r3, 8008b20 <_reclaim_reent+0x58>
 8008ad8:	68db      	ldr	r3, [r3, #12]
 8008ada:	b163      	cbz	r3, 8008af6 <_reclaim_reent+0x2e>
 8008adc:	2500      	movs	r5, #0
 8008ade:	69e3      	ldr	r3, [r4, #28]
 8008ae0:	68db      	ldr	r3, [r3, #12]
 8008ae2:	5959      	ldr	r1, [r3, r5]
 8008ae4:	b9b1      	cbnz	r1, 8008b14 <_reclaim_reent+0x4c>
 8008ae6:	3504      	adds	r5, #4
 8008ae8:	2d80      	cmp	r5, #128	@ 0x80
 8008aea:	d1f8      	bne.n	8008ade <_reclaim_reent+0x16>
 8008aec:	69e3      	ldr	r3, [r4, #28]
 8008aee:	4620      	mov	r0, r4
 8008af0:	68d9      	ldr	r1, [r3, #12]
 8008af2:	f000 f881 	bl	8008bf8 <_free_r>
 8008af6:	69e3      	ldr	r3, [r4, #28]
 8008af8:	6819      	ldr	r1, [r3, #0]
 8008afa:	b111      	cbz	r1, 8008b02 <_reclaim_reent+0x3a>
 8008afc:	4620      	mov	r0, r4
 8008afe:	f000 f87b 	bl	8008bf8 <_free_r>
 8008b02:	69e3      	ldr	r3, [r4, #28]
 8008b04:	689d      	ldr	r5, [r3, #8]
 8008b06:	b15d      	cbz	r5, 8008b20 <_reclaim_reent+0x58>
 8008b08:	4629      	mov	r1, r5
 8008b0a:	4620      	mov	r0, r4
 8008b0c:	682d      	ldr	r5, [r5, #0]
 8008b0e:	f000 f873 	bl	8008bf8 <_free_r>
 8008b12:	e7f8      	b.n	8008b06 <_reclaim_reent+0x3e>
 8008b14:	680e      	ldr	r6, [r1, #0]
 8008b16:	4620      	mov	r0, r4
 8008b18:	f000 f86e 	bl	8008bf8 <_free_r>
 8008b1c:	4631      	mov	r1, r6
 8008b1e:	e7e1      	b.n	8008ae4 <_reclaim_reent+0x1c>
 8008b20:	6961      	ldr	r1, [r4, #20]
 8008b22:	b111      	cbz	r1, 8008b2a <_reclaim_reent+0x62>
 8008b24:	4620      	mov	r0, r4
 8008b26:	f000 f867 	bl	8008bf8 <_free_r>
 8008b2a:	69e1      	ldr	r1, [r4, #28]
 8008b2c:	b111      	cbz	r1, 8008b34 <_reclaim_reent+0x6c>
 8008b2e:	4620      	mov	r0, r4
 8008b30:	f000 f862 	bl	8008bf8 <_free_r>
 8008b34:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8008b36:	b111      	cbz	r1, 8008b3e <_reclaim_reent+0x76>
 8008b38:	4620      	mov	r0, r4
 8008b3a:	f000 f85d 	bl	8008bf8 <_free_r>
 8008b3e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008b40:	b111      	cbz	r1, 8008b48 <_reclaim_reent+0x80>
 8008b42:	4620      	mov	r0, r4
 8008b44:	f000 f858 	bl	8008bf8 <_free_r>
 8008b48:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8008b4a:	b111      	cbz	r1, 8008b52 <_reclaim_reent+0x8a>
 8008b4c:	4620      	mov	r0, r4
 8008b4e:	f000 f853 	bl	8008bf8 <_free_r>
 8008b52:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8008b54:	b111      	cbz	r1, 8008b5c <_reclaim_reent+0x94>
 8008b56:	4620      	mov	r0, r4
 8008b58:	f000 f84e 	bl	8008bf8 <_free_r>
 8008b5c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8008b5e:	b111      	cbz	r1, 8008b66 <_reclaim_reent+0x9e>
 8008b60:	4620      	mov	r0, r4
 8008b62:	f000 f849 	bl	8008bf8 <_free_r>
 8008b66:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8008b68:	b111      	cbz	r1, 8008b70 <_reclaim_reent+0xa8>
 8008b6a:	4620      	mov	r0, r4
 8008b6c:	f000 f844 	bl	8008bf8 <_free_r>
 8008b70:	6a23      	ldr	r3, [r4, #32]
 8008b72:	b11b      	cbz	r3, 8008b7c <_reclaim_reent+0xb4>
 8008b74:	4620      	mov	r0, r4
 8008b76:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8008b7a:	4718      	bx	r3
 8008b7c:	bd70      	pop	{r4, r5, r6, pc}
 8008b7e:	bf00      	nop
 8008b80:	20000410 	.word	0x20000410

08008b84 <__errno>:
 8008b84:	4b01      	ldr	r3, [pc, #4]	@ (8008b8c <__errno+0x8>)
 8008b86:	6818      	ldr	r0, [r3, #0]
 8008b88:	4770      	bx	lr
 8008b8a:	bf00      	nop
 8008b8c:	20000410 	.word	0x20000410

08008b90 <__libc_init_array>:
 8008b90:	b570      	push	{r4, r5, r6, lr}
 8008b92:	4d0d      	ldr	r5, [pc, #52]	@ (8008bc8 <__libc_init_array+0x38>)
 8008b94:	4c0d      	ldr	r4, [pc, #52]	@ (8008bcc <__libc_init_array+0x3c>)
 8008b96:	1b64      	subs	r4, r4, r5
 8008b98:	10a4      	asrs	r4, r4, #2
 8008b9a:	2600      	movs	r6, #0
 8008b9c:	42a6      	cmp	r6, r4
 8008b9e:	d109      	bne.n	8008bb4 <__libc_init_array+0x24>
 8008ba0:	4d0b      	ldr	r5, [pc, #44]	@ (8008bd0 <__libc_init_array+0x40>)
 8008ba2:	4c0c      	ldr	r4, [pc, #48]	@ (8008bd4 <__libc_init_array+0x44>)
 8008ba4:	f000 fc6a 	bl	800947c <_init>
 8008ba8:	1b64      	subs	r4, r4, r5
 8008baa:	10a4      	asrs	r4, r4, #2
 8008bac:	2600      	movs	r6, #0
 8008bae:	42a6      	cmp	r6, r4
 8008bb0:	d105      	bne.n	8008bbe <__libc_init_array+0x2e>
 8008bb2:	bd70      	pop	{r4, r5, r6, pc}
 8008bb4:	f855 3b04 	ldr.w	r3, [r5], #4
 8008bb8:	4798      	blx	r3
 8008bba:	3601      	adds	r6, #1
 8008bbc:	e7ee      	b.n	8008b9c <__libc_init_array+0xc>
 8008bbe:	f855 3b04 	ldr.w	r3, [r5], #4
 8008bc2:	4798      	blx	r3
 8008bc4:	3601      	adds	r6, #1
 8008bc6:	e7f2      	b.n	8008bae <__libc_init_array+0x1e>
 8008bc8:	08025838 	.word	0x08025838
 8008bcc:	08025838 	.word	0x08025838
 8008bd0:	08025838 	.word	0x08025838
 8008bd4:	0802583c 	.word	0x0802583c

08008bd8 <__retarget_lock_acquire_recursive>:
 8008bd8:	4770      	bx	lr

08008bda <__retarget_lock_release_recursive>:
 8008bda:	4770      	bx	lr

08008bdc <memcpy>:
 8008bdc:	440a      	add	r2, r1
 8008bde:	4291      	cmp	r1, r2
 8008be0:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8008be4:	d100      	bne.n	8008be8 <memcpy+0xc>
 8008be6:	4770      	bx	lr
 8008be8:	b510      	push	{r4, lr}
 8008bea:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008bee:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008bf2:	4291      	cmp	r1, r2
 8008bf4:	d1f9      	bne.n	8008bea <memcpy+0xe>
 8008bf6:	bd10      	pop	{r4, pc}

08008bf8 <_free_r>:
 8008bf8:	b538      	push	{r3, r4, r5, lr}
 8008bfa:	4605      	mov	r5, r0
 8008bfc:	2900      	cmp	r1, #0
 8008bfe:	d041      	beq.n	8008c84 <_free_r+0x8c>
 8008c00:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008c04:	1f0c      	subs	r4, r1, #4
 8008c06:	2b00      	cmp	r3, #0
 8008c08:	bfb8      	it	lt
 8008c0a:	18e4      	addlt	r4, r4, r3
 8008c0c:	f000 f83e 	bl	8008c8c <__malloc_lock>
 8008c10:	4a1d      	ldr	r2, [pc, #116]	@ (8008c88 <_free_r+0x90>)
 8008c12:	6813      	ldr	r3, [r2, #0]
 8008c14:	b933      	cbnz	r3, 8008c24 <_free_r+0x2c>
 8008c16:	6063      	str	r3, [r4, #4]
 8008c18:	6014      	str	r4, [r2, #0]
 8008c1a:	4628      	mov	r0, r5
 8008c1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008c20:	f000 b83a 	b.w	8008c98 <__malloc_unlock>
 8008c24:	42a3      	cmp	r3, r4
 8008c26:	d908      	bls.n	8008c3a <_free_r+0x42>
 8008c28:	6820      	ldr	r0, [r4, #0]
 8008c2a:	1821      	adds	r1, r4, r0
 8008c2c:	428b      	cmp	r3, r1
 8008c2e:	bf01      	itttt	eq
 8008c30:	6819      	ldreq	r1, [r3, #0]
 8008c32:	685b      	ldreq	r3, [r3, #4]
 8008c34:	1809      	addeq	r1, r1, r0
 8008c36:	6021      	streq	r1, [r4, #0]
 8008c38:	e7ed      	b.n	8008c16 <_free_r+0x1e>
 8008c3a:	461a      	mov	r2, r3
 8008c3c:	685b      	ldr	r3, [r3, #4]
 8008c3e:	b10b      	cbz	r3, 8008c44 <_free_r+0x4c>
 8008c40:	42a3      	cmp	r3, r4
 8008c42:	d9fa      	bls.n	8008c3a <_free_r+0x42>
 8008c44:	6811      	ldr	r1, [r2, #0]
 8008c46:	1850      	adds	r0, r2, r1
 8008c48:	42a0      	cmp	r0, r4
 8008c4a:	d10b      	bne.n	8008c64 <_free_r+0x6c>
 8008c4c:	6820      	ldr	r0, [r4, #0]
 8008c4e:	4401      	add	r1, r0
 8008c50:	1850      	adds	r0, r2, r1
 8008c52:	4283      	cmp	r3, r0
 8008c54:	6011      	str	r1, [r2, #0]
 8008c56:	d1e0      	bne.n	8008c1a <_free_r+0x22>
 8008c58:	6818      	ldr	r0, [r3, #0]
 8008c5a:	685b      	ldr	r3, [r3, #4]
 8008c5c:	6053      	str	r3, [r2, #4]
 8008c5e:	4408      	add	r0, r1
 8008c60:	6010      	str	r0, [r2, #0]
 8008c62:	e7da      	b.n	8008c1a <_free_r+0x22>
 8008c64:	d902      	bls.n	8008c6c <_free_r+0x74>
 8008c66:	230c      	movs	r3, #12
 8008c68:	602b      	str	r3, [r5, #0]
 8008c6a:	e7d6      	b.n	8008c1a <_free_r+0x22>
 8008c6c:	6820      	ldr	r0, [r4, #0]
 8008c6e:	1821      	adds	r1, r4, r0
 8008c70:	428b      	cmp	r3, r1
 8008c72:	bf04      	itt	eq
 8008c74:	6819      	ldreq	r1, [r3, #0]
 8008c76:	685b      	ldreq	r3, [r3, #4]
 8008c78:	6063      	str	r3, [r4, #4]
 8008c7a:	bf04      	itt	eq
 8008c7c:	1809      	addeq	r1, r1, r0
 8008c7e:	6021      	streq	r1, [r4, #0]
 8008c80:	6054      	str	r4, [r2, #4]
 8008c82:	e7ca      	b.n	8008c1a <_free_r+0x22>
 8008c84:	bd38      	pop	{r3, r4, r5, pc}
 8008c86:	bf00      	nop
 8008c88:	2000515c 	.word	0x2000515c

08008c8c <__malloc_lock>:
 8008c8c:	4801      	ldr	r0, [pc, #4]	@ (8008c94 <__malloc_lock+0x8>)
 8008c8e:	f7ff bfa3 	b.w	8008bd8 <__retarget_lock_acquire_recursive>
 8008c92:	bf00      	nop
 8008c94:	20005158 	.word	0x20005158

08008c98 <__malloc_unlock>:
 8008c98:	4801      	ldr	r0, [pc, #4]	@ (8008ca0 <__malloc_unlock+0x8>)
 8008c9a:	f7ff bf9e 	b.w	8008bda <__retarget_lock_release_recursive>
 8008c9e:	bf00      	nop
 8008ca0:	20005158 	.word	0x20005158

08008ca4 <powf>:
 8008ca4:	b508      	push	{r3, lr}
 8008ca6:	ed2d 8b04 	vpush	{d8-d9}
 8008caa:	eeb0 8a60 	vmov.f32	s16, s1
 8008cae:	eeb0 9a40 	vmov.f32	s18, s0
 8008cb2:	f000 f87d 	bl	8008db0 <__ieee754_powf>
 8008cb6:	eeb4 8a48 	vcmp.f32	s16, s16
 8008cba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008cbe:	eef0 8a40 	vmov.f32	s17, s0
 8008cc2:	d63e      	bvs.n	8008d42 <powf+0x9e>
 8008cc4:	eeb5 9a40 	vcmp.f32	s18, #0.0
 8008cc8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008ccc:	d112      	bne.n	8008cf4 <powf+0x50>
 8008cce:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8008cd2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008cd6:	d039      	beq.n	8008d4c <powf+0xa8>
 8008cd8:	eeb0 0a48 	vmov.f32	s0, s16
 8008cdc:	f000 f839 	bl	8008d52 <finitef>
 8008ce0:	b378      	cbz	r0, 8008d42 <powf+0x9e>
 8008ce2:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8008ce6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008cea:	d52a      	bpl.n	8008d42 <powf+0x9e>
 8008cec:	f7ff ff4a 	bl	8008b84 <__errno>
 8008cf0:	2322      	movs	r3, #34	@ 0x22
 8008cf2:	e014      	b.n	8008d1e <powf+0x7a>
 8008cf4:	f000 f82d 	bl	8008d52 <finitef>
 8008cf8:	b998      	cbnz	r0, 8008d22 <powf+0x7e>
 8008cfa:	eeb0 0a49 	vmov.f32	s0, s18
 8008cfe:	f000 f828 	bl	8008d52 <finitef>
 8008d02:	b170      	cbz	r0, 8008d22 <powf+0x7e>
 8008d04:	eeb0 0a48 	vmov.f32	s0, s16
 8008d08:	f000 f823 	bl	8008d52 <finitef>
 8008d0c:	b148      	cbz	r0, 8008d22 <powf+0x7e>
 8008d0e:	eef4 8a68 	vcmp.f32	s17, s17
 8008d12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008d16:	d7e9      	bvc.n	8008cec <powf+0x48>
 8008d18:	f7ff ff34 	bl	8008b84 <__errno>
 8008d1c:	2321      	movs	r3, #33	@ 0x21
 8008d1e:	6003      	str	r3, [r0, #0]
 8008d20:	e00f      	b.n	8008d42 <powf+0x9e>
 8008d22:	eef5 8a40 	vcmp.f32	s17, #0.0
 8008d26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008d2a:	d10a      	bne.n	8008d42 <powf+0x9e>
 8008d2c:	eeb0 0a49 	vmov.f32	s0, s18
 8008d30:	f000 f80f 	bl	8008d52 <finitef>
 8008d34:	b128      	cbz	r0, 8008d42 <powf+0x9e>
 8008d36:	eeb0 0a48 	vmov.f32	s0, s16
 8008d3a:	f000 f80a 	bl	8008d52 <finitef>
 8008d3e:	2800      	cmp	r0, #0
 8008d40:	d1d4      	bne.n	8008cec <powf+0x48>
 8008d42:	eeb0 0a68 	vmov.f32	s0, s17
 8008d46:	ecbd 8b04 	vpop	{d8-d9}
 8008d4a:	bd08      	pop	{r3, pc}
 8008d4c:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 8008d50:	e7f7      	b.n	8008d42 <powf+0x9e>

08008d52 <finitef>:
 8008d52:	ee10 3a10 	vmov	r3, s0
 8008d56:	f023 4000 	bic.w	r0, r3, #2147483648	@ 0x80000000
 8008d5a:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 8008d5e:	bfac      	ite	ge
 8008d60:	2000      	movge	r0, #0
 8008d62:	2001      	movlt	r0, #1
 8008d64:	4770      	bx	lr
	...

08008d68 <roundf>:
 8008d68:	ee10 0a10 	vmov	r0, s0
 8008d6c:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 8008d70:	3a7f      	subs	r2, #127	@ 0x7f
 8008d72:	2a16      	cmp	r2, #22
 8008d74:	dc15      	bgt.n	8008da2 <roundf+0x3a>
 8008d76:	2a00      	cmp	r2, #0
 8008d78:	da08      	bge.n	8008d8c <roundf+0x24>
 8008d7a:	3201      	adds	r2, #1
 8008d7c:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8008d80:	d101      	bne.n	8008d86 <roundf+0x1e>
 8008d82:	f043 537e 	orr.w	r3, r3, #1065353216	@ 0x3f800000
 8008d86:	ee00 3a10 	vmov	s0, r3
 8008d8a:	4770      	bx	lr
 8008d8c:	4907      	ldr	r1, [pc, #28]	@ (8008dac <roundf+0x44>)
 8008d8e:	4111      	asrs	r1, r2
 8008d90:	4201      	tst	r1, r0
 8008d92:	d0fa      	beq.n	8008d8a <roundf+0x22>
 8008d94:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8008d98:	4113      	asrs	r3, r2
 8008d9a:	4403      	add	r3, r0
 8008d9c:	ea23 0301 	bic.w	r3, r3, r1
 8008da0:	e7f1      	b.n	8008d86 <roundf+0x1e>
 8008da2:	2a80      	cmp	r2, #128	@ 0x80
 8008da4:	d1f1      	bne.n	8008d8a <roundf+0x22>
 8008da6:	ee30 0a00 	vadd.f32	s0, s0, s0
 8008daa:	4770      	bx	lr
 8008dac:	007fffff 	.word	0x007fffff

08008db0 <__ieee754_powf>:
 8008db0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008db4:	ee10 4a90 	vmov	r4, s1
 8008db8:	f034 4900 	bics.w	r9, r4, #2147483648	@ 0x80000000
 8008dbc:	ed2d 8b02 	vpush	{d8}
 8008dc0:	ee10 6a10 	vmov	r6, s0
 8008dc4:	eeb0 8a40 	vmov.f32	s16, s0
 8008dc8:	eef0 8a60 	vmov.f32	s17, s1
 8008dcc:	d10c      	bne.n	8008de8 <__ieee754_powf+0x38>
 8008dce:	f486 0680 	eor.w	r6, r6, #4194304	@ 0x400000
 8008dd2:	0076      	lsls	r6, r6, #1
 8008dd4:	f516 0f00 	cmn.w	r6, #8388608	@ 0x800000
 8008dd8:	f240 8274 	bls.w	80092c4 <__ieee754_powf+0x514>
 8008ddc:	ee38 0a28 	vadd.f32	s0, s16, s17
 8008de0:	ecbd 8b02 	vpop	{d8}
 8008de4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008de8:	f026 4800 	bic.w	r8, r6, #2147483648	@ 0x80000000
 8008dec:	f1b8 4fff 	cmp.w	r8, #2139095040	@ 0x7f800000
 8008df0:	d802      	bhi.n	8008df8 <__ieee754_powf+0x48>
 8008df2:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 8008df6:	d908      	bls.n	8008e0a <__ieee754_powf+0x5a>
 8008df8:	f1b6 5f7e 	cmp.w	r6, #1065353216	@ 0x3f800000
 8008dfc:	d1ee      	bne.n	8008ddc <__ieee754_powf+0x2c>
 8008dfe:	f484 0480 	eor.w	r4, r4, #4194304	@ 0x400000
 8008e02:	0064      	lsls	r4, r4, #1
 8008e04:	f514 0f00 	cmn.w	r4, #8388608	@ 0x800000
 8008e08:	e7e6      	b.n	8008dd8 <__ieee754_powf+0x28>
 8008e0a:	2e00      	cmp	r6, #0
 8008e0c:	da1f      	bge.n	8008e4e <__ieee754_powf+0x9e>
 8008e0e:	f1b9 4f97 	cmp.w	r9, #1266679808	@ 0x4b800000
 8008e12:	f080 8260 	bcs.w	80092d6 <__ieee754_powf+0x526>
 8008e16:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 8008e1a:	d32f      	bcc.n	8008e7c <__ieee754_powf+0xcc>
 8008e1c:	ea4f 53e9 	mov.w	r3, r9, asr #23
 8008e20:	f1c3 0396 	rsb	r3, r3, #150	@ 0x96
 8008e24:	fa49 f503 	asr.w	r5, r9, r3
 8008e28:	fa05 f303 	lsl.w	r3, r5, r3
 8008e2c:	454b      	cmp	r3, r9
 8008e2e:	d123      	bne.n	8008e78 <__ieee754_powf+0xc8>
 8008e30:	f005 0501 	and.w	r5, r5, #1
 8008e34:	f1c5 0502 	rsb	r5, r5, #2
 8008e38:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 8008e3c:	d11f      	bne.n	8008e7e <__ieee754_powf+0xce>
 8008e3e:	2c00      	cmp	r4, #0
 8008e40:	f280 8246 	bge.w	80092d0 <__ieee754_powf+0x520>
 8008e44:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8008e48:	ee87 0a88 	vdiv.f32	s0, s15, s16
 8008e4c:	e7c8      	b.n	8008de0 <__ieee754_powf+0x30>
 8008e4e:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 8008e52:	d111      	bne.n	8008e78 <__ieee754_powf+0xc8>
 8008e54:	f1b8 5f7e 	cmp.w	r8, #1065353216	@ 0x3f800000
 8008e58:	f000 8234 	beq.w	80092c4 <__ieee754_powf+0x514>
 8008e5c:	d906      	bls.n	8008e6c <__ieee754_powf+0xbc>
 8008e5e:	ed9f 0ac5 	vldr	s0, [pc, #788]	@ 8009174 <__ieee754_powf+0x3c4>
 8008e62:	2c00      	cmp	r4, #0
 8008e64:	bfa8      	it	ge
 8008e66:	eeb0 0a68 	vmovge.f32	s0, s17
 8008e6a:	e7b9      	b.n	8008de0 <__ieee754_powf+0x30>
 8008e6c:	2c00      	cmp	r4, #0
 8008e6e:	f280 822c 	bge.w	80092ca <__ieee754_powf+0x51a>
 8008e72:	eeb1 0a68 	vneg.f32	s0, s17
 8008e76:	e7b3      	b.n	8008de0 <__ieee754_powf+0x30>
 8008e78:	2500      	movs	r5, #0
 8008e7a:	e7dd      	b.n	8008e38 <__ieee754_powf+0x88>
 8008e7c:	2500      	movs	r5, #0
 8008e7e:	f1b4 4f80 	cmp.w	r4, #1073741824	@ 0x40000000
 8008e82:	d102      	bne.n	8008e8a <__ieee754_powf+0xda>
 8008e84:	ee28 0a08 	vmul.f32	s0, s16, s16
 8008e88:	e7aa      	b.n	8008de0 <__ieee754_powf+0x30>
 8008e8a:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 8008e8e:	f040 8227 	bne.w	80092e0 <__ieee754_powf+0x530>
 8008e92:	2e00      	cmp	r6, #0
 8008e94:	f2c0 8224 	blt.w	80092e0 <__ieee754_powf+0x530>
 8008e98:	eeb0 0a48 	vmov.f32	s0, s16
 8008e9c:	ecbd 8b02 	vpop	{d8}
 8008ea0:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008ea4:	f000 bae6 	b.w	8009474 <__ieee754_sqrtf>
 8008ea8:	2d01      	cmp	r5, #1
 8008eaa:	d199      	bne.n	8008de0 <__ieee754_powf+0x30>
 8008eac:	eeb1 0a40 	vneg.f32	s0, s0
 8008eb0:	e796      	b.n	8008de0 <__ieee754_powf+0x30>
 8008eb2:	0ff0      	lsrs	r0, r6, #31
 8008eb4:	3801      	subs	r0, #1
 8008eb6:	ea55 0300 	orrs.w	r3, r5, r0
 8008eba:	d104      	bne.n	8008ec6 <__ieee754_powf+0x116>
 8008ebc:	ee38 8a48 	vsub.f32	s16, s16, s16
 8008ec0:	ee88 0a08 	vdiv.f32	s0, s16, s16
 8008ec4:	e78c      	b.n	8008de0 <__ieee754_powf+0x30>
 8008ec6:	f1b9 4f9a 	cmp.w	r9, #1291845632	@ 0x4d000000
 8008eca:	d96d      	bls.n	8008fa8 <__ieee754_powf+0x1f8>
 8008ecc:	4baa      	ldr	r3, [pc, #680]	@ (8009178 <__ieee754_powf+0x3c8>)
 8008ece:	4598      	cmp	r8, r3
 8008ed0:	d808      	bhi.n	8008ee4 <__ieee754_powf+0x134>
 8008ed2:	2c00      	cmp	r4, #0
 8008ed4:	da0b      	bge.n	8008eee <__ieee754_powf+0x13e>
 8008ed6:	2000      	movs	r0, #0
 8008ed8:	ecbd 8b02 	vpop	{d8}
 8008edc:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008ee0:	f000 bac2 	b.w	8009468 <__math_oflowf>
 8008ee4:	4ba5      	ldr	r3, [pc, #660]	@ (800917c <__ieee754_powf+0x3cc>)
 8008ee6:	4598      	cmp	r8, r3
 8008ee8:	d908      	bls.n	8008efc <__ieee754_powf+0x14c>
 8008eea:	2c00      	cmp	r4, #0
 8008eec:	dcf3      	bgt.n	8008ed6 <__ieee754_powf+0x126>
 8008eee:	2000      	movs	r0, #0
 8008ef0:	ecbd 8b02 	vpop	{d8}
 8008ef4:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008ef8:	f000 bab0 	b.w	800945c <__math_uflowf>
 8008efc:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8008f00:	ee30 0a67 	vsub.f32	s0, s0, s15
 8008f04:	eddf 6a9e 	vldr	s13, [pc, #632]	@ 8009180 <__ieee754_powf+0x3d0>
 8008f08:	eef5 7a00 	vmov.f32	s15, #80	@ 0x3e800000  0.250
 8008f0c:	eee0 6a67 	vfms.f32	s13, s0, s15
 8008f10:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8008f14:	eee6 7ac0 	vfms.f32	s15, s13, s0
 8008f18:	ee20 7a00 	vmul.f32	s14, s0, s0
 8008f1c:	eddf 6a99 	vldr	s13, [pc, #612]	@ 8009184 <__ieee754_powf+0x3d4>
 8008f20:	ee27 7a27 	vmul.f32	s14, s14, s15
 8008f24:	eddf 7a98 	vldr	s15, [pc, #608]	@ 8009188 <__ieee754_powf+0x3d8>
 8008f28:	ee67 7ac7 	vnmul.f32	s15, s15, s14
 8008f2c:	ed9f 7a97 	vldr	s14, [pc, #604]	@ 800918c <__ieee754_powf+0x3dc>
 8008f30:	eee0 7a07 	vfma.f32	s15, s0, s14
 8008f34:	eeb0 7a67 	vmov.f32	s14, s15
 8008f38:	eea0 7a26 	vfma.f32	s14, s0, s13
 8008f3c:	ee17 3a10 	vmov	r3, s14
 8008f40:	f36f 030b 	bfc	r3, #0, #12
 8008f44:	ee07 3a10 	vmov	s14, r3
 8008f48:	eeb0 6a47 	vmov.f32	s12, s14
 8008f4c:	eea0 6a66 	vfms.f32	s12, s0, s13
 8008f50:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8008f54:	3d01      	subs	r5, #1
 8008f56:	4305      	orrs	r5, r0
 8008f58:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008f5c:	eebf 8a00 	vmov.f32	s16, #240	@ 0xbf800000 -1.0
 8008f60:	f36f 040b 	bfc	r4, #0, #12
 8008f64:	bf18      	it	ne
 8008f66:	eeb0 8a66 	vmovne.f32	s16, s13
 8008f6a:	ee06 4a90 	vmov	s13, r4
 8008f6e:	ee67 0aa8 	vmul.f32	s1, s15, s17
 8008f72:	ee38 6ae6 	vsub.f32	s12, s17, s13
 8008f76:	ee67 7a26 	vmul.f32	s15, s14, s13
 8008f7a:	eee6 0a07 	vfma.f32	s1, s12, s14
 8008f7e:	ee30 7aa7 	vadd.f32	s14, s1, s15
 8008f82:	ee17 1a10 	vmov	r1, s14
 8008f86:	2900      	cmp	r1, #0
 8008f88:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8008f8c:	f340 80dd 	ble.w	800914a <__ieee754_powf+0x39a>
 8008f90:	f1b3 4f86 	cmp.w	r3, #1124073472	@ 0x43000000
 8008f94:	f240 80ca 	bls.w	800912c <__ieee754_powf+0x37c>
 8008f98:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8008f9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008fa0:	bf4c      	ite	mi
 8008fa2:	2001      	movmi	r0, #1
 8008fa4:	2000      	movpl	r0, #0
 8008fa6:	e797      	b.n	8008ed8 <__ieee754_powf+0x128>
 8008fa8:	f016 4fff 	tst.w	r6, #2139095040	@ 0x7f800000
 8008fac:	bf01      	itttt	eq
 8008fae:	eddf 7a78 	vldreq	s15, [pc, #480]	@ 8009190 <__ieee754_powf+0x3e0>
 8008fb2:	ee60 7a27 	vmuleq.f32	s15, s0, s15
 8008fb6:	f06f 0317 	mvneq.w	r3, #23
 8008fba:	ee17 7a90 	vmoveq	r7, s15
 8008fbe:	ea4f 52e7 	mov.w	r2, r7, asr #23
 8008fc2:	bf18      	it	ne
 8008fc4:	2300      	movne	r3, #0
 8008fc6:	3a7f      	subs	r2, #127	@ 0x7f
 8008fc8:	441a      	add	r2, r3
 8008fca:	4b72      	ldr	r3, [pc, #456]	@ (8009194 <__ieee754_powf+0x3e4>)
 8008fcc:	f3c7 0716 	ubfx	r7, r7, #0, #23
 8008fd0:	429f      	cmp	r7, r3
 8008fd2:	f047 517e 	orr.w	r1, r7, #1065353216	@ 0x3f800000
 8008fd6:	dd06      	ble.n	8008fe6 <__ieee754_powf+0x236>
 8008fd8:	4b6f      	ldr	r3, [pc, #444]	@ (8009198 <__ieee754_powf+0x3e8>)
 8008fda:	429f      	cmp	r7, r3
 8008fdc:	f340 80a4 	ble.w	8009128 <__ieee754_powf+0x378>
 8008fe0:	3201      	adds	r2, #1
 8008fe2:	f5a1 0100 	sub.w	r1, r1, #8388608	@ 0x800000
 8008fe6:	2600      	movs	r6, #0
 8008fe8:	4b6c      	ldr	r3, [pc, #432]	@ (800919c <__ieee754_powf+0x3ec>)
 8008fea:	eb03 0386 	add.w	r3, r3, r6, lsl #2
 8008fee:	ee07 1a10 	vmov	s14, r1
 8008ff2:	edd3 5a00 	vldr	s11, [r3]
 8008ff6:	4b6a      	ldr	r3, [pc, #424]	@ (80091a0 <__ieee754_powf+0x3f0>)
 8008ff8:	ee75 7a87 	vadd.f32	s15, s11, s14
 8008ffc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009000:	eec6 4aa7 	vdiv.f32	s9, s13, s15
 8009004:	1049      	asrs	r1, r1, #1
 8009006:	f041 5100 	orr.w	r1, r1, #536870912	@ 0x20000000
 800900a:	f501 2180 	add.w	r1, r1, #262144	@ 0x40000
 800900e:	eb01 5146 	add.w	r1, r1, r6, lsl #21
 8009012:	ee37 6a65 	vsub.f32	s12, s14, s11
 8009016:	ee07 1a90 	vmov	s15, r1
 800901a:	ee26 5a24 	vmul.f32	s10, s12, s9
 800901e:	ee77 5ae5 	vsub.f32	s11, s15, s11
 8009022:	ee15 7a10 	vmov	r7, s10
 8009026:	401f      	ands	r7, r3
 8009028:	ee06 7a90 	vmov	s13, r7
 800902c:	eea6 6ae7 	vfms.f32	s12, s13, s15
 8009030:	ee37 7a65 	vsub.f32	s14, s14, s11
 8009034:	ee65 7a05 	vmul.f32	s15, s10, s10
 8009038:	eea6 6ac7 	vfms.f32	s12, s13, s14
 800903c:	eddf 5a59 	vldr	s11, [pc, #356]	@ 80091a4 <__ieee754_powf+0x3f4>
 8009040:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 80091a8 <__ieee754_powf+0x3f8>
 8009044:	eee7 5a87 	vfma.f32	s11, s15, s14
 8009048:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 80091ac <__ieee754_powf+0x3fc>
 800904c:	eea5 7aa7 	vfma.f32	s14, s11, s15
 8009050:	eddf 5a4b 	vldr	s11, [pc, #300]	@ 8009180 <__ieee754_powf+0x3d0>
 8009054:	eee7 5a27 	vfma.f32	s11, s14, s15
 8009058:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 80091b0 <__ieee754_powf+0x400>
 800905c:	eea5 7aa7 	vfma.f32	s14, s11, s15
 8009060:	eddf 5a54 	vldr	s11, [pc, #336]	@ 80091b4 <__ieee754_powf+0x404>
 8009064:	ee26 6a24 	vmul.f32	s12, s12, s9
 8009068:	eee7 5a27 	vfma.f32	s11, s14, s15
 800906c:	ee35 7a26 	vadd.f32	s14, s10, s13
 8009070:	ee67 4aa7 	vmul.f32	s9, s15, s15
 8009074:	ee27 7a06 	vmul.f32	s14, s14, s12
 8009078:	eef0 7a08 	vmov.f32	s15, #8	@ 0x40400000  3.0
 800907c:	eea4 7aa5 	vfma.f32	s14, s9, s11
 8009080:	eef0 5a67 	vmov.f32	s11, s15
 8009084:	eee6 5aa6 	vfma.f32	s11, s13, s13
 8009088:	ee75 5a87 	vadd.f32	s11, s11, s14
 800908c:	ee15 1a90 	vmov	r1, s11
 8009090:	4019      	ands	r1, r3
 8009092:	ee05 1a90 	vmov	s11, r1
 8009096:	ee75 7ae7 	vsub.f32	s15, s11, s15
 800909a:	eee6 7ae6 	vfms.f32	s15, s13, s13
 800909e:	ee77 7a67 	vsub.f32	s15, s14, s15
 80090a2:	ee67 7a85 	vmul.f32	s15, s15, s10
 80090a6:	eee6 7a25 	vfma.f32	s15, s12, s11
 80090aa:	eeb0 6a67 	vmov.f32	s12, s15
 80090ae:	eea6 6aa5 	vfma.f32	s12, s13, s11
 80090b2:	ee16 1a10 	vmov	r1, s12
 80090b6:	4019      	ands	r1, r3
 80090b8:	ee06 1a10 	vmov	s12, r1
 80090bc:	eeb0 7a46 	vmov.f32	s14, s12
 80090c0:	eea6 7ae5 	vfms.f32	s14, s13, s11
 80090c4:	493c      	ldr	r1, [pc, #240]	@ (80091b8 <__ieee754_powf+0x408>)
 80090c6:	eb01 0186 	add.w	r1, r1, r6, lsl #2
 80090ca:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80090ce:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 80091bc <__ieee754_powf+0x40c>
 80090d2:	eddf 5a3b 	vldr	s11, [pc, #236]	@ 80091c0 <__ieee754_powf+0x410>
 80090d6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80090da:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 80091c4 <__ieee754_powf+0x414>
 80090de:	eee6 7a07 	vfma.f32	s15, s12, s14
 80090e2:	ed91 7a00 	vldr	s14, [r1]
 80090e6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80090ea:	ee07 2a10 	vmov	s14, r2
 80090ee:	4a36      	ldr	r2, [pc, #216]	@ (80091c8 <__ieee754_powf+0x418>)
 80090f0:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 80090f4:	eeb0 7a67 	vmov.f32	s14, s15
 80090f8:	eea6 7a25 	vfma.f32	s14, s12, s11
 80090fc:	eb02 0286 	add.w	r2, r2, r6, lsl #2
 8009100:	ed92 5a00 	vldr	s10, [r2]
 8009104:	ee37 7a05 	vadd.f32	s14, s14, s10
 8009108:	ee37 7a26 	vadd.f32	s14, s14, s13
 800910c:	ee17 2a10 	vmov	r2, s14
 8009110:	401a      	ands	r2, r3
 8009112:	ee07 2a10 	vmov	s14, r2
 8009116:	ee77 6a66 	vsub.f32	s13, s14, s13
 800911a:	ee76 6ac5 	vsub.f32	s13, s13, s10
 800911e:	eee6 6a65 	vfms.f32	s13, s12, s11
 8009122:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8009126:	e715      	b.n	8008f54 <__ieee754_powf+0x1a4>
 8009128:	2601      	movs	r6, #1
 800912a:	e75d      	b.n	8008fe8 <__ieee754_powf+0x238>
 800912c:	d152      	bne.n	80091d4 <__ieee754_powf+0x424>
 800912e:	eddf 6a27 	vldr	s13, [pc, #156]	@ 80091cc <__ieee754_powf+0x41c>
 8009132:	ee37 7a67 	vsub.f32	s14, s14, s15
 8009136:	ee70 6aa6 	vadd.f32	s13, s1, s13
 800913a:	eef4 6ac7 	vcmpe.f32	s13, s14
 800913e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009142:	f73f af29 	bgt.w	8008f98 <__ieee754_powf+0x1e8>
 8009146:	2386      	movs	r3, #134	@ 0x86
 8009148:	e048      	b.n	80091dc <__ieee754_powf+0x42c>
 800914a:	4a21      	ldr	r2, [pc, #132]	@ (80091d0 <__ieee754_powf+0x420>)
 800914c:	4293      	cmp	r3, r2
 800914e:	d907      	bls.n	8009160 <__ieee754_powf+0x3b0>
 8009150:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8009154:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009158:	bf4c      	ite	mi
 800915a:	2001      	movmi	r0, #1
 800915c:	2000      	movpl	r0, #0
 800915e:	e6c7      	b.n	8008ef0 <__ieee754_powf+0x140>
 8009160:	d138      	bne.n	80091d4 <__ieee754_powf+0x424>
 8009162:	ee37 7a67 	vsub.f32	s14, s14, s15
 8009166:	eeb4 7ae0 	vcmpe.f32	s14, s1
 800916a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800916e:	dbea      	blt.n	8009146 <__ieee754_powf+0x396>
 8009170:	e7ee      	b.n	8009150 <__ieee754_powf+0x3a0>
 8009172:	bf00      	nop
 8009174:	00000000 	.word	0x00000000
 8009178:	3f7ffff3 	.word	0x3f7ffff3
 800917c:	3f800007 	.word	0x3f800007
 8009180:	3eaaaaab 	.word	0x3eaaaaab
 8009184:	3fb8aa00 	.word	0x3fb8aa00
 8009188:	3fb8aa3b 	.word	0x3fb8aa3b
 800918c:	36eca570 	.word	0x36eca570
 8009190:	4b800000 	.word	0x4b800000
 8009194:	001cc471 	.word	0x001cc471
 8009198:	005db3d6 	.word	0x005db3d6
 800919c:	08025828 	.word	0x08025828
 80091a0:	fffff000 	.word	0xfffff000
 80091a4:	3e6c3255 	.word	0x3e6c3255
 80091a8:	3e53f142 	.word	0x3e53f142
 80091ac:	3e8ba305 	.word	0x3e8ba305
 80091b0:	3edb6db7 	.word	0x3edb6db7
 80091b4:	3f19999a 	.word	0x3f19999a
 80091b8:	08025818 	.word	0x08025818
 80091bc:	3f76384f 	.word	0x3f76384f
 80091c0:	3f763800 	.word	0x3f763800
 80091c4:	369dc3a0 	.word	0x369dc3a0
 80091c8:	08025820 	.word	0x08025820
 80091cc:	3338aa3c 	.word	0x3338aa3c
 80091d0:	43160000 	.word	0x43160000
 80091d4:	f1b3 5f7c 	cmp.w	r3, #1056964608	@ 0x3f000000
 80091d8:	d96f      	bls.n	80092ba <__ieee754_powf+0x50a>
 80091da:	15db      	asrs	r3, r3, #23
 80091dc:	3b7e      	subs	r3, #126	@ 0x7e
 80091de:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 80091e2:	4118      	asrs	r0, r3
 80091e4:	4408      	add	r0, r1
 80091e6:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 80091ea:	4a4e      	ldr	r2, [pc, #312]	@ (8009324 <__ieee754_powf+0x574>)
 80091ec:	3b7f      	subs	r3, #127	@ 0x7f
 80091ee:	411a      	asrs	r2, r3
 80091f0:	4002      	ands	r2, r0
 80091f2:	ee07 2a10 	vmov	s14, r2
 80091f6:	f3c0 0016 	ubfx	r0, r0, #0, #23
 80091fa:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80091fe:	f1c3 0317 	rsb	r3, r3, #23
 8009202:	4118      	asrs	r0, r3
 8009204:	2900      	cmp	r1, #0
 8009206:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800920a:	bfb8      	it	lt
 800920c:	4240      	neglt	r0, r0
 800920e:	ee77 6aa0 	vadd.f32	s13, s15, s1
 8009212:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 8009328 <__ieee754_powf+0x578>
 8009216:	ed9f 6a45 	vldr	s12, [pc, #276]	@ 800932c <__ieee754_powf+0x57c>
 800921a:	ee16 3a90 	vmov	r3, s13
 800921e:	f36f 030b 	bfc	r3, #0, #12
 8009222:	ee06 3a90 	vmov	s13, r3
 8009226:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800922a:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800922e:	ee70 0ae7 	vsub.f32	s1, s1, s15
 8009232:	eddf 7a3f 	vldr	s15, [pc, #252]	@ 8009330 <__ieee754_powf+0x580>
 8009236:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800923a:	eee0 7a87 	vfma.f32	s15, s1, s14
 800923e:	eeb0 7a67 	vmov.f32	s14, s15
 8009242:	eea6 7a86 	vfma.f32	s14, s13, s12
 8009246:	eef0 5a47 	vmov.f32	s11, s14
 800924a:	eee6 5ac6 	vfms.f32	s11, s13, s12
 800924e:	ee67 6a07 	vmul.f32	s13, s14, s14
 8009252:	ee77 7ae5 	vsub.f32	s15, s15, s11
 8009256:	ed9f 6a37 	vldr	s12, [pc, #220]	@ 8009334 <__ieee754_powf+0x584>
 800925a:	eddf 5a37 	vldr	s11, [pc, #220]	@ 8009338 <__ieee754_powf+0x588>
 800925e:	eea6 6aa5 	vfma.f32	s12, s13, s11
 8009262:	eddf 5a36 	vldr	s11, [pc, #216]	@ 800933c <__ieee754_powf+0x58c>
 8009266:	eee6 5a26 	vfma.f32	s11, s12, s13
 800926a:	ed9f 6a35 	vldr	s12, [pc, #212]	@ 8009340 <__ieee754_powf+0x590>
 800926e:	eea5 6aa6 	vfma.f32	s12, s11, s13
 8009272:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8009344 <__ieee754_powf+0x594>
 8009276:	eee6 5a26 	vfma.f32	s11, s12, s13
 800927a:	eeb0 6a47 	vmov.f32	s12, s14
 800927e:	eea5 6ae6 	vfms.f32	s12, s11, s13
 8009282:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8009286:	ee67 5a06 	vmul.f32	s11, s14, s12
 800928a:	ee36 6a66 	vsub.f32	s12, s12, s13
 800928e:	eee7 7a27 	vfma.f32	s15, s14, s15
 8009292:	eec5 6a86 	vdiv.f32	s13, s11, s12
 8009296:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800929a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800929e:	ee30 0a67 	vsub.f32	s0, s0, s15
 80092a2:	ee10 3a10 	vmov	r3, s0
 80092a6:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 80092aa:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80092ae:	da06      	bge.n	80092be <__ieee754_powf+0x50e>
 80092b0:	f000 f854 	bl	800935c <scalbnf>
 80092b4:	ee20 0a08 	vmul.f32	s0, s0, s16
 80092b8:	e592      	b.n	8008de0 <__ieee754_powf+0x30>
 80092ba:	2000      	movs	r0, #0
 80092bc:	e7a7      	b.n	800920e <__ieee754_powf+0x45e>
 80092be:	ee00 3a10 	vmov	s0, r3
 80092c2:	e7f7      	b.n	80092b4 <__ieee754_powf+0x504>
 80092c4:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80092c8:	e58a      	b.n	8008de0 <__ieee754_powf+0x30>
 80092ca:	ed9f 0a1f 	vldr	s0, [pc, #124]	@ 8009348 <__ieee754_powf+0x598>
 80092ce:	e587      	b.n	8008de0 <__ieee754_powf+0x30>
 80092d0:	eeb0 0a48 	vmov.f32	s0, s16
 80092d4:	e584      	b.n	8008de0 <__ieee754_powf+0x30>
 80092d6:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 80092da:	f43f adbb 	beq.w	8008e54 <__ieee754_powf+0xa4>
 80092de:	2502      	movs	r5, #2
 80092e0:	eeb0 0a48 	vmov.f32	s0, s16
 80092e4:	f000 f832 	bl	800934c <fabsf>
 80092e8:	f026 4340 	bic.w	r3, r6, #3221225472	@ 0xc0000000
 80092ec:	f1b3 5f7e 	cmp.w	r3, #1065353216	@ 0x3f800000
 80092f0:	4647      	mov	r7, r8
 80092f2:	d003      	beq.n	80092fc <__ieee754_powf+0x54c>
 80092f4:	f1b8 0f00 	cmp.w	r8, #0
 80092f8:	f47f addb 	bne.w	8008eb2 <__ieee754_powf+0x102>
 80092fc:	2c00      	cmp	r4, #0
 80092fe:	bfbc      	itt	lt
 8009300:	eef7 7a00 	vmovlt.f32	s15, #112	@ 0x3f800000  1.0
 8009304:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 8009308:	2e00      	cmp	r6, #0
 800930a:	f6bf ad69 	bge.w	8008de0 <__ieee754_powf+0x30>
 800930e:	f1a8 587e 	sub.w	r8, r8, #1065353216	@ 0x3f800000
 8009312:	ea58 0805 	orrs.w	r8, r8, r5
 8009316:	f47f adc7 	bne.w	8008ea8 <__ieee754_powf+0xf8>
 800931a:	ee70 7a40 	vsub.f32	s15, s0, s0
 800931e:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 8009322:	e55d      	b.n	8008de0 <__ieee754_powf+0x30>
 8009324:	ff800000 	.word	0xff800000
 8009328:	3f317218 	.word	0x3f317218
 800932c:	3f317200 	.word	0x3f317200
 8009330:	35bfbe8c 	.word	0x35bfbe8c
 8009334:	b5ddea0e 	.word	0xb5ddea0e
 8009338:	3331bb4c 	.word	0x3331bb4c
 800933c:	388ab355 	.word	0x388ab355
 8009340:	bb360b61 	.word	0xbb360b61
 8009344:	3e2aaaab 	.word	0x3e2aaaab
 8009348:	00000000 	.word	0x00000000

0800934c <fabsf>:
 800934c:	ee10 3a10 	vmov	r3, s0
 8009350:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009354:	ee00 3a10 	vmov	s0, r3
 8009358:	4770      	bx	lr
	...

0800935c <scalbnf>:
 800935c:	ee10 3a10 	vmov	r3, s0
 8009360:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 8009364:	d02b      	beq.n	80093be <scalbnf+0x62>
 8009366:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800936a:	d302      	bcc.n	8009372 <scalbnf+0x16>
 800936c:	ee30 0a00 	vadd.f32	s0, s0, s0
 8009370:	4770      	bx	lr
 8009372:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 8009376:	d123      	bne.n	80093c0 <scalbnf+0x64>
 8009378:	4b24      	ldr	r3, [pc, #144]	@ (800940c <scalbnf+0xb0>)
 800937a:	eddf 7a25 	vldr	s15, [pc, #148]	@ 8009410 <scalbnf+0xb4>
 800937e:	4298      	cmp	r0, r3
 8009380:	ee20 0a27 	vmul.f32	s0, s0, s15
 8009384:	db17      	blt.n	80093b6 <scalbnf+0x5a>
 8009386:	ee10 3a10 	vmov	r3, s0
 800938a:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800938e:	3a19      	subs	r2, #25
 8009390:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8009394:	4288      	cmp	r0, r1
 8009396:	dd15      	ble.n	80093c4 <scalbnf+0x68>
 8009398:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 8009414 <scalbnf+0xb8>
 800939c:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 8009418 <scalbnf+0xbc>
 80093a0:	ee10 3a10 	vmov	r3, s0
 80093a4:	eeb0 7a67 	vmov.f32	s14, s15
 80093a8:	2b00      	cmp	r3, #0
 80093aa:	bfb8      	it	lt
 80093ac:	eef0 7a66 	vmovlt.f32	s15, s13
 80093b0:	ee27 0a87 	vmul.f32	s0, s15, s14
 80093b4:	4770      	bx	lr
 80093b6:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800941c <scalbnf+0xc0>
 80093ba:	ee27 0a80 	vmul.f32	s0, s15, s0
 80093be:	4770      	bx	lr
 80093c0:	0dd2      	lsrs	r2, r2, #23
 80093c2:	e7e5      	b.n	8009390 <scalbnf+0x34>
 80093c4:	4410      	add	r0, r2
 80093c6:	28fe      	cmp	r0, #254	@ 0xfe
 80093c8:	dce6      	bgt.n	8009398 <scalbnf+0x3c>
 80093ca:	2800      	cmp	r0, #0
 80093cc:	dd06      	ble.n	80093dc <scalbnf+0x80>
 80093ce:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 80093d2:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 80093d6:	ee00 3a10 	vmov	s0, r3
 80093da:	4770      	bx	lr
 80093dc:	f110 0f16 	cmn.w	r0, #22
 80093e0:	da09      	bge.n	80093f6 <scalbnf+0x9a>
 80093e2:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 800941c <scalbnf+0xc0>
 80093e6:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8009420 <scalbnf+0xc4>
 80093ea:	ee10 3a10 	vmov	r3, s0
 80093ee:	eeb0 7a67 	vmov.f32	s14, s15
 80093f2:	2b00      	cmp	r3, #0
 80093f4:	e7d9      	b.n	80093aa <scalbnf+0x4e>
 80093f6:	3019      	adds	r0, #25
 80093f8:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 80093fc:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8009400:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8009424 <scalbnf+0xc8>
 8009404:	ee07 3a90 	vmov	s15, r3
 8009408:	e7d7      	b.n	80093ba <scalbnf+0x5e>
 800940a:	bf00      	nop
 800940c:	ffff3cb0 	.word	0xffff3cb0
 8009410:	4c000000 	.word	0x4c000000
 8009414:	7149f2ca 	.word	0x7149f2ca
 8009418:	f149f2ca 	.word	0xf149f2ca
 800941c:	0da24260 	.word	0x0da24260
 8009420:	8da24260 	.word	0x8da24260
 8009424:	33000000 	.word	0x33000000

08009428 <with_errnof>:
 8009428:	b510      	push	{r4, lr}
 800942a:	ed2d 8b02 	vpush	{d8}
 800942e:	eeb0 8a40 	vmov.f32	s16, s0
 8009432:	4604      	mov	r4, r0
 8009434:	f7ff fba6 	bl	8008b84 <__errno>
 8009438:	eeb0 0a48 	vmov.f32	s0, s16
 800943c:	ecbd 8b02 	vpop	{d8}
 8009440:	6004      	str	r4, [r0, #0]
 8009442:	bd10      	pop	{r4, pc}

08009444 <xflowf>:
 8009444:	b130      	cbz	r0, 8009454 <xflowf+0x10>
 8009446:	eef1 7a40 	vneg.f32	s15, s0
 800944a:	ee27 0a80 	vmul.f32	s0, s15, s0
 800944e:	2022      	movs	r0, #34	@ 0x22
 8009450:	f7ff bfea 	b.w	8009428 <with_errnof>
 8009454:	eef0 7a40 	vmov.f32	s15, s0
 8009458:	e7f7      	b.n	800944a <xflowf+0x6>
	...

0800945c <__math_uflowf>:
 800945c:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8009464 <__math_uflowf+0x8>
 8009460:	f7ff bff0 	b.w	8009444 <xflowf>
 8009464:	10000000 	.word	0x10000000

08009468 <__math_oflowf>:
 8009468:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8009470 <__math_oflowf+0x8>
 800946c:	f7ff bfea 	b.w	8009444 <xflowf>
 8009470:	70000000 	.word	0x70000000

08009474 <__ieee754_sqrtf>:
 8009474:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8009478:	4770      	bx	lr
	...

0800947c <_init>:
 800947c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800947e:	bf00      	nop
 8009480:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009482:	bc08      	pop	{r3}
 8009484:	469e      	mov	lr, r3
 8009486:	4770      	bx	lr

08009488 <_fini>:
 8009488:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800948a:	bf00      	nop
 800948c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800948e:	bc08      	pop	{r3}
 8009490:	469e      	mov	lr, r3
 8009492:	4770      	bx	lr
