$comment Generated by nMigen $end
$date 2019-08-24 07:05:50.535148 $end
$timescale 100 ps $end
$scope module top $end
$var wire 1 0 full_clk $end
$var wire 33 1 rp_data $end
$var wire 1 2 s_axi_ri__arvalid $end
$var wire 1 3 s_axi_wi__awvalid $end
$var wire 32 4 s_axi_ri__araddr $end
$var wire 1 5 s_axi_ri__rready $end
$var wire 32 6 s_axi_wi__awaddr $end
$var wire 1 7 s_axi_wi__wvalid $end
$var wire 32 8 s_axi_wi__wdata $end
$var wire 4 9 s_axi_wi__wstrb $end
$var wire 1 a s_axi_wi__bready $end
$var wire 1 b full_rst $end
$var wire 1 c rst $end
$var wire 1 d clk $end
$var wire 32 e wdata_v $end
$var wire 4 f wstrb_v $end
$var wire 1 10 ssss_enable $end
$var wire 1 11 hw_enable $end
$var wire 1 12 debug_enable $end
$var wire 6 13 ssss_index $end
$var wire 3 14 debug_index $end
$var wire 1 15 hw_index $end
$var wire 64 16 rp_data64 $end
$var wire 64 17 rp_data64_in $end
$var wire 1 18 s_axi_ro__arready $end
$var wire 1 19 s_axi_ro__rvalid $end
$var wire 1 1a s_axi_wo__awready $end
$var wire 1 1b s_axi_wo__wready $end
$var wire 1 1c s_axi_wo__bvalid $end
$var wire 32 1d s_axi_ro__rdata $end
$var wire 2 1e s_axi_ro__rresp $end
$var wire 2 1f s_axi_wo__bresp $end
$var wire 16 20 height $end
$var wire 16 21 width $end
$var wire 1 22 rvalid_v $end
$var wire 1 23 bvalid_v $end
$var wire 32 24 addr_v $end
$var wire 5 25 rp_addr $end
$var wire 1 26 arready_v $end
$var wire 32 27 rdata_v $end
$var wire 2 28 rresp_v $end
$var wire 1 29 awready_v $end
$var wire 1 2a wready_v $end
$var wire 5 2b wp_addr $end
$var wire 33 2c wp_data $end
$var wire 1 2d wp_en $end
$var wire 2 2e bresp_v $end
$var wire 32 2f height_width $end
$var wire 24 30 allowed_cycles $end
$var string 1 31 fsm_state $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
00
b0 1
02
03
b0 4
05
b0 6
07
b0 8
b0 9
0a
0b
0c
0d
b0 e
b0 f
010
011
012
b0 13
b0 14
015
b0 16
b0 17
018
019
01a
01b
01c
b0 1d
b0 1e
b0 1f
b0 20
b0 21
022
023
b0 24
b0 25
026
b0 27
b0 28
029
02a
b0 2b
b0 2c
02d
b0 2e
b0 2f
b0 30
sIDLE/0 31
$end
#50
10
#51
1d
#52
15
12
b100000100 4
#100
00
0d
#150
10
#151
1d
#152
02
sREAD_ADDRESS/1 31
#200
00
0d
#249
10
#251
b1000001 24
126
1d
b1 13
b1 14
115
118
sREAD_DATA_DELAY1/3 31
#299
00
0d
#349
10
#350
026
1d
018
#351
sREAD_DATA_DELAY2/4 31
#399
00
0d
#449
10
#450
1d
#451
sREAD_DATA/5 31
#499
00
0d
#549
10
#550
122
b11 28
1d
119
b11 1e
#551
sIDLE/0 31
#599
00
0d
#650
10
022
1d
019
#700
00
0d
#750
10
#751
1d
#800
00
0d
#850
10
#851
1d
#900
00
0d
#950
10
#951
1d
#1000
00
0d
#1050
10
#1051
1d
#1100
00
0d
#1150
10
#1151
1d
#1152
