
*** Running vivado
    with args -log system_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.2/data/ip'.
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/demian/UPM/ISPR/Labs/lab1/lab1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.dcp' for cell 'system_i/leds'
INFO: [Project 1-454] Reading design checkpoint '/home/demian/UPM/ISPR/Labs/lab1/lab1.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/demian/UPM/ISPR/Labs/lab1/lab1.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.dcp' for cell 'system_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/demian/UPM/ISPR/Labs/lab1/lab1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.dcp' for cell 'system_i/switches'
INFO: [Project 1-454] Reading design checkpoint '/home/demian/UPM/ISPR/Labs/lab1/lab1.srcs/sources_1/bd/system/ip/system_xbar_0/system_xbar_0.dcp' for cell 'system_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/demian/UPM/ISPR/Labs/lab1/lab1.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp' for cell 'system_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 27 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/demian/UPM/ISPR/Labs/lab1/lab1.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/demian/UPM/ISPR/Labs/lab1/lab1.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Parsing XDC File [/home/demian/UPM/ISPR/Labs/lab1/lab1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/switches/U0'
CRITICAL WARNING: [Constraints 18-638] Undefined BOARD_PART property for current project while applying board-derived constraints. [/home/demian/UPM/ISPR/Labs/lab1/lab1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc:3]
Resolution: Please set the correct BOARD_PART property for the current project and reapply the constraints.
CRITICAL WARNING: [Constraints 18-638] Undefined BOARD_PART property for current project while applying board-derived constraints. [/home/demian/UPM/ISPR/Labs/lab1/lab1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc:5]
Resolution: Please set the correct BOARD_PART property for the current project and reapply the constraints.
CRITICAL WARNING: [Constraints 18-638] Undefined BOARD_PART property for current project while applying board-derived constraints. [/home/demian/UPM/ISPR/Labs/lab1/lab1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc:7]
Resolution: Please set the correct BOARD_PART property for the current project and reapply the constraints.
CRITICAL WARNING: [Constraints 18-638] Undefined BOARD_PART property for current project while applying board-derived constraints. [/home/demian/UPM/ISPR/Labs/lab1/lab1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc:9]
Resolution: Please set the correct BOARD_PART property for the current project and reapply the constraints.
Finished Parsing XDC File [/home/demian/UPM/ISPR/Labs/lab1/lab1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/switches/U0'
Parsing XDC File [/home/demian/UPM/ISPR/Labs/lab1/lab1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/switches/U0'
Finished Parsing XDC File [/home/demian/UPM/ISPR/Labs/lab1/lab1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/switches/U0'
Parsing XDC File [/home/demian/UPM/ISPR/Labs/lab1/lab1.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0_board.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/demian/UPM/ISPR/Labs/lab1/lab1.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0_board.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/demian/UPM/ISPR/Labs/lab1/lab1.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/demian/UPM/ISPR/Labs/lab1/lab1.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/demian/UPM/ISPR/Labs/lab1/lab1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1_board.xdc] for cell 'system_i/leds/U0'
CRITICAL WARNING: [Constraints 18-638] Undefined BOARD_PART property for current project while applying board-derived constraints. [/home/demian/UPM/ISPR/Labs/lab1/lab1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1_board.xdc:3]
Resolution: Please set the correct BOARD_PART property for the current project and reapply the constraints.
CRITICAL WARNING: [Constraints 18-638] Undefined BOARD_PART property for current project while applying board-derived constraints. [/home/demian/UPM/ISPR/Labs/lab1/lab1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1_board.xdc:5]
Resolution: Please set the correct BOARD_PART property for the current project and reapply the constraints.
CRITICAL WARNING: [Constraints 18-638] Undefined BOARD_PART property for current project while applying board-derived constraints. [/home/demian/UPM/ISPR/Labs/lab1/lab1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1_board.xdc:7]
Resolution: Please set the correct BOARD_PART property for the current project and reapply the constraints.
CRITICAL WARNING: [Constraints 18-638] Undefined BOARD_PART property for current project while applying board-derived constraints. [/home/demian/UPM/ISPR/Labs/lab1/lab1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1_board.xdc:9]
Resolution: Please set the correct BOARD_PART property for the current project and reapply the constraints.
Finished Parsing XDC File [/home/demian/UPM/ISPR/Labs/lab1/lab1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1_board.xdc] for cell 'system_i/leds/U0'
Parsing XDC File [/home/demian/UPM/ISPR/Labs/lab1/lab1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.xdc] for cell 'system_i/leds/U0'
Finished Parsing XDC File [/home/demian/UPM/ISPR/Labs/lab1/lab1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.xdc] for cell 'system_i/leds/U0'
Parsing XDC File [/home/demian/UPM/ISPR/Sources/Lab 1 sources-20180207/lab1_zybo.xdc]
Finished Parsing XDC File [/home/demian/UPM/ISPR/Sources/Lab 1 sources-20180207/lab1_zybo.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 5 instances

link_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1430.414 ; gain = 338.832 ; free physical = 585 ; free virtual = 3498
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.77 . Memory (MB): peak = 1479.426 ; gain = 49.012 ; free physical = 579 ; free virtual = 3493
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 24d5851bd

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1911.918 ; gain = 0.000 ; free physical = 224 ; free virtual = 3124
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 60 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 23cbc7cb4

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.39 . Memory (MB): peak = 1911.918 ; gain = 0.000 ; free physical = 218 ; free virtual = 3121
INFO: [Opt 31-389] Phase Constant propagation created 6 cells and removed 132 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1c42597b3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1911.918 ; gain = 0.000 ; free physical = 217 ; free virtual = 3121
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 129 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1c42597b3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1911.918 ; gain = 0.000 ; free physical = 217 ; free virtual = 3121
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1c42597b3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1911.918 ; gain = 0.000 ; free physical = 217 ; free virtual = 3121
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1911.918 ; gain = 0.000 ; free physical = 217 ; free virtual = 3121
Ending Logic Optimization Task | Checksum: 1c42597b3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1911.918 ; gain = 0.000 ; free physical = 217 ; free virtual = 3121

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1d2bad108

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1911.918 ; gain = 0.000 ; free physical = 204 ; free virtual = 3121
30 Infos, 0 Warnings, 8 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1911.918 ; gain = 481.504 ; free physical = 204 ; free virtual = 3121
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1935.930 ; gain = 0.000 ; free physical = 199 ; free virtual = 3117
INFO: [Common 17-1381] The checkpoint '/home/demian/UPM/ISPR/Labs/lab1/lab1.runs/impl_1/system_wrapper_opt.dcp' has been generated.
Command: report_drc -file system_wrapper_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/demian/UPM/ISPR/Labs/lab1/lab1.runs/impl_1/system_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1943.934 ; gain = 0.000 ; free physical = 189 ; free virtual = 3106
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 165b2ab75

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1943.934 ; gain = 0.000 ; free physical = 178 ; free virtual = 3106
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1943.934 ; gain = 0.000 ; free physical = 178 ; free virtual = 3106

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 182b1d2ae

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1943.934 ; gain = 0.000 ; free physical = 185 ; free virtual = 3102

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1fe2ee0ad

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1946.945 ; gain = 3.012 ; free physical = 183 ; free virtual = 3100

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1fe2ee0ad

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1946.945 ; gain = 3.012 ; free physical = 183 ; free virtual = 3100
Phase 1 Placer Initialization | Checksum: 1fe2ee0ad

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1946.945 ; gain = 3.012 ; free physical = 183 ; free virtual = 3100

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 28874b4b0

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1970.957 ; gain = 27.023 ; free physical = 180 ; free virtual = 3097

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 28874b4b0

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1970.957 ; gain = 27.023 ; free physical = 180 ; free virtual = 3097

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1565fad1d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1970.957 ; gain = 27.023 ; free physical = 180 ; free virtual = 3097

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1cddc5f38

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1970.957 ; gain = 27.023 ; free physical = 180 ; free virtual = 3097

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1cddc5f38

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1970.957 ; gain = 27.023 ; free physical = 180 ; free virtual = 3097

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 195c95c97

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1970.957 ; gain = 27.023 ; free physical = 180 ; free virtual = 3097

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 2403dcc68

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1970.957 ; gain = 27.023 ; free physical = 181 ; free virtual = 3095

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 23801ed98

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1970.957 ; gain = 27.023 ; free physical = 181 ; free virtual = 3095

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 23801ed98

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1970.957 ; gain = 27.023 ; free physical = 181 ; free virtual = 3095
Phase 3 Detail Placement | Checksum: 23801ed98

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1970.957 ; gain = 27.023 ; free physical = 181 ; free virtual = 3095

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 156c1a906

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Place 46-41] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 156c1a906

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1970.957 ; gain = 27.023 ; free physical = 183 ; free virtual = 3098
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.418. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 165a563e7

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1970.957 ; gain = 27.023 ; free physical = 183 ; free virtual = 3098
Phase 4.1 Post Commit Optimization | Checksum: 165a563e7

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1970.957 ; gain = 27.023 ; free physical = 183 ; free virtual = 3098

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 165a563e7

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1970.957 ; gain = 27.023 ; free physical = 184 ; free virtual = 3098

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 165a563e7

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1970.957 ; gain = 27.023 ; free physical = 184 ; free virtual = 3098

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1778b455f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1970.957 ; gain = 27.023 ; free physical = 184 ; free virtual = 3098
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1778b455f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1970.957 ; gain = 27.023 ; free physical = 184 ; free virtual = 3098
Ending Placer Task | Checksum: faaf5caa

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1970.957 ; gain = 27.023 ; free physical = 186 ; free virtual = 3100
49 Infos, 0 Warnings, 8 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1970.957 ; gain = 27.023 ; free physical = 186 ; free virtual = 3100
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.28 . Memory (MB): peak = 1970.957 ; gain = 0.000 ; free physical = 181 ; free virtual = 3099
INFO: [Common 17-1381] The checkpoint '/home/demian/UPM/ISPR/Labs/lab1/lab1.runs/impl_1/system_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.25 . Memory (MB): peak = 1970.957 ; gain = 0.000 ; free physical = 176 ; free virtual = 3091
report_utilization: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.21 . Memory (MB): peak = 1970.957 ; gain = 0.000 ; free physical = 184 ; free virtual = 3100
report_control_sets: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1970.957 ; gain = 0.000 ; free physical = 184 ; free virtual = 3099
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 84259050 ConstDB: 0 ShapeSum: 7689cc5a RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: bd632ffe

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2026.949 ; gain = 55.992 ; free physical = 119 ; free virtual = 2972

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: bd632ffe

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2026.949 ; gain = 55.992 ; free physical = 119 ; free virtual = 2972

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: bd632ffe

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2026.949 ; gain = 55.992 ; free physical = 104 ; free virtual = 2957

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: bd632ffe

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2026.949 ; gain = 55.992 ; free physical = 104 ; free virtual = 2957
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2333be9be

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2033.949 ; gain = 62.992 ; free physical = 126 ; free virtual = 2969
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.473  | TNS=0.000  | WHS=-0.194 | THS=-16.893|

Phase 2 Router Initialization | Checksum: 160346781

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2033.949 ; gain = 62.992 ; free physical = 126 ; free virtual = 2969

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 124c55168

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2033.949 ; gain = 62.992 ; free physical = 128 ; free virtual = 2971

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 79
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.601  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 236544a70

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2033.949 ; gain = 62.992 ; free physical = 129 ; free virtual = 2972

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.601  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 151502985

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2033.949 ; gain = 62.992 ; free physical = 129 ; free virtual = 2972
Phase 4 Rip-up And Reroute | Checksum: 151502985

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2033.949 ; gain = 62.992 ; free physical = 129 ; free virtual = 2972

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 151502985

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2033.949 ; gain = 62.992 ; free physical = 129 ; free virtual = 2972

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 151502985

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2033.949 ; gain = 62.992 ; free physical = 129 ; free virtual = 2972
Phase 5 Delay and Skew Optimization | Checksum: 151502985

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2033.949 ; gain = 62.992 ; free physical = 129 ; free virtual = 2972

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1302295ff

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2033.949 ; gain = 62.992 ; free physical = 129 ; free virtual = 2972
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.716  | TNS=0.000  | WHS=0.014  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: b9070162

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2033.949 ; gain = 62.992 ; free physical = 129 ; free virtual = 2972
Phase 6 Post Hold Fix | Checksum: b9070162

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2033.949 ; gain = 62.992 ; free physical = 129 ; free virtual = 2972

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.377675 %
  Global Horizontal Routing Utilization  = 0.63511 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: c9689af6

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2033.949 ; gain = 62.992 ; free physical = 129 ; free virtual = 2972

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: c9689af6

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2033.949 ; gain = 62.992 ; free physical = 128 ; free virtual = 2971

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: f10f1482

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2033.949 ; gain = 62.992 ; free physical = 128 ; free virtual = 2971

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.716  | TNS=0.000  | WHS=0.014  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: f10f1482

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2033.949 ; gain = 62.992 ; free physical = 128 ; free virtual = 2971
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2033.949 ; gain = 62.992 ; free physical = 143 ; free virtual = 2986

Routing Is Done.
62 Infos, 0 Warnings, 8 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 2033.949 ; gain = 62.992 ; free physical = 143 ; free virtual = 2986
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2033.949 ; gain = 0.000 ; free physical = 139 ; free virtual = 2986
INFO: [Common 17-1381] The checkpoint '/home/demian/UPM/ISPR/Labs/lab1/lab1.runs/impl_1/system_wrapper_routed.dcp' has been generated.
Command: report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/demian/UPM/ISPR/Labs/lab1/lab1.runs/impl_1/system_wrapper_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file system_wrapper_methodology_drc_routed.rpt -rpx system_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/demian/UPM/ISPR/Labs/lab1/lab1.runs/impl_1/system_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
69 Infos, 0 Warnings, 8 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Command: write_bitstream -force system_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command write_bitstream
Command: report_drc (run_mandatory_drcs) for: bitstream_checks
INFO: [DRC 23-27] Running DRC with 4 threads
ERROR: [DRC NSTD-1] Unspecified I/O Standard: 8 out of 139 logical ports use I/O standard (IOSTANDARD) value 'DEFAULT', instead of a user assigned specific value. This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all I/O standards. This design will fail to generate a bitstream unless all logical ports have a user specified I/O standard value defined. To allow bitstream creation with unspecified I/O standard values (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks NSTD-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: sws_4bits_tri_i[3:0], and leds_4bits_tri_io[3:0].
ERROR: [DRC UCIO-1] Unconstrained Logical Port: 8 out of 139 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: sws_4bits_tri_i[3:0], and leds_4bits_tri_io[3:0].
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado 12-3199] DRC finished with 2 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado 12-1345] Error(s) found during DRC. Bitgen not run.
75 Infos, 0 Warnings, 8 Critical Warnings and 3 Errors encountered.
write_bitstream failed
ERROR: [Common 17-39] 'write_bitstream' failed due to earlier errors.

INFO: [Common 17-206] Exiting Vivado at Sat Feb 17 17:20:10 2018...

*** Running vivado
    with args -log system_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source system_wrapper.tcl -notrace
Command: open_checkpoint system_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1084.547 ; gain = 0.000 ; free physical = 967 ; free virtual = 3769
INFO: [Netlist 29-17] Analyzing 27 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/demian/UPM/ISPR/Labs/lab1/lab1.runs/impl_1/.Xil/Vivado-23765-demian-ThinkPad-Edge-E420s/dcp3/system_wrapper_board.xdc]
Finished Parsing XDC File [/home/demian/UPM/ISPR/Labs/lab1/lab1.runs/impl_1/.Xil/Vivado-23765-demian-ThinkPad-Edge-E420s/dcp3/system_wrapper_board.xdc]
Parsing XDC File [/home/demian/UPM/ISPR/Labs/lab1/lab1.runs/impl_1/.Xil/Vivado-23765-demian-ThinkPad-Edge-E420s/dcp3/system_wrapper_early.xdc]
Finished Parsing XDC File [/home/demian/UPM/ISPR/Labs/lab1/lab1.runs/impl_1/.Xil/Vivado-23765-demian-ThinkPad-Edge-E420s/dcp3/system_wrapper_early.xdc]
Parsing XDC File [/home/demian/UPM/ISPR/Labs/lab1/lab1.runs/impl_1/.Xil/Vivado-23765-demian-ThinkPad-Edge-E420s/dcp3/system_wrapper.xdc]
Finished Parsing XDC File [/home/demian/UPM/ISPR/Labs/lab1/lab1.runs/impl_1/.Xil/Vivado-23765-demian-ThinkPad-Edge-E420s/dcp3/system_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.44 . Memory (MB): peak = 1356.512 ; gain = 0.000 ; free physical = 686 ; free virtual = 3491
Restored from archive | CPU: 0.420000 secs | Memory: 1.370827 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.44 . Memory (MB): peak = 1356.512 ; gain = 0.000 ; free physical = 686 ; free virtual = 3491
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 5 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2017.2 (64-bit) build 1909853
open_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1356.512 ; gain = 271.965 ; free physical = 688 ; free virtual = 3490
Command: write_bitstream -force system_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command write_bitstream
Command: report_drc (run_mandatory_drcs) for: bitstream_checks
INFO: [DRC 23-27] Running DRC with 4 threads
ERROR: [DRC NSTD-1] Unspecified I/O Standard: 8 out of 139 logical ports use I/O standard (IOSTANDARD) value 'DEFAULT', instead of a user assigned specific value. This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all I/O standards. This design will fail to generate a bitstream unless all logical ports have a user specified I/O standard value defined. To allow bitstream creation with unspecified I/O standard values (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks NSTD-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: sws_4bits_tri_i[3:0], and leds_4bits_tri_io[3:0].
ERROR: [DRC UCIO-1] Unconstrained Logical Port: 8 out of 139 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: sws_4bits_tri_i[3:0], and leds_4bits_tri_io[3:0].
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado 12-3199] DRC finished with 2 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado 12-1345] Error(s) found during DRC. Bitgen not run.
11 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
write_bitstream failed
ERROR: [Common 17-39] 'write_bitstream' failed due to earlier errors.

INFO: [Common 17-206] Exiting Vivado at Sat Feb 17 17:23:56 2018...
