

================================================================
== Vivado HLS Report for 'mmult_hw'
================================================================
* Date:           Sat Apr  9 11:14:31 2022

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        hls_mmult_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.510|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  505101|  505101|  505101|  505101|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+--------+--------+----------+-----------+-----------+------+----------+
        |          |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+--------+--------+----------+-----------+-----------+------+----------+
        |- L1      |  505100|  505100|     10102|          -|          -|    50|    no    |
        | + L2     |   10100|   10100|       202|          -|          -|    50|    no    |
        |  ++ L3   |     200|     200|         4|          -|          -|    50|    no    |
        +----------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      3|       0|    197|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     95|
|Register         |        -|      -|     237|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      3|     237|    292|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      1|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |tmp_5_fu_237_p2      |     *    |      3|  0|  20|          32|          32|
    |ia_1_fu_161_p2       |     +    |      0|  0|  15|           6|           1|
    |ib_1_fu_173_p2       |     +    |      0|  0|  15|           6|           1|
    |id_1_fu_200_p2       |     +    |      0|  0|  15|           6|           1|
    |next_mul2_fu_149_p2  |     +    |      0|  0|  12|          12|           6|
    |next_mul_fu_221_p2   |     +    |      0|  0|  12|          12|           6|
    |sum_1_fu_241_p2      |     +    |      0|  0|  39|          32|          32|
    |tmp_7_fu_183_p2      |     +    |      0|  0|  12|          12|          12|
    |tmp_8_fu_210_p2      |     +    |      0|  0|  12|          12|          12|
    |tmp_s_fu_227_p2      |     +    |      0|  0|  12|          12|          12|
    |exitcond1_fu_167_p2  |   icmp   |      0|  0|  11|           6|           5|
    |exitcond2_fu_155_p2  |   icmp   |      0|  0|  11|           6|           5|
    |exitcond_fu_194_p2   |   icmp   |      0|  0|  11|           6|           5|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      3|  0| 197|         160|         130|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |  41|          8|    1|          8|
    |ia_reg_80        |   9|          2|    6|         12|
    |ib_reg_103       |   9|          2|    6|         12|
    |id_reg_127       |   9|          2|    6|         12|
    |phi_mul1_reg_91  |   9|          2|   12|         24|
    |phi_mul_reg_138  |   9|          2|   12|         24|
    |sum_reg_114      |   9|          2|   32|         64|
    +-----------------+----+-----------+-----+-----------+
    |Total            |  95|         20|   75|        156|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |a_load_reg_300      |  32|   0|   32|          0|
    |ap_CS_fsm           |   7|   0|    7|          0|
    |b_load_reg_305      |  32|   0|   32|          0|
    |ia_1_reg_254        |   6|   0|    6|          0|
    |ia_reg_80           |   6|   0|    6|          0|
    |ib_1_reg_262        |   6|   0|    6|          0|
    |ib_reg_103          |   6|   0|    6|          0|
    |id_1_reg_280        |   6|   0|    6|          0|
    |id_reg_127          |   6|   0|    6|          0|
    |next_mul2_reg_246   |  12|   0|   12|          0|
    |next_mul_reg_290    |  12|   0|   12|          0|
    |out_addr_reg_272    |  12|   0|   12|          0|
    |phi_mul1_reg_91     |  12|   0|   12|          0|
    |phi_mul_reg_138     |  12|   0|   12|          0|
    |sum_reg_114         |  32|   0|   32|          0|
    |tmp_2_cast_reg_267  |   6|   0|   12|          6|
    |tmp_5_reg_310       |  32|   0|   32|          0|
    +--------------------+----+----+-----+-----------+
    |Total               | 237|   0|  243|          6|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |   mmult_hw   | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |   mmult_hw   | return value |
|ap_start        |  in |    1| ap_ctrl_hs |   mmult_hw   | return value |
|ap_done         | out |    1| ap_ctrl_hs |   mmult_hw   | return value |
|ap_idle         | out |    1| ap_ctrl_hs |   mmult_hw   | return value |
|ap_ready        | out |    1| ap_ctrl_hs |   mmult_hw   | return value |
|a_address0      | out |   12|  ap_memory |       a      |     array    |
|a_ce0           | out |    1|  ap_memory |       a      |     array    |
|a_q0            |  in |   32|  ap_memory |       a      |     array    |
|b_address0      | out |   12|  ap_memory |       b      |     array    |
|b_ce0           | out |    1|  ap_memory |       b      |     array    |
|b_q0            |  in |   32|  ap_memory |       b      |     array    |
|out_r_address0  | out |   12|  ap_memory |     out_r    |     array    |
|out_r_ce0       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_we0       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_d0        | out |   32|  ap_memory |     out_r    |     array    |
+----------------+-----+-----+------------+--------------+--------------+

