\begin{thebibliography}{99}
  \bibitem{simunic2005}
    T. Simunic, K. Mihic, G. De Micheli,
    ``Optimization of Reliability and Power Consumption in Systems on a Chip,''
    \emph{Integrated Circuit and System Design},
    pp.~237--246, 2005.

  \bibitem{hieu2004}
    N. Van Hieu,
    ``Multilevel Interconnect Reliability on the Effects of Electro-Thermomechanical Stress,''
    2004.

  \bibitem{lu2004}
    Z. Lu, W. Huang, S. Ghosh, J. Lach, M. Stan, K. Skadron,
    ``Analysis of Temporal and Spatial Temperature Gradients for IC Reliability,''
    March 2004.

  \bibitem{jedec2010}
    JEDEC Solid State Technology Association,
    ``Failure Mechanisms and Models for Semiconductor Devices,''
    \emph{JEDEC Publication},
    November 2010.

  \bibitem{huang2009}
    L. Huang, F. Yuan, Q. Xu,
    ``Lifetime Reliablity-Aware Task Allocation and Scheduling for MPSoC Platforms,''
    \emph{DATE'09},
    June 2009.

  \bibitem{xiang2010}
    Y. Xiang, T. Chantem, R. P. Dick, X. S. Hu, L. Shang,
    ``System-Level Reliability Modeling for MPSoCs,''
    \emph{CODES+ISSS'10},
    October 2010.

  \bibitem{schmitz2004}
    M. T. Schmitz, B. M. Al-Hashimi, P. Eles,
    ``System-Level Design Techniques for Energy-Efficient Embedded Systems,''
    \emph{Kluwer Academic Publishers},
    2004.

  \bibitem{huang2006}
    W. Huang, S. Ghosh, S. Velusamy, K. Sankaranarayanan, K. Skadron, M. R. Stan,
    ``HotSpot: A Compact Thermal Modeling Methodology for Early-Stage VLSI Design,''
    \emph{IEEE Transactions on Very Large Scale Integration (VLSI) Systems},
    vol.~14, no.~5, pp.~501--513, May 2006.

  \bibitem{liu2007}
    Y. Liu, R. P. Dick, L. Shang, H. Yang,
    ``Accurate Temperature-Dependent Integrated Circuit Leakage Power Estimation is Easy,''
    \emph{DATE'07},
    2007.

  \bibitem{rao2007}
    R. Rao, S. Vrudhula,
    ``Performance Optimal Processor Throttling Under Thermal Constraints,''
    \emph{CASES'07}
    Septermer--October, 2008.

  \bibitem{rao2008}
    R. Rao,
    ``Fast and Accurate Techniques for Early Design Space Exploration and Dynamic Thermal Management of Multi-Core Processors,''
    \emph{Arizona State University},
    2008.

  \bibitem{umfpack2004}
    T. A. Davis,
    ``Algorithm 832: UMFPACK, an unsymmetric-pattern multifrontal method,''
    \emph{ACM Transactions on Mathematical Software},
    vol.~30, no.~2, pp.~196--199, June 2004.

  \bibitem{stoer2002}
    J. Stoer, R. Bulirsch,
    ``Introduction to Numerical Analysis,''
    \emph{Springer-Verlag, New York},
    third edition, 2002.

  \bibitem{mazancourt1983}
    T. De Mazancourt, D. Gerlic,
    ``The Inverse of a Block-Circulant Matrix,''
    \emph{IEEE Transactions on Antennas and Propagation},
    vol.~AP–31, no.~5, pp.~808–810, September 1983.

  \bibitem{vescovo1997}
    R. Vescovo,
    ``Inversion of Block-Circulant Matrices and Circular Array Approach,''
    \emph{IEEE Transactions on Antennas and Propagation},
    vol.~45, no.~10, pp.~1565-–1567, October 1997.

  \bibitem{liao2005}
    W. Liao, L. He, K. M. Lepak,
    ``Temperature and Supply Voltage Aware Performance and Power Modeling at Mictoarchitecture Level,''
    \emph{IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
    vol.~24, no.~7, pp.~1042--1053, July 2005.

  \bibitem{li2004}
    F. Li, L. He, J. Basile, R. J. Patel, H. Ramamurthy,
    ``High-Level Area and Current Estimation,''
    \emph{The Asia and South Pacific Design Automation Conference},
    January 2004.

  \bibitem{ciappa2003}
    M. Ciappa, F. Carbognani, W. Fichtner,
    ``Lifetime Prediction and Design of Reliability Tests for High-Power Devices in Automotive Applications,''
    \emph{IEEE Transactions on Device and Materials Reliability},
    vol.~3, no.~4, pp.~191--196, December 2003.

  \bibitem{vigrass}
    W. J. Vigrass,
    ``Calculation of Semiconductor Failure Rates,''
    \url{http://rel.intersil.com/docs/rel/calculation_of_semiconductor_failure_rates.pdf}.

  \bibitem{dick1998}
    R. P. Dick, D. L. Rhodes, W. Wolf,
    ``TGFF: Task Graphs for Free,''
    \emph{CODES/CASHE'98},
    March 1998.

  \bibitem{benini2005}
    L. Benini, D. Bertozzi, A. Bogliolo, F. Menichelli, M. Olivieri,
    ``MPARM: Exploring the Multi-Processor SoC Design Space with SystemC,''
    \emph{The Journal of VLSI Signal Processing},
    vol.~41, no.~2, pp.~169--182, September 2005.

  \bibitem{brooks2000}
    D. Brooks, V. Tiwari, M. Martonosi,
    ``Wattch: A Framework for Architectural-Level Power Analysis and Optimizations,''
    \emph{In Proceedings of the 27th Annual International Symposium on Computer Architecture},
    pp.~83--94, June 2000.

  \bibitem{chang2006}
    S.-C. Chang, S.-Y. Deng, J. Y.-M. Lee,
    ``Electrical Characteristics and Reliability Properties of Metal-Oxide- Semiconductor Field-Effect Transistors with Dy2O3 Gate Dielectric,''
    \emph{Apply Physics Letters},
    no.~85, August 2006.
\end{thebibliography}
