// This system is similar to a 6-core, 2.4GHz Westmere with 10 Niagara-like cores attached to the L3


sim = {
    reportPhase = 10000;
    reportStart= 0;
    reportFinish = 0;
    accAvgPowerReport = false;
    curAvgPowerReport = false;
    bandwidthReport = false;
    addressTrace = false;
};

mc_spec = {
	capacityMB =65536;
	channels = 4;
	channelDataWidth = 64;
	rowBufferPolicy = "open";
	interleaveType =4;
	powerDownCycle = 50;
	controllerLatency =  0;
	schedulerQueueCount = 64;
    	accessLogDepth  = 4;
    	mergeContinuous  =false;
};

mem_spec = {
	chipCapacity = 2048;
    bankCount    = 16;
    rowAddrWidth = 10;
    colAddrWidth = 10;
    dataBusWidth = 8;
    timing={
    tCK  = 1.25;	//
    tCMD = 1.0;  
    tRC  = 50.0;  //
    tRAS = 35.0;  //
    tRCD = 15.0;  //
    tRP  = 15.0;  //
    tRPab =1.0;  
    tRTRS =7.0;  //
    tRRD = 5.0;//
    tWR  = 15.0;//
    tWTR = 2.5;//
    tCAS = 12.5;//
    tCWD = 1.0;
    tCCD =4.0 ;// 
    tTrans = 4.0;
    tTransCrit = 1.0;
    tXP  = 1.0;
    tREFI =7800.0;//
    tRFC =260.0;//
    tFAW = 25.0;//
    tRTP = 1.0;
    };
    power ={
    	VDD1={
    		VDD1  =1.5;
    		IDD0 = 0.0;
    		IDD2P = 0.0;
    		IDD2N = 0.0;
    		IDD3P = 0.0;
    		IDD3N = 0.0;
    		IDD4R = 0.0;
    		IDD4W = 0.0;
    		IDD5 = 0.0;
    	};
    	pins  = {
    		readDQ= 0.0;
    		writeDQ=0.0;
    		readTerm=0.0;
    		writeTerm=0.0;
    	};
	};

};

