Running: /home/lukas/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/lukas/ISE_PROJETOS/ULAv2/ULA_isim_beh.exe -prj /home/lukas/ISE_PROJETOS/ULAv2/ULA_beh.prj work.ULA 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/lukas/ISE_PROJETOS/ULAv2/fullAdder.vhd" into library work
Parsing VHDL file "/home/lukas/ISE_PROJETOS/ULAv2/fourBitsAdder.vhd" into library work
Parsing VHDL file "/home/lukas/ISE_PROJETOS/ULAv2/inverter.vhd" into library work
Parsing VHDL file "/home/lukas/ISE_PROJETOS/ULAv2/eightBitsAdder.vhd" into library work
Parsing VHDL file "/home/lukas/ISE_PROJETOS/ULAv2/Porta_Xor.vhd" into library work
Parsing VHDL file "/home/lukas/ISE_PROJETOS/ULAv2/Porta_Or.vhd" into library work
Parsing VHDL file "/home/lukas/ISE_PROJETOS/ULAv2/Porta_And.vhd" into library work
Parsing VHDL file "/home/lukas/ISE_PROJETOS/ULAv2/multiplicaFourBits.vhd" into library work
Parsing VHDL file "/home/lukas/ISE_PROJETOS/ULAv2/incrementador.vhd" into library work
Parsing VHDL file "/home/lukas/ISE_PROJETOS/ULAv2/fourBitsSubstractor.vhd" into library work
Parsing VHDL file "/home/lukas/ISE_PROJETOS/ULAv2/ULA.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 95212 KB
Fuse CPU Usage: 1130 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture xorarch of entity Porta_Xor [porta_xor_default]
Compiling architecture orarch of entity Porta_Or [porta_or_default]
Compiling architecture andarch of entity Porta_And [porta_and_default]
Compiling architecture behavioral of entity Inverter [inverter_default]
Compiling architecture behavioral of entity fullAdder [fulladder_default]
Compiling architecture behavioral of entity fourBitsAdder [fourbitsadder_default]
Compiling architecture incrementadorarch of entity incrementador [incrementador_default]
Compiling architecture eightbitsarch of entity eightBitsAdder [eightbitsadder_default]
Compiling architecture multiplicaarch of entity multiplicaFourBits [multiplicafourbits_default]
Compiling architecture behavioral of entity fourBitsSubtractor [fourbitssubtractor_default]
Compiling architecture behavioral of entity ula
Time Resolution for simulation is 1ps.
Waiting for 4 sub-compilation(s) to finish...
Compiled 23 VHDL Units
Built simulation executable /home/lukas/ISE_PROJETOS/ULAv2/ULA_isim_beh.exe
Fuse Memory Usage: 660956 KB
Fuse CPU Usage: 1180 ms
GCC CPU Usage: 680 ms
