// Seed: 3127666620
`timescale 1ps / 1 ps
module module_0 (
    output logic id_0,
    input id_1,
    input logic id_2,
    input logic id_3,
    input logic id_4,
    output logic id_5
);
  always @* begin
    if (1) begin
      SystemTFIdentifier(id_4);
    end
  end
endmodule
