<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-passed">
description: Tests imported from yosys
rc: 0 (means success: 1)
should_fail: 0
tags: yosys
incdirs: /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/memories
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v</a>
defines: 
time_elapsed: 0.836s
ram usage: 37380 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpomtaq08d/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/memories <a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:1</a>: No timescale set for &#34;top&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:1</a>: Compile module &#34;work@top&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:1</a>: Top level module &#34;work@top&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpomtaq08d/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_top
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpomtaq08d/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 0a06379e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1593156724456/work=/usr/local/src/conda/uhdm-integration-0.0_0080_g5facd9a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpomtaq08d/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@top)
 |vpiName:work@top
 |uhdmallPackages:
 \_package: builtin, parent:work@top
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@top, file:<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v</a>, line:1, parent:work@top
   |vpiDefName:work@top
   |vpiFullName:work@top
   |vpiProcess:
   \_always: , line:12
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:12
       |vpiCondition:
       \_operation: , line:12
         |vpiOpType:39
         |vpiOperand:
         \_ref_obj: (clk), line:12
           |vpiName:clk
           |vpiFullName:work@top.clk
       |vpiStmt:
       \_begin: , line:13
         |vpiFullName:work@top
         |vpiStmt:
         \_if_stmt: , line:14
           |vpiCondition:
           \_ref_obj: (we_a), line:14
             |vpiName:we_a
             |vpiFullName:work@top.we_a
           |vpiStmt:
           \_begin: , line:15
             |vpiFullName:work@top
             |vpiStmt:
             \_assignment: , line:16
               |vpiLhs:
               \_bit_select: (ram), line:16
                 |vpiName:ram
                 |vpiFullName:work@top.ram
                 |vpiIndex:
                 \_ref_obj: (addr_a), line:16
                   |vpiName:addr_a
               |vpiRhs:
               \_ref_obj: (data_a), line:16
                 |vpiName:data_a
                 |vpiFullName:work@top.data_a
             |vpiStmt:
             \_assignment: , line:17
               |vpiLhs:
               \_ref_obj: (q_a), line:17
                 |vpiName:q_a
                 |vpiFullName:work@top.q_a
               |vpiRhs:
               \_ref_obj: (data_a), line:17
                 |vpiName:data_a
                 |vpiFullName:work@top.data_a
         |vpiStmt:
         \_assignment: , line:19
           |vpiLhs:
           \_ref_obj: (q_a), line:19
             |vpiName:q_a
             |vpiFullName:work@top.q_a
           |vpiRhs:
           \_bit_select: (ram), line:19
             |vpiName:ram
             |vpiFullName:work@top.ram
             |vpiIndex:
             \_ref_obj: (addr_a), line:19
               |vpiName:addr_a
   |vpiPort:
   \_port: (data_a), line:3
     |vpiName:data_a
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (data_a), line:3
         |vpiName:data_a
         |vpiFullName:work@top.data_a
   |vpiPort:
   \_port: (addr_a), line:4
     |vpiName:addr_a
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (addr_a), line:4
         |vpiName:addr_a
         |vpiFullName:work@top.addr_a
   |vpiPort:
   \_port: (we_a), line:5
     |vpiName:we_a
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (we_a), line:5
         |vpiName:we_a
         |vpiFullName:work@top.we_a
   |vpiPort:
   \_port: (clk), line:5
     |vpiName:clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk), line:5
         |vpiName:clk
         |vpiFullName:work@top.clk
   |vpiPort:
   \_port: (q_a), line:6
     |vpiName:q_a
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (q_a), line:6
         |vpiName:q_a
         |vpiFullName:work@top.q_a
         |vpiNetType:48
   |vpiNet:
   \_logic_net: (data_a), line:3
   |vpiNet:
   \_logic_net: (addr_a), line:4
   |vpiNet:
   \_logic_net: (we_a), line:5
   |vpiNet:
   \_logic_net: (clk), line:5
   |vpiNet:
   \_logic_net: (q_a), line:6
   |vpiNet:
   \_logic_net: (ram), line:9
     |vpiName:ram
     |vpiFullName:work@top.ram
     |vpiNetType:48
 |uhdmtopModules:
 \_module: work@top (work@top), file:<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v</a>, line:1
   |vpiDefName:work@top
   |vpiName:work@top
   |vpiPort:
   \_port: (data_a), line:3, parent:work@top
     |vpiName:data_a
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (data_a), line:3, parent:work@top
         |vpiName:data_a
         |vpiFullName:work@top.data_a
   |vpiPort:
   \_port: (addr_a), line:4, parent:work@top
     |vpiName:addr_a
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (addr_a), line:4, parent:work@top
         |vpiName:addr_a
         |vpiFullName:work@top.addr_a
   |vpiPort:
   \_port: (we_a), line:5, parent:work@top
     |vpiName:we_a
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (we_a), line:5, parent:work@top
         |vpiName:we_a
         |vpiFullName:work@top.we_a
   |vpiPort:
   \_port: (clk), line:5, parent:work@top
     |vpiName:clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk), line:5, parent:work@top
         |vpiName:clk
         |vpiFullName:work@top.clk
   |vpiPort:
   \_port: (q_a), line:6, parent:work@top
     |vpiName:q_a
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (q_a), line:6, parent:work@top
         |vpiName:q_a
         |vpiFullName:work@top.q_a
         |vpiNetType:48
         |vpiRange:
         \_range: , line:6
           |vpiLeftRange:
           \_constant: , line:6
             |vpiConstType:7
             |vpiDecompile:7
             |vpiSize:32
             |INT:7
           |vpiRightRange:
           \_constant: , line:6
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiNet:
   \_logic_net: (data_a), line:3, parent:work@top
   |vpiNet:
   \_logic_net: (addr_a), line:4, parent:work@top
   |vpiNet:
   \_logic_net: (we_a), line:5, parent:work@top
   |vpiNet:
   \_logic_net: (clk), line:5, parent:work@top
   |vpiNet:
   \_logic_net: (q_a), line:6, parent:work@top
   |vpiArrayNet:
   \_array_net: (ram), line:9, parent:work@top
     |vpiName:ram
     |vpiFullName:work@top.ram
     |vpiNet:
     \_logic_net: , parent:ram
       |vpiFullName:work@top.ram
       |vpiNetType:48
       |vpiRange:
       \_range: , line:9
         |vpiLeftRange:
         \_constant: , line:9
           |vpiConstType:7
           |vpiDecompile:7
           |vpiSize:32
           |INT:7
         |vpiRightRange:
         \_constant: , line:9
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiRange:
     \_range: , line:9
       |vpiLeftRange:
       \_constant: , line:9
         |vpiConstType:7
         |vpiDecompile:63
         |vpiSize:32
         |INT:63
       |vpiRightRange:
       \_constant: , line:9
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
Object: \work_top of type 3000
Object: \work_top of type 32
Object: \data_a of type 44
Object: \addr_a of type 44
Object: \we_a of type 44
Object: \clk of type 44
Object: \q_a of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \data_a of type 36
Object: \addr_a of type 36
Object: \we_a of type 36
Object: \clk of type 36
Object: \q_a of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \work_top of type 32
Object:  of type 1
Object:  of type 13
Object:  of type 39
Object: \clk of type 608
Object:  of type 4
Object:  of type 22
Object: \we_a of type 608
Object:  of type 4
Object:  of type 3
Object: \ram of type 106
Object: \addr_a of type 608
Object: \data_a of type 608
Object:  of type 3
Object: \q_a of type 608
Object: \data_a of type 608
Object:  of type 3
Object: \q_a of type 608
Object: \ram of type 106
Object: \addr_a of type 608
Object: \data_a of type 36
Object: \addr_a of type 36
Object: \we_a of type 36
Object: \clk of type 36
Object: \q_a of type 36
Object: \ram of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_top&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x245e140] str=&#39;\work_top&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-3" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:3</a>.0-3.0&gt; [0x245e3b0] str=&#39;\data_a&#39; input port=1
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-4" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:4</a>.0-4.0&gt; [0x245e7c0] str=&#39;\addr_a&#39; input port=2
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:5</a>.0-5.0&gt; [0x245e9a0] str=&#39;\we_a&#39; input port=3
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:5</a>.0-5.0&gt; [0x245eb60] str=&#39;\clk&#39; input port=4
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:6</a>.0-6.0&gt; [0x245ed00] str=&#39;\q_a&#39; output reg port=5
        AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:6</a>.0-6.0&gt; [0x245eea0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:6</a>.0-6.0&gt; [0x245f290] bits=&#39;00000000000000000000000000000111&#39;(32) range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:6</a>.0-6.0&gt; [0x245f480] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_ALWAYS &lt;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:12</a>.0-12.0&gt; [0x245fc20]
        AST_POSEDGE &lt;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:12</a>.0-12.0&gt; [0x245f7c0]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:12</a>.0-12.0&gt; [0x24733d0] str=&#39;\clk&#39;
        AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:12</a>.0-12.0&gt; [0x245f640]
          AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-13" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:13</a>.0-13.0&gt; [0x24735e0]
            AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-14" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:14</a>.0-14.0&gt; [0x2473700]
              AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2473880]
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-14" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:14</a>.0-14.0&gt; [0x2473b00] str=&#39;\we_a&#39;
                AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2473e50]
                  AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2473f70] bits=&#39;1&#39;(1) range=[0:0] int=1
                  AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2475a00]
                    AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-15" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:15</a>.0-15.0&gt; [0x24740d0]
                      AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:16</a>.0-16.0&gt; [0x2474400]
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:16</a>.0-16.0&gt; [0x24748f0] str=&#39;\ram&#39;
                          AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:16</a>.0-16.0&gt; [0x2475220]
                            AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:16</a>.0-16.0&gt; [0x2474e40] str=&#39;\addr_a&#39;
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:16</a>.0-16.0&gt; [0x24753c0] str=&#39;\data_a&#39;
                      AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-17" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:17</a>.0-17.0&gt; [0x2475540]
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-17" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:17</a>.0-17.0&gt; [0x2475660] str=&#39;\q_a&#39;
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-17" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:17</a>.0-17.0&gt; [0x2475860] str=&#39;\data_a&#39;
            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:19</a>.0-19.0&gt; [0x2475b20]
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:19</a>.0-19.0&gt; [0x2475c40] str=&#39;\q_a&#39;
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:19</a>.0-19.0&gt; [0x2475e20] str=&#39;\ram&#39;
                AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:19</a>.0-19.0&gt; [0x2476140]
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:19</a>.0-19.0&gt; [0x2475f40] str=&#39;\addr_a&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-9" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:9</a>.0-9.0&gt; [0x24762e0] str=&#39;\ram&#39; reg
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x245e140] str=&#39;\work_top&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-3" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:3</a>.0-3.0&gt; [0x245e3b0] str=&#39;\data_a&#39; input basic_prep port=1 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-4" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:4</a>.0-4.0&gt; [0x245e7c0] str=&#39;\addr_a&#39; input basic_prep port=2 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:5</a>.0-5.0&gt; [0x245e9a0] str=&#39;\we_a&#39; input basic_prep port=3 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:5</a>.0-5.0&gt; [0x245eb60] str=&#39;\clk&#39; input basic_prep port=4 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:6</a>.0-6.0&gt; [0x245ed00] str=&#39;\q_a&#39; output reg basic_prep port=5 range=[7:0]
        AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:6</a>.0-6.0&gt; [0x245eea0] basic_prep range=[7:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:6</a>.0-6.0&gt; [0x245f290] bits=&#39;00000000000000000000000000000111&#39;(32) basic_prep range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:6</a>.0-6.0&gt; [0x245f480] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_ALWAYS &lt;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:12</a>.0-12.0&gt; [0x245fc20] basic_prep
        AST_POSEDGE &lt;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:12</a>.0-12.0&gt; [0x245f7c0] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:12</a>.0-12.0&gt; [0x24733d0 -&gt; 0x245eb60] str=&#39;\clk&#39; basic_prep
        AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:12</a>.0-12.0&gt; [0x245f640] basic_prep
          AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-13" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:13</a>.0-13.0&gt; [0x24735e0] basic_prep
            AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-14" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:14</a>.0-14.0&gt; [0x2473700] basic_prep
              AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2473880] basic_prep
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-14" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:14</a>.0-14.0&gt; [0x2473b00 -&gt; 0x245e9a0] str=&#39;\we_a&#39; basic_prep
                AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2473e50] basic_prep
                  AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2473f70] bits=&#39;1&#39;(1) basic_prep range=[0:0] int=1
                  AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2475a00] basic_prep
                    AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-15" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:15</a>.0-15.0&gt; [0x24740d0] basic_prep
                      AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:16</a>.0-16.0&gt; [0x2474400] basic_prep
                        AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:0</a>.0-0.0&gt; [0x2480450] basic_prep
                          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:0</a>.0-0.0&gt; [0x2480570 -&gt; 0x247e670] str=&#39;$bitselwrite$mask$<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:16</a>$1&#39; basic_prep
                          AST_SHIFT_LEFT &lt;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:0</a>.0-0.0&gt; [0x2480690] basic_prep
                            AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:0</a>.0-0.0&gt; [0x24807b0] bits=&#39;1&#39;(1) basic_prep range=[0:0] int=1
                            AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:16</a>.0-16.0&gt; [0x24808d0 -&gt; 0x245e7c0] str=&#39;\addr_a&#39; basic_prep
                        AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:0</a>.0-0.0&gt; [0x24809f0] basic_prep
                          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:0</a>.0-0.0&gt; [0x2480b10 -&gt; 0x247d6f0] str=&#39;$bitselwrite$data$<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:16</a>$2&#39; basic_prep
                          AST_SHIFT_LEFT &lt;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:0</a>.0-0.0&gt; [0x2480c30] basic_prep
                            AST_BIT_AND &lt;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:0</a>.0-0.0&gt; [0x2480d50] basic_prep
                              AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:0</a>.0-0.0&gt; [0x2480e70] bits=&#39;1&#39;(1) basic_prep range=[0:0] int=1
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:16</a>.0-16.0&gt; [0x2480f90 -&gt; 0x245e3b0] str=&#39;\data_a&#39; basic_prep
                            AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:16</a>.0-16.0&gt; [0x24810b0 -&gt; 0x245e7c0] str=&#39;\addr_a&#39; basic_prep
                        AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:0</a>.0-0.0&gt; [0x24811d0] basic_prep
                          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:16</a>.0-16.0&gt; [0x24812f0 -&gt; 0x24762e0] str=&#39;\ram&#39; basic_prep
                          AST_BIT_OR &lt;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:0</a>.0-0.0&gt; [0x2481410] basic_prep
                            AST_BIT_AND &lt;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:0</a>.0-0.0&gt; [0x2481530] basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:16</a>.0-16.0&gt; [0x2481650 -&gt; 0x24762e0] str=&#39;\ram&#39; basic_prep
                              AST_BIT_NOT &lt;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:0</a>.0-0.0&gt; [0x2481770] basic_prep
                                AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:0</a>.0-0.0&gt; [0x2481890 -&gt; 0x247e670] str=&#39;$bitselwrite$mask$<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:16</a>$1&#39; basic_prep
                            AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:0</a>.0-0.0&gt; [0x24819b0 -&gt; 0x247d6f0] str=&#39;$bitselwrite$data$<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:16</a>$2&#39; basic_prep
                      AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-17" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:17</a>.0-17.0&gt; [0x2475540] basic_prep
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-17" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:17</a>.0-17.0&gt; [0x2475660 -&gt; 0x245ed00] str=&#39;\q_a&#39; basic_prep
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-17" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:17</a>.0-17.0&gt; [0x2475860 -&gt; 0x245e3b0] str=&#39;\data_a&#39; basic_prep
            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:19</a>.0-19.0&gt; [0x2475b20] basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:19</a>.0-19.0&gt; [0x2475c40 -&gt; 0x245ed00] str=&#39;\q_a&#39; basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:19</a>.0-19.0&gt; [0x2475e20 -&gt; 0x24762e0] str=&#39;\ram&#39; basic_prep
                AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:19</a>.0-19.0&gt; [0x2476140] basic_prep
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:19</a>.0-19.0&gt; [0x2475f40 -&gt; 0x245e7c0] str=&#39;\addr_a&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-9" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:9</a>.0-9.0&gt; [0x24762e0] str=&#39;\ram&#39; reg basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:0</a>.0-0.0&gt; [0x247e670] str=&#39;$bitselwrite$mask$<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:16</a>$1&#39; logic basic_prep range=[0:0]
        ATTR \nosync:
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:0</a>.0-0.0&gt; [0x247d510] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
        AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:0</a>.0-0.0&gt; [0x247d290] basic_prep range=[0:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:0</a>.0-0.0&gt; [0x247e490] bits=&#39;00000000000000000000000000000000&#39;(32) signed basic_prep range=[31:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:0</a>.0-0.0&gt; [0x247cc70] bits=&#39;00000000000000000000000000000000&#39;(32) signed basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:0</a>.0-0.0&gt; [0x247d6f0] str=&#39;$bitselwrite$data$<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:16</a>$2&#39; logic basic_prep range=[0:0]
        ATTR \nosync:
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:0</a>.0-0.0&gt; [0x247b480] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
        AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:0</a>.0-0.0&gt; [0x247ce50] basic_prep range=[0:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:0</a>.0-0.0&gt; [0x247c490] bits=&#39;00000000000000000000000000000000&#39;(32) signed basic_prep range=[31:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:0</a>.0-0.0&gt; [0x247b240] bits=&#39;00000000000000000000000000000000&#39;(32) signed basic_prep range=[31:0]
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \work_top

2.2. Analyzing design hierarchy..
Top module:  \work_top
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:12</a>$3 in module work_top.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 4 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\work_top.$proc$<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:12</a>$3&#39;.
     1/4: $1\q_a[7:0]
     2/4: $1\ram[0:0]
     3/4: $1$bitselwrite$data$<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:16</a>$2[0:0]$7
     4/4: $1$bitselwrite$mask$<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:16</a>$1[0:0]$6

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\work_top.\q_a&#39; using process `\work_top.$proc$<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:12</a>$3&#39;.
  created $dff cell `$procdff$27&#39; with positive edge clock.
Creating register for signal `\work_top.\ram&#39; using process `\work_top.$proc$<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:12</a>$3&#39;.
  created $dff cell `$procdff$28&#39; with positive edge clock.
Creating register for signal `\work_top.$bitselwrite$mask$<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:16</a>$1&#39; using process `\work_top.$proc$<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:12</a>$3&#39;.
  created $dff cell `$procdff$29&#39; with positive edge clock.
Creating register for signal `\work_top.$bitselwrite$data$<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:16</a>$2&#39; using process `\work_top.$proc$<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:12</a>$3&#39;.
  created $dff cell `$procdff$30&#39; with positive edge clock.

3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\work_top.$proc$<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:12</a>$3&#39;.
Removing empty process `work_top.$proc$<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:12</a>$3&#39;.
Cleaned up 1 empty switch.

4. Executing CHECK pass (checking for obvious problems).
checking module work_top..
found and reported 0 problems.

5. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

6. Executing MEMORY_COLLECT pass (generating $mem cells).

7. Printing statistics.

=== work_top ===

   Number of wires:                 31
   Number of wire bits:             59
   Number of public wires:           6
   Number of public wire bits:      13
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and                            2
     $dff                            4
     $mux                            4
     $not                            1
     $or                             1
     $shiftx                         1
     $shl                            2

8. Executing CHECK pass (checking for obvious problems).
checking module work_top..
found and reported 0 problems.

9. Executing JSON backend.
{
  &#34;creator&#34;: &#34;Yosys 0.9+2406 (git sha1 0a06379e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1593156724456/work=/usr/local/src/conda/uhdm-integration-0.0_0080_g5facd9a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)&#34;,
  &#34;modules&#34;: {
    &#34;work_top&#34;: {
      &#34;attributes&#34;: {
        &#34;top&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;ports&#34;: {
        &#34;data_a&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 2 ]
        },
        &#34;addr_a&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 3 ]
        },
        &#34;we_a&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 4 ]
        },
        &#34;clk&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 5 ]
        },
        &#34;q_a&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 6, 7, 8, 9, 10, 11, 12, 13 ]
        }
      },
      &#34;cells&#34;: {
        &#34;$and$<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:0</a>$12&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$and&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:0</a>.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 14 ],
            &#34;B&#34;: [ 15 ],
            &#34;Y&#34;: [ 16 ]
          }
        },
        &#34;$and$<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:0</a>$9&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$and&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:0</a>.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ &#34;1&#34; ],
            &#34;B&#34;: [ 2 ],
            &#34;Y&#34;: [ 17 ]
          }
        },
        &#34;$not$<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:0</a>$11&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$not&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:0</a>.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 18 ],
            &#34;Y&#34;: [ 15 ]
          }
        },
        &#34;$or$<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:0</a>$13&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$or&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:0</a>.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 16 ],
            &#34;B&#34;: [ 19 ],
            &#34;Y&#34;: [ 20 ]
          }
        },
        &#34;$procdff$27&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$dff&#34;,
          &#34;parameters&#34;: {
            &#34;CLK_POLARITY&#34;: &#34;1&#34;,
            &#34;WIDTH&#34;: &#34;00000000000000000000000000001000&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:12</a>.0-12.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;CLK&#34;: &#34;input&#34;,
            &#34;D&#34;: &#34;input&#34;,
            &#34;Q&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;CLK&#34;: [ 5 ],
            &#34;D&#34;: [ 21, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;Q&#34;: [ 6, 7, 8, 9, 10, 11, 12, 13 ]
          }
        },
        &#34;$procdff$28&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$dff&#34;,
          &#34;parameters&#34;: {
            &#34;CLK_POLARITY&#34;: &#34;1&#34;,
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:12</a>.0-12.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;CLK&#34;: &#34;input&#34;,
            &#34;D&#34;: &#34;input&#34;,
            &#34;Q&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;CLK&#34;: [ 5 ],
            &#34;D&#34;: [ 22 ],
            &#34;Q&#34;: [ 14 ]
          }
        },
        &#34;$procdff$29&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$dff&#34;,
          &#34;parameters&#34;: {
            &#34;CLK_POLARITY&#34;: &#34;1&#34;,
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:12</a>.0-12.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;CLK&#34;: &#34;input&#34;,
            &#34;D&#34;: &#34;input&#34;,
            &#34;Q&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;CLK&#34;: [ 5 ],
            &#34;D&#34;: [ &#34;x&#34; ],
            &#34;Q&#34;: [ 23 ]
          }
        },
        &#34;$procdff$30&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$dff&#34;,
          &#34;parameters&#34;: {
            &#34;CLK_POLARITY&#34;: &#34;1&#34;,
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:12</a>.0-12.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;CLK&#34;: &#34;input&#34;,
            &#34;D&#34;: &#34;input&#34;,
            &#34;Q&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;CLK&#34;: [ 5 ],
            &#34;D&#34;: [ &#34;x&#34; ],
            &#34;Q&#34;: [ 24 ]
          }
        },
        &#34;$procmux$16&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000001000&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 6, 7, 8, 9, 10, 11, 12, 13 ],
            &#34;B&#34;: [ 2, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;S&#34;: [ 4 ],
            &#34;Y&#34;: [ 25, 26, 27, 28, 29, 30, 31, 32 ]
          }
        },
        &#34;$procmux$19&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 14 ],
            &#34;B&#34;: [ 20 ],
            &#34;S&#34;: [ 4 ],
            &#34;Y&#34;: [ 22 ]
          }
        },
        &#34;$procmux$22&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 24 ],
            &#34;B&#34;: [ 19 ],
            &#34;S&#34;: [ 4 ],
            &#34;Y&#34;: [ 33 ]
          }
        },
        &#34;$procmux$25&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 23 ],
            &#34;B&#34;: [ 18 ],
            &#34;S&#34;: [ 4 ],
            &#34;Y&#34;: [ 34 ]
          }
        },
        &#34;$shiftx$<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:0</a>$14&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$shiftx&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:0</a>.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 22 ],
            &#34;B&#34;: [ 3 ],
            &#34;Y&#34;: [ 21 ]
          }
        },
        &#34;$shl$<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:0</a>$10&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$shl&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:0</a>.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 17 ],
            &#34;B&#34;: [ 3 ],
            &#34;Y&#34;: [ 19 ]
          }
        },
        &#34;$shl$<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:0</a>$8&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$shl&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:0</a>.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ &#34;1&#34; ],
            &#34;B&#34;: [ 3 ],
            &#34;Y&#34;: [ 18 ]
          }
        }
      },
      &#34;netnames&#34;: {
        &#34;$0$bitselwrite$data$<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:16</a>$2[0:0]$5&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 33 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:12</a>.0-12.0&#34;
          }
        },
        &#34;$0$bitselwrite$mask$<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:16</a>$1[0:0]$4&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 34 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:12</a>.0-12.0&#34;
          }
        },
        &#34;$0\\q_a[7:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 21, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:12</a>.0-12.0&#34;
          }
        },
        &#34;$0\\ram[0:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 22 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:12</a>.0-12.0&#34;
          }
        },
        &#34;$1$bitselwrite$data$<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:16</a>$2[0:0]$7&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 33 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:12</a>.0-12.0&#34;
          }
        },
        &#34;$1$bitselwrite$mask$<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:16</a>$1[0:0]$6&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 34 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:12</a>.0-12.0&#34;
          }
        },
        &#34;$1\\q_a[7:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 25, 26, 27, 28, 29, 30, 31, 32 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:12</a>.0-12.0&#34;
          }
        },
        &#34;$1\\ram[0:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 22 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:12</a>.0-12.0&#34;
          }
        },
        &#34;$and$<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:0</a>$12_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 16 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:0</a>.0-0.0&#34;
          }
        },
        &#34;$and$<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:0</a>$9_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 17 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:0</a>.0-0.0&#34;
          }
        },
        &#34;$bitselwrite$data$<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:16</a>$2&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 24 ],
          &#34;attributes&#34;: {
            &#34;nosync&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:0</a>.0-0.0&#34;
          }
        },
        &#34;$bitselwrite$mask$<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:16</a>$1&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 23 ],
          &#34;attributes&#34;: {
            &#34;nosync&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:0</a>.0-0.0&#34;
          }
        },
        &#34;$not$<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:0</a>$11_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 15 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:0</a>.0-0.0&#34;
          }
        },
        &#34;$or$<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:0</a>$13_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 20 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:0</a>.0-0.0&#34;
          }
        },
        &#34;$procmux$16_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 25, 26, 27, 28, 29, 30, 31, 32 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$17_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 4 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$19_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 22 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$20_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 4 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$22_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 33 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$23_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 4 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$25_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 34 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$26_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 4 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$shiftx$<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:0</a>$14_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 21 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:0</a>.0-0.0&#34;
          }
        },
        &#34;$shl$<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:0</a>$10_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 19 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:0</a>.0-0.0&#34;
          }
        },
        &#34;$shl$<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:0</a>$8_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 18 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:0</a>.0-0.0&#34;
          }
        },
        &#34;addr_a&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 3 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-4" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:4</a>.0-4.0&#34;
          }
        },
        &#34;clk&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 5 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:5</a>.0-5.0&#34;
          }
        },
        &#34;data_a&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-3" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:3</a>.0-3.0&#34;
          }
        },
        &#34;q_a&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 6, 7, 8, 9, 10, 11, 12, 13 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:6</a>.0-6.0&#34;
          }
        },
        &#34;ram&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 14 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-9" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:9</a>.0-9.0&#34;
          }
        },
        &#34;we_a&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 4 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:5</a>.0-5.0&#34;
          }
        }
      }
    }
  }
}

10. Executing Verilog backend.
/* Generated by Yosys 0.9+2406 (git sha1 0a06379e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1593156724456/work=/usr/local/src/conda/uhdm-integration-0.0_0080_g5facd9a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os) */
Dumping module `\work_top&#39;.

(* top =  1  *)
(* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
module work_top(data_a, addr_a, we_a, clk, q_a);
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:12</a>.0-12.0&#34; *)
  wire _00_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:12</a>.0-12.0&#34; *)
  wire _01_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:12</a>.0-12.0&#34; *)
  wire [7:0] _02_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:12</a>.0-12.0&#34; *)
  wire _03_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:12</a>.0-12.0&#34; *)
  wire _04_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:12</a>.0-12.0&#34; *)
  wire _05_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:12</a>.0-12.0&#34; *)
  wire [7:0] _06_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:12</a>.0-12.0&#34; *)
  wire _07_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:0</a>.0-0.0&#34; *)
  wire _08_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:0</a>.0-0.0&#34; *)
  wire _09_;
  (* nosync = 32&#39;d1 *)
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:0</a>.0-0.0&#34; *)
  reg _10_;
  (* nosync = 32&#39;d1 *)
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:0</a>.0-0.0&#34; *)
  reg _11_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:0</a>.0-0.0&#34; *)
  wire _12_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:0</a>.0-0.0&#34; *)
  wire _13_;
  wire [7:0] _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire _19_;
  wire _20_;
  wire _21_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:0</a>.0-0.0&#34; *)
  wire _22_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:0</a>.0-0.0&#34; *)
  wire _23_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:0</a>.0-0.0&#34; *)
  wire _24_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-4" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:4</a>.0-4.0&#34; *)
  input addr_a;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:5</a>.0-5.0&#34; *)
  input clk;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-3" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:3</a>.0-3.0&#34; *)
  input data_a;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:6</a>.0-6.0&#34; *)
  output [7:0] q_a;
  reg [7:0] q_a;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-9" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:9</a>.0-9.0&#34; *)
  reg ram;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:5</a>.0-5.0&#34; *)
  input we_a;
  assign _08_ = ram &amp; (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:0</a>.0-0.0&#34; *) _12_;
  assign _09_ = 1&#39;h1 &amp; (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:0</a>.0-0.0&#34; *) data_a;
  assign _12_ = ~ (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:0</a>.0-0.0&#34; *) _24_;
  assign _13_ = _08_ | (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:0</a>.0-0.0&#34; *) _23_;
  always @(posedge clk)
      q_a &lt;= { 7&#39;h00, _22_ };
  always @(posedge clk)
      ram &lt;= _16_;
  always @(posedge clk)
      _11_ &lt;= 1&#39;hx;
  always @(posedge clk)
      _10_ &lt;= 1&#39;hx;
  assign _14_ = _15_ ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) { 7&#39;h00, data_a } : q_a;
  assign _16_ = _17_ ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) _13_ : ram;
  assign _18_ = _19_ ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) _23_ : _10_;
  assign _20_ = _21_ ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) _24_ : _11_;
  wire [0:0] _40_ = _07_;
  assign _22_ = _40_[addr_a +: 1];
  assign _23_ = _09_ &lt;&lt; (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:0</a>.0-0.0&#34; *) addr_a;
  assign _24_ = 1&#39;h1 &lt;&lt; (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v:0</a>.0-0.0&#34; *) addr_a;
  assign _02_ = { 7&#39;h00, _22_ };
  assign _00_ = _04_;
  assign _01_ = _05_;
  assign _03_ = _07_;
  assign _15_ = we_a;
  assign _06_ = _14_;
  assign _17_ = we_a;
  assign _07_ = _16_;
  assign _19_ = we_a;
  assign _04_ = _18_;
  assign _21_ = we_a;
  assign _05_ = _20_;
endmodule

End of script. Logfile hash: 70545fd3b8, CPU: user 0.01s system 0.00s, MEM: 13.05 MB peak
Yosys 0.9+2406 (git sha1 0a06379e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1593156724456/work=/usr/local/src/conda/uhdm-integration-0.0_0080_g5facd9a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)
Time spent: 49% 2x read_uhdm (0 sec), 49% 2x check (0 sec), ...

</pre>
</body>