# yaml-language-server: $schema=../../../schemas/inst_schema.json

sret:
  long_name: Supervisor Exception Return
  description: |
    Returns from an exception.

    When `sret` is allowed to execute, its behavior depends on whether or not the current privilege
    mode is virtualized.

    *When the current privlege mode is (H)S-mode or M-mode*

    `sret` sets  `hstatus.HPV` = 0, `mstatus.SPP` = 0,
    `mstatus.SIE` = `mstatus.SPIE`, and `mstatus.SPIE` = 1,
    changes the privlege mode according to the table below,
    and then jumps to the address in `sepc`.

    .Next privilege mode following an `sret` in (H)S-mode or M-mode
    [%autowidth]
    |===
    | [.rotate]#`mstatus.SPP`# | [.rotate]#`hstatus.SPV`# .>| Mode after `sret`

    | 0 | 0 | U-mode
    | 0 | 1 | VU-mode
    | 1 | 0 | (H)S-mode
    | 1 | 1 | VS-mode
    |===

    *When the current privlege mode is VS-mode*
    
    `sret` sets
    `vsstatus.SPP` = 0, `vsstatus.SIE` = `vstatus.SPIE`, and `vsstatus.SPIE` = 1,
    changes the privlege mode according to the table below,
    and then jumps to the address in `vsepc`.

    .Next privilege mode following an `sret` in (H)S-mode or M-mode
    [%autowidth]
    |===
    | [.rotate]#`vsstatus.SPP`# .>| Mode after `sret`

    | 0 | VU-mode
    | 1 | VS-mode
    |===

  definedBy: S
  assembly: ""
  encoding:
    match: '00010000001000000000000001110011'
  access:
    s: sometimes
    u: never
    vs: sometimes
    vu: never
  access_detail: |
    Access is determined as follows: 

    [%autowidth]
    |===
    .2+| [.rotate]#`mstatus.TSR`# .2+| [.rotate]#`hstatus.VTSR`# 5+^.>| Behavior when executed from:
    h| M-mode h| U-mode h| (H)S-mode h| VU-mode h| VS-mode

    | 0 | 0 | executes | `Illegal Instruction` | executes | `Virtual Instruction` | executes
    | 0 | 1 | executes | `Illegal Instruction` | executes | `Virtual Instruction` | `Virtual Instruction`
    | 1 | 0 | executes | `Illegal Instruction` | `Illegal Instruction` | `Virtual Instruction` | executes
    | 1 | 1 | executes | `Illegal Instruction` | `Illegal Instruction` | `Virtual Instruction` | `Virtual Instruction`
    |===
  operation(): |
    # first, check access requirements
    if (implemented?(ExtensionName::H)) {
      if (CSR[mstatus].TSR == 1'b0 && CSR[hstatus].VTSR == 1'b0) {
        if (mode() == PrivilegeMode::U) {
          raise (ExceptionCode::IllegalInstruction, $encoding);
        } else if (mode() == PrivilegeMode::VU) {
          raise (ExceptionCode::VirtualInstruction, $encoding);
        }
      } else if (CSR[mstatus].TSR == 1'b0 && CSR[hstatus].VTSR == 1'b1) {
        if (mode() == PrivilegeMode::U) {
          raise (ExceptionCode::IllegalInstruction, $encoding);
        } else if (mode() == PrivilegeMode::VU || mode() == PrivilegeMode::VS) {
          raise (ExceptionCode::VirtualInstruction, $encoding);
        }
      } else if (CSR[mstatus].TSR == 1'b1 && CSR[hstatus].VTSR == 1'b0) {
        if (mode() == PrivilegeMode::U || mode() == PrivilegeMode::S) {
          raise (ExceptionCode::IllegalInstruction, $encoding);
        } else if (mode() == PrivilegeMode::VU) {
          raise (ExceptionCode::VirtualInstruction, $encoding);
        }
      } else if (CSR[mstatus].TSR == 1'b1 && CSR[hstatus].VTSR == 1'b1) {
        if (mode() == PrivilegeMode::U || mode() == PrivilegeMode::S) {
          raise (ExceptionCode::IllegalInstruction, $encoding);
        } else if (mode() == PrivilegeMode::VU || mode() == PrivilegeMode::VS) {
          raise (ExceptionCode::VirtualInstruction, $encoding);
        }      
      }
    } else {
      if (mode() != PrivilegeMode::U) {
        raise (ExceptionCode::IllegalInstruction, $encoding);
      }
    }

    # now pop the interrupt stack and change modes
    if (!virtual_mode?()) {
      if (implemented?(ExtensionName::H)) {
        if (CSR[hstatus].SPV == 1'b1) {
          if (CSR[mstatus].SPP == 2'b01) {
            set_mode(PrivilegeMode::VS);
          } else if (CSR[mstatus].SPP == 2'b00) {
            set_mode(PrivilegeMode::VU);
          }
        }
        CSR[hstatus].SPV = 0;
      }
      CSR[mstatus].SIE = CSR[mstatus].SPIE;
      CSR[mstatus].SPIE = 1;
      CSR[mstatus].SPP = 2'b00;
      PC = $bits(CSR[sepc]);
    } else {
      if (CSR[mstatus].TSR == 1'b1) {
        raise (ExceptionCode::IllegalInstruction, $encoding);
      }
      CSR[vsstatus].SPP = 0;
      CSR[vsstatus].SIE = CSR[vsstatus].SPIE;
      CSR[vsstatus].SPIE = 1;
      PC = $bits(CSR[vsepc]);
    }