[
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern detected on lot W2024-3847. Wafer maps show 15% yield loss concentrated in a ring pattern 8-12mm from wafer edge. Pattern consistent across 8 wafers.\n\nProcess Context: Wafers processed through ETCH-LAM-07. Recipe: POLY_GATE_STD. Tool at 2,850 RF-hours since last O-ring replacement. Previous lot showed normal yield. Edge etch rate measured 11% higher than center.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: O-ring seal degradation in etch chamber\n- Tool ETCH-LAM-07 at 2,850 RF-hours exceeds O-ring life limit of 2,500 RF-hours\n- Degraded seal causing plasma leak at chamber edge\n- Edge etch rate 11% higher than center (spec: <5%)\n\n**Contributing Factors**:\n- PM cycle did not include O-ring replacement\n- No FDC alarm configured for edge/center uniformity ratio\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-07\n2. **Replace O-ring**: P/N 839-0127, torque to 15 ft-lbs\n3. **Leak check**: Verify <1 mTorr/min leak rate\n4. **Seasoning**: Run 5-wafer conditioning sequence\n5. **Validation**: Process qual wafer, verify edge/center uniformity <5%\n\n## Prevention Measures\n\n- Add O-ring RF-hour tracking to PM system (replace at 2,500 hrs)\n- Configure FDC alarm for edge/center etch ratio >8%\n- Update PM checklist to include mandatory leak verification\n\n**Severity**: Critical\n**Yield Impact**: 15%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring-shaped defect pattern at wafer periphery on lot W2024-4201. Defects located 5-10mm from edge affecting 12 wafers with 22% yield loss. Pattern appeared after scheduled PM.\n\nProcess Context: Tool ETCH-AMAT-03, Recipe: METAL_ETCH_V2. PM completed 48 hours ago including chamber clean but seal was not replaced. Leak rate measured at 1.8 mTorr/min.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Incomplete PM - chamber seal not replaced\n- Leak rate at 1.8 mTorr/min exceeds spec of <1 mTorr/min\n- PM checklist shows chamber clean completed but O-ring replacement skipped\n- Aged seal allowing atmospheric leak at chamber edge\n\n**Contributing Factors**:\n- PM procedure did not mandate seal replacement\n- Post-PM leak check not performed or result ignored\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-AMAT-03\n2. **Replace seal**: P/N 839-0234, follow torque sequence\n3. **Leak verification**: Must achieve <1 mTorr/min\n4. **Chamber conditioning**: Run 5-wafer seasoning sequence\n5. **Qual run**: Verify edge uniformity <5% on monitor wafer\n\n## Prevention Measures\n\n- Update PM procedure to mandate seal replacement at each PM\n- Add leak check as mandatory hold point before tool release\n- Implement FDC monitoring for chamber pressure stability\n\n**Severity**: Critical\n**Yield Impact**: 22%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2024-5523, 6-15mm from wafer periphery. 18% yield loss across 10 wafers. Defects show etch depth variation at edge.\n\nProcess Context: ETCH-LAM-12, Recipe: OXIDE_ETCH_01. Plasma confinement ring at 4,200 RF-hours. Edge/center etch rate ratio measured at 1.14 (14% difference).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Plasma confinement ring erosion\n- Confinement ring at 4,200 RF-hours approaching end of life (spec: 3,000-5,000 hrs)\n- Erosion causing non-uniform plasma density at wafer edge\n- 14% edge/center etch rate difference exceeds 5% specification\n\n**Contributing Factors**:\n- No RF-hour tracking implemented for confinement ring\n- Gradual degradation not detected by standard monitoring\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-12\n2. **Inspect ring**: Visual inspection for erosion pattern\n3. **Replace confinement ring**: P/N 715-0892\n4. **Chamber seasoning**: 5-wafer conditioning after replacement\n5. **Validation**: 49-point etch uniformity map, target <5%\n\n## Prevention Measures\n\n- Implement RF-hour tracking for confinement ring (replace at 4,000 hrs)\n- Add FDC alarm for edge/center ratio >8%\n- Schedule quarterly ring inspection\n\n**Severity**: Major\n**Yield Impact**: 18%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Resist residue ring pattern detected at wafer edge on lot W2024-2876. Defects 3-8mm from periphery. 9% yield loss on 15 wafers. Issue started after EBR nozzle maintenance.\n\nProcess Context: LITH-TEL-05, Recipe: I-LINE_COAT_STD. EBR nozzle repositioned during maintenance. Current position offset measured at +0.9mm from nominal.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: EBR nozzle misalignment after maintenance\n- Nozzle position offset +0.9mm exceeds spec of \u00b10.5mm\n- Misalignment causing incomplete edge bead removal\n- Resist residue ring forming at wafer periphery\n\n**Contributing Factors**:\n- Nozzle position not verified after maintenance\n- No automated position check in post-maintenance qualification\n\n## Corrective Actions\n\n1. **Immediate**: Hold LITH-TEL-05 for EBR calibration\n2. **Realign nozzle**: Adjust to nominal position \u00b10.3mm\n3. **Flow verification**: Confirm EBR solvent flow rate per spec\n4. **Test wafer**: Run coat cycle and verify clean edge\n5. **Resume production**: After visual confirmation of clean EBR\n\n## Prevention Measures\n\n- Add nozzle position verification to post-maintenance checklist\n- Implement automated EBR position monitoring\n- Configure alarm for position drift >0.4mm\n\n**Severity**: Minor\n**Yield Impact**: 9%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2024-6104, showing 25% yield loss. Ring pattern 10-15mm from edge on all 25 wafers. Multiple lots affected on same tool over past 3 days.\n\nProcess Context: ETCH-LAM-03, Recipe: STI_ETCH. Tool at 3,100 RF-hours. Chamber lid seal last replaced 3,200 RF-hours ago. Gradual yield degradation trend observed.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chamber lid seal degradation\n- Lid seal at 3,200 RF-hours significantly exceeds 2,500 RF-hour life limit\n- Progressive seal degradation causing increasing edge non-uniformity\n- Multiple lots affected indicates systematic equipment issue\n\n**Contributing Factors**:\n- RF-hour tracking not linked to seal replacement schedule\n- Gradual degradation masked by lot-to-lot variation\n- 3-day trend not flagged by SPC system\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-03\n2. **Replace lid seal**: P/N 839-0456, full torque sequence\n3. **Inspect chamber**: Check for contamination from degraded seal\n4. **Leak test**: Verify <1 mTorr/min\n5. **Extended seasoning**: 10-wafer conditioning due to extended exposure\n6. **Validation**: Process 3 qual wafers, verify uniformity <5%\n\n## Prevention Measures\n\n- Link RF-hour counter to PM scheduling system\n- Configure SPC for 3-lot rolling average yield monitoring\n- Add seal condition check to weekly PM\n\n**Severity**: Critical\n**Yield Impact**: 25%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge defect ring on lot W2024-7782. Pattern at 7-12mm from edge with 14% yield loss. 6 wafers affected. Clamp ring shows visible contamination buildup.\n\nProcess Context: ETCH-AMAT-05, Recipe: POLY_ETCH_HK. Clamp ring not cleaned in last 3 PM cycles. Particle counts elevated at wafer edge zone.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Clamp ring contamination buildup\n- Visible contamination on clamp ring surface\n- 3 PM cycles without clamp ring cleaning\n- Contamination causing localized plasma disturbance at edge\n- Elevated particle counts confirm contamination source\n\n**Contributing Factors**:\n- Clamp ring cleaning not included in standard PM\n- No visual inspection requirement in PM checklist\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-AMAT-05\n2. **Remove clamp ring**: Inspect and document contamination\n3. **Clean or replace**: If buildup >0.5mm, replace P/N 716-0334\n4. **Chamber clean**: IPA wipe of chamber surfaces\n5. **Seasoning**: 5-wafer conditioning sequence\n6. **Particle check**: Run particle wafer, verify <0.1 particles/cm\u00b2\n\n## Prevention Measures\n\n- Add clamp ring cleaning to every PM cycle\n- Include visual inspection in PM checklist with photo documentation\n- Configure particle monitoring at edge zone\n\n**Severity**: Major\n**Yield Impact**: 14%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring pattern defects at 5-8mm from wafer edge on lot W2024-8934. Yield loss 11% across 9 wafers. Pattern only appears on wafers processed in Chamber B.\n\nProcess Context: ETCH-LAM-09 (dual chamber). Recipe: CONTACT_ETCH. Chamber A yield normal. Chamber B O-ring at 2,680 RF-hours. Last chamber match performed 2 weeks ago.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chamber B O-ring degradation causing chamber mismatch\n- Chamber B O-ring at 2,680 RF-hours exceeds 2,500 RF-hour limit\n- Chamber A yield normal confirms Chamber B specific issue\n- Chamber-to-chamber mismatch developed since last matching\n\n**Contributing Factors**:\n- Chambers on different O-ring replacement schedules\n- Chamber matching procedure doesn't include seal age verification\n\n## Corrective Actions\n\n1. **Immediate**: Disable Chamber B, route to Chamber A only\n2. **Replace O-ring**: Chamber B, P/N 839-0127\n3. **Leak check**: Verify <1 mTorr/min for Chamber B\n4. **Seasoning**: 5-wafer conditioning on Chamber B\n5. **Chamber match**: Run matching wafers on both chambers\n6. **Validation**: Verify <2% chamber-to-chamber variation\n\n## Prevention Measures\n\n- Synchronize O-ring replacement schedule across chambers\n- Add seal age check to chamber matching procedure\n- Configure FDC to monitor chamber-to-chamber delta\n\n**Severity**: Major\n**Yield Impact**: 11%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring etch non-uniformity on lot W2024-1156. 19% yield loss with defects 6-14mm from edge. Pattern consistent on 14 wafers. Tool recently moved from Fab 1 to Fab 2.\n\nProcess Context: ETCH-TEL-02, Recipe: GATE_ETCH_ADV. Tool relocated 1 week ago. Gas line connections remade during move. He leak check shows 2.3 mTorr/min.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Gas line connection leak after tool relocation\n- He leak check at 2.3 mTorr/min exceeds spec of <1 mTorr/min\n- Gas fitting connections not properly sealed during reinstallation\n- Leak at edge causing non-uniform plasma distribution\n\n**Contributing Factors**:\n- Post-relocation qualification did not include full leak check\n- Gas line fittings may have been damaged during move\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-TEL-02\n2. **Leak detection**: He sniffer test on all gas connections\n3. **Repair fittings**: Replace damaged VCR gaskets P/N 412-0089\n4. **Re-torque**: All gas fittings to vendor spec\n5. **Full leak check**: Must achieve <1 mTorr/min\n6. **Requalification**: Full tool qual per relocation procedure\n\n## Prevention Measures\n\n- Update relocation procedure to require full leak certification\n- Add gas fitting inspection to post-move checklist\n- Implement 72-hour monitoring period after tool relocation\n\n**Severity**: Critical\n**Yield Impact**: 19%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2024-3302, yield loss 8%. Defects concentrated 4-7mm from edge on 5 wafers. Issue appeared after resist change to new vendor lot.\n\nProcess Context: LITH-TEL-08, Recipe: DUV_COAT_248. New resist lot RESIST-2024-0892 introduced yesterday. EBR solvent unchanged. Edge bead width measured 1.2mm wider than spec.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Resist viscosity variation in new vendor lot\n- New resist lot causing wider edge bead formation\n- Edge bead 1.2mm wider than specification\n- EBR parameters optimized for previous resist lot viscosity\n\n**Contributing Factors**:\n- No incoming QC viscosity verification for new resist lot\n- EBR parameters not adjusted for resist lot change\n\n## Corrective Actions\n\n1. **Immediate**: Hold lot, quarantine remaining resist\n2. **Viscosity check**: Verify resist lot viscosity vs. spec\n3. **EBR adjustment**: If viscosity in spec, adjust EBR timing +0.5s\n4. **Test wafer**: Verify edge bead width within spec\n5. **Disposition**: Rework affected wafers if possible\n\n## Prevention Measures\n\n- Implement incoming viscosity check for all resist lots\n- Create resist lot qualification wafer requirement\n- Add edge bead width to inline monitoring\n\n**Severity**: Minor\n**Yield Impact**: 8%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring-shaped particle defects at wafer edge on lot W2024-4598. 16% yield loss with particles concentrated 8-13mm from edge. 11 wafers affected. Particles appear metallic under SEM.\n\nProcess Context: ETCH-LAM-15, Recipe: METAL_ETCH_CU. Chamber liner at 5,200 RF-hours. Last liner replacement at tool install 14 months ago.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chamber liner degradation and flaking\n- Chamber liner at 5,200 RF-hours exceeds 5,000 RF-hour life limit\n- Metallic particles from degraded liner surface\n- Particles preferentially depositing at wafer edge due to gas flow pattern\n\n**Contributing Factors**:\n- Liner replacement not scheduled since tool install\n- No RF-hour tracking for liner component\n- SEM confirms metallic composition matching liner material\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-15\n2. **Replace liner**: P/N 718-0567, full liner kit\n3. **Chamber clean**: Wet clean all chamber surfaces\n4. **Particle verification**: Run particle wafer <0.05 particles/cm\u00b2\n5. **Extended seasoning**: 10-wafer conditioning after liner change\n6. **Qual wafers**: 3 wafers to verify particle and uniformity spec\n\n## Prevention Measures\n\n- Implement liner RF-hour tracking (replace at 5,000 hrs)\n- Add liner inspection to quarterly PM\n- Configure particle count trending with SPC limits\n\n**Severity**: Critical\n**Yield Impact**: 16%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2024-5871. Defects at 10-15mm from edge showing 13% yield loss. 7 wafers affected. Pattern correlates with RF power fluctuation logged in FDC.\n\nProcess Context: ETCH-AMAT-08, Recipe: SPACER_ETCH. FDC shows RF power variation of \u00b18% at edge zone. RF match network tuned 6 months ago.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: RF match network drift causing edge power non-uniformity\n- RF power variation \u00b18% exceeds \u00b13% specification\n- Match network capacitor drift after 6 months\n- Edge zone receiving inconsistent plasma energy\n\n**Contributing Factors**:\n- No periodic RF match verification in PM schedule\n- FDC alarm threshold set too high to catch \u00b18% variation\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-AMAT-08\n2. **RF diagnostics**: Run match network characterization\n3. **Retune match**: Adjust to manufacturer specification\n4. **Replace capacitors**: If drift >10%, replace P/N 923-0445\n5. **Validation**: Verify RF uniformity <\u00b13% across wafer\n6. **Process qual**: Run uniformity wafer to confirm\n\n## Prevention Measures\n\n- Add quarterly RF match network verification to PM\n- Reduce FDC alarm threshold to \u00b15% RF variation\n- Implement trending for RF match parameters\n\n**Severity**: Major\n**Yield Impact**: 13%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defect pattern on lot W2024-6729. 21% yield loss with ring at 5-9mm from periphery. Defects appeared suddenly mid-lot at wafer 13 of 25.\n\nProcess Context: ETCH-LAM-04, Recipe: HARDMASK_ETCH. No recent PM. Wafers 1-12 normal yield. Chamber pressure spike logged at wafer 13 process start.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Sudden seal failure causing pressure excursion\n- Chamber pressure spike at wafer 13 indicates acute seal failure\n- Wafers 1-12 normal confirms sudden onset failure\n- Edge-ring pattern consistent with pressure leak at seal location\n\n**Contributing Factors**:\n- Seal may have reached end of life without RF-hour tracking\n- Pressure spike not configured as tool-down alarm\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-04\n2. **Quarantine**: Hold wafers 13-25 for disposition review\n3. **Seal inspection**: Identify failed seal, likely chamber door or lid\n4. **Replace seals**: All chamber seals P/N 839-0127, 839-0234\n5. **Leak check**: Full system leak test <1 mTorr/min\n6. **Seasoning**: 5-wafer conditioning sequence\n\n## Prevention Measures\n\n- Configure pressure spike as immediate tool-down alarm\n- Implement seal RF-hour tracking\n- Add predictive pressure stability monitoring\n\n**Severity**: Critical\n**Yield Impact**: 21%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern detected on lot W2024-7845. Yield loss 10% with defects 6-11mm from edge. 8 wafers affected. Night shift production only.\n\nProcess Context: ETCH-LAM-06, Recipe: VIA_ETCH. Day shift yield normal on same tool. Night shift started using backup gas cabinet after primary cabinet PM. Gas purity certification pending.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Backup gas cabinet contamination\n- Night shift using uncertified backup gas cabinet\n- Gas purity may be compromised causing edge etch variation\n- Day shift on primary cabinet shows normal yield\n\n**Contributing Factors**:\n- Backup cabinet released without purity certification\n- Shift-specific gas routing not documented in traveler\n\n## Corrective Actions\n\n1. **Immediate**: Switch to primary gas cabinet\n2. **Gas analysis**: Sample backup cabinet gas purity\n3. **Purge lines**: Full purge of backup cabinet supply lines\n4. **Certification**: Do not use backup until purity certified\n5. **Wafer review**: Evaluate affected wafers for rework potential\n\n## Prevention Measures\n\n- Require purity certification before any gas cabinet use\n- Add gas source tracking to wafer traveler\n- Implement gas purity monitoring at point of use\n\n**Severity**: Major\n**Yield Impact**: 10%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring defects at wafer edge on lot W2024-8562. 17% yield loss with pattern 7-12mm from edge. 12 wafers affected. Issue only on Recipe A, Recipe B on same tool normal.\n\nProcess Context: ETCH-AMAT-02, Recipe A: HIGH_AR_ETCH, Recipe B: LOW_AR_ETCH. Recipe A uses higher RF bias power. Edge ring shows asymmetric wear pattern on inspection.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Recipe-specific edge ring wear\n- High RF bias in Recipe A accelerating edge ring erosion\n- Asymmetric wear causing non-uniform plasma at edge\n- Recipe B lower bias not triggering same wear pattern\n\n**Contributing Factors**:\n- Edge ring wear rate not characterized per recipe type\n- Single RF-hour limit applied regardless of recipe intensity\n\n## Corrective Actions\n\n1. **Immediate**: Suspend Recipe A processing\n2. **Inspect edge ring**: Document wear pattern and depth\n3. **Replace edge ring**: P/N 715-0234 (high-bias rated)\n4. **Recipe-specific tracking**: Implement weighted RF-hour system\n5. **Validation**: Process Recipe A qual wafers, verify uniformity <5%\n\n## Prevention Measures\n\n- Implement recipe-weighted RF-hour tracking\n- Use high-bias rated edge ring for Recipe A\n- Add recipe-specific PM intervals based on plasma intensity\n\n**Severity**: Major\n**Yield Impact**: 17%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2024-9234. 12% yield loss with defects 4-8mm from edge. 6 wafers affected. Pattern appeared after chamber ceramic replacement.\n\nProcess Context: ETCH-TEL-07, Recipe: SHALLOW_TRENCH. New ceramic dome P/N 721-0456 installed 3 days ago. Only 2 seasoning wafers run post-install vs. standard 5.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Insufficient seasoning after ceramic dome replacement\n- Only 2 seasoning wafers run vs. required 5 minimum\n- New ceramic dome outgassing affecting edge plasma chemistry\n- Insufficient conditioning layer on new dome surface\n\n**Contributing Factors**:\n- PM procedure deviation - seasoning count reduced\n- Production pressure to release tool quickly\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-TEL-07\n2. **Additional seasoning**: Run 8 more seasoning wafers\n3. **Particle check**: Verify particles <0.1/cm\u00b2 after seasoning\n4. **Uniformity test**: 49-point map to verify <5% variation\n5. **Release**: Only after full qualification complete\n\n## Prevention Measures\n\n- Implement hard interlock for minimum seasoning count\n- Add ceramic replacement to enhanced PM category\n- Document seasoning requirements in work instruction\n\n**Severity**: Major\n**Yield Impact**: 12%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2024-0187. 7% yield loss at 5-10mm from edge. 4 wafers affected. Temperature uniformity data shows edge 4\u00b0C cooler than center.\n\nProcess Context: ETCH-LAM-11, Recipe: NITRIDE_ETCH. ESC heater zone 3 (edge zone) reading lower than setpoint. Issue intermittent over past week.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: ESC edge heater zone degradation\n- Edge zone 4\u00b0C below setpoint exceeds \u00b12\u00b0C spec\n- Heater zone 3 showing intermittent performance\n- Temperature non-uniformity causing etch rate variation at edge\n\n**Contributing Factors**:\n- Heater intermittent fault not caught by FDC averaging\n- Edge zone heater approaching end of life\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-11\n2. **Heater diagnostics**: Test zone 3 heater resistance\n3. **Replace heater**: If out of spec, ESC heater P/N 814-0923\n4. **Calibration**: Full ESC temperature calibration\n5. **Validation**: Verify temperature uniformity \u00b12\u00b0C\n\n## Prevention Measures\n\n- Configure FDC for real-time zone temperature monitoring (not averaged)\n- Add heater resistance check to monthly PM\n- Implement predictive heater life tracking\n\n**Severity**: Minor\n**Yield Impact**: 7%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2024-1298. Yield loss 24% with defects 8-14mm from edge. All 20 wafers in lot affected. Correlation found with MFC drift on edge gas injection.\n\nProcess Context: ETCH-AMAT-09, Recipe: DEEP_TRENCH. Edge MFC showing 7% flow variation from setpoint. MFC calibration last performed 8 months ago.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge gas MFC calibration drift\n- Edge zone MFC 7% off setpoint exceeds \u00b13% specification\n- 8 months since last calibration (spec: 6 months)\n- Non-uniform gas delivery at edge affecting etch profile\n\n**Contributing Factors**:\n- MFC calibration schedule not enforced\n- FDC flow verification tolerance too wide\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-AMAT-09\n2. **MFC calibration**: Full calibration of edge zone MFC\n3. **Replace if needed**: If drift >10%, replace MFC P/N 614-0789\n4. **Flow verification**: All zones within \u00b12% of setpoint\n5. **Process qual**: Uniformity verification wafer\n\n## Prevention Measures\n\n- Enforce 6-month MFC calibration schedule\n- Reduce FDC flow tolerance to \u00b13%\n- Add MFC drift trending to weekly review\n\n**Severity**: Critical\n**Yield Impact**: 24%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring pattern defects at 6-10mm from edge on lot W2024-2345. 15% yield loss on 9 wafers. Pattern more pronounced on left side of wafer (asymmetric).\n\nProcess Context: ETCH-LAM-08, Recipe: POLY_RECESS. Asymmetric pattern suggests directional gas flow issue. Showerhead last cleaned 4 months ago.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Partial showerhead blockage causing asymmetric flow\n- Asymmetric edge pattern indicates directional gas delivery issue\n- Showerhead holes partially blocked on one side\n- 4 months since cleaning (typical interval: 3 months for this recipe)\n\n**Contributing Factors**:\n- Showerhead cleaning interval exceeded\n- No gas flow uniformity monitoring configured\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-08\n2. **Remove showerhead**: Inspect hole pattern for blockage\n3. **Ultrasonic clean**: Clean in appropriate solvent\n4. **Hole verification**: Check all holes clear with flow test\n5. **Reinstall**: Verify gas uniformity with monitor wafer\n\n## Prevention Measures\n\n- Reduce showerhead cleaning interval to 3 months\n- Add asymmetry detection to wafer map analysis\n- Implement gas flow uniformity verification quarterly\n\n**Severity**: Major\n**Yield Impact**: 15%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2024-3456, 11% yield loss. Ring at 5-9mm from edge. 7 wafers affected. Issue started after tool software upgrade.\n\nProcess Context: ETCH-AMAT-04, Recipe: CONTACT_ETCH_V3. Software upgraded from v4.2 to v4.5 last week. Recipe parameters show edge bias offset changed from default.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Software upgrade altered recipe edge parameters\n- Recipe parameter migration changed edge bias offset\n- v4.5 uses different default for edge compensation\n- Edge bias now incorrect for this specific recipe\n\n**Contributing Factors**:\n- Recipe parameter verification not performed post-upgrade\n- Software change management did not flag recipe impact\n\n## Corrective Actions\n\n1. **Immediate**: Hold processing on ETCH-AMAT-04\n2. **Parameter review**: Compare v4.2 vs v4.5 recipe parameters\n3. **Restore settings**: Set edge bias offset to pre-upgrade value\n4. **Test wafer**: Verify uniformity with corrected parameters\n5. **Audit recipes**: Check all recipes for parameter changes\n\n## Prevention Measures\n\n- Implement recipe parameter snapshot before software upgrades\n- Add recipe verification to software upgrade checklist\n- Require process engineering sign-off on software changes\n\n**Severity**: Major\n**Yield Impact**: 11%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2024-4567. 20% yield loss with defects 7-13mm from edge. 15 wafers affected. High humidity day in fab (62% RH vs. 45% spec).\n\nProcess Context: ETCH-LAM-14, Recipe: OXIDE_SPACER. Tool located near air handling unit. Chamber moisture sensor reading elevated. Fab HVAC under repair.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Elevated fab humidity affecting chamber conditions\n- Fab humidity at 62% significantly exceeds 45% specification\n- Moisture ingress into chamber affecting plasma chemistry\n- Edge zone more susceptible due to seal exposure\n\n**Contributing Factors**:\n- HVAC system under repair\n- Tool near AHU receiving higher moisture load\n- Chamber moisture monitoring not triggering tool lockout\n\n## Corrective Actions\n\n1. **Immediate**: Tool down until fab humidity restored\n2. **Chamber purge**: Extended N2 purge to remove moisture\n3. **Verify humidity**: Confirm fab <45% RH before restart\n4. **Seasoning**: Extra seasoning wafers after purge\n5. **Monitor**: Continuous humidity monitoring during HVAC repair\n\n## Prevention Measures\n\n- Add humidity interlock to tool (lockout >50% RH)\n- Install local humidity sensor at tool location\n- Coordinate HVAC maintenance with production schedule\n\n**Severity**: Critical\n**Yield Impact**: 20%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2024-5678. 9% yield loss at 4-8mm from edge. 5 wafers affected. Pattern matches chuck exclusion zone boundary.\n\nProcess Context: ETCH-TEL-03, Recipe: METAL_HARD_MASK. ESC exclusion zone set to 4mm. Recent recipe optimization changed process pressure.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: ESC exclusion zone mismatch with process conditions\n- Recipe pressure change altered plasma edge behavior\n- Current 4mm exclusion zone insufficient for new conditions\n- Defects align with exclusion zone boundary\n\n**Contributing Factors**:\n- Recipe change did not include edge parameter review\n- Exclusion zone not optimized for pressure change\n\n## Corrective Actions\n\n1. **Immediate**: Hold processing for parameter review\n2. **Exclusion zone adjustment**: Increase to 5mm for new pressure\n3. **Edge bias review**: Verify edge compensation parameters\n4. **Test wafer**: Confirm defect pattern eliminated\n5. **Recipe update**: Document new exclusion zone in recipe\n\n## Prevention Measures\n\n- Include edge parameters in recipe change checklist\n- Add exclusion zone optimization to process development\n- Document pressure-exclusion zone relationship\n\n**Severity**: Minor\n**Yield Impact**: 9%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2024-6789. 18% yield loss with ring at 9-14mm from edge. 11 wafers affected. Issue correlates with specific wafer carrier type.\n\nProcess Context: ETCH-LAM-10, Recipe: FIN_ETCH. Wafers from Carrier Type A (new) affected. Carrier Type B (standard) wafers on same tool normal. Type A has different contact point geometry.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: New carrier contact point causing edge damage\n- Type A carrier has different wafer contact geometry\n- Contact points creating stress at edge affecting etch\n- Type B standard carrier not causing issue\n\n**Contributing Factors**:\n- New carrier type not qualified for this process\n- Carrier contact point spec not reviewed before use\n\n## Corrective Actions\n\n1. **Immediate**: Quarantine Type A carriers\n2. **Carrier inspection**: Compare contact geometry A vs B\n3. **Wafer inspection**: Check for contact marks on affected wafers\n4. **Qualification**: Full carrier qual required before reuse\n5. **Disposition**: Review affected lot for rework potential\n\n## Prevention Measures\n\n- Require carrier qualification before production use\n- Document approved carrier types per process\n- Add carrier type tracking to wafer traveler\n\n**Severity**: Major\n**Yield Impact**: 18%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2024-7890. 14% yield loss with ring at 6-11mm from edge. 8 wafers affected. Defects show chemical residue signature under EDX analysis.\n\nProcess Context: ETCH-AMAT-06, Recipe: DUAL_DAMASCENE. Chamber last wet cleaned 1,200 RF-hours ago. Polymer buildup visible on chamber walls during inspection.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chamber polymer buildup causing edge contamination\n- 1,200 RF-hours since wet clean (typical limit: 1,000 hrs)\n- Polymer flaking from walls depositing on wafer edge\n- EDX confirms polymer residue chemical signature\n\n**Contributing Factors**:\n- Wet clean interval exceeded\n- Polymer buildup inspection not in PM checklist\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-AMAT-06\n2. **Wet clean**: Full chamber wet clean procedure\n3. **Wall inspection**: Verify polymer removal complete\n4. **Seasoning**: 10-wafer conditioning after clean\n5. **Particle check**: <0.05 particles/cm\u00b2 before release\n\n## Prevention Measures\n\n- Reduce wet clean interval to 1,000 RF-hours\n- Add chamber wall inspection to weekly PM\n- Implement polymer buildup visual check\n\n**Severity**: Major\n**Yield Impact**: 14%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2024-8901. 23% yield loss at 5-12mm from edge. 16 wafers affected across 2 consecutive lots. Ground strap resistance elevated.\n\nProcess Context: ETCH-LAM-02, Recipe: HIGH_K_ETCH. Ground strap resistance measured 2.4 ohms vs. 0.5 ohm spec. Ground strap corroded at connection point.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Ground strap corrosion causing RF grounding issue\n- Ground resistance 2.4 ohms significantly exceeds 0.5 ohm spec\n- Poor grounding causing plasma instability at edge\n- Corrosion at ground strap connection point\n\n**Contributing Factors**:\n- Ground strap not included in regular PM inspection\n- Process chemistry corrosive to ground strap material\n- 2 consecutive lots affected indicates progressive degradation\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-02\n2. **Replace ground strap**: P/N 925-0167 (corrosion-resistant type)\n3. **Clean connections**: Remove corrosion from mating surfaces\n4. **Verify resistance**: Must achieve <0.5 ohms\n5. **RF stability check**: Verify plasma uniformity\n\n## Prevention Measures\n\n- Add ground strap resistance to monthly PM\n- Upgrade to corrosion-resistant ground strap material\n- Configure FDC for RF reflected power trending\n\n**Severity**: Critical\n**Yield Impact**: 23%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2024-9012. 6% yield loss at 4-7mm from edge. 3 wafers affected. Minor pattern appearing at end of tool maintenance window.\n\nProcess Context: ETCH-TEL-09, Recipe: GATE_LAST. Tool approaching scheduled PM at 2,450 RF-hours. Current O-ring at 2,480 RF-hours. Yield gradually declining over last 50 hours.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: O-ring approaching end of life - predictable degradation\n- O-ring at 2,480 RF-hours approaching 2,500 limit\n- Gradual yield decline indicates progressive seal degradation\n- Early warning signs of impending failure\n\n**Contributing Factors**:\n- PM window too wide, allowing degradation before action\n- No predictive maintenance alarm before limit\n\n## Corrective Actions\n\n1. **Immediate**: Schedule PM within 24 hours\n2. **Monitor**: Continue production with enhanced monitoring\n3. **Replace O-ring**: P/N 839-0127 during PM\n4. **Leak check**: Verify <1 mTorr/min post-PM\n5. **Trend review**: Document degradation curve for prediction\n\n## Prevention Measures\n\n- Implement warning alarm at 2,300 RF-hours (200 hr buffer)\n- Add yield trending to PM trigger criteria\n- Create predictive maintenance model for seals\n\n**Severity**: Minor\n**Yield Impact**: 6%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2024-0234. 16% yield loss at 8-13mm from edge. 10 wafers affected. Pattern started after tool matching with ETCH-LAM-17.\n\nProcess Context: ETCH-LAM-16, Recipe: STI_LINER. Tool matched with ETCH-LAM-17 last week. Post-match qualification showed 3% chamber difference. Spec requires <2%.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Failed tool matching - chamber difference out of spec\n- 3% chamber-to-chamber variation exceeds 2% specification\n- Tool released despite failing match criteria\n- Edge uniformity difference between chambers causing defects\n\n**Contributing Factors**:\n- Match spec deviation not properly escalated\n- Production pressure to release tool despite marginal match\n\n## Corrective Actions\n\n1. **Immediate**: Hold ETCH-LAM-16 for rematch\n2. **Root cause match failure**: Identify parameter causing delta\n3. **Parameter adjustment**: Tune edge parameters to match LAM-17\n4. **Rematch verification**: Must achieve <2% variation\n5. **Qual wafers**: Both tools to verify match quality\n\n## Prevention Measures\n\n- Implement hard interlock for match spec violations\n- Require engineering sign-off for match deviations\n- Add edge uniformity to match criteria\n\n**Severity**: Major\n**Yield Impact**: 16%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2024-1345. 19% yield loss at 5-10mm from edge. 13 wafers affected. Throttle valve showing erratic behavior in FDC data.\n\nProcess Context: ETCH-AMAT-07, Recipe: CONTACT_OPEN. Throttle valve position oscillating \u00b15% during process. Valve at 18,000 cycles (life spec: 20,000 cycles).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Throttle valve wear causing pressure instability\n- Valve at 18,000 cycles approaching 20,000 cycle life limit\n- Position oscillation \u00b15% indicates mechanical wear\n- Pressure instability affecting edge plasma uniformity\n\n**Contributing Factors**:\n- Valve approaching end of life without replacement\n- FDC oscillation alarm threshold too permissive\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-AMAT-07\n2. **Replace throttle valve**: P/N 623-0456\n3. **Position calibration**: Calibrate new valve\n4. **Pressure stability test**: Verify <\u00b11% variation\n5. **Process qual**: Confirm uniformity <5%\n\n## Prevention Measures\n\n- Implement cycle counting with 90% life warning\n- Reduce position oscillation alarm to \u00b12%\n- Add valve replacement to predictive maintenance\n\n**Severity**: Critical\n**Yield Impact**: 19%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2024-2456. 8% yield loss at 6-9mm from edge. 4 wafers affected. Wafers were edge-gripped during prior handling step.\n\nProcess Context: HANDLER-BROOKS-05 feeds ETCH-LAM-05. Edge grip pressure recently increased for stability. Grip marks visible on affected wafers at edge defect locations.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Handler edge grip damage from excessive pressure\n- Edge grip pressure increased beyond specification\n- Grip marks correlating with edge defect locations\n- Physical damage affecting subsequent etch uniformity\n\n**Contributing Factors**:\n- Grip pressure adjustment not coordinated with process\n- Handler parameter change not documented in change control\n\n## Corrective Actions\n\n1. **Immediate**: Hold HANDLER-BROOKS-05\n2. **Reduce grip pressure**: Return to original specification\n3. **Inspect grippers**: Check for contamination or damage\n4. **Test wafers**: Verify no grip marks with new setting\n5. **Coordinate**: Inform downstream process of change\n\n## Prevention Measures\n\n- Add handler parameters to change control system\n- Implement grip pressure monitoring\n- Document handler-process interaction effects\n\n**Severity**: Minor\n**Yield Impact**: 8%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2024-3567. 22% yield loss at 7-14mm from edge. 17 wafers affected. Quartz window showing discoloration at edge zone.\n\nProcess Context: ETCH-LAM-13, Recipe: ETCH_STOP. Quartz window at 4,800 RF-hours (spec: 5,000 hrs). OES readings showing degraded signal quality at wafer edge.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Quartz window degradation affecting endpoint detection\n- Window at 4,800 RF-hours approaching 5,000 limit\n- Edge zone discoloration blocking OES signal\n- Degraded endpoint detection causing edge over-etch\n\n**Contributing Factors**:\n- Window degradation not detected by OES signal quality check\n- Visual inspection not part of PM checklist\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-13\n2. **Replace window**: P/N 727-0234\n3. **OES calibration**: Full system calibration post-replacement\n4. **Signal verification**: Confirm uniform OES across wafer\n5. **Process qual**: Verify endpoint accuracy\n\n## Prevention Measures\n\n- Add window visual inspection to weekly PM\n- Implement OES signal quality trending by zone\n- Configure alarm for OES signal degradation\n\n**Severity**: Critical\n**Yield Impact**: 22%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2024-4678. 13% yield loss at 5-11mm from edge. 8 wafers affected. Pattern correlates with electrostatic chuck voltage instability.\n\nProcess Context: ETCH-TEL-04, Recipe: LOGIC_ETCH. ESC voltage showing \u00b112% variation (spec: \u00b13%). ESC at 2 years service life.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: ESC voltage instability from power supply degradation\n- ESC voltage variation \u00b112% far exceeds \u00b13% specification\n- 2-year service life indicates possible power supply aging\n- Voltage instability causing inconsistent wafer clamping at edge\n\n**Contributing Factors**:\n- ESC power supply not included in PM schedule\n- FDC alarm threshold for voltage too permissive\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-TEL-04\n2. **Diagnose power supply**: Check ESC HV supply capacitors\n3. **Replace supply**: If degraded, P/N 814-0567\n4. **Calibration**: Full ESC voltage calibration\n5. **Verify**: Voltage stability within \u00b13%\n\n## Prevention Measures\n\n- Add ESC power supply to annual PM\n- Reduce voltage variation alarm to \u00b15%\n- Implement ESC voltage trending\n\n**Severity**: Major\n**Yield Impact**: 13%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2024-5789. 10% yield loss at 4-9mm from edge. 6 wafers affected. Backside helium pressure showing edge zone variation.\n\nProcess Context: ETCH-AMAT-10, Recipe: BEOL_ETCH. Backside He pressure at edge 15% lower than center. ESC backside pattern may have blockage.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: ESC backside channel blockage at edge zone\n- Edge He pressure 15% low indicates partial blockage\n- Blocked channels causing poor thermal contact at edge\n- Temperature non-uniformity affecting edge etch rate\n\n**Contributing Factors**:\n- ESC backside channel inspection not in PM\n- Particle or debris accumulation in channels\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-AMAT-10\n2. **ESC inspection**: Check backside channels for blockage\n3. **Clean channels**: Purge with N2, inspect with borescope\n4. **Verify flow**: Confirm uniform He distribution\n5. **Temperature check**: Verify edge/center thermal uniformity\n\n## Prevention Measures\n\n- Add ESC channel inspection to quarterly PM\n- Implement zone-based He pressure monitoring\n- Configure alarm for zone pressure differential >5%\n\n**Severity**: Minor\n**Yield Impact**: 10%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2024-6890. 26% yield loss at 6-15mm from edge. 20 wafers affected across full lot. Chamber experienced unplanned down during lot processing.\n\nProcess Context: ETCH-LAM-01, Recipe: PREMIUM_GATE. Unplanned tool down for 4 hours mid-lot due to interlock trip. Chamber idle without N2 purge. Humidity may have entered chamber.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chamber moisture contamination during unplanned downtime\n- 4-hour idle without N2 purge allowed moisture ingress\n- Interlock trip prevented normal idle procedure\n- Edge seals more susceptible to moisture entry\n- Full lot affected post-restart\n\n**Contributing Factors**:\n- Interlock trip disabled automatic N2 purge\n- No chamber recovery procedure for unplanned downs\n\n## Corrective Actions\n\n1. **Immediate**: Extended tool down for chamber recovery\n2. **Bake out**: Run chamber bake-out cycle at elevated temp\n3. **Moisture check**: Verify RGA shows <1 ppm H2O\n4. **Extended seasoning**: 15+ wafers post-bake\n5. **Qual verification**: Multiple qual wafers before production\n\n## Prevention Measures\n\n- Implement automatic N2 purge on interlock trip\n- Create chamber recovery procedure for unplanned downs\n- Add RGA moisture monitoring to restart qualification\n\n**Severity**: Critical\n**Yield Impact**: 26%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2024-7901. 11% yield loss at 5-8mm from edge. 7 wafers affected. Lower electrode showing wear pattern at edge zone.\n\nProcess Context: ETCH-TEL-06, Recipe: FIN_REVEAL. Lower electrode at 6,500 RF-hours (spec: 7,000 hrs). Visual inspection shows erosion pattern at wafer edge contact area.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Lower electrode edge erosion approaching end of life\n- Electrode at 6,500 RF-hours showing visible erosion\n- Edge contact area degraded affecting plasma coupling\n- Progressive degradation causing increasing edge non-uniformity\n\n**Contributing Factors**:\n- Electrode replacement buffer too small (500 hrs remaining)\n- Visual inspection not triggered until symptoms appeared\n\n## Corrective Actions\n\n1. **Schedule**: Plan electrode replacement in next maintenance window\n2. **Interim monitoring**: Enhanced edge uniformity monitoring\n3. **Replace electrode**: P/N 728-0901 at next PM\n4. **Full conditioning**: 10-wafer seasoning post-replacement\n5. **Qual verification**: Edge uniformity <5%\n\n## Prevention Measures\n\n- Increase replacement buffer to 1,000 RF-hours\n- Add electrode visual inspection to monthly PM\n- Implement predictive replacement based on erosion rate\n\n**Severity**: Major\n**Yield Impact**: 11%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2024-8012. 17% yield loss at 7-12mm from edge. 12 wafers affected. RF reflected power elevated at process start.\n\nProcess Context: ETCH-LAM-03, Recipe: SPACER_PULL. RF reflected power 18% at ignition (spec: <10%). Match network auto-tune struggling to converge at edge frequencies.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: RF match network unable to optimize edge coupling\n- 18% reflected power indicates poor plasma coupling\n- Auto-tune unable to converge suggests match network limitation\n- Edge zone receiving inconsistent RF energy\n\n**Contributing Factors**:\n- Match network capacitor range may be insufficient\n- Recipe RF parameters at edge of match capability\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-03\n2. **Match diagnostics**: Check capacitor positions and range\n3. **Replace capacitors**: If at limit, P/N 923-0456\n4. **Manual tune**: Optimize starting position for this recipe\n5. **Verify**: Reflected power <10% at ignition\n\n## Prevention Measures\n\n- Add match position monitoring to FDC\n- Configure alarm for reflected power >12%\n- Document recipe RF requirements vs. match capability\n\n**Severity**: Major\n**Yield Impact**: 17%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2024-9123. 7% yield loss at 4-6mm from edge. 4 wafers affected. Defects align with wafer notch orientation.\n\nProcess Context: ETCH-AMAT-01, Recipe: LINER_ETCH. Notch-aligned defects suggest pre-etch damage or alignment issue. Wafer handler notch finder recently serviced.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Notch finder contact causing edge damage\n- Defects aligned with notch indicate notch finder issue\n- Recent service may have misaligned contact mechanism\n- Physical contact creating stress points affecting etch\n\n**Contributing Factors**:\n- Post-service qualification did not check for contact marks\n- Notch finder contact pressure may be excessive\n\n## Corrective Actions\n\n1. **Immediate**: Check notch finder alignment and pressure\n2. **Inspect mechanism**: Verify contact point condition\n3. **Adjust pressure**: Reduce to minimum required for detection\n4. **Alignment check**: Verify \u00b10.1\u00b0 specification\n5. **Test wafers**: Confirm no contact marks post-adjustment\n\n## Prevention Measures\n\n- Add contact mark inspection to post-service qual\n- Include notch finder pressure in PM checklist\n- Implement wafer edge inspection at notch zone\n\n**Severity**: Minor\n**Yield Impact**: 7%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2024-0345. 15% yield loss at 8-14mm from edge. 9 wafers affected. Issue isolated to single process chamber on cluster tool.\n\nProcess Context: ETCH-AMAT-11 (4-chamber cluster). Only Chamber C showing defects. Chamber C O-ring at 2,700 RF-hours. Other chambers at 1,500-2,000 RF-hours.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chamber C O-ring exceeding life limit\n- Chamber C at 2,700 RF-hours exceeds 2,500 RF-hour spec\n- Other chambers (1,500-2,000 hrs) showing normal yield\n- Clear chamber-specific correlation confirms root cause\n\n**Contributing Factors**:\n- Cluster tool chambers on different PM schedules\n- Chamber C replacement cycle out of sync\n\n## Corrective Actions\n\n1. **Immediate**: Disable Chamber C routing\n2. **Replace O-ring**: Chamber C only, P/N 839-0127\n3. **Leak check**: Verify <1 mTorr/min\n4. **Seasoning**: 5-wafer conditioning\n5. **Chamber match**: Verify Chamber C matches A, B, D\n\n## Prevention Measures\n\n- Synchronize O-ring replacement across all chambers\n- Implement per-chamber RF-hour tracking dashboard\n- Configure FDC for chamber-to-chamber comparison\n\n**Severity**: Major\n**Yield Impact**: 15%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2024-1456. 21% yield loss at 6-13mm from edge. 14 wafers affected. Endpoint showed inconsistent timing at wafer edge region.\n\nProcess Context: ETCH-TEL-01, Recipe: VIA_OPEN_ADV. OES endpoint delay at edge zone averaging 3.2 seconds vs. 0.5 second spec. Possible endpoint algorithm issue.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: OES endpoint detection algorithm edge zone failure\n- Endpoint edge zone delay 3.2s far exceeds 0.5s spec\n- Algorithm not properly detecting edge signal change\n- Extended etch time at edge causing over-etch defects\n\n**Contributing Factors**:\n- Endpoint algorithm edge weighting incorrect\n- OES signal-to-noise at edge may be degraded\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-TEL-01\n2. **Algorithm review**: Check edge zone weighting factors\n3. **OES signal check**: Verify edge zone S/N ratio\n4. **Recalibrate**: Update endpoint algorithm parameters\n5. **Validation**: Process test wafer with endpoint logging\n\n## Prevention Measures\n\n- Add endpoint timing SPC by wafer zone\n- Implement zone-specific endpoint monitoring\n- Configure alarm for edge endpoint delay >1s\n\n**Severity**: Critical\n**Yield Impact**: 21%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2024-2567. 12% yield loss at 5-10mm from edge. 7 wafers affected. Susceptor rotation showing jerky motion at certain angles.\n\nProcess Context: ETCH-LAM-18, Recipe: HKMG_ETCH. Susceptor rotation motor showing position error spikes. Motor at 3 years service (typical life: 5 years).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Susceptor rotation motor bearing wear\n- Position error spikes indicate bearing degradation\n- Jerky rotation causing non-uniform plasma exposure at edge\n- 3-year motor showing early wear signs\n\n**Contributing Factors**:\n- Motor bearings not included in PM inspection\n- Position error not configured as FDC alarm\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-18\n2. **Motor diagnostics**: Check bearing condition and position accuracy\n3. **Replace motor**: If bearing worn, P/N 634-0789\n4. **Calibrate**: Full rotation calibration post-replacement\n5. **Verify**: Smooth rotation with no position errors\n\n## Prevention Measures\n\n- Add motor position error to FDC monitoring\n- Include motor diagnostics in annual PM\n- Implement vibration monitoring for bearing health\n\n**Severity**: Major\n**Yield Impact**: 12%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2024-3678. 9% yield loss at 4-7mm from edge. 5 wafers affected. Focus ring showing arc damage marks.\n\nProcess Context: ETCH-AMAT-12, Recipe: METAL_CUT. Focus ring at 3,800 RF-hours. Arc marks visible at 3 locations on ring surface.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Focus ring arcing causing localized plasma disturbance\n- Arc marks indicate electrical discharge on ring surface\n- Arcing disrupting edge plasma uniformity\n- Ring surface degradation enabling arc formation\n\n**Contributing Factors**:\n- Ring at 3,800 RF-hours in typical 3,000-5,000 range\n- Surface condition degraded enough to enable arcing\n- RF coupling to ring may be compromised\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-AMAT-12\n2. **Inspect ring**: Document arc damage locations\n3. **Replace ring**: P/N 715-0567 (arc marks = replacement required)\n4. **Chamber inspection**: Check for arc damage elsewhere\n5. **Seasoning**: 5-wafer conditioning post-replacement\n\n## Prevention Measures\n\n- Add visual ring inspection to weekly PM\n- Implement RF arc detection in FDC\n- Replace ring at first sign of surface degradation\n\n**Severity**: Minor\n**Yield Impact**: 9%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2024-4789. 18% yield loss at 7-13mm from edge. 11 wafers affected. Gas distribution plate temperature elevated by 15\u00b0C.\n\nProcess Context: ETCH-LAM-19, Recipe: SOI_ETCH. Gas plate temp at 65\u00b0C vs. 50\u00b0C setpoint. Cooling water flow rate reduced.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Inadequate gas plate cooling causing thermal non-uniformity\n- Gas plate 15\u00b0C above setpoint indicates cooling failure\n- Reduced cooling water flow insufficient for heat removal\n- Thermal gradient affecting edge gas distribution\n\n**Contributing Factors**:\n- Cooling water system issue not detected by FDC\n- Gas plate temperature alarm threshold too high\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-19\n2. **Check cooling**: Verify cooling water flow and pressure\n3. **Clear blockage**: If flow restricted, flush cooling lines\n4. **Verify temperature**: Gas plate must reach 50\u00b0C setpoint\n5. **Process qual**: Verify edge uniformity after repair\n\n## Prevention Measures\n\n- Add cooling water flow monitoring to FDC\n- Reduce temperature alarm to +5\u00b0C above setpoint\n- Implement cooling system preventive maintenance\n\n**Severity**: Major\n**Yield Impact**: 18%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2024-5890. 14% yield loss at 6-11mm from edge. 8 wafers affected. Issue started after process gas supplier change.\n\nProcess Context: ETCH-TEL-08, Recipe: CONTACT_CD. New gas supplier started 2 weeks ago. Gas purity certification shows same spec as previous supplier. Edge etch rate 8% higher than historical.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Gas supplier change affecting process chemistry\n- New supplier gas causing different etch behavior despite same purity spec\n- Edge etch rate 8% higher than historical baseline\n- Subtle gas composition difference affecting edge plasma\n\n**Contributing Factors**:\n- Supplier qualification did not include edge uniformity test\n- Purity spec may not capture all relevant impurities\n\n## Corrective Actions\n\n1. **Immediate**: Hold for gas investigation\n2. **Gas analysis**: Compare detailed composition old vs. new supplier\n3. **Test both**: Run qual wafers with both gas sources\n4. **Recipe adjust**: If gas acceptable, tune edge parameters\n5. **Document**: Update supplier qualification requirements\n\n## Prevention Measures\n\n- Require full process qualification for supplier changes\n- Add trace impurity analysis to gas specs\n- Include edge uniformity in supplier qualification\n\n**Severity**: Major\n**Yield Impact**: 14%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2024-6901. 20% yield loss at 5-12mm from edge. 13 wafers affected. Wafer lift mechanism showing position drift.\n\nProcess Context: ETCH-AMAT-13, Recipe: HARD_MASK_OPEN. Lift pin position drifting 0.8mm from nominal during cycle. Recent pneumatic system maintenance.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Lift pin position drift after pneumatic maintenance\n- 0.8mm position drift indicates pneumatic calibration issue\n- Drift causing wafer seating variation at edge\n- Poor seating affecting edge plasma coupling\n\n**Contributing Factors**:\n- Pneumatic system not recalibrated after maintenance\n- Position verification not in post-maintenance checklist\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-AMAT-13\n2. **Recalibrate**: Full lift pin position calibration\n3. **Verify pneumatics**: Check regulator settings post-maintenance\n4. **Position check**: Verify lift position within \u00b10.2mm\n5. **Wafer seating test**: Confirm uniform contact\n\n## Prevention Measures\n\n- Add position calibration to pneumatic maintenance procedure\n- Implement lift position monitoring in FDC\n- Configure alarm for position drift >0.3mm\n\n**Severity**: Critical\n**Yield Impact**: 20%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2024-7012. 8% yield loss at 4-8mm from edge. 4 wafers affected. Minor ring pattern appearing only on high-aspect-ratio features.\n\nProcess Context: ETCH-LAM-20, Recipe: DEEP_VIA_ETCH. High AR features at edge showing incomplete etch. Standard features at same location normal.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge ion angular distribution inadequate for high AR\n- High aspect ratio features require more directional ions\n- Edge zone ion angle distribution too broad\n- Standard features not affected due to lower AR requirement\n\n**Contributing Factors**:\n- Recipe edge parameters not optimized for high AR\n- Edge bias may be insufficient for AR requirements\n\n## Corrective Actions\n\n1. **Immediate**: Hold high AR lots on this tool\n2. **Recipe review**: Evaluate edge bias for high AR process\n3. **Parameter adjust**: Increase edge bias by 10-15%\n4. **Test wafer**: Verify high AR etch at edge zone\n5. **Optimize**: Fine-tune for best edge/center balance\n\n## Prevention Measures\n\n- Include high AR test structures in edge qualification\n- Document AR-specific edge parameter requirements\n- Create AR-optimized recipe variants\n\n**Severity**: Minor\n**Yield Impact**: 8%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2024-8123. 16% yield loss at 6-12mm from edge. 10 wafers affected. Chuck DC bias showing 200V offset from setpoint.\n\nProcess Context: ETCH-TEL-10, Recipe: POLY_GATE_TRIM. DC bias at 1200V vs. 1000V setpoint. HV power supply calibration last done 14 months ago.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: HV power supply calibration drift\n- DC bias 200V (20%) above setpoint indicates calibration drift\n- 14 months since calibration exceeds typical 12-month interval\n- Excessive bias affecting edge etch profile\n\n**Contributing Factors**:\n- Calibration schedule not enforced\n- FDC bias monitoring tolerance too wide\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-TEL-10\n2. **Calibrate HV supply**: Full calibration to manufacturer spec\n3. **Verify bias**: Must be within \u00b13% of setpoint\n4. **Check components**: If calibration fails, replace HV module P/N 815-0234\n5. **Process qual**: Verify etch profile post-calibration\n\n## Prevention Measures\n\n- Enforce 12-month HV calibration schedule\n- Reduce FDC bias tolerance to \u00b15%\n- Add calibration due date tracking to PM system\n\n**Severity**: Major\n**Yield Impact**: 16%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2024-9234. 11% yield loss at 5-9mm from edge. 6 wafers affected. Upper electrode gap measurement out of specification.\n\nProcess Context: ETCH-LAM-21, Recipe: DIELECTRIC_ETCH. Electrode gap at 14mm vs. 12mm spec. Gap setting changed after last PM.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Electrode gap misconfigured after PM\n- Gap 14mm vs. 12mm spec (2mm deviation)\n- Increased gap affecting edge plasma density\n- PM procedure did not verify gap setting\n\n**Contributing Factors**:\n- Gap verification not in PM checklist\n- Post-PM qualification did not catch gap error\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-21\n2. **Adjust gap**: Set to 12mm specification\n3. **Verify**: Gap measurement at multiple positions\n4. **Process qual**: Verify uniformity at correct gap\n5. **Review PM**: Audit PM procedure for gap step\n\n## Prevention Measures\n\n- Add gap verification to PM checklist with sign-off\n- Include gap measurement in post-PM qualification\n- Configure FDC for plasma parameters affected by gap\n\n**Severity**: Major\n**Yield Impact**: 11%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2024-0456. 19% yield loss at 7-14mm from edge. 12 wafers affected. Chamber showing evidence of prior arcing event.\n\nProcess Context: ETCH-AMAT-14, Recipe: TUNGSTEN_ETCH. Arc damage visible on chamber wall near edge zone. Process interlock tripped 3 days ago but tool was reset without investigation.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Unresolved arcing event causing chamber damage\n- Arc damage on chamber wall disrupting edge plasma\n- Interlock trip 3 days ago was arcing event\n- Tool reset without root cause investigation\n\n**Contributing Factors**:\n- Interlock reset without proper investigation\n- Arc damage inspection not performed after trip\n- Production pressure led to premature restart\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-AMAT-14 for full inspection\n2. **Damage assessment**: Document all arc damage locations\n3. **Replace components**: Any arc-damaged parts must be replaced\n4. **Root cause**: Identify arc source (particle, gas, hardware)\n5. **Full qualification**: Complete tool requalification after repair\n\n## Prevention Measures\n\n- Require investigation for any interlock trip before reset\n- Implement arc detection with mandatory inspection\n- No tool restart after interlock without engineering sign-off\n\n**Severity**: Critical\n**Yield Impact**: 19%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2024-1567. 13% yield loss at 4-10mm from edge. 8 wafers affected. Plasma uniformity test shows 7% edge deviation.\n\nProcess Context: ETCH-TEL-11, Recipe: SRAM_ETCH. 49-point uniformity test shows edge deviation 7% vs. 5% spec. No recent hardware changes.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Progressive edge uniformity drift without clear hardware cause\n- 7% edge deviation exceeds 5% specification\n- No recent hardware changes suggests gradual degradation\n- Multiple components may have cumulative drift\n\n**Contributing Factors**:\n- Lack of regular uniformity monitoring allowed drift\n- No baseline trending to detect gradual changes\n\n## Corrective Actions\n\n1. **Immediate**: Hold processing for systematic review\n2. **Component check**: Inspect edge-affecting components (ring, seals, gas)\n3. **RF verification**: Check edge RF coupling parameters\n4. **Tuning**: Adjust edge compensation parameters\n5. **Requalify**: Verify uniformity <5% after adjustment\n\n## Prevention Measures\n\n- Implement weekly uniformity monitor wafer\n- Configure SPC for uniformity trending\n- Set warning limit at 4% to catch drift early\n\n**Severity**: Major\n**Yield Impact**: 13%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2024-2678. 10% yield loss at 5-8mm from edge. 5 wafers affected. Gas purge line showing intermittent flow restriction.\n\nProcess Context: ETCH-LAM-22, Recipe: ISOLATION_ETCH. Chamber purge N2 flow intermittently drops to 60% of setpoint. Purge line filter last changed 8 months ago.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Purge line filter partial blockage\n- N2 purge flow drops to 60% intermittently\n- 8-month-old filter likely partially clogged\n- Inadequate purge allowing contaminants at edge zone\n\n**Contributing Factors**:\n- Filter change interval not defined in PM\n- Flow monitoring not configured for intermittent drops\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-22\n2. **Replace filter**: Purge line filter P/N 534-0123\n3. **Verify flow**: Confirm 100% N2 flow stable\n4. **Purge system**: Extended purge after filter change\n5. **Process qual**: Verify edge uniformity\n\n## Prevention Measures\n\n- Add purge line filter to 6-month PM\n- Configure FDC for flow drop detection\n- Implement flow trending with SPC limits\n\n**Severity**: Minor\n**Yield Impact**: 10%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2024-3789. 22% yield loss at 6-14mm from edge. 15 wafers affected. Two different recipes run on same tool showing same issue.\n\nProcess Context: ETCH-AMAT-15, Recipes: GATE_A and GATE_B both affected. Hardware issue suspected since multiple recipes impacted. RF hour counter showing 2,600 hours.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Hardware degradation affecting all recipes\n- Multiple recipes affected confirms hardware issue\n- RF hour counter at 2,600 hours exceeds O-ring life (2,500 hrs)\n- Recipe-independent pattern points to chamber seal or edge ring\n\n**Contributing Factors**:\n- RF hour tracking not linked to PM trigger\n- Common failure mode across recipes not immediately flagged\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-AMAT-15 for full PM\n2. **Replace seals**: All O-rings P/N 839-0127, 839-0234\n3. **Inspect edge ring**: Replace if erosion visible P/N 715-0345\n4. **Leak check**: Verify <1 mTorr/min\n5. **Qualify both recipes**: Verify edge uniformity on both\n\n## Prevention Measures\n\n- Implement automatic PM trigger at 2,400 RF-hours\n- Configure cross-recipe yield monitoring\n- Flag multi-recipe failures as hardware priority\n\n**Severity**: Critical\n**Yield Impact**: 22%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2024-4890. 8% yield loss at 4-7mm from edge. 4 wafers affected. Slit valve not fully seating during process.\n\nProcess Context: ETCH-TEL-12, Recipe: BACKEND_ETCH. Slit valve sensor showing incomplete close. Valve cycle count at 85,000 (spec: 100,000 life).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Slit valve wear causing incomplete seal\n- Valve at 85,000 cycles approaching 100,000 life limit\n- Incomplete seal allowing minor leak at valve location\n- Leak affecting edge plasma at valve side of chamber\n\n**Contributing Factors**:\n- Valve life approaching limit without proactive replacement\n- Incomplete close sensor may have tolerance issue\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-TEL-12\n2. **Inspect valve**: Check seal surface and mechanism\n3. **Replace valve**: P/N 623-0789 (proactive at 85% life)\n4. **Sensor calibration**: Verify close sensor accuracy\n5. **Leak check**: Confirm <1 mTorr/min with new valve\n\n## Prevention Measures\n\n- Replace slit valve at 80,000 cycles (80% life)\n- Add valve cycle counting to PM dashboard\n- Configure close sensor for tighter tolerance\n\n**Severity**: Minor\n**Yield Impact**: 8%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2024-5901. 15% yield loss at 6-11mm from edge. 9 wafers affected. Process abort occurred on 2 wafers due to endpoint failure.\n\nProcess Context: ETCH-LAM-23, Recipe: CONTACT_MAIN. Endpoint failed on wafers 7 and 15. OES signal saturated at edge wavelength. Optical window contaminated.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: OES optical window contamination\n- Contaminated window causing signal saturation\n- Edge wavelength particularly affected due to contamination pattern\n- Endpoint failure leading to over-etch at edge\n- Two process aborts from complete endpoint loss\n\n**Contributing Factors**:\n- Window cleaning not in regular PM\n- OES signal quality not trended\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-23\n2. **Clean window**: IPA clean of OES optical window\n3. **If damaged**: Replace window P/N 727-0567\n4. **OES calibration**: Full system calibration after cleaning\n5. **Signal verification**: Confirm clean signal across all wavelengths\n\n## Prevention Measures\n\n- Add OES window cleaning to monthly PM\n- Implement OES signal quality trending\n- Configure alarm for signal approaching saturation\n\n**Severity**: Major\n**Yield Impact**: 15%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2024-6012. 17% yield loss at 5-12mm from edge. 11 wafers affected. Wafer temperature during process 8\u00b0C below setpoint.\n\nProcess Context: ETCH-AMAT-16, Recipe: HIGH_TEMP_ETCH. Wafer temp at 52\u00b0C vs. 60\u00b0C setpoint. ESC heater drawing normal power but He backside flow elevated.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Excessive He backside cooling overwhelming heater\n- He flow elevated causing over-cooling\n- Heater at full power unable to compensate\n- Edge zone more affected due to He distribution pattern\n- 8\u00b0C below setpoint significantly impacts etch rate\n\n**Contributing Factors**:\n- He flow control not properly tracking temperature\n- Flow increase may be from MFC drift or setpoint error\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-AMAT-16\n2. **Check He MFC**: Verify flow setpoint and actual flow\n3. **Calibrate MFC**: If drifted, recalibrate or replace P/N 614-0456\n4. **Temperature verify**: Confirm wafer reaches 60\u00b0C setpoint\n5. **Process qual**: Verify edge uniformity at correct temperature\n\n## Prevention Measures\n\n- Implement closed-loop He flow control with temperature\n- Add temperature deviation alarm at \u00b13\u00b0C\n- Include He flow verification in monthly PM\n\n**Severity**: Major\n**Yield Impact**: 17%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2024-7123. 6% yield loss at 4-6mm from edge. 3 wafers affected. Very minor pattern at extreme wafer edge.\n\nProcess Context: ETCH-TEL-13, Recipe: TRIM_ETCH. Edge exclusion currently set to 3mm. Product requires 2mm edge exclusion for die at edge.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge exclusion zone configuration mismatch\n- Tool edge exclusion at 3mm but product requires 2mm\n- Dies at 2-3mm from edge being impacted by edge effects\n- Recipe/product specification mismatch\n\n**Contributing Factors**:\n- Product edge exclusion requirement not communicated to process\n- Standard recipe template uses 3mm default\n\n## Corrective Actions\n\n1. **Immediate**: Review product edge exclusion requirement\n2. **Recipe update**: Adjust edge exclusion to 2mm if process capable\n3. **Edge optimization**: Tune edge parameters for 2mm exclusion\n4. **Qualification**: Full edge die qualification at 2mm setting\n5. **Document**: Update recipe to match product spec\n\n## Prevention Measures\n\n- Include edge exclusion in product-to-process handoff\n- Create product-specific recipe variants for edge requirements\n- Add edge exclusion verification to recipe release\n\n**Severity**: Minor\n**Yield Impact**: 6%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2024-8234. 24% yield loss at 7-15mm from edge. 18 wafers affected. Power supply showing voltage ripple on DC bias.\n\nProcess Context: ETCH-LAM-24, Recipe: CRITICAL_GATE. DC bias ripple at 8% peak-to-peak vs. 2% spec. Power supply capacitor bank suspected.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: DC power supply capacitor degradation\n- 8% voltage ripple far exceeds 2% specification\n- Capacitor bank degradation causing poor filtering\n- Ripple creating pulsed plasma affecting edge uniformity\n\n**Contributing Factors**:\n- Power supply capacitors not in PM schedule\n- Ripple monitoring not configured in FDC\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-24\n2. **Power supply diagnostics**: Check capacitor ESR values\n3. **Replace capacitor bank**: P/N 925-0567\n4. **Verify ripple**: Must achieve <2% peak-to-peak\n5. **Process qual**: Critical gate recipe qualification\n\n## Prevention Measures\n\n- Add power supply diagnostics to annual PM\n- Configure FDC for voltage ripple monitoring\n- Set alarm at 3% ripple for early warning\n\n**Severity**: Critical\n**Yield Impact**: 24%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2024-9345. 12% yield loss at 5-10mm from edge. 7 wafers affected. Tool showing different behavior on day shift vs. night shift.\n\nProcess Context: ETCH-AMAT-17, Recipe: STANDARD_OXIDE. Day shift yield normal (97%). Night shift yield degraded (85%). Same recipe, same tool, different operators.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Operator procedure variation between shifts\n- Significant yield difference between shifts on same tool/recipe\n- Day shift following standard procedures\n- Night shift may have procedure deviation\n\n**Contributing Factors**:\n- Procedure documentation may be ambiguous\n- Night shift training or supervision difference\n- Possible unapproved parameter adjustment\n\n## Corrective Actions\n\n1. **Immediate**: Shadow night shift operation\n2. **Procedure audit**: Compare actual practice vs. documented procedure\n3. **Training review**: Verify night shift qualification current\n4. **Parameter check**: Audit any manual adjustments made\n5. **Standardize**: Ensure identical practice across shifts\n\n## Prevention Measures\n\n- Implement operator action logging\n- Reduce manual adjustment options where possible\n- Cross-shift communication and procedure reviews\n- Regular procedure compliance audits\n\n**Severity**: Major\n**Yield Impact**: 12%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2024-0567. 14% yield loss at 6-12mm from edge. 8 wafers affected. Chamber pressure baseline shifted 3 mTorr higher than historical.\n\nProcess Context: ETCH-TEL-14, Recipe: VIA_ETCH_ADV. Base pressure at 8 mTorr vs. 5 mTorr historical. Turbo pump approaching 40,000 hours runtime.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Turbo pump performance degradation\n- Base pressure 3 mTorr above historical indicates pump degradation\n- 40,000 hours runtime suggests bearing or rotor wear\n- Elevated base pressure affecting edge zone vacuum quality\n\n**Contributing Factors**:\n- Turbo pump runtime not tracked for replacement\n- Base pressure trending not configured\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-TEL-14\n2. **Pump diagnostics**: Check speed, vibration, temperature\n3. **Replace turbo**: If degraded, P/N 634-0123\n4. **Verify base pressure**: Must achieve <5 mTorr\n5. **System leak check**: Confirm no other leak sources\n\n## Prevention Measures\n\n- Implement turbo pump runtime tracking\n- Replace at 35,000 hours proactively\n- Add base pressure to daily monitoring checklist\n\n**Severity**: Major\n**Yield Impact**: 14%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2024-1678. 9% yield loss at 4-8mm from edge. 5 wafers affected. Pattern shows slight rotation relative to notch.\n\nProcess Context: ETCH-LAM-25, Recipe: LINER_STRIP. Edge pattern rotated ~5\u00b0 from expected notch alignment. Pre-aligner showing minor calibration drift.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Pre-aligner calibration drift\n- ~5\u00b0 rotation from expected alignment indicates pre-aligner issue\n- Calibration drift causing wafer misposition on chuck\n- Edge pattern rotation confirms alignment source\n\n**Contributing Factors**:\n- Pre-aligner calibration check not in regular PM\n- Drift developed gradually without detection\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-25\n2. **Pre-aligner calibration**: Full alignment verification\n3. **Adjust**: Correct to \u00b10.1\u00b0 specification\n4. **Verify**: Run test wafers to confirm alignment\n5. **Chuck inspection**: Ensure no secondary positioning issue\n\n## Prevention Measures\n\n- Add pre-aligner calibration to monthly PM\n- Implement alignment verification wafer weekly\n- Configure FDC for notch position monitoring\n\n**Severity**: Minor\n**Yield Impact**: 9%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2024-2789. 18% yield loss at 5-13mm from edge. 12 wafers affected. Fab power fluctuation event logged during processing.\n\nProcess Context: ETCH-AMAT-18, Recipe: GATE_CRITICAL. Facility power dip of 8% for 0.5 seconds during lot processing. UPS did not fully compensate. Tool continued processing.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Facility power fluctuation affecting process\n- 8% power dip for 0.5 seconds during processing\n- UPS compensation insufficient for duration\n- RF power disruption causing edge plasma instability\n- Tool continued without abort, processing affected wafers\n\n**Contributing Factors**:\n- UPS capacity may be insufficient for this tool\n- Power dip did not trigger process abort\n- Facility power quality event\n\n## Corrective Actions\n\n1. **Immediate**: Review all wafers processed during event\n2. **Disposition**: Likely scrap affected wafers\n3. **UPS review**: Verify UPS capacity for tool requirements\n4. **Abort configuration**: Add power quality abort trigger\n5. **Coordinate**: Report to facilities for power quality investigation\n\n## Prevention Measures\n\n- Upgrade UPS if capacity insufficient\n- Configure process abort for power dip >5%\n- Add power quality monitoring to tool FDC\n- Coordinate with facilities on power stability\n\n**Severity**: Critical\n**Yield Impact**: 18%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2024-3890. 11% yield loss at 6-10mm from edge. 6 wafers affected. Recipe step time showing 15% variation from wafer to wafer.\n\nProcess Context: ETCH-TEL-15, Recipe: SPACER_TRIM. Endpoint-controlled step showing 15% time variation vs. 5% spec. OES signal noise elevated.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: OES signal noise causing erratic endpoint detection\n- 15% step time variation far exceeds 5% specification\n- Elevated OES noise causing inconsistent endpoint triggers\n- Variable etch times affecting edge uniformity\n\n**Contributing Factors**:\n- OES system signal quality degraded\n- Endpoint algorithm sensitivity to noise\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-TEL-15\n2. **OES diagnostics**: Check detector, window, fiber optic\n3. **Clean/replace**: Optical components as needed\n4. **Signal verification**: Confirm S/N ratio within spec\n5. **Endpoint validation**: Verify <5% time variation\n\n## Prevention Measures\n\n- Add OES signal quality to FDC monitoring\n- Implement endpoint time SPC trending\n- Configure alarm for time variation >7%\n\n**Severity**: Major\n**Yield Impact**: 11%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2024-4901. 7% yield loss at 4-7mm from edge. 3 wafers affected. First lot after extended tool idle (72 hours).\n\nProcess Context: ETCH-LAM-26, Recipe: OXIDE_MAIN. Tool idle 72 hours for holiday weekend. Standard 3-wafer seasoning run before production. No other lots affected after first lot.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Insufficient seasoning after extended idle\n- 72-hour idle requires more than standard 3-wafer seasoning\n- Extended idle allows moisture absorption and surface changes\n- First lot absorbed conditioning, subsequent lots normal\n\n**Contributing Factors**:\n- Seasoning wafer count not scaled for idle duration\n- No extended-idle procedure defined\n\n## Corrective Actions\n\n1. **Immediate**: Affected lot already processed, review for rework\n2. **No additional action**: Tool now conditioned, running normally\n3. **Document**: Record idle duration and yield impact\n4. **Procedure update**: Define extended idle seasoning requirements\n\n## Prevention Measures\n\n- Create idle-duration-based seasoning matrix:\n  - <24 hrs: 3 wafers\n  - 24-48 hrs: 5 wafers  \n  - >48 hrs: 10 wafers\n- Implement automatic seasoning adjustment based on idle time\n- Add first-lot-after-idle yield monitoring\n\n**Severity**: Minor\n**Yield Impact**: 7%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2024-5012. 20% yield loss at 7-14mm from edge. 14 wafers affected. Chamber showing evidence of process kit mismatch.\n\nProcess Context: ETCH-AMAT-19, Recipe: PREMIUM_ETCH. Wrong edge ring installed during last PM - 200mm ring in 300mm chamber. Ring P/N mismatch discovered during troubleshooting.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Wrong process kit component installed\n- 200mm edge ring installed in 300mm chamber\n- Significant geometry mismatch affecting edge plasma\n- PM procedure error - wrong part used\n\n**Contributing Factors**:\n- Part verification not performed during PM\n- Similar part numbers for different wafer sizes\n- Post-PM qualification did not catch issue\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-AMAT-19\n2. **Replace ring**: Install correct 300mm ring P/N 715-0300\n3. **Verify all parts**: Audit all process kit components\n4. **Leak check**: Full system verification\n5. **Requalification**: Complete tool qualification\n\n## Prevention Measures\n\n- Implement barcode verification for process kit parts\n- Add part number verification step to PM procedure\n- Color-code parts by wafer size\n- Require second-person verification for critical parts\n\n**Severity**: Critical\n**Yield Impact**: 20%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2024-6123. 13% yield loss at 5-11mm from edge. 8 wafers affected. Process gas showing moisture contamination on RGA.\n\nProcess Context: ETCH-TEL-16, Recipe: NITRIDE_MAIN. RGA shows H2O peak 10x above baseline. Gas cylinder changed 2 days ago. New cylinder from different batch.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Moisture contamination in new gas cylinder\n- RGA shows 10x H2O above baseline\n- New cylinder batch may have moisture contamination\n- Moisture affecting edge plasma chemistry\n\n**Contributing Factors**:\n- Incoming gas not tested before connection\n- Different batch may have different purity\n- No RGA baseline check after cylinder change\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-TEL-16\n2. **Replace cylinder**: Use cylinder from known-good batch\n3. **Purge lines**: Extended purge to remove moisture\n4. **RGA verification**: Confirm H2O returns to baseline\n5. **Quarantine**: Hold suspect cylinder batch for testing\n\n## Prevention Measures\n\n- Implement incoming gas purity verification\n- Require RGA check after every cylinder change\n- Track gas batch numbers in process records\n- Configure RGA moisture alarm\n\n**Severity**: Major\n**Yield Impact**: 13%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2024-7234. 16% yield loss at 6-12mm from edge. 10 wafers affected. Bias RF showing forward/reflected power imbalance.\n\nProcess Context: ETCH-LAM-27, Recipe: DUAL_FREQ_ETCH. Bias RF forward 1000W but reflected 180W (18%) vs. spec <10%. RF cable connector suspected.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: RF cable connector degradation\n- 18% reflected power far exceeds 10% specification\n- Forward/reflected imbalance indicates impedance mismatch\n- Connector degradation or loose connection likely cause\n- Edge zone particularly sensitive to RF delivery issues\n\n**Contributing Factors**:\n- RF cable connectors not in regular PM inspection\n- Reflected power alarm threshold too high\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-27\n2. **Inspect connectors**: Check all RF cable connections\n3. **Re-torque or replace**: Connectors showing wear P/N 925-0789\n4. **RF verification**: Confirm reflected power <10%\n5. **Process qual**: Verify edge uniformity\n\n## Prevention Measures\n\n- Add RF connector inspection to quarterly PM\n- Reduce reflected power alarm to 12%\n- Implement reflected power trending\n- Use torque-indicating connectors\n\n**Severity**: Major\n**Yield Impact**: 16%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2024-8345. 10% yield loss at 4-9mm from edge. 6 wafers affected. Load lock showing pressure instability during wafer transfer.\n\nProcess Context: ETCH-AMAT-20, Recipe: BACKEND_VIA. Load lock pressure spikes during transfer cycle. Roughing pump showing reduced pumping speed.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Load lock roughing pump degradation\n- Pressure instability during transfer indicates pump issue\n- Reduced pumping speed causing incomplete evacuation\n- Residual atmosphere entering process chamber at edge\n\n**Contributing Factors**:\n- Roughing pump performance not monitored\n- Load lock pressure stability not in FDC\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-AMAT-20\n2. **Pump diagnostics**: Check roughing pump performance\n3. **Service pump**: Oil change, check valves, or replace P/N 634-0456\n4. **Verify pressure**: Load lock must reach base pressure <50 mTorr\n5. **Transfer test**: Confirm stable pressure during transfer\n\n## Prevention Measures\n\n- Add roughing pump to annual service schedule\n- Monitor load lock pump-down time\n- Configure alarm for pressure spike during transfer\n\n**Severity**: Minor\n**Yield Impact**: 10%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2024-9456. 15% yield loss at 5-11mm from edge. 9 wafers affected. Chamber seasoning film showing delamination at edge zone.\n\nProcess Context: ETCH-TEL-17, Recipe: OXIDE_STI. Visual inspection shows seasoning film peeling at chamber edge. Film deposited 800 RF-hours ago. Particles correlate with edge defect locations.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Seasoning film delamination causing particle contamination\n- Seasoning film at 800 RF-hours showing edge delamination\n- Flaking film generating particles at wafer edge\n- Particle locations correlate with defect pattern\n\n**Contributing Factors**:\n- Seasoning film life not characterized for this process\n- No visual inspection of film condition in PM\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-TEL-17\n2. **Wet clean**: Full chamber wet clean to remove all film\n3. **Inspect**: Verify all delaminated material removed\n4. **Re-season**: Fresh seasoning cycle (10+ wafers)\n5. **Particle check**: Verify <0.05 particles/cm\u00b2 before release\n\n## Prevention Measures\n\n- Establish seasoning film life limit (suggest 600 RF-hours)\n- Add film visual inspection to weekly PM\n- Implement particle trending to detect delamination onset\n\n**Severity**: Major\n**Yield Impact**: 15%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2024-0678. 21% yield loss at 6-14mm from edge. 15 wafers affected. All wafers from single FOUP showing issue, other FOUPs on same tool normal.\n\nProcess Context: ETCH-LAM-28, Recipe: GATE_STACK. FOUP-3892 wafers affected. FOUP-3891 and FOUP-3893 processed on same tool show normal yield. FOUP-3892 recently returned from external repair.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: FOUP contamination from external repair\n- Single FOUP issue rules out tool as root cause\n- FOUP-3892 recently returned from external repair\n- Repair process may have introduced contamination\n- Contamination causing edge defects on wafers in this FOUP\n\n**Contributing Factors**:\n- No FOUP qualification after external repair\n- Incoming FOUP inspection not performed\n\n## Corrective Actions\n\n1. **Immediate**: Quarantine FOUP-3892\n2. **Inspect FOUP**: Full visual and particle inspection\n3. **Clean or scrap**: Based on contamination type and level\n4. **Wafer disposition**: Review affected wafers for rework\n5. **Audit repair vendor**: Review repair process quality\n\n## Prevention Measures\n\n- Require FOUP qualification after any external service\n- Implement incoming inspection for repaired FOUPs\n- Run test wafers in returned FOUPs before production\n- Track FOUP service history\n\n**Severity**: Critical\n**Yield Impact**: 21%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2024-1789. 8% yield loss at 4-7mm from edge. 4 wafers affected. Issue only on 150mm recipe, 200mm recipe on same tool normal.\n\nProcess Context: ETCH-AMAT-21 (multi-size capable). 150mm Recipe: LEGACY_OXIDE affected. 200mm Recipe: STD_OXIDE normal. 150mm adapter ring at 1,800 RF-hours.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: 150mm adapter ring wear\n- 150mm recipe affected while 200mm normal confirms adapter issue\n- Adapter ring at 1,800 RF-hours showing wear\n- Adapter-specific edge effect not present for native 200mm\n\n**Contributing Factors**:\n- Adapter ring tracked separately from main chamber components\n- Lower 150mm volume means less frequent inspection\n\n## Corrective Actions\n\n1. **Immediate**: Suspend 150mm processing\n2. **Inspect adapter**: Check 150mm adapter ring condition\n3. **Replace adapter ring**: P/N 715-0150 if wear visible\n4. **150mm qualification**: Qual wafers after replacement\n5. **200mm unaffected**: Can continue 200mm processing\n\n## Prevention Measures\n\n- Track adapter ring RF-hours separately\n- Include adapter inspection when running 150mm product\n- Establish adapter ring life limit\n\n**Severity**: Minor\n**Yield Impact**: 8%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2024-2890. 19% yield loss at 5-13mm from edge. 13 wafers affected. Source RF power showing pulsing behavior not in recipe.\n\nProcess Context: ETCH-TEL-18, Recipe: HKMG_GATE. Source RF showing 5Hz pulsing at 20% amplitude. Recipe specifies continuous RF. RF generator showing fault history.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: RF generator intermittent fault causing unintended pulsing\n- 5Hz pulsing not specified in continuous RF recipe\n- 20% amplitude variation severely impacts edge plasma\n- Generator fault history indicates degrading component\n\n**Contributing Factors**:\n- RF fault history not reviewed before lot start\n- Pulsing behavior not detected by FDC continuous mode check\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-TEL-18\n2. **Generator diagnostics**: Full RF generator testing\n3. **Repair/replace**: Based on fault diagnosis P/N 925-0234\n4. **Verify**: Confirm stable continuous RF output\n5. **Process qual**: Critical recipe verification\n\n## Prevention Measures\n\n- Review tool fault history before production lots\n- Add RF stability monitoring to FDC (detect pulsing)\n- Implement RF generator health trending\n- Configure alarm for unexpected RF modulation\n\n**Severity**: Critical\n**Yield Impact**: 19%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2024-3901. 12% yield loss at 6-10mm from edge. 7 wafers affected. Chamber isolation valve not fully opening during process.\n\nProcess Context: ETCH-LAM-29, Recipe: CONTACT_OPEN. Isolation valve showing 92% open vs. 100% spec. Valve at 45,000 cycles. Conductance restriction affecting edge gas flow.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chamber isolation valve partial obstruction\n- Valve only 92% open vs. 100% specification\n- 45,000 cycles indicates valve wear\n- Partial restriction affecting edge zone gas conductance\n\n**Contributing Factors**:\n- Valve position monitoring not precise enough\n- Cycle count not tracked for replacement\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-29\n2. **Inspect valve**: Check for debris or wear\n3. **Clean or replace**: Valve P/N 623-0234\n4. **Verify position**: Must achieve 100% open\n5. **Flow verification**: Confirm gas conductance restored\n\n## Prevention Measures\n\n- Implement valve cycle counting\n- Replace at 40,000 cycles proactively\n- Add high-resolution valve position monitoring\n- Configure alarm for valve position <98%\n\n**Severity**: Major\n**Yield Impact**: 12%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2024-4012. 14% yield loss at 5-11mm from edge. 8 wafers affected. Optical fiber for OES showing degraded transmission.\n\nProcess Context: ETCH-AMAT-22, Recipe: POLY_TRIM. OES signal strength 40% of baseline. Optical fiber at 3 years age. Fiber tip showing discoloration from plasma exposure.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: OES optical fiber degradation\n- Signal strength at 40% of baseline severely degraded\n- 3-year fiber showing plasma exposure damage\n- Degraded signal causing endpoint detection issues at edge\n- Fiber tip discoloration confirms plasma damage\n\n**Contributing Factors**:\n- Optical fiber life not defined in PM schedule\n- Signal strength trending not implemented\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-AMAT-22\n2. **Replace fiber**: P/N 727-0890 OES fiber assembly\n3. **OES calibration**: Full system calibration\n4. **Signal verification**: Confirm signal strength at baseline\n5. **Endpoint test**: Verify accurate endpoint detection\n\n## Prevention Measures\n\n- Add OES fiber to 2-year replacement schedule\n- Implement signal strength trending\n- Configure alarm for signal <70% baseline\n- Protect fiber tip with appropriate housing\n\n**Severity**: Major\n**Yield Impact**: 14%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center-concentrated defects on lot W2024-4521. Wafer maps show 17% yield loss within 45mm radius of wafer center. Defects appear as thickness variation. 12 wafers affected.\n\nProcess Context: Wafers processed through CVD-AMAT-03. Recipe: TEOS_DEP_STD. Chamber opened for showerhead inspection 72 hours ago. Only 3 seasoning wafers run post-PM. Center thickness 7% thinner than edge.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Insufficient chamber seasoning after PM\n- Only 3 seasoning wafers run vs. required 5-10 minimum\n- Chamber opened 72 hours ago, surfaces not adequately conditioned\n- Center zone more sensitive to unseasoned chamber conditions\n- 7% center-to-edge thickness variation exceeds 2% spec\n\n**Contributing Factors**:\n- PM procedure allows minimum 3 wafers (should require 5+)\n- Production pressure to release tool quickly\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-AMAT-03\n2. **Additional seasoning**: Run 7 more conditioning wafers\n3. **49-point uniformity**: Verify thickness uniformity <2%\n4. **Center verification**: Confirm center/edge delta <3%\n5. **Release**: Only after full qualification\n\n## Prevention Measures\n\n- Update PM procedure to require minimum 5 seasoning wafers\n- Add hard interlock preventing production before seasoning count met\n- Implement extended seasoning (10 wafers) for chamber open events\n\n**Severity**: Major\n**Yield Impact**: 17%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-5632. 22% yield loss concentrated at wafer center within 40mm radius. Pattern consistent across 15 wafers. Deposition rate trending down over past week.\n\nProcess Context: CVD-LAM-05, Recipe: OXIDE_HDP. Showerhead at 3,200 RF-hours. Center zone gas holes showing partial blockage during inspection. TEOS flow at center zone 15% below setpoint.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Showerhead center zone blockage\n- Showerhead at 3,200 RF-hours with visible center hole blockage\n- TEOS flow 15% below setpoint at center zone\n- Deposition rate trending down confirms progressive blockage\n- Center starvation causing thin film at wafer center\n\n**Contributing Factors**:\n- Showerhead cleaning interval exceeded\n- No zone-specific flow monitoring configured\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-LAM-05\n2. **Remove showerhead**: Inspect all gas distribution holes\n3. **Ultrasonic clean**: Clean in appropriate solvent, verify all holes clear\n4. **Reinstall**: Verify uniform flow through all zones\n5. **Uniformity test**: 49-point map, target <2% variation\n\n## Prevention Measures\n\n- Reduce showerhead cleaning interval to 2,500 RF-hours\n- Implement zone-specific flow monitoring\n- Add deposition rate trending with SPC limits\n\n**Severity**: Critical\n**Yield Impact**: 22%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center-zone particle defects on lot W2024-6743. 14% yield loss within 50mm of center. Particles appear to originate from above wafer. 9 wafers affected.\n\nProcess Context: CVD-AMAT-07, Recipe: NITRIDE_LPCVD. Chamber ceiling not cleaned in last PM. Particle wafer shows 3x baseline particle count at center zone.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chamber ceiling contamination\n- Chamber ceiling not cleaned during last PM\n- Particle count 3x baseline indicates buildup\n- Particles falling from ceiling preferentially land at wafer center\n- Gravity-driven particle fall-on pattern\n\n**Contributing Factors**:\n- Ceiling cleaning not mandatory in PM checklist\n- Particle wafer monitoring not frequent enough\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-AMAT-07\n2. **Ceiling clean**: Full chamber ceiling wet clean\n3. **Wall inspection**: Check for additional buildup areas\n4. **Particle wafer**: Verify <0.1 particles/cm\u00b2 after clean\n5. **Seasoning**: 5-wafer conditioning sequence\n\n## Prevention Measures\n\n- Add ceiling cleaning to every PM cycle\n- Increase particle wafer monitoring frequency\n- Configure particle alarm for center zone specifically\n\n**Severity**: Major\n**Yield Impact**: 14%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center hot spot causing defects on lot W2024-7854. 19% yield loss at center within 35mm radius. Thermal imaging shows center 6\u00b0C hotter than edge. 11 wafers affected.\n\nProcess Context: CVD-TEL-02, Recipe: BPSG_DEP. Chuck heater zone 1 (center) showing overshoot. Temperature controller recently recalibrated. Center deposition 4% thicker than edge.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center heater zone over-temperature after recalibration\n- Center 6\u00b0C hotter than edge exceeds \u00b12\u00b0C specification\n- Recent recalibration introduced error in zone 1 settings\n- Elevated temperature causing faster deposition at center\n- 4% thickness variation exceeds 2% specification\n\n**Contributing Factors**:\n- Post-calibration verification incomplete\n- Temperature uniformity not checked after cal\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-TEL-02\n2. **Recalibrate**: Zone 1 heater controller\n3. **Thermal verification**: Full wafer thermal map\n4. **Target**: \u00b12\u00b0C uniformity across wafer\n5. **Uniformity test**: Verify thickness <2% after correction\n\n## Prevention Measures\n\n- Require thermal uniformity verification after any calibration\n- Add zone-by-zone temperature monitoring to FDC\n- Implement post-calibration qualification wafer requirement\n\n**Severity**: Major\n**Yield Impact**: 19%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center void defects on lot W2024-8965. 25% yield loss within 45mm of center. Voids appear in deposited film. 18 wafers affected across 2 lots.\n\nProcess Context: CVD-AMAT-09, Recipe: TUNGSTEN_CVD. Chuck vacuum showing intermittent loss at center zone. Wafer bow measured 150\u00b5m vs. 50\u00b5m spec during process.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chuck vacuum leak causing wafer center bow\n- Center vacuum zone showing intermittent loss\n- Wafer bow 150\u00b5m significantly exceeds 50\u00b5m specification\n- Bowed wafer causing poor thermal contact at center\n- Temperature non-uniformity creating voids in CVD film\n\n**Contributing Factors**:\n- Chuck vacuum zone seals degraded\n- Bow measurement not in real-time monitoring\n- 2 lots affected indicates progressive failure\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-AMAT-09\n2. **Chuck inspection**: Check center zone vacuum channels\n3. **Seal replacement**: Replace chuck seals P/N 839-0567\n4. **He leak check**: Verify vacuum integrity\n5. **Bow test**: Confirm wafer bow <50\u00b5m during process\n\n## Prevention Measures\n\n- Add real-time wafer bow monitoring\n- Implement chuck vacuum zone pressure monitoring\n- Configure alarm for vacuum loss at any zone\n\n**Severity**: Critical\n**Yield Impact**: 25%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-9076. 11% yield loss at wafer center. Resist coating thin at center. 6 wafers affected.\n\nProcess Context: LITH-TEL-03, Recipe: I-LINE_COAT. Spin coating showing acceleration profile issue. Dispense volume correct but center spread incomplete. Chuck vacuum normal.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Spin coating acceleration profile incorrect\n- Center spread incomplete indicates acceleration too fast\n- Resist not given time to flow from center before high-speed spin\n- Thin center with thick edge is characteristic acceleration issue\n\n**Contributing Factors**:\n- Recipe acceleration parameter may have drifted\n- No coating thickness monitoring at center\n\n## Corrective Actions\n\n1. **Immediate**: Hold LITH-TEL-03\n2. **Recipe review**: Check acceleration profile vs. baseline\n3. **Adjust ramp**: Reduce initial acceleration by 10-15%\n4. **Test wafers**: Verify uniform coating thickness\n5. **Recipe update**: Save corrected acceleration profile\n\n## Prevention Measures\n\n- Add coating thickness uniformity to inline monitoring\n- Implement recipe parameter drift detection\n- Document acceleration requirements per resist type\n\n**Severity**: Minor\n**Yield Impact**: 11%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-0187. 16% yield loss within 40mm of center. Defects appear after thermal anneal step. 10 wafers affected.\n\nProcess Context: THERMAL-TEL-05, Recipe: RTA_ANNEAL. Lamp array center zone output 8% lower than edge zones. Center zone lamp at 4,500 hours (spec: 5,000 hours life).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: RTA center lamp degradation\n- Center lamp zone 8% lower output than edge\n- Lamp at 4,500 hours approaching 5,000 hour life limit\n- Reduced center heating causing anneal non-uniformity\n- Under-annealed center causing defects\n\n**Contributing Factors**:\n- Lamp replacement buffer too small (500 hours remaining)\n- Lamp output not monitored in real-time\n\n## Corrective Actions\n\n1. **Immediate**: Tool down THERMAL-TEL-05\n2. **Replace center lamp**: P/N 817-0234\n3. **Power calibration**: Balance all zones within \u00b12%\n4. **Temperature uniformity**: Verify \u00b13\u00b0C across wafer\n5. **Process qual**: Anneal test wafers, verify properties\n\n## Prevention Measures\n\n- Replace lamps at 4,000 hours (80% life)\n- Implement lamp output monitoring per zone\n- Configure alarm for zone imbalance >5%\n\n**Severity**: Major\n**Yield Impact**: 16%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center contamination on lot W2024-1298. 13% yield loss at center within 50mm radius. Metallic contamination detected by TXRF at center. 8 wafers affected.\n\nProcess Context: CVD-LAM-08, Recipe: BARRIER_TIN. Showerhead center post showing corrosion. Post made of stainless steel, exposed to TiCl4 chemistry.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Showerhead center post corrosion\n- Stainless steel post corroding from TiCl4 exposure\n- Metallic contamination sputtering onto wafer center\n- TXRF confirms metal contamination consistent with SS composition\n- Center post directly above wafer center\n\n**Contributing Factors**:\n- Center post material not compatible with chemistry\n- Corrosion inspection not in PM checklist\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-LAM-08\n2. **Replace showerhead**: P/N 721-0456 with Hastelloy center post\n3. **Chamber clean**: Remove any contamination from corrosion\n4. **TXRF verification**: Confirm metal contamination eliminated\n5. **Seasoning**: Extended 10-wafer conditioning\n\n## Prevention Measures\n\n- Replace all SS components with corrosion-resistant materials\n- Add showerhead visual inspection to PM\n- Monitor metal contamination trending at center\n\n**Severity**: Major\n**Yield Impact**: 13%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defect cluster on lot W2024-2309. 20% yield loss concentrated within 30mm of center. Pattern appeared suddenly at wafer 8 of 25. 17 wafers affected.\n\nProcess Context: CVD-AMAT-11, Recipe: PECVD_OXIDE. Wafers 1-7 normal. FDC shows gas flow spike at wafer 8. Center gas injector valve showing erratic behavior.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center gas injector valve malfunction\n- Sudden onset at wafer 8 indicates equipment failure\n- FDC flow spike correlates with defect start\n- Erratic valve causing center gas delivery instability\n- Wafers 1-7 normal confirms sudden failure mode\n\n**Contributing Factors**:\n- Valve showing wear but not flagged for replacement\n- Flow spike alarm not configured as process abort\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-AMAT-11\n2. **Replace valve**: Center gas injector valve P/N 623-0567\n3. **Flow verification**: Confirm stable gas delivery\n4. **Quarantine wafers**: Hold wafers 8-25 for disposition\n5. **Process qual**: Full qualification after repair\n\n## Prevention Measures\n\n- Configure flow spike as immediate process abort\n- Add valve diagnostics to predictive maintenance\n- Implement valve cycle counting with life limits\n\n**Severity**: Critical\n**Yield Impact**: 20%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center-area defects on lot W2024-3410. 9% yield loss at center. Defects only on high-density pattern areas at center. 5 wafers affected.\n\nProcess Context: CVD-TEL-06, Recipe: HDP_FILL. Bias RF showing 5% variation at center. High-density patterns more sensitive to RF non-uniformity. Center area has highest pattern density.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center RF bias non-uniformity affecting high-density fill\n- 5% RF variation at center exceeds 3% specification\n- High-density patterns at center require precise RF control\n- RF variation causing inconsistent gap fill at center\n- Less dense edge patterns not affected\n\n**Contributing Factors**:\n- RF tuning optimized for edge, not center\n- Pattern-density effect not characterized\n\n## Corrective Actions\n\n1. **Immediate**: Hold processing on CVD-TEL-06\n2. **RF tuning**: Optimize center zone RF delivery\n3. **Target**: <3% RF variation across wafer\n4. **Pattern test**: Verify fill quality on high-density test patterns\n5. **Recipe update**: Document pattern-density optimized settings\n\n## Prevention Measures\n\n- Include high-density test patterns in qualification\n- Add center zone RF monitoring to FDC\n- Create pattern-density-aware process recipes\n\n**Severity**: Minor\n**Yield Impact**: 9%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-4521. 18% yield loss at wafer center. Gas ratio at center showing deviation. 11 wafers affected.\n\nProcess Context: CVD-AMAT-13, Recipe: SILANE_NITRIDE. SiH4/NH3 ratio at center 1.15 vs. 1.0 target. Center zone MFC calibration last done 10 months ago.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center zone MFC calibration drift\n- SiH4/NH3 ratio at 1.15 vs. 1.0 target (15% deviation)\n- 10-month calibration interval exceeds 6-month spec\n- Gas ratio deviation affecting film stoichiometry at center\n- Incorrect film composition causing defects\n\n**Contributing Factors**:\n- MFC calibration schedule not enforced\n- Gas ratio monitoring not implemented\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-AMAT-13\n2. **Calibrate MFCs**: Both SiH4 and NH3 center zone MFCs\n3. **Ratio verification**: Confirm 1.0 \u00b10.05 ratio achieved\n4. **Film analysis**: Verify stoichiometry after correction\n5. **Uniformity test**: 49-point measurement\n\n## Prevention Measures\n\n- Enforce 6-month MFC calibration schedule\n- Implement real-time gas ratio monitoring\n- Add ratio deviation alarm to FDC\n\n**Severity**: Major\n**Yield Impact**: 18%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center pattern defects on lot W2024-5632. 15% yield loss within 45mm of center. Lithography focus issue at center. 9 wafers affected.\n\nProcess Context: LITH-ASML-03, Recipe: DUV_248_CRITICAL. Focus offset at center 80nm vs. 30nm spec. Chuck flatness measurement shows 0.3\u00b5m center depression.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Lithography chuck center depression affecting focus\n- Chuck center depression 0.3\u00b5m causing wafer sag\n- Focus offset 80nm at center exceeds 30nm spec\n- Center focus error causing pattern defects\n- Depression developed from wear or contamination\n\n**Contributing Factors**:\n- Chuck flatness not checked recently\n- Focus feedback based on edge, not center\n\n## Corrective Actions\n\n1. **Immediate**: Tool down LITH-ASML-03\n2. **Chuck inspection**: Clean and inspect for damage\n3. **Flatness measurement**: Full chuck surface map\n4. **Chuck reconditioning**: Or replace if out of spec P/N 716-0789\n5. **Focus calibration**: Full system focus calibration\n\n## Prevention Measures\n\n- Add chuck flatness to quarterly PM\n- Implement multi-point focus verification including center\n- Configure focus deviation alarm by zone\n\n**Severity**: Major\n**Yield Impact**: 15%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-6743. 21% yield loss at center within 40mm. Plasma intensity at center visually dimmer. 14 wafers affected.\n\nProcess Context: CVD-LAM-10, Recipe: PLASMA_OXIDE. ICP coil showing degradation at center section. Coil at 8,500 RF-hours (spec: 10,000 hours).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: ICP coil center section degradation\n- Coil at 8,500 RF-hours showing center degradation\n- Visually dimmer plasma at center confirms reduced coupling\n- Degraded coil section reducing center plasma density\n- Film quality compromised at center\n\n**Contributing Factors**:\n- Coil degradation pattern not uniform\n- No plasma intensity monitoring by zone\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-LAM-10\n2. **Coil inspection**: Document degradation pattern\n3. **Replace coil**: P/N 925-0678 full coil assembly\n4. **RF calibration**: Tune for uniform plasma\n5. **Plasma verification**: OES to confirm uniform intensity\n\n## Prevention Measures\n\n- Replace coil at 8,000 hours proactively\n- Implement zone-based plasma monitoring (OES by location)\n- Add visual plasma inspection to weekly check\n\n**Severity**: Critical\n**Yield Impact**: 21%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center adhesion failure on lot W2024-7854. 12% yield loss at center. Film peeling observed at center during subsequent processing. 7 wafers affected.\n\nProcess Context: CVD-AMAT-15, Recipe: ADHESION_LAYER. Pre-deposition plasma clean showing reduced effectiveness. Clean recipe RF power at 90% of spec.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Inadequate pre-deposition surface clean at center\n- RF power at 90% of specification\n- Reduced clean effectiveness at center zone\n- Poor surface preparation causing adhesion failure\n- Film peeling during subsequent processing\n\n**Contributing Factors**:\n- RF power drift not detected\n- Surface clean effectiveness not monitored\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-AMAT-15\n2. **RF diagnostics**: Check RF power delivery system\n3. **Restore power**: Adjust to 100% specification\n4. **Clean verification**: Use contact angle or other surface test\n5. **Adhesion test**: Verify film adhesion on test wafers\n\n## Prevention Measures\n\n- Add RF power verification to daily check\n- Implement clean effectiveness monitoring\n- Configure alarm for RF power <95% of setpoint\n\n**Severity**: Major\n**Yield Impact**: 12%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center thin film on lot W2024-8965. 8% yield loss at center. Center area 5% thinner than target. 4 wafers affected.\n\nProcess Context: CVD-TEL-08, Recipe: BARRIER_TA. Deposition time based on rate calculation. Rate drifted down 5% but recipe not updated. Center rate more affected than edge.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Deposition rate drift not compensated in recipe\n- Rate drifted down 5% from baseline\n- Recipe deposition time not updated for new rate\n- Center zone shows larger rate decrease than edge\n- Resulting in thin film at center\n\n**Contributing Factors**:\n- Rate monitoring not linked to recipe adjustment\n- Center-specific rate not tracked separately\n\n## Corrective Actions\n\n1. **Immediate**: Update deposition time in recipe (+5%)\n2. **Rate verification**: Run rate monitor wafer\n3. **Uniformity check**: Verify center/edge balance\n4. **Recipe documentation**: Update rate baseline in spec\n5. **Continue**: Resume production with corrected recipe\n\n## Prevention Measures\n\n- Implement automatic rate compensation\n- Track center vs. edge rate separately\n- Configure SPC for rate trending\n- Define rate drift action limits\n\n**Severity**: Minor\n**Yield Impact**: 8%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center stress-induced defects on lot W2024-9076. 23% yield loss at center. Film stress causing wafer bow and cracking at center. 16 wafers affected.\n\nProcess Context: CVD-AMAT-17, Recipe: TENSILE_NITRIDE. Film stress measured 1.8 GPa vs. 1.2 GPa spec. Process temperature at center 15\u00b0C higher than setpoint.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Elevated center temperature causing excessive film stress\n- Center temperature 15\u00b0C above setpoint\n- Higher deposition temperature increasing tensile stress\n- Film stress 1.8 GPa exceeds 1.2 GPa specification by 50%\n- Excessive stress causing wafer bow and film cracking\n\n**Contributing Factors**:\n- Heater control issue at center zone\n- Stress monitoring not inline\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-AMAT-17\n2. **Heater diagnostics**: Check center zone heater control\n3. **Repair**: Fix or replace heater/thermocouple P/N 814-0345\n4. **Temperature verification**: Must achieve setpoint \u00b13\u00b0C\n5. **Stress test**: Verify film stress within 1.0-1.4 GPa range\n\n## Prevention Measures\n\n- Add inline film stress monitoring\n- Configure temperature deviation alarm at \u00b15\u00b0C\n- Implement zone-by-zone temperature tracking\n\n**Severity**: Critical\n**Yield Impact**: 23%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center haze defects on lot W2024-0187. 10% yield loss at center. Haze visible under inspection light at center only. 6 wafers affected.\n\nProcess Context: CVD-LAM-12, Recipe: USG_DEP. Surface roughness at center 2.5nm vs. 1.5nm spec. Chamber showing evidence of microarcing at center electrode.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Microarcing at center electrode causing surface roughness\n- Evidence of microarcing at center electrode\n- Arcing creating rough surface texture at center\n- Surface roughness 2.5nm exceeds 1.5nm spec\n- Rough surface appearing as haze under inspection\n\n**Contributing Factors**:\n- Electrode surface condition degraded\n- Microarcing not detected by RF monitoring\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-LAM-12\n2. **Electrode inspection**: Check for arc damage\n3. **Refinish or replace**: Electrode P/N 728-0567\n4. **RF stability check**: Verify no arcing after repair\n5. **Surface quality**: Verify roughness <1.5nm\n\n## Prevention Measures\n\n- Add arc detection to RF monitoring\n- Include electrode inspection in quarterly PM\n- Configure alarm for RF instability patterns\n\n**Severity**: Minor\n**Yield Impact**: 10%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-1298. 17% yield loss at wafer center. Pattern correlates with backside gas distribution. 10 wafers affected.\n\nProcess Context: CVD-AMAT-19, Recipe: LPCVD_POLY. Backside Ar flow showing center starvation. Center backside gas port partially blocked. Wafer center running 8\u00b0C cooler.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Blocked backside gas port causing thermal non-uniformity\n- Center backside Ar port partially blocked\n- Center starvation causing 8\u00b0C temperature difference\n- Temperature non-uniformity affecting deposition at center\n- Backside cooling imbalance\n\n**Contributing Factors**:\n- Backside gas ports not in regular inspection\n- Temperature measured at chuck, not wafer center\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-AMAT-19\n2. **Clear blockage**: Clean center backside gas port\n3. **Flow verification**: Confirm uniform backside Ar distribution\n4. **Temperature check**: Verify <2\u00b0C wafer temperature uniformity\n5. **Process qual**: Run uniformity wafers\n\n## Prevention Measures\n\n- Add backside gas port inspection to PM\n- Implement wafer-level temperature monitoring\n- Configure backside flow monitoring per zone\n\n**Severity**: Major\n**Yield Impact**: 17%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-2309. 14% yield loss within 35mm of center. Defects appear as embedded particles. 8 wafers affected.\n\nProcess Context: CVD-TEL-10, Recipe: TEOS_PMD. Gas line filter at center zone showing pressure drop. Filter at 6 months age (spec: 3 months). Particles from degraded filter element.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Degraded center zone gas filter releasing particles\n- Filter at 6 months exceeds 3-month replacement spec\n- High pressure drop indicates filter degradation\n- Degraded filter releasing particles into gas stream\n- Particles embedding in film at center\n\n**Contributing Factors**:\n- Filter replacement schedule not followed\n- Pressure drop monitoring not configured\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-TEL-10\n2. **Replace filter**: Center zone gas filter P/N 534-0234\n3. **Purge lines**: Extended purge after filter change\n4. **Particle check**: Verify <0.05 particles/cm\u00b2\n5. **Resume**: Only after particle verification\n\n## Prevention Measures\n\n- Enforce 3-month filter replacement schedule\n- Add filter pressure drop to daily monitoring\n- Configure alarm for pressure drop >20% baseline\n\n**Severity**: Major\n**Yield Impact**: 14%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-3410. 19% yield loss at center. Film composition different at center vs. edge. 12 wafers affected.\n\nProcess Context: CVD-AMAT-21, Recipe: SIOCH_LOW_K. Precursor delivery at center showing temperature variation. Precursor line heater at center zone failing.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Precursor line heater failure at center zone\n- Center zone precursor delivery temperature unstable\n- Heater failure causing precursor condensation/variation\n- Variable precursor state affecting film composition at center\n- Composition gradient from center to edge\n\n**Contributing Factors**:\n- Precursor line temperature not monitored in FDC\n- Heater failure mode gradual, not detected\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-AMAT-21\n2. **Replace heater**: Center precursor line heater P/N 814-0678\n3. **Purge line**: Clean any condensed precursor\n4. **Temperature verification**: Confirm line at setpoint \u00b12\u00b0C\n5. **Film analysis**: Verify composition uniformity\n\n## Prevention Measures\n\n- Add precursor line temperature to FDC\n- Configure alarm for temperature deviation\n- Include heater check in monthly PM\n\n**Severity**: Major\n**Yield Impact**: 19%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center-area defects on lot W2024-4521. 7% yield loss at center. Minor thickness variation at center during ramp-up. 3 wafers affected.\n\nProcess Context: CVD-LAM-14, Recipe: ALD_OXIDE. First 3 wafers of lot showing center thin. Wafers 4-25 normal. Chamber just recovered from idle.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Insufficient chamber thermal stabilization after idle\n- First 3 wafers affected, subsequent wafers normal\n- Chamber center zone slower to reach thermal equilibrium\n- Idle period allowed temperature gradient to develop\n- Standard warm-up insufficient for this idle duration\n\n**Contributing Factors**:\n- Warm-up recipe not scaled for idle duration\n- No first-wafer-after-idle monitoring\n\n## Corrective Actions\n\n1. **Immediate**: Affected wafers already processed\n2. **Review disposition**: First 3 wafers for rework potential\n3. **Update procedure**: Extended warm-up after idle >2 hours\n4. **Document**: Add idle duration to lot traveler\n\n## Prevention Measures\n\n- Create idle-dependent warm-up procedure\n- Add first-wafer yield monitoring after idle\n- Consider dummy wafer slot for first-after-idle\n- Implement thermal stabilization verification\n\n**Severity**: Minor\n**Yield Impact**: 7%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-5632. 16% yield loss at center within 50mm. Pattern shows step coverage failure at center. 10 wafers affected.\n\nProcess Context: CVD-AMAT-23, Recipe: CONFORMAL_TEOS. Step coverage at center 75% vs. 90% spec. Center deposition rate 12% lower than edge.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center gas depletion affecting step coverage\n- Deposition rate 12% lower at center\n- Gas depletion pattern causing poor step coverage\n- Center step coverage 75% well below 90% specification\n- High-aspect-ratio features at center failing\n\n**Contributing Factors**:\n- Gas flow pattern not optimized for uniformity\n- Step coverage not in regular monitoring\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-AMAT-23\n2. **Gas flow optimization**: Increase center zone gas flow\n3. **Recipe tuning**: Adjust for better center delivery\n4. **Step coverage test**: Must achieve >90% at center\n5. **Uniformity verification**: Rate uniformity <5%\n\n## Prevention Measures\n\n- Add step coverage to qualification criteria\n- Implement center zone flow boost option\n- Configure rate uniformity monitoring\n\n**Severity**: Major\n**Yield Impact**: 16%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-6743. 22% yield loss at center. Severe thickness non-uniformity. 15 wafers affected.\n\nProcess Context: CVD-TEL-12, Recipe: HTO_GATE_OX. Wafer rotation motor failed during processing. Wafers processed without rotation. Center received most deposition.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Wafer rotation motor failure during deposition\n- Motor failed, wafers processed without rotation\n- Non-rotating wafer receives non-uniform deposition\n- Center directly under gas injection receives excess material\n- Severe thickness non-uniformity from static processing\n\n**Contributing Factors**:\n- Motor failure not detected as process abort condition\n- Rotation feedback not in real-time monitoring\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-TEL-12\n2. **Motor replacement**: Rotation motor P/N 634-0456\n3. **Full qualification**: After motor replacement\n4. **Quarantine lot**: 15 wafers likely scrap\n5. **Audit**: Review all wafers processed during failure\n\n## Prevention Measures\n\n- Configure rotation feedback as process abort interlock\n- Add motor health monitoring (current, vibration)\n- Implement rotation verification per wafer\n\n**Severity**: Critical\n**Yield Impact**: 22%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-7854. 11% yield loss at center. RF reflected power high at center frequency. 6 wafers affected.\n\nProcess Context: CVD-LAM-16, Recipe: PLASMA_NITRIDE. Center zone RF reflected power 25% vs. 10% spec. Match network at center frequency showing limited tuning range.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: RF match network unable to optimize center zone\n- Reflected power 25% at center far exceeds 10% spec\n- Match network tuning range exhausted\n- Poor RF coupling at center affecting plasma density\n- Deposition rate and quality degraded at center\n\n**Contributing Factors**:\n- Match network capacitors may be at end of range\n- Recipe parameters pushing match capability limits\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-LAM-16\n2. **Match diagnostics**: Check capacitor positions and range\n3. **Replace match components**: If at limits P/N 923-0234\n4. **Tune system**: Optimize for current process conditions\n5. **Verify**: Reflected power <10% achieved\n\n## Prevention Measures\n\n- Monitor match position vs. available range\n- Configure alarm when match approaches limits\n- Schedule match maintenance before range exhaustion\n\n**Severity**: Major\n**Yield Impact**: 11%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-8965. 13% yield loss at center. Defects correlate with chuck lift pin locations. 8 wafers affected.\n\nProcess Context: CVD-AMAT-25, Recipe: SACVD_BPSG. Three lift pins at center zone causing local hot spots. Pin heights uneven after recent adjustment.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Uneven lift pin heights causing wafer seating issues\n- Lift pin adjustment created uneven heights\n- Uneven seating causing localized thermal variation\n- Hot spots at lift pin locations affecting deposition\n- Defect pattern matches 3-pin center configuration\n\n**Contributing Factors**:\n- Pin height verification not in post-adjustment check\n- Thermal contact non-uniformity from poor seating\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-AMAT-25\n2. **Pin adjustment**: Level all lift pins to specification\n3. **Height verification**: Use gauge to verify \u00b10.1mm\n4. **Wafer seating test**: Verify uniform contact\n5. **Thermal uniformity**: Check temperature distribution\n\n## Prevention Measures\n\n- Require pin height verification after any adjustment\n- Add wafer seating verification to qualification\n- Include lift pin check in monthly PM\n\n**Severity**: Major\n**Yield Impact**: 13%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-9076. 18% yield loss within 45mm of center. Defects show as pinholes in deposited film. 11 wafers affected.\n\nProcess Context: CVD-TEL-14, Recipe: BPSG_REFLOW. Moisture in carrier gas detected. Center showerhead zone more affected due to gas flow pattern. Moisture >5ppm vs. <1ppm spec.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Moisture contamination in carrier gas\n- Moisture >5ppm far exceeds <1ppm specification\n- Moisture causing pinholes during deposition\n- Center zone more affected due to direct gas impingement\n- Gas flow pattern concentrates contamination at center\n\n**Contributing Factors**:\n- Gas purity monitoring not implemented\n- Moisture may be from gas supply or line contamination\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-TEL-14\n2. **Gas source check**: Verify cylinder/supply moisture level\n3. **Line purge**: Extended N2 purge of all gas lines\n4. **Moisture verification**: Must achieve <1ppm\n5. **Process qual**: Verify no pinholes after correction\n\n## Prevention Measures\n\n- Install inline moisture monitor\n- Configure alarm for moisture >2ppm\n- Regular gas line bake-out procedure\n- Track gas source batch numbers\n\n**Severity**: Major\n**Yield Impact**: 18%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-0298. 24% yield loss at center within 40mm. Major thickness deviation at center. 17 wafers affected across multiple lots.\n\nProcess Context: CVD-AMAT-27, Recipe: PECVD_SIN. Center zone susceptor severely eroded. Susceptor at 12,000 RF-hours (spec: 10,000 hours). Multiple lots affected over 2 days.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Susceptor erosion beyond life limit\n- Susceptor at 12,000 RF-hours, 20% beyond 10,000 hour limit\n- Severe center zone erosion affecting process\n- Multiple lots over 2 days indicates progressive degradation\n- Eroded susceptor causing plasma and thermal non-uniformity\n\n**Contributing Factors**:\n- RF-hour tracking not enforced for replacement\n- Gradual degradation not detected by monitoring\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-AMAT-27\n2. **Replace susceptor**: P/N 728-0890 full assembly\n3. **Chamber clean**: Remove erosion debris\n4. **Extended seasoning**: 15 wafers post-replacement\n5. **Full qualification**: All recipe qualification\n\n## Prevention Measures\n\n- Implement automatic RF-hour tracking with hard stop at 10,000\n- Add susceptor inspection to monthly PM\n- Configure trending for center uniformity degradation\n\n**Severity**: Critical\n**Yield Impact**: 24%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-1409. 9% yield loss at center. Defects only at center on specific device type. 5 wafers affected.\n\nProcess Context: CVD-LAM-18, Recipe: IMD_TEOS. Only Device A affected, Device B at same center location normal. Device A has tighter thickness spec (\u00b12% vs. \u00b15%).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Process marginality for tight-spec device at center\n- Device A has \u00b12% thickness spec, Device B has \u00b15%\n- Process running at 3% variation - within Device B spec but not A\n- Center uniformity degradation exposing tight-spec devices\n- Not a sudden failure but a process capability issue\n\n**Contributing Factors**:\n- Process not optimized for tightest device spec\n- Device-specific requirements not fully characterized\n\n## Corrective Actions\n\n1. **Immediate**: Review process capability for Device A\n2. **Optimization**: Tune process for <2% center variation\n3. **Recipe split**: Consider Device A specific recipe if needed\n4. **Cpk analysis**: Verify capability after optimization\n5. **Document**: Update device-process compatibility matrix\n\n## Prevention Measures\n\n- Match process capability to tightest device spec\n- Implement device-specific SPC limits\n- Review new device specs against process capability\n\n**Severity**: Minor\n**Yield Impact**: 9%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-2510. 15% yield loss at center. Contamination from showerhead O-ring outgassing. 9 wafers affected.\n\nProcess Context: CVD-AMAT-29, Recipe: HIGH_TEMP_OXIDE. New showerhead O-ring installed during PM. O-ring outgassing detected at 450\u00b0C process temp. Contamination concentrated at center.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: New O-ring outgassing at high temperature\n- New showerhead O-ring not properly baked out\n- Outgassing occurring at 450\u00b0C process temperature\n- Contamination from O-ring affecting center zone directly\n- Center location beneath O-ring receiving most contamination\n\n**Contributing Factors**:\n- O-ring bake-out not included in PM procedure\n- High-temp seasoning insufficient to remove outgassing\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-AMAT-29\n2. **Bake-out cycle**: Run extended bake-out at 500\u00b0C for 4 hours\n3. **RGA verification**: Confirm outgassing eliminated\n4. **Contamination check**: Run test wafer, verify clean\n5. **Resume**: Only after outgassing confirmed eliminated\n\n## Prevention Measures\n\n- Add O-ring bake-out to PM procedure for high-temp processes\n- Specify low-outgassing O-ring material for high-temp chambers\n- Implement RGA check after any seal replacement\n\n**Severity**: Major\n**Yield Impact**: 15%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-3621. 20% yield loss at center within 50mm. Gas phase nucleation causing particles at center. 13 wafers affected.\n\nProcess Context: CVD-TEL-16, Recipe: W_CVD_FILL. WF6 flow rate 15% higher than spec at center zone. MFC showing incorrect calibration. Excess precursor causing gas phase reaction.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: MFC over-delivery causing gas phase nucleation\n- WF6 flow 15% above specification at center zone\n- Excess precursor concentration enabling gas phase reaction\n- Gas phase nucleation creating particles before surface deposition\n- Particles concentrated at center zone high-flow region\n\n**Contributing Factors**:\n- MFC calibration error introduced incorrect flow\n- Flow verification not in post-calibration procedure\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-TEL-16\n2. **Recalibrate MFC**: Center zone WF6 MFC\n3. **Flow verification**: Must be within \u00b12% of setpoint\n4. **Chamber clean**: Remove any particle contamination\n5. **Particle verification**: <0.05 particles/cm\u00b2 before production\n\n## Prevention Measures\n\n- Require flow verification after any MFC calibration\n- Add MFC flow accuracy to FDC monitoring\n- Define alarm limits at \u00b15% of setpoint\n\n**Severity**: Critical\n**Yield Impact**: 20%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-4732. 12% yield loss at center. Plasma damage at center from excessive ion bombardment. 7 wafers affected.\n\nProcess Context: CVD-LAM-20, Recipe: HDPCVD_GAP_FILL. Bias power at center zone 20% higher than setpoint. Bias power supply showing calibration drift.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Bias power supply calibration drift\n- Center zone bias power 20% above setpoint\n- Excessive ion bombardment causing plasma damage\n- Calibration drift developed over time\n- Center zone most affected by bias non-uniformity\n\n**Contributing Factors**:\n- Power supply calibration interval too long\n- Bias power verification not in FDC\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-LAM-20\n2. **Calibrate power supply**: Full bias power calibration\n3. **Verify power**: Must be within \u00b13% of setpoint\n4. **Damage assessment**: Check for chamber damage from excess power\n5. **Process qual**: Verify film quality after correction\n\n## Prevention Measures\n\n- Reduce power supply calibration interval to 6 months\n- Add bias power to FDC real-time monitoring\n- Configure alarm for power deviation >10%\n\n**Severity**: Major\n**Yield Impact**: 12%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-5843. 6% yield loss at center. Minor center thickness issue. Only 3 wafers affected at start of lot.\n\nProcess Context: CVD-AMAT-31, Recipe: TEOS_CAP. First 3 wafers thin at center. Recipe uses temperature ramp. Center zone thermocouple response slow.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Slow thermocouple response during temperature ramp\n- Center zone thermocouple sluggish response\n- Temperature ramp recipe affected by slow feedback\n- First wafers processed before center fully stabilized\n- Subsequent wafers normal after thermal equilibrium\n\n**Contributing Factors**:\n- Thermocouple aging reducing response time\n- First-wafer effects not mitigated\n\n## Corrective Actions\n\n1. **Immediate**: Schedule thermocouple replacement\n2. **Interim**: Add 60-second stabilization delay in recipe\n3. **Replace TC**: Center zone thermocouple P/N 817-0456\n4. **Response verification**: TC response time <2 seconds\n5. **Ramp verification**: Temperature tracking during ramp\n\n## Prevention Measures\n\n- Include TC response time in annual PM\n- Add stabilization step to ramp recipes\n- Monitor first-wafer-of-lot yield\n\n**Severity**: Minor\n**Yield Impact**: 6%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-6954. 17% yield loss at center. Defects from gas phase contamination. 10 wafers affected.\n\nProcess Context: CVD-TEL-18, Recipe: POLYSILANE. Previous lot was metal deposition. Chamber cross-contamination from insufficient purge between recipes. Metal traces at center.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Cross-contamination from previous recipe\n- Previous lot was metal deposition\n- Insufficient purge between metal and poly recipes\n- Residual metal contaminating polysilane process\n- Center zone accumulates more contamination from gas flow\n\n**Contributing Factors**:\n- Recipe sequence not validated for contamination risk\n- Purge between incompatible recipes inadequate\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-TEL-18\n2. **Chamber clean**: Full wet clean to remove metal contamination\n3. **Extended purge**: Implement 10-minute purge between recipe types\n4. **Particle/metal check**: TXRF verification <1E10 atoms/cm\u00b2\n5. **Seasoning**: 10-wafer poly seasoning before production\n\n## Prevention Measures\n\n- Define recipe compatibility matrix\n- Implement mandatory extended purge for incompatible sequences\n- Consider dedicated chambers for incompatible processes\n- Track recipe sequence in scheduling system\n\n**Severity**: Major\n**Yield Impact**: 17%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-7065. 14% yield loss at center. RF interference affecting center zone plasma. 8 wafers affected.\n\nProcess Context: CVD-LAM-22, Recipe: PECVD_OXIDE. New equipment installed adjacent to tool. EMI from adjacent equipment affecting RF system. Interference pattern at center.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: EMI interference from adjacent equipment\n- New equipment installed next to CVD tool\n- EMI affecting RF plasma generation\n- Center zone more susceptible to RF interference\n- Interference pattern visible in plasma non-uniformity\n\n**Contributing Factors**:\n- EMI assessment not done before adjacent tool install\n- RF shielding may be inadequate\n\n## Corrective Actions\n\n1. **Immediate**: Coordinate with adjacent tool\n2. **EMI survey**: Measure interference levels\n3. **Shielding**: Add RF shielding if needed\n4. **Filter installation**: Add line filters to RF supply\n5. **Verification**: Confirm interference eliminated\n\n## Prevention Measures\n\n- Require EMI assessment for new tool installations\n- Maintain minimum spacing between RF-sensitive tools\n- Implement periodic EMI surveys\n- Document tool layout RF compatibility\n\n**Severity**: Major\n**Yield Impact**: 14%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-8176. 21% yield loss at center within 45mm. Film delamination at center after thermal cycling. 14 wafers affected.\n\nProcess Context: CVD-AMAT-33, Recipe: LOWK_ILD. Film adhesion failure at center. Pre-treatment plasma showing reduced effectiveness at center. Pre-treatment RF power 15% low.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Inadequate pre-treatment causing adhesion failure\n- Pre-treatment RF power 15% below specification\n- Reduced surface activation at center\n- Poor adhesion leading to delamination during thermal cycling\n- Center zone most affected by power deficit\n\n**Contributing Factors**:\n- RF power drift not detected before production\n- Pre-treatment effectiveness not monitored\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-AMAT-33\n2. **RF diagnostics**: Check pre-treatment RF delivery\n3. **Restore power**: Adjust to 100% specification\n4. **Adhesion test**: Verify adhesion on test wafers\n5. **Thermal cycle test**: Confirm no delamination after stress\n\n## Prevention Measures\n\n- Add RF power verification to daily check\n- Implement periodic adhesion monitoring\n- Configure alarm for RF power <90% setpoint\n\n**Severity**: Critical\n**Yield Impact**: 21%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-9287. 10% yield loss at center. Pattern from damaged gas distribution baffle. 6 wafers affected.\n\nProcess Context: CVD-TEL-20, Recipe: USG_PMD. Baffle plate above center zone warped from thermal stress. Warped baffle directing gas preferentially to center. Center deposition 8% thicker.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Warped gas distribution baffle\n- Baffle plate warped from thermal stress cycles\n- Warped geometry directing excess gas to center\n- Center deposition 8% thicker exceeds 3% specification\n- Thermal cycling fatigue of baffle material\n\n**Contributing Factors**:\n- Baffle not designed for thermal cycling experienced\n- No baffle inspection in PM checklist\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-TEL-20\n2. **Inspect baffle**: Document warpage pattern\n3. **Replace baffle**: P/N 721-0789 (upgraded material)\n4. **Flatness verification**: New baffle within spec\n5. **Uniformity test**: Verify <3% after replacement\n\n## Prevention Measures\n\n- Add baffle inspection to quarterly PM\n- Use upgraded material rated for thermal cycling\n- Monitor center/edge thickness ratio\n\n**Severity**: Minor\n**Yield Impact**: 10%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-0398. 16% yield loss at center. Endpoint failure causing over-etch at center. 10 wafers affected.\n\nProcess Context: ETCH-CVD-LAM-24 (etch-back process), Recipe: OXIDE_ETCHBACK. Endpoint signal from center zone weak. Center OES fiber degraded. Over-etch at center from late endpoint.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Degraded center zone OES fiber causing late endpoint\n- Center zone OES signal weak from fiber degradation\n- Late endpoint detection at center\n- Over-etch at center while edge at target\n- Fiber degradation from plasma exposure\n\n**Contributing Factors**:\n- OES fiber condition not in regular check\n- Endpoint algorithm weighted toward edge signal\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-LAM-24\n2. **Replace fiber**: Center OES fiber P/N 727-0234\n3. **OES calibration**: Full system calibration\n4. **Signal verification**: Center signal strength at baseline\n5. **Endpoint validation**: Verify accurate endpoint at center\n\n## Prevention Measures\n\n- Add OES fiber check to monthly PM\n- Implement center zone signal trending\n- Balance endpoint algorithm for center/edge weighting\n\n**Severity**: Major\n**Yield Impact**: 16%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-1409. 8% yield loss at center. Slight center thickness issue. 4 wafers affected.\n\nProcess Context: CVD-AMAT-35, Recipe: CONFORMAL_SIN. Wafer chucking showing center vacuum variation. ESC center zone at 480 Torr vs. 500 Torr spec. Minor thermal contact variation.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Reduced ESC center vacuum affecting thermal contact\n- Center zone vacuum at 480 Torr vs. 500 Torr spec\n- 4% vacuum deficit causing minor thermal contact variation\n- Slightly different deposition conditions at center\n- Minor thickness variation within specification but trending\n\n**Contributing Factors**:\n- ESC vacuum trending down but not at alarm level\n- Minor issue catching before becoming major\n\n## Corrective Actions\n\n1. **Immediate**: Schedule ESC service in next PM window\n2. **Interim monitoring**: Increased center thickness monitoring\n3. **ESC service**: Check vacuum channels and seals\n4. **Restore vacuum**: Achieve 500 Torr specification\n5. **Verify**: Confirm center thermal contact restored\n\n## Prevention Measures\n\n- Add ESC vacuum trending to weekly review\n- Configure early warning at 490 Torr\n- Include ESC vacuum in PM verification\n\n**Severity**: Minor\n**Yield Impact**: 8%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut-shaped defect pattern on lot W2024-4521. Ring pattern at 60-80mm radius with clear center. 16% yield loss affecting 11 wafers. Pattern consistent across all affected wafers.\n\nProcess Context: Wafers processed through ETCH-LAM-07. Recipe: OXIDE_ETCH_V2. Edge ring at 4,200 RF-hours. He backside flow reading 2.8 sccm vs. 2.0 sccm baseline.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: ESC backside He leak creating donut pattern\n- He backside flow at 2.8 sccm exceeds 2.0 sccm spec by 40%\n- Leak occurring at intermediate radius creating ring cooling effect\n- Temperature differential causing donut-shaped etch non-uniformity\n- Clear center where He flow still adequate\n\n**Contributing Factors**:\n- ESC seal degradation at mid-radius position\n- Edge ring at 4,200 RF-hours may have contributed to seal stress\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-07\n2. **ESC inspection**: Check backside He distribution pattern\n3. **Replace ESC seals**: P/N 839-0345 mid-radius seals\n4. **He leak test**: Verify <2 sccm backside flow\n5. **Thermal verification**: Confirm uniform wafer temperature\n\n## Prevention Measures\n\n- Add He backside flow monitoring to FDC\n- Configure alarm for flow >2.2 sccm\n- Include ESC seal inspection in quarterly PM\n\n**Severity**: Major\n**Yield Impact**: 16%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring-shaped defects with clear center on lot W2024-5632. Donut pattern at 50-70mm from center. 21% yield loss on 14 wafers. Film shows W-loss at ring location.\n\nProcess Context: CVD-AMAT-05, Recipe: TUNGSTEN_FILL. Chamber liner at 5,200 RF-hours (spec: 5,000 hrs). Tungsten film 8% thinner at ring location.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chamber liner degradation causing W-loss\n- Liner at 5,200 RF-hours exceeds 5,000 hour life limit\n- Degraded liner surface causing localized tungsten loss\n- W-loss occurring at intermediate radius where liner wear pattern develops\n- 8% film thickness reduction at ring location\n\n**Contributing Factors**:\n- Liner replacement schedule not enforced\n- W-loss pattern develops at specific wear zones\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-AMAT-05\n2. **Replace liner**: P/N 718-0567 full liner kit\n3. **Chamber clean**: Remove any contamination\n4. **Extended seasoning**: 10-wafer conditioning\n5. **Uniformity test**: Verify <3% thickness variation\n\n## Prevention Measures\n\n- Enforce liner replacement at 5,000 RF-hours\n- Implement liner RF-hour tracking\n- Add W-loss monitoring to process control\n\n**Severity**: Critical\n**Yield Impact**: 21%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut pattern on lot W2024-6743. Ring defects at 55-75mm radius. 18% yield loss on 12 wafers. Pattern appeared after extended tool idle (48 hours).\n\nProcess Context: ETCH-LAM-09, Recipe: POLY_ETCH. Chamber idle for 48 hours. Only 2 seasoning wafers run. Seasoning film peeling observed at chamber mid-radius.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Seasoning film delamination after extended idle\n- 48-hour idle caused seasoning film degradation\n- Only 2 seasoning wafers run (spec: 5+ after extended idle)\n- Film peeling at mid-radius creating particle contamination\n- Peeled film forming donut-shaped defect pattern\n\n**Contributing Factors**:\n- Insufficient seasoning after extended idle\n- No extended-idle recovery procedure defined\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-09\n2. **Chamber wet clean**: Remove all degraded seasoning\n3. **Fresh seasoning**: Run 10 conditioning wafers\n4. **Particle verification**: <0.05 particles/cm\u00b2\n5. **Resume**: Only after full qualification\n\n## Prevention Measures\n\n- Define idle-dependent seasoning requirements:\n  - >24 hrs: 5 wafers\n  - >48 hrs: 10 wafers + wet clean\n- Implement automatic idle time tracking\n- Add visual inspection after extended idle\n\n**Severity**: Major\n**Yield Impact**: 18%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring-shaped pattern with clear center and edge on lot W2024-7854. Defects at 40-60mm radius. 14% yield loss on 9 wafers. Deposition uniformity test shows ring pattern.\n\nProcess Context: CVD-LAM-03, Recipe: HDP_OXIDE. Edge ring at 3,800 RF-hours. RF coupling showing non-uniformity at mid-radius zone. Deposition 6% thicker at ring vs. center and edge.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge ring erosion causing RF coupling non-uniformity\n- Edge ring at 3,800 RF-hours showing wear\n- Erosion pattern creating RF coupling anomaly at mid-radius\n- RF non-uniformity causing enhanced deposition at ring location\n- 6% thickness increase at ring zone\n\n**Contributing Factors**:\n- Edge ring wear pattern not uniform\n- RF coupling depends on ring geometry\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-LAM-03\n2. **Inspect edge ring**: Document erosion pattern\n3. **Replace edge ring**: P/N 715-0456\n4. **RF calibration**: Verify uniform coupling after replacement\n5. **Uniformity test**: Achieve <3% variation\n\n## Prevention Measures\n\n- Replace edge ring at 3,500 RF-hours\n- Add RF uniformity monitoring by zone\n- Include ring inspection in monthly PM\n\n**Severity**: Major\n**Yield Impact**: 14%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut defect pattern on lot W2024-8965. Ring at 45-65mm from center. 23% yield loss on 16 wafers. Pattern correlates with ESC He distribution map.\n\nProcess Context: ETCH-AMAT-04, Recipe: METAL_ETCH. ESC backside He showing zone 2 leak. He flow at zone 2: 3.5 sccm vs. 2.0 sccm spec. Zone 2 corresponds to ring defect location.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: ESC zone 2 He leak causing thermal non-uniformity\n- Zone 2 He leak at 3.5 sccm (75% above 2.0 sccm spec)\n- Excessive He at mid-radius creating cold ring\n- Thermal gradient causing etch rate variation\n- Donut pattern matches zone 2 location exactly\n\n**Contributing Factors**:\n- ESC zone seal degradation\n- Zone-specific He flow not monitored individually\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-AMAT-04\n2. **ESC service**: Replace zone 2 seals P/N 839-0567\n3. **He flow verification**: All zones <2 sccm\n4. **Thermal map**: Verify uniform wafer temperature\n5. **Process qual**: Confirm donut pattern eliminated\n\n## Prevention Measures\n\n- Add per-zone He flow monitoring to FDC\n- Configure alarm for any zone >2.2 sccm\n- Include ESC zone test in quarterly PM\n\n**Severity**: Critical\n**Yield Impact**: 23%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring pattern defects on lot W2024-9076. Donut shape at 50-70mm radius. 12% yield loss on 7 wafers. Pattern appeared after recipe parameter change.\n\nProcess Context: CVD-TEL-02, Recipe: TEOS_CAP (modified). Recipe RF power distribution changed last week. Mid-radius RF power 10% higher than baseline. No qualification wafers run after change.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Recipe modification causing RF non-uniformity\n- Recipe change altered RF power distribution\n- Mid-radius receiving 10% higher RF than intended\n- No qualification wafers run to verify change impact\n- Enhanced deposition at mid-radius creating donut pattern\n\n**Contributing Factors**:\n- Recipe change released without proper qualification\n- Change control process not followed\n\n## Corrective Actions\n\n1. **Immediate**: Revert to previous recipe version\n2. **Qualification**: Run full qualification if change needed\n3. **RF mapping**: Verify uniform power distribution\n4. **Uniformity test**: Confirm <3% variation\n5. **Change control**: Document proper procedure followed\n\n## Prevention Measures\n\n- Require qualification wafers for any recipe change\n- Implement recipe version control\n- Add uniformity test to recipe release checklist\n\n**Severity**: Major\n**Yield Impact**: 12%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut pattern on lot W2024-0187. Ring at 55-80mm from center with clear center. 17% yield loss on 11 wafers. PVD target showing ring-shaped erosion.\n\nProcess Context: PVD-AMAT-06, Recipe: TI_BARRIER. Target at 85% life with asymmetric erosion. Erosion deeper at 60-70mm radius. Deposition rate non-uniform.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Asymmetric PVD target erosion\n- Target at 85% life with ring-shaped erosion groove\n- Erosion concentrated at 60-70mm radius\n- Non-uniform sputtering from eroded region\n- Donut pattern reflects target erosion geometry\n\n**Contributing Factors**:\n- Target erosion pattern not characterized\n- Magnet assembly may cause localized erosion\n\n## Corrective Actions\n\n1. **Immediate**: Tool down PVD-AMAT-06\n2. **Replace target**: P/N 719-0234 Ti target\n3. **Magnet inspection**: Check for magnet degradation\n4. **Deposition mapping**: Verify uniform after replacement\n5. **Rate calibration**: Update deposition rate\n\n## Prevention Measures\n\n- Replace target at 80% life\n- Monitor target erosion profile\n- Include magnet inspection in target change PM\n\n**Severity**: Major\n**Yield Impact**: 17%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring defect pattern on lot W2024-1298. Donut at 40-55mm radius. 19% yield loss on 13 wafers. Chamber showing plasma donut visible during process.\n\nProcess Context: ETCH-LAM-11, Recipe: HARDMASK_ETCH. Visible plasma ring during process. Upper electrode spacing non-uniform. Gap measurement shows 1mm variation at mid-radius.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Electrode gap non-uniformity causing plasma donut\n- 1mm gap variation at mid-radius\n- Non-uniform gap creating plasma density ring\n- Visible plasma donut confirms localized enhancement\n- Etch rate variation following plasma pattern\n\n**Contributing Factors**:\n- Electrode mounting became misaligned\n- Gap verification not in regular PM\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-11\n2. **Gap measurement**: Full electrode surface mapping\n3. **Electrode realignment**: Achieve uniform gap \u00b10.2mm\n4. **Verify plasma**: Confirm uniform plasma after adjustment\n5. **Etch uniformity**: Test wafer <5% variation\n\n## Prevention Measures\n\n- Add electrode gap check to monthly PM\n- Implement plasma uniformity monitoring\n- Configure visual plasma inspection requirement\n\n**Severity**: Major\n**Yield Impact**: 19%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut-shaped defects on lot W2024-2309. Ring pattern at 50-65mm radius. 15% yield loss on 10 wafers. Issue only on Chamber A, Chamber B normal.\n\nProcess Context: CVD-AMAT-08 (dual chamber). Recipe: PECVD_NITRIDE. Chamber A edge ring at 4,500 RF-hours. Chamber B edge ring at 2,100 RF-hours. Chamber A showing ring pattern.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chamber A edge ring wear causing donut pattern\n- Chamber A edge ring at 4,500 RF-hours approaching limit\n- Chamber B at 2,100 RF-hours showing normal results\n- Clear chamber-to-chamber correlation confirms root cause\n- Edge ring wear creating localized plasma enhancement\n\n**Contributing Factors**:\n- Chambers on different replacement schedules\n- Chamber A approaching end of edge ring life\n\n## Corrective Actions\n\n1. **Immediate**: Disable Chamber A routing\n2. **Replace edge ring**: Chamber A P/N 715-0567\n3. **Seasoning**: 5-wafer conditioning\n4. **Chamber match**: Verify A matches B after replacement\n5. **Both chambers**: Resume production\n\n## Prevention Measures\n\n- Synchronize edge ring replacement across chambers\n- Track per-chamber RF-hours\n- Configure FDC for chamber-to-chamber comparison\n\n**Severity**: Major\n**Yield Impact**: 15%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring pattern on lot W2024-3410. Donut defects at 45-60mm radius. 20% yield loss on 14 wafers. Deposition rate spike at ring location.\n\nProcess Context: CVD-LAM-06, Recipe: W_CVD. Gas injection ring showing partial blockage. Center and edge holes clear but mid-radius holes 40% blocked. WF6 flow concentrated at ring zone.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Gas injection ring blockage pattern\n- Mid-radius injection holes 40% blocked\n- Gas flow diverted to clear holes at mid-radius\n- Concentrated precursor causing deposition spike at ring\n- Donut pattern reflects gas distribution anomaly\n\n**Contributing Factors**:\n- Injection ring cleaning interval too long\n- Blockage pattern developed at specific radius\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-LAM-06\n2. **Remove injection ring**: Full inspection\n3. **Ultrasonic clean**: Clear all blocked holes\n4. **Flow verification**: Confirm uniform gas distribution\n5. **Uniformity test**: Verify <3% thickness variation\n\n## Prevention Measures\n\n- Reduce injection ring cleaning interval\n- Add flow distribution test to PM\n- Monitor deposition rate by zone\n\n**Severity**: Critical\n**Yield Impact**: 20%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut pattern on lot W2024-4521. Ring at 55-75mm radius with particles. 13% yield loss on 8 wafers. Particles concentrated at ring location only.\n\nProcess Context: ETCH-TEL-03, Recipe: OXIDE_VIA. Chamber ceiling showing buildup ring. Buildup pattern at 60-70mm from center. Particles flaking from ceiling buildup.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chamber ceiling buildup ring flaking particles\n- Buildup ring pattern on ceiling at 60-70mm\n- Flaking particles falling onto wafer at same radius\n- Particle distribution matches ceiling buildup location\n- Gravity-driven particle deposition creating donut\n\n**Contributing Factors**:\n- Ceiling cleaning not thorough in PM\n- Buildup accumulates at specific radius due to gas flow\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-TEL-03\n2. **Ceiling clean**: Focus on ring buildup area\n3. **Full chamber clean**: Ensure all buildup removed\n4. **Particle wafer**: Verify <0.05 particles/cm\u00b2\n5. **Seasoning**: 5-wafer conditioning\n\n## Prevention Measures\n\n- Add ceiling visual inspection to PM\n- Focus cleaning on known buildup zones\n- Increase particle wafer frequency\n\n**Severity**: Major\n**Yield Impact**: 13%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring-shaped defects on lot W2024-5632. Donut at 40-60mm radius. 22% yield loss on 15 wafers. Film stress measurement shows tensile ring.\n\nProcess Context: CVD-AMAT-10, Recipe: STRESS_NITRIDE. Temperature showing gradient at mid-radius. Chuck heater zone 2 (mid-radius) reading 8\u00b0C high. Stress 1.5 GPa at ring vs. 1.0 GPa spec.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chuck heater zone 2 over-temperature\n- Zone 2 running 8\u00b0C above setpoint\n- Elevated temperature at mid-radius affecting film stress\n- Ring of high stress (1.5 GPa vs. 1.0 GPa spec)\n- Thermal gradient creating donut-shaped stress pattern\n\n**Contributing Factors**:\n- Heater zone control fault\n- Zone temperature monitoring not alarming properly\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-AMAT-10\n2. **Heater diagnostics**: Check zone 2 controller and thermocouple\n3. **Repair**: Replace faulty component P/N 814-0789\n4. **Temperature verification**: All zones \u00b12\u00b0C of setpoint\n5. **Stress test**: Verify uniform stress <1.2 GPa\n\n## Prevention Measures\n\n- Add per-zone temperature monitoring to FDC\n- Configure alarm for zone deviation >3\u00b0C\n- Include zone balance check in monthly PM\n\n**Severity**: Critical\n**Yield Impact**: 22%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut pattern on lot W2024-6743. Ring defects at 50-70mm. 11% yield loss on 7 wafers. Pattern only after specific process step sequence.\n\nProcess Context: ETCH-LAM-13, Recipe: DUAL_DAMASCENE. Issue only when preceded by CVD step on CVD-AMAT-12. Wafers from other CVD tools show no donut. Residue ring from CVD affecting etch.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Process integration issue - CVD residue affecting etch\n- Donut only appears after CVD-AMAT-12 step\n- Other CVD tools do not create issue\n- Residue ring from CVD-AMAT-12 affecting etch uniformity\n- Tool-specific interaction causing defect pattern\n\n**Contributing Factors**:\n- CVD-AMAT-12 depositing non-uniform residue\n- Tool interaction not characterized\n\n## Corrective Actions\n\n1. **Immediate**: Route away from CVD-AMAT-12 for this sequence\n2. **CVD investigation**: Check CVD-AMAT-12 for uniformity issue\n3. **Clean integration**: Add rinse step if residue confirmed\n4. **Verify**: Test wafers through both CVD tools\n5. **Document**: Update process routing constraints\n\n## Prevention Measures\n\n- Characterize tool interactions for critical sequences\n- Add CVD uniformity to qualification\n- Document approved tool combinations\n\n**Severity**: Major\n**Yield Impact**: 11%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring pattern defects on lot W2024-7854. Donut at 45-65mm radius. 16% yield loss on 10 wafers. RF match showing position at limit for mid-radius zone.\n\nProcess Context: CVD-TEL-05, Recipe: HDP_STI. RF match capacitor position at 95% of range. Match struggling to tune mid-radius zone. Reflected power 15% at ring zone vs. 5% spec.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: RF match network at tuning limit\n- Match capacitor at 95% of range for mid-radius zone\n- Unable to properly tune, reflected power at 15%\n- Poor RF coupling at ring zone causing non-uniform plasma\n- Donut pattern from RF delivery issue\n\n**Contributing Factors**:\n- Match network components drifted over time\n- Process conditions changed pushing match to limits\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-TEL-05\n2. **Match service**: Replace capacitors P/N 923-0567\n3. **Tune system**: Optimize for process conditions\n4. **Verify**: Match position <80% of range\n5. **RF verification**: Reflected power <5% all zones\n\n## Prevention Measures\n\n- Monitor match position vs. range\n- Configure alarm at 85% of range\n- Service match before hitting limits\n\n**Severity**: Major\n**Yield Impact**: 16%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut-shaped defects on lot W2024-8965. Ring at 55-80mm radius. 24% yield loss on 17 wafers. Chamber pressure showing mid-radius variation.\n\nProcess Context: ETCH-AMAT-06, Recipe: SPACER_ETCH. Baffle plate warped creating pressure gradient. Pressure 5% higher at mid-radius zone. Etch rate elevated at ring location.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Warped baffle plate causing pressure non-uniformity\n- Baffle plate warped from thermal cycling\n- 5% pressure elevation at mid-radius zone\n- Local pressure increase causing etch rate enhancement\n- Donut pattern follows pressure gradient\n\n**Contributing Factors**:\n- Baffle thermal stress from process conditions\n- Baffle inspection not in PM checklist\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-AMAT-06\n2. **Inspect baffle**: Document warpage pattern\n3. **Replace baffle**: P/N 721-0890 (upgraded material)\n4. **Pressure mapping**: Verify uniform after replacement\n5. **Etch uniformity**: Confirm <5% variation\n\n## Prevention Measures\n\n- Add baffle inspection to quarterly PM\n- Use thermal-rated baffle material\n- Monitor pressure uniformity by zone\n\n**Severity**: Critical\n**Yield Impact**: 24%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring pattern on lot W2024-9076. Donut defects at 40-55mm. 10% yield loss on 6 wafers. Issue correlates with wafer clamp position.\n\nProcess Context: ETCH-TEL-06, Recipe: CONTACT_ETCH. Clamp ring showing wear at specific radius. Wear causing plasma perturbation. Clamp at 2,500 RF-hours.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Clamp ring wear creating plasma perturbation\n- Clamp ring at 2,500 RF-hours showing localized wear\n- Wear pattern at 45-50mm radius\n- Plasma disturbance at worn clamp location\n- Donut pattern matches clamp wear geometry\n\n**Contributing Factors**:\n- Clamp ring wear rate higher than expected\n- Wear pattern concentrated at contact zone\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-TEL-06\n2. **Inspect clamp ring**: Document wear pattern\n3. **Replace clamp ring**: P/N 716-0345\n4. **Plasma verification**: Confirm uniform after replacement\n5. **Process qual**: Verify no donut pattern\n\n## Prevention Measures\n\n- Add clamp ring inspection to PM\n- Track clamp ring RF-hours\n- Replace at early wear signs\n\n**Severity**: Minor\n**Yield Impact**: 10%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut pattern on lot W2024-0298. Ring at 50-70mm radius. 18% yield loss on 12 wafers. Film analysis shows composition variation at ring.\n\nProcess Context: CVD-AMAT-12, Recipe: BPSG_DEP. B and P dopant distribution showing ring enhancement. Gas mixing at mid-radius zone non-uniform. Dopant concentration 15% higher at ring.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Non-uniform dopant gas mixing\n- B and P dopant concentration 15% higher at ring zone\n- Gas mixing non-uniform at mid-radius\n- Gas injection pattern creating localized enhancement\n- BPSG composition gradient causing defects\n\n**Contributing Factors**:\n- Gas injection geometry creating mixing pattern\n- Dopant flow not optimized for uniformity\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-AMAT-12\n2. **Gas injection review**: Check injection pattern\n3. **Flow optimization**: Adjust dopant gas flows for uniformity\n4. **Composition test**: Verify uniform B/P distribution\n5. **Recipe update**: Document optimized settings\n\n## Prevention Measures\n\n- Add dopant uniformity to process control\n- Optimize gas injection for better mixing\n- Include composition check in qualification\n\n**Severity**: Major\n**Yield Impact**: 18%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring-shaped defects on lot W2024-1409. Donut at 45-65mm radius. 14% yield loss on 9 wafers. OES showing plasma intensity ring.\n\nProcess Context: ETCH-LAM-15, Recipe: POLY_GATE. OES intensity 20% higher at mid-radius zone. Coil inductor showing localized degradation. RF coupling non-uniform.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: ICP coil localized degradation\n- Coil showing degradation at mid-radius section\n- RF coupling enhanced at degraded location\n- OES confirms 20% higher plasma intensity at ring\n- Donut pattern from non-uniform plasma generation\n\n**Contributing Factors**:\n- Coil degradation not uniform across area\n- Plasma intensity monitoring not zone-specific\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-15\n2. **Coil inspection**: Document degradation location\n3. **Replace coil**: P/N 925-0789\n4. **RF calibration**: Tune for uniform plasma\n5. **OES verification**: Confirm uniform intensity\n\n## Prevention Measures\n\n- Add coil visual inspection to monthly PM\n- Implement zone-specific OES monitoring\n- Track coil RF-hours for replacement\n\n**Severity**: Major\n**Yield Impact**: 14%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut pattern on lot W2024-2510. Ring defects at 55-80mm. 21% yield loss on 15 wafers. Pattern visible on thermal camera during process.\n\nProcess Context: CVD-TEL-08, Recipe: LPCVD_POLY. Thermal image shows cold ring at mid-radius. Susceptor heating element degraded at zone 2. Temperature 12\u00b0C low at ring zone.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Susceptor heater zone 2 degradation\n- Zone 2 heating element degraded\n- Temperature 12\u00b0C below setpoint at mid-radius\n- Cold ring affecting deposition rate and quality\n- Donut pattern visible on thermal imaging\n\n**Contributing Factors**:\n- Heater element aging not detected\n- Zone temperature trending not monitored\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-TEL-08\n2. **Heater diagnostics**: Check zone 2 resistance\n3. **Replace heater**: Susceptor heater P/N 814-0567\n4. **Temperature calibration**: All zones \u00b12\u00b0C\n5. **Thermal verification**: Uniform temperature confirmed\n\n## Prevention Measures\n\n- Monitor heater resistance per zone\n- Add thermal uniformity check to PM\n- Configure temperature deviation alarm\n\n**Severity**: Critical\n**Yield Impact**: 21%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring pattern defects on lot W2024-3621. Donut at 40-60mm radius. 9% yield loss on 5 wafers. Pattern correlates with chuck groove location.\n\nProcess Context: ETCH-AMAT-09, Recipe: OXIDE_ETCH. ESC with concentric grooves for He distribution. Groove at 50mm radius partially blocked. Local He flow disruption at groove.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: ESC He distribution groove blockage\n- Groove at 50mm radius partially blocked\n- Blocked groove causing He flow disruption\n- Thermal non-uniformity at groove location\n- Donut pattern matches groove radius\n\n**Contributing Factors**:\n- ESC groove inspection not in PM\n- Particle accumulation in groove\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-AMAT-09\n2. **ESC inspection**: Check all He distribution grooves\n3. **Clean grooves**: Clear any blockage\n4. **He flow test**: Verify uniform distribution\n5. **Thermal verification**: Check wafer temperature uniformity\n\n## Prevention Measures\n\n- Add ESC groove inspection to quarterly PM\n- Implement He flow verification test\n- Clean ESC grooves during chamber cleans\n\n**Severity**: Minor\n**Yield Impact**: 9%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut-shaped defects on lot W2024-4732. Ring at 50-70mm radius. 17% yield loss on 11 wafers. New gas supply showing purity variation.\n\nProcess Context: CVD-LAM-09, Recipe: TEOS_ILD. New TEOS supplier started 1 week ago. TEOS delivery at ring zone showing 8% flow variation. Supplier qualification incomplete.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: New TEOS supply quality variation\n- New supplier TEOS showing flow variation at mid-radius\n- 8% flow difference affecting deposition at ring zone\n- Supplier qualification not completed before production use\n- Precursor quality creating donut pattern\n\n**Contributing Factors**:\n- Supplier change released without full qualification\n- Flow distribution sensitive to precursor properties\n\n## Corrective Actions\n\n1. **Immediate**: Switch to previous TEOS supplier\n2. **Investigation**: Analyze new supplier TEOS properties\n3. **Qualification**: Complete full qualification if using new supplier\n4. **Uniformity test**: Verify no donut with original supplier\n5. **Document**: Update supplier qualification requirements\n\n## Prevention Measures\n\n- Require full process qualification for supplier changes\n- Include uniformity test in supplier qualification\n- Track precursor lot numbers\n\n**Severity**: Major\n**Yield Impact**: 17%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring pattern on lot W2024-5843. Donut defects at 45-65mm. 13% yield loss on 8 wafers. Chamber showing seasoning film ring pattern.\n\nProcess Context: ETCH-TEL-09, Recipe: CONTACT_OPEN. Seasoning film thickness varies with radius. Film 30% thinner at ring zone. Inadequate seasoning at mid-radius.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Non-uniform seasoning film at mid-radius\n- Seasoning film 30% thinner at ring zone\n- Inadequate surface conditioning at mid-radius\n- Process affected by exposed chamber surface at ring\n- Donut pattern from seasoning non-uniformity\n\n**Contributing Factors**:\n- Seasoning recipe not optimized for uniformity\n- Seasoning film thickness not verified\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-TEL-09\n2. **Re-season**: Run extended seasoning (15 wafers)\n3. **Uniformity check**: Verify uniform seasoning coverage\n4. **Seasoning recipe review**: Optimize for uniform deposition\n5. **Process qual**: Confirm no donut pattern\n\n## Prevention Measures\n\n- Optimize seasoning recipe for uniformity\n- Add seasoning uniformity verification\n- Monitor seasoning film condition periodically\n\n**Severity**: Major\n**Yield Impact**: 13%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut pattern on lot W2024-6954. Ring at 55-75mm radius. 20% yield loss on 14 wafers. Focus ring showing arc damage at specific radius.\n\nProcess Context: ETCH-LAM-17, Recipe: GATE_ETCH. Focus ring at 4,000 RF-hours. Arc marks visible at 65mm radius. Arcing creating localized plasma disturbance.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Focus ring arcing at mid-radius\n- Arc damage visible at 65mm radius on focus ring\n- Focus ring at 4,000 RF-hours with surface degradation\n- Arcing causing localized plasma enhancement\n- Donut pattern centered on arc location\n\n**Contributing Factors**:\n- Focus ring surface condition degraded\n- Arcing developed at specific radius\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-17\n2. **Inspect focus ring**: Document arc damage\n3. **Replace focus ring**: P/N 715-0678 (arc damage = must replace)\n4. **Chamber inspection**: Check for secondary arc damage\n5. **RF stability test**: Verify no arcing after replacement\n\n## Prevention Measures\n\n- Implement RF arc detection\n- Add focus ring visual inspection to weekly PM\n- Replace focus ring at first sign of surface degradation\n\n**Severity**: Critical\n**Yield Impact**: 20%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring-shaped defects on lot W2024-7065. Donut at 40-55mm radius. 8% yield loss on 5 wafers. Minor issue only on certain wafer orientations.\n\nProcess Context: CVD-AMAT-14, Recipe: PECVD_OXIDE. Donut more pronounced on specific notch orientations. Gas injection asymmetry creating orientation-dependent pattern.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Gas injection asymmetry causing orientation-dependent donut\n- Pattern more pronounced at specific notch orientations\n- Gas injection not symmetric around chamber\n- Asymmetry creating localized enhancement at certain angles\n- Wafer rotation not used in this recipe\n\n**Contributing Factors**:\n- Recipe does not include wafer rotation\n- Gas injection geometry not perfectly symmetric\n\n## Corrective Actions\n\n1. **Immediate**: Review recipe parameters\n2. **Add rotation**: Enable wafer rotation during deposition\n3. **Gas injection check**: Verify injection hole uniformity\n4. **Uniformity test**: Confirm donut eliminated with rotation\n5. **Recipe update**: Save corrected recipe\n\n## Prevention Measures\n\n- Use wafer rotation for uniformity-critical processes\n- Verify gas injection symmetry during PM\n- Check orientation sensitivity in qualification\n\n**Severity**: Minor\n**Yield Impact**: 8%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut pattern on lot W2024-8176. Ring defects at 50-70mm. 15% yield loss on 10 wafers. Showerhead temperature gradient causing ring.\n\nProcess Context: CVD-TEL-10, Recipe: ALD_OXIDE. Showerhead temperature showing ring pattern. Mid-radius 5\u00b0C cooler than center/edge. Cooling channel blockage suspected.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Showerhead cooling channel partial blockage\n- Mid-radius zone 5\u00b0C cooler than surrounding areas\n- Indicates excessive cooling at that radius\n- Likely partial blockage redirecting coolant flow\n- Temperature ring affecting ALD precursor delivery\n\n**Contributing Factors**:\n- Cooling channel contamination or scale buildup\n- Cooling system maintenance not performed\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-TEL-10\n2. **Cooling system flush**: Clean showerhead cooling channels\n3. **Inspect for scale**: Check for mineral buildup\n4. **Temperature verification**: Must achieve \u00b12\u00b0C uniformity\n5. **Coolant maintenance**: Replace coolant if degraded\n\n## Prevention Measures\n\n- Add cooling system maintenance to PM\n- Use DI water or approved coolant only\n- Monitor showerhead temperature uniformity\n\n**Severity**: Major\n**Yield Impact**: 15%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring pattern on lot W2024-9287. Donut at 45-60mm radius. 19% yield loss on 13 wafers. Turbo pump vibration causing plasma instability.\n\nProcess Context: ETCH-AMAT-11, Recipe: VIA_ETCH. Turbo pump at 35,000 hours showing vibration. Vibration frequency matching donut radius resonance. Pump replacement overdue.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Turbo pump vibration affecting plasma stability\n- Pump at 35,000 hours with elevated vibration\n- Vibration frequency creating plasma standing wave\n- Standing wave pattern at mid-radius creating donut\n- Pump replacement overdue\n\n**Contributing Factors**:\n- Pump life limit not enforced\n- Vibration monitoring not linked to process quality\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-AMAT-11\n2. **Replace turbo pump**: P/N 634-0567\n3. **Vibration verification**: Confirm <0.1g after replacement\n4. **Plasma stability**: Verify uniform plasma\n5. **Process qual**: Confirm no donut pattern\n\n## Prevention Measures\n\n- Replace turbo pump at 30,000 hours\n- Add vibration monitoring to FDC\n- Link vibration to process quality metrics\n\n**Severity**: Major\n**Yield Impact**: 19%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut-shaped defects on lot W2024-0398. Ring at 55-80mm radius. 12% yield loss on 7 wafers. Issue after power supply replacement.\n\nProcess Context: CVD-LAM-11, Recipe: SILANE_NITRIDE. RF power supply replaced last week. New supply showing different output waveform. Mid-radius zone RF delivery affected.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: New RF power supply output characteristics different\n- Replacement power supply waveform slightly different\n- Process sensitivity to waveform creating mid-radius issue\n- Not detected in standard post-replacement test\n- Donut from subtle RF delivery difference\n\n**Contributing Factors**:\n- Power supply replacement not tested for waveform matching\n- Standard qualification did not catch issue\n\n## Corrective Actions\n\n1. **Immediate**: Hold processing for RF verification\n2. **Waveform analysis**: Compare old vs. new supply output\n3. **Tuning**: Adjust match network for new supply characteristics\n4. **Uniformity test**: Verify donut eliminated\n5. **Document**: Update power supply qualification requirements\n\n## Prevention Measures\n\n- Require waveform matching verification for PS replacement\n- Include extended qualification for major component changes\n- Document acceptable waveform specifications\n\n**Severity**: Major\n**Yield Impact**: 12%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring pattern defects on lot W2024-1509. Donut at 40-55mm radius. 16% yield loss on 10 wafers. Process gas showing stratification.\n\nProcess Context: ETCH-TEL-11, Recipe: HARDMASK_OPEN. Process gas density stratifying in chamber. Heavier gas components concentrating at mid-radius. Temperature gradient affecting gas distribution.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Gas stratification from thermal gradient\n- Temperature gradient causing gas density stratification\n- Heavier gas components concentrating at mid-radius\n- Stratification affecting etch chemistry at ring zone\n- Donut pattern from non-uniform gas distribution\n\n**Contributing Factors**:\n- Gas mixing not optimized\n- Thermal gradient allowing stratification\n\n## Corrective Actions\n\n1. **Immediate**: Review process conditions\n2. **Temperature uniformity**: Verify chuck temperature uniform\n3. **Gas flow optimization**: Adjust for better mixing\n4. **Recipe modification**: Consider flow rate changes\n5. **Uniformity test**: Confirm no donut\n\n## Prevention Measures\n\n- Optimize gas injection for uniform mixing\n- Maintain thermal uniformity <3\u00b0C\n- Consider gas pre-heating if stratification prone\n\n**Severity**: Major\n**Yield Impact**: 16%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut pattern on lot W2024-2620. Ring defects at 50-65mm. 23% yield loss on 16 wafers. Multiple lots affected over 3 days.\n\nProcess Context: CVD-AMAT-16, Recipe: W_NUCLEATION. Chamber liner flaking at mid-radius. Flakes causing particle contamination at ring zone. Liner at 5,500 RF-hours (spec: 5,000).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chamber liner flaking beyond life limit\n- Liner at 5,500 RF-hours exceeds 5,000 spec\n- Flaking concentrated at mid-radius (typical wear zone)\n- Flakes creating particle donut pattern\n- Multiple lots over 3 days indicates progressive failure\n\n**Contributing Factors**:\n- Liner replacement schedule not enforced\n- Flaking developed at characteristic radius\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-AMAT-16\n2. **Replace liner**: P/N 718-0789 full liner kit\n3. **Chamber clean**: Remove all flake contamination\n4. **Particle verification**: <0.05 particles/cm\u00b2\n5. **Extended seasoning**: 15 wafers after liner change\n\n## Prevention Measures\n\n- Enforce liner replacement at 5,000 RF-hours\n- Add liner inspection to weekly PM\n- Track liner condition trending\n\n**Severity**: Critical\n**Yield Impact**: 23%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring-shaped defects on lot W2024-3731. Donut at 45-70mm radius. 11% yield loss on 7 wafers. Backside contamination at ring location.\n\nProcess Context: ETCH-LAM-19, Recipe: POLY_ETCH. Wafer backside showing contamination ring. Contamination transferred from chuck. Chuck surface degraded at mid-radius.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chuck surface contamination at mid-radius\n- Chuck surface degraded at ring location\n- Contamination transferring to wafer backside\n- Backside contamination affecting process at ring\n- Chuck wear pattern at characteristic radius\n\n**Contributing Factors**:\n- Chuck surface inspection not thorough\n- Contamination buildup at specific radius\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-19\n2. **Chuck clean**: Full chuck surface cleaning\n3. **Surface inspection**: Check for damage requiring replacement\n4. **Resurface or replace**: Chuck P/N 716-0890 if damaged\n5. **Backside verification**: Confirm no contamination transfer\n\n## Prevention Measures\n\n- Add chuck surface inspection to PM\n- Clean chuck during chamber cleans\n- Monitor wafer backside contamination\n\n**Severity**: Major\n**Yield Impact**: 11%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut pattern on lot W2024-4842. Ring at 55-75mm radius. 18% yield loss on 12 wafers. Magnetic field showing ring pattern.\n\nProcess Context: PVD-AMAT-08, Recipe: TAN_BARRIER. Magnet array degradation creating field ring. Magnetic field 15% weaker at mid-radius. Magnet at 18 months service.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Magnet array degradation creating field non-uniformity\n- Magnet array at 18 months showing field degradation\n- Magnetic field 15% weaker at mid-radius zone\n- Field non-uniformity affecting plasma/target erosion\n- Donut pattern from field-driven sputtering variation\n\n**Contributing Factors**:\n- Magnet demagnetization at specific zone\n- Magnet life not characterized for this tool\n\n## Corrective Actions\n\n1. **Immediate**: Tool down PVD-AMAT-08\n2. **Magnetic field mapping**: Document field pattern\n3. **Replace magnet array**: P/N 925-0901\n4. **Field verification**: Uniform field after replacement\n5. **Deposition uniformity**: Verify <3% variation\n\n## Prevention Measures\n\n- Track magnet array service life\n- Add magnetic field check to annual PM\n- Replace magnets at 15 months proactively\n\n**Severity**: Major\n**Yield Impact**: 18%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring pattern on lot W2024-5953. Donut defects at 40-60mm. 7% yield loss on 4 wafers. Minor issue at lot startup.\n\nProcess Context: CVD-TEL-12, Recipe: USG_CAP. First 4 wafers of lot showing donut. Subsequent wafers normal. Chamber thermal stabilization incomplete at lot start.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Thermal stabilization incomplete at lot start\n- First 4 wafers affected, subsequent normal\n- Chamber mid-radius zone slower to reach equilibrium\n- Thermal gradient at startup creating temporary donut\n- Stabilization routine insufficient\n\n**Contributing Factors**:\n- Standard warm-up not adequate\n- Lot startup effects not mitigated\n\n## Corrective Actions\n\n1. **Immediate**: Review startup procedure\n2. **Extended warm-up**: Add 2-minute stabilization delay\n3. **Dummy wafer**: Consider first-slot dummy for critical lots\n4. **Verify**: Subsequent lots with extended warm-up\n5. **Document**: Update lot startup procedure\n\n## Prevention Measures\n\n- Implement extended warm-up for thermal-sensitive processes\n- Consider dummy wafer slot for lot startup\n- Monitor first-wafer yield trend\n\n**Severity**: Minor\n**Yield Impact**: 7%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut-shaped defects on lot W2024-6064. Ring at 50-70mm radius. 14% yield loss on 9 wafers. Endpoint showing ring zone detection delay.\n\nProcess Context: ETCH-AMAT-13, Recipe: VIA_OPEN. Endpoint OES signal weaker at mid-radius zone. OES fiber bundle degraded at specific fibers. Ring zone over-etched from late endpoint.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: OES fiber bundle partial degradation\n- Specific fibers viewing mid-radius zone degraded\n- Weak signal from ring zone causing endpoint delay\n- Over-etch at ring zone from late detection\n- Donut pattern from endpoint-driven non-uniformity\n\n**Contributing Factors**:\n- OES fiber bundle aging not uniform\n- Zone-specific endpoint not implemented\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-AMAT-13\n2. **OES diagnostics**: Identify degraded fibers\n3. **Replace fiber bundle**: P/N 727-0456\n4. **OES calibration**: Full system calibration\n5. **Endpoint verification**: Test endpoint across all zones\n\n## Prevention Measures\n\n- Add OES signal uniformity check to PM\n- Implement zone-specific endpoint monitoring\n- Track fiber bundle signal degradation\n\n**Severity**: Major\n**Yield Impact**: 14%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring pattern defects on lot W2024-7175. Donut at 45-65mm radius. 22% yield loss on 15 wafers. Facility cooling water temperature spike.\n\nProcess Context: CVD-LAM-13, Recipe: HDP_FILL. Facility cooling water spiked 5\u00b0C during lot processing. Chuck temperature affected at mid-radius (closest to cooling inlet). Chamber near cooling system inlet.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Facility cooling water temperature excursion\n- Cooling water 5\u00b0C above normal during processing\n- Mid-radius zone (near cooling inlet) most affected\n- Temperature spike causing deposition non-uniformity\n- Donut pattern from thermal transient\n\n**Contributing Factors**:\n- Facility cooling system issue\n- Tool near cooling inlet more susceptible\n- Process continued despite cooling excursion\n\n## Corrective Actions\n\n1. **Immediate**: Verify cooling water now stable\n2. **Coordinate with facilities**: Root cause cooling spike\n3. **Wafer disposition**: Review affected wafers\n4. **Verification**: Confirm stable temperature before restart\n5. **Monitor**: Enhanced cooling monitoring during lot\n\n## Prevention Measures\n\n- Configure cooling water temperature interlock\n- Add cooling temperature to FDC\n- Coordinate with facilities on cooling system status\n- Consider local temperature control for critical tools\n\n**Severity**: Critical\n**Yield Impact**: 22%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut pattern on lot W2024-8286. Ring defects at 55-80mm. 10% yield loss on 6 wafers. Issue on specific recipe only, other recipes normal.\n\nProcess Context: ETCH-TEL-13, Recipe: ETCH_SPECIAL (high power). High power recipe A shows donut. Standard recipe B on same tool normal. Recipe A RF power pushing edge ring beyond capability.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Recipe-specific edge ring stress\n- High power Recipe A stressing edge ring beyond capability\n- Standard Recipe B within edge ring limits\n- Edge ring wear accelerated by high power recipe\n- Donut from recipe-specific ring degradation\n\n**Contributing Factors**:\n- Edge ring spec not matched to high power recipe\n- Recipe qualification did not assess ring life impact\n\n## Corrective Actions\n\n1. **Immediate**: Suspend Recipe A on this tool\n2. **Edge ring replacement**: P/N 715-0789 (high-power rated)\n3. **Recipe qualification**: Requalify with appropriate ring\n4. **Monitor**: Enhanced monitoring for high power recipes\n5. **Documentation**: Update recipe requirements\n\n## Prevention Measures\n\n- Match edge ring specification to recipe power level\n- Implement recipe-specific ring life tracking\n- Qualify high power recipes with appropriate hardware\n\n**Severity**: Minor\n**Yield Impact**: 10%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring-shaped defects on lot W2024-9397. Donut at 40-55mm radius. 17% yield loss on 11 wafers. Pattern correlates with showerhead spray ring.\n\nProcess Context: CVD-AMAT-18, Recipe: MOCVD_OXIDE. Showerhead spray ring showing deposits. Spray ring at 50mm radius partially blocked. Precursor delivery disrupted at ring zone.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Showerhead spray ring blockage\n- Spray ring at 50mm radius partially blocked\n- Deposit buildup on ring injection holes\n- Precursor delivery disrupted creating donut pattern\n- Pattern matches spray ring geometry\n\n**Contributing Factors**:\n- Spray ring cleaning not thorough\n- Buildup at specific injection geometry\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-AMAT-18\n2. **Showerhead removal**: Full inspection and cleaning\n3. **Spray ring focus**: Ensure all holes clear\n4. **Flow verification**: Confirm uniform spray pattern\n5. **Uniformity test**: Verify no donut\n\n## Prevention Measures\n\n- Add spray ring inspection to PM\n- Reduce cleaning interval for this recipe\n- Monitor spray pattern periodically\n\n**Severity**: Major\n**Yield Impact**: 17%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut pattern on lot W2024-0408. Ring at 50-75mm radius. 25% yield loss on 18 wafers. Critical failure with multiple parameters out of spec.\n\nProcess Context: ETCH-LAM-21, Recipe: CRITICAL_GATE. Multiple FDC parameters out of spec at ring zone: He flow +50%, RF reflected +20%, temperature -8\u00b0C. System-level failure at mid-radius.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: System-level failure affecting mid-radius zone\n- Multiple parameters simultaneously out of spec\n- He flow, RF coupling, temperature all affected at ring\n- Indicates common root cause affecting mid-radius systems\n- Likely major hardware failure (ESC, electrode, or thermal system)\n\n**Contributing Factors**:\n- Multiple systems degraded together suggests single root cause\n- May be ESC failure affecting all mid-radius parameters\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-21 for full investigation\n2. **Systematic diagnostics**: Check ESC, electrode, thermal system\n3. **Identify common cause**: ESC failure most likely\n4. **Replace affected components**: Based on diagnostics\n5. **Full qualification**: All parameters before restart\n\n## Prevention Measures\n\n- Implement correlated parameter monitoring\n- Configure multi-parameter alarm for system-level issues\n- Regular system health checks in PM\n\n**Severity**: Critical\n**Yield Impact**: 25%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring pattern defects on lot W2024-1519. Donut at 45-60mm radius. 13% yield loss on 8 wafers. Rotation speed variation detected.\n\nProcess Context: CVD-TEL-14, Recipe: UNIFORM_DEP. Wafer rotation showing 3% speed variation. Variation creating ring at certain radius. Motor encoder showing intermittent signal.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Rotation motor encoder intermittent fault\n- Encoder showing intermittent signal\n- 3% speed variation from encoder feedback error\n- Speed variation affecting deposition at specific radius\n- Donut pattern from rotation non-uniformity\n\n**Contributing Factors**:\n- Encoder degradation not detected by standard checks\n- Speed feedback error causing control instability\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-TEL-14\n2. **Encoder diagnostics**: Check encoder signal quality\n3. **Replace encoder**: P/N 634-0678 if degraded\n4. **Motor calibration**: Verify smooth rotation\n5. **Uniformity test**: Confirm no donut\n\n## Prevention Measures\n\n- Add encoder signal quality to PM checks\n- Monitor rotation speed stability in FDC\n- Include motor system in predictive maintenance\n\n**Severity**: Major\n**Yield Impact**: 13%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut-shaped defects on lot W2024-2630. Ring at 55-70mm radius. 9% yield loss on 5 wafers. Pattern matches specific die row.\n\nProcess Context: ETCH-AMAT-15, Recipe: LOGIC_ETCH. Donut pattern falls on specific die row at mid-radius. Process marginality at that radius. Design sensitivity interaction.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Design-process interaction at mid-radius\n- Specific die row at mid-radius more process-sensitive\n- Minor donut creating failures only on sensitive design\n- Other die rows tolerant to same variation\n- Design-process marginality exposed\n\n**Contributing Factors**:\n- Design sensitivity not characterized for process variation\n- Mid-radius process within spec but at edge\n\n## Corrective Actions\n\n1. **Immediate**: Review process capability at mid-radius\n2. **Tighten process**: Reduce mid-radius variation\n3. **Design feedback**: Report design sensitivity to design team\n4. **Recipe optimization**: Improve uniformity if possible\n5. **Cpk analysis**: Verify adequate margin after optimization\n\n## Prevention Measures\n\n- Include sensitive structures in process qualification\n- Communicate design sensitivity to manufacturing\n- Build process margin for sensitive designs\n\n**Severity**: Minor\n**Yield Impact**: 9%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring pattern on lot W2024-3741. Donut defects at 40-60mm. 15% yield loss on 10 wafers. Issue started after maintenance on adjacent tool.\n\nProcess Context: CVD-LAM-15, Recipe: PECVD_CAP. Adjacent tool CVD-LAM-16 had maintenance. EMI interference detected since LAM-16 restart. Interference affecting LAM-15 plasma at mid-radius.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: EMI interference from adjacent tool\n- CVD-LAM-16 maintenance introduced EMI source\n- EMI affecting CVD-LAM-15 RF plasma generation\n- Interference pattern creating donut at mid-radius\n- Issue correlates with LAM-16 restart\n\n**Contributing Factors**:\n- Post-maintenance verification of LAM-16 incomplete\n- EMI susceptibility not assessed\n\n## Corrective Actions\n\n1. **Immediate**: Investigate LAM-16 EMI emission\n2. **EMI survey**: Measure interference levels\n3. **Correct LAM-16**: Fix EMI source (grounding, shielding)\n4. **Shield LAM-15**: If needed, add RF shielding\n5. **Both tools**: Verify no interference after correction\n\n## Prevention Measures\n\n- Include EMI check in post-maintenance verification\n- Maintain adequate tool spacing or shielding\n- Implement periodic EMI surveys\n\n**Severity**: Major\n**Yield Impact**: 15%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Linear scratch marks detected on lot W2024-4521. Scratches 25-35mm length, diagonal orientation. 14% yield loss affecting wafers 3, 5, 7, 9, 11 in FOUP-2847. Wafers 2, 4, 6, 8, 10 in same FOUP unaffected.\n\nProcess Context: Wafers processed through HANDLER-BROOKS-05. Same handler used for FOUP-2848 with no scratches observed. Scratches appear before CMP step.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: FOUP-2847 odd-numbered slot damage\n- Scratches on wafers 3, 5, 7, 9, 11 (odd slots only)\n- Even slots 2, 4, 6, 8, 10 unaffected in same FOUP\n- FOUP-2848 using same handler shows no scratches\n- Pattern conclusively indicates FOUP slot damage, NOT handler\n\n**Correlation Reasoning**:\n- If handler was cause \u2192 ALL wafers would be affected\n- If handler was cause \u2192 FOUP-2848 would also show scratches\n- Odd-slot pattern \u2192 specific slot supports damaged\n- FOUP-specific, slot-specific damage confirmed\n\n## Corrective Actions\n\n1. **Immediate**: Quarantine FOUP-2847\n2. **Inspection**: Examine slots 3, 5, 7, 9, 11 with magnification\n3. **Document**: Photo damage for failure analysis\n4. **FOUP disposition**: Scrap or repair based on damage extent\n5. **Wafer review**: Affected wafers likely scrap\n\n## Prevention Measures\n\n- Implement FOUP slot inspection every 100 uses\n- Add slot-level defect tracking to identify FOUP-specific issues\n- Configure wafer map analysis for slot pattern detection\n\n**Severity**: Major\n**Yield Impact**: 14%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratch defects on lot W2024-5632. All 25 wafers show scratches at same orientation (45\u00b0 diagonal). Scratch length 20-30mm. FOUP-3156 used.\n\nProcess Context: HANDLER-BROOKS-07 processed this lot. Previous lot in different FOUP also shows same scratch pattern. Handler end effector at 48,000 wafer moves (spec: replace at 50,000).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Handler end effector wear causing scratches\n- ALL wafers in lot scratched at identical orientation\n- Previous lot (different FOUP) shows same pattern\n- Same handler used for both lots\n- End effector at 48,000 moves approaching 50,000 limit\n\n**Correlation Reasoning**:\n- ALL wafers affected \u2192 not slot-specific, rules out FOUP\n- Multiple FOUPs show same pattern \u2192 confirms handler\n- Identical orientation \u2192 mechanical contact point on handler\n- 48K moves \u2192 end effector wear consistent with symptoms\n\n## Corrective Actions\n\n1. **Immediate**: Tool down HANDLER-BROOKS-07\n2. **Inspect end effector**: Check for wear, debris, or damage\n3. **Replace end effector**: P/N 412-0567\n4. **Calibration**: Full handler teach point verification\n5. **Test wafers**: Verify no scratches after replacement\n\n## Prevention Measures\n\n- Replace end effector at 45,000 moves (before 50K limit)\n- Add end effector inspection to weekly PM\n- Track wafer moves per handler for predictive replacement\n\n**Severity**: Critical\n**Yield Impact**: 100% of lot"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-6743. Wafers 1, 2, 3, 4 scratched in FOUP-A. Wafers 5-25 in FOUP-A unaffected. Same handler processed FOUP-B with no scratches.\n\nProcess Context: HANDLER-YASKAWA-03. Scratches are 15-25mm, horizontal orientation. Wafers 1-4 were first loaded into FOUP-A after FOUP cleaning.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: FOUP-A slots 1-4 damaged during FOUP cleaning\n- Only wafers 1, 2, 3, 4 affected (first 4 slots)\n- Wafers 5-25 in same FOUP unaffected\n- FOUP-B using same handler shows no issue\n- Damage pattern suggests cleaning process impact\n\n**Correlation Reasoning**:\n- Handler ruled out \u2192 FOUP-B processed cleanly\n- Slots 1-4 only \u2192 specific location damage\n- Post-cleaning \u2192 cleaning process may have damaged slots\n- First slots more exposed during cleaning \u2192 mechanism confirmed\n\n## Corrective Actions\n\n1. **Immediate**: Quarantine FOUP-A\n2. **Slot inspection**: Examine slots 1-4 for damage/burrs\n3. **Cleaning review**: Investigate FOUP cleaning process\n4. **FOUP disposition**: Repair or scrap\n5. **Cleaning audit**: Verify cleaning procedure\n\n## Prevention Measures\n\n- Inspect FOUPs after cleaning before release\n- Review cleaning process for potential damage modes\n- Add post-clean inspection to FOUP management\n\n**Severity**: Major\n**Yield Impact**: 16% (4/25 wafers)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratch marks on lot W2024-7854. Scratches detected on wafers from CMP-AMAT-05 only. Wafers from CMP-AMAT-06 (same lot split) show no scratches. Radial scratch pattern observed.\n\nProcess Context: Scratches 30-50mm length with radial orientation from wafer center. CMP pad on AMAT-05 at 850 wafers (spec: 1,000 wafer life). Pad conditioning diamond dresser recently replaced.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: CMP pad glazing or embedded particle on AMAT-05\n- Scratches only on CMP-AMAT-05 processed wafers\n- Same lot split to AMAT-06 shows no scratches\n- Radial pattern consistent with CMP rotation\n- New diamond dresser may not be conditioning properly\n\n**Correlation Reasoning**:\n- Tool-specific \u2192 CMP-AMAT-05 only, not AMAT-06\n- Radial pattern \u2192 CMP rotation mechanism\n- New dresser \u2192 possible conditioning inadequacy\n- Pad at 85% life \u2192 possible glazing or particle trapping\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CMP-AMAT-05\n2. **Pad inspection**: Check for glazing, embedded particles\n3. **Dresser verification**: Verify conditioning effectiveness\n4. **Replace pad**: If glazed or contaminated\n5. **Post-CMP inspection**: Verify scratch-free wafers\n\n## Prevention Measures\n\n- Verify dresser effectiveness after replacement\n- Add post-CMP scratch inspection\n- Monitor pad condition trending\n\n**Severity**: Major\n**Yield Impact**: 50% of lot (split processing)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Linear scratches on lot W2024-8965. Scratches on wafers 6, 12, 18, 24 only (every 6th wafer). Pattern repeats across multiple lots. Scratch orientation varies.\n\nProcess Context: HANDLER-BROOKS-09 feeds multiple tools. 6-wafer batch processing at downstream tool. Scratches appear during load/unload sequence.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Batch tool load/unload sequence position 6 issue\n- Pattern: wafers 6, 12, 18, 24 (every 6th wafer)\n- 6-wafer batch processing at downstream tool\n- Position 6 in each batch has mechanical issue\n- Pattern repeats \u2192 systematic, not random\n\n**Correlation Reasoning**:\n- Every 6th wafer \u2192 batch position correlation\n- Multiple lots affected \u2192 systematic equipment issue\n- Position 6 specific \u2192 load/unload mechanism problem\n- Orientation varies \u2192 contact during handling, not fixed scratch source\n\n## Corrective Actions\n\n1. **Immediate**: Investigate batch tool load/unload position 6\n2. **Mechanism inspection**: Check position 6 contact points\n3. **Alignment verification**: Verify wafer placement accuracy\n4. **Repair**: Fix or replace position 6 mechanism\n5. **Validation**: Test wafers through position 6\n\n## Prevention Measures\n\n- Add position-specific wafer tracking\n- Configure defect analysis for periodic patterns\n- Include batch position check in PM\n\n**Severity**: Major\n**Yield Impact**: 16% (4/25 per lot)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches detected on lot W2024-9076. Only wafer slot 13 affected across 3 consecutive FOUPs (FOUP-1001, 1002, 1003). All other slots clean.\n\nProcess Context: HANDLER-TEL-02 with FOUP opener OPENER-A. Wafers from slot 13 show 20mm scratch near notch. Scratch orientation consistent.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: FOUP opener slot 13 position has mechanical defect\n- Slot 13 affected across 3 different FOUPs\n- Same opener (OPENER-A) used for all\n- Consistent scratch location near notch\n- Opener mechanism, not FOUP, is root cause\n\n**Correlation Reasoning**:\n- Multiple FOUPs affected \u2192 not FOUP-specific damage\n- Single slot position \u2192 opener mechanism position-specific\n- Near notch \u2192 notch alignment or gripper contact\n- OPENER-A specific \u2192 opener hardware issue\n\n## Corrective Actions\n\n1. **Immediate**: Tool down OPENER-A\n2. **Position 13 inspection**: Check slot 13 mechanism\n3. **Identify contact point**: Find scratch source\n4. **Repair/adjust**: Fix position 13 alignment\n5. **All positions test**: Verify no scratches any position\n\n## Prevention Measures\n\n- Add opener position-by-position inspection to PM\n- Track slot-specific defects to identify opener issues\n- Regular opener calibration verification\n\n**Severity**: Minor\n**Yield Impact**: 4% (1/25 per lot)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratch marks on lot W2024-0187. Night shift production shows scratches, day shift production clean. Same handler, same FOUPs used both shifts.\n\nProcess Context: HANDLER-BROOKS-11. Night shift operator adjusted handler speed for 'efficiency'. Speed increased 20% above spec. Scratches appear as acceleration marks.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Unauthorized handler speed increase causing scratches\n- Night shift affected, day shift clean\n- Same equipment, same FOUPs \u2192 operator variable\n- Speed increased 20% above specification\n- Acceleration marks from excessive handler speed\n\n**Correlation Reasoning**:\n- Shift-specific \u2192 human factor involved\n- Same hardware both shifts \u2192 not equipment failure\n- Speed increase \u2192 acceleration forces cause slippage\n- Unauthorized change \u2192 procedure deviation\n\n## Corrective Actions\n\n1. **Immediate**: Restore handler speed to specification\n2. **Operator training**: Reinforce no unauthorized changes\n3. **Lock parameters**: Restrict speed adjustment access\n4. **Audit**: Review any other unauthorized changes\n5. **Verification**: Confirm no scratches at correct speed\n\n## Prevention Measures\n\n- Password protect critical handler parameters\n- Implement change logging for parameter adjustments\n- Regular compliance audits\n- Training on procedure adherence\n\n**Severity**: Major\n**Yield Impact**: 50% (night shift production)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-1298. Random wafers affected (3, 7, 11, 19, 22) - no slot pattern. Scratches vary in length and orientation. All from same CMP tool.\n\nProcess Context: CMP-AMAT-08. Post-CMP clean brush showing wear. Brush at 15,000 wafer passes (spec: 12,000). Random scratch pattern from brush fiber release.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Worn CMP clean brush releasing fibers\n- Random wafer pattern (no slot correlation)\n- Variable scratch length and orientation\n- Brush at 15,000 passes, 25% beyond 12,000 limit\n- Released brush fibers causing scratches during clean\n\n**Correlation Reasoning**:\n- Random pattern \u2192 not FOUP or handler position\n- Tool-specific (CMP-AMAT-08) \u2192 CMP or clean process\n- Variable orientation \u2192 loose particle, not fixed contact\n- Brush beyond life \u2192 fiber release mechanism\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CMP-AMAT-08\n2. **Replace brush**: Clean brush P/N 534-0789\n3. **Chamber clean**: Remove any loose brush fibers\n4. **Post-clean inspection**: Verify scratch-free wafers\n5. **Resume**: After brush replacement verification\n\n## Prevention Measures\n\n- Enforce brush replacement at 12,000 wafer passes\n- Track brush usage with automatic alerts\n- Add brush visual inspection to daily check\n\n**Severity**: Major\n**Yield Impact**: 20%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Linear scratches on lot W2024-2309. Wafers 1-12 scratched, wafers 13-25 clean. Single FOUP used. Scratches appeared mid-lot during processing.\n\nProcess Context: HANDLER-YASKAWA-05. Robot end effector contaminated mid-lot with particle. Particle embedded on effector during wafer 12 handling. Subsequent wafers clean after particle dislodged.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Transient particle on robot end effector\n- Wafers 1-12 scratched, 13-25 clean\n- Mid-lot onset and resolution\n- Particle picked up, then dislodged during handling\n- End effector contamination event\n\n**Correlation Reasoning**:\n- Sequential wafers 1-12 \u2192 progressive contact issue\n- Wafers 13-25 clean \u2192 problem self-resolved\n- Single FOUP \u2192 not slot damage (would persist)\n- Transient pattern \u2192 particle came and went\n\n## Corrective Actions\n\n1. **Immediate**: Inspect end effector for residual contamination\n2. **Clean effector**: If any debris found\n3. **Source investigation**: Where did particle originate?\n4. **Environment check**: Particle counts in handler area\n5. **Wafer disposition**: Review wafers 1-12\n\n## Prevention Measures\n\n- Add particle monitoring near handler\n- Implement periodic end effector inspection\n- Consider effector cleaning between lots\n\n**Severity**: Major\n**Yield Impact**: 48% (12/25 wafers)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratch marks on lot W2024-3410. FOUP-A shows scratches on wafers 1, 3, 5. FOUP-B (same lot, same handler) shows scratches on wafers 2, 4, 6. Pattern seems random.\n\nProcess Context: Both FOUPs processed through HANDLER-BROOKS-03. FOUPs from different FOUP wash cycles. FOUP-A washed Monday, FOUP-B washed Tuesday.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: FOUP wash process damaging different slots each cycle\n- Different slots affected in each FOUP\n- Both FOUPs recently washed\n- Different wash cycles (Monday vs Tuesday)\n- Wash process causing variable slot damage\n\n**Correlation Reasoning**:\n- Both FOUPs affected \u2192 common process issue\n- Different slots per FOUP \u2192 wash cycle variation\n- Recent wash correlation \u2192 wash process suspect\n- Handler same for both \u2192 rules out handler\n\n## Corrective Actions\n\n1. **Immediate**: Hold FOUP wash process\n2. **Wash investigation**: Inspect wash mechanism\n3. **Identify damage source**: Brush, spray, or handling\n4. **Repair wash system**: Fix damage-causing component\n5. **FOUP inspection**: All washed FOUPs before release\n\n## Prevention Measures\n\n- Implement post-wash FOUP inspection\n- Add slot-by-slot verification after wash\n- Qualify wash process for slot integrity\n\n**Severity**: Major\n**Yield Impact**: 24% (6/25 wafers per FOUP)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches detected on lot W2024-4521. Circular scratch pattern (arc shape) on 8 wafers. Arc radius ~80mm. Scratches only on wafers processed in morning.\n\nProcess Context: HANDLER-TEL-04 with rotational aligner. Aligner roller showing wear groove. Morning startup shows more aggressive contact. Roller at 6 months service.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Pre-aligner roller wear causing arc scratches\n- Arc-shaped scratches with 80mm radius\n- Matches aligner roller contact radius\n- Morning (cold start) shows more aggressive contact\n- Roller wear groove creating scratch contact\n\n**Correlation Reasoning**:\n- Arc pattern \u2192 rotational contact mechanism\n- 80mm radius \u2192 aligner roller geometry\n- Morning only \u2192 thermal/mechanical cold start effect\n- 6-month roller \u2192 wear accumulation\n\n## Corrective Actions\n\n1. **Immediate**: Tool down HANDLER-TEL-04\n2. **Roller inspection**: Check for wear groove\n3. **Replace roller**: P/N 634-0345 if worn\n4. **Alignment calibration**: Verify gentle contact\n5. **Cold start test**: Verify no scratches at startup\n\n## Prevention Measures\n\n- Add roller inspection to monthly PM\n- Implement warm-up sequence for aligner\n- Replace roller at 5-month intervals\n\n**Severity**: Major\n**Yield Impact**: 32%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratch marks on lot W2024-5632. Every wafer shows identical scratch at notch location. Scratch 10mm long, radiating from notch. All 25 wafers affected.\n\nProcess Context: ALIGNER-NIKON-02. Notch finder mechanism. Notch pin showing burr from wear. Pin contacts wafer at notch during alignment. Pin at 100,000 alignment cycles.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Notch finder pin burr causing scratches\n- Every wafer affected at identical location (notch)\n- Scratch radiates from notch alignment point\n- Pin at 100,000 cycles showing wear burr\n- All wafers contact same pin \u2192 all scratched\n\n**Correlation Reasoning**:\n- 100% wafers affected \u2192 common contact point\n- Notch location \u2192 notch finder mechanism\n- Identical scratch \u2192 fixed mechanical source\n- High cycle count \u2192 wear-induced burr formation\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ALIGNER-NIKON-02\n2. **Pin inspection**: Check notch finder pin\n3. **Replace pin**: P/N 634-0456 notch finder assembly\n4. **Alignment verification**: Verify gentle notch contact\n5. **Test wafers**: Confirm no notch scratches\n\n## Prevention Measures\n\n- Replace notch finder pin at 80,000 cycles\n- Add pin visual inspection to weekly PM\n- Track alignment cycles for predictive maintenance\n\n**Severity**: Critical\n**Yield Impact**: 100%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-6743. Wafers from FOUP slots 21-25 (bottom slots) affected. Top slots 1-20 unaffected. Scratches at wafer edge.\n\nProcess Context: FOUP-4521 in use. FOUP showing door seal wear at bottom. Wafers contact seal during load/unload. Bottom slots closer to worn seal area.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: FOUP door seal wear affecting bottom slots\n- Slots 21-25 (bottom) affected, slots 1-20 clean\n- Edge scratches from seal contact\n- Door seal worn at bottom section\n- Bottom slots in closer proximity to worn seal\n\n**Correlation Reasoning**:\n- Bottom slots only \u2192 position-specific in FOUP\n- Edge scratches \u2192 seal contact point\n- Seal wear at bottom \u2192 geometry matches affected slots\n- Door seal \u2192 contact during open/close cycle\n\n## Corrective Actions\n\n1. **Immediate**: Quarantine FOUP-4521\n2. **Seal inspection**: Verify door seal wear\n3. **Replace seal**: FOUP door seal replacement\n4. **Or scrap FOUP**: If seal not field-replaceable\n5. **Inspect similar FOUPs**: Check seal condition on others\n\n## Prevention Measures\n\n- Add FOUP seal inspection to maintenance\n- Track FOUP usage cycles for seal life\n- Configure defect analysis for slot position patterns\n\n**Severity**: Minor\n**Yield Impact**: 20% (5/25 wafers)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Linear scratches on lot W2024-7854. Scratches parallel to wafer flat (older 200mm wafers). All 25 wafers affected. Scratches during cassette handling.\n\nProcess Context: 200mm legacy process. Cassette handling (not FOUP). HANDLER-LEGACY-01. Cassette pins worn. Wafers slide on worn pins during tilt sequence.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Worn cassette pins allowing wafer sliding\n- All wafers scratched (cassette-wide issue)\n- Scratches parallel to flat (sliding direction)\n- Cassette pins worn from extended use\n- Wafers slide during handler tilt sequence\n\n**Correlation Reasoning**:\n- All wafers \u2192 cassette or handler systemic\n- Parallel to flat \u2192 sliding motion\n- Tilt sequence \u2192 gravity-assisted sliding\n- Pin wear \u2192 inadequate wafer retention\n\n## Corrective Actions\n\n1. **Immediate**: Stop using worn cassette\n2. **Pin replacement**: Replace cassette pins\n3. **Cassette inspection**: Check all cassettes in rotation\n4. **Handler review**: Consider tilt angle adjustment\n5. **Verification**: Test wafers in repaired cassette\n\n## Prevention Measures\n\n- Implement cassette pin inspection schedule\n- Track cassette usage for wear prediction\n- Consider cassette upgrade or FOUP migration\n\n**Severity**: Critical\n**Yield Impact**: 100%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches detected on lot W2024-8965. Wafers 5, 10, 15, 20, 25 scratched (every 5th wafer). Fixed scratch position on each wafer. Multiple lots show same pattern.\n\nProcess Context: HANDLER-BROOKS-13 with 5-wafer buffer station. Buffer position 5 has alignment issue. Wafers mispositioned in buffer scratch on adjacent hardware.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Buffer station position 5 misalignment\n- Every 5th wafer affected (5, 10, 15, 20, 25)\n- 5-wafer buffer station in handler\n- Position 5 misaligned causing contact\n- Pattern repeats across multiple lots\n\n**Correlation Reasoning**:\n- Every 5th wafer \u2192 buffer position correlation\n- Fixed scratch position \u2192 consistent contact point\n- Multiple lots \u2192 systematic, not random\n- Position 5 specific \u2192 buffer alignment issue\n\n## Corrective Actions\n\n1. **Immediate**: Tool down HANDLER-BROOKS-13\n2. **Buffer inspection**: Check position 5 alignment\n3. **Realign position 5**: Adjust to specification\n4. **Clearance verification**: Verify no contact\n5. **Test wafers**: Through all 5 buffer positions\n\n## Prevention Measures\n\n- Add buffer position alignment to PM\n- Track position-specific defects\n- Include buffer clearance check in qualification\n\n**Severity**: Major\n**Yield Impact**: 20% (5/25 per lot)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratch marks on lot W2024-9076. FOUP-A scratched wafers, FOUP-B clean. Both processed same handler, same time. FOUP-A recently dropped during transport.\n\nProcess Context: FOUP-A dropped from 0.5m height 2 days ago. Visual inspection passed. Internal damage not detected. Wafers 8, 9, 10 show scratches (impact zone slots).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: FOUP internal damage from drop not detected\n- FOUP-A dropped 2 days ago, FOUP-B not dropped\n- Visual inspection passed but internal damage present\n- Wafers 8, 9, 10 affected (likely impact zone)\n- Internal slot deformation causing scratches\n\n**Correlation Reasoning**:\n- FOUP-A only \u2192 FOUP-specific cause\n- Same handler for both \u2192 rules out handler\n- Recent drop event \u2192 correlates with symptom onset\n- Slots 8-10 clustered \u2192 impact zone damage\n\n## Corrective Actions\n\n1. **Immediate**: Quarantine FOUP-A permanently\n2. **Internal inspection**: Detailed slot inspection with scope\n3. **Scrap FOUP**: Drop damage warrants retirement\n4. **Impact analysis**: Wafers 8-10 likely scrap\n5. **Protocol review**: Drop handling procedure\n\n## Prevention Measures\n\n- Mandatory FOUP retirement after any drop\n- Or mandatory internal inspection before reuse\n- Improve FOUP handling procedures\n- Add drop detection/logging to FOUPs\n\n**Severity**: Major\n**Yield Impact**: 12% (3/25 wafers)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Linear scratches on lot W2024-0298. Scratches on all wafers from FOUP left side (slots 1-13). Right side slots (14-25) clean. Handler approaches from left side.\n\nProcess Context: HANDLER-TEL-06. End effector approach angle off by 2\u00b0. Left-side contact on insertion. Angle error accumulated after teach point drift.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Handler teach point drift causing angular contact\n- Left side slots (1-13) scratched, right side clean\n- Handler approaches FOUP from left\n- 2\u00b0 angle error causes left-side contact\n- Teach point drift accumulated over time\n\n**Correlation Reasoning**:\n- Left slots only \u2192 approach direction correlation\n- Progressive slots affected \u2192 insertion path issue\n- Angular error \u2192 left-side contact geometry\n- Teach point drift \u2192 gradual onset expected\n\n## Corrective Actions\n\n1. **Immediate**: Tool down HANDLER-TEL-06\n2. **Teach point calibration**: Full position recalibration\n3. **Angle correction**: Verify perpendicular insertion\n4. **Clearance test**: All slot positions\n5. **Verification wafers**: Confirm no scratches\n\n## Prevention Measures\n\n- Add periodic teach point verification to PM\n- Implement position drift monitoring\n- Include angular alignment check monthly\n\n**Severity**: Critical\n**Yield Impact**: 52% (13/25 wafers)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches detected on lot W2024-1409. Only wafers that went through manual inspection scratched. Auto-inspection wafers clean. Microscope stage has burr.\n\nProcess Context: INSP-MANUAL-03 microscope. 12 wafers manually inspected. Inspector placed wafers on stage with burr. Stage surface damaged from dropped tweezers.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Manual inspection stage surface damage\n- Only manually inspected wafers scratched\n- Auto-inspection wafers clean\n- Stage surface has burr from dropped tweezers\n- Wafer-to-stage contact causing scratches\n\n**Correlation Reasoning**:\n- Manual inspection correlation \u2192 inspection process issue\n- Auto-inspection clean \u2192 not process tool\n- Stage burr \u2192 contact damage source\n- Dropped tweezers \u2192 damage root cause\n\n## Corrective Actions\n\n1. **Immediate**: Take INSP-MANUAL-03 offline\n2. **Stage inspection**: Locate and document burr\n3. **Stage repair**: Polish or replace stage surface\n4. **Verification**: Confirm smooth surface\n5. **Training**: Reinforce careful tool handling\n\n## Prevention Measures\n\n- Implement inspection stage checks before use\n- Training on proper tool handling\n- Consider stage covers when not in use\n\n**Severity**: Major\n**Yield Impact**: 48% (12/25 wafers)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratch marks on lot W2024-2510. Wafers from odd-numbered lots scratched. Even-numbered lots clean. Same handler, same FOUPs used.\n\nProcess Context: HANDLER-BROOKS-15. Odd lots routed through CLEAN-WET-A. Even lots through CLEAN-WET-B. WET-A handler has debris on paddle.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Wet clean station A handler paddle contamination\n- Odd lots (through WET-A) scratched\n- Even lots (through WET-B) clean\n- Different wet clean routing by lot number\n- WET-A paddle has debris causing scratches\n\n**Correlation Reasoning**:\n- Odd vs even correlation \u2192 routing difference\n- Same handler/FOUPs both \u2192 rules out those\n- WET-A specific \u2192 wet clean station issue\n- Paddle debris \u2192 contact damage source\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CLEAN-WET-A\n2. **Paddle inspection**: Locate and remove debris\n3. **Paddle cleaning**: Full paddle clean\n4. **Verification wafers**: Through WET-A\n5. **Resume**: After scratch-free verification\n\n## Prevention Measures\n\n- Add paddle inspection to wet clean PM\n- Implement regular paddle cleaning\n- Configure routing-based defect analysis\n\n**Severity**: Major\n**Yield Impact**: 50% (odd lots)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-3621. Micro-scratches (< 5mm) on wafer backside only. Front side clean. All wafers affected. Scratches radial pattern.\n\nProcess Context: CVD-AMAT-06 process. Lift pins causing backside scratches during wafer lift. Pin tips worn and rough. Pins at 50,000 lift cycles.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Worn lift pin tips scratching wafer backside\n- Backside only scratches, front clean\n- Radial pattern from 3-pin lift geometry\n- Pins at 50,000 cycles showing wear\n- Rough pin tips causing micro-scratches\n\n**Correlation Reasoning**:\n- Backside only \u2192 lift/support mechanism\n- Radial pattern \u2192 multi-point lift geometry\n- All wafers \u2192 systematic contact issue\n- Lift pins \u2192 confirmed by pattern and cycle count\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-AMAT-06\n2. **Pin inspection**: Check all lift pin tips\n3. **Replace pins**: P/N 634-0567 lift pin set\n4. **Surface verification**: New pins must be smooth\n5. **Backside inspection**: Verify no scratches\n\n## Prevention Measures\n\n- Replace lift pins at 40,000 cycles\n- Add pin inspection to PM\n- Consider ceramic or coated pins for longer life\n\n**Severity**: Major\n**Yield Impact**: 100%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Linear scratches on lot W2024-4732. Scratches detected post-CMP on lot W2024-4732. Pre-CMP inspection clean. Scratches perpendicular to polish direction.\n\nProcess Context: CMP-AMAT-10. Slurry showing particle count 3x above spec. Abrasive agglomerates in slurry. Slurry tank not stirred for 8 hours.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Slurry agglomeration from inadequate stirring\n- Scratches appear post-CMP only\n- Pre-CMP clean confirms CMP process is source\n- Slurry particle count 3x above spec\n- 8-hour stir gap allowed agglomeration\n\n**Correlation Reasoning**:\n- Post-CMP onset \u2192 CMP process cause\n- Perpendicular to polish \u2192 large particle gouging\n- High particle count \u2192 agglomeration confirmed\n- Stir gap \u2192 mechanism for agglomerate formation\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CMP-AMAT-10\n2. **Slurry replacement**: Fresh slurry batch\n3. **Tank cleaning**: Remove agglomerates\n4. **Stir verification**: Confirm continuous stirring\n5. **Particle check**: Verify slurry within spec before restart\n\n## Prevention Measures\n\n- Maintain continuous slurry stirring\n- Configure alarm for stir system failure\n- Regular slurry particle monitoring\n\n**Severity**: Major\n**Yield Impact**: 100% of lot"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches detected on lot W2024-5843. Center wafers (slots 10-15) scratched. Edge slots (1-5, 20-25) clean. FOUP center region affected.\n\nProcess Context: FOUP-6721. FOUP dropped on corner 1 week ago. Corner impact caused center slot rail deformation. Deformed rail scratching wafers at center slots.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: FOUP center rail deformation from corner impact\n- Center slots 10-15 scratched\n- Edge slots unaffected\n- Corner drop 1 week ago\n- Rail deformation at center (furthest from corner supports)\n\n**Correlation Reasoning**:\n- Center slots only \u2192 rail geometry issue\n- Drop event 1 week ago \u2192 damage onset correlation\n- Corner impact \u2192 center deflection possible\n- FOUP-specific \u2192 not handler related\n\n## Corrective Actions\n\n1. **Immediate**: Quarantine FOUP-6721\n2. **Rail inspection**: Document deformation\n3. **Scrap FOUP**: Structural damage = retirement\n4. **Impact review**: Assess affected wafers\n5. **Handling audit**: Review FOUP transport procedures\n\n## Prevention Measures\n\n- Retire FOUPs after any impact event\n- Improve FOUP handling training\n- Add FOUP tracking for impact events\n\n**Severity**: Major\n**Yield Impact**: 24% (6/25 wafers)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratch marks on lot W2024-6954. Scratches on wafers 1-5 only. Wafers 6-25 clean. First 5 wafers processed before handler recalibration.\n\nProcess Context: HANDLER-YASKAWA-07. Handler showed position error at shift start. Operator noticed and recalibrated. First 5 wafers processed before correction.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Handler position error before recalibration\n- Wafers 1-5 scratched (before calibration)\n- Wafers 6-25 clean (after calibration)\n- Position error at shift start\n- Recalibration corrected the issue\n\n**Correlation Reasoning**:\n- Sequential wafers 1-5 \u2192 time-based correlation\n- Clean after wafer 5 \u2192 intervention point\n- Recalibration \u2192 confirms position error cause\n- Shift start \u2192 possible cold start drift\n\n## Corrective Actions\n\n1. **Investigation**: Why did position error occur?\n2. **Wafer disposition**: Review wafers 1-5\n3. **Root cause**: Cold start, power cycle, or encoder issue?\n4. **Preventive calibration**: Add startup verification\n5. **Documentation**: Record incident for trending\n\n## Prevention Measures\n\n- Implement mandatory startup position check\n- Add first-wafer inspection requirement\n- Monitor for recurring position errors\n\n**Severity**: Major\n**Yield Impact**: 20% (5/25 wafers)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-7065. Circular scratches on wafer edge (within 5mm of edge). All wafers from ETCH-LAM-09 affected. Different FOUPs, same result.\n\nProcess Context: ETCH-LAM-09 with edge clamp. Edge clamp ring has particle trapped. Particle scratching wafer edge during clamping. Clamp ring at 3,000 RF-hours.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Trapped particle on edge clamp ring\n- All wafers from ETCH-LAM-09 scratched\n- Different FOUPs same result \u2192 not FOUP issue\n- Edge location within clamp contact zone\n- Circular scratches from clamp contact\n\n**Correlation Reasoning**:\n- Tool-specific (LAM-09) \u2192 etch chamber hardware\n- Edge location \u2192 clamp contact area\n- Circular pattern \u2192 rotational clamp motion\n- All wafers \u2192 particle trapped, not random\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-09\n2. **Clamp inspection**: Locate trapped particle\n3. **Clean clamp ring**: Remove particle and clean surface\n4. **Inspect for damage**: Replace ring if damaged P/N 716-0456\n5. **Verification wafers**: Confirm no edge scratches\n\n## Prevention Measures\n\n- Add clamp ring inspection to PM\n- Clean clamp ring during chamber clean\n- Implement edge defect monitoring\n\n**Severity**: Critical\n**Yield Impact**: 100%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches detected on lot W2024-8176. Wafers from PM shift scratched. AM and Night shifts clean. Same handlers, same FOUPs.\n\nProcess Context: PM shift uses different FOUP cart. Cart CART-PM-02 has damaged wheel causing vibration. Vibration during transport causing wafer-to-slot contact.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: FOUP cart wheel damage causing transport vibration\n- PM shift wafers scratched\n- AM and Night shifts clean\n- PM shift uses different cart (CART-PM-02)\n- Damaged wheel causing vibration\n\n**Correlation Reasoning**:\n- Shift-specific \u2192 shift-specific equipment\n- Same handlers/FOUPs \u2192 rules out those\n- PM cart different \u2192 cart variable identified\n- Vibration \u2192 wafer movement in FOUP\n\n## Corrective Actions\n\n1. **Immediate**: Remove CART-PM-02 from service\n2. **Wheel replacement**: Fix damaged wheel\n3. **Cart inspection**: Check all wheels and bearings\n4. **Verification**: Test cart with wafers\n5. **Return to service**: After vibration test passed\n\n## Prevention Measures\n\n- Add cart inspection to periodic maintenance\n- Track cart usage and condition\n- Train operators to report cart issues\n\n**Severity**: Major\n**Yield Impact**: 33% (PM shift production)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Linear scratches on lot W2024-9287. Scratches only on wafers with thick film (>5\u00b5m). Thin film wafers (<2\u00b5m) from same lot clean. Same handlers and FOUPs.\n\nProcess Context: Thick film wafers slightly bowed (150\u00b5m bow). Bow causes edge contact during handling. Standard handler clearances designed for flat wafers.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Thick film wafer bow causing handling contact\n- Thick film (>5\u00b5m) wafers scratched\n- Thin film (<2\u00b5m) clean from same lot\n- Thick film creates 150\u00b5m wafer bow\n- Bow exceeds handler clearance margin\n\n**Correlation Reasoning**:\n- Film thickness correlation \u2192 bow relationship\n- Same lot, same equipment \u2192 wafer variable\n- Bow 150\u00b5m \u2192 exceeds typical clearance\n- Edge contact \u2192 bow geometry\n\n## Corrective Actions\n\n1. **Immediate**: Review handler clearances\n2. **Adjust clearances**: Increase for thick film wafers\n3. **Alternative routing**: Different handler for thick films\n4. **Film specification**: Consider bow limits\n5. **Verification**: Test thick film wafers\n\n## Prevention Measures\n\n- Characterize wafer bow by film type\n- Design handler clearances for worst-case bow\n- Implement bow-aware wafer routing\n\n**Severity**: Major\n**Yield Impact**: Thick film wafers only"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-0408. Single scratch across wafer center on all wafers. Scratch exactly 150mm (diameter). FOUP door related.\n\nProcess Context: FOUP-7892 door gasket has protruding edge. Gasket contacts wafer center during door close. All wafers at center height scratched.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: FOUP door gasket protrusion contacting wafers\n- Scratch exactly 150mm (wafer diameter)\n- All wafers affected at same location\n- Door gasket has protruding edge\n- Contact during door close sequence\n\n**Correlation Reasoning**:\n- 150mm scratch = wafer diameter \u2192 linear contact\n- All wafers same location \u2192 fixed contact point\n- Door gasket protrusion \u2192 contact source\n- FOUP-specific \u2192 gasket specific to this FOUP\n\n## Corrective Actions\n\n1. **Immediate**: Quarantine FOUP-7892\n2. **Gasket inspection**: Document protrusion\n3. **Replace gasket**: If replaceable\n4. **Or scrap FOUP**: If gasket not serviceable\n5. **Inspect fleet**: Check other FOUPs for gasket issues\n\n## Prevention Measures\n\n- Add door gasket inspection to FOUP maintenance\n- Include gasket check in FOUP receiving\n- Track FOUP gasket age and condition\n\n**Severity**: Critical\n**Yield Impact**: 100%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratch marks on lot W2024-1519. Wafers 3, 6, 9, 12, 15, 18, 21, 24 scratched. Every 3rd wafer pattern. Pattern consistent across multiple lots.\n\nProcess Context: HANDLER-BROOKS-17 with 3-wafer parallel processing. Arm 3 of handler has alignment issue. Wafers processed by Arm 3 show scratches.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Handler Arm 3 misalignment causing scratches\n- Every 3rd wafer pattern (3, 6, 9, 12...)\n- 3-wafer parallel processing\n- Arm 3 processes every 3rd wafer\n- Arm 3 alignment causing contact\n\n**Correlation Reasoning**:\n- Every 3rd wafer \u2192 arm assignment pattern\n- Consistent across lots \u2192 systematic\n- Arm 3 specific \u2192 other arms clean\n- Alignment issue \u2192 mechanical cause\n\n## Corrective Actions\n\n1. **Immediate**: Disable Arm 3 on HANDLER-BROOKS-17\n2. **Arm inspection**: Check Arm 3 alignment\n3. **Realign Arm 3**: To specification\n4. **Clearance verification**: All positions\n5. **Re-enable**: After scratch-free verification\n\n## Prevention Measures\n\n- Include per-arm alignment check in PM\n- Track arm-specific defects\n- Implement arm assignment tracking\n\n**Severity**: Major\n**Yield Impact**: 32% (8/25 per lot)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches detected on lot W2024-2630. Scratches appear after wet etch step. Pre-wet etch clean. Scratches in immersion direction.\n\nProcess Context: WET-ETCH-03 tank. Cassette holder has burr on guide rail. Wafers contact burr during immersion and removal. 200mm legacy process.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Cassette holder guide rail burr causing scratches\n- Scratches appear post-wet etch\n- Directional pattern (immersion direction)\n- Guide rail burr contacting wafers\n- Contact during immersion and removal motion\n\n**Correlation Reasoning**:\n- Post-wet etch onset \u2192 wet process cause\n- Directional pattern \u2192 vertical motion (immersion)\n- Guide rail \u2192 contact mechanism\n- All wafers \u2192 consistent contact point\n\n## Corrective Actions\n\n1. **Immediate**: Tool down WET-ETCH-03\n2. **Guide rail inspection**: Locate burr\n3. **Remove burr**: Polish or replace rail\n4. **Clearance verification**: Smooth wafer travel\n5. **Test wafers**: Verify no scratches\n\n## Prevention Measures\n\n- Add guide rail inspection to PM\n- Regular visual inspection before use\n- Track wet bench defects by station\n\n**Severity**: Major\n**Yield Impact**: 100% through WET-ETCH-03"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-3741. Concentric circular scratches on wafer surface. Pattern suggests spin motion. Post-coat inspection shows scratches.\n\nProcess Context: COAT-TEL-05 spin coater. Chuck vacuum hole has particle. Particle scratching during spin. Chuck at 100,000 spin cycles.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chuck vacuum hole contamination causing spin scratches\n- Concentric circular pattern from spin motion\n- Post-coat onset confirms coater source\n- Particle in vacuum hole scratching during spin\n- Chuck at 100,000 cycles with accumulated debris\n\n**Correlation Reasoning**:\n- Concentric pattern \u2192 rotational mechanism\n- Post-coat \u2192 spin coater process\n- Chuck vacuum hole \u2192 wafer-chuck interface\n- Spin scratches \u2192 relative motion with particle\n\n## Corrective Actions\n\n1. **Immediate**: Tool down COAT-TEL-05\n2. **Chuck inspection**: Check vacuum holes for particles\n3. **Chuck cleaning**: Full chuck surface clean\n4. **Vacuum verification**: Clear holes confirmed\n5. **Test wafers**: Verify no scratches\n\n## Prevention Measures\n\n- Add chuck cleaning to daily PM\n- Implement chuck inspection before shifts\n- Track chuck cycle count for maintenance\n\n**Severity**: Major\n**Yield Impact**: 100% through COAT-TEL-05"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Linear scratches on lot W2024-4852. Scratches on product wafers only. Test wafers processed same route clean. Product wafers have patterned surface.\n\nProcess Context: HANDLER-TEL-08. End effector designed for flat wafers. Product topography (high aspect ratio features) catching on effector edge. Test wafers are blank.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: End effector edge catching on patterned surface\n- Product wafers (patterned) scratched\n- Test wafers (blank) clean\n- Same handler and route\n- Topography interacting with effector edge\n\n**Correlation Reasoning**:\n- Product vs test \u2192 surface difference\n- Same equipment \u2192 wafer variable\n- Patterned surface \u2192 high features catching\n- Effector edge \u2192 contact mechanism\n\n## Corrective Actions\n\n1. **Immediate**: Review end effector design\n2. **Effector upgrade**: Chamfered edge version P/N 412-0789\n3. **Clearance adjustment**: Increase lift height\n4. **Verification**: Test with product wafers\n5. **Documentation**: Update for high-topography products\n\n## Prevention Measures\n\n- Use appropriate effectors for patterned wafers\n- Characterize handling for new product types\n- Include topography in process design\n\n**Severity**: Major\n**Yield Impact**: All product wafers"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches detected on lot W2024-5963. Scratches on 2nd half of lot only. Wafers 1-12 clean, wafers 13-25 scratched. Handler interruption at wafer 12.\n\nProcess Context: HANDLER-BROOKS-19. Handler faulted at wafer 12, was reset and continued. Reset did not reinitialize position. Resumed with offset causing scratches.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Handler position offset after fault reset\n- Wafers 1-12 clean (before fault)\n- Wafers 13-25 scratched (after reset)\n- Handler fault at wafer 12\n- Reset continued without position reinitialization\n\n**Correlation Reasoning**:\n- Split at wafer 12 \u2192 fault correlation\n- Before/after pattern \u2192 reset issue\n- Position not reinitialized \u2192 offset introduced\n- Consistent scratches after \u2192 systematic offset\n\n## Corrective Actions\n\n1. **Immediate**: Re-home HANDLER-BROOKS-19\n2. **Position verification**: Confirm correct position\n3. **Procedure update**: Reset must include rehome\n4. **Wafer disposition**: Review wafers 13-25\n5. **Training**: Operator procedures for fault recovery\n\n## Prevention Measures\n\n- Require home sequence after any fault reset\n- Implement automatic rehome on reset\n- Add position verification after interruptions\n\n**Severity**: Critical\n**Yield Impact**: 52% (13/25 wafers)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratch marks on lot W2024-6074. Star-pattern scratches radiating from center. All wafers affected. Scratches appear after probe test.\n\nProcess Context: PROBER-KLA-03. Probe card fingers scratching wafer during overdrive. Overdrive set to 100\u00b5m vs. 50\u00b5m spec. Settings changed for different product.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Excessive probe overdrive causing scratches\n- Star pattern radiating from center (probe pattern)\n- Post-probe appearance confirms prober\n- Overdrive 100\u00b5m vs. 50\u00b5m specification\n- Settings not reverted after different product\n\n**Correlation Reasoning**:\n- Star pattern \u2192 probe card geometry\n- Post-probe \u2192 prober process\n- Overdrive 2x spec \u2192 excessive contact force\n- Settings change \u2192 human error\n\n## Corrective Actions\n\n1. **Immediate**: Correct overdrive to 50\u00b5m\n2. **Recipe verification**: All parameters vs. specification\n3. **Probe card inspection**: Check for damage from overdrive\n4. **Wafer disposition**: Review scratched wafers\n5. **Recipe management**: Lock settings\n\n## Prevention Measures\n\n- Implement recipe lockout\n- Require verification for recipe changes\n- Add recipe check to lot start\n\n**Severity**: Major\n**Yield Impact**: 100%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-7185. Wafers stored in cleanroom for 48 hours show scratches. Fresh wafers processed immediately are clean.\n\nProcess Context: Storage shelf SHELF-CR-15 has contamination. Particles on shelf surface. Wafers in open cassettes contact shelf during storage. FOUP wafers unaffected.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Contaminated storage shelf scratching open cassette wafers\n- Stored wafers scratched, immediate process clean\n- 48-hour storage on SHELF-CR-15\n- Particles on shelf surface\n- Open cassette wafers contact shelf\n\n**Correlation Reasoning**:\n- Storage correlation \u2192 shelf/storage issue\n- Open cassettes affected \u2192 contact mechanism\n- FOUP wafers OK \u2192 enclosed, no contact\n- Particle contamination \u2192 scratch source\n\n## Corrective Actions\n\n1. **Immediate**: Clean SHELF-CR-15\n2. **Storage audit**: Check all storage shelves\n3. **Cleaning**: Clean contaminated shelves\n4. **Wafer disposition**: Review stored wafers\n5. **Procedure update**: Regular shelf cleaning\n\n## Prevention Measures\n\n- Implement regular shelf cleaning schedule\n- Prefer FOUP storage over open cassettes\n- Add shelf inspection to cleanroom maintenance\n\n**Severity**: Minor\n**Yield Impact**: Stored wafers only"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Linear scratches on lot W2024-8296. X-shaped scratch pattern on wafers. Two scratches intersecting at center. All wafers from same sorter.\n\nProcess Context: SORTER-BROOKS-02. Dual-arm sorter with crossing paths. Arms crossing paths without adequate clearance. Arm interference creating X-pattern.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Sorter dual-arm path interference\n- X-shaped pattern from two crossing contacts\n- Dual-arm sorter with crossing paths\n- Arms interfering during simultaneous motion\n- Clearance inadequate for crossing\n\n**Correlation Reasoning**:\n- X-pattern \u2192 two linear contact sources\n- Dual-arm \u2192 two independent motions\n- Crossing paths \u2192 interference geometry\n- Sorter-specific \u2192 all wafers affected\n\n## Corrective Actions\n\n1. **Immediate**: Tool down SORTER-BROOKS-02\n2. **Path analysis**: Check arm trajectories\n3. **Clearance adjustment**: Reprogram paths for clearance\n4. **Or timing adjustment**: Prevent simultaneous crossing\n5. **Verification**: Test all path combinations\n\n## Prevention Measures\n\n- Implement collision detection\n- Design paths with clearance margin\n- Regular path verification in PM\n\n**Severity**: Critical\n**Yield Impact**: 100%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches detected on lot W2024-9307. Scratches appear after film deposition. Pre-deposition clean. Film shows scratch through thickness.\n\nProcess Context: CVD-AMAT-14. Wafer entered chamber with particle. Particle trapped between wafer and chuck. Scratch created during deposition as wafer shifted on particle.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Particle between wafer and chuck during deposition\n- Scratches through entire film thickness\n- Particle trapped at wafer load\n- Wafer shifted on particle during process\n- Scratch propagated through deposition\n\n**Correlation Reasoning**:\n- Through-thickness \u2192 occurred during deposition\n- Single event per wafer \u2192 random particle\n- Chuck interface \u2192 support surface\n- Wafer shift \u2192 thermal expansion motion\n\n## Corrective Actions\n\n1. **Investigation**: Source of incoming particles\n2. **Pre-chuck clean**: Implement chuck blow-off before load\n3. **Particle monitoring**: Increase monitoring at load port\n4. **Chuck inspection**: Check for particle trapping features\n5. **Procedure update**: Add pre-load verification\n\n## Prevention Measures\n\n- Implement pre-load particle purge\n- Add pre-deposition particle check\n- Monitor particle trends at load port\n\n**Severity**: Major\n**Yield Impact**: Random wafers affected"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratch marks on lot W2024-0418. Scratches near wafer notch only. Notch area shows 5mm scratches. All wafers, same location relative to notch.\n\nProcess Context: HANDLER-TEL-10. Notch gripper mechanism has worn pad. Pad contacts notch area during alignment. Pad material degraded from 80,000 alignment cycles.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Worn notch gripper pad causing scratches\n- Scratches localized to notch area\n- All wafers affected at same relative location\n- Gripper pad worn from 80,000 cycles\n- Degraded pad surface scratching during alignment\n\n**Correlation Reasoning**:\n- Notch area only \u2192 notch handling mechanism\n- Consistent location \u2192 fixed contact point\n- All wafers \u2192 systematic issue\n- 80K cycles \u2192 wear-related degradation\n\n## Corrective Actions\n\n1. **Immediate**: Tool down HANDLER-TEL-10\n2. **Gripper inspection**: Check notch gripper pads\n3. **Replace pads**: P/N 634-0890 gripper pad set\n4. **Alignment verification**: Verify gentle contact\n5. **Test wafers**: Confirm no notch scratches\n\n## Prevention Measures\n\n- Replace gripper pads at 60,000 cycles\n- Add pad inspection to PM\n- Use softer pad material if available\n\n**Severity**: Major\n**Yield Impact**: 100% (all wafers notch area)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized defect cluster on lot W2024-4521. Cluster at XY coordinates (45mm, -30mm) on all 15 affected wafers. Cluster diameter ~8mm with 50+ defects per wafer. 18% yield loss.\n\nProcess Context: Wafers processed through LITH-ASML-03. Recipe: DUV_248_GATE. Same reticle RETICLE-G2847 used for all affected wafers. Reticle last inspected 1,500 exposures ago (spec: 1,000).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Reticle defect at fixed XY location\n- Defect cluster at identical XY (45mm, -30mm) on ALL wafers\n- Fixed location = reticle or chuck contamination\n- Same reticle used for all affected wafers\n- Reticle inspection overdue (1,500 vs 1,000 exposure spec)\n\n**Correlation Reasoning**:\n- Same XY all wafers \u2192 fixed mask-plane defect\n- Reticle-specific \u2192 RETICLE-G2847 correlation\n- Exposure count exceeded \u2192 contamination likely accumulated\n- Cluster pattern \u2192 localized reticle contamination\n\n## Corrective Actions\n\n1. **Immediate**: Quarantine RETICLE-G2847\n2. **Reticle inspection**: High-magnification defect review\n3. **Clean or repair**: Based on defect type\n4. **Pellicle check**: Inspect pellicle for contamination\n5. **Verification**: Post-clean inspection, test exposure\n\n## Prevention Measures\n\n- Enforce reticle inspection every 1,000 exposures\n- Implement reticle exposure tracking with alerts\n- Add XY-fixed defect detection to wafer map analysis\n\n**Severity**: Major\n**Yield Impact**: 18%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at 3 o'clock position, 60mm from center on lot W2024-5632. Cluster appears at same wafer location on 12 wafers. Defects are particles. 14% yield loss.\n\nProcess Context: CVD-AMAT-07, Recipe: PECVD_OXIDE. Particle cluster at fixed location suggests chamber source. Showerhead inspection shows particle accumulation at one hole location.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Showerhead particle accumulation at specific hole\n- Fixed wafer XY location \u2192 chamber geometry correlation\n- Particle cluster at 3 o'clock, 60mm \u2192 specific showerhead hole\n- Chamber inspection confirms particle accumulation\n- Particles falling from blocked/contaminated hole\n\n**Correlation Reasoning**:\n- Same location all wafers \u2192 fixed source in chamber\n- Particle type \u2192 fall-on from above\n- 3 o'clock 60mm \u2192 maps to specific showerhead position\n- Showerhead inspection confirms \u2192 root cause verified\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-AMAT-07\n2. **Showerhead clean**: Focus on contaminated hole area\n3. **Ultrasonic clean**: Full showerhead cleaning\n4. **Particle verification**: <0.05 particles/cm\u00b2 after clean\n5. **Seasoning**: 5-wafer conditioning\n\n## Prevention Measures\n\n- Increase showerhead cleaning frequency\n- Add particle monitoring by wafer zone\n- Include showerhead hole inspection in PM\n\n**Severity**: Major\n**Yield Impact**: 14%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized defect cluster at random XY locations across lot W2024-6743. Each wafer has cluster at different location. Clusters are 5-10mm diameter. 16% yield loss on 10 wafers.\n\nProcess Context: COAT-TEL-03, Recipe: RESIST_COAT. Random cluster locations suggest dynamic particle source. Resist dispense nozzle showing intermittent drip. Resist bubbles forming at nozzle tip.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Resist dispense nozzle bubble/drip issue\n- Random XY locations \u2192 dynamic (moving) source\n- Cluster on each wafer \u2192 event per wafer\n- Nozzle showing intermittent drip\n- Bubbles at nozzle causing resist spit defects\n\n**Correlation Reasoning**:\n- Random location \u2192 not fixed contamination\n- Per-wafer cluster \u2192 dispense event correlation\n- Nozzle condition \u2192 bubble/drip mechanism\n- Coating process \u2192 resist dispense confirmed\n\n## Corrective Actions\n\n1. **Immediate**: Tool down COAT-TEL-03\n2. **Nozzle inspection**: Check for damage or blockage\n3. **Nozzle clean/replace**: P/N 534-0234 if damaged\n4. **Dispense verification**: Check for bubbles, drips\n5. **Test wafers**: Verify clean dispense\n\n## Prevention Measures\n\n- Add nozzle inspection to daily PM\n- Prime nozzle before first wafer\n- Implement dispense monitoring (weight or optical)\n\n**Severity**: Major\n**Yield Impact**: 16%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster on lot W2024-7854. Cluster at XY (-25mm, 50mm) on wafers 8-25. Wafers 1-7 clean. Cluster appeared mid-lot. 17% yield loss.\n\nProcess Context: LITH-ASML-05, Recipe: I-LINE_LAYER2. Chuck contamination event mid-lot. Particle deposited on chuck at wafer 8 load. Fixed contamination for subsequent wafers.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chuck contamination event mid-lot\n- Wafers 1-7 clean, 8-25 affected \u2192 mid-lot onset\n- Fixed XY location \u2192 chuck contamination\n- Particle deposited during wafer 8 sequence\n- Contamination persisted for subsequent wafers\n\n**Correlation Reasoning**:\n- Mid-lot onset \u2192 contamination event timing\n- Fixed location \u2192 chuck surface defect\n- Wafers 8-25 all affected \u2192 persistent contamination\n- XY correlation \u2192 chuck coordinate mapping\n\n## Corrective Actions\n\n1. **Immediate**: Tool down LITH-ASML-05\n2. **Chuck inspection**: Locate contamination at (-25mm, 50mm)\n3. **Chuck clean**: Remove contamination\n4. **Verify clean**: Visual and particle wafer check\n5. **Source investigation**: Where did particle come from?\n\n## Prevention Measures\n\n- Implement mid-lot particle monitoring\n- Add chuck clean between lots\n- Configure LOC defect detection for contamination events\n\n**Severity**: Major\n**Yield Impact**: 17%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at wafer center on lot W2024-8965. Cluster within 15mm of center. Defects appear as embedded particles. 12% yield loss on 8 wafers.\n\nProcess Context: CVD-LAM-05, Recipe: TEOS_PMD. Chamber ceiling directly above center. Ceiling showing particle accumulation. Particles falling preferentially to wafer center.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chamber ceiling particle fall-on to center\n- Cluster at wafer center \u2192 vertical fall-on pattern\n- Embedded particles \u2192 fell during deposition\n- Ceiling particle accumulation \u2192 source confirmed\n- Center location \u2192 directly below ceiling apex\n\n**Correlation Reasoning**:\n- Center location \u2192 gravity-driven deposition\n- Multiple wafers \u2192 persistent source\n- Embedded in film \u2192 occurred during deposition\n- Ceiling accumulation \u2192 visual confirmation\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-LAM-05\n2. **Ceiling clean**: Full ceiling cleaning\n3. **Chamber clean**: Ensure no residual particles\n4. **Particle verification**: <0.05 particles/cm\u00b2\n5. **Extended seasoning**: 10 wafers after clean\n\n## Prevention Measures\n\n- Add ceiling cleaning to PM checklist\n- Increase particle wafer frequency\n- Monitor center-zone particle trends\n\n**Severity**: Major\n**Yield Impact**: 12%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at XY (70mm, 20mm) on lot W2024-9076. Cluster only on wafers using RETICLE-M1234. Other reticles clean. 11% yield loss.\n\nProcess Context: LITH-NIKON-02, Recipe: METAL1_LAYER. Pellicle on RETICLE-M1234 has particle. Particle shadow printing to wafer. Pellicle at 8 months age (spec: 6 months).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Pellicle contamination on RETICLE-M1234\n- Cluster only with RETICLE-M1234\n- Other reticles produce clean wafers\n- Pellicle at 8 months exceeds 6-month spec\n- Particle on pellicle shadow-printing to wafer\n\n**Correlation Reasoning**:\n- Reticle-specific \u2192 RETICLE-M1234 only\n- Fixed XY \u2192 mask-plane coordinate\n- Pellicle age \u2192 contamination likely\n- Shadow printing \u2192 particle above focus plane\n\n## Corrective Actions\n\n1. **Immediate**: Quarantine RETICLE-M1234\n2. **Pellicle inspection**: Check for contamination\n3. **Pellicle replacement**: P/N 727-0345 new pellicle\n4. **Reticle inspection**: Also check reticle surface\n5. **Verification**: Test exposure after pellicle change\n\n## Prevention Measures\n\n- Enforce 6-month pellicle replacement\n- Track pellicle age with alerts\n- Add pellicle condition to reticle qualification\n\n**Severity**: Minor\n**Yield Impact**: 11%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at 9 o'clock position, 80mm from center on lot W2024-0187. Cluster repeating at same location every lot. Chamber-specific pattern. 15% yield loss.\n\nProcess Context: ETCH-LAM-08, Recipe: POLY_GATE. Chamber liner has localized erosion at cluster location. Erosion creating particle source. Liner at 4,800 RF-hours (spec: 5,000).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chamber liner localized erosion generating particles\n- Fixed XY location every lot \u2192 chamber hardware\n- 9 o'clock 80mm \u2192 specific liner location\n- Liner erosion creating particle source\n- Liner approaching life limit (4,800/5,000 hrs)\n\n**Correlation Reasoning**:\n- Fixed location \u2192 chamber geometry\n- Repeating pattern \u2192 persistent source\n- Liner erosion \u2192 particle generation mechanism\n- 9 o'clock 80mm \u2192 maps to liner wall\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-08\n2. **Liner inspection**: Check erosion at identified location\n3. **Replace liner**: P/N 718-0567 if erosion confirmed\n4. **Chamber clean**: Remove all particles\n5. **Seasoning**: 10 wafers after liner change\n\n## Prevention Measures\n\n- Replace liner at 4,500 RF-hours\n- Add liner visual inspection to monthly PM\n- Monitor LOC defects for chamber location patterns\n\n**Severity**: Major\n**Yield Impact**: 15%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at XY (30mm, -60mm) on lot W2024-1298. Cluster contains 100+ defects in 5mm area. Pattern defects (not particles). 20% yield loss.\n\nProcess Context: LITH-ASML-07, Recipe: VIA_LAYER. Reticle showing chrome defect at cluster location. Chrome repair site degrading. Repair done 6 months ago.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Reticle chrome repair site degradation\n- Fixed XY cluster \u2192 reticle location\n- Pattern defects \u2192 chrome-related, not particles\n- Repair site at cluster location\n- 6-month-old repair degrading\n\n**Correlation Reasoning**:\n- Pattern defects \u2192 reticle chrome issue\n- Fixed location \u2192 mask coordinate\n- Repair site correlation \u2192 repair degradation\n- Time since repair \u2192 aging mechanism\n\n## Corrective Actions\n\n1. **Immediate**: Quarantine affected reticle\n2. **Reticle inspection**: High-res review of repair site\n3. **Re-repair or replace**: Based on defect severity\n4. **Qualification**: Print test before production\n5. **Yield review**: Assess lot disposition\n\n## Prevention Measures\n\n- Track reticle repair age\n- Implement periodic repaired-reticle inspection\n- Consider replacement vs. repair for critical layers\n\n**Severity**: Critical\n**Yield Impact**: 20%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at random XY on lot W2024-2309. Cluster appears only on first wafer after tool idle >2 hours. Subsequent wafers clean. 4% yield loss (first wafer only).\n\nProcess Context: CVD-AMAT-09, Recipe: BARRIER_TAN. First wafer absorbs chamber particles accumulated during idle. Chamber ceiling particle buildup during idle periods.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Particle accumulation during idle transferred to first wafer\n- First wafer after idle shows cluster\n- Subsequent wafers clean \u2192 chamber cleaned by first wafer\n- Idle >2 hours allows particle accumulation\n- First wafer acts as cleaning wafer\n\n**Correlation Reasoning**:\n- First wafer only \u2192 startup transient\n- Idle correlation \u2192 accumulation time\n- Random XY \u2192 particles settling during idle\n- Clean subsequent \u2192 particles removed by first wafer\n\n## Corrective Actions\n\n1. **Immediate**: Implement pre-production particle purge\n2. **Procedure**: Run conditioning wafer after idle >2 hrs\n3. **Or**: N2 purge during idle to prevent accumulation\n4. **Monitor**: Track first-wafer yield after idle\n5. **Document**: Update startup procedure\n\n## Prevention Measures\n\n- Run dummy wafer after extended idle\n- Implement continuous N2 purge during idle\n- Monitor first-wafer-after-idle yield\n\n**Severity**: Minor\n**Yield Impact**: 4% (first wafer only)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at XY (0mm, 75mm) on lot W2024-3410. Cluster at 12 o'clock edge position. Defects appear as missing pattern. 13% yield loss.\n\nProcess Context: LITH-TEL-05, Recipe: GATE_LAYER. Develop puddle not reaching 12 o'clock edge. Develop nozzle partial blockage. Non-uniform puddle coverage.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Develop nozzle blockage causing incomplete coverage\n- Cluster at 12 o'clock edge \u2192 puddle coverage issue\n- Missing pattern \u2192 underdeveloped resist\n- Nozzle partial blockage \u2192 non-uniform dispense\n- Edge location most affected by coverage gaps\n\n**Correlation Reasoning**:\n- 12 o'clock edge \u2192 furthest from nozzle\n- Missing pattern \u2192 develop failure\n- Nozzle blockage \u2192 dispense non-uniformity\n- Edge sensitivity \u2192 coverage margin\n\n## Corrective Actions\n\n1. **Immediate**: Tool down LITH-TEL-05\n2. **Nozzle inspection**: Check for blockage\n3. **Nozzle clean/replace**: P/N 534-0345\n4. **Develop verification**: Uniform puddle coverage\n5. **Test wafers**: Verify pattern integrity at edge\n\n## Prevention Measures\n\n- Add nozzle inspection to daily PM\n- Implement develop uniformity monitoring\n- Prime nozzle between lots\n\n**Severity**: Major\n**Yield Impact**: 13%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at lift pin locations on lot W2024-4521. Three clusters at 120\u00b0 spacing matching lift pin pattern. Each cluster 3mm diameter. 9% yield loss.\n\nProcess Context: CVD-TEL-06, Recipe: LPCVD_NITRIDE. Lift pins at elevated temperature causing local stress. Thermal mismatch at pin contact points. Stress-induced defects.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Lift pin thermal stress causing localized defects\n- Three clusters at 120\u00b0 \u2192 lift pin geometry\n- Cluster at each pin contact location\n- Thermal mismatch between pin and wafer\n- Stress-induced defects at contact points\n\n**Correlation Reasoning**:\n- 120\u00b0 pattern \u2192 3-pin lift geometry\n- Contact locations \u2192 pin interface\n- Thermal process \u2192 temperature gradient at pins\n- Stress defects \u2192 mechanical failure mode\n\n## Corrective Actions\n\n1. **Immediate**: Review lift pin design and material\n2. **Pin replacement**: Consider ceramic pins P/N 634-0456\n3. **Process review**: Optimize pin temperature matching\n4. **Lift timing**: Minimize hot contact duration\n5. **Verification**: Check for stress defects\n\n## Prevention Measures\n\n- Use thermally matched pin materials\n- Optimize lift timing in process recipe\n- Add pin contact stress monitoring\n\n**Severity**: Minor\n**Yield Impact**: 9%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at XY (55mm, 40mm) on lot W2024-5632. Cluster only appears under specific illumination. Subsurface contamination. 10% yield loss.\n\nProcess Context: WET-CLEAN-03, Recipe: PRE_GATE_CLEAN. Chemical bath showing localized contamination. Bath recirculation creating stagnant zone. Contamination accumulating at stagnant point.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Wet clean bath stagnant zone contamination\n- Fixed XY cluster \u2192 bath geometry correlation\n- Subsurface contamination \u2192 chemical process\n- Bath recirculation creating stagnant zone\n- Contamination accumulating at specific location\n\n**Correlation Reasoning**:\n- Fixed location \u2192 process geometry\n- Subsurface \u2192 chemical incorporation\n- Stagnant zone \u2192 recirculation pattern\n- Bath-specific \u2192 WET-CLEAN-03 only\n\n## Corrective Actions\n\n1. **Immediate**: Tool down WET-CLEAN-03\n2. **Bath drain and clean**: Full tank clean\n3. **Recirculation review**: Improve flow pattern\n4. **Add agitation**: Consider megasonic assist\n5. **Verification**: Test wafers through clean bath\n\n## Prevention Measures\n\n- Optimize bath recirculation for uniform flow\n- Add agitation to prevent stagnant zones\n- Monitor bath contamination by location\n\n**Severity**: Minor\n**Yield Impact**: 10%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at XY (-50mm, -50mm) on lot W2024-6743. Cluster appears sporadically (not every wafer). When present, always same location. 8% yield loss.\n\nProcess Context: LITH-ASML-09, Recipe: METAL2. Intermittent chuck vacuum hole clog. When clog present, causes local focus error. Clog clearing and recurring.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Intermittent chuck vacuum hole clog causing focus error\n- Fixed location when present \u2192 chuck coordinate\n- Sporadic occurrence \u2192 intermittent condition\n- Focus error pattern \u2192 vacuum/flatness issue\n- Clog recurring \u2192 debris in vacuum system\n\n**Correlation Reasoning**:\n- Fixed XY \u2192 chuck position\n- Intermittent \u2192 clog coming and going\n- Focus defects \u2192 vacuum causing local bow\n- Sporadic pattern \u2192 unstable clog\n\n## Corrective Actions\n\n1. **Immediate**: Tool down LITH-ASML-09\n2. **Chuck vacuum clean**: Clear all vacuum holes\n3. **Vacuum system check**: Inspect for debris source\n4. **Vacuum verification**: All holes flowing\n5. **Focus verification**: Check flatness at location\n\n## Prevention Measures\n\n- Add vacuum hole cleaning to PM\n- Monitor vacuum by zone\n- Implement focus feedback by position\n\n**Severity**: Minor\n**Yield Impact**: 8%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at 6 o'clock position on lot W2024-7854. Cluster at wafer edge (95mm from center). Defects are film voids. 14% yield loss.\n\nProcess Context: CVD-AMAT-11, Recipe: W_PLUG. Edge exclusion zone showing gap fill failure. Gas flow pattern creating local precursor depletion at 6 o'clock. Showerhead asymmetry.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Showerhead asymmetry causing local precursor depletion\n- 6 o'clock edge cluster \u2192 gas delivery asymmetry\n- Film voids \u2192 gap fill failure from depletion\n- Showerhead asymmetry creating flow pattern\n- Localized precursor starvation at 6 o'clock\n\n**Correlation Reasoning**:\n- 6 o'clock only \u2192 asymmetric source\n- Edge location \u2192 gas flow boundary\n- Film voids \u2192 CVD depletion signature\n- Showerhead \u2192 gas delivery component\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-AMAT-11\n2. **Showerhead inspection**: Check hole pattern uniformity\n3. **Clean or replace**: If asymmetric blockage found\n4. **Flow verification**: Confirm symmetric delivery\n5. **Process qual**: Check void-free fill at 6 o'clock\n\n## Prevention Measures\n\n- Include edge uniformity in qualification\n- Monitor void density by wafer location\n- Add showerhead flow test to PM\n\n**Severity**: Major\n**Yield Impact**: 14%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at XY (40mm, 0mm) on lot W2024-8965. Cluster only on specific die locations (repeated pattern). Defects follow die array. 16% yield loss.\n\nProcess Context: LITH-NIKON-04, Recipe: POLY_LAYER. Reticle field-to-field stitching error at cluster location. Stitching overlap causing double exposure. Design/reticle alignment issue.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Reticle field stitching error causing double exposure\n- Cluster at specific die locations \u2192 field stitching region\n- Repeated pattern \u2192 stitching-related\n- Double exposure \u2192 overlap at stitch boundary\n- Design/reticle alignment issue\n\n**Correlation Reasoning**:\n- Die array pattern \u2192 field-level issue\n- Stitching location \u2192 boundary defect\n- Double exposure \u2192 overlap mechanism\n- Reticle design \u2192 layout root cause\n\n## Corrective Actions\n\n1. **Immediate**: Review reticle design data\n2. **Stitching verification**: Check field alignment\n3. **Recipe adjustment**: Correct stitching parameters\n4. **Or reticle rework**: If design error\n5. **Verification**: Print test to confirm fix\n\n## Prevention Measures\n\n- Include stitching verification in reticle qualification\n- Review stitching regions in design check\n- Monitor stitching-related defects\n\n**Severity**: Major\n**Yield Impact**: 16%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at chamber door position on lot W2024-9076. Cluster at 9 o'clock corresponding to door seal. Particle defects. 11% yield loss.\n\nProcess Context: ETCH-TEL-05, Recipe: CONTACT_ETCH. Chamber door seal degraded allowing particle entry. Seal at 18 months (spec: 12 months). Particles entering at seal gap.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Degraded door seal allowing particle entry\n- 9 o'clock position \u2192 door seal location\n- Particle defects \u2192 contamination ingress\n- Seal at 18 months exceeds 12-month spec\n- Seal gap allowing ambient particles into chamber\n\n**Correlation Reasoning**:\n- Door position correlation \u2192 seal location\n- Particle type \u2192 external contamination\n- Seal age \u2192 degradation mechanism\n- Localized pattern \u2192 seal gap location\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-TEL-05\n2. **Seal inspection**: Check door seal condition\n3. **Replace seal**: P/N 839-0567 door seal kit\n4. **Leak test**: Verify seal integrity after replacement\n5. **Particle verification**: <0.05 particles/cm\u00b2\n\n## Prevention Measures\n\n- Replace door seal at 12-month intervals\n- Add seal inspection to monthly PM\n- Monitor door-position defect patterns\n\n**Severity**: Minor\n**Yield Impact**: 11%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at center of lot W2024-0298. Cluster within 10mm of wafer center. Metallic contamination (Cu detected). 19% yield loss.\n\nProcess Context: CVD-AMAT-13, Recipe: BARRIER_TIN. Previous process was Cu CMP. Cross-contamination from Cu residue on handler. Handler end effector shows Cu traces.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Cu cross-contamination from handler\n- Center cluster \u2192 handler contact location\n- Cu contamination \u2192 previous Cu CMP process\n- Handler end effector shows Cu traces\n- Cross-contamination during handling\n\n**Correlation Reasoning**:\n- Center location \u2192 handler contact point\n- Cu detected \u2192 source identification\n- Previous Cu process \u2192 contamination source\n- Handler traces \u2192 transfer mechanism\n\n## Corrective Actions\n\n1. **Immediate**: Tool down handler\n2. **End effector cleaning**: Thorough Cu removal\n3. **Contamination verification**: TXRF check after clean\n4. **Process review**: Cu/barrier routing separation\n5. **Lot disposition**: Assess Cu contamination impact\n\n## Prevention Measures\n\n- Implement Cu/non-Cu handler segregation\n- Regular handler contamination monitoring\n- Add handler cleaning between incompatible processes\n\n**Severity**: Major\n**Yield Impact**: 19%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at XY (20mm, 70mm) on lot W2024-1409. Cluster appears as resist scum. Defects only on one recipe. 12% yield loss.\n\nProcess Context: LITH-TEL-08, Recipe: THICK_RESIST. Develop spray arm showing nozzle blockage at specific position. Incomplete develop at cluster location. Spray pattern non-uniform.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Develop spray nozzle blockage causing incomplete develop\n- Fixed XY cluster \u2192 spray pattern deficiency\n- Resist scum \u2192 underdeveloped resist\n- Nozzle blockage at specific arm position\n- Non-uniform spray causing local develop failure\n\n**Correlation Reasoning**:\n- Fixed location \u2192 spray geometry\n- Resist scum \u2192 develop process failure\n- Nozzle blockage \u2192 spray non-uniformity\n- Recipe-specific \u2192 develop parameters\n\n## Corrective Actions\n\n1. **Immediate**: Tool down LITH-TEL-08\n2. **Spray arm inspection**: Check all nozzles\n3. **Clear blockage**: Clean or replace blocked nozzle\n4. **Spray verification**: Confirm uniform coverage\n5. **Test wafers**: Verify complete develop\n\n## Prevention Measures\n\n- Add spray uniformity check to PM\n- Implement develop coverage monitoring\n- Regular nozzle cleaning schedule\n\n**Severity**: Major\n**Yield Impact**: 12%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at notch position on lot W2024-2510. Cluster within 15mm of notch. Alignment marks affected. 7% yield loss.\n\nProcess Context: LITH-ASML-11, Recipe: LAYER4_ALIGN. Notch alignment showing offset error at cluster location. Alignment sensor contaminated. Offset causing local overlay error.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Notch alignment sensor contamination causing offset\n- Cluster near notch \u2192 alignment-related\n- Alignment marks affected \u2192 overlay error\n- Sensor contamination \u2192 measurement error\n- Local offset at cluster location\n\n**Correlation Reasoning**:\n- Notch proximity \u2192 alignment system\n- Overlay error \u2192 alignment cause\n- Sensor contamination \u2192 error source\n- Localized \u2192 alignment sensor field\n\n## Corrective Actions\n\n1. **Immediate**: Tool down LITH-ASML-11\n2. **Sensor inspection**: Check alignment sensor\n3. **Clean sensor**: Remove contamination\n4. **Alignment verification**: Full system calibration\n5. **Overlay test**: Verify alignment accuracy\n\n## Prevention Measures\n\n- Add alignment sensor cleaning to PM\n- Monitor alignment offset trends\n- Implement overlay SPC by position\n\n**Severity**: Minor\n**Yield Impact**: 7%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at XY (-60mm, 30mm) on lot W2024-3621. Cluster of 200+ defects. Only on wafers processed after chamber clean. 15% yield loss.\n\nProcess Context: ETCH-LAM-10, Recipe: SPACER_ETCH. Post-clean particle burst from chamber. Cleaning residue not fully removed. Particles released during first wafers after clean.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Cleaning residue release after chamber clean\n- Cluster after chamber clean \u2192 post-clean event\n- 200+ defects \u2192 particle burst\n- Cleaning residue not fully removed\n- Residue releasing during initial process wafers\n\n**Correlation Reasoning**:\n- Post-clean correlation \u2192 cleaning process issue\n- Particle burst \u2192 residue release event\n- Localized cluster \u2192 residue accumulation point\n- First wafers affected \u2192 cleaning incompleteness\n\n## Corrective Actions\n\n1. **Immediate**: Review cleaning procedure\n2. **Extended purge**: Add purge step after clean\n3. **Seasoning increase**: 10+ wafers after clean\n4. **Rinse verification**: Ensure residue removal\n5. **Particle qualification**: Check particles after clean\n\n## Prevention Measures\n\n- Increase post-clean conditioning wafers\n- Add particle verification after chamber clean\n- Review cleaning chemical rinse procedure\n\n**Severity**: Major\n**Yield Impact**: 15%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at XY (45mm, 45mm) on lot W2024-4732. Cluster shows bridging defects. Pattern shorting visible. 21% yield loss.\n\nProcess Context: LITH-ASML-13, Recipe: METAL1_CRIT. Aerial image focus error at cluster location. Lens aberration at specific field position. Lens at 3 years service.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Lens aberration causing localized focus error\n- Fixed XY cluster \u2192 lens field position\n- Bridging defects \u2192 focus/exposure error\n- Lens aberration at specific position\n- 3-year lens showing localized degradation\n\n**Correlation Reasoning**:\n- Fixed location \u2192 optical system\n- Bridging pattern \u2192 focus-related\n- Lens aberration \u2192 optical degradation\n- Field-specific \u2192 lens position dependent\n\n## Corrective Actions\n\n1. **Immediate**: Lens aberration measurement\n2. **Lens adjustment**: If within adjustment range\n3. **Or lens repair**: If aberration severe\n4. **Focus mapping**: Full field focus verification\n5. **Process window**: May need tighter focus control\n\n## Prevention Measures\n\n- Regular lens aberration monitoring\n- Annual lens qualification\n- Track field-specific defects for lens degradation\n\n**Severity**: Critical\n**Yield Impact**: 21%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at handler arm rest position on lot W2024-5843. Cluster at 3 o'clock edge where arm contacts during wait. 6% yield loss.\n\nProcess Context: HANDLER-BROOKS-10. Arm rest position contacts wafer edge during queue wait. Extended wait times causing edge contamination. Handler arm needs position adjustment.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Handler arm contact during wait contaminating edge\n- 3 o'clock edge cluster \u2192 arm rest position\n- Wait time correlation \u2192 extended contact\n- Edge contamination \u2192 arm-to-wafer transfer\n- Handler position creating contact\n\n**Correlation Reasoning**:\n- Edge position \u2192 arm contact geometry\n- Wait correlation \u2192 time-dependent\n- Contamination transfer \u2192 contact mechanism\n- Handler-specific \u2192 arm position issue\n\n## Corrective Actions\n\n1. **Immediate**: Adjust arm rest position\n2. **Clearance increase**: Ensure no wafer contact at rest\n3. **Arm cleaning**: Clean arm contact surfaces\n4. **Position verification**: Confirm clearance\n5. **Procedure review**: Minimize wait times\n\n## Prevention Measures\n\n- Design arm rest positions with clearance margin\n- Implement FILO (first in, last out) to minimize wait\n- Regular arm position verification\n\n**Severity**: Minor\n**Yield Impact**: 6%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at XY (0mm, -80mm) on lot W2024-6954. Cluster at 6 o'clock near edge. Defects appear as local etch non-uniformity. 13% yield loss.\n\nProcess Context: ETCH-AMAT-09, Recipe: GATE_TRIM. Pumping port location at 6 o'clock. Local gas flow perturbation at port. Etch rate variation at port vicinity.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Pumping port gas flow perturbation\n- 6 o'clock cluster \u2192 pumping port location\n- Etch non-uniformity \u2192 gas flow issue\n- Port creating local flow disturbance\n- Etch rate variation at port vicinity\n\n**Correlation Reasoning**:\n- Port location match \u2192 geometry correlation\n- Etch variation \u2192 flow-dependent process\n- Local perturbation \u2192 port influence zone\n- Fixed position \u2192 chamber hardware\n\n## Corrective Actions\n\n1. **Immediate**: Review process parameters\n2. **Flow optimization**: Adjust for port influence\n3. **Pumping symmetry**: Consider baffle modification\n4. **Recipe tuning**: Compensate for local variation\n5. **Verification**: Check uniformity at 6 o'clock\n\n## Prevention Measures\n\n- Include port-region uniformity in qualification\n- Design chambers with symmetric pumping\n- Monitor location-specific etch variation\n\n**Severity**: Major\n**Yield Impact**: 13%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at XY (65mm, -25mm) on lot W2024-7065. Cluster appears intermittently (3 of 25 wafers). When present, same location. 12% yield loss.\n\nProcess Context: CVD-TEL-09, Recipe: ALD_OXIDE. Intermittent gas injection issue at specific location. Valve chattering creating sporadic flow variation. Precursor delivery unstable.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Intermittent gas injection valve chattering\n- Sporadic cluster \u2192 intermittent issue\n- Same location when present \u2192 fixed source\n- Valve chattering \u2192 flow instability\n- Precursor variation causing deposition defects\n\n**Correlation Reasoning**:\n- Intermittent \u2192 unstable equipment condition\n- Fixed location \u2192 specific injection point\n- Valve chattering \u2192 mechanism identified\n- ALD sensitivity \u2192 flow-dependent process\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-TEL-09\n2. **Valve diagnostics**: Check affected valve\n3. **Replace valve**: P/N 623-0789 if faulty\n4. **Flow verification**: Stable injection confirmed\n5. **Process qual**: Verify consistent deposition\n\n## Prevention Measures\n\n- Implement valve health monitoring\n- Add flow stability to FDC\n- Replace valves on preventive schedule\n\n**Severity**: Major\n**Yield Impact**: 12%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at XY (35mm, 55mm) on lot W2024-8176. Cluster shows organic contamination. Appears only on certain product types. 9% yield loss.\n\nProcess Context: COAT-TEL-07, Recipe: EUV_RESIST. Resist showing localized polymerization issue. Resist batch variation at specific area. Batch sensitivity to ambient conditions.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Resist batch sensitivity creating localized defects\n- Organic contamination \u2192 resist-related\n- Product-specific \u2192 resist type correlation\n- Batch variation \u2192 material variable\n- Localized polymerization \u2192 process interaction\n\n**Correlation Reasoning**:\n- Organic signature \u2192 resist chemistry\n- Product-specific \u2192 resist formulation\n- Batch effect \u2192 material lot variation\n- Localized \u2192 process/material interaction\n\n## Corrective Actions\n\n1. **Immediate**: Review resist batch data\n2. **Material analysis**: Compare defect vs. good batches\n3. **Batch qualification**: Enhanced incoming QC\n4. **Process adjustment**: Optimize for batch variation\n5. **Vendor communication**: Report batch issue\n\n## Prevention Measures\n\n- Implement incoming resist qualification\n- Track batch-specific defect patterns\n- Coordinate with vendor on quality\n\n**Severity**: Minor\n**Yield Impact**: 9%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at XY (-40mm, -40mm) on lot W2024-9287. Cluster repeats at same reticle field position. Multi-die impact. 17% yield loss.\n\nProcess Context: LITH-CANON-02, Recipe: VIA2_LAYER. Reticle phase defect at cluster location. Phase-shift mask showing localized phase error. Critical dimension variation at defect site.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Phase-shift reticle defect causing CD variation\n- Fixed reticle field position \u2192 mask defect\n- Multi-die impact \u2192 repeated field printing\n- Phase error \u2192 phase-shift mask issue\n- CD variation \u2192 exposure fidelity loss\n\n**Correlation Reasoning**:\n- Field repeat \u2192 reticle source\n- Phase-shift mask \u2192 phase error mode\n- CD variation \u2192 imaging degradation\n- Localized \u2192 specific mask location\n\n## Corrective Actions\n\n1. **Immediate**: Quarantine affected reticle\n2. **Phase inspection**: High-res phase measurement\n3. **Reticle repair**: If repairable defect\n4. **Or replacement**: If repair not viable\n5. **Qualification**: Full print test before production\n\n## Prevention Measures\n\n- Include phase inspection in reticle qualification\n- Monitor phase-shift mask aging\n- Track CD variation by reticle\n\n**Severity**: Major\n**Yield Impact**: 17%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at ESC channel intersection on lot W2024-0408. Cluster pattern matches He channel geometry. Defects at channel crossing point. 8% yield loss.\n\nProcess Context: ETCH-LAM-12, Recipe: OXIDE_MAIN. ESC He channel intersection showing pressure anomaly. Channel intersection leak. Local thermal variation at intersection.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: ESC channel intersection leak causing thermal anomaly\n- Cluster matches channel geometry \u2192 ESC mapping\n- Channel intersection \u2192 structural weakness point\n- Pressure anomaly \u2192 He distribution issue\n- Thermal variation \u2192 etch rate impact\n\n**Correlation Reasoning**:\n- Channel intersection \u2192 geometric correlation\n- He system \u2192 cooling mechanism\n- Leak at intersection \u2192 structural failure mode\n- Thermal \u2192 etch sensitivity to temperature\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-12\n2. **ESC inspection**: Check channel integrity\n3. **He flow mapping**: Verify uniform distribution\n4. **ESC replacement**: If intersection damaged P/N 716-0890\n5. **Thermal verification**: Uniform wafer temperature\n\n## Prevention Measures\n\n- Add ESC He flow mapping to PM\n- Monitor channel health over time\n- Include intersection check in ESC qualification\n\n**Severity**: Minor\n**Yield Impact**: 8%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at XY (50mm, 0mm) on lot W2024-1519. Cluster shows topography variation. Step height non-uniform. 14% yield loss.\n\nProcess Context: CMP-AMAT-12, Recipe: OXIDE_POLISH. Retaining ring wear at specific location. Non-uniform pressure at cluster position. Local over-polish creating topography issue.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Retaining ring localized wear causing non-uniform polish\n- Fixed XY \u2192 retaining ring geometry\n- Topography variation \u2192 polish non-uniformity\n- Ring wear at specific location\n- Local over-polish from pressure variation\n\n**Correlation Reasoning**:\n- Fixed location \u2192 ring position\n- Step height \u2192 CMP process result\n- Ring wear \u2192 pressure distribution\n- Over-polish \u2192 excess material removal\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CMP-AMAT-12\n2. **Ring inspection**: Check wear pattern\n3. **Replace ring**: P/N 716-0567 if worn\n4. **Pressure verification**: Uniform distribution\n5. **Topography test**: Verify uniform polish\n\n## Prevention Measures\n\n- Track retaining ring wear\n- Replace ring on preventive schedule\n- Monitor polish uniformity by location\n\n**Severity**: Major\n**Yield Impact**: 14%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at XY (25mm, -65mm) on lot W2024-2630. Cluster contains crystal defects. Only on specific substrate type. 11% yield loss.\n\nProcess Context: THERMAL-TEL-03, Recipe: RTP_ANNEAL. Localized thermal stress at cluster location. Susceptor hotspot causing crystal damage. Susceptor showing degradation at specific zone.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Susceptor hotspot causing localized crystal damage\n- Crystal defects \u2192 thermal stress mechanism\n- Substrate-specific \u2192 material sensitivity\n- Susceptor degradation \u2192 hotspot formation\n- Localized thermal \u2192 spatial correlation\n\n**Correlation Reasoning**:\n- Fixed location \u2192 susceptor geometry\n- Crystal defects \u2192 thermal stress\n- Substrate-specific \u2192 material threshold\n- Hotspot \u2192 excessive local temperature\n\n## Corrective Actions\n\n1. **Immediate**: Tool down THERMAL-TEL-03\n2. **Susceptor inspection**: Check degradation pattern\n3. **Replace susceptor**: P/N 817-0345 if degraded\n4. **Thermal mapping**: Verify uniform temperature\n5. **Crystal verification**: Check for stress defects\n\n## Prevention Measures\n\n- Monitor susceptor temperature uniformity\n- Track susceptor age and condition\n- Add crystal quality check for sensitive substrates\n\n**Severity**: Major\n**Yield Impact**: 11%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at robot handoff position on lot W2024-3741. Cluster at wafer edge where transfer occurs. Impact marks visible. 10% yield loss.\n\nProcess Context: HANDLER-YASKAWA-08 to ETCH-TEL-08 transfer. Handoff clearance marginal. Wafer contacting chamber lip during transfer. Speed/position not optimized.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Robot-to-chamber handoff causing edge contact\n- Cluster at handoff position \u2192 transfer issue\n- Impact marks \u2192 physical contact\n- Clearance marginal \u2192 geometry problem\n- Transfer speed/position \u2192 not optimized\n\n**Correlation Reasoning**:\n- Handoff location \u2192 transfer geometry\n- Impact marks \u2192 contact mechanism\n- Marginal clearance \u2192 design/calibration\n- Transfer parameters \u2192 adjustment needed\n\n## Corrective Actions\n\n1. **Immediate**: Review handoff parameters\n2. **Position adjustment**: Increase clearance margin\n3. **Speed optimization**: Reduce transfer speed\n4. **Clearance verification**: All transfer points\n5. **Test wafers**: Verify contact-free transfer\n\n## Prevention Measures\n\n- Maintain adequate handoff clearances\n- Include transfer verification in integration\n- Regular handoff position check\n\n**Severity**: Minor\n**Yield Impact**: 10%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized defects at 3 o'clock position on lot W2024-4521. Defects concentrated at single clock position, not full ring. 12% yield loss on 8 wafers. Position fixed relative to notch.\n\nProcess Context: LITH-TEL-03, Recipe: GATE_LAYER. Chuck edge contamination at 3 o'clock. Defect position fixed regardless of notch orientation. Contamination deposited post-alignment.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chuck edge contamination at 3 o'clock position\n- Single clock position defects \u2192 localized contamination\n- Fixed relative to chuck (not notch) \u2192 post-alignment source\n- Chuck edge at 3 o'clock showing contamination\n- Defect transfers to wafer at contact point\n\n**Correlation Reasoning**:\n- Fixed chuck position \u2192 not wafer-carried\n- Post-alignment \u2192 chuck coordinate system\n- 3 o'clock specific \u2192 localized chuck defect\n- All wafers same location \u2192 persistent contamination\n\n## Corrective Actions\n\n1. **Immediate**: Tool down LITH-TEL-03\n2. **Chuck inspection**: Check 3 o'clock edge position\n3. **Chuck clean**: Remove contamination\n4. **Edge inspection**: Full perimeter check\n5. **Verification**: Test wafer clean at 3 o'clock\n\n## Prevention Measures\n\n- Add chuck edge inspection to PM\n- Implement edge-position defect monitoring\n- Regular chuck edge cleaning\n\n**Severity**: Major\n**Yield Impact**: 12%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized defects at notch position on lot W2024-5632. Defects rotate with wafer orientation. Position always at notch. 9% yield loss on 6 wafers.\n\nProcess Context: HANDLER-BROOKS-07, notch finder mechanism. Notch finder pin worn causing damage. Defects occur during alignment. Pin at 90,000 cycles (spec: 80,000).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Worn notch finder pin causing localized damage\n- Defects at notch position \u2192 notch finder mechanism\n- Rotates with wafer \u2192 pre-alignment source\n- Pin at 90,000 cycles exceeds 80,000 spec\n- Worn pin scratching/damaging wafer at notch\n\n**Correlation Reasoning**:\n- Notch position \u2192 notch finder hardware\n- Rotates with wafer \u2192 wafer-referenced defect\n- Pre-alignment \u2192 handler mechanism\n- Pin wear \u2192 cycle count correlation\n\n## Corrective Actions\n\n1. **Immediate**: Tool down HANDLER-BROOKS-07\n2. **Pin inspection**: Check notch finder pin condition\n3. **Replace pin**: P/N 634-0234\n4. **Alignment verification**: Gentle contact confirmed\n5. **Test wafers**: No notch defects\n\n## Prevention Measures\n\n- Replace notch finder pin at 80,000 cycles\n- Track pin cycle count for predictive maintenance\n- Add pin inspection to monthly PM\n\n**Severity**: Minor\n**Yield Impact**: 9%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized defects at 6 o'clock position on lot W2024-6743. Defects at edge exclusion boundary. EBR failure pattern. 14% yield loss on 9 wafers.\n\nProcess Context: LITH-TEL-05, Recipe: RESIST_COAT. EBR nozzle at 6 o'clock position clogged. Incomplete edge bead removal. EBR solvent flow reduced 40%.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: EBR nozzle clog causing incomplete edge removal\n- 6 o'clock edge defects \u2192 EBR nozzle position\n- Edge exclusion boundary \u2192 EBR process zone\n- Nozzle clogged, flow reduced 40%\n- Incomplete edge bead removal at 6 o'clock\n\n**Correlation Reasoning**:\n- 6 o'clock \u2192 nozzle position correlation\n- Edge exclusion \u2192 EBR process\n- Flow reduction \u2192 clog confirmation\n- Localized failure \u2192 single nozzle issue\n\n## Corrective Actions\n\n1. **Immediate**: Tool down LITH-TEL-05\n2. **Nozzle inspection**: Check 6 o'clock EBR nozzle\n3. **Clear clog**: Clean or replace nozzle P/N 534-0345\n4. **Flow verification**: Full flow restored\n5. **EBR test**: Verify clean edge bead removal\n\n## Prevention Measures\n\n- Add nozzle flow check to daily PM\n- Implement EBR flow monitoring\n- Regular nozzle cleaning schedule\n\n**Severity**: Major\n**Yield Impact**: 14%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized defects at 9 o'clock position on lot W2024-7854. Defects appear as lift pin marks. Position matches lift pin location. 8% yield loss on 5 wafers.\n\nProcess Context: CVD-AMAT-08, Recipe: TEOS_DEP. Lift pin at 9 o'clock position damaged. Pin tip rough causing backside marks. Marks transferring to front-side defects.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Damaged lift pin creating localized defects\n- 9 o'clock position \u2192 lift pin location\n- Lift pin marks \u2192 pin contact damage\n- Pin tip rough from wear/damage\n- Backside damage affecting front-side processing\n\n**Correlation Reasoning**:\n- Lift pin position \u2192 geometric match\n- Pin marks \u2192 contact mechanism\n- Rough pin tip \u2192 damage source\n- Single position \u2192 one pin damaged\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-AMAT-08\n2. **Pin inspection**: Check 9 o'clock lift pin\n3. **Replace pin**: P/N 634-0456 (damaged pin)\n4. **All pins check**: Inspect remaining pins\n5. **Surface verification**: Smooth pin tips\n\n## Prevention Measures\n\n- Add lift pin inspection to PM\n- Track pin condition over time\n- Replace pins proactively\n\n**Severity**: Minor\n**Yield Impact**: 8%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized defects at 12 o'clock position on lot W2024-8965. Defects at single clock position on all wafers. Robot arm contact suspected. 11% yield loss.\n\nProcess Context: HANDLER-YASKAWA-05. Robot arm contacts wafer edge at 12 o'clock during pickup. Arm alignment off by 0.5mm. Contact creating edge damage.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Robot arm misalignment causing edge contact\n- 12 o'clock defects \u2192 robot approach direction\n- Arm alignment off 0.5mm \u2192 contact at edge\n- Pickup motion creating edge damage\n- All wafers affected at same position\n\n**Correlation Reasoning**:\n- 12 o'clock \u2192 robot approach geometry\n- Alignment offset \u2192 contact mechanism\n- Pickup motion \u2192 damage timing\n- Consistent position \u2192 systematic error\n\n## Corrective Actions\n\n1. **Immediate**: Tool down HANDLER-YASKAWA-05\n2. **Alignment check**: Measure arm position\n3. **Recalibrate**: Correct 0.5mm offset\n4. **Clearance verification**: No edge contact\n5. **Test wafers**: Verify clean edges\n\n## Prevention Measures\n\n- Add arm alignment check to PM\n- Monitor for edge position defects\n- Regular teach point verification\n\n**Severity**: Major\n**Yield Impact**: 11%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized defects at 2 o'clock position on lot W2024-9076. Defects only on Recipe A, Recipe B clean. Same tool, same position. 10% yield loss.\n\nProcess Context: ETCH-LAM-06, Recipe A: HIGH_BIAS_ETCH. Recipe A has higher edge bias. Edge ring showing localized wear at 2 o'clock. Recipe-specific wear pattern.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Recipe-specific edge ring wear at 2 o'clock\n- Recipe A affected, Recipe B clean \u2192 recipe correlation\n- Same position \u2192 hardware-related\n- Higher edge bias in Recipe A \u2192 accelerated wear\n- Localized wear creating defect source\n\n**Correlation Reasoning**:\n- Recipe-specific \u2192 process parameter effect\n- High bias \u2192 wear acceleration\n- 2 o'clock \u2192 wear hot spot\n- Edge ring \u2192 plasma coupling component\n\n## Corrective Actions\n\n1. **Immediate**: Inspect edge ring at 2 o'clock\n2. **Replace ring**: P/N 715-0567 if wear visible\n3. **Recipe review**: Consider bias optimization\n4. **Qualification**: Both recipes after replacement\n5. **Monitor**: Track recipe-specific wear\n\n## Prevention Measures\n\n- Track edge ring wear by recipe type\n- Use high-bias rated ring for aggressive recipes\n- Recipe-weighted PM scheduling\n\n**Severity**: Minor\n**Yield Impact**: 10%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized defects at 4 o'clock position on lot W2024-0187. Defects appear intermittently (5 of 20 wafers). When present, same position. 25% yield loss on affected wafers.\n\nProcess Context: HANDLER-TEL-06. Intermittent gripper issue at 4 o'clock position. Gripper not fully opening on some transfers. Edge contact when gripper tight.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Intermittent gripper malfunction causing edge contact\n- 4 o'clock defects \u2192 gripper position\n- Intermittent \u2192 gripper inconsistency\n- Gripper not fully opening \u2192 edge contact\n- Same position when present \u2192 fixed hardware\n\n**Correlation Reasoning**:\n- Intermittent \u2192 mechanical instability\n- Gripper position \u2192 4 o'clock correlation\n- Partial open \u2192 contact mechanism\n- Sporadic \u2192 developing failure\n\n## Corrective Actions\n\n1. **Immediate**: Tool down HANDLER-TEL-06\n2. **Gripper diagnostics**: Check open/close mechanism\n3. **Repair gripper**: Air cylinder or linkage P/N 634-0567\n4. **Full stroke verification**: Consistent full open\n5. **Reliability test**: Multiple cycle verification\n\n## Prevention Measures\n\n- Add gripper stroke monitoring\n- Include gripper check in PM\n- Replace gripper components on schedule\n\n**Severity**: Major\n**Yield Impact**: 25% on affected wafers"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized defects at 7 o'clock position on lot W2024-1298. Defects at FOUP door contact location. FOUP-specific pattern. 13% yield loss.\n\nProcess Context: FOUP-5672 showing door seal damage at 7 o'clock. Seal contacting wafer edge during door operation. Only FOUP-5672 affected, other FOUPs clean.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: FOUP door seal damage contacting wafer edge\n- 7 o'clock \u2192 door seal position\n- FOUP-specific \u2192 FOUP-5672 only\n- Seal damage \u2192 contact during door motion\n- Other FOUPs clean \u2192 confirms FOUP issue\n\n**Correlation Reasoning**:\n- Single FOUP \u2192 not handler/tool\n- Door position \u2192 seal geometry\n- Seal damage \u2192 contact mechanism\n- 7 o'clock \u2192 seal contact point\n\n## Corrective Actions\n\n1. **Immediate**: Quarantine FOUP-5672\n2. **Seal inspection**: Check 7 o'clock damage\n3. **Repair or scrap**: Based on damage extent\n4. **Fleet check**: Inspect similar FOUPs\n5. **Verification**: No edge contact after repair\n\n## Prevention Measures\n\n- Add FOUP seal inspection to maintenance\n- Track FOUP usage cycles\n- Implement FOUP edge defect tracking\n\n**Severity**: Major\n**Yield Impact**: 13%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized defects at 10 o'clock position on lot W2024-2309. Defects at pre-aligner contact position. Position rotates with wafer. 7% yield loss.\n\nProcess Context: ALIGNER-NIKON-03. Pre-aligner edge gripper at 10 o'clock worn. Gripper pad degraded causing marks. Pad at 50,000 alignments (spec: 40,000).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Worn pre-aligner edge gripper pad\n- 10 o'clock \u2192 gripper contact position\n- Rotates with wafer \u2192 pre-alignment source\n- Gripper pad degraded at 50,000 alignments\n- Exceeds 40,000 spec \u2192 wear-related\n\n**Correlation Reasoning**:\n- Gripper position \u2192 geometric match\n- Rotates with wafer \u2192 before final alignment\n- Pad wear \u2192 cycle count correlation\n- Pre-aligner \u2192 mechanism confirmed\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ALIGNER-NIKON-03\n2. **Gripper inspection**: Check 10 o'clock pad\n3. **Replace pad**: P/N 634-0678 gripper pad\n4. **Alignment verification**: Gentle contact\n5. **Test wafers**: Clean edge at 10 o'clock\n\n## Prevention Measures\n\n- Replace gripper pads at 40,000 alignments\n- Track alignment count per gripper\n- Add gripper inspection to PM\n\n**Severity**: Minor\n**Yield Impact**: 7%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized defects at 1 o'clock position on lot W2024-3410. Defects at chamber slit valve location. Pattern correlates with valve position. 15% yield loss.\n\nProcess Context: ETCH-AMAT-05. Chamber slit valve at 1 o'clock position has particle accumulation. Particles depositing on wafer edge during transfer. Valve seal degraded.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Slit valve particle accumulation contaminating edge\n- 1 o'clock \u2192 slit valve position\n- Particle accumulation on valve\n- Particles transfer to wafer during pass-through\n- Valve seal degradation allowing buildup\n\n**Correlation Reasoning**:\n- Valve position \u2192 1 o'clock correlation\n- Transfer contamination \u2192 particle mechanism\n- Seal degradation \u2192 accumulation source\n- Edge defects \u2192 wafer passes valve\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-AMAT-05\n2. **Valve inspection**: Check particle accumulation\n3. **Valve cleaning**: Remove all particles\n4. **Seal replacement**: P/N 839-0678 valve seal\n5. **Particle verification**: <0.05 particles/cm\u00b2\n\n## Prevention Measures\n\n- Add slit valve cleaning to PM\n- Monitor valve seal condition\n- Track edge position defects for valve issues\n\n**Severity**: Major\n**Yield Impact**: 15%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized defects at 5 o'clock position on lot W2024-4521. Defects only during first hour of production. Warm-up related. 8% yield loss.\n\nProcess Context: ETCH-TEL-07. Tool at 5 o'clock shows cold-start behavior. Thermal expansion during warm-up affecting edge clearance at 5 o'clock. Clearance marginal when cold.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Cold-start thermal expansion affecting edge clearance\n- 5 o'clock defects during first hour \u2192 warm-up issue\n- Thermal expansion affecting clearance\n- Clearance marginal when tool cold\n- 5 o'clock \u2192 specific clearance geometry\n\n**Correlation Reasoning**:\n- First hour only \u2192 thermal transient\n- Warm-up related \u2192 expansion effect\n- 5 o'clock \u2192 minimum clearance point\n- Marginal design \u2192 temperature sensitivity\n\n## Corrective Actions\n\n1. **Immediate**: Extend warm-up time\n2. **Clearance adjustment**: Increase margin at 5 o'clock\n3. **Thermal stabilization**: Verify stable before production\n4. **Dummy wafers**: Process conditioning wafers first\n5. **Verification**: No defects after warm-up\n\n## Prevention Measures\n\n- Implement warm-up procedure before production\n- Design clearances for cold-start condition\n- Monitor first-wafer yield after idle\n\n**Severity**: Minor\n**Yield Impact**: 8%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized defects at 8 o'clock position on lot W2024-5632. Defects at handler buffer station position. Station 8 o'clock contact. 16% yield loss.\n\nProcess Context: HANDLER-BROOKS-09. Buffer station has misaligned guide at 8 o'clock. Wafer edge contacting guide during wait. Guide position shifted from vibration.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Buffer station guide misalignment causing edge contact\n- 8 o'clock defects \u2192 guide position\n- Buffer station \u2192 storage/wait location\n- Guide misaligned \u2192 contact created\n- Vibration \u2192 alignment drift cause\n\n**Correlation Reasoning**:\n- 8 o'clock \u2192 guide geometry\n- Buffer location \u2192 wait position\n- Misalignment \u2192 contact mechanism\n- Vibration source \u2192 drift cause\n\n## Corrective Actions\n\n1. **Immediate**: Tool down HANDLER-BROOKS-09\n2. **Guide alignment**: Check 8 o'clock position\n3. **Realign guide**: Correct position, secure fasteners\n4. **Clearance verification**: No edge contact\n5. **Vibration check**: Address vibration source\n\n## Prevention Measures\n\n- Add guide alignment to PM checklist\n- Secure guide mounting against vibration\n- Monitor buffer position defects\n\n**Severity**: Major\n**Yield Impact**: 16%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized defects at 11 o'clock position on lot W2024-6743. Defects appear after specific recipe sequence. Process integration issue. 12% yield loss.\n\nProcess Context: ETCH-LAM-08 after CVD-AMAT-06. Film edge profile from CVD causing etch loading at 11 o'clock. CVD edge uniformity issue at that position.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: CVD edge non-uniformity causing downstream etch loading\n- 11 o'clock defects \u2192 specific edge position\n- Recipe sequence dependent \u2192 process integration\n- CVD edge profile \u2192 etch loading variation\n- Process-to-process interaction\n\n**Correlation Reasoning**:\n- Sequence-dependent \u2192 integration issue\n- Edge profile \u2192 CVD source\n- Etch loading \u2192 thickness-dependent etch\n- 11 o'clock \u2192 CVD non-uniformity position\n\n## Corrective Actions\n\n1. **Investigation**: Check CVD edge uniformity at 11 o'clock\n2. **CVD optimization**: Improve edge uniformity\n3. **Etch adjustment**: Compensate for edge loading\n4. **Integration test**: Verify sequence optimization\n5. **Qualification**: Both tools qualified together\n\n## Prevention Measures\n\n- Include edge uniformity in CVD qualification\n- Characterize process integration effects\n- Monitor edge position defects by sequence\n\n**Severity**: Major\n**Yield Impact**: 12%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized defects near notch but offset 15\u00b0 clockwise on lot W2024-7854. Consistent offset from notch on all wafers. Handler orientation issue. 9% yield loss.\n\nProcess Context: HANDLER-TEL-08. Notch alignment sensor calibration off by 15\u00b0. Wafer placed with consistent rotational error. Sensor drift since last calibration.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Notch alignment sensor calibration drift\n- 15\u00b0 offset from notch \u2192 alignment error\n- Consistent on all wafers \u2192 systematic\n- Sensor calibration drift \u2192 15\u00b0 error\n- Rotational placement error\n\n**Correlation Reasoning**:\n- Offset from notch \u2192 alignment issue\n- Consistent \u2192 calibration error\n- 15\u00b0 offset \u2192 quantifiable drift\n- Sensor \u2192 notch finder component\n\n## Corrective Actions\n\n1. **Immediate**: Tool down HANDLER-TEL-08\n2. **Sensor calibration**: Full notch sensor cal\n3. **Alignment verification**: \u00b10.1\u00b0 specification\n4. **Test wafers**: Verify correct orientation\n5. **Cal schedule**: Review calibration interval\n\n## Prevention Measures\n\n- Reduce notch sensor calibration interval\n- Add alignment verification to PM\n- Monitor orientation-related defects\n\n**Severity**: Minor\n**Yield Impact**: 9%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized defects at flat position (200mm legacy) on lot W2024-8965. Defects along flat edge only. 200mm process. 11% yield loss.\n\nProcess Context: HANDLER-LEGACY-03. Flat edge handler showing wear at contact points. 200mm process with flat orientation. Flat guide worn from extended use.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Flat edge guide wear causing contact damage\n- Defects at flat position \u2192 flat handling\n- 200mm legacy \u2192 flat orientation process\n- Guide worn at contact points\n- Extended use \u2192 wear accumulation\n\n**Correlation Reasoning**:\n- Flat edge \u2192 flat handling geometry\n- 200mm specific \u2192 flat-based process\n- Guide wear \u2192 contact mechanism\n- Edge damage \u2192 guide contact\n\n## Corrective Actions\n\n1. **Immediate**: Tool down HANDLER-LEGACY-03\n2. **Guide inspection**: Check flat edge guides\n3. **Replace guides**: P/N 634-0789 guide set\n4. **Alignment verification**: Proper flat handling\n5. **Test wafers**: Clean flat edges\n\n## Prevention Measures\n\n- Add flat guide inspection to PM\n- Track guide wear for 200mm tools\n- Consider guide upgrade material\n\n**Severity**: Major\n**Yield Impact**: 11%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized defects at handler approach direction on lot W2024-9076. Defects at 3 o'clock (handler approach). Speed-related marks. 14% yield loss.\n\nProcess Context: HANDLER-YASKAWA-06. Handler approach speed too high. Deceleration causing edge slip. Speed at 150% of recommended for this wafer type.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Excessive handler approach speed causing edge slip\n- 3 o'clock \u2192 approach direction\n- Speed-related marks \u2192 motion correlation\n- 150% of recommended speed \u2192 excessive\n- Deceleration causing slip/contact\n\n**Correlation Reasoning**:\n- Approach direction \u2192 handler geometry\n- Speed marks \u2192 velocity correlation\n- Excessive speed \u2192 force issue\n- Deceleration \u2192 slip mechanism\n\n## Corrective Actions\n\n1. **Immediate**: Reduce handler speed to spec\n2. **Recipe update**: Correct speed parameters\n3. **Motion verification**: Smooth acceleration/deceleration\n4. **Test wafers**: No edge marks at correct speed\n5. **Documentation**: Update recipe for wafer type\n\n## Prevention Measures\n\n- Use recommended speeds for each wafer type\n- Lock critical motion parameters\n- Monitor edge defects vs. handler speed\n\n**Severity**: Major\n**Yield Impact**: 14%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized defects at 6 o'clock position on lot W2024-0298. Defects at exhaust port location. Chamber exhaust asymmetry. 10% yield loss.\n\nProcess Context: ETCH-AMAT-07. Chamber exhaust port at 6 o'clock. Local gas flow perturbation at exhaust. Etch uniformity affected at exhaust vicinity.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chamber exhaust asymmetry affecting edge uniformity\n- 6 o'clock \u2192 exhaust port location\n- Gas flow perturbation \u2192 pumping effect\n- Local etch variation at exhaust\n- Exhaust asymmetry \u2192 single port design\n\n**Correlation Reasoning**:\n- Exhaust position \u2192 6 o'clock correlation\n- Flow perturbation \u2192 pumping mechanism\n- Edge effect \u2192 port proximity\n- Design-related \u2192 chamber geometry\n\n## Corrective Actions\n\n1. **Process review**: Optimize for exhaust asymmetry\n2. **Flow adjustment**: Modify gas injection to compensate\n3. **Pumping optimization**: Consider baffle addition\n4. **Recipe tuning**: Edge compensation parameters\n5. **Verification**: Check 6 o'clock uniformity\n\n## Prevention Measures\n\n- Design for exhaust influence in recipes\n- Include edge position in uniformity qualification\n- Monitor exhaust-related edge effects\n\n**Severity**: Minor\n**Yield Impact**: 10%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized defects at 9 o'clock position on lot W2024-1409. Defects after cassette transfer. Cassette slot damage. 13% yield loss.\n\nProcess Context: CASSETTE-2847 (200mm legacy). Slot 15 at 9 o'clock showing damage. Burr on slot contact point. Only wafers from slot 15 affected.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Cassette slot 15 burr causing edge damage\n- 9 o'clock \u2192 slot contact position\n- Slot 15 specific \u2192 single slot damage\n- Burr on contact point \u2192 damage source\n- Cassette-specific \u2192 CASSETTE-2847\n\n**Correlation Reasoning**:\n- Slot-specific \u2192 not handler\n- 9 o'clock \u2192 slot geometry\n- Burr \u2192 contact damage\n- Single cassette \u2192 cassette issue\n\n## Corrective Actions\n\n1. **Immediate**: Quarantine CASSETTE-2847\n2. **Slot inspection**: Check slot 15 for burr\n3. **Repair or scrap**: Based on damage extent\n4. **Fleet check**: Inspect similar cassettes\n5. **Slot-level tracking**: Identify cassette issues\n\n## Prevention Measures\n\n- Add slot inspection to cassette maintenance\n- Track defects by cassette slot\n- Regular cassette condition audits\n\n**Severity**: Major\n**Yield Impact**: 13%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized defects at 2 o'clock position on lot W2024-2510. Defects at ESC edge seal location. Seal degradation pattern. 17% yield loss.\n\nProcess Context: ETCH-LAM-09. ESC edge seal at 2 o'clock showing wear. Vacuum leak at worn seal. Plasma disturbance at seal leak location.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: ESC edge seal degradation causing plasma disturbance\n- 2 o'clock \u2192 ESC seal position\n- Seal wear \u2192 vacuum leak\n- Plasma disturbance at leak location\n- Localized defects from plasma non-uniformity\n\n**Correlation Reasoning**:\n- ESC seal \u2192 2 o'clock geometry\n- Vacuum leak \u2192 plasma effect\n- Wear pattern \u2192 degradation\n- Edge position \u2192 seal location\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-09\n2. **ESC inspection**: Check seal at 2 o'clock\n3. **Seal replacement**: P/N 839-0890 edge seal\n4. **Vacuum verification**: No leaks after replacement\n5. **Plasma check**: Uniform at edge\n\n## Prevention Measures\n\n- Track ESC seal condition\n- Include seal inspection in PM\n- Monitor edge uniformity for seal wear\n\n**Severity**: Major\n**Yield Impact**: 17%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized defects at 4 o'clock position on lot W2024-3621. Only on wafers with high-stress film. Film delamination at edge. 15% yield loss.\n\nProcess Context: CVD-TEL-05, Recipe: HIGH_STRESS_NITRIDE. High-stress film causing edge delamination. Stress concentration at 4 o'clock. Edge adhesion failure.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: High-stress film edge delamination\n- 4 o'clock \u2192 stress concentration point\n- High-stress film \u2192 delamination driver\n- Edge adhesion failure \u2192 film peeling\n- Wafer-specific \u2192 high-stress films only\n\n**Correlation Reasoning**:\n- Stress correlation \u2192 film type\n- Edge position \u2192 stress concentration\n- Delamination \u2192 adhesion failure\n- 4 o'clock \u2192 geometric stress point\n\n## Corrective Actions\n\n1. **Process review**: Stress optimization at edge\n2. **Adhesion enhancement**: Edge treatment consideration\n3. **Film modification**: Reduce stress if possible\n4. **Edge exclusion**: Consider edge exclusion adjustment\n5. **Verification**: No delamination after optimization\n\n## Prevention Measures\n\n- Characterize edge stress for high-stress films\n- Include edge adhesion in film qualification\n- Monitor edge delamination by film type\n\n**Severity**: Major\n**Yield Impact**: 15%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized defects at 7 o'clock position on lot W2024-4732. Defects appear after wet clean step. Edge dry-out pattern. 8% yield loss.\n\nProcess Context: WET-CLEAN-05, Recipe: PRE_GATE_CLEAN. Spin dry at 7 o'clock showing incomplete dry. Water mark defects. Spin dry nozzle position asymmetric.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Asymmetric spin dry causing water marks\n- 7 o'clock \u2192 dry nozzle position\n- Incomplete dry \u2192 water marks\n- Spin dry asymmetry \u2192 uneven drying\n- Nozzle position \u2192 dry pattern\n\n**Correlation Reasoning**:\n- 7 o'clock \u2192 nozzle geometry\n- Water marks \u2192 drying failure\n- Asymmetric \u2192 dry pattern\n- Wet clean \u2192 process source\n\n## Corrective Actions\n\n1. **Immediate**: Check spin dry nozzle position\n2. **Nozzle adjustment**: Optimize for uniform dry\n3. **Dry time review**: Extend if needed\n4. **N2 flow check**: Verify adequate dry gas\n5. **Test wafers**: No water marks\n\n## Prevention Measures\n\n- Include dry uniformity in qualification\n- Regular nozzle position verification\n- Monitor water mark defects by position\n\n**Severity**: Minor\n**Yield Impact**: 8%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized defects at 10 o'clock position on lot W2024-5843. Defects at handler centering mechanism. Centering error. 11% yield loss.\n\nProcess Context: HANDLER-BROOKS-11. Centering mechanism at 10 o'clock position off calibration. Edge contact during centering. Mechanism calibration drifted.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Centering mechanism calibration drift causing edge contact\n- 10 o'clock \u2192 centering mechanism position\n- Edge contact \u2192 calibration error\n- Mechanism drift \u2192 systematic offset\n- Centering function \u2192 handler component\n\n**Correlation Reasoning**:\n- Centering position \u2192 10 o'clock geometry\n- Contact \u2192 calibration error\n- Drift \u2192 gradual onset\n- Handler mechanism \u2192 component identification\n\n## Corrective Actions\n\n1. **Immediate**: Tool down HANDLER-BROOKS-11\n2. **Centering calibration**: Full mechanism cal\n3. **Edge clearance**: Verify no contact\n4. **Test wafers**: Clean centering operation\n5. **Cal schedule**: Review interval\n\n## Prevention Measures\n\n- Regular centering mechanism calibration\n- Include in PM checklist\n- Monitor edge defects for centering issues\n\n**Severity**: Major\n**Yield Impact**: 11%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized defects at 1 o'clock position on lot W2024-6954. Defects correlate with specific operator. Operator technique issue. 6% yield loss.\n\nProcess Context: Manual load operation. Operator A shows defects at 1 o'clock. Operator B clean. Operator A holding wafer incorrectly during manual load.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Operator handling technique causing edge contact\n- 1 o'clock \u2192 operator grip position\n- Operator-specific \u2192 handling technique\n- Manual load \u2192 human factor\n- Operator A only \u2192 training need\n\n**Correlation Reasoning**:\n- Operator correlation \u2192 human variable\n- 1 o'clock \u2192 grip position\n- Manual operation \u2192 technique dependent\n- Single operator \u2192 training gap\n\n## Corrective Actions\n\n1. **Immediate**: Retrain Operator A\n2. **Technique review**: Proper handling demonstration\n3. **Supervision**: Monitor until technique verified\n4. **All operators**: Refresh training\n5. **Verification**: No defects with correct technique\n\n## Prevention Measures\n\n- Regular handling technique training\n- Operator certification program\n- Track defects by operator for trends\n\n**Severity**: Minor\n**Yield Impact**: 6%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized defects at 5 o'clock position on lot W2024-7065. Defects at CMP retaining ring position. Local over-polish. 14% yield loss.\n\nProcess Context: CMP-AMAT-09. Retaining ring wear at 5 o'clock creating pressure variation. Local over-polish at worn ring position. Ring at 80% life.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Retaining ring wear causing localized over-polish\n- 5 o'clock \u2192 ring wear position\n- Local over-polish \u2192 pressure variation\n- Ring wear at specific location\n- 80% life \u2192 approaching replacement\n\n**Correlation Reasoning**:\n- Retaining ring \u2192 5 o'clock geometry\n- Wear pattern \u2192 localized pressure\n- Over-polish \u2192 excess removal\n- Ring condition \u2192 wear correlation\n\n## Corrective Actions\n\n1. **Immediate**: Inspect retaining ring\n2. **Replace ring**: P/N 716-0890 if wear confirmed\n3. **Pressure verification**: Uniform after replacement\n4. **Polish test**: No local over-polish\n5. **Ring tracking**: Monitor wear pattern\n\n## Prevention Measures\n\n- Replace retaining ring at 75% life\n- Monitor ring wear pattern\n- Track edge uniformity for ring wear\n\n**Severity**: Major\n**Yield Impact**: 14%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized defects at 8 o'clock position on lot W2024-8176. Defects at clamp ring contact point. Clamp contamination. 10% yield loss.\n\nProcess Context: ETCH-TEL-09. Clamp ring at 8 o'clock showing particle accumulation. Particles transferring to wafer at clamp point. Clamp not cleaned in 3 PMs.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Clamp ring particle accumulation contaminating wafer\n- 8 o'clock \u2192 clamp contact position\n- Particle accumulation on clamp\n- Transfer to wafer during clamping\n- 3 PMs without clamp cleaning \u2192 buildup\n\n**Correlation Reasoning**:\n- Clamp position \u2192 8 o'clock geometry\n- Particles \u2192 contamination transfer\n- Accumulation \u2192 cleaning neglected\n- Contact point \u2192 transfer mechanism\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-TEL-09\n2. **Clamp cleaning**: Remove particle accumulation\n3. **Full inspection**: Check all clamp areas\n4. **Particle verification**: Clean clamp confirmed\n5. **PM update**: Add clamp cleaning to checklist\n\n## Prevention Measures\n\n- Add clamp cleaning to every PM\n- Include clamp inspection in PM checklist\n- Monitor edge position particle defects\n\n**Severity**: Minor\n**Yield Impact**: 10%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized defects at 11 o'clock position on lot W2024-9287. Defects at edge bevel. Bevel coating issue. 7% yield loss.\n\nProcess Context: COAT-TEL-09, Recipe: RESIST_COAT. Edge bevel coating at 11 o'clock showing defects. Bevel rinse nozzle misaligned. Incomplete bevel cleaning.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Bevel rinse nozzle misalignment causing incomplete clean\n- 11 o'clock \u2192 bevel rinse position\n- Edge bevel defects \u2192 coating issue\n- Nozzle misaligned \u2192 incomplete rinse\n- Residual resist at bevel\n\n**Correlation Reasoning**:\n- Bevel location \u2192 rinse mechanism\n- 11 o'clock \u2192 nozzle position\n- Incomplete clean \u2192 misalignment\n- Coating \u2192 process source\n\n## Corrective Actions\n\n1. **Immediate**: Check bevel rinse nozzle position\n2. **Nozzle alignment**: Correct to specification\n3. **Rinse verification**: Complete bevel coverage\n4. **Test wafers**: Clean bevel confirmed\n5. **PM update**: Add nozzle position check\n\n## Prevention Measures\n\n- Regular nozzle position verification\n- Include in daily PM checklist\n- Monitor bevel defects by position\n\n**Severity**: Minor\n**Yield Impact**: 7%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized defects at 3 o'clock position on lot W2024-0408. Defects after thermal process. Thermal stress at edge. 16% yield loss.\n\nProcess Context: THERMAL-TEL-06, Recipe: RTP_ANNEAL. Temperature spike at 3 o'clock edge position. Susceptor hot spot. Thermal stress causing edge defects.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Susceptor hot spot causing edge thermal stress\n- 3 o'clock \u2192 hot spot position\n- Temperature spike \u2192 thermal stress\n- Susceptor degradation \u2192 hot spot source\n- Edge defects \u2192 thermal damage\n\n**Correlation Reasoning**:\n- Temperature variation \u2192 thermal mechanism\n- 3 o'clock \u2192 susceptor position\n- Hot spot \u2192 localized overheating\n- Stress defects \u2192 thermal damage mode\n\n## Corrective Actions\n\n1. **Immediate**: Tool down THERMAL-TEL-06\n2. **Susceptor inspection**: Check for degradation\n3. **Replace susceptor**: P/N 817-0567 if degraded\n4. **Thermal mapping**: Verify uniform temperature\n5. **Stress test**: No edge thermal defects\n\n## Prevention Measures\n\n- Monitor susceptor temperature uniformity\n- Track susceptor condition over time\n- Include edge thermal check in PM\n\n**Severity**: Major\n**Yield Impact**: 16%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized defects at 6 o'clock position on lot W2024-1519. Defects at wafer notch opposite side. Stress concentration. 9% yield loss.\n\nProcess Context: CVD-AMAT-10, Recipe: HIGH_STRESS_SIN. Stress concentration at 6 o'clock (opposite notch). Film stress causing edge cracking. Asymmetric stress pattern.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Film stress concentration opposite notch\n- 6 o'clock \u2192 notch opposite position\n- Stress concentration \u2192 asymmetric stress\n- Edge cracking \u2192 stress failure\n- High-stress film \u2192 stress driver\n\n**Correlation Reasoning**:\n- Opposite notch \u2192 stress geometry\n- Asymmetric \u2192 notch influence\n- Cracking \u2192 stress failure mode\n- High stress \u2192 film characteristic\n\n## Corrective Actions\n\n1. **Process review**: Stress management at edge\n2. **Film optimization**: Reduce stress if possible\n3. **Edge treatment**: Consider stress relief\n4. **Design review**: Edge exclusion consideration\n5. **Verification**: No cracking after optimization\n\n## Prevention Measures\n\n- Characterize stress distribution for high-stress films\n- Consider notch influence on stress\n- Monitor edge cracking by position\n\n**Severity**: Minor\n**Yield Impact**: 9%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized defects at 9 o'clock position on lot W2024-2630. Defects at probe card contact during test. Probe damage. 18% yield loss.\n\nProcess Context: PROBER-KLA-05. Probe card at 9 o'clock position showing worn probes. Excessive contact force causing damage. Probes at 500,000 touchdowns.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Worn probe card causing edge die damage\n- 9 o'clock \u2192 probe position\n- Worn probes \u2192 excessive contact\n- 500,000 touchdowns \u2192 wear accumulation\n- Edge die damage \u2192 probe-related\n\n**Correlation Reasoning**:\n- Probe position \u2192 9 o'clock edge\n- Worn probes \u2192 damage mechanism\n- High touchdowns \u2192 wear correlation\n- Edge die \u2192 probe contact area\n\n## Corrective Actions\n\n1. **Immediate**: Replace probe card\n2. **Card inspection**: Document wear pattern\n3. **Touchdown limit**: Enforce replacement schedule\n4. **Verification**: Clean probing after replacement\n5. **Die review**: Assess damaged die\n\n## Prevention Measures\n\n- Replace probe cards at 400,000 touchdowns\n- Track touchdown count per card\n- Monitor edge die yield for probe wear\n\n**Severity**: Major\n**Yield Impact**: 18%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized defects at 12 o'clock position on lot W2024-3741. Defects at FOUP opener mechanism. Opener contact issue. 12% yield loss.\n\nProcess Context: OPENER-BROOKS-02. FOUP opener at 12 o'clock showing door open mechanism issue. Wafer edge contacted during door open sequence. Mechanism needs adjustment.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: FOUP opener mechanism contacting wafer edge\n- 12 o'clock \u2192 opener position\n- Door open sequence \u2192 contact timing\n- Mechanism issue \u2192 contact created\n- Opener-specific \u2192 OPENER-BROOKS-02\n\n**Correlation Reasoning**:\n- Opener position \u2192 12 o'clock geometry\n- Door sequence \u2192 contact mechanism\n- Adjustment needed \u2192 calibration\n- Single opener \u2192 component issue\n\n## Corrective Actions\n\n1. **Immediate**: Tool down OPENER-BROOKS-02\n2. **Mechanism inspection**: Check door open sequence\n3. **Adjustment**: Correct mechanism clearance\n4. **Motion verification**: No wafer contact\n5. **Test wafers**: Clean edge through opener\n\n## Prevention Measures\n\n- Regular opener mechanism check\n- Include in PM schedule\n- Monitor edge defects by opener\n\n**Severity**: Major\n**Yield Impact**: 12%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Randomly distributed particle defects across lot W2024-4521. No systematic pattern observed. All 25 wafers affected with 50-200 particles each. 22% yield loss. Multiple tools show same issue.\n\nProcess Context: Fab-wide particle event. Cleanroom particle counts elevated to 5 particles/ft\u00b3 @ 0.1\u00b5m (spec: <1). HEPA filter in Bay 3 showing degradation. Multiple process tools affected.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Cleanroom HEPA filter degradation causing fab-wide contamination\n- Random distribution \u2192 airborne particles\n- All wafers affected \u2192 environmental source\n- Multiple tools affected \u2192 not tool-specific\n- HEPA filter degradation \u2192 particle source\n- 5 particles/ft\u00b3 vs. <1 spec \u2192 5x contamination\n\n**Correlation Reasoning**:\n- Multiple tools \u2192 environmental, not equipment\n- Random pattern \u2192 airborne deposition\n- Elevated particle counts \u2192 measurement confirms\n- Bay 3 correlation \u2192 filter location\n\n## Corrective Actions\n\n1. **Immediate**: Alert facilities, escalate particle event\n2. **Filter replacement**: Replace degraded HEPA in Bay 3\n3. **Particle monitoring**: Verify counts return to <1/ft\u00b3\n4. **Lot hold**: Hold affected lots for disposition\n5. **Tool purge**: Run particle wafers on affected tools\n\n## Prevention Measures\n\n- Implement HEPA filter life tracking\n- Configure particle count alarms at 2 particles/ft\u00b3\n- Regular filter integrity testing\n\n**Severity**: Critical\n**Yield Impact**: 22%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random defects on lot W2024-5632. Defects randomly distributed, no pattern. 15% yield loss. Issue only on single tool CVD-AMAT-05. Other tools clean.\n\nProcess Context: CVD-AMAT-05 showing random particle contamination. Process chemical filter at 8 months (spec: 6 months). Filter degradation releasing particles into process.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Process chemical filter degradation releasing particles\n- Random distribution \u2192 particle source\n- Single tool \u2192 tool-specific contamination\n- Filter at 8 months exceeds 6-month spec\n- Filter degradation \u2192 particle release\n\n**Correlation Reasoning**:\n- Tool-specific \u2192 not environmental\n- Random pattern \u2192 chemical delivery particles\n- Filter age \u2192 degradation mechanism\n- Other tools clean \u2192 confirms single source\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-AMAT-05\n2. **Replace filter**: Process chemical filter P/N 534-0567\n3. **Line purge**: Purge lines after filter change\n4. **Particle verification**: <0.05 particles/cm\u00b2\n5. **Resume**: After particle qualification\n\n## Prevention Measures\n\n- Enforce 6-month filter replacement\n- Track filter age with alerts\n- Add filter pressure drop monitoring\n\n**Severity**: Major\n**Yield Impact**: 15%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random particle defects on lot W2024-6743. Increasing trend over past 3 days. 18% yield loss today vs. 8% 3 days ago. All tools affected in wet clean area.\n\nProcess Context: Wet clean area showing gradual contamination increase. DI water resistivity dropped to 15 M\u03a9\u00b7cm (spec: >18). DI water system filter approaching end of life.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: DI water quality degradation from filter end-of-life\n- Random defects \u2192 water-borne particles\n- Increasing trend \u2192 progressive degradation\n- Wet clean area specific \u2192 water system\n- Resistivity 15 vs. 18 M\u03a9\u00b7cm \u2192 quality drop\n\n**Correlation Reasoning**:\n- Trending increase \u2192 gradual degradation\n- Wet clean area \u2192 water contact processes\n- Resistivity drop \u2192 water quality confirmation\n- Filter age \u2192 degradation mechanism\n\n## Corrective Actions\n\n1. **Immediate**: Alert facilities to DI water issue\n2. **Filter replacement**: DI water system filters\n3. **Water quality**: Verify resistivity >18 M\u03a9\u00b7cm\n4. **Particle check**: Water particle count verification\n5. **Resume**: After water quality restored\n\n## Prevention Measures\n\n- Monitor DI water quality continuously\n- Configure alarm at resistivity <17 M\u03a9\u00b7cm\n- Proactive filter replacement schedule\n\n**Severity**: Critical\n**Yield Impact**: 18%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random defects across lot W2024-7854. Defects appear as metallic particles. 14% yield loss. Issue started after chemical drum change yesterday.\n\nProcess Context: WET-ETCH-03, Recipe: HF_CLEAN. New chemical drum installed yesterday. Chemical purity certificate shows spec compliance but particles present in drum bottom.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: New chemical drum contamination\n- Random metallic particles \u2192 chemical source\n- Started after drum change \u2192 temporal correlation\n- Chemical drum bottom \u2192 particle accumulation\n- Purity cert OK \u2192 particles not purity issue\n\n**Correlation Reasoning**:\n- Drum change timing \u2192 clear correlation\n- Metallic particles \u2192 contamination type\n- Drum bottom \u2192 settling during transport\n- Single chemical \u2192 source identification\n\n## Corrective Actions\n\n1. **Immediate**: Replace suspect drum\n2. **Chemical sample**: Test drum for particles\n3. **Line purge**: Flush delivery system\n4. **Verification**: Process test wafers\n5. **Vendor communication**: Report contamination issue\n\n## Prevention Measures\n\n- Implement incoming chemical particle testing\n- Allow drum settling before use\n- Track chemical lot numbers\n\n**Severity**: Major\n**Yield Impact**: 14%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Randomly distributed defects on lot W2024-8965. Defects only on wafers processed during night shift. Day shift wafers clean. 20% yield loss on night shift.\n\nProcess Context: Multiple tools, night shift affected. Cleanroom maintenance performed during night shift. Maintenance activities generating particles. HVAC balance disturbed during work.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Night shift maintenance activities generating particles\n- Night shift only \u2192 maintenance timing\n- Multiple tools \u2192 not equipment-specific\n- Maintenance during production \u2192 particle generation\n- HVAC disturbance \u2192 contamination spread\n\n**Correlation Reasoning**:\n- Shift-specific \u2192 activity correlation\n- Maintenance timing \u2192 night shift scheduled\n- Multiple tools \u2192 environmental contamination\n- HVAC balance \u2192 particle dispersion\n\n## Corrective Actions\n\n1. **Immediate**: Review maintenance activities\n2. **Schedule adjustment**: No maintenance during production\n3. **Particle monitoring**: Enhanced during maintenance\n4. **Lot disposition**: Review night shift wafers\n5. **Procedure update**: Maintenance isolation requirements\n\n## Prevention Measures\n\n- Schedule maintenance during production breaks\n- Implement isolation protocols for maintenance\n- Enhanced particle monitoring during maintenance\n\n**Severity**: Major\n**Yield Impact**: 20%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random defects on lot W2024-9076. Organic contamination (carbon-based) detected. 12% yield loss. Affecting tools in Bay 5 only.\n\nProcess Context: Bay 5 showing AMC (Airborne Molecular Contamination) elevation. AMC levels at 3 ppb (spec: <1 ppb). New construction adjacent to Bay 5. Outgassing from construction materials.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: AMC from adjacent construction outgassing\n- Organic contamination \u2192 AMC source\n- Bay 5 specific \u2192 location proximity\n- 3 ppb vs. <1 ppb spec \u2192 3x elevation\n- Adjacent construction \u2192 outgassing source\n\n**Correlation Reasoning**:\n- Bay-specific \u2192 geographic correlation\n- Organic/carbon \u2192 AMC signature\n- Construction timing \u2192 source identification\n- AMC elevation \u2192 measurement confirms\n\n## Corrective Actions\n\n1. **Immediate**: Alert facilities to AMC issue\n2. **Barrier enhancement**: Seal construction interface\n3. **Air filtration**: Increase AMC filtering\n4. **Monitoring**: Continuous AMC monitoring\n5. **Production routing**: Consider Bay 5 production hold\n\n## Prevention Measures\n\n- AMC monitoring near construction activities\n- Barrier requirements for adjacent work\n- Pre-construction AMC impact assessment\n\n**Severity**: Major\n**Yield Impact**: 12%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random particle defects on lot W2024-0187. Cross-contamination between lots detected. 16% yield loss. Previous lot was different product with different chemistry.\n\nProcess Context: ETCH-LAM-06, Recipe: OXIDE_ETCH. Previous lot used aggressive chemistry. Inadequate purge between lots. Residual chemistry affecting current lot.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Inadequate purge between incompatible lots\n- Cross-contamination \u2192 previous lot residue\n- Different chemistry \u2192 incompatibility risk\n- Inadequate purge \u2192 contamination transfer\n- Random defects \u2192 residual distribution\n\n**Correlation Reasoning**:\n- Lot sequence \u2192 previous lot correlation\n- Different chemistry \u2192 contamination source\n- Purge inadequate \u2192 transfer mechanism\n- Random \u2192 residual pattern\n\n## Corrective Actions\n\n1. **Immediate**: Extended purge cycle\n2. **Chamber clean**: If contamination severe\n3. **Recipe review**: Chemistry compatibility matrix\n4. **Purge optimization**: Extend for incompatible sequences\n5. **Lot disposition**: Review affected wafers\n\n## Prevention Measures\n\n- Define lot sequencing rules by chemistry\n- Implement extended purge for incompatible lots\n- Track lot sequence for contamination risk\n\n**Severity**: Major\n**Yield Impact**: 16%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random defects across lot W2024-1298. Defects trending worse toward end of lot. First wafers clean, last wafers heavily defected. 25% yield loss on lot second half.\n\nProcess Context: CVD-AMAT-08, Recipe: TEOS_CAP. Chamber contamination accumulating during lot processing. Chamber not cleaned between lots. Contamination building lot-over-lot.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Progressive chamber contamination during lot\n- Trend toward lot end \u2192 accumulation pattern\n- First wafers clean \u2192 started clean\n- Last wafers heavy defects \u2192 contamination buildup\n- No inter-lot clean \u2192 accumulation mechanism\n\n**Correlation Reasoning**:\n- Progressive trend \u2192 buildup over time\n- Lot position correlation \u2192 processing order\n- No clean \u2192 accumulation allowed\n- Chamber \u2192 source location\n\n## Corrective Actions\n\n1. **Immediate**: Chamber clean before next lot\n2. **Clean recipe**: Implement inter-lot clean\n3. **Lot size review**: Reduce lot size if needed\n4. **Monitoring**: Track contamination vs. wafer count\n5. **Optimization**: Balance throughput vs. clean frequency\n\n## Prevention Measures\n\n- Implement periodic chamber clean (every N wafers)\n- Monitor defect trend within lots\n- Define maximum wafers between cleans\n\n**Severity**: Critical\n**Yield Impact**: 25%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random defects on lot W2024-2309. Particles identified as photoresist fragments. 11% yield loss. Defects on wafers after coating step.\n\nProcess Context: COAT-TEL-05, Recipe: RESIST_COAT. Resist supply showing degradation. Resist bottle at 95% empty with sediment. Sediment particles dispensing onto wafers.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Resist sediment dispensing at low bottle level\n- Resist fragments \u2192 resist source\n- Post-coating \u2192 coating process\n- 95% empty \u2192 sediment reached\n- Bottle bottom \u2192 sediment accumulation\n\n**Correlation Reasoning**:\n- Resist particles \u2192 material identification\n- Low bottle level \u2192 sediment exposure\n- Coating correlation \u2192 dispense timing\n- Random \u2192 sediment distribution\n\n## Corrective Actions\n\n1. **Immediate**: Replace resist bottle\n2. **Line purge**: Clear resist lines\n3. **Nozzle clean**: Remove any sediment\n4. **Test wafers**: Verify clean dispense\n5. **Bottle management**: Don't use below threshold\n\n## Prevention Measures\n\n- Replace resist bottles at 90% empty\n- Implement bottle level tracking\n- Regular resist filtration verification\n\n**Severity**: Minor\n**Yield Impact**: 11%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random defects across lot W2024-3410. Metallic contamination (Fe detected). 17% yield loss. Affecting wafers from specific cassette handling.\n\nProcess Context: CASSETTE-3456 (200mm legacy process). Cassette showing corrosion on pins. Fe contamination from corroded cassette pins. Cassette at 3 years age.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Cassette pin corrosion releasing Fe contamination\n- Metallic Fe \u2192 metal source\n- Specific cassette \u2192 CASSETTE-3456\n- Pin corrosion \u2192 Fe release mechanism\n- 3 years \u2192 corrosion accumulation\n\n**Correlation Reasoning**:\n- Cassette-specific \u2192 single cassette\n- Fe detected \u2192 metal identification\n- Corrosion \u2192 source mechanism\n- Age \u2192 degradation correlation\n\n## Corrective Actions\n\n1. **Immediate**: Quarantine CASSETTE-3456\n2. **Cassette inspection**: Document corrosion\n3. **Scrap cassette**: Corrosion = retirement\n4. **Fleet audit**: Check similar-age cassettes\n5. **Contamination check**: TXRF on affected wafers\n\n## Prevention Measures\n\n- Implement cassette age tracking\n- Retire cassettes at 2 years\n- Regular cassette condition audits\n\n**Severity**: Major\n**Yield Impact**: 17%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random defects on lot W2024-4521. Defects appear as micro-scratches randomly distributed. 13% yield loss. Issue across multiple handlers.\n\nProcess Context: Fab-wide handler issue. Cleanroom humidity at 38% RH (spec: 40-50%). Low humidity causing electrostatic discharge during handling. ESD events creating micro-scratches.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Low humidity causing ESD during wafer handling\n- Micro-scratches \u2192 ESD damage pattern\n- Multiple handlers \u2192 environmental cause\n- Humidity 38% below 40% spec \u2192 ESD risk\n- Random distribution \u2192 ESD event pattern\n\n**Correlation Reasoning**:\n- Multiple handlers \u2192 not equipment-specific\n- Low humidity \u2192 ESD correlation\n- Micro-scratches \u2192 ESD damage signature\n- Fab-wide \u2192 environmental root cause\n\n## Corrective Actions\n\n1. **Immediate**: Alert facilities to humidity issue\n2. **Humidity correction**: Restore to 40-50% range\n3. **ESD verification**: Check ionizer operation\n4. **Production hold**: Consider until humidity stable\n5. **Lot disposition**: Review affected wafers\n\n## Prevention Measures\n\n- Monitor humidity continuously\n- Configure alarm at <40% RH\n- Ensure ionizer coverage at handlers\n\n**Severity**: Major\n**Yield Impact**: 13%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Randomly distributed defects on lot W2024-5632. Defects increasing over past week. 19% yield loss. Correlation with specific gas delivery manifold.\n\nProcess Context: Gas manifold GM-05 serving multiple tools. Manifold valve showing wear and particle generation. Valves at 2 years service without replacement.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Gas manifold valve wear generating particles\n- Random defects \u2192 gas-borne particles\n- Multiple tools \u2192 shared manifold\n- Valve wear \u2192 particle generation\n- 2 years \u2192 wear accumulation\n\n**Correlation Reasoning**:\n- Manifold correlation \u2192 shared component\n- Multiple tools \u2192 common source\n- Increasing trend \u2192 progressive wear\n- Valve age \u2192 wear mechanism\n\n## Corrective Actions\n\n1. **Immediate**: Isolate manifold GM-05\n2. **Valve replacement**: All manifold valves\n3. **Line purge**: After valve replacement\n4. **Particle verification**: Gas particle check\n5. **Resume**: After particle qualification\n\n## Prevention Measures\n\n- Implement manifold valve replacement schedule\n- Track valve age and condition\n- Gas particle monitoring at point of use\n\n**Severity**: Major\n**Yield Impact**: 19%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random defects on lot W2024-6743. Na contamination detected across wafers. 21% yield loss. Affecting all wet clean stations.\n\nProcess Context: Wet clean area showing Na contamination. Cleanroom glove batch showing Na leaching. New glove supplier started last week. Operator handling contributing Na.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Na-contaminated gloves from new supplier\n- Na contamination \u2192 alkali source\n- All wet clean stations \u2192 operator handling\n- New glove supplier \u2192 material change\n- Na leaching \u2192 contamination mechanism\n\n**Correlation Reasoning**:\n- Multiple stations \u2192 common factor\n- Na detected \u2192 contamination identification\n- Glove supplier change \u2192 temporal correlation\n- Handling \u2192 transfer mechanism\n\n## Corrective Actions\n\n1. **Immediate**: Replace all gloves from new supplier\n2. **Return to previous supplier**: Known-good gloves\n3. **Surface cleaning**: Clean handling surfaces\n4. **Glove testing**: Verify Na-free before use\n5. **Supplier qualification**: Enhanced incoming QC\n\n## Prevention Measures\n\n- Require glove contamination testing for new suppliers\n- Track glove lots in production\n- Regular contamination monitoring\n\n**Severity**: Critical\n**Yield Impact**: 21%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random defects on lot W2024-7854. Defects appear as tool marks but randomly placed. 10% yield loss. Single tool ETCH-LAM-07 affected.\n\nProcess Context: ETCH-LAM-07 chamber showing RF arcing events. Arcing creating random particle generation. RF match intermittent fault causing arcing.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: RF arcing events generating random particles\n- Tool marks \u2192 arc damage particles\n- Random placement \u2192 arcing is random\n- Single tool \u2192 equipment-specific\n- RF match fault \u2192 arcing cause\n\n**Correlation Reasoning**:\n- Single tool \u2192 not environmental\n- Random \u2192 arcing distribution\n- Tool marks \u2192 particle type\n- RF match \u2192 electrical source\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-07\n2. **RF diagnostics**: Check match network\n3. **Repair match**: Replace faulty components P/N 923-0567\n4. **Chamber inspection**: Check for arc damage\n5. **Verification**: No arcing after repair\n\n## Prevention Measures\n\n- Implement arc detection monitoring\n- Regular RF match network checks\n- Track arc events for trending\n\n**Severity**: Minor\n**Yield Impact**: 10%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Randomly distributed defects on lot W2024-8965. Defects correlate with specific operator. 15% yield loss. Operator C affected, Operators A and B clean.\n\nProcess Context: Manual loading operation. Operator C showing different technique. Hand contamination contributing particles. Glove protocol not followed correctly.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Operator contamination from improper technique\n- Random distribution \u2192 handling contamination\n- Operator-specific \u2192 Operator C only\n- Technique difference \u2192 handling variable\n- Glove protocol \u2192 not followed\n\n**Correlation Reasoning**:\n- Operator correlation \u2192 human factor\n- Random \u2192 handling distribution\n- A and B clean \u2192 confirms C issue\n- Technique \u2192 training need\n\n## Corrective Actions\n\n1. **Immediate**: Retrain Operator C\n2. **Technique review**: Proper handling demonstration\n3. **Glove protocol**: Reinforce requirements\n4. **Supervision**: Monitor until verified\n5. **All operators**: Refresh contamination training\n\n## Prevention Measures\n\n- Regular contamination control training\n- Operator certification program\n- Track defects by operator for trends\n\n**Severity**: Major\n**Yield Impact**: 15%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random defects across lot W2024-9076. Particles identified as quartz. 14% yield loss. Issue on tools with quartz components.\n\nProcess Context: Multiple etch tools showing quartz particle contamination. Quartz components (domes, liners) at end of life across bay. Coordinated end-of-life timing.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Quartz component end-of-life particle generation\n- Quartz particles \u2192 component material\n- Multiple tools \u2192 coordinated aging\n- End-of-life \u2192 wear mechanism\n- Bay-wide \u2192 installation timing correlation\n\n**Correlation Reasoning**:\n- Material identification \u2192 quartz source\n- Multiple tools \u2192 common PM timing\n- End-of-life \u2192 wear-induced particles\n- Coordinated \u2192 installation batch\n\n## Corrective Actions\n\n1. **Immediate**: Prioritize quartz component PM\n2. **Replace components**: Domes and liners on affected tools\n3. **Stagger replacement**: Avoid future coordination\n4. **Particle verification**: After component replacement\n5. **Inventory**: Ensure quartz spares available\n\n## Prevention Measures\n\n- Stagger quartz component installation dates\n- Track component age across tools\n- Proactive replacement before end-of-life\n\n**Severity**: Major\n**Yield Impact**: 14%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random defects on lot W2024-0298. Defects appear after extended fab shutdown (holiday). 23% yield loss. First lot after restart.\n\nProcess Context: Fab restarted after 4-day holiday shutdown. Chamber conditioning inadequate. Multiple tools showing startup contamination. Seasoning wafers insufficient.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Inadequate chamber conditioning after extended shutdown\n- Random defects \u2192 chamber contamination\n- Post-shutdown \u2192 startup transient\n- First lot \u2192 conditioning absorbed\n- Inadequate seasoning \u2192 contamination not removed\n\n**Correlation Reasoning**:\n- Shutdown timing \u2192 restart correlation\n- First lot affected \u2192 startup issue\n- Multiple tools \u2192 fab-wide startup\n- Seasoning \u2192 conditioning inadequate\n\n## Corrective Actions\n\n1. **Immediate**: Extended conditioning on all tools\n2. **Seasoning increase**: 10+ wafers per tool\n3. **Particle verification**: Before production\n4. **Procedure update**: Post-shutdown requirements\n5. **Lot disposition**: Review first lots\n\n## Prevention Measures\n\n- Define extended-shutdown restart procedure\n- Increase seasoning based on shutdown duration\n- Qualification wafers before production\n\n**Severity**: Critical\n**Yield Impact**: 23%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Randomly distributed defects on lot W2024-1409. Defects identified as photoresist particles. 9% yield loss. Issue in lithography area only.\n\nProcess Context: Lithography area showing resist particle contamination. EBR solvent bath contaminated. Resist residue building in solvent recirculation. Bath at 2 weeks age (spec: 1 week).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: EBR solvent bath contamination\n- Resist particles \u2192 photoresist source\n- Lithography area \u2192 EBR process\n- Bath age 2 weeks \u2192 exceeds 1 week spec\n- Recirculation \u2192 contamination buildup\n\n**Correlation Reasoning**:\n- Resist particles \u2192 EBR correlation\n- Bath age \u2192 contamination accumulation\n- Recirculation \u2192 buildup mechanism\n- Lithography-specific \u2192 EBR location\n\n## Corrective Actions\n\n1. **Immediate**: Replace EBR solvent bath\n2. **Bath clean**: Full tank cleaning\n3. **Filter check**: Verify filter function\n4. **Fresh solvent**: Fill with new solvent\n5. **Schedule enforcement**: Weekly bath change\n\n## Prevention Measures\n\n- Enforce weekly bath replacement\n- Track bath age with alerts\n- Regular bath quality monitoring\n\n**Severity**: Minor\n**Yield Impact**: 9%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random defects on lot W2024-2510. Defects correlate with wafer backside condition. 18% yield loss. Backside contamination affecting front-side processing.\n\nProcess Context: Backside contamination from storage cassettes. Cassette shelves showing particle accumulation. Particles transferring to wafer backside then front during processing.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Cassette shelf particle transfer to wafer backside\n- Random front-side defects \u2192 backside transfer\n- Cassette storage \u2192 contact point\n- Shelf particle accumulation \u2192 contamination source\n- Back-to-front transfer \u2192 processing mechanism\n\n**Correlation Reasoning**:\n- Backside correlation \u2192 storage contact\n- Cassette shelves \u2192 accumulation location\n- Processing transfer \u2192 flip mechanism\n- Random \u2192 particle distribution\n\n## Corrective Actions\n\n1. **Immediate**: Clean all storage cassettes\n2. **Shelf cleaning**: Remove particle accumulation\n3. **Storage review**: Cassette condition audit\n4. **Backside inspection**: Verify clean backside\n5. **Process review**: Minimize backside impact\n\n## Prevention Measures\n\n- Regular cassette cleaning schedule\n- Implement backside monitoring\n- Use FOUPs where possible (enclosed storage)\n\n**Severity**: Major\n**Yield Impact**: 18%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Randomly distributed defects on lot W2024-3621. Defects only on wafers at bottom of FOUP (slots 20-25). 20% yield loss on bottom slots.\n\nProcess Context: FOUP showing particle accumulation at bottom. Particles settling in FOUP over time. Bottom slot wafers collect settled particles. FOUP at 6 months without cleaning.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Particle settling at FOUP bottom affecting lower slots\n- Bottom slots affected \u2192 gravity settling\n- Particle accumulation \u2192 FOUP contamination\n- 6 months without cleaning \u2192 accumulation time\n- Random on affected wafers \u2192 particle distribution\n\n**Correlation Reasoning**:\n- Bottom slots \u2192 settling pattern\n- FOUP age \u2192 accumulation correlation\n- Gravity \u2192 settling mechanism\n- Position-dependent \u2192 contamination profile\n\n## Corrective Actions\n\n1. **Immediate**: Clean affected FOUPs\n2. **FOUP wash**: Full cleaning cycle\n3. **Fleet audit**: Check FOUP cleaning dates\n4. **Cleaning schedule**: Implement regular cycle\n5. **Bottom slot monitoring**: Track for trend\n\n## Prevention Measures\n\n- Clean FOUPs every 3 months\n- Track FOUP cleaning history\n- Monitor bottom slot yield\n\n**Severity**: Major\n**Yield Impact**: 20%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random defects on lot W2024-4732. Particles identified as stainless steel. 16% yield loss. Issue across wet clean and etch areas.\n\nProcess Context: Facilities work in progress. SS piping modification creating particles. Particles entering process through gas and water systems. Construction contamination.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Facilities construction generating SS particles\n- SS particles \u2192 construction material\n- Multiple areas \u2192 common contamination\n- Facilities work \u2192 construction correlation\n- Gas and water \u2192 entry paths\n\n**Correlation Reasoning**:\n- SS material \u2192 construction source\n- Facilities timing \u2192 work correlation\n- Multiple areas \u2192 shared utilities\n- Entry paths \u2192 gas/water systems\n\n## Corrective Actions\n\n1. **Immediate**: Alert facilities to contamination\n2. **Construction hold**: Pause contaminating work\n3. **System flush**: Purge gas and water systems\n4. **Particle verification**: Before production\n5. **Barrier implementation**: Isolate construction\n\n## Prevention Measures\n\n- Implement construction isolation protocols\n- Particle monitoring during facilities work\n- Pre-construction contamination assessment\n\n**Severity**: Major\n**Yield Impact**: 16%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Randomly distributed defects on lot W2024-5843. Defects appear as haze under inspection light. 12% yield loss. Issue on specific inspection tool only.\n\nProcess Context: INSP-KLA-03 showing false defect detection. Inspection tool optics contaminated. Haze on optics creating false positives. Not real wafer defects.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Inspection tool optics contamination (false positives)\n- Haze pattern \u2192 optics-related\n- Single inspection tool \u2192 equipment issue\n- False detection \u2192 not real defects\n- Optics contamination \u2192 measurement error\n\n**Correlation Reasoning**:\n- Tool-specific \u2192 inspection equipment\n- Haze \u2192 optics signature\n- False positives \u2192 not wafer contamination\n- Optics condition \u2192 verification needed\n\n## Corrective Actions\n\n1. **Immediate**: Tool down INSP-KLA-03\n2. **Optics cleaning**: Clean inspection optics\n3. **Calibration wafer**: Verify clean detection\n4. **Re-inspect lot**: On different tool\n5. **Yield recalculation**: Based on valid inspection\n\n## Prevention Measures\n\n- Regular inspection tool optics cleaning\n- Golden wafer verification schedule\n- Cross-tool correlation checks\n\n**Severity**: Minor\n**Yield Impact**: 12% (may be false)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random defects on lot W2024-6954. Defects trending with cleanroom occupancy. High occupancy = more defects. 14% yield loss during peak hours.\n\nProcess Context: Cleanroom showing particle correlation with personnel count. Peak occupancy at 8-10 AM and 2-4 PM. Personnel-generated particles during high traffic periods.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Personnel-generated particles during high occupancy\n- Random defects \u2192 personnel contamination\n- Occupancy correlation \u2192 people count\n- Peak periods \u2192 traffic timing\n- Personnel particles \u2192 human source\n\n**Correlation Reasoning**:\n- Occupancy trend \u2192 personnel count\n- Peak hours \u2192 traffic correlation\n- Personnel \u2192 particle source\n- Production timing \u2192 defect timing\n\n## Corrective Actions\n\n1. **Immediate**: Review cleanroom protocols\n2. **Traffic management**: Stagger entries\n3. **Gowning verification**: Protocol compliance\n4. **Air flow review**: Optimize for occupancy\n5. **Production scheduling**: Consider low-traffic periods\n\n## Prevention Measures\n\n- Implement traffic management protocols\n- Stagger shift transitions\n- Enhanced gowning verification\n\n**Severity**: Major\n**Yield Impact**: 14%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Randomly distributed defects on lot W2024-7065. Defects containing Si fragments. 11% yield loss. Issue on wafers after backgrind process.\n\nProcess Context: BACKGRIND-01. Backgrind process generating Si particles. Particles not fully cleaned after grind. Grinding residue carrying forward.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Backgrind residue carrying forward\n- Si fragments \u2192 grinding debris\n- Post-backgrind \u2192 process correlation\n- Cleaning inadequate \u2192 residue remaining\n- Random \u2192 debris distribution\n\n**Correlation Reasoning**:\n- Si material \u2192 grinding source\n- Post-grind \u2192 timing correlation\n- Cleaning \u2192 removal inadequate\n- Residue \u2192 carry-forward\n\n## Corrective Actions\n\n1. **Immediate**: Review backgrind clean process\n2. **Clean optimization**: Enhanced post-grind clean\n3. **Rinse verification**: Adequate residue removal\n4. **Inspection**: Post-clean verification step\n5. **Process update**: Improved clean recipe\n\n## Prevention Measures\n\n- Optimize post-backgrind cleaning\n- Add post-clean inspection\n- Track backgrind residue defects\n\n**Severity**: Minor\n**Yield Impact**: 11%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random defects on lot W2024-8176. Defects identified as polymer particles. 15% yield loss. Issue in etch area across multiple tools.\n\nProcess Context: Etch area showing polymer buildup contamination. Etch byproducts accumulating in exhaust plenum. Polymer flaking back into cleanroom. Exhaust system maintenance overdue.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Exhaust plenum polymer buildup flaking into cleanroom\n- Polymer particles \u2192 etch byproduct\n- Multiple etch tools \u2192 common exhaust\n- Exhaust plenum \u2192 accumulation location\n- Maintenance overdue \u2192 buildup time\n\n**Correlation Reasoning**:\n- Polymer \u2192 etch chemistry product\n- Exhaust path \u2192 accumulation point\n- Multiple tools \u2192 shared exhaust\n- Maintenance \u2192 cleaning needed\n\n## Corrective Actions\n\n1. **Immediate**: Alert facilities to exhaust issue\n2. **Exhaust cleaning**: Clean plenum and ducting\n3. **HEPA verification**: Check for contamination bypass\n4. **Particle verification**: After cleaning\n5. **Maintenance schedule**: Update exhaust PM\n\n## Prevention Measures\n\n- Regular exhaust system maintenance\n- Track exhaust cleaning intervals\n- Monitor polymer buildup\n\n**Severity**: Major\n**Yield Impact**: 15%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Randomly distributed defects on lot W2024-9287. Contamination appears crystalline under SEM. 20% yield loss. Issue affecting thermal processing area.\n\nProcess Context: Thermal area showing crystalline contamination. Furnace tube showing deposits. Deposits flaking during temperature cycling. Tube at end of life.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Furnace tube deposit flaking\n- Crystalline contamination \u2192 thermal deposits\n- Thermal area \u2192 furnace correlation\n- Temperature cycling \u2192 flaking mechanism\n- Tube end of life \u2192 deposit accumulation\n\n**Correlation Reasoning**:\n- Crystalline \u2192 thermal deposit\n- Thermal area \u2192 furnace source\n- Cycling \u2192 flake generation\n- Tube age \u2192 accumulation time\n\n## Corrective Actions\n\n1. **Immediate**: Tool down furnace\n2. **Tube replacement**: Replace end-of-life tube\n3. **Chamber clean**: Remove deposits\n4. **Particle verification**: After replacement\n5. **Seasoning**: Extensive conditioning\n\n## Prevention Measures\n\n- Track furnace tube age\n- Replace before end of life\n- Regular tube inspection\n\n**Severity**: Major\n**Yield Impact**: 20%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random defects on lot W2024-0408. Defects appear intermittently - some lots clean, some affected. 17% yield loss on affected lots. No clear tool correlation.\n\nProcess Context: Intermittent cleanroom infiltration from service corridor. Door seal degraded allowing particle entry during pressure fluctuations. Issue during HVAC cycling.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Service corridor infiltration during HVAC cycling\n- Intermittent defects \u2192 pressure-dependent\n- No tool correlation \u2192 environmental\n- Door seal degraded \u2192 infiltration path\n- HVAC cycling \u2192 pressure fluctuation trigger\n\n**Correlation Reasoning**:\n- Intermittent \u2192 transient condition\n- Environmental \u2192 not equipment\n- Pressure fluctuation \u2192 infiltration mechanism\n- Door seal \u2192 infiltration path\n\n## Corrective Actions\n\n1. **Immediate**: Alert facilities\n2. **Seal repair**: Replace degraded door seal\n3. **Pressure verification**: Check cleanroom pressure\n4. **HVAC review**: Stabilize pressure during cycling\n5. **Particle monitoring**: Verify after repair\n\n## Prevention Measures\n\n- Regular door seal inspection\n- Cleanroom pressure monitoring\n- HVAC cycle impact assessment\n\n**Severity**: Major\n**Yield Impact**: 17%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Randomly distributed defects on lot W2024-1519. Particles containing Cu and organic material. 13% yield loss. Issue in CMP area.\n\nProcess Context: CMP area showing mixed contamination. CMP slurry cross-contamination between Cu and oxide polish. Slurry residue not fully cleaned. Dedicated lines not maintained.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: CMP slurry cross-contamination between processes\n- Cu + organic \u2192 mixed slurry\n- CMP area \u2192 polish process\n- Cross-contamination \u2192 line sharing\n- Dedicated lines \u2192 not maintained\n\n**Correlation Reasoning**:\n- Cu + organic \u2192 multiple slurries\n- CMP \u2192 polish process area\n- Line sharing \u2192 cross-contamination\n- Maintenance \u2192 line dedication lapsed\n\n## Corrective Actions\n\n1. **Immediate**: Review slurry line dedication\n2. **Line purge**: Full system flush\n3. **Restore dedication**: Separate Cu and oxide lines\n4. **Verification**: No cross-contamination\n5. **Maintenance update**: Line dedication requirements\n\n## Prevention Measures\n\n- Maintain dedicated slurry lines\n- Track line dedication compliance\n- Regular slurry purity verification\n\n**Severity**: Major\n**Yield Impact**: 13%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random defects across lot W2024-2630. Defects appear as micro-bubbles in film. 10% yield loss. Issue on CVD tools using liquid precursor.\n\nProcess Context: CVD tools using liquid precursor showing bubbles. Precursor delivery system showing air entrainment. Liquid level sensor failed, causing air intake. Pump running dry intermittently.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Air entrainment in liquid precursor delivery\n- Micro-bubbles \u2192 air incorporation\n- Liquid precursor tools \u2192 delivery system\n- Level sensor failure \u2192 air intake allowed\n- Pump dry run \u2192 entrainment mechanism\n\n**Correlation Reasoning**:\n- Bubbles \u2192 air incorporation\n- Liquid delivery \u2192 precursor system\n- Sensor failure \u2192 control lost\n- Pump \u2192 air entrainment\n\n## Corrective Actions\n\n1. **Immediate**: Check all precursor delivery systems\n2. **Sensor replacement**: Replace failed level sensor\n3. **System degas**: Remove entrained air\n4. **Pump verification**: Proper priming\n5. **Film verification**: No bubbles after repair\n\n## Prevention Measures\n\n- Monitor precursor level sensors\n- Implement low-level alarms\n- Regular delivery system degassing\n\n**Severity**: Minor\n**Yield Impact**: 10%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Randomly distributed defects on lot W2024-3741. Defects appear as halos around features. 19% yield loss. Issue in lithography area.\n\nProcess Context: Lithography showing chemical amplified resist (CAR) issue. Airborne amine contamination detected. AMC affecting resist chemistry. Environmental contamination source.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Airborne amine contamination affecting CAR resist\n- Halos \u2192 amine poisoning pattern\n- CAR resist \u2192 amine sensitive\n- AMC detected \u2192 environmental contamination\n- Lithography area \u2192 resist processing\n\n**Correlation Reasoning**:\n- Halo pattern \u2192 amine effect on CAR\n- AMC \u2192 amine source\n- CAR sensitivity \u2192 resist chemistry\n- Environmental \u2192 airborne contamination\n\n## Corrective Actions\n\n1. **Immediate**: Alert facilities to amine contamination\n2. **AMC source identification**: Find contamination source\n3. **Filter enhancement**: Increase amine filtration\n4. **Environment verification**: AMC <1 ppb\n5. **Process verification**: Clean lithography after fix\n\n## Prevention Measures\n\n- Continuous AMC monitoring in lithography\n- Enhanced amine filtration for CAR processes\n- Track AMC sources near lithography\n\n**Severity**: Major\n**Yield Impact**: 19%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Catastrophic near-full defect pattern detected on lot W2024-7891. First wafer of lot shows >95% surface coverage with etch non-uniformity. All 25 wafers quarantined.\n\nProcess Context: Wafers processed through ETCH-LAM-12 using standard POLY_ETCH_V3 recipe. Tool had been idle for 6 hours before lot start. FDC shows RF forward power at 0W despite 1500W setpoint. Chamber pressure unstable at process start.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: RF power supply failure at process initiation\n\n**Failure Mechanism**: The RF generator failed to strike plasma on the first wafer. The 6-hour idle period may have caused thermal drift in the RF matching network. With no plasma, the etch process ran in \"gas-only\" mode, causing complete process failure.\n\n**Timeline Analysis**:\n- T-0: Recipe initiated, RF commanded to 1500W\n- T+2s: RF forward power reads 0W (failure point)\n- T+60s: Recipe completed without plasma\n- All subsequent wafers processed without valid plasma\n\n## Immediate Actions\n\n1. **TOOL DOWN** - ETCH-LAM-12 immediately\n2. Quarantine entire lot W2024-7891 (25 wafers)\n3. Do NOT process any wafers until RF verified\n\n## Investigation Steps\n\n1. Check RF generator diagnostics and fault codes\n2. Verify RF cable connections and matching network\n3. Run RF calibration and plasma strike test\n4. Review why FDC did not trigger process abort\n\n## Prevention Measures\n\n1. Implement plasma-strike verification in recipe\n2. Add RF power interlock with 5-second verification window\n3. Mandate seasoning wafer after >4 hour idle\n\n**Severity**: Critical\n**Yield Impact**: 100% (total lot loss)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full catastrophic defect on lot W2024-8234. Wafers 12-25 show >85% surface contamination with metallic residue pattern. Wafers 1-11 passed inspection normally.\n\nProcess Context: Metal deposition on SPUTTER-AMAT-05. Mid-lot target failure suspected. FDC alarm triggered at wafer 12: 'Target impedance out of range'. Chamber pressure spiked from 3mTorr to 45mTorr during wafer 12 processing.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Sputter target catastrophic failure mid-lot\n\n**Failure Mechanism**: The sputter target cracked or delaminated during wafer 12 processing. This caused:\n1. Arcing between target and chamber (impedance alarm)\n2. Target material fragmentation\n3. Massive particle generation contaminating remaining wafers\n4. Chamber pressure spike from target outgassing\n\n**Timeline Analysis**:\n- Wafers 1-11: Normal processing, target integrity maintained\n- Wafer 12: Target failure initiated, impedance alarm\n- Wafers 13-25: Processed with compromised target, massive contamination\n\n## Immediate Actions\n\n1. **TOOL DOWN** - SPUTTER-AMAT-05 immediately\n2. Quarantine wafers 12-25 (scrap candidates)\n3. Hold wafers 1-11 for additional inspection\n4. Open chamber for target inspection\n\n## Investigation Steps\n\n1. Inspect target for cracks, delamination, or burn-through\n2. Review target life tracking (kWh, RF-hours)\n3. Check target bonding integrity\n4. Analyze impedance data trend prior to failure\n\n## Prevention Measures\n\n1. Reduce target end-of-life threshold by 10%\n2. Add impedance trending to preventive maintenance\n3. Implement automatic process abort on impedance alarm\n\n**Severity**: Critical\n**Yield Impact**: 85% (14 of 25 wafers affected)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Complete lot failure on W2024-9102. All 25 wafers show near-full pattern with severe film delamination >90% coverage. Film appears to have 'blistered' across entire wafer surface.\n\nProcess Context: PECVD oxide deposition on CVD-AMAT-08. Recipe TEOS_STD_500nm executed. FDC shows: SiH4 flow at 0 sccm (setpoint 200 sccm), N2O flow normal at 4000 sccm. MFC fault logged at lot start but not escalated.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: SiH4 Mass Flow Controller (MFC) failure causing process gas starvation\n\n**Failure Mechanism**: The SiH4 MFC failed closed at lot start, delivering zero precursor while N2O continued at full flow. This resulted in:\n1. No silicon source for oxide formation\n2. Highly oxidizing environment damaging underlying layers\n3. Thermal stress causing existing films to blister and delaminate\n4. Complete process chemistry failure\n\n**Timeline Analysis**:\n- Lot start: SiH4 MFC fault occurs (not escalated)\n- All 25 wafers: Processed with 0 sccm SiH4, 4000 sccm N2O\n- Entire lot contaminated with oxidation damage\n\n## Immediate Actions\n\n1. **TOOL DOWN** - CVD-AMAT-08 immediately\n2. Scrap entire lot W2024-9102\n3. Replace SiH4 MFC immediately\n4. Escalate FDC alarm configuration issue\n\n## Investigation Steps\n\n1. Remove and inspect SiH4 MFC for valve failure\n2. Verify MFC calibration on spare unit\n3. Review why MFC fault did not trigger recipe abort\n4. Audit all critical gas MFC alarm configurations\n\n## Prevention Measures\n\n1. Add gas flow verification step in recipe with abort interlock\n2. Escalate all MFC faults to critical alarm level\n3. Implement pre-process gas flow verification\n\n**Severity**: Critical\n**Yield Impact**: 100% (total lot loss)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full defect pattern on lot W2024-5567. Wafers show >80% coverage with 'haze' pattern and severe surface roughening. Affected: all 25 wafers. Pattern consistent with chemical attack.\n\nProcess Context: Wet etch processing in WETETCH-DNS-03. HF dip recipe executed. FDC data shows: HF concentration at 12% (spec: 1%), temperature at 45\u00b0C (spec: 25\u00b0C). Chemical replenishment event logged 30 minutes before lot.\n\nCorrelation: Two other lots processed after replenishment also show similar damage.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chemical replenishment error - wrong concentration HF delivered to bath\n\n**Failure Mechanism**: The HF replenishment system delivered 12% HF instead of 1% HF. The elevated concentration combined with higher-than-normal temperature (likely due to exothermic dilution) caused:\n1. Aggressive chemical attack on wafer surfaces\n2. Oxide layer complete removal\n3. Silicon surface roughening and hazing\n4. Damage to underlying device structures\n\n**Correlation Evidence**: Multiple lots affected after same replenishment event confirms bath contamination as source.\n\n## Immediate Actions\n\n1. **TOOL DOWN** - WETETCH-DNS-03 immediately\n2. Scrap all affected lots (W2024-5567 and 2 others)\n3. Drain and neutralize contaminated bath\n4. Isolate chemical supply system\n\n## Investigation Steps\n\n1. Verify chemical drum labeling and connections\n2. Check replenishment system calibration\n3. Review chemical delivery SOP compliance\n4. Test bulk chemical source concentration\n5. Audit all baths on same chemical supply\n\n## Prevention Measures\n\n1. Implement in-line concentration verification before replenishment\n2. Add concentration sensor with interlock\n3. Dual-verification for chemical drum connections\n4. Pre-lot concentration test requirement\n\n**Severity**: Critical\n**Yield Impact**: 100% (3 lots, 75 wafers total)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Catastrophic failure on lot W2024-3345. All wafers show near-full pattern with 'smeared' metal across >90% of surface. Appears as catastrophic arcing damage.\n\nProcess Context: Physical Vapor Deposition on PVD-AMAT-02. AlCu deposition recipe. FDC shows: DC power oscillating wildly 0-15kW (setpoint 10kW), chamber pressure spiking to 150mTorr repeatedly. Multiple arc detection events logged throughout lot processing.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Severe arcing in PVD chamber due to target-to-shield contamination bridging\n\n**Failure Mechanism**: Accumulated AlCu deposition on chamber shields created conductive bridges to the target assembly. This caused:\n1. Uncontrolled arcing between target and grounded shields\n2. Macro-particle ejection onto wafer surfaces\n3. Power supply instability and oscillation\n4. Localized melting and 'smearing' of deposited metal\n5. Chamber pressure spikes from arc-induced outgassing\n\n**Timeline Analysis**:\n- Multiple arc detection events = repeated damage cycles\n- Power oscillation = power supply struggling with arcing load\n- All wafers affected throughout lot\n\n## Immediate Actions\n\n1. **TOOL DOWN** - PVD-AMAT-02 immediately\n2. Scrap entire lot W2024-3345\n3. Do NOT open chamber hot (safety hazard)\n4. Allow 4-hour cooldown before inspection\n\n## Investigation Steps\n\n1. Review shield kit maintenance records\n2. Measure deposition on shields and dark space ring\n3. Check arc suppression system functionality\n4. Review kWh tracking against PM schedule\n\n## Prevention Measures\n\n1. Reduce PM interval by 20% based on kWh actuals\n2. Implement shield deposition thickness monitoring\n3. Add arc count trending with PM trigger threshold\n4. Improve dark space ring cleaning procedure\n\n**Severity**: Critical\n**Yield Impact**: 100% (total lot loss)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full catastrophic defect on W2024-6678, wafers 1-5 only. Remaining 20 wafers unprocessed due to tool fault. Pattern shows complete absence of deposited film with substrate exposed.\n\nProcess Context: Epitaxial silicon growth on EPI-AMAT-01. First lot after weekend idle (60 hours). FDC shows: susceptor temperature at 150\u00b0C (setpoint 1100\u00b0C). Heater zone fault triggered at wafer 3 but lot continued to wafer 5.\n\nCorrelation: Tool had heater replacement 2 weeks ago.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Heater zone failure post-maintenance causing complete thermal failure\n\n**Failure Mechanism**: The recently replaced heater zone failed completely after extended idle period. At 150\u00b0C (vs 1100\u00b0C setpoint), silicon epitaxy cannot occur:\n1. No thermal activation for precursor decomposition\n2. No silicon deposition on wafer surface\n3. Wafers essentially received no processing\n4. 5 wafers processed before fault escalated to tool stop\n\n**Correlation Evidence**: Recent heater replacement + extended idle suggests:\n- Possible improper heater installation\n- Thermal cycling damage during cooldown/warmup\n- Heater element failure from installation defect\n\n## Immediate Actions\n\n1. **TOOL DOWN** - EPI-AMAT-01 (already faulted)\n2. Quarantine wafers 1-5 (possible rework candidates)\n3. Hold remaining 20 wafers in lot\n4. Escalate to maintenance for heater inspection\n\n## Investigation Steps\n\n1. Inspect heater zone for element failure\n2. Review recent heater replacement work order\n3. Check thermocouple calibration and readings\n4. Verify heater power supply functionality\n5. Review post-maintenance qualification data\n\n## Prevention Measures\n\n1. Extend post-heater-replacement qualification testing\n2. Implement temperature ramp verification before first wafer\n3. Add heater element resistance check to startup sequence\n4. Reduce max idle time after heater maintenance\n\n**Severity**: Critical\n**Yield Impact**: 100% on processed wafers (5 of 25)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Simultaneous near-full defects on 4 lots across 4 different etch tools. All show >85% defectivity with incomplete etch pattern. Affected: ETCH-LAM-01, ETCH-LAM-02, ETCH-LAM-03, ETCH-LAM-04.\n\nProcess Context: All tools running standard OXIDE_ETCH recipe. FDC shows: all tools simultaneously lost Ar and CF4 gas flow at 14:32:07. Facility gas alarm logged at same timestamp. Gas flows restored at 14:47:22 (15 minute interruption).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Facility bulk gas supply interruption affecting multiple tools simultaneously\n\n**Failure Mechanism**: A facility-level gas supply failure (Ar and CF4) caused all connected etch tools to lose process gases simultaneously:\n1. Recipes continued executing without proper gas chemistry\n2. Plasmas extinguished or ran in degraded mode\n3. 15-minute interruption = multiple wafers affected per tool\n4. Etch process incomplete across all affected wafers\n\n**Correlation Evidence**: 4 tools, same gas types, exact same timestamp = facility source, not individual tool issue\n\n## Immediate Actions\n\n1. **ALL 4 TOOLS DOWN** immediately\n2. Quarantine all affected lots (4 lots, ~100 wafers)\n3. Verify gas supply restored and stable\n4. Coordinate with Facilities on root cause\n\n## Investigation Steps\n\n1. Identify gas supply interruption source (valve, regulator, supply)\n2. Check gas cabinet alarm and response logs\n3. Review bulk gas tank levels and switchover system\n4. Audit all tools on affected gas supply branch\n5. Verify FDC response to gas loss events\n\n## Prevention Measures\n\n1. Add gas pressure interlock with recipe abort capability\n2. Implement facility gas monitoring dashboard\n3. Review gas supply redundancy and switchover timing\n4. Install local gas buffer for critical processes\n5. Add 'gas loss' event to FDC with immediate escalation\n\n**Severity**: Critical\n**Yield Impact**: 100% (4 lots, ~100 wafers, facility event)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full defect with vacuum breach signature on lot W2024-7743. All 25 wafers show >90% oxidation damage and particle contamination. Visible 'burn' marks on wafer edges.\n\nProcess Context: Metal sputter deposition on SPUTTER-AMAT-08. FDC shows: base pressure rose from 5E-8 Torr to 2E-3 Torr at wafer 8. Process continued through entire lot. Vacuum alarm logged but classified as 'warning' only.\n\nCorrelation: O-ring replaced 3 days ago during PM.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Vacuum chamber breach due to improper O-ring installation during recent PM\n\n**Failure Mechanism**: The recently replaced O-ring failed, causing a massive air leak:\n1. Chamber pressure rose from UHV (5E-8 Torr) to soft vacuum (2E-3 Torr)\n2. Oxygen ingress caused immediate metal oxidation\n3. Atmospheric particles contaminated wafer surfaces\n4. Continued processing in degraded vacuum damaged all remaining wafers\n5. Localized heating at leak point caused edge burn marks\n\n**Correlation Evidence**: O-ring PM 3 days ago directly correlates to seal failure. Possible causes:\n- Improper O-ring seating\n- Wrong O-ring material or size\n- O-ring damage during installation\n- Insufficient compression\n\n## Immediate Actions\n\n1. **TOOL DOWN** - SPUTTER-AMAT-08 immediately\n2. Scrap entire lot W2024-7743\n3. Vent chamber and inspect O-ring seal\n4. Review PM work order for O-ring installation\n\n## Investigation Steps\n\n1. Inspect O-ring for damage, improper seating, or debris\n2. Verify correct O-ring part number was used\n3. Check O-ring groove for contamination or damage\n4. Review technician training records\n5. Leak check after repair with He leak detector\n\n## Prevention Measures\n\n1. Implement dual-verification for O-ring installation\n2. Mandate post-PM leak rate qualification\n3. Upgrade vacuum alarm from 'warning' to 'critical' with recipe abort\n4. Add base pressure verification before process start\n\n**Severity**: Critical\n**Yield Impact**: 100% (total lot loss)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full defect pattern on lot W2024-4456. Progressive degradation observed: wafer 1 shows 60% defectivity, wafer 25 shows 98% defectivity. Pattern is consistent with increasing contamination throughout lot.\n\nProcess Context: Ion implantation on IMPLANT-AXCEL-02. High-current BF2 implant. FDC shows: beam current degraded from 15mA to 2mA over lot duration. Faraday cup readings erratic. Source filament hours at 890 (limit: 800).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Ion source filament end-of-life causing progressive beam degradation\n\n**Failure Mechanism**: The ion source filament exceeded its operational lifetime (890 hrs vs 800 hr limit):\n1. Filament degradation reduced ionization efficiency\n2. Beam current progressively decreased throughout lot\n3. Under-dosing increased with each wafer\n4. By wafer 25, beam at 2mA vs 15mA target = 87% under-dose\n5. Erratic Faraday readings indicate beam instability\n\n**Timeline Analysis**:\n- Progressive degradation pattern = gradual failure\n- Not sudden failure but missed PM threshold\n- Wafer 1 at 60% defect suggests filament already marginal at lot start\n\n## Immediate Actions\n\n1. **TOOL DOWN** - IMPLANT-AXCEL-02\n2. Quarantine entire lot W2024-4456\n3. Assess rework potential (re-implant if dose too low)\n4. Replace ion source filament immediately\n\n## Investigation Steps\n\n1. Review PM tracking system - why was 800-hour limit exceeded?\n2. Inspect filament for erosion pattern\n3. Verify Faraday cup calibration\n4. Check beam current specification compliance trending\n5. Review all lots processed in last 90 hours (since passing limit)\n\n## Prevention Measures\n\n1. Implement hard interlock at filament hour limit\n2. Add beam current trending with early warning at 90% life\n3. Review PM tracking compliance process\n4. Add dose verification measurement in recipe\n\n**Severity**: Critical\n**Yield Impact**: 95% (progressive degradation, early wafers may be salvageable)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full catastrophic defect on lot W2024-8890. All wafers show massive particle contamination >500,000 particles/wafer (normal <500). Particles distributed uniformly across entire wafer surface.\n\nProcess Context: Atmospheric LPCVD on LPCVD-TEL-05. Furnace tube processing. FDC shows: tube door seal integrity alarm triggered but was bypassed by operator. 'Particles in loadlock' warning also bypassed. Both events at 06:15, lot processed at 06:22.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Operator bypass of critical safety interlocks allowing contaminated lot processing\n\n**Failure Mechanism**: Two critical alarms were inappropriately bypassed:\n1. Tube door seal alarm = atmospheric contamination ingress\n2. Loadlock particle alarm = known contamination source\n3. Wafers loaded into contaminated environment\n4. High-temperature processing baked particles permanently into films\n5. Uniform contamination indicates atmospheric exposure, not localized source\n\n**Contributing Factors**:\n- Operator decision to bypass without engineering approval\n- Inadequate alarm escalation training\n- Production pressure may have influenced decision\n\n## Immediate Actions\n\n1. **TOOL DOWN** - LPCVD-TEL-05 immediately\n2. Scrap entire lot W2024-8890\n3. Secure alarm bypass logs for investigation\n4. Remove operator production access pending review\n5. Clean tube and loadlock thoroughly\n\n## Investigation Steps\n\n1. Review operator decision rationale\n2. Audit alarm bypass procedure and authorization levels\n3. Inspect door seal for degradation\n4. Identify particle source in loadlock\n5. Review shift handoff procedures\n\n## Prevention Measures\n\n1. Remove operator ability to bypass critical alarms\n2. Require engineering authorization for any alarm bypass\n3. Implement alarm bypass logging with mandatory justification\n4. Retrain all operators on alarm response procedures\n5. Add production pressure reporting mechanism\n\n**Severity**: Critical\n**Yield Impact**: 100% (total lot loss, procedural failure)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full defect on lot W2024-2234. Wafers show 'rainbow' discoloration across >95% of surface with severe film thickness variation. Expected 1000nm film, measured 200-2500nm random variation.\n\nProcess Context: Thermal oxidation on FURNACE-KOYO-02. Recipe OX_DRY_1000NM. FDC shows: O2 flow stable, temperature stable at 1050\u00b0C. However, wafer spacing data shows 4mm spacing (spec: 6mm). Lot loaded manually due to automation fault.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Incorrect wafer spacing during manual load causing severe gas flow non-uniformity\n\n**Failure Mechanism**: Manual loading resulted in 4mm wafer spacing instead of specified 6mm:\n1. Reduced spacing restricted O2 gas flow between wafers\n2. Edge areas received more oxidant than center\n3. Wafer-to-wafer variation due to inconsistent manual placement\n4. 'Rainbow' pattern indicates thickness interference fringes\n5. 200-2500nm variation indicates complete process breakdown\n\n**Contributing Factors**:\n- Automation fault forced manual operation\n- Operator may not have verified spacing after load\n- Manual loading procedure may be inadequate\n\n## Immediate Actions\n\n1. **TOOL DOWN** - FURNACE-KOYO-02\n2. Quarantine lot W2024-2234 for thickness mapping\n3. Fix automation fault before resuming production\n4. Review all manually loaded lots since automation fault\n\n## Investigation Steps\n\n1. Inspect boat and wafer placement\n2. Diagnose automation fault root cause\n3. Review manual loading SOP and training\n4. Check if other lots affected by automation issue\n5. Verify spacing sensor calibration\n\n## Prevention Measures\n\n1. Prohibit manual loading without engineering supervision\n2. Add post-load spacing verification camera system\n3. Expedite automation repair priority\n4. Create detailed manual loading checklist with verification\n5. Add spacing confirmation step before process start\n\n**Severity**: Critical\n**Yield Impact**: 100% (entire lot thickness out of spec)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full defect on lot W2024-5543 with complete Cu film delamination. All 25 wafers show >90% film peeling. Adhesion test shows 0 MPa (spec: >50 MPa).\n\nProcess Context: Cu electroplating on PLATE-LAM-03. Standard Damascus process. FDC shows: barrier layer deposition tool BARR-AMAT-01 had RF match fault on prior step. Wafers cleared from BARR tool despite fault and sent to plating.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Missing/defective barrier layer due to upstream tool fault, causing complete Cu adhesion failure\n\n**Failure Mechanism**: The RF match fault on barrier deposition tool (BARR-AMAT-01) resulted in:\n1. Inadequate or missing TaN/Ta barrier layer deposition\n2. Wafers incorrectly released to next process step\n3. Cu electroplated directly onto oxide (poor adhesion)\n4. Thermal stress during subsequent processing caused delamination\n5. Zero adhesion measured due to missing adhesion layer\n\n**Process Flow Failure**:\n- Barrier tool fault should have held wafers for inspection\n- Wafers cleared despite known fault = procedural breakdown\n\n## Immediate Actions\n\n1. **TOOL DOWN** - BARR-AMAT-01 (fix RF match)\n2. Scrap lot W2024-5543 entirely\n3. Review all lots processed on BARR tool since fault\n4. Implement hold on lots with upstream fault flags\n\n## Investigation Steps\n\n1. Review RF match fault data and failure mode\n2. Audit lot release procedure for faulted tools\n3. Check barrier layer on retained test wafers\n4. Identify who released lot despite fault\n5. Review BARR tool maintenance history\n\n## Prevention Measures\n\n1. Implement automatic lot hold on upstream tool faults\n2. Add barrier layer presence verification before plating\n3. Require engineering sign-off for fault-flagged lots\n4. Add in-line sheet resistance measurement\n5. Tighten RF match tolerance for early fault detection\n\n**Severity**: Critical\n**Yield Impact**: 100% (complete lot loss, upstream fault propagation)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full defect pattern on lot W2024-9901. Complete resist pattern collapse across >85% of wafer area. Resist structures 'melted' and flowed together.\n\nProcess Context: Lithography on LITHO-ASML-07. After develop inspection shows massive pattern failure. FDC shows: Post-Apply Bake (PAB) temperature at 180\u00b0C (spec: 110\u00b0C). Temperature logged correctly but spec verification bypassed.\n\nCorrelation: PAB plate had thermocouple replacement yesterday.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Incorrect PAB temperature due to thermocouple miscalibration after replacement\n\n**Failure Mechanism**: The recently replaced thermocouple was incorrectly calibrated, causing:\n1. PAB plate running at 180\u00b0C while displaying 110\u00b0C\n2. Photoresist exceeded glass transition temperature\n3. Resist structures softened and collapsed\n4. Patterns flowed together creating complete pattern loss\n5. Spec verification bypass allowed bad recipe to run\n\n**Correlation Evidence**: Thermocouple replaced yesterday directly correlates with temperature error. Calibration offset of 70\u00b0C indicates:\n- Wrong thermocouple type installed, or\n- Incorrect calibration procedure, or\n- Thermocouple wiring error\n\n## Immediate Actions\n\n1. **TOOL DOWN** - LITHO-ASML-07 (hotplate module)\n2. Scrap lot W2024-9901 entirely\n3. Verify all lots processed since thermocouple replacement\n4. Independent temperature verification on PAB plate\n\n## Investigation Steps\n\n1. Verify thermocouple type (J, K, T) matches system config\n2. Check calibration certificate and procedure\n3. Measure actual plate temperature with reference probe\n4. Review spec bypass procedure and authorization\n5. Audit recent calibration work orders\n\n## Prevention Measures\n\n1. Mandate independent temperature verification after TC replacement\n2. Remove ability to bypass spec verification\n3. Add wafer-level temperature monitoring\n4. Implement dual-TC verification system\n5. Extend post-maintenance qualification requirements\n\n**Severity**: Critical\n**Yield Impact**: 100% (total lot loss, pattern integrity destroyed)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full defect on lot W2024-1123. Wafers show >80% coverage with crystallographic slip lines radiating from edges. Visible mechanical damage and edge chips.\n\nProcess Context: Rapid Thermal Processing on RTP-ASCE-04. Spike anneal at 1050\u00b0C. FDC shows: ramp rate at 250\u00b0C/sec (spec: 100\u00b0C/sec). Wafer rotation speed at 5 rpm (spec: 60 rpm). Robot placement offset logged but not alarmed.\n\nCorrelation: Different technician loaded wafers today (regular technician on leave).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Multiple parameter errors causing thermal shock and mechanical damage\n\n**Failure Mechanism**: Combined failures caused catastrophic thermal and mechanical damage:\n1. Excessive ramp rate (250\u00b0C/s vs 100\u00b0C/s) = severe thermal shock\n2. Slow rotation (5 rpm vs 60 rpm) = non-uniform heating\n3. Robot offset = improper wafer seating\n4. Thermal gradients caused crystallographic slip (permanent lattice damage)\n5. Edge chipping from improper placement\n\n**Contributing Factors**:\n- Substitute technician may have selected wrong recipe variant\n- Multiple parameter errors suggest recipe confusion\n- Alarms not properly configured for parameter limits\n\n## Immediate Actions\n\n1. **TOOL DOWN** - RTP-ASCE-04\n2. Scrap lot W2024-1123 (slip damage is permanent)\n3. Verify recipe parameters match specification\n4. Review substitute technician's actions\n\n## Investigation Steps\n\n1. Compare executed recipe vs standard recipe\n2. Check if wrong recipe variant was selected\n3. Review robot teaching and calibration\n4. Verify all parameter limits have proper alarms\n5. Interview technician on process followed\n\n## Prevention Measures\n\n1. Implement recipe lock-out with part-number verification\n2. Add critical parameter limit alarms (ramp rate, rotation)\n3. Require qualification verification for substitute personnel\n4. Add robot placement verification sensor\n5. Restrict recipe selection to qualified operators only\n\n**Severity**: Critical\n**Yield Impact**: 100% (crystallographic slip is unrepairable)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full defect on lot W2024-7654. Complete photoresist strip failure - resist remains on >95% of wafer area. Expected: bare Si surface.\n\nProcess Context: Downstream ash on ASH-MATTSON-02. O2 plasma strip recipe. FDC shows: RF power at 0W, O2 flow normal at 2000 sccm, chamber pressure at 500 mTorr. Process time completed normally. No alarms logged.\n\nCorrelation: Same tool, lot W2024-7645 processed 2 hours ago had same failure.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: RF generator failure causing plasma-less processing (silent failure)\n\n**Failure Mechanism**: The RF generator failed to produce power despite recipe execution:\n1. RF power at 0W = no plasma generation\n2. O2 flowed but no chemical reaction without plasma\n3. Recipe timer ran to completion (false completion)\n4. No interlock to detect plasma absence\n5. Two consecutive lots affected = failure occurred >2 hours ago\n\n**Critical Issue**: Silent failure mode - no alarms despite complete process failure.\n\n## Immediate Actions\n\n1. **TOOL DOWN** - ASH-MATTSON-02 immediately\n2. Hold lots W2024-7654 and W2024-7645 for rework assessment\n3. Trace all lots processed since last known good (>2 hours)\n4. Alert downstream processes to hold potentially affected lots\n\n## Investigation Steps\n\n1. Test RF generator output and power supply\n2. Check RF cable connections and matching network\n3. Verify plasma monitoring sensor functionality\n4. Review why 0W power did not trigger alarm\n5. Identify exact time of RF failure from power log\n\n## Prevention Measures\n\n1. Add plasma presence detection with process interlock\n2. Implement RF power verification window in recipe\n3. Add OES (Optical Emission Spectroscopy) endpoint detection\n4. Create RF power <10% alarm with immediate abort\n5. Add visual plasma verification camera\n\n**Severity**: Critical\n**Yield Impact**: 100% (multiple lots, silent failure extended impact)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full defect on lot W2024-3321. Wafers show severe backside contamination with metal splatter covering >80% of backside. Frontside appears normal on visual inspection.\n\nProcess Context: Backside metallization on SPUTTER-APPLIED-01. Recipe BACK_METAL_AlSi. FDC shows: wafer orientation sensor triggered 'wafer flipped' warning on all 25 wafers. Warning classified as non-critical and processing continued.\n\nCorrelation: Upstream lot sorting station had maintenance this morning.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Wafers loaded upside-down after upstream equipment maintenance caused orientation reversal\n\n**Failure Mechanism**: All wafers entered the backside metal tool in wrong orientation:\n1. Upstream sorting station maintenance changed wafer orientation handling\n2. Wafers arrived at sputter tool flipped 180\u00b0\n3. Orientation sensor correctly detected 'wafer flipped' condition\n4. Warning ignored - processing continued\n5. Backside metal deposited on active device side instead\n\n**Critical Error Chain**:\n- Upstream maintenance affected wafer handling\n- Downstream sensor detected problem\n- Warning classified as non-critical = systematic gap\n- 25 wafers processed wrong before detection\n\n## Immediate Actions\n\n1. **TOOL DOWN** - SPUTTER-APPLIED-01\n2. **STOP** upstream sorting station\n3. Quarantine lot W2024-3321 for damage assessment\n4. Check all lots processed through sorting station since maintenance\n\n## Investigation Steps\n\n1. Review sorting station maintenance work order\n2. Identify orientation handling change\n3. Verify wafer notch/flat orientation throughout flow\n4. Audit why 'wafer flipped' is non-critical alarm\n5. Check for other wafer orientation sensors in line\n\n## Prevention Measures\n\n1. Upgrade 'wafer flipped' to critical alarm with process abort\n2. Add wafer orientation verification at each tool load\n3. Require production verification after sorting station maintenance\n4. Implement visual orientation indicator on wafer carriers\n5. Add orientation check to sorting station qualification\n\n**Severity**: Critical\n**Yield Impact**: 100% (backside metal on device side = irreversible damage)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full defect on multiple lots processed on 3 different CVD tools simultaneously. All show >85% film thickness out of spec (target: 200nm, actual: 50-400nm random). Affected: CVD-AMAT-01, CVD-AMAT-02, CVD-AMAT-03. 5 lots total, 125 wafers.\n\nProcess Context: PECVD SiO2 deposition. All tools on same TEOS precursor supply line. FDC shows: TEOS bubbler temperature fluctuating \u00b125\u00b0C (spec: \u00b11\u00b0C). Facility chiller fault logged at same time as defects appeared.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Facility chiller failure affecting shared TEOS bubbler temperature control across multiple tools\n\n**Failure Mechanism**: The facility chiller fault cascaded to the TEOS precursor system:\n1. Chiller failure disrupted bubbler temperature control\n2. TEOS vapor pressure became unstable (\u00b125\u00b0C = 10x vapor pressure variation)\n3. Precursor delivery rate varied wildly throughout processing\n4. Film thickness varied 50-400nm vs 200nm target\n5. Three tools on same chilled water loop all affected simultaneously\n\n**Correlation Evidence**: Same time, same precursor, same chiller = facility infrastructure failure\n\n## Immediate Actions\n\n1. **ALL 3 TOOLS DOWN** - CVD-AMAT-01, 02, 03\n2. Quarantine all 5 affected lots (125 wafers)\n3. Restore chiller operation immediately\n4. Verify TEOS bubbler temperature stabilized before restart\n\n## Investigation Steps\n\n1. Diagnose chiller failure mode (compressor, refrigerant, pump)\n2. Review chilled water loop architecture\n3. Identify all tools on affected cooling loop\n4. Assess bubbler for any thermal damage\n5. Verify TEOS has not degraded from temperature excursion\n\n## Prevention Measures\n\n1. Install backup/redundant chiller for critical precursor systems\n2. Add bubbler temperature interlock with process abort\n3. Create chiller fault to tool notification system\n4. Separate critical precursor cooling from general facility loop\n5. Add local temperature trending alarm at bubbler\n\n**Severity**: Critical\n**Yield Impact**: 100% (5 lots, 125 wafers, facility infrastructure failure)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full defect on lot W2024-6612. Wafers show complete loss of implanted layer - all devices fail electrical test. Implant dose unmeasurable (below detection limit). Expected dose: 5E15 atoms/cm\u00b2.\n\nProcess Context: High-dose implant on IMPLANT-VARIAN-03. Recipe P_HIGHDOSE. FDC shows: beam ON time 45 seconds (spec: 2400 seconds). Recipe completed with 'early termination' flag. Interlock reset logged 5 minutes before lot processing.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Safety interlock bypass caused uncontrolled recipe early termination\n\n**Failure Mechanism**: An interlock reset 5 minutes before processing allowed the tool to run in degraded mode:\n1. Unknown interlock condition was present\n2. Interlock reset allowed recipe to start despite issue\n3. Recipe terminated after 45 seconds (vs 2400 second requirement)\n4. Only 1.9% of required dose delivered\n5. Dose below detection limit = complete implant failure\n\n**Process Time Gap**: 45s vs 2400s = 98% of process not executed\n\n## Immediate Actions\n\n1. **TOOL DOWN** - IMPLANT-VARIAN-03\n2. Quarantine lot W2024-6612 (rework assessment needed)\n3. Investigate original interlock condition\n4. Review interlock reset authorization\n\n## Investigation Steps\n\n1. Identify which interlock was reset\n2. Review who authorized the reset\n3. Determine why recipe terminated early\n4. Check for correlation between interlock and termination\n5. Review 'early termination' flag handling procedure\n\n## Prevention Measures\n\n1. Require engineering authorization for all interlock resets\n2. Add 'dose complete' verification before lot release\n3. Create 'early termination' alarm with automatic lot hold\n4. Log all interlock resets with mandatory root cause entry\n5. Add dose integrator check in recipe\n\n**Severity**: Critical\n**Yield Impact**: 100% (complete lot failure, but rework possible)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full catastrophic defect on lot W2024-4489. Wafers show complete pattern erosion with all features missing. Appears as bare silicon with roughened surface. 25 wafers affected.\n\nProcess Context: Wet etch clean on WETCLEAN-SCREEN-06. Standard SC1/SC2 clean recipe. FDC shows: SC1 bath composition NH4OH:H2O2:H2O at 10:1:1 (spec: 1:1:5). Bath concentration sensor was offline for calibration during lot processing.\n\nCorrelation: Chemical supplier delivered new drum lot yesterday.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Incorrect SC1 bath makeup with severely over-concentrated etchant\n\n**Failure Mechanism**: The SC1 bath was mixed at 10:1:1 vs correct 1:1:5 ratio:\n1. NH4OH concentration 10x higher than specification\n2. H2O dilution 5x lower than specification\n3. Resulting solution highly aggressive to silicon and oxide\n4. All exposed materials etched/eroded during clean\n5. Complete pattern destruction across all wafers\n\n**Contributing Factors**:\n- Concentration sensor offline during processing\n- New chemical drum lot may have different labeling\n- Bath makeup performed without verification\n\n## Immediate Actions\n\n1. **TOOL DOWN** - WETCLEAN-SCREEN-06\n2. Scrap entire lot W2024-4489\n3. Drain and remake SC1 bath with verification\n4. Hold all lots processed since new drum installation\n\n## Investigation Steps\n\n1. Review bath makeup procedure and records\n2. Check new chemical drum labeling and concentration\n3. Verify why sensor calibration coincided with lot processing\n4. Interview operator who made up bath\n5. Test bulk chemical concentration from new drum\n\n## Prevention Measures\n\n1. Prohibit processing with concentration sensor offline\n2. Implement chemical delivery with automated mixing\n3. Add in-line concentration verification before lot start\n4. Require dual-verification for manual bath makeup\n5. Extend incoming chemical verification for new drum lots\n\n**Severity**: Critical\n**Yield Impact**: 100% (complete pattern destruction, unrecoverable)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full defect on lot W2024-8877. All wafers show massive photoresist residue covering >90% of surface after what should be clean wafers. Pattern shows dried/hardened resist with 'baked on' appearance.\n\nProcess Context: Wafers processed through TRACK-TEL-04 for coat/develop sequence. FDC shows: develop arm failed to dispense (0ml vs 30ml spec). Develop recipe completed with no dispense alarm. Wafers then proceeded to hard bake at 250\u00b0C.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Developer dispense failure followed by hard bake, permanently setting unexposed resist\n\n**Failure Mechanism**: A cascading failure destroyed the entire lot:\n1. Develop arm dispense failure = no developer on wafers\n2. No dispense alarm triggered = silent failure\n3. Unexposed resist remained on wafers\n4. Wafers proceeded to hard bake (250\u00b0C)\n5. High temperature permanently cross-linked resist\n6. Resist now chemically and mechanically bonded to surface\n\n**Why Unrecoverable**: Hard-baked unexposed resist requires aggressive stripping that damages underlying films.\n\n## Immediate Actions\n\n1. **TOOL DOWN** - TRACK-TEL-04\n2. Scrap lot W2024-8877 (resist permanently bonded)\n3. Inspect develop arm mechanism immediately\n4. Check all lots processed since last known good dispense\n\n## Investigation Steps\n\n1. Verify develop arm pump, valve, and tubing\n2. Check developer supply level and flow path\n3. Review why 0ml dispense did not trigger alarm\n4. Inspect develop nozzle for clog or damage\n5. Verify dispense volume sensor functionality\n\n## Prevention Measures\n\n1. Add dispense volume verification with process abort\n2. Implement real-time dispense monitoring with interlock\n3. Add pre-lot dispense test requirement\n4. Create dispense volume trending for predictive maintenance\n5. Add post-develop inspection checkpoint before hard bake\n\n**Severity**: Critical\n**Yield Impact**: 100% (permanent resist contamination)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full defect on lot W2024-5598. Wafers show >80% carbon contamination with blackened surface areas. Carbon film visible on wafer surface and edges.\n\nProcess Context: MOCVD epitaxy on MOCVD-VEECO-01. III-V compound deposition. FDC shows: exhaust valve stuck closed during process. Chamber pressure exceeded 200 Torr (spec: 50 Torr). Process temperature maintained at 750\u00b0C. Hydrogen carrier gas at 100% flow.\n\nCorrelation: Exhaust valve PM was due 2 weeks ago but deferred.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Exhaust valve failure causing hydrocarbon cracking and carbon deposition from organometallic precursors\n\n**Failure Mechanism**: The stuck exhaust valve caused catastrophic chamber conditions:\n1. Exhaust blockage trapped reaction products in chamber\n2. Pressure rose to 200 Torr (4x normal)\n3. Organometallic precursors cracked into elemental carbon\n4. Carbon deposited on wafers and chamber surfaces\n5. High pressure forced carbon into wafer surface\n\n**Contributing Factors**:\n- Deferred PM = known maintenance risk\n- Exhaust valve reached end of life\n- No exhaust pressure interlock implemented\n\n## Immediate Actions\n\n1. **TOOL DOWN** - MOCVD-VEECO-01 immediately\n2. Scrap lot W2024-5598 (carbon contamination irreversible)\n3. Replace exhaust valve before any restart\n4. Full chamber clean including susceptor replacement\n\n## Investigation Steps\n\n1. Remove and inspect stuck exhaust valve\n2. Review PM deferral decision and risk assessment\n3. Check for carbon contamination in exhaust system\n4. Assess susceptor and chamber wall contamination\n5. Plan full chamber qualification after repair\n\n## Prevention Measures\n\n1. Implement chamber pressure interlock with abort\n2. Prohibit PM deferrals on exhaust system components\n3. Add exhaust valve position monitoring\n4. Create exhaust backpressure alarm\n5. Add predictive maintenance trending for valve wear\n\n**Severity**: Critical\n**Yield Impact**: 100% (carbon contamination + chamber damage)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full defect on lot W2024-9234. Wafers show >85% mechanical scratching with deep groove patterns across surface. Scratches oriented in single direction. Multiple wafers show identical scratch pattern.\n\nProcess Context: CMP polish on CMP-AMAT-04. Oxide CMP recipe. FDC shows: conditioner disk pressure at 35 psi (spec: 5 psi). Polish pad replacement logged yesterday. Conditioner sweep pattern normal.\n\nCorrelation: New pad type installed (vendor qualification sample).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Excessive conditioner pressure on new pad type caused pad damage and aggressive scratching\n\n**Failure Mechanism**: New pad material responded differently to conditioning:\n1. 35 psi conditioner pressure (7x spec) damaged new pad\n2. Damaged pad created abrasive ridges\n3. All wafers polished on same damaged pad track\n4. Identical scratch pattern on all wafers (fixed pad damage)\n5. Deep scratches penetrated through oxide into silicon\n\n**Contributing Factors**:\n- New pad type from vendor qualification\n- Conditioner recipe not validated for new pad\n- Excessive pressure setting may have been unintentional\n\n## Immediate Actions\n\n1. **TOOL DOWN** - CMP-AMAT-04\n2. Scrap lot W2024-9234 (mechanical damage unrepairable)\n3. Remove and inspect damaged pad\n4. Isolate remaining new pad stock for evaluation\n\n## Investigation Steps\n\n1. Review pad replacement work order and settings\n2. Compare conditioner recipe to pad vendor recommendations\n3. Check if pressure setting was changed or inherited error\n4. Inspect conditioner disk for damage\n5. Evaluate new pad qualification procedure\n\n## Prevention Measures\n\n1. Require conditioner recipe validation for each pad type\n2. Add conditioner pressure range interlock\n3. Mandate engineering approval for new pad types\n4. Add real-time pad surface monitoring\n5. Test new consumables on dummy wafers first\n\n**Severity**: Critical\n**Yield Impact**: 100% (mechanical scratch damage is permanent)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full defect on lot W2024-1176. Wafers show complete loss of selectivity during etch - both oxide and nitride layers removed across >90% of surface. Should have etched oxide only.\n\nProcess Context: Selective oxide etch on WETETCH-DNS-08. Recipe OX_SEL_HF (oxide:nitride selectivity >100:1). FDC shows: HF concentration 49% (spec: 49%), etch time 300 sec (spec: 30 sec). Recipe revision loaded was REV_A instead of REV_K (current).\n\nCorrelation: System software update occurred last night.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Incorrect recipe revision loaded after software update, causing 10x over-etch\n\n**Failure Mechanism**: The software update caused recipe revision mismatch:\n1. System loaded REV_A (300 sec) instead of REV_K (30 sec)\n2. 10x longer etch time exceeded selectivity limit\n3. After oxide consumed, etch attacked nitride layer\n4. Both films removed where only oxide should be\n5. Complete selectivity failure across lot\n\n**Software Issue**: System update may have:\n- Reset recipe revision pointers\n- Changed default recipe selection logic\n- Corrupted recipe revision database\n\n## Immediate Actions\n\n1. **ALL WET ETCH TOOLS DOWN** - check recipe revisions\n2. Scrap lot W2024-1176\n3. Audit all recipes on tools affected by software update\n4. Roll back software update if necessary\n\n## Investigation Steps\n\n1. Review software update change log\n2. Compare recipe database before/after update\n3. Verify recipe revision control system integrity\n4. Check all tools that received software update\n5. Identify all lots processed since update\n\n## Prevention Measures\n\n1. Require recipe verification step after any software update\n2. Add recipe revision confirmation in process start\n3. Implement recipe checksum verification\n4. Test software updates in non-production first\n5. Add etch endpoint detection as secondary control\n\n**Severity**: Critical\n**Yield Impact**: 100% (complete film stack destruction)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full defect on lot W2024-3376. Wafers show >80% incomplete photoresist coverage with large 'dewetting' regions. Pattern appears as resist puddles with bare substrate between.\n\nProcess Context: Photoresist coat on TRACK-TEL-02. Standard resist coat recipe. FDC shows: coat temperature 23\u00b0C (spec: 23\u00b0C), humidity 45% (spec: 45%), spin speed 3000 rpm (spec: 3000 rpm). HMDS priming step shows 0 second time (spec: 30 seconds).\n\nCorrelation: HMDS bottle replaced this morning.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Missing HMDS adhesion promotion step causing resist dewetting on oxide surface\n\n**Failure Mechanism**: HMDS priming step executed for 0 seconds instead of 30 seconds:\n1. No HMDS deposited on wafer surface\n2. Native oxide remained hydrophilic\n3. Resist could not wet oxide surface uniformly\n4. Resist dewetted into puddles during spin\n5. Large bare substrate areas exposed\n\n**Correlation Evidence**: HMDS bottle replacement this morning suggests:\n- Air in HMDS supply line\n- Empty or defective bottle installed\n- Line not properly purged after replacement\n\n## Immediate Actions\n\n1. **TOOL DOWN** - TRACK-TEL-02\n2. Hold lot W2024-3376 for strip and rework\n3. Verify HMDS bottle and supply system\n4. Check all lots processed since bottle replacement\n\n## Investigation Steps\n\n1. Verify HMDS bottle is correct type and not empty\n2. Check HMDS supply line for air bubbles\n3. Verify HMDS dispense arm functionality\n4. Review bottle replacement procedure compliance\n5. Test HMDS dispense on test wafer\n\n## Prevention Measures\n\n1. Add HMDS dispense verification with presence detection\n2. Implement post-bottle-change purge and test sequence\n3. Add adhesion test wafer requirement after chemical change\n4. Create HMDS dispense volume monitoring\n5. Add contact angle measurement for coat qualification\n\n**Severity**: Critical\n**Yield Impact**: 80% (strip and rework possible for some wafers)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full defect on lot W2024-7721. Wafers show >95% electrostatic discharge (ESD) damage with characteristic 'starburst' patterns at device locations. Gate oxide breakdown evident across entire wafer.\n\nProcess Context: Wafer handling in SORTER-BROOKS-01. Standard wafer sorting operation. FDC shows: ionizer bar status 'offline' throughout lot processing. Relative humidity at 25% (spec: 40-60%). Operator reported static 'snap' when touching equipment.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: ESD damage from disabled ionizer combined with low humidity environment\n\n**Failure Mechanism**: Multiple ESD-promoting conditions converged:\n1. Ionizer bar offline = no charge neutralization\n2. Low humidity (25%) = high static charge accumulation\n3. Wafer handling generated triboelectric charging\n4. Accumulated charge exceeded gate oxide breakdown voltage\n5. ESD events damaged all wafers during sorting\n\n**Starburst Pattern**: Characteristic of ESD-induced gate oxide breakdown, where discharge creates visible damage patterns at device locations.\n\n## Immediate Actions\n\n1. **TOOL DOWN** - SORTER-BROOKS-01\n2. Scrap lot W2024-7721 (ESD damage is permanent)\n3. Restore ionizer bar operation immediately\n4. Contact facilities to restore humidity control\n\n## Investigation Steps\n\n1. Determine why ionizer bar was offline\n2. Check ionizer maintenance records and PM schedule\n3. Review humidity excursion timeline and cause\n4. Verify all ESD controls in handling areas\n5. Check other sorters and handling equipment for ionizer status\n\n## Prevention Measures\n\n1. Add ionizer status interlock preventing wafer handling\n2. Implement humidity monitoring with low-limit alarm\n3. Add ionizer PM to critical maintenance schedule\n4. Install redundant ionization for critical handling steps\n5. Add ESD monitoring at wafer handling points\n\n**Severity**: Critical\n**Yield Impact**: 100% (ESD damage destroys gate integrity permanently)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full defect on lot W2024-6643. Wafers show >85% 'orange peel' surface morphology with severe roughening. RMS roughness measured at 50nm (spec: <0.5nm). All films deposited after CMP affected.\n\nProcess Context: Post-CMP clean on CLEANER-ONTRAK-02. Brush clean recipe. FDC shows: PVA brush pressure 45 psi (spec: 3 psi), brush RPM 800 (spec: 200). Recipe parameter file corrupted, backup loaded with wrong values.\n\nCorrelation: Tool had unplanned reboot during previous lot.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Corrupted recipe parameters after unplanned reboot caused extreme brush damage\n\n**Failure Mechanism**: Unplanned reboot corrupted the active recipe file:\n1. Tool loaded backup recipe with incorrect parameters\n2. Brush pressure 15x specification (45 vs 3 psi)\n3. Brush speed 4x specification (800 vs 200 rpm)\n4. Excessive mechanical action severely damaged wafer surface\n5. Surface roughness increased 100x (50nm vs 0.5nm)\n6. All subsequent depositions inherit rough surface\n\n**System Failure**: Backup recipe contained uncalibrated/test parameters rather than production values.\n\n## Immediate Actions\n\n1. **TOOL DOWN** - CLEANER-ONTRAK-02\n2. Quarantine lot W2024-6643 (assess rework with additional CMP)\n3. Restore correct recipe from validated backup\n4. Replace PVA brushes (likely damaged from high pressure)\n\n## Investigation Steps\n\n1. Determine cause of unplanned reboot\n2. Review recipe backup/restore procedure\n3. Verify backup recipe source and validation status\n4. Check all recipe files for corruption\n5. Assess brush condition for damage\n\n## Prevention Measures\n\n1. Implement recipe checksum verification on load\n2. Add parameter range checking with reject on out-of-spec\n3. Create validated recipe backup with version control\n4. Add post-reboot recipe verification procedure\n5. Implement recipe parameter alarming for critical values\n\n**Severity**: Critical\n**Yield Impact**: 90% (some wafers may be recoverable with additional CMP)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full defect on lot W2024-4498. Complete wrong film deposited - TiN instead of TaN. All 25 wafers have incorrect barrier metal across 100% of surface.\n\nProcess Context: Barrier metal deposition on PVD-ENDURA-05. Expected TaN from Ta target with N2 reactive gas. FDC shows: target identified as Ti, N2 flow as specified. Chamber displayed 'CHAMBER B' but wafers were processed.\n\nCorrelation: Tool had chamber swap yesterday for Ta target PM.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Wafers routed to wrong chamber after maintenance chamber swap\n\n**Failure Mechanism**: Chamber swap during maintenance caused routing error:\n1. Ta target (Chamber A) taken offline for PM\n2. Tool configured to use Chamber B (Ti target) as backup\n3. Recipe called for TaN but wafers routed to Ti chamber\n4. Ti + N2 produced TiN instead of TaN\n5. Wrong barrier metal deposited on all wafers\n\n**System Gap**: Recipe/chamber mismatch not detected by tool software.\n\n## Immediate Actions\n\n1. **TOOL DOWN** - PVD-ENDURA-05\n2. Hold lot W2024-4498 for rework assessment (strip and redeposit)\n3. Restore proper chamber routing\n4. Verify Chamber A (Ta target) status\n\n## Investigation Steps\n\n1. Review chamber swap procedure and documentation\n2. Check tool routing configuration after maintenance\n3. Verify target identification system functionality\n4. Review all lots processed since chamber swap\n5. Audit chamber/recipe validation logic\n\n## Prevention Measures\n\n1. Add recipe-chamber-target verification interlock\n2. Require target material confirmation before process\n3. Implement process start checklist for post-maintenance\n4. Add target material XRF verification capability\n5. Create chamber swap procedure with routing verification\n\n**Severity**: Critical\n**Yield Impact**: 100% (wrong material, but strip and rework may be possible)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full defect pattern on lot W2024-8832. Wafers show >90% surface with 'comet' streaks of particulate contamination. Streaks all oriented in same direction. Particle sizes 5-50\u03bcm.\n\nProcess Context: Spin-on dielectric on TRACK-TEL-06. SOD application recipe. FDC shows: dispense arm position data erratic during lot. Filter DP (differential pressure) at 35 psi (spec: <10 psi). Filter replaced 4 months ago (spec: 3 months).\n\nCorrelation: High particle counts started 2 weeks ago but gradually worsened.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Overdue filter failure releasing accumulated particles during dispense\n\n**Failure Mechanism**: The spin-on dielectric filter exceeded its service life:\n1. Filter past 3-month replacement interval (at 4 months)\n2. Accumulated particles in filter matrix\n3. Elevated DP (35 psi) indicates filter clogging\n4. Filter breakthrough released particles into dispense stream\n5. Spin action created radial 'comet' streaks\n6. Condition worsened over 2 weeks as filter degraded\n\n**Pattern Orientation**: Comet streaks aligned with spin direction confirm particles introduced during dispense/spin.\n\n## Immediate Actions\n\n1. **TOOL DOWN** - TRACK-TEL-06\n2. Quarantine lot W2024-8832\n3. Replace all dispense line filters immediately\n4. Review lots from past 2 weeks for particle trending\n\n## Investigation Steps\n\n1. Inspect removed filter for particle load and breakthrough\n2. Review filter PM tracking system failure\n3. Check dispense arm for contamination\n4. Verify source chemical quality (incoming particles)\n5. Audit all filter PM compliance across tracks\n\n## Prevention Measures\n\n1. Implement DP-based filter life monitoring with interlock\n2. Set hard PM lockout at filter replacement interval\n3. Add DP trending with early warning at 50% life\n4. Create daily particle trend monitoring\n5. Reduce filter change interval based on actual usage\n\n**Severity**: Critical\n**Yield Impact**: 95% (multiple lots affected over 2-week period)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full defect on lot W2024-2287. Wafers show >80% 'cloudy' haze with micro-crystalline contamination. XRF analysis confirms copper contamination across entire surface. Product is front-end before any Cu processing.\n\nProcess Context: Thermal oxidation on FURNACE-KOKUSAI-03. Dry oxidation recipe at 1000\u00b0C. Furnace is designated 'Cu-free'. FDC shows: normal parameters throughout process. No alarms.\n\nCorrelation: Previous lot was rework wafers from backend (Cu metal layer present).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Copper cross-contamination from backend rework wafers processed in Cu-free frontend furnace\n\n**Failure Mechanism**: Protocol violation caused catastrophic Cu contamination:\n1. Backend wafers with Cu metal incorrectly sent to frontend furnace\n2. Cu outgassed at 1000\u00b0C contaminating furnace tube\n3. Cu deposited on quartz tube and susceptor\n4. Subsequent lot (W2024-2287) received Cu contamination\n5. Cu diffuses rapidly in Si at 1000\u00b0C creating deep contamination\n\n**Critical Violation**: Cu-bearing wafers in Cu-free area is fundamental contamination control failure.\n\n## Immediate Actions\n\n1. **TOOL DOWN** - FURNACE-KOKUSAI-03 (indefinite)\n2. Scrap lot W2024-2287 (Cu contamination = junction killer)\n3. Scrap rework lot that caused contamination\n4. Quarantine all wafers processed since Cu contamination event\n\n## Investigation Steps\n\n1. Trace rework lot routing - how did Cu wafers enter Cu-free area?\n2. Review lot tracking and material control procedures\n3. Identify all lots processed in contaminated furnace\n4. Sample furnace tube for Cu contamination level\n5. Investigate breakdown in segregation controls\n\n## Prevention Measures\n\n1. Replace furnace tube and all quartz components (cannot clean)\n2. Add Cu detection at frontend area entry points\n3. Implement wafer tracking with Cu-flag lot restrictions\n4. Create physical barriers for Cu/non-Cu material flow\n5. Add XRF sampling for rework lot verification\n\n**Severity**: Critical\n**Yield Impact**: 100% (Cu contamination requires equipment replacement)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full defect on lot W2024-5521. Wafers show >95% missing pattern with almost no features visible. Expected dense array pattern completely absent.\n\nProcess Context: Exposure on LITHO-ASML-03 (DUV scanner). FDC shows: exposure dose 22 mJ/cm\u00b2 (spec: 22 mJ/cm\u00b2), focus 0.0 \u03bcm (spec: 0.0 \u03bcm). Reticle ID verified correct. Reticle inspection shows 'clean' status.\n\nCorrelation: Lens cleaning procedure performed yesterday. Different operator performed loading sequence.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Reticle loaded upside-down causing complete pattern transfer failure\n\n**Failure Mechanism**: Reticle orientation error after lens cleaning procedure:\n1. Operator loaded reticle in wrong orientation\n2. Chrome pattern facing wrong direction (away from wafer)\n3. Exposure illuminated blank glass side of reticle\n4. No pattern transferred to photoresist\n5. Develop removed all resist (no exposed areas)\n6. Wafers appear blank - no features printed\n\n**Contributing Factors**:\n- Different operator (less familiar with procedure)\n- Post-lens-cleaning may have different loading sequence\n- Reticle orientation indicator not verified\n\n## Immediate Actions\n\n1. **TOOL DOWN** - LITHO-ASML-03\n2. Hold lot W2024-5521 for strip and rework\n3. Verify reticle orientation immediately\n4. Reload reticle correctly and verify alignment\n\n## Investigation Steps\n\n1. Review reticle loading video (if available)\n2. Interview operator on loading procedure followed\n3. Check reticle orientation indicators and marks\n4. Review post-cleaning qualification procedure\n5. Verify reticle library orientation data\n\n## Prevention Measures\n\n1. Add reticle orientation sensor with interlock\n2. Implement pre-exposure test pattern verification\n3. Require dual-verification for reticle loading\n4. Add orientation check to post-cleaning qual sequence\n5. Create loading checklist with orientation confirmation\n\n**Severity**: Critical\n**Yield Impact**: 100% (no pattern printed, but rework possible)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full defect on lot W2024-9912. All 25 wafers show >85% pattern with wrong feature sizes. CD measurements show 150nm (spec: 45nm). Features are 3x larger than target. Pattern shape correct but grossly oversized.\n\nProcess Context: Exposure on LITHO-ASML-05 (immersion scanner). Standard exposure recipe. FDC shows: all parameters in spec. Reticle MASK-2345-A verified. Projection lens status normal.\n\nCorrelation: Reticle library shows MASK-2345-A registered as 4X reduction, but reticle is marked as 1X (1:1).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Reticle magnification mismatch - 1X reticle registered as 4X in system database\n\n**Failure Mechanism**: Reticle library database error caused scaling mismatch:\n1. MASK-2345-A is a 1X (1:1) reticle\n2. System database incorrectly registered it as 4X reduction\n3. Scanner applied 4X reduction to 1X reticle pattern\n4. Expected: 180nm on reticle \u2192 45nm on wafer (4X reduction)\n5. Actual: 150nm on reticle \u2192 150nm on wafer (effective 1X)\n6. Features printed 3.3x larger than specification\n\n**Database Error**: Reticle registration data incorrect, likely from data entry error or system migration.\n\n## Immediate Actions\n\n1. **TOOL DOWN** - LITHO-ASML-05 (hold for reticle audit)\n2. Hold lot W2024-9912 for rework (strip and re-expose)\n3. Correct reticle database entry immediately\n4. Audit all reticle magnification data\n\n## Investigation Steps\n\n1. Review reticle database entry history\n2. Check original reticle qualification records\n3. Identify when database error was introduced\n4. Verify all reticles for correct magnification data\n5. Review lots processed with MASK-2345-A\n\n## Prevention Measures\n\n1. Add reticle magnification verification at pod load\n2. Implement CD measurement verification first wafer of lot\n3. Create reticle database audit procedure (quarterly)\n4. Add physical reticle marking to database cross-check\n5. Require dual-verification for reticle database entries\n\n**Severity**: Critical\n**Yield Impact**: 100% (wrong CD, but strip and rework possible)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full defect on lot W2024-1654. Wafers show >90% coverage with metal splatter and 'splash' patterns. Appears as catastrophic material ejection during deposition.\n\nProcess Context: E-beam evaporation on EBEAM-CHA-02. Au/Ti stack deposition. FDC shows: beam current spike to 2A (normal 0.5A), crucible temperature spike to 2500\u00b0C (normal 1600\u00b0C), chamber pressure spike to 5E-4 Torr (normal 5E-6 Torr). Multiple 'arc' events logged.\n\nCorrelation: New crucible liner installed during last PM.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: E-beam striking crucible liner instead of source material causing catastrophic arcing\n\n**Failure Mechanism**: Crucible liner installation error caused beam misalignment:\n1. New liner positioned incorrectly after PM\n2. E-beam struck liner edge instead of source material\n3. Liner material rapidly heated and vaporized\n4. Arcing between beam and liner created current spike (2A)\n5. Explosive outgassing caused pressure spike\n6. Molten material ejected onto wafers ('splash' pattern)\n\n**Correlation Evidence**: New liner + beam misalignment + multiple arcs = liner installation issue.\n\n## Immediate Actions\n\n1. **TOOL DOWN** - EBEAM-CHA-02\n2. Scrap lot W2024-1654 (metal splash contamination)\n3. Do NOT open chamber immediately (hot)\n4. Allow 8-hour cooldown before inspection\n\n## Investigation Steps\n\n1. Inspect crucible liner alignment after cooldown\n2. Review liner installation procedure\n3. Check beam alignment procedure in PM checklist\n4. Examine source material for proper loading\n5. Verify sweep pattern and beam centering\n\n## Prevention Measures\n\n1. Add beam alignment verification after liner change\n2. Implement liner position gauge/fixture\n3. Add arc detection interlock with beam cutoff\n4. Require first-wafer test with power ramp verification\n5. Create liner installation visual guide\n\n**Severity**: Critical\n**Yield Impact**: 100% (contamination + potential equipment damage)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full defect on lot W2024-7765. Wafers show uniform >80% light absorption pattern with severe optical density change. Films appear much darker than specification. Transmission measurements show 5% (spec: 85%).\n\nProcess Context: Anti-reflective coating on ARC-BREWER-01. Organic ARC spin coating. FDC shows: material dispense volume 3.2ml (spec: 3.0ml), spin speed 2500rpm (spec: 2500rpm), bake 205\u00b0C/90sec (spec: 205\u00b0C/90sec). Material lot number different from qualification lot.\n\nCorrelation: New ARC material drum opened yesterday.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Out-of-spec ARC material from new drum causing severe optical property deviation\n\n**Failure Mechanism**: New ARC material drum has incorrect formulation:\n1. New material drum opened yesterday\n2. Material has wrong optical density specification\n3. Film deposited with 5% transmission vs 85% target\n4. Material is either wrong formulation or degraded\n5. All wafers processed with bad material affected\n\n**Material Possibilities**:\n- Wrong product shipped by vendor\n- Material degradation during storage\n- Incorrect dilution at manufacturing\n- Cross-contamination with different ARC grade\n\n## Immediate Actions\n\n1. **TOOL DOWN** - ARC-BREWER-01\n2. Hold lot W2024-7765 for strip and rework\n3. Quarantine new ARC drum immediately\n4. Revert to previous qualified material lot\n5. Hold all lots processed since new drum\n\n## Investigation Steps\n\n1. Verify drum labeling and lot number against PO\n2. Request vendor COA (Certificate of Analysis)\n3. Sample new drum for incoming QC testing\n4. Compare optical properties to specification\n5. Check material storage conditions\n\n## Prevention Measures\n\n1. Implement incoming material verification testing\n2. Add first-wafer optical measurement before lot\n3. Require drum certification before use\n4. Create material change lot notification\n5. Add optical property check to coat qualification\n\n**Severity**: Critical\n**Yield Impact**: 100% (wrong optical properties, strip and rework needed)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full defect on lot W2024-3398. Wafers show >90% via/contact open failures. Electrical test shows infinite resistance where <100 ohm expected. Cross-section shows vias filled with oxide instead of metal.\n\nProcess Context: Via fill on PVD-ENDURA-08. Ti/TiN/W stack. Process flow: degas \u2192 preclean \u2192 Ti \u2192 TiN \u2192 W-CVD. FDC shows: preclean RF power at 0W (spec: 300W). Chamber pressure during preclean normal. Recipe completed without error.\n\nCorrelation: RF generator replaced 3 days ago.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: RF preclean failure leaving native oxide in vias, preventing metal adhesion and fill\n\n**Failure Mechanism**: Replaced RF generator failed to deliver power during preclean:\n1. RF power at 0W = no plasma preclean occurred\n2. Native oxide remained in via bottoms\n3. Ti/TiN deposited on oxide (poor adhesion)\n4. W-CVD nucleation failed on oxidized surface\n5. Vias remained oxide-filled, no metal connection\n6. Electrical test shows open circuits (infinite resistance)\n\n**Correlation Evidence**: RF generator replacement + 0W power = new generator not functioning properly.\n\n## Immediate Actions\n\n1. **TOOL DOWN** - PVD-ENDURA-08\n2. Scrap lot W2024-3398 (via opens = electrical failure)\n3. Check all lots processed since RF generator replacement\n4. Diagnose new RF generator\n\n## Investigation Steps\n\n1. Test RF generator output and calibration\n2. Verify cable connections from replacement work\n3. Check RF matching network settings\n4. Review post-replacement qualification data\n5. Verify generator compatibility with system\n\n## Prevention Measures\n\n1. Add RF power verification in preclean step with abort\n2. Extend post-RF-replacement qualification testing\n3. Implement plasma strike verification step\n4. Add via resistance test wafer in qualification\n5. Create RF power trending with early warning\n\n**Severity**: Critical\n**Yield Impact**: 100% (electrical opens, unrepairable)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full defect on lot W2024-6687. Wafers show >85% 'watermark' staining with circular residue patterns. Stains visible optically and causing yield loss at electrical test.\n\nProcess Context: Final rinse/dry on DRYER-SRD-04. IPA vapor dry recipe. FDC shows: IPA flow at 0 sccm (spec: 500 sccm) during dry cycle. N2 purge normal. Rinse DI water normal. IPA canister level at 0% (empty).\n\nCorrelation: Canister low-level alarm triggered but classified as 'warning'.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Empty IPA canister causing failed vapor dry, leaving watermarks from DI water residue\n\n**Failure Mechanism**: IPA vapor dry failed due to empty canister:\n1. IPA canister depleted to 0%\n2. Low-level alarm triggered but ignored (warning only)\n3. Dry cycle ran with N2 only, no IPA vapor\n4. DI rinse water not displaced by IPA\n5. Water droplets dried on wafer surface\n6. Mineral residue from DI water created watermarks\n7. Stains cause electrical failures at device locations\n\n## Immediate Actions\n\n1. **TOOL DOWN** - DRYER-SRD-04\n2. Hold lot W2024-6687 for reclean assessment\n3. Replace IPA canister immediately\n4. Check all lots processed after low-level alarm\n\n## Investigation Steps\n\n1. Review IPA consumption tracking\n2. Check why low-level alarm did not prevent processing\n3. Verify IPA level sensor functionality\n4. Review alarm escalation configuration\n5. Assess watermark impact on device performance\n\n## Prevention Measures\n\n1. Upgrade IPA low-level to critical alarm with process abort\n2. Add IPA flow verification in recipe with interlock\n3. Implement proactive IPA canister replacement threshold\n4. Create IPA consumption trending and alerts\n5. Add post-dry surface inspection before unload\n\n**Severity**: Critical\n**Yield Impact**: 85% (some wafers may be salvageable with reclean)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full defect on lot W2024-4432. All wafers show >95% incorrect implant species. SIMS analysis confirms phosphorus implanted instead of boron. Device polarity completely reversed.\n\nProcess Context: Ion implantation on IMPLANT-AXCEL-05. Expected B11 implant for PMOS source/drain. FDC shows: source selected as 'PH3' (phosphine), beam current and energy as specified for B11. Recipe parameter file shows 'SOURCE = PH3'.\n\nCorrelation: Recipe was copied from N-well implant recipe last week.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Wrong dopant source in recipe due to copy error from N-well recipe\n\n**Failure Mechanism**: Recipe creation error propagated wrong dopant:\n1. PMOS S/D recipe copied from N-well recipe base\n2. Dopant source parameter not changed from PH3 to BF3\n3. Recipe used PH3 (phosphorus) instead of BF3 (boron)\n4. Wafers received P+ implant instead of B+ implant\n5. PMOS devices became NMOS (wrong polarity)\n6. Complete device functionality failure\n\n**Recipe Management Failure**: Copy-paste error not caught in review.\n\n## Immediate Actions\n\n1. **TOOL DOWN** - IMPLANT-AXCEL-05 (recipe audit)\n2. Scrap lot W2024-4432 (wrong dopant = unrepairable)\n3. Correct recipe immediately (SOURCE = BF3)\n4. Review all implant lots since recipe creation\n\n## Investigation Steps\n\n1. Review recipe creation/modification history\n2. Identify who created recipe and review process\n3. Check recipe approval and sign-off records\n4. Verify all P-type implant recipes for correct source\n5. Audit recipe management system\n\n## Prevention Measures\n\n1. Implement recipe parameter verification checklist\n2. Add dopant species confirmation before lot start\n3. Require dual-sign-off for new recipe activation\n4. Create recipe template system to prevent copy errors\n5. Add in-line mass spectrometry dopant verification\n\n**Severity**: Critical\n**Yield Impact**: 100% (wrong dopant = complete device failure)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Lot W2024-5521 completed standard inspection. Defect density at 0.08/cm\u00b2, below 0.15/cm\u00b2 threshold. No systematic pattern observed on wafer map. Random particle distribution within baseline.\n\nProcess Context: Wafers processed through CVD-AMAT-03 using standard TEOS deposition recipe. All FDC parameters within specification. Chamber PM current at 1,200 RF-hours (limit 2,500). Yield at 94.2%, within 92-96% target range.",
    "output": "## Analysis\n\n**Finding**: No systematic defect pattern detected\n\n**Assessment**:\n- Defect density 0.08/cm\u00b2 is well below 0.15/cm\u00b2 action limit\n- Random particle distribution indicates normal baseline defectivity\n- No spatial clustering or systematic pattern observed\n- Yield at 94.2% is within expected 92-96% range\n- FDC parameters all within specification\n- Tool PM status healthy with margin to limit\n\n## Recommendation\n\n- No corrective action required\n- Continue standard monitoring\n- Log results for trend analysis\n\n**Severity**: None\n**Yield Impact**: Within specification"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random inspection of 5 wafers from lot W2024-6632. All wafers show normal baseline defectivity. Particle counts: W1=42, W2=38, W3=45, W4=40, W5=43 (spec: <100 per wafer). No systematic pattern on any wafer.\n\nProcess Context: Processed through ETCH-LAM-05 for standard oxide etch. Chamber at 1,850 RF-hours since last PM (limit 2,500). Etch rate within \u00b12% of target. Uniformity at 1.8% (spec: <3%).",
    "output": "## Analysis\n\n**Finding**: No systematic defect pattern detected\n\n**Assessment**:\n- All 5 sample wafers show particle counts well below <100 limit\n- Average particle count 41.6, consistent across sample\n- No systematic pattern indicates random baseline particles only\n- Etch rate and uniformity both within specification\n- Chamber condition healthy with ~650 RF-hours margin to PM\n\n## Recommendation\n\n- No corrective action required\n- Lot cleared for next process step\n- Continue standard monitoring protocol\n\n**Severity**: None\n**Yield Impact**: Within specification"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Post-litho inspection on lot W2024-7788. CD measurements: mean 45.2nm, sigma 1.1nm (spec: 45\u00b13nm, sigma <2nm). Overlay: X=-0.8nm, Y=+1.2nm (spec: \u00b15nm). No pattern defects detected in sampled die.\n\nProcess Context: Exposed on LITHO-ASML-02 (immersion scanner). Focus and dose optimized. Resist thickness 95nm \u00b11nm. Track temperature stable at 23.0\u00b0C. All FDC parameters nominal.",
    "output": "## Analysis\n\n**Finding**: No systematic defect pattern detected - lithography metrics excellent\n\n**Assessment**:\n- CD mean 45.2nm within 45\u00b13nm specification\n- CD sigma 1.1nm well below 2nm limit (excellent uniformity)\n- Overlay X=-0.8nm, Y=+1.2nm both within \u00b15nm spec\n- Zero pattern defects in sampled die\n- All process parameters stable and within specification\n\n## Recommendation\n\n- No corrective action required\n- Lot cleared for etch\n- Log metrics for SPC trending\n\n**Severity**: None\n**Yield Impact**: Within specification"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Inline film measurement on lot W2024-8899. Oxide thickness: mean 102.3nm, range 100.8-103.5nm (spec: 100\u00b15nm). Uniformity 1.3% (spec: <3%). Refractive index 1.462 (spec: 1.46\u00b10.02). No visual defects.\n\nProcess Context: CVD deposition on CVD-AMAT-06. Recipe TEOS_100NM_STD. Deposition rate 125nm/min. Chamber at 980 RF-hours (limit 2,500). Gas flows and temperature all within specification.",
    "output": "## Analysis\n\n**Finding**: No systematic defect pattern detected - film properties within specification\n\n**Assessment**:\n- Thickness mean 102.3nm within 100\u00b15nm target\n- Thickness range 2.7nm indicates good uniformity\n- Uniformity 1.3% well below 3% limit\n- Refractive index 1.462 confirms proper film composition\n- No visual defects observed\n- Chamber in healthy condition with substantial PM margin\n\n## Recommendation\n\n- No corrective action required\n- Lot cleared for next process step\n- Continue standard monitoring\n\n**Severity**: None\n**Yield Impact**: Within specification"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Post-CMP inspection on lot W2024-9901. Surface roughness: 0.35nm RMS (spec: <0.5nm). Dishing at 8nm (spec: <15nm). Erosion at 5nm (spec: <10nm). Metal thickness 480nm (spec: 500\u00b130nm). No scratches detected.\n\nProcess Context: Cu CMP on CMP-AMAT-02. Pad life at 450 wafers (limit 800). Slurry flow stable. Polish time 95 sec. Conditioner pressure normal. All FDC parameters within specification.",
    "output": "## Analysis\n\n**Finding**: No systematic defect pattern detected - CMP metrics within specification\n\n**Assessment**:\n- Surface roughness 0.35nm RMS well below 0.5nm limit\n- Dishing 8nm within 15nm specification\n- Erosion 5nm within 10nm specification\n- Metal thickness 480nm within 500\u00b130nm range\n- Zero scratches detected (critical CMP metric)\n- Pad life at 56% of limit, healthy condition\n\n## Recommendation\n\n- No corrective action required\n- Lot cleared for barrier removal\n- Excellent CMP performance\n\n**Severity**: None\n**Yield Impact**: Within specification"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Electrical probe on lot W2024-2234. Yield: 96.8% (spec: >92%). Bin distribution normal with expected fail modes. No systematic die location failures. Contact resistance mean 12 ohm (spec: <20 ohm).\n\nProcess Context: Standard production lot, 25 wafers. Process flow completed without incidents. All inline inspections passed. No tool excursions flagged during lot processing. Die per wafer: 412.",
    "output": "## Analysis\n\n**Finding**: No systematic defect pattern detected - electrical performance excellent\n\n**Assessment**:\n- Yield 96.8% exceeds 92% minimum specification\n- Bin distribution follows expected pattern\n- No spatial clustering of failures (random distribution)\n- Contact resistance 12 ohm well below 20 ohm limit\n- All inline inspections passed without issue\n- Process executed without any flagged excursions\n\n## Recommendation\n\n- No corrective action required\n- Lot approved for assembly release\n- Excellent yield performance\n\n**Severity**: None\n**Yield Impact**: Within specification (above target)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Implant monitor on lot W2024-3345. Sheet resistance: 245 ohm/sq (spec: 250\u00b115 ohm/sq). Uniformity: 0.9% (spec: <2%). Junction depth: 42nm (spec: 40\u00b15nm). Beam current was stable throughout lot.\n\nProcess Context: B11 implant on IMPLANT-VARIAN-02. Energy 5keV, dose 3E15. Source life at 680 hours (limit 800). Faraday cup calibrated within spec. All 25 wafers processed without interruption.",
    "output": "## Analysis\n\n**Finding**: No systematic defect pattern detected - implant parameters within specification\n\n**Assessment**:\n- Sheet resistance 245 ohm/sq within 250\u00b115 range\n- Uniformity 0.9% excellent (below 2% limit)\n- Junction depth 42nm within 40\u00b15nm specification\n- Stable beam current confirms consistent dosing\n- Source life healthy with 120-hour margin\n- No process interruptions during lot\n\n## Recommendation\n\n- No corrective action required\n- Implant verified successful\n- Lot cleared for anneal\n\n**Severity**: None\n**Yield Impact**: Within specification"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Gate oxide integrity test on lot W2024-4456. Breakdown voltage: mean 12.5V, sigma 0.3V (spec: >10V, sigma <0.5V). Leakage current: 2.1pA at 5V (spec: <10pA). No early failures in accelerated stress test.\n\nProcess Context: Gate oxidation on FURNACE-KOYO-01. Dry oxide 5.2nm. Furnace at 156 hours since clean (limit 500). Temperature uniformity \u00b10.3\u00b0C. O2 purity verified. Process completed without alarms.",
    "output": "## Analysis\n\n**Finding**: No systematic defect pattern detected - gate oxide quality excellent\n\n**Assessment**:\n- Breakdown voltage 12.5V exceeds 10V minimum\n- BV sigma 0.3V indicates tight distribution\n- Leakage 2.1pA well below 10pA limit\n- Zero early failures in stress test confirms oxide integrity\n- Furnace in clean condition with substantial margin\n- Temperature uniformity excellent at \u00b10.3\u00b0C\n\n## Recommendation\n\n- No corrective action required\n- Gate oxide quality verified\n- Lot cleared for gate electrode deposition\n\n**Severity**: None\n**Yield Impact**: Within specification"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Post-etch inspection on lot W2024-5567. Etch depth: 325nm (spec: 320\u00b110nm). Sidewall angle: 88.5\u00b0 (spec: 88\u00b12\u00b0). CD bias: +2nm (spec: \u00b15nm). No etch residue detected. No pattern loading effects observed.\n\nProcess Context: Poly etch on ETCH-LAM-03. Recipe POLY_ANISO_V2. Selectivity to oxide >50:1. Chamber at 1,420 RF-hours (limit 2,500). All gas flows within \u00b11% of setpoint. Endpoint detected normally.",
    "output": "## Analysis\n\n**Finding**: No systematic defect pattern detected - etch performance within specification\n\n**Assessment**:\n- Etch depth 325nm centered in 320\u00b110nm spec\n- Sidewall angle 88.5\u00b0 within 88\u00b12\u00b0 range (good anisotropy)\n- CD bias +2nm within \u00b15nm specification\n- No etch residue (clean endpoint)\n- No pattern loading effects (uniform etch)\n- Chamber healthy with ~1,080 RF-hours to PM\n\n## Recommendation\n\n- No corrective action required\n- Lot cleared for resist strip\n- Etch process performing optimally\n\n**Severity**: None\n**Yield Impact**: Within specification"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: End-of-line yield report for lot W2024-6678. Final yield: 95.1% (target: 93-97%). Sort yield: 97.2%. Package yield: 97.8%. Total die shipped: 9,826 (target: >9,500). Customer reliability qualification: PASS.\n\nProcess Context: Standard production lot through complete flow. 25 wafers, 412 die/wafer. No tool excursions during processing. All inline gates passed. Cycle time: 18.2 days (target: <21 days).",
    "output": "## Analysis\n\n**Finding**: No systematic defect pattern detected - production metrics excellent\n\n**Assessment**:\n- Final yield 95.1% within 93-97% target band\n- Sort yield 97.2% indicates minimal probe-related loss\n- Package yield 97.8% indicates robust assembly\n- Die shipped 9,826 exceeds 9,500 minimum\n- Customer reliability qualification passed\n- Cycle time 18.2 days ahead of 21-day target\n\n## Summary\n\n- All yield metrics within or exceeding specification\n- No process issues identified\n- Lot represents baseline performance\n- No corrective action required\n\n**Severity**: None\n**Yield Impact**: Within specification (excellent performance)"
  }
]