// Seed: 3859143025
module module_0 (
    output tri0 id_0,
    input  wor  id_1,
    input  tri1 id_2
);
endmodule
module module_1 (
    input supply1 id_0,
    output logic id_1
    , id_8,
    input supply0 id_2,
    input wor id_3,
    output wire id_4,
    input wand id_5,
    input tri id_6
);
  wire id_9;
  always @(negedge 1) begin : LABEL_0
    id_1 = #(1 & 1 & 1) id_3 - (1) & 1;
  end
  module_0 modCall_1 (
      id_4,
      id_3,
      id_0
  );
  assign modCall_1.type_0 = 0;
endmodule
module module_2 (
    output tri0 id_0,
    input supply1 id_1,
    output tri0 id_2,
    input tri1 id_3,
    output tri0 id_4,
    input uwire id_5,
    input tri1 id_6,
    input wire id_7,
    input tri0 id_8
    , id_11,
    input tri0 id_9
);
  wire id_12;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_8
  );
  assign modCall_1.id_2 = 0;
endmodule
