Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat Dec 27 20:52:02 2025
| Host         : Panda-Windows11 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file conv_system_wrapper_control_sets_placed.rpt
| Design       : conv_system_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   416 |
|    Minimum number of control sets                        |   416 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1292 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   416 |
| >= 0 to < 4        |    77 |
| >= 4 to < 6        |    55 |
| >= 6 to < 8        |    33 |
| >= 8 to < 10       |    50 |
| >= 10 to < 12      |     9 |
| >= 12 to < 14      |    26 |
| >= 14 to < 16      |    14 |
| >= 16              |   152 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             948 |          349 |
| No           | No                    | Yes                    |             126 |           40 |
| No           | Yes                   | No                     |             622 |          304 |
| Yes          | No                    | No                     |            2768 |          686 |
| Yes          | No                    | Yes                    |             120 |           52 |
| Yes          | Yes                   | No                     |            3012 |          827 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                    Clock Signal                    |                                                                                                                                     Enable Signal                                                                                                                                     |                                                                                                                                       Set/Reset Signal                                                                                                                                      | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                       | conv_system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                       | conv_system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                       | conv_system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                       | conv_system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                       | conv_system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/shift_qual                                                                                                                                                         |                                                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/shift_qual                                                                                                                                                         |                                                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                       | conv_system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                       | conv_system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                       | conv_system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                       | conv_system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                       | conv_system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                       | conv_system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                       | conv_system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                       | conv_system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                       | conv_system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                       | conv_system_i/axi_smc/inst/m02_nodes/m02_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                       | conv_system_i/axi_smc/inst/m02_nodes/m02_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                       | conv_system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                       | conv_system_i/axi_smc/inst/m02_nodes/m02_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                       | conv_system_i/axi_smc/inst/m02_nodes/m02_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/gen_srls[0].srl_nx1/shift_qual                                                                                                         |                                                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                       | conv_system_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                       | conv_system_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                       | conv_system_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                       | conv_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_composite_cntlr_reset                                                                                                                                                                                |                1 |              1 |         1.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/shift_qual                                                                                                                                                         |                                                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                                              | conv_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                                                                                    |                1 |              1 |         1.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                       | conv_system_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                       | conv_system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                       | conv_system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                       | conv_system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                       | conv_system_i/axi_smc/inst/m02_nodes/m02_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                       | conv_system_i/axi_smc/inst/m02_nodes/m02_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                       | conv_system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                                                                                                 | conv_system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[6]                                                                                                              |                1 |              1 |         1.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                       | conv_system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                       | conv_system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                       | conv_system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                       | conv_system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                       | conv_system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                       | conv_system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                       | conv_system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_srls[0].srl_nx1/shift_qual                                                                                                         |                                                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                       | conv_system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                       | conv_system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_posted_to_axi_reg                                                   | conv_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                            |                1 |              1 |         1.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                           |                                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/USE_SRL_FIFO.sig_wr_fifo                        |                                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                       | conv_system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                       | conv_system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                       | conv_system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_srls[2].srl_nx1/shift_qual                                                                                                                                                                 |                                                                                                                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                       | conv_system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                       | conv_system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                       | conv_system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                       | conv_system_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                       | conv_system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                       | conv_system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                       | conv_system_i/axi_smc/inst/m02_nodes/m02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                       | conv_system_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                       | conv_system_i/axi_smc/inst/m02_nodes/m02_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                       | conv_system_i/axi_smc/inst/m02_nodes/m02_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                       | conv_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                       | conv_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                       | conv_system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                       | conv_system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                       | conv_system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                       | conv_system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                       | conv_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                       | conv_system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                       | conv_system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                       | conv_system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                       | conv_system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/USE_SRL_FIFO.sig_wr_fifo |                                                                                                                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                       | conv_system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                               |                1 |              3 |         3.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                       | conv_system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                       | conv_system_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                               |                3 |              4 |         1.33 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                       | conv_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_axi_por2rst_out                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                       | conv_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/s_axi_lite_awaddr_2_sn_1                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                       | conv_system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                                                                   | conv_system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                               |                3 |              4 |         1.33 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/arvalid_re                                                                                                                                                                              | conv_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_lite_bside_hw_reset_reg                                                                                                                                                                              |                1 |              4 |         4.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                                                 | conv_system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                               | conv_system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2_n_0                                                                                                                  | conv_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1_n_0                                                                                                                        |                1 |              4 |         4.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                       | conv_system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/fifoaddr[3]_i_1__1_n_0                                                                                                                 | conv_system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                    | conv_system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__2_n_0                                                                                                                                                                 | conv_system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                                            | conv_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                                                                    |                1 |              4 |         4.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                       | conv_system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                       | conv_system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                       | conv_system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                          |                3 |              4 |         1.33 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                | conv_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                            |                2 |              4 |         2.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                       | conv_system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                       | conv_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                                      |                2 |              4 |         2.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                            | conv_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                                                                                                                                 | conv_system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                       | conv_system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                              |                3 |              4 |         1.33 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                       | conv_system_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                               | conv_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                       | conv_system_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                       | conv_system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                               |                3 |              4 |         1.33 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/fifoaddr[3]_i_1_n_0                                                                                                                    | conv_system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                                                                   | conv_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                               |                3 |              4 |         1.33 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                     | conv_system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                                                 | conv_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                       | conv_system_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                      | conv_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_cmd_cmplt_reg_i_1_n_0                                                                                                               |                1 |              4 |         4.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                    | conv_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                                    | conv_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                       | conv_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                          |                3 |              4 |         1.33 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                       | conv_system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                          |                4 |              5 |         1.25 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_coelsc_reg                 | conv_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0                                                                                            |                1 |              5 |         5.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.mesg_reg                                                                                                                                     |                                                                                                                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[4].srl_nx1/shift_qual                                                                                                                             |                                                                                                                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/E[0]                                                                                                                                                                       | conv_system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/E[0]                                                                                                                                                                       | conv_system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                  | conv_system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[146]_i_1_n_0                                                                                                                                                         |                2 |              5 |         2.50 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                               | conv_system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[146]_i_1__0_n_0                                                                                                                                                      |                1 |              5 |         5.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                               | conv_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                               | conv_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i_reg[1090]_0[0]                                                                                                                                                                                          | conv_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                    | conv_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                       | conv_system_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                          |                3 |              5 |         1.67 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                       | conv_system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                          |                4 |              5 |         1.25 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                       | conv_system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                               |                4 |              5 |         1.25 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                   | conv_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                   | conv_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_interr_reg_i_1_n_0                                                                                                               |                1 |              5 |         5.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                    | conv_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                            |                2 |              5 |         2.50 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                | conv_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                            |                2 |              5 |         2.50 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                        | conv_system_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                       |                1 |              6 |         6.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                  | conv_system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                          |                3 |              6 |         2.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                              | conv_system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                          |                3 |              6 |         2.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | conv_system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                         |                3 |              6 |         2.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | conv_system_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                         |                3 |              6 |         2.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                    | conv_system_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                          |                3 |              6 |         2.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                       | conv_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_mm2s_status_reg0                                                                                                                                                                                     |                1 |              6 |         6.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                              | conv_system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                          |                3 |              6 |         2.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                              | conv_system_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                          |                3 |              6 |         2.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[1]                                                                                                                                                          | conv_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                                                                 |                3 |              6 |         2.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                    | conv_system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                    | conv_system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[1]                                                                                                                                                          | conv_system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | conv_system_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                              | conv_system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                          |                3 |              6 |         2.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                              | conv_system_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                          |                1 |              6 |         6.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | conv_system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/E[0]                                                                                                                                    | conv_system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                         | conv_system_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                        |                1 |              6 |         6.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | conv_system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                  | conv_system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/E[0]                                                                                                                                    | conv_system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                              | conv_system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | conv_system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                         |                3 |              6 |         2.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                       | conv_system_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                          |                5 |              7 |         1.40 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                       | conv_system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                          |                4 |              7 |         1.75 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                                              |                                                                                                                                                                                                                                                                                             |                1 |              7 |         7.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                       | conv_system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                          |                4 |              7 |         1.75 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                               | conv_system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[185]_i_1_n_0                                                                                                                                                         |                2 |              7 |         3.50 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                       | conv_system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                          |                5 |              7 |         1.40 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                                              |                                                                                                                                                                                                                                                                                             |                2 |              7 |         3.50 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                       | conv_system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                          |                4 |              7 |         1.75 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                       | conv_system_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                          |                3 |              7 |         2.33 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                  |                                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                             | conv_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                               |                3 |              8 |         2.67 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                       |                                                                                                                                                                                                                                                                                             |                4 |              8 |         2.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                           |                                                                                                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/buffer[5][7]_i_1_n_0                                                                                                                                                                                                     | conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/s00_axi_aresetn_0                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                                                       | conv_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                               |                4 |              8 |         2.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                                            | conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/s00_axi_aresetn_0                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                                            | conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/s00_axi_aresetn_0                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/buffer[6][7]_i_1_n_0                                                                                                                                                                                                     | conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/s00_axi_aresetn_0                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                                             | conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/s00_axi_aresetn_0                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/buffer[7][7]_i_1_n_0                                                                                                                                                                                                     | conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/s00_axi_aresetn_0                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                                            | conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/s00_axi_aresetn_0                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                                                                                                            | conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/s00_axi_aresetn_0                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                                                                                                                            | conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/s00_axi_aresetn_0                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                     |                                                                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                           |                                                                                                                                                                                                                                                                                             |                4 |              8 |         2.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/buffer[2][7]_i_1_n_0                                                                                                                                                                                                     | conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/s00_axi_aresetn_0                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/buffer[4][7]_i_1_n_0                                                                                                                                                                                                     | conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/s00_axi_aresetn_0                                                                                                                                                                                                              |                4 |              8 |         2.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/buffer[3][7]_i_1_n_0                                                                                                                                                                                                     | conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/s00_axi_aresetn_0                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                               | conv_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                            |                4 |              8 |         2.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                                                       | conv_system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                               |                3 |              8 |         2.67 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                               | conv_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                            |                3 |              8 |         2.67 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/buffer[8][7]_i_1_n_0                                                                                                                                                                                                     | conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/s00_axi_aresetn_0                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/buffer[1][7]_i_1_n_0                                                                                                                                                                                                     | conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/s00_axi_aresetn_0                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/y[7]_i_1_n_0                                                                                                                                                                                                             | conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/s00_axi_aresetn_0                                                                                                                                                                                                              |                4 |              8 |         2.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/buffer[0][7]_i_1_n_0                                                                                                                                                                                                     | conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/s00_axi_aresetn_0                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                                             | conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/s00_axi_aresetn_0                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                                            | conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/s00_axi_aresetn_0                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                                            | conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/s00_axi_aresetn_0                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                                            | conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/s00_axi_aresetn_0                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                                                                                                             | conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/s00_axi_aresetn_0                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                 |                                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                            | conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/s00_axi_aresetn_0                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                        | conv_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                    | conv_system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                 |                                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                       | conv_system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                          |                4 |              9 |         2.25 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                       | conv_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_lite_bside_hw_reset_reg                                                                                                                                                                              |                2 |              9 |         4.50 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                             | conv_system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                       | conv_system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                         |                6 |              9 |         1.50 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                                                |                                                                                                                                                                                                                                                                                             |                4 |              9 |         2.25 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[9].srl_nx1/shift                                                                              |                                                                                                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                             | conv_system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/E[0]                                                                                                                                                       | conv_system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                                           |                4 |              9 |         2.25 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                       | conv_system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                          |                3 |              9 |         3.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                       | conv_system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                         |                4 |              9 |         2.25 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                       | conv_system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                                         |                7 |             10 |         1.43 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                                                                                                          | conv_system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                                                                 |                4 |             10 |         2.50 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                    | conv_system_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                          |                4 |             10 |         2.50 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                       | conv_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                     |                4 |             10 |         2.50 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                                                                                                          | conv_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                                                                 |                4 |             10 |         2.50 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                    | conv_system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                          |                3 |             10 |         3.33 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                       | conv_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_sm_state0                                                                                                                                                                                            |                2 |             11 |         5.50 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                    | conv_system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                          |                4 |             11 |         2.75 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                       | conv_system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                   |                4 |             11 |         2.75 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                       | conv_system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                               |                5 |             12 |         2.40 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                  | conv_system_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                              |                4 |             12 |         3.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                      | conv_system_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                              |                4 |             12 |         3.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                   | conv_system_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                       | conv_system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                                                             |                4 |             12 |         3.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                      | conv_system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                              |                3 |             12 |         4.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                   | conv_system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                               |                5 |             12 |         2.40 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                  | conv_system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                              |                4 |             12 |         3.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                      | conv_system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                              |                5 |             12 |         2.40 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                  | conv_system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                              |                4 |             12 |         3.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                      | conv_system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                              |                4 |             12 |         3.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                   | conv_system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                                | conv_system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                               |                6 |             12 |         2.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                      | conv_system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                              |                3 |             12 |         4.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                       | conv_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_composite_reg_reset                                                                                                                                                                                  |                6 |             12 |         2.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                       | conv_system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                                                             |                3 |             12 |         4.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                  | conv_system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                              |                4 |             12 |         3.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                   | conv_system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                                | conv_system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                               |                6 |             12 |         2.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                   | conv_system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                               |                5 |             12 |         2.40 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                  | conv_system_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                              |                3 |             12 |         4.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                       | conv_system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                               |                5 |             12 |         2.40 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                       | conv_system_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                               |                6 |             12 |         2.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                      | conv_system_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                              |                5 |             12 |         2.40 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                  | conv_system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                              |                5 |             12 |         2.40 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                 |                                                                                                                                                                                                                                                                                             |                4 |             13 |         3.25 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg        | conv_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_rlast_0                            |                3 |             14 |         4.67 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc1_reg_reg_n_0                                                                                                  | conv_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                    |                6 |             14 |         2.33 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                         |                                                                                                                                                                                                                                                                                             |                3 |             14 |         4.67 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                       | conv_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                    |                5 |             14 |         2.80 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_s_ready_out_reg                | conv_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg |                3 |             14 |         4.67 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                       | conv_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_local_hw_reset_reg                                                                                                                                                                                   |                3 |             14 |         4.67 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                  |                                                                                                                                                                                                                                                                                             |                2 |             14 |         7.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                                 |                                                                                                                                                                                                                                                                                             |                5 |             15 |         3.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                                                                                                        |                                                                                                                                                                                                                                                                                             |                4 |             15 |         3.75 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                                                                                                        |                                                                                                                                                                                                                                                                                             |                4 |             15 |         3.75 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                                 |                                                                                                                                                                                                                                                                                             |                6 |             15 |         2.50 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                                                                                                        |                                                                                                                                                                                                                                                                                             |                4 |             15 |         3.75 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                                 |                                                                                                                                                                                                                                                                                             |                5 |             15 |         3.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                             |                6 |             15 |         2.50 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.s_axi_awcache_d                                                                                                                                                         |                                                                                                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                             | conv_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                    |                4 |             16 |         4.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                                                                                            |                                                                                                                                                                                                                                                                                             |                3 |             16 |         5.33 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/bram0_addr[31]_i_1_n_0                                                                                                                                                                                                   | conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/s00_axi_aresetn_0                                                                                                                                                                                                              |               15 |             16 |         1.07 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1__0_n_0                                                                                          | conv_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                    |                4 |             16 |         4.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                                            |                                                                                                                                                                                                                                                                                             |                7 |             17 |         2.43 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                      |                                                                                                                                                                                                                                                                                             |                3 |             18 |         6.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/E[0]                                                                                                                                                                               | conv_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                               |                6 |             18 |         3.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/E[0]                                                                                                                                                                               | conv_system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                               |                5 |             18 |         3.60 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                      |                                                                                                                                                                                                                                                                                             |                3 |             18 |         6.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                          | conv_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                    |                5 |             19 |         3.80 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                          | conv_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                    |                5 |             19 |         3.80 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                             |                4 |             20 |         5.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                                              |                                                                                                                                                                                                                                                                                             |                8 |             20 |         2.50 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                             |                4 |             20 |         5.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                             |                5 |             20 |         4.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                             |                6 |             20 |         3.33 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.s_axi_arcache_d                                                                                                                                                         |                                                                                                                                                                                                                                                                                             |                5 |             23 |         4.60 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                                           | conv_system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                               |                9 |             24 |         2.67 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                      | conv_system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                              |               10 |             24 |         2.40 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                       | conv_system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                               |                7 |             24 |         3.43 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/bram1_addr[17]_i_1_n_0                                                                                                                                                                                                   | conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/s00_axi_aresetn_0                                                                                                                                                                                                              |                9 |             24 |         2.67 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                             |                6 |             24 |         4.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                        | conv_system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                   |                8 |             24 |         3.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                                           | conv_system_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                               |                8 |             24 |         3.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                       | conv_system_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                               |                9 |             24 |         2.67 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                             |                4 |             24 |         6.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                             |                4 |             24 |         6.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                                           | conv_system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                               |                8 |             24 |         3.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                             |                5 |             24 |         4.80 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                      | conv_system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                              |                9 |             24 |         2.67 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                       | conv_system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                               |                9 |             24 |         2.67 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                       | conv_system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                               |                8 |             24 |         3.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                        | conv_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                    |                6 |             25 |         4.17 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                       | conv_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                    |                8 |             25 |         3.12 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                        | conv_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                    |                6 |             25 |         4.17 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/E[0]                                                                                                                                                                                    | conv_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_composite_reg_reset                                                                                                                                                                                  |                5 |             26 |         5.20 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                   | conv_system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                         |                8 |             27 |         3.38 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                   | conv_system_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                         |                8 |             27 |         3.38 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                       | conv_system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                                                                           |               11 |             29 |         2.64 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                       | conv_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                           |               12 |             29 |         2.42 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                       | conv_system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                               |               17 |             31 |         1.82 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                       | conv_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                               |               15 |             31 |         2.07 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                |                                                                                                                                                                                                                                                                                             |               11 |             32 |         2.91 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                              | conv_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                               |               10 |             32 |         3.20 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                     | conv_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                    |               11 |             32 |         2.91 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                    |                                                                                                                                                                                                                                                                                             |                8 |             32 |         4.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                              | conv_system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                               |                9 |             32 |         3.56 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                                                | conv_system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0                                                                                                 |                7 |             32 |         4.57 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                               |                                                                                                                                                                                                                                                                                             |               18 |             32 |         1.78 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_push_input_reg11_out                                                                                                     | conv_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                    |               11 |             32 |         2.91 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                               |                                                                                                                                                                                                                                                                                             |               16 |             32 |         2.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                                                                                                 |                                                                                                                                                                                                                                                                                             |               11 |             32 |         2.91 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/rvalid                                                                                                                                                                                  | conv_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                    |                9 |             32 |         3.56 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/GEN_SYNC_WRITE.axi2ip_wrce_reg[8]_0[0]                                                                                                                                                  | conv_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_composite_reg_reset                                                                                                                                                                                  |                7 |             32 |         4.57 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                                                           |                                                                                                                                                                                                                                                                                             |                8 |             32 |         4.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                                                                                                                 | conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/s00_axi_aresetn_0                                                                                                                                                                                                              |               10 |             32 |         3.20 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][4][userdata][7]_i_1_n_0                                                                                                                           |                                                                                                                                                                                                                                                                                             |                8 |             32 |         4.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][4][userdata][7]_i_1_n_0                                                                                                                           |                                                                                                                                                                                                                                                                                             |                9 |             32 |         3.56 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0[0]                                                                                                                                                  | conv_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_composite_reg_reset                                                                                                                                                                                  |                8 |             32 |         4.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                                                           |                                                                                                                                                                                                                                                                                             |                7 |             32 |         4.57 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                                                | conv_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0                                                                                                 |                6 |             32 |         5.33 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                             |                5 |             33 |         6.60 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                             |                6 |             33 |         5.50 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/r_reg/m_vector_i                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                             |                5 |             33 |         6.60 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                                                                                                 |                                                                                                                                                                                                                                                                                             |               12 |             33 |         2.75 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                             |                5 |             33 |         6.60 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_2_n_0                                                                                                                                                                                           | conv_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_1_n_0                                                                                                                                                                                                 |               10 |             34 |         3.40 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                    |                                                                                                                                                                                                                                                                                             |                9 |             34 |         3.78 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                             |                9 |             35 |         3.89 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                             |               14 |             35 |         2.50 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][1][strb]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                                             |               10 |             36 |         3.60 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                                          |                                                                                                                                                                                                                                                                                             |                8 |             36 |         4.50 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                             |               12 |             37 |         3.08 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/w_reg/m_vector_i                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                             |                8 |             37 |         4.62 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                             |                7 |             37 |         5.29 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                             |                6 |             37 |         6.17 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                             |                6 |             37 |         6.17 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                             |               10 |             37 |         3.70 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                   | conv_system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                         |               10 |             40 |         4.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                   | conv_system_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                         |               11 |             40 |         3.64 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                              |                                                                                                                                                                                                                                                                                             |                6 |             41 |         6.83 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                              |                                                                                                                                                                                                                                                                                             |                6 |             41 |         6.83 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                             |                8 |             42 |         5.25 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                             |                9 |             42 |         4.67 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1__0_n_0                                                                                         | conv_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                    |               14 |             42 |         3.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                             |               11 |             42 |         3.82 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                             |               14 |             42 |         3.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                            | conv_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                    |               13 |             42 |         3.23 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                             |               12 |             44 |         3.67 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                     | conv_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_addr_valid_reg_i_1_n_0                                                                                                                        |                8 |             44 |         5.50 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                             |                8 |             44 |         5.50 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                             |                8 |             44 |         5.50 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                             |               10 |             44 |         4.40 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]_0                | conv_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_addr_valid_reg_i_1__0_n_0                                                                                                                     |                7 |             44 |         6.29 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                         |                                                                                                                                                                                                                                                                                             |               10 |             47 |         4.70 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                  |                                                                                                                                                                                                                                                                                             |               10 |             47 |         4.70 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                       | conv_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                           |               21 |             47 |         2.24 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                       |                                                                                                                                                                                                                                                                                             |                9 |             48 |         5.33 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                       |                                                                                                                                                                                                                                                                                             |               14 |             48 |         3.43 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                           |                                                                                                                                                                                                                                                                                             |                9 |             48 |         5.33 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                       |                                                                                                                                                                                                                                                                                             |               10 |             48 |         4.80 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                       |                                                                                                                                                                                                                                                                                             |                6 |             48 |         8.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                       |                                                                                                                                                                                                                                                                                             |                6 |             48 |         8.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                             |                9 |             49 |         5.44 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                             |                8 |             49 |         6.12 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                             |                9 |             49 |         5.44 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                             |                8 |             49 |         6.12 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                               |                                                                                                                                                                                                                                                                                             |               12 |             53 |         4.42 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                              |                                                                                                                                                                                                                                                                                             |               13 |             53 |         4.08 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                            |                                                                                                                                                                                                                                                                                             |               12 |             53 |         4.42 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                              |                                                                                                                                                                                                                                                                                             |                9 |             53 |         5.89 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                  |                                                                                                                                                                                                                                                                                             |               17 |             54 |         3.18 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                               |                                                                                                                                                                                                                                                                                             |               13 |             54 |         4.15 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                       | conv_system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                                           |               22 |             55 |         2.50 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                       |                                                                                                                                                                                                                                                                                             |                7 |             56 |         8.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                       |                                                                                                                                                                                                                                                                                             |                7 |             56 |         8.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                       | conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/s00_axi_aresetn_0                                                                                                                                                                                                              |               17 |             58 |         3.41 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i                                                                                                                                                                 |                                                                                                                                                                                                                                                                                             |               22 |             59 |         2.68 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                            | conv_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                            |               16 |             60 |         3.75 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_DMA_CNTLR/E[0]                                                                                                                                                                                                | conv_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                            |               14 |             60 |         4.29 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i                                                                                                                                                                 |                                                                                                                                                                                                                                                                                             |               23 |             66 |         2.87 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                       | conv_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                            |               24 |             66 |         2.75 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/m_vector_i                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                             |               12 |             67 |         5.58 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/skid_buffer[1122]_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                             |               14 |             67 |         4.79 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                   | conv_system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                         |               17 |             69 |         4.06 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/w_reg/skid_buffer[2056]_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                             |               16 |             73 |         4.56 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/w_reg/m_vector_i                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                             |               15 |             73 |         4.87 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr_1                                                                                                  | conv_system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                          |               15 |             75 |         5.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                   | conv_system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                         |               17 |             76 |         4.47 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                    | conv_system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                          |               14 |             78 |         5.57 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                    | conv_system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                          |               16 |             79 |         4.94 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                    | conv_system_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                          |               16 |             79 |         4.94 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr_1                                                                                                  | conv_system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                          |               18 |             81 |         4.50 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr_1                                                                                                  | conv_system_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                          |               15 |             81 |         5.40 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                    | conv_system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                          |               15 |             85 |         5.67 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                   | conv_system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                         |               16 |             85 |         5.31 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                    | conv_system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                          |               16 |             85 |         5.31 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                   | conv_system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                         |               15 |             85 |         5.67 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                                                                                                             |               12 |             96 |         8.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                                                                                                             |               13 |            104 |         8.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                       |                                                                                                                                                                                                                                                                                             |               14 |            108 |         7.71 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                       |                                                                                                                                                                                                                                                                                             |               14 |            108 |         7.71 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                       |                                                                                                                                                                                                                                                                                             |               14 |            112 |         8.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                                                                                                             |               14 |            112 |         8.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                                                                                                             |               14 |            112 |         8.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                                                                                                             |               14 |            112 |         8.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                                                                                                             |               14 |            112 |         8.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                                                                                                             |               14 |            112 |         8.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                       |                                                                                                                                                                                                                                                                                             |               14 |            112 |         8.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 | conv_system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                                                                                                             |               14 |            112 |         8.00 |
|  conv_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                             |              351 |            952 |         2.71 |
+----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


