

================================================================
== Vitis HLS Report for 'fft_stages'
================================================================
* Date:           Fri Oct 21 21:16:04 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        hls_FFT_general
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                 Pipeline                 |
    |   min   |   max   |    min   |    max   | min | max |                   Type                   |
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- DFTpts  |        ?|        ?|        25|          5|          1|     ?|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    696|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    7|     553|   1232|    -|
|Memory           |        2|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    617|    -|
|Register         |        -|    -|    1589|    224|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|    7|    2142|   2769|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    3|       2|      5|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |                Instance               |               Module               | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |faddfsub_32ns_32ns_32_5_full_dsp_1_U1  |faddfsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U3       |fmul_32ns_32ns_32_4_max_dsp_1       |        0|   3|  143|  321|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U2      |fsub_32ns_32ns_32_5_full_dsp_1      |        0|   2|  205|  390|    0|
    |mul_9s_9s_9_1_1_U6                     |mul_9s_9s_9_1_1                     |        0|   0|    0|   51|    0|
    |mux_42_32_1_1_U4                       |mux_42_32_1_1                       |        0|   0|    0|   20|    0|
    |mux_42_32_1_1_U5                       |mux_42_32_1_1                       |        0|   0|    0|   20|    0|
    |mux_42_32_1_1_U7                       |mux_42_32_1_1                       |        0|   0|    0|   20|    0|
    |mux_42_32_1_1_U8                       |mux_42_32_1_1                       |        0|   0|    0|   20|    0|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |Total                                  |                                    |        0|   7|  553| 1232|    0|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------+--------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory  |       Module       | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+--------------------+---------+---+----+-----+------+-----+------+-------------+
    |W_imag_U  |W_imag_ROM_AUTO_1R  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |W_real_U  |W_real_ROM_AUTO_1R  |        1|  0|   0|    0|   512|   32|     1|        16384|
    +----------+--------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total     |                    |        2|  0|   0|    0|  1024|   64|     2|        32768|
    +----------+--------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+-----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+-----+------------+------------+
    |add_ln55_fu_956_p2                  |         +|   0|  0|   39|          32|          32|
    |i_2_fu_970_p2                       |         +|   0|  0|   39|          32|           1|
    |one_V_fu_742_p2                     |         +|   0|  0|   39|          32|           2|
    |sub4_fu_753_p2                      |         +|   0|  0|   39|          32|           2|
    |sub_ln34_1_fu_726_p2                |         -|   0|  0|   39|           1|          32|
    |sub_ln34_fu_671_p2                  |         -|   0|  0|   39|           1|          32|
    |sub_ln674_fu_840_p2                 |         -|   0|  0|   14|           6|           6|
    |ap_condition_449                    |       and|   0|  0|    2|           1|           1|
    |ap_condition_472                    |       and|   0|  0|    2|           1|           1|
    |ap_condition_932                    |       and|   0|  0|    2|           1|           1|
    |ap_condition_935                    |       and|   0|  0|    2|           1|           1|
    |ap_enable_state23_pp0_iter4_stage1  |       and|   0|  0|    2|           1|           1|
    |ap_enable_state24_pp0_iter4_stage2  |       and|   0|  0|    2|           1|           1|
    |ap_enable_state25_pp0_iter4_stage3  |       and|   0|  0|    2|           1|           1|
    |ap_enable_state26_pp0_iter4_stage4  |       and|   0|  0|    2|           1|           1|
    |p_Result_1_fu_856_p2                |       and|   0|  0|   32|          32|          32|
    |icmp_ln1065_fu_951_p2               |      icmp|   0|  0|   18|          32|          32|
    |icmp_ln40_fu_991_p2                 |      icmp|   0|  0|   14|          22|           1|
    |lshr_ln674_fu_850_p2                |      lshr|   0|  0|  100|           2|          32|
    |rhs_fu_748_p2                       |      lshr|   0|  0|  100|          11|          32|
    |ap_block_pp0                        |        or|   0|  0|    2|           1|           1|
    |i_fu_962_p3                         |    select|   0|  0|   32|           1|          32|
    |numBF_fu_735_p3                     |    select|   0|  0|   32|           1|          32|
    |DFTpts_fu_657_p2                    |       shl|   0|  0|  100|           1|          32|
    |ap_enable_pp0                       |       xor|   0|  0|    2|           1|           2|
    +------------------------------------+----------+----+---+-----+------------+------------+
    |Total                               |          |   0|  0|  696|         248|         343|
    +------------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |OUT_I_0_address0                        |  14|          3|    8|         24|
    |OUT_I_0_d0                              |  14|          3|   32|         96|
    |OUT_I_1_address0                        |  14|          3|    8|         24|
    |OUT_I_1_d0                              |  14|          3|   32|         96|
    |OUT_I_2_address0                        |  14|          3|    8|         24|
    |OUT_I_2_d0                              |  14|          3|   32|         96|
    |OUT_I_3_address0                        |  14|          3|    8|         24|
    |OUT_I_3_d0                              |  14|          3|   32|         96|
    |OUT_R_0_address0                        |  14|          3|    8|         24|
    |OUT_R_0_d0                              |  14|          3|   32|         96|
    |OUT_R_1_address0                        |  14|          3|    8|         24|
    |OUT_R_1_d0                              |  14|          3|   32|         96|
    |OUT_R_2_address0                        |  14|          3|    8|         24|
    |OUT_R_2_d0                              |  14|          3|   32|         96|
    |OUT_R_3_address0                        |  14|          3|    8|         24|
    |OUT_R_3_d0                              |  14|          3|   32|         96|
    |X_I_0_address0                          |  14|          3|    8|         24|
    |X_I_1_address0                          |  14|          3|    8|         24|
    |X_I_2_address0                          |  14|          3|    8|         24|
    |X_I_3_address0                          |  14|          3|    8|         24|
    |X_R_0_address0                          |  14|          3|    8|         24|
    |X_R_1_address0                          |  14|          3|    8|         24|
    |X_R_2_address0                          |  14|          3|    8|         24|
    |X_R_3_address0                          |  14|          3|    8|         24|
    |ap_NS_fsm                               |  37|          7|    1|          7|
    |ap_enable_reg_pp0_iter0                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4                 |   9|          2|    1|          2|
    |ap_phi_mux_do_init_phi_fu_483_p6        |  14|          3|    1|          3|
    |ap_phi_mux_i_31_phi_fu_499_p6           |  14|          3|   32|         96|
    |ap_phi_mux_p_phi4_phi_fu_589_p4         |   9|          2|    6|         12|
    |ap_phi_mux_sub4_phi_phi_fu_601_p4       |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter0_numBF_phi_reg_633  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter0_one_V_phi_reg_621  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter0_p_phi_reg_609      |   9|          2|    9|         18|
    |grp_fu_645_opcode                       |  14|          3|    2|          6|
    |grp_fu_645_p0                           |  25|          5|   32|        160|
    |grp_fu_645_p1                           |  25|          5|   32|        160|
    |grp_fu_649_p0                           |  14|          3|   32|         96|
    |grp_fu_649_p1                           |  14|          3|   32|         96|
    |grp_fu_653_p0                           |  20|          4|   32|        128|
    |grp_fu_653_p1                           |  14|          3|   32|         96|
    |i_31_reg_495                            |   9|          2|   32|         64|
    |p_phi4_reg_585                          |   9|          2|    6|         12|
    |sub4_phi_reg_597                        |   9|          2|   32|         64|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 617|        131|  795|       2366|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                               |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0_reg             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                 |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter0_numBF_phi_reg_633  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter0_one_V_phi_reg_621  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter0_p_phi4_reg_585     |   6|   0|    6|          0|
    |ap_phi_reg_pp0_iter0_p_phi_reg_609      |   9|   0|    9|          0|
    |ap_phi_reg_pp0_iter0_sub4_phi_reg_597   |  32|   0|   32|          0|
    |bitcast_ln50_4_reg_1277                 |  32|   0|   32|          0|
    |bitcast_ln51_4_reg_1293                 |  32|   0|   32|          0|
    |bitcast_ln52_reg_1285                   |  32|   0|   32|          0|
    |bitcast_ln53_reg_1301                   |  32|   0|   32|          0|
    |c2_reg_1235                             |  32|   0|   32|          0|
    |do_init_reg_478                         |   1|   0|    1|          0|
    |empty_reg_1035                          |   6|   0|    6|          0|
    |i_2_reg_1211                            |  32|   0|   32|          0|
    |i_31_reg_495                            |  32|   0|   32|          0|
    |icmp_ln40_reg_1231                      |   1|   0|    1|          0|
    |lshr_ln34_1_reg_1025                    |  31|   0|   31|          0|
    |lshr_ln34_2_reg_1030                    |  31|   0|   31|          0|
    |mul1_reg_1250                           |  32|   0|   32|          0|
    |mul2_reg_1255                           |  32|   0|   32|          0|
    |mul3_reg_1260                           |  32|   0|   32|          0|
    |mul_reg_1245                            |  32|   0|   32|          0|
    |numBF_phi_reg_633                       |  32|   0|   32|          0|
    |numBF_reg_1092                          |  32|   0|   32|          0|
    |one_V_phi_reg_621                       |  32|   0|   32|          0|
    |one_V_reg_1097                          |  32|   0|   32|          0|
    |p_Result_1_reg_1134                     |  32|   0|   32|          0|
    |p_phi4_reg_585                          |   6|   0|    6|          0|
    |p_phi_reg_609                           |   9|   0|    9|          0|
    |ret_V_reg_1196                          |   9|   0|    9|          0|
    |s2_reg_1240                             |  32|   0|   32|          0|
    |stage_read_reg_1014                     |  32|   0|   32|          0|
    |sub4_phi_reg_597                        |  32|   0|   32|          0|
    |sub4_reg_1102                           |  32|   0|   32|          0|
    |temp_I_reg_1271                         |  32|   0|   32|          0|
    |temp_R_reg_1265                         |  32|   0|   32|          0|
    |tmp_1_reg_1206                          |  32|   0|   32|          0|
    |tmp_2_reg_1116                          |  32|   0|   32|          0|
    |tmp_3_reg_1122                          |  32|   0|   32|          0|
    |tmp_4_reg_1020                          |   1|   0|    1|          0|
    |tmp_6_reg_1216                          |  22|   0|   22|          0|
    |tmp_reg_1201                            |  32|   0|   32|          0|
    |tmp_reg_1201_pp0_iter1_reg              |  32|   0|   32|          0|
    |trunc_ln1540_reg_1139                   |   9|   0|    9|          0|
    |trunc_ln24_reg_1112                     |   2|   0|    2|          0|
    |trunc_ln40_reg_1107                     |   9|   0|    9|          0|
    |trunc_ln850_reg_1128                    |   2|   0|    2|          0|
    |zext_ln47_reg_1144                      |   8|   0|   64|         56|
    |zext_ln50_reg_1040                      |   8|   0|   64|         56|
    |icmp_ln40_reg_1231                      |  64|  32|    1|          0|
    |tmp_2_reg_1116                          |  64|  32|   32|          0|
    |tmp_3_reg_1122                          |  64|  32|   32|          0|
    |trunc_ln24_reg_1112                     |  64|  32|    2|          0|
    |trunc_ln850_reg_1128                    |  64|  32|    2|          0|
    |zext_ln47_reg_1144                      |  64|  32|   64|         56|
    |zext_ln50_reg_1040                      |  64|  32|   64|         56|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   |1589| 224| 1450|        224|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|    fft_stages|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|    fft_stages|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|    fft_stages|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|    fft_stages|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|    fft_stages|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|    fft_stages|  return value|
|X_R_0_address0    |  out|    8|   ap_memory|         X_R_0|         array|
|X_R_0_ce0         |  out|    1|   ap_memory|         X_R_0|         array|
|X_R_0_q0          |   in|   32|   ap_memory|         X_R_0|         array|
|X_R_1_address0    |  out|    8|   ap_memory|         X_R_1|         array|
|X_R_1_ce0         |  out|    1|   ap_memory|         X_R_1|         array|
|X_R_1_q0          |   in|   32|   ap_memory|         X_R_1|         array|
|X_R_2_address0    |  out|    8|   ap_memory|         X_R_2|         array|
|X_R_2_ce0         |  out|    1|   ap_memory|         X_R_2|         array|
|X_R_2_q0          |   in|   32|   ap_memory|         X_R_2|         array|
|X_R_3_address0    |  out|    8|   ap_memory|         X_R_3|         array|
|X_R_3_ce0         |  out|    1|   ap_memory|         X_R_3|         array|
|X_R_3_q0          |   in|   32|   ap_memory|         X_R_3|         array|
|X_I_0_address0    |  out|    8|   ap_memory|         X_I_0|         array|
|X_I_0_ce0         |  out|    1|   ap_memory|         X_I_0|         array|
|X_I_0_q0          |   in|   32|   ap_memory|         X_I_0|         array|
|X_I_1_address0    |  out|    8|   ap_memory|         X_I_1|         array|
|X_I_1_ce0         |  out|    1|   ap_memory|         X_I_1|         array|
|X_I_1_q0          |   in|   32|   ap_memory|         X_I_1|         array|
|X_I_2_address0    |  out|    8|   ap_memory|         X_I_2|         array|
|X_I_2_ce0         |  out|    1|   ap_memory|         X_I_2|         array|
|X_I_2_q0          |   in|   32|   ap_memory|         X_I_2|         array|
|X_I_3_address0    |  out|    8|   ap_memory|         X_I_3|         array|
|X_I_3_ce0         |  out|    1|   ap_memory|         X_I_3|         array|
|X_I_3_q0          |   in|   32|   ap_memory|         X_I_3|         array|
|stage             |   in|   32|     ap_none|         stage|        scalar|
|OUT_R_0_address0  |  out|    8|   ap_memory|       OUT_R_0|         array|
|OUT_R_0_ce0       |  out|    1|   ap_memory|       OUT_R_0|         array|
|OUT_R_0_we0       |  out|    1|   ap_memory|       OUT_R_0|         array|
|OUT_R_0_d0        |  out|   32|   ap_memory|       OUT_R_0|         array|
|OUT_R_1_address0  |  out|    8|   ap_memory|       OUT_R_1|         array|
|OUT_R_1_ce0       |  out|    1|   ap_memory|       OUT_R_1|         array|
|OUT_R_1_we0       |  out|    1|   ap_memory|       OUT_R_1|         array|
|OUT_R_1_d0        |  out|   32|   ap_memory|       OUT_R_1|         array|
|OUT_R_2_address0  |  out|    8|   ap_memory|       OUT_R_2|         array|
|OUT_R_2_ce0       |  out|    1|   ap_memory|       OUT_R_2|         array|
|OUT_R_2_we0       |  out|    1|   ap_memory|       OUT_R_2|         array|
|OUT_R_2_d0        |  out|   32|   ap_memory|       OUT_R_2|         array|
|OUT_R_3_address0  |  out|    8|   ap_memory|       OUT_R_3|         array|
|OUT_R_3_ce0       |  out|    1|   ap_memory|       OUT_R_3|         array|
|OUT_R_3_we0       |  out|    1|   ap_memory|       OUT_R_3|         array|
|OUT_R_3_d0        |  out|   32|   ap_memory|       OUT_R_3|         array|
|OUT_I_0_address0  |  out|    8|   ap_memory|       OUT_I_0|         array|
|OUT_I_0_ce0       |  out|    1|   ap_memory|       OUT_I_0|         array|
|OUT_I_0_we0       |  out|    1|   ap_memory|       OUT_I_0|         array|
|OUT_I_0_d0        |  out|   32|   ap_memory|       OUT_I_0|         array|
|OUT_I_1_address0  |  out|    8|   ap_memory|       OUT_I_1|         array|
|OUT_I_1_ce0       |  out|    1|   ap_memory|       OUT_I_1|         array|
|OUT_I_1_we0       |  out|    1|   ap_memory|       OUT_I_1|         array|
|OUT_I_1_d0        |  out|   32|   ap_memory|       OUT_I_1|         array|
|OUT_I_2_address0  |  out|    8|   ap_memory|       OUT_I_2|         array|
|OUT_I_2_ce0       |  out|    1|   ap_memory|       OUT_I_2|         array|
|OUT_I_2_we0       |  out|    1|   ap_memory|       OUT_I_2|         array|
|OUT_I_2_d0        |  out|   32|   ap_memory|       OUT_I_2|         array|
|OUT_I_3_address0  |  out|    8|   ap_memory|       OUT_I_3|         array|
|OUT_I_3_ce0       |  out|    1|   ap_memory|       OUT_I_3|         array|
|OUT_I_3_we0       |  out|    1|   ap_memory|       OUT_I_3|         array|
|OUT_I_3_d0        |  out|   32|   ap_memory|       OUT_I_3|         array|
+------------------+-----+-----+------------+--------------+--------------+

