###############################################################################
#
# IAR ANSI C/C++ Compiler V7.40.3.8902/W32 for ARM        26/Dec/2016  09:29:06
# Copyright 1999-2015 IAR Systems AB.
#
#    Cpu mode     =  thumb
#    Endian       =  little
#    Source file  =  C:\Freescale\KM128SWDRV_R4_1_6\src\drivers\pll\pll.c
#    Command line =  
#        C:\Freescale\KM128SWDRV_R4_1_6\src\drivers\pll\pll.c
#        --no_size_constraints -D NDEBUG -lCN
#        C:\Freescale\KM128SWDRV_R4_1_6\build\iar_7_40\projects\sim_test\Release\List\
#        -o
#        C:\Freescale\KM128SWDRV_R4_1_6\build\iar_7_40\projects\sim_test\Release\Obj\
#        --no_unroll --debug --endian=little --cpu=Cortex-M0+ --no_mem_idioms
#        -e --fpu=None --dlib_config
#        D:\IAR7.4anzhuang\arm\INC\c\DLib_Config_Normal.h -I
#        C:\Freescale\KM128SWDRV_R4_1_6\build\iar_7_40\projects\sim_test\..\..\..\..\src\common\
#        -I
#        C:\Freescale\KM128SWDRV_R4_1_6\build\iar_7_40\projects\sim_test\..\..\..\..\src\drivers\
#        -I
#        C:\Freescale\KM128SWDRV_R4_1_6\build\iar_7_40\projects\sim_test\..\..\..\..\src\freemaster\
#        -I
#        C:\Freescale\KM128SWDRV_R4_1_6\build\iar_7_40\projects\sim_test\..\..\..\..\src\projects\sim_test\
#        -I
#        C:\Freescale\KM128SWDRV_R4_1_6\build\iar_7_40\projects\sim_test\..\..\..\..\src\toolchain\iar\
#        -Ohs --require_prototypes
#    List file    =  
#        C:\Freescale\KM128SWDRV_R4_1_6\build\iar_7_40\projects\sim_test\Release\List\pll.lst
#    Object file  =  
#        C:\Freescale\KM128SWDRV_R4_1_6\build\iar_7_40\projects\sim_test\Release\Obj\pll.o
#
###############################################################################

C:\Freescale\KM128SWDRV_R4_1_6\src\drivers\pll\pll.c
      1          /******************************************************************************
      2           * (c) Copyright 2010-2015, Freescale Semiconductor Inc.
      3           * ALL RIGHTS RESERVED.
      4           ***************************************************************************//*!
      5           * @file      pll.c
      6           * @version   1.0.2.0
      7           * @date      May-14-2012
      8           * @brief     Phase-Locked Loop (PLL) driver source code.
      9           ******************************************************************************/
     10          #include "common.h"
     11          #include "pll.h"
     12          
     13          /******************************************************************************
     14           * macro definitions                                                          *
     15           ******************************************************************************/
     16          #define WAIT_FOR_FLAG(reg,name1,name2)                                        \
     17          {                                                                             \
     18            while (((MCG_S&MCG_S_##name2##_MASK)>>MCG_S_##name2##_SHIFT)!=              \
     19              ((reg&reg##_##name1##_MASK)>>reg##_##name1##_SHIFT));                     \
     20          }
     21          
     22          /******************************************************************************
     23           * public function definitions                                                *
     24           ******************************************************************************/
     25          #if defined(__ICCARM__)
     26            #pragma diag_suppress=Pa082
     27            #pragma diag_suppress=Pg004
     28          #endif

   \                                 In section .text, align 4, keep-with-next
     29          void PLL_Init (tPLL pll)
     30          {
   \                     PLL_Init: (+1)
   \   00000000   0xB433             PUSH     {R0,R1,R4,R5}
     31            MCG_SC = pll.SC;  /* Setup FCRDIV and trimming                              */
   \   00000002   0x482D             LDR      R0,??PLL_Init_0  ;; 0x40064000
   \   00000004   0x4669             MOV      R1,SP
   \   00000006   0x7909             LDRB     R1,[R1, #+4]
   \   00000008   0x7201             STRB     R1,[R0, #+8]
     32            MCG_C8 = pll.C8;
   \   0000000A   0x4669             MOV      R1,SP
   \   0000000C   0x7989             LDRB     R1,[R1, #+6]
   \   0000000E   0x7341             STRB     R1,[R0, #+13]
     33            MCG_C7 = pll.C7;  /* Select MCG PLL and FLL Reference Clocks                */
   \   00000010   0x4669             MOV      R1,SP
   \   00000012   0x7949             LDRB     R1,[R1, #+5]
   \   00000014   0x7301             STRB     R1,[R0, #+12]
     34            MCG_C2 = pll.C2;  /* Low Power and clock select                             */
   \   00000016   0x466A             MOV      R2,SP
   \   00000018   0x7852             LDRB     R2,[R2, #+1]
   \   0000001A   0x7042             STRB     R2,[R0, #+1]
     35            /* Wait for oscillator initialization if External Reference Clock Selected  */
     36            if (MCG_C2 & MCG_C2_EREFS0_MASK) { WAIT_FOR_FLAG (MCG_C2, EREFS0, OSCINIT0); }
   \   0000001C   0x7842             LDRB     R2,[R0, #+1]
   \   0000001E   0x0752             LSLS     R2,R2,#+29
   \   00000020   0xD508             BPL      ??PLL_Init_1
   \                     ??PLL_Init_2: (+1)
   \   00000022   0x7983             LDRB     R3,[R0, #+6]
   \   00000024   0x2201             MOVS     R2,#+1
   \   00000026   0x085B             LSRS     R3,R3,#+1
   \   00000028   0x4013             ANDS     R3,R3,R2
   \   0000002A   0x7844             LDRB     R4,[R0, #+1]
   \   0000002C   0x08A4             LSRS     R4,R4,#+2
   \   0000002E   0x4022             ANDS     R2,R2,R4
   \   00000030   0x4293             CMP      R3,R2
   \   00000032   0xD1F6             BNE      ??PLL_Init_2
   \                     ??PLL_Init_1: (+1)
   \   00000034   0x466A             MOV      R2,SP
   \   00000036   0x7812             LDRB     R2,[R2, #+0]
   \   00000038   0x0692             LSLS     R2,R2,#+26
   \   0000003A   0x0E92             LSRS     R2,R2,#+26
   \   0000003C   0x2340             MOVS     R3,#+64
   \   0000003E   0x24C0             MOVS     R4,#+192
   \   00000040   0x4021             ANDS     R1,R1,R4
   \   00000042   0x2940             CMP      R1,#+64
   \   00000044   0xD000             BEQ      ??PLL_Init_3
     37            /* Setup C1 register keeping MCGOUTCLK clocked in either PBI or PBE mode    */
     38            if ((pll.C7 & MCG_C7_PLL32KREFSEL_MASK) == MCG_C7_PLL32KREFSEL(1))
     39              MCG_C1 = (pll.C1 & ~MCG_C1_CLKS_MASK) | MCG_C1_CLKS(1);     /* PBI mode   */
     40            else
     41              MCG_C1 = (pll.C1 & ~MCG_C1_CLKS_MASK) | MCG_C1_CLKS(2);     /* PBE mode   */
   \   00000046   0x2180             MOVS     R1,#+128
   \                     ??PLL_Init_3: (+1)
   \   00000048   0x4311             ORRS     R1,R1,R2
   \   0000004A   0x7001             STRB     R1,[R0, #+0]
     42            MCG_C5 = pll.C5;  /* Powers PLL and enables PLL in normal stop mode         */
   \   0000004C   0x4669             MOV      R1,SP
   \   0000004E   0x7889             LDRB     R1,[R1, #+2]
   \   00000050   0x7101             STRB     R1,[R0, #+4]
     43            /* Wait until PLL locks                                                     */
     44            if (MCG_C5 & MCG_C5_PLLCLKEN0_MASK) { WAIT_FOR_FLAG (MCG_C5, PLLCLKEN0, LOCK0); }
   \   00000052   0x7901             LDRB     R1,[R0, #+4]
   \   00000054   0x4219             TST      R1,R3
   \   00000056   0xD008             BEQ      ??PLL_Init_4
   \                     ??PLL_Init_5: (+1)
   \   00000058   0x7981             LDRB     R1,[R0, #+6]
   \   0000005A   0x2201             MOVS     R2,#+1
   \   0000005C   0x0989             LSRS     R1,R1,#+6
   \   0000005E   0x4011             ANDS     R1,R1,R2
   \   00000060   0x7905             LDRB     R5,[R0, #+4]
   \   00000062   0x09AD             LSRS     R5,R5,#+6
   \   00000064   0x402A             ANDS     R2,R2,R5
   \   00000066   0x4291             CMP      R1,R2
   \   00000068   0xD1F6             BNE      ??PLL_Init_5
     45            MCG_C6 = pll.C6;  /* Choose PLL as MCG source                               */
   \                     ??PLL_Init_4: (+1)
   \   0000006A   0x4669             MOV      R1,SP
   \   0000006C   0x78C9             LDRB     R1,[R1, #+3]
   \   0000006E   0x7141             STRB     R1,[R0, #+5]
     46            MCG_C1 = pll.C1;  /* Switch MCGOUTCLK clock source                          */
   \   00000070   0x4669             MOV      R1,SP
   \   00000072   0x7809             LDRB     R1,[R1, #+0]
   \   00000074   0x7001             STRB     R1,[R0, #+0]
     47            /* if PLL is selected CLKST=3'b11 but CLKS=0'b00 and PLLS=1                 */
     48            if (!(MCG_C1 & MCG_C1_CLKS_MASK) && (MCG_C6 & MCG_C6_PLLS_MASK))
   \   00000076   0x7801             LDRB     R1,[R0, #+0]
   \   00000078   0x4221             TST      R1,R4
   \   0000007A   0xD108             BNE      ??PLL_Init_6
   \   0000007C   0x7941             LDRB     R1,[R0, #+5]
   \   0000007E   0x4219             TST      R1,R3
   \   00000080   0xD005             BEQ      ??PLL_Init_6
     49              while (((MCG_S&MCG_S_CLKST_MASK)>>MCG_S_CLKST_SHIFT)!= 0x03);
   \                     ??PLL_Init_7: (+1)
   \   00000082   0x7981             LDRB     R1,[R0, #+6]
   \   00000084   0x0709             LSLS     R1,R1,#+28
   \   00000086   0x0F89             LSRS     R1,R1,#+30
   \   00000088   0x2903             CMP      R1,#+3
   \   0000008A   0xD1FA             BNE      ??PLL_Init_7
   \   0000008C   0xE006             B        ??PLL_Init_8
     50            else
     51              WAIT_FOR_FLAG (MCG_C1, CLKS, CLKST);
   \                     ??PLL_Init_6: (+1)
   \   0000008E   0x7981             LDRB     R1,[R0, #+6]
   \   00000090   0x0709             LSLS     R1,R1,#+28
   \   00000092   0x0F89             LSRS     R1,R1,#+30
   \   00000094   0x7802             LDRB     R2,[R0, #+0]
   \   00000096   0x0992             LSRS     R2,R2,#+6
   \   00000098   0x4291             CMP      R1,R2
   \   0000009A   0xD1F8             BNE      ??PLL_Init_6
     52            if (MCG_C1 & MCG_C1_IRCLKEN_MASK) { WAIT_FOR_FLAG (MCG_C2, IRCS, IRCST); }
   \                     ??PLL_Init_8: (+1)
   \   0000009C   0x7801             LDRB     R1,[R0, #+0]
   \   0000009E   0x0789             LSLS     R1,R1,#+30
   \   000000A0   0xD506             BPL      ??PLL_Init_9
   \                     ??PLL_Init_10: (+1)
   \   000000A2   0x7981             LDRB     R1,[R0, #+6]
   \   000000A4   0x2201             MOVS     R2,#+1
   \   000000A6   0x4011             ANDS     R1,R1,R2
   \   000000A8   0x7843             LDRB     R3,[R0, #+1]
   \   000000AA   0x401A             ANDS     R2,R2,R3
   \   000000AC   0x4291             CMP      R1,R2
   \   000000AE   0xD1F8             BNE      ??PLL_Init_10
     53          }
   \                     ??PLL_Init_9: (+1)
   \   000000B0   0xB002             ADD      SP,SP,#+8
   \   000000B2   0xBC30             POP      {R4,R5}
   \   000000B4   0x4770             BX       LR               ;; return
   \   000000B6   0xBF00             Nop      
   \                     ??PLL_Init_0:
   \   000000B8   0x40064000         DC32     0x40064000
     54          /******************************************************************************
     55           * End of module                                                              *
     56           ******************************************************************************/

   Maximum stack usage in bytes:

   .cstack Function
   ------- --------
      16   PLL_Init


   Section sizes:

   Bytes  Function/Label
   -----  --------------
     188  PLL_Init

 
 188 bytes in section .text
 
 188 bytes of CODE memory

Errors: none
Warnings: 1
