###############################################################
#  Generated by:      Cadence Innovus 20.12-s088_1
#  OS:                Linux x86_64(Host ID atlas)
#  Generated on:      Sat Nov  1 15:47:44 2025
#  Design:            MCU
#  Command:           report_ccopt_skew_groups -file rpt/MCU.report_ccopt_skew_groups.postcts
###############################################################

Skew Group Structure:
=====================

-----------------------------------------------------------------------------------------
Skew Group                            Sources    Constrained Sinks    Unconstrained Sinks
-----------------------------------------------------------------------------------------
clk_cpu/prelayout_constraint_mode        1             1746                    67
clk_sck0/prelayout_constraint_mode       1               71                     2
clk_sck1/prelayout_constraint_mode       1               71                     2
mclk/prelayout_constraint_mode           1             2051                   107
smclk/prelayout_constraint_mode          1              672                     6
-----------------------------------------------------------------------------------------

Skew Group Summary:
===================

-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Timing Corner                   Skew Group                            ID Target    Min ID    Max ID    Avg ID    Std.Dev. ID    Skew Target Type    Skew Target    Skew     Skew window occupancy
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
max_delay_corner:setup.early    clk_cpu/prelayout_constraint_mode         -        0.237     0.410     0.374        0.023       ignored                  -         0.173              -
                                clk_sck0/prelayout_constraint_mode        -        0.429     0.433     0.432        0.001       ignored                  -         0.003              -
                                clk_sck1/prelayout_constraint_mode        -        0.348     0.353     0.350        0.001       ignored                  -         0.005              -
                                mclk/prelayout_constraint_mode            -        0.749     0.897     0.872        0.019       ignored                  -         0.149              -
                                smclk/prelayout_constraint_mode           -        0.528     0.683     0.652        0.035       ignored                  -         0.155              -
max_delay_corner:setup.late     clk_cpu/prelayout_constraint_mode     none         0.237     0.410     0.374        0.023       auto computed       *0.154         0.173    99.5% {0.269, 0.410}
                                clk_sck0/prelayout_constraint_mode    none         0.431     0.434     0.433        0.001       auto computed        0.154         0.003    100% {0.431, 0.434}
                                clk_sck1/prelayout_constraint_mode    none         0.351     0.356     0.353        0.001       auto computed        0.154         0.005    100% {0.351, 0.356}
                                mclk/prelayout_constraint_mode        none         0.761     0.910     0.884        0.019       auto computed        0.154         0.149    100% {0.761, 0.910}
                                smclk/prelayout_constraint_mode       none         0.528     0.683     0.654        0.036       auto computed       *0.154         0.155    99.9% {0.536, 0.683}
min_delay_corner:hold.early     clk_cpu/prelayout_constraint_mode         -        0.085     0.168     0.145        0.010       ignored                  -         0.083              -
                                clk_sck0/prelayout_constraint_mode        -        0.168     0.173     0.171        0.001       ignored                  -         0.005              -
                                clk_sck1/prelayout_constraint_mode        -        0.128     0.134     0.132        0.001       ignored                  -         0.005              -
                                mclk/prelayout_constraint_mode            -        0.276     0.356     0.329        0.009       ignored                  -         0.080              -
                                smclk/prelayout_constraint_mode           -        0.199     0.267     0.251        0.014       ignored                  -         0.069              -
min_delay_corner:hold.late      clk_cpu/prelayout_constraint_mode         -        0.085     0.168     0.145        0.010       ignored                  -         0.083              -
                                clk_sck0/prelayout_constraint_mode        -        0.169     0.173     0.172        0.001       ignored                  -         0.004              -
                                clk_sck1/prelayout_constraint_mode        -        0.129     0.135     0.133        0.001       ignored                  -         0.005              -
                                mclk/prelayout_constraint_mode            -        0.281     0.360     0.333        0.009       ignored                  -         0.080              -
                                smclk/prelayout_constraint_mode           -        0.199     0.268     0.251        0.014       ignored                  -         0.069              -
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

Skew Group Min/Max path pins:
=============================

----------------------------------------------------------------------------------------------------------
Timing Corner                   Skew Group                            Min ID    PathID    Max ID    PathID
----------------------------------------------------------------------------------------------------------
max_delay_corner:setup.early    clk_cpu/prelayout_constraint_mode     0.237        1      0.410        2
-    min adddec0/mem_sel_periph_int_reg[14]/CK
-    max timer1/compare0_reg_reg[23]/CK
                                clk_sck0/prelayout_constraint_mode    0.429        9      0.433       10
-    min spi0/s_tx_sreg_reg[0]/CK
-    max spi0/s_rx_sreg_reg[29]/CKN
                                clk_sck1/prelayout_constraint_mode    0.348       17      0.353       18
-    min spi1/s_counter_reg[0]/CKN
-    max spi1/s_counter_reg[5]/CK
                                mclk/prelayout_constraint_mode        0.749       25      0.897       26
-    min core/irq_restore_ack_reg/CK
-    max core/datapath_inst/rf/registers_reg[11][27]/CK
                                smclk/prelayout_constraint_mode       0.528       33      0.683       34
-    min afe0/adc_fsm/fsm/counter_en_reg_reg/CK
-    max uart1/tx_sr_reg[8]/CK
max_delay_corner:setup.late     clk_cpu/prelayout_constraint_mode     0.237        3      0.410        4
-    min adddec0/mem_sel_periph_int_reg[14]/CK
-    max timer1/compare0_reg_reg[23]/CK
                                clk_sck0/prelayout_constraint_mode    0.431       11      0.434       12
-    min spi0/s_tx_sreg_reg[0]/CK
-    max spi0/s_rx_sreg_reg[29]/CKN
                                clk_sck1/prelayout_constraint_mode    0.351       19      0.356       20
-    min spi1/s_counter_reg[0]/CKN
-    max spi1/s_counter_reg[5]/CK
                                mclk/prelayout_constraint_mode        0.761       27      0.910       28
-    min core/irq_restore_ack_reg/CK
-    max npu0/NPU_FPMAC/YAccInt_reg[13]/CK
                                smclk/prelayout_constraint_mode       0.528       35      0.683       36
-    min afe0/adc_fsm/fsm/counter_en_reg_reg/CK
-    max uart1/tx_sr_reg[8]/CK
min_delay_corner:hold.early     clk_cpu/prelayout_constraint_mode     0.085        5      0.168        6
-    min adddec0/mem_sel_periph_int_reg[14]/CK
-    max timer1/timer_value_write_reg[13]/CK
                                clk_sck0/prelayout_constraint_mode    0.168       13      0.173       14
-    min spi0/s_counter_reg[5]/CK
-    max spi0/s_rx_sreg_reg[28]/CKN
                                clk_sck1/prelayout_constraint_mode    0.128       21      0.134       22
-    min spi1/s_counter_reg[5]/CK
-    max spi1/s_tx_sreg_reg[24]/CK
                                mclk/prelayout_constraint_mode        0.276       29      0.356       30
-    min core/cg_insret/CG1/CK
-    max npu0/NPU_FPMAC/YAccInt_reg[13]/CK
                                smclk/prelayout_constraint_mode       0.199       37      0.267       38
-    min i2c1/CGMaster/EnLat_reg/CK
-    max spi0/m_SPIxRX_reg[31]/CK
min_delay_corner:hold.late      clk_cpu/prelayout_constraint_mode     0.085        7      0.168        8
-    min adddec0/mem_sel_periph_int_reg[14]/CK
-    max timer1/timer_value_write_reg[13]/CK
                                clk_sck0/prelayout_constraint_mode    0.169       15      0.173       16
-    min spi0/s_counter_reg[5]/CK
-    max spi0/s_rx_sreg_reg[28]/CKN
                                clk_sck1/prelayout_constraint_mode    0.129       23      0.135       24
-    min spi1/s_counter_reg[5]/CK
-    max spi1/s_tx_sreg_reg[24]/CK
                                mclk/prelayout_constraint_mode        0.281       31      0.360       32
-    min core/cg_insret/CG1/CK
-    max npu0/NPU_FPMAC/YAccInt_reg[13]/CK
                                smclk/prelayout_constraint_mode       0.199       39      0.268       40
-    min i2c1/CGMaster/EnLat_reg/CK
-    max spi0/m_SPIxRX_reg[25]/CK
----------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, min clock_path:
======================================================================

PathID    : 1
Path type : skew group clk_cpu/prelayout_constraint_mode (path 1 of 1)
Start     : core/cg_clk_cpu/CG1/ECK
End       : adddec0/mem_sel_periph_int_reg[14]/CK
Delay     : 0.237

--------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
core/cg_clk_cpu/CG1/ECK
-     PREICGX16BA10TH   rise   -       0.000   0.240  0.425  (505.500,417.500)  -           26    
adddec0/RC_CG_HIER_INST2/RC_CGIC_INST/CK
-     PREICGX0P5BA10TH  rise   0.016   0.016   0.241  -      (334.300,423.700)  177.400   -       
adddec0/RC_CG_HIER_INST2/RC_CGIC_INST/ECK
-     PREICGX0P5BA10TH  rise   0.222   0.237   0.143  0.007  (336.900,423.500)    2.800      3    
adddec0/mem_sel_periph_int_reg[14]/CK
-     DFFQX0P5MA10TH    rise   0.000   0.237   0.143  -      (346.300,415.100)   17.800   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, max clock_path:
======================================================================

PathID    : 2
Path type : skew group clk_cpu/prelayout_constraint_mode (path 1 of 1)
Start     : core/cg_clk_cpu/CG1/ECK
End       : timer1/compare0_reg_reg[16]/CK
Delay     : 0.410

--------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
core/cg_clk_cpu/CG1/ECK
-     PREICGX16BA10TH   rise   -       0.000   0.240  0.425  (505.500,417.500)  -           26    
adddec0/gen_cg_periph[7].cg_periph/CG1/CK
-     PREICGX16BA10TH   rise   0.019   0.019   0.241  -      (287.500,375.700)  259.800   -       
adddec0/gen_cg_periph[7].cg_periph/CG1/ECK
-     PREICGX16BA10TH   rise   0.150   0.170   0.066  0.085  (283.100,374.500)    5.600     18    
timer1/RC_CG_HIER_INST270/RC_CGIC_INST/CK
-     PREICGX0P5BA10TH  rise   0.001   0.171   0.066  -      (262.700,376.300)   22.200   -       
timer1/RC_CG_HIER_INST270/RC_CGIC_INST/ECK
-     PREICGX0P5BA10TH  rise   0.240   0.410   0.269  0.015  (265.300,376.500)    2.800      8    
timer1/compare0_reg_reg[16]/CK
-     DFFRPQX1MA10TH    rise   0.000   0.410   0.269  -      (264.700,387.300)   11.400   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, min clock_path:
=====================================================================

PathID    : 3
Path type : skew group clk_cpu/prelayout_constraint_mode (path 1 of 1)
Start     : core/cg_clk_cpu/CG1/ECK
End       : adddec0/mem_sel_periph_int_reg[14]/CK
Delay     : 0.237

--------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
core/cg_clk_cpu/CG1/ECK
-     PREICGX16BA10TH   rise   -       0.000   0.240  0.425  (505.500,417.500)  -           26    
adddec0/RC_CG_HIER_INST2/RC_CGIC_INST/CK
-     PREICGX0P5BA10TH  rise   0.016   0.016   0.241  -      (334.300,423.700)  177.400   -       
adddec0/RC_CG_HIER_INST2/RC_CGIC_INST/ECK
-     PREICGX0P5BA10TH  rise   0.222   0.237   0.143  0.007  (336.900,423.500)    2.800      3    
adddec0/mem_sel_periph_int_reg[14]/CK
-     DFFQX0P5MA10TH    rise   0.000   0.237   0.143  -      (346.300,415.100)   17.800   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, max clock_path:
=====================================================================

PathID    : 4
Path type : skew group clk_cpu/prelayout_constraint_mode (path 1 of 1)
Start     : core/cg_clk_cpu/CG1/ECK
End       : timer1/compare0_reg_reg[16]/CK
Delay     : 0.410

--------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
core/cg_clk_cpu/CG1/ECK
-     PREICGX16BA10TH   rise   -       0.000   0.240  0.425  (505.500,417.500)  -           26    
adddec0/gen_cg_periph[7].cg_periph/CG1/CK
-     PREICGX16BA10TH   rise   0.019   0.019   0.241  -      (287.500,375.700)  259.800   -       
adddec0/gen_cg_periph[7].cg_periph/CG1/ECK
-     PREICGX16BA10TH   rise   0.150   0.170   0.066  0.085  (283.100,374.500)    5.600     18    
timer1/RC_CG_HIER_INST270/RC_CGIC_INST/CK
-     PREICGX0P5BA10TH  rise   0.001   0.171   0.066  -      (262.700,376.300)   22.200   -       
timer1/RC_CG_HIER_INST270/RC_CGIC_INST/ECK
-     PREICGX0P5BA10TH  rise   0.240   0.410   0.269  0.015  (265.300,376.500)    2.800      8    
timer1/compare0_reg_reg[16]/CK
-     DFFRPQX1MA10TH    rise   0.000   0.410   0.269  -      (264.700,387.300)   11.400   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, min clock_path:
=====================================================================

PathID    : 5
Path type : skew group clk_cpu/prelayout_constraint_mode (path 1 of 1)
Start     : core/cg_clk_cpu/CG1/ECK
End       : adddec0/mem_sel_periph_int_reg[14]/CK
Delay     : 0.085

--------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
core/cg_clk_cpu/CG1/ECK
-     PREICGX16BA10TH   rise   -       0.000   0.104  0.392  (505.500,417.500)  -           26    
adddec0/RC_CG_HIER_INST2/RC_CGIC_INST/CK
-     PREICGX0P5BA10TH  rise   0.014   0.014   0.106  -      (334.300,423.700)  177.400   -       
adddec0/RC_CG_HIER_INST2/RC_CGIC_INST/ECK
-     PREICGX0P5BA10TH  rise   0.071   0.085   0.061  0.007  (336.900,423.500)    2.800      3    
adddec0/mem_sel_periph_int_reg[14]/CK
-     DFFQX0P5MA10TH    rise   0.000   0.085   0.061  -      (346.300,415.100)   17.800   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, max clock_path:
=====================================================================

PathID    : 6
Path type : skew group clk_cpu/prelayout_constraint_mode (path 1 of 1)
Start     : core/cg_clk_cpu/CG1/ECK
End       : timer1/timer_value_write_reg[0]/CK
Delay     : 0.168

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
core/cg_clk_cpu/CG1/ECK
-     PREICGX16BA10TH  rise   -       0.000   0.104  0.392  (505.500,417.500)  -           26    
adddec0/gen_cg_periph[7].cg_periph/CG1/CK
-     PREICGX16BA10TH  rise   0.018   0.018   0.106  -      (287.500,375.700)  259.800   -       
adddec0/gen_cg_periph[7].cg_periph/CG1/ECK
-     PREICGX16BA10TH  rise   0.050   0.067   0.030  0.082  (283.100,374.500)    5.600     18    
timer1/RC_CG_HIER_INST284/RC_CGIC_INST/CK
-     PREICGX2BA10TH   rise   0.002   0.069   0.030  -      (225.900,368.300)   63.400   -       
timer1/RC_CG_HIER_INST284/RC_CGIC_INST/ECK
-     PREICGX2BA10TH   rise   0.098   0.168   0.128  0.062  (228.700,369.100)    3.600     32    
timer1/timer_value_write_reg[0]/CK
-     DFFQX0P5MA10TH   rise   0.001   0.168   0.128  -      (185.700,360.900)   51.200   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, min clock_path:
====================================================================

PathID    : 7
Path type : skew group clk_cpu/prelayout_constraint_mode (path 1 of 1)
Start     : core/cg_clk_cpu/CG1/ECK
End       : adddec0/mem_sel_periph_int_reg[14]/CK
Delay     : 0.085

--------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
core/cg_clk_cpu/CG1/ECK
-     PREICGX16BA10TH   rise   -       0.000   0.103  0.392  (505.500,417.500)  -           26    
adddec0/RC_CG_HIER_INST2/RC_CGIC_INST/CK
-     PREICGX0P5BA10TH  rise   0.014   0.014   0.106  -      (334.300,423.700)  177.400   -       
adddec0/RC_CG_HIER_INST2/RC_CGIC_INST/ECK
-     PREICGX0P5BA10TH  rise   0.071   0.085   0.061  0.007  (336.900,423.500)    2.800      3    
adddec0/mem_sel_periph_int_reg[14]/CK
-     DFFQX0P5MA10TH    rise   0.000   0.085   0.061  -      (346.300,415.100)   17.800   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, max clock_path:
====================================================================

PathID    : 8
Path type : skew group clk_cpu/prelayout_constraint_mode (path 1 of 1)
Start     : core/cg_clk_cpu/CG1/ECK
End       : timer1/timer_value_write_reg[0]/CK
Delay     : 0.168

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
core/cg_clk_cpu/CG1/ECK
-     PREICGX16BA10TH  rise   -       0.000   0.103  0.392  (505.500,417.500)  -           26    
adddec0/gen_cg_periph[7].cg_periph/CG1/CK
-     PREICGX16BA10TH  rise   0.018   0.018   0.106  -      (287.500,375.700)  259.800   -       
adddec0/gen_cg_periph[7].cg_periph/CG1/ECK
-     PREICGX16BA10TH  rise   0.050   0.068   0.030  0.082  (283.100,374.500)    5.600     18    
timer1/RC_CG_HIER_INST284/RC_CGIC_INST/CK
-     PREICGX2BA10TH   rise   0.002   0.070   0.030  -      (225.900,368.300)   63.400   -       
timer1/RC_CG_HIER_INST284/RC_CGIC_INST/ECK
-     PREICGX2BA10TH   rise   0.098   0.168   0.128  0.062  (228.700,369.100)    3.600     32    
timer1/timer_value_write_reg[0]/CK
-     DFFQX0P5MA10TH   rise   0.001   0.168   0.128  -      (185.700,360.900)   51.200   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, min clock_path:
======================================================================

PathID    : 9
Path type : skew group clk_sck0/prelayout_constraint_mode (path 1 of 1)
Start     : prt1_in[3]
End       : spi0/s_tx_sreg_reg[0]/CK
Delay     : 0.429

--------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
prt1_in[3]
-     -                rise   -       0.000   0.092  0.009  (1186.000,397.615)  -            2    
CTS_ccl_inv_00409/A
-     INVX3BA10TH      rise   0.000   0.000   0.092  -      (1180.500,399.100)    6.985   -       
CTS_ccl_inv_00409/Y
-     INVX3BA10TH      rise   0.058   0.058   0.049  0.014  (1180.500,399.500)    0.400      1    
CTS_ccl_inv_00406/A
-     INVX6BA10TH      fall   0.000   0.058   0.045  -      (1180.900,427.100)   28.000   -       
CTS_ccl_inv_00406/Y
-     INVX6BA10TH      fall   0.093   0.152   0.124  0.096  (1180.700,427.300)    0.400      1    
spi0/g27178/A
-     XOR2X4MA10TH     rise   0.012   0.164   0.149  -      (582.900,439.100)   609.600   -       
spi0/g27178/Y
-     XOR2X4MA10TH     rise   0.093   0.257   0.086  0.009  (581.100,439.700)     2.400      1    
spi0/CTS_cid_inv_00518/A
-     INVX5BA10TH      rise   0.000   0.257   0.086  -      (580.700,443.100)     3.800   -       
spi0/CTS_cid_inv_00518/Y
-     INVX5BA10TH      rise   0.079   0.336   0.097  0.052  (580.500,443.300)     0.400      2    
spi0/CTS_ccl_a_inv_00401/A
-     INVX11BA10TH     fall   0.002   0.338   0.081  -      (439.100,452.900)   151.000   -       
spi0/CTS_ccl_a_inv_00401/Y
-     INVX11BA10TH     fall   0.091   0.429   0.093  0.131  (439.100,452.500)     0.400     66    
spi0/s_tx_sreg_reg[0]/CK
-     DFFSRPQX1MA10TH  rise   0.000   0.429   0.110  -      (439.100,455.100)     2.600   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, max clock_path:
======================================================================

PathID    : 10
Path type : skew group clk_sck0/prelayout_constraint_mode (path 1 of 1)
Start     : prt1_in[3]
End       : spi0/s_rx_sreg_reg[1]/CKN
Delay     :  0.433

--------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
prt1_in[3]
-     -                rise   -       0.000   0.092  0.009  (1186.000,397.615)  -            2    
CTS_ccl_inv_00409/A
-     INVX3BA10TH      rise   0.000   0.000   0.092  -      (1180.500,399.100)    6.985   -       
CTS_ccl_inv_00409/Y
-     INVX3BA10TH      rise   0.058   0.058   0.049  0.014  (1180.500,399.500)    0.400      1    
CTS_ccl_inv_00406/A
-     INVX6BA10TH      fall   0.000   0.058   0.045  -      (1180.900,427.100)   28.000   -       
CTS_ccl_inv_00406/Y
-     INVX6BA10TH      fall   0.093   0.152   0.124  0.096  (1180.700,427.300)    0.400      1    
spi0/g27178/A
-     XOR2X4MA10TH     rise   0.012   0.164   0.149  -      (582.900,439.100)   609.600   -       
spi0/g27178/Y
-     XOR2X4MA10TH     rise   0.093   0.257   0.086  0.009  (581.100,439.700)     2.400      1    
spi0/CTS_cid_inv_00518/A
-     INVX5BA10TH      rise   0.000   0.257   0.086  -      (580.700,443.100)     3.800   -       
spi0/CTS_cid_inv_00518/Y
-     INVX5BA10TH      rise   0.079   0.336   0.097  0.052  (580.500,443.300)     0.400      2    
spi0/CTS_ccl_a_inv_00401/A
-     INVX11BA10TH     fall   0.002   0.338   0.081  -      (439.100,452.900)   151.000   -       
spi0/CTS_ccl_a_inv_00401/Y
-     INVX11BA10TH     fall   0.091   0.429   0.093  0.131  (439.100,452.500)     0.400     66    
spi0/s_rx_sreg_reg[1]/CKN
-     DFFNRPQX1MA10TH  rise   0.003   0.433   0.110  -      (355.500,455.100)    86.200   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, min clock_path:
=====================================================================

PathID    : 11
Path type : skew group clk_sck0/prelayout_constraint_mode (path 1 of 1)
Start     : prt1_in[3]
End       : spi0/s_tx_sreg_reg[0]/CK
Delay     :  0.431

--------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
prt1_in[3]
-     -                rise   -       0.000   0.092  0.009  (1186.000,397.615)  -            2    
CTS_ccl_inv_00409/A
-     INVX3BA10TH      rise   0.000   0.000   0.092  -      (1180.500,399.100)    6.985   -       
CTS_ccl_inv_00409/Y
-     INVX3BA10TH      rise   0.058   0.058   0.049  0.014  (1180.500,399.500)    0.400      1    
CTS_ccl_inv_00406/A
-     INVX6BA10TH      fall   0.000   0.059   0.045  -      (1180.900,427.100)   28.000   -       
CTS_ccl_inv_00406/Y
-     INVX6BA10TH      fall   0.093   0.152   0.124  0.096  (1180.700,427.300)    0.400      1    
spi0/g27178/A
-     XOR2X4MA10TH     rise   0.012   0.164   0.149  -      (582.900,439.100)   609.600   -       
spi0/g27178/Y
-     XOR2X4MA10TH     rise   0.093   0.257   0.089  0.009  (581.100,439.700)     2.400      1    
spi0/CTS_cid_inv_00518/A
-     INVX5BA10TH      rise   0.000   0.257   0.089  -      (580.700,443.100)     3.800   -       
spi0/CTS_cid_inv_00518/Y
-     INVX5BA10TH      rise   0.080   0.337   0.097  0.052  (580.500,443.300)     0.400      2    
spi0/CTS_ccl_a_inv_00401/A
-     INVX11BA10TH     fall   0.002   0.339   0.081  -      (439.100,452.900)   151.000   -       
spi0/CTS_ccl_a_inv_00401/Y
-     INVX11BA10TH     fall   0.091   0.431   0.093  0.131  (439.100,452.500)     0.400     66    
spi0/s_tx_sreg_reg[0]/CK
-     DFFSRPQX1MA10TH  rise   0.000   0.431   0.110  -      (439.100,455.100)     2.600   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, max clock_path:
=====================================================================

PathID    : 12
Path type : skew group clk_sck0/prelayout_constraint_mode (path 1 of 1)
Start     : prt1_in[3]
End       : spi0/s_rx_sreg_reg[1]/CKN
Delay     :  0.434

--------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
prt1_in[3]
-     -                rise   -       0.000   0.092  0.009  (1186.000,397.615)  -            2    
CTS_ccl_inv_00409/A
-     INVX3BA10TH      rise   0.000   0.000   0.092  -      (1180.500,399.100)    6.985   -       
CTS_ccl_inv_00409/Y
-     INVX3BA10TH      rise   0.058   0.058   0.049  0.014  (1180.500,399.500)    0.400      1    
CTS_ccl_inv_00406/A
-     INVX6BA10TH      fall   0.000   0.059   0.045  -      (1180.900,427.100)   28.000   -       
CTS_ccl_inv_00406/Y
-     INVX6BA10TH      fall   0.093   0.152   0.124  0.096  (1180.700,427.300)    0.400      1    
spi0/g27178/A
-     XOR2X4MA10TH     rise   0.012   0.164   0.149  -      (582.900,439.100)   609.600   -       
spi0/g27178/Y
-     XOR2X4MA10TH     rise   0.093   0.257   0.089  0.009  (581.100,439.700)     2.400      1    
spi0/CTS_cid_inv_00518/A
-     INVX5BA10TH      rise   0.000   0.257   0.089  -      (580.700,443.100)     3.800   -       
spi0/CTS_cid_inv_00518/Y
-     INVX5BA10TH      rise   0.080   0.337   0.097  0.052  (580.500,443.300)     0.400      2    
spi0/CTS_ccl_a_inv_00401/A
-     INVX11BA10TH     fall   0.002   0.339   0.081  -      (439.100,452.900)   151.000   -       
spi0/CTS_ccl_a_inv_00401/Y
-     INVX11BA10TH     fall   0.091   0.431   0.093  0.131  (439.100,452.500)     0.400     66    
spi0/s_rx_sreg_reg[1]/CKN
-     DFFNRPQX1MA10TH  rise   0.003   0.434   0.110  -      (355.500,455.100)    86.200   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, min clock_path:
=====================================================================

PathID    : 13
Path type : skew group clk_sck0/prelayout_constraint_mode (path 1 of 1)
Start     : prt1_in[3]
End       : spi0/s_counter_reg[5]/CK
Delay     :  0.168

-------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
prt1_in[3]
-     -               rise   -       0.000   0.042  0.009  (1186.000,397.615)  -           2     
CTS_ccl_inv_00409/A
-     INVX3BA10TH     rise   0.000   0.000   0.042  -      (1180.500,399.100)    6.985   -       
CTS_ccl_inv_00409/Y
-     INVX3BA10TH     rise   0.021   0.021   0.023  0.015  (1180.500,399.500)    0.400     1     
CTS_ccl_inv_00406/A
-     INVX6BA10TH     fall   0.000   0.021   0.023  -      (1180.900,427.100)   28.000   -       
CTS_ccl_inv_00406/Y
-     INVX6BA10TH     fall   0.037   0.057   0.054  0.097  (1180.700,427.300)    0.400     1     
spi0/g27178/A
-     XOR2X4MA10TH    rise   0.012   0.070   0.071  -      (582.900,439.100)   609.600   -       
spi0/g27178/Y
-     XOR2X4MA10TH    rise   0.031   0.101   0.036  0.010  (581.100,439.700)     2.400     1     
spi0/CTS_cid_inv_00518/A
-     INVX5BA10TH     rise   0.000   0.101   0.036  -      (580.700,443.100)     3.800   -       
spi0/CTS_cid_inv_00518/Y
-     INVX5BA10TH     rise   0.029   0.130   0.045  0.052  (580.500,443.300)     0.400     2     
spi0/RC_CG_HIER_INST196/RC_CGIC_INST/CK
-     PREICGX5BA10TH  fall   0.002   0.132   0.038  -      (413.300,459.700)   183.600   -       
spi0/RC_CG_HIER_INST196/RC_CGIC_INST/ECK
-     PREICGX5BA10TH  fall   0.036   0.168   0.016  0.012  (410.500,458.900)     3.600     5     
spi0/s_counter_reg[5]/CK
-     DFFRPQX1MA10TH  fall   0.000   0.168   0.016  -      (399.300,459.300)    11.600   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, max clock_path:
=====================================================================

PathID    : 14
Path type : skew group clk_sck0/prelayout_constraint_mode (path 1 of 1)
Start     : prt1_in[3]
End       : spi0/s_rx_sreg_reg[2]/CKN
Delay     :  0.173

--------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
prt1_in[3]
-     -                rise   -       0.000   0.042  0.009  (1186.000,397.615)  -            2    
CTS_ccl_inv_00409/A
-     INVX3BA10TH      rise   0.000   0.000   0.042  -      (1180.500,399.100)    6.985   -       
CTS_ccl_inv_00409/Y
-     INVX3BA10TH      rise   0.021   0.021   0.023  0.015  (1180.500,399.500)    0.400      1    
CTS_ccl_inv_00406/A
-     INVX6BA10TH      fall   0.000   0.021   0.023  -      (1180.900,427.100)   28.000   -       
CTS_ccl_inv_00406/Y
-     INVX6BA10TH      fall   0.037   0.057   0.054  0.097  (1180.700,427.300)    0.400      1    
spi0/g27178/A
-     XOR2X4MA10TH     rise   0.012   0.070   0.071  -      (582.900,439.100)   609.600   -       
spi0/g27178/Y
-     XOR2X4MA10TH     rise   0.031   0.101   0.036  0.010  (581.100,439.700)     2.400      1    
spi0/CTS_cid_inv_00518/A
-     INVX5BA10TH      rise   0.000   0.101   0.036  -      (580.700,443.100)     3.800   -       
spi0/CTS_cid_inv_00518/Y
-     INVX5BA10TH      rise   0.029   0.130   0.045  0.052  (580.500,443.300)     0.400      2    
spi0/CTS_ccl_a_inv_00401/A
-     INVX11BA10TH     fall   0.002   0.132   0.038  -      (439.100,452.900)   151.000   -       
spi0/CTS_ccl_a_inv_00401/Y
-     INVX11BA10TH     fall   0.037   0.169   0.044  0.135  (439.100,452.500)     0.400     66    
spi0/s_rx_sreg_reg[2]/CKN
-     DFFNRPQX1MA10TH  rise   0.004   0.173   0.052  -      (350.100,451.100)    90.400   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, min clock_path:
====================================================================

PathID    : 15
Path type : skew group clk_sck0/prelayout_constraint_mode (path 1 of 1)
Start     : prt1_in[3]
End       : spi0/s_counter_reg[5]/CK
Delay     :  0.169

-------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
prt1_in[3]
-     -               rise   -       0.000   0.042  0.009  (1186.000,397.615)  -           2     
CTS_ccl_inv_00409/A
-     INVX3BA10TH     rise   0.000   0.000   0.042  -      (1180.500,399.100)    6.985   -       
CTS_ccl_inv_00409/Y
-     INVX3BA10TH     rise   0.021   0.021   0.023  0.015  (1180.500,399.500)    0.400     1     
CTS_ccl_inv_00406/A
-     INVX6BA10TH     fall   0.000   0.021   0.023  -      (1180.900,427.100)   28.000   -       
CTS_ccl_inv_00406/Y
-     INVX6BA10TH     fall   0.037   0.058   0.054  0.097  (1180.700,427.300)    0.400     1     
spi0/g27178/A
-     XOR2X4MA10TH    rise   0.012   0.070   0.071  -      (582.900,439.100)   609.600   -       
spi0/g27178/Y
-     XOR2X4MA10TH    rise   0.031   0.101   0.037  0.010  (581.100,439.700)     2.400     1     
spi0/CTS_cid_inv_00518/A
-     INVX5BA10TH     rise   0.000   0.101   0.037  -      (580.700,443.100)     3.800   -       
spi0/CTS_cid_inv_00518/Y
-     INVX5BA10TH     rise   0.030   0.131   0.045  0.052  (580.500,443.300)     0.400     2     
spi0/RC_CG_HIER_INST196/RC_CGIC_INST/CK
-     PREICGX5BA10TH  fall   0.002   0.133   0.038  -      (413.300,459.700)   183.600   -       
spi0/RC_CG_HIER_INST196/RC_CGIC_INST/ECK
-     PREICGX5BA10TH  fall   0.036   0.169   0.016  0.012  (410.500,458.900)     3.600     5     
spi0/s_counter_reg[5]/CK
-     DFFRPQX1MA10TH  fall   0.000   0.169   0.016  -      (399.300,459.300)    11.600   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, max clock_path:
====================================================================

PathID    : 16
Path type : skew group clk_sck0/prelayout_constraint_mode (path 1 of 1)
Start     : prt1_in[3]
End       : spi0/s_rx_sreg_reg[2]/CKN
Delay     :  0.173

--------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
prt1_in[3]
-     -                rise   -       0.000   0.042  0.009  (1186.000,397.615)  -            2    
CTS_ccl_inv_00409/A
-     INVX3BA10TH      rise   0.000   0.000   0.042  -      (1180.500,399.100)    6.985   -       
CTS_ccl_inv_00409/Y
-     INVX3BA10TH      rise   0.021   0.021   0.023  0.015  (1180.500,399.500)    0.400      1    
CTS_ccl_inv_00406/A
-     INVX6BA10TH      fall   0.000   0.021   0.023  -      (1180.900,427.100)   28.000   -       
CTS_ccl_inv_00406/Y
-     INVX6BA10TH      fall   0.037   0.058   0.054  0.097  (1180.700,427.300)    0.400      1    
spi0/g27178/A
-     XOR2X4MA10TH     rise   0.012   0.070   0.071  -      (582.900,439.100)   609.600   -       
spi0/g27178/Y
-     XOR2X4MA10TH     rise   0.031   0.101   0.037  0.010  (581.100,439.700)     2.400      1    
spi0/CTS_cid_inv_00518/A
-     INVX5BA10TH      rise   0.000   0.101   0.037  -      (580.700,443.100)     3.800   -       
spi0/CTS_cid_inv_00518/Y
-     INVX5BA10TH      rise   0.030   0.131   0.045  0.052  (580.500,443.300)     0.400      2    
spi0/CTS_ccl_a_inv_00401/A
-     INVX11BA10TH     fall   0.002   0.133   0.038  -      (439.100,452.900)   151.000   -       
spi0/CTS_ccl_a_inv_00401/Y
-     INVX11BA10TH     fall   0.037   0.170   0.044  0.135  (439.100,452.500)     0.400     66    
spi0/s_rx_sreg_reg[2]/CKN
-     DFFNRPQX1MA10TH  rise   0.004   0.173   0.052  -      (350.100,451.100)    90.400   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, min clock_path:
======================================================================

PathID    : 17
Path type : skew group clk_sck1/prelayout_constraint_mode (path 1 of 1)
Start     : prt2_in[3]
End       : spi1/s_counter_reg[0]/CKN
Delay     :  0.348

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
prt2_in[3]
-     -                rise   -       0.000   0.130  0.013  (646.215,0.000)    -            1    
CTS_cid_inv_00474/A
-     INVX7P5BA10TH    rise   0.000   0.000   0.130  -      (647.500,4.900)      6.185   -       
CTS_cid_inv_00474/Y
-     INVX7P5BA10TH    rise   0.054   0.054   0.033  0.018  (647.500,5.100)      0.200      1    
CTS_cid_inv_00473/A
-     INVX11BA10TH     fall   0.000   0.054   0.043  -      (645.300,7.100)      4.200   -       
CTS_cid_inv_00473/Y
-     INVX11BA10TH     fall   0.046   0.101   0.046  0.058  (645.300,7.500)      0.400      2    
spi1/g17109/A
-     XOR2X3MA10TH     rise   0.005   0.105   0.055  -      (558.900,290.900)  369.800   -       
spi1/g17109/Y
-     XOR2X3MA10TH     rise   0.072   0.177   0.110  0.011  (557.900,291.700)    1.800      1    
spi1/CTS_cid_inv_00540/A
-     INVX6BA10TH      rise   0.000   0.177   0.110  -      (556.500,295.100)    4.800   -       
spi1/CTS_cid_inv_00540/Y
-     INVX6BA10TH      rise   0.081   0.257   0.084  0.053  (556.300,295.300)    0.400      2    
spi1/CTS_ccl_a_inv_00377/A
-     INVX11BA10TH     fall   0.003   0.260   0.073  -      (368.900,312.900)  205.000   -       
spi1/CTS_ccl_a_inv_00377/Y
-     INVX11BA10TH     fall   0.088   0.348   0.092  0.135  (368.900,312.500)    0.400     66    
spi1/s_counter_reg[0]/CKN
-     DFFNRPQX1MA10TH  rise   0.000   0.348   0.109  -      (368.100,311.100)    2.200   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, max clock_path:
======================================================================

PathID    : 18
Path type : skew group clk_sck1/prelayout_constraint_mode (path 1 of 1)
Start     : prt2_in[3]
End       : spi1/s_counter_reg[1]/CK
Delay     :  0.353

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
prt2_in[3]
-     -                rise   -       0.000   0.130  0.013  (646.215,0.000)    -           1     
CTS_cid_inv_00474/A
-     INVX7P5BA10TH    rise   0.000   0.000   0.130  -      (647.500,4.900)      6.185   -       
CTS_cid_inv_00474/Y
-     INVX7P5BA10TH    rise   0.054   0.054   0.033  0.018  (647.500,5.100)      0.200     1     
CTS_cid_inv_00473/A
-     INVX11BA10TH     fall   0.000   0.054   0.043  -      (645.300,7.100)      4.200   -       
CTS_cid_inv_00473/Y
-     INVX11BA10TH     fall   0.046   0.101   0.046  0.058  (645.300,7.500)      0.400     2     
spi1/g17109/A
-     XOR2X3MA10TH     rise   0.005   0.105   0.055  -      (558.900,290.900)  369.800   -       
spi1/g17109/Y
-     XOR2X3MA10TH     rise   0.072   0.177   0.110  0.011  (557.900,291.700)    1.800     1     
spi1/CTS_cid_inv_00540/A
-     INVX6BA10TH      rise   0.000   0.177   0.110  -      (556.500,295.100)    4.800   -       
spi1/CTS_cid_inv_00540/Y
-     INVX6BA10TH      rise   0.081   0.257   0.084  0.053  (556.300,295.300)    0.400     2     
spi1/RC_CG_HIER_INST211/RC_CGIC_INST/CK
-     PREICGX4BA10TH   fall   0.003   0.260   0.073  -      (372.100,316.300)  205.200   -       
spi1/RC_CG_HIER_INST211/RC_CGIC_INST/ECK
-     PREICGX4BA10TH   fall   0.093   0.353   0.035  0.008  (369.300,317.100)    3.600     5     
spi1/s_counter_reg[1]/CK
-     DFFRPQNX1MA10TH  fall   0.000   0.353   0.035  -      (370.500,319.100)    3.200   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, min clock_path:
=====================================================================

PathID    : 19
Path type : skew group clk_sck1/prelayout_constraint_mode (path 1 of 1)
Start     : prt2_in[3]
End       : spi1/s_counter_reg[0]/CKN
Delay     :  0.351

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
prt2_in[3]
-     -                rise   -       0.000   0.130  0.013  (646.215,0.000)    -            1    
CTS_cid_inv_00474/A
-     INVX7P5BA10TH    rise   0.000   0.000   0.130  -      (647.500,4.900)      6.185   -       
CTS_cid_inv_00474/Y
-     INVX7P5BA10TH    rise   0.054   0.054   0.033  0.018  (647.500,5.100)      0.200      1    
CTS_cid_inv_00473/A
-     INVX11BA10TH     fall   0.000   0.054   0.043  -      (645.300,7.100)      4.200   -       
CTS_cid_inv_00473/Y
-     INVX11BA10TH     fall   0.046   0.101   0.046  0.058  (645.300,7.500)      0.400      2    
spi1/g17109/A
-     XOR2X3MA10TH     rise   0.005   0.105   0.055  -      (558.900,290.900)  369.800   -       
spi1/g17109/Y
-     XOR2X3MA10TH     rise   0.072   0.177   0.117  0.011  (557.900,291.700)    1.800      1    
spi1/CTS_cid_inv_00540/A
-     INVX6BA10TH      rise   0.000   0.177   0.117  -      (556.500,295.100)    4.800   -       
spi1/CTS_cid_inv_00540/Y
-     INVX6BA10TH      rise   0.083   0.260   0.084  0.053  (556.300,295.300)    0.400      2    
spi1/CTS_ccl_a_inv_00377/A
-     INVX11BA10TH     fall   0.003   0.263   0.074  -      (368.900,312.900)  205.000   -       
spi1/CTS_ccl_a_inv_00377/Y
-     INVX11BA10TH     fall   0.088   0.351   0.092  0.135  (368.900,312.500)    0.400     66    
spi1/s_counter_reg[0]/CKN
-     DFFNRPQX1MA10TH  rise   0.000   0.351   0.109  -      (368.100,311.100)    2.200   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, max clock_path:
=====================================================================

PathID    : 20
Path type : skew group clk_sck1/prelayout_constraint_mode (path 1 of 1)
Start     : prt2_in[3]
End       : spi1/s_counter_reg[1]/CK
Delay     :  0.356

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
prt2_in[3]
-     -                rise   -       0.000   0.130  0.013  (646.215,0.000)    -           1     
CTS_cid_inv_00474/A
-     INVX7P5BA10TH    rise   0.000   0.000   0.130  -      (647.500,4.900)      6.185   -       
CTS_cid_inv_00474/Y
-     INVX7P5BA10TH    rise   0.054   0.054   0.033  0.018  (647.500,5.100)      0.200     1     
CTS_cid_inv_00473/A
-     INVX11BA10TH     fall   0.000   0.054   0.043  -      (645.300,7.100)      4.200   -       
CTS_cid_inv_00473/Y
-     INVX11BA10TH     fall   0.046   0.101   0.046  0.058  (645.300,7.500)      0.400     2     
spi1/g17109/A
-     XOR2X3MA10TH     rise   0.005   0.105   0.055  -      (558.900,290.900)  369.800   -       
spi1/g17109/Y
-     XOR2X3MA10TH     rise   0.072   0.177   0.117  0.011  (557.900,291.700)    1.800     1     
spi1/CTS_cid_inv_00540/A
-     INVX6BA10TH      rise   0.000   0.177   0.117  -      (556.500,295.100)    4.800   -       
spi1/CTS_cid_inv_00540/Y
-     INVX6BA10TH      rise   0.083   0.260   0.084  0.053  (556.300,295.300)    0.400     2     
spi1/RC_CG_HIER_INST211/RC_CGIC_INST/CK
-     PREICGX4BA10TH   fall   0.003   0.263   0.074  -      (372.100,316.300)  205.200   -       
spi1/RC_CG_HIER_INST211/RC_CGIC_INST/ECK
-     PREICGX4BA10TH   fall   0.093   0.356   0.035  0.008  (369.300,317.100)    3.600     5     
spi1/s_counter_reg[1]/CK
-     DFFRPQNX1MA10TH  fall   0.000   0.356   0.035  -      (370.500,319.100)    3.200   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, min clock_path:
=====================================================================

PathID    : 21
Path type : skew group clk_sck1/prelayout_constraint_mode (path 1 of 1)
Start     : prt2_in[3]
End       : spi1/s_counter_reg[5]/CK
Delay     :  0.128

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
prt2_in[3]
-     -               rise   -       0.000   0.060  0.014  (646.215,0.000)    -           1     
CTS_cid_inv_00474/A
-     INVX7P5BA10TH   rise   0.000   0.000   0.060  -      (647.500,4.900)      6.185   -       
CTS_cid_inv_00474/Y
-     INVX7P5BA10TH   rise   0.017   0.017   0.017  0.020  (647.500,5.100)      0.200     1     
CTS_cid_inv_00473/A
-     INVX11BA10TH    fall   0.000   0.017   0.022  -      (645.300,7.100)      4.200   -       
CTS_cid_inv_00473/Y
-     INVX11BA10TH    fall   0.018   0.035   0.020  0.059  (645.300,7.500)      0.400     2     
spi1/g17109/A
-     XOR2X3MA10TH    rise   0.005   0.039   0.026  -      (558.900,290.900)  369.800   -       
spi1/g17109/Y
-     XOR2X3MA10TH    rise   0.025   0.064   0.042  0.011  (557.900,291.700)    1.800     1     
spi1/CTS_cid_inv_00540/A
-     INVX6BA10TH     rise   0.000   0.064   0.042  -      (556.500,295.100)    4.800   -       
spi1/CTS_cid_inv_00540/Y
-     INVX6BA10TH     rise   0.027   0.091   0.038  0.053  (556.300,295.300)    0.400     2     
spi1/RC_CG_HIER_INST211/RC_CGIC_INST/CK
-     PREICGX4BA10TH  fall   0.003   0.094   0.034  -      (372.100,316.300)  205.200   -       
spi1/RC_CG_HIER_INST211/RC_CGIC_INST/ECK
-     PREICGX4BA10TH  fall   0.034   0.128   0.015  0.009  (369.300,317.100)    3.600     5     
spi1/s_counter_reg[5]/CK
-     DFFRPQX1MA10TH  fall   0.000   0.128   0.015  -      (368.500,324.700)    8.400   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, max clock_path:
=====================================================================

PathID    : 22
Path type : skew group clk_sck1/prelayout_constraint_mode (path 1 of 1)
Start     : prt2_in[3]
End       : spi1/s_tx_sreg_reg[9]/CK
Delay     :  0.134

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
prt2_in[3]
-     -                rise   -       0.000   0.060  0.014  (646.215,0.000)    -            1    
CTS_cid_inv_00474/A
-     INVX7P5BA10TH    rise   0.000   0.000   0.060  -      (647.500,4.900)      6.185   -       
CTS_cid_inv_00474/Y
-     INVX7P5BA10TH    rise   0.017   0.017   0.017  0.020  (647.500,5.100)      0.200      1    
CTS_cid_inv_00473/A
-     INVX11BA10TH     fall   0.000   0.017   0.022  -      (645.300,7.100)      4.200   -       
CTS_cid_inv_00473/Y
-     INVX11BA10TH     fall   0.018   0.035   0.020  0.059  (645.300,7.500)      0.400      2    
spi1/g17109/A
-     XOR2X3MA10TH     rise   0.005   0.039   0.026  -      (558.900,290.900)  369.800   -       
spi1/g17109/Y
-     XOR2X3MA10TH     rise   0.025   0.064   0.042  0.011  (557.900,291.700)    1.800      1    
spi1/CTS_cid_inv_00540/A
-     INVX6BA10TH      rise   0.000   0.064   0.042  -      (556.500,295.100)    4.800   -       
spi1/CTS_cid_inv_00540/Y
-     INVX6BA10TH      rise   0.027   0.091   0.038  0.053  (556.300,295.300)    0.400      2    
spi1/CTS_ccl_a_inv_00377/A
-     INVX11BA10TH     fall   0.003   0.094   0.034  -      (368.900,312.900)  205.000   -       
spi1/CTS_ccl_a_inv_00377/Y
-     INVX11BA10TH     fall   0.037   0.131   0.044  0.139  (368.900,312.500)    0.400     66    
spi1/s_tx_sreg_reg[9]/CK
-     DFFSRPQX1MA10TH  rise   0.003   0.134   0.052  -      (297.500,263.100)  120.800   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, min clock_path:
====================================================================

PathID    : 23
Path type : skew group clk_sck1/prelayout_constraint_mode (path 1 of 1)
Start     : prt2_in[3]
End       : spi1/s_counter_reg[5]/CK
Delay     :  0.129

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
prt2_in[3]
-     -               rise   -       0.000   0.060  0.014  (646.215,0.000)    -           1     
CTS_cid_inv_00474/A
-     INVX7P5BA10TH   rise   0.000   0.000   0.060  -      (647.500,4.900)      6.185   -       
CTS_cid_inv_00474/Y
-     INVX7P5BA10TH   rise   0.017   0.017   0.017  0.020  (647.500,5.100)      0.200     1     
CTS_cid_inv_00473/A
-     INVX11BA10TH    fall   0.000   0.017   0.022  -      (645.300,7.100)      4.200   -       
CTS_cid_inv_00473/Y
-     INVX11BA10TH    fall   0.018   0.035   0.020  0.059  (645.300,7.500)      0.400     2     
spi1/g17109/A
-     XOR2X3MA10TH    rise   0.005   0.039   0.026  -      (558.900,290.900)  369.800   -       
spi1/g17109/Y
-     XOR2X3MA10TH    rise   0.025   0.064   0.045  0.011  (557.900,291.700)    1.800     1     
spi1/CTS_cid_inv_00540/A
-     INVX6BA10TH     rise   0.000   0.064   0.045  -      (556.500,295.100)    4.800   -       
spi1/CTS_cid_inv_00540/Y
-     INVX6BA10TH     rise   0.028   0.092   0.038  0.053  (556.300,295.300)    0.400     2     
spi1/RC_CG_HIER_INST211/RC_CGIC_INST/CK
-     PREICGX4BA10TH  fall   0.003   0.095   0.034  -      (372.100,316.300)  205.200   -       
spi1/RC_CG_HIER_INST211/RC_CGIC_INST/ECK
-     PREICGX4BA10TH  fall   0.034   0.129   0.016  0.009  (369.300,317.100)    3.600     5     
spi1/s_counter_reg[5]/CK
-     DFFRPQX1MA10TH  fall   0.000   0.129   0.016  -      (368.500,324.700)    8.400   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, max clock_path:
====================================================================

PathID    : 24
Path type : skew group clk_sck1/prelayout_constraint_mode (path 1 of 1)
Start     : prt2_in[3]
End       : spi1/s_tx_sreg_reg[9]/CK
Delay     :  0.135

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
prt2_in[3]
-     -                rise   -       0.000   0.060  0.014  (646.215,0.000)    -            1    
CTS_cid_inv_00474/A
-     INVX7P5BA10TH    rise   0.000   0.000   0.060  -      (647.500,4.900)      6.185   -       
CTS_cid_inv_00474/Y
-     INVX7P5BA10TH    rise   0.017   0.017   0.017  0.020  (647.500,5.100)      0.200      1    
CTS_cid_inv_00473/A
-     INVX11BA10TH     fall   0.000   0.017   0.022  -      (645.300,7.100)      4.200   -       
CTS_cid_inv_00473/Y
-     INVX11BA10TH     fall   0.018   0.035   0.020  0.059  (645.300,7.500)      0.400      2    
spi1/g17109/A
-     XOR2X3MA10TH     rise   0.005   0.039   0.026  -      (558.900,290.900)  369.800   -       
spi1/g17109/Y
-     XOR2X3MA10TH     rise   0.025   0.064   0.045  0.011  (557.900,291.700)    1.800      1    
spi1/CTS_cid_inv_00540/A
-     INVX6BA10TH      rise   0.000   0.064   0.045  -      (556.500,295.100)    4.800   -       
spi1/CTS_cid_inv_00540/Y
-     INVX6BA10TH      rise   0.028   0.092   0.038  0.053  (556.300,295.300)    0.400      2    
spi1/CTS_ccl_a_inv_00377/A
-     INVX11BA10TH     fall   0.003   0.095   0.034  -      (368.900,312.900)  205.000   -       
spi1/CTS_ccl_a_inv_00377/Y
-     INVX11BA10TH     fall   0.037   0.132   0.044  0.139  (368.900,312.500)    0.400     66    
spi1/s_tx_sreg_reg[9]/CK
-     DFFSRPQX1MA10TH  rise   0.003   0.135   0.052  -      (297.500,263.100)  120.800   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, min clock_path:
======================================================================

PathID    : 25
Path type : skew group mclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/mclk_div_mux/g399/Y
End       : core/irq_restore_ack_reg/CK
Delay     :  0.749

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/mclk_div_mux/g399/Y
-     NAND4X0P5MA10TH  rise   -       0.000   0.148  0.003  (290.300,442.700)  -            1    
system0/CTS_ccl_a_inv_00374/A
-     INVX1BA10TH      rise   0.000   0.000   0.148  -      (291.900,440.900)    3.400   -       
system0/CTS_ccl_a_inv_00374/Y
-     INVX1BA10TH      rise   0.115   0.115   0.129  0.013  (292.100,440.300)    0.800      1    
system0/CTS_ccl_a_inv_00370/A
-     INVX7P5BA10TH    fall   0.000   0.115   0.104  -      (294.900,439.100)    4.000   -       
system0/CTS_ccl_a_inv_00370/Y
-     INVX7P5BA10TH    fall   0.076   0.191   0.065  0.052  (294.900,438.900)    0.200      3    
core/cg_clk_cpu/CG1/CK
-     PREICGX16BA10TH  rise   0.003   0.193   0.071  -      (501.100,416.300)  228.800   -       
core/cg_clk_cpu/CG1/ECK
-     PREICGX16BA10TH  rise   0.195   0.388   0.240  0.425  (505.500,417.500)    5.600     26    
core/CTS_ccl_inv_00321/A
-     INVX1BA10TH      rise   0.004   0.391   0.240  -      (515.700,399.100)   28.600   -       
core/CTS_ccl_inv_00321/Y
-     INVX1BA10TH      rise   0.132   0.523   0.110  0.010  (515.500,399.700)    0.800      1    
core/CTS_ccl_a_inv_00310/A
-     INVX3BA10TH      fall   0.000   0.523   0.100  -      (504.300,412.900)   24.400   -       
core/CTS_ccl_a_inv_00310/Y
-     INVX3BA10TH      fall   0.225   0.748   0.292  0.117  (504.300,412.500)    0.400     15    
core/irq_restore_ack_reg/CK
-     DFFRPQX1MA10TH   rise   0.000   0.749   0.352  -      (502.900,411.300)    2.600   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, max clock_path:
======================================================================

PathID    : 26
Path type : skew group mclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/mclk_div_mux/g399/Y
End       : core/datapath_inst/rf/registers_reg[11][7]/CK
Delay     :  0.897

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/mclk_div_mux/g399/Y
-     NAND4X0P5MA10TH  rise   -       0.000   0.148  0.003  (290.300,442.700)  -            1    
system0/CTS_ccl_a_inv_00374/A
-     INVX1BA10TH      rise   0.000   0.000   0.148  -      (291.900,440.900)    3.400   -       
system0/CTS_ccl_a_inv_00374/Y
-     INVX1BA10TH      rise   0.115   0.115   0.129  0.013  (292.100,440.300)    0.800      1    
system0/CTS_ccl_a_inv_00370/A
-     INVX7P5BA10TH    fall   0.000   0.115   0.104  -      (294.900,439.100)    4.000   -       
system0/CTS_ccl_a_inv_00370/Y
-     INVX7P5BA10TH    fall   0.076   0.191   0.065  0.052  (294.900,438.900)    0.200      3    
core/cg_clk_cpu/CG1/CK
-     PREICGX16BA10TH  rise   0.003   0.193   0.071  -      (501.100,416.300)  228.800   -       
core/cg_clk_cpu/CG1/ECK
-     PREICGX16BA10TH  rise   0.195   0.388   0.240  0.425  (505.500,417.500)    5.600     26    
core/CTS_ccl_inv_00325/A
-     INVX5BA10TH      rise   0.004   0.392   0.240  -      (518.700,435.100)   30.800   -       
core/CTS_ccl_inv_00325/Y
-     INVX5BA10TH      rise   0.117   0.509   0.095  0.039  (518.500,435.300)    0.400      2    
core/CTS_ccl_a_inv_00315/A
-     INVX11BA10TH     fall   0.000   0.509   0.093  -      (522.900,435.100)    4.600   -       
core/CTS_ccl_a_inv_00315/Y
-     INVX11BA10TH     fall   0.110   0.619   0.116  0.166  (522.900,435.500)    0.400     30    
core/datapath_inst/rf/RC_CG_HIER_INST71/RC_CGIC_INST/CK
-     PREICGX3BA10TH   rise   0.003   0.623   0.137  -      (548.900,384.300)   77.200   -       
core/datapath_inst/rf/RC_CG_HIER_INST71/RC_CGIC_INST/ECK
-     PREICGX3BA10TH   rise   0.272   0.895   0.312  0.104  (551.500,384.700)    3.000     32    
core/datapath_inst/rf/registers_reg[11][7]/CK
-     DFFRPQX1MA10TH   rise   0.002   0.897   0.312  -      (618.900,279.300)  172.800   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, min clock_path:
=====================================================================

PathID    : 27
Path type : skew group mclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/mclk_div_mux/g399/Y
End       : core/irq_restore_ack_reg/CK
Delay     :  0.761

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/mclk_div_mux/g399/Y
-     NAND4X0P5MA10TH  rise   -       0.000   0.179  0.003  (290.300,442.700)  -            1    
system0/CTS_ccl_a_inv_00374/A
-     INVX1BA10TH      rise   0.000   0.000   0.179  -      (291.900,440.900)    3.400   -       
system0/CTS_ccl_a_inv_00374/Y
-     INVX1BA10TH      rise   0.126   0.126   0.129  0.013  (292.100,440.300)    0.800      1    
system0/CTS_ccl_a_inv_00370/A
-     INVX7P5BA10TH    fall   0.000   0.126   0.107  -      (294.900,439.100)    4.000   -       
system0/CTS_ccl_a_inv_00370/Y
-     INVX7P5BA10TH    fall   0.077   0.203   0.065  0.052  (294.900,438.900)    0.200      3    
core/cg_clk_cpu/CG1/CK
-     PREICGX16BA10TH  rise   0.002   0.205   0.071  -      (501.100,416.300)  228.800   -       
core/cg_clk_cpu/CG1/ECK
-     PREICGX16BA10TH  rise   0.195   0.400   0.240  0.425  (505.500,417.500)    5.600     26    
core/CTS_ccl_inv_00321/A
-     INVX1BA10TH      rise   0.004   0.404   0.240  -      (515.700,399.100)   28.600   -       
core/CTS_ccl_inv_00321/Y
-     INVX1BA10TH      rise   0.132   0.535   0.110  0.010  (515.500,399.700)    0.800      1    
core/CTS_ccl_a_inv_00310/A
-     INVX3BA10TH      fall   0.000   0.536   0.100  -      (504.300,412.900)   24.400   -       
core/CTS_ccl_a_inv_00310/Y
-     INVX3BA10TH      fall   0.225   0.761   0.292  0.117  (504.300,412.500)    0.400     15    
core/irq_restore_ack_reg/CK
-     DFFRPQX1MA10TH   rise   0.000   0.761   0.352  -      (502.900,411.300)    2.600   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, max clock_path:
=====================================================================

PathID    : 28
Path type : skew group mclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/mclk_div_mux/g399/Y
End       : npu0/NPU_FPMAC/YAccInt_reg[12]/CK
Delay     :  0.910

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/mclk_div_mux/g399/Y
-     NAND4X0P5MA10TH  rise   -       0.000   0.179  0.003  (290.300,442.700)  -            1    
system0/CTS_ccl_a_inv_00374/A
-     INVX1BA10TH      rise   0.000   0.000   0.179  -      (291.900,440.900)    3.400   -       
system0/CTS_ccl_a_inv_00374/Y
-     INVX1BA10TH      rise   0.126   0.126   0.129  0.013  (292.100,440.300)    0.800      1    
system0/CTS_ccl_a_inv_00370/A
-     INVX7P5BA10TH    fall   0.000   0.126   0.107  -      (294.900,439.100)    4.000   -       
system0/CTS_ccl_a_inv_00370/Y
-     INVX7P5BA10TH    fall   0.077   0.203   0.065  0.052  (294.900,438.900)    0.200      3    
CTS_ccl_a_inv_00349/A
-     INVX1BA10TH      rise   0.000   0.203   0.071  -      (291.100,439.100)    4.000   -       
CTS_ccl_a_inv_00349/Y
-     INVX1BA10TH      rise   0.056   0.259   0.061  0.005  (291.300,439.700)    0.800      1    
CTS_cdb_inv_00855/A
-     INVX2BA10TH      fall   0.000   0.259   0.049  -      (297.700,439.100)    7.000   -       
CTS_cdb_inv_00855/Y
-     INVX2BA10TH      fall   0.037   0.297   0.027  0.005  (297.500,439.300)    0.400      1    
CTS_cdb_inv_00856/A
-     INVX2BA10TH      rise   0.000   0.297   0.032  -      (288.700,439.100)    9.000   -       
CTS_cdb_inv_00856/Y
-     INVX2BA10TH      rise   0.034   0.330   0.043  0.008  (288.500,439.300)    0.400      1    
CTS_ccl_a_inv_00345/A
-     INVX4BA10TH      fall   0.000   0.330   0.034  -      (291.300,435.100)    7.000   -       
CTS_ccl_a_inv_00345/Y
-     INVX4BA10TH      fall   0.049   0.379   0.051  0.025  (292.100,435.100)    0.800      3    
CTS_ccl_inv_00342/A
-     INVX2BA10TH      rise   0.000   0.380   0.062  -      (294.300,443.100)   10.200   -       
CTS_ccl_inv_00342/Y
-     INVX2BA10TH      rise   0.061   0.440   0.080  0.016  (294.100,443.300)    0.400      1    
CTS_ccl_a_inv_00339/A
-     INVX7P5BA10TH    fall   0.000   0.441   0.064  -      (294.100,415.100)   28.200   -       
CTS_ccl_a_inv_00339/Y
-     INVX7P5BA10TH    fall   0.119   0.560   0.159  0.157  (294.100,414.900)    0.200     12    
npu0/MAC_CLK_CG/CG1/CK
-     PREICGX2BA10TH   rise   0.014   0.573   0.191  -      (638.300,268.300)  490.800   -       
npu0/MAC_CLK_CG/CG1/ECK
-     PREICGX2BA10TH   rise   0.332   0.905   0.385  0.084  (641.100,269.100)    3.600     32    
npu0/NPU_FPMAC/YAccInt_reg[12]/CK
-     DFFRPQX1MA10TH   rise   0.005   0.910   0.385  -      (810.100,304.700)  204.600   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, min clock_path:
=====================================================================

PathID    : 29
Path type : skew group mclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/mclk_div_mux/g399/Y
End       : core/cg_insret/CG1/CK
Delay     :  0.276

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/mclk_div_mux/g399/Y
-     NAND4X0P5MA10TH  rise   -       0.000   0.053  0.003  (290.300,442.700)  -            1    
system0/CTS_ccl_a_inv_00374/A
-     INVX1BA10TH      rise   0.000   0.000   0.053  -      (291.900,440.900)    3.400   -       
system0/CTS_ccl_a_inv_00374/Y
-     INVX1BA10TH      rise   0.040   0.040   0.060  0.014  (292.100,440.300)    0.800      1    
system0/CTS_ccl_a_inv_00370/A
-     INVX7P5BA10TH    fall   0.000   0.040   0.047  -      (294.900,439.100)    4.000   -       
system0/CTS_ccl_a_inv_00370/Y
-     INVX7P5BA10TH    fall   0.027   0.067   0.032  0.049  (294.900,438.900)    0.200      3    
core/cg_clk_cpu/CG1/CK
-     PREICGX16BA10TH  rise   0.002   0.070   0.033  -      (501.100,416.300)  228.800   -       
core/cg_clk_cpu/CG1/ECK
-     PREICGX16BA10TH  rise   0.072   0.142   0.104  0.392  (505.500,417.500)    5.600     26    
core/CTS_ccl_inv_00325/A
-     INVX5BA10TH      rise   0.004   0.146   0.105  -      (518.700,435.100)   30.800   -       
core/CTS_ccl_inv_00325/Y
-     INVX5BA10TH      rise   0.037   0.183   0.048  0.041  (518.500,435.300)    0.400      2    
core/CTS_ccl_a_inv_00315/A
-     INVX11BA10TH     fall   0.000   0.183   0.047  -      (522.900,435.100)    4.600   -       
core/CTS_ccl_a_inv_00315/Y
-     INVX11BA10TH     fall   0.041   0.224   0.048  0.146  (522.900,435.500)    0.400     30    
core/g19567/A
-     INVX1BA10TH      rise   0.000   0.224   0.056  -      (522.700,443.100)    7.800   -       
core/g19567/Y
-     INVX1BA10TH      rise   0.051   0.276   0.085  0.020  (522.900,443.700)    0.800      1    
core/cg_insret/CG1/CK
-     PREICGX1BA10TH   fall   0.000   0.276   0.065  -      (598.300,471.700)  103.400   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, max clock_path:
=====================================================================

PathID    : 30
Path type : skew group mclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/mclk_div_mux/g399/Y
End       : npu0/NPU_FPMAC/YAccInt_reg[12]/CK
Delay     :  0.356

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/mclk_div_mux/g399/Y
-     NAND4X0P5MA10TH  rise   -       0.000   0.053  0.003  (290.300,442.700)  -            1    
system0/CTS_ccl_a_inv_00374/A
-     INVX1BA10TH      rise   0.000   0.000   0.053  -      (291.900,440.900)    3.400   -       
system0/CTS_ccl_a_inv_00374/Y
-     INVX1BA10TH      rise   0.040   0.040   0.060  0.014  (292.100,440.300)    0.800      1    
system0/CTS_ccl_a_inv_00370/A
-     INVX7P5BA10TH    fall   0.000   0.040   0.047  -      (294.900,439.100)    4.000   -       
system0/CTS_ccl_a_inv_00370/Y
-     INVX7P5BA10TH    fall   0.027   0.067   0.032  0.049  (294.900,438.900)    0.200      3    
CTS_ccl_a_inv_00349/A
-     INVX1BA10TH      rise   0.000   0.067   0.033  -      (291.100,439.100)    4.000   -       
CTS_ccl_a_inv_00349/Y
-     INVX1BA10TH      rise   0.021   0.089   0.028  0.006  (291.300,439.700)    0.800      1    
CTS_cdb_inv_00855/A
-     INVX2BA10TH      fall   0.000   0.089   0.023  -      (297.700,439.100)    7.000   -       
CTS_cdb_inv_00855/Y
-     INVX2BA10TH      fall   0.014   0.103   0.014  0.005  (297.500,439.300)    0.400      1    
CTS_cdb_inv_00856/A
-     INVX2BA10TH      rise   0.000   0.103   0.015  -      (288.700,439.100)    9.000   -       
CTS_cdb_inv_00856/Y
-     INVX2BA10TH      rise   0.014   0.117   0.019  0.008  (288.500,439.300)    0.400      1    
CTS_ccl_a_inv_00345/A
-     INVX4BA10TH      fall   0.000   0.117   0.015  -      (291.300,435.100)    7.000   -       
CTS_ccl_a_inv_00345/Y
-     INVX4BA10TH      fall   0.019   0.136   0.022  0.025  (292.100,435.100)    0.800      3    
CTS_ccl_inv_00342/A
-     INVX2BA10TH      rise   0.000   0.136   0.026  -      (294.300,443.100)   10.200   -       
CTS_ccl_inv_00342/Y
-     INVX2BA10TH      rise   0.024   0.160   0.036  0.017  (294.100,443.300)    0.400      1    
CTS_ccl_a_inv_00339/A
-     INVX7P5BA10TH    fall   0.000   0.160   0.028  -      (294.100,415.100)   28.200   -       
CTS_ccl_a_inv_00339/Y
-     INVX7P5BA10TH    fall   0.044   0.204   0.070  0.153  (294.100,414.900)    0.200     12    
npu0/MAC_CLK_CG/CG1/CK
-     PREICGX2BA10TH   rise   0.014   0.217   0.088  -      (638.300,268.300)  490.800   -       
npu0/MAC_CLK_CG/CG1/ECK
-     PREICGX2BA10TH   rise   0.133   0.351   0.179  0.086  (641.100,269.100)    3.600     32    
npu0/NPU_FPMAC/YAccInt_reg[12]/CK
-     DFFRPQX1MA10TH   rise   0.005   0.356   0.179  -      (810.100,304.700)  204.600   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, min clock_path:
====================================================================

PathID    : 31
Path type : skew group mclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/mclk_div_mux/g399/Y
End       : core/cg_insret/CG1/CK
Delay     :  0.281

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/mclk_div_mux/g399/Y
-     NAND4X0P5MA10TH  rise   -       0.000   0.067  0.003  (290.300,442.700)  -            1    
system0/CTS_ccl_a_inv_00374/A
-     INVX1BA10TH      rise   0.000   0.000   0.067  -      (291.900,440.900)    3.400   -       
system0/CTS_ccl_a_inv_00374/Y
-     INVX1BA10TH      rise   0.043   0.043   0.060  0.014  (292.100,440.300)    0.800      1    
system0/CTS_ccl_a_inv_00370/A
-     INVX7P5BA10TH    fall   0.000   0.043   0.050  -      (294.900,439.100)    4.000   -       
system0/CTS_ccl_a_inv_00370/Y
-     INVX7P5BA10TH    fall   0.028   0.071   0.032  0.049  (294.900,438.900)    0.200      3    
core/cg_clk_cpu/CG1/CK
-     PREICGX16BA10TH  rise   0.002   0.073   0.034  -      (501.100,416.300)  228.800   -       
core/cg_clk_cpu/CG1/ECK
-     PREICGX16BA10TH  rise   0.072   0.146   0.103  0.392  (505.500,417.500)    5.600     26    
core/CTS_ccl_inv_00325/A
-     INVX5BA10TH      rise   0.004   0.150   0.105  -      (518.700,435.100)   30.800   -       
core/CTS_ccl_inv_00325/Y
-     INVX5BA10TH      rise   0.037   0.187   0.048  0.041  (518.500,435.300)    0.400      2    
core/CTS_ccl_a_inv_00315/A
-     INVX11BA10TH     fall   0.001   0.188   0.047  -      (522.900,435.100)    4.600   -       
core/CTS_ccl_a_inv_00315/Y
-     INVX11BA10TH     fall   0.041   0.229   0.048  0.146  (522.900,435.500)    0.400     30    
core/g19567/A
-     INVX1BA10TH      rise   0.000   0.229   0.056  -      (522.700,443.100)    7.800   -       
core/g19567/Y
-     INVX1BA10TH      rise   0.051   0.280   0.085  0.020  (522.900,443.700)    0.800      1    
core/cg_insret/CG1/CK
-     PREICGX1BA10TH   fall   0.001   0.281   0.065  -      (598.300,471.700)  103.400   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, max clock_path:
====================================================================

PathID    : 32
Path type : skew group mclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/mclk_div_mux/g399/Y
End       : npu0/NPU_FPMAC/YAccInt_reg[12]/CK
Delay     :  0.360

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/mclk_div_mux/g399/Y
-     NAND4X0P5MA10TH  rise   -       0.000   0.067  0.003  (290.300,442.700)  -            1    
system0/CTS_ccl_a_inv_00374/A
-     INVX1BA10TH      rise   0.000   0.000   0.067  -      (291.900,440.900)    3.400   -       
system0/CTS_ccl_a_inv_00374/Y
-     INVX1BA10TH      rise   0.043   0.043   0.060  0.014  (292.100,440.300)    0.800      1    
system0/CTS_ccl_a_inv_00370/A
-     INVX7P5BA10TH    fall   0.000   0.043   0.050  -      (294.900,439.100)    4.000   -       
system0/CTS_ccl_a_inv_00370/Y
-     INVX7P5BA10TH    fall   0.028   0.071   0.032  0.049  (294.900,438.900)    0.200      3    
CTS_ccl_a_inv_00349/A
-     INVX1BA10TH      rise   0.000   0.071   0.033  -      (291.100,439.100)    4.000   -       
CTS_ccl_a_inv_00349/Y
-     INVX1BA10TH      rise   0.021   0.092   0.028  0.006  (291.300,439.700)    0.800      1    
CTS_cdb_inv_00855/A
-     INVX2BA10TH      fall   0.000   0.092   0.023  -      (297.700,439.100)    7.000   -       
CTS_cdb_inv_00855/Y
-     INVX2BA10TH      fall   0.014   0.107   0.014  0.005  (297.500,439.300)    0.400      1    
CTS_cdb_inv_00856/A
-     INVX2BA10TH      rise   0.000   0.107   0.015  -      (288.700,439.100)    9.000   -       
CTS_cdb_inv_00856/Y
-     INVX2BA10TH      rise   0.014   0.121   0.019  0.008  (288.500,439.300)    0.400      1    
CTS_ccl_a_inv_00345/A
-     INVX4BA10TH      fall   0.000   0.121   0.015  -      (291.300,435.100)    7.000   -       
CTS_ccl_a_inv_00345/Y
-     INVX4BA10TH      fall   0.019   0.140   0.022  0.025  (292.100,435.100)    0.800      3    
CTS_ccl_inv_00342/A
-     INVX2BA10TH      rise   0.000   0.140   0.026  -      (294.300,443.100)   10.200   -       
CTS_ccl_inv_00342/Y
-     INVX2BA10TH      rise   0.024   0.164   0.036  0.017  (294.100,443.300)    0.400      1    
CTS_ccl_a_inv_00339/A
-     INVX7P5BA10TH    fall   0.000   0.164   0.028  -      (294.100,415.100)   28.200   -       
CTS_ccl_a_inv_00339/Y
-     INVX7P5BA10TH    fall   0.044   0.208   0.070  0.153  (294.100,414.900)    0.200     12    
npu0/MAC_CLK_CG/CG1/CK
-     PREICGX2BA10TH   rise   0.014   0.222   0.088  -      (638.300,268.300)  490.800   -       
npu0/MAC_CLK_CG/CG1/ECK
-     PREICGX2BA10TH   rise   0.133   0.355   0.179  0.086  (641.100,269.100)    3.600     32    
npu0/NPU_FPMAC/YAccInt_reg[12]/CK
-     DFFRPQX1MA10TH   rise   0.005   0.360   0.179  -      (810.100,304.700)  204.600   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, min clock_path:
======================================================================

PathID    : 33
Path type : skew group smclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_smclk/CG1/ECK
End       : afe0/adc_fsm/fsm/counter_en_reg_reg/CK
Delay     :  0.528

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
system0/cg_smclk/CG1/ECK
-     PREICGX1BA10TH  rise   -       0.000   0.068  0.005  (320.300,404.300)  -           1     
system0/CTS_ccl_a_inv_00226/A
-     INVX2BA10TH     rise   0.000   0.000   0.068  -      (320.500,411.100)    7.000   -       
system0/CTS_ccl_a_inv_00226/Y
-     INVX2BA10TH     rise   0.056   0.056   0.062  0.012  (320.300,411.300)    0.400     1     
system0/CTS_ccl_a_inv_00222/A
-     INVX7P5BA10TH   fall   0.000   0.056   0.050  -      (318.700,411.100)    1.800   -       
system0/CTS_ccl_a_inv_00222/Y
-     INVX7P5BA10TH   fall   0.052   0.107   0.048  0.045  (318.700,410.900)    0.200     4     
CTS_cci_inv_00219/A
-     INVX5BA10TH     rise   0.001   0.108   0.057  -      (320.700,476.900)   68.000   -       
CTS_cci_inv_00219/Y
-     INVX5BA10TH     rise   0.045   0.153   0.046  0.022  (320.500,476.700)    0.400     1     
CTS_ccl_a_inv_00215/A
-     INVX13BA10TH    fall   0.000   0.153   0.039  -      (320.700,480.900)    4.400   -       
CTS_ccl_a_inv_00215/Y
-     INVX13BA10TH    fall   0.056   0.209   0.061  0.098  (320.700,480.500)    0.400     6     
afe0/cg_clk_afe/CG1/CK
-     PREICGX2BA10TH  rise   0.001   0.211   0.072  -      (506.300,480.300)  185.800   -       
afe0/cg_clk_afe/CG1/ECK
-     PREICGX2BA10TH  rise   0.108   0.318   0.051  0.006  (509.100,481.100)    3.600     1     
afe0/adc_fsm/cg_dsadc/CG1/CK
-     PREICGX2BA10TH  rise   0.000   0.318   0.051  -      (519.900,475.700)   16.200   -       
afe0/adc_fsm/cg_dsadc/CG1/ECK
-     PREICGX2BA10TH  rise   0.113   0.431   0.066  0.010  (522.700,474.900)    3.600     2     
afe0/adc_fsm/fsm/CTS_cci_inv_00181/A
-     INVX1BA10TH     rise   0.000   0.432   0.066  -      (539.700,475.100)   17.200   -       
afe0/adc_fsm/fsm/CTS_cci_inv_00181/Y
-     INVX1BA10TH     rise   0.053   0.484   0.057  0.005  (539.900,475.700)    0.800     1     
afe0/adc_fsm/fsm/CTS_ccl_a_inv_00178/A
-     INVX1BA10TH     fall   0.000   0.484   0.046  -      (545.700,487.100)   17.200   -       
afe0/adc_fsm/fsm/CTS_ccl_a_inv_00178/Y
-     INVX1BA10TH     fall   0.043   0.528   0.035  0.004  (545.500,487.700)    0.800     1     
afe0/adc_fsm/fsm/counter_en_reg_reg/CK
-     DFFRPQX1MA10TH  rise   0.000   0.528   0.044  -      (540.700,476.700)   15.800   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, max clock_path:
======================================================================

PathID    : 34
Path type : skew group smclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_smclk/CG1/ECK
End       : uart1/baud_cntr_reg[1]/CK
Delay     :  0.683

--------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
system0/cg_smclk/CG1/ECK
-     PREICGX1BA10TH    rise   -       0.000   0.068  0.005  (320.300,404.300)  -            1    
system0/CTS_ccl_a_inv_00226/A
-     INVX2BA10TH       rise   0.000   0.000   0.068  -      (320.500,411.100)    7.000   -       
system0/CTS_ccl_a_inv_00226/Y
-     INVX2BA10TH       rise   0.056   0.056   0.062  0.012  (320.300,411.300)    0.400      1    
system0/CTS_ccl_a_inv_00222/A
-     INVX7P5BA10TH     fall   0.000   0.056   0.050  -      (318.700,411.100)    1.800   -       
system0/CTS_ccl_a_inv_00222/Y
-     INVX7P5BA10TH     fall   0.052   0.107   0.048  0.045  (318.700,410.900)    0.200      4    
CTS_cci_inv_00219/A
-     INVX5BA10TH       rise   0.001   0.108   0.057  -      (320.700,476.900)   68.000   -       
CTS_cci_inv_00219/Y
-     INVX5BA10TH       rise   0.045   0.153   0.046  0.022  (320.500,476.700)    0.400      1    
CTS_ccl_a_inv_00215/A
-     INVX13BA10TH      fall   0.000   0.153   0.039  -      (320.700,480.900)    4.400   -       
CTS_ccl_a_inv_00215/Y
-     INVX13BA10TH      fall   0.056   0.209   0.061  0.098  (320.700,480.500)    0.400      6    
uart1/cgu_baud_clk_src/CG1/CK
-     PREICGX4BA10TH    rise   0.000   0.210   0.072  -      (279.900,483.700)   44.000   -       
uart1/cgu_baud_clk_src/CG1/ECK
-     PREICGX4BA10TH    rise   0.096   0.305   0.040  0.008  (277.100,482.900)    3.600      2    
uart1/CTS_cci_inv_00052/A
-     INVX1BA10TH       rise   0.000   0.305   0.040  -      (274.300,480.900)    4.800   -       
uart1/CTS_cci_inv_00052/Y
-     INVX1BA10TH       rise   0.038   0.344   0.046  0.004  (274.100,480.300)    0.800      1    
uart1/CTS_ccl_a_inv_00047/A
-     INVX1BA10TH       fall   0.000   0.344   0.037  -      (271.500,472.900)   10.000   -       
uart1/CTS_ccl_a_inv_00047/Y
-     INVX1BA10TH       fall   0.063   0.407   0.067  0.008  (271.300,472.300)    0.800      2    
uart1/RC_CG_HIER_INST307/RC_CGIC_INST/CK
-     PREICGX0P5BA10TH  rise   0.000   0.407   0.085  -      (264.100,475.700)   10.600   -       
uart1/RC_CG_HIER_INST307/RC_CGIC_INST/ECK
-     PREICGX0P5BA10TH  rise   0.276   0.683   0.325  0.018  (261.500,475.500)    2.800     11    
uart1/baud_cntr_reg[1]/CK
-     SDFFRPQX1MA10TH   rise   0.000   0.683   0.325  -      (258.500,483.100)   10.600   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, min clock_path:
=====================================================================

PathID    : 35
Path type : skew group smclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_smclk/CG1/ECK
End       : afe0/adc_fsm/fsm/counter_en_reg_reg/CK
Delay     :  0.528

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
system0/cg_smclk/CG1/ECK
-     PREICGX1BA10TH  rise   -       0.000   0.068  0.005  (320.300,404.300)  -           1     
system0/CTS_ccl_a_inv_00226/A
-     INVX2BA10TH     rise   0.000   0.000   0.068  -      (320.500,411.100)    7.000   -       
system0/CTS_ccl_a_inv_00226/Y
-     INVX2BA10TH     rise   0.056   0.056   0.062  0.012  (320.300,411.300)    0.400     1     
system0/CTS_ccl_a_inv_00222/A
-     INVX7P5BA10TH   fall   0.000   0.056   0.050  -      (318.700,411.100)    1.800   -       
system0/CTS_ccl_a_inv_00222/Y
-     INVX7P5BA10TH   fall   0.052   0.107   0.048  0.045  (318.700,410.900)    0.200     4     
CTS_cci_inv_00219/A
-     INVX5BA10TH     rise   0.001   0.108   0.057  -      (320.700,476.900)   68.000   -       
CTS_cci_inv_00219/Y
-     INVX5BA10TH     rise   0.045   0.153   0.046  0.022  (320.500,476.700)    0.400     1     
CTS_ccl_a_inv_00215/A
-     INVX13BA10TH    fall   0.000   0.153   0.039  -      (320.700,480.900)    4.400   -       
CTS_ccl_a_inv_00215/Y
-     INVX13BA10TH    fall   0.056   0.210   0.061  0.098  (320.700,480.500)    0.400     6     
afe0/cg_clk_afe/CG1/CK
-     PREICGX2BA10TH  rise   0.001   0.211   0.072  -      (506.300,480.300)  185.800   -       
afe0/cg_clk_afe/CG1/ECK
-     PREICGX2BA10TH  rise   0.108   0.319   0.051  0.006  (509.100,481.100)    3.600     1     
afe0/adc_fsm/cg_dsadc/CG1/CK
-     PREICGX2BA10TH  rise   0.000   0.319   0.051  -      (519.900,475.700)   16.200   -       
afe0/adc_fsm/cg_dsadc/CG1/ECK
-     PREICGX2BA10TH  rise   0.113   0.432   0.066  0.010  (522.700,474.900)    3.600     2     
afe0/adc_fsm/fsm/CTS_cci_inv_00181/A
-     INVX1BA10TH     rise   0.000   0.432   0.066  -      (539.700,475.100)   17.200   -       
afe0/adc_fsm/fsm/CTS_cci_inv_00181/Y
-     INVX1BA10TH     rise   0.053   0.485   0.057  0.005  (539.900,475.700)    0.800     1     
afe0/adc_fsm/fsm/CTS_ccl_a_inv_00178/A
-     INVX1BA10TH     fall   0.000   0.485   0.046  -      (545.700,487.100)   17.200   -       
afe0/adc_fsm/fsm/CTS_ccl_a_inv_00178/Y
-     INVX1BA10TH     fall   0.043   0.528   0.035  0.004  (545.500,487.700)    0.800     1     
afe0/adc_fsm/fsm/counter_en_reg_reg/CK
-     DFFRPQX1MA10TH  rise   0.000   0.528   0.044  -      (540.700,476.700)   15.800   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, max clock_path:
=====================================================================

PathID    : 36
Path type : skew group smclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_smclk/CG1/ECK
End       : uart1/tx_sr_reg[0]/CK
Delay     :  0.683

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
system0/cg_smclk/CG1/ECK
-     PREICGX1BA10TH  rise   -       0.000   0.068  0.005  (320.300,404.300)  -           1     
system0/CTS_ccl_a_inv_00226/A
-     INVX2BA10TH     rise   0.000   0.000   0.068  -      (320.500,411.100)    7.000   -       
system0/CTS_ccl_a_inv_00226/Y
-     INVX2BA10TH     rise   0.056   0.056   0.062  0.012  (320.300,411.300)    0.400     1     
system0/CTS_ccl_a_inv_00222/A
-     INVX7P5BA10TH   fall   0.000   0.056   0.050  -      (318.700,411.100)    1.800   -       
system0/CTS_ccl_a_inv_00222/Y
-     INVX7P5BA10TH   fall   0.052   0.107   0.048  0.045  (318.700,410.900)    0.200     4     
CTS_cci_inv_00219/A
-     INVX5BA10TH     rise   0.001   0.108   0.057  -      (320.700,476.900)   68.000   -       
CTS_cci_inv_00219/Y
-     INVX5BA10TH     rise   0.045   0.153   0.046  0.022  (320.500,476.700)    0.400     1     
CTS_ccl_a_inv_00215/A
-     INVX13BA10TH    fall   0.000   0.153   0.039  -      (320.700,480.900)    4.400   -       
CTS_ccl_a_inv_00215/Y
-     INVX13BA10TH    fall   0.056   0.210   0.061  0.098  (320.700,480.500)    0.400     6     
uart1/cgu_baud_clk_src/CG1/CK
-     PREICGX4BA10TH  rise   0.000   0.210   0.072  -      (279.900,483.700)   44.000   -       
uart1/cgu_baud_clk_src/CG1/ECK
-     PREICGX4BA10TH  rise   0.096   0.306   0.040  0.008  (277.100,482.900)    3.600     2     
uart1/cg_clk_baud/CG1/CK
-     PREICGX4BA10TH  rise   0.000   0.306   0.040  -      (276.300,487.700)    5.600   -       
uart1/cg_clk_baud/CG1/ECK
-     PREICGX4BA10TH  rise   0.092   0.398   0.047  0.011  (273.500,486.900)    3.600     2     
uart1/cg_clk_tx/CG1/CK
-     PREICGX4BA10TH  rise   0.000   0.398   0.047  -      (275.900,499.700)   15.200   -       
uart1/cg_clk_tx/CG1/ECK
-     PREICGX4BA10TH  rise   0.098   0.496   0.053  0.014  (273.100,498.900)    3.600     4     
uart1/RC_CG_HIER_INST313/RC_CGIC_INST/CK
-     PREICGX1BA10TH  rise   0.000   0.496   0.053  -      (275.700,495.700)    5.800   -       
uart1/RC_CG_HIER_INST313/RC_CGIC_INST/ECK
-     PREICGX1BA10TH  rise   0.187   0.683   0.173  0.017  (273.100,495.700)    2.600     9     
uart1/tx_sr_reg[0]/CK
-     DFFRPQX1MA10TH  rise   0.000   0.683   0.173  -      (276.500,496.700)    4.400   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, min clock_path:
=====================================================================

PathID    : 37
Path type : skew group smclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_smclk/CG1/ECK
End       : i2c1/CGMaster/EnLat_reg/CK
Delay     :  0.199

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/cg_smclk/CG1/ECK
-     PREICGX1BA10TH   rise   -       0.000   0.030  0.005  (320.300,404.300)  -           1     
system0/CTS_ccl_a_inv_00226/A
-     INVX2BA10TH      rise   0.000   0.000   0.030  -      (320.500,411.100)    7.000   -       
system0/CTS_ccl_a_inv_00226/Y
-     INVX2BA10TH      rise   0.021   0.021   0.029  0.013  (320.300,411.300)    0.400     1     
system0/CTS_ccl_a_inv_00222/A
-     INVX7P5BA10TH    fall   0.000   0.021   0.024  -      (318.700,411.100)    1.800   -       
system0/CTS_ccl_a_inv_00222/Y
-     INVX7P5BA10TH    fall   0.020   0.042   0.022  0.044  (318.700,410.900)    0.200     4     
i2c1/CGMaster/CG0/CG1/CK
-     PREICGX6BA10TH   rise   0.001   0.043   0.025  -      (337.300,484.300)   92.000   -       
i2c1/CGMaster/CG0/CG1/ECK
-     PREICGX6BA10TH   rise   0.030   0.073   0.016  0.010  (334.500,485.100)    3.600     2     
i2c1/CGMaster/CTS_ccl_a_inv_00135/A
-     INVX1BA10TH      rise   0.000   0.073   0.016  -      (329.300,479.100)   11.200   -       
i2c1/CGMaster/CTS_ccl_a_inv_00135/Y
-     INVX1BA10TH      rise   0.013   0.086   0.018  0.003  (329.500,479.700)    0.800     1     
i2c1/CGMaster/CTS_ccl_a_inv_00131/A
-     INVX1BA10TH      fall   0.000   0.086   0.014  -      (330.900,483.100)    4.800   -       
i2c1/CGMaster/CTS_ccl_a_inv_00131/Y
-     INVX1BA10TH      fall   0.025   0.111   0.029  0.008  (331.100,483.700)    0.800     2     
i2c1/CGMaster/CTS_ccl_inv_00128/A
-     INVX1BA10TH      rise   0.000   0.111   0.037  -      (337.700,491.100)   14.000   -       
i2c1/CGMaster/CTS_ccl_inv_00128/Y
-     INVX1BA10TH      rise   0.018   0.130   0.022  0.004  (337.500,491.700)    0.800     1     
i2c1/CGMaster/CTS_cdb_buf_00825/A
-     DLY2X0P5MA10TH   fall   0.000   0.130   0.020  -      (328.700,495.100)   12.200   -       
i2c1/CGMaster/CTS_cdb_buf_00825/Y
-     DLY2X0P5MA10TH   fall   0.053   0.183   0.024  0.002  (327.900,495.300)    1.000     1     
i2c1/CGMaster/CTS_ccl_a_inv_00126/A
-     INVX1BA10TH      fall   0.000   0.183   0.024  -      (327.100,495.100)    1.000   -       
i2c1/CGMaster/CTS_ccl_a_inv_00126/Y
-     INVX1BA10TH      fall   0.015   0.199   0.014  0.003  (327.300,495.700)    0.800     1     
i2c1/CGMaster/EnLat_reg/CK
-     SDFFRPQX1MA10TH  rise   0.000   0.199   0.017  -      (330.900,496.900)    4.800   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, max clock_path:
=====================================================================

PathID    : 38
Path type : skew group smclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_smclk/CG1/ECK
End       : spi0/m_SPIxRX_reg[0]/CK
Delay     :  0.267

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
system0/cg_smclk/CG1/ECK
-     PREICGX1BA10TH  rise   -       0.000   0.030  0.005  (320.300,404.300)  -            1    
system0/CTS_ccl_a_inv_00226/A
-     INVX2BA10TH     rise   0.000   0.000   0.030  -      (320.500,411.100)    7.000   -       
system0/CTS_ccl_a_inv_00226/Y
-     INVX2BA10TH     rise   0.021   0.021   0.029  0.013  (320.300,411.300)    0.400      1    
system0/CTS_ccl_a_inv_00222/A
-     INVX7P5BA10TH   fall   0.000   0.021   0.024  -      (318.700,411.100)    1.800   -       
system0/CTS_ccl_a_inv_00222/Y
-     INVX7P5BA10TH   fall   0.020   0.042   0.022  0.044  (318.700,410.900)    0.200      4    
CTS_cci_inv_00219/A
-     INVX5BA10TH     rise   0.001   0.043   0.025  -      (320.700,476.900)   68.000   -       
CTS_cci_inv_00219/Y
-     INVX5BA10TH     rise   0.017   0.060   0.022  0.024  (320.500,476.700)    0.400      1    
CTS_ccl_a_inv_00215/A
-     INVX13BA10TH    fall   0.000   0.060   0.019  -      (320.700,480.900)    4.400   -       
CTS_ccl_a_inv_00215/Y
-     INVX13BA10TH    fall   0.023   0.083   0.027  0.096  (320.700,480.500)    0.400      6    
CTS_ccl_a_inv_00212/A
-     INVX5BA10TH     rise   0.001   0.083   0.032  -      (340.700,480.900)   20.400   -       
CTS_ccl_a_inv_00212/Y
-     INVX5BA10TH     rise   0.036   0.119   0.058  0.071  (340.500,480.700)    0.400      4    
spi0/cg_clk_baud/CG1/CK
-     PREICGX3BA10TH  fall   0.001   0.120   0.048  -      (332.900,456.300)   32.000   -       
spi0/cg_clk_baud/CG1/ECK
-     PREICGX3BA10TH  fall   0.063   0.183   0.053  0.043  (335.500,456.700)    3.000      6    
spi0/RC_CG_HIER_INST192/RC_CGIC_INST/CK
-     PREICGX2BA10TH  fall   0.000   0.183   0.053  -      (340.300,455.700)    5.800   -       
spi0/RC_CG_HIER_INST192/RC_CGIC_INST/ECK
-     PREICGX2BA10TH  fall   0.084   0.267   0.087  0.054  (337.500,454.900)    3.600     32    
spi0/m_SPIxRX_reg[0]/CK
-     DFFQX0P5MA10TH  fall   0.001   0.267   0.087  -      (329.700,423.100)   39.600   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, min clock_path:
====================================================================

PathID    : 39
Path type : skew group smclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_smclk/CG1/ECK
End       : i2c1/CGMaster/EnLat_reg/CK
Delay     :  0.199

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/cg_smclk/CG1/ECK
-     PREICGX1BA10TH   rise   -       0.000   0.030  0.005  (320.300,404.300)  -           1     
system0/CTS_ccl_a_inv_00226/A
-     INVX2BA10TH      rise   0.000   0.000   0.030  -      (320.500,411.100)    7.000   -       
system0/CTS_ccl_a_inv_00226/Y
-     INVX2BA10TH      rise   0.021   0.021   0.029  0.013  (320.300,411.300)    0.400     1     
system0/CTS_ccl_a_inv_00222/A
-     INVX7P5BA10TH    fall   0.000   0.021   0.024  -      (318.700,411.100)    1.800   -       
system0/CTS_ccl_a_inv_00222/Y
-     INVX7P5BA10TH    fall   0.020   0.042   0.022  0.044  (318.700,410.900)    0.200     4     
i2c1/CGMaster/CG0/CG1/CK
-     PREICGX6BA10TH   rise   0.001   0.043   0.025  -      (337.300,484.300)   92.000   -       
i2c1/CGMaster/CG0/CG1/ECK
-     PREICGX6BA10TH   rise   0.030   0.073   0.016  0.010  (334.500,485.100)    3.600     2     
i2c1/CGMaster/CTS_ccl_a_inv_00135/A
-     INVX1BA10TH      rise   0.000   0.073   0.016  -      (329.300,479.100)   11.200   -       
i2c1/CGMaster/CTS_ccl_a_inv_00135/Y
-     INVX1BA10TH      rise   0.013   0.086   0.018  0.003  (329.500,479.700)    0.800     1     
i2c1/CGMaster/CTS_ccl_a_inv_00131/A
-     INVX1BA10TH      fall   0.000   0.086   0.014  -      (330.900,483.100)    4.800   -       
i2c1/CGMaster/CTS_ccl_a_inv_00131/Y
-     INVX1BA10TH      fall   0.025   0.111   0.029  0.008  (331.100,483.700)    0.800     2     
i2c1/CGMaster/CTS_ccl_inv_00128/A
-     INVX1BA10TH      rise   0.000   0.111   0.037  -      (337.700,491.100)   14.000   -       
i2c1/CGMaster/CTS_ccl_inv_00128/Y
-     INVX1BA10TH      rise   0.018   0.130   0.022  0.004  (337.500,491.700)    0.800     1     
i2c1/CGMaster/CTS_cdb_buf_00825/A
-     DLY2X0P5MA10TH   fall   0.000   0.130   0.020  -      (328.700,495.100)   12.200   -       
i2c1/CGMaster/CTS_cdb_buf_00825/Y
-     DLY2X0P5MA10TH   fall   0.053   0.183   0.024  0.002  (327.900,495.300)    1.000     1     
i2c1/CGMaster/CTS_ccl_a_inv_00126/A
-     INVX1BA10TH      fall   0.000   0.183   0.024  -      (327.100,495.100)    1.000   -       
i2c1/CGMaster/CTS_ccl_a_inv_00126/Y
-     INVX1BA10TH      fall   0.015   0.199   0.014  0.003  (327.300,495.700)    0.800     1     
i2c1/CGMaster/EnLat_reg/CK
-     SDFFRPQX1MA10TH  rise   0.000   0.199   0.017  -      (330.900,496.900)    4.800   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, max clock_path:
====================================================================

PathID    : 40
Path type : skew group smclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_smclk/CG1/ECK
End       : spi0/m_SPIxRX_reg[0]/CK
Delay     :  0.268

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
system0/cg_smclk/CG1/ECK
-     PREICGX1BA10TH  rise   -       0.000   0.030  0.005  (320.300,404.300)  -            1    
system0/CTS_ccl_a_inv_00226/A
-     INVX2BA10TH     rise   0.000   0.000   0.030  -      (320.500,411.100)    7.000   -       
system0/CTS_ccl_a_inv_00226/Y
-     INVX2BA10TH     rise   0.021   0.021   0.029  0.013  (320.300,411.300)    0.400      1    
system0/CTS_ccl_a_inv_00222/A
-     INVX7P5BA10TH   fall   0.000   0.021   0.024  -      (318.700,411.100)    1.800   -       
system0/CTS_ccl_a_inv_00222/Y
-     INVX7P5BA10TH   fall   0.020   0.042   0.022  0.044  (318.700,410.900)    0.200      4    
CTS_cci_inv_00219/A
-     INVX5BA10TH     rise   0.001   0.043   0.025  -      (320.700,476.900)   68.000   -       
CTS_cci_inv_00219/Y
-     INVX5BA10TH     rise   0.017   0.060   0.022  0.024  (320.500,476.700)    0.400      1    
CTS_ccl_a_inv_00215/A
-     INVX13BA10TH    fall   0.000   0.060   0.019  -      (320.700,480.900)    4.400   -       
CTS_ccl_a_inv_00215/Y
-     INVX13BA10TH    fall   0.023   0.083   0.027  0.096  (320.700,480.500)    0.400      6    
CTS_ccl_a_inv_00212/A
-     INVX5BA10TH     rise   0.001   0.083   0.032  -      (340.700,480.900)   20.400   -       
CTS_ccl_a_inv_00212/Y
-     INVX5BA10TH     rise   0.036   0.119   0.058  0.071  (340.500,480.700)    0.400      4    
spi0/cg_clk_baud/CG1/CK
-     PREICGX3BA10TH  fall   0.001   0.120   0.048  -      (332.900,456.300)   32.000   -       
spi0/cg_clk_baud/CG1/ECK
-     PREICGX3BA10TH  fall   0.063   0.183   0.053  0.043  (335.500,456.700)    3.000      6    
spi0/RC_CG_HIER_INST192/RC_CGIC_INST/CK
-     PREICGX2BA10TH  fall   0.000   0.183   0.053  -      (340.300,455.700)    5.800   -       
spi0/RC_CG_HIER_INST192/RC_CGIC_INST/ECK
-     PREICGX2BA10TH  fall   0.084   0.268   0.088  0.054  (337.500,454.900)    3.600     32    
spi0/m_SPIxRX_reg[0]/CK
-     DFFQX0P5MA10TH  fall   0.001   0.268   0.088  -      (329.700,423.100)   39.600   -       
------------------------------------------------------------------------------------------------------

