--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 64003 paths analyzed, 2167 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.176ns.
--------------------------------------------------------------------------------
Slack:                  6.824ns (requirement - (data path - clock path skew + uncertainty))
  Source:               states/M_states_q_FSM_FFd2_1 (FF)
  Destination:          states/M_states_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.123ns (Levels of Logic = 6)
  Clock Path Skew:      -0.018ns (0.323 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: states/M_states_q_FSM_FFd2_1 to states/M_states_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y46.BQ       Tcko                  0.430   states/M_states_q_FSM_FFd2_1
                                                       states/M_states_q_FSM_FFd2_1
    SLICE_X14Y43.A2      net (fanout=17)       1.735   states/M_states_q_FSM_FFd2_1
    SLICE_X14Y43.A       Tilo                  0.235   states/M_my_get_winner_score_2[1]
                                                       states/Mmux_M_my_get_winner_score_1141
    SLICE_X12Y41.B2      net (fanout=15)       0.992   states/Mmux_M_my_get_winner_score_114
    SLICE_X12Y41.B       Tilo                  0.254   states/N30
                                                       states/Mmux_M_my_get_winner_score_34
    SLICE_X12Y42.B2      net (fanout=6)        0.922   states/M_my_get_winner_score_3[3]
    SLICE_X12Y42.B       Tilo                  0.254   states/my_get_winner/_n0141[3]
                                                       states/my_get_winner/Mmux_M_myALU_a4
    DSP48_X0Y11.B3       net (fanout=3)        1.109   states/my_get_winner/M_myALU_a[3]
    DSP48_X0Y11.M1       Tdspdo_B_M            3.894   states/my_get_winner/myALU/add/Mmult_n0024
                                                       states/my_get_winner/myALU/add/Mmult_n0024
    SLICE_X9Y47.C2       net (fanout=4)        1.204   states/n0024[1]
    SLICE_X9Y47.C        Tilo                  0.259   states/N86
                                                       states/M_states_q_FSM_FFd2-In10_SW0
    SLICE_X9Y46.B4       net (fanout=1)        0.741   states/N66
    SLICE_X9Y46.B        Tilo                  0.259   states/M_states_q_FSM_FFd2_1
                                                       states/M_states_q_FSM_FFd2-In10
    SLICE_X11Y46.BX      net (fanout=2)        0.721   states/M_states_q_FSM_FFd2-In
    SLICE_X11Y46.CLK     Tdick                 0.114   states/M_states_q_FSM_FFd4
                                                       states/M_states_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     13.123ns (5.699ns logic, 7.424ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack:                  6.851ns (requirement - (data path - clock path skew + uncertainty))
  Source:               states/M_states_q_FSM_FFd3_1 (FF)
  Destination:          states/M_states_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.096ns (Levels of Logic = 6)
  Clock Path Skew:      -0.018ns (0.323 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: states/M_states_q_FSM_FFd3_1 to states/M_states_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y46.BQ       Tcko                  0.525   states/M_states_q_FSM_FFd3_1
                                                       states/M_states_q_FSM_FFd3_1
    SLICE_X13Y44.D4      net (fanout=19)       1.083   states/M_states_q_FSM_FFd3_1
    SLICE_X13Y44.D       Tilo                  0.259   states/_n0661<3>21
                                                       states/_n0661<3>21_1
    SLICE_X13Y46.D2      net (fanout=9)        1.524   states/_n0661<3>21
    SLICE_X13Y46.D       Tilo                  0.259   states/M_states_q_FSM_FFd1_2
                                                       states/Mmux_M_my_get_winner_score_13
    SLICE_X16Y44.D6      net (fanout=5)        0.648   states/M_my_get_winner_score_1[2]
    SLICE_X16Y44.D       Tilo                  0.254   states/my_get_winner/M_myALU_a[2]
                                                       states/my_get_winner/Mmux_M_myALU_a3
    DSP48_X0Y11.B2       net (fanout=3)        1.352   states/my_get_winner/M_myALU_a[2]
    DSP48_X0Y11.M1       Tdspdo_B_M            3.894   states/my_get_winner/myALU/add/Mmult_n0024
                                                       states/my_get_winner/myALU/add/Mmult_n0024
    SLICE_X9Y47.C2       net (fanout=4)        1.204   states/n0024[1]
    SLICE_X9Y47.C        Tilo                  0.259   states/N86
                                                       states/M_states_q_FSM_FFd2-In10_SW0
    SLICE_X9Y46.B4       net (fanout=1)        0.741   states/N66
    SLICE_X9Y46.B        Tilo                  0.259   states/M_states_q_FSM_FFd2_1
                                                       states/M_states_q_FSM_FFd2-In10
    SLICE_X11Y46.BX      net (fanout=2)        0.721   states/M_states_q_FSM_FFd2-In
    SLICE_X11Y46.CLK     Tdick                 0.114   states/M_states_q_FSM_FFd4
                                                       states/M_states_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     13.096ns (5.823ns logic, 7.273ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack:                  6.883ns (requirement - (data path - clock path skew + uncertainty))
  Source:               states/M_states_q_FSM_FFd2_1 (FF)
  Destination:          states/M_states_q_FSM_FFd2_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.082ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: states/M_states_q_FSM_FFd2_1 to states/M_states_q_FSM_FFd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y46.BQ       Tcko                  0.430   states/M_states_q_FSM_FFd2_1
                                                       states/M_states_q_FSM_FFd2_1
    SLICE_X14Y43.A2      net (fanout=17)       1.735   states/M_states_q_FSM_FFd2_1
    SLICE_X14Y43.A       Tilo                  0.235   states/M_my_get_winner_score_2[1]
                                                       states/Mmux_M_my_get_winner_score_1141
    SLICE_X12Y41.B2      net (fanout=15)       0.992   states/Mmux_M_my_get_winner_score_114
    SLICE_X12Y41.B       Tilo                  0.254   states/N30
                                                       states/Mmux_M_my_get_winner_score_34
    SLICE_X12Y42.B2      net (fanout=6)        0.922   states/M_my_get_winner_score_3[3]
    SLICE_X12Y42.B       Tilo                  0.254   states/my_get_winner/_n0141[3]
                                                       states/my_get_winner/Mmux_M_myALU_a4
    DSP48_X0Y11.B3       net (fanout=3)        1.109   states/my_get_winner/M_myALU_a[3]
    DSP48_X0Y11.M1       Tdspdo_B_M            3.894   states/my_get_winner/myALU/add/Mmult_n0024
                                                       states/my_get_winner/myALU/add/Mmult_n0024
    SLICE_X9Y47.C2       net (fanout=4)        1.204   states/n0024[1]
    SLICE_X9Y47.C        Tilo                  0.259   states/N86
                                                       states/M_states_q_FSM_FFd2-In10_SW0
    SLICE_X9Y46.B4       net (fanout=1)        0.741   states/N66
    SLICE_X9Y46.B        Tilo                  0.259   states/M_states_q_FSM_FFd2_1
                                                       states/M_states_q_FSM_FFd2-In10
    SLICE_X9Y46.AX       net (fanout=2)        0.680   states/M_states_q_FSM_FFd2-In
    SLICE_X9Y46.CLK      Tdick                 0.114   states/M_states_q_FSM_FFd2_1
                                                       states/M_states_q_FSM_FFd2_2
    -------------------------------------------------  ---------------------------
    Total                                     13.082ns (5.699ns logic, 7.383ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack:                  6.899ns (requirement - (data path - clock path skew + uncertainty))
  Source:               states/M_states_q_FSM_FFd3_1 (FF)
  Destination:          states/M_states_q_FSM_FFd2_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.055ns (Levels of Logic = 6)
  Clock Path Skew:      -0.011ns (0.195 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: states/M_states_q_FSM_FFd3_1 to states/M_states_q_FSM_FFd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y46.BQ       Tcko                  0.525   states/M_states_q_FSM_FFd3_1
                                                       states/M_states_q_FSM_FFd3_1
    SLICE_X13Y44.D4      net (fanout=19)       1.083   states/M_states_q_FSM_FFd3_1
    SLICE_X13Y44.D       Tilo                  0.259   states/_n0661<3>21
                                                       states/_n0661<3>21_1
    SLICE_X13Y46.D2      net (fanout=9)        1.524   states/_n0661<3>21
    SLICE_X13Y46.D       Tilo                  0.259   states/M_states_q_FSM_FFd1_2
                                                       states/Mmux_M_my_get_winner_score_13
    SLICE_X16Y44.D6      net (fanout=5)        0.648   states/M_my_get_winner_score_1[2]
    SLICE_X16Y44.D       Tilo                  0.254   states/my_get_winner/M_myALU_a[2]
                                                       states/my_get_winner/Mmux_M_myALU_a3
    DSP48_X0Y11.B2       net (fanout=3)        1.352   states/my_get_winner/M_myALU_a[2]
    DSP48_X0Y11.M1       Tdspdo_B_M            3.894   states/my_get_winner/myALU/add/Mmult_n0024
                                                       states/my_get_winner/myALU/add/Mmult_n0024
    SLICE_X9Y47.C2       net (fanout=4)        1.204   states/n0024[1]
    SLICE_X9Y47.C        Tilo                  0.259   states/N86
                                                       states/M_states_q_FSM_FFd2-In10_SW0
    SLICE_X9Y46.B4       net (fanout=1)        0.741   states/N66
    SLICE_X9Y46.B        Tilo                  0.259   states/M_states_q_FSM_FFd2_1
                                                       states/M_states_q_FSM_FFd2-In10
    SLICE_X9Y46.AX       net (fanout=2)        0.680   states/M_states_q_FSM_FFd2-In
    SLICE_X9Y46.CLK      Tdick                 0.114   states/M_states_q_FSM_FFd2_1
                                                       states/M_states_q_FSM_FFd2_2
    -------------------------------------------------  ---------------------------
    Total                                     13.055ns (5.823ns logic, 7.232ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack:                  6.948ns (requirement - (data path - clock path skew + uncertainty))
  Source:               states/M_states_q_FSM_FFd2_1 (FF)
  Destination:          states/M_states_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.999ns (Levels of Logic = 6)
  Clock Path Skew:      -0.018ns (0.323 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: states/M_states_q_FSM_FFd2_1 to states/M_states_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y46.BQ       Tcko                  0.430   states/M_states_q_FSM_FFd2_1
                                                       states/M_states_q_FSM_FFd2_1
    SLICE_X14Y43.A2      net (fanout=17)       1.735   states/M_states_q_FSM_FFd2_1
    SLICE_X14Y43.A       Tilo                  0.235   states/M_my_get_winner_score_2[1]
                                                       states/Mmux_M_my_get_winner_score_1141
    SLICE_X13Y46.D3      net (fanout=15)       0.894   states/Mmux_M_my_get_winner_score_114
    SLICE_X13Y46.D       Tilo                  0.259   states/M_states_q_FSM_FFd1_2
                                                       states/Mmux_M_my_get_winner_score_13
    SLICE_X16Y44.D6      net (fanout=5)        0.648   states/M_my_get_winner_score_1[2]
    SLICE_X16Y44.D       Tilo                  0.254   states/my_get_winner/M_myALU_a[2]
                                                       states/my_get_winner/Mmux_M_myALU_a3
    DSP48_X0Y11.B2       net (fanout=3)        1.352   states/my_get_winner/M_myALU_a[2]
    DSP48_X0Y11.M1       Tdspdo_B_M            3.894   states/my_get_winner/myALU/add/Mmult_n0024
                                                       states/my_get_winner/myALU/add/Mmult_n0024
    SLICE_X9Y47.C2       net (fanout=4)        1.204   states/n0024[1]
    SLICE_X9Y47.C        Tilo                  0.259   states/N86
                                                       states/M_states_q_FSM_FFd2-In10_SW0
    SLICE_X9Y46.B4       net (fanout=1)        0.741   states/N66
    SLICE_X9Y46.B        Tilo                  0.259   states/M_states_q_FSM_FFd2_1
                                                       states/M_states_q_FSM_FFd2-In10
    SLICE_X11Y46.BX      net (fanout=2)        0.721   states/M_states_q_FSM_FFd2-In
    SLICE_X11Y46.CLK     Tdick                 0.114   states/M_states_q_FSM_FFd4
                                                       states/M_states_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     12.999ns (5.704ns logic, 7.295ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack:                  6.990ns (requirement - (data path - clock path skew + uncertainty))
  Source:               states/M_states_q_FSM_FFd3_1 (FF)
  Destination:          states/M_states_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.957ns (Levels of Logic = 6)
  Clock Path Skew:      -0.018ns (0.323 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: states/M_states_q_FSM_FFd3_1 to states/M_states_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y46.BQ       Tcko                  0.525   states/M_states_q_FSM_FFd3_1
                                                       states/M_states_q_FSM_FFd3_1
    SLICE_X14Y43.A4      net (fanout=19)       1.474   states/M_states_q_FSM_FFd3_1
    SLICE_X14Y43.A       Tilo                  0.235   states/M_my_get_winner_score_2[1]
                                                       states/Mmux_M_my_get_winner_score_1141
    SLICE_X12Y41.B2      net (fanout=15)       0.992   states/Mmux_M_my_get_winner_score_114
    SLICE_X12Y41.B       Tilo                  0.254   states/N30
                                                       states/Mmux_M_my_get_winner_score_34
    SLICE_X12Y42.B2      net (fanout=6)        0.922   states/M_my_get_winner_score_3[3]
    SLICE_X12Y42.B       Tilo                  0.254   states/my_get_winner/_n0141[3]
                                                       states/my_get_winner/Mmux_M_myALU_a4
    DSP48_X0Y11.B3       net (fanout=3)        1.109   states/my_get_winner/M_myALU_a[3]
    DSP48_X0Y11.M1       Tdspdo_B_M            3.894   states/my_get_winner/myALU/add/Mmult_n0024
                                                       states/my_get_winner/myALU/add/Mmult_n0024
    SLICE_X9Y47.C2       net (fanout=4)        1.204   states/n0024[1]
    SLICE_X9Y47.C        Tilo                  0.259   states/N86
                                                       states/M_states_q_FSM_FFd2-In10_SW0
    SLICE_X9Y46.B4       net (fanout=1)        0.741   states/N66
    SLICE_X9Y46.B        Tilo                  0.259   states/M_states_q_FSM_FFd2_1
                                                       states/M_states_q_FSM_FFd2-In10
    SLICE_X11Y46.BX      net (fanout=2)        0.721   states/M_states_q_FSM_FFd2-In
    SLICE_X11Y46.CLK     Tdick                 0.114   states/M_states_q_FSM_FFd4
                                                       states/M_states_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     12.957ns (5.794ns logic, 7.163ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack:                  7.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               states/M_states_q_FSM_FFd2_1 (FF)
  Destination:          states/M_states_q_FSM_FFd2_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.958ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: states/M_states_q_FSM_FFd2_1 to states/M_states_q_FSM_FFd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y46.BQ       Tcko                  0.430   states/M_states_q_FSM_FFd2_1
                                                       states/M_states_q_FSM_FFd2_1
    SLICE_X14Y43.A2      net (fanout=17)       1.735   states/M_states_q_FSM_FFd2_1
    SLICE_X14Y43.A       Tilo                  0.235   states/M_my_get_winner_score_2[1]
                                                       states/Mmux_M_my_get_winner_score_1141
    SLICE_X13Y46.D3      net (fanout=15)       0.894   states/Mmux_M_my_get_winner_score_114
    SLICE_X13Y46.D       Tilo                  0.259   states/M_states_q_FSM_FFd1_2
                                                       states/Mmux_M_my_get_winner_score_13
    SLICE_X16Y44.D6      net (fanout=5)        0.648   states/M_my_get_winner_score_1[2]
    SLICE_X16Y44.D       Tilo                  0.254   states/my_get_winner/M_myALU_a[2]
                                                       states/my_get_winner/Mmux_M_myALU_a3
    DSP48_X0Y11.B2       net (fanout=3)        1.352   states/my_get_winner/M_myALU_a[2]
    DSP48_X0Y11.M1       Tdspdo_B_M            3.894   states/my_get_winner/myALU/add/Mmult_n0024
                                                       states/my_get_winner/myALU/add/Mmult_n0024
    SLICE_X9Y47.C2       net (fanout=4)        1.204   states/n0024[1]
    SLICE_X9Y47.C        Tilo                  0.259   states/N86
                                                       states/M_states_q_FSM_FFd2-In10_SW0
    SLICE_X9Y46.B4       net (fanout=1)        0.741   states/N66
    SLICE_X9Y46.B        Tilo                  0.259   states/M_states_q_FSM_FFd2_1
                                                       states/M_states_q_FSM_FFd2-In10
    SLICE_X9Y46.AX       net (fanout=2)        0.680   states/M_states_q_FSM_FFd2-In
    SLICE_X9Y46.CLK      Tdick                 0.114   states/M_states_q_FSM_FFd2_1
                                                       states/M_states_q_FSM_FFd2_2
    -------------------------------------------------  ---------------------------
    Total                                     12.958ns (5.704ns logic, 7.254ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------
Slack:                  7.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               states/M_states_q_FSM_FFd3_1 (FF)
  Destination:          states/M_states_q_FSM_FFd2_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.916ns (Levels of Logic = 6)
  Clock Path Skew:      -0.011ns (0.195 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: states/M_states_q_FSM_FFd3_1 to states/M_states_q_FSM_FFd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y46.BQ       Tcko                  0.525   states/M_states_q_FSM_FFd3_1
                                                       states/M_states_q_FSM_FFd3_1
    SLICE_X14Y43.A4      net (fanout=19)       1.474   states/M_states_q_FSM_FFd3_1
    SLICE_X14Y43.A       Tilo                  0.235   states/M_my_get_winner_score_2[1]
                                                       states/Mmux_M_my_get_winner_score_1141
    SLICE_X12Y41.B2      net (fanout=15)       0.992   states/Mmux_M_my_get_winner_score_114
    SLICE_X12Y41.B       Tilo                  0.254   states/N30
                                                       states/Mmux_M_my_get_winner_score_34
    SLICE_X12Y42.B2      net (fanout=6)        0.922   states/M_my_get_winner_score_3[3]
    SLICE_X12Y42.B       Tilo                  0.254   states/my_get_winner/_n0141[3]
                                                       states/my_get_winner/Mmux_M_myALU_a4
    DSP48_X0Y11.B3       net (fanout=3)        1.109   states/my_get_winner/M_myALU_a[3]
    DSP48_X0Y11.M1       Tdspdo_B_M            3.894   states/my_get_winner/myALU/add/Mmult_n0024
                                                       states/my_get_winner/myALU/add/Mmult_n0024
    SLICE_X9Y47.C2       net (fanout=4)        1.204   states/n0024[1]
    SLICE_X9Y47.C        Tilo                  0.259   states/N86
                                                       states/M_states_q_FSM_FFd2-In10_SW0
    SLICE_X9Y46.B4       net (fanout=1)        0.741   states/N66
    SLICE_X9Y46.B        Tilo                  0.259   states/M_states_q_FSM_FFd2_1
                                                       states/M_states_q_FSM_FFd2-In10
    SLICE_X9Y46.AX       net (fanout=2)        0.680   states/M_states_q_FSM_FFd2-In
    SLICE_X9Y46.CLK      Tdick                 0.114   states/M_states_q_FSM_FFd2_1
                                                       states/M_states_q_FSM_FFd2_2
    -------------------------------------------------  ---------------------------
    Total                                     12.916ns (5.794ns logic, 7.122ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack:                  7.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               states/M_states_q_FSM_FFd2_1 (FF)
  Destination:          states/M_states_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.898ns (Levels of Logic = 6)
  Clock Path Skew:      -0.018ns (0.323 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: states/M_states_q_FSM_FFd2_1 to states/M_states_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y46.BQ       Tcko                  0.430   states/M_states_q_FSM_FFd2_1
                                                       states/M_states_q_FSM_FFd2_1
    SLICE_X14Y43.A2      net (fanout=17)       1.735   states/M_states_q_FSM_FFd2_1
    SLICE_X14Y43.A       Tilo                  0.235   states/M_my_get_winner_score_2[1]
                                                       states/Mmux_M_my_get_winner_score_1141
    SLICE_X16Y44.A1      net (fanout=15)       0.986   states/Mmux_M_my_get_winner_score_114
    SLICE_X16Y44.A       Tilo                  0.254   states/my_get_winner/M_myALU_a[2]
                                                       states/Mmux_M_my_get_winner_score_25
    SLICE_X13Y45.C5      net (fanout=3)        0.779   states/M_my_get_winner_score_2[4]
    SLICE_X13Y45.C       Tilo                  0.259   states/my_get_winner/M_myALU_b[0]
                                                       states/my_get_winner/Mmux_M_myALU_a5
    DSP48_X0Y11.B4       net (fanout=3)        1.028   states/my_get_winner/M_myALU_a[4]
    DSP48_X0Y11.M1       Tdspdo_B_M            3.894   states/my_get_winner/myALU/add/Mmult_n0024
                                                       states/my_get_winner/myALU/add/Mmult_n0024
    SLICE_X9Y47.C2       net (fanout=4)        1.204   states/n0024[1]
    SLICE_X9Y47.C        Tilo                  0.259   states/N86
                                                       states/M_states_q_FSM_FFd2-In10_SW0
    SLICE_X9Y46.B4       net (fanout=1)        0.741   states/N66
    SLICE_X9Y46.B        Tilo                  0.259   states/M_states_q_FSM_FFd2_1
                                                       states/M_states_q_FSM_FFd2-In10
    SLICE_X11Y46.BX      net (fanout=2)        0.721   states/M_states_q_FSM_FFd2-In
    SLICE_X11Y46.CLK     Tdick                 0.114   states/M_states_q_FSM_FFd4
                                                       states/M_states_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     12.898ns (5.704ns logic, 7.194ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------
Slack:                  7.063ns (requirement - (data path - clock path skew + uncertainty))
  Source:               states/M_states_q_FSM_FFd3_1 (FF)
  Destination:          states/M_states_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.884ns (Levels of Logic = 6)
  Clock Path Skew:      -0.018ns (0.323 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: states/M_states_q_FSM_FFd3_1 to states/M_states_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y46.BQ       Tcko                  0.525   states/M_states_q_FSM_FFd3_1
                                                       states/M_states_q_FSM_FFd3_1
    SLICE_X12Y41.C4      net (fanout=19)       1.541   states/M_states_q_FSM_FFd3_1
    SLICE_X12Y41.C       Tilo                  0.255   states/N30
                                                       states/Mmux_M_my_get_winner_score_34_SW0
    SLICE_X12Y41.B1      net (fanout=1)        0.832   states/N30
    SLICE_X12Y41.B       Tilo                  0.254   states/N30
                                                       states/Mmux_M_my_get_winner_score_34
    SLICE_X12Y42.B2      net (fanout=6)        0.922   states/M_my_get_winner_score_3[3]
    SLICE_X12Y42.B       Tilo                  0.254   states/my_get_winner/_n0141[3]
                                                       states/my_get_winner/Mmux_M_myALU_a4
    DSP48_X0Y11.B3       net (fanout=3)        1.109   states/my_get_winner/M_myALU_a[3]
    DSP48_X0Y11.M1       Tdspdo_B_M            3.894   states/my_get_winner/myALU/add/Mmult_n0024
                                                       states/my_get_winner/myALU/add/Mmult_n0024
    SLICE_X9Y47.C2       net (fanout=4)        1.204   states/n0024[1]
    SLICE_X9Y47.C        Tilo                  0.259   states/N86
                                                       states/M_states_q_FSM_FFd2-In10_SW0
    SLICE_X9Y46.B4       net (fanout=1)        0.741   states/N66
    SLICE_X9Y46.B        Tilo                  0.259   states/M_states_q_FSM_FFd2_1
                                                       states/M_states_q_FSM_FFd2-In10
    SLICE_X11Y46.BX      net (fanout=2)        0.721   states/M_states_q_FSM_FFd2-In
    SLICE_X11Y46.CLK     Tdick                 0.114   states/M_states_q_FSM_FFd4
                                                       states/M_states_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     12.884ns (5.814ns logic, 7.070ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack:                  7.080ns (requirement - (data path - clock path skew + uncertainty))
  Source:               states/M_states_q_FSM_FFd2_1 (FF)
  Destination:          states/M_states_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.867ns (Levels of Logic = 6)
  Clock Path Skew:      -0.018ns (0.323 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: states/M_states_q_FSM_FFd2_1 to states/M_states_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y46.BQ       Tcko                  0.430   states/M_states_q_FSM_FFd2_1
                                                       states/M_states_q_FSM_FFd2_1
    SLICE_X14Y43.A2      net (fanout=17)       1.735   states/M_states_q_FSM_FFd2_1
    SLICE_X14Y43.A       Tilo                  0.235   states/M_my_get_winner_score_2[1]
                                                       states/Mmux_M_my_get_winner_score_1141
    SLICE_X14Y41.B2      net (fanout=15)       1.068   states/Mmux_M_my_get_winner_score_114
    SLICE_X14Y41.B       Tilo                  0.235   states/N18
                                                       states/Mmux_M_my_get_winner_score_32
    SLICE_X14Y43.C2      net (fanout=5)        0.934   states/M_my_get_winner_score_3[1]
    SLICE_X14Y43.C       Tilo                  0.235   states/M_my_get_winner_score_2[1]
                                                       states/my_get_winner/Mmux_M_myALU_a2
    DSP48_X0Y11.B1       net (fanout=3)        0.803   states/my_get_winner/M_myALU_a[1]
    DSP48_X0Y11.M1       Tdspdo_B_M            3.894   states/my_get_winner/myALU/add/Mmult_n0024
                                                       states/my_get_winner/myALU/add/Mmult_n0024
    SLICE_X9Y47.C2       net (fanout=4)        1.204   states/n0024[1]
    SLICE_X9Y47.C        Tilo                  0.259   states/N86
                                                       states/M_states_q_FSM_FFd2-In10_SW0
    SLICE_X9Y46.B4       net (fanout=1)        0.741   states/N66
    SLICE_X9Y46.B        Tilo                  0.259   states/M_states_q_FSM_FFd2_1
                                                       states/M_states_q_FSM_FFd2-In10
    SLICE_X11Y46.BX      net (fanout=2)        0.721   states/M_states_q_FSM_FFd2-In
    SLICE_X11Y46.CLK     Tdick                 0.114   states/M_states_q_FSM_FFd4
                                                       states/M_states_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     12.867ns (5.661ns logic, 7.206ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------
Slack:                  7.089ns (requirement - (data path - clock path skew + uncertainty))
  Source:               states/M_states_q_FSM_FFd2_1 (FF)
  Destination:          states/M_states_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.858ns (Levels of Logic = 6)
  Clock Path Skew:      -0.018ns (0.323 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: states/M_states_q_FSM_FFd2_1 to states/M_states_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y46.BQ       Tcko                  0.430   states/M_states_q_FSM_FFd2_1
                                                       states/M_states_q_FSM_FFd2_1
    SLICE_X14Y43.A2      net (fanout=17)       1.735   states/M_states_q_FSM_FFd2_1
    SLICE_X14Y43.A       Tilo                  0.235   states/M_my_get_winner_score_2[1]
                                                       states/Mmux_M_my_get_winner_score_1141
    SLICE_X16Y44.B2      net (fanout=15)       0.793   states/Mmux_M_my_get_winner_score_114
    SLICE_X16Y44.B       Tilo                  0.254   states/my_get_winner/M_myALU_a[2]
                                                       states/Mmux_M_my_get_winner_score_23
    SLICE_X16Y44.D1      net (fanout=5)        0.613   states/M_my_get_winner_score_2[2]
    SLICE_X16Y44.D       Tilo                  0.254   states/my_get_winner/M_myALU_a[2]
                                                       states/my_get_winner/Mmux_M_myALU_a3
    DSP48_X0Y11.B2       net (fanout=3)        1.352   states/my_get_winner/M_myALU_a[2]
    DSP48_X0Y11.M1       Tdspdo_B_M            3.894   states/my_get_winner/myALU/add/Mmult_n0024
                                                       states/my_get_winner/myALU/add/Mmult_n0024
    SLICE_X9Y47.C2       net (fanout=4)        1.204   states/n0024[1]
    SLICE_X9Y47.C        Tilo                  0.259   states/N86
                                                       states/M_states_q_FSM_FFd2-In10_SW0
    SLICE_X9Y46.B4       net (fanout=1)        0.741   states/N66
    SLICE_X9Y46.B        Tilo                  0.259   states/M_states_q_FSM_FFd2_1
                                                       states/M_states_q_FSM_FFd2-In10
    SLICE_X11Y46.BX      net (fanout=2)        0.721   states/M_states_q_FSM_FFd2-In
    SLICE_X11Y46.CLK     Tdick                 0.114   states/M_states_q_FSM_FFd4
                                                       states/M_states_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     12.858ns (5.699ns logic, 7.159ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack:                  7.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               states/M_states_q_FSM_FFd3_1 (FF)
  Destination:          states/M_states_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.852ns (Levels of Logic = 6)
  Clock Path Skew:      -0.018ns (0.323 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: states/M_states_q_FSM_FFd3_1 to states/M_states_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y46.BQ       Tcko                  0.525   states/M_states_q_FSM_FFd3_1
                                                       states/M_states_q_FSM_FFd3_1
    SLICE_X15Y41.D4      net (fanout=19)       1.579   states/M_states_q_FSM_FFd3_1
    SLICE_X15Y41.D       Tilo                  0.259   states/_n0661<3>2
                                                       states/_n0661<3>21
    SLICE_X13Y44.A2      net (fanout=11)       1.189   states/_n0661<3>2
    SLICE_X13Y44.A       Tilo                  0.259   states/_n0661<3>21
                                                       states/Mmux_M_my_get_winner_score_35
    SLICE_X13Y45.C3      net (fanout=5)        0.562   states/M_my_get_winner_score_3[4]
    SLICE_X13Y45.C       Tilo                  0.259   states/my_get_winner/M_myALU_b[0]
                                                       states/my_get_winner/Mmux_M_myALU_a5
    DSP48_X0Y11.B4       net (fanout=3)        1.028   states/my_get_winner/M_myALU_a[4]
    DSP48_X0Y11.M1       Tdspdo_B_M            3.894   states/my_get_winner/myALU/add/Mmult_n0024
                                                       states/my_get_winner/myALU/add/Mmult_n0024
    SLICE_X9Y47.C2       net (fanout=4)        1.204   states/n0024[1]
    SLICE_X9Y47.C        Tilo                  0.259   states/N86
                                                       states/M_states_q_FSM_FFd2-In10_SW0
    SLICE_X9Y46.B4       net (fanout=1)        0.741   states/N66
    SLICE_X9Y46.B        Tilo                  0.259   states/M_states_q_FSM_FFd2_1
                                                       states/M_states_q_FSM_FFd2-In10
    SLICE_X11Y46.BX      net (fanout=2)        0.721   states/M_states_q_FSM_FFd2-In
    SLICE_X11Y46.CLK     Tdick                 0.114   states/M_states_q_FSM_FFd4
                                                       states/M_states_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     12.852ns (5.828ns logic, 7.024ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------
Slack:                  7.108ns (requirement - (data path - clock path skew + uncertainty))
  Source:               states/M_states_q_FSM_FFd2_1 (FF)
  Destination:          states/M_states_q_FSM_FFd2_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.857ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: states/M_states_q_FSM_FFd2_1 to states/M_states_q_FSM_FFd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y46.BQ       Tcko                  0.430   states/M_states_q_FSM_FFd2_1
                                                       states/M_states_q_FSM_FFd2_1
    SLICE_X14Y43.A2      net (fanout=17)       1.735   states/M_states_q_FSM_FFd2_1
    SLICE_X14Y43.A       Tilo                  0.235   states/M_my_get_winner_score_2[1]
                                                       states/Mmux_M_my_get_winner_score_1141
    SLICE_X16Y44.A1      net (fanout=15)       0.986   states/Mmux_M_my_get_winner_score_114
    SLICE_X16Y44.A       Tilo                  0.254   states/my_get_winner/M_myALU_a[2]
                                                       states/Mmux_M_my_get_winner_score_25
    SLICE_X13Y45.C5      net (fanout=3)        0.779   states/M_my_get_winner_score_2[4]
    SLICE_X13Y45.C       Tilo                  0.259   states/my_get_winner/M_myALU_b[0]
                                                       states/my_get_winner/Mmux_M_myALU_a5
    DSP48_X0Y11.B4       net (fanout=3)        1.028   states/my_get_winner/M_myALU_a[4]
    DSP48_X0Y11.M1       Tdspdo_B_M            3.894   states/my_get_winner/myALU/add/Mmult_n0024
                                                       states/my_get_winner/myALU/add/Mmult_n0024
    SLICE_X9Y47.C2       net (fanout=4)        1.204   states/n0024[1]
    SLICE_X9Y47.C        Tilo                  0.259   states/N86
                                                       states/M_states_q_FSM_FFd2-In10_SW0
    SLICE_X9Y46.B4       net (fanout=1)        0.741   states/N66
    SLICE_X9Y46.B        Tilo                  0.259   states/M_states_q_FSM_FFd2_1
                                                       states/M_states_q_FSM_FFd2-In10
    SLICE_X9Y46.AX       net (fanout=2)        0.680   states/M_states_q_FSM_FFd2-In
    SLICE_X9Y46.CLK      Tdick                 0.114   states/M_states_q_FSM_FFd2_1
                                                       states/M_states_q_FSM_FFd2_2
    -------------------------------------------------  ---------------------------
    Total                                     12.857ns (5.704ns logic, 7.153ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------
Slack:                  7.111ns (requirement - (data path - clock path skew + uncertainty))
  Source:               states/M_states_q_FSM_FFd3_1 (FF)
  Destination:          states/M_states_q_FSM_FFd2_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.843ns (Levels of Logic = 6)
  Clock Path Skew:      -0.011ns (0.195 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: states/M_states_q_FSM_FFd3_1 to states/M_states_q_FSM_FFd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y46.BQ       Tcko                  0.525   states/M_states_q_FSM_FFd3_1
                                                       states/M_states_q_FSM_FFd3_1
    SLICE_X12Y41.C4      net (fanout=19)       1.541   states/M_states_q_FSM_FFd3_1
    SLICE_X12Y41.C       Tilo                  0.255   states/N30
                                                       states/Mmux_M_my_get_winner_score_34_SW0
    SLICE_X12Y41.B1      net (fanout=1)        0.832   states/N30
    SLICE_X12Y41.B       Tilo                  0.254   states/N30
                                                       states/Mmux_M_my_get_winner_score_34
    SLICE_X12Y42.B2      net (fanout=6)        0.922   states/M_my_get_winner_score_3[3]
    SLICE_X12Y42.B       Tilo                  0.254   states/my_get_winner/_n0141[3]
                                                       states/my_get_winner/Mmux_M_myALU_a4
    DSP48_X0Y11.B3       net (fanout=3)        1.109   states/my_get_winner/M_myALU_a[3]
    DSP48_X0Y11.M1       Tdspdo_B_M            3.894   states/my_get_winner/myALU/add/Mmult_n0024
                                                       states/my_get_winner/myALU/add/Mmult_n0024
    SLICE_X9Y47.C2       net (fanout=4)        1.204   states/n0024[1]
    SLICE_X9Y47.C        Tilo                  0.259   states/N86
                                                       states/M_states_q_FSM_FFd2-In10_SW0
    SLICE_X9Y46.B4       net (fanout=1)        0.741   states/N66
    SLICE_X9Y46.B        Tilo                  0.259   states/M_states_q_FSM_FFd2_1
                                                       states/M_states_q_FSM_FFd2-In10
    SLICE_X9Y46.AX       net (fanout=2)        0.680   states/M_states_q_FSM_FFd2-In
    SLICE_X9Y46.CLK      Tdick                 0.114   states/M_states_q_FSM_FFd2_1
                                                       states/M_states_q_FSM_FFd2_2
    -------------------------------------------------  ---------------------------
    Total                                     12.843ns (5.814ns logic, 7.029ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------
Slack:                  7.114ns (requirement - (data path - clock path skew + uncertainty))
  Source:               states/M_states_q_FSM_FFd3_1 (FF)
  Destination:          states/M_states_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.833ns (Levels of Logic = 6)
  Clock Path Skew:      -0.018ns (0.323 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: states/M_states_q_FSM_FFd3_1 to states/M_states_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y46.BQ       Tcko                  0.525   states/M_states_q_FSM_FFd3_1
                                                       states/M_states_q_FSM_FFd3_1
    SLICE_X14Y43.A4      net (fanout=19)       1.474   states/M_states_q_FSM_FFd3_1
    SLICE_X14Y43.A       Tilo                  0.235   states/M_my_get_winner_score_2[1]
                                                       states/Mmux_M_my_get_winner_score_1141
    SLICE_X13Y46.D3      net (fanout=15)       0.894   states/Mmux_M_my_get_winner_score_114
    SLICE_X13Y46.D       Tilo                  0.259   states/M_states_q_FSM_FFd1_2
                                                       states/Mmux_M_my_get_winner_score_13
    SLICE_X16Y44.D6      net (fanout=5)        0.648   states/M_my_get_winner_score_1[2]
    SLICE_X16Y44.D       Tilo                  0.254   states/my_get_winner/M_myALU_a[2]
                                                       states/my_get_winner/Mmux_M_myALU_a3
    DSP48_X0Y11.B2       net (fanout=3)        1.352   states/my_get_winner/M_myALU_a[2]
    DSP48_X0Y11.M1       Tdspdo_B_M            3.894   states/my_get_winner/myALU/add/Mmult_n0024
                                                       states/my_get_winner/myALU/add/Mmult_n0024
    SLICE_X9Y47.C2       net (fanout=4)        1.204   states/n0024[1]
    SLICE_X9Y47.C        Tilo                  0.259   states/N86
                                                       states/M_states_q_FSM_FFd2-In10_SW0
    SLICE_X9Y46.B4       net (fanout=1)        0.741   states/N66
    SLICE_X9Y46.B        Tilo                  0.259   states/M_states_q_FSM_FFd2_1
                                                       states/M_states_q_FSM_FFd2-In10
    SLICE_X11Y46.BX      net (fanout=2)        0.721   states/M_states_q_FSM_FFd2-In
    SLICE_X11Y46.CLK     Tdick                 0.114   states/M_states_q_FSM_FFd4
                                                       states/M_states_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     12.833ns (5.799ns logic, 7.034ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack:                  7.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               states/M_states_q_FSM_FFd3_1 (FF)
  Destination:          states/M_states_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.810ns (Levels of Logic = 6)
  Clock Path Skew:      -0.018ns (0.323 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: states/M_states_q_FSM_FFd3_1 to states/M_states_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y46.BQ       Tcko                  0.525   states/M_states_q_FSM_FFd3_1
                                                       states/M_states_q_FSM_FFd3_1
    SLICE_X15Y41.D4      net (fanout=19)       1.579   states/M_states_q_FSM_FFd3_1
    SLICE_X15Y41.D       Tilo                  0.259   states/_n0661<3>2
                                                       states/_n0661<3>21
    SLICE_X19Y44.B3      net (fanout=11)       0.859   states/_n0661<3>2
    SLICE_X19Y44.B       Tilo                  0.259   states/my_get_winner/_n0141[2]
                                                       states/Mmux_M_my_get_winner_score_33
    SLICE_X16Y44.D4      net (fanout=5)        0.531   states/M_my_get_winner_score_3[2]
    SLICE_X16Y44.D       Tilo                  0.254   states/my_get_winner/M_myALU_a[2]
                                                       states/my_get_winner/Mmux_M_myALU_a3
    DSP48_X0Y11.B2       net (fanout=3)        1.352   states/my_get_winner/M_myALU_a[2]
    DSP48_X0Y11.M1       Tdspdo_B_M            3.894   states/my_get_winner/myALU/add/Mmult_n0024
                                                       states/my_get_winner/myALU/add/Mmult_n0024
    SLICE_X9Y47.C2       net (fanout=4)        1.204   states/n0024[1]
    SLICE_X9Y47.C        Tilo                  0.259   states/N86
                                                       states/M_states_q_FSM_FFd2-In10_SW0
    SLICE_X9Y46.B4       net (fanout=1)        0.741   states/N66
    SLICE_X9Y46.B        Tilo                  0.259   states/M_states_q_FSM_FFd2_1
                                                       states/M_states_q_FSM_FFd2-In10
    SLICE_X11Y46.BX      net (fanout=2)        0.721   states/M_states_q_FSM_FFd2-In
    SLICE_X11Y46.CLK     Tdick                 0.114   states/M_states_q_FSM_FFd4
                                                       states/M_states_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     12.810ns (5.823ns logic, 6.987ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack:                  7.139ns (requirement - (data path - clock path skew + uncertainty))
  Source:               states/M_states_q_FSM_FFd2_1 (FF)
  Destination:          states/M_states_q_FSM_FFd2_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.826ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: states/M_states_q_FSM_FFd2_1 to states/M_states_q_FSM_FFd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y46.BQ       Tcko                  0.430   states/M_states_q_FSM_FFd2_1
                                                       states/M_states_q_FSM_FFd2_1
    SLICE_X14Y43.A2      net (fanout=17)       1.735   states/M_states_q_FSM_FFd2_1
    SLICE_X14Y43.A       Tilo                  0.235   states/M_my_get_winner_score_2[1]
                                                       states/Mmux_M_my_get_winner_score_1141
    SLICE_X14Y41.B2      net (fanout=15)       1.068   states/Mmux_M_my_get_winner_score_114
    SLICE_X14Y41.B       Tilo                  0.235   states/N18
                                                       states/Mmux_M_my_get_winner_score_32
    SLICE_X14Y43.C2      net (fanout=5)        0.934   states/M_my_get_winner_score_3[1]
    SLICE_X14Y43.C       Tilo                  0.235   states/M_my_get_winner_score_2[1]
                                                       states/my_get_winner/Mmux_M_myALU_a2
    DSP48_X0Y11.B1       net (fanout=3)        0.803   states/my_get_winner/M_myALU_a[1]
    DSP48_X0Y11.M1       Tdspdo_B_M            3.894   states/my_get_winner/myALU/add/Mmult_n0024
                                                       states/my_get_winner/myALU/add/Mmult_n0024
    SLICE_X9Y47.C2       net (fanout=4)        1.204   states/n0024[1]
    SLICE_X9Y47.C        Tilo                  0.259   states/N86
                                                       states/M_states_q_FSM_FFd2-In10_SW0
    SLICE_X9Y46.B4       net (fanout=1)        0.741   states/N66
    SLICE_X9Y46.B        Tilo                  0.259   states/M_states_q_FSM_FFd2_1
                                                       states/M_states_q_FSM_FFd2-In10
    SLICE_X9Y46.AX       net (fanout=2)        0.680   states/M_states_q_FSM_FFd2-In
    SLICE_X9Y46.CLK      Tdick                 0.114   states/M_states_q_FSM_FFd2_1
                                                       states/M_states_q_FSM_FFd2_2
    -------------------------------------------------  ---------------------------
    Total                                     12.826ns (5.661ns logic, 7.165ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack:                  7.143ns (requirement - (data path - clock path skew + uncertainty))
  Source:               states/M_states_q_FSM_FFd3_1 (FF)
  Destination:          states/M_states_q_FSM_FFd2_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.811ns (Levels of Logic = 6)
  Clock Path Skew:      -0.011ns (0.195 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: states/M_states_q_FSM_FFd3_1 to states/M_states_q_FSM_FFd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y46.BQ       Tcko                  0.525   states/M_states_q_FSM_FFd3_1
                                                       states/M_states_q_FSM_FFd3_1
    SLICE_X15Y41.D4      net (fanout=19)       1.579   states/M_states_q_FSM_FFd3_1
    SLICE_X15Y41.D       Tilo                  0.259   states/_n0661<3>2
                                                       states/_n0661<3>21
    SLICE_X13Y44.A2      net (fanout=11)       1.189   states/_n0661<3>2
    SLICE_X13Y44.A       Tilo                  0.259   states/_n0661<3>21
                                                       states/Mmux_M_my_get_winner_score_35
    SLICE_X13Y45.C3      net (fanout=5)        0.562   states/M_my_get_winner_score_3[4]
    SLICE_X13Y45.C       Tilo                  0.259   states/my_get_winner/M_myALU_b[0]
                                                       states/my_get_winner/Mmux_M_myALU_a5
    DSP48_X0Y11.B4       net (fanout=3)        1.028   states/my_get_winner/M_myALU_a[4]
    DSP48_X0Y11.M1       Tdspdo_B_M            3.894   states/my_get_winner/myALU/add/Mmult_n0024
                                                       states/my_get_winner/myALU/add/Mmult_n0024
    SLICE_X9Y47.C2       net (fanout=4)        1.204   states/n0024[1]
    SLICE_X9Y47.C        Tilo                  0.259   states/N86
                                                       states/M_states_q_FSM_FFd2-In10_SW0
    SLICE_X9Y46.B4       net (fanout=1)        0.741   states/N66
    SLICE_X9Y46.B        Tilo                  0.259   states/M_states_q_FSM_FFd2_1
                                                       states/M_states_q_FSM_FFd2-In10
    SLICE_X9Y46.AX       net (fanout=2)        0.680   states/M_states_q_FSM_FFd2-In
    SLICE_X9Y46.CLK      Tdick                 0.114   states/M_states_q_FSM_FFd2_1
                                                       states/M_states_q_FSM_FFd2_2
    -------------------------------------------------  ---------------------------
    Total                                     12.811ns (5.828ns logic, 6.983ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack:                  7.144ns (requirement - (data path - clock path skew + uncertainty))
  Source:               states/M_states_q_FSM_FFd3_1 (FF)
  Destination:          states/M_states_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.803ns (Levels of Logic = 6)
  Clock Path Skew:      -0.018ns (0.323 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: states/M_states_q_FSM_FFd3_1 to states/M_states_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y46.BQ       Tcko                  0.525   states/M_states_q_FSM_FFd3_1
                                                       states/M_states_q_FSM_FFd3_1
    SLICE_X15Y41.C4      net (fanout=19)       1.609   states/M_states_q_FSM_FFd3_1
    SLICE_X15Y41.C       Tilo                  0.259   states/_n0661<3>2
                                                       states/Mmux_M_my_get_winner_score_31_SW0
    SLICE_X15Y41.B1      net (fanout=1)        0.705   states/N14
    SLICE_X15Y41.B       Tilo                  0.259   states/_n0661<3>2
                                                       states/Mmux_M_my_get_winner_score_31
    SLICE_X14Y42.C2      net (fanout=5)        1.079   states/M_my_get_winner_score_3[0]
    SLICE_X14Y42.C       Tilo                  0.235   states/my_get_winner/M_states_q_FSM_FFd1-In6
                                                       states/my_get_winner/Mmux_M_myALU_a1
    DSP48_X0Y11.B0       net (fanout=2)        0.940   states/my_get_winner/M_myALU_a[0]
    DSP48_X0Y11.M1       Tdspdo_B_M            3.894   states/my_get_winner/myALU/add/Mmult_n0024
                                                       states/my_get_winner/myALU/add/Mmult_n0024
    SLICE_X9Y47.C2       net (fanout=4)        1.204   states/n0024[1]
    SLICE_X9Y47.C        Tilo                  0.259   states/N86
                                                       states/M_states_q_FSM_FFd2-In10_SW0
    SLICE_X9Y46.B4       net (fanout=1)        0.741   states/N66
    SLICE_X9Y46.B        Tilo                  0.259   states/M_states_q_FSM_FFd2_1
                                                       states/M_states_q_FSM_FFd2-In10
    SLICE_X11Y46.BX      net (fanout=2)        0.721   states/M_states_q_FSM_FFd2-In
    SLICE_X11Y46.CLK     Tdick                 0.114   states/M_states_q_FSM_FFd4
                                                       states/M_states_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     12.803ns (5.804ns logic, 6.999ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------
Slack:                  7.148ns (requirement - (data path - clock path skew + uncertainty))
  Source:               states/M_states_q_FSM_FFd2_1 (FF)
  Destination:          states/M_states_q_FSM_FFd2_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.817ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: states/M_states_q_FSM_FFd2_1 to states/M_states_q_FSM_FFd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y46.BQ       Tcko                  0.430   states/M_states_q_FSM_FFd2_1
                                                       states/M_states_q_FSM_FFd2_1
    SLICE_X14Y43.A2      net (fanout=17)       1.735   states/M_states_q_FSM_FFd2_1
    SLICE_X14Y43.A       Tilo                  0.235   states/M_my_get_winner_score_2[1]
                                                       states/Mmux_M_my_get_winner_score_1141
    SLICE_X16Y44.B2      net (fanout=15)       0.793   states/Mmux_M_my_get_winner_score_114
    SLICE_X16Y44.B       Tilo                  0.254   states/my_get_winner/M_myALU_a[2]
                                                       states/Mmux_M_my_get_winner_score_23
    SLICE_X16Y44.D1      net (fanout=5)        0.613   states/M_my_get_winner_score_2[2]
    SLICE_X16Y44.D       Tilo                  0.254   states/my_get_winner/M_myALU_a[2]
                                                       states/my_get_winner/Mmux_M_myALU_a3
    DSP48_X0Y11.B2       net (fanout=3)        1.352   states/my_get_winner/M_myALU_a[2]
    DSP48_X0Y11.M1       Tdspdo_B_M            3.894   states/my_get_winner/myALU/add/Mmult_n0024
                                                       states/my_get_winner/myALU/add/Mmult_n0024
    SLICE_X9Y47.C2       net (fanout=4)        1.204   states/n0024[1]
    SLICE_X9Y47.C        Tilo                  0.259   states/N86
                                                       states/M_states_q_FSM_FFd2-In10_SW0
    SLICE_X9Y46.B4       net (fanout=1)        0.741   states/N66
    SLICE_X9Y46.B        Tilo                  0.259   states/M_states_q_FSM_FFd2_1
                                                       states/M_states_q_FSM_FFd2-In10
    SLICE_X9Y46.AX       net (fanout=2)        0.680   states/M_states_q_FSM_FFd2-In
    SLICE_X9Y46.CLK      Tdick                 0.114   states/M_states_q_FSM_FFd2_1
                                                       states/M_states_q_FSM_FFd2_2
    -------------------------------------------------  ---------------------------
    Total                                     12.817ns (5.699ns logic, 7.118ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack:                  7.162ns (requirement - (data path - clock path skew + uncertainty))
  Source:               states/M_states_q_FSM_FFd3_1 (FF)
  Destination:          states/M_states_q_FSM_FFd2_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.792ns (Levels of Logic = 6)
  Clock Path Skew:      -0.011ns (0.195 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: states/M_states_q_FSM_FFd3_1 to states/M_states_q_FSM_FFd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y46.BQ       Tcko                  0.525   states/M_states_q_FSM_FFd3_1
                                                       states/M_states_q_FSM_FFd3_1
    SLICE_X14Y43.A4      net (fanout=19)       1.474   states/M_states_q_FSM_FFd3_1
    SLICE_X14Y43.A       Tilo                  0.235   states/M_my_get_winner_score_2[1]
                                                       states/Mmux_M_my_get_winner_score_1141
    SLICE_X13Y46.D3      net (fanout=15)       0.894   states/Mmux_M_my_get_winner_score_114
    SLICE_X13Y46.D       Tilo                  0.259   states/M_states_q_FSM_FFd1_2
                                                       states/Mmux_M_my_get_winner_score_13
    SLICE_X16Y44.D6      net (fanout=5)        0.648   states/M_my_get_winner_score_1[2]
    SLICE_X16Y44.D       Tilo                  0.254   states/my_get_winner/M_myALU_a[2]
                                                       states/my_get_winner/Mmux_M_myALU_a3
    DSP48_X0Y11.B2       net (fanout=3)        1.352   states/my_get_winner/M_myALU_a[2]
    DSP48_X0Y11.M1       Tdspdo_B_M            3.894   states/my_get_winner/myALU/add/Mmult_n0024
                                                       states/my_get_winner/myALU/add/Mmult_n0024
    SLICE_X9Y47.C2       net (fanout=4)        1.204   states/n0024[1]
    SLICE_X9Y47.C        Tilo                  0.259   states/N86
                                                       states/M_states_q_FSM_FFd2-In10_SW0
    SLICE_X9Y46.B4       net (fanout=1)        0.741   states/N66
    SLICE_X9Y46.B        Tilo                  0.259   states/M_states_q_FSM_FFd2_1
                                                       states/M_states_q_FSM_FFd2-In10
    SLICE_X9Y46.AX       net (fanout=2)        0.680   states/M_states_q_FSM_FFd2-In
    SLICE_X9Y46.CLK      Tdick                 0.114   states/M_states_q_FSM_FFd2_1
                                                       states/M_states_q_FSM_FFd2_2
    -------------------------------------------------  ---------------------------
    Total                                     12.792ns (5.799ns logic, 6.993ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------
Slack:                  7.174ns (requirement - (data path - clock path skew + uncertainty))
  Source:               states/M_states_q_FSM_FFd2_1 (FF)
  Destination:          states/M_states_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.773ns (Levels of Logic = 6)
  Clock Path Skew:      -0.018ns (0.323 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: states/M_states_q_FSM_FFd2_1 to states/M_states_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y46.BQ       Tcko                  0.430   states/M_states_q_FSM_FFd2_1
                                                       states/M_states_q_FSM_FFd2_1
    SLICE_X14Y43.A2      net (fanout=17)       1.735   states/M_states_q_FSM_FFd2_1
    SLICE_X14Y43.A       Tilo                  0.235   states/M_my_get_winner_score_2[1]
                                                       states/Mmux_M_my_get_winner_score_1141
    SLICE_X15Y41.B6      net (fanout=15)       0.668   states/Mmux_M_my_get_winner_score_114
    SLICE_X15Y41.B       Tilo                  0.259   states/_n0661<3>2
                                                       states/Mmux_M_my_get_winner_score_31
    SLICE_X14Y42.C2      net (fanout=5)        1.079   states/M_my_get_winner_score_3[0]
    SLICE_X14Y42.C       Tilo                  0.235   states/my_get_winner/M_states_q_FSM_FFd1-In6
                                                       states/my_get_winner/Mmux_M_myALU_a1
    DSP48_X0Y11.B0       net (fanout=2)        0.940   states/my_get_winner/M_myALU_a[0]
    DSP48_X0Y11.M1       Tdspdo_B_M            3.894   states/my_get_winner/myALU/add/Mmult_n0024
                                                       states/my_get_winner/myALU/add/Mmult_n0024
    SLICE_X9Y47.C2       net (fanout=4)        1.204   states/n0024[1]
    SLICE_X9Y47.C        Tilo                  0.259   states/N86
                                                       states/M_states_q_FSM_FFd2-In10_SW0
    SLICE_X9Y46.B4       net (fanout=1)        0.741   states/N66
    SLICE_X9Y46.B        Tilo                  0.259   states/M_states_q_FSM_FFd2_1
                                                       states/M_states_q_FSM_FFd2-In10
    SLICE_X11Y46.BX      net (fanout=2)        0.721   states/M_states_q_FSM_FFd2-In
    SLICE_X11Y46.CLK     Tdick                 0.114   states/M_states_q_FSM_FFd4
                                                       states/M_states_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     12.773ns (5.685ns logic, 7.088ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack:                  7.185ns (requirement - (data path - clock path skew + uncertainty))
  Source:               states/M_states_q_FSM_FFd3_1 (FF)
  Destination:          states/M_states_q_FSM_FFd2_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.769ns (Levels of Logic = 6)
  Clock Path Skew:      -0.011ns (0.195 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: states/M_states_q_FSM_FFd3_1 to states/M_states_q_FSM_FFd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y46.BQ       Tcko                  0.525   states/M_states_q_FSM_FFd3_1
                                                       states/M_states_q_FSM_FFd3_1
    SLICE_X15Y41.D4      net (fanout=19)       1.579   states/M_states_q_FSM_FFd3_1
    SLICE_X15Y41.D       Tilo                  0.259   states/_n0661<3>2
                                                       states/_n0661<3>21
    SLICE_X19Y44.B3      net (fanout=11)       0.859   states/_n0661<3>2
    SLICE_X19Y44.B       Tilo                  0.259   states/my_get_winner/_n0141[2]
                                                       states/Mmux_M_my_get_winner_score_33
    SLICE_X16Y44.D4      net (fanout=5)        0.531   states/M_my_get_winner_score_3[2]
    SLICE_X16Y44.D       Tilo                  0.254   states/my_get_winner/M_myALU_a[2]
                                                       states/my_get_winner/Mmux_M_myALU_a3
    DSP48_X0Y11.B2       net (fanout=3)        1.352   states/my_get_winner/M_myALU_a[2]
    DSP48_X0Y11.M1       Tdspdo_B_M            3.894   states/my_get_winner/myALU/add/Mmult_n0024
                                                       states/my_get_winner/myALU/add/Mmult_n0024
    SLICE_X9Y47.C2       net (fanout=4)        1.204   states/n0024[1]
    SLICE_X9Y47.C        Tilo                  0.259   states/N86
                                                       states/M_states_q_FSM_FFd2-In10_SW0
    SLICE_X9Y46.B4       net (fanout=1)        0.741   states/N66
    SLICE_X9Y46.B        Tilo                  0.259   states/M_states_q_FSM_FFd2_1
                                                       states/M_states_q_FSM_FFd2-In10
    SLICE_X9Y46.AX       net (fanout=2)        0.680   states/M_states_q_FSM_FFd2-In
    SLICE_X9Y46.CLK      Tdick                 0.114   states/M_states_q_FSM_FFd2_1
                                                       states/M_states_q_FSM_FFd2_2
    -------------------------------------------------  ---------------------------
    Total                                     12.769ns (5.823ns logic, 6.946ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack:                  7.192ns (requirement - (data path - clock path skew + uncertainty))
  Source:               states/M_states_q_FSM_FFd3_1 (FF)
  Destination:          states/M_states_q_FSM_FFd2_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.762ns (Levels of Logic = 6)
  Clock Path Skew:      -0.011ns (0.195 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: states/M_states_q_FSM_FFd3_1 to states/M_states_q_FSM_FFd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y46.BQ       Tcko                  0.525   states/M_states_q_FSM_FFd3_1
                                                       states/M_states_q_FSM_FFd3_1
    SLICE_X15Y41.C4      net (fanout=19)       1.609   states/M_states_q_FSM_FFd3_1
    SLICE_X15Y41.C       Tilo                  0.259   states/_n0661<3>2
                                                       states/Mmux_M_my_get_winner_score_31_SW0
    SLICE_X15Y41.B1      net (fanout=1)        0.705   states/N14
    SLICE_X15Y41.B       Tilo                  0.259   states/_n0661<3>2
                                                       states/Mmux_M_my_get_winner_score_31
    SLICE_X14Y42.C2      net (fanout=5)        1.079   states/M_my_get_winner_score_3[0]
    SLICE_X14Y42.C       Tilo                  0.235   states/my_get_winner/M_states_q_FSM_FFd1-In6
                                                       states/my_get_winner/Mmux_M_myALU_a1
    DSP48_X0Y11.B0       net (fanout=2)        0.940   states/my_get_winner/M_myALU_a[0]
    DSP48_X0Y11.M1       Tdspdo_B_M            3.894   states/my_get_winner/myALU/add/Mmult_n0024
                                                       states/my_get_winner/myALU/add/Mmult_n0024
    SLICE_X9Y47.C2       net (fanout=4)        1.204   states/n0024[1]
    SLICE_X9Y47.C        Tilo                  0.259   states/N86
                                                       states/M_states_q_FSM_FFd2-In10_SW0
    SLICE_X9Y46.B4       net (fanout=1)        0.741   states/N66
    SLICE_X9Y46.B        Tilo                  0.259   states/M_states_q_FSM_FFd2_1
                                                       states/M_states_q_FSM_FFd2-In10
    SLICE_X9Y46.AX       net (fanout=2)        0.680   states/M_states_q_FSM_FFd2-In
    SLICE_X9Y46.CLK      Tdick                 0.114   states/M_states_q_FSM_FFd2_1
                                                       states/M_states_q_FSM_FFd2_2
    -------------------------------------------------  ---------------------------
    Total                                     12.762ns (5.804ns logic, 6.958ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack:                  7.193ns (requirement - (data path - clock path skew + uncertainty))
  Source:               states/M_states_q_FSM_FFd2_1 (FF)
  Destination:          states/M_states_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.754ns (Levels of Logic = 6)
  Clock Path Skew:      -0.018ns (0.323 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: states/M_states_q_FSM_FFd2_1 to states/M_states_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y46.BQ       Tcko                  0.430   states/M_states_q_FSM_FFd2_1
                                                       states/M_states_q_FSM_FFd2_1
    SLICE_X14Y43.A2      net (fanout=17)       1.735   states/M_states_q_FSM_FFd2_1
    SLICE_X14Y43.A       Tilo                  0.235   states/M_my_get_winner_score_2[1]
                                                       states/Mmux_M_my_get_winner_score_1141
    SLICE_X19Y44.B6      net (fanout=15)       0.766   states/Mmux_M_my_get_winner_score_114
    SLICE_X19Y44.B       Tilo                  0.259   states/my_get_winner/_n0141[2]
                                                       states/Mmux_M_my_get_winner_score_33
    SLICE_X16Y44.D4      net (fanout=5)        0.531   states/M_my_get_winner_score_3[2]
    SLICE_X16Y44.D       Tilo                  0.254   states/my_get_winner/M_myALU_a[2]
                                                       states/my_get_winner/Mmux_M_myALU_a3
    DSP48_X0Y11.B2       net (fanout=3)        1.352   states/my_get_winner/M_myALU_a[2]
    DSP48_X0Y11.M1       Tdspdo_B_M            3.894   states/my_get_winner/myALU/add/Mmult_n0024
                                                       states/my_get_winner/myALU/add/Mmult_n0024
    SLICE_X9Y47.C2       net (fanout=4)        1.204   states/n0024[1]
    SLICE_X9Y47.C        Tilo                  0.259   states/N86
                                                       states/M_states_q_FSM_FFd2-In10_SW0
    SLICE_X9Y46.B4       net (fanout=1)        0.741   states/N66
    SLICE_X9Y46.B        Tilo                  0.259   states/M_states_q_FSM_FFd2_1
                                                       states/M_states_q_FSM_FFd2-In10
    SLICE_X11Y46.BX      net (fanout=2)        0.721   states/M_states_q_FSM_FFd2-In
    SLICE_X11Y46.CLK     Tdick                 0.114   states/M_states_q_FSM_FFd4
                                                       states/M_states_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     12.754ns (5.704ns logic, 7.050ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack:                  7.215ns (requirement - (data path - clock path skew + uncertainty))
  Source:               states/M_states_q_FSM_FFd3_1 (FF)
  Destination:          states/M_states_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.732ns (Levels of Logic = 6)
  Clock Path Skew:      -0.018ns (0.323 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: states/M_states_q_FSM_FFd3_1 to states/M_states_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y46.BQ       Tcko                  0.525   states/M_states_q_FSM_FFd3_1
                                                       states/M_states_q_FSM_FFd3_1
    SLICE_X14Y43.A4      net (fanout=19)       1.474   states/M_states_q_FSM_FFd3_1
    SLICE_X14Y43.A       Tilo                  0.235   states/M_my_get_winner_score_2[1]
                                                       states/Mmux_M_my_get_winner_score_1141
    SLICE_X16Y44.A1      net (fanout=15)       0.986   states/Mmux_M_my_get_winner_score_114
    SLICE_X16Y44.A       Tilo                  0.254   states/my_get_winner/M_myALU_a[2]
                                                       states/Mmux_M_my_get_winner_score_25
    SLICE_X13Y45.C5      net (fanout=3)        0.779   states/M_my_get_winner_score_2[4]
    SLICE_X13Y45.C       Tilo                  0.259   states/my_get_winner/M_myALU_b[0]
                                                       states/my_get_winner/Mmux_M_myALU_a5
    DSP48_X0Y11.B4       net (fanout=3)        1.028   states/my_get_winner/M_myALU_a[4]
    DSP48_X0Y11.M1       Tdspdo_B_M            3.894   states/my_get_winner/myALU/add/Mmult_n0024
                                                       states/my_get_winner/myALU/add/Mmult_n0024
    SLICE_X9Y47.C2       net (fanout=4)        1.204   states/n0024[1]
    SLICE_X9Y47.C        Tilo                  0.259   states/N86
                                                       states/M_states_q_FSM_FFd2-In10_SW0
    SLICE_X9Y46.B4       net (fanout=1)        0.741   states/N66
    SLICE_X9Y46.B        Tilo                  0.259   states/M_states_q_FSM_FFd2_1
                                                       states/M_states_q_FSM_FFd2-In10
    SLICE_X11Y46.BX      net (fanout=2)        0.721   states/M_states_q_FSM_FFd2-In
    SLICE_X11Y46.CLK     Tdick                 0.114   states/M_states_q_FSM_FFd4
                                                       states/M_states_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     12.732ns (5.799ns logic, 6.933ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack:                  7.233ns (requirement - (data path - clock path skew + uncertainty))
  Source:               states/M_states_q_FSM_FFd2_1 (FF)
  Destination:          states/M_states_q_FSM_FFd2_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.732ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: states/M_states_q_FSM_FFd2_1 to states/M_states_q_FSM_FFd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y46.BQ       Tcko                  0.430   states/M_states_q_FSM_FFd2_1
                                                       states/M_states_q_FSM_FFd2_1
    SLICE_X14Y43.A2      net (fanout=17)       1.735   states/M_states_q_FSM_FFd2_1
    SLICE_X14Y43.A       Tilo                  0.235   states/M_my_get_winner_score_2[1]
                                                       states/Mmux_M_my_get_winner_score_1141
    SLICE_X15Y41.B6      net (fanout=15)       0.668   states/Mmux_M_my_get_winner_score_114
    SLICE_X15Y41.B       Tilo                  0.259   states/_n0661<3>2
                                                       states/Mmux_M_my_get_winner_score_31
    SLICE_X14Y42.C2      net (fanout=5)        1.079   states/M_my_get_winner_score_3[0]
    SLICE_X14Y42.C       Tilo                  0.235   states/my_get_winner/M_states_q_FSM_FFd1-In6
                                                       states/my_get_winner/Mmux_M_myALU_a1
    DSP48_X0Y11.B0       net (fanout=2)        0.940   states/my_get_winner/M_myALU_a[0]
    DSP48_X0Y11.M1       Tdspdo_B_M            3.894   states/my_get_winner/myALU/add/Mmult_n0024
                                                       states/my_get_winner/myALU/add/Mmult_n0024
    SLICE_X9Y47.C2       net (fanout=4)        1.204   states/n0024[1]
    SLICE_X9Y47.C        Tilo                  0.259   states/N86
                                                       states/M_states_q_FSM_FFd2-In10_SW0
    SLICE_X9Y46.B4       net (fanout=1)        0.741   states/N66
    SLICE_X9Y46.B        Tilo                  0.259   states/M_states_q_FSM_FFd2_1
                                                       states/M_states_q_FSM_FFd2-In10
    SLICE_X9Y46.AX       net (fanout=2)        0.680   states/M_states_q_FSM_FFd2-In
    SLICE_X9Y46.CLK      Tdick                 0.114   states/M_states_q_FSM_FFd2_1
                                                       states/M_states_q_FSM_FFd2_2
    -------------------------------------------------  ---------------------------
    Total                                     12.732ns (5.685ns logic, 7.047ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack:                  7.246ns (requirement - (data path - clock path skew + uncertainty))
  Source:               states/M_states_q_FSM_FFd3_1 (FF)
  Destination:          states/M_states_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.701ns (Levels of Logic = 6)
  Clock Path Skew:      -0.018ns (0.323 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: states/M_states_q_FSM_FFd3_1 to states/M_states_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y46.BQ       Tcko                  0.525   states/M_states_q_FSM_FFd3_1
                                                       states/M_states_q_FSM_FFd3_1
    SLICE_X14Y43.A4      net (fanout=19)       1.474   states/M_states_q_FSM_FFd3_1
    SLICE_X14Y43.A       Tilo                  0.235   states/M_my_get_winner_score_2[1]
                                                       states/Mmux_M_my_get_winner_score_1141
    SLICE_X14Y41.B2      net (fanout=15)       1.068   states/Mmux_M_my_get_winner_score_114
    SLICE_X14Y41.B       Tilo                  0.235   states/N18
                                                       states/Mmux_M_my_get_winner_score_32
    SLICE_X14Y43.C2      net (fanout=5)        0.934   states/M_my_get_winner_score_3[1]
    SLICE_X14Y43.C       Tilo                  0.235   states/M_my_get_winner_score_2[1]
                                                       states/my_get_winner/Mmux_M_myALU_a2
    DSP48_X0Y11.B1       net (fanout=3)        0.803   states/my_get_winner/M_myALU_a[1]
    DSP48_X0Y11.M1       Tdspdo_B_M            3.894   states/my_get_winner/myALU/add/Mmult_n0024
                                                       states/my_get_winner/myALU/add/Mmult_n0024
    SLICE_X9Y47.C2       net (fanout=4)        1.204   states/n0024[1]
    SLICE_X9Y47.C        Tilo                  0.259   states/N86
                                                       states/M_states_q_FSM_FFd2-In10_SW0
    SLICE_X9Y46.B4       net (fanout=1)        0.741   states/N66
    SLICE_X9Y46.B        Tilo                  0.259   states/M_states_q_FSM_FFd2_1
                                                       states/M_states_q_FSM_FFd2-In10
    SLICE_X11Y46.BX      net (fanout=2)        0.721   states/M_states_q_FSM_FFd2-In
    SLICE_X11Y46.CLK     Tdick                 0.114   states/M_states_q_FSM_FFd4
                                                       states/M_states_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     12.701ns (5.756ns logic, 6.945ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------
Slack:                  7.252ns (requirement - (data path - clock path skew + uncertainty))
  Source:               states/M_states_q_FSM_FFd2_1 (FF)
  Destination:          states/M_states_q_FSM_FFd2_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.713ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: states/M_states_q_FSM_FFd2_1 to states/M_states_q_FSM_FFd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y46.BQ       Tcko                  0.430   states/M_states_q_FSM_FFd2_1
                                                       states/M_states_q_FSM_FFd2_1
    SLICE_X14Y43.A2      net (fanout=17)       1.735   states/M_states_q_FSM_FFd2_1
    SLICE_X14Y43.A       Tilo                  0.235   states/M_my_get_winner_score_2[1]
                                                       states/Mmux_M_my_get_winner_score_1141
    SLICE_X19Y44.B6      net (fanout=15)       0.766   states/Mmux_M_my_get_winner_score_114
    SLICE_X19Y44.B       Tilo                  0.259   states/my_get_winner/_n0141[2]
                                                       states/Mmux_M_my_get_winner_score_33
    SLICE_X16Y44.D4      net (fanout=5)        0.531   states/M_my_get_winner_score_3[2]
    SLICE_X16Y44.D       Tilo                  0.254   states/my_get_winner/M_myALU_a[2]
                                                       states/my_get_winner/Mmux_M_myALU_a3
    DSP48_X0Y11.B2       net (fanout=3)        1.352   states/my_get_winner/M_myALU_a[2]
    DSP48_X0Y11.M1       Tdspdo_B_M            3.894   states/my_get_winner/myALU/add/Mmult_n0024
                                                       states/my_get_winner/myALU/add/Mmult_n0024
    SLICE_X9Y47.C2       net (fanout=4)        1.204   states/n0024[1]
    SLICE_X9Y47.C        Tilo                  0.259   states/N86
                                                       states/M_states_q_FSM_FFd2-In10_SW0
    SLICE_X9Y46.B4       net (fanout=1)        0.741   states/N66
    SLICE_X9Y46.B        Tilo                  0.259   states/M_states_q_FSM_FFd2_1
                                                       states/M_states_q_FSM_FFd2-In10
    SLICE_X9Y46.AX       net (fanout=2)        0.680   states/M_states_q_FSM_FFd2-In
    SLICE_X9Y46.CLK      Tdick                 0.114   states/M_states_q_FSM_FFd2_1
                                                       states/M_states_q_FSM_FFd2_2
    -------------------------------------------------  ---------------------------
    Total                                     12.713ns (5.704ns logic, 7.009ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: states/p2/button_conditioner_left/M_sync_out/CLK
  Logical resource: states/p2/button_conditioner_opp/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: states/p2/button_conditioner_left/M_sync_out/CLK
  Logical resource: states/p1/button_conditioner_left/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: states/p2/button_conditioner_left/M_sync_out/CLK
  Logical resource: states/p2/button_conditioner_right/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: states/p2/button_conditioner_left/M_sync_out/CLK
  Logical resource: states/p1/button_conditioner_opp/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: states/p2/button_conditioner_left/M_sync_out/CLK
  Logical resource: states/p3/button_conditioner_opp/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: states/p2/button_conditioner_left/M_sync_out/CLK
  Logical resource: states/p1/button_conditioner_right/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: states/p2/button_conditioner_left/M_sync_out/CLK
  Logical resource: states/p3/button_conditioner_left/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: states/p2/button_conditioner_left/M_sync_out/CLK
  Logical resource: states/p2/button_conditioner_left/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: states/p4/button_conditioner_opp/M_sync_out/CLK
  Logical resource: states/button_conditioner_start/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: states/p4/button_conditioner_opp/M_sync_out/CLK
  Logical resource: states/p3/button_conditioner_right/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: states/p4/button_conditioner_opp/M_sync_out/CLK
  Logical resource: states/p4/button_conditioner_left/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: states/p4/button_conditioner_opp/M_sync_out/CLK
  Logical resource: states/p4/button_conditioner_right/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: states/p4/button_conditioner_opp/M_sync_out/CLK
  Logical resource: states/p4/button_conditioner_opp/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: states/myBlink/M_counter_q[19]/CLK
  Logical resource: states/myBlink/M_counter_q_17/CK
  Location pin: SLICE_X20Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: states/myBlink/M_counter_q[19]/CLK
  Logical resource: states/myBlink/M_counter_q_18/CK
  Location pin: SLICE_X20Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: states/myBlink/M_counter_q[19]/CLK
  Logical resource: states/myBlink/M_counter_q_19/CK
  Location pin: SLICE_X20Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: states/M_myBlink_blink[1]/CLK
  Logical resource: states/myBlink/M_counter_q_20/CK
  Location pin: SLICE_X20Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: states/M_myBlink_blink[1]/CLK
  Logical resource: states/myBlink/M_counter_q_21/CK
  Location pin: SLICE_X20Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: states/M_myBlink_blink[1]/CLK
  Logical resource: states/myBlink/M_counter_q_22/CK
  Location pin: SLICE_X20Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: states/M_myBlink_blink[1]/CLK
  Logical resource: states/myBlink/M_counter_q_23/CK
  Location pin: SLICE_X20Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: states/M_myBlink_blink[2]/CLK
  Logical resource: states/myBlink/M_counter_q_24/CK
  Location pin: SLICE_X20Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: states/p3/button_conditioner_right/M_ctr_q[3]/CLK
  Logical resource: states/p3/button_conditioner_right/M_ctr_q_0/CK
  Location pin: SLICE_X0Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: states/p3/button_conditioner_right/M_ctr_q[3]/CLK
  Logical resource: states/p3/button_conditioner_right/M_ctr_q_1/CK
  Location pin: SLICE_X0Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: states/p3/button_conditioner_right/M_ctr_q[3]/CLK
  Logical resource: states/p3/button_conditioner_right/M_ctr_q_2/CK
  Location pin: SLICE_X0Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: states/p3/button_conditioner_right/M_ctr_q[3]/CLK
  Logical resource: states/p3/button_conditioner_right/M_ctr_q_3/CK
  Location pin: SLICE_X0Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: states/p3/button_conditioner_right/M_ctr_q[7]/CLK
  Logical resource: states/p3/button_conditioner_right/M_ctr_q_4/CK
  Location pin: SLICE_X0Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: states/p3/button_conditioner_right/M_ctr_q[7]/CLK
  Logical resource: states/p3/button_conditioner_right/M_ctr_q_5/CK
  Location pin: SLICE_X0Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: states/p3/button_conditioner_right/M_ctr_q[7]/CLK
  Logical resource: states/p3/button_conditioner_right/M_ctr_q_6/CK
  Location pin: SLICE_X0Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: states/p3/button_conditioner_right/M_ctr_q[7]/CLK
  Logical resource: states/p3/button_conditioner_right/M_ctr_q_7/CK
  Location pin: SLICE_X0Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   13.176|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 64003 paths, 0 nets, and 2379 connections

Design statistics:
   Minimum period:  13.176ns{1}   (Maximum frequency:  75.896MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Dec 03 01:18:35 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4562 MB



