vhdl xil_defaultlib  \
"../../../bd/test/ip/test_div_gen_0_0/sim/test_div_gen_0_0.vhd" \
"../../../bd/test/sim/test.vhd" \
"../../../bd/test/ip/test_adapt_input_ouput_0_0/sim/test_adapt_input_ouput_0_0.vhd" \

nosort
