TOP                      = ip:top 
PASS                     = trial
FILELIST_LIST            =
DUT                      =

VERILOG_ANALYZE_OPTS     = 
VHDL_ANALYZE_OPTS     = 
LIBLIST                  = lib.list
TIMING_CONSTRAINTS       =   
POWER_CONSTRAINTS        =
GENUS_BEFORE_ANALYZE     =
GENUS_BEFORE_ELAB        =
GENUS_AFTER_ELAB         =
GENUS_BEFORE_SYN_GEN     = 
GENUS_BEFORE_SYN_MAP     = 
GENUS_BEFORE_SYN_OPT     = 
GENUS_LEC_FLOW           = true
CUSTOM_GENUS_SETTING     = 

CLEAN_COMPILE            = false
RUN_NETBATCH             = false
QUEUE_NAME               = sc_normal  
QUEUE_SLOT               = /pds/fast
CLASS                    = SLES11&&10G
CFG_PROJECT              =

GENUS_VERSION            =
GENUS_HOME_PATH          =
CTECH_PATH_SYN           = 
CTECH_EXP_PATH_SYN       = 
CTH_GK_MODE              = false
CTH_QUIET_MODE           = false
BLOCK                    =
H2B_TCL_FILE             =
