;redcode
;assert 1
	MOV -61, <-60
	SUB @127, 106
	MOV -7, <-20
	SUB 100, -100
	SPL 0, <9
	SUB <0, @12
	SUB @0, @2
	MOV 7, <-90
	DJN -1, @-121
	SUB <0, @12
	SUB @127, 106
	SUB @121, 106
	SUB @0, @2
	MOV 7, <-90
	DJN -1, @-124
	SUB #127, 6
	ADD 270, 60
	MOV -7, <-20
	ADD 270, 60
	SUB @127, 106
	MOV -7, <-20
	SUB #127, 6
	ADD 210, 60
	ADD 210, 60
	SUB <0, @12
	SUB @127, 106
	JMP 0, #12
	MOV -7, <-20
	SLT @-121, 103
	SUB #127, 6
	SUB @0, @2
	MOV 7, <-90
	SLT @-121, 103
	JMZ <-121, 103
	SLT #210, 30
	DJN -1, @-121
	MOV -7, <-20
	JMP 72, #900
	JMN @12, #210
	ADD 270, 60
	JMN @12, #240
	SUB <0, @12
	SUB @127, 106
	JMP 0, #12
	SUB @0, @2
	ADD #210, 30
	SUB @121, 106
	SUB @0, @2
	MOV 7, <-90
	SLT @-121, 103
	JMZ <-121, 103
	SLT #210, 30
	SPL @210, 30
	JMP @72, #200
	JMZ <-121, 103
	SUB #127, 6
	ADD 210, 60
	MOV -61, <-60
	MOV -7, <-20
	ADD #210, 30
	SLT @-121, 103
	SUB #127, 6
	SLT @-121, 103
	MOV -7, <-20
	SUB #127, 6
	SLT @-121, 103
	MOV -7, <-20
	SUB #127, 6
	SLT @-121, 103
	ADD 210, 60
	MOV -61, <-60
