{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1695391283989 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695391283990 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 22 11:01:23 2023 " "Processing started: Fri Sep 22 11:01:23 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695391283990 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695391283990 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PBLSD -c PBLSD " "Command: quartus_map --read_settings_files=on --write_settings_files=off PBLSD -c PBLSD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695391283990 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1695391284126 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1695391284126 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "controlDHT11.v(43) " "Verilog HDL information at controlDHT11.v(43): always construct contains both blocking and non-blocking assignments" {  } { { "controlDHT11.v" "" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/controlDHT11.v" 43 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1695391289044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlDHT11.v 1 1 " "Found 1 design units, including 1 entities, in source file controlDHT11.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlDHT11 " "Found entity 1: controlDHT11" {  } { { "controlDHT11.v" "" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/controlDHT11.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695391289045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695391289045 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "dhtAlt.v(46) " "Verilog HDL information at dhtAlt.v(46): always construct contains both blocking and non-blocking assignments" {  } { { "dhtAlt.v" "" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/dhtAlt.v" 46 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1695391289046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dhtAlt.v 1 1 " "Found 1 design units, including 1 entities, in source file dhtAlt.v" { { "Info" "ISGN_ENTITY_NAME" "1 dhtAlt " "Found entity 1: dhtAlt" {  } { { "dhtAlt.v" "" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/dhtAlt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695391289046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695391289046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "geradorMicrossegundo.v 1 1 " "Found 1 design units, including 1 entities, in source file geradorMicrossegundo.v" { { "Info" "ISGN_ENTITY_NAME" "1 geradorMicrossegundo " "Found entity 1: geradorMicrossegundo" {  } { { "geradorMicrossegundo.v" "" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/geradorMicrossegundo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695391289046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695391289046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/main.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695391289047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695391289047 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "data DATA receptor.v(9) " "Verilog HDL Declaration information at receptor.v(9): object \"data\" differs only in case from object \"DATA\" in the same scope" {  } { { "receptor.v" "" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/receptor.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1695391289047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receptor.v 1 1 " "Found 1 design units, including 1 entities, in source file receptor.v" { { "Info" "ISGN_ENTITY_NAME" "1 receptor " "Found entity 1: receptor" {  } { { "receptor.v" "" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/receptor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695391289047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695391289047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TRIS.v 1 1 " "Found 1 design units, including 1 entities, in source file TRIS.v" { { "Info" "ISGN_ENTITY_NAME" "1 TRIS " "Found entity 1: TRIS" {  } { { "TRIS.v" "" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/TRIS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695391289048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695391289048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baudRateGenerator.v 1 1 " "Found 1 design units, including 1 entities, in source file baudRateGenerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 baudRateGenerator " "Found entity 1: baudRateGenerator" {  } { { "baudRateGenerator.v" "" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/baudRateGenerator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695391289048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695391289048 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "UART_tx.v(39) " "Verilog HDL information at UART_tx.v(39): always construct contains both blocking and non-blocking assignments" {  } { { "UART_tx.v" "" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/UART_tx.v" 39 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1695391289048 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "data DATA UART_tx.v(14) " "Verilog HDL Declaration information at UART_tx.v(14): object \"data\" differs only in case from object \"DATA\" in the same scope" {  } { { "UART_tx.v" "" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/UART_tx.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1695391289048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UART_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file UART_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_tx " "Found entity 1: UART_tx" {  } { { "UART_tx.v" "" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/UART_tx.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695391289048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695391289048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ENTREGADOR.v 1 1 " "Found 1 design units, including 1 entities, in source file ENTREGADOR.v" { { "Info" "ISGN_ENTITY_NAME" "1 ENTREGADOR " "Found entity 1: ENTREGADOR" {  } { { "ENTREGADOR.v" "" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/ENTREGADOR.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695391289049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695391289049 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ESCALONADOR.v " "Can't analyze file -- file ESCALONADOR.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1695391289049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_8_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8_to_1 " "Found entity 1: mux_8_to_1" {  } { { "mux_8_to_1.v" "" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/mux_8_to_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695391289049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695391289049 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ESCALONADOR_V3.v(58) " "Verilog HDL information at ESCALONADOR_V3.v(58): always construct contains both blocking and non-blocking assignments" {  } { { "ESCALONADOR_V3.v" "" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/ESCALONADOR_V3.v" 58 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1695391289050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ESCALONADOR_V3.v 1 1 " "Found 1 design units, including 1 entities, in source file ESCALONADOR_V3.v" { { "Info" "ISGN_ENTITY_NAME" "1 ESCALONADOR_V3 " "Found entity 1: ESCALONADOR_V3" {  } { { "ESCALONADOR_V3.v" "" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/ESCALONADOR_V3.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695391289050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695391289050 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "microClock controlDHT11.v(30) " "Verilog HDL Implicit Net warning at controlDHT11.v(30): created implicit net for \"microClock\"" {  } { { "controlDHT11.v" "" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/controlDHT11.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695391289050 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1695391289087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baudRateGenerator baudRateGenerator:gerador " "Elaborating entity \"baudRateGenerator\" for hierarchy \"baudRateGenerator:gerador\"" {  } { { "main.v" "gerador" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/main.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695391289089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "receptor receptor:receptor_UART " "Elaborating entity \"receptor\" for hierarchy \"receptor:receptor_UART\"" {  } { { "main.v" "receptor_UART" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/main.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695391289089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ENTREGADOR ENTREGADOR:despachante " "Elaborating entity \"ENTREGADOR\" for hierarchy \"ENTREGADOR:despachante\"" {  } { { "main.v" "despachante" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/main.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695391289090 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pin_to_module\[31..9\] ENTREGADOR.v(10) " "Output port \"pin_to_module\[31..9\]\" at ENTREGADOR.v(10) has no driver" {  } { { "ENTREGADOR.v" "" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/ENTREGADOR.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1695391289091 "|main|ENTREGADOR:despachante"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlDHT11 controlDHT11:cntDHT0 " "Elaborating entity \"controlDHT11\" for hierarchy \"controlDHT11:cntDHT0\"" {  } { { "main.v" "cntDHT0" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/main.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695391289091 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "resetDHT controlDHT11.v(13) " "Verilog HDL or VHDL warning at controlDHT11.v(13): object \"resetDHT\" assigned a value but never read" {  } { { "controlDHT11.v" "" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/controlDHT11.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1695391289091 "|main|controlDHT11:cntDHT0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bufferDHT controlDHT11.v(21) " "Verilog HDL or VHDL warning at controlDHT11.v(21): object \"bufferDHT\" assigned a value but never read" {  } { { "controlDHT11.v" "" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/controlDHT11.v" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1695391289091 "|main|controlDHT11:cntDHT0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "geradorMicrossegundo controlDHT11:cntDHT0\|geradorMicrossegundo:gerador " "Elaborating entity \"geradorMicrossegundo\" for hierarchy \"controlDHT11:cntDHT0\|geradorMicrossegundo:gerador\"" {  } { { "controlDHT11.v" "gerador" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/controlDHT11.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695391289105 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 geradorMicrossegundo.v(13) " "Verilog HDL assignment warning at geradorMicrossegundo.v(13): truncated value with size 32 to match size of target (6)" {  } { { "geradorMicrossegundo.v" "" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/geradorMicrossegundo.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695391289105 "|main|controlDHT11:cntDHT0|geradorMicrossegundo:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dhtAlt controlDHT11:cntDHT0\|dhtAlt:DHT " "Elaborating entity \"dhtAlt\" for hierarchy \"controlDHT11:cntDHT0\|dhtAlt:DHT\"" {  } { { "controlDHT11.v" "DHT" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/controlDHT11.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695391289106 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 dhtAlt.v(62) " "Verilog HDL assignment warning at dhtAlt.v(62): truncated value with size 32 to match size of target (15)" {  } { { "dhtAlt.v" "" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/dhtAlt.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695391289107 "|main|controlDHT11:cntDHT0|dhtAlt:DHT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 dhtAlt.v(71) " "Verilog HDL assignment warning at dhtAlt.v(71): truncated value with size 32 to match size of target (15)" {  } { { "dhtAlt.v" "" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/dhtAlt.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695391289107 "|main|controlDHT11:cntDHT0|dhtAlt:DHT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 dhtAlt.v(80) " "Verilog HDL assignment warning at dhtAlt.v(80): truncated value with size 32 to match size of target (15)" {  } { { "dhtAlt.v" "" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/dhtAlt.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695391289107 "|main|controlDHT11:cntDHT0|dhtAlt:DHT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 dhtAlt.v(89) " "Verilog HDL assignment warning at dhtAlt.v(89): truncated value with size 32 to match size of target (15)" {  } { { "dhtAlt.v" "" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/dhtAlt.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695391289107 "|main|controlDHT11:cntDHT0|dhtAlt:DHT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 dhtAlt.v(102) " "Verilog HDL assignment warning at dhtAlt.v(102): truncated value with size 32 to match size of target (15)" {  } { { "dhtAlt.v" "" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/dhtAlt.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695391289107 "|main|controlDHT11:cntDHT0|dhtAlt:DHT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 dhtAlt.v(117) " "Verilog HDL assignment warning at dhtAlt.v(117): truncated value with size 32 to match size of target (15)" {  } { { "dhtAlt.v" "" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/dhtAlt.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695391289107 "|main|controlDHT11:cntDHT0|dhtAlt:DHT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 dhtAlt.v(134) " "Verilog HDL assignment warning at dhtAlt.v(134): truncated value with size 32 to match size of target (15)" {  } { { "dhtAlt.v" "" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/dhtAlt.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695391289107 "|main|controlDHT11:cntDHT0|dhtAlt:DHT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 dhtAlt.v(142) " "Verilog HDL assignment warning at dhtAlt.v(142): truncated value with size 32 to match size of target (6)" {  } { { "dhtAlt.v" "" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/dhtAlt.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695391289107 "|main|controlDHT11:cntDHT0|dhtAlt:DHT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 dhtAlt.v(147) " "Verilog HDL assignment warning at dhtAlt.v(147): truncated value with size 32 to match size of target (15)" {  } { { "dhtAlt.v" "" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/dhtAlt.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695391289107 "|main|controlDHT11:cntDHT0|dhtAlt:DHT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TRIS controlDHT11:cntDHT0\|dhtAlt:DHT\|TRIS:tris " "Elaborating entity \"TRIS\" for hierarchy \"controlDHT11:cntDHT0\|dhtAlt:DHT\|TRIS:tris\"" {  } { { "dhtAlt.v" "tris" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/dhtAlt.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695391289107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ESCALONADOR_V3 ESCALONADOR_V3:escal " "Elaborating entity \"ESCALONADOR_V3\" for hierarchy \"ESCALONADOR_V3:escal\"" {  } { { "main.v" "escal" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/main.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695391289119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8_to_1 ESCALONADOR_V3:escal\|mux_8_to_1:m01 " "Elaborating entity \"mux_8_to_1\" for hierarchy \"ESCALONADOR_V3:escal\|mux_8_to_1:m01\"" {  } { { "ESCALONADOR_V3.v" "m01" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/ESCALONADOR_V3.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695391289120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_tx UART_tx:transmissor_UART " "Elaborating entity \"UART_tx\" for hierarchy \"UART_tx:transmissor_UART\"" {  } { { "main.v" "transmissor_UART" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/main.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695391289123 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1695391290627 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "controlDHT11:cntDHT0\|dhtAlt:DHT\|TRIS:tris\|READ controlDHT11:cntDHT0\|dhtAlt:DHT\|always0 " "Converted the fan-out from the tri-state buffer \"controlDHT11:cntDHT0\|dhtAlt:DHT\|TRIS:tris\|READ\" to the node \"controlDHT11:cntDHT0\|dhtAlt:DHT\|always0\" into an OR gate" {  } { { "TRIS.v" "" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/TRIS.v" 1 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1695391290646 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "controlDHT11:cntDHT1\|dhtAlt:DHT\|TRIS:tris\|READ controlDHT11:cntDHT1\|dhtAlt:DHT\|always0 " "Converted the fan-out from the tri-state buffer \"controlDHT11:cntDHT1\|dhtAlt:DHT\|TRIS:tris\|READ\" to the node \"controlDHT11:cntDHT1\|dhtAlt:DHT\|always0\" into an OR gate" {  } { { "TRIS.v" "" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/TRIS.v" 1 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1695391290646 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "controlDHT11:cntDHT2\|dhtAlt:DHT\|TRIS:tris\|READ controlDHT11:cntDHT2\|dhtAlt:DHT\|always0 " "Converted the fan-out from the tri-state buffer \"controlDHT11:cntDHT2\|dhtAlt:DHT\|TRIS:tris\|READ\" to the node \"controlDHT11:cntDHT2\|dhtAlt:DHT\|always0\" into an OR gate" {  } { { "TRIS.v" "" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/TRIS.v" 1 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1695391290646 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "controlDHT11:cntDHT3\|dhtAlt:DHT\|TRIS:tris\|READ controlDHT11:cntDHT3\|dhtAlt:DHT\|always0 " "Converted the fan-out from the tri-state buffer \"controlDHT11:cntDHT3\|dhtAlt:DHT\|TRIS:tris\|READ\" to the node \"controlDHT11:cntDHT3\|dhtAlt:DHT\|always0\" into an OR gate" {  } { { "TRIS.v" "" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/TRIS.v" 1 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1695391290646 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "controlDHT11:cntDHT4\|dhtAlt:DHT\|TRIS:tris\|READ controlDHT11:cntDHT4\|dhtAlt:DHT\|always0 " "Converted the fan-out from the tri-state buffer \"controlDHT11:cntDHT4\|dhtAlt:DHT\|TRIS:tris\|READ\" to the node \"controlDHT11:cntDHT4\|dhtAlt:DHT\|always0\" into an OR gate" {  } { { "TRIS.v" "" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/TRIS.v" 1 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1695391290646 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "controlDHT11:cntDHT5\|dhtAlt:DHT\|TRIS:tris\|READ controlDHT11:cntDHT5\|dhtAlt:DHT\|always0 " "Converted the fan-out from the tri-state buffer \"controlDHT11:cntDHT5\|dhtAlt:DHT\|TRIS:tris\|READ\" to the node \"controlDHT11:cntDHT5\|dhtAlt:DHT\|always0\" into an OR gate" {  } { { "TRIS.v" "" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/TRIS.v" 1 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1695391290646 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "controlDHT11:cntDHT6\|dhtAlt:DHT\|TRIS:tris\|READ controlDHT11:cntDHT6\|dhtAlt:DHT\|always0 " "Converted the fan-out from the tri-state buffer \"controlDHT11:cntDHT6\|dhtAlt:DHT\|TRIS:tris\|READ\" to the node \"controlDHT11:cntDHT6\|dhtAlt:DHT\|always0\" into an OR gate" {  } { { "TRIS.v" "" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/TRIS.v" 1 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1695391290646 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "controlDHT11:cntDHT7\|dhtAlt:DHT\|TRIS:tris\|READ controlDHT11:cntDHT7\|dhtAlt:DHT\|always0 " "Converted the fan-out from the tri-state buffer \"controlDHT11:cntDHT7\|dhtAlt:DHT\|TRIS:tris\|READ\" to the node \"controlDHT11:cntDHT7\|dhtAlt:DHT\|always0\" into an OR gate" {  } { { "TRIS.v" "" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/TRIS.v" 1 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1695391290646 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1695391290646 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1695391291738 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "58 " "58 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1695391293695 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/output_files/PBLSD.map.smsg " "Generated suppressed messages file /home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/output_files/PBLSD.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695391293741 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1695391293869 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695391293869 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2362 " "Implemented 2362 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1695391294009 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1695391294009 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1695391294009 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2351 " "Implemented 2351 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1695391294009 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1695391294009 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "456 " "Peak virtual memory: 456 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695391294019 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 22 11:01:34 2023 " "Processing ended: Fri Sep 22 11:01:34 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695391294019 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695391294019 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695391294019 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1695391294019 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1695391294641 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695391294642 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 22 11:01:34 2023 " "Processing started: Fri Sep 22 11:01:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695391294642 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1695391294642 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off PBLSD -c PBLSD " "Command: quartus_fit --read_settings_files=off --write_settings_files=off PBLSD -c PBLSD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1695391294642 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1695391294669 ""}
{ "Info" "0" "" "Project  = PBLSD" {  } {  } 0 0 "Project  = PBLSD" 0 0 "Fitter" 0 0 1695391294670 ""}
{ "Info" "0" "" "Revision = PBLSD" {  } {  } 0 0 "Revision = PBLSD" 0 0 "Fitter" 0 0 1695391294670 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1695391294787 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1695391294787 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "PBLSD EP4CE30F23C7 " "Selected device EP4CE30F23C7 for design \"PBLSD\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1695391294796 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1695391294865 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1695391294865 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1695391295030 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1695391295034 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23A7 " "Device EP4CE15F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695391295085 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23C7 " "Device EP4CE15F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695391295085 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23I7 " "Device EP4CE15F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695391295085 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23A7 " "Device EP4CE40F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695391295085 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C7 " "Device EP4CE40F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695391295085 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23I7 " "Device EP4CE40F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695391295085 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23A7 " "Device EP4CE30F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695391295085 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23I7 " "Device EP4CE30F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695391295085 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C7 " "Device EP4CE55F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695391295085 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23A7 " "Device EP4CE55F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695391295085 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23I7 " "Device EP4CE55F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695391295085 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C7 " "Device EP4CE75F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695391295085 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23I7 " "Device EP4CE75F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695391295085 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C7 " "Device EP4CE115F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695391295085 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23I7 " "Device EP4CE115F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695391295085 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1695391295085 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/" { { 0 { 0 ""} 0 4572 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1695391295090 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/" { { 0 { 0 ""} 0 4574 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1695391295090 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/" { { 0 { 0 ""} 0 4576 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1695391295090 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/" { { 0 { 0 ""} 0 4578 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1695391295090 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/" { { 0 { 0 ""} 0 4580 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1695391295090 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1695391295090 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1695391295091 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "PBLSD.sdc " "Synopsys Design Constraints File file not found: 'PBLSD.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1695391295999 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1695391296000 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1695391296021 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1695391296022 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1695391296022 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN T2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk~input (placed in PIN T2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1695391296310 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "baudRateGenerator:gerador\|baudRateReg\[1\] " "Destination node baudRateGenerator:gerador\|baudRateReg\[1\]" {  } { { "baudRateGenerator.v" "" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/baudRateGenerator.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/" { { 0 { 0 ""} 0 448 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695391296310 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "baudRateGenerator:gerador\|baudRateReg\[2\] " "Destination node baudRateGenerator:gerador\|baudRateReg\[2\]" {  } { { "baudRateGenerator.v" "" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/baudRateGenerator.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/" { { 0 { 0 ""} 0 447 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695391296310 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "baudRateGenerator:gerador\|baudRateReg\[3\] " "Destination node baudRateGenerator:gerador\|baudRateReg\[3\]" {  } { { "baudRateGenerator.v" "" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/baudRateGenerator.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/" { { 0 { 0 ""} 0 446 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695391296310 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "baudRateGenerator:gerador\|baudRateReg\[4\] " "Destination node baudRateGenerator:gerador\|baudRateReg\[4\]" {  } { { "baudRateGenerator.v" "" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/baudRateGenerator.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/" { { 0 { 0 ""} 0 445 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695391296310 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "baudRateGenerator:gerador\|baudRateReg\[5\] " "Destination node baudRateGenerator:gerador\|baudRateReg\[5\]" {  } { { "baudRateGenerator.v" "" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/baudRateGenerator.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/" { { 0 { 0 ""} 0 444 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695391296310 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "baudRateGenerator:gerador\|baudRateReg\[6\] " "Destination node baudRateGenerator:gerador\|baudRateReg\[6\]" {  } { { "baudRateGenerator.v" "" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/baudRateGenerator.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/" { { 0 { 0 ""} 0 443 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695391296310 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "baudRateGenerator:gerador\|baudRateReg\[7\] " "Destination node baudRateGenerator:gerador\|baudRateReg\[7\]" {  } { { "baudRateGenerator.v" "" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/baudRateGenerator.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/" { { 0 { 0 ""} 0 442 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695391296310 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "baudRateGenerator:gerador\|baudRateReg\[8\] " "Destination node baudRateGenerator:gerador\|baudRateReg\[8\]" {  } { { "baudRateGenerator.v" "" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/baudRateGenerator.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/" { { 0 { 0 ""} 0 441 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695391296310 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "baudRateGenerator:gerador\|baudRateReg\[9\] " "Destination node baudRateGenerator:gerador\|baudRateReg\[9\]" {  } { { "baudRateGenerator.v" "" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/baudRateGenerator.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/" { { 0 { 0 ""} 0 440 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695391296310 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "baudRateGenerator:gerador\|baudRateReg\[10\] " "Destination node baudRateGenerator:gerador\|baudRateReg\[10\]" {  } { { "baudRateGenerator.v" "" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/baudRateGenerator.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/" { { 0 { 0 ""} 0 439 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695391296310 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1695391296310 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1695391296310 ""}  } { { "main.v" "" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/main.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/" { { 0 { 0 ""} 0 4568 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1695391296310 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "baudRateGenerator:gerador\|Equal0  " "Automatically promoted node baudRateGenerator:gerador\|Equal0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1695391296310 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "baudRateGenerator:gerador\|baudRateReg\[0\] " "Destination node baudRateGenerator:gerador\|baudRateReg\[0\]" {  } { { "baudRateGenerator.v" "" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/baudRateGenerator.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/" { { 0 { 0 ""} 0 449 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695391296310 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "baudRateGenerator:gerador\|baudRateReg\[1\] " "Destination node baudRateGenerator:gerador\|baudRateReg\[1\]" {  } { { "baudRateGenerator.v" "" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/baudRateGenerator.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/" { { 0 { 0 ""} 0 448 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695391296310 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "baudRateGenerator:gerador\|baudRateReg\[2\] " "Destination node baudRateGenerator:gerador\|baudRateReg\[2\]" {  } { { "baudRateGenerator.v" "" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/baudRateGenerator.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/" { { 0 { 0 ""} 0 447 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695391296310 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "baudRateGenerator:gerador\|baudRateReg\[3\] " "Destination node baudRateGenerator:gerador\|baudRateReg\[3\]" {  } { { "baudRateGenerator.v" "" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/baudRateGenerator.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/" { { 0 { 0 ""} 0 446 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695391296310 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "baudRateGenerator:gerador\|baudRateReg\[4\] " "Destination node baudRateGenerator:gerador\|baudRateReg\[4\]" {  } { { "baudRateGenerator.v" "" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/baudRateGenerator.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/" { { 0 { 0 ""} 0 445 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695391296310 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "baudRateGenerator:gerador\|baudRateReg\[5\] " "Destination node baudRateGenerator:gerador\|baudRateReg\[5\]" {  } { { "baudRateGenerator.v" "" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/baudRateGenerator.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/" { { 0 { 0 ""} 0 444 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695391296310 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "baudRateGenerator:gerador\|baudRateReg\[6\] " "Destination node baudRateGenerator:gerador\|baudRateReg\[6\]" {  } { { "baudRateGenerator.v" "" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/baudRateGenerator.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/" { { 0 { 0 ""} 0 443 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695391296310 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "baudRateGenerator:gerador\|baudRateReg\[7\] " "Destination node baudRateGenerator:gerador\|baudRateReg\[7\]" {  } { { "baudRateGenerator.v" "" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/baudRateGenerator.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/" { { 0 { 0 ""} 0 442 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695391296310 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "baudRateGenerator:gerador\|baudRateReg\[8\] " "Destination node baudRateGenerator:gerador\|baudRateReg\[8\]" {  } { { "baudRateGenerator.v" "" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/baudRateGenerator.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/" { { 0 { 0 ""} 0 441 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695391296310 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "baudRateGenerator:gerador\|baudRateReg\[9\] " "Destination node baudRateGenerator:gerador\|baudRateReg\[9\]" {  } { { "baudRateGenerator.v" "" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/baudRateGenerator.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/" { { 0 { 0 ""} 0 440 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695391296310 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1695391296310 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1695391296310 ""}  } { { "baudRateGenerator.v" "" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/baudRateGenerator.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/" { { 0 { 0 ""} 0 450 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1695391296310 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controlDHT11:cntDHT0\|geradorMicrossegundo:gerador\|invertedSignal  " "Automatically promoted node controlDHT11:cntDHT0\|geradorMicrossegundo:gerador\|invertedSignal " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1695391296310 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controlDHT11:cntDHT0\|geradorMicrossegundo:gerador\|invertedSignal~0 " "Destination node controlDHT11:cntDHT0\|geradorMicrossegundo:gerador\|invertedSignal~0" {  } { { "geradorMicrossegundo.v" "" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/geradorMicrossegundo.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/" { { 0 { 0 ""} 0 4540 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695391296310 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1695391296310 ""}  } { { "geradorMicrossegundo.v" "" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/geradorMicrossegundo.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/" { { 0 { 0 ""} 0 263 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1695391296310 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controlDHT11:cntDHT1\|geradorMicrossegundo:gerador\|invertedSignal  " "Automatically promoted node controlDHT11:cntDHT1\|geradorMicrossegundo:gerador\|invertedSignal " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1695391296310 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controlDHT11:cntDHT1\|geradorMicrossegundo:gerador\|invertedSignal~0 " "Destination node controlDHT11:cntDHT1\|geradorMicrossegundo:gerador\|invertedSignal~0" {  } { { "geradorMicrossegundo.v" "" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/geradorMicrossegundo.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/" { { 0 { 0 ""} 0 4541 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695391296310 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1695391296310 ""}  } { { "geradorMicrossegundo.v" "" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/geradorMicrossegundo.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/" { { 0 { 0 ""} 0 1484 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1695391296310 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controlDHT11:cntDHT2\|geradorMicrossegundo:gerador\|invertedSignal  " "Automatically promoted node controlDHT11:cntDHT2\|geradorMicrossegundo:gerador\|invertedSignal " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1695391296310 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controlDHT11:cntDHT2\|geradorMicrossegundo:gerador\|invertedSignal~0 " "Destination node controlDHT11:cntDHT2\|geradorMicrossegundo:gerador\|invertedSignal~0" {  } { { "geradorMicrossegundo.v" "" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/geradorMicrossegundo.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/" { { 0 { 0 ""} 0 4542 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695391296310 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1695391296310 ""}  } { { "geradorMicrossegundo.v" "" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/geradorMicrossegundo.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/" { { 0 { 0 ""} 0 1327 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1695391296310 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controlDHT11:cntDHT3\|geradorMicrossegundo:gerador\|invertedSignal  " "Automatically promoted node controlDHT11:cntDHT3\|geradorMicrossegundo:gerador\|invertedSignal " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1695391296310 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controlDHT11:cntDHT3\|geradorMicrossegundo:gerador\|invertedSignal~0 " "Destination node controlDHT11:cntDHT3\|geradorMicrossegundo:gerador\|invertedSignal~0" {  } { { "geradorMicrossegundo.v" "" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/geradorMicrossegundo.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/" { { 0 { 0 ""} 0 4543 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695391296310 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1695391296310 ""}  } { { "geradorMicrossegundo.v" "" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/geradorMicrossegundo.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/" { { 0 { 0 ""} 0 1170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1695391296310 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controlDHT11:cntDHT4\|geradorMicrossegundo:gerador\|invertedSignal  " "Automatically promoted node controlDHT11:cntDHT4\|geradorMicrossegundo:gerador\|invertedSignal " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1695391296310 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controlDHT11:cntDHT4\|geradorMicrossegundo:gerador\|invertedSignal~0 " "Destination node controlDHT11:cntDHT4\|geradorMicrossegundo:gerador\|invertedSignal~0" {  } { { "geradorMicrossegundo.v" "" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/geradorMicrossegundo.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/" { { 0 { 0 ""} 0 4544 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695391296310 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1695391296310 ""}  } { { "geradorMicrossegundo.v" "" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/geradorMicrossegundo.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/" { { 0 { 0 ""} 0 1013 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1695391296310 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controlDHT11:cntDHT5\|geradorMicrossegundo:gerador\|invertedSignal  " "Automatically promoted node controlDHT11:cntDHT5\|geradorMicrossegundo:gerador\|invertedSignal " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1695391296310 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controlDHT11:cntDHT5\|geradorMicrossegundo:gerador\|invertedSignal~0 " "Destination node controlDHT11:cntDHT5\|geradorMicrossegundo:gerador\|invertedSignal~0" {  } { { "geradorMicrossegundo.v" "" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/geradorMicrossegundo.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/" { { 0 { 0 ""} 0 4545 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695391296310 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1695391296310 ""}  } { { "geradorMicrossegundo.v" "" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/geradorMicrossegundo.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/" { { 0 { 0 ""} 0 856 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1695391296310 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controlDHT11:cntDHT6\|geradorMicrossegundo:gerador\|invertedSignal  " "Automatically promoted node controlDHT11:cntDHT6\|geradorMicrossegundo:gerador\|invertedSignal " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1695391296311 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controlDHT11:cntDHT6\|geradorMicrossegundo:gerador\|invertedSignal~0 " "Destination node controlDHT11:cntDHT6\|geradorMicrossegundo:gerador\|invertedSignal~0" {  } { { "geradorMicrossegundo.v" "" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/geradorMicrossegundo.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/" { { 0 { 0 ""} 0 4546 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695391296311 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1695391296311 ""}  } { { "geradorMicrossegundo.v" "" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/geradorMicrossegundo.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/" { { 0 { 0 ""} 0 699 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1695391296311 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controlDHT11:cntDHT7\|geradorMicrossegundo:gerador\|invertedSignal  " "Automatically promoted node controlDHT11:cntDHT7\|geradorMicrossegundo:gerador\|invertedSignal " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1695391296311 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controlDHT11:cntDHT7\|geradorMicrossegundo:gerador\|invertedSignal~0 " "Destination node controlDHT11:cntDHT7\|geradorMicrossegundo:gerador\|invertedSignal~0" {  } { { "geradorMicrossegundo.v" "" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/geradorMicrossegundo.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/" { { 0 { 0 ""} 0 4547 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695391296311 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1695391296311 ""}  } { { "geradorMicrossegundo.v" "" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/geradorMicrossegundo.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/" { { 0 { 0 ""} 0 541 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1695391296311 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1695391296598 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1695391296601 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1695391296601 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1695391296605 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1695391296610 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1695391296615 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1695391296615 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1695391296617 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1695391296620 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1695391296623 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1695391296623 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1695391296820 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1695391296824 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1695391297567 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1695391297984 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1695391298010 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1695391300886 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1695391300886 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1695391301302 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "12 X34_Y22 X44_Y32 " "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X34_Y22 to location X44_Y32" {  } { { "loc" "" { Generic "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/" { { 1 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X34_Y22 to location X44_Y32"} { { 12 { 0 ""} 34 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1695391303233 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1695391303233 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1695391305389 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1695391305389 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1695391305392 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.73 " "Total time spent on timing analysis during the Fitter is 1.73 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1695391305515 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1695391305532 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1695391305807 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1695391305808 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1695391306168 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1695391306735 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/output_files/PBLSD.fit.smsg " "Generated suppressed messages file /home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/output_files/PBLSD.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1695391307323 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1163 " "Peak virtual memory: 1163 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695391307715 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 22 11:01:47 2023 " "Processing ended: Fri Sep 22 11:01:47 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695391307715 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695391307715 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695391307715 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1695391307715 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1695391308358 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695391308358 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 22 11:01:48 2023 " "Processing started: Fri Sep 22 11:01:48 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695391308358 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1695391308358 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off PBLSD -c PBLSD " "Command: quartus_asm --read_settings_files=off --write_settings_files=off PBLSD -c PBLSD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1695391308358 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1695391308537 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1695391309257 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1695391309284 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "358 " "Peak virtual memory: 358 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695391309381 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 22 11:01:49 2023 " "Processing ended: Fri Sep 22 11:01:49 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695391309381 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695391309381 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695391309381 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1695391309381 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1695391309484 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1695391309995 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695391309995 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 22 11:01:49 2023 " "Processing started: Fri Sep 22 11:01:49 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695391309995 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1695391309995 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta PBLSD -c PBLSD " "Command: quartus_sta PBLSD -c PBLSD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1695391309995 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1695391310025 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1695391310106 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1695391310106 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695391310177 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695391310177 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "PBLSD.sdc " "Synopsys Design Constraints File file not found: 'PBLSD.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1695391310510 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1695391310510 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1695391310519 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name baudRateGenerator:gerador\|baudRateReg\[0\] baudRateGenerator:gerador\|baudRateReg\[0\] " "create_clock -period 1.000 -name baudRateGenerator:gerador\|baudRateReg\[0\] baudRateGenerator:gerador\|baudRateReg\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1695391310519 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name controlDHT11:cntDHT0\|geradorMicrossegundo:gerador\|invertedSignal controlDHT11:cntDHT0\|geradorMicrossegundo:gerador\|invertedSignal " "create_clock -period 1.000 -name controlDHT11:cntDHT0\|geradorMicrossegundo:gerador\|invertedSignal controlDHT11:cntDHT0\|geradorMicrossegundo:gerador\|invertedSignal" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1695391310519 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name controlDHT11:cntDHT2\|geradorMicrossegundo:gerador\|invertedSignal controlDHT11:cntDHT2\|geradorMicrossegundo:gerador\|invertedSignal " "create_clock -period 1.000 -name controlDHT11:cntDHT2\|geradorMicrossegundo:gerador\|invertedSignal controlDHT11:cntDHT2\|geradorMicrossegundo:gerador\|invertedSignal" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1695391310519 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name controlDHT11:cntDHT1\|geradorMicrossegundo:gerador\|invertedSignal controlDHT11:cntDHT1\|geradorMicrossegundo:gerador\|invertedSignal " "create_clock -period 1.000 -name controlDHT11:cntDHT1\|geradorMicrossegundo:gerador\|invertedSignal controlDHT11:cntDHT1\|geradorMicrossegundo:gerador\|invertedSignal" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1695391310519 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name controlDHT11:cntDHT3\|geradorMicrossegundo:gerador\|invertedSignal controlDHT11:cntDHT3\|geradorMicrossegundo:gerador\|invertedSignal " "create_clock -period 1.000 -name controlDHT11:cntDHT3\|geradorMicrossegundo:gerador\|invertedSignal controlDHT11:cntDHT3\|geradorMicrossegundo:gerador\|invertedSignal" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1695391310519 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name controlDHT11:cntDHT6\|geradorMicrossegundo:gerador\|invertedSignal controlDHT11:cntDHT6\|geradorMicrossegundo:gerador\|invertedSignal " "create_clock -period 1.000 -name controlDHT11:cntDHT6\|geradorMicrossegundo:gerador\|invertedSignal controlDHT11:cntDHT6\|geradorMicrossegundo:gerador\|invertedSignal" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1695391310519 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name controlDHT11:cntDHT4\|geradorMicrossegundo:gerador\|invertedSignal controlDHT11:cntDHT4\|geradorMicrossegundo:gerador\|invertedSignal " "create_clock -period 1.000 -name controlDHT11:cntDHT4\|geradorMicrossegundo:gerador\|invertedSignal controlDHT11:cntDHT4\|geradorMicrossegundo:gerador\|invertedSignal" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1695391310519 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name controlDHT11:cntDHT7\|geradorMicrossegundo:gerador\|invertedSignal controlDHT11:cntDHT7\|geradorMicrossegundo:gerador\|invertedSignal " "create_clock -period 1.000 -name controlDHT11:cntDHT7\|geradorMicrossegundo:gerador\|invertedSignal controlDHT11:cntDHT7\|geradorMicrossegundo:gerador\|invertedSignal" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1695391310519 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name controlDHT11:cntDHT5\|geradorMicrossegundo:gerador\|invertedSignal controlDHT11:cntDHT5\|geradorMicrossegundo:gerador\|invertedSignal " "create_clock -period 1.000 -name controlDHT11:cntDHT5\|geradorMicrossegundo:gerador\|invertedSignal controlDHT11:cntDHT5\|geradorMicrossegundo:gerador\|invertedSignal" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1695391310519 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1695391310519 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1695391310527 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1695391310529 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1695391310530 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1695391310534 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1695391310623 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1695391310623 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.769 " "Worst-case setup slack is -5.769" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695391310623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695391310623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.769           -1715.775 clk  " "   -5.769           -1715.775 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695391310623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.733            -326.874 baudRateGenerator:gerador\|baudRateReg\[0\]  " "   -4.733            -326.874 baudRateGenerator:gerador\|baudRateReg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695391310623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.465            -177.799 controlDHT11:cntDHT0\|geradorMicrossegundo:gerador\|invertedSignal  " "   -4.465            -177.799 controlDHT11:cntDHT0\|geradorMicrossegundo:gerador\|invertedSignal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695391310623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.407            -169.925 controlDHT11:cntDHT7\|geradorMicrossegundo:gerador\|invertedSignal  " "   -4.407            -169.925 controlDHT11:cntDHT7\|geradorMicrossegundo:gerador\|invertedSignal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695391310623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.284            -164.151 controlDHT11:cntDHT2\|geradorMicrossegundo:gerador\|invertedSignal  " "   -4.284            -164.151 controlDHT11:cntDHT2\|geradorMicrossegundo:gerador\|invertedSignal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695391310623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.203            -162.659 controlDHT11:cntDHT6\|geradorMicrossegundo:gerador\|invertedSignal  " "   -4.203            -162.659 controlDHT11:cntDHT6\|geradorMicrossegundo:gerador\|invertedSignal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695391310623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.107            -163.139 controlDHT11:cntDHT5\|geradorMicrossegundo:gerador\|invertedSignal  " "   -4.107            -163.139 controlDHT11:cntDHT5\|geradorMicrossegundo:gerador\|invertedSignal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695391310623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.091            -153.383 controlDHT11:cntDHT4\|geradorMicrossegundo:gerador\|invertedSignal  " "   -4.091            -153.383 controlDHT11:cntDHT4\|geradorMicrossegundo:gerador\|invertedSignal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695391310623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.987            -158.714 controlDHT11:cntDHT1\|geradorMicrossegundo:gerador\|invertedSignal  " "   -3.987            -158.714 controlDHT11:cntDHT1\|geradorMicrossegundo:gerador\|invertedSignal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695391310623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.847            -152.211 controlDHT11:cntDHT3\|geradorMicrossegundo:gerador\|invertedSignal  " "   -3.847            -152.211 controlDHT11:cntDHT3\|geradorMicrossegundo:gerador\|invertedSignal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695391310623 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695391310623 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.091 " "Worst-case hold slack is 0.091" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695391310632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695391310632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.091               0.000 baudRateGenerator:gerador\|baudRateReg\[0\]  " "    0.091               0.000 baudRateGenerator:gerador\|baudRateReg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695391310632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.319               0.000 clk  " "    0.319               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695391310632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391               0.000 controlDHT11:cntDHT3\|geradorMicrossegundo:gerador\|invertedSignal  " "    0.391               0.000 controlDHT11:cntDHT3\|geradorMicrossegundo:gerador\|invertedSignal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695391310632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391               0.000 controlDHT11:cntDHT5\|geradorMicrossegundo:gerador\|invertedSignal  " "    0.391               0.000 controlDHT11:cntDHT5\|geradorMicrossegundo:gerador\|invertedSignal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695391310632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.392               0.000 controlDHT11:cntDHT6\|geradorMicrossegundo:gerador\|invertedSignal  " "    0.392               0.000 controlDHT11:cntDHT6\|geradorMicrossegundo:gerador\|invertedSignal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695391310632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.393               0.000 controlDHT11:cntDHT0\|geradorMicrossegundo:gerador\|invertedSignal  " "    0.393               0.000 controlDHT11:cntDHT0\|geradorMicrossegundo:gerador\|invertedSignal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695391310632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.410               0.000 controlDHT11:cntDHT1\|geradorMicrossegundo:gerador\|invertedSignal  " "    0.410               0.000 controlDHT11:cntDHT1\|geradorMicrossegundo:gerador\|invertedSignal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695391310632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.410               0.000 controlDHT11:cntDHT2\|geradorMicrossegundo:gerador\|invertedSignal  " "    0.410               0.000 controlDHT11:cntDHT2\|geradorMicrossegundo:gerador\|invertedSignal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695391310632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.410               0.000 controlDHT11:cntDHT4\|geradorMicrossegundo:gerador\|invertedSignal  " "    0.410               0.000 controlDHT11:cntDHT4\|geradorMicrossegundo:gerador\|invertedSignal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695391310632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.410               0.000 controlDHT11:cntDHT7\|geradorMicrossegundo:gerador\|invertedSignal  " "    0.410               0.000 controlDHT11:cntDHT7\|geradorMicrossegundo:gerador\|invertedSignal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695391310632 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695391310632 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1695391310633 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1695391310634 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695391310635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695391310635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -596.670 clk  " "   -3.000            -596.670 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695391310635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285            -124.645 baudRateGenerator:gerador\|baudRateReg\[0\]  " "   -1.285            -124.645 baudRateGenerator:gerador\|baudRateReg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695391310635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -64.250 controlDHT11:cntDHT0\|geradorMicrossegundo:gerador\|invertedSignal  " "   -1.285             -64.250 controlDHT11:cntDHT0\|geradorMicrossegundo:gerador\|invertedSignal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695391310635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -64.250 controlDHT11:cntDHT1\|geradorMicrossegundo:gerador\|invertedSignal  " "   -1.285             -64.250 controlDHT11:cntDHT1\|geradorMicrossegundo:gerador\|invertedSignal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695391310635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -64.250 controlDHT11:cntDHT2\|geradorMicrossegundo:gerador\|invertedSignal  " "   -1.285             -64.250 controlDHT11:cntDHT2\|geradorMicrossegundo:gerador\|invertedSignal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695391310635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -64.250 controlDHT11:cntDHT3\|geradorMicrossegundo:gerador\|invertedSignal  " "   -1.285             -64.250 controlDHT11:cntDHT3\|geradorMicrossegundo:gerador\|invertedSignal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695391310635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -64.250 controlDHT11:cntDHT4\|geradorMicrossegundo:gerador\|invertedSignal  " "   -1.285             -64.250 controlDHT11:cntDHT4\|geradorMicrossegundo:gerador\|invertedSignal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695391310635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -64.250 controlDHT11:cntDHT5\|geradorMicrossegundo:gerador\|invertedSignal  " "   -1.285             -64.250 controlDHT11:cntDHT5\|geradorMicrossegundo:gerador\|invertedSignal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695391310635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -64.250 controlDHT11:cntDHT6\|geradorMicrossegundo:gerador\|invertedSignal  " "   -1.285             -64.250 controlDHT11:cntDHT6\|geradorMicrossegundo:gerador\|invertedSignal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695391310635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -64.250 controlDHT11:cntDHT7\|geradorMicrossegundo:gerador\|invertedSignal  " "   -1.285             -64.250 controlDHT11:cntDHT7\|geradorMicrossegundo:gerador\|invertedSignal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695391310635 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695391310635 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1695391310769 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1695391310792 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1695391311193 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1695391311313 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1695391311340 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1695391311340 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.222 " "Worst-case setup slack is -5.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695391311344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695391311344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.222           -1529.699 clk  " "   -5.222           -1529.699 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695391311344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.176            -291.652 baudRateGenerator:gerador\|baudRateReg\[0\]  " "   -4.176            -291.652 baudRateGenerator:gerador\|baudRateReg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695391311344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.028            -158.391 controlDHT11:cntDHT0\|geradorMicrossegundo:gerador\|invertedSignal  " "   -4.028            -158.391 controlDHT11:cntDHT0\|geradorMicrossegundo:gerador\|invertedSignal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695391311344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.973            -152.158 controlDHT11:cntDHT7\|geradorMicrossegundo:gerador\|invertedSignal  " "   -3.973            -152.158 controlDHT11:cntDHT7\|geradorMicrossegundo:gerador\|invertedSignal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695391311344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.873            -147.217 controlDHT11:cntDHT2\|geradorMicrossegundo:gerador\|invertedSignal  " "   -3.873            -147.217 controlDHT11:cntDHT2\|geradorMicrossegundo:gerador\|invertedSignal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695391311344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.749            -144.712 controlDHT11:cntDHT6\|geradorMicrossegundo:gerador\|invertedSignal  " "   -3.749            -144.712 controlDHT11:cntDHT6\|geradorMicrossegundo:gerador\|invertedSignal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695391311344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.702            -145.801 controlDHT11:cntDHT5\|geradorMicrossegundo:gerador\|invertedSignal  " "   -3.702            -145.801 controlDHT11:cntDHT5\|geradorMicrossegundo:gerador\|invertedSignal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695391311344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.658            -136.575 controlDHT11:cntDHT4\|geradorMicrossegundo:gerador\|invertedSignal  " "   -3.658            -136.575 controlDHT11:cntDHT4\|geradorMicrossegundo:gerador\|invertedSignal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695391311344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.558            -140.506 controlDHT11:cntDHT1\|geradorMicrossegundo:gerador\|invertedSignal  " "   -3.558            -140.506 controlDHT11:cntDHT1\|geradorMicrossegundo:gerador\|invertedSignal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695391311344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.469            -135.637 controlDHT11:cntDHT3\|geradorMicrossegundo:gerador\|invertedSignal  " "   -3.469            -135.637 controlDHT11:cntDHT3\|geradorMicrossegundo:gerador\|invertedSignal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695391311344 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695391311344 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.147 " "Worst-case hold slack is 0.147" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695391311356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695391311356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 baudRateGenerator:gerador\|baudRateReg\[0\]  " "    0.147               0.000 baudRateGenerator:gerador\|baudRateReg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695391311356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.292               0.000 clk  " "    0.292               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695391311356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 controlDHT11:cntDHT6\|geradorMicrossegundo:gerador\|invertedSignal  " "    0.343               0.000 controlDHT11:cntDHT6\|geradorMicrossegundo:gerador\|invertedSignal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695391311356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.344               0.000 controlDHT11:cntDHT0\|geradorMicrossegundo:gerador\|invertedSignal  " "    0.344               0.000 controlDHT11:cntDHT0\|geradorMicrossegundo:gerador\|invertedSignal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695391311356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.344               0.000 controlDHT11:cntDHT3\|geradorMicrossegundo:gerador\|invertedSignal  " "    0.344               0.000 controlDHT11:cntDHT3\|geradorMicrossegundo:gerador\|invertedSignal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695391311356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.344               0.000 controlDHT11:cntDHT5\|geradorMicrossegundo:gerador\|invertedSignal  " "    0.344               0.000 controlDHT11:cntDHT5\|geradorMicrossegundo:gerador\|invertedSignal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695391311356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.359               0.000 controlDHT11:cntDHT4\|geradorMicrossegundo:gerador\|invertedSignal  " "    0.359               0.000 controlDHT11:cntDHT4\|geradorMicrossegundo:gerador\|invertedSignal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695391311356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.360               0.000 controlDHT11:cntDHT2\|geradorMicrossegundo:gerador\|invertedSignal  " "    0.360               0.000 controlDHT11:cntDHT2\|geradorMicrossegundo:gerador\|invertedSignal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695391311356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.360               0.000 controlDHT11:cntDHT7\|geradorMicrossegundo:gerador\|invertedSignal  " "    0.360               0.000 controlDHT11:cntDHT7\|geradorMicrossegundo:gerador\|invertedSignal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695391311356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.361               0.000 controlDHT11:cntDHT1\|geradorMicrossegundo:gerador\|invertedSignal  " "    0.361               0.000 controlDHT11:cntDHT1\|geradorMicrossegundo:gerador\|invertedSignal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695391311356 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695391311356 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1695391311360 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1695391311363 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695391311367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695391311367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -596.670 clk  " "   -3.000            -596.670 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695391311367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285            -124.645 baudRateGenerator:gerador\|baudRateReg\[0\]  " "   -1.285            -124.645 baudRateGenerator:gerador\|baudRateReg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695391311367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -64.250 controlDHT11:cntDHT0\|geradorMicrossegundo:gerador\|invertedSignal  " "   -1.285             -64.250 controlDHT11:cntDHT0\|geradorMicrossegundo:gerador\|invertedSignal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695391311367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -64.250 controlDHT11:cntDHT1\|geradorMicrossegundo:gerador\|invertedSignal  " "   -1.285             -64.250 controlDHT11:cntDHT1\|geradorMicrossegundo:gerador\|invertedSignal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695391311367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -64.250 controlDHT11:cntDHT2\|geradorMicrossegundo:gerador\|invertedSignal  " "   -1.285             -64.250 controlDHT11:cntDHT2\|geradorMicrossegundo:gerador\|invertedSignal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695391311367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -64.250 controlDHT11:cntDHT3\|geradorMicrossegundo:gerador\|invertedSignal  " "   -1.285             -64.250 controlDHT11:cntDHT3\|geradorMicrossegundo:gerador\|invertedSignal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695391311367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -64.250 controlDHT11:cntDHT4\|geradorMicrossegundo:gerador\|invertedSignal  " "   -1.285             -64.250 controlDHT11:cntDHT4\|geradorMicrossegundo:gerador\|invertedSignal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695391311367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -64.250 controlDHT11:cntDHT5\|geradorMicrossegundo:gerador\|invertedSignal  " "   -1.285             -64.250 controlDHT11:cntDHT5\|geradorMicrossegundo:gerador\|invertedSignal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695391311367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -64.250 controlDHT11:cntDHT6\|geradorMicrossegundo:gerador\|invertedSignal  " "   -1.285             -64.250 controlDHT11:cntDHT6\|geradorMicrossegundo:gerador\|invertedSignal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695391311367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -64.250 controlDHT11:cntDHT7\|geradorMicrossegundo:gerador\|invertedSignal  " "   -1.285             -64.250 controlDHT11:cntDHT7\|geradorMicrossegundo:gerador\|invertedSignal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695391311367 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695391311367 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1695391311566 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1695391311682 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1695391311690 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1695391311690 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.642 " "Worst-case setup slack is -2.642" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695391311697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695391311697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.642            -656.867 clk  " "   -2.642            -656.867 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695391311697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.750            -111.072 baudRateGenerator:gerador\|baudRateReg\[0\]  " "   -1.750            -111.072 baudRateGenerator:gerador\|baudRateReg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695391311697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.598             -60.602 controlDHT11:cntDHT0\|geradorMicrossegundo:gerador\|invertedSignal  " "   -1.598             -60.602 controlDHT11:cntDHT0\|geradorMicrossegundo:gerador\|invertedSignal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695391311697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.567             -56.833 controlDHT11:cntDHT7\|geradorMicrossegundo:gerador\|invertedSignal  " "   -1.567             -56.833 controlDHT11:cntDHT7\|geradorMicrossegundo:gerador\|invertedSignal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695391311697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.533             -55.271 controlDHT11:cntDHT2\|geradorMicrossegundo:gerador\|invertedSignal  " "   -1.533             -55.271 controlDHT11:cntDHT2\|geradorMicrossegundo:gerador\|invertedSignal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695391311697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.488             -54.949 controlDHT11:cntDHT5\|geradorMicrossegundo:gerador\|invertedSignal  " "   -1.488             -54.949 controlDHT11:cntDHT5\|geradorMicrossegundo:gerador\|invertedSignal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695391311697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.470             -53.383 controlDHT11:cntDHT6\|geradorMicrossegundo:gerador\|invertedSignal  " "   -1.470             -53.383 controlDHT11:cntDHT6\|geradorMicrossegundo:gerador\|invertedSignal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695391311697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.454             -49.973 controlDHT11:cntDHT4\|geradorMicrossegundo:gerador\|invertedSignal  " "   -1.454             -49.973 controlDHT11:cntDHT4\|geradorMicrossegundo:gerador\|invertedSignal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695391311697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.375             -51.312 controlDHT11:cntDHT1\|geradorMicrossegundo:gerador\|invertedSignal  " "   -1.375             -51.312 controlDHT11:cntDHT1\|geradorMicrossegundo:gerador\|invertedSignal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695391311697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.359             -48.389 controlDHT11:cntDHT3\|geradorMicrossegundo:gerador\|invertedSignal  " "   -1.359             -48.389 controlDHT11:cntDHT3\|geradorMicrossegundo:gerador\|invertedSignal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695391311697 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695391311697 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.100 " "Worst-case hold slack is 0.100" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695391311712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695391311712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.100               0.000 clk  " "    0.100               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695391311712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177               0.000 controlDHT11:cntDHT0\|geradorMicrossegundo:gerador\|invertedSignal  " "    0.177               0.000 controlDHT11:cntDHT0\|geradorMicrossegundo:gerador\|invertedSignal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695391311712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177               0.000 controlDHT11:cntDHT3\|geradorMicrossegundo:gerador\|invertedSignal  " "    0.177               0.000 controlDHT11:cntDHT3\|geradorMicrossegundo:gerador\|invertedSignal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695391311712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177               0.000 controlDHT11:cntDHT6\|geradorMicrossegundo:gerador\|invertedSignal  " "    0.177               0.000 controlDHT11:cntDHT6\|geradorMicrossegundo:gerador\|invertedSignal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695391311712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 controlDHT11:cntDHT5\|geradorMicrossegundo:gerador\|invertedSignal  " "    0.178               0.000 controlDHT11:cntDHT5\|geradorMicrossegundo:gerador\|invertedSignal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695391311712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 baudRateGenerator:gerador\|baudRateReg\[0\]  " "    0.180               0.000 baudRateGenerator:gerador\|baudRateReg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695391311712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 controlDHT11:cntDHT1\|geradorMicrossegundo:gerador\|invertedSignal  " "    0.185               0.000 controlDHT11:cntDHT1\|geradorMicrossegundo:gerador\|invertedSignal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695391311712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 controlDHT11:cntDHT2\|geradorMicrossegundo:gerador\|invertedSignal  " "    0.185               0.000 controlDHT11:cntDHT2\|geradorMicrossegundo:gerador\|invertedSignal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695391311712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 controlDHT11:cntDHT4\|geradorMicrossegundo:gerador\|invertedSignal  " "    0.185               0.000 controlDHT11:cntDHT4\|geradorMicrossegundo:gerador\|invertedSignal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695391311712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 controlDHT11:cntDHT7\|geradorMicrossegundo:gerador\|invertedSignal  " "    0.185               0.000 controlDHT11:cntDHT7\|geradorMicrossegundo:gerador\|invertedSignal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695391311712 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695391311712 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1695391311718 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1695391311725 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695391311732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695391311732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -494.870 clk  " "   -3.000            -494.870 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695391311732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -97.000 baudRateGenerator:gerador\|baudRateReg\[0\]  " "   -1.000             -97.000 baudRateGenerator:gerador\|baudRateReg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695391311732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -50.000 controlDHT11:cntDHT0\|geradorMicrossegundo:gerador\|invertedSignal  " "   -1.000             -50.000 controlDHT11:cntDHT0\|geradorMicrossegundo:gerador\|invertedSignal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695391311732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -50.000 controlDHT11:cntDHT1\|geradorMicrossegundo:gerador\|invertedSignal  " "   -1.000             -50.000 controlDHT11:cntDHT1\|geradorMicrossegundo:gerador\|invertedSignal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695391311732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -50.000 controlDHT11:cntDHT2\|geradorMicrossegundo:gerador\|invertedSignal  " "   -1.000             -50.000 controlDHT11:cntDHT2\|geradorMicrossegundo:gerador\|invertedSignal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695391311732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -50.000 controlDHT11:cntDHT3\|geradorMicrossegundo:gerador\|invertedSignal  " "   -1.000             -50.000 controlDHT11:cntDHT3\|geradorMicrossegundo:gerador\|invertedSignal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695391311732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -50.000 controlDHT11:cntDHT4\|geradorMicrossegundo:gerador\|invertedSignal  " "   -1.000             -50.000 controlDHT11:cntDHT4\|geradorMicrossegundo:gerador\|invertedSignal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695391311732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -50.000 controlDHT11:cntDHT5\|geradorMicrossegundo:gerador\|invertedSignal  " "   -1.000             -50.000 controlDHT11:cntDHT5\|geradorMicrossegundo:gerador\|invertedSignal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695391311732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -50.000 controlDHT11:cntDHT6\|geradorMicrossegundo:gerador\|invertedSignal  " "   -1.000             -50.000 controlDHT11:cntDHT6\|geradorMicrossegundo:gerador\|invertedSignal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695391311732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -50.000 controlDHT11:cntDHT7\|geradorMicrossegundo:gerador\|invertedSignal  " "   -1.000             -50.000 controlDHT11:cntDHT7\|geradorMicrossegundo:gerador\|invertedSignal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695391311732 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695391311732 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1695391312286 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1695391312286 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "524 " "Peak virtual memory: 524 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695391312386 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 22 11:01:52 2023 " "Processing ended: Fri Sep 22 11:01:52 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695391312386 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695391312386 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695391312386 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1695391312386 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1695391313099 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695391313099 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 22 11:01:53 2023 " "Processing started: Fri Sep 22 11:01:53 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695391313099 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1695391313099 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off PBLSD -c PBLSD " "Command: quartus_eda --read_settings_files=off --write_settings_files=off PBLSD -c PBLSD" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1695391313100 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1695391313328 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PBLSD.vo /home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/simulation/modelsim/ simulation " "Generated file PBLSD.vo in folder \"/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1695391313612 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "608 " "Peak virtual memory: 608 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695391313632 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 22 11:01:53 2023 " "Processing ended: Fri Sep 22 11:01:53 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695391313632 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695391313632 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695391313632 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1695391313632 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 37 s " "Quartus Prime Full Compilation was successful. 0 errors, 37 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1695391313739 ""}
