# LAB_2:
Implementation of a given logic gate circuit using systemverilog
## GIVEN CIRCUIT:
![given_circuit diagram](./docs/dsd_circuit_given.png)
## MY IMPLEMENTATION:
![circuit_diagram_of_my_implementation](./docs/my_implementation.png)
