port_names
  auto_tl_master_xing_out_a_ready
  auto_tl_master_xing_out_a_valid
  auto_tl_master_xing_out_a_bits_opcode
  auto_tl_master_xing_out_a_bits_param
  auto_tl_master_xing_out_a_bits_size
  auto_tl_master_xing_out_a_bits_source
  auto_tl_master_xing_out_a_bits_address
  auto_tl_master_xing_out_a_bits_mask
  auto_tl_master_xing_out_a_bits_data
  auto_tl_master_xing_out_a_bits_corrupt
  auto_tl_master_xing_out_b_ready
  auto_tl_master_xing_out_b_valid
  auto_tl_master_xing_out_b_bits_opcode
  auto_tl_master_xing_out_b_bits_param
  auto_tl_master_xing_out_b_bits_size
  auto_tl_master_xing_out_b_bits_source
  auto_tl_master_xing_out_b_bits_address
  auto_tl_master_xing_out_b_bits_mask
  auto_tl_master_xing_out_b_bits_data
  auto_tl_master_xing_out_b_bits_corrupt
  auto_tl_master_xing_out_c_ready
  auto_tl_master_xing_out_c_valid
  auto_tl_master_xing_out_c_bits_opcode
  auto_tl_master_xing_out_c_bits_param
  auto_tl_master_xing_out_c_bits_size
  auto_tl_master_xing_out_c_bits_source
  auto_tl_master_xing_out_c_bits_address
  auto_tl_master_xing_out_c_bits_data
  auto_tl_master_xing_out_c_bits_corrupt
  auto_tl_master_xing_out_d_ready
  auto_tl_master_xing_out_d_valid
  auto_tl_master_xing_out_d_bits_opcode
  auto_tl_master_xing_out_d_bits_param
  auto_tl_master_xing_out_d_bits_size
  auto_tl_master_xing_out_d_bits_source
  auto_tl_master_xing_out_d_bits_sink
  auto_tl_master_xing_out_d_bits_denied
  auto_tl_master_xing_out_d_bits_data
  auto_tl_master_xing_out_d_bits_corrupt
  auto_tl_master_xing_out_e_ready
  auto_tl_master_xing_out_e_valid
  auto_tl_master_xing_out_e_bits_sink
  constants_reset_vector
  auto_int_in_xing_in_2_sync_0
  auto_int_in_xing_in_1_sync_0
  auto_int_in_xing_in_0_sync_0
  auto_int_in_xing_in_0_sync_1

monitor_pc
  core.rob_io_commit_uops_0_debug_pc

monitor_valid
  core.rob_io_commit_valids_0
