<?xml version="1.0" encoding="UTF-8"?>
<BaliMessageLog>
    <Task name="Synplify_Synthesis">
        <Message>
            <ID>2011000</ID>
            <Severity>Info</Severity>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;C:\Users\reeve\git\UCT-FPGA-Course-2022\Projects\Counter\UART_Packets.v&quot;:65:0:65:5|Pruning unused register txBuffer.SoP. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\Users\reeve\git\UCT-FPGA-Course-2022\Projects\Counter\UART_Packets.v</Navigation>
            <Navigation>65</Navigation>
            <Navigation>0</Navigation>
            <Navigation>65</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Pruning unused register txBuffer.SoP. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL246 :&quot;C:\Users\reeve\git\UCT-FPGA-Course-2022\Projects\Counter\Registers.v&quot;:17:22:17:29|Input port bits 31 to 8 of ipWrData[31:0] are unused. Assign logic for all port bits or change the input port size.</Dynamic>
            <Navigation>CL246</Navigation>
            <Navigation>C:\Users\reeve\git\UCT-FPGA-Course-2022\Projects\Counter\Registers.v</Navigation>
            <Navigation>17</Navigation>
            <Navigation>22</Navigation>
            <Navigation>17</Navigation>
            <Navigation>29</Navigation>
            <Navigation>Input port bits 31 to 8 of ipWrData[31:0] are unused. Assign logic for all port bits or change the input port size.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL246 :&quot;C:\Users\reeve\git\UCT-FPGA-Course-2022\Projects\Counter\Controller.v&quot;:14:22:14:31|Input port bits 18 to 11 of ipRxStream[34:0] are unused. Assign logic for all port bits or change the input port size.</Dynamic>
            <Navigation>CL246</Navigation>
            <Navigation>C:\Users\reeve\git\UCT-FPGA-Course-2022\Projects\Counter\Controller.v</Navigation>
            <Navigation>14</Navigation>
            <Navigation>22</Navigation>
            <Navigation>14</Navigation>
            <Navigation>31</Navigation>
            <Navigation>Input port bits 18 to 11 of ipRxStream[34:0] are unused. Assign logic for all port bits or change the input port size.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL247 :&quot;C:\Users\reeve\git\UCT-FPGA-Course-2022\Projects\Counter\Controller.v&quot;:14:22:14:31|Input port bit 9 of ipRxStream[34:0] is unused</Dynamic>
            <Navigation>CL247</Navigation>
            <Navigation>C:\Users\reeve\git\UCT-FPGA-Course-2022\Projects\Counter\Controller.v</Navigation>
            <Navigation>14</Navigation>
            <Navigation>22</Navigation>
            <Navigation>14</Navigation>
            <Navigation>31</Navigation>
            <Navigation>Input port bit 9 of ipRxStream[34:0] is unused</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL247 :&quot;C:\Users\reeve\git\UCT-FPGA-Course-2022\Projects\Counter\UART_Packets.v&quot;:8:21:8:30|Input port bit 10 of ipTxStream[34:0] is unused</Dynamic>
            <Navigation>CL247</Navigation>
            <Navigation>C:\Users\reeve\git\UCT-FPGA-Course-2022\Projects\Counter\UART_Packets.v</Navigation>
            <Navigation>8</Navigation>
            <Navigation>21</Navigation>
            <Navigation>8</Navigation>
            <Navigation>30</Navigation>
            <Navigation>Input port bit 10 of ipTxStream[34:0] is unused</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>&quot;c:/users/reeve/git/uct-fpga-course-2022/projects/counter/counter.fdc&quot;:6:0:6:0|Duplicate parameter &quot;-syn_tdm&quot; and &quot;-disable&quot; for param &quot;-&quot;. Check if any short form of the parameter is specified. This could cause incorrect CC result. Constraint will be disabled.</Dynamic>
            <Navigation></Navigation>
            <Navigation>c:/users/reeve/git/uct-fpga-course-2022/projects/counter/counter.fdc</Navigation>
            <Navigation>6</Navigation>
            <Navigation>0</Navigation>
            <Navigation>6</Navigation>
            <Navigation>0</Navigation>
            <Navigation>Duplicate parameter &quot;-syn_tdm&quot; and &quot;-disable&quot; for param &quot;-&quot;. Check if any short form of the parameter is specified. This could cause incorrect CC result. Constraint will be disabled.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>&quot;c:/users/reeve/git/uct-fpga-course-2022/projects/counter/counter.fdc&quot;:7:0:7:0|Duplicate parameter &quot;-syn_tdm&quot; and &quot;-disable&quot; for param &quot;-&quot;. Check if any short form of the parameter is specified. This could cause incorrect CC result. Constraint will be disabled.</Dynamic>
            <Navigation></Navigation>
            <Navigation>c:/users/reeve/git/uct-fpga-course-2022/projects/counter/counter.fdc</Navigation>
            <Navigation>7</Navigation>
            <Navigation>0</Navigation>
            <Navigation>7</Navigation>
            <Navigation>0</Navigation>
            <Navigation>Duplicate parameter &quot;-syn_tdm&quot; and &quot;-disable&quot; for param &quot;-&quot;. Check if any short form of the parameter is specified. This could cause incorrect CC result. Constraint will be disabled.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>&quot;c:/users/reeve/git/uct-fpga-course-2022/projects/counter/counter.fdc&quot;:8:0:8:0|Duplicate parameter &quot;-syn_tdm&quot; and &quot;-disable&quot; for param &quot;-&quot;. Check if any short form of the parameter is specified. This could cause incorrect CC result. Constraint will be disabled.</Dynamic>
            <Navigation></Navigation>
            <Navigation>c:/users/reeve/git/uct-fpga-course-2022/projects/counter/counter.fdc</Navigation>
            <Navigation>8</Navigation>
            <Navigation>0</Navigation>
            <Navigation>8</Navigation>
            <Navigation>0</Navigation>
            <Navigation>Duplicate parameter &quot;-syn_tdm&quot; and &quot;-disable&quot; for param &quot;-&quot;. Check if any short form of the parameter is specified. This could cause incorrect CC result. Constraint will be disabled.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>&quot;c:/users/reeve/git/uct-fpga-course-2022/projects/counter/counter.fdc&quot;:9:0:9:0|Duplicate parameter &quot;-syn_tdm&quot; and &quot;-disable&quot; for param &quot;-&quot;. Check if any short form of the parameter is specified. This could cause incorrect CC result. Constraint will be disabled.</Dynamic>
            <Navigation></Navigation>
            <Navigation>c:/users/reeve/git/uct-fpga-course-2022/projects/counter/counter.fdc</Navigation>
            <Navigation>9</Navigation>
            <Navigation>0</Navigation>
            <Navigation>9</Navigation>
            <Navigation>0</Navigation>
            <Navigation>Duplicate parameter &quot;-syn_tdm&quot; and &quot;-disable&quot; for param &quot;-&quot;. Check if any short form of the parameter is specified. This could cause incorrect CC result. Constraint will be disabled.</Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>MF499 |Found issues with constraints. Check report file C:\Users\reeve\git\UCT-FPGA-Course-2022\Projects\Counter\impl1\Counter_impl1_scck.rpt.</Dynamic>
            <Navigation>MF499</Navigation>
            <Navigation>Found issues with constraints. Check report file C:\Users\reeve\git\UCT-FPGA-Course-2022\Projects\Counter\impl1\Counter_impl1_scck.rpt.</Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved.</Dynamic>
            <Navigation>FX474</Navigation>
            <Navigation>User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MO129 :&quot;c:\users\reeve\git\uct-fpga-course-2022\projects\counter\uart_packets.v&quot;:65:0:65:5|Sequential instance Packetiser.txBuffer.Length[0] is reduced to a combinational gate by constant propagation.</Dynamic>
            <Navigation>MO129</Navigation>
            <Navigation>c:\users\reeve\git\uct-fpga-course-2022\projects\counter\uart_packets.v</Navigation>
            <Navigation>65</Navigation>
            <Navigation>0</Navigation>
            <Navigation>65</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Sequential instance Packetiser.txBuffer.Length[0] is reduced to a combinational gate by constant propagation.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MO129 :&quot;c:\users\reeve\git\uct-fpga-course-2022\projects\counter\uart_packets.v&quot;:65:0:65:5|Sequential instance Packetiser.txBuffer.Length[2] is reduced to a combinational gate by constant propagation.</Dynamic>
            <Navigation>MO129</Navigation>
            <Navigation>c:\users\reeve\git\uct-fpga-course-2022\projects\counter\uart_packets.v</Navigation>
            <Navigation>65</Navigation>
            <Navigation>0</Navigation>
            <Navigation>65</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Sequential instance Packetiser.txBuffer.Length[2] is reduced to a combinational gate by constant propagation.</Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>MF511 |Found issues with constraints. Please check constraint checker report &quot;C:\Users\reeve\git\UCT-FPGA-Course-2022\Projects\Counter\impl1\Counter_impl1_cck.rpt&quot; .</Dynamic>
            <Navigation>MF511</Navigation>
            <Navigation>Found issues with constraints. Please check constraint checker report &quot;C:\Users\reeve\git\UCT-FPGA-Course-2022\Projects\Counter\impl1\Counter_impl1_cck.rpt&quot; .</Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved.</Dynamic>
            <Navigation>FX474</Navigation>
            <Navigation>User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. </Navigation>
        </Message>
    </Task>
</BaliMessageLog>