// Seed: 1337278956
module module_0 #(
    parameter id_23 = 32'd22,
    parameter id_24 = 32'd69
) (
    input wire id_0,
    input supply0 id_1,
    output uwire id_2,
    input wand id_3,
    output tri0 id_4
    , id_18,
    output tri0 id_5,
    input supply1 id_6,
    input tri0 id_7,
    output wand id_8,
    input tri0 id_9,
    output tri0 id_10,
    output tri1 id_11,
    output uwire id_12,
    input wire id_13,
    input wand id_14,
    output tri0 id_15,
    input wor id_16
);
  wand id_19 = 1;
  id_20(
      .id_0(id_5), .id_1(1), .id_2((1))
  );
  uwire id_21;
  always @(posedge id_16);
  wire id_22;
  defparam id_23.id_24 = id_21; id_25(
      .id_0(1), .id_1(1), .id_2(id_22), .id_3(id_23), .id_4(1), .id_5(id_12)
  );
  initial id_11 = 1;
endmodule
program module_1 (
    output tri id_0,
    output logic id_1,
    input supply1 id_2,
    input uwire id_3,
    input uwire id_4,
    input wor id_5,
    input uwire id_6
    , id_11, id_12,
    output tri id_7,
    input tri1 id_8,
    output tri id_9
);
  initial begin : LABEL_0
    if (1'b0) begin : LABEL_0
      id_1 <= 1;
    end
  end
  wire id_13;
  module_0 modCall_1 (
      id_8,
      id_5,
      id_9,
      id_5,
      id_9,
      id_9,
      id_4,
      id_6,
      id_9,
      id_8,
      id_7,
      id_0,
      id_0,
      id_8,
      id_8,
      id_7,
      id_2
  );
  assign modCall_1.type_10 = 0;
endprogram
