@E: CD200 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\dsw_pwrok.vhd":49:6:49:14|Misspelled variable, signal or procedure name?
@E: Parse errors encountered - exiting

