// Seed: 1215293140
module module_0;
  always id_1.id_1 <= id_1 << -1'b0;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    output uwire id_1,
    input tri id_2,
    input supply1 id_3
);
  integer
      id_5 (
          .id_0(id_2),
          .id_1(1),
          .id_2(-1),
          .id_3(id_1),
          .id_4(id_3),
          .id_5(id_0),
          .id_6(-1)
      ),
      id_6 = id_6;
  module_0 modCall_1 ();
  wire id_7;
  xnor primCall (id_0, id_2, id_3, id_5, id_6);
endmodule
