Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_rv_pl_axi_behav xil_defaultlib.tb_rv_pl_axi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/thoch/Documents/HDL/riscv-fpga/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/Pipeline_top.v" Line 3. Module rv_pl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/thoch/Documents/HDL/riscv-fpga/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/Register_File.v" Line 1. Module Register_File doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/thoch/Documents/HDL/riscv-fpga/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/Datapath.v" Line 3. Module Datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/thoch/Documents/HDL/riscv-fpga/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/Mux.v" Line 1. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/thoch/Documents/HDL/riscv-fpga/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/flops.v" Line 11. Module flopenr(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/thoch/Documents/HDL/riscv-fpga/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/flops.v" Line 32. Module flopenclr(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/thoch/Documents/HDL/riscv-fpga/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/flops.v" Line 32. Module flopenclr(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/thoch/Documents/HDL/riscv-fpga/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/flops.v" Line 32. Module flopenclr(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/thoch/Documents/HDL/riscv-fpga/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/Sign_Extend.v" Line 3. Module Sign_Extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/thoch/Documents/HDL/riscv-fpga/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/flops.v" Line 21. Module flopclr(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/thoch/Documents/HDL/riscv-fpga/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/flops.v" Line 21. Module flopclr(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/thoch/Documents/HDL/riscv-fpga/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/flops.v" Line 21. Module flopclr(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/thoch/Documents/HDL/riscv-fpga/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/flops.v" Line 21. Module flopclr(WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/thoch/Documents/HDL/riscv-fpga/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/flops.v" Line 21. Module flopclr(WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/thoch/Documents/HDL/riscv-fpga/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/flops.v" Line 21. Module flopclr(WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/thoch/Documents/HDL/riscv-fpga/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/flops.v" Line 21. Module flopclr(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/thoch/Documents/HDL/riscv-fpga/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/flops.v" Line 21. Module flopclr(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/thoch/Documents/HDL/riscv-fpga/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/Mux.v" Line 9. Module mux3(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/thoch/Documents/HDL/riscv-fpga/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/Mux.v" Line 9. Module mux3(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/thoch/Documents/HDL/riscv-fpga/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/Mux.v" Line 1. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/thoch/Documents/HDL/riscv-fpga/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/ALU.v" Line 3. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/thoch/Documents/HDL/riscv-fpga/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/flops.v" Line 1. Module flopr(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/thoch/Documents/HDL/riscv-fpga/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/flops.v" Line 1. Module flopr(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/thoch/Documents/HDL/riscv-fpga/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/flops.v" Line 1. Module flopr(WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/thoch/Documents/HDL/riscv-fpga/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/flops.v" Line 1. Module flopr(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/thoch/Documents/HDL/riscv-fpga/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/flops.v" Line 1. Module flopr(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/thoch/Documents/HDL/riscv-fpga/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/flops.v" Line 1. Module flopr(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/thoch/Documents/HDL/riscv-fpga/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/flops.v" Line 1. Module flopr(WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/thoch/Documents/HDL/riscv-fpga/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/flops.v" Line 1. Module flopr(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/thoch/Documents/HDL/riscv-fpga/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/Mux.v" Line 9. Module mux3(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/thoch/Documents/HDL/riscv-fpga/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/Controller.v" Line 3. Module Controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/thoch/Documents/HDL/riscv-fpga/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/Op_Decoder.v" Line 3. Module Op_Decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/thoch/Documents/HDL/riscv-fpga/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/ALU_Decoder.v" Line 3. Module ALU_Decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/thoch/Documents/HDL/riscv-fpga/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/flops.v" Line 21. Module flopclr(WIDTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/thoch/Documents/HDL/riscv-fpga/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/flops.v" Line 21. Module flopclr(WIDTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/thoch/Documents/HDL/riscv-fpga/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/flops.v" Line 21. Module flopclr(WIDTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/thoch/Documents/HDL/riscv-fpga/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/flops.v" Line 21. Module flopclr(WIDTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/thoch/Documents/HDL/riscv-fpga/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/flops.v" Line 21. Module flopclr(WIDTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/thoch/Documents/HDL/riscv-fpga/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/flops.v" Line 21. Module flopclr(WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/thoch/Documents/HDL/riscv-fpga/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/flops.v" Line 21. Module flopclr(WIDTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/thoch/Documents/HDL/riscv-fpga/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/flops.v" Line 1. Module flopr(WIDTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/thoch/Documents/HDL/riscv-fpga/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/flops.v" Line 1. Module flopr(WIDTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/thoch/Documents/HDL/riscv-fpga/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/flops.v" Line 1. Module flopr(WIDTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/thoch/Documents/HDL/riscv-fpga/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/flops.v" Line 1. Module flopr(WIDTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/thoch/Documents/HDL/riscv-fpga/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/flops.v" Line 1. Module flopr(WIDTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/thoch/Documents/HDL/riscv-fpga/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/Hazard_Unit.v" Line 1. Module Hazard_Unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/thoch/Documents/HDL/riscv-fpga/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/Pipeline_top.v" Line 3. Module rv_pl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/thoch/Documents/HDL/riscv-fpga/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/Register_File.v" Line 1. Module Register_File doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/thoch/Documents/HDL/riscv-fpga/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/Datapath.v" Line 3. Module Datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/thoch/Documents/HDL/riscv-fpga/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/Mux.v" Line 1. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/thoch/Documents/HDL/riscv-fpga/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/flops.v" Line 11. Module flopenr(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/thoch/Documents/HDL/riscv-fpga/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/flops.v" Line 32. Module flopenclr(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/thoch/Documents/HDL/riscv-fpga/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/flops.v" Line 32. Module flopenclr(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/thoch/Documents/HDL/riscv-fpga/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/flops.v" Line 32. Module flopenclr(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/thoch/Documents/HDL/riscv-fpga/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/Sign_Extend.v" Line 3. Module Sign_Extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/thoch/Documents/HDL/riscv-fpga/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/flops.v" Line 21. Module flopclr(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/thoch/Documents/HDL/riscv-fpga/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/flops.v" Line 21. Module flopclr(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/thoch/Documents/HDL/riscv-fpga/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/flops.v" Line 21. Module flopclr(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/thoch/Documents/HDL/riscv-fpga/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/flops.v" Line 21. Module flopclr(WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/thoch/Documents/HDL/riscv-fpga/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/flops.v" Line 21. Module flopclr(WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/thoch/Documents/HDL/riscv-fpga/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/flops.v" Line 21. Module flopclr(WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/thoch/Documents/HDL/riscv-fpga/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/flops.v" Line 21. Module flopclr(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/thoch/Documents/HDL/riscv-fpga/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/flops.v" Line 21. Module flopclr(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/thoch/Documents/HDL/riscv-fpga/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/Mux.v" Line 9. Module mux3(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/thoch/Documents/HDL/riscv-fpga/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/Mux.v" Line 9. Module mux3(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/thoch/Documents/HDL/riscv-fpga/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/Mux.v" Line 1. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/thoch/Documents/HDL/riscv-fpga/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/ALU.v" Line 3. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/thoch/Documents/HDL/riscv-fpga/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/flops.v" Line 1. Module flopr(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/thoch/Documents/HDL/riscv-fpga/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/flops.v" Line 1. Module flopr(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/thoch/Documents/HDL/riscv-fpga/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/flops.v" Line 1. Module flopr(WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/thoch/Documents/HDL/riscv-fpga/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/flops.v" Line 1. Module flopr(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/thoch/Documents/HDL/riscv-fpga/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/flops.v" Line 1. Module flopr(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/thoch/Documents/HDL/riscv-fpga/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/flops.v" Line 1. Module flopr(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/thoch/Documents/HDL/riscv-fpga/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/flops.v" Line 1. Module flopr(WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/thoch/Documents/HDL/riscv-fpga/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/flops.v" Line 1. Module flopr(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/thoch/Documents/HDL/riscv-fpga/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/Mux.v" Line 9. Module mux3(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/thoch/Documents/HDL/riscv-fpga/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/Controller.v" Line 3. Module Controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/thoch/Documents/HDL/riscv-fpga/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/Op_Decoder.v" Line 3. Module Op_Decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/thoch/Documents/HDL/riscv-fpga/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/ALU_Decoder.v" Line 3. Module ALU_Decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/thoch/Documents/HDL/riscv-fpga/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/flops.v" Line 21. Module flopclr(WIDTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/thoch/Documents/HDL/riscv-fpga/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/flops.v" Line 21. Module flopclr(WIDTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/thoch/Documents/HDL/riscv-fpga/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/flops.v" Line 21. Module flopclr(WIDTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/thoch/Documents/HDL/riscv-fpga/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/flops.v" Line 21. Module flopclr(WIDTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/thoch/Documents/HDL/riscv-fpga/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/flops.v" Line 21. Module flopclr(WIDTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/thoch/Documents/HDL/riscv-fpga/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/flops.v" Line 21. Module flopclr(WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/thoch/Documents/HDL/riscv-fpga/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/flops.v" Line 21. Module flopclr(WIDTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/thoch/Documents/HDL/riscv-fpga/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/flops.v" Line 1. Module flopr(WIDTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/thoch/Documents/HDL/riscv-fpga/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/flops.v" Line 1. Module flopr(WIDTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/thoch/Documents/HDL/riscv-fpga/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/flops.v" Line 1. Module flopr(WIDTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/thoch/Documents/HDL/riscv-fpga/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/flops.v" Line 1. Module flopr(WIDTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/thoch/Documents/HDL/riscv-fpga/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/flops.v" Line 1. Module flopr(WIDTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/thoch/Documents/HDL/riscv-fpga/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/Hazard_Unit.v" Line 1. Module Hazard_Unit doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenclr(WIDTH=32)
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.flopclr(WIDTH=32)
Compiling module xil_defaultlib.flopclr(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.Op_Decoder
Compiling module xil_defaultlib.ALU_Decoder
Compiling module xil_defaultlib.flopclr(WIDTH=1)
Compiling module xil_defaultlib.flopclr(WIDTH=2)
Compiling module xil_defaultlib.flopclr(WIDTH=4)
Compiling module xil_defaultlib.flopr(WIDTH=1)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.Hazard_Unit
Compiling module xil_defaultlib.rv_pl
Compiling module xil_defaultlib.tb_rv_pl_axi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_rv_pl_axi_behav
