{
  "board": {
    "3dviewports": [],
    "design_settings": {
      "defaults": {
        "apply_defaults_to_fp_fields": false,
        "apply_defaults_to_fp_shapes": false,
        "apply_defaults_to_fp_text": false,
        "board_outline_line_width": 0.05,
        "copper_line_width": 0.2,
        "copper_text_italic": false,
        "copper_text_size_h": 1.5,
        "copper_text_size_v": 1.5,
        "copper_text_thickness": 0.3,
        "copper_text_upright": false,
        "courtyard_line_width": 0.05,
        "dimension_precision": 4,
        "dimension_units": 3,
        "dimensions": {
          "arrow_length": 1270000,
          "extension_offset": 500000,
          "keep_text_aligned": true,
          "suppress_zeroes": true,
          "text_position": 0,
          "units_format": 0
        },
        "fab_line_width": 0.1,
        "fab_text_italic": false,
        "fab_text_size_h": 1.0,
        "fab_text_size_v": 1.0,
        "fab_text_thickness": 0.15,
        "fab_text_upright": false,
        "other_line_width": 0.1,
        "other_text_italic": false,
        "other_text_size_h": 1.0,
        "other_text_size_v": 1.0,
        "other_text_thickness": 0.15,
        "other_text_upright": false,
        "pads": {
          "drill": 2.2,
          "height": 3.8,
          "width": 3.8
        },
        "silk_line_width": 0.1,
        "silk_text_italic": false,
        "silk_text_size_h": 1.0,
        "silk_text_size_v": 1.0,
        "silk_text_thickness": 0.1,
        "silk_text_upright": false,
        "zones": {
          "min_clearance": 0.1
        }
      },
      "diff_pair_dimensions": [
        {
          "gap": 0.0,
          "via_gap": 0.0,
          "width": 0.0
        }
      ],
      "drc_exclusions": [],
      "meta": {
        "version": 2
      },
      "rule_severities": {
        "annular_width": "error",
        "clearance": "error",
        "connection_width": "error",
        "copper_edge_clearance": "error",
        "copper_sliver": "error",
        "courtyards_overlap": "error",
        "creepage": "error",
        "diff_pair_gap_out_of_range": "error",
        "diff_pair_uncoupled_length_too_long": "error",
        "drill_out_of_range": "error",
        "duplicate_footprints": "error",
        "extra_footprint": "error",
        "footprint": "error",
        "footprint_filters_mismatch": "error",
        "footprint_symbol_mismatch": "error",
        "footprint_type_mismatch": "warning",
        "hole_clearance": "error",
        "hole_to_hole": "warning",
        "holes_co_located": "warning",
        "invalid_outline": "error",
        "isolated_copper": "error",
        "item_on_disabled_layer": "error",
        "items_not_allowed": "error",
        "length_out_of_range": "error",
        "lib_footprint_issues": "error",
        "lib_footprint_mismatch": "error",
        "malformed_courtyard": "error",
        "microvia_drill_out_of_range": "error",
        "mirrored_text_on_front_layer": "error",
        "missing_courtyard": "error",
        "missing_footprint": "error",
        "net_conflict": "error",
        "nonmirrored_text_on_back_layer": "error",
        "npth_inside_courtyard": "error",
        "padstack": "warning",
        "pth_inside_courtyard": "error",
        "shorting_items": "error",
        "silk_edge_clearance": "error",
        "silk_over_copper": "error",
        "silk_overlap": "error",
        "skew_out_of_range": "error",
        "solder_mask_bridge": "error",
        "starved_thermal": "error",
        "text_height": "error",
        "text_on_edge_cuts": "error",
        "text_thickness": "error",
        "through_hole_pad_without_hole": "error",
        "too_many_vias": "error",
        "track_angle": "error",
        "track_dangling": "error",
        "track_segment_length": "error",
        "track_width": "error",
        "tracks_crossing": "error",
        "unconnected_items": "error",
        "unresolved_variable": "error",
        "via_dangling": "error",
        "zones_intersect": "error"
      },
      "rules": {
        "max_error": 0.005,
        "min_clearance": 0.09,
        "min_connection": 0.0,
        "min_copper_edge_clearance": 0.2,
        "min_groove_width": 0.0,
        "min_hole_clearance": 0.2,
        "min_hole_to_hole": 0.2,
        "min_microvia_diameter": 0.2,
        "min_microvia_drill": 0.1,
        "min_resolved_spokes": 2,
        "min_silk_clearance": 0.0,
        "min_text_height": 0.8,
        "min_text_thickness": 0.08,
        "min_through_hole_diameter": 0.15,
        "min_track_width": 0.1,
        "min_via_annular_width": 0.2,
        "min_via_diameter": 0.25,
        "solder_mask_to_copper_clearance": 0.0,
        "use_height_for_length_calcs": false
      },
      "teardrop_options": [
        {
          "td_onpthpad": true,
          "td_onroundshapesonly": false,
          "td_onsmdpad": true,
          "td_ontrackend": false,
          "td_onvia": true
        }
      ],
      "teardrop_parameters": [
        {
          "td_allow_use_two_tracks": true,
          "td_curve_segcount": 0,
          "td_height_ratio": 1.0,
          "td_length_ratio": 0.5,
          "td_maxheight": 2.0,
          "td_maxlen": 1.0,
          "td_on_pad_in_zone": false,
          "td_target_name": "td_round_shape",
          "td_width_to_size_filter_ratio": 0.9
        },
        {
          "td_allow_use_two_tracks": true,
          "td_curve_segcount": 0,
          "td_height_ratio": 1.0,
          "td_length_ratio": 0.5,
          "td_maxheight": 2.0,
          "td_maxlen": 1.0,
          "td_on_pad_in_zone": false,
          "td_target_name": "td_rect_shape",
          "td_width_to_size_filter_ratio": 0.9
        },
        {
          "td_allow_use_two_tracks": true,
          "td_curve_segcount": 0,
          "td_height_ratio": 1.0,
          "td_length_ratio": 0.5,
          "td_maxheight": 2.0,
          "td_maxlen": 1.0,
          "td_on_pad_in_zone": false,
          "td_target_name": "td_track_end",
          "td_width_to_size_filter_ratio": 0.9
        }
      ],
      "track_widths": [
        0.0,
        0.1,
        0.12,
        0.15,
        0.156464,
        0.2,
        0.25,
        0.3,
        0.35,
        0.4,
        0.5
      ],
      "tuning_pattern_settings": {
        "diff_pair_defaults": {
          "corner_radius_percentage": 80,
          "corner_style": 1,
          "max_amplitude": 1.0,
          "min_amplitude": 0.2,
          "single_sided": false,
          "spacing": 1.0
        },
        "diff_pair_skew_defaults": {
          "corner_radius_percentage": 80,
          "corner_style": 1,
          "max_amplitude": 1.0,
          "min_amplitude": 0.2,
          "single_sided": false,
          "spacing": 0.6
        },
        "single_track_defaults": {
          "corner_radius_percentage": 80,
          "corner_style": 1,
          "max_amplitude": 1.0,
          "min_amplitude": 0.2,
          "single_sided": false,
          "spacing": 0.6
        }
      },
      "via_dimensions": [
        {
          "diameter": 0.0,
          "drill": 0.0
        },
        {
          "diameter": 0.4,
          "drill": 0.2
        },
        {
          "diameter": 0.45,
          "drill": 0.2
        }
      ],
      "zones_allow_external_fillets": false
    },
    "ipc2581": {
      "dist": "",
      "distpn": "",
      "internal_id": "",
      "mfg": "",
      "mpn": ""
    },
    "layer_pairs": [],
    "layer_presets": [],
    "viewports": []
  },
  "boards": [],
  "cvpcb": {
    "equivalence_files": []
  },
  "erc": {
    "erc_exclusions": [],
    "meta": {
      "version": 0
    },
    "pin_map": [
      [
        0,
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        2,
        0,
        1,
        0,
        0,
        1,
        0,
        2,
        2,
        2,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        1,
        0,
        1,
        2
      ],
      [
        0,
        1,
        0,
        0,
        0,
        0,
        1,
        1,
        2,
        1,
        1,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        1,
        1,
        1,
        1,
        1,
        1,
        1,
        1,
        1,
        1,
        1,
        2
      ],
      [
        0,
        0,
        0,
        1,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        2,
        1,
        2,
        0,
        0,
        1,
        0,
        2,
        2,
        2,
        2
      ],
      [
        0,
        2,
        0,
        1,
        0,
        0,
        1,
        0,
        2,
        0,
        0,
        2
      ],
      [
        0,
        2,
        1,
        1,
        0,
        0,
        1,
        0,
        2,
        0,
        0,
        2
      ],
      [
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2
      ]
    ],
    "rule_severities": {
      "bus_definition_conflict": "error",
      "bus_entry_needed": "error",
      "bus_to_bus_conflict": "error",
      "bus_to_net_conflict": "error",
      "conflicting_netclasses": "error",
      "different_unit_footprint": "error",
      "different_unit_net": "error",
      "duplicate_reference": "error",
      "duplicate_sheet_names": "error",
      "endpoint_off_grid": "warning",
      "extra_units": "error",
      "footprint_filter": "ignore",
      "footprint_link_issues": "warning",
      "four_way_junction": "ignore",
      "global_label_dangling": "warning",
      "hier_label_mismatch": "error",
      "label_dangling": "error",
      "label_multiple_wires": "warning",
      "lib_symbol_issues": "warning",
      "lib_symbol_mismatch": "warning",
      "missing_bidi_pin": "warning",
      "missing_input_pin": "warning",
      "missing_power_pin": "error",
      "missing_unit": "warning",
      "multiple_net_names": "ignore",
      "net_not_bus_member": "warning",
      "no_connect_connected": "warning",
      "no_connect_dangling": "warning",
      "pin_not_connected": "error",
      "pin_not_driven": "error",
      "pin_to_pin": "error",
      "power_pin_not_driven": "error",
      "same_local_global_label": "warning",
      "similar_label_and_power": "warning",
      "similar_labels": "warning",
      "similar_power": "warning",
      "simulation_model_issue": "ignore",
      "single_global_label": "ignore",
      "unannotated": "error",
      "unconnected_wire_endpoint": "warning",
      "unit_value_mismatch": "error",
      "unresolved_variable": "error",
      "wire_dangling": "error"
    }
  },
  "libraries": {
    "pinned_footprint_libs": [
      "ECAP5-DPROC"
    ],
    "pinned_symbol_libs": [
      "ECAP5-BSOM"
    ]
  },
  "meta": {
    "filename": "ecap5-bsom.kicad_pro",
    "version": 3
  },
  "net_settings": {
    "classes": [
      {
        "bus_width": 12,
        "clearance": 0.1,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "priority": 2147483647,
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.2,
        "via_diameter": 0.6,
        "via_drill": 0.3,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.3,
        "diff_pair_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "DDR2_50",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "priority": 0,
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.15,
        "via_diameter": 0.6,
        "via_drill": 0.3,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.1,
        "diff_pair_gap": 0.2,
        "diff_pair_width": 0.12,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "DDR2_DIFF_100",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "priority": 1,
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.12,
        "via_diameter": 0.6,
        "via_drill": 0.3,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.3,
        "diff_pair_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "EMMC_50",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "priority": 2,
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.15,
        "via_diameter": 0.6,
        "via_drill": 0.3,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.3,
        "diff_pair_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "IO_50",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "priority": 3,
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.15,
        "via_diameter": 0.6,
        "via_drill": 0.3,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.1,
        "diff_pair_gap": 0.2,
        "diff_pair_width": 0.12,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "IO_DIFF_100",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "priority": 4,
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.12,
        "via_diameter": 0.6,
        "via_drill": 0.3,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.3,
        "diff_pair_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "SDRAM_50",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "priority": 5,
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.15,
        "via_diameter": 0.6,
        "via_drill": 0.3,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.3,
        "diff_pair_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "SRAM_50",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "priority": 6,
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.15,
        "via_diameter": 0.6,
        "via_drill": 0.3,
        "wire_width": 6
      }
    ],
    "meta": {
      "version": 4
    },
    "net_colors": null,
    "netclass_assignments": {
      "/DDR2/A0": [
        "DDR2_50"
      ],
      "/DDR2/A1": [
        "DDR2_50"
      ],
      "/DDR2/A10": [
        "DDR2_50"
      ],
      "/DDR2/A11": [
        "DDR2_50"
      ],
      "/DDR2/A12": [
        "DDR2_50"
      ],
      "/DDR2/A13": [
        "DDR2_50"
      ],
      "/DDR2/A2": [
        "DDR2_50"
      ],
      "/DDR2/A3": [
        "DDR2_50"
      ],
      "/DDR2/A4": [
        "DDR2_50"
      ],
      "/DDR2/A5": [
        "DDR2_50"
      ],
      "/DDR2/A6": [
        "DDR2_50"
      ],
      "/DDR2/A7": [
        "DDR2_50"
      ],
      "/DDR2/A8": [
        "DDR2_50"
      ],
      "/DDR2/A9": [
        "DDR2_50"
      ],
      "/DDR2/BA0": [
        "DDR2_50"
      ],
      "/DDR2/BA1": [
        "DDR2_50"
      ],
      "/DDR2/DM": [
        "DDR2_50"
      ],
      "/DDR2/DQ0": [
        "DDR2_50"
      ],
      "/DDR2/DQ1": [
        "DDR2_50"
      ],
      "/DDR2/DQ2": [
        "DDR2_50"
      ],
      "/DDR2/DQ3": [
        "DDR2_50"
      ],
      "/DDR2/DQ4": [
        "DDR2_50"
      ],
      "/DDR2/DQ5": [
        "DDR2_50"
      ],
      "/DDR2/DQ6": [
        "DDR2_50"
      ],
      "/DDR2/DQ7": [
        "DDR2_50"
      ],
      "/DDR2/DQS": [
        "DDR2_DIFF_100"
      ],
      "/DDR2/ODT": [
        "DDR2_50"
      ],
      "/DDR2/~{CAS}": [
        "DDR2_50"
      ],
      "/DDR2/~{CS}": [
        "DDR2_50"
      ],
      "/DDR2/~{DQS}": [
        "DDR2_DIFF_100"
      ],
      "/DDR2/~{RAS}": [
        "DDR2_50"
      ],
      "/DDR2/~{WE}": [
        "DDR2_50"
      ],
      "/FPGA Bank 0/CLK": [
        "SDRAM_50"
      ],
      "/FPGA Bank 0/CLKE": [
        "SDRAM_50"
      ],
      "/FPGA Bank 0/DQMH": [
        "SDRAM_50"
      ],
      "/FPGA Bank 0/DQML": [
        "SDRAM_50"
      ],
      "/FPGA Bank 0/SDRAM.A0": [
        "SDRAM_50"
      ],
      "/FPGA Bank 0/SDRAM.A1": [
        "SDRAM_50"
      ],
      "/FPGA Bank 0/SDRAM.A10": [
        "SDRAM_50"
      ],
      "/FPGA Bank 0/SDRAM.A11": [
        "SDRAM_50"
      ],
      "/FPGA Bank 0/SDRAM.A12": [
        "SDRAM_50"
      ],
      "/FPGA Bank 0/SDRAM.A2": [
        "SDRAM_50"
      ],
      "/FPGA Bank 0/SDRAM.A3": [
        "SDRAM_50"
      ],
      "/FPGA Bank 0/SDRAM.A4": [
        "SDRAM_50"
      ],
      "/FPGA Bank 0/SDRAM.A5": [
        "SDRAM_50"
      ],
      "/FPGA Bank 0/SDRAM.A6": [
        "SDRAM_50"
      ],
      "/FPGA Bank 0/SDRAM.A7": [
        "SDRAM_50"
      ],
      "/FPGA Bank 0/SDRAM.A8": [
        "SDRAM_50"
      ],
      "/FPGA Bank 0/SDRAM.A9": [
        "SDRAM_50"
      ],
      "/FPGA Bank 0/SDRAM.BA0": [
        "SDRAM_50"
      ],
      "/FPGA Bank 0/SDRAM.BA1": [
        "SDRAM_50"
      ],
      "/FPGA Bank 0/SDRAM.CLK": [
        "SDRAM_50"
      ],
      "/FPGA Bank 0/SDRAM.DQ0": [
        "SDRAM_50"
      ],
      "/FPGA Bank 0/SDRAM.DQ1": [
        "SDRAM_50"
      ],
      "/FPGA Bank 0/SDRAM.DQ10": [
        "SDRAM_50"
      ],
      "/FPGA Bank 0/SDRAM.DQ11": [
        "SDRAM_50"
      ],
      "/FPGA Bank 0/SDRAM.DQ12": [
        "SDRAM_50"
      ],
      "/FPGA Bank 0/SDRAM.DQ13": [
        "SDRAM_50"
      ],
      "/FPGA Bank 0/SDRAM.DQ14": [
        "SDRAM_50"
      ],
      "/FPGA Bank 0/SDRAM.DQ15": [
        "SDRAM_50"
      ],
      "/FPGA Bank 0/SDRAM.DQ16": [
        "SDRAM_50"
      ],
      "/FPGA Bank 0/SDRAM.DQ17": [
        "SDRAM_50"
      ],
      "/FPGA Bank 0/SDRAM.DQ18": [
        "SDRAM_50"
      ],
      "/FPGA Bank 0/SDRAM.DQ19": [
        "SDRAM_50"
      ],
      "/FPGA Bank 0/SDRAM.DQ2": [
        "SDRAM_50"
      ],
      "/FPGA Bank 0/SDRAM.DQ20": [
        "SDRAM_50"
      ],
      "/FPGA Bank 0/SDRAM.DQ21": [
        "SDRAM_50"
      ],
      "/FPGA Bank 0/SDRAM.DQ22": [
        "SDRAM_50"
      ],
      "/FPGA Bank 0/SDRAM.DQ23": [
        "SDRAM_50"
      ],
      "/FPGA Bank 0/SDRAM.DQ24": [
        "SDRAM_50"
      ],
      "/FPGA Bank 0/SDRAM.DQ25": [
        "SDRAM_50"
      ],
      "/FPGA Bank 0/SDRAM.DQ26": [
        "SDRAM_50"
      ],
      "/FPGA Bank 0/SDRAM.DQ27": [
        "SDRAM_50"
      ],
      "/FPGA Bank 0/SDRAM.DQ28": [
        "SDRAM_50"
      ],
      "/FPGA Bank 0/SDRAM.DQ29": [
        "SDRAM_50"
      ],
      "/FPGA Bank 0/SDRAM.DQ3": [
        "SDRAM_50"
      ],
      "/FPGA Bank 0/SDRAM.DQ30": [
        "SDRAM_50"
      ],
      "/FPGA Bank 0/SDRAM.DQ31": [
        "SDRAM_50"
      ],
      "/FPGA Bank 0/SDRAM.DQ4": [
        "SDRAM_50"
      ],
      "/FPGA Bank 0/SDRAM.DQ5": [
        "SDRAM_50"
      ],
      "/FPGA Bank 0/SDRAM.DQ6": [
        "SDRAM_50"
      ],
      "/FPGA Bank 0/SDRAM.DQ7": [
        "SDRAM_50"
      ],
      "/FPGA Bank 0/SDRAM.DQ8": [
        "SDRAM_50"
      ],
      "/FPGA Bank 0/SDRAM.DQ9": [
        "SDRAM_50"
      ],
      "/FPGA Bank 0/SDRAM0.CLKE": [
        "SDRAM_50"
      ],
      "/FPGA Bank 0/SDRAM0.DQMH": [
        "SDRAM_50"
      ],
      "/FPGA Bank 0/SDRAM0.DQML": [
        "SDRAM_50"
      ],
      "/FPGA Bank 0/SDRAM0.~{CAS}": [
        "SDRAM_50"
      ],
      "/FPGA Bank 0/SDRAM0.~{RAS}": [
        "SDRAM_50"
      ],
      "/FPGA Bank 0/SDRAM0.~{WE}": [
        "SDRAM_50"
      ],
      "/FPGA Bank 0/~{CAS}": [
        "SDRAM_50"
      ],
      "/FPGA Bank 0/~{RAS}": [
        "SDRAM_50"
      ],
      "/FPGA Bank 0/~{WE}": [
        "SDRAM_50"
      ],
      "/FPGA Bank 1/SDRAM1.CKE": [
        "SDRAM_50"
      ],
      "/FPGA Bank 1/SDRAM1.DQMH": [
        "SDRAM_50"
      ],
      "/FPGA Bank 1/SDRAM1.DQML": [
        "SDRAM_50"
      ],
      "/FPGA Bank 1/SDRAM1.~{CAS}": [
        "SDRAM_50"
      ],
      "/FPGA Bank 1/SDRAM1.~{RAS}": [
        "SDRAM_50"
      ],
      "/FPGA Bank 1/SDRAM1.~{WE}": [
        "SDRAM_50"
      ],
      "/FPGA Bank 1/SRAM.A0": [
        "SRAM_50"
      ],
      "/FPGA Bank 1/SRAM.A1": [
        "SRAM_50"
      ],
      "/FPGA Bank 1/SRAM.A10": [
        "SRAM_50"
      ],
      "/FPGA Bank 1/SRAM.A11": [
        "SRAM_50"
      ],
      "/FPGA Bank 1/SRAM.A12": [
        "SRAM_50"
      ],
      "/FPGA Bank 1/SRAM.A13": [
        "SRAM_50"
      ],
      "/FPGA Bank 1/SRAM.A14": [
        "SRAM_50"
      ],
      "/FPGA Bank 1/SRAM.A15": [
        "SRAM_50"
      ],
      "/FPGA Bank 1/SRAM.A16": [
        "SRAM_50"
      ],
      "/FPGA Bank 1/SRAM.A17": [
        "SRAM_50"
      ],
      "/FPGA Bank 1/SRAM.A2": [
        "SRAM_50"
      ],
      "/FPGA Bank 1/SRAM.A3": [
        "SRAM_50"
      ],
      "/FPGA Bank 1/SRAM.A4": [
        "SRAM_50"
      ],
      "/FPGA Bank 1/SRAM.A5": [
        "SRAM_50"
      ],
      "/FPGA Bank 1/SRAM.A6": [
        "SRAM_50"
      ],
      "/FPGA Bank 1/SRAM.A7": [
        "SRAM_50"
      ],
      "/FPGA Bank 1/SRAM.A8": [
        "SRAM_50"
      ],
      "/FPGA Bank 1/SRAM.A9": [
        "SRAM_50"
      ],
      "/FPGA Bank 1/SRAM.IO0": [
        "SRAM_50"
      ],
      "/FPGA Bank 1/SRAM.IO1": [
        "SRAM_50"
      ],
      "/FPGA Bank 1/SRAM.IO10": [
        "SRAM_50"
      ],
      "/FPGA Bank 1/SRAM.IO11": [
        "SRAM_50"
      ],
      "/FPGA Bank 1/SRAM.IO12": [
        "SRAM_50"
      ],
      "/FPGA Bank 1/SRAM.IO13": [
        "SRAM_50"
      ],
      "/FPGA Bank 1/SRAM.IO14": [
        "SRAM_50"
      ],
      "/FPGA Bank 1/SRAM.IO15": [
        "SRAM_50"
      ],
      "/FPGA Bank 1/SRAM.IO2": [
        "SRAM_50"
      ],
      "/FPGA Bank 1/SRAM.IO3": [
        "SRAM_50"
      ],
      "/FPGA Bank 1/SRAM.IO4": [
        "SRAM_50"
      ],
      "/FPGA Bank 1/SRAM.IO5": [
        "SRAM_50"
      ],
      "/FPGA Bank 1/SRAM.IO6": [
        "SRAM_50"
      ],
      "/FPGA Bank 1/SRAM.IO7": [
        "SRAM_50"
      ],
      "/FPGA Bank 1/SRAM.IO8": [
        "SRAM_50"
      ],
      "/FPGA Bank 1/SRAM.IO9": [
        "SRAM_50"
      ],
      "/FPGA Bank 1/SRAM.~{CE}": [
        "SRAM_50"
      ],
      "/FPGA Bank 1/SRAM.~{LB}": [
        "SRAM_50"
      ],
      "/FPGA Bank 1/SRAM.~{OE}": [
        "SRAM_50"
      ],
      "/FPGA Bank 1/SRAM.~{UB}": [
        "SRAM_50"
      ],
      "/FPGA Bank 1/~{LB}": [
        "SRAM_50"
      ],
      "/FPGA Bank 1/~{OE}": [
        "SRAM_50"
      ],
      "/FPGA Bank 1/~{UB}": [
        "SRAM_50"
      ],
      "/FPGA Bank 1/~{WE}": [
        "SRAM_50"
      ],
      "/FPGA Bank 2/RD25N": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RD25N-": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RD25P": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RD25P+": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RD27N": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RD27N-": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RD27P": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RD27P+": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RD29N": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RD29N-": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RD29P": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RD29P+": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RD31N": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RD31N-": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RD31P": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RD31P+": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RTD0N": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RTD0N-": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RTD0P": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RTD0P+": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RTD10N": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RTD10N-": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RTD10P": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RTD10P+": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RTD11N": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RTD11N-": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RTD11P": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RTD11P+": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RTD12N": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RTD12N-": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RTD12P": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RTD12P+": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RTD13N": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RTD13N-": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RTD13P": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RTD13P+": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RTD14N": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RTD14N-": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RTD14P": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RTD14P+": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RTD15N": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RTD15N-": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RTD15P": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RTD15P+": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RTD16N": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RTD16N-": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RTD16P": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RTD16P+": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RTD17N": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RTD17N-": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RTD17P": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RTD17P+": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RTD18N": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RTD18N-": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RTD18P": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RTD18P+": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RTD19N": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RTD19N-": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RTD19P": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RTD19P+": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RTD1N": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RTD1N-": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RTD1P": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RTD1P+": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RTD20N": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RTD20N-": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RTD20P": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RTD20P+": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RTD21N": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RTD21N-": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RTD21P": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RTD21P+": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RTD22N": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RTD22N-": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RTD22P": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RTD22P+": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RTD23N": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RTD23N-": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RTD23P": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RTD23P+": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RTD24N": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RTD24N-": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RTD24P": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RTD24P+": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RTD26N": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RTD26N-": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RTD26P": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RTD26P+": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RTD28N": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RTD28N-": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RTD28P": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RTD28P+": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RTD2N": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RTD2N-": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RTD2P": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RTD2P+": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RTD30N": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RTD30N-": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RTD30P": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RTD30P+": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RTD3N": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RTD3N-": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RTD3P": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RTD3P+": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RTD4N": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RTD4N-": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RTD4P": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RTD4P+": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RTD5N": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RTD5N-": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RTD5P": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RTD5P+": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RTD6N": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RTD6N-": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RTD6P": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RTD6P+": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RTD7N": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RTD7N-": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RTD7P": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RTD7P+": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RTD8N": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RTD8N-": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RTD8P": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RTD8P+": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RTD9N": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RTD9N-": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RTD9P": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/RTD9P+": [
        "IO_DIFF_100"
      ],
      "/FPGA Bank 2/SE0": [
        "IO_50"
      ],
      "/FPGA Bank 2/SE1": [
        "IO_50"
      ],
      "/FPGA Bank 2/SE10": [
        "IO_50"
      ],
      "/FPGA Bank 2/SE11": [
        "IO_50"
      ],
      "/FPGA Bank 2/SE12": [
        "IO_50"
      ],
      "/FPGA Bank 2/SE13": [
        "IO_50"
      ],
      "/FPGA Bank 2/SE14": [
        "IO_50"
      ],
      "/FPGA Bank 2/SE15": [
        "IO_50"
      ],
      "/FPGA Bank 2/SE16": [
        "IO_50"
      ],
      "/FPGA Bank 2/SE17": [
        "IO_50"
      ],
      "/FPGA Bank 2/SE18": [
        "IO_50"
      ],
      "/FPGA Bank 2/SE19": [
        "IO_50"
      ],
      "/FPGA Bank 2/SE2": [
        "IO_50"
      ],
      "/FPGA Bank 2/SE20": [
        "IO_50"
      ],
      "/FPGA Bank 2/SE21": [
        "IO_50"
      ],
      "/FPGA Bank 2/SE22": [
        "IO_50"
      ],
      "/FPGA Bank 2/SE23": [
        "IO_50"
      ],
      "/FPGA Bank 2/SE24": [
        "IO_50"
      ],
      "/FPGA Bank 2/SE25": [
        "IO_50"
      ],
      "/FPGA Bank 2/SE26": [
        "IO_50"
      ],
      "/FPGA Bank 2/SE27": [
        "IO_50"
      ],
      "/FPGA Bank 2/SE28": [
        "IO_50"
      ],
      "/FPGA Bank 2/SE29": [
        "IO_50"
      ],
      "/FPGA Bank 2/SE3": [
        "IO_50"
      ],
      "/FPGA Bank 2/SE30": [
        "IO_50"
      ],
      "/FPGA Bank 2/SE31": [
        "IO_50"
      ],
      "/FPGA Bank 2/SE32": [
        "IO_50"
      ],
      "/FPGA Bank 2/SE33": [
        "IO_50"
      ],
      "/FPGA Bank 2/SE34": [
        "IO_50"
      ],
      "/FPGA Bank 2/SE35": [
        "IO_50"
      ],
      "/FPGA Bank 2/SE36": [
        "IO_50"
      ],
      "/FPGA Bank 2/SE37": [
        "IO_50"
      ],
      "/FPGA Bank 2/SE38": [
        "IO_50"
      ],
      "/FPGA Bank 2/SE39": [
        "IO_50"
      ],
      "/FPGA Bank 2/SE4": [
        "IO_50"
      ],
      "/FPGA Bank 2/SE40": [
        "IO_50"
      ],
      "/FPGA Bank 2/SE41": [
        "IO_50"
      ],
      "/FPGA Bank 2/SE42": [
        "IO_50"
      ],
      "/FPGA Bank 2/SE43": [
        "IO_50"
      ],
      "/FPGA Bank 2/SE44": [
        "IO_50"
      ],
      "/FPGA Bank 2/SE45": [
        "IO_50"
      ],
      "/FPGA Bank 2/SE46": [
        "IO_50"
      ],
      "/FPGA Bank 2/SE47": [
        "IO_50"
      ],
      "/FPGA Bank 2/SE48": [
        "IO_50"
      ],
      "/FPGA Bank 2/SE49": [
        "IO_50"
      ],
      "/FPGA Bank 2/SE5": [
        "IO_50"
      ],
      "/FPGA Bank 2/SE50": [
        "IO_50"
      ],
      "/FPGA Bank 2/SE51": [
        "IO_50"
      ],
      "/FPGA Bank 2/SE52": [
        "IO_50"
      ],
      "/FPGA Bank 2/SE53": [
        "IO_50"
      ],
      "/FPGA Bank 2/SE54": [
        "IO_50"
      ],
      "/FPGA Bank 2/SE55": [
        "IO_50"
      ],
      "/FPGA Bank 2/SE56": [
        "IO_50"
      ],
      "/FPGA Bank 2/SE57": [
        "IO_50"
      ],
      "/FPGA Bank 2/SE58": [
        "IO_50"
      ],
      "/FPGA Bank 2/SE59": [
        "IO_50"
      ],
      "/FPGA Bank 2/SE6": [
        "IO_50"
      ],
      "/FPGA Bank 2/SE60": [
        "IO_50"
      ],
      "/FPGA Bank 2/SE61": [
        "IO_50"
      ],
      "/FPGA Bank 2/SE62": [
        "IO_50"
      ],
      "/FPGA Bank 2/SE63": [
        "IO_50"
      ],
      "/FPGA Bank 2/SE64": [
        "IO_50"
      ],
      "/FPGA Bank 2/SE65": [
        "IO_50"
      ],
      "/FPGA Bank 2/SE66": [
        "IO_50"
      ],
      "/FPGA Bank 2/SE7": [
        "IO_50"
      ],
      "/FPGA Bank 2/SE8": [
        "IO_50"
      ],
      "/FPGA Bank 2/SE9": [
        "IO_50"
      ],
      "/FPGA Bank 7/CK": [
        "DDR2_DIFF_100"
      ],
      "/FPGA Bank 7/CLK": [
        "EMMC_50"
      ],
      "/FPGA Bank 7/CMD": [
        "EMMC_50"
      ],
      "/FPGA Bank 7/DDR2.CK+": [
        "DDR2_DIFF_100"
      ],
      "/FPGA Bank 7/DDR2.CK-": [
        "DDR2_DIFF_100"
      ],
      "/FPGA Bank 7/DDR2.DM": [
        "DDR2_50"
      ],
      "/FPGA Bank 7/DDR2.DQS+": [
        "DDR2_DIFF_100"
      ],
      "/FPGA Bank 7/DDR2.DQS-": [
        "DDR2_DIFF_100"
      ],
      "/FPGA Bank 7/DDR2.ODT": [
        "DDR2_50"
      ],
      "/FPGA Bank 7/DDR2.~{CAS}": [
        "DDR2_50"
      ],
      "/FPGA Bank 7/DDR2.~{CS}": [
        "DDR2_50"
      ],
      "/FPGA Bank 7/DDR2.~{RAS}": [
        "DDR2_50"
      ],
      "/FPGA Bank 7/DDR2.~{WE}": [
        "DDR2_50"
      ],
      "/FPGA Bank 7/DM": [
        "DDR2_50"
      ],
      "/FPGA Bank 7/DQS": [
        "DDR2_DIFF_100"
      ],
      "/FPGA Bank 7/DS": [
        "EMMC_50"
      ],
      "/FPGA Bank 7/EMMC.CLK": [
        "EMMC_50"
      ],
      "/FPGA Bank 7/EMMC.CMD": [
        "EMMC_50"
      ],
      "/FPGA Bank 7/EMMC.DS": [
        "EMMC_50"
      ],
      "/FPGA Bank 7/EMMC.IO0": [
        "EMMC_50"
      ],
      "/FPGA Bank 7/EMMC.IO1": [
        "EMMC_50"
      ],
      "/FPGA Bank 7/EMMC.IO2": [
        "EMMC_50"
      ],
      "/FPGA Bank 7/EMMC.IO3": [
        "EMMC_50"
      ],
      "/FPGA Bank 7/EMMC.IO4": [
        "EMMC_50"
      ],
      "/FPGA Bank 7/EMMC.IO5": [
        "EMMC_50"
      ],
      "/FPGA Bank 7/EMMC.IO6": [
        "EMMC_50"
      ],
      "/FPGA Bank 7/EMMC.IO7": [
        "EMMC_50"
      ],
      "/FPGA Bank 7/ODT": [
        "DDR2_50"
      ],
      "/FPGA Bank 7/~{CAS}": [
        "DDR2_50"
      ],
      "/FPGA Bank 7/~{CK}": [
        "DDR2_DIFF_100"
      ],
      "/FPGA Bank 7/~{CS}": [
        "DDR2_50"
      ],
      "/FPGA Bank 7/~{DQS}": [
        "DDR2_DIFF_100"
      ],
      "/FPGA Bank 7/~{RAS}": [
        "DDR2_50"
      ],
      "/FPGA Bank 7/~{WE}": [
        "DDR2_50"
      ]
    },
    "netclass_patterns": []
  },
  "pcbnew": {
    "last_paths": {
      "gencad": "",
      "idf": "",
      "netlist": "",
      "plot": "",
      "pos_files": "",
      "specctra_dsn": "",
      "step": "",
      "svg": "",
      "vrml": ""
    },
    "page_layout_descr_file": "kicad-embed://ecap5-title-block.kicad_wks"
  },
  "schematic": {
    "annotate_start_num": 0,
    "bom_export_filename": "",
    "bom_fmt_presets": [],
    "bom_fmt_settings": {
      "field_delimiter": ",",
      "keep_line_breaks": false,
      "keep_tabs": false,
      "name": "CSV",
      "ref_delimiter": ",",
      "ref_range_delimiter": "",
      "string_delimiter": "\""
    },
    "bom_presets": [],
    "bom_settings": {
      "exclude_dnp": false,
      "fields_ordered": [
        {
          "group_by": false,
          "label": "Reference",
          "name": "Reference",
          "show": true
        },
        {
          "group_by": true,
          "label": "Value",
          "name": "Value",
          "show": true
        },
        {
          "group_by": false,
          "label": "Datasheet",
          "name": "Datasheet",
          "show": true
        },
        {
          "group_by": false,
          "label": "Footprint",
          "name": "Footprint",
          "show": true
        },
        {
          "group_by": false,
          "label": "Qty",
          "name": "${QUANTITY}",
          "show": true
        },
        {
          "group_by": true,
          "label": "DNP",
          "name": "${DNP}",
          "show": true
        },
        {
          "group_by": false,
          "label": "#",
          "name": "${ITEM_NUMBER}",
          "show": false
        },
        {
          "group_by": false,
          "label": "Sim.Device",
          "name": "Sim.Device",
          "show": false
        },
        {
          "group_by": false,
          "label": "Sim.Pins",
          "name": "Sim.Pins",
          "show": false
        },
        {
          "group_by": false,
          "label": "Sim.Type",
          "name": "Sim.Type",
          "show": false
        },
        {
          "group_by": false,
          "label": "Description",
          "name": "Description",
          "show": false
        },
        {
          "group_by": false,
          "label": "Component",
          "name": "Component",
          "show": false
        },
        {
          "group_by": false,
          "label": "Part",
          "name": "Part",
          "show": false
        }
      ],
      "filter_string": "",
      "group_symbols": true,
      "include_excluded_from_bom": false,
      "name": "",
      "sort_asc": true,
      "sort_field": "Reference"
    },
    "connection_grid_size": 50.0,
    "drawing": {
      "dashed_lines_dash_length_ratio": 12.0,
      "dashed_lines_gap_length_ratio": 3.0,
      "default_line_thickness": 6.0,
      "default_text_size": 50.0,
      "field_names": [],
      "intersheets_ref_own_page": false,
      "intersheets_ref_prefix": "",
      "intersheets_ref_short": false,
      "intersheets_ref_show": false,
      "intersheets_ref_suffix": "",
      "junction_size_choice": 3,
      "label_size_ratio": 0.375,
      "operating_point_overlay_i_precision": 3,
      "operating_point_overlay_i_range": "~A",
      "operating_point_overlay_v_precision": 3,
      "operating_point_overlay_v_range": "~V",
      "overbar_offset_ratio": 1.23,
      "pin_symbol_size": 25.0,
      "text_offset_ratio": 0.15
    },
    "legacy_lib_dir": "",
    "legacy_lib_list": [],
    "meta": {
      "version": 1
    },
    "net_format_name": "",
    "ngspice": {
      "fix_include_paths": true,
      "meta": {
        "version": 0
      },
      "model_mode": 4,
      "workbook_filename": ""
    },
    "page_layout_descr_file": "ecap5-title-block.kicad_wks",
    "plot_directory": "../../../../../../",
    "space_save_all_events": true,
    "spice_current_sheet_as_root": false,
    "spice_external_command": "spice \"%I\"",
    "spice_model_current_sheet_as_root": true,
    "spice_save_all_currents": false,
    "spice_save_all_dissipations": false,
    "spice_save_all_voltages": false,
    "subpart_first_id": 65,
    "subpart_id_separator": 0
  },
  "sheets": [
    [
      "c5fd18a3-9aa0-4151-b6e0-94da3d606686",
      "Root"
    ],
    [
      "75c84b0f-c428-4bdf-a9d0-2de4281daa69",
      "Power"
    ],
    [
      "9ec64d27-698a-408d-bb9c-7e381193a80d",
      "FPGA Power"
    ],
    [
      "6e8ffa03-3d0b-48ef-9cef-06edc52c2bd8",
      "FPGA Bank 0"
    ],
    [
      "32883292-2146-4067-bcec-7b9e760c81f8",
      "FPGA Bank 1"
    ],
    [
      "82eaa538-a5ac-465e-a467-f81a7248ecaa",
      "FPGA Bank 2"
    ],
    [
      "e11dc7e2-f552-4ffa-bf29-259d68ea6d3d",
      "FPGA Bank 3"
    ],
    [
      "cf7b4afe-be2f-4770-95a4-78e3e4d23437",
      "FPGA Bank 4"
    ],
    [
      "624c8ae5-3519-4938-8e49-46a13f6c30b9",
      "FPGA Bank 6"
    ],
    [
      "f3fcc28f-f4b5-4b97-b1c8-620b151b8835",
      "FPGA Bank 7"
    ],
    [
      "39c4ab3a-ae01-4b5a-b6e2-b19213d5302c",
      "FPGA Bank 8"
    ],
    [
      "e0fcbabf-de4c-44c9-9e3c-088b9ebb0fb1",
      "FPGA JTAG"
    ],
    [
      "7a27c590-818b-482a-bf10-a3edba6d1e5d",
      "Clock"
    ],
    [
      "1a74cf8f-5090-41f4-a289-4dc02847730a",
      "Flash"
    ],
    [
      "492906df-f838-4d8b-b74b-2c5ce24fa298",
      "SRAM"
    ],
    [
      "5eb51a9c-d950-4bb7-8ecf-1741d6933e12",
      "SDRAM"
    ],
    [
      "0481f44a-3ae5-4dda-99d2-682482abdf58",
      "DDR2"
    ],
    [
      "8d5e6f54-b0a0-44ab-a9a3-d267ce1e7cb8",
      "eMMC"
    ],
    [
      "25311f3d-42bc-4bc6-b069-9a914cc16127",
      "IO connector"
    ],
    [
      "9b7e9ac9-0b74-4ac0-9962-3e0d280c31a1",
      "IO connector 1"
    ],
    [
      "b8034c88-bc29-48fe-94a3-92f685be2030",
      "IO connector 2"
    ],
    [
      "e3d31ab8-ac0a-4c22-8900-830a9659f3d5",
      "LEDs"
    ],
    [
      "7deaac15-7d18-4113-8f9c-2951609f7e3d",
      "Mechanical"
    ]
  ],
  "text_variables": {
    "Company Name": "ECAP5",
    "Part Number": "N/A",
    "Project Designation": "ECAP5-BSOM",
    "Project Title": "System-On-Module for ECAP5",
    "Revision": "1.0"
  }
}
