// Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition"

// DATE "11/14/2016 13:09:40"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module lab7p3 (
	CLOCK_50,
	SW,
	KEY,
	VGA_CLK,
	VGA_HS,
	VGA_VS,
	VGA_BLANK_N,
	VGA_SYNC_N,
	VGA_R,
	VGA_G,
	VGA_B);
input 	CLOCK_50;
input 	[9:0] SW;
input 	[3:0] KEY;
output 	VGA_CLK;
output 	VGA_HS;
output 	VGA_VS;
output 	VGA_BLANK_N;
output 	VGA_SYNC_N;
output 	[9:0] VGA_R;
output 	[9:0] VGA_G;
output 	[9:0] VGA_B;

// Design Ports Information
// SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_CLK	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_HS	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_VS	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_BLANK_N	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[2]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[3]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[7]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[8]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[9]	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[3]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[5]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[8]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[9]	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[8]	=>  Location: PIN_K14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[9]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \KEY[1]~input_o ;
wire \KEY[3]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ;
wire \VGA|mypll|altpll_component|auto_generated|fb_clkin ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7 ;
wire \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ;
wire \VGA|controller|Add0~33_sumout ;
wire \KEY[0]~input_o ;
wire \VGA|controller|xCounter[8]~DUPLICATE_q ;
wire \VGA|controller|xCounter[2]~DUPLICATE_q ;
wire \VGA|controller|Equal0~0_combout ;
wire \VGA|controller|Equal0~1_combout ;
wire \VGA|controller|Equal0~2_combout ;
wire \VGA|controller|Add0~34 ;
wire \VGA|controller|Add0~37_sumout ;
wire \VGA|controller|Add0~38 ;
wire \VGA|controller|Add0~1_sumout ;
wire \VGA|controller|Add0~2 ;
wire \VGA|controller|Add0~5_sumout ;
wire \VGA|controller|Add0~6 ;
wire \VGA|controller|Add0~9_sumout ;
wire \VGA|controller|Add0~10 ;
wire \VGA|controller|Add0~13_sumout ;
wire \VGA|controller|Add0~14 ;
wire \VGA|controller|Add0~17_sumout ;
wire \VGA|controller|Add0~18 ;
wire \VGA|controller|Add0~29_sumout ;
wire \VGA|controller|Add0~30 ;
wire \VGA|controller|Add0~25_sumout ;
wire \VGA|controller|Add0~26 ;
wire \VGA|controller|Add0~21_sumout ;
wire \VGA|controller|VGA_HS1~0_combout ;
wire \VGA|controller|VGA_HS1~1_combout ;
wire \VGA|controller|VGA_HS1~q ;
wire \VGA|controller|VGA_HS~q ;
wire \VGA|controller|Add1~5_sumout ;
wire \VGA|controller|Add1~6 ;
wire \VGA|controller|Add1~9_sumout ;
wire \VGA|controller|Add1~10 ;
wire \VGA|controller|Add1~37_sumout ;
wire \VGA|controller|Add1~38 ;
wire \VGA|controller|Add1~33_sumout ;
wire \VGA|controller|Add1~34 ;
wire \VGA|controller|Add1~29_sumout ;
wire \VGA|controller|Add1~30 ;
wire \VGA|controller|Add1~25_sumout ;
wire \VGA|controller|Add1~26 ;
wire \VGA|controller|Add1~21_sumout ;
wire \VGA|controller|Add1~22 ;
wire \VGA|controller|Add1~17_sumout ;
wire \VGA|controller|Add1~18 ;
wire \VGA|controller|Add1~13_sumout ;
wire \VGA|controller|Add1~14 ;
wire \VGA|controller|Add1~1_sumout ;
wire \VGA|controller|always1~1_combout ;
wire \VGA|controller|always1~2_combout ;
wire \VGA|controller|always1~3_combout ;
wire \VGA|controller|always1~0_combout ;
wire \VGA|controller|VGA_VS1~0_combout ;
wire \VGA|controller|VGA_VS1~1_combout ;
wire \VGA|controller|VGA_VS1~q ;
wire \VGA|controller|VGA_VS~feeder_combout ;
wire \VGA|controller|VGA_VS~q ;
wire \VGA|controller|VGA_BLANK1~0_combout ;
wire \VGA|controller|VGA_BLANK1~q ;
wire \VGA|controller|VGA_BLANK~q ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \F|Add0~49_sumout ;
wire \F|Equal0~2_combout ;
wire \F|Equal0~3_combout ;
wire \F|Add0~6 ;
wire \F|Add0~29_sumout ;
wire \F|Equal0~1_combout ;
wire \F|Equal0~4_combout ;
wire \F|counter[22]~0_combout ;
wire \F|Add0~50 ;
wire \F|Add0~45_sumout ;
wire \F|Add0~46 ;
wire \F|Add0~41_sumout ;
wire \F|Add0~42 ;
wire \F|Add0~37_sumout ;
wire \F|Add0~38 ;
wire \F|Add0~33_sumout ;
wire \F|Add0~34 ;
wire \F|Add0~101_sumout ;
wire \F|Add0~102 ;
wire \F|Add0~97_sumout ;
wire \F|Add0~98 ;
wire \F|Add0~93_sumout ;
wire \F|Add0~94 ;
wire \F|Add0~89_sumout ;
wire \F|Add0~90 ;
wire \F|Add0~85_sumout ;
wire \F|Add0~86 ;
wire \F|Add0~81_sumout ;
wire \F|Add0~82 ;
wire \F|Add0~77_sumout ;
wire \F|Add0~78 ;
wire \F|Add0~73_sumout ;
wire \F|Add0~74 ;
wire \F|Add0~69_sumout ;
wire \F|Add0~70 ;
wire \F|Add0~65_sumout ;
wire \F|Add0~66 ;
wire \F|Add0~61_sumout ;
wire \F|Add0~62 ;
wire \F|Add0~53_sumout ;
wire \F|Add0~54 ;
wire \F|Add0~9_sumout ;
wire \F|Add0~10 ;
wire \F|Add0~13_sumout ;
wire \F|Add0~14 ;
wire \F|Add0~17_sumout ;
wire \F|Add0~18 ;
wire \F|Add0~21_sumout ;
wire \F|Add0~22 ;
wire \F|Add0~25_sumout ;
wire \F|Add0~26 ;
wire \F|Add0~57_sumout ;
wire \F|Add0~58 ;
wire \F|Add0~1_sumout ;
wire \F|Add0~2 ;
wire \F|Add0~5_sumout ;
wire \F|Equal0~0_combout ;
wire \F|Equal0~5_combout ;
wire \C|current_state.S_RESET~q ;
wire \C|next_state~0_combout ;
wire \C|current_state.S_WAIT~q ;
wire \C|current_state~15_combout ;
wire \C|current_state.S_WAIT_2~q ;
wire \C|Selector0~0_combout ;
wire \C|current_state.S_DRAW~q ;
wire \C|current_state~14_combout ;
wire \C|current_state.S_WAIT_1~q ;
wire \C|scounter[0]~DUPLICATE_q ;
wire \C|scounter~1_combout ;
wire \C|scounter~2_combout ;
wire \C|scounter[3]~DUPLICATE_q ;
wire \C|scounter~4_combout ;
wire \C|scounter~3_combout ;
wire \C|scounter[1]~DUPLICATE_q ;
wire \C|current_state~12_combout ;
wire \C|Selector1~0_combout ;
wire \C|current_state.S_CLEAR~q ;
wire \C|scounter~0_combout ;
wire \C|current_state~13_combout ;
wire \C|current_state.S_MOVE~q ;
wire \D|Add5~17_sumout ;
wire \D|xo~1_combout ;
wire \D|xo[6]~0_combout ;
wire \D|Add5~18 ;
wire \D|Add5~13_sumout ;
wire \D|Add5~14 ;
wire \D|Add5~21_sumout ;
wire \D|Add5~22 ;
wire \D|Add5~29_sumout ;
wire \D|Add5~30 ;
wire \D|Add5~25_sumout ;
wire \D|Add5~26 ;
wire \D|Add5~10 ;
wire \D|Add5~5_sumout ;
wire \D|Add5~6 ;
wire \D|Add5~1_sumout ;
wire \D|always3~0_combout ;
wire \D|always3~1_combout ;
wire \D|direct~0_combout ;
wire \D|Add5~9_sumout ;
wire \D|Add0~13_sumout ;
wire \D|Add0~6 ;
wire \D|Add0~1_sumout ;
wire \D|Add1~30 ;
wire \D|Add1~26 ;
wire \D|Add1~14 ;
wire \D|Add1~18 ;
wire \D|Add1~22 ;
wire \D|Add1~1_sumout ;
wire \D|always0~8_combout ;
wire \D|always1~0_combout ;
wire \D|Add1~2 ;
wire \D|Add1~5_sumout ;
wire \D|Add1~6 ;
wire \D|Add1~9_sumout ;
wire \D|always0~9_combout ;
wire \C|writeEn~0_combout ;
wire \C|WideOr2~combout ;
wire \D|Add1~17_sumout ;
wire \D|Add1~21_sumout ;
wire \D|Add1~13_sumout ;
wire \D|Equal0~1_combout ;
wire \D|Add1~25_sumout ;
wire \D|Add1~29_sumout ;
wire \D|Equal0~2_combout ;
wire \D|Equal0~3_combout ;
wire \D|Equal0~0_combout ;
wire \D|always0~1_combout ;
wire \D|x[7]~DUPLICATE_q ;
wire \D|always0~4_combout ;
wire \D|always0~7_combout ;
wire \D|x[2]~0_combout ;
wire \D|Add0~14 ;
wire \D|Add0~17_sumout ;
wire \D|Add0~18 ;
wire \D|Add0~21_sumout ;
wire \D|Add0~22 ;
wire \D|Add0~25_sumout ;
wire \D|Add0~26 ;
wire \D|Add0~29_sumout ;
wire \D|Add0~30 ;
wire \D|Add0~10 ;
wire \D|Add0~5_sumout ;
wire \D|always0~3_combout ;
wire \D|always0~5_combout ;
wire \D|LessThan0~0_combout ;
wire \D|always0~2_combout ;
wire \D|always0~0_combout ;
wire \D|always0~6_combout ;
wire \D|Add0~9_sumout ;
wire \D|x[5]~DUPLICATE_q ;
wire \D|x[6]~DUPLICATE_q ;
wire \VGA|writeEn~0_combout ;
wire \D|Add3~21_sumout ;
wire \D|Add6~25_sumout ;
wire \D|yo~0_combout ;
wire \D|Add6~26 ;
wire \D|Add6~21_sumout ;
wire \D|Add6~22 ;
wire \D|Add6~13_sumout ;
wire \D|Add6~14 ;
wire \D|Add6~18 ;
wire \D|Add6~9_sumout ;
wire \D|Add6~10 ;
wire \D|Add6~5_sumout ;
wire \D|Add6~6 ;
wire \D|Add6~1_sumout ;
wire \D|always3~2_combout ;
wire \D|always3~3_combout ;
wire \D|direct~1_combout ;
wire \D|Add6~17_sumout ;
wire \D|LessThan1~1_combout ;
wire \D|LessThan1~4_combout ;
wire \D|LessThan1~3_combout ;
wire \D|LessThan1~5_combout ;
wire \D|LessThan1~2_combout ;
wire \D|LessThan1~6_combout ;
wire \D|LessThan1~7_combout ;
wire \D|x[1]~DUPLICATE_q ;
wire \D|Equal0~4_combout ;
wire \D|LessThan1~0_combout ;
wire \D|always1~1_combout ;
wire \D|always1~6_combout ;
wire \D|always1~3_combout ;
wire \D|x[2]~DUPLICATE_q ;
wire \D|always1~4_combout ;
wire \D|always1~5_combout ;
wire \D|y[1]~DUPLICATE_q ;
wire \D|Add4~9_sumout ;
wire \D|always1~7_combout ;
wire \D|Add4~10 ;
wire \D|Add4~14 ;
wire \D|Add4~18 ;
wire \D|Add4~22 ;
wire \D|Add4~1_sumout ;
wire \D|Add4~2 ;
wire \D|Add4~5_sumout ;
wire \D|y[3]~DUPLICATE_q ;
wire \D|Add4~21_sumout ;
wire \D|Add4~17_sumout ;
wire \D|Add4~13_sumout ;
wire \D|always1~8_combout ;
wire \D|always1~9_combout ;
wire \D|LessThan1~8_combout ;
wire \D|always1~2_combout ;
wire \D|y[0]~0_combout ;
wire \D|Add3~22 ;
wire \D|Add3~17_sumout ;
wire \D|Add3~18 ;
wire \D|Add3~25_sumout ;
wire \D|Add3~26 ;
wire \D|Add3~13_sumout ;
wire \D|Add3~14 ;
wire \D|Add3~9_sumout ;
wire \D|Add3~10 ;
wire \D|Add3~5_sumout ;
wire \D|Add3~6 ;
wire \D|Add3~1_sumout ;
wire \VGA|user_input_translator|Add1~10 ;
wire \VGA|user_input_translator|Add1~11 ;
wire \VGA|user_input_translator|Add1~14 ;
wire \VGA|user_input_translator|Add1~15 ;
wire \VGA|user_input_translator|Add1~18 ;
wire \VGA|user_input_translator|Add1~19 ;
wire \VGA|user_input_translator|Add1~22 ;
wire \VGA|user_input_translator|Add1~23 ;
wire \VGA|user_input_translator|Add1~26 ;
wire \VGA|user_input_translator|Add1~27 ;
wire \VGA|user_input_translator|Add1~30 ;
wire \VGA|user_input_translator|Add1~31 ;
wire \VGA|user_input_translator|Add1~34 ;
wire \VGA|user_input_translator|Add1~35 ;
wire \VGA|user_input_translator|Add1~38 ;
wire \VGA|user_input_translator|Add1~39 ;
wire \VGA|user_input_translator|Add1~6 ;
wire \VGA|user_input_translator|Add1~7 ;
wire \VGA|user_input_translator|Add1~1_sumout ;
wire \VGA|user_input_translator|Add1~5_sumout ;
wire \VGA|LessThan3~0_combout ;
wire \VGA|controller|yCounter[7]~DUPLICATE_q ;
wire \VGA|controller|yCounter[6]~DUPLICATE_q ;
wire \VGA|controller|xCounter[7]~DUPLICATE_q ;
wire \VGA|controller|controller_translator|Add1~10 ;
wire \VGA|controller|controller_translator|Add1~11 ;
wire \VGA|controller|controller_translator|Add1~14 ;
wire \VGA|controller|controller_translator|Add1~15 ;
wire \VGA|controller|controller_translator|Add1~18 ;
wire \VGA|controller|controller_translator|Add1~19 ;
wire \VGA|controller|controller_translator|Add1~22 ;
wire \VGA|controller|controller_translator|Add1~23 ;
wire \VGA|controller|controller_translator|Add1~26 ;
wire \VGA|controller|controller_translator|Add1~27 ;
wire \VGA|controller|controller_translator|Add1~30 ;
wire \VGA|controller|controller_translator|Add1~31 ;
wire \VGA|controller|controller_translator|Add1~34 ;
wire \VGA|controller|controller_translator|Add1~35 ;
wire \VGA|controller|controller_translator|Add1~38 ;
wire \VGA|controller|controller_translator|Add1~39 ;
wire \VGA|controller|controller_translator|Add1~1_sumout ;
wire \VGA|controller|controller_translator|Add1~2 ;
wire \VGA|controller|controller_translator|Add1~3 ;
wire \VGA|controller|controller_translator|Add1~5_sumout ;
wire \SW[9]~input_o ;
wire \KEY[2]~input_o ;
wire \D|colour~0_combout ;
wire \VGA|user_input_translator|Add1~9_sumout ;
wire \VGA|user_input_translator|Add1~13_sumout ;
wire \VGA|user_input_translator|Add1~17_sumout ;
wire \VGA|user_input_translator|Add1~21_sumout ;
wire \VGA|user_input_translator|Add1~25_sumout ;
wire \VGA|user_input_translator|Add1~29_sumout ;
wire \VGA|user_input_translator|Add1~33_sumout ;
wire \VGA|user_input_translator|Add1~37_sumout ;
wire \VGA|controller|xCounter[5]~DUPLICATE_q ;
wire \VGA|controller|controller_translator|Add1~9_sumout ;
wire \VGA|controller|controller_translator|Add1~13_sumout ;
wire \VGA|controller|controller_translator|Add1~17_sumout ;
wire \VGA|controller|controller_translator|Add1~21_sumout ;
wire \VGA|controller|controller_translator|Add1~25_sumout ;
wire \VGA|controller|controller_translator|Add1~29_sumout ;
wire \VGA|controller|controller_translator|Add1~33_sumout ;
wire \VGA|controller|controller_translator|Add1~37_sumout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout ;
wire \SW[8]~input_o ;
wire \D|colour~1_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a8 ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ;
wire \SW[7]~input_o ;
wire \D|colour~2_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ;
wire [9:0] \VGA|controller|xCounter ;
wire [2:0] \VGA|VideoMemory|auto_generated|decode2|w_anode118w ;
wire [7:0] \D|x ;
wire [6:0] \D|y ;
wire [7:0] \D|xo ;
wire [2:0] \VGA|VideoMemory|auto_generated|decode2|w_anode126w ;
wire [9:0] \VGA|controller|yCounter ;
wire [25:0] \F|counter ;
wire [6:0] \D|yo ;
wire [1:0] \VGA|VideoMemory|auto_generated|out_address_reg_b ;
wire [2:0] \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w ;
wire [2:0] \D|colour ;
wire [1:0] \VGA|VideoMemory|auto_generated|address_reg_b ;
wire [2:0] \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w ;
wire [1:0] \D|direct ;
wire [2:0] \VGA|VideoMemory|auto_generated|decode2|w_anode105w ;
wire [2:0] \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w ;
wire [4:0] \C|scounter ;
wire [5:0] \VGA|mypll|altpll_component|auto_generated|clk ;

wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [1:0] \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [1:0] \VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [7:0] \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus ;

assign \VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];
assign \VGA|VideoMemory|auto_generated|ram_block1a8  = \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus [1];

assign \VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [0];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [1];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [2];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [3];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [4];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [5];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [6];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [7];

assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [0];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [1];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [2];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [3];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [4];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [5];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [6];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [7];

assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus [6];

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \VGA_CLK~output (
	.i(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
defparam \VGA_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \VGA_HS~output (
	.i(\VGA|controller|VGA_HS~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
defparam \VGA_HS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \VGA_VS~output (
	.i(\VGA|controller|VGA_VS~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
defparam \VGA_VS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \VGA_BLANK_N~output (
	.i(\VGA|controller|VGA_BLANK~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
defparam \VGA_BLANK_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \VGA_SYNC_N~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
defparam \VGA_SYNC_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \VGA_R[0]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
defparam \VGA_R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \VGA_R[1]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
defparam \VGA_R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \VGA_R[2]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
defparam \VGA_R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \VGA_R[3]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
defparam \VGA_R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \VGA_R[4]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
defparam \VGA_R[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \VGA_R[5]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
defparam \VGA_R[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \VGA_R[6]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
defparam \VGA_R[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \VGA_R[7]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
defparam \VGA_R[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N93
cyclonev_io_obuf \VGA_R[8]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[8]),
	.obar());
// synopsys translate_off
defparam \VGA_R[8]~output .bus_hold = "false";
defparam \VGA_R[8]~output .open_drain_output = "false";
defparam \VGA_R[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N53
cyclonev_io_obuf \VGA_R[9]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[9]),
	.obar());
// synopsys translate_off
defparam \VGA_R[9]~output .bus_hold = "false";
defparam \VGA_R[9]~output .open_drain_output = "false";
defparam \VGA_R[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \VGA_G[0]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
defparam \VGA_G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \VGA_G[1]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
defparam \VGA_G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \VGA_G[2]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
defparam \VGA_G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \VGA_G[3]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
defparam \VGA_G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \VGA_G[4]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
defparam \VGA_G[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \VGA_G[5]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
defparam \VGA_G[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \VGA_G[6]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
defparam \VGA_G[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \VGA_G[7]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
defparam \VGA_G[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N36
cyclonev_io_obuf \VGA_G[8]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[8]),
	.obar());
// synopsys translate_off
defparam \VGA_G[8]~output .bus_hold = "false";
defparam \VGA_G[8]~output .open_drain_output = "false";
defparam \VGA_G[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y81_N36
cyclonev_io_obuf \VGA_G[9]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[9]),
	.obar());
// synopsys translate_off
defparam \VGA_G[9]~output .bus_hold = "false";
defparam \VGA_G[9]~output .open_drain_output = "false";
defparam \VGA_G[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \VGA_B[0]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
defparam \VGA_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \VGA_B[1]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
defparam \VGA_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \VGA_B[2]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
defparam \VGA_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \VGA_B[3]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
defparam \VGA_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \VGA_B[4]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
defparam \VGA_B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \VGA_B[5]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
defparam \VGA_B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \VGA_B[6]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
defparam \VGA_B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \VGA_B[7]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
defparam \VGA_B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N2
cyclonev_io_obuf \VGA_B[8]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[8]),
	.obar());
// synopsys translate_off
defparam \VGA_B[8]~output .bus_hold = "false";
defparam \VGA_B[8]~output .open_drain_output = "false";
defparam \VGA_B[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N76
cyclonev_io_obuf \VGA_B[9]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[9]),
	.obar());
// synopsys translate_off
defparam \VGA_B[9]~output .bus_hold = "false";
defparam \VGA_B[9]~output .open_drain_output = "false";
defparam \VGA_B[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y21_N0
cyclonev_pll_refclk_select \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\CLOCK_50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y15_N0
cyclonev_fractional_pll \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL (
	.coreclkfb(\VGA|mypll|altpll_component|auto_generated|fb_clkin ),
	.ecnc1test(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(gnd),
	.pfden(gnd),
	.refclkin(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiften(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ),
	.up(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\VGA|mypll|altpll_component|auto_generated|fb_clkin ),
	.fblvdsout(),
	.lock(),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .forcelock = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .mimic_fbclk_type = "gclk_far";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .nreset_invert = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .output_clock_frequency = "300.0 mhz";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_atb = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_bwctrl = 4000;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cp_current = 10;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_enable = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fbclk_mux_2 = "fb_1";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_hi_div = 6;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_lo_div = 6;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_hi_div = 1;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_lo_div = 1;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_div = 2;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccr_pd = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y19_N0
cyclonev_pll_reconfig \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5 ,
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2 ,
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ),
	.up(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y20_N1
cyclonev_pll_output_counter \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6 ),
	.tclk0(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ),
	.up0(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.vco0ph({\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5 ,
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2 ,
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\VGA|mypll|altpll_component|auto_generated|clk [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 6;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 6;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .output_clock_frequency = "25.0 mhz";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .output_counter_index = 6;
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 (
	.inclk(\VGA|mypll|altpll_component|auto_generated|clk [0]),
	.ena(vcc),
	.outclk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .clock_type = "global clock";
defparam \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .disable_mode = "low";
defparam \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .ena_register_power_up = "high";
defparam \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X23_Y73_N0
cyclonev_lcell_comb \VGA|controller|Add0~33 (
// Equation(s):
// \VGA|controller|Add0~33_sumout  = SUM(( \VGA|controller|xCounter [0] ) + ( VCC ) + ( !VCC ))
// \VGA|controller|Add0~34  = CARRY(( \VGA|controller|xCounter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~33_sumout ),
	.cout(\VGA|controller|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~33 .extended_lut = "off";
defparam \VGA|controller|Add0~33 .lut_mask = 64'h00000000000000FF;
defparam \VGA|controller|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X23_Y73_N26
dffeas \VGA|controller|xCounter[8]~DUPLICATE (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[8]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y73_N7
dffeas \VGA|controller|xCounter[2]~DUPLICATE (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[2]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y73_N45
cyclonev_lcell_comb \VGA|controller|Equal0~0 (
// Equation(s):
// \VGA|controller|Equal0~0_combout  = ( \VGA|controller|xCounter[2]~DUPLICATE_q  & ( (!\VGA|controller|xCounter [7] & (\VGA|controller|xCounter[8]~DUPLICATE_q  & (\VGA|controller|xCounter [4] & \VGA|controller|xCounter [3]))) ) )

	.dataa(!\VGA|controller|xCounter [7]),
	.datab(!\VGA|controller|xCounter[8]~DUPLICATE_q ),
	.datac(!\VGA|controller|xCounter [4]),
	.datad(!\VGA|controller|xCounter [3]),
	.datae(gnd),
	.dataf(!\VGA|controller|xCounter[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Equal0~0 .extended_lut = "off";
defparam \VGA|controller|Equal0~0 .lut_mask = 64'h0000000000020002;
defparam \VGA|controller|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y73_N57
cyclonev_lcell_comb \VGA|controller|Equal0~1 (
// Equation(s):
// \VGA|controller|Equal0~1_combout  = ( !\VGA|controller|xCounter [6] & ( (\VGA|controller|xCounter [0] & (\VGA|controller|xCounter [1] & !\VGA|controller|xCounter [5])) ) )

	.dataa(!\VGA|controller|xCounter [0]),
	.datab(!\VGA|controller|xCounter [1]),
	.datac(!\VGA|controller|xCounter [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|controller|xCounter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Equal0~1 .extended_lut = "off";
defparam \VGA|controller|Equal0~1 .lut_mask = 64'h1010101000000000;
defparam \VGA|controller|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y73_N57
cyclonev_lcell_comb \VGA|controller|Equal0~2 (
// Equation(s):
// \VGA|controller|Equal0~2_combout  = ( \VGA|controller|xCounter [9] & ( (\VGA|controller|Equal0~0_combout  & \VGA|controller|Equal0~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|controller|Equal0~0_combout ),
	.datad(!\VGA|controller|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\VGA|controller|xCounter [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Equal0~2 .extended_lut = "off";
defparam \VGA|controller|Equal0~2 .lut_mask = 64'h00000000000F000F;
defparam \VGA|controller|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y73_N2
dffeas \VGA|controller|xCounter[0] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[0] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y73_N3
cyclonev_lcell_comb \VGA|controller|Add0~37 (
// Equation(s):
// \VGA|controller|Add0~37_sumout  = SUM(( \VGA|controller|xCounter [1] ) + ( GND ) + ( \VGA|controller|Add0~34  ))
// \VGA|controller|Add0~38  = CARRY(( \VGA|controller|xCounter [1] ) + ( GND ) + ( \VGA|controller|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~37_sumout ),
	.cout(\VGA|controller|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~37 .extended_lut = "off";
defparam \VGA|controller|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y73_N4
dffeas \VGA|controller|xCounter[1] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[1] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y73_N6
cyclonev_lcell_comb \VGA|controller|Add0~1 (
// Equation(s):
// \VGA|controller|Add0~1_sumout  = SUM(( \VGA|controller|xCounter [2] ) + ( GND ) + ( \VGA|controller|Add0~38  ))
// \VGA|controller|Add0~2  = CARRY(( \VGA|controller|xCounter [2] ) + ( GND ) + ( \VGA|controller|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~1_sumout ),
	.cout(\VGA|controller|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~1 .extended_lut = "off";
defparam \VGA|controller|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y73_N8
dffeas \VGA|controller|xCounter[2] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[2] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y73_N9
cyclonev_lcell_comb \VGA|controller|Add0~5 (
// Equation(s):
// \VGA|controller|Add0~5_sumout  = SUM(( \VGA|controller|xCounter [3] ) + ( GND ) + ( \VGA|controller|Add0~2  ))
// \VGA|controller|Add0~6  = CARRY(( \VGA|controller|xCounter [3] ) + ( GND ) + ( \VGA|controller|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~5_sumout ),
	.cout(\VGA|controller|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~5 .extended_lut = "off";
defparam \VGA|controller|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y73_N10
dffeas \VGA|controller|xCounter[3] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[3] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y73_N12
cyclonev_lcell_comb \VGA|controller|Add0~9 (
// Equation(s):
// \VGA|controller|Add0~9_sumout  = SUM(( \VGA|controller|xCounter [4] ) + ( GND ) + ( \VGA|controller|Add0~6  ))
// \VGA|controller|Add0~10  = CARRY(( \VGA|controller|xCounter [4] ) + ( GND ) + ( \VGA|controller|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~9_sumout ),
	.cout(\VGA|controller|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~9 .extended_lut = "off";
defparam \VGA|controller|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y73_N13
dffeas \VGA|controller|xCounter[4] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[4] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y73_N15
cyclonev_lcell_comb \VGA|controller|Add0~13 (
// Equation(s):
// \VGA|controller|Add0~13_sumout  = SUM(( \VGA|controller|xCounter [5] ) + ( GND ) + ( \VGA|controller|Add0~10  ))
// \VGA|controller|Add0~14  = CARRY(( \VGA|controller|xCounter [5] ) + ( GND ) + ( \VGA|controller|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~13_sumout ),
	.cout(\VGA|controller|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~13 .extended_lut = "off";
defparam \VGA|controller|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y73_N17
dffeas \VGA|controller|xCounter[5] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[5] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y73_N18
cyclonev_lcell_comb \VGA|controller|Add0~17 (
// Equation(s):
// \VGA|controller|Add0~17_sumout  = SUM(( \VGA|controller|xCounter [6] ) + ( GND ) + ( \VGA|controller|Add0~14  ))
// \VGA|controller|Add0~18  = CARRY(( \VGA|controller|xCounter [6] ) + ( GND ) + ( \VGA|controller|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~17_sumout ),
	.cout(\VGA|controller|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~17 .extended_lut = "off";
defparam \VGA|controller|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y73_N20
dffeas \VGA|controller|xCounter[6] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[6] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y73_N21
cyclonev_lcell_comb \VGA|controller|Add0~29 (
// Equation(s):
// \VGA|controller|Add0~29_sumout  = SUM(( \VGA|controller|xCounter [7] ) + ( GND ) + ( \VGA|controller|Add0~18  ))
// \VGA|controller|Add0~30  = CARRY(( \VGA|controller|xCounter [7] ) + ( GND ) + ( \VGA|controller|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~29_sumout ),
	.cout(\VGA|controller|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~29 .extended_lut = "off";
defparam \VGA|controller|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y73_N22
dffeas \VGA|controller|xCounter[7] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[7] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y73_N24
cyclonev_lcell_comb \VGA|controller|Add0~25 (
// Equation(s):
// \VGA|controller|Add0~25_sumout  = SUM(( \VGA|controller|xCounter [8] ) + ( GND ) + ( \VGA|controller|Add0~30  ))
// \VGA|controller|Add0~26  = CARRY(( \VGA|controller|xCounter [8] ) + ( GND ) + ( \VGA|controller|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~25_sumout ),
	.cout(\VGA|controller|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~25 .extended_lut = "off";
defparam \VGA|controller|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y73_N25
dffeas \VGA|controller|xCounter[8] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[8] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y73_N27
cyclonev_lcell_comb \VGA|controller|Add0~21 (
// Equation(s):
// \VGA|controller|Add0~21_sumout  = SUM(( \VGA|controller|xCounter [9] ) + ( GND ) + ( \VGA|controller|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~21 .extended_lut = "off";
defparam \VGA|controller|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y73_N29
dffeas \VGA|controller|xCounter[9] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[9] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y73_N54
cyclonev_lcell_comb \VGA|controller|VGA_HS1~0 (
// Equation(s):
// \VGA|controller|VGA_HS1~0_combout  = ( \VGA|controller|xCounter [2] & ( \VGA|controller|xCounter [4] ) ) # ( !\VGA|controller|xCounter [2] & ( (\VGA|controller|xCounter [4] & (((\VGA|controller|xCounter [0] & \VGA|controller|xCounter [1])) # 
// (\VGA|controller|xCounter [3]))) ) )

	.dataa(!\VGA|controller|xCounter [0]),
	.datab(!\VGA|controller|xCounter [1]),
	.datac(!\VGA|controller|xCounter [3]),
	.datad(!\VGA|controller|xCounter [4]),
	.datae(gnd),
	.dataf(!\VGA|controller|xCounter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|VGA_HS1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS1~0 .extended_lut = "off";
defparam \VGA|controller|VGA_HS1~0 .lut_mask = 64'h001F001F00FF00FF;
defparam \VGA|controller|VGA_HS1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y73_N30
cyclonev_lcell_comb \VGA|controller|VGA_HS1~1 (
// Equation(s):
// \VGA|controller|VGA_HS1~1_combout  = ( \VGA|controller|VGA_HS1~0_combout  & ( \VGA|controller|xCounter [8] ) ) # ( !\VGA|controller|VGA_HS1~0_combout  & ( \VGA|controller|xCounter [8] ) ) # ( \VGA|controller|VGA_HS1~0_combout  & ( 
// !\VGA|controller|xCounter [8] & ( (!\VGA|controller|xCounter [9]) # ((!\VGA|controller|xCounter [7]) # ((\VGA|controller|xCounter [6] & \VGA|controller|xCounter [5]))) ) ) ) # ( !\VGA|controller|VGA_HS1~0_combout  & ( !\VGA|controller|xCounter [8] & ( 
// (!\VGA|controller|xCounter [9]) # ((!\VGA|controller|xCounter [7]) # ((!\VGA|controller|xCounter [6] & !\VGA|controller|xCounter [5]))) ) ) )

	.dataa(!\VGA|controller|xCounter [9]),
	.datab(!\VGA|controller|xCounter [7]),
	.datac(!\VGA|controller|xCounter [6]),
	.datad(!\VGA|controller|xCounter [5]),
	.datae(!\VGA|controller|VGA_HS1~0_combout ),
	.dataf(!\VGA|controller|xCounter [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|VGA_HS1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS1~1 .extended_lut = "off";
defparam \VGA|controller|VGA_HS1~1 .lut_mask = 64'hFEEEEEEFFFFFFFFF;
defparam \VGA|controller|VGA_HS1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y73_N31
dffeas \VGA|controller|VGA_HS1 (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|VGA_HS1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_HS1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_HS1 .is_wysiwyg = "true";
defparam \VGA|controller|VGA_HS1 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y73_N34
dffeas \VGA|controller|VGA_HS (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|controller|VGA_HS1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_HS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_HS .is_wysiwyg = "true";
defparam \VGA|controller|VGA_HS .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y73_N0
cyclonev_lcell_comb \VGA|controller|Add1~5 (
// Equation(s):
// \VGA|controller|Add1~5_sumout  = SUM(( \VGA|controller|yCounter [0] ) + ( VCC ) + ( !VCC ))
// \VGA|controller|Add1~6  = CARRY(( \VGA|controller|yCounter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~5_sumout ),
	.cout(\VGA|controller|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~5 .extended_lut = "off";
defparam \VGA|controller|Add1~5 .lut_mask = 64'h00000000000000FF;
defparam \VGA|controller|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y73_N3
cyclonev_lcell_comb \VGA|controller|Add1~9 (
// Equation(s):
// \VGA|controller|Add1~9_sumout  = SUM(( \VGA|controller|yCounter [1] ) + ( GND ) + ( \VGA|controller|Add1~6  ))
// \VGA|controller|Add1~10  = CARRY(( \VGA|controller|yCounter [1] ) + ( GND ) + ( \VGA|controller|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~9_sumout ),
	.cout(\VGA|controller|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~9 .extended_lut = "off";
defparam \VGA|controller|Add1~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y73_N4
dffeas \VGA|controller|yCounter[1] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[1] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y73_N6
cyclonev_lcell_comb \VGA|controller|Add1~37 (
// Equation(s):
// \VGA|controller|Add1~37_sumout  = SUM(( \VGA|controller|yCounter [2] ) + ( GND ) + ( \VGA|controller|Add1~10  ))
// \VGA|controller|Add1~38  = CARRY(( \VGA|controller|yCounter [2] ) + ( GND ) + ( \VGA|controller|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~37_sumout ),
	.cout(\VGA|controller|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~37 .extended_lut = "off";
defparam \VGA|controller|Add1~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y73_N8
dffeas \VGA|controller|yCounter[2] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[2] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y73_N9
cyclonev_lcell_comb \VGA|controller|Add1~33 (
// Equation(s):
// \VGA|controller|Add1~33_sumout  = SUM(( \VGA|controller|yCounter [3] ) + ( GND ) + ( \VGA|controller|Add1~38  ))
// \VGA|controller|Add1~34  = CARRY(( \VGA|controller|yCounter [3] ) + ( GND ) + ( \VGA|controller|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~33_sumout ),
	.cout(\VGA|controller|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~33 .extended_lut = "off";
defparam \VGA|controller|Add1~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y73_N10
dffeas \VGA|controller|yCounter[3] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[3] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y73_N12
cyclonev_lcell_comb \VGA|controller|Add1~29 (
// Equation(s):
// \VGA|controller|Add1~29_sumout  = SUM(( \VGA|controller|yCounter [4] ) + ( GND ) + ( \VGA|controller|Add1~34  ))
// \VGA|controller|Add1~30  = CARRY(( \VGA|controller|yCounter [4] ) + ( GND ) + ( \VGA|controller|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~29_sumout ),
	.cout(\VGA|controller|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~29 .extended_lut = "off";
defparam \VGA|controller|Add1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y73_N14
dffeas \VGA|controller|yCounter[4] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[4] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y73_N15
cyclonev_lcell_comb \VGA|controller|Add1~25 (
// Equation(s):
// \VGA|controller|Add1~25_sumout  = SUM(( \VGA|controller|yCounter [5] ) + ( GND ) + ( \VGA|controller|Add1~30  ))
// \VGA|controller|Add1~26  = CARRY(( \VGA|controller|yCounter [5] ) + ( GND ) + ( \VGA|controller|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~25_sumout ),
	.cout(\VGA|controller|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~25 .extended_lut = "off";
defparam \VGA|controller|Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y73_N16
dffeas \VGA|controller|yCounter[5] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[5] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y73_N18
cyclonev_lcell_comb \VGA|controller|Add1~21 (
// Equation(s):
// \VGA|controller|Add1~21_sumout  = SUM(( \VGA|controller|yCounter [6] ) + ( GND ) + ( \VGA|controller|Add1~26  ))
// \VGA|controller|Add1~22  = CARRY(( \VGA|controller|yCounter [6] ) + ( GND ) + ( \VGA|controller|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~21_sumout ),
	.cout(\VGA|controller|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~21 .extended_lut = "off";
defparam \VGA|controller|Add1~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y73_N20
dffeas \VGA|controller|yCounter[6] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[6] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y73_N21
cyclonev_lcell_comb \VGA|controller|Add1~17 (
// Equation(s):
// \VGA|controller|Add1~17_sumout  = SUM(( \VGA|controller|yCounter [7] ) + ( GND ) + ( \VGA|controller|Add1~22  ))
// \VGA|controller|Add1~18  = CARRY(( \VGA|controller|yCounter [7] ) + ( GND ) + ( \VGA|controller|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~17_sumout ),
	.cout(\VGA|controller|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~17 .extended_lut = "off";
defparam \VGA|controller|Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y73_N23
dffeas \VGA|controller|yCounter[7] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[7] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y73_N24
cyclonev_lcell_comb \VGA|controller|Add1~13 (
// Equation(s):
// \VGA|controller|Add1~13_sumout  = SUM(( \VGA|controller|yCounter [8] ) + ( GND ) + ( \VGA|controller|Add1~18  ))
// \VGA|controller|Add1~14  = CARRY(( \VGA|controller|yCounter [8] ) + ( GND ) + ( \VGA|controller|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~13_sumout ),
	.cout(\VGA|controller|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~13 .extended_lut = "off";
defparam \VGA|controller|Add1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y73_N25
dffeas \VGA|controller|yCounter[8] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[8] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y73_N27
cyclonev_lcell_comb \VGA|controller|Add1~1 (
// Equation(s):
// \VGA|controller|Add1~1_sumout  = SUM(( \VGA|controller|yCounter [9] ) + ( GND ) + ( \VGA|controller|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~1 .extended_lut = "off";
defparam \VGA|controller|Add1~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y73_N29
dffeas \VGA|controller|yCounter[9] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[9] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y73_N54
cyclonev_lcell_comb \VGA|controller|always1~1 (
// Equation(s):
// \VGA|controller|always1~1_combout  = ( !\VGA|controller|yCounter [6] & ( (\VGA|controller|yCounter [9] & (!\VGA|controller|yCounter [8] & (!\VGA|controller|yCounter [7] & !\VGA|controller|yCounter [5]))) ) )

	.dataa(!\VGA|controller|yCounter [9]),
	.datab(!\VGA|controller|yCounter [8]),
	.datac(!\VGA|controller|yCounter [7]),
	.datad(!\VGA|controller|yCounter [5]),
	.datae(gnd),
	.dataf(!\VGA|controller|yCounter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|always1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|always1~1 .extended_lut = "off";
defparam \VGA|controller|always1~1 .lut_mask = 64'h4000400000000000;
defparam \VGA|controller|always1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y73_N36
cyclonev_lcell_comb \VGA|controller|always1~2 (
// Equation(s):
// \VGA|controller|always1~2_combout  = ( \VGA|controller|yCounter [2] & ( (!\VGA|controller|yCounter [0] & (!\VGA|controller|yCounter [1] & (\VGA|controller|yCounter [3] & !\VGA|controller|yCounter [4]))) ) )

	.dataa(!\VGA|controller|yCounter [0]),
	.datab(!\VGA|controller|yCounter [1]),
	.datac(!\VGA|controller|yCounter [3]),
	.datad(!\VGA|controller|yCounter [4]),
	.datae(gnd),
	.dataf(!\VGA|controller|yCounter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|always1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|always1~2 .extended_lut = "off";
defparam \VGA|controller|always1~2 .lut_mask = 64'h0000000008000800;
defparam \VGA|controller|always1~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y73_N30
cyclonev_lcell_comb \VGA|controller|always1~3 (
// Equation(s):
// \VGA|controller|always1~3_combout  = ( \VGA|controller|always1~2_combout  & ( \VGA|controller|xCounter [9] & ( (\VGA|controller|Equal0~1_combout  & (\VGA|controller|Equal0~0_combout  & \VGA|controller|always1~1_combout )) ) ) )

	.dataa(!\VGA|controller|Equal0~1_combout ),
	.datab(!\VGA|controller|Equal0~0_combout ),
	.datac(!\VGA|controller|always1~1_combout ),
	.datad(gnd),
	.datae(!\VGA|controller|always1~2_combout ),
	.dataf(!\VGA|controller|xCounter [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|always1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|always1~3 .extended_lut = "off";
defparam \VGA|controller|always1~3 .lut_mask = 64'h0000000000000101;
defparam \VGA|controller|always1~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y73_N2
dffeas \VGA|controller|yCounter[0] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[0] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y73_N51
cyclonev_lcell_comb \VGA|controller|always1~0 (
// Equation(s):
// \VGA|controller|always1~0_combout  = ( \VGA|controller|yCounter [2] & ( (\VGA|controller|yCounter [3] & !\VGA|controller|yCounter [4]) ) )

	.dataa(!\VGA|controller|yCounter [3]),
	.datab(gnd),
	.datac(!\VGA|controller|yCounter [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|controller|yCounter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|always1~0 .extended_lut = "off";
defparam \VGA|controller|always1~0 .lut_mask = 64'h0000000050505050;
defparam \VGA|controller|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y73_N48
cyclonev_lcell_comb \VGA|controller|VGA_VS1~0 (
// Equation(s):
// \VGA|controller|VGA_VS1~0_combout  = ( \VGA|controller|yCounter [6] & ( (\VGA|controller|yCounter [8] & (\VGA|controller|yCounter [7] & \VGA|controller|yCounter [5])) ) )

	.dataa(gnd),
	.datab(!\VGA|controller|yCounter [8]),
	.datac(!\VGA|controller|yCounter [7]),
	.datad(!\VGA|controller|yCounter [5]),
	.datae(gnd),
	.dataf(!\VGA|controller|yCounter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|VGA_VS1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|VGA_VS1~0 .extended_lut = "off";
defparam \VGA|controller|VGA_VS1~0 .lut_mask = 64'h0000000000030003;
defparam \VGA|controller|VGA_VS1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y73_N39
cyclonev_lcell_comb \VGA|controller|VGA_VS1~1 (
// Equation(s):
// \VGA|controller|VGA_VS1~1_combout  = ( \VGA|controller|VGA_VS1~0_combout  & ( (!\VGA|controller|always1~0_combout ) # ((!\VGA|controller|yCounter [0] $ (\VGA|controller|yCounter [1])) # (\VGA|controller|yCounter [9])) ) ) # ( 
// !\VGA|controller|VGA_VS1~0_combout  )

	.dataa(!\VGA|controller|yCounter [0]),
	.datab(!\VGA|controller|yCounter [1]),
	.datac(!\VGA|controller|always1~0_combout ),
	.datad(!\VGA|controller|yCounter [9]),
	.datae(gnd),
	.dataf(!\VGA|controller|VGA_VS1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|VGA_VS1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|VGA_VS1~1 .extended_lut = "off";
defparam \VGA|controller|VGA_VS1~1 .lut_mask = 64'hFFFFFFFFF9FFF9FF;
defparam \VGA|controller|VGA_VS1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y73_N40
dffeas \VGA|controller|VGA_VS1 (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|VGA_VS1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_VS1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_VS1 .is_wysiwyg = "true";
defparam \VGA|controller|VGA_VS1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y77_N30
cyclonev_lcell_comb \VGA|controller|VGA_VS~feeder (
// Equation(s):
// \VGA|controller|VGA_VS~feeder_combout  = ( \VGA|controller|VGA_VS1~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|controller|VGA_VS1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|VGA_VS~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|VGA_VS~feeder .extended_lut = "off";
defparam \VGA|controller|VGA_VS~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \VGA|controller|VGA_VS~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y77_N31
dffeas \VGA|controller|VGA_VS (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|VGA_VS~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_VS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_VS .is_wysiwyg = "true";
defparam \VGA|controller|VGA_VS .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y73_N42
cyclonev_lcell_comb \VGA|controller|VGA_BLANK1~0 (
// Equation(s):
// \VGA|controller|VGA_BLANK1~0_combout  = ( \VGA|controller|xCounter [9] & ( (!\VGA|controller|xCounter [7] & (!\VGA|controller|xCounter[8]~DUPLICATE_q  & (!\VGA|controller|VGA_VS1~0_combout  & !\VGA|controller|yCounter [9]))) ) ) # ( 
// !\VGA|controller|xCounter [9] & ( (!\VGA|controller|VGA_VS1~0_combout  & !\VGA|controller|yCounter [9]) ) )

	.dataa(!\VGA|controller|xCounter [7]),
	.datab(!\VGA|controller|xCounter[8]~DUPLICATE_q ),
	.datac(!\VGA|controller|VGA_VS1~0_combout ),
	.datad(!\VGA|controller|yCounter [9]),
	.datae(gnd),
	.dataf(!\VGA|controller|xCounter [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|VGA_BLANK1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK1~0 .extended_lut = "off";
defparam \VGA|controller|VGA_BLANK1~0 .lut_mask = 64'hF000F00080008000;
defparam \VGA|controller|VGA_BLANK1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y73_N43
dffeas \VGA|controller|VGA_BLANK1 (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|VGA_BLANK1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_BLANK1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK1 .is_wysiwyg = "true";
defparam \VGA|controller|VGA_BLANK1 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y73_N34
dffeas \VGA|controller|VGA_BLANK (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|controller|VGA_BLANK1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_BLANK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK .is_wysiwyg = "true";
defparam \VGA|controller|VGA_BLANK .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G5
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X36_Y68_N30
cyclonev_lcell_comb \F|Add0~49 (
// Equation(s):
// \F|Add0~49_sumout  = SUM(( \F|counter [0] ) + ( VCC ) + ( !VCC ))
// \F|Add0~50  = CARRY(( \F|counter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\F|counter [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\F|Add0~49_sumout ),
	.cout(\F|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \F|Add0~49 .extended_lut = "off";
defparam \F|Add0~49 .lut_mask = 64'h0000000000003333;
defparam \F|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y68_N6
cyclonev_lcell_comb \F|Equal0~2 (
// Equation(s):
// \F|Equal0~2_combout  = ( !\F|counter [2] & ( !\F|counter [4] & ( (!\F|counter [1] & (!\F|counter [0] & (!\F|counter [16] & !\F|counter [3]))) ) ) )

	.dataa(!\F|counter [1]),
	.datab(!\F|counter [0]),
	.datac(!\F|counter [16]),
	.datad(!\F|counter [3]),
	.datae(!\F|counter [2]),
	.dataf(!\F|counter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\F|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \F|Equal0~2 .extended_lut = "off";
defparam \F|Equal0~2 .lut_mask = 64'h8000000000000000;
defparam \F|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y67_N54
cyclonev_lcell_comb \F|Equal0~3 (
// Equation(s):
// \F|Equal0~3_combout  = ( \F|counter [22] & ( !\F|counter [15] & ( (!\F|counter [13] & (\F|counter [14] & (\F|counter [11] & !\F|counter [12]))) ) ) )

	.dataa(!\F|counter [13]),
	.datab(!\F|counter [14]),
	.datac(!\F|counter [11]),
	.datad(!\F|counter [12]),
	.datae(!\F|counter [22]),
	.dataf(!\F|counter [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\F|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \F|Equal0~3 .extended_lut = "off";
defparam \F|Equal0~3 .lut_mask = 64'h0000020000000000;
defparam \F|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y67_N42
cyclonev_lcell_comb \F|Add0~5 (
// Equation(s):
// \F|Add0~5_sumout  = SUM(( \F|counter [24] ) + ( GND ) + ( \F|Add0~2  ))
// \F|Add0~6  = CARRY(( \F|counter [24] ) + ( GND ) + ( \F|Add0~2  ))

	.dataa(gnd),
	.datab(!\F|counter [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\F|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\F|Add0~5_sumout ),
	.cout(\F|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \F|Add0~5 .extended_lut = "off";
defparam \F|Add0~5 .lut_mask = 64'h0000FFFF00003333;
defparam \F|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y67_N45
cyclonev_lcell_comb \F|Add0~29 (
// Equation(s):
// \F|Add0~29_sumout  = SUM(( \F|counter [25] ) + ( GND ) + ( \F|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\F|counter [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\F|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\F|Add0~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \F|Add0~29 .extended_lut = "off";
defparam \F|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \F|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y67_N47
dffeas \F|counter[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\F|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\F|counter[22]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\F|counter [25]),
	.prn(vcc));
// synopsys translate_off
defparam \F|counter[25] .is_wysiwyg = "true";
defparam \F|counter[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y67_N48
cyclonev_lcell_comb \F|Equal0~1 (
// Equation(s):
// \F|Equal0~1_combout  = ( !\F|counter [17] & ( \F|counter [18] & ( (\F|counter [19] & (!\F|counter [20] & (!\F|counter [21] & !\F|counter [25]))) ) ) )

	.dataa(!\F|counter [19]),
	.datab(!\F|counter [20]),
	.datac(!\F|counter [21]),
	.datad(!\F|counter [25]),
	.datae(!\F|counter [17]),
	.dataf(!\F|counter [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\F|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \F|Equal0~1 .extended_lut = "off";
defparam \F|Equal0~1 .lut_mask = 64'h0000000040000000;
defparam \F|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y68_N12
cyclonev_lcell_comb \F|Equal0~4 (
// Equation(s):
// \F|Equal0~4_combout  = ( \F|counter [9] & ( !\F|counter [7] & ( (\F|counter [8] & (!\F|counter [10] & (\F|counter [6] & !\F|counter [5]))) ) ) )

	.dataa(!\F|counter [8]),
	.datab(!\F|counter [10]),
	.datac(!\F|counter [6]),
	.datad(!\F|counter [5]),
	.datae(!\F|counter [9]),
	.dataf(!\F|counter [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\F|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \F|Equal0~4 .extended_lut = "off";
defparam \F|Equal0~4 .lut_mask = 64'h0000040000000000;
defparam \F|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y68_N18
cyclonev_lcell_comb \F|counter[22]~0 (
// Equation(s):
// \F|counter[22]~0_combout  = ( \F|Equal0~1_combout  & ( \F|Equal0~4_combout  & ( (!\KEY[0]~input_o ) # ((\F|Equal0~2_combout  & (\F|Equal0~0_combout  & \F|Equal0~3_combout ))) ) ) ) # ( !\F|Equal0~1_combout  & ( \F|Equal0~4_combout  & ( !\KEY[0]~input_o  ) 
// ) ) # ( \F|Equal0~1_combout  & ( !\F|Equal0~4_combout  & ( !\KEY[0]~input_o  ) ) ) # ( !\F|Equal0~1_combout  & ( !\F|Equal0~4_combout  & ( !\KEY[0]~input_o  ) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(!\F|Equal0~2_combout ),
	.datac(!\F|Equal0~0_combout ),
	.datad(!\F|Equal0~3_combout ),
	.datae(!\F|Equal0~1_combout ),
	.dataf(!\F|Equal0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\F|counter[22]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \F|counter[22]~0 .extended_lut = "off";
defparam \F|counter[22]~0 .lut_mask = 64'hAAAAAAAAAAAAAAAB;
defparam \F|counter[22]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y68_N32
dffeas \F|counter[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\F|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\F|counter[22]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\F|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \F|counter[0] .is_wysiwyg = "true";
defparam \F|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y68_N33
cyclonev_lcell_comb \F|Add0~45 (
// Equation(s):
// \F|Add0~45_sumout  = SUM(( \F|counter [1] ) + ( GND ) + ( \F|Add0~50  ))
// \F|Add0~46  = CARRY(( \F|counter [1] ) + ( GND ) + ( \F|Add0~50  ))

	.dataa(!\F|counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\F|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\F|Add0~45_sumout ),
	.cout(\F|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \F|Add0~45 .extended_lut = "off";
defparam \F|Add0~45 .lut_mask = 64'h0000FFFF00005555;
defparam \F|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y68_N35
dffeas \F|counter[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\F|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\F|counter[22]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\F|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \F|counter[1] .is_wysiwyg = "true";
defparam \F|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y68_N36
cyclonev_lcell_comb \F|Add0~41 (
// Equation(s):
// \F|Add0~41_sumout  = SUM(( \F|counter [2] ) + ( GND ) + ( \F|Add0~46  ))
// \F|Add0~42  = CARRY(( \F|counter [2] ) + ( GND ) + ( \F|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\F|counter [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\F|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\F|Add0~41_sumout ),
	.cout(\F|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \F|Add0~41 .extended_lut = "off";
defparam \F|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \F|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y68_N38
dffeas \F|counter[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\F|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\F|counter[22]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\F|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \F|counter[2] .is_wysiwyg = "true";
defparam \F|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y68_N39
cyclonev_lcell_comb \F|Add0~37 (
// Equation(s):
// \F|Add0~37_sumout  = SUM(( \F|counter [3] ) + ( GND ) + ( \F|Add0~42  ))
// \F|Add0~38  = CARRY(( \F|counter [3] ) + ( GND ) + ( \F|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\F|counter [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\F|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\F|Add0~37_sumout ),
	.cout(\F|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \F|Add0~37 .extended_lut = "off";
defparam \F|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \F|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y68_N41
dffeas \F|counter[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\F|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\F|counter[22]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\F|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \F|counter[3] .is_wysiwyg = "true";
defparam \F|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y68_N42
cyclonev_lcell_comb \F|Add0~33 (
// Equation(s):
// \F|Add0~33_sumout  = SUM(( \F|counter [4] ) + ( GND ) + ( \F|Add0~38  ))
// \F|Add0~34  = CARRY(( \F|counter [4] ) + ( GND ) + ( \F|Add0~38  ))

	.dataa(gnd),
	.datab(!\F|counter [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\F|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\F|Add0~33_sumout ),
	.cout(\F|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \F|Add0~33 .extended_lut = "off";
defparam \F|Add0~33 .lut_mask = 64'h0000FFFF00003333;
defparam \F|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y68_N44
dffeas \F|counter[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\F|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\F|counter[22]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\F|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \F|counter[4] .is_wysiwyg = "true";
defparam \F|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y68_N45
cyclonev_lcell_comb \F|Add0~101 (
// Equation(s):
// \F|Add0~101_sumout  = SUM(( \F|counter [5] ) + ( GND ) + ( \F|Add0~34  ))
// \F|Add0~102  = CARRY(( \F|counter [5] ) + ( GND ) + ( \F|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\F|counter [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\F|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\F|Add0~101_sumout ),
	.cout(\F|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \F|Add0~101 .extended_lut = "off";
defparam \F|Add0~101 .lut_mask = 64'h0000FFFF00000F0F;
defparam \F|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y68_N47
dffeas \F|counter[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\F|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\F|counter[22]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\F|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \F|counter[5] .is_wysiwyg = "true";
defparam \F|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y68_N48
cyclonev_lcell_comb \F|Add0~97 (
// Equation(s):
// \F|Add0~97_sumout  = SUM(( \F|counter [6] ) + ( GND ) + ( \F|Add0~102  ))
// \F|Add0~98  = CARRY(( \F|counter [6] ) + ( GND ) + ( \F|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\F|counter [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\F|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\F|Add0~97_sumout ),
	.cout(\F|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \F|Add0~97 .extended_lut = "off";
defparam \F|Add0~97 .lut_mask = 64'h0000FFFF00000F0F;
defparam \F|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y68_N50
dffeas \F|counter[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\F|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\F|counter[22]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\F|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \F|counter[6] .is_wysiwyg = "true";
defparam \F|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y68_N51
cyclonev_lcell_comb \F|Add0~93 (
// Equation(s):
// \F|Add0~93_sumout  = SUM(( \F|counter [7] ) + ( GND ) + ( \F|Add0~98  ))
// \F|Add0~94  = CARRY(( \F|counter [7] ) + ( GND ) + ( \F|Add0~98  ))

	.dataa(!\F|counter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\F|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\F|Add0~93_sumout ),
	.cout(\F|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \F|Add0~93 .extended_lut = "off";
defparam \F|Add0~93 .lut_mask = 64'h0000FFFF00005555;
defparam \F|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y68_N53
dffeas \F|counter[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\F|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\F|counter[22]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\F|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \F|counter[7] .is_wysiwyg = "true";
defparam \F|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y68_N54
cyclonev_lcell_comb \F|Add0~89 (
// Equation(s):
// \F|Add0~89_sumout  = SUM(( \F|counter [8] ) + ( GND ) + ( \F|Add0~94  ))
// \F|Add0~90  = CARRY(( \F|counter [8] ) + ( GND ) + ( \F|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\F|counter [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\F|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\F|Add0~89_sumout ),
	.cout(\F|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \F|Add0~89 .extended_lut = "off";
defparam \F|Add0~89 .lut_mask = 64'h0000FFFF00000F0F;
defparam \F|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y68_N56
dffeas \F|counter[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\F|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\F|counter[22]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\F|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \F|counter[8] .is_wysiwyg = "true";
defparam \F|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y68_N57
cyclonev_lcell_comb \F|Add0~85 (
// Equation(s):
// \F|Add0~85_sumout  = SUM(( \F|counter [9] ) + ( GND ) + ( \F|Add0~90  ))
// \F|Add0~86  = CARRY(( \F|counter [9] ) + ( GND ) + ( \F|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\F|counter [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\F|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\F|Add0~85_sumout ),
	.cout(\F|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \F|Add0~85 .extended_lut = "off";
defparam \F|Add0~85 .lut_mask = 64'h0000FFFF00000F0F;
defparam \F|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y68_N59
dffeas \F|counter[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\F|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\F|counter[22]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\F|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \F|counter[9] .is_wysiwyg = "true";
defparam \F|counter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y67_N0
cyclonev_lcell_comb \F|Add0~81 (
// Equation(s):
// \F|Add0~81_sumout  = SUM(( \F|counter [10] ) + ( GND ) + ( \F|Add0~86  ))
// \F|Add0~82  = CARRY(( \F|counter [10] ) + ( GND ) + ( \F|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\F|counter [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\F|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\F|Add0~81_sumout ),
	.cout(\F|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \F|Add0~81 .extended_lut = "off";
defparam \F|Add0~81 .lut_mask = 64'h0000FFFF00000F0F;
defparam \F|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y67_N2
dffeas \F|counter[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\F|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\F|counter[22]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\F|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \F|counter[10] .is_wysiwyg = "true";
defparam \F|counter[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y67_N3
cyclonev_lcell_comb \F|Add0~77 (
// Equation(s):
// \F|Add0~77_sumout  = SUM(( \F|counter [11] ) + ( GND ) + ( \F|Add0~82  ))
// \F|Add0~78  = CARRY(( \F|counter [11] ) + ( GND ) + ( \F|Add0~82  ))

	.dataa(!\F|counter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\F|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\F|Add0~77_sumout ),
	.cout(\F|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \F|Add0~77 .extended_lut = "off";
defparam \F|Add0~77 .lut_mask = 64'h0000FFFF00005555;
defparam \F|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y67_N5
dffeas \F|counter[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\F|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\F|counter[22]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\F|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \F|counter[11] .is_wysiwyg = "true";
defparam \F|counter[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y67_N6
cyclonev_lcell_comb \F|Add0~73 (
// Equation(s):
// \F|Add0~73_sumout  = SUM(( \F|counter [12] ) + ( GND ) + ( \F|Add0~78  ))
// \F|Add0~74  = CARRY(( \F|counter [12] ) + ( GND ) + ( \F|Add0~78  ))

	.dataa(gnd),
	.datab(!\F|counter [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\F|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\F|Add0~73_sumout ),
	.cout(\F|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \F|Add0~73 .extended_lut = "off";
defparam \F|Add0~73 .lut_mask = 64'h0000FFFF00003333;
defparam \F|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y67_N8
dffeas \F|counter[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\F|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\F|counter[22]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\F|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \F|counter[12] .is_wysiwyg = "true";
defparam \F|counter[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y67_N9
cyclonev_lcell_comb \F|Add0~69 (
// Equation(s):
// \F|Add0~69_sumout  = SUM(( \F|counter [13] ) + ( GND ) + ( \F|Add0~74  ))
// \F|Add0~70  = CARRY(( \F|counter [13] ) + ( GND ) + ( \F|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\F|counter [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\F|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\F|Add0~69_sumout ),
	.cout(\F|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \F|Add0~69 .extended_lut = "off";
defparam \F|Add0~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \F|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y67_N11
dffeas \F|counter[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\F|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\F|counter[22]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\F|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \F|counter[13] .is_wysiwyg = "true";
defparam \F|counter[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y67_N12
cyclonev_lcell_comb \F|Add0~65 (
// Equation(s):
// \F|Add0~65_sumout  = SUM(( \F|counter [14] ) + ( GND ) + ( \F|Add0~70  ))
// \F|Add0~66  = CARRY(( \F|counter [14] ) + ( GND ) + ( \F|Add0~70  ))

	.dataa(gnd),
	.datab(!\F|counter [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\F|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\F|Add0~65_sumout ),
	.cout(\F|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \F|Add0~65 .extended_lut = "off";
defparam \F|Add0~65 .lut_mask = 64'h0000FFFF00003333;
defparam \F|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y67_N14
dffeas \F|counter[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\F|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\F|counter[22]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\F|counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \F|counter[14] .is_wysiwyg = "true";
defparam \F|counter[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y67_N15
cyclonev_lcell_comb \F|Add0~61 (
// Equation(s):
// \F|Add0~61_sumout  = SUM(( \F|counter [15] ) + ( GND ) + ( \F|Add0~66  ))
// \F|Add0~62  = CARRY(( \F|counter [15] ) + ( GND ) + ( \F|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\F|counter [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\F|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\F|Add0~61_sumout ),
	.cout(\F|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \F|Add0~61 .extended_lut = "off";
defparam \F|Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \F|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y67_N17
dffeas \F|counter[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\F|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\F|counter[22]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\F|counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \F|counter[15] .is_wysiwyg = "true";
defparam \F|counter[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y67_N18
cyclonev_lcell_comb \F|Add0~53 (
// Equation(s):
// \F|Add0~53_sumout  = SUM(( \F|counter [16] ) + ( GND ) + ( \F|Add0~62  ))
// \F|Add0~54  = CARRY(( \F|counter [16] ) + ( GND ) + ( \F|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\F|counter [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\F|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\F|Add0~53_sumout ),
	.cout(\F|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \F|Add0~53 .extended_lut = "off";
defparam \F|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \F|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y67_N20
dffeas \F|counter[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\F|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\F|counter[22]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\F|counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \F|counter[16] .is_wysiwyg = "true";
defparam \F|counter[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y67_N21
cyclonev_lcell_comb \F|Add0~9 (
// Equation(s):
// \F|Add0~9_sumout  = SUM(( \F|counter [17] ) + ( GND ) + ( \F|Add0~54  ))
// \F|Add0~10  = CARRY(( \F|counter [17] ) + ( GND ) + ( \F|Add0~54  ))

	.dataa(!\F|counter [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\F|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\F|Add0~9_sumout ),
	.cout(\F|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \F|Add0~9 .extended_lut = "off";
defparam \F|Add0~9 .lut_mask = 64'h0000FFFF00005555;
defparam \F|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y67_N23
dffeas \F|counter[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\F|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\F|counter[22]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\F|counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \F|counter[17] .is_wysiwyg = "true";
defparam \F|counter[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y67_N24
cyclonev_lcell_comb \F|Add0~13 (
// Equation(s):
// \F|Add0~13_sumout  = SUM(( \F|counter [18] ) + ( GND ) + ( \F|Add0~10  ))
// \F|Add0~14  = CARRY(( \F|counter [18] ) + ( GND ) + ( \F|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\F|counter [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\F|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\F|Add0~13_sumout ),
	.cout(\F|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \F|Add0~13 .extended_lut = "off";
defparam \F|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \F|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y67_N26
dffeas \F|counter[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\F|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\F|counter[22]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\F|counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \F|counter[18] .is_wysiwyg = "true";
defparam \F|counter[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y67_N27
cyclonev_lcell_comb \F|Add0~17 (
// Equation(s):
// \F|Add0~17_sumout  = SUM(( \F|counter [19] ) + ( GND ) + ( \F|Add0~14  ))
// \F|Add0~18  = CARRY(( \F|counter [19] ) + ( GND ) + ( \F|Add0~14  ))

	.dataa(!\F|counter [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\F|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\F|Add0~17_sumout ),
	.cout(\F|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \F|Add0~17 .extended_lut = "off";
defparam \F|Add0~17 .lut_mask = 64'h0000FFFF00005555;
defparam \F|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y67_N29
dffeas \F|counter[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\F|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\F|counter[22]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\F|counter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \F|counter[19] .is_wysiwyg = "true";
defparam \F|counter[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y67_N30
cyclonev_lcell_comb \F|Add0~21 (
// Equation(s):
// \F|Add0~21_sumout  = SUM(( \F|counter [20] ) + ( GND ) + ( \F|Add0~18  ))
// \F|Add0~22  = CARRY(( \F|counter [20] ) + ( GND ) + ( \F|Add0~18  ))

	.dataa(gnd),
	.datab(!\F|counter [20]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\F|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\F|Add0~21_sumout ),
	.cout(\F|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \F|Add0~21 .extended_lut = "off";
defparam \F|Add0~21 .lut_mask = 64'h0000FFFF00003333;
defparam \F|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y67_N32
dffeas \F|counter[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\F|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\F|counter[22]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\F|counter [20]),
	.prn(vcc));
// synopsys translate_off
defparam \F|counter[20] .is_wysiwyg = "true";
defparam \F|counter[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y67_N33
cyclonev_lcell_comb \F|Add0~25 (
// Equation(s):
// \F|Add0~25_sumout  = SUM(( \F|counter [21] ) + ( GND ) + ( \F|Add0~22  ))
// \F|Add0~26  = CARRY(( \F|counter [21] ) + ( GND ) + ( \F|Add0~22  ))

	.dataa(!\F|counter [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\F|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\F|Add0~25_sumout ),
	.cout(\F|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \F|Add0~25 .extended_lut = "off";
defparam \F|Add0~25 .lut_mask = 64'h0000FFFF00005555;
defparam \F|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y67_N35
dffeas \F|counter[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\F|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\F|counter[22]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\F|counter [21]),
	.prn(vcc));
// synopsys translate_off
defparam \F|counter[21] .is_wysiwyg = "true";
defparam \F|counter[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y67_N36
cyclonev_lcell_comb \F|Add0~57 (
// Equation(s):
// \F|Add0~57_sumout  = SUM(( \F|counter [22] ) + ( GND ) + ( \F|Add0~26  ))
// \F|Add0~58  = CARRY(( \F|counter [22] ) + ( GND ) + ( \F|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\F|counter [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\F|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\F|Add0~57_sumout ),
	.cout(\F|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \F|Add0~57 .extended_lut = "off";
defparam \F|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \F|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y67_N38
dffeas \F|counter[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\F|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\F|counter[22]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\F|counter [22]),
	.prn(vcc));
// synopsys translate_off
defparam \F|counter[22] .is_wysiwyg = "true";
defparam \F|counter[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y67_N39
cyclonev_lcell_comb \F|Add0~1 (
// Equation(s):
// \F|Add0~1_sumout  = SUM(( \F|counter [23] ) + ( GND ) + ( \F|Add0~58  ))
// \F|Add0~2  = CARRY(( \F|counter [23] ) + ( GND ) + ( \F|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\F|counter [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\F|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\F|Add0~1_sumout ),
	.cout(\F|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \F|Add0~1 .extended_lut = "off";
defparam \F|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \F|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y67_N41
dffeas \F|counter[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\F|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\F|counter[22]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\F|counter [23]),
	.prn(vcc));
// synopsys translate_off
defparam \F|counter[23] .is_wysiwyg = "true";
defparam \F|counter[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y67_N44
dffeas \F|counter[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\F|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\F|counter[22]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\F|counter [24]),
	.prn(vcc));
// synopsys translate_off
defparam \F|counter[24] .is_wysiwyg = "true";
defparam \F|counter[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y68_N3
cyclonev_lcell_comb \F|Equal0~0 (
// Equation(s):
// \F|Equal0~0_combout  = ( !\F|counter [23] & ( !\F|counter [24] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\F|counter [24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\F|counter [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\F|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \F|Equal0~0 .extended_lut = "off";
defparam \F|Equal0~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \F|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y68_N0
cyclonev_lcell_comb \F|Equal0~5 (
// Equation(s):
// \F|Equal0~5_combout  = ( \F|Equal0~4_combout  & ( (\F|Equal0~0_combout  & (\F|Equal0~2_combout  & (\F|Equal0~1_combout  & \F|Equal0~3_combout ))) ) )

	.dataa(!\F|Equal0~0_combout ),
	.datab(!\F|Equal0~2_combout ),
	.datac(!\F|Equal0~1_combout ),
	.datad(!\F|Equal0~3_combout ),
	.datae(gnd),
	.dataf(!\F|Equal0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\F|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \F|Equal0~5 .extended_lut = "off";
defparam \F|Equal0~5 .lut_mask = 64'h0000000000010001;
defparam \F|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y71_N50
dffeas \C|current_state.S_RESET (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\KEY[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C|current_state.S_RESET~q ),
	.prn(vcc));
// synopsys translate_off
defparam \C|current_state.S_RESET .is_wysiwyg = "true";
defparam \C|current_state.S_RESET .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y71_N33
cyclonev_lcell_comb \C|next_state~0 (
// Equation(s):
// \C|next_state~0_combout  = ( \C|current_state.S_RESET~q  & ( \C|current_state.S_MOVE~q  ) ) # ( !\C|current_state.S_RESET~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\C|current_state.S_MOVE~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\C|current_state.S_RESET~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C|next_state~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C|next_state~0 .extended_lut = "off";
defparam \C|next_state~0 .lut_mask = 64'hFFFFFFFF0F0F0F0F;
defparam \C|next_state~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y71_N35
dffeas \C|current_state.S_WAIT (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\C|next_state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C|current_state.S_WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \C|current_state.S_WAIT .is_wysiwyg = "true";
defparam \C|current_state.S_WAIT .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y70_N33
cyclonev_lcell_comb \C|current_state~15 (
// Equation(s):
// \C|current_state~15_combout  = ( \KEY[0]~input_o  & ( \C|current_state.S_WAIT~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\C|current_state.S_WAIT~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C|current_state~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C|current_state~15 .extended_lut = "off";
defparam \C|current_state~15 .lut_mask = 64'h000000000F0F0F0F;
defparam \C|current_state~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y70_N35
dffeas \C|current_state.S_WAIT_2 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\C|current_state~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C|current_state.S_WAIT_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \C|current_state.S_WAIT_2 .is_wysiwyg = "true";
defparam \C|current_state.S_WAIT_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y70_N30
cyclonev_lcell_comb \C|Selector0~0 (
// Equation(s):
// \C|Selector0~0_combout  = ((!\F|Equal0~5_combout  & \C|current_state.S_DRAW~q )) # (\C|current_state.S_WAIT_2~q )

	.dataa(!\F|Equal0~5_combout ),
	.datab(gnd),
	.datac(!\C|current_state.S_WAIT_2~q ),
	.datad(!\C|current_state.S_DRAW~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C|Selector0~0 .extended_lut = "off";
defparam \C|Selector0~0 .lut_mask = 64'h0FAF0FAF0FAF0FAF;
defparam \C|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y70_N32
dffeas \C|current_state.S_DRAW (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\C|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C|current_state.S_DRAW~q ),
	.prn(vcc));
// synopsys translate_off
defparam \C|current_state.S_DRAW .is_wysiwyg = "true";
defparam \C|current_state.S_DRAW .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y70_N36
cyclonev_lcell_comb \C|current_state~14 (
// Equation(s):
// \C|current_state~14_combout  = ( \C|current_state.S_DRAW~q  & ( (\F|Equal0~5_combout  & \KEY[0]~input_o ) ) )

	.dataa(!\F|Equal0~5_combout ),
	.datab(!\KEY[0]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\C|current_state.S_DRAW~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C|current_state~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C|current_state~14 .extended_lut = "off";
defparam \C|current_state~14 .lut_mask = 64'h0000000011111111;
defparam \C|current_state~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y70_N38
dffeas \C|current_state.S_WAIT_1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\C|current_state~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C|current_state.S_WAIT_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \C|current_state.S_WAIT_1 .is_wysiwyg = "true";
defparam \C|current_state.S_WAIT_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y71_N19
dffeas \C|scounter[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\C|scounter~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C|scounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \C|scounter[1] .is_wysiwyg = "true";
defparam \C|scounter[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y71_N26
dffeas \C|scounter[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\C|scounter~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C|scounter[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \C|scounter[0]~DUPLICATE .is_wysiwyg = "true";
defparam \C|scounter[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y71_N6
cyclonev_lcell_comb \C|scounter~1 (
// Equation(s):
// \C|scounter~1_combout  = ( \C|scounter [3] & ( \C|current_state.S_CLEAR~q  & ( (!\C|scounter[0]~DUPLICATE_q ) # ((!\C|scounter [1]) # ((!\C|scounter [2]) # (\C|scounter [4]))) ) ) ) # ( !\C|scounter [3] & ( \C|current_state.S_CLEAR~q  & ( 
// (\C|scounter[0]~DUPLICATE_q  & (\C|scounter [1] & \C|scounter [2])) ) ) )

	.dataa(!\C|scounter[0]~DUPLICATE_q ),
	.datab(!\C|scounter [1]),
	.datac(!\C|scounter [4]),
	.datad(!\C|scounter [2]),
	.datae(!\C|scounter [3]),
	.dataf(!\C|current_state.S_CLEAR~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C|scounter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C|scounter~1 .extended_lut = "off";
defparam \C|scounter~1 .lut_mask = 64'h000000000011FFEF;
defparam \C|scounter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y71_N8
dffeas \C|scounter[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\C|scounter~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C|scounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \C|scounter[3] .is_wysiwyg = "true";
defparam \C|scounter[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y71_N42
cyclonev_lcell_comb \C|scounter~2 (
// Equation(s):
// \C|scounter~2_combout  = ( \C|scounter [2] & ( \C|current_state.S_CLEAR~q  & ( (!\C|scounter[0]~DUPLICATE_q ) # ((!\C|scounter [1]) # ((\C|scounter [4] & \C|scounter [3]))) ) ) ) # ( !\C|scounter [2] & ( \C|current_state.S_CLEAR~q  & ( 
// (\C|scounter[0]~DUPLICATE_q  & \C|scounter [1]) ) ) )

	.dataa(!\C|scounter[0]~DUPLICATE_q ),
	.datab(!\C|scounter [1]),
	.datac(!\C|scounter [4]),
	.datad(!\C|scounter [3]),
	.datae(!\C|scounter [2]),
	.dataf(!\C|current_state.S_CLEAR~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C|scounter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C|scounter~2 .extended_lut = "off";
defparam \C|scounter~2 .lut_mask = 64'h000000001111EEEF;
defparam \C|scounter~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y71_N44
dffeas \C|scounter[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\C|scounter~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C|scounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \C|scounter[2] .is_wysiwyg = "true";
defparam \C|scounter[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y71_N7
dffeas \C|scounter[3]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\C|scounter~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C|scounter[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \C|scounter[3]~DUPLICATE .is_wysiwyg = "true";
defparam \C|scounter[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y71_N24
cyclonev_lcell_comb \C|scounter~4 (
// Equation(s):
// \C|scounter~4_combout  = ( \C|scounter [0] & ( \C|scounter[3]~DUPLICATE_q  & ( (\C|current_state.S_CLEAR~q  & (\C|scounter [1] & (\C|scounter [4] & \C|scounter [2]))) ) ) ) # ( !\C|scounter [0] & ( \C|scounter[3]~DUPLICATE_q  & ( 
// \C|current_state.S_CLEAR~q  ) ) ) # ( !\C|scounter [0] & ( !\C|scounter[3]~DUPLICATE_q  & ( \C|current_state.S_CLEAR~q  ) ) )

	.dataa(!\C|current_state.S_CLEAR~q ),
	.datab(!\C|scounter [1]),
	.datac(!\C|scounter [4]),
	.datad(!\C|scounter [2]),
	.datae(!\C|scounter [0]),
	.dataf(!\C|scounter[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C|scounter~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C|scounter~4 .extended_lut = "off";
defparam \C|scounter~4 .lut_mask = 64'h5555000055550001;
defparam \C|scounter~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y71_N25
dffeas \C|scounter[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\C|scounter~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C|scounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \C|scounter[0] .is_wysiwyg = "true";
defparam \C|scounter[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y71_N18
cyclonev_lcell_comb \C|scounter~3 (
// Equation(s):
// \C|scounter~3_combout  = ( \C|scounter [1] & ( \C|scounter[3]~DUPLICATE_q  & ( (\C|current_state.S_CLEAR~q  & ((!\C|scounter [0]) # ((\C|scounter [4] & \C|scounter [2])))) ) ) ) # ( !\C|scounter [1] & ( \C|scounter[3]~DUPLICATE_q  & ( 
// (\C|current_state.S_CLEAR~q  & \C|scounter [0]) ) ) ) # ( \C|scounter [1] & ( !\C|scounter[3]~DUPLICATE_q  & ( (\C|current_state.S_CLEAR~q  & !\C|scounter [0]) ) ) ) # ( !\C|scounter [1] & ( !\C|scounter[3]~DUPLICATE_q  & ( (\C|current_state.S_CLEAR~q  & 
// \C|scounter [0]) ) ) )

	.dataa(!\C|current_state.S_CLEAR~q ),
	.datab(!\C|scounter [0]),
	.datac(!\C|scounter [4]),
	.datad(!\C|scounter [2]),
	.datae(!\C|scounter [1]),
	.dataf(!\C|scounter[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C|scounter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C|scounter~3 .extended_lut = "off";
defparam \C|scounter~3 .lut_mask = 64'h1111444411114445;
defparam \C|scounter~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y71_N20
dffeas \C|scounter[1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\C|scounter~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C|scounter[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \C|scounter[1]~DUPLICATE .is_wysiwyg = "true";
defparam \C|scounter[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y71_N30
cyclonev_lcell_comb \C|current_state~12 (
// Equation(s):
// \C|current_state~12_combout  = ( \C|scounter [2] & ( (\C|scounter[1]~DUPLICATE_q  & (\C|scounter[0]~DUPLICATE_q  & \C|scounter[3]~DUPLICATE_q )) ) )

	.dataa(!\C|scounter[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\C|scounter[0]~DUPLICATE_q ),
	.datad(!\C|scounter[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\C|scounter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C|current_state~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C|current_state~12 .extended_lut = "off";
defparam \C|current_state~12 .lut_mask = 64'h0000000000050005;
defparam \C|current_state~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y71_N36
cyclonev_lcell_comb \C|Selector1~0 (
// Equation(s):
// \C|Selector1~0_combout  = ( \C|current_state~12_combout  & ( ((!\C|scounter [4] & \C|current_state.S_CLEAR~q )) # (\C|current_state.S_WAIT_1~q ) ) ) # ( !\C|current_state~12_combout  & ( (\C|current_state.S_CLEAR~q ) # (\C|current_state.S_WAIT_1~q ) ) )

	.dataa(!\C|scounter [4]),
	.datab(gnd),
	.datac(!\C|current_state.S_WAIT_1~q ),
	.datad(!\C|current_state.S_CLEAR~q ),
	.datae(gnd),
	.dataf(!\C|current_state~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C|Selector1~0 .extended_lut = "off";
defparam \C|Selector1~0 .lut_mask = 64'h0FFF0FFF0FAF0FAF;
defparam \C|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y71_N38
dffeas \C|current_state.S_CLEAR (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\C|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C|current_state.S_CLEAR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \C|current_state.S_CLEAR .is_wysiwyg = "true";
defparam \C|current_state.S_CLEAR .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y71_N0
cyclonev_lcell_comb \C|scounter~0 (
// Equation(s):
// \C|scounter~0_combout  = ( \C|scounter [4] & ( \C|scounter[3]~DUPLICATE_q  & ( \C|current_state.S_CLEAR~q  ) ) ) # ( !\C|scounter [4] & ( \C|scounter[3]~DUPLICATE_q  & ( (\C|current_state.S_CLEAR~q  & (\C|scounter [0] & (\C|scounter[1]~DUPLICATE_q  & 
// \C|scounter [2]))) ) ) ) # ( \C|scounter [4] & ( !\C|scounter[3]~DUPLICATE_q  & ( \C|current_state.S_CLEAR~q  ) ) )

	.dataa(!\C|current_state.S_CLEAR~q ),
	.datab(!\C|scounter [0]),
	.datac(!\C|scounter[1]~DUPLICATE_q ),
	.datad(!\C|scounter [2]),
	.datae(!\C|scounter [4]),
	.dataf(!\C|scounter[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C|scounter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C|scounter~0 .extended_lut = "off";
defparam \C|scounter~0 .lut_mask = 64'h0000555500015555;
defparam \C|scounter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y71_N2
dffeas \C|scounter[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\C|scounter~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C|scounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \C|scounter[4] .is_wysiwyg = "true";
defparam \C|scounter[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y71_N39
cyclonev_lcell_comb \C|current_state~13 (
// Equation(s):
// \C|current_state~13_combout  = ( \C|current_state.S_CLEAR~q  & ( (\C|scounter [4] & (\C|current_state~12_combout  & \KEY[0]~input_o )) ) )

	.dataa(!\C|scounter [4]),
	.datab(!\C|current_state~12_combout ),
	.datac(!\KEY[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\C|current_state.S_CLEAR~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C|current_state~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C|current_state~13 .extended_lut = "off";
defparam \C|current_state~13 .lut_mask = 64'h0000000001010101;
defparam \C|current_state~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y71_N41
dffeas \C|current_state.S_MOVE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\C|current_state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C|current_state.S_MOVE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \C|current_state.S_MOVE .is_wysiwyg = "true";
defparam \C|current_state.S_MOVE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y72_N0
cyclonev_lcell_comb \D|Add5~17 (
// Equation(s):
// \D|Add5~17_sumout  = SUM(( \D|xo [0] ) + ( VCC ) + ( !VCC ))
// \D|Add5~18  = CARRY(( \D|xo [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D|xo [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\D|Add5~17_sumout ),
	.cout(\D|Add5~18 ),
	.shareout());
// synopsys translate_off
defparam \D|Add5~17 .extended_lut = "off";
defparam \D|Add5~17 .lut_mask = 64'h0000000000000F0F;
defparam \D|Add5~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y72_N33
cyclonev_lcell_comb \D|xo~1 (
// Equation(s):
// \D|xo~1_combout  = ( \KEY[0]~input_o  & ( \D|Add5~17_sumout  ) ) # ( !\KEY[0]~input_o  )

	.dataa(!\D|Add5~17_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D|xo~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D|xo~1 .extended_lut = "off";
defparam \D|xo~1 .lut_mask = 64'hFFFFFFFF55555555;
defparam \D|xo~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y72_N27
cyclonev_lcell_comb \D|xo[6]~0 (
// Equation(s):
// \D|xo[6]~0_combout  = ( \KEY[0]~input_o  & ( \C|current_state.S_MOVE~q  ) ) # ( !\KEY[0]~input_o  )

	.dataa(gnd),
	.datab(!\C|current_state.S_MOVE~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D|xo[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D|xo[6]~0 .extended_lut = "off";
defparam \D|xo[6]~0 .lut_mask = 64'hFFFFFFFF33333333;
defparam \D|xo[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y72_N35
dffeas \D|xo[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D|xo~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D|xo[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D|xo [0]),
	.prn(vcc));
// synopsys translate_off
defparam \D|xo[0] .is_wysiwyg = "true";
defparam \D|xo[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y72_N3
cyclonev_lcell_comb \D|Add5~13 (
// Equation(s):
// \D|Add5~13_sumout  = SUM(( \D|xo [1] ) + ( (!\D|direct [1]) # (!\C|current_state.S_MOVE~q ) ) + ( \D|Add5~18  ))
// \D|Add5~14  = CARRY(( \D|xo [1] ) + ( (!\D|direct [1]) # (!\C|current_state.S_MOVE~q ) ) + ( \D|Add5~18  ))

	.dataa(!\D|direct [1]),
	.datab(gnd),
	.datac(!\C|current_state.S_MOVE~q ),
	.datad(!\D|xo [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D|Add5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D|Add5~13_sumout ),
	.cout(\D|Add5~14 ),
	.shareout());
// synopsys translate_off
defparam \D|Add5~13 .extended_lut = "off";
defparam \D|Add5~13 .lut_mask = 64'h00000505000000FF;
defparam \D|Add5~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y72_N5
dffeas \D|xo[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D|Add5~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\D|xo[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D|xo [1]),
	.prn(vcc));
// synopsys translate_off
defparam \D|xo[1] .is_wysiwyg = "true";
defparam \D|xo[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y72_N6
cyclonev_lcell_comb \D|Add5~21 (
// Equation(s):
// \D|Add5~21_sumout  = SUM(( \D|xo [2] ) + ( (!\D|direct [1]) # (!\C|current_state.S_MOVE~q ) ) + ( \D|Add5~14  ))
// \D|Add5~22  = CARRY(( \D|xo [2] ) + ( (!\D|direct [1]) # (!\C|current_state.S_MOVE~q ) ) + ( \D|Add5~14  ))

	.dataa(!\D|direct [1]),
	.datab(!\C|current_state.S_MOVE~q ),
	.datac(gnd),
	.datad(!\D|xo [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D|Add5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D|Add5~21_sumout ),
	.cout(\D|Add5~22 ),
	.shareout());
// synopsys translate_off
defparam \D|Add5~21 .extended_lut = "off";
defparam \D|Add5~21 .lut_mask = 64'h00001111000000FF;
defparam \D|Add5~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y72_N8
dffeas \D|xo[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D|Add5~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\D|xo[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D|xo [2]),
	.prn(vcc));
// synopsys translate_off
defparam \D|xo[2] .is_wysiwyg = "true";
defparam \D|xo[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y72_N9
cyclonev_lcell_comb \D|Add5~29 (
// Equation(s):
// \D|Add5~29_sumout  = SUM(( \D|xo [3] ) + ( (!\D|direct [1]) # (!\C|current_state.S_MOVE~q ) ) + ( \D|Add5~22  ))
// \D|Add5~30  = CARRY(( \D|xo [3] ) + ( (!\D|direct [1]) # (!\C|current_state.S_MOVE~q ) ) + ( \D|Add5~22  ))

	.dataa(!\D|direct [1]),
	.datab(!\C|current_state.S_MOVE~q ),
	.datac(gnd),
	.datad(!\D|xo [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D|Add5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D|Add5~29_sumout ),
	.cout(\D|Add5~30 ),
	.shareout());
// synopsys translate_off
defparam \D|Add5~29 .extended_lut = "off";
defparam \D|Add5~29 .lut_mask = 64'h00001111000000FF;
defparam \D|Add5~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y72_N11
dffeas \D|xo[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D|Add5~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\D|xo[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D|xo [3]),
	.prn(vcc));
// synopsys translate_off
defparam \D|xo[3] .is_wysiwyg = "true";
defparam \D|xo[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y72_N12
cyclonev_lcell_comb \D|Add5~25 (
// Equation(s):
// \D|Add5~25_sumout  = SUM(( \D|xo [4] ) + ( (!\D|direct [1]) # (!\C|current_state.S_MOVE~q ) ) + ( \D|Add5~30  ))
// \D|Add5~26  = CARRY(( \D|xo [4] ) + ( (!\D|direct [1]) # (!\C|current_state.S_MOVE~q ) ) + ( \D|Add5~30  ))

	.dataa(!\D|direct [1]),
	.datab(!\C|current_state.S_MOVE~q ),
	.datac(gnd),
	.datad(!\D|xo [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D|Add5~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D|Add5~25_sumout ),
	.cout(\D|Add5~26 ),
	.shareout());
// synopsys translate_off
defparam \D|Add5~25 .extended_lut = "off";
defparam \D|Add5~25 .lut_mask = 64'h00001111000000FF;
defparam \D|Add5~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y72_N14
dffeas \D|xo[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D|Add5~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\D|xo[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D|xo [4]),
	.prn(vcc));
// synopsys translate_off
defparam \D|xo[4] .is_wysiwyg = "true";
defparam \D|xo[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y72_N15
cyclonev_lcell_comb \D|Add5~9 (
// Equation(s):
// \D|Add5~9_sumout  = SUM(( \D|xo [5] ) + ( (!\D|direct [1]) # (!\C|current_state.S_MOVE~q ) ) + ( \D|Add5~26  ))
// \D|Add5~10  = CARRY(( \D|xo [5] ) + ( (!\D|direct [1]) # (!\C|current_state.S_MOVE~q ) ) + ( \D|Add5~26  ))

	.dataa(!\D|direct [1]),
	.datab(!\C|current_state.S_MOVE~q ),
	.datac(gnd),
	.datad(!\D|xo [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D|Add5~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D|Add5~9_sumout ),
	.cout(\D|Add5~10 ),
	.shareout());
// synopsys translate_off
defparam \D|Add5~9 .extended_lut = "off";
defparam \D|Add5~9 .lut_mask = 64'h00001111000000FF;
defparam \D|Add5~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y72_N18
cyclonev_lcell_comb \D|Add5~5 (
// Equation(s):
// \D|Add5~5_sumout  = SUM(( \D|xo [6] ) + ( (!\C|current_state.S_MOVE~q ) # (!\D|direct [1]) ) + ( \D|Add5~10  ))
// \D|Add5~6  = CARRY(( \D|xo [6] ) + ( (!\C|current_state.S_MOVE~q ) # (!\D|direct [1]) ) + ( \D|Add5~10  ))

	.dataa(gnd),
	.datab(!\C|current_state.S_MOVE~q ),
	.datac(!\D|direct [1]),
	.datad(!\D|xo [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D|Add5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D|Add5~5_sumout ),
	.cout(\D|Add5~6 ),
	.shareout());
// synopsys translate_off
defparam \D|Add5~5 .extended_lut = "off";
defparam \D|Add5~5 .lut_mask = 64'h00000303000000FF;
defparam \D|Add5~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y72_N20
dffeas \D|xo[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D|Add5~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\D|xo[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D|xo [6]),
	.prn(vcc));
// synopsys translate_off
defparam \D|xo[6] .is_wysiwyg = "true";
defparam \D|xo[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y72_N21
cyclonev_lcell_comb \D|Add5~1 (
// Equation(s):
// \D|Add5~1_sumout  = SUM(( \D|xo [7] ) + ( (!\D|direct [1]) # (!\C|current_state.S_MOVE~q ) ) + ( \D|Add5~6  ))

	.dataa(!\D|direct [1]),
	.datab(!\C|current_state.S_MOVE~q ),
	.datac(gnd),
	.datad(!\D|xo [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D|Add5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D|Add5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D|Add5~1 .extended_lut = "off";
defparam \D|Add5~1 .lut_mask = 64'h00001111000000FF;
defparam \D|Add5~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y72_N23
dffeas \D|xo[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D|Add5~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\D|xo[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D|xo [7]),
	.prn(vcc));
// synopsys translate_off
defparam \D|xo[7] .is_wysiwyg = "true";
defparam \D|xo[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y72_N30
cyclonev_lcell_comb \D|always3~0 (
// Equation(s):
// \D|always3~0_combout  = ( \D|xo [4] & ( (\D|xo [2] & (\D|xo [7] & \D|xo [3])) ) ) # ( !\D|xo [4] & ( (!\D|xo [2] & (!\D|xo [7] & !\D|xo [3])) ) )

	.dataa(gnd),
	.datab(!\D|xo [2]),
	.datac(!\D|xo [7]),
	.datad(!\D|xo [3]),
	.datae(gnd),
	.dataf(!\D|xo [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D|always3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D|always3~0 .extended_lut = "off";
defparam \D|always3~0 .lut_mask = 64'hC000C00000030003;
defparam \D|always3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y72_N48
cyclonev_lcell_comb \D|always3~1 (
// Equation(s):
// \D|always3~1_combout  = ( !\D|xo [5] & ( (!\D|xo [6] & (\D|always3~0_combout  & (!\D|xo [0] & !\D|xo [1]))) ) )

	.dataa(!\D|xo [6]),
	.datab(!\D|always3~0_combout ),
	.datac(!\D|xo [0]),
	.datad(!\D|xo [1]),
	.datae(gnd),
	.dataf(!\D|xo [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D|always3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D|always3~1 .extended_lut = "off";
defparam \D|always3~1 .lut_mask = 64'h2000200000000000;
defparam \D|always3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y70_N39
cyclonev_lcell_comb \D|direct~0 (
// Equation(s):
// \D|direct~0_combout  = ( \D|always3~1_combout  & ( (!\D|direct [1] & ((!\KEY[0]~input_o ) # ((\F|Equal0~5_combout  & !\C|current_state.S_MOVE~q )))) # (\D|direct [1] & ((!\F|Equal0~5_combout ) # ((\C|current_state.S_MOVE~q )))) ) ) # ( 
// !\D|always3~1_combout  & ( (!\KEY[0]~input_o ) # (\D|direct [1]) ) )

	.dataa(!\F|Equal0~5_combout ),
	.datab(!\KEY[0]~input_o ),
	.datac(!\C|current_state.S_MOVE~q ),
	.datad(!\D|direct [1]),
	.datae(gnd),
	.dataf(!\D|always3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D|direct~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D|direct~0 .extended_lut = "off";
defparam \D|direct~0 .lut_mask = 64'hCCFFCCFFDCAFDCAF;
defparam \D|direct~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y70_N41
dffeas \D|direct[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D|direct~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D|direct [1]),
	.prn(vcc));
// synopsys translate_off
defparam \D|direct[1] .is_wysiwyg = "true";
defparam \D|direct[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y72_N17
dffeas \D|xo[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D|Add5~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\D|xo[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D|xo [5]),
	.prn(vcc));
// synopsys translate_off
defparam \D|xo[5] .is_wysiwyg = "true";
defparam \D|xo[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y71_N0
cyclonev_lcell_comb \D|Add0~13 (
// Equation(s):
// \D|Add0~13_sumout  = SUM(( \D|x [0] ) + ( VCC ) + ( !VCC ))
// \D|Add0~14  = CARRY(( \D|x [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D|x [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\D|Add0~13_sumout ),
	.cout(\D|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \D|Add0~13 .extended_lut = "off";
defparam \D|Add0~13 .lut_mask = 64'h00000000000000FF;
defparam \D|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y71_N18
cyclonev_lcell_comb \D|Add0~5 (
// Equation(s):
// \D|Add0~5_sumout  = SUM(( \D|x [6] ) + ( GND ) + ( \D|Add0~10  ))
// \D|Add0~6  = CARRY(( \D|x [6] ) + ( GND ) + ( \D|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D|x [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D|Add0~5_sumout ),
	.cout(\D|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \D|Add0~5 .extended_lut = "off";
defparam \D|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \D|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y71_N21
cyclonev_lcell_comb \D|Add0~1 (
// Equation(s):
// \D|Add0~1_sumout  = SUM(( \D|x [7] ) + ( GND ) + ( \D|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D|x [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D|Add0~1 .extended_lut = "off";
defparam \D|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \D|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y71_N23
dffeas \D|x[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D|Add0~1_sumout ),
	.asdata(\D|xo [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\D|always0~6_combout ),
	.ena(\D|x[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D|x [7]),
	.prn(vcc));
// synopsys translate_off
defparam \D|x[7] .is_wysiwyg = "true";
defparam \D|x[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y73_N0
cyclonev_lcell_comb \D|Add1~29 (
// Equation(s):
// \D|Add1~29_sumout  = SUM(( \D|xo [0] ) + ( VCC ) + ( !VCC ))
// \D|Add1~30  = CARRY(( \D|xo [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\D|xo [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\D|Add1~29_sumout ),
	.cout(\D|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \D|Add1~29 .extended_lut = "off";
defparam \D|Add1~29 .lut_mask = 64'h0000000000003333;
defparam \D|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y73_N3
cyclonev_lcell_comb \D|Add1~25 (
// Equation(s):
// \D|Add1~25_sumout  = SUM(( \D|xo [1] ) + ( VCC ) + ( \D|Add1~30  ))
// \D|Add1~26  = CARRY(( \D|xo [1] ) + ( VCC ) + ( \D|Add1~30  ))

	.dataa(!\D|xo [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D|Add1~25_sumout ),
	.cout(\D|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \D|Add1~25 .extended_lut = "off";
defparam \D|Add1~25 .lut_mask = 64'h0000000000005555;
defparam \D|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y73_N6
cyclonev_lcell_comb \D|Add1~13 (
// Equation(s):
// \D|Add1~13_sumout  = SUM(( \D|xo [2] ) + ( GND ) + ( \D|Add1~26  ))
// \D|Add1~14  = CARRY(( \D|xo [2] ) + ( GND ) + ( \D|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D|xo [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D|Add1~13_sumout ),
	.cout(\D|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \D|Add1~13 .extended_lut = "off";
defparam \D|Add1~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \D|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y73_N9
cyclonev_lcell_comb \D|Add1~17 (
// Equation(s):
// \D|Add1~17_sumout  = SUM(( \D|xo [3] ) + ( GND ) + ( \D|Add1~14  ))
// \D|Add1~18  = CARRY(( \D|xo [3] ) + ( GND ) + ( \D|Add1~14  ))

	.dataa(!\D|xo [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D|Add1~17_sumout ),
	.cout(\D|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \D|Add1~17 .extended_lut = "off";
defparam \D|Add1~17 .lut_mask = 64'h0000FFFF00005555;
defparam \D|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y73_N12
cyclonev_lcell_comb \D|Add1~21 (
// Equation(s):
// \D|Add1~21_sumout  = SUM(( \D|xo [4] ) + ( GND ) + ( \D|Add1~18  ))
// \D|Add1~22  = CARRY(( \D|xo [4] ) + ( GND ) + ( \D|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D|xo [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D|Add1~21_sumout ),
	.cout(\D|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \D|Add1~21 .extended_lut = "off";
defparam \D|Add1~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \D|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y73_N15
cyclonev_lcell_comb \D|Add1~1 (
// Equation(s):
// \D|Add1~1_sumout  = SUM(( \D|xo [5] ) + ( GND ) + ( \D|Add1~22  ))
// \D|Add1~2  = CARRY(( \D|xo [5] ) + ( GND ) + ( \D|Add1~22  ))

	.dataa(!\D|xo [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D|Add1~1_sumout ),
	.cout(\D|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \D|Add1~1 .extended_lut = "off";
defparam \D|Add1~1 .lut_mask = 64'h0000FFFF00005555;
defparam \D|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y71_N42
cyclonev_lcell_comb \D|always0~8 (
// Equation(s):
// \D|always0~8_combout  = ( \D|Add1~1_sumout  & ( !\D|x [5] ) )

	.dataa(gnd),
	.datab(!\D|x [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\D|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D|always0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D|always0~8 .extended_lut = "off";
defparam \D|always0~8 .lut_mask = 64'h00000000CCCCCCCC;
defparam \D|always0~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y71_N54
cyclonev_lcell_comb \D|always1~0 (
// Equation(s):
// \D|always1~0_combout  = ( \C|current_state.S_RESET~q  & ( !\C|current_state.S_WAIT_1~q  & ( (!\C|current_state.S_WAIT~q  & (!\C|current_state.S_MOVE~q  & ((\C|current_state.S_CLEAR~q ) # (\C|current_state.S_DRAW~q )))) ) ) ) # ( 
// !\C|current_state.S_RESET~q  & ( !\C|current_state.S_WAIT_1~q  & ( (!\C|current_state.S_WAIT~q  & !\C|current_state.S_MOVE~q ) ) ) )

	.dataa(!\C|current_state.S_WAIT~q ),
	.datab(!\C|current_state.S_MOVE~q ),
	.datac(!\C|current_state.S_DRAW~q ),
	.datad(!\C|current_state.S_CLEAR~q ),
	.datae(!\C|current_state.S_RESET~q ),
	.dataf(!\C|current_state.S_WAIT_1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D|always1~0 .extended_lut = "off";
defparam \D|always1~0 .lut_mask = 64'h8888088800000000;
defparam \D|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y73_N18
cyclonev_lcell_comb \D|Add1~5 (
// Equation(s):
// \D|Add1~5_sumout  = SUM(( \D|xo [6] ) + ( GND ) + ( \D|Add1~2  ))
// \D|Add1~6  = CARRY(( \D|xo [6] ) + ( GND ) + ( \D|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D|xo [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D|Add1~5_sumout ),
	.cout(\D|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \D|Add1~5 .extended_lut = "off";
defparam \D|Add1~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \D|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y73_N21
cyclonev_lcell_comb \D|Add1~9 (
// Equation(s):
// \D|Add1~9_sumout  = SUM(( \D|xo [7] ) + ( GND ) + ( \D|Add1~6  ))

	.dataa(!\D|xo [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D|Add1~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D|Add1~9 .extended_lut = "off";
defparam \D|Add1~9 .lut_mask = 64'h0000FFFF00005555;
defparam \D|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y71_N48
cyclonev_lcell_comb \D|always0~9 (
// Equation(s):
// \D|always0~9_combout  = ( \D|Add1~5_sumout  & ( \D|Add1~9_sumout  & ( (\D|always1~0_combout  & ((!\D|x [7]) # ((!\D|x [6]) # (\D|always0~8_combout )))) ) ) ) # ( !\D|Add1~5_sumout  & ( \D|Add1~9_sumout  & ( (\D|always1~0_combout  & ((!\D|x [7]) # 
// ((\D|always0~8_combout  & !\D|x [6])))) ) ) ) # ( \D|Add1~5_sumout  & ( !\D|Add1~9_sumout  & ( (!\D|x [7] & (\D|always1~0_combout  & ((!\D|x [6]) # (\D|always0~8_combout )))) ) ) ) # ( !\D|Add1~5_sumout  & ( !\D|Add1~9_sumout  & ( (!\D|x [7] & 
// (\D|always0~8_combout  & (!\D|x [6] & \D|always1~0_combout ))) ) ) )

	.dataa(!\D|x [7]),
	.datab(!\D|always0~8_combout ),
	.datac(!\D|x [6]),
	.datad(!\D|always1~0_combout ),
	.datae(!\D|Add1~5_sumout ),
	.dataf(!\D|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D|always0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D|always0~9 .extended_lut = "off";
defparam \D|always0~9 .lut_mask = 64'h002000A200BA00FB;
defparam \D|always0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y71_N15
cyclonev_lcell_comb \C|writeEn~0 (
// Equation(s):
// \C|writeEn~0_combout  = ( !\C|current_state.S_WAIT_1~q  & ( (!\C|current_state.S_MOVE~q  & !\C|current_state.S_WAIT~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\C|current_state.S_MOVE~q ),
	.datad(!\C|current_state.S_WAIT~q ),
	.datae(gnd),
	.dataf(!\C|current_state.S_WAIT_1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C|writeEn~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C|writeEn~0 .extended_lut = "off";
defparam \C|writeEn~0 .lut_mask = 64'hF000F00000000000;
defparam \C|writeEn~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y71_N51
cyclonev_lcell_comb \C|WideOr2 (
// Equation(s):
// \C|WideOr2~combout  = ( !\C|current_state.S_DRAW~q  & ( (\C|current_state.S_RESET~q  & !\C|current_state.S_CLEAR~q ) ) )

	.dataa(!\C|current_state.S_RESET~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\C|current_state.S_CLEAR~q ),
	.datae(gnd),
	.dataf(!\C|current_state.S_DRAW~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C|WideOr2~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C|WideOr2 .extended_lut = "off";
defparam \C|WideOr2 .lut_mask = 64'h5500550000000000;
defparam \C|WideOr2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y71_N18
cyclonev_lcell_comb \D|Equal0~1 (
// Equation(s):
// \D|Equal0~1_combout  = ( \D|Add1~21_sumout  & ( \D|Add1~13_sumout  & ( (\D|x [2] & (\D|x [4] & (!\D|x [3] $ (\D|Add1~17_sumout )))) ) ) ) # ( !\D|Add1~21_sumout  & ( \D|Add1~13_sumout  & ( (\D|x [2] & (!\D|x [4] & (!\D|x [3] $ (\D|Add1~17_sumout )))) ) ) 
// ) # ( \D|Add1~21_sumout  & ( !\D|Add1~13_sumout  & ( (!\D|x [2] & (\D|x [4] & (!\D|x [3] $ (\D|Add1~17_sumout )))) ) ) ) # ( !\D|Add1~21_sumout  & ( !\D|Add1~13_sumout  & ( (!\D|x [2] & (!\D|x [4] & (!\D|x [3] $ (\D|Add1~17_sumout )))) ) ) )

	.dataa(!\D|x [2]),
	.datab(!\D|x [3]),
	.datac(!\D|x [4]),
	.datad(!\D|Add1~17_sumout ),
	.datae(!\D|Add1~21_sumout ),
	.dataf(!\D|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D|Equal0~1 .extended_lut = "off";
defparam \D|Equal0~1 .lut_mask = 64'h8020080240100401;
defparam \D|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y71_N27
cyclonev_lcell_comb \D|Equal0~2 (
// Equation(s):
// \D|Equal0~2_combout  = ( \D|Add1~29_sumout  & ( (\D|x [0] & (!\D|Add1~25_sumout  $ (\D|x [1]))) ) ) # ( !\D|Add1~29_sumout  & ( (!\D|x [0] & (!\D|Add1~25_sumout  $ (\D|x [1]))) ) )

	.dataa(!\D|Add1~25_sumout ),
	.datab(!\D|x [0]),
	.datac(!\D|x [1]),
	.datad(gnd),
	.datae(!\D|Add1~29_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D|Equal0~2 .extended_lut = "off";
defparam \D|Equal0~2 .lut_mask = 64'h8484212184842121;
defparam \D|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y71_N45
cyclonev_lcell_comb \D|Equal0~3 (
// Equation(s):
// \D|Equal0~3_combout  = ( \D|Equal0~2_combout  & ( (\D|Equal0~1_combout  & (!\D|Add1~9_sumout  $ (\D|x [7]))) ) )

	.dataa(!\D|Add1~9_sumout ),
	.datab(gnd),
	.datac(!\D|Equal0~1_combout ),
	.datad(!\D|x [7]),
	.datae(gnd),
	.dataf(!\D|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D|Equal0~3 .extended_lut = "off";
defparam \D|Equal0~3 .lut_mask = 64'h000000000A050A05;
defparam \D|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y71_N27
cyclonev_lcell_comb \D|Equal0~0 (
// Equation(s):
// \D|Equal0~0_combout  = ( \D|Add1~1_sumout  & ( (\D|x [5] & (!\D|x [6] $ (\D|Add1~5_sumout ))) ) ) # ( !\D|Add1~1_sumout  & ( (!\D|x [5] & (!\D|x [6] $ (\D|Add1~5_sumout ))) ) )

	.dataa(!\D|x [6]),
	.datab(!\D|x [5]),
	.datac(gnd),
	.datad(!\D|Add1~5_sumout ),
	.datae(gnd),
	.dataf(!\D|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D|Equal0~0 .extended_lut = "off";
defparam \D|Equal0~0 .lut_mask = 64'h8844884422112211;
defparam \D|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y71_N3
cyclonev_lcell_comb \D|always0~1 (
// Equation(s):
// \D|always0~1_combout  = (!\D|x [1] & (((\D|Add1~29_sumout  & !\D|x [0])) # (\D|Add1~25_sumout ))) # (\D|x [1] & (\D|Add1~29_sumout  & (!\D|x [0] & \D|Add1~25_sumout )))

	.dataa(!\D|Add1~29_sumout ),
	.datab(!\D|x [0]),
	.datac(!\D|x [1]),
	.datad(!\D|Add1~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D|always0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D|always0~1 .extended_lut = "off";
defparam \D|always0~1 .lut_mask = 64'h40F440F440F440F4;
defparam \D|always0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y71_N22
dffeas \D|x[7]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D|Add0~1_sumout ),
	.asdata(\D|xo [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\D|always0~6_combout ),
	.ena(\D|x[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D|x[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D|x[7]~DUPLICATE .is_wysiwyg = "true";
defparam \D|x[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y71_N12
cyclonev_lcell_comb \D|always0~4 (
// Equation(s):
// \D|always0~4_combout  = ( \D|Add1~21_sumout  & ( \D|Add1~13_sumout  & ( (!\D|x [4]) # ((!\D|x [2] & ((!\D|x [3]) # (\D|Add1~17_sumout ))) # (\D|x [2] & (!\D|x [3] & \D|Add1~17_sumout ))) ) ) ) # ( !\D|Add1~21_sumout  & ( \D|Add1~13_sumout  & ( (!\D|x [4] 
// & ((!\D|x [2] & ((!\D|x [3]) # (\D|Add1~17_sumout ))) # (\D|x [2] & (!\D|x [3] & \D|Add1~17_sumout )))) ) ) ) # ( \D|Add1~21_sumout  & ( !\D|Add1~13_sumout  & ( (!\D|x [4]) # ((!\D|x [3] & \D|Add1~17_sumout )) ) ) ) # ( !\D|Add1~21_sumout  & ( 
// !\D|Add1~13_sumout  & ( (!\D|x [3] & (!\D|x [4] & \D|Add1~17_sumout )) ) ) )

	.dataa(!\D|x [2]),
	.datab(!\D|x [3]),
	.datac(!\D|x [4]),
	.datad(!\D|Add1~17_sumout ),
	.datae(!\D|Add1~21_sumout ),
	.dataf(!\D|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D|always0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D|always0~4 .extended_lut = "off";
defparam \D|always0~4 .lut_mask = 64'h00C0F0FC80E0F8FE;
defparam \D|always0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y71_N30
cyclonev_lcell_comb \D|always0~7 (
// Equation(s):
// \D|always0~7_combout  = ( \D|x[7]~DUPLICATE_q  & ( \D|always0~4_combout  & ( (\D|always1~0_combout  & \D|Add1~9_sumout ) ) ) ) # ( !\D|x[7]~DUPLICATE_q  & ( \D|always0~4_combout  & ( (\D|always1~0_combout  & !\D|Add1~9_sumout ) ) ) ) # ( 
// \D|x[7]~DUPLICATE_q  & ( !\D|always0~4_combout  & ( (\D|always0~1_combout  & (\D|always1~0_combout  & (\D|Add1~9_sumout  & \D|Equal0~1_combout ))) ) ) ) # ( !\D|x[7]~DUPLICATE_q  & ( !\D|always0~4_combout  & ( (\D|always0~1_combout  & 
// (\D|always1~0_combout  & (!\D|Add1~9_sumout  & \D|Equal0~1_combout ))) ) ) )

	.dataa(!\D|always0~1_combout ),
	.datab(!\D|always1~0_combout ),
	.datac(!\D|Add1~9_sumout ),
	.datad(!\D|Equal0~1_combout ),
	.datae(!\D|x[7]~DUPLICATE_q ),
	.dataf(!\D|always0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D|always0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D|always0~7 .extended_lut = "off";
defparam \D|always0~7 .lut_mask = 64'h0010000130300303;
defparam \D|always0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y71_N54
cyclonev_lcell_comb \D|x[2]~0 (
// Equation(s):
// \D|x[2]~0_combout  = ( \D|Equal0~0_combout  & ( \D|always0~7_combout  ) ) # ( !\D|Equal0~0_combout  & ( \D|always0~7_combout  & ( (!\C|writeEn~0_combout ) # (\D|always0~9_combout ) ) ) ) # ( \D|Equal0~0_combout  & ( !\D|always0~7_combout  & ( 
// ((!\C|writeEn~0_combout ) # ((!\C|WideOr2~combout  & \D|Equal0~3_combout ))) # (\D|always0~9_combout ) ) ) ) # ( !\D|Equal0~0_combout  & ( !\D|always0~7_combout  & ( (!\C|writeEn~0_combout ) # (\D|always0~9_combout ) ) ) )

	.dataa(!\D|always0~9_combout ),
	.datab(!\C|writeEn~0_combout ),
	.datac(!\C|WideOr2~combout ),
	.datad(!\D|Equal0~3_combout ),
	.datae(!\D|Equal0~0_combout ),
	.dataf(!\D|always0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D|x[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D|x[2]~0 .extended_lut = "off";
defparam \D|x[2]~0 .lut_mask = 64'hDDDDDDFDDDDDFFFF;
defparam \D|x[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y71_N1
dffeas \D|x[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D|Add0~13_sumout ),
	.asdata(\D|xo [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\D|always0~6_combout ),
	.ena(\D|x[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D|x [0]),
	.prn(vcc));
// synopsys translate_off
defparam \D|x[0] .is_wysiwyg = "true";
defparam \D|x[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y71_N3
cyclonev_lcell_comb \D|Add0~17 (
// Equation(s):
// \D|Add0~17_sumout  = SUM(( \D|x [1] ) + ( GND ) + ( \D|Add0~14  ))
// \D|Add0~18  = CARRY(( \D|x [1] ) + ( GND ) + ( \D|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D|x [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D|Add0~17_sumout ),
	.cout(\D|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \D|Add0~17 .extended_lut = "off";
defparam \D|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \D|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y71_N4
dffeas \D|x[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D|Add0~17_sumout ),
	.asdata(\D|xo [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\D|always0~6_combout ),
	.ena(\D|x[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D|x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \D|x[1] .is_wysiwyg = "true";
defparam \D|x[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y71_N6
cyclonev_lcell_comb \D|Add0~21 (
// Equation(s):
// \D|Add0~21_sumout  = SUM(( \D|x [2] ) + ( GND ) + ( \D|Add0~18  ))
// \D|Add0~22  = CARRY(( \D|x [2] ) + ( GND ) + ( \D|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D|x [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D|Add0~21_sumout ),
	.cout(\D|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \D|Add0~21 .extended_lut = "off";
defparam \D|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \D|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y71_N7
dffeas \D|x[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D|Add0~21_sumout ),
	.asdata(\D|xo [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\D|always0~6_combout ),
	.ena(\D|x[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D|x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \D|x[2] .is_wysiwyg = "true";
defparam \D|x[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y71_N9
cyclonev_lcell_comb \D|Add0~25 (
// Equation(s):
// \D|Add0~25_sumout  = SUM(( \D|x [3] ) + ( GND ) + ( \D|Add0~22  ))
// \D|Add0~26  = CARRY(( \D|x [3] ) + ( GND ) + ( \D|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D|x [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D|Add0~25_sumout ),
	.cout(\D|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \D|Add0~25 .extended_lut = "off";
defparam \D|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \D|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y71_N10
dffeas \D|x[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D|Add0~25_sumout ),
	.asdata(\D|xo [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\D|always0~6_combout ),
	.ena(\D|x[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D|x [3]),
	.prn(vcc));
// synopsys translate_off
defparam \D|x[3] .is_wysiwyg = "true";
defparam \D|x[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y71_N12
cyclonev_lcell_comb \D|Add0~29 (
// Equation(s):
// \D|Add0~29_sumout  = SUM(( \D|x [4] ) + ( GND ) + ( \D|Add0~26  ))
// \D|Add0~30  = CARRY(( \D|x [4] ) + ( GND ) + ( \D|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D|x [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D|Add0~29_sumout ),
	.cout(\D|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \D|Add0~29 .extended_lut = "off";
defparam \D|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \D|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y71_N13
dffeas \D|x[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D|Add0~29_sumout ),
	.asdata(\D|xo [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\D|always0~6_combout ),
	.ena(\D|x[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D|x [4]),
	.prn(vcc));
// synopsys translate_off
defparam \D|x[4] .is_wysiwyg = "true";
defparam \D|x[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y71_N15
cyclonev_lcell_comb \D|Add0~9 (
// Equation(s):
// \D|Add0~9_sumout  = SUM(( \D|x [5] ) + ( GND ) + ( \D|Add0~30  ))
// \D|Add0~10  = CARRY(( \D|x [5] ) + ( GND ) + ( \D|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D|x [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D|Add0~9_sumout ),
	.cout(\D|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \D|Add0~9 .extended_lut = "off";
defparam \D|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \D|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y71_N20
dffeas \D|x[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D|Add0~5_sumout ),
	.asdata(\D|xo [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\D|always0~6_combout ),
	.ena(\D|x[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D|x [6]),
	.prn(vcc));
// synopsys translate_off
defparam \D|x[6] .is_wysiwyg = "true";
defparam \D|x[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y71_N24
cyclonev_lcell_comb \D|always0~3 (
// Equation(s):
// \D|always0~3_combout  = ( \D|Add1~1_sumout  & ( (!\D|x [5] & (!\D|x [6] $ (\D|Add1~5_sumout ))) ) )

	.dataa(!\D|x [6]),
	.datab(!\D|x [5]),
	.datac(!\D|Add1~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\D|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D|always0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D|always0~3 .extended_lut = "off";
defparam \D|always0~3 .lut_mask = 64'h0000000084848484;
defparam \D|always0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y71_N30
cyclonev_lcell_comb \D|always0~5 (
// Equation(s):
// \D|always0~5_combout  = ( \D|Add1~9_sumout  & ( (\D|always1~0_combout  & ((!\D|x [7]) # ((!\D|x [6] & \D|Add1~5_sumout )))) ) ) # ( !\D|Add1~9_sumout  & ( (!\D|x [7] & (\D|always1~0_combout  & (!\D|x [6] & \D|Add1~5_sumout ))) ) )

	.dataa(!\D|x [7]),
	.datab(!\D|always1~0_combout ),
	.datac(!\D|x [6]),
	.datad(!\D|Add1~5_sumout ),
	.datae(gnd),
	.dataf(!\D|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D|always0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D|always0~5 .extended_lut = "off";
defparam \D|always0~5 .lut_mask = 64'h0020002022322232;
defparam \D|always0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y71_N0
cyclonev_lcell_comb \D|LessThan0~0 (
// Equation(s):
// \D|LessThan0~0_combout  = ( \D|Add1~13_sumout  & ( !\D|x [2] ) ) # ( !\D|Add1~13_sumout  & ( \D|x [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D|x [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\D|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D|LessThan0~0 .extended_lut = "off";
defparam \D|LessThan0~0 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \D|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y71_N6
cyclonev_lcell_comb \D|always0~2 (
// Equation(s):
// \D|always0~2_combout  = ( !\D|LessThan0~0_combout  & ( \D|x [4] & ( (\D|always0~1_combout  & (\D|Add1~21_sumout  & (!\D|x [3] $ (\D|Add1~17_sumout )))) ) ) ) # ( !\D|LessThan0~0_combout  & ( !\D|x [4] & ( (\D|always0~1_combout  & (!\D|Add1~21_sumout  & 
// (!\D|x [3] $ (\D|Add1~17_sumout )))) ) ) )

	.dataa(!\D|always0~1_combout ),
	.datab(!\D|x [3]),
	.datac(!\D|Add1~21_sumout ),
	.datad(!\D|Add1~17_sumout ),
	.datae(!\D|LessThan0~0_combout ),
	.dataf(!\D|x [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D|always0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D|always0~2 .extended_lut = "off";
defparam \D|always0~2 .lut_mask = 64'h4010000004010000;
defparam \D|always0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y71_N33
cyclonev_lcell_comb \D|always0~0 (
// Equation(s):
// \D|always0~0_combout  = ( \D|Add1~9_sumout  & ( (\D|x [7] & \D|always1~0_combout ) ) ) # ( !\D|Add1~9_sumout  & ( (!\D|x [7] & \D|always1~0_combout ) ) )

	.dataa(!\D|x [7]),
	.datab(!\D|always1~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\D|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D|always0~0 .extended_lut = "off";
defparam \D|always0~0 .lut_mask = 64'h2222222211111111;
defparam \D|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y71_N36
cyclonev_lcell_comb \D|always0~6 (
// Equation(s):
// \D|always0~6_combout  = ( \D|always0~2_combout  & ( \D|always0~0_combout  & ( (!\D|always0~3_combout  & (!\D|always0~5_combout  & !\D|Equal0~0_combout )) ) ) ) # ( !\D|always0~2_combout  & ( \D|always0~0_combout  & ( (!\D|always0~3_combout  & 
// (!\D|always0~5_combout  & ((!\D|Equal0~0_combout ) # (!\D|always0~4_combout )))) ) ) ) # ( \D|always0~2_combout  & ( !\D|always0~0_combout  & ( !\D|always0~5_combout  ) ) ) # ( !\D|always0~2_combout  & ( !\D|always0~0_combout  & ( !\D|always0~5_combout  ) 
// ) )

	.dataa(!\D|always0~3_combout ),
	.datab(!\D|always0~5_combout ),
	.datac(!\D|Equal0~0_combout ),
	.datad(!\D|always0~4_combout ),
	.datae(!\D|always0~2_combout ),
	.dataf(!\D|always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D|always0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D|always0~6 .extended_lut = "off";
defparam \D|always0~6 .lut_mask = 64'hCCCCCCCC88808080;
defparam \D|always0~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y71_N17
dffeas \D|x[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D|Add0~9_sumout ),
	.asdata(\D|xo [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\D|always0~6_combout ),
	.ena(\D|x[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D|x [5]),
	.prn(vcc));
// synopsys translate_off
defparam \D|x[5] .is_wysiwyg = "true";
defparam \D|x[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y71_N16
dffeas \D|x[5]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D|Add0~9_sumout ),
	.asdata(\D|xo [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\D|always0~6_combout ),
	.ena(\D|x[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D|x[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D|x[5]~DUPLICATE .is_wysiwyg = "true";
defparam \D|x[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y71_N19
dffeas \D|x[6]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D|Add0~5_sumout ),
	.asdata(\D|xo [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\D|always0~6_combout ),
	.ena(\D|x[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D|x[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D|x[6]~DUPLICATE .is_wysiwyg = "true";
defparam \D|x[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y72_N0
cyclonev_lcell_comb \VGA|writeEn~0 (
// Equation(s):
// \VGA|writeEn~0_combout  = ( \D|x[6]~DUPLICATE_q  & ( \D|x[7]~DUPLICATE_q  ) ) # ( !\D|x[6]~DUPLICATE_q  & ( (\D|x[5]~DUPLICATE_q  & \D|x[7]~DUPLICATE_q ) ) )

	.dataa(!\D|x[5]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\D|x[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\D|x[6]~DUPLICATE_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|writeEn~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|writeEn~0 .extended_lut = "off";
defparam \VGA|writeEn~0 .lut_mask = 64'h05050F0F05050F0F;
defparam \VGA|writeEn~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y70_N30
cyclonev_lcell_comb \D|Add3~21 (
// Equation(s):
// \D|Add3~21_sumout  = SUM(( \D|y [0] ) + ( VCC ) + ( !VCC ))
// \D|Add3~22  = CARRY(( \D|y [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D|y [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\D|Add3~21_sumout ),
	.cout(\D|Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \D|Add3~21 .extended_lut = "off";
defparam \D|Add3~21 .lut_mask = 64'h00000000000000FF;
defparam \D|Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y70_N0
cyclonev_lcell_comb \D|Add6~25 (
// Equation(s):
// \D|Add6~25_sumout  = SUM(( \D|yo [0] ) + ( VCC ) + ( !VCC ))
// \D|Add6~26  = CARRY(( \D|yo [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D|yo [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\D|Add6~25_sumout ),
	.cout(\D|Add6~26 ),
	.shareout());
// synopsys translate_off
defparam \D|Add6~25 .extended_lut = "off";
defparam \D|Add6~25 .lut_mask = 64'h0000000000000F0F;
defparam \D|Add6~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y70_N27
cyclonev_lcell_comb \D|yo~0 (
// Equation(s):
// \D|yo~0_combout  = ( \KEY[0]~input_o  & ( \D|Add6~25_sumout  ) ) # ( !\KEY[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D|Add6~25_sumout ),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D|yo~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D|yo~0 .extended_lut = "off";
defparam \D|yo~0 .lut_mask = 64'hFFFFFFFF00FF00FF;
defparam \D|yo~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y70_N29
dffeas \D|yo[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D|yo~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D|xo[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D|yo [0]),
	.prn(vcc));
// synopsys translate_off
defparam \D|yo[0] .is_wysiwyg = "true";
defparam \D|yo[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y70_N3
cyclonev_lcell_comb \D|Add6~21 (
// Equation(s):
// \D|Add6~21_sumout  = SUM(( \D|yo [1] ) + ( (!\C|current_state.S_MOVE~q ) # (!\D|direct [0]) ) + ( \D|Add6~26  ))
// \D|Add6~22  = CARRY(( \D|yo [1] ) + ( (!\C|current_state.S_MOVE~q ) # (!\D|direct [0]) ) + ( \D|Add6~26  ))

	.dataa(!\C|current_state.S_MOVE~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D|yo [1]),
	.datae(gnd),
	.dataf(!\D|direct [0]),
	.datag(gnd),
	.cin(\D|Add6~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D|Add6~21_sumout ),
	.cout(\D|Add6~22 ),
	.shareout());
// synopsys translate_off
defparam \D|Add6~21 .extended_lut = "off";
defparam \D|Add6~21 .lut_mask = 64'h00000055000000FF;
defparam \D|Add6~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y70_N5
dffeas \D|yo[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D|Add6~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\D|xo[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D|yo [1]),
	.prn(vcc));
// synopsys translate_off
defparam \D|yo[1] .is_wysiwyg = "true";
defparam \D|yo[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y70_N6
cyclonev_lcell_comb \D|Add6~13 (
// Equation(s):
// \D|Add6~13_sumout  = SUM(( \D|yo [2] ) + ( (!\C|current_state.S_MOVE~q ) # (!\D|direct [0]) ) + ( \D|Add6~22  ))
// \D|Add6~14  = CARRY(( \D|yo [2] ) + ( (!\C|current_state.S_MOVE~q ) # (!\D|direct [0]) ) + ( \D|Add6~22  ))

	.dataa(!\C|current_state.S_MOVE~q ),
	.datab(gnd),
	.datac(!\D|direct [0]),
	.datad(!\D|yo [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D|Add6~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D|Add6~13_sumout ),
	.cout(\D|Add6~14 ),
	.shareout());
// synopsys translate_off
defparam \D|Add6~13 .extended_lut = "off";
defparam \D|Add6~13 .lut_mask = 64'h00000505000000FF;
defparam \D|Add6~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y70_N8
dffeas \D|yo[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D|Add6~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\D|xo[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D|yo [2]),
	.prn(vcc));
// synopsys translate_off
defparam \D|yo[2] .is_wysiwyg = "true";
defparam \D|yo[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y70_N9
cyclonev_lcell_comb \D|Add6~17 (
// Equation(s):
// \D|Add6~17_sumout  = SUM(( \D|yo [3] ) + ( (!\C|current_state.S_MOVE~q ) # (!\D|direct [0]) ) + ( \D|Add6~14  ))
// \D|Add6~18  = CARRY(( \D|yo [3] ) + ( (!\C|current_state.S_MOVE~q ) # (!\D|direct [0]) ) + ( \D|Add6~14  ))

	.dataa(!\C|current_state.S_MOVE~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D|yo [3]),
	.datae(gnd),
	.dataf(!\D|direct [0]),
	.datag(gnd),
	.cin(\D|Add6~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D|Add6~17_sumout ),
	.cout(\D|Add6~18 ),
	.shareout());
// synopsys translate_off
defparam \D|Add6~17 .extended_lut = "off";
defparam \D|Add6~17 .lut_mask = 64'h00000055000000FF;
defparam \D|Add6~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y70_N12
cyclonev_lcell_comb \D|Add6~9 (
// Equation(s):
// \D|Add6~9_sumout  = SUM(( \D|yo [4] ) + ( (!\C|current_state.S_MOVE~q ) # (!\D|direct [0]) ) + ( \D|Add6~18  ))
// \D|Add6~10  = CARRY(( \D|yo [4] ) + ( (!\C|current_state.S_MOVE~q ) # (!\D|direct [0]) ) + ( \D|Add6~18  ))

	.dataa(!\C|current_state.S_MOVE~q ),
	.datab(gnd),
	.datac(!\D|direct [0]),
	.datad(!\D|yo [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D|Add6~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D|Add6~9_sumout ),
	.cout(\D|Add6~10 ),
	.shareout());
// synopsys translate_off
defparam \D|Add6~9 .extended_lut = "off";
defparam \D|Add6~9 .lut_mask = 64'h00000505000000FF;
defparam \D|Add6~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y70_N14
dffeas \D|yo[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D|Add6~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\D|xo[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D|yo [4]),
	.prn(vcc));
// synopsys translate_off
defparam \D|yo[4] .is_wysiwyg = "true";
defparam \D|yo[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y70_N15
cyclonev_lcell_comb \D|Add6~5 (
// Equation(s):
// \D|Add6~5_sumout  = SUM(( \D|yo [5] ) + ( (!\C|current_state.S_MOVE~q ) # (!\D|direct [0]) ) + ( \D|Add6~10  ))
// \D|Add6~6  = CARRY(( \D|yo [5] ) + ( (!\C|current_state.S_MOVE~q ) # (!\D|direct [0]) ) + ( \D|Add6~10  ))

	.dataa(!\C|current_state.S_MOVE~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D|yo [5]),
	.datae(gnd),
	.dataf(!\D|direct [0]),
	.datag(gnd),
	.cin(\D|Add6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D|Add6~5_sumout ),
	.cout(\D|Add6~6 ),
	.shareout());
// synopsys translate_off
defparam \D|Add6~5 .extended_lut = "off";
defparam \D|Add6~5 .lut_mask = 64'h00000055000000FF;
defparam \D|Add6~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y70_N17
dffeas \D|yo[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D|Add6~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\D|xo[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D|yo [5]),
	.prn(vcc));
// synopsys translate_off
defparam \D|yo[5] .is_wysiwyg = "true";
defparam \D|yo[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y70_N18
cyclonev_lcell_comb \D|Add6~1 (
// Equation(s):
// \D|Add6~1_sumout  = SUM(( \D|yo [6] ) + ( (!\D|direct [0]) # (!\C|current_state.S_MOVE~q ) ) + ( \D|Add6~6  ))

	.dataa(!\D|direct [0]),
	.datab(gnd),
	.datac(!\C|current_state.S_MOVE~q ),
	.datad(!\D|yo [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D|Add6~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D|Add6~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D|Add6~1 .extended_lut = "off";
defparam \D|Add6~1 .lut_mask = 64'h00000505000000FF;
defparam \D|Add6~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y70_N20
dffeas \D|yo[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D|Add6~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\D|xo[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D|yo [6]),
	.prn(vcc));
// synopsys translate_off
defparam \D|yo[6] .is_wysiwyg = "true";
defparam \D|yo[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y70_N24
cyclonev_lcell_comb \D|always3~2 (
// Equation(s):
// \D|always3~2_combout  = ( \D|yo [4] & ( (\D|yo [5] & (\D|yo [2] & (\D|yo [6] & \D|yo [1]))) ) ) # ( !\D|yo [4] & ( (!\D|yo [5] & (!\D|yo [2] & (!\D|yo [6] & !\D|yo [1]))) ) )

	.dataa(!\D|yo [5]),
	.datab(!\D|yo [2]),
	.datac(!\D|yo [6]),
	.datad(!\D|yo [1]),
	.datae(gnd),
	.dataf(!\D|yo [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D|always3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D|always3~2 .extended_lut = "off";
defparam \D|always3~2 .lut_mask = 64'h8000800000010001;
defparam \D|always3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y70_N24
cyclonev_lcell_comb \D|always3~3 (
// Equation(s):
// \D|always3~3_combout  = ( \D|always3~2_combout  & ( (!\D|yo [3] & !\D|yo [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D|yo [3]),
	.datad(!\D|yo [0]),
	.datae(gnd),
	.dataf(!\D|always3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D|always3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D|always3~3 .extended_lut = "off";
defparam \D|always3~3 .lut_mask = 64'h00000000F000F000;
defparam \D|always3~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y70_N27
cyclonev_lcell_comb \D|direct~1 (
// Equation(s):
// \D|direct~1_combout  = ( \D|always3~3_combout  & ( (!\D|direct [0] & ((!\KEY[0]~input_o ) # ((\F|Equal0~5_combout  & !\C|current_state.S_MOVE~q )))) # (\D|direct [0] & ((!\F|Equal0~5_combout ) # ((\C|current_state.S_MOVE~q )))) ) ) # ( 
// !\D|always3~3_combout  & ( (!\KEY[0]~input_o ) # (\D|direct [0]) ) )

	.dataa(!\F|Equal0~5_combout ),
	.datab(!\C|current_state.S_MOVE~q ),
	.datac(!\KEY[0]~input_o ),
	.datad(!\D|direct [0]),
	.datae(gnd),
	.dataf(!\D|always3~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D|direct~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D|direct~1 .extended_lut = "off";
defparam \D|direct~1 .lut_mask = 64'hF0FFF0FFF4BBF4BB;
defparam \D|direct~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y70_N29
dffeas \D|direct[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D|direct~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D|direct [0]),
	.prn(vcc));
// synopsys translate_off
defparam \D|direct[0] .is_wysiwyg = "true";
defparam \D|direct[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y70_N11
dffeas \D|yo[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D|Add6~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\D|xo[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D|yo [3]),
	.prn(vcc));
// synopsys translate_off
defparam \D|yo[3] .is_wysiwyg = "true";
defparam \D|yo[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y70_N6
cyclonev_lcell_comb \D|LessThan1~1 (
// Equation(s):
// \D|LessThan1~1_combout  = ( \D|yo [6] & ( \D|yo [4] & ( !\D|y [6] $ (((\D|yo [3] & (\D|yo [5] & \D|yo [2])))) ) ) ) # ( !\D|yo [6] & ( \D|yo [4] & ( !\D|y [6] $ (((!\D|yo [3]) # ((!\D|yo [5]) # (!\D|yo [2])))) ) ) ) # ( \D|yo [6] & ( !\D|yo [4] & ( !\D|y 
// [6] ) ) ) # ( !\D|yo [6] & ( !\D|yo [4] & ( \D|y [6] ) ) )

	.dataa(!\D|yo [3]),
	.datab(!\D|y [6]),
	.datac(!\D|yo [5]),
	.datad(!\D|yo [2]),
	.datae(!\D|yo [6]),
	.dataf(!\D|yo [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D|LessThan1~1 .extended_lut = "off";
defparam \D|LessThan1~1 .lut_mask = 64'h3333CCCC3336CCC9;
defparam \D|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y70_N57
cyclonev_lcell_comb \D|LessThan1~4 (
// Equation(s):
// \D|LessThan1~4_combout  = ( \D|y [3] & ( (!\D|yo [2] & (!\D|y [2] & \D|yo [3])) ) ) # ( !\D|y [3] & ( (!\D|yo [2] & ((!\D|y [2]) # (\D|yo [3]))) # (\D|yo [2] & ((!\D|yo [3]))) ) )

	.dataa(!\D|yo [2]),
	.datab(gnd),
	.datac(!\D|y [2]),
	.datad(!\D|yo [3]),
	.datae(gnd),
	.dataf(!\D|y [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D|LessThan1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D|LessThan1~4 .extended_lut = "off";
defparam \D|LessThan1~4 .lut_mask = 64'hF5AAF5AA00A000A0;
defparam \D|LessThan1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y70_N0
cyclonev_lcell_comb \D|LessThan1~3 (
// Equation(s):
// \D|LessThan1~3_combout  = ( \D|yo [2] & ( (!\D|y [2] & (!\D|yo [3] $ (!\D|y [3]))) ) ) # ( !\D|yo [2] & ( (\D|y [2] & (!\D|yo [3] $ (\D|y [3]))) ) )

	.dataa(!\D|yo [3]),
	.datab(!\D|y [2]),
	.datac(!\D|y [3]),
	.datad(gnd),
	.datae(!\D|yo [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D|LessThan1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D|LessThan1~3 .extended_lut = "off";
defparam \D|LessThan1~3 .lut_mask = 64'h2121484821214848;
defparam \D|LessThan1~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y70_N12
cyclonev_lcell_comb \D|LessThan1~5 (
// Equation(s):
// \D|LessThan1~5_combout  = ( \D|y [5] & ( \D|yo [4] & ( (!\D|y [4] & (\D|yo [3] & (!\D|yo [5] & \D|yo [2]))) # (\D|y [4] & (\D|yo [5] & ((!\D|yo [3]) # (!\D|yo [2])))) ) ) ) # ( !\D|y [5] & ( \D|yo [4] & ( (!\D|y [4] & (\D|yo [3] & (\D|yo [5] & \D|yo 
// [2]))) # (\D|y [4] & (!\D|yo [5] & ((!\D|yo [3]) # (!\D|yo [2])))) ) ) ) # ( \D|y [5] & ( !\D|yo [4] & ( (\D|yo [5] & (!\D|y [4] $ (((\D|yo [3] & \D|yo [2]))))) ) ) ) # ( !\D|y [5] & ( !\D|yo [4] & ( (!\D|yo [5] & (!\D|y [4] $ (((\D|yo [3] & \D|yo 
// [2]))))) ) ) )

	.dataa(!\D|yo [3]),
	.datab(!\D|y [4]),
	.datac(!\D|yo [5]),
	.datad(!\D|yo [2]),
	.datae(!\D|y [5]),
	.dataf(!\D|yo [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D|LessThan1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D|LessThan1~5 .extended_lut = "off";
defparam \D|LessThan1~5 .lut_mask = 64'hC0900C0930240342;
defparam \D|LessThan1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y70_N54
cyclonev_lcell_comb \D|LessThan1~2 (
// Equation(s):
// \D|LessThan1~2_combout  = ( \D|y [0] & ( (\D|yo [1] & !\D|y [1]) ) ) # ( !\D|y [0] & ( (!\D|yo [1] & (\D|yo [0] & !\D|y [1])) # (\D|yo [1] & ((!\D|y [1]) # (\D|yo [0]))) ) )

	.dataa(gnd),
	.datab(!\D|yo [1]),
	.datac(!\D|yo [0]),
	.datad(!\D|y [1]),
	.datae(gnd),
	.dataf(!\D|y [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D|LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D|LessThan1~2 .extended_lut = "off";
defparam \D|LessThan1~2 .lut_mask = 64'h3F033F0333003300;
defparam \D|LessThan1~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y70_N18
cyclonev_lcell_comb \D|LessThan1~6 (
// Equation(s):
// \D|LessThan1~6_combout  = ( \D|y [5] & ( \D|yo [4] & ( (!\D|y [4] & (\D|yo [5] & ((!\D|yo [3]) # (!\D|yo [2])))) ) ) ) # ( !\D|y [5] & ( \D|yo [4] & ( (!\D|yo [5] & ((!\D|y [4]) # ((\D|yo [3] & \D|yo [2])))) # (\D|yo [5] & ((!\D|yo [3]) # ((!\D|yo [2])))) 
// ) ) ) # ( \D|y [5] & ( !\D|yo [4] & ( (\D|yo [3] & (!\D|y [4] & (\D|yo [5] & \D|yo [2]))) ) ) ) # ( !\D|y [5] & ( !\D|yo [4] & ( ((\D|yo [3] & (!\D|y [4] & \D|yo [2]))) # (\D|yo [5]) ) ) )

	.dataa(!\D|yo [3]),
	.datab(!\D|y [4]),
	.datac(!\D|yo [5]),
	.datad(!\D|yo [2]),
	.datae(!\D|y [5]),
	.dataf(!\D|yo [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D|LessThan1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D|LessThan1~6 .extended_lut = "off";
defparam \D|LessThan1~6 .lut_mask = 64'h0F4F0004CFDA0C08;
defparam \D|LessThan1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y70_N6
cyclonev_lcell_comb \D|LessThan1~7 (
// Equation(s):
// \D|LessThan1~7_combout  = ( \D|LessThan1~2_combout  & ( \D|LessThan1~6_combout  & ( !\D|LessThan1~1_combout  ) ) ) # ( !\D|LessThan1~2_combout  & ( \D|LessThan1~6_combout  & ( !\D|LessThan1~1_combout  ) ) ) # ( \D|LessThan1~2_combout  & ( 
// !\D|LessThan1~6_combout  & ( (!\D|LessThan1~1_combout  & (\D|LessThan1~5_combout  & ((\D|LessThan1~3_combout ) # (\D|LessThan1~4_combout )))) ) ) ) # ( !\D|LessThan1~2_combout  & ( !\D|LessThan1~6_combout  & ( (!\D|LessThan1~1_combout  & 
// (\D|LessThan1~4_combout  & \D|LessThan1~5_combout )) ) ) )

	.dataa(!\D|LessThan1~1_combout ),
	.datab(!\D|LessThan1~4_combout ),
	.datac(!\D|LessThan1~3_combout ),
	.datad(!\D|LessThan1~5_combout ),
	.datae(!\D|LessThan1~2_combout ),
	.dataf(!\D|LessThan1~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D|LessThan1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D|LessThan1~7 .extended_lut = "off";
defparam \D|LessThan1~7 .lut_mask = 64'h0022002AAAAAAAAA;
defparam \D|LessThan1~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y71_N5
dffeas \D|x[1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D|Add0~17_sumout ),
	.asdata(\D|xo [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\D|always0~6_combout ),
	.ena(\D|x[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D|x[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D|x[1]~DUPLICATE .is_wysiwyg = "true";
defparam \D|x[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y73_N24
cyclonev_lcell_comb \D|Equal0~4 (
// Equation(s):
// \D|Equal0~4_combout  = ( \D|Add1~25_sumout  & ( \D|x [0] & ( (\D|Add1~29_sumout  & (\D|x[1]~DUPLICATE_q  & (!\D|Add1~9_sumout  $ (\D|x[7]~DUPLICATE_q )))) ) ) ) # ( !\D|Add1~25_sumout  & ( \D|x [0] & ( (\D|Add1~29_sumout  & (!\D|x[1]~DUPLICATE_q  & 
// (!\D|Add1~9_sumout  $ (\D|x[7]~DUPLICATE_q )))) ) ) ) # ( \D|Add1~25_sumout  & ( !\D|x [0] & ( (!\D|Add1~29_sumout  & (\D|x[1]~DUPLICATE_q  & (!\D|Add1~9_sumout  $ (\D|x[7]~DUPLICATE_q )))) ) ) ) # ( !\D|Add1~25_sumout  & ( !\D|x [0] & ( 
// (!\D|Add1~29_sumout  & (!\D|x[1]~DUPLICATE_q  & (!\D|Add1~9_sumout  $ (\D|x[7]~DUPLICATE_q )))) ) ) )

	.dataa(!\D|Add1~29_sumout ),
	.datab(!\D|x[1]~DUPLICATE_q ),
	.datac(!\D|Add1~9_sumout ),
	.datad(!\D|x[7]~DUPLICATE_q ),
	.datae(!\D|Add1~25_sumout ),
	.dataf(!\D|x [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D|Equal0~4 .extended_lut = "off";
defparam \D|Equal0~4 .lut_mask = 64'h8008200240041001;
defparam \D|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y70_N0
cyclonev_lcell_comb \D|LessThan1~0 (
// Equation(s):
// \D|LessThan1~0_combout  = ( \D|yo [6] & ( \D|yo [4] & ( (!\D|y [6] & ((!\D|yo [3]) # ((!\D|yo [5]) # (!\D|yo [2])))) ) ) ) # ( !\D|yo [6] & ( \D|yo [4] & ( (\D|yo [3] & (!\D|y [6] & (\D|yo [5] & \D|yo [2]))) ) ) ) # ( \D|yo [6] & ( !\D|yo [4] & ( !\D|y 
// [6] ) ) )

	.dataa(!\D|yo [3]),
	.datab(!\D|y [6]),
	.datac(!\D|yo [5]),
	.datad(!\D|yo [2]),
	.datae(!\D|yo [6]),
	.dataf(!\D|yo [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D|LessThan1~0 .extended_lut = "off";
defparam \D|LessThan1~0 .lut_mask = 64'h0000CCCC0004CCC8;
defparam \D|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y70_N24
cyclonev_lcell_comb \D|always1~1 (
// Equation(s):
// \D|always1~1_combout  = ( \D|Equal0~1_combout  & ( \D|LessThan1~0_combout  & ( (!\D|Equal0~0_combout ) # ((!\D|always1~0_combout ) # (!\D|Equal0~4_combout )) ) ) ) # ( !\D|Equal0~1_combout  & ( \D|LessThan1~0_combout  ) ) # ( \D|Equal0~1_combout  & ( 
// !\D|LessThan1~0_combout  & ( (!\D|LessThan1~7_combout ) # ((!\D|Equal0~0_combout ) # ((!\D|always1~0_combout ) # (!\D|Equal0~4_combout ))) ) ) ) # ( !\D|Equal0~1_combout  & ( !\D|LessThan1~0_combout  ) )

	.dataa(!\D|LessThan1~7_combout ),
	.datab(!\D|Equal0~0_combout ),
	.datac(!\D|always1~0_combout ),
	.datad(!\D|Equal0~4_combout ),
	.datae(!\D|Equal0~1_combout ),
	.dataf(!\D|LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D|always1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D|always1~1 .extended_lut = "off";
defparam \D|always1~1 .lut_mask = 64'hFFFFFFFEFFFFFFFC;
defparam \D|always1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y72_N51
cyclonev_lcell_comb \D|always1~6 (
// Equation(s):
// \D|always1~6_combout  = ( \D|x [7] & ( (\D|xo [7] & (!\D|xo [6] $ (\D|x[6]~DUPLICATE_q ))) ) ) # ( !\D|x [7] & ( (!\D|xo [7] & (!\D|xo [6] $ (\D|x[6]~DUPLICATE_q ))) ) )

	.dataa(!\D|xo [6]),
	.datab(gnd),
	.datac(!\D|x[6]~DUPLICATE_q ),
	.datad(!\D|xo [7]),
	.datae(gnd),
	.dataf(!\D|x [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D|always1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D|always1~6 .extended_lut = "off";
defparam \D|always1~6 .lut_mask = 64'hA500A50000A500A5;
defparam \D|always1~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y71_N12
cyclonev_lcell_comb \D|always1~3 (
// Equation(s):
// \D|always1~3_combout  = ( \D|y [0] & ( (!\D|yo [0] & (((!\C|current_state.S_RESET~q ) # (\C|current_state.S_CLEAR~q )) # (\C|current_state.S_DRAW~q ))) ) ) # ( !\D|y [0] & ( (\D|yo [0] & (((!\C|current_state.S_RESET~q ) # (\C|current_state.S_CLEAR~q )) # 
// (\C|current_state.S_DRAW~q ))) ) )

	.dataa(!\C|current_state.S_DRAW~q ),
	.datab(!\C|current_state.S_RESET~q ),
	.datac(!\C|current_state.S_CLEAR~q ),
	.datad(!\D|yo [0]),
	.datae(gnd),
	.dataf(!\D|y [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D|always1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D|always1~3 .extended_lut = "off";
defparam \D|always1~3 .lut_mask = 64'h00DF00DFDF00DF00;
defparam \D|always1~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y71_N8
dffeas \D|x[2]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D|Add0~21_sumout ),
	.asdata(\D|xo [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\D|always0~6_combout ),
	.ena(\D|x[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D|x[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D|x[2]~DUPLICATE .is_wysiwyg = "true";
defparam \D|x[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y72_N36
cyclonev_lcell_comb \D|always1~4 (
// Equation(s):
// \D|always1~4_combout  = ( \D|xo [1] & ( \D|xo [0] & ( (\D|x[1]~DUPLICATE_q  & (\D|x [0] & (!\D|xo [2] $ (\D|x[2]~DUPLICATE_q )))) ) ) ) # ( !\D|xo [1] & ( \D|xo [0] & ( (!\D|x[1]~DUPLICATE_q  & (\D|x [0] & (!\D|xo [2] $ (\D|x[2]~DUPLICATE_q )))) ) ) ) # ( 
// \D|xo [1] & ( !\D|xo [0] & ( (\D|x[1]~DUPLICATE_q  & (!\D|x [0] & (!\D|xo [2] $ (\D|x[2]~DUPLICATE_q )))) ) ) ) # ( !\D|xo [1] & ( !\D|xo [0] & ( (!\D|x[1]~DUPLICATE_q  & (!\D|x [0] & (!\D|xo [2] $ (\D|x[2]~DUPLICATE_q )))) ) ) )

	.dataa(!\D|x[1]~DUPLICATE_q ),
	.datab(!\D|xo [2]),
	.datac(!\D|x[2]~DUPLICATE_q ),
	.datad(!\D|x [0]),
	.datae(!\D|xo [1]),
	.dataf(!\D|xo [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D|always1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D|always1~4 .extended_lut = "off";
defparam \D|always1~4 .lut_mask = 64'h8200410000820041;
defparam \D|always1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y72_N42
cyclonev_lcell_comb \D|always1~5 (
// Equation(s):
// \D|always1~5_combout  = ( \D|x[5]~DUPLICATE_q  & ( \D|xo [4] & ( (\D|xo [5] & (\D|x [4] & (!\D|x [3] $ (\D|xo [3])))) ) ) ) # ( !\D|x[5]~DUPLICATE_q  & ( \D|xo [4] & ( (!\D|xo [5] & (\D|x [4] & (!\D|x [3] $ (\D|xo [3])))) ) ) ) # ( \D|x[5]~DUPLICATE_q  & 
// ( !\D|xo [4] & ( (\D|xo [5] & (!\D|x [4] & (!\D|x [3] $ (\D|xo [3])))) ) ) ) # ( !\D|x[5]~DUPLICATE_q  & ( !\D|xo [4] & ( (!\D|xo [5] & (!\D|x [4] & (!\D|x [3] $ (\D|xo [3])))) ) ) )

	.dataa(!\D|x [3]),
	.datab(!\D|xo [5]),
	.datac(!\D|x [4]),
	.datad(!\D|xo [3]),
	.datae(!\D|x[5]~DUPLICATE_q ),
	.dataf(!\D|xo [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D|always1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D|always1~5 .extended_lut = "off";
defparam \D|always1~5 .lut_mask = 64'h8040201008040201;
defparam \D|always1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y70_N35
dffeas \D|y[1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D|Add3~17_sumout ),
	.asdata(\D|yo [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\D|always1~1_combout ),
	.ena(\D|y[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D|y[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D|y[1]~DUPLICATE .is_wysiwyg = "true";
defparam \D|y[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y70_N30
cyclonev_lcell_comb \D|Add4~9 (
// Equation(s):
// \D|Add4~9_sumout  = SUM(( \D|yo [1] ) + ( \D|yo [0] ) + ( !VCC ))
// \D|Add4~10  = CARRY(( \D|yo [1] ) + ( \D|yo [0] ) + ( !VCC ))

	.dataa(!\D|yo [0]),
	.datab(gnd),
	.datac(!\D|yo [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\D|Add4~9_sumout ),
	.cout(\D|Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \D|Add4~9 .extended_lut = "off";
defparam \D|Add4~9 .lut_mask = 64'h0000AAAA00000F0F;
defparam \D|Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y72_N54
cyclonev_lcell_comb \D|always1~7 (
// Equation(s):
// \D|always1~7_combout  = ( \D|y[1]~DUPLICATE_q  & ( \D|Add4~9_sumout  & ( (\D|always1~6_combout  & (\D|always1~3_combout  & (\D|always1~4_combout  & \D|always1~5_combout ))) ) ) ) # ( !\D|y[1]~DUPLICATE_q  & ( !\D|Add4~9_sumout  & ( (\D|always1~6_combout  
// & (\D|always1~3_combout  & (\D|always1~4_combout  & \D|always1~5_combout ))) ) ) )

	.dataa(!\D|always1~6_combout ),
	.datab(!\D|always1~3_combout ),
	.datac(!\D|always1~4_combout ),
	.datad(!\D|always1~5_combout ),
	.datae(!\D|y[1]~DUPLICATE_q ),
	.dataf(!\D|Add4~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D|always1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D|always1~7 .extended_lut = "off";
defparam \D|always1~7 .lut_mask = 64'h0001000000000001;
defparam \D|always1~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y70_N33
cyclonev_lcell_comb \D|Add4~13 (
// Equation(s):
// \D|Add4~13_sumout  = SUM(( \D|yo [2] ) + ( VCC ) + ( \D|Add4~10  ))
// \D|Add4~14  = CARRY(( \D|yo [2] ) + ( VCC ) + ( \D|Add4~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D|yo [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D|Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D|Add4~13_sumout ),
	.cout(\D|Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \D|Add4~13 .extended_lut = "off";
defparam \D|Add4~13 .lut_mask = 64'h0000000000000F0F;
defparam \D|Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y70_N36
cyclonev_lcell_comb \D|Add4~17 (
// Equation(s):
// \D|Add4~17_sumout  = SUM(( \D|yo [3] ) + ( GND ) + ( \D|Add4~14  ))
// \D|Add4~18  = CARRY(( \D|yo [3] ) + ( GND ) + ( \D|Add4~14  ))

	.dataa(gnd),
	.datab(!\D|yo [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D|Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D|Add4~17_sumout ),
	.cout(\D|Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \D|Add4~17 .extended_lut = "off";
defparam \D|Add4~17 .lut_mask = 64'h0000FFFF00003333;
defparam \D|Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y70_N39
cyclonev_lcell_comb \D|Add4~21 (
// Equation(s):
// \D|Add4~21_sumout  = SUM(( \D|yo [4] ) + ( GND ) + ( \D|Add4~18  ))
// \D|Add4~22  = CARRY(( \D|yo [4] ) + ( GND ) + ( \D|Add4~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D|yo [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D|Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D|Add4~21_sumout ),
	.cout(\D|Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \D|Add4~21 .extended_lut = "off";
defparam \D|Add4~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \D|Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y70_N42
cyclonev_lcell_comb \D|Add4~1 (
// Equation(s):
// \D|Add4~1_sumout  = SUM(( \D|yo [5] ) + ( GND ) + ( \D|Add4~22  ))
// \D|Add4~2  = CARRY(( \D|yo [5] ) + ( GND ) + ( \D|Add4~22  ))

	.dataa(gnd),
	.datab(!\D|yo [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D|Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D|Add4~1_sumout ),
	.cout(\D|Add4~2 ),
	.shareout());
// synopsys translate_off
defparam \D|Add4~1 .extended_lut = "off";
defparam \D|Add4~1 .lut_mask = 64'h0000FFFF00003333;
defparam \D|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y70_N45
cyclonev_lcell_comb \D|Add4~5 (
// Equation(s):
// \D|Add4~5_sumout  = SUM(( \D|yo [6] ) + ( GND ) + ( \D|Add4~2  ))

	.dataa(!\D|yo [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D|Add4~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D|Add4~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D|Add4~5 .extended_lut = "off";
defparam \D|Add4~5 .lut_mask = 64'h0000FFFF00005555;
defparam \D|Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y70_N41
dffeas \D|y[3]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D|Add3~13_sumout ),
	.asdata(\D|yo [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\D|always1~1_combout ),
	.ena(\D|y[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D|y[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D|y[3]~DUPLICATE .is_wysiwyg = "true";
defparam \D|y[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y70_N48
cyclonev_lcell_comb \D|always1~8 (
// Equation(s):
// \D|always1~8_combout  = ( \D|Add4~17_sumout  & ( \D|Add4~13_sumout  & ( (\D|y[3]~DUPLICATE_q  & (\D|y [2] & (!\D|y [4] $ (\D|Add4~21_sumout )))) ) ) ) # ( !\D|Add4~17_sumout  & ( \D|Add4~13_sumout  & ( (!\D|y[3]~DUPLICATE_q  & (\D|y [2] & (!\D|y [4] $ 
// (\D|Add4~21_sumout )))) ) ) ) # ( \D|Add4~17_sumout  & ( !\D|Add4~13_sumout  & ( (\D|y[3]~DUPLICATE_q  & (!\D|y [2] & (!\D|y [4] $ (\D|Add4~21_sumout )))) ) ) ) # ( !\D|Add4~17_sumout  & ( !\D|Add4~13_sumout  & ( (!\D|y[3]~DUPLICATE_q  & (!\D|y [2] & 
// (!\D|y [4] $ (\D|Add4~21_sumout )))) ) ) )

	.dataa(!\D|y [4]),
	.datab(!\D|y[3]~DUPLICATE_q ),
	.datac(!\D|y [2]),
	.datad(!\D|Add4~21_sumout ),
	.datae(!\D|Add4~17_sumout ),
	.dataf(!\D|Add4~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D|always1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D|always1~8 .extended_lut = "off";
defparam \D|always1~8 .lut_mask = 64'h8040201008040201;
defparam \D|always1~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y70_N54
cyclonev_lcell_comb \D|always1~9 (
// Equation(s):
// \D|always1~9_combout  = ( \D|Add4~5_sumout  & ( \D|always1~8_combout  & ( (\D|always1~7_combout  & (\D|y [6] & (!\D|y [5] $ (\D|Add4~1_sumout )))) ) ) ) # ( !\D|Add4~5_sumout  & ( \D|always1~8_combout  & ( (\D|always1~7_combout  & (!\D|y [6] & (!\D|y [5] 
// $ (\D|Add4~1_sumout )))) ) ) )

	.dataa(!\D|always1~7_combout ),
	.datab(!\D|y [6]),
	.datac(!\D|y [5]),
	.datad(!\D|Add4~1_sumout ),
	.datae(!\D|Add4~5_sumout ),
	.dataf(!\D|always1~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D|always1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D|always1~9 .extended_lut = "off";
defparam \D|always1~9 .lut_mask = 64'h0000000040041001;
defparam \D|always1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y70_N12
cyclonev_lcell_comb \D|LessThan1~8 (
// Equation(s):
// \D|LessThan1~8_combout  = ( \D|y [1] & ( \D|y [0] & ( !\D|LessThan1~4_combout  ) ) ) # ( !\D|y [1] & ( \D|y [0] & ( (!\D|LessThan1~4_combout  & ((!\D|LessThan1~3_combout ) # (!\D|yo [1]))) ) ) ) # ( \D|y [1] & ( !\D|y [0] & ( (!\D|LessThan1~4_combout  & 
// ((!\D|LessThan1~3_combout ) # ((!\D|yo [0]) # (!\D|yo [1])))) ) ) ) # ( !\D|y [1] & ( !\D|y [0] & ( (!\D|LessThan1~4_combout  & ((!\D|LessThan1~3_combout ) # ((!\D|yo [0] & !\D|yo [1])))) ) ) )

	.dataa(!\D|LessThan1~3_combout ),
	.datab(!\D|LessThan1~4_combout ),
	.datac(!\D|yo [0]),
	.datad(!\D|yo [1]),
	.datae(!\D|y [1]),
	.dataf(!\D|y [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D|LessThan1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D|LessThan1~8 .extended_lut = "off";
defparam \D|LessThan1~8 .lut_mask = 64'hC888CCC8CC88CCCC;
defparam \D|LessThan1~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y70_N18
cyclonev_lcell_comb \D|always1~2 (
// Equation(s):
// \D|always1~2_combout  = ( \D|always1~0_combout  & ( \D|LessThan1~8_combout  & ( ((\D|LessThan1~6_combout  & !\D|LessThan1~1_combout )) # (\D|LessThan1~0_combout ) ) ) ) # ( \D|always1~0_combout  & ( !\D|LessThan1~8_combout  & ( ((!\D|LessThan1~1_combout  
// & ((\D|LessThan1~5_combout ) # (\D|LessThan1~6_combout )))) # (\D|LessThan1~0_combout ) ) ) )

	.dataa(!\D|LessThan1~6_combout ),
	.datab(!\D|LessThan1~0_combout ),
	.datac(!\D|LessThan1~1_combout ),
	.datad(!\D|LessThan1~5_combout ),
	.datae(!\D|always1~0_combout ),
	.dataf(!\D|LessThan1~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D|always1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D|always1~2 .extended_lut = "off";
defparam \D|always1~2 .lut_mask = 64'h000073F300007373;
defparam \D|always1~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y70_N54
cyclonev_lcell_comb \D|y[0]~0 (
// Equation(s):
// \D|y[0]~0_combout  = ( \C|writeEn~0_combout  & ( \D|always1~2_combout  & ( ((\D|Equal0~1_combout  & (\D|Equal0~4_combout  & \D|Equal0~0_combout ))) # (\D|always1~9_combout ) ) ) ) # ( !\C|writeEn~0_combout  & ( \D|always1~2_combout  ) ) # ( 
// \C|writeEn~0_combout  & ( !\D|always1~2_combout  & ( \D|always1~9_combout  ) ) ) # ( !\C|writeEn~0_combout  & ( !\D|always1~2_combout  ) )

	.dataa(!\D|Equal0~1_combout ),
	.datab(!\D|Equal0~4_combout ),
	.datac(!\D|always1~9_combout ),
	.datad(!\D|Equal0~0_combout ),
	.datae(!\C|writeEn~0_combout ),
	.dataf(!\D|always1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D|y[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D|y[0]~0 .extended_lut = "off";
defparam \D|y[0]~0 .lut_mask = 64'hFFFF0F0FFFFF0F1F;
defparam \D|y[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y70_N31
dffeas \D|y[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D|Add3~21_sumout ),
	.asdata(\D|yo [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\D|always1~1_combout ),
	.ena(\D|y[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D|y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \D|y[0] .is_wysiwyg = "true";
defparam \D|y[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y70_N33
cyclonev_lcell_comb \D|Add3~17 (
// Equation(s):
// \D|Add3~17_sumout  = SUM(( \D|y [1] ) + ( GND ) + ( \D|Add3~22  ))
// \D|Add3~18  = CARRY(( \D|y [1] ) + ( GND ) + ( \D|Add3~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D|y [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D|Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D|Add3~17_sumout ),
	.cout(\D|Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \D|Add3~17 .extended_lut = "off";
defparam \D|Add3~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \D|Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y70_N34
dffeas \D|y[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D|Add3~17_sumout ),
	.asdata(\D|yo [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\D|always1~1_combout ),
	.ena(\D|y[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D|y [1]),
	.prn(vcc));
// synopsys translate_off
defparam \D|y[1] .is_wysiwyg = "true";
defparam \D|y[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y70_N36
cyclonev_lcell_comb \D|Add3~25 (
// Equation(s):
// \D|Add3~25_sumout  = SUM(( \D|y [2] ) + ( GND ) + ( \D|Add3~18  ))
// \D|Add3~26  = CARRY(( \D|y [2] ) + ( GND ) + ( \D|Add3~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D|y [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D|Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D|Add3~25_sumout ),
	.cout(\D|Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \D|Add3~25 .extended_lut = "off";
defparam \D|Add3~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \D|Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y70_N38
dffeas \D|y[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D|Add3~25_sumout ),
	.asdata(\D|yo [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\D|always1~1_combout ),
	.ena(\D|y[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D|y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \D|y[2] .is_wysiwyg = "true";
defparam \D|y[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y70_N39
cyclonev_lcell_comb \D|Add3~13 (
// Equation(s):
// \D|Add3~13_sumout  = SUM(( \D|y [3] ) + ( GND ) + ( \D|Add3~26  ))
// \D|Add3~14  = CARRY(( \D|y [3] ) + ( GND ) + ( \D|Add3~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D|y [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D|Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D|Add3~13_sumout ),
	.cout(\D|Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \D|Add3~13 .extended_lut = "off";
defparam \D|Add3~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \D|Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y70_N40
dffeas \D|y[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D|Add3~13_sumout ),
	.asdata(\D|yo [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\D|always1~1_combout ),
	.ena(\D|y[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D|y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \D|y[3] .is_wysiwyg = "true";
defparam \D|y[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y70_N42
cyclonev_lcell_comb \D|Add3~9 (
// Equation(s):
// \D|Add3~9_sumout  = SUM(( \D|y [4] ) + ( GND ) + ( \D|Add3~14  ))
// \D|Add3~10  = CARRY(( \D|y [4] ) + ( GND ) + ( \D|Add3~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D|y [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D|Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D|Add3~9_sumout ),
	.cout(\D|Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \D|Add3~9 .extended_lut = "off";
defparam \D|Add3~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \D|Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y70_N44
dffeas \D|y[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D|Add3~9_sumout ),
	.asdata(\D|yo [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\D|always1~1_combout ),
	.ena(\D|y[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D|y [4]),
	.prn(vcc));
// synopsys translate_off
defparam \D|y[4] .is_wysiwyg = "true";
defparam \D|y[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y70_N45
cyclonev_lcell_comb \D|Add3~5 (
// Equation(s):
// \D|Add3~5_sumout  = SUM(( \D|y [5] ) + ( GND ) + ( \D|Add3~10  ))
// \D|Add3~6  = CARRY(( \D|y [5] ) + ( GND ) + ( \D|Add3~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D|y [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D|Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D|Add3~5_sumout ),
	.cout(\D|Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \D|Add3~5 .extended_lut = "off";
defparam \D|Add3~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \D|Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y70_N46
dffeas \D|y[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D|Add3~5_sumout ),
	.asdata(\D|yo [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\D|always1~1_combout ),
	.ena(\D|y[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D|y [5]),
	.prn(vcc));
// synopsys translate_off
defparam \D|y[5] .is_wysiwyg = "true";
defparam \D|y[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y70_N48
cyclonev_lcell_comb \D|Add3~1 (
// Equation(s):
// \D|Add3~1_sumout  = SUM(( \D|y [6] ) + ( GND ) + ( \D|Add3~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D|y [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D|Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D|Add3~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D|Add3~1 .extended_lut = "off";
defparam \D|Add3~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \D|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y70_N49
dffeas \D|y[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D|Add3~1_sumout ),
	.asdata(\D|yo [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\D|always1~1_combout ),
	.ena(\D|y[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D|y [6]),
	.prn(vcc));
// synopsys translate_off
defparam \D|y[6] .is_wysiwyg = "true";
defparam \D|y[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y72_N30
cyclonev_lcell_comb \VGA|user_input_translator|Add1~9 (
// Equation(s):
// \VGA|user_input_translator|Add1~9_sumout  = SUM(( !\D|y [0] $ (!\D|x[5]~DUPLICATE_q ) ) + ( !VCC ) + ( !VCC ))
// \VGA|user_input_translator|Add1~10  = CARRY(( !\D|y [0] $ (!\D|x[5]~DUPLICATE_q ) ) + ( !VCC ) + ( !VCC ))
// \VGA|user_input_translator|Add1~11  = SHARE((\D|y [0] & \D|x[5]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(!\D|y [0]),
	.datac(!\D|x[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~9_sumout ),
	.cout(\VGA|user_input_translator|Add1~10 ),
	.shareout(\VGA|user_input_translator|Add1~11 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~9 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~9 .lut_mask = 64'h0000030300003C3C;
defparam \VGA|user_input_translator|Add1~9 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y72_N33
cyclonev_lcell_comb \VGA|user_input_translator|Add1~13 (
// Equation(s):
// \VGA|user_input_translator|Add1~13_sumout  = SUM(( !\D|y[1]~DUPLICATE_q  $ (!\D|x[6]~DUPLICATE_q ) ) + ( \VGA|user_input_translator|Add1~11  ) + ( \VGA|user_input_translator|Add1~10  ))
// \VGA|user_input_translator|Add1~14  = CARRY(( !\D|y[1]~DUPLICATE_q  $ (!\D|x[6]~DUPLICATE_q ) ) + ( \VGA|user_input_translator|Add1~11  ) + ( \VGA|user_input_translator|Add1~10  ))
// \VGA|user_input_translator|Add1~15  = SHARE((\D|y[1]~DUPLICATE_q  & \D|x[6]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D|y[1]~DUPLICATE_q ),
	.datad(!\D|x[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add1~10 ),
	.sharein(\VGA|user_input_translator|Add1~11 ),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~13_sumout ),
	.cout(\VGA|user_input_translator|Add1~14 ),
	.shareout(\VGA|user_input_translator|Add1~15 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~13 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~13 .lut_mask = 64'h0000000F00000FF0;
defparam \VGA|user_input_translator|Add1~13 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y72_N36
cyclonev_lcell_comb \VGA|user_input_translator|Add1~17 (
// Equation(s):
// \VGA|user_input_translator|Add1~17_sumout  = SUM(( !\D|x[7]~DUPLICATE_q  $ (!\D|y [2] $ (\D|y [0])) ) + ( \VGA|user_input_translator|Add1~15  ) + ( \VGA|user_input_translator|Add1~14  ))
// \VGA|user_input_translator|Add1~18  = CARRY(( !\D|x[7]~DUPLICATE_q  $ (!\D|y [2] $ (\D|y [0])) ) + ( \VGA|user_input_translator|Add1~15  ) + ( \VGA|user_input_translator|Add1~14  ))
// \VGA|user_input_translator|Add1~19  = SHARE((!\D|x[7]~DUPLICATE_q  & (\D|y [2] & \D|y [0])) # (\D|x[7]~DUPLICATE_q  & ((\D|y [0]) # (\D|y [2]))))

	.dataa(!\D|x[7]~DUPLICATE_q ),
	.datab(!\D|y [2]),
	.datac(gnd),
	.datad(!\D|y [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add1~14 ),
	.sharein(\VGA|user_input_translator|Add1~15 ),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~17_sumout ),
	.cout(\VGA|user_input_translator|Add1~18 ),
	.shareout(\VGA|user_input_translator|Add1~19 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~17 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~17 .lut_mask = 64'h0000117700006699;
defparam \VGA|user_input_translator|Add1~17 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y72_N39
cyclonev_lcell_comb \VGA|user_input_translator|Add1~21 (
// Equation(s):
// \VGA|user_input_translator|Add1~21_sumout  = SUM(( !\D|y[3]~DUPLICATE_q  $ (!\D|y[1]~DUPLICATE_q ) ) + ( \VGA|user_input_translator|Add1~19  ) + ( \VGA|user_input_translator|Add1~18  ))
// \VGA|user_input_translator|Add1~22  = CARRY(( !\D|y[3]~DUPLICATE_q  $ (!\D|y[1]~DUPLICATE_q ) ) + ( \VGA|user_input_translator|Add1~19  ) + ( \VGA|user_input_translator|Add1~18  ))
// \VGA|user_input_translator|Add1~23  = SHARE((\D|y[3]~DUPLICATE_q  & \D|y[1]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D|y[3]~DUPLICATE_q ),
	.datad(!\D|y[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add1~18 ),
	.sharein(\VGA|user_input_translator|Add1~19 ),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~21_sumout ),
	.cout(\VGA|user_input_translator|Add1~22 ),
	.shareout(\VGA|user_input_translator|Add1~23 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~21 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~21 .lut_mask = 64'h0000000F00000FF0;
defparam \VGA|user_input_translator|Add1~21 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y72_N42
cyclonev_lcell_comb \VGA|user_input_translator|Add1~25 (
// Equation(s):
// \VGA|user_input_translator|Add1~25_sumout  = SUM(( !\D|y [4] $ (!\D|y [2]) ) + ( \VGA|user_input_translator|Add1~23  ) + ( \VGA|user_input_translator|Add1~22  ))
// \VGA|user_input_translator|Add1~26  = CARRY(( !\D|y [4] $ (!\D|y [2]) ) + ( \VGA|user_input_translator|Add1~23  ) + ( \VGA|user_input_translator|Add1~22  ))
// \VGA|user_input_translator|Add1~27  = SHARE((\D|y [4] & \D|y [2]))

	.dataa(gnd),
	.datab(!\D|y [4]),
	.datac(gnd),
	.datad(!\D|y [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add1~22 ),
	.sharein(\VGA|user_input_translator|Add1~23 ),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~25_sumout ),
	.cout(\VGA|user_input_translator|Add1~26 ),
	.shareout(\VGA|user_input_translator|Add1~27 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~25 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~25 .lut_mask = 64'h00000033000033CC;
defparam \VGA|user_input_translator|Add1~25 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y72_N45
cyclonev_lcell_comb \VGA|user_input_translator|Add1~29 (
// Equation(s):
// \VGA|user_input_translator|Add1~29_sumout  = SUM(( !\D|y[3]~DUPLICATE_q  $ (!\D|y [5]) ) + ( \VGA|user_input_translator|Add1~27  ) + ( \VGA|user_input_translator|Add1~26  ))
// \VGA|user_input_translator|Add1~30  = CARRY(( !\D|y[3]~DUPLICATE_q  $ (!\D|y [5]) ) + ( \VGA|user_input_translator|Add1~27  ) + ( \VGA|user_input_translator|Add1~26  ))
// \VGA|user_input_translator|Add1~31  = SHARE((\D|y[3]~DUPLICATE_q  & \D|y [5]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D|y[3]~DUPLICATE_q ),
	.datad(!\D|y [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add1~26 ),
	.sharein(\VGA|user_input_translator|Add1~27 ),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~29_sumout ),
	.cout(\VGA|user_input_translator|Add1~30 ),
	.shareout(\VGA|user_input_translator|Add1~31 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~29 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~29 .lut_mask = 64'h0000000F00000FF0;
defparam \VGA|user_input_translator|Add1~29 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y72_N48
cyclonev_lcell_comb \VGA|user_input_translator|Add1~33 (
// Equation(s):
// \VGA|user_input_translator|Add1~33_sumout  = SUM(( !\D|y [4] $ (!\D|y [6]) ) + ( \VGA|user_input_translator|Add1~31  ) + ( \VGA|user_input_translator|Add1~30  ))
// \VGA|user_input_translator|Add1~34  = CARRY(( !\D|y [4] $ (!\D|y [6]) ) + ( \VGA|user_input_translator|Add1~31  ) + ( \VGA|user_input_translator|Add1~30  ))
// \VGA|user_input_translator|Add1~35  = SHARE((\D|y [4] & \D|y [6]))

	.dataa(gnd),
	.datab(!\D|y [4]),
	.datac(!\D|y [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add1~30 ),
	.sharein(\VGA|user_input_translator|Add1~31 ),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~33_sumout ),
	.cout(\VGA|user_input_translator|Add1~34 ),
	.shareout(\VGA|user_input_translator|Add1~35 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~33 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~33 .lut_mask = 64'h0000030300003C3C;
defparam \VGA|user_input_translator|Add1~33 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y72_N51
cyclonev_lcell_comb \VGA|user_input_translator|Add1~37 (
// Equation(s):
// \VGA|user_input_translator|Add1~37_sumout  = SUM(( \D|y [5] ) + ( \VGA|user_input_translator|Add1~35  ) + ( \VGA|user_input_translator|Add1~34  ))
// \VGA|user_input_translator|Add1~38  = CARRY(( \D|y [5] ) + ( \VGA|user_input_translator|Add1~35  ) + ( \VGA|user_input_translator|Add1~34  ))
// \VGA|user_input_translator|Add1~39  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D|y [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add1~34 ),
	.sharein(\VGA|user_input_translator|Add1~35 ),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~37_sumout ),
	.cout(\VGA|user_input_translator|Add1~38 ),
	.shareout(\VGA|user_input_translator|Add1~39 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~37 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~37 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|user_input_translator|Add1~37 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y72_N54
cyclonev_lcell_comb \VGA|user_input_translator|Add1~5 (
// Equation(s):
// \VGA|user_input_translator|Add1~5_sumout  = SUM(( \D|y [6] ) + ( \VGA|user_input_translator|Add1~39  ) + ( \VGA|user_input_translator|Add1~38  ))
// \VGA|user_input_translator|Add1~6  = CARRY(( \D|y [6] ) + ( \VGA|user_input_translator|Add1~39  ) + ( \VGA|user_input_translator|Add1~38  ))
// \VGA|user_input_translator|Add1~7  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D|y [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add1~38 ),
	.sharein(\VGA|user_input_translator|Add1~39 ),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~5_sumout ),
	.cout(\VGA|user_input_translator|Add1~6 ),
	.shareout(\VGA|user_input_translator|Add1~7 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~5 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~5 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|user_input_translator|Add1~5 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y72_N57
cyclonev_lcell_comb \VGA|user_input_translator|Add1~1 (
// Equation(s):
// \VGA|user_input_translator|Add1~1_sumout  = SUM(( GND ) + ( \VGA|user_input_translator|Add1~7  ) + ( \VGA|user_input_translator|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add1~6 ),
	.sharein(\VGA|user_input_translator|Add1~7 ),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~1 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~1 .lut_mask = 64'h0000000000000000;
defparam \VGA|user_input_translator|Add1~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y72_N24
cyclonev_lcell_comb \VGA|LessThan3~0 (
// Equation(s):
// \VGA|LessThan3~0_combout  = ( \D|y [5] & ( (\D|y [4] & (\D|y[3]~DUPLICATE_q  & \D|y [6])) ) )

	.dataa(!\D|y [4]),
	.datab(gnd),
	.datac(!\D|y[3]~DUPLICATE_q ),
	.datad(!\D|y [6]),
	.datae(gnd),
	.dataf(!\D|y [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|LessThan3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|LessThan3~0 .extended_lut = "off";
defparam \VGA|LessThan3~0 .lut_mask = 64'h0000000000050005;
defparam \VGA|LessThan3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y72_N15
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode118w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode118w [2] = ( \VGA|user_input_translator|Add1~5_sumout  & ( !\VGA|LessThan3~0_combout  & ( (!\VGA|writeEn~0_combout  & (!\VGA|user_input_translator|Add1~1_sumout  & \C|writeEn~0_combout )) ) ) )

	.dataa(!\VGA|writeEn~0_combout ),
	.datab(!\VGA|user_input_translator|Add1~1_sumout ),
	.datac(!\C|writeEn~0_combout ),
	.datad(gnd),
	.datae(!\VGA|user_input_translator|Add1~5_sumout ),
	.dataf(!\VGA|LessThan3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode118w[2] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode118w[2] .lut_mask = 64'h0000080800000000;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode118w[2] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y73_N22
dffeas \VGA|controller|yCounter[7]~DUPLICATE (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[7]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y73_N19
dffeas \VGA|controller|yCounter[6]~DUPLICATE (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[6]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y73_N23
dffeas \VGA|controller|xCounter[7]~DUPLICATE (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[7]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y73_N30
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~9 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~9_sumout  = SUM(( !\VGA|controller|yCounter [2] $ (!\VGA|controller|xCounter[7]~DUPLICATE_q ) ) + ( !VCC ) + ( !VCC ))
// \VGA|controller|controller_translator|Add1~10  = CARRY(( !\VGA|controller|yCounter [2] $ (!\VGA|controller|xCounter[7]~DUPLICATE_q ) ) + ( !VCC ) + ( !VCC ))
// \VGA|controller|controller_translator|Add1~11  = SHARE((\VGA|controller|yCounter [2] & \VGA|controller|xCounter[7]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(!\VGA|controller|yCounter [2]),
	.datac(!\VGA|controller|xCounter[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~9_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~10 ),
	.shareout(\VGA|controller|controller_translator|Add1~11 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~9 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~9 .lut_mask = 64'h0000030300003C3C;
defparam \VGA|controller|controller_translator|Add1~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y73_N33
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~13 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~13_sumout  = SUM(( !\VGA|controller|yCounter [3] $ (!\VGA|controller|xCounter[8]~DUPLICATE_q ) ) + ( \VGA|controller|controller_translator|Add1~11  ) + ( \VGA|controller|controller_translator|Add1~10  ))
// \VGA|controller|controller_translator|Add1~14  = CARRY(( !\VGA|controller|yCounter [3] $ (!\VGA|controller|xCounter[8]~DUPLICATE_q ) ) + ( \VGA|controller|controller_translator|Add1~11  ) + ( \VGA|controller|controller_translator|Add1~10  ))
// \VGA|controller|controller_translator|Add1~15  = SHARE((\VGA|controller|yCounter [3] & \VGA|controller|xCounter[8]~DUPLICATE_q ))

	.dataa(!\VGA|controller|yCounter [3]),
	.datab(gnd),
	.datac(!\VGA|controller|xCounter[8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~10 ),
	.sharein(\VGA|controller|controller_translator|Add1~11 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~13_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~14 ),
	.shareout(\VGA|controller|controller_translator|Add1~15 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~13 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~13 .lut_mask = 64'h0000050500005A5A;
defparam \VGA|controller|controller_translator|Add1~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y73_N36
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~17 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~17_sumout  = SUM(( !\VGA|controller|yCounter [2] $ (!\VGA|controller|xCounter [9] $ (\VGA|controller|yCounter [4])) ) + ( \VGA|controller|controller_translator|Add1~15  ) + ( 
// \VGA|controller|controller_translator|Add1~14  ))
// \VGA|controller|controller_translator|Add1~18  = CARRY(( !\VGA|controller|yCounter [2] $ (!\VGA|controller|xCounter [9] $ (\VGA|controller|yCounter [4])) ) + ( \VGA|controller|controller_translator|Add1~15  ) + ( 
// \VGA|controller|controller_translator|Add1~14  ))
// \VGA|controller|controller_translator|Add1~19  = SHARE((!\VGA|controller|yCounter [2] & (\VGA|controller|xCounter [9] & \VGA|controller|yCounter [4])) # (\VGA|controller|yCounter [2] & ((\VGA|controller|yCounter [4]) # (\VGA|controller|xCounter [9]))))

	.dataa(gnd),
	.datab(!\VGA|controller|yCounter [2]),
	.datac(!\VGA|controller|xCounter [9]),
	.datad(!\VGA|controller|yCounter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~14 ),
	.sharein(\VGA|controller|controller_translator|Add1~15 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~17_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~18 ),
	.shareout(\VGA|controller|controller_translator|Add1~19 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~17 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~17 .lut_mask = 64'h0000033F00003CC3;
defparam \VGA|controller|controller_translator|Add1~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y73_N39
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~21 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~21_sumout  = SUM(( !\VGA|controller|yCounter [3] $ (!\VGA|controller|yCounter [5]) ) + ( \VGA|controller|controller_translator|Add1~19  ) + ( \VGA|controller|controller_translator|Add1~18  ))
// \VGA|controller|controller_translator|Add1~22  = CARRY(( !\VGA|controller|yCounter [3] $ (!\VGA|controller|yCounter [5]) ) + ( \VGA|controller|controller_translator|Add1~19  ) + ( \VGA|controller|controller_translator|Add1~18  ))
// \VGA|controller|controller_translator|Add1~23  = SHARE((\VGA|controller|yCounter [3] & \VGA|controller|yCounter [5]))

	.dataa(!\VGA|controller|yCounter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~18 ),
	.sharein(\VGA|controller|controller_translator|Add1~19 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~21_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~22 ),
	.shareout(\VGA|controller|controller_translator|Add1~23 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~21 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~21 .lut_mask = 64'h00000055000055AA;
defparam \VGA|controller|controller_translator|Add1~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y73_N42
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~25 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~25_sumout  = SUM(( !\VGA|controller|yCounter [4] $ (!\VGA|controller|yCounter[6]~DUPLICATE_q ) ) + ( \VGA|controller|controller_translator|Add1~23  ) + ( \VGA|controller|controller_translator|Add1~22  ))
// \VGA|controller|controller_translator|Add1~26  = CARRY(( !\VGA|controller|yCounter [4] $ (!\VGA|controller|yCounter[6]~DUPLICATE_q ) ) + ( \VGA|controller|controller_translator|Add1~23  ) + ( \VGA|controller|controller_translator|Add1~22  ))
// \VGA|controller|controller_translator|Add1~27  = SHARE((\VGA|controller|yCounter [4] & \VGA|controller|yCounter[6]~DUPLICATE_q ))

	.dataa(!\VGA|controller|yCounter [4]),
	.datab(gnd),
	.datac(!\VGA|controller|yCounter[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~22 ),
	.sharein(\VGA|controller|controller_translator|Add1~23 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~25_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~26 ),
	.shareout(\VGA|controller|controller_translator|Add1~27 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~25 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~25 .lut_mask = 64'h0000050500005A5A;
defparam \VGA|controller|controller_translator|Add1~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y73_N45
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~29 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~29_sumout  = SUM(( !\VGA|controller|yCounter [5] $ (!\VGA|controller|yCounter[7]~DUPLICATE_q ) ) + ( \VGA|controller|controller_translator|Add1~27  ) + ( \VGA|controller|controller_translator|Add1~26  ))
// \VGA|controller|controller_translator|Add1~30  = CARRY(( !\VGA|controller|yCounter [5] $ (!\VGA|controller|yCounter[7]~DUPLICATE_q ) ) + ( \VGA|controller|controller_translator|Add1~27  ) + ( \VGA|controller|controller_translator|Add1~26  ))
// \VGA|controller|controller_translator|Add1~31  = SHARE((\VGA|controller|yCounter [5] & \VGA|controller|yCounter[7]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(!\VGA|controller|yCounter [5]),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~26 ),
	.sharein(\VGA|controller|controller_translator|Add1~27 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~29_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~30 ),
	.shareout(\VGA|controller|controller_translator|Add1~31 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~29 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~29 .lut_mask = 64'h00000033000033CC;
defparam \VGA|controller|controller_translator|Add1~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y73_N48
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~33 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~33_sumout  = SUM(( !\VGA|controller|yCounter [8] $ (!\VGA|controller|yCounter[6]~DUPLICATE_q ) ) + ( \VGA|controller|controller_translator|Add1~31  ) + ( \VGA|controller|controller_translator|Add1~30  ))
// \VGA|controller|controller_translator|Add1~34  = CARRY(( !\VGA|controller|yCounter [8] $ (!\VGA|controller|yCounter[6]~DUPLICATE_q ) ) + ( \VGA|controller|controller_translator|Add1~31  ) + ( \VGA|controller|controller_translator|Add1~30  ))
// \VGA|controller|controller_translator|Add1~35  = SHARE((\VGA|controller|yCounter [8] & \VGA|controller|yCounter[6]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(!\VGA|controller|yCounter [8]),
	.datac(!\VGA|controller|yCounter[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~30 ),
	.sharein(\VGA|controller|controller_translator|Add1~31 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~33_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~34 ),
	.shareout(\VGA|controller|controller_translator|Add1~35 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~33 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~33 .lut_mask = 64'h0000030300003C3C;
defparam \VGA|controller|controller_translator|Add1~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y73_N51
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~37 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~37_sumout  = SUM(( \VGA|controller|yCounter[7]~DUPLICATE_q  ) + ( \VGA|controller|controller_translator|Add1~35  ) + ( \VGA|controller|controller_translator|Add1~34  ))
// \VGA|controller|controller_translator|Add1~38  = CARRY(( \VGA|controller|yCounter[7]~DUPLICATE_q  ) + ( \VGA|controller|controller_translator|Add1~35  ) + ( \VGA|controller|controller_translator|Add1~34  ))
// \VGA|controller|controller_translator|Add1~39  = SHARE(GND)

	.dataa(!\VGA|controller|yCounter[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~34 ),
	.sharein(\VGA|controller|controller_translator|Add1~35 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~37_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~38 ),
	.shareout(\VGA|controller|controller_translator|Add1~39 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~37 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~37 .lut_mask = 64'h0000000000005555;
defparam \VGA|controller|controller_translator|Add1~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y73_N54
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~1 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~1_sumout  = SUM(( \VGA|controller|yCounter [8] ) + ( \VGA|controller|controller_translator|Add1~39  ) + ( \VGA|controller|controller_translator|Add1~38  ))
// \VGA|controller|controller_translator|Add1~2  = CARRY(( \VGA|controller|yCounter [8] ) + ( \VGA|controller|controller_translator|Add1~39  ) + ( \VGA|controller|controller_translator|Add1~38  ))
// \VGA|controller|controller_translator|Add1~3  = SHARE(GND)

	.dataa(gnd),
	.datab(!\VGA|controller|yCounter [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~38 ),
	.sharein(\VGA|controller|controller_translator|Add1~39 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~1_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~2 ),
	.shareout(\VGA|controller|controller_translator|Add1~3 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~1 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~1 .lut_mask = 64'h0000000000003333;
defparam \VGA|controller|controller_translator|Add1~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y73_N57
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~5 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~5_sumout  = SUM(( GND ) + ( \VGA|controller|controller_translator|Add1~3  ) + ( \VGA|controller|controller_translator|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~2 ),
	.sharein(\VGA|controller|controller_translator|Add1~3 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~5 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~5 .lut_mask = 64'h0000000000000000;
defparam \VGA|controller|controller_translator|Add1~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X23_Y73_N45
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2] = (\VGA|controller|controller_translator|Add1~1_sumout  & !\VGA|controller|controller_translator|Add1~5_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.datad(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2] .lut_mask = 64'h0F000F000F000F00;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X22_Y70_N42
cyclonev_lcell_comb \D|colour~0 (
// Equation(s):
// \D|colour~0_combout  = ( \KEY[2]~input_o  & ( (\SW[9]~input_o  & ((\C|current_state.S_WAIT_2~q ) # (\C|current_state.S_DRAW~q ))) ) )

	.dataa(gnd),
	.datab(!\C|current_state.S_DRAW~q ),
	.datac(!\C|current_state.S_WAIT_2~q ),
	.datad(!\SW[9]~input_o ),
	.datae(gnd),
	.dataf(!\KEY[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D|colour~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D|colour~0 .extended_lut = "off";
defparam \D|colour~0 .lut_mask = 64'h00000000003F003F;
defparam \D|colour~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y70_N44
dffeas \D|colour[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D|colour~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D|colour [2]),
	.prn(vcc));
// synopsys translate_off
defparam \D|colour[2] .is_wysiwyg = "true";
defparam \D|colour[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y73_N16
dffeas \VGA|controller|xCounter[5]~DUPLICATE (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[5]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y71_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a5 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D|colour [2]}),
	.portaaddr({\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,\VGA|user_input_translator|Add1~17_sumout ,
\VGA|user_input_translator|Add1~13_sumout ,\VGA|user_input_translator|Add1~9_sumout ,\D|x [4],\D|x [3],\D|x[2]~DUPLICATE_q ,\D|x[1]~DUPLICATE_q ,\D|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter [6],
\VGA|controller|xCounter[5]~DUPLICATE_q ,\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter[2]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X22_Y73_N28
dffeas \VGA|VideoMemory|auto_generated|address_reg_b[0] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|controller|controller_translator|Add1~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y73_N44
dffeas \VGA|VideoMemory|auto_generated|out_address_reg_b[0] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|VideoMemory|auto_generated|address_reg_b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[0] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y73_N59
dffeas \VGA|VideoMemory|auto_generated|address_reg_b[1] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|controller_translator|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y73_N38
dffeas \VGA|VideoMemory|auto_generated|out_address_reg_b[1] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|VideoMemory|auto_generated|address_reg_b [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[1] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y72_N18
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode105w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode105w [2] = ( !\VGA|user_input_translator|Add1~5_sumout  & ( !\VGA|LessThan3~0_combout  & ( (\C|writeEn~0_combout  & (!\VGA|writeEn~0_combout  & !\VGA|user_input_translator|Add1~1_sumout )) ) ) )

	.dataa(gnd),
	.datab(!\C|writeEn~0_combout ),
	.datac(!\VGA|writeEn~0_combout ),
	.datad(!\VGA|user_input_translator|Add1~1_sumout ),
	.datae(!\VGA|user_input_translator|Add1~5_sumout ),
	.dataf(!\VGA|LessThan3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode105w[2] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode105w[2] .lut_mask = 64'h3000000000000000;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode105w[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y73_N51
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2] = (!\VGA|controller|controller_translator|Add1~1_sumout  & !\VGA|controller|controller_translator|Add1~5_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.datad(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2] .lut_mask = 64'hF000F000F000F000;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y71_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a2 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D|colour [2]}),
	.portaaddr({\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,\VGA|user_input_translator|Add1~17_sumout ,
\VGA|user_input_translator|Add1~13_sumout ,\VGA|user_input_translator|Add1~9_sumout ,\D|x [4],\D|x [3],\D|x[2]~DUPLICATE_q ,\D|x[1]~DUPLICATE_q ,\D|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter [6],
\VGA|controller|xCounter[5]~DUPLICATE_q ,\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter[2]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X21_Y72_N6
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode126w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode126w [2] = ( !\VGA|user_input_translator|Add1~5_sumout  & ( !\VGA|LessThan3~0_combout  & ( (\C|writeEn~0_combout  & (!\VGA|writeEn~0_combout  & \VGA|user_input_translator|Add1~1_sumout )) ) ) )

	.dataa(gnd),
	.datab(!\C|writeEn~0_combout ),
	.datac(!\VGA|writeEn~0_combout ),
	.datad(!\VGA|user_input_translator|Add1~1_sumout ),
	.datae(!\VGA|user_input_translator|Add1~5_sumout ),
	.dataf(!\VGA|LessThan3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode126w[2] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode126w[2] .lut_mask = 64'h0030000000000000;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode126w[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y73_N39
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2] = (!\VGA|controller|controller_translator|Add1~1_sumout  & \VGA|controller|controller_translator|Add1~5_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.datad(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2] .lut_mask = 64'h00F000F000F000F0;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X22_Y70_N45
cyclonev_lcell_comb \D|colour~1 (
// Equation(s):
// \D|colour~1_combout  = ( \KEY[2]~input_o  & ( (\SW[8]~input_o  & ((\C|current_state.S_DRAW~q ) # (\C|current_state.S_WAIT_2~q ))) ) )

	.dataa(!\C|current_state.S_WAIT_2~q ),
	.datab(!\C|current_state.S_DRAW~q ),
	.datac(!\SW[8]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D|colour~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D|colour~1 .extended_lut = "off";
defparam \D|colour~1 .lut_mask = 64'h0000000007070707;
defparam \D|colour~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y70_N47
dffeas \D|colour[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D|colour~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D|colour [1]),
	.prn(vcc));
// synopsys translate_off
defparam \D|colour[1] .is_wysiwyg = "true";
defparam \D|colour[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y73_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a7 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D|colour [2],\D|colour [1]}),
	.portaaddr({\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,\VGA|user_input_translator|Add1~17_sumout ,\VGA|user_input_translator|Add1~13_sumout ,
\VGA|user_input_translator|Add1~9_sumout ,\D|x [4],\D|x [3],\D|x[2]~DUPLICATE_q ,\D|x[1]~DUPLICATE_q ,\D|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,
\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter[5]~DUPLICATE_q ,\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter[2]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X23_Y73_N48
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a8  & ( ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout ))) # 
// (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a8  & ( 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// (\VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout )))) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout ),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datac(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datad(!\VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout ),
	.datae(gnd),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a8 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0 .lut_mask = 64'h10D010D01FDF1FDF;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y73_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a1 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D|colour [1]}),
	.portaaddr({\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,\VGA|user_input_translator|Add1~17_sumout ,
\VGA|user_input_translator|Add1~13_sumout ,\VGA|user_input_translator|Add1~9_sumout ,\D|x [4],\D|x [3],\D|x[2]~DUPLICATE_q ,\D|x[1]~DUPLICATE_q ,\D|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter [6],
\VGA|controller|xCounter[5]~DUPLICATE_q ,\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter[2]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y70_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a4 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D|colour [1]}),
	.portaaddr({\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,\VGA|user_input_translator|Add1~17_sumout ,
\VGA|user_input_translator|Add1~13_sumout ,\VGA|user_input_translator|Add1~9_sumout ,\D|x [4],\D|x [3],\D|x[2]~DUPLICATE_q ,\D|x[1]~DUPLICATE_q ,\D|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter [6],
\VGA|controller|xCounter[5]~DUPLICATE_q ,\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter[2]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X23_Y73_N36
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (((\VGA|VideoMemory|auto_generated|out_address_reg_b [0])) # 
// (\VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (((\VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout )))) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout  
// & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout  & (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// (((\VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout )))) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout ),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout ),
	.datad(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datae(gnd),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1 .lut_mask = 64'h440F440F770F770F;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X22_Y70_N48
cyclonev_lcell_comb \D|colour~2 (
// Equation(s):
// \D|colour~2_combout  = ( \KEY[2]~input_o  & ( (\SW[7]~input_o  & ((\C|current_state.S_WAIT_2~q ) # (\C|current_state.S_DRAW~q ))) ) )

	.dataa(!\SW[7]~input_o ),
	.datab(!\C|current_state.S_DRAW~q ),
	.datac(!\C|current_state.S_WAIT_2~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D|colour~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D|colour~2 .extended_lut = "off";
defparam \D|colour~2 .lut_mask = 64'h0000000015151515;
defparam \D|colour~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y70_N50
dffeas \D|colour[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D|colour~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D|colour [0]),
	.prn(vcc));
// synopsys translate_off
defparam \D|colour[0] .is_wysiwyg = "true";
defparam \D|colour[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y70_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a3 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D|colour [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,\VGA|user_input_translator|Add1~17_sumout ,
\VGA|user_input_translator|Add1~13_sumout ,\VGA|user_input_translator|Add1~9_sumout ,\D|x [4],\D|x [3],\D|x[2]~DUPLICATE_q ,\D|x[1]~DUPLICATE_q ,\D|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter [6],
\VGA|controller|xCounter[5]~DUPLICATE_q ,\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter[2]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y72_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a0 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D|colour [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,\VGA|user_input_translator|Add1~17_sumout ,
\VGA|user_input_translator|Add1~13_sumout ,\VGA|user_input_translator|Add1~9_sumout ,\D|x [4],\D|x [3],\D|x[2]~DUPLICATE_q ,\D|x[1]~DUPLICATE_q ,\D|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter [6],
\VGA|controller|xCounter[5]~DUPLICATE_q ,\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter[2]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y72_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a6 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,\D|colour [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,\VGA|user_input_translator|Add1~17_sumout ,\VGA|user_input_translator|Add1~13_sumout ,
\VGA|user_input_translator|Add1~9_sumout ,\D|x [4],\D|x [3],\D|x[2]~DUPLICATE_q ,\D|x[1]~DUPLICATE_q ,\D|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,
\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter[5]~DUPLICATE_q ,\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter[2]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X23_Y73_N42
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout  & ( ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout ))) # 
// (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout  & ( 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// (\VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout )))) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout ),
	.datab(!\VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout ),
	.datac(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datad(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datae(gnd),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2 .lut_mask = 64'h305030503F5F3F5F;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
