<profile>

<section name = "Vitis HLS Report for 'relu_stage_0_1'" level="0">
<item name = "Date">Tue Jan 13 13:10:07 2026
</item>
<item name = "Version">2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)</item>
<item name = "Project">ls_project</item>
<item name = "Solution">solution2 (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu11p-flga2577-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 4.015 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">4099, 4099, 40.990 us, 40.990 us, 4099, 4099, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- l_S_j_0_j1_l_S_i_0_i2">4097, 4097, 3, 1, 1, 4096, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 175, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 81, -</column>
<column name="Register">-, -, 68, -, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9216, 2592000, 1296000, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="fcmp_32ns_32ns_1_2_no_dsp_1_U28">fcmp_32ns_32ns_1_2_no_dsp_1, 0, 0, 0, 0, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln53_1_fu_118_p2">+, 0, 0, 20, 13, 1</column>
<column name="add_ln53_fu_166_p2">+, 0, 0, 14, 7, 1</column>
<column name="add_ln54_fu_239_p2">+, 0, 0, 14, 7, 1</column>
<column name="add_ln59_fu_210_p2">+, 0, 0, 19, 12, 12</column>
<column name="ap_condition_120">and, 0, 0, 2, 1, 1</column>
<column name="v20_fu_225_p2">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln53_fu_112_p2">icmp, 0, 0, 12, 13, 14</column>
<column name="icmp_ln54_fu_172_p2">icmp, 0, 0, 11, 7, 8</column>
<column name="icmp_ln57_1_fu_154_p2">icmp, 0, 0, 16, 23, 1</column>
<column name="icmp_ln57_fu_148_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="ap_block_pp0_stage0_00001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="or_ln57_fu_221_p2">or, 0, 0, 2, 1, 1</column>
<column name="select_ln53_1_fu_186_p3">select, 0, 0, 7, 1, 7</column>
<column name="select_ln53_fu_178_p3">select, 0, 0, 7, 1, 1</column>
<column name="v15_d0">select, 0, 0, 32, 1, 32</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i2_load">9, 2, 7, 14</column>
<column name="ap_sig_allocacmp_indvar_flatten_load">9, 2, 13, 26</column>
<column name="ap_sig_allocacmp_j1_load">9, 2, 7, 14</column>
<column name="i2_fu_58">9, 2, 7, 14</column>
<column name="indvar_flatten_fu_66">9, 2, 13, 26</column>
<column name="j1_fu_62">9, 2, 7, 14</column>
<column name="v431_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_init_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_init_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="i2_fu_58">7, 0, 7, 0</column>
<column name="icmp_ln57_1_reg_291">1, 0, 1, 0</column>
<column name="icmp_ln57_reg_286">1, 0, 1, 0</column>
<column name="indvar_flatten_fu_66">13, 0, 13, 0</column>
<column name="j1_fu_62">7, 0, 7, 0</column>
<column name="tmp_3_reg_280">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, relu_stage_0.1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, relu_stage_0.1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, relu_stage_0.1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, relu_stage_0.1, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, relu_stage_0.1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, relu_stage_0.1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, relu_stage_0.1, return value</column>
<column name="v431_dout">in, 32, ap_fifo, v431, pointer</column>
<column name="v431_empty_n">in, 1, ap_fifo, v431, pointer</column>
<column name="v431_read">out, 1, ap_fifo, v431, pointer</column>
<column name="v15_address0">out, 12, ap_memory, v15, array</column>
<column name="v15_ce0">out, 1, ap_memory, v15, array</column>
<column name="v15_we0">out, 1, ap_memory, v15, array</column>
<column name="v15_d0">out, 32, ap_memory, v15, array</column>
</table>
</item>
</section>
</profile>
