# Design Explorer: Shortcut to "C:\Users\Z585\Desktop\LD2sl\testa\testa.aws" design added.
designverincludedir -clear
designverlibrarysim -PL -clear
designverlibrarysim -L -clear
designverlibrarysim -PL pmi_work
designverlibrarysim ovi_xp2
designverdefinemacro -clear
addfile C:/Users/Z585/Desktop/LD2sl/impl1/schemaSR.vhd
# Adding file C:\Users\Z585\Desktop\LD2sl\impl1\schemaSR.vhd ... Done
addfile C:/Users/Z585/Desktop/LD2sl/impl1/schemaMS.vhd
# Adding file C:\Users\Z585\Desktop\LD2sl\impl1\schemaMS.vhd ... Done
vlib C:/Users/Z585/Desktop/LD2sl/testa/work
# Adding library O.K.
adel -all
# Library contents cleared.
vcom -dbg -work work C:/Users/Z585/Desktop/LD2sl/impl1/schemaSR.vhd
# Compile...
# File: C:\Users\Z585\Desktop\LD2sl\impl1\schemaSR.vhd
# Compile Entity "SCHEMASR"
# Compile Architecture "SCHEMATIC" of Entity "SCHEMASR"
# Compile success 0 Errors 0 Warnings  Analysis time :  79.0 [ms]
vcom -dbg -work work C:/Users/Z585/Desktop/LD2sl/impl1/schemaMS.vhd
# Compile...
# File: C:\Users\Z585\Desktop\LD2sl\impl1\schemaMS.vhd
# Compile Entity "SCHEMAMS"
# Compile Architecture "SCHEMATIC" of Entity "SCHEMAMS"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
entity SCHEMASR
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
vsim +access +r SCHEMASR -PL pmi_work -L ovi_xp2
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# vsim: Stack memory: 32MB
# vsim: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6984 kB (elbread=1023 elab2=5810 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Z585\Desktop\LD2sl\testa\src\wave.asdb
#  11:52 AM, Tuesday, March 29, 2016
#  Simulation has been initialized
#  Selected Top-Level: SCHEMASR (SCHEMATIC)
add wave *
# 17 signal(s) traced.
run 1000ns
# Waveform file 'untitled.awc' connected to 'C:/Users/Z585/Desktop/LD2sl/testa/src/wave.asdb'.
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
acom -O3 -work work -2002  $dsn/../impl1/schemaSR.vhd $dsn/../impl1/schemaMS.vhd $dsn/src/TestBench/schemasr_TB.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Z585\Desktop\LD2sl\impl1\schemaSR.vhd
# Compile Entity "SCHEMASR"
# Compile Architecture "SCHEMATIC" of Entity "SCHEMASR"
# File: C:\Users\Z585\Desktop\LD2sl\impl1\schemaMS.vhd
# Compile Entity "SCHEMAMS"
# Compile Architecture "SCHEMATIC" of Entity "SCHEMAMS"
# File: C:\Users\Z585\Desktop\LD2sl\testa\src\TestBench\schemasr_TB.vhd
# Compile Entity "schemasr_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "schemasr_tb"
# Compile Configuration "TESTBENCH_FOR_schemasr"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
SetActiveLib -work
comp -include "C:\Users\Z585\Desktop\LD2sl\impl1\schemaSR.vhd" 
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Z585\Desktop\LD2sl\impl1\schemaSR.vhd
# Compile Entity "SCHEMASR"
# Compile Architecture "SCHEMATIC" of Entity "SCHEMASR"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
comp -include "$dsn\src\TestBench\schemasr_TB.vhd" 
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Z585\Desktop\LD2sl\testa\src\TestBench\schemasr_TB.vhd
# Compile Entity "schemasr_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "schemasr_tb"
# Compile Configuration "TESTBENCH_FOR_schemasr"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
asim +access +r TESTBENCH_FOR_schemasr 
#  Simulation has been stopped
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6986 kB (elbread=1023 elab2=5812 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Z585\Desktop\LD2sl\testa\src\wave.asdb
#  11:53 AM, Tuesday, March 29, 2016
#  Simulation has been initialized
#  Selected Top-Level: testbench_for_schemasr
# Waveform file 'untitled.awc' connected to 'C:/Users/Z585/Desktop/LD2sl/testa/src/wave.asdb'.
wave 
wave -noreg x1
wave -noreg x2
wave -noreg x3
wave -noreg x4
wave -noreg reset
wave -noreg Q
wave -noreg nQ
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\schemasr_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_schemasr 
# 7 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/Z585/Desktop/LD2sl/testa/src/wave.asdb'.
# 1 signal(s) traced.
# 1 signal(s) traced.
run 190 ns
# KERNEL: stopped at time: 190 ns
acom -O3 -work work -2002  $dsn/../impl1/schemaSR.vhd $dsn/../impl1/schemaMS.vhd $dsn/src/TestBench/schemasr_TB.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Z585\Desktop\LD2sl\impl1\schemaSR.vhd
# Compile Entity "SCHEMASR"
# Compile Architecture "SCHEMATIC" of Entity "SCHEMASR"
# File: C:\Users\Z585\Desktop\LD2sl\impl1\schemaMS.vhd
# Compile Entity "SCHEMAMS"
# Compile Architecture "SCHEMATIC" of Entity "SCHEMAMS"
# File: C:\Users\Z585\Desktop\LD2sl\testa\src\TestBench\schemasr_TB.vhd
# Compile Entity "schemasr_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "schemasr_tb"
# Compile Configuration "TESTBENCH_FOR_schemasr"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
SetActiveLib -work
comp -include "C:\Users\Z585\Desktop\LD2sl\impl1\schemaSR.vhd" 
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Z585\Desktop\LD2sl\impl1\schemaSR.vhd
# Compile Entity "SCHEMASR"
# Compile Architecture "SCHEMATIC" of Entity "SCHEMASR"
# Compile success 0 Errors 0 Warnings  Analysis time :  94.0 [ms]
comp -include "$dsn\src\TestBench\schemasr_TB.vhd" 
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Z585\Desktop\LD2sl\testa\src\TestBench\schemasr_TB.vhd
# Compile Entity "schemasr_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "schemasr_tb"
# Compile Configuration "TESTBENCH_FOR_schemasr"
# Compile success 0 Errors 0 Warnings  Analysis time :  79.0 [ms]
asim +access +r TESTBENCH_FOR_schemasr 
#  Simulation has been stopped
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6986 kB (elbread=1023 elab2=5812 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Z585\Desktop\LD2sl\testa\src\wave.asdb
#  11:54 AM, Tuesday, March 29, 2016
#  Simulation has been initialized
#  Selected Top-Level: testbench_for_schemasr
# Waveform file 'untitled.awc' connected to 'C:/Users/Z585/Desktop/LD2sl/testa/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'C:/Users/Z585/Desktop/LD2sl/testa/src/wave.asdb'.
wave 
wave -noreg x1
wave -noreg x2
wave -noreg x3
wave -noreg x4
wave -noreg reset
wave -noreg Q
wave -noreg nQ
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\schemasr_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_schemasr 
# 7 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/Z585/Desktop/LD2sl/testa/src/wave.asdb'.
# 1 signal(s) traced.
# 1 signal(s) traced.
run 190 ns
# KERNEL: stopped at time: 190 ns
# Adding file C:\Users\Z585\Desktop\LD2sl\testD.asdb ... Done
# Adding file C:\Users\Z585\Desktop\LD2sl\testD.awc ... Done
# Adding file C:\Users\Z585\Desktop\LD2sl\testD.awc ... Done
#  Simulation has been stopped
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 -L ovi_xp2 -PL pmi_work +access +r SCHEMAMS SCHEMATIC
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# 
acom -O3 -work work -2002  $dsn/../impl1/schemaMS.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Z585\Desktop\LD2sl\impl1\schemaMS.vhd
# Compile Entity "SCHEMAMS"
# Compile Architecture "SCHEMATIC" of Entity "SCHEMAMS"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6984 kB (elbread=1023 elab2=5811 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Z585\Desktop\LD2sl\testa\src\wave.asdb
#  11:59 AM, Tuesday, March 29, 2016
#  Simulation has been initialized
#  Selected Top-Level: SCHEMAMS (SCHEMATIC)
# Waveform file 'untitled.awc' connected to 'C:/Users/Z585/Desktop/LD2sl/testa/src/wave.asdb'.
# Waveform file 'C:/Users/Z585/Desktop/LD2sl/testD.awc' connected to 'C:/Users/Z585/Desktop/LD2sl/testa/src/wave.asdb'.
run 190 ns
# KERNEL: stopped at time: 190 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
acom -O3 -work work -2002  $dsn/../impl1/schemaSR.vhd $dsn/../impl1/schemaMS.vhd $dsn/src/TestBench/schemasr_TB.vhd $dsn/src/TestBench/schemams_TB.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Z585\Desktop\LD2sl\impl1\schemaSR.vhd
# Compile Entity "SCHEMASR"
# Compile Architecture "SCHEMATIC" of Entity "SCHEMASR"
# File: C:\Users\Z585\Desktop\LD2sl\impl1\schemaMS.vhd
# Compile Entity "SCHEMAMS"
# Compile Architecture "SCHEMATIC" of Entity "SCHEMAMS"
# File: C:\Users\Z585\Desktop\LD2sl\testa\src\TestBench\schemasr_TB.vhd
# Compile Entity "schemasr_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "schemasr_tb"
# Compile Configuration "TESTBENCH_FOR_schemasr"
# File: C:\Users\Z585\Desktop\LD2sl\testa\src\TestBench\schemams_TB.vhd
# Compile Entity "schemams1_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "schemams1_tb"
# Compile Configuration "TESTBENCH_FOR_schemams"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
SetActiveLib -work
comp -include "C:\Users\Z585\Desktop\LD2sl\impl1\schemaMS.vhd" 
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Z585\Desktop\LD2sl\impl1\schemaMS.vhd
# Compile Entity "SCHEMAMS"
# Compile Architecture "SCHEMATIC" of Entity "SCHEMAMS"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
comp -include "$dsn\src\TestBench\schemams_TB.vhd" 
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Z585\Desktop\LD2sl\testa\src\TestBench\schemams_TB.vhd
# Compile Entity "schemams1_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "schemams1_tb"
# Compile Configuration "TESTBENCH_FOR_schemams"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
asim +access +r TESTBENCH_FOR_schemams 
#  Simulation has been stopped
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6986 kB (elbread=1023 elab2=5813 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Z585\Desktop\LD2sl\testa\src\wave.asdb
#  12:00 PM, Tuesday, March 29, 2016
#  Simulation has been initialized
#  Selected Top-Level: testbench_for_schemams
# Waveform file 'untitled.awc' connected to 'C:/Users/Z585/Desktop/LD2sl/testa/src/wave.asdb'.
# Waveform file 'C:/Users/Z585/Desktop/LD2sl/testD.awc' connected to 'C:/Users/Z585/Desktop/LD2sl/testa/src/wave.asdb'.
wave 
wave -noreg x1
wave -noreg x2
wave -noreg x3
wave -noreg x4
wave -noreg reset
wave -noreg Q
wave -noreg nQ
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\schemams_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_schemams 
# 7 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/Z585/Desktop/LD2sl/testa/src/wave.asdb'.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
run 190 ns
# KERNEL: stopped at time: 190 ns
# Adding file C:\Users\Z585\Desktop\LD2sl\testD1.asdb ... Done
# Adding file C:\Users\Z585\Desktop\LD2sl\testD1.awc ... Done
endsim
#  Simulation has been stopped
# Adding file C:\Users\Z585\Desktop\LD2sl\testD1.awc ... Done
