From bd1d1c11d0f8551405957e1690f1229e68a9e8a8 Mon Sep 17 00:00:00 2001
From: Orel Eliyahu <orel_e@eyal-emi.co.il>
Date: Wed, 5 Feb 2025 17:59:22 +0200
Subject: [PATCH] change UART2 DTE mode & flash to MTP

---
 arch/arm64/boot/dts/freescale/imx8mp-evk.dts | 24 +++++++++++---------
 1 file changed, 13 insertions(+), 11 deletions(-)

diff --git a/arch/arm64/boot/dts/freescale/imx8mp-evk.dts b/arch/arm64/boot/dts/freescale/imx8mp-evk.dts
index de76429f718a..e6185ce58157 100644
--- a/arch/arm64/boot/dts/freescale/imx8mp-evk.dts
+++ b/arch/arm64/boot/dts/freescale/imx8mp-evk.dts
@@ -18,6 +18,7 @@ chosen {
 		stdout-path = &uart2;
 	};
 
+
 	gpio-leds {
 		compatible = "gpio-leds";
 		pinctrl-names = "default";
@@ -213,13 +214,13 @@ &flexspi {
 	pinctrl-0 = <&pinctrl_flexspi0>;
 	status = "okay";
 
-	flash0: mt25qu256aba@0 {
-		reg = <0>;
+	flash0: mt25qu256aba@2 {
+		reg = <2>;
 		#address-cells = <1>;
 		#size-cells = <1>;
 		compatible = "jedec,spi-nor";
 		spi-max-frequency = <80000000>;
-		spi-tx-bus-width = <1>;
+		spi-tx-bus-width = <4>;
 		spi-rx-bus-width = <4>;
 	};
 };
@@ -290,8 +291,8 @@ &ecspi3 {
 	cs-gpios = <&gpio5 25 GPIO_ACTIVE_LOW>;
 	status = "okay";
 
-	spidev2: spi@0 {
-		reg = <0>;
+	spidev2: spi@1 {
+		reg = <1>;
 		compatible = "rohm,dh2228fv";
 		spi-max-frequency = <500000>;
 	};
@@ -710,13 +711,14 @@ &uart1 { /* BT */
 	pinctrl-0 = <&pinctrl_uart1>;
 	assigned-clocks = <&clk IMX8MP_CLK_UART1>;
 	assigned-clock-parents = <&clk IMX8MP_SYS_PLL1_80M>;
-	status = "disabled";
+	status = "okay";
 };
 
 &uart2 {
 	/* console */
 	pinctrl-names = "default";
 	pinctrl-0 = <&pinctrl_uart2>;
+	fsl,dte-mode;
 	status = "okay";
 };
 
@@ -892,7 +894,6 @@ MX8MP_IOMUXC_ENET_TD2__ENET_QOS_RGMII_TD2			0x16
 			MX8MP_IOMUXC_ENET_TD3__ENET_QOS_RGMII_TD3			0x16
 			MX8MP_IOMUXC_ENET_TX_CTL__ENET_QOS_RGMII_TX_CTL			0x16
 			MX8MP_IOMUXC_ENET_TXC__CCM_ENET_QOS_CLOCK_GENERATE_TX_CLK	0x16
-			MX8MP_IOMUXC_SAI2_RXC__GPIO4_IO22				0x10
 		>;
 	};
 
@@ -1035,8 +1036,9 @@ MX8MP_IOMUXC_GPIO1_IO09__GPIO1_IO09		0x16
 
 	pinctrl_uart1: uart1grp {
 		fsl,pins = <
-			MX8MP_IOMUXC_UART2_RXD__UART2_DCE_RX	0x140
-			MX8MP_IOMUXC_UART2_TXD__UART2_DCE_TX	0x140
+                  
+                  MX8MP_IOMUXC_SAI2_RXC__UART1_DCE_RX        0x00000106
+                  MX8MP_IOMUXC_SAI2_RXFS__UART1_DCE_TX       0x00000106
 		>;
 	};
 
@@ -1054,8 +1056,8 @@ MX8MP_IOMUXC_SAI1_MCLK__GPIO4_IO20	0x16
 
 	pinctrl_uart2: uart2grp {
 		fsl,pins = <
-			MX8MP_IOMUXC_SAI3_TXFS__UART2_DCE_RX	0x140
-			MX8MP_IOMUXC_SAI3_TXC__UART2_DCE_TX	0x140
+                  MX8MP_IOMUXC_SAI3_TXC__UART2_DTE_RX        0x00000106
+                  MX8MP_IOMUXC_SAI3_TXFS__UART2_DTE_TX       0x00000106
 
 		>;
 	};
