

================================================================
== Vitis HLS Report for 'main_process_Pipeline_process_loop'
================================================================
* Date:           Mon Oct 27 17:27:47 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        render
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.443 ns|     2.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- process_loop  |        ?|        ?|        38|          3|          3|     ?|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 38


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 38
* Pipeline : 1
  Pipeline-0 : II = 3, D = 38, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.11>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%i_a13_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %i_a13"   --->   Operation 41 'read' 'i_a13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%i_a12_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %i_a12"   --->   Operation 42 'read' 'i_a12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%i_a11_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %i_a11"   --->   Operation 43 'read' 'i_a11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln130_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %zext_ln130"   --->   Operation 44 'read' 'zext_ln130_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln127_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %zext_ln127"   --->   Operation 45 'read' 'zext_ln127_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln45_read = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %sext_ln45"   --->   Operation 46 'read' 'sext_ln45_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%i_a33_cast_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %i_a33_cast"   --->   Operation 47 'read' 'i_a33_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%i_a32_cast_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %i_a32_cast"   --->   Operation 48 'read' 'i_a32_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%i_a31_cast_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %i_a31_cast"   --->   Operation 49 'read' 'i_a31_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%shl_i_i16_i326_i_cast_read = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %shl_i_i16_i326_i_cast"   --->   Operation 50 'read' 'shl_i_i16_i326_i_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%i_a23_cast_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %i_a23_cast"   --->   Operation 51 'read' 'i_a23_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%i_a22_cast_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %i_a22_cast"   --->   Operation 52 'read' 'i_a22_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%i_a21_cast_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %i_a21_cast"   --->   Operation 53 'read' 'i_a21_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%shl_i_i16_i609_i_cast_read = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %shl_i_i16_i609_i_cast"   --->   Operation 54 'read' 'shl_i_i16_i609_i_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%i_a13_cast_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %i_a13_cast"   --->   Operation 55 'read' 'i_a13_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%i_a12_cast_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %i_a12_cast"   --->   Operation 56 'read' 'i_a12_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%i_a11_cast_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %i_a11_cast"   --->   Operation 57 'read' 'i_a11_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln130_cast = zext i12 %zext_ln130_read"   --->   Operation 58 'zext' 'zext_ln130_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln127_cast = zext i12 %zext_ln127_read"   --->   Operation 59 'zext' 'zext_ln127_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln45_cast = sext i33 %sext_ln45_read"   --->   Operation 60 'sext' 'sext_ln45_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%i_a33_cast_cast = sext i16 %i_a33_cast_read"   --->   Operation 61 'sext' 'i_a33_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%i_a32_cast_cast = sext i16 %i_a32_cast_read"   --->   Operation 62 'sext' 'i_a32_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%i_a31_cast_cast = sext i16 %i_a31_cast_read"   --->   Operation 63 'sext' 'i_a31_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%shl_i_i16_i326_i_cast_cast = sext i33 %shl_i_i16_i326_i_cast_read"   --->   Operation 64 'sext' 'shl_i_i16_i326_i_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%i_a23_cast_cast = sext i16 %i_a23_cast_read"   --->   Operation 65 'sext' 'i_a23_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%i_a22_cast_cast = sext i16 %i_a22_cast_read"   --->   Operation 66 'sext' 'i_a22_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%i_a21_cast_cast = sext i16 %i_a21_cast_read"   --->   Operation 67 'sext' 'i_a21_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%shl_i_i16_i609_i_cast_cast = sext i33 %shl_i_i16_i609_i_cast_read"   --->   Operation 68 'sext' 'shl_i_i16_i609_i_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%i_a13_cast_cast = sext i16 %i_a13_cast_read"   --->   Operation 69 'sext' 'i_a13_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%i_a12_cast_cast = sext i16 %i_a12_cast_read"   --->   Operation 70 'sext' 'i_a12_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%i_a11_cast_cast = sext i16 %i_a11_cast_read"   --->   Operation 71 'sext' 'i_a11_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i64 %data_stream_V_data_V, i8 %data_stream_V_keep_V, i8 %data_stream_V_strb_V, i1 0, i1 %data_stream_V_last_V, i1 0, i1 0, void @empty_7"   --->   Operation 72 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_8, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 73 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 74 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_7, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 75 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_6, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 76 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_5, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 77 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_4, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 78 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_3, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 79 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_2, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 80 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_1, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 81 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %data_stream_V_last_V, i8 %data_stream_V_strb_V, i8 %data_stream_V_keep_V, i64 %data_stream_V_data_V, void @empty_12, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0, i32 0"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln45 = br void %while.cond" [../src/main.cpp:45]   --->   Operation 83 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%last_signal_load = load i1 %last_signal" [../src/main.cpp:45]   --->   Operation 84 'load' 'last_signal_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %last_signal_load, void %while.body_ifconv, void %for.inc289.preheader.exitStub" [../src/main.cpp:45]   --->   Operation 85 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.51ns)   --->   "%empty = read i81 @_ssdm_op_Read.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %data_stream_V_data_V, i8 %data_stream_V_keep_V, i8 %data_stream_V_strb_V, i1 %data_stream_V_last_V" [../src/main.cpp:47]   --->   Operation 86 'read' 'empty' <Predicate = (!last_signal_load)> <Delay = 0.51> <CoreInst = "regslice">   --->   Core 136 'regslice' <Latency = 0> <II = 1> <Delay = 2.48> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%axi_packet1_data = extractvalue i81 %empty" [../src/main.cpp:47]   --->   Operation 87 'extractvalue' 'axi_packet1_data' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%x1_bits = partselect i18 @_ssdm_op_PartSelect.i18.i64.i32.i32, i64 %axi_packet1_data, i32 46, i32 63" [../src/main.cpp:55]   --->   Operation 88 'partselect' 'x1_bits' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%y1_bits = partselect i18 @_ssdm_op_PartSelect.i18.i64.i32.i32, i64 %axi_packet1_data, i32 28, i32 45" [../src/main.cpp:56]   --->   Operation 89 'partselect' 'y1_bits' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%z1_bits = partselect i18 @_ssdm_op_PartSelect.i18.i64.i32.i32, i64 %axi_packet1_data, i32 10, i32 27" [../src/main.cpp:57]   --->   Operation 90 'partselect' 'z1_bits' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%n1_bits = trunc i64 %axi_packet1_data" [../src/main.cpp:58]   --->   Operation 91 'trunc' 'n1_bits' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i18 %x1_bits" [../src/rotate_move.cpp:14->../src/main.cpp:107]   --->   Operation 92 'zext' 'zext_ln14' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln14_1 = zext i18 %y1_bits" [../src/rotate_move.cpp:14->../src/main.cpp:107]   --->   Operation 93 'zext' 'zext_ln14_1' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (5.59ns)   --->   "%mul_ln14_1 = mul i34 %zext_ln14_1, i34 %i_a12_cast_cast" [../src/rotate_move.cpp:14->../src/main.cpp:107]   --->   Operation 94 'mul' 'mul_ln14_1' <Predicate = (!last_signal_load)> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln14_2 = zext i18 %z1_bits" [../src/rotate_move.cpp:14->../src/main.cpp:107]   --->   Operation 95 'zext' 'zext_ln14_2' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_1 : Operation 96 [3/3] (1.05ns) (grouped into DSP with root node add_ln14_1)   --->   "%mul_ln14_2 = mul i34 %zext_ln14_2, i34 %i_a13_cast_cast" [../src/rotate_move.cpp:14->../src/main.cpp:107]   --->   Operation 96 'mul' 'mul_ln14_2' <Predicate = (!last_signal_load)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 97 [3/3] (1.05ns) (grouped into DSP with root node add_ln15)   --->   "%mul_ln15 = mul i34 %zext_ln14, i34 %i_a21_cast_cast" [../src/rotate_move.cpp:15->../src/main.cpp:107]   --->   Operation 97 'mul' 'mul_ln15' <Predicate = (!last_signal_load)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 98 [1/1] (5.59ns)   --->   "%mul_ln15_1 = mul i34 %zext_ln14_1, i34 %i_a22_cast_cast" [../src/rotate_move.cpp:15->../src/main.cpp:107]   --->   Operation 98 'mul' 'mul_ln15_1' <Predicate = (!last_signal_load)> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [3/3] (1.05ns) (grouped into DSP with root node add_ln15_1)   --->   "%mul_ln15_2 = mul i34 %zext_ln14_2, i34 %i_a23_cast_cast" [../src/rotate_move.cpp:15->../src/main.cpp:107]   --->   Operation 99 'mul' 'mul_ln15_2' <Predicate = (!last_signal_load)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 100 [3/3] (1.05ns) (grouped into DSP with root node add_ln16)   --->   "%mul_ln16 = mul i34 %zext_ln14, i34 %i_a31_cast_cast" [../src/rotate_move.cpp:16->../src/main.cpp:107]   --->   Operation 100 'mul' 'mul_ln16' <Predicate = (!last_signal_load)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 101 [1/1] (5.59ns)   --->   "%mul_ln16_1 = mul i34 %zext_ln14_1, i34 %i_a32_cast_cast" [../src/rotate_move.cpp:16->../src/main.cpp:107]   --->   Operation 101 'mul' 'mul_ln16_1' <Predicate = (!last_signal_load)> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 102 [3/3] (1.05ns) (grouped into DSP with root node add_ln16_1)   --->   "%mul_ln16_2 = mul i34 %zext_ln14_2, i34 %i_a33_cast_cast" [../src/rotate_move.cpp:16->../src/main.cpp:107]   --->   Operation 102 'mul' 'mul_ln16_2' <Predicate = (!last_signal_load)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln45 = br void %while.cond" [../src/main.cpp:45]   --->   Operation 103 'br' 'br_ln45' <Predicate = (!last_signal_load)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.11>
ST_2 : Operation 104 [1/1] (0.51ns)   --->   "%empty_43 = read i81 @_ssdm_op_Read.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %data_stream_V_data_V, i8 %data_stream_V_keep_V, i8 %data_stream_V_strb_V, i1 %data_stream_V_last_V" [../src/main.cpp:48]   --->   Operation 104 'read' 'empty_43' <Predicate = (!last_signal_load)> <Delay = 0.51> <CoreInst = "regslice">   --->   Core 136 'regslice' <Latency = 0> <II = 1> <Delay = 2.48> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%axi_packet2_data = extractvalue i81 %empty_43" [../src/main.cpp:48]   --->   Operation 105 'extractvalue' 'axi_packet2_data' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%x2_bits = partselect i18 @_ssdm_op_PartSelect.i18.i64.i32.i32, i64 %axi_packet2_data, i32 46, i32 63" [../src/main.cpp:66]   --->   Operation 106 'partselect' 'x2_bits' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%y2_bits = partselect i18 @_ssdm_op_PartSelect.i18.i64.i32.i32, i64 %axi_packet2_data, i32 28, i32 45" [../src/main.cpp:67]   --->   Operation 107 'partselect' 'y2_bits' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%z2_bits = partselect i18 @_ssdm_op_PartSelect.i18.i64.i32.i32, i64 %axi_packet2_data, i32 10, i32 27" [../src/main.cpp:68]   --->   Operation 108 'partselect' 'z2_bits' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%n2_bits = trunc i64 %axi_packet2_data" [../src/main.cpp:69]   --->   Operation 109 'trunc' 'n2_bits' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_2 : Operation 110 [2/3] (1.05ns) (grouped into DSP with root node add_ln14_1)   --->   "%mul_ln14_2 = mul i34 %zext_ln14_2, i34 %i_a13_cast_cast" [../src/rotate_move.cpp:14->../src/main.cpp:107]   --->   Operation 110 'mul' 'mul_ln14_2' <Predicate = (!last_signal_load)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 111 [2/3] (1.05ns) (grouped into DSP with root node add_ln15)   --->   "%mul_ln15 = mul i34 %zext_ln14, i34 %i_a21_cast_cast" [../src/rotate_move.cpp:15->../src/main.cpp:107]   --->   Operation 111 'mul' 'mul_ln15' <Predicate = (!last_signal_load)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 112 [2/3] (1.05ns) (grouped into DSP with root node add_ln15_1)   --->   "%mul_ln15_2 = mul i34 %zext_ln14_2, i34 %i_a23_cast_cast" [../src/rotate_move.cpp:15->../src/main.cpp:107]   --->   Operation 112 'mul' 'mul_ln15_2' <Predicate = (!last_signal_load)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 113 [2/3] (1.05ns) (grouped into DSP with root node add_ln16)   --->   "%mul_ln16 = mul i34 %zext_ln14, i34 %i_a31_cast_cast" [../src/rotate_move.cpp:16->../src/main.cpp:107]   --->   Operation 113 'mul' 'mul_ln16' <Predicate = (!last_signal_load)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 114 [2/3] (1.05ns) (grouped into DSP with root node add_ln16_1)   --->   "%mul_ln16_2 = mul i34 %zext_ln14_2, i34 %i_a33_cast_cast" [../src/rotate_move.cpp:16->../src/main.cpp:107]   --->   Operation 114 'mul' 'mul_ln16_2' <Predicate = (!last_signal_load)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln14_3 = zext i18 %x2_bits" [../src/rotate_move.cpp:14->../src/main.cpp:107]   --->   Operation 115 'zext' 'zext_ln14_3' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln14_4 = zext i18 %y2_bits" [../src/rotate_move.cpp:14->../src/main.cpp:107]   --->   Operation 116 'zext' 'zext_ln14_4' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (5.59ns)   --->   "%mul_ln14_4 = mul i34 %zext_ln14_4, i34 %i_a12_cast_cast" [../src/rotate_move.cpp:14->../src/main.cpp:107]   --->   Operation 117 'mul' 'mul_ln14_4' <Predicate = (!last_signal_load)> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln14_5 = zext i18 %z2_bits" [../src/rotate_move.cpp:14->../src/main.cpp:107]   --->   Operation 118 'zext' 'zext_ln14_5' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_2 : Operation 119 [3/3] (1.05ns) (grouped into DSP with root node add_ln14_4)   --->   "%mul_ln14_5 = mul i34 %zext_ln14_5, i34 %i_a13_cast_cast" [../src/rotate_move.cpp:14->../src/main.cpp:107]   --->   Operation 119 'mul' 'mul_ln14_5' <Predicate = (!last_signal_load)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 120 [3/3] (1.05ns) (grouped into DSP with root node add_ln15_3)   --->   "%mul_ln15_3 = mul i34 %zext_ln14_3, i34 %i_a21_cast_cast" [../src/rotate_move.cpp:15->../src/main.cpp:107]   --->   Operation 120 'mul' 'mul_ln15_3' <Predicate = (!last_signal_load)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 121 [1/1] (5.59ns)   --->   "%mul_ln15_4 = mul i34 %zext_ln14_4, i34 %i_a22_cast_cast" [../src/rotate_move.cpp:15->../src/main.cpp:107]   --->   Operation 121 'mul' 'mul_ln15_4' <Predicate = (!last_signal_load)> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [3/3] (1.05ns) (grouped into DSP with root node add_ln15_4)   --->   "%mul_ln15_5 = mul i34 %zext_ln14_5, i34 %i_a23_cast_cast" [../src/rotate_move.cpp:15->../src/main.cpp:107]   --->   Operation 122 'mul' 'mul_ln15_5' <Predicate = (!last_signal_load)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 123 [3/3] (1.05ns) (grouped into DSP with root node add_ln16_3)   --->   "%mul_ln16_3 = mul i34 %zext_ln14_3, i34 %i_a31_cast_cast" [../src/rotate_move.cpp:16->../src/main.cpp:107]   --->   Operation 123 'mul' 'mul_ln16_3' <Predicate = (!last_signal_load)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 124 [1/1] (5.59ns)   --->   "%mul_ln16_4 = mul i34 %zext_ln14_4, i34 %i_a32_cast_cast" [../src/rotate_move.cpp:16->../src/main.cpp:107]   --->   Operation 124 'mul' 'mul_ln16_4' <Predicate = (!last_signal_load)> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [3/3] (1.05ns) (grouped into DSP with root node add_ln16_4)   --->   "%mul_ln16_5 = mul i34 %zext_ln14_5, i34 %i_a33_cast_cast" [../src/rotate_move.cpp:16->../src/main.cpp:107]   --->   Operation 125 'mul' 'mul_ln16_5' <Predicate = (!last_signal_load)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 6.11>
ST_3 : Operation 126 [1/1] (0.51ns)   --->   "%empty_44 = read i81 @_ssdm_op_Read.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %data_stream_V_data_V, i8 %data_stream_V_keep_V, i8 %data_stream_V_strb_V, i1 %data_stream_V_last_V" [../src/main.cpp:49]   --->   Operation 126 'read' 'empty_44' <Predicate = (!last_signal_load)> <Delay = 0.51> <CoreInst = "regslice">   --->   Core 136 'regslice' <Latency = 0> <II = 1> <Delay = 2.48> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%axi_packet3_data = extractvalue i81 %empty_44" [../src/main.cpp:49]   --->   Operation 127 'extractvalue' 'axi_packet3_data' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%axi_packet3_last = extractvalue i81 %empty_44" [../src/main.cpp:49]   --->   Operation 128 'extractvalue' 'axi_packet3_last' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%store_ln50 = store i1 %axi_packet3_last, i1 %last_signal" [../src/main.cpp:50]   --->   Operation 129 'store' 'store_ln50' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%x3_bits = partselect i18 @_ssdm_op_PartSelect.i18.i64.i32.i32, i64 %axi_packet3_data, i32 46, i32 63" [../src/main.cpp:77]   --->   Operation 130 'partselect' 'x3_bits' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%y3_bits = partselect i18 @_ssdm_op_PartSelect.i18.i64.i32.i32, i64 %axi_packet3_data, i32 28, i32 45" [../src/main.cpp:78]   --->   Operation 131 'partselect' 'y3_bits' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%z3_bits = partselect i18 @_ssdm_op_PartSelect.i18.i64.i32.i32, i64 %axi_packet3_data, i32 10, i32 27" [../src/main.cpp:79]   --->   Operation 132 'partselect' 'z3_bits' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%n3_bits = trunc i64 %axi_packet3_data" [../src/main.cpp:80]   --->   Operation 133 'trunc' 'n3_bits' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln14_1 = sext i34 %mul_ln14_1" [../src/rotate_move.cpp:14->../src/main.cpp:107]   --->   Operation 134 'sext' 'sext_ln14_1' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_3 : Operation 135 [1/3] (0.00ns) (grouped into DSP with root node add_ln14_1)   --->   "%mul_ln14_2 = mul i34 %zext_ln14_2, i34 %i_a13_cast_cast" [../src/rotate_move.cpp:14->../src/main.cpp:107]   --->   Operation 135 'mul' 'mul_ln14_2' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 136 [1/1] (0.00ns) (grouped into DSP with root node add_ln14_1)   --->   "%sext_ln14_2 = sext i34 %mul_ln14_2" [../src/rotate_move.cpp:14->../src/main.cpp:107]   --->   Operation 136 'sext' 'sext_ln14_2' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_3 : Operation 137 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln14_1 = add i35 %sext_ln14_1, i35 %sext_ln14_2" [../src/rotate_move.cpp:14->../src/main.cpp:107]   --->   Operation 137 'add' 'add_ln14_1' <Predicate = (!last_signal_load)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 138 [1/3] (0.00ns) (grouped into DSP with root node add_ln15)   --->   "%mul_ln15 = mul i34 %zext_ln14, i34 %i_a21_cast_cast" [../src/rotate_move.cpp:15->../src/main.cpp:107]   --->   Operation 138 'mul' 'mul_ln15' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 139 [1/1] (0.00ns) (grouped into DSP with root node add_ln15)   --->   "%sext_ln15 = sext i34 %mul_ln15" [../src/rotate_move.cpp:15->../src/main.cpp:107]   --->   Operation 139 'sext' 'sext_ln15' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln15_1 = sext i34 %mul_ln15_1" [../src/rotate_move.cpp:15->../src/main.cpp:107]   --->   Operation 140 'sext' 'sext_ln15_1' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_3 : Operation 141 [1/3] (0.00ns) (grouped into DSP with root node add_ln15_1)   --->   "%mul_ln15_2 = mul i34 %zext_ln14_2, i34 %i_a23_cast_cast" [../src/rotate_move.cpp:15->../src/main.cpp:107]   --->   Operation 141 'mul' 'mul_ln15_2' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 142 [1/1] (0.00ns) (grouped into DSP with root node add_ln15_1)   --->   "%sext_ln15_2 = sext i34 %mul_ln15_2" [../src/rotate_move.cpp:15->../src/main.cpp:107]   --->   Operation 142 'sext' 'sext_ln15_2' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_3 : Operation 143 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln15 = add i35 %shl_i_i16_i326_i_cast_cast, i35 %sext_ln15" [../src/rotate_move.cpp:15->../src/main.cpp:107]   --->   Operation 143 'add' 'add_ln15' <Predicate = (!last_signal_load)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 144 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln15_1 = add i35 %sext_ln15_1, i35 %sext_ln15_2" [../src/rotate_move.cpp:15->../src/main.cpp:107]   --->   Operation 144 'add' 'add_ln15_1' <Predicate = (!last_signal_load)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 145 [1/3] (0.00ns) (grouped into DSP with root node add_ln16)   --->   "%mul_ln16 = mul i34 %zext_ln14, i34 %i_a31_cast_cast" [../src/rotate_move.cpp:16->../src/main.cpp:107]   --->   Operation 145 'mul' 'mul_ln16' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 146 [1/1] (0.00ns) (grouped into DSP with root node add_ln16)   --->   "%sext_ln16 = sext i34 %mul_ln16" [../src/rotate_move.cpp:16->../src/main.cpp:107]   --->   Operation 146 'sext' 'sext_ln16' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln16_1 = sext i34 %mul_ln16_1" [../src/rotate_move.cpp:16->../src/main.cpp:107]   --->   Operation 147 'sext' 'sext_ln16_1' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_3 : Operation 148 [1/3] (0.00ns) (grouped into DSP with root node add_ln16_1)   --->   "%mul_ln16_2 = mul i34 %zext_ln14_2, i34 %i_a33_cast_cast" [../src/rotate_move.cpp:16->../src/main.cpp:107]   --->   Operation 148 'mul' 'mul_ln16_2' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 149 [1/1] (0.00ns) (grouped into DSP with root node add_ln16_1)   --->   "%sext_ln16_2 = sext i34 %mul_ln16_2" [../src/rotate_move.cpp:16->../src/main.cpp:107]   --->   Operation 149 'sext' 'sext_ln16_2' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_3 : Operation 150 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16 = add i35 %sext_ln45_cast, i35 %sext_ln16" [../src/rotate_move.cpp:16->../src/main.cpp:107]   --->   Operation 150 'add' 'add_ln16' <Predicate = (!last_signal_load)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 151 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_1 = add i35 %sext_ln16_1, i35 %sext_ln16_2" [../src/rotate_move.cpp:16->../src/main.cpp:107]   --->   Operation 151 'add' 'add_ln16_1' <Predicate = (!last_signal_load)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 152 [2/3] (1.05ns) (grouped into DSP with root node add_ln14_4)   --->   "%mul_ln14_5 = mul i34 %zext_ln14_5, i34 %i_a13_cast_cast" [../src/rotate_move.cpp:14->../src/main.cpp:107]   --->   Operation 152 'mul' 'mul_ln14_5' <Predicate = (!last_signal_load)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 153 [2/3] (1.05ns) (grouped into DSP with root node add_ln15_3)   --->   "%mul_ln15_3 = mul i34 %zext_ln14_3, i34 %i_a21_cast_cast" [../src/rotate_move.cpp:15->../src/main.cpp:107]   --->   Operation 153 'mul' 'mul_ln15_3' <Predicate = (!last_signal_load)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 154 [2/3] (1.05ns) (grouped into DSP with root node add_ln15_4)   --->   "%mul_ln15_5 = mul i34 %zext_ln14_5, i34 %i_a23_cast_cast" [../src/rotate_move.cpp:15->../src/main.cpp:107]   --->   Operation 154 'mul' 'mul_ln15_5' <Predicate = (!last_signal_load)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 155 [2/3] (1.05ns) (grouped into DSP with root node add_ln16_3)   --->   "%mul_ln16_3 = mul i34 %zext_ln14_3, i34 %i_a31_cast_cast" [../src/rotate_move.cpp:16->../src/main.cpp:107]   --->   Operation 155 'mul' 'mul_ln16_3' <Predicate = (!last_signal_load)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 156 [2/3] (1.05ns) (grouped into DSP with root node add_ln16_4)   --->   "%mul_ln16_5 = mul i34 %zext_ln14_5, i34 %i_a33_cast_cast" [../src/rotate_move.cpp:16->../src/main.cpp:107]   --->   Operation 156 'mul' 'mul_ln16_5' <Predicate = (!last_signal_load)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln14_6 = zext i18 %x3_bits" [../src/rotate_move.cpp:14->../src/main.cpp:107]   --->   Operation 157 'zext' 'zext_ln14_6' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln14_7 = zext i18 %y3_bits" [../src/rotate_move.cpp:14->../src/main.cpp:107]   --->   Operation 158 'zext' 'zext_ln14_7' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_3 : Operation 159 [1/1] (5.59ns)   --->   "%mul_ln14_7 = mul i34 %zext_ln14_7, i34 %i_a12_cast_cast" [../src/rotate_move.cpp:14->../src/main.cpp:107]   --->   Operation 159 'mul' 'mul_ln14_7' <Predicate = (!last_signal_load)> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln14_8 = zext i18 %z3_bits" [../src/rotate_move.cpp:14->../src/main.cpp:107]   --->   Operation 160 'zext' 'zext_ln14_8' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_3 : Operation 161 [3/3] (1.05ns) (grouped into DSP with root node add_ln14_7)   --->   "%mul_ln14_8 = mul i34 %zext_ln14_8, i34 %i_a13_cast_cast" [../src/rotate_move.cpp:14->../src/main.cpp:107]   --->   Operation 161 'mul' 'mul_ln14_8' <Predicate = (!last_signal_load)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 162 [3/3] (1.05ns) (grouped into DSP with root node add_ln15_6)   --->   "%mul_ln15_6 = mul i34 %zext_ln14_6, i34 %i_a21_cast_cast" [../src/rotate_move.cpp:15->../src/main.cpp:107]   --->   Operation 162 'mul' 'mul_ln15_6' <Predicate = (!last_signal_load)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 163 [1/1] (5.59ns)   --->   "%mul_ln15_7 = mul i34 %zext_ln14_7, i34 %i_a22_cast_cast" [../src/rotate_move.cpp:15->../src/main.cpp:107]   --->   Operation 163 'mul' 'mul_ln15_7' <Predicate = (!last_signal_load)> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 164 [3/3] (1.05ns) (grouped into DSP with root node add_ln15_7)   --->   "%mul_ln15_8 = mul i34 %zext_ln14_8, i34 %i_a23_cast_cast" [../src/rotate_move.cpp:15->../src/main.cpp:107]   --->   Operation 164 'mul' 'mul_ln15_8' <Predicate = (!last_signal_load)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 165 [3/3] (1.05ns) (grouped into DSP with root node add_ln16_6)   --->   "%mul_ln16_6 = mul i34 %zext_ln14_6, i34 %i_a31_cast_cast" [../src/rotate_move.cpp:16->../src/main.cpp:107]   --->   Operation 165 'mul' 'mul_ln16_6' <Predicate = (!last_signal_load)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 166 [1/1] (5.59ns)   --->   "%mul_ln16_7 = mul i34 %zext_ln14_7, i34 %i_a32_cast_cast" [../src/rotate_move.cpp:16->../src/main.cpp:107]   --->   Operation 166 'mul' 'mul_ln16_7' <Predicate = (!last_signal_load)> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 167 [3/3] (1.05ns) (grouped into DSP with root node add_ln16_7)   --->   "%mul_ln16_8 = mul i34 %zext_ln14_8, i34 %i_a33_cast_cast" [../src/rotate_move.cpp:16->../src/main.cpp:107]   --->   Operation 167 'mul' 'mul_ln16_8' <Predicate = (!last_signal_load)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 168 [5/5] (5.58ns)   --->   "%rotated_n1 = call i10 @rotate_norm, i16 %i_a11_read, i16 %i_a12_read, i16 %i_a13_read, i10 %n1_bits, i10 %n2_bits, i10 %n3_bits" [../src/main.cpp:140]   --->   Operation 168 'call' 'rotated_n1' <Predicate = (!last_signal_load)> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 5.58>
ST_4 : Operation 169 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln14_1 = add i35 %sext_ln14_1, i35 %sext_ln14_2" [../src/rotate_move.cpp:14->../src/main.cpp:107]   --->   Operation 169 'add' 'add_ln14_1' <Predicate = (!last_signal_load)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 170 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln15 = add i35 %shl_i_i16_i326_i_cast_cast, i35 %sext_ln15" [../src/rotate_move.cpp:15->../src/main.cpp:107]   --->   Operation 170 'add' 'add_ln15' <Predicate = (!last_signal_load)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 171 [1/1] (0.00ns)   --->   "%sext_ln15_3 = sext i35 %add_ln15" [../src/rotate_move.cpp:15->../src/main.cpp:107]   --->   Operation 171 'sext' 'sext_ln15_3' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_4 : Operation 172 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln15_1 = add i35 %sext_ln15_1, i35 %sext_ln15_2" [../src/rotate_move.cpp:15->../src/main.cpp:107]   --->   Operation 172 'add' 'add_ln15_1' <Predicate = (!last_signal_load)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln15_4 = sext i35 %add_ln15_1" [../src/rotate_move.cpp:15->../src/main.cpp:107]   --->   Operation 173 'sext' 'sext_ln15_4' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_4 : Operation 174 [1/1] (2.67ns)   --->   "%s2 = add i36 %sext_ln15_4, i36 %sext_ln15_3" [../src/rotate_move.cpp:15->../src/main.cpp:107]   --->   Operation 174 'add' 's2' <Predicate = (!last_signal_load)> <Delay = 2.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 175 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16 = add i35 %sext_ln45_cast, i35 %sext_ln16" [../src/rotate_move.cpp:16->../src/main.cpp:107]   --->   Operation 175 'add' 'add_ln16' <Predicate = (!last_signal_load)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln16_3 = sext i35 %add_ln16" [../src/rotate_move.cpp:16->../src/main.cpp:107]   --->   Operation 176 'sext' 'sext_ln16_3' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_4 : Operation 177 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_1 = add i35 %sext_ln16_1, i35 %sext_ln16_2" [../src/rotate_move.cpp:16->../src/main.cpp:107]   --->   Operation 177 'add' 'add_ln16_1' <Predicate = (!last_signal_load)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 178 [1/1] (0.00ns)   --->   "%sext_ln16_4 = sext i35 %add_ln16_1" [../src/rotate_move.cpp:16->../src/main.cpp:107]   --->   Operation 178 'sext' 'sext_ln16_4' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_4 : Operation 179 [1/1] (2.67ns)   --->   "%s3 = add i36 %sext_ln16_4, i36 %sext_ln16_3" [../src/rotate_move.cpp:16->../src/main.cpp:107]   --->   Operation 179 'add' 's3' <Predicate = (!last_signal_load)> <Delay = 2.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 180 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i25 @_ssdm_op_PartSelect.i25.i36.i32.i32, i36 %s2, i32 11, i32 35" [../src/rotate_move.cpp:19->../src/main.cpp:107]   --->   Operation 180 'partselect' 'trunc_ln1' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_4 : Operation 181 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i25 @_ssdm_op_PartSelect.i25.i36.i32.i32, i36 %s3, i32 11, i32 35" [../src/rotate_move.cpp:20->../src/main.cpp:107]   --->   Operation 181 'partselect' 'trunc_ln2' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_4 : Operation 182 [1/1] (0.00ns)   --->   "%sext_ln14_6 = sext i34 %mul_ln14_4" [../src/rotate_move.cpp:14->../src/main.cpp:107]   --->   Operation 182 'sext' 'sext_ln14_6' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_4 : Operation 183 [1/3] (0.00ns) (grouped into DSP with root node add_ln14_4)   --->   "%mul_ln14_5 = mul i34 %zext_ln14_5, i34 %i_a13_cast_cast" [../src/rotate_move.cpp:14->../src/main.cpp:107]   --->   Operation 183 'mul' 'mul_ln14_5' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 184 [1/1] (0.00ns) (grouped into DSP with root node add_ln14_4)   --->   "%sext_ln14_7 = sext i34 %mul_ln14_5" [../src/rotate_move.cpp:14->../src/main.cpp:107]   --->   Operation 184 'sext' 'sext_ln14_7' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_4 : Operation 185 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln14_4 = add i35 %sext_ln14_6, i35 %sext_ln14_7" [../src/rotate_move.cpp:14->../src/main.cpp:107]   --->   Operation 185 'add' 'add_ln14_4' <Predicate = (!last_signal_load)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 186 [1/3] (0.00ns) (grouped into DSP with root node add_ln15_3)   --->   "%mul_ln15_3 = mul i34 %zext_ln14_3, i34 %i_a21_cast_cast" [../src/rotate_move.cpp:15->../src/main.cpp:107]   --->   Operation 186 'mul' 'mul_ln15_3' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 187 [1/1] (0.00ns) (grouped into DSP with root node add_ln15_3)   --->   "%sext_ln15_5 = sext i34 %mul_ln15_3" [../src/rotate_move.cpp:15->../src/main.cpp:107]   --->   Operation 187 'sext' 'sext_ln15_5' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_4 : Operation 188 [1/1] (0.00ns)   --->   "%sext_ln15_6 = sext i34 %mul_ln15_4" [../src/rotate_move.cpp:15->../src/main.cpp:107]   --->   Operation 188 'sext' 'sext_ln15_6' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_4 : Operation 189 [1/3] (0.00ns) (grouped into DSP with root node add_ln15_4)   --->   "%mul_ln15_5 = mul i34 %zext_ln14_5, i34 %i_a23_cast_cast" [../src/rotate_move.cpp:15->../src/main.cpp:107]   --->   Operation 189 'mul' 'mul_ln15_5' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 190 [1/1] (0.00ns) (grouped into DSP with root node add_ln15_4)   --->   "%sext_ln15_7 = sext i34 %mul_ln15_5" [../src/rotate_move.cpp:15->../src/main.cpp:107]   --->   Operation 190 'sext' 'sext_ln15_7' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_4 : Operation 191 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln15_3 = add i35 %shl_i_i16_i326_i_cast_cast, i35 %sext_ln15_5" [../src/rotate_move.cpp:15->../src/main.cpp:107]   --->   Operation 191 'add' 'add_ln15_3' <Predicate = (!last_signal_load)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 192 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln15_4 = add i35 %sext_ln15_6, i35 %sext_ln15_7" [../src/rotate_move.cpp:15->../src/main.cpp:107]   --->   Operation 192 'add' 'add_ln15_4' <Predicate = (!last_signal_load)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 193 [1/3] (0.00ns) (grouped into DSP with root node add_ln16_3)   --->   "%mul_ln16_3 = mul i34 %zext_ln14_3, i34 %i_a31_cast_cast" [../src/rotate_move.cpp:16->../src/main.cpp:107]   --->   Operation 193 'mul' 'mul_ln16_3' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 194 [1/1] (0.00ns) (grouped into DSP with root node add_ln16_3)   --->   "%sext_ln16_5 = sext i34 %mul_ln16_3" [../src/rotate_move.cpp:16->../src/main.cpp:107]   --->   Operation 194 'sext' 'sext_ln16_5' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_4 : Operation 195 [1/1] (0.00ns)   --->   "%sext_ln16_6 = sext i34 %mul_ln16_4" [../src/rotate_move.cpp:16->../src/main.cpp:107]   --->   Operation 195 'sext' 'sext_ln16_6' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_4 : Operation 196 [1/3] (0.00ns) (grouped into DSP with root node add_ln16_4)   --->   "%mul_ln16_5 = mul i34 %zext_ln14_5, i34 %i_a33_cast_cast" [../src/rotate_move.cpp:16->../src/main.cpp:107]   --->   Operation 196 'mul' 'mul_ln16_5' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 197 [1/1] (0.00ns) (grouped into DSP with root node add_ln16_4)   --->   "%sext_ln16_7 = sext i34 %mul_ln16_5" [../src/rotate_move.cpp:16->../src/main.cpp:107]   --->   Operation 197 'sext' 'sext_ln16_7' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_4 : Operation 198 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_3 = add i35 %sext_ln45_cast, i35 %sext_ln16_5" [../src/rotate_move.cpp:16->../src/main.cpp:107]   --->   Operation 198 'add' 'add_ln16_3' <Predicate = (!last_signal_load)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 199 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_4 = add i35 %sext_ln16_6, i35 %sext_ln16_7" [../src/rotate_move.cpp:16->../src/main.cpp:107]   --->   Operation 199 'add' 'add_ln16_4' <Predicate = (!last_signal_load)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 200 [2/3] (1.05ns) (grouped into DSP with root node add_ln14_7)   --->   "%mul_ln14_8 = mul i34 %zext_ln14_8, i34 %i_a13_cast_cast" [../src/rotate_move.cpp:14->../src/main.cpp:107]   --->   Operation 200 'mul' 'mul_ln14_8' <Predicate = (!last_signal_load)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 201 [2/3] (1.05ns) (grouped into DSP with root node add_ln15_6)   --->   "%mul_ln15_6 = mul i34 %zext_ln14_6, i34 %i_a21_cast_cast" [../src/rotate_move.cpp:15->../src/main.cpp:107]   --->   Operation 201 'mul' 'mul_ln15_6' <Predicate = (!last_signal_load)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 202 [2/3] (1.05ns) (grouped into DSP with root node add_ln15_7)   --->   "%mul_ln15_8 = mul i34 %zext_ln14_8, i34 %i_a23_cast_cast" [../src/rotate_move.cpp:15->../src/main.cpp:107]   --->   Operation 202 'mul' 'mul_ln15_8' <Predicate = (!last_signal_load)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 203 [2/3] (1.05ns) (grouped into DSP with root node add_ln16_6)   --->   "%mul_ln16_6 = mul i34 %zext_ln14_6, i34 %i_a31_cast_cast" [../src/rotate_move.cpp:16->../src/main.cpp:107]   --->   Operation 203 'mul' 'mul_ln16_6' <Predicate = (!last_signal_load)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 204 [2/3] (1.05ns) (grouped into DSP with root node add_ln16_7)   --->   "%mul_ln16_8 = mul i34 %zext_ln14_8, i34 %i_a33_cast_cast" [../src/rotate_move.cpp:16->../src/main.cpp:107]   --->   Operation 204 'mul' 'mul_ln16_8' <Predicate = (!last_signal_load)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 205 [4/5] (5.58ns)   --->   "%rotated_n1 = call i10 @rotate_norm, i16 %i_a11_read, i16 %i_a12_read, i16 %i_a13_read, i10 %n1_bits, i10 %n2_bits, i10 %n3_bits" [../src/main.cpp:140]   --->   Operation 205 'call' 'rotated_n1' <Predicate = (!last_signal_load)> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 6.65>
ST_5 : Operation 206 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln14_4 = add i35 %sext_ln14_6, i35 %sext_ln14_7" [../src/rotate_move.cpp:14->../src/main.cpp:107]   --->   Operation 206 'add' 'add_ln14_4' <Predicate = (!last_signal_load)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 207 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln15_3 = add i35 %shl_i_i16_i326_i_cast_cast, i35 %sext_ln15_5" [../src/rotate_move.cpp:15->../src/main.cpp:107]   --->   Operation 207 'add' 'add_ln15_3' <Predicate = (!last_signal_load)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 208 [1/1] (0.00ns)   --->   "%sext_ln15_8 = sext i35 %add_ln15_3" [../src/rotate_move.cpp:15->../src/main.cpp:107]   --->   Operation 208 'sext' 'sext_ln15_8' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_5 : Operation 209 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln15_4 = add i35 %sext_ln15_6, i35 %sext_ln15_7" [../src/rotate_move.cpp:15->../src/main.cpp:107]   --->   Operation 209 'add' 'add_ln15_4' <Predicate = (!last_signal_load)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 210 [1/1] (0.00ns)   --->   "%sext_ln15_11 = sext i35 %add_ln15_4" [../src/rotate_move.cpp:15->../src/main.cpp:107]   --->   Operation 210 'sext' 'sext_ln15_11' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_5 : Operation 211 [1/1] (2.67ns)   --->   "%s2_1 = add i36 %sext_ln15_11, i36 %sext_ln15_8" [../src/rotate_move.cpp:15->../src/main.cpp:107]   --->   Operation 211 'add' 's2_1' <Predicate = (!last_signal_load)> <Delay = 2.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 212 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_3 = add i35 %sext_ln45_cast, i35 %sext_ln16_5" [../src/rotate_move.cpp:16->../src/main.cpp:107]   --->   Operation 212 'add' 'add_ln16_3' <Predicate = (!last_signal_load)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 213 [1/1] (0.00ns)   --->   "%sext_ln16_8 = sext i35 %add_ln16_3" [../src/rotate_move.cpp:16->../src/main.cpp:107]   --->   Operation 213 'sext' 'sext_ln16_8' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_5 : Operation 214 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_4 = add i35 %sext_ln16_6, i35 %sext_ln16_7" [../src/rotate_move.cpp:16->../src/main.cpp:107]   --->   Operation 214 'add' 'add_ln16_4' <Predicate = (!last_signal_load)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 215 [1/1] (0.00ns)   --->   "%sext_ln16_9 = sext i35 %add_ln16_4" [../src/rotate_move.cpp:16->../src/main.cpp:107]   --->   Operation 215 'sext' 'sext_ln16_9' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_5 : Operation 216 [1/1] (2.67ns)   --->   "%s3_1 = add i36 %sext_ln16_9, i36 %sext_ln16_8" [../src/rotate_move.cpp:16->../src/main.cpp:107]   --->   Operation 216 'add' 's3_1' <Predicate = (!last_signal_load)> <Delay = 2.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 217 [1/1] (0.00ns)   --->   "%trunc_ln19_1 = partselect i25 @_ssdm_op_PartSelect.i25.i36.i32.i32, i36 %s2_1, i32 11, i32 35" [../src/rotate_move.cpp:19->../src/main.cpp:107]   --->   Operation 217 'partselect' 'trunc_ln19_1' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_5 : Operation 218 [1/1] (0.00ns)   --->   "%trunc_ln20_1 = partselect i25 @_ssdm_op_PartSelect.i25.i36.i32.i32, i36 %s3_1, i32 11, i32 35" [../src/rotate_move.cpp:20->../src/main.cpp:107]   --->   Operation 218 'partselect' 'trunc_ln20_1' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_5 : Operation 219 [1/1] (0.00ns)   --->   "%sext_ln14_11 = sext i34 %mul_ln14_7" [../src/rotate_move.cpp:14->../src/main.cpp:107]   --->   Operation 219 'sext' 'sext_ln14_11' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_5 : Operation 220 [1/3] (0.00ns) (grouped into DSP with root node add_ln14_7)   --->   "%mul_ln14_8 = mul i34 %zext_ln14_8, i34 %i_a13_cast_cast" [../src/rotate_move.cpp:14->../src/main.cpp:107]   --->   Operation 220 'mul' 'mul_ln14_8' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 221 [1/1] (0.00ns) (grouped into DSP with root node add_ln14_7)   --->   "%sext_ln14_12 = sext i34 %mul_ln14_8" [../src/rotate_move.cpp:14->../src/main.cpp:107]   --->   Operation 221 'sext' 'sext_ln14_12' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_5 : Operation 222 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln14_7 = add i35 %sext_ln14_11, i35 %sext_ln14_12" [../src/rotate_move.cpp:14->../src/main.cpp:107]   --->   Operation 222 'add' 'add_ln14_7' <Predicate = (!last_signal_load)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 223 [1/3] (0.00ns) (grouped into DSP with root node add_ln15_6)   --->   "%mul_ln15_6 = mul i34 %zext_ln14_6, i34 %i_a21_cast_cast" [../src/rotate_move.cpp:15->../src/main.cpp:107]   --->   Operation 223 'mul' 'mul_ln15_6' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 224 [1/1] (0.00ns) (grouped into DSP with root node add_ln15_6)   --->   "%sext_ln15_12 = sext i34 %mul_ln15_6" [../src/rotate_move.cpp:15->../src/main.cpp:107]   --->   Operation 224 'sext' 'sext_ln15_12' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_5 : Operation 225 [1/1] (0.00ns)   --->   "%sext_ln15_13 = sext i34 %mul_ln15_7" [../src/rotate_move.cpp:15->../src/main.cpp:107]   --->   Operation 225 'sext' 'sext_ln15_13' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_5 : Operation 226 [1/3] (0.00ns) (grouped into DSP with root node add_ln15_7)   --->   "%mul_ln15_8 = mul i34 %zext_ln14_8, i34 %i_a23_cast_cast" [../src/rotate_move.cpp:15->../src/main.cpp:107]   --->   Operation 226 'mul' 'mul_ln15_8' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 227 [1/1] (0.00ns) (grouped into DSP with root node add_ln15_7)   --->   "%sext_ln15_14 = sext i34 %mul_ln15_8" [../src/rotate_move.cpp:15->../src/main.cpp:107]   --->   Operation 227 'sext' 'sext_ln15_14' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_5 : Operation 228 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln15_6 = add i35 %shl_i_i16_i326_i_cast_cast, i35 %sext_ln15_12" [../src/rotate_move.cpp:15->../src/main.cpp:107]   --->   Operation 228 'add' 'add_ln15_6' <Predicate = (!last_signal_load)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 229 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln15_7 = add i35 %sext_ln15_13, i35 %sext_ln15_14" [../src/rotate_move.cpp:15->../src/main.cpp:107]   --->   Operation 229 'add' 'add_ln15_7' <Predicate = (!last_signal_load)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 230 [1/3] (0.00ns) (grouped into DSP with root node add_ln16_6)   --->   "%mul_ln16_6 = mul i34 %zext_ln14_6, i34 %i_a31_cast_cast" [../src/rotate_move.cpp:16->../src/main.cpp:107]   --->   Operation 230 'mul' 'mul_ln16_6' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 231 [1/1] (0.00ns) (grouped into DSP with root node add_ln16_6)   --->   "%sext_ln16_10 = sext i34 %mul_ln16_6" [../src/rotate_move.cpp:16->../src/main.cpp:107]   --->   Operation 231 'sext' 'sext_ln16_10' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_5 : Operation 232 [1/1] (0.00ns)   --->   "%sext_ln16_11 = sext i34 %mul_ln16_7" [../src/rotate_move.cpp:16->../src/main.cpp:107]   --->   Operation 232 'sext' 'sext_ln16_11' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_5 : Operation 233 [1/3] (0.00ns) (grouped into DSP with root node add_ln16_7)   --->   "%mul_ln16_8 = mul i34 %zext_ln14_8, i34 %i_a33_cast_cast" [../src/rotate_move.cpp:16->../src/main.cpp:107]   --->   Operation 233 'mul' 'mul_ln16_8' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 234 [1/1] (0.00ns) (grouped into DSP with root node add_ln16_7)   --->   "%sext_ln16_12 = sext i34 %mul_ln16_8" [../src/rotate_move.cpp:16->../src/main.cpp:107]   --->   Operation 234 'sext' 'sext_ln16_12' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_5 : Operation 235 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_6 = add i35 %sext_ln45_cast, i35 %sext_ln16_10" [../src/rotate_move.cpp:16->../src/main.cpp:107]   --->   Operation 235 'add' 'add_ln16_6' <Predicate = (!last_signal_load)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 236 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_7 = add i35 %sext_ln16_11, i35 %sext_ln16_12" [../src/rotate_move.cpp:16->../src/main.cpp:107]   --->   Operation 236 'add' 'add_ln16_7' <Predicate = (!last_signal_load)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 237 [1/1] (0.00ns)   --->   "%sext_ln127 = sext i25 %trunc_ln1" [../src/main.cpp:127]   --->   Operation 237 'sext' 'sext_ln127' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_5 : Operation 238 [1/1] (6.65ns)   --->   "%mul_ln127 = mul i35 %sext_ln127, i35 %zext_ln127_cast" [../src/main.cpp:127]   --->   Operation 238 'mul' 'mul_ln127' <Predicate = (!last_signal_load)> <Delay = 6.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 239 [1/1] (0.00ns)   --->   "%rotated_y1 = partselect i26 @_ssdm_op_PartSelect.i26.i35.i32.i32, i35 %mul_ln127, i32 9, i32 34" [../src/main.cpp:127]   --->   Operation 239 'partselect' 'rotated_y1' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_5 : Operation 240 [1/1] (0.00ns)   --->   "%sext_ln130 = sext i25 %trunc_ln2" [../src/main.cpp:130]   --->   Operation 240 'sext' 'sext_ln130' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_5 : Operation 241 [1/1] (6.65ns)   --->   "%mul_ln130 = mul i35 %sext_ln130, i35 %zext_ln130_cast" [../src/main.cpp:130]   --->   Operation 241 'mul' 'mul_ln130' <Predicate = (!last_signal_load)> <Delay = 6.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 242 [1/1] (0.00ns)   --->   "%rotated_z1 = partselect i26 @_ssdm_op_PartSelect.i26.i35.i32.i32, i35 %mul_ln130, i32 9, i32 34" [../src/main.cpp:130]   --->   Operation 242 'partselect' 'rotated_z1' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_5 : Operation 243 [3/5] (5.58ns)   --->   "%rotated_n1 = call i10 @rotate_norm, i16 %i_a11_read, i16 %i_a12_read, i16 %i_a13_read, i10 %n1_bits, i10 %n2_bits, i10 %n3_bits" [../src/main.cpp:140]   --->   Operation 243 'call' 'rotated_n1' <Predicate = (!last_signal_load)> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 244 [1/1] (0.00ns)   --->   "%trunc_ln15_7 = partselect i16 @_ssdm_op_PartSelect.i16.i35.i32.i32, i35 %mul_ln127, i32 9, i32 24" [../src/triangle.cpp:15->../src/main.cpp:171]   --->   Operation 244 'partselect' 'trunc_ln15_7' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_5 : Operation 245 [1/1] (0.00ns)   --->   "%trunc_ln15_8 = partselect i16 @_ssdm_op_PartSelect.i16.i35.i32.i32, i35 %mul_ln130, i32 9, i32 24" [../src/triangle.cpp:15->../src/main.cpp:171]   --->   Operation 245 'partselect' 'trunc_ln15_8' <Predicate = (!last_signal_load)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.65>
ST_6 : Operation 246 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln14_7 = add i35 %sext_ln14_11, i35 %sext_ln14_12" [../src/rotate_move.cpp:14->../src/main.cpp:107]   --->   Operation 246 'add' 'add_ln14_7' <Predicate = (!last_signal_load)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 247 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln15_6 = add i35 %shl_i_i16_i326_i_cast_cast, i35 %sext_ln15_12" [../src/rotate_move.cpp:15->../src/main.cpp:107]   --->   Operation 247 'add' 'add_ln15_6' <Predicate = (!last_signal_load)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 248 [1/1] (0.00ns)   --->   "%sext_ln15_15 = sext i35 %add_ln15_6" [../src/rotate_move.cpp:15->../src/main.cpp:107]   --->   Operation 248 'sext' 'sext_ln15_15' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_6 : Operation 249 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln15_7 = add i35 %sext_ln15_13, i35 %sext_ln15_14" [../src/rotate_move.cpp:15->../src/main.cpp:107]   --->   Operation 249 'add' 'add_ln15_7' <Predicate = (!last_signal_load)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 250 [1/1] (0.00ns)   --->   "%sext_ln15_16 = sext i35 %add_ln15_7" [../src/rotate_move.cpp:15->../src/main.cpp:107]   --->   Operation 250 'sext' 'sext_ln15_16' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_6 : Operation 251 [1/1] (2.67ns)   --->   "%s2_2 = add i36 %sext_ln15_16, i36 %sext_ln15_15" [../src/rotate_move.cpp:15->../src/main.cpp:107]   --->   Operation 251 'add' 's2_2' <Predicate = (!last_signal_load)> <Delay = 2.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 252 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_6 = add i35 %sext_ln45_cast, i35 %sext_ln16_10" [../src/rotate_move.cpp:16->../src/main.cpp:107]   --->   Operation 252 'add' 'add_ln16_6' <Predicate = (!last_signal_load)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 253 [1/1] (0.00ns)   --->   "%sext_ln16_13 = sext i35 %add_ln16_6" [../src/rotate_move.cpp:16->../src/main.cpp:107]   --->   Operation 253 'sext' 'sext_ln16_13' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_6 : Operation 254 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_7 = add i35 %sext_ln16_11, i35 %sext_ln16_12" [../src/rotate_move.cpp:16->../src/main.cpp:107]   --->   Operation 254 'add' 'add_ln16_7' <Predicate = (!last_signal_load)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 255 [1/1] (0.00ns)   --->   "%sext_ln16_14 = sext i35 %add_ln16_7" [../src/rotate_move.cpp:16->../src/main.cpp:107]   --->   Operation 255 'sext' 'sext_ln16_14' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_6 : Operation 256 [1/1] (2.67ns)   --->   "%s3_2 = add i36 %sext_ln16_14, i36 %sext_ln16_13" [../src/rotate_move.cpp:16->../src/main.cpp:107]   --->   Operation 256 'add' 's3_2' <Predicate = (!last_signal_load)> <Delay = 2.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 257 [1/1] (0.00ns)   --->   "%trunc_ln19_2 = partselect i25 @_ssdm_op_PartSelect.i25.i36.i32.i32, i36 %s2_2, i32 11, i32 35" [../src/rotate_move.cpp:19->../src/main.cpp:107]   --->   Operation 257 'partselect' 'trunc_ln19_2' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_6 : Operation 258 [1/1] (0.00ns)   --->   "%trunc_ln20_2 = partselect i25 @_ssdm_op_PartSelect.i25.i36.i32.i32, i36 %s3_2, i32 11, i32 35" [../src/rotate_move.cpp:20->../src/main.cpp:107]   --->   Operation 258 'partselect' 'trunc_ln20_2' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_6 : Operation 259 [1/1] (0.00ns)   --->   "%sext_ln128 = sext i25 %trunc_ln19_1" [../src/main.cpp:128]   --->   Operation 259 'sext' 'sext_ln128' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_6 : Operation 260 [1/1] (6.65ns)   --->   "%mul_ln128 = mul i35 %sext_ln128, i35 %zext_ln127_cast" [../src/main.cpp:128]   --->   Operation 260 'mul' 'mul_ln128' <Predicate = (!last_signal_load)> <Delay = 6.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 261 [1/1] (0.00ns)   --->   "%rotated_y2 = partselect i26 @_ssdm_op_PartSelect.i26.i35.i32.i32, i35 %mul_ln128, i32 9, i32 34" [../src/main.cpp:128]   --->   Operation 261 'partselect' 'rotated_y2' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_6 : Operation 262 [1/1] (0.00ns)   --->   "%sext_ln131 = sext i25 %trunc_ln20_1" [../src/main.cpp:131]   --->   Operation 262 'sext' 'sext_ln131' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_6 : Operation 263 [1/1] (6.65ns)   --->   "%mul_ln131 = mul i35 %sext_ln131, i35 %zext_ln130_cast" [../src/main.cpp:131]   --->   Operation 263 'mul' 'mul_ln131' <Predicate = (!last_signal_load)> <Delay = 6.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 264 [1/1] (0.00ns)   --->   "%rotated_z2 = partselect i26 @_ssdm_op_PartSelect.i26.i35.i32.i32, i35 %mul_ln131, i32 9, i32 34" [../src/main.cpp:131]   --->   Operation 264 'partselect' 'rotated_z2' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_6 : Operation 265 [2/5] (5.58ns)   --->   "%rotated_n1 = call i10 @rotate_norm, i16 %i_a11_read, i16 %i_a12_read, i16 %i_a13_read, i10 %n1_bits, i10 %n2_bits, i10 %n3_bits" [../src/main.cpp:140]   --->   Operation 265 'call' 'rotated_n1' <Predicate = (!last_signal_load)> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 266 [1/1] (0.00ns)   --->   "%trunc_ln15_6 = partselect i16 @_ssdm_op_PartSelect.i16.i35.i32.i32, i35 %mul_ln128, i32 9, i32 24" [../src/triangle.cpp:15->../src/main.cpp:171]   --->   Operation 266 'partselect' 'trunc_ln15_6' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_6 : Operation 267 [1/1] (0.00ns)   --->   "%trunc_ln15_9 = partselect i16 @_ssdm_op_PartSelect.i16.i35.i32.i32, i35 %mul_ln131, i32 9, i32 24" [../src/triangle.cpp:15->../src/main.cpp:171]   --->   Operation 267 'partselect' 'trunc_ln15_9' <Predicate = (!last_signal_load)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.65>
ST_7 : Operation 268 [1/1] (0.00ns)   --->   "%sext_ln129 = sext i25 %trunc_ln19_2" [../src/main.cpp:129]   --->   Operation 268 'sext' 'sext_ln129' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_7 : Operation 269 [1/1] (6.65ns)   --->   "%mul_ln129 = mul i35 %sext_ln129, i35 %zext_ln127_cast" [../src/main.cpp:129]   --->   Operation 269 'mul' 'mul_ln129' <Predicate = (!last_signal_load)> <Delay = 6.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 270 [1/1] (0.00ns)   --->   "%rotated_y3 = partselect i26 @_ssdm_op_PartSelect.i26.i35.i32.i32, i35 %mul_ln129, i32 9, i32 34" [../src/main.cpp:129]   --->   Operation 270 'partselect' 'rotated_y3' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_7 : Operation 271 [1/1] (0.00ns)   --->   "%sext_ln132 = sext i25 %trunc_ln20_2" [../src/main.cpp:132]   --->   Operation 271 'sext' 'sext_ln132' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_7 : Operation 272 [1/1] (6.65ns)   --->   "%mul_ln132 = mul i35 %sext_ln132, i35 %zext_ln130_cast" [../src/main.cpp:132]   --->   Operation 272 'mul' 'mul_ln132' <Predicate = (!last_signal_load)> <Delay = 6.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 273 [1/1] (0.00ns)   --->   "%rotated_z3 = partselect i26 @_ssdm_op_PartSelect.i26.i35.i32.i32, i35 %mul_ln132, i32 9, i32 34" [../src/main.cpp:132]   --->   Operation 273 'partselect' 'rotated_z3' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_7 : Operation 274 [1/5] (2.10ns)   --->   "%rotated_n1 = call i10 @rotate_norm, i16 %i_a11_read, i16 %i_a12_read, i16 %i_a13_read, i10 %n1_bits, i10 %n2_bits, i10 %n3_bits" [../src/main.cpp:140]   --->   Operation 274 'call' 'rotated_n1' <Predicate = (!last_signal_load)> <Delay = 2.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 275 [1/1] (0.00ns)   --->   "%sext_ln145 = sext i10 %rotated_n1" [../src/main.cpp:145]   --->   Operation 275 'sext' 'sext_ln145' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_7 : Operation 276 [3/3] (1.05ns) (grouped into DSP with root node tcolor)   --->   "%mul_ln145 = mul i18 %sext_ln145, i18 215" [../src/main.cpp:145]   --->   Operation 276 'mul' 'mul_ln145' <Predicate = (!last_signal_load)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 277 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %rotated_n1, i32 9" [../src/main.cpp:153]   --->   Operation 277 'bitselect' 'tmp_2' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_7 : Operation 278 [1/1] (0.00ns)   --->   "%sext_ln163 = sext i26 %rotated_y1" [../src/main.cpp:163]   --->   Operation 278 'sext' 'sext_ln163' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_7 : Operation 279 [1/1] (0.00ns)   --->   "%sext_ln163_1 = sext i26 %rotated_y2" [../src/main.cpp:163]   --->   Operation 279 'sext' 'sext_ln163_1' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_7 : Operation 280 [1/1] (2.37ns)   --->   "%add_ln163 = add i27 %sext_ln163_1, i27 %sext_ln163" [../src/main.cpp:163]   --->   Operation 280 'add' 'add_ln163' <Predicate = (!last_signal_load)> <Delay = 2.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 281 [1/1] (0.00ns)   --->   "%sext_ln164 = sext i26 %rotated_z1" [../src/main.cpp:164]   --->   Operation 281 'sext' 'sext_ln164' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_7 : Operation 282 [1/1] (0.00ns)   --->   "%sext_ln164_1 = sext i26 %rotated_z2" [../src/main.cpp:164]   --->   Operation 282 'sext' 'sext_ln164_1' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_7 : Operation 283 [1/1] (2.37ns)   --->   "%add_ln164 = add i27 %sext_ln164_1, i27 %sext_ln164" [../src/main.cpp:164]   --->   Operation 283 'add' 'add_ln164' <Predicate = (!last_signal_load)> <Delay = 2.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 284 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i16 @_ssdm_op_PartSelect.i16.i35.i32.i32, i35 %mul_ln129, i32 9, i32 24" [../src/triangle.cpp:16->../src/main.cpp:171]   --->   Operation 284 'partselect' 'trunc_ln6' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_7 : Operation 285 [1/1] (0.00ns)   --->   "%trunc_ln16_1 = partselect i16 @_ssdm_op_PartSelect.i16.i35.i32.i32, i35 %mul_ln132, i32 9, i32 24" [../src/triangle.cpp:16->../src/main.cpp:171]   --->   Operation 285 'partselect' 'trunc_ln16_1' <Predicate = (!last_signal_load)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 2.40>
ST_8 : Operation 286 [2/3] (1.05ns) (grouped into DSP with root node tcolor)   --->   "%mul_ln145 = mul i18 %sext_ln145, i18 215" [../src/main.cpp:145]   --->   Operation 286 'mul' 'mul_ln145' <Predicate = (!last_signal_load)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 287 [1/1] (0.00ns)   --->   "%sext_ln163_2 = sext i27 %add_ln163" [../src/main.cpp:163]   --->   Operation 287 'sext' 'sext_ln163_2' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_8 : Operation 288 [1/1] (0.00ns)   --->   "%sext_ln163_3 = sext i26 %rotated_y3" [../src/main.cpp:163]   --->   Operation 288 'sext' 'sext_ln163_3' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_8 : Operation 289 [1/1] (2.40ns)   --->   "%add_ln163_1 = add i28 %sext_ln163_2, i28 %sext_ln163_3" [../src/main.cpp:163]   --->   Operation 289 'add' 'add_ln163_1' <Predicate = (!last_signal_load)> <Delay = 2.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 290 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln163_1, i32 27" [../src/main.cpp:163]   --->   Operation 290 'bitselect' 'tmp_5' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_8 : Operation 291 [1/1] (0.00ns)   --->   "%sext_ln164_2 = sext i27 %add_ln164" [../src/main.cpp:164]   --->   Operation 291 'sext' 'sext_ln164_2' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_8 : Operation 292 [1/1] (0.00ns)   --->   "%sext_ln164_3 = sext i26 %rotated_z3" [../src/main.cpp:164]   --->   Operation 292 'sext' 'sext_ln164_3' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_8 : Operation 293 [1/1] (2.40ns)   --->   "%add_ln164_1 = add i28 %sext_ln164_2, i28 %sext_ln164_3" [../src/main.cpp:164]   --->   Operation 293 'add' 'add_ln164_1' <Predicate = (!last_signal_load)> <Delay = 2.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 294 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln164_1, i32 27" [../src/main.cpp:164]   --->   Operation 294 'bitselect' 'tmp_7' <Predicate = (!last_signal_load)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 6.91>
ST_9 : Operation 295 [1/3] (0.00ns) (grouped into DSP with root node tcolor)   --->   "%mul_ln145 = mul i18 %sext_ln145, i18 215" [../src/main.cpp:145]   --->   Operation 295 'mul' 'mul_ln145' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 296 [2/2] (2.10ns) (root node of the DSP)   --->   "%tcolor = add i18 %mul_ln145, i18 10240" [../src/main.cpp:145]   --->   Operation 296 'add' 'tcolor' <Predicate = (!last_signal_load)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 297 [1/1] (0.00ns)   --->   "%sext_ln163_4 = sext i28 %add_ln163_1" [../src/main.cpp:163]   --->   Operation 297 'sext' 'sext_ln163_4' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_9 : Operation 298 [2/2] (6.91ns)   --->   "%mul_ln163 = mul i57 %sext_ln163_4, i57 357913942" [../src/main.cpp:163]   --->   Operation 298 'mul' 'mul_ln163' <Predicate = (!last_signal_load)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 299 [1/1] (0.00ns)   --->   "%sext_ln164_4 = sext i28 %add_ln164_1" [../src/main.cpp:164]   --->   Operation 299 'sext' 'sext_ln164_4' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_9 : Operation 300 [2/2] (6.91ns)   --->   "%mul_ln164 = mul i57 %sext_ln164_4, i57 357913942" [../src/main.cpp:164]   --->   Operation 300 'mul' 'mul_ln164' <Predicate = (!last_signal_load)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.91>
ST_10 : Operation 301 [1/2] (2.10ns) (root node of the DSP)   --->   "%tcolor = add i18 %mul_ln145, i18 10240" [../src/main.cpp:145]   --->   Operation 301 'add' 'tcolor' <Predicate = (!last_signal_load)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 302 [1/1] (2.13ns)   --->   "%icmp_ln147 = icmp_sgt  i18 %tcolor, i18 65280" [../src/main.cpp:147]   --->   Operation 302 'icmp' 'icmp_ln147' <Predicate = (!last_signal_load)> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 303 [1/1] (0.00ns)   --->   "%tmp_cast = partselect i8 @_ssdm_op_PartSelect.i8.i18.i32.i32, i18 %tcolor, i32 8, i32 15" [../src/main.cpp:150]   --->   Operation 303 'partselect' 'tmp_cast' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_10 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node select_ln150_1)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %tcolor, i32 17" [../src/main.cpp:150]   --->   Operation 304 'bitselect' 'tmp_1' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_10 : Operation 305 [1/1] (0.00ns)   --->   "%trunc_ln150 = trunc i18 %tcolor" [../src/main.cpp:150]   --->   Operation 305 'trunc' 'trunc_ln150' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_10 : Operation 306 [1/1] (1.91ns)   --->   "%icmp_ln150 = icmp_ne  i8 %trunc_ln150, i8 0" [../src/main.cpp:150]   --->   Operation 306 'icmp' 'icmp_ln150' <Predicate = (!last_signal_load)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 307 [1/1] (1.91ns)   --->   "%add_ln150 = add i8 %tmp_cast, i8 1" [../src/main.cpp:150]   --->   Operation 307 'add' 'add_ln150' <Predicate = (!last_signal_load)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node select_ln150_1)   --->   "%select_ln150 = select i1 %icmp_ln150, i8 %add_ln150, i8 %tmp_cast" [../src/main.cpp:150]   --->   Operation 308 'select' 'select_ln150' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 309 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln150_1 = select i1 %tmp_1, i8 %select_ln150, i8 %tmp_cast" [../src/main.cpp:150]   --->   Operation 309 'select' 'select_ln150_1' <Predicate = (!last_signal_load)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node color)   --->   "%select_ln153 = select i1 %tmp_2, i8 40, i8 255" [../src/main.cpp:153]   --->   Operation 310 'select' 'select_ln153' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node color)   --->   "%or_ln153 = or i1 %tmp_2, i1 %icmp_ln147" [../src/main.cpp:153]   --->   Operation 311 'or' 'or_ln153' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 312 [1/1] (1.24ns) (out node of the LUT)   --->   "%color = select i1 %or_ln153, i8 %select_ln153, i8 %select_ln150_1" [../src/main.cpp:153]   --->   Operation 312 'select' 'color' <Predicate = (!last_signal_load)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 313 [1/2] (6.91ns)   --->   "%mul_ln163 = mul i57 %sext_ln163_4, i57 357913942" [../src/main.cpp:163]   --->   Operation 313 'mul' 'mul_ln163' <Predicate = (!last_signal_load)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 314 [1/1] (0.00ns)   --->   "%tmp_27_cast = partselect i26 @_ssdm_op_PartSelect.i26.i57.i32.i32, i57 %mul_ln163, i32 30, i32 55" [../src/main.cpp:163]   --->   Operation 314 'partselect' 'tmp_27_cast' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_10 : Operation 315 [1/2] (6.91ns)   --->   "%mul_ln164 = mul i57 %sext_ln164_4, i57 357913942" [../src/main.cpp:164]   --->   Operation 315 'mul' 'mul_ln164' <Predicate = (!last_signal_load)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 316 [1/1] (0.00ns)   --->   "%tmp_45_cast = partselect i26 @_ssdm_op_PartSelect.i26.i57.i32.i32, i57 %mul_ln164, i32 30, i32 55" [../src/main.cpp:164]   --->   Operation 316 'partselect' 'tmp_45_cast' <Predicate = (!last_signal_load)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 6.48>
ST_11 : Operation 317 [1/1] (3.33ns)   --->   "%sub_ln163 = sub i57 0, i57 %mul_ln163" [../src/main.cpp:163]   --->   Operation 317 'sub' 'sub_ln163' <Predicate = (!last_signal_load & tmp_5)> <Delay = 3.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node sub_ln163_1)   --->   "%tmp_25_cast = partselect i26 @_ssdm_op_PartSelect.i26.i57.i32.i32, i57 %sub_ln163, i32 30, i32 55" [../src/main.cpp:163]   --->   Operation 318 'partselect' 'tmp_25_cast' <Predicate = (!last_signal_load & tmp_5)> <Delay = 0.00>
ST_11 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node sub_ln163_1)   --->   "%select_ln163 = select i1 %tmp_5, i26 %tmp_25_cast, i26 %tmp_27_cast" [../src/main.cpp:163]   --->   Operation 319 'select' 'select_ln163' <Predicate = (!last_signal_load & tmp_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 320 [1/1] (2.37ns) (out node of the LUT)   --->   "%sub_ln163_1 = sub i26 0, i26 %select_ln163" [../src/main.cpp:163]   --->   Operation 320 'sub' 'sub_ln163_1' <Predicate = (!last_signal_load & tmp_5)> <Delay = 2.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 321 [1/1] (0.76ns)   --->   "%select_ln163_1 = select i1 %tmp_5, i26 %sub_ln163_1, i26 %tmp_27_cast" [../src/main.cpp:163]   --->   Operation 321 'select' 'select_ln163_1' <Predicate = (!last_signal_load)> <Delay = 0.76> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 322 [1/1] (3.33ns)   --->   "%sub_ln164 = sub i57 0, i57 %mul_ln164" [../src/main.cpp:164]   --->   Operation 322 'sub' 'sub_ln164' <Predicate = (!last_signal_load & tmp_7)> <Delay = 3.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node sub_ln164_1)   --->   "%tmp_36_cast = partselect i26 @_ssdm_op_PartSelect.i26.i57.i32.i32, i57 %sub_ln164, i32 30, i32 55" [../src/main.cpp:164]   --->   Operation 323 'partselect' 'tmp_36_cast' <Predicate = (!last_signal_load & tmp_7)> <Delay = 0.00>
ST_11 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node sub_ln164_1)   --->   "%select_ln164 = select i1 %tmp_7, i26 %tmp_36_cast, i26 %tmp_45_cast" [../src/main.cpp:164]   --->   Operation 324 'select' 'select_ln164' <Predicate = (!last_signal_load & tmp_7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 325 [1/1] (2.37ns) (out node of the LUT)   --->   "%sub_ln164_1 = sub i26 0, i26 %select_ln164" [../src/main.cpp:164]   --->   Operation 325 'sub' 'sub_ln164_1' <Predicate = (!last_signal_load & tmp_7)> <Delay = 2.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 326 [1/1] (0.76ns)   --->   "%select_ln164_1 = select i1 %tmp_7, i26 %sub_ln164_1, i26 %tmp_45_cast" [../src/main.cpp:164]   --->   Operation 326 'select' 'select_ln164_1' <Predicate = (!last_signal_load)> <Delay = 0.76> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 327 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %select_ln163_1, i32 12, i32 25" [../src/main.cpp:165]   --->   Operation 327 'partselect' 'tmp_3' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_11 : Operation 328 [1/1] (0.00ns)   --->   "%trunc_ln165 = trunc i26 %select_ln163_1" [../src/main.cpp:165]   --->   Operation 328 'trunc' 'trunc_ln165' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_11 : Operation 329 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %select_ln164_1, i32 12, i32 25" [../src/main.cpp:166]   --->   Operation 329 'partselect' 'tmp_6' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_11 : Operation 330 [1/1] (0.00ns)   --->   "%trunc_ln166 = trunc i26 %select_ln164_1" [../src/main.cpp:166]   --->   Operation 330 'trunc' 'trunc_ln166' <Predicate = (!last_signal_load)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 6.25>
ST_12 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node ix)   --->   "%zext_ln164 = zext i26 %select_ln163_1" [../src/main.cpp:164]   --->   Operation 331 'zext' 'zext_ln164' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_12 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node iy)   --->   "%zext_ln165 = zext i26 %select_ln164_1" [../src/main.cpp:165]   --->   Operation 332 'zext' 'zext_ln165' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_12 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node ix)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %zext_ln164, i32 25" [../src/main.cpp:165]   --->   Operation 333 'bitselect' 'tmp_8' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_12 : Operation 334 [1/1] (1.54ns)   --->   "%icmp_ln165 = icmp_ne  i12 %trunc_ln165, i12 0" [../src/main.cpp:165]   --->   Operation 334 'icmp' 'icmp_ln165' <Predicate = (!last_signal_load)> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 335 [1/1] (1.81ns)   --->   "%add_ln165 = add i14 %tmp_3, i14 1" [../src/main.cpp:165]   --->   Operation 335 'add' 'add_ln165' <Predicate = (!last_signal_load)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node ix)   --->   "%select_ln165 = select i1 %icmp_ln165, i14 %add_ln165, i14 %tmp_3" [../src/main.cpp:165]   --->   Operation 336 'select' 'select_ln165' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 337 [1/1] (0.70ns) (out node of the LUT)   --->   "%ix = select i1 %tmp_8, i14 %select_ln165, i14 %tmp_3" [../src/main.cpp:165]   --->   Operation 337 'select' 'ix' <Predicate = (!last_signal_load)> <Delay = 0.70> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node iy)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %zext_ln165, i32 25" [../src/main.cpp:166]   --->   Operation 338 'bitselect' 'tmp_9' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_12 : Operation 339 [1/1] (1.54ns)   --->   "%icmp_ln166 = icmp_ne  i12 %trunc_ln166, i12 0" [../src/main.cpp:166]   --->   Operation 339 'icmp' 'icmp_ln166' <Predicate = (!last_signal_load)> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 340 [1/1] (1.81ns)   --->   "%add_ln166 = add i14 %tmp_6, i14 1" [../src/main.cpp:166]   --->   Operation 340 'add' 'add_ln166' <Predicate = (!last_signal_load)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node iy)   --->   "%select_ln166 = select i1 %icmp_ln166, i14 %add_ln166, i14 %tmp_6" [../src/main.cpp:166]   --->   Operation 341 'select' 'select_ln166' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 342 [1/1] (0.70ns) (out node of the LUT)   --->   "%iy = select i1 %tmp_9, i14 %select_ln166, i14 %tmp_6" [../src/main.cpp:166]   --->   Operation 342 'select' 'iy' <Predicate = (!last_signal_load)> <Delay = 0.70> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node x_ok)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %ix, i32 13" [../src/triangle.cpp:23->../src/main.cpp:171]   --->   Operation 343 'bitselect' 'tmp_13' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_12 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node x_ok)   --->   "%xor_ln23 = xor i1 %tmp_13, i1 1" [../src/triangle.cpp:23->../src/main.cpp:171]   --->   Operation 344 'xor' 'xor_ln23' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 345 [1/1] (1.81ns)   --->   "%icmp_ln23 = icmp_slt  i14 %ix, i14 385" [../src/triangle.cpp:23->../src/main.cpp:171]   --->   Operation 345 'icmp' 'icmp_ln23' <Predicate = (!last_signal_load)> <Delay = 1.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 346 [1/1] (0.97ns) (out node of the LUT)   --->   "%x_ok = and i1 %icmp_ln23, i1 %xor_ln23" [../src/triangle.cpp:23->../src/main.cpp:171]   --->   Operation 346 'and' 'x_ok' <Predicate = (!last_signal_load)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node y_ok)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %iy, i32 13" [../src/triangle.cpp:27->../src/main.cpp:171]   --->   Operation 347 'bitselect' 'tmp_14' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_12 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node y_ok)   --->   "%xor_ln27 = xor i1 %tmp_14, i1 1" [../src/triangle.cpp:27->../src/main.cpp:171]   --->   Operation 348 'xor' 'xor_ln27' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 349 [1/1] (1.81ns)   --->   "%icmp_ln27 = icmp_slt  i14 %iy, i14 385" [../src/triangle.cpp:27->../src/main.cpp:171]   --->   Operation 349 'icmp' 'icmp_ln27' <Predicate = (!last_signal_load)> <Delay = 1.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 350 [1/1] (0.97ns) (out node of the LUT)   --->   "%y_ok = and i1 %icmp_ln27, i1 %xor_ln27" [../src/triangle.cpp:27->../src/main.cpp:171]   --->   Operation 350 'and' 'y_ok' <Predicate = (!last_signal_load)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 351 [1/1] (0.00ns)   --->   "%low_center_x = trunc i14 %ix" [../src/main.cpp:180]   --->   Operation 351 'trunc' 'low_center_x' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_12 : Operation 352 [1/1] (0.00ns)   --->   "%low_center_y = trunc i14 %iy" [../src/main.cpp:181]   --->   Operation 352 'trunc' 'low_center_y' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_12 : Operation 353 [13/13] (3.74ns)   --->   "%center_x_mod3 = urem i9 %low_center_x, i9 3" [../src/get_index.cpp:16->../src/main.cpp:187]   --->   Operation 353 'urem' 'center_x_mod3' <Predicate = (!last_signal_load)> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.28>
ST_13 : Operation 354 [1/1] (0.00ns)   --->   "%sext_ln168 = sext i14 %ix" [../src/main.cpp:168]   --->   Operation 354 'sext' 'sext_ln168' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_13 : Operation 355 [6/6] (6.28ns)   --->   "%conv_i = sitodp i32 %sext_ln168" [../src/main.cpp:168]   --->   Operation 355 'sitodp' 'conv_i' <Predicate = (!last_signal_load)> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 356 [1/1] (1.81ns)   --->   "%x_minus_ok = icmp_sgt  i14 %ix, i14 0" [../src/triangle.cpp:22->../src/main.cpp:171]   --->   Operation 356 'icmp' 'x_minus_ok' <Predicate = (!last_signal_load)> <Delay = 1.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 357 [1/1] (1.81ns)   --->   "%x_plus_ok = icmp_slt  i14 %ix, i14 384" [../src/triangle.cpp:24->../src/main.cpp:171]   --->   Operation 357 'icmp' 'x_plus_ok' <Predicate = (!last_signal_load)> <Delay = 1.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 358 [12/13] (3.74ns)   --->   "%center_x_mod3 = urem i9 %low_center_x, i9 3" [../src/get_index.cpp:16->../src/main.cpp:187]   --->   Operation 358 'urem' 'center_x_mod3' <Predicate = (!last_signal_load)> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 359 [13/13] (3.74ns)   --->   "%center_y_mod3 = urem i9 %low_center_y, i9 3" [../src/get_index.cpp:17->../src/main.cpp:187]   --->   Operation 359 'urem' 'center_y_mod3' <Predicate = (!last_signal_load)> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.28>
ST_14 : Operation 360 [5/6] (6.28ns)   --->   "%conv_i = sitodp i32 %sext_ln168" [../src/main.cpp:168]   --->   Operation 360 'sitodp' 'conv_i' <Predicate = (!last_signal_load)> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 361 [1/1] (0.00ns)   --->   "%sext_ln169 = sext i14 %iy" [../src/main.cpp:169]   --->   Operation 361 'sext' 'sext_ln169' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_14 : Operation 362 [6/6] (6.28ns)   --->   "%conv_i1 = sitodp i32 %sext_ln169" [../src/main.cpp:169]   --->   Operation 362 'sitodp' 'conv_i1' <Predicate = (!last_signal_load)> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 363 [1/1] (1.81ns)   --->   "%y_minus_ok = icmp_sgt  i14 %iy, i14 0" [../src/triangle.cpp:26->../src/main.cpp:171]   --->   Operation 363 'icmp' 'y_minus_ok' <Predicate = (!last_signal_load)> <Delay = 1.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 364 [1/1] (1.81ns)   --->   "%y_plus_ok = icmp_slt  i14 %iy, i14 384" [../src/triangle.cpp:28->../src/main.cpp:171]   --->   Operation 364 'icmp' 'y_plus_ok' <Predicate = (!last_signal_load)> <Delay = 1.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 365 [11/13] (3.74ns)   --->   "%center_x_mod3 = urem i9 %low_center_x, i9 3" [../src/get_index.cpp:16->../src/main.cpp:187]   --->   Operation 365 'urem' 'center_x_mod3' <Predicate = (!last_signal_load)> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 366 [12/13] (3.74ns)   --->   "%center_y_mod3 = urem i9 %low_center_y, i9 3" [../src/get_index.cpp:17->../src/main.cpp:187]   --->   Operation 366 'urem' 'center_y_mod3' <Predicate = (!last_signal_load)> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.28>
ST_15 : Operation 367 [4/6] (6.28ns)   --->   "%conv_i = sitodp i32 %sext_ln168" [../src/main.cpp:168]   --->   Operation 367 'sitodp' 'conv_i' <Predicate = (!last_signal_load)> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 368 [5/6] (6.28ns)   --->   "%conv_i1 = sitodp i32 %sext_ln169" [../src/main.cpp:169]   --->   Operation 368 'sitodp' 'conv_i1' <Predicate = (!last_signal_load)> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 369 [10/13] (3.74ns)   --->   "%center_x_mod3 = urem i9 %low_center_x, i9 3" [../src/get_index.cpp:16->../src/main.cpp:187]   --->   Operation 369 'urem' 'center_x_mod3' <Predicate = (!last_signal_load)> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 370 [11/13] (3.74ns)   --->   "%center_y_mod3 = urem i9 %low_center_y, i9 3" [../src/get_index.cpp:17->../src/main.cpp:187]   --->   Operation 370 'urem' 'center_y_mod3' <Predicate = (!last_signal_load)> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.28>
ST_16 : Operation 371 [3/6] (6.28ns)   --->   "%conv_i = sitodp i32 %sext_ln168" [../src/main.cpp:168]   --->   Operation 371 'sitodp' 'conv_i' <Predicate = (!last_signal_load)> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 372 [4/6] (6.28ns)   --->   "%conv_i1 = sitodp i32 %sext_ln169" [../src/main.cpp:169]   --->   Operation 372 'sitodp' 'conv_i1' <Predicate = (!last_signal_load)> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 373 [9/13] (3.74ns)   --->   "%center_x_mod3 = urem i9 %low_center_x, i9 3" [../src/get_index.cpp:16->../src/main.cpp:187]   --->   Operation 373 'urem' 'center_x_mod3' <Predicate = (!last_signal_load)> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 374 [10/13] (3.74ns)   --->   "%center_y_mod3 = urem i9 %low_center_y, i9 3" [../src/get_index.cpp:17->../src/main.cpp:187]   --->   Operation 374 'urem' 'center_y_mod3' <Predicate = (!last_signal_load)> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.28>
ST_17 : Operation 375 [2/6] (6.28ns)   --->   "%conv_i = sitodp i32 %sext_ln168" [../src/main.cpp:168]   --->   Operation 375 'sitodp' 'conv_i' <Predicate = (!last_signal_load)> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 376 [3/6] (6.28ns)   --->   "%conv_i1 = sitodp i32 %sext_ln169" [../src/main.cpp:169]   --->   Operation 376 'sitodp' 'conv_i1' <Predicate = (!last_signal_load)> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 377 [8/13] (3.74ns)   --->   "%center_x_mod3 = urem i9 %low_center_x, i9 3" [../src/get_index.cpp:16->../src/main.cpp:187]   --->   Operation 377 'urem' 'center_x_mod3' <Predicate = (!last_signal_load)> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 378 [9/13] (3.74ns)   --->   "%center_y_mod3 = urem i9 %low_center_y, i9 3" [../src/get_index.cpp:17->../src/main.cpp:187]   --->   Operation 378 'urem' 'center_y_mod3' <Predicate = (!last_signal_load)> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.28>
ST_18 : Operation 379 [1/6] (6.28ns)   --->   "%conv_i = sitodp i32 %sext_ln168" [../src/main.cpp:168]   --->   Operation 379 'sitodp' 'conv_i' <Predicate = (!last_signal_load)> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 380 [2/6] (6.28ns)   --->   "%conv_i1 = sitodp i32 %sext_ln169" [../src/main.cpp:169]   --->   Operation 380 'sitodp' 'conv_i1' <Predicate = (!last_signal_load)> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 381 [7/13] (3.74ns)   --->   "%center_x_mod3 = urem i9 %low_center_x, i9 3" [../src/get_index.cpp:16->../src/main.cpp:187]   --->   Operation 381 'urem' 'center_x_mod3' <Predicate = (!last_signal_load)> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 382 [8/13] (3.74ns)   --->   "%center_y_mod3 = urem i9 %low_center_y, i9 3" [../src/get_index.cpp:17->../src/main.cpp:187]   --->   Operation 382 'urem' 'center_y_mod3' <Predicate = (!last_signal_load)> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.29>
ST_19 : Operation 383 [7/7] (7.29ns)   --->   "%pf = dadd i64 %conv_i, i64 0.5" [../src/main.cpp:168]   --->   Operation 383 'dadd' 'pf' <Predicate = (!last_signal_load)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 384 [1/6] (6.28ns)   --->   "%conv_i1 = sitodp i32 %sext_ln169" [../src/main.cpp:169]   --->   Operation 384 'sitodp' 'conv_i1' <Predicate = (!last_signal_load)> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 385 [6/13] (3.74ns)   --->   "%center_x_mod3 = urem i9 %low_center_x, i9 3" [../src/get_index.cpp:16->../src/main.cpp:187]   --->   Operation 385 'urem' 'center_x_mod3' <Predicate = (!last_signal_load)> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 386 [7/13] (3.74ns)   --->   "%center_y_mod3 = urem i9 %low_center_y, i9 3" [../src/get_index.cpp:17->../src/main.cpp:187]   --->   Operation 386 'urem' 'center_y_mod3' <Predicate = (!last_signal_load)> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.29>
ST_20 : Operation 387 [6/7] (7.29ns)   --->   "%pf = dadd i64 %conv_i, i64 0.5" [../src/main.cpp:168]   --->   Operation 387 'dadd' 'pf' <Predicate = (!last_signal_load)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 388 [7/7] (7.29ns)   --->   "%pf_1 = dadd i64 %conv_i1, i64 0.5" [../src/main.cpp:169]   --->   Operation 388 'dadd' 'pf_1' <Predicate = (!last_signal_load)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 389 [5/13] (3.74ns)   --->   "%center_x_mod3 = urem i9 %low_center_x, i9 3" [../src/get_index.cpp:16->../src/main.cpp:187]   --->   Operation 389 'urem' 'center_x_mod3' <Predicate = (!last_signal_load)> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 390 [6/13] (3.74ns)   --->   "%center_y_mod3 = urem i9 %low_center_y, i9 3" [../src/get_index.cpp:17->../src/main.cpp:187]   --->   Operation 390 'urem' 'center_y_mod3' <Predicate = (!last_signal_load)> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.29>
ST_21 : Operation 391 [5/7] (7.29ns)   --->   "%pf = dadd i64 %conv_i, i64 0.5" [../src/main.cpp:168]   --->   Operation 391 'dadd' 'pf' <Predicate = (!last_signal_load)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 392 [6/7] (7.29ns)   --->   "%pf_1 = dadd i64 %conv_i1, i64 0.5" [../src/main.cpp:169]   --->   Operation 392 'dadd' 'pf_1' <Predicate = (!last_signal_load)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 393 [4/13] (3.74ns)   --->   "%center_x_mod3 = urem i9 %low_center_x, i9 3" [../src/get_index.cpp:16->../src/main.cpp:187]   --->   Operation 393 'urem' 'center_x_mod3' <Predicate = (!last_signal_load)> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 394 [5/13] (3.74ns)   --->   "%center_y_mod3 = urem i9 %low_center_y, i9 3" [../src/get_index.cpp:17->../src/main.cpp:187]   --->   Operation 394 'urem' 'center_y_mod3' <Predicate = (!last_signal_load)> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.29>
ST_22 : Operation 395 [4/7] (7.29ns)   --->   "%pf = dadd i64 %conv_i, i64 0.5" [../src/main.cpp:168]   --->   Operation 395 'dadd' 'pf' <Predicate = (!last_signal_load)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 396 [5/7] (7.29ns)   --->   "%pf_1 = dadd i64 %conv_i1, i64 0.5" [../src/main.cpp:169]   --->   Operation 396 'dadd' 'pf_1' <Predicate = (!last_signal_load)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 397 [3/13] (3.74ns)   --->   "%center_x_mod3 = urem i9 %low_center_x, i9 3" [../src/get_index.cpp:16->../src/main.cpp:187]   --->   Operation 397 'urem' 'center_x_mod3' <Predicate = (!last_signal_load)> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 398 [4/13] (3.74ns)   --->   "%center_y_mod3 = urem i9 %low_center_y, i9 3" [../src/get_index.cpp:17->../src/main.cpp:187]   --->   Operation 398 'urem' 'center_y_mod3' <Predicate = (!last_signal_load)> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.29>
ST_23 : Operation 399 [3/7] (7.29ns)   --->   "%pf = dadd i64 %conv_i, i64 0.5" [../src/main.cpp:168]   --->   Operation 399 'dadd' 'pf' <Predicate = (!last_signal_load)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 400 [4/7] (7.29ns)   --->   "%pf_1 = dadd i64 %conv_i1, i64 0.5" [../src/main.cpp:169]   --->   Operation 400 'dadd' 'pf_1' <Predicate = (!last_signal_load)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 401 [2/13] (3.74ns)   --->   "%center_x_mod3 = urem i9 %low_center_x, i9 3" [../src/get_index.cpp:16->../src/main.cpp:187]   --->   Operation 401 'urem' 'center_x_mod3' <Predicate = (!last_signal_load)> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 402 [3/13] (3.74ns)   --->   "%center_y_mod3 = urem i9 %low_center_y, i9 3" [../src/get_index.cpp:17->../src/main.cpp:187]   --->   Operation 402 'urem' 'center_y_mod3' <Predicate = (!last_signal_load)> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.29>
ST_24 : Operation 403 [2/7] (7.29ns)   --->   "%pf = dadd i64 %conv_i, i64 0.5" [../src/main.cpp:168]   --->   Operation 403 'dadd' 'pf' <Predicate = (!last_signal_load)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 404 [3/7] (7.29ns)   --->   "%pf_1 = dadd i64 %conv_i1, i64 0.5" [../src/main.cpp:169]   --->   Operation 404 'dadd' 'pf_1' <Predicate = (!last_signal_load)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 405 [1/13] (3.74ns)   --->   "%center_x_mod3 = urem i9 %low_center_x, i9 3" [../src/get_index.cpp:16->../src/main.cpp:187]   --->   Operation 405 'urem' 'center_x_mod3' <Predicate = (!last_signal_load)> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 406 [2/13] (3.74ns)   --->   "%center_y_mod3 = urem i9 %low_center_y, i9 3" [../src/get_index.cpp:17->../src/main.cpp:187]   --->   Operation 406 'urem' 'center_y_mod3' <Predicate = (!last_signal_load)> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.29>
ST_25 : Operation 407 [3/3] (1.05ns) (grouped into DSP with root node add_ln14)   --->   "%mul_ln14 = mul i34 %zext_ln14, i34 %i_a11_cast_cast" [../src/rotate_move.cpp:14->../src/main.cpp:107]   --->   Operation 407 'mul' 'mul_ln14' <Predicate = (!last_signal_load)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 408 [1/7] (7.29ns)   --->   "%pf = dadd i64 %conv_i, i64 0.5" [../src/main.cpp:168]   --->   Operation 408 'dadd' 'pf' <Predicate = (!last_signal_load)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 409 [2/7] (7.29ns)   --->   "%pf_1 = dadd i64 %conv_i1, i64 0.5" [../src/main.cpp:169]   --->   Operation 409 'dadd' 'pf_1' <Predicate = (!last_signal_load)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 410 [1/13] (3.74ns)   --->   "%center_y_mod3 = urem i9 %low_center_y, i9 3" [../src/get_index.cpp:17->../src/main.cpp:187]   --->   Operation 410 'urem' 'center_y_mod3' <Predicate = (!last_signal_load)> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.29>
ST_26 : Operation 411 [2/3] (1.05ns) (grouped into DSP with root node add_ln14)   --->   "%mul_ln14 = mul i34 %zext_ln14, i34 %i_a11_cast_cast" [../src/rotate_move.cpp:14->../src/main.cpp:107]   --->   Operation 411 'mul' 'mul_ln14' <Predicate = (!last_signal_load)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 412 [3/3] (1.05ns) (grouped into DSP with root node add_ln14_3)   --->   "%mul_ln14_3 = mul i34 %zext_ln14_3, i34 %i_a11_cast_cast" [../src/rotate_move.cpp:14->../src/main.cpp:107]   --->   Operation 412 'mul' 'mul_ln14_3' <Predicate = (!last_signal_load)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 413 [1/1] (0.00ns)   --->   "%bitcast_ln716 = bitcast i64 %pf" [../src/main.cpp:168]   --->   Operation 413 'bitcast' 'bitcast_ln716' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_26 : Operation 414 [1/1] (0.00ns)   --->   "%trunc_ln168 = trunc i64 %bitcast_ln716" [../src/main.cpp:168]   --->   Operation 414 'trunc' 'trunc_ln168' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_26 : Operation 415 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln716, i32 63" [../src/main.cpp:168]   --->   Operation 415 'bitselect' 'tmp_10' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_26 : Operation 416 [1/1] (0.00ns)   --->   "%tmp_s = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln716, i32 52, i32 62" [../src/main.cpp:168]   --->   Operation 416 'partselect' 'tmp_s' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_26 : Operation 417 [1/1] (0.00ns)   --->   "%zext_ln168 = zext i11 %tmp_s" [../src/main.cpp:168]   --->   Operation 417 'zext' 'zext_ln168' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_26 : Operation 418 [1/1] (0.00ns)   --->   "%trunc_ln168_1 = trunc i64 %bitcast_ln716" [../src/main.cpp:168]   --->   Operation 418 'trunc' 'trunc_ln168_1' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_26 : Operation 419 [1/1] (0.00ns)   --->   "%zext_ln168_1_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln168_1" [../src/main.cpp:168]   --->   Operation 419 'bitconcatenate' 'zext_ln168_1_cast' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_26 : Operation 420 [1/1] (0.00ns)   --->   "%zext_ln168_1 = zext i53 %zext_ln168_1_cast" [../src/main.cpp:168]   --->   Operation 420 'zext' 'zext_ln168_1' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_26 : Operation 421 [1/1] (3.23ns)   --->   "%sub_ln168 = sub i54 0, i54 %zext_ln168_1" [../src/main.cpp:168]   --->   Operation 421 'sub' 'sub_ln168' <Predicate = (!last_signal_load)> <Delay = 3.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 422 [1/1] (0.94ns)   --->   "%select_ln168 = select i1 %tmp_10, i54 %sub_ln168, i54 %zext_ln168_1" [../src/main.cpp:168]   --->   Operation 422 'select' 'select_ln168' <Predicate = (!last_signal_load)> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 423 [1/1] (3.49ns)   --->   "%icmp_ln168 = icmp_eq  i63 %trunc_ln168, i63 0" [../src/main.cpp:168]   --->   Operation 423 'icmp' 'icmp_ln168' <Predicate = (!last_signal_load)> <Delay = 3.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 424 [1/1] (1.54ns)   --->   "%sub_ln168_1 = sub i12 1075, i12 %zext_ln168" [../src/main.cpp:168]   --->   Operation 424 'sub' 'sub_ln168_1' <Predicate = (!last_signal_load)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 425 [1/1] (0.00ns)   --->   "%trunc_ln168_2 = trunc i12 %sub_ln168_1" [../src/main.cpp:168]   --->   Operation 425 'trunc' 'trunc_ln168_2' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_26 : Operation 426 [1/1] (1.54ns)   --->   "%icmp_ln168_1 = icmp_sgt  i12 %sub_ln168_1, i12 12" [../src/main.cpp:168]   --->   Operation 426 'icmp' 'icmp_ln168_1' <Predicate = (!last_signal_load)> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 427 [1/1] (1.63ns)   --->   "%add_ln168 = add i11 %trunc_ln168_2, i11 2036" [../src/main.cpp:168]   --->   Operation 427 'add' 'add_ln168' <Predicate = (!last_signal_load)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 428 [1/1] (1.63ns)   --->   "%sub_ln168_2 = sub i11 12, i11 %trunc_ln168_2" [../src/main.cpp:168]   --->   Operation 428 'sub' 'sub_ln168_2' <Predicate = (!last_signal_load)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 429 [1/1] (0.69ns)   --->   "%select_ln168_1 = select i1 %icmp_ln168_1, i11 %add_ln168, i11 %sub_ln168_2" [../src/main.cpp:168]   --->   Operation 429 'select' 'select_ln168_1' <Predicate = (!last_signal_load)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 430 [1/1] (1.54ns)   --->   "%icmp_ln168_2 = icmp_eq  i12 %sub_ln168_1, i12 12" [../src/main.cpp:168]   --->   Operation 430 'icmp' 'icmp_ln168_2' <Predicate = (!last_signal_load)> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 431 [1/1] (0.00ns)   --->   "%test_x = trunc i54 %select_ln168" [../src/triangle.cpp:15->../src/main.cpp:171]   --->   Operation 431 'trunc' 'test_x' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_26 : Operation 432 [1/7] (7.29ns)   --->   "%pf_1 = dadd i64 %conv_i1, i64 0.5" [../src/main.cpp:169]   --->   Operation 432 'dadd' 'pf_1' <Predicate = (!last_signal_load)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.31>
ST_27 : Operation 433 [1/3] (0.00ns) (grouped into DSP with root node add_ln14)   --->   "%mul_ln14 = mul i34 %zext_ln14, i34 %i_a11_cast_cast" [../src/rotate_move.cpp:14->../src/main.cpp:107]   --->   Operation 433 'mul' 'mul_ln14' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 434 [1/1] (0.00ns) (grouped into DSP with root node add_ln14)   --->   "%sext_ln14 = sext i34 %mul_ln14" [../src/rotate_move.cpp:14->../src/main.cpp:107]   --->   Operation 434 'sext' 'sext_ln14' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_27 : Operation 435 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln14 = add i35 %shl_i_i16_i609_i_cast_cast, i35 %sext_ln14" [../src/rotate_move.cpp:14->../src/main.cpp:107]   --->   Operation 435 'add' 'add_ln14' <Predicate = (!last_signal_load)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 436 [2/3] (1.05ns) (grouped into DSP with root node add_ln14_3)   --->   "%mul_ln14_3 = mul i34 %zext_ln14_3, i34 %i_a11_cast_cast" [../src/rotate_move.cpp:14->../src/main.cpp:107]   --->   Operation 436 'mul' 'mul_ln14_3' <Predicate = (!last_signal_load)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 437 [3/3] (1.05ns) (grouped into DSP with root node add_ln14_6)   --->   "%mul_ln14_6 = mul i34 %zext_ln14_6, i34 %i_a11_cast_cast" [../src/rotate_move.cpp:14->../src/main.cpp:107]   --->   Operation 437 'mul' 'mul_ln14_6' <Predicate = (!last_signal_load)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 438 [1/1] (1.63ns)   --->   "%icmp_ln168_3 = icmp_ult  i11 %select_ln168_1, i11 54" [../src/main.cpp:168]   --->   Operation 438 'icmp' 'icmp_ln168_3' <Predicate = (!last_signal_load)> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 439 [1/1] (0.00ns)   --->   "%zext_ln168_2 = zext i11 %select_ln168_1" [../src/main.cpp:168]   --->   Operation 439 'zext' 'zext_ln168_2' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_27 : Operation 440 [1/1] (4.61ns)   --->   "%ashr_ln168 = ashr i54 %select_ln168, i54 %zext_ln168_2" [../src/main.cpp:168]   --->   Operation 440 'ashr' 'ashr_ln168' <Predicate = (!last_signal_load)> <Delay = 4.61> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node select_ln15)   --->   "%trunc_ln15_1 = trunc i54 %ashr_ln168" [../src/triangle.cpp:15->../src/main.cpp:171]   --->   Operation 441 'trunc' 'trunc_ln15_1' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_27 : Operation 442 [1/1] (0.00ns) (grouped into LUT with out node select_ln15)   --->   "%select_ln15_4 = select i1 %tmp_10, i16 65535, i16 0" [../src/triangle.cpp:15->../src/main.cpp:171]   --->   Operation 442 'select' 'select_ln15_4' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 443 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln15 = select i1 %icmp_ln168_3, i16 %trunc_ln15_1, i16 %select_ln15_4" [../src/triangle.cpp:15->../src/main.cpp:171]   --->   Operation 443 'select' 'select_ln15' <Predicate = (!last_signal_load)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 444 [1/1] (1.63ns)   --->   "%icmp_ln168_4 = icmp_ult  i11 %select_ln168_1, i11 26" [../src/main.cpp:168]   --->   Operation 444 'icmp' 'icmp_ln168_4' <Predicate = (!last_signal_load)> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 445 [1/1] (0.00ns)   --->   "%select_ln168_1cast = zext i11 %select_ln168_1" [../src/main.cpp:168]   --->   Operation 445 'zext' 'select_ln168_1cast' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_27 : Operation 446 [1/1] (3.98ns)   --->   "%shl_ln168 = shl i16 %test_x, i16 %select_ln168_1cast" [../src/main.cpp:168]   --->   Operation 446 'shl' 'shl_ln168' <Predicate = (!last_signal_load)> <Delay = 3.98> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 447 [1/1] (0.80ns)   --->   "%select_ln15_1 = select i1 %icmp_ln168_4, i16 %shl_ln168, i16 0" [../src/triangle.cpp:15->../src/main.cpp:171]   --->   Operation 447 'select' 'select_ln15_1' <Predicate = (!last_signal_load)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node and_ln168)   --->   "%xor_ln168 = xor i1 %icmp_ln168, i1 1" [../src/main.cpp:168]   --->   Operation 448 'xor' 'xor_ln168' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 449 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln168 = and i1 %icmp_ln168_2, i1 %xor_ln168" [../src/main.cpp:168]   --->   Operation 449 'and' 'and_ln168' <Predicate = (!last_signal_load)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node and_ln168_1)   --->   "%or_ln168 = or i1 %icmp_ln168, i1 %icmp_ln168_2" [../src/main.cpp:168]   --->   Operation 450 'or' 'or_ln168' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node and_ln168_1)   --->   "%xor_ln168_1 = xor i1 %or_ln168, i1 1" [../src/main.cpp:168]   --->   Operation 451 'xor' 'xor_ln168_1' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 452 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln168_1 = and i1 %icmp_ln168_1, i1 %xor_ln168_1" [../src/main.cpp:168]   --->   Operation 452 'and' 'and_ln168_1' <Predicate = (!last_signal_load)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 453 [1/1] (0.00ns)   --->   "%sel_tmp6 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1, i1 %icmp_ln168, i1 %and_ln168, i1 %and_ln168_1" [../src/main.cpp:168]   --->   Operation 453 'bitconcatenate' 'sel_tmp6' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_27 : Operation 454 [1/1] (1.70ns)   --->   "%phi_ln = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i3, i3 4, i16 0, i3 2, i16 %test_x, i3 1, i16 %select_ln15, i3 0, i16 %select_ln15_1, i16 0, i3 %sel_tmp6" [../src/triangle.cpp:15->../src/main.cpp:171]   --->   Operation 454 'sparsemux' 'phi_ln' <Predicate = (!last_signal_load)> <Delay = 1.70> <CoreInst = "SparseMux">   --->   Core 132 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 455 [1/1] (0.00ns)   --->   "%bitcast_ln716_1 = bitcast i64 %pf_1" [../src/main.cpp:169]   --->   Operation 455 'bitcast' 'bitcast_ln716_1' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_27 : Operation 456 [1/1] (0.00ns)   --->   "%trunc_ln169 = trunc i64 %bitcast_ln716_1" [../src/main.cpp:169]   --->   Operation 456 'trunc' 'trunc_ln169' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_27 : Operation 457 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln716_1, i32 63" [../src/main.cpp:169]   --->   Operation 457 'bitselect' 'tmp_11' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_27 : Operation 458 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln716_1, i32 52, i32 62" [../src/main.cpp:169]   --->   Operation 458 'partselect' 'tmp_12' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_27 : Operation 459 [1/1] (0.00ns)   --->   "%zext_ln169 = zext i11 %tmp_12" [../src/main.cpp:169]   --->   Operation 459 'zext' 'zext_ln169' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_27 : Operation 460 [1/1] (0.00ns)   --->   "%trunc_ln169_1 = trunc i64 %bitcast_ln716_1" [../src/main.cpp:169]   --->   Operation 460 'trunc' 'trunc_ln169_1' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_27 : Operation 461 [1/1] (0.00ns)   --->   "%zext_ln169_1_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln169_1" [../src/main.cpp:169]   --->   Operation 461 'bitconcatenate' 'zext_ln169_1_cast' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_27 : Operation 462 [1/1] (0.00ns)   --->   "%zext_ln169_1 = zext i53 %zext_ln169_1_cast" [../src/main.cpp:169]   --->   Operation 462 'zext' 'zext_ln169_1' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_27 : Operation 463 [1/1] (3.23ns)   --->   "%sub_ln169 = sub i54 0, i54 %zext_ln169_1" [../src/main.cpp:169]   --->   Operation 463 'sub' 'sub_ln169' <Predicate = (!last_signal_load)> <Delay = 3.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 464 [1/1] (0.94ns)   --->   "%select_ln169 = select i1 %tmp_11, i54 %sub_ln169, i54 %zext_ln169_1" [../src/main.cpp:169]   --->   Operation 464 'select' 'select_ln169' <Predicate = (!last_signal_load)> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 465 [1/1] (3.49ns)   --->   "%icmp_ln169 = icmp_eq  i63 %trunc_ln169, i63 0" [../src/main.cpp:169]   --->   Operation 465 'icmp' 'icmp_ln169' <Predicate = (!last_signal_load)> <Delay = 3.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 466 [1/1] (1.54ns)   --->   "%sub_ln169_1 = sub i12 1075, i12 %zext_ln169" [../src/main.cpp:169]   --->   Operation 466 'sub' 'sub_ln169_1' <Predicate = (!last_signal_load)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 467 [1/1] (0.00ns)   --->   "%trunc_ln169_2 = trunc i12 %sub_ln169_1" [../src/main.cpp:169]   --->   Operation 467 'trunc' 'trunc_ln169_2' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_27 : Operation 468 [1/1] (1.54ns)   --->   "%icmp_ln169_1 = icmp_sgt  i12 %sub_ln169_1, i12 12" [../src/main.cpp:169]   --->   Operation 468 'icmp' 'icmp_ln169_1' <Predicate = (!last_signal_load)> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 469 [1/1] (1.63ns)   --->   "%add_ln169 = add i11 %trunc_ln169_2, i11 2036" [../src/main.cpp:169]   --->   Operation 469 'add' 'add_ln169' <Predicate = (!last_signal_load)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 470 [1/1] (1.63ns)   --->   "%sub_ln169_2 = sub i11 12, i11 %trunc_ln169_2" [../src/main.cpp:169]   --->   Operation 470 'sub' 'sub_ln169_2' <Predicate = (!last_signal_load)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 471 [1/1] (0.69ns)   --->   "%select_ln169_1 = select i1 %icmp_ln169_1, i11 %add_ln169, i11 %sub_ln169_2" [../src/main.cpp:169]   --->   Operation 471 'select' 'select_ln169_1' <Predicate = (!last_signal_load)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 472 [1/1] (1.54ns)   --->   "%icmp_ln169_2 = icmp_eq  i12 %sub_ln169_1, i12 12" [../src/main.cpp:169]   --->   Operation 472 'icmp' 'icmp_ln169_2' <Predicate = (!last_signal_load)> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 473 [1/1] (0.00ns)   --->   "%test_y = trunc i54 %select_ln169" [../src/triangle.cpp:15->../src/main.cpp:171]   --->   Operation 473 'trunc' 'test_y' <Predicate = (!last_signal_load)> <Delay = 0.00>

State 28 <SV = 27> <Delay = 7.31>
ST_28 : Operation 474 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln14 = add i35 %shl_i_i16_i609_i_cast_cast, i35 %sext_ln14" [../src/rotate_move.cpp:14->../src/main.cpp:107]   --->   Operation 474 'add' 'add_ln14' <Predicate = (!last_signal_load)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 475 [1/1] (0.00ns)   --->   "%sext_ln14_3 = sext i35 %add_ln14" [../src/rotate_move.cpp:14->../src/main.cpp:107]   --->   Operation 475 'sext' 'sext_ln14_3' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_28 : Operation 476 [1/1] (0.00ns)   --->   "%sext_ln14_4 = sext i35 %add_ln14_1" [../src/rotate_move.cpp:14->../src/main.cpp:107]   --->   Operation 476 'sext' 'sext_ln14_4' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_28 : Operation 477 [1/1] (2.67ns)   --->   "%s1 = add i36 %sext_ln14_4, i36 %sext_ln14_3" [../src/rotate_move.cpp:14->../src/main.cpp:107]   --->   Operation 477 'add' 's1' <Predicate = (!last_signal_load)> <Delay = 2.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 478 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i25 @_ssdm_op_PartSelect.i25.i36.i32.i32, i36 %s1, i32 11, i32 35" [../src/rotate_move.cpp:18->../src/main.cpp:107]   --->   Operation 478 'partselect' 'trunc_ln' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_28 : Operation 479 [1/3] (0.00ns) (grouped into DSP with root node add_ln14_3)   --->   "%mul_ln14_3 = mul i34 %zext_ln14_3, i34 %i_a11_cast_cast" [../src/rotate_move.cpp:14->../src/main.cpp:107]   --->   Operation 479 'mul' 'mul_ln14_3' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 480 [1/1] (0.00ns) (grouped into DSP with root node add_ln14_3)   --->   "%sext_ln14_5 = sext i34 %mul_ln14_3" [../src/rotate_move.cpp:14->../src/main.cpp:107]   --->   Operation 480 'sext' 'sext_ln14_5' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_28 : Operation 481 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln14_3 = add i35 %shl_i_i16_i609_i_cast_cast, i35 %sext_ln14_5" [../src/rotate_move.cpp:14->../src/main.cpp:107]   --->   Operation 481 'add' 'add_ln14_3' <Predicate = (!last_signal_load)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 482 [2/3] (1.05ns) (grouped into DSP with root node add_ln14_6)   --->   "%mul_ln14_6 = mul i34 %zext_ln14_6, i34 %i_a11_cast_cast" [../src/rotate_move.cpp:14->../src/main.cpp:107]   --->   Operation 482 'mul' 'mul_ln14_6' <Predicate = (!last_signal_load)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 483 [1/1] (1.63ns)   --->   "%icmp_ln169_3 = icmp_ult  i11 %select_ln169_1, i11 54" [../src/main.cpp:169]   --->   Operation 483 'icmp' 'icmp_ln169_3' <Predicate = (!last_signal_load)> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 484 [1/1] (0.00ns)   --->   "%zext_ln169_2 = zext i11 %select_ln169_1" [../src/main.cpp:169]   --->   Operation 484 'zext' 'zext_ln169_2' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_28 : Operation 485 [1/1] (4.61ns)   --->   "%ashr_ln169 = ashr i54 %select_ln169, i54 %zext_ln169_2" [../src/main.cpp:169]   --->   Operation 485 'ashr' 'ashr_ln169' <Predicate = (!last_signal_load)> <Delay = 4.61> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 486 [1/1] (0.00ns) (grouped into LUT with out node select_ln15_2)   --->   "%trunc_ln15_3 = trunc i54 %ashr_ln169" [../src/triangle.cpp:15->../src/main.cpp:171]   --->   Operation 486 'trunc' 'trunc_ln15_3' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_28 : Operation 487 [1/1] (0.00ns) (grouped into LUT with out node select_ln15_2)   --->   "%select_ln15_5 = select i1 %tmp_11, i16 65535, i16 0" [../src/triangle.cpp:15->../src/main.cpp:171]   --->   Operation 487 'select' 'select_ln15_5' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 488 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln15_2 = select i1 %icmp_ln169_3, i16 %trunc_ln15_3, i16 %select_ln15_5" [../src/triangle.cpp:15->../src/main.cpp:171]   --->   Operation 488 'select' 'select_ln15_2' <Predicate = (!last_signal_load)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 489 [1/1] (1.63ns)   --->   "%icmp_ln169_4 = icmp_ult  i11 %select_ln169_1, i11 26" [../src/main.cpp:169]   --->   Operation 489 'icmp' 'icmp_ln169_4' <Predicate = (!last_signal_load)> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 490 [1/1] (0.00ns)   --->   "%select_ln169_1cast = zext i11 %select_ln169_1" [../src/main.cpp:169]   --->   Operation 490 'zext' 'select_ln169_1cast' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_28 : Operation 491 [1/1] (3.98ns)   --->   "%shl_ln169 = shl i16 %test_y, i16 %select_ln169_1cast" [../src/main.cpp:169]   --->   Operation 491 'shl' 'shl_ln169' <Predicate = (!last_signal_load)> <Delay = 3.98> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 492 [1/1] (0.80ns)   --->   "%select_ln15_3 = select i1 %icmp_ln169_4, i16 %shl_ln169, i16 0" [../src/triangle.cpp:15->../src/main.cpp:171]   --->   Operation 492 'select' 'select_ln15_3' <Predicate = (!last_signal_load)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 493 [1/1] (0.00ns) (grouped into LUT with out node and_ln169)   --->   "%xor_ln169 = xor i1 %icmp_ln169, i1 1" [../src/main.cpp:169]   --->   Operation 493 'xor' 'xor_ln169' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 494 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln169 = and i1 %icmp_ln169_2, i1 %xor_ln169" [../src/main.cpp:169]   --->   Operation 494 'and' 'and_ln169' <Predicate = (!last_signal_load)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 495 [1/1] (0.00ns) (grouped into LUT with out node and_ln169_1)   --->   "%or_ln169 = or i1 %icmp_ln169, i1 %icmp_ln169_2" [../src/main.cpp:169]   --->   Operation 495 'or' 'or_ln169' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 496 [1/1] (0.00ns) (grouped into LUT with out node and_ln169_1)   --->   "%xor_ln169_1 = xor i1 %or_ln169, i1 1" [../src/main.cpp:169]   --->   Operation 496 'xor' 'xor_ln169_1' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 497 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln169_1 = and i1 %icmp_ln169_1, i1 %xor_ln169_1" [../src/main.cpp:169]   --->   Operation 497 'and' 'and_ln169_1' <Predicate = (!last_signal_load)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 498 [1/1] (0.00ns)   --->   "%sel_tmp = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1, i1 %icmp_ln169, i1 %and_ln169, i1 %and_ln169_1" [../src/main.cpp:169]   --->   Operation 498 'bitconcatenate' 'sel_tmp' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_28 : Operation 499 [1/1] (1.70ns)   --->   "%phi_ln15_1 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i3, i3 4, i16 0, i3 2, i16 %test_y, i3 1, i16 %select_ln15_2, i3 0, i16 %select_ln15_3, i16 0, i3 %sel_tmp" [../src/triangle.cpp:15->../src/main.cpp:171]   --->   Operation 499 'sparsemux' 'phi_ln15_1' <Predicate = (!last_signal_load)> <Delay = 1.70> <CoreInst = "SparseMux">   --->   Core 132 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 4.77>
ST_29 : Operation 500 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln14_3 = add i35 %shl_i_i16_i609_i_cast_cast, i35 %sext_ln14_5" [../src/rotate_move.cpp:14->../src/main.cpp:107]   --->   Operation 500 'add' 'add_ln14_3' <Predicate = (!last_signal_load)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 501 [1/1] (0.00ns)   --->   "%sext_ln14_8 = sext i35 %add_ln14_3" [../src/rotate_move.cpp:14->../src/main.cpp:107]   --->   Operation 501 'sext' 'sext_ln14_8' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_29 : Operation 502 [1/1] (0.00ns)   --->   "%sext_ln14_9 = sext i35 %add_ln14_4" [../src/rotate_move.cpp:14->../src/main.cpp:107]   --->   Operation 502 'sext' 'sext_ln14_9' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_29 : Operation 503 [1/1] (2.67ns)   --->   "%s1_1 = add i36 %sext_ln14_9, i36 %sext_ln14_8" [../src/rotate_move.cpp:14->../src/main.cpp:107]   --->   Operation 503 'add' 's1_1' <Predicate = (!last_signal_load)> <Delay = 2.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 504 [1/1] (0.00ns)   --->   "%trunc_ln18_1 = partselect i25 @_ssdm_op_PartSelect.i25.i36.i32.i32, i36 %s1_1, i32 11, i32 35" [../src/rotate_move.cpp:18->../src/main.cpp:107]   --->   Operation 504 'partselect' 'trunc_ln18_1' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_29 : Operation 505 [1/3] (0.00ns) (grouped into DSP with root node add_ln14_6)   --->   "%mul_ln14_6 = mul i34 %zext_ln14_6, i34 %i_a11_cast_cast" [../src/rotate_move.cpp:14->../src/main.cpp:107]   --->   Operation 505 'mul' 'mul_ln14_6' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 506 [1/1] (0.00ns) (grouped into DSP with root node add_ln14_6)   --->   "%sext_ln14_10 = sext i34 %mul_ln14_6" [../src/rotate_move.cpp:14->../src/main.cpp:107]   --->   Operation 506 'sext' 'sext_ln14_10' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_29 : Operation 507 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln14_6 = add i35 %shl_i_i16_i609_i_cast_cast, i35 %sext_ln14_10" [../src/rotate_move.cpp:14->../src/main.cpp:107]   --->   Operation 507 'add' 'add_ln14_6' <Predicate = (!last_signal_load)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 508 [1/1] (2.07ns)   --->   "%dx1 = sub i16 %trunc_ln15_6, i16 %trunc_ln15_7" [../src/triangle.cpp:15->../src/main.cpp:171]   --->   Operation 508 'sub' 'dx1' <Predicate = (!last_signal_load)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 509 [1/1] (2.07ns)   --->   "%dy1 = sub i16 %phi_ln15_1, i16 %trunc_ln15_8" [../src/triangle.cpp:15->../src/main.cpp:171]   --->   Operation 509 'sub' 'dy1' <Predicate = (!last_signal_load)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 510 [1/1] (2.07ns)   --->   "%dy2 = sub i16 %trunc_ln15_9, i16 %trunc_ln15_8" [../src/triangle.cpp:15->../src/main.cpp:171]   --->   Operation 510 'sub' 'dy2' <Predicate = (!last_signal_load)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 511 [1/1] (2.07ns)   --->   "%dx2 = sub i16 %phi_ln, i16 %trunc_ln15_7" [../src/triangle.cpp:15->../src/main.cpp:171]   --->   Operation 511 'sub' 'dx2' <Predicate = (!last_signal_load)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 512 [1/1] (2.07ns)   --->   "%dx3 = sub i16 %trunc_ln6, i16 %trunc_ln15_6" [../src/triangle.cpp:16->../src/main.cpp:171]   --->   Operation 512 'sub' 'dx3' <Predicate = (!last_signal_load)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 513 [1/1] (2.07ns)   --->   "%dy3 = sub i16 %phi_ln15_1, i16 %trunc_ln15_9" [../src/triangle.cpp:16->../src/main.cpp:171]   --->   Operation 513 'sub' 'dy3' <Predicate = (!last_signal_load)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 514 [1/1] (2.07ns)   --->   "%dy4 = sub i16 %trunc_ln16_1, i16 %trunc_ln15_9" [../src/triangle.cpp:16->../src/main.cpp:171]   --->   Operation 514 'sub' 'dy4' <Predicate = (!last_signal_load)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 515 [1/1] (2.07ns)   --->   "%dx4 = sub i16 %phi_ln, i16 %trunc_ln15_6" [../src/triangle.cpp:16->../src/main.cpp:171]   --->   Operation 515 'sub' 'dx4' <Predicate = (!last_signal_load)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 516 [1/1] (2.07ns)   --->   "%dx5 = sub i16 %trunc_ln15_7, i16 %trunc_ln6" [../src/triangle.cpp:17->../src/main.cpp:171]   --->   Operation 516 'sub' 'dx5' <Predicate = (!last_signal_load)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 517 [1/1] (2.07ns)   --->   "%dy5 = sub i16 %phi_ln15_1, i16 %trunc_ln16_1" [../src/triangle.cpp:17->../src/main.cpp:171]   --->   Operation 517 'sub' 'dy5' <Predicate = (!last_signal_load)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 518 [1/1] (2.07ns)   --->   "%dy6 = sub i16 %trunc_ln15_8, i16 %trunc_ln16_1" [../src/triangle.cpp:17->../src/main.cpp:171]   --->   Operation 518 'sub' 'dy6' <Predicate = (!last_signal_load)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 519 [1/1] (2.07ns)   --->   "%dx6 = sub i16 %phi_ln, i16 %trunc_ln6" [../src/triangle.cpp:17->../src/main.cpp:171]   --->   Operation 519 'sub' 'dx6' <Predicate = (!last_signal_load)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 520 [1/1] (0.00ns)   --->   "%sext_ln32_2 = sext i16 %dy2" [../src/triangle.cpp:32->../src/main.cpp:171]   --->   Operation 520 'sext' 'sext_ln32_2' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_29 : Operation 521 [1/1] (0.00ns)   --->   "%sext_ln32_3 = sext i16 %dx2" [../src/triangle.cpp:32->../src/main.cpp:171]   --->   Operation 521 'sext' 'sext_ln32_3' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_29 : Operation 522 [3/3] (1.05ns) (grouped into DSP with root node sub_ln32)   --->   "%mul_ln32_1 = mul i28 %sext_ln32_3, i28 %sext_ln32_2" [../src/triangle.cpp:32->../src/main.cpp:171]   --->   Operation 522 'mul' 'mul_ln32_1' <Predicate = (!last_signal_load)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 523 [1/1] (0.00ns)   --->   "%sext_ln33_2 = sext i16 %dy4" [../src/triangle.cpp:33->../src/main.cpp:171]   --->   Operation 523 'sext' 'sext_ln33_2' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_29 : Operation 524 [1/1] (0.00ns)   --->   "%sext_ln33_3 = sext i16 %dx4" [../src/triangle.cpp:33->../src/main.cpp:171]   --->   Operation 524 'sext' 'sext_ln33_3' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_29 : Operation 525 [3/3] (1.05ns) (grouped into DSP with root node sub_ln33)   --->   "%mul_ln33_1 = mul i28 %sext_ln33_3, i28 %sext_ln33_2" [../src/triangle.cpp:33->../src/main.cpp:171]   --->   Operation 525 'mul' 'mul_ln33_1' <Predicate = (!last_signal_load)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 30 <SV = 29> <Delay = 5.58>
ST_30 : Operation 526 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln14_6 = add i35 %shl_i_i16_i609_i_cast_cast, i35 %sext_ln14_10" [../src/rotate_move.cpp:14->../src/main.cpp:107]   --->   Operation 526 'add' 'add_ln14_6' <Predicate = (!last_signal_load)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 527 [1/1] (0.00ns)   --->   "%sext_ln14_13 = sext i35 %add_ln14_6" [../src/rotate_move.cpp:14->../src/main.cpp:107]   --->   Operation 527 'sext' 'sext_ln14_13' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_30 : Operation 528 [1/1] (0.00ns)   --->   "%sext_ln14_14 = sext i35 %add_ln14_7" [../src/rotate_move.cpp:14->../src/main.cpp:107]   --->   Operation 528 'sext' 'sext_ln14_14' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_30 : Operation 529 [1/1] (2.67ns)   --->   "%s1_2 = add i36 %sext_ln14_14, i36 %sext_ln14_13" [../src/rotate_move.cpp:14->../src/main.cpp:107]   --->   Operation 529 'add' 's1_2' <Predicate = (!last_signal_load)> <Delay = 2.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 530 [1/1] (0.00ns)   --->   "%trunc_ln18_2 = partselect i25 @_ssdm_op_PartSelect.i25.i36.i32.i32, i36 %s1_2, i32 11, i32 35" [../src/rotate_move.cpp:18->../src/main.cpp:107]   --->   Operation 530 'partselect' 'trunc_ln18_2' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_30 : Operation 531 [1/1] (0.00ns)   --->   "%sext_ln162 = sext i25 %trunc_ln" [../src/main.cpp:162]   --->   Operation 531 'sext' 'sext_ln162' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_30 : Operation 532 [1/1] (0.00ns)   --->   "%sext_ln162_1 = sext i25 %trunc_ln18_1" [../src/main.cpp:162]   --->   Operation 532 'sext' 'sext_ln162_1' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_30 : Operation 533 [1/1] (2.34ns)   --->   "%add_ln162 = add i26 %sext_ln162_1, i26 %sext_ln162" [../src/main.cpp:162]   --->   Operation 533 'add' 'add_ln162' <Predicate = (!last_signal_load)> <Delay = 2.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 534 [1/1] (0.00ns)   --->   "%sext_ln32 = sext i16 %dx1" [../src/triangle.cpp:32->../src/main.cpp:171]   --->   Operation 534 'sext' 'sext_ln32' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_30 : Operation 535 [1/1] (0.00ns)   --->   "%sext_ln32_1 = sext i16 %dy1" [../src/triangle.cpp:32->../src/main.cpp:171]   --->   Operation 535 'sext' 'sext_ln32_1' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_30 : Operation 536 [1/1] (5.58ns)   --->   "%mul_ln32 = mul i28 %sext_ln32_1, i28 %sext_ln32" [../src/triangle.cpp:32->../src/main.cpp:171]   --->   Operation 536 'mul' 'mul_ln32' <Predicate = (!last_signal_load)> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 537 [2/3] (1.05ns) (grouped into DSP with root node sub_ln32)   --->   "%mul_ln32_1 = mul i28 %sext_ln32_3, i28 %sext_ln32_2" [../src/triangle.cpp:32->../src/main.cpp:171]   --->   Operation 537 'mul' 'mul_ln32_1' <Predicate = (!last_signal_load)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 538 [1/1] (0.00ns)   --->   "%sext_ln33 = sext i16 %dx3" [../src/triangle.cpp:33->../src/main.cpp:171]   --->   Operation 538 'sext' 'sext_ln33' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_30 : Operation 539 [1/1] (0.00ns)   --->   "%sext_ln33_1 = sext i16 %dy3" [../src/triangle.cpp:33->../src/main.cpp:171]   --->   Operation 539 'sext' 'sext_ln33_1' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_30 : Operation 540 [1/1] (5.58ns)   --->   "%mul_ln33 = mul i28 %sext_ln33_1, i28 %sext_ln33" [../src/triangle.cpp:33->../src/main.cpp:171]   --->   Operation 540 'mul' 'mul_ln33' <Predicate = (!last_signal_load)> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 541 [2/3] (1.05ns) (grouped into DSP with root node sub_ln33)   --->   "%mul_ln33_1 = mul i28 %sext_ln33_3, i28 %sext_ln33_2" [../src/triangle.cpp:33->../src/main.cpp:171]   --->   Operation 541 'mul' 'mul_ln33_1' <Predicate = (!last_signal_load)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 542 [1/1] (0.00ns)   --->   "%sext_ln34_2 = sext i16 %dy6" [../src/triangle.cpp:34->../src/main.cpp:171]   --->   Operation 542 'sext' 'sext_ln34_2' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_30 : Operation 543 [1/1] (0.00ns)   --->   "%sext_ln34_3 = sext i16 %dx6" [../src/triangle.cpp:34->../src/main.cpp:171]   --->   Operation 543 'sext' 'sext_ln34_3' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_30 : Operation 544 [3/3] (1.05ns) (grouped into DSP with root node sub_ln34)   --->   "%mul_ln34_1 = mul i28 %sext_ln34_3, i28 %sext_ln34_2" [../src/triangle.cpp:34->../src/main.cpp:171]   --->   Operation 544 'mul' 'mul_ln34_1' <Predicate = (!last_signal_load)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 545 [1/1] (0.00ns)   --->   "%trunc_ln21 = trunc i2 %center_x_mod3" [../src/get_index.cpp:21->../src/main.cpp:187]   --->   Operation 545 'trunc' 'trunc_ln21' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_30 : Operation 546 [1/1] (1.82ns)   --->   "%neighbor_x = add i9 %low_center_x, i9 511" [../src/get_index.cpp:21->../src/main.cpp:187]   --->   Operation 546 'add' 'neighbor_x' <Predicate = (!last_signal_load)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 547 [1/1] (1.58ns)   --->   "%x_mod3 = sparsemux i2 @_ssdm_op_SparseMux.ap_auto.3i2.i2.i2, i2 0, i2 2, i2 1, i2 0, i2 2, i2 1, i2 0, i2 %trunc_ln21" [../src/get_index.cpp:23->../src/main.cpp:187]   --->   Operation 547 'sparsemux' 'x_mod3' <Predicate = (!last_signal_load)> <Delay = 1.58> <CoreInst = "SparseMux">   --->   Core 132 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 548 [1/1] (1.82ns)   --->   "%neighbor_x_2 = add i9 %low_center_x, i9 1" [../src/get_index.cpp:21->../src/main.cpp:187]   --->   Operation 548 'add' 'neighbor_x_2' <Predicate = (!last_signal_load)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 549 [1/1] (1.58ns)   --->   "%conv3_i_i62_1_i_cast850_cast970_cast = sparsemux i2 @_ssdm_op_SparseMux.ap_auto.3i2.i2.i2, i2 0, i2 0, i2 1, i2 1, i2 2, i2 2, i2 0, i2 %trunc_ln21" [../src/get_index.cpp:23->../src/main.cpp:187]   --->   Operation 549 'sparsemux' 'conv3_i_i62_1_i_cast850_cast970_cast' <Predicate = (!last_signal_load)> <Delay = 1.58> <CoreInst = "SparseMux">   --->   Core 132 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 550 [1/1] (1.58ns)   --->   "%x_mod3_1 = sparsemux i2 @_ssdm_op_SparseMux.ap_auto.3i2.i2.i2, i2 0, i2 1, i2 1, i2 2, i2 2, i2 0, i2 0, i2 %trunc_ln21" [../src/get_index.cpp:23->../src/main.cpp:187]   --->   Operation 550 'sparsemux' 'x_mod3_1' <Predicate = (!last_signal_load)> <Delay = 1.58> <CoreInst = "SparseMux">   --->   Core 132 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.44>
ST_31 : Operation 551 [1/1] (0.00ns)   --->   "%sext_ln162_2 = sext i26 %add_ln162" [../src/main.cpp:162]   --->   Operation 551 'sext' 'sext_ln162_2' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_31 : Operation 552 [1/1] (0.00ns)   --->   "%sext_ln162_3 = sext i25 %trunc_ln18_2" [../src/main.cpp:162]   --->   Operation 552 'sext' 'sext_ln162_3' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_31 : Operation 553 [1/1] (2.37ns)   --->   "%add_ln162_1 = add i27 %sext_ln162_2, i27 %sext_ln162_3" [../src/main.cpp:162]   --->   Operation 553 'add' 'add_ln162_1' <Predicate = (!last_signal_load)> <Delay = 2.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 554 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %add_ln162_1, i32 26" [../src/main.cpp:162]   --->   Operation 554 'bitselect' 'tmp_4' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_31 : Operation 555 [1/3] (0.00ns) (grouped into DSP with root node sub_ln32)   --->   "%mul_ln32_1 = mul i28 %sext_ln32_3, i28 %sext_ln32_2" [../src/triangle.cpp:32->../src/main.cpp:171]   --->   Operation 555 'mul' 'mul_ln32_1' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 556 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln32 = sub i28 %mul_ln32, i28 %mul_ln32_1" [../src/triangle.cpp:32->../src/main.cpp:171]   --->   Operation 556 'sub' 'sub_ln32' <Predicate = (!last_signal_load)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 557 [1/3] (0.00ns) (grouped into DSP with root node sub_ln33)   --->   "%mul_ln33_1 = mul i28 %sext_ln33_3, i28 %sext_ln33_2" [../src/triangle.cpp:33->../src/main.cpp:171]   --->   Operation 557 'mul' 'mul_ln33_1' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 558 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln33 = sub i28 %mul_ln33, i28 %mul_ln33_1" [../src/triangle.cpp:33->../src/main.cpp:171]   --->   Operation 558 'sub' 'sub_ln33' <Predicate = (!last_signal_load)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 559 [1/1] (0.00ns)   --->   "%sext_ln34 = sext i16 %dx5" [../src/triangle.cpp:34->../src/main.cpp:171]   --->   Operation 559 'sext' 'sext_ln34' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_31 : Operation 560 [1/1] (0.00ns)   --->   "%sext_ln34_1 = sext i16 %dy5" [../src/triangle.cpp:34->../src/main.cpp:171]   --->   Operation 560 'sext' 'sext_ln34_1' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_31 : Operation 561 [1/1] (5.58ns)   --->   "%mul_ln34 = mul i28 %sext_ln34_1, i28 %sext_ln34" [../src/triangle.cpp:34->../src/main.cpp:171]   --->   Operation 561 'mul' 'mul_ln34' <Predicate = (!last_signal_load)> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 562 [2/3] (1.05ns) (grouped into DSP with root node sub_ln34)   --->   "%mul_ln34_1 = mul i28 %sext_ln34_3, i28 %sext_ln34_2" [../src/triangle.cpp:34->../src/main.cpp:171]   --->   Operation 562 'mul' 'mul_ln34_1' <Predicate = (!last_signal_load)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 563 [1/1] (0.00ns)   --->   "%trunc_ln21_1 = trunc i2 %center_y_mod3" [../src/get_index.cpp:21->../src/main.cpp:187]   --->   Operation 563 'trunc' 'trunc_ln21_1' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_31 : Operation 564 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i9 %neighbor_x" [../src/get_index.cpp:23->../src/main.cpp:187]   --->   Operation 564 'zext' 'zext_ln23' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_31 : Operation 565 [1/1] (0.00ns)   --->   "%zext_ln23_1 = zext i2 %x_mod3" [../src/get_index.cpp:23->../src/main.cpp:187]   --->   Operation 565 'zext' 'zext_ln23_1' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_31 : Operation 566 [1/1] (1.82ns)   --->   "%sub_ln23 = sub i10 %zext_ln23, i10 %zext_ln23_1" [../src/get_index.cpp:23->../src/main.cpp:187]   --->   Operation 566 'sub' 'sub_ln23' <Predicate = (!last_signal_load)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 567 [1/1] (0.00ns)   --->   "%sext_ln23 = sext i10 %sub_ln23" [../src/get_index.cpp:23->../src/main.cpp:187]   --->   Operation 567 'sext' 'sext_ln23' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_31 : Operation 568 [1/1] (5.62ns)   --->   "%mul_ln23 = mul i22 %sext_ln23, i22 1366" [../src/get_index.cpp:23->../src/main.cpp:187]   --->   Operation 568 'mul' 'mul_ln23' <Predicate = (!last_signal_load)> <Delay = 5.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 569 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i22 %mul_ln23" [../src/get_index.cpp:23->../src/main.cpp:187]   --->   Operation 569 'trunc' 'trunc_ln23' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_31 : Operation 570 [1/1] (0.00ns)   --->   "%tmp_45 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %sub_ln23, i32 9" [../src/get_index.cpp:23->../src/main.cpp:187]   --->   Operation 570 'bitselect' 'tmp_45' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_31 : Operation 571 [1/1] (0.00ns)   --->   "%tmp_63_cast = partselect i7 @_ssdm_op_PartSelect.i7.i22.i32.i32, i22 %mul_ln23, i32 12, i32 18" [../src/get_index.cpp:23->../src/main.cpp:187]   --->   Operation 571 'partselect' 'tmp_63_cast' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_31 : Operation 572 [1/1] (1.82ns)   --->   "%neighbor_y = add i9 %low_center_y, i9 511" [../src/get_index.cpp:28->../src/main.cpp:187]   --->   Operation 572 'add' 'neighbor_y' <Predicate = (!last_signal_load)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 573 [1/1] (1.58ns)   --->   "%y_mod3 = sparsemux i2 @_ssdm_op_SparseMux.ap_auto.3i2.i2.i2, i2 0, i2 2, i2 1, i2 0, i2 2, i2 1, i2 0, i2 %trunc_ln21_1" [../src/get_index.cpp:35->../src/main.cpp:187]   --->   Operation 573 'sparsemux' 'y_mod3' <Predicate = (!last_signal_load)> <Delay = 1.58> <CoreInst = "SparseMux">   --->   Core 132 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 574 [1/1] (1.82ns)   --->   "%neighbor_y_2 = add i9 %low_center_y, i9 1" [../src/get_index.cpp:28->../src/main.cpp:187]   --->   Operation 574 'add' 'neighbor_y_2' <Predicate = (!last_signal_load)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 575 [1/1] (0.00ns)   --->   "%zext_ln23_2 = zext i9 %low_center_x" [../src/get_index.cpp:23->../src/main.cpp:187]   --->   Operation 575 'zext' 'zext_ln23_2' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_31 : Operation 576 [1/1] (1.58ns)   --->   "%y_mod3_1 = sparsemux i2 @_ssdm_op_SparseMux.ap_auto.3i2.i2.i2, i2 0, i2 0, i2 1, i2 1, i2 2, i2 2, i2 0, i2 %trunc_ln21_1" [../src/get_index.cpp:35->../src/main.cpp:187]   --->   Operation 576 'sparsemux' 'y_mod3_1' <Predicate = (!last_signal_load)> <Delay = 1.58> <CoreInst = "SparseMux">   --->   Core 132 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 577 [1/1] (1.58ns)   --->   "%y_mod3_2 = sparsemux i2 @_ssdm_op_SparseMux.ap_auto.3i2.i2.i2, i2 0, i2 1, i2 1, i2 2, i2 2, i2 0, i2 0, i2 %trunc_ln21_1" [../src/get_index.cpp:35->../src/main.cpp:187]   --->   Operation 577 'sparsemux' 'y_mod3_2' <Predicate = (!last_signal_load)> <Delay = 1.58> <CoreInst = "SparseMux">   --->   Core 132 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 578 [1/1] (0.00ns)   --->   "%zext_ln23_3 = zext i2 %conv3_i_i62_1_i_cast850_cast970_cast" [../src/get_index.cpp:23->../src/main.cpp:187]   --->   Operation 578 'zext' 'zext_ln23_3' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_31 : Operation 579 [1/1] (1.82ns)   --->   "%sub_ln23_1 = sub i10 %zext_ln23_2, i10 %zext_ln23_3" [../src/get_index.cpp:23->../src/main.cpp:187]   --->   Operation 579 'sub' 'sub_ln23_1' <Predicate = (!last_signal_load)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 580 [1/1] (0.00ns)   --->   "%sext_ln23_1 = sext i10 %sub_ln23_1" [../src/get_index.cpp:23->../src/main.cpp:187]   --->   Operation 580 'sext' 'sext_ln23_1' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_31 : Operation 581 [1/1] (5.62ns)   --->   "%mul_ln23_1 = mul i22 %sext_ln23_1, i22 1366" [../src/get_index.cpp:23->../src/main.cpp:187]   --->   Operation 581 'mul' 'mul_ln23_1' <Predicate = (!last_signal_load)> <Delay = 5.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 582 [1/1] (0.00ns)   --->   "%trunc_ln23_1 = trunc i22 %mul_ln23_1" [../src/get_index.cpp:23->../src/main.cpp:187]   --->   Operation 582 'trunc' 'trunc_ln23_1' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_31 : Operation 583 [1/1] (0.00ns)   --->   "%tmp_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %sub_ln23_1, i32 9" [../src/get_index.cpp:23->../src/main.cpp:187]   --->   Operation 583 'bitselect' 'tmp_49' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_31 : Operation 584 [1/1] (0.00ns)   --->   "%tmp_79_cast = partselect i7 @_ssdm_op_PartSelect.i7.i22.i32.i32, i22 %mul_ln23_1, i32 12, i32 18" [../src/get_index.cpp:23->../src/main.cpp:187]   --->   Operation 584 'partselect' 'tmp_79_cast' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_31 : Operation 585 [1/1] (0.00ns)   --->   "%zext_ln23_4 = zext i9 %neighbor_x_2" [../src/get_index.cpp:23->../src/main.cpp:187]   --->   Operation 585 'zext' 'zext_ln23_4' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_31 : Operation 586 [1/1] (0.00ns)   --->   "%zext_ln23_5 = zext i2 %x_mod3_1" [../src/get_index.cpp:23->../src/main.cpp:187]   --->   Operation 586 'zext' 'zext_ln23_5' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_31 : Operation 587 [1/1] (1.82ns)   --->   "%sub_ln23_2 = sub i10 %zext_ln23_4, i10 %zext_ln23_5" [../src/get_index.cpp:23->../src/main.cpp:187]   --->   Operation 587 'sub' 'sub_ln23_2' <Predicate = (!last_signal_load)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 588 [1/1] (0.00ns)   --->   "%sext_ln23_2 = sext i10 %sub_ln23_2" [../src/get_index.cpp:23->../src/main.cpp:187]   --->   Operation 588 'sext' 'sext_ln23_2' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_31 : Operation 589 [1/1] (5.62ns)   --->   "%mul_ln23_2 = mul i22 %sext_ln23_2, i22 1366" [../src/get_index.cpp:23->../src/main.cpp:187]   --->   Operation 589 'mul' 'mul_ln23_2' <Predicate = (!last_signal_load)> <Delay = 5.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 590 [1/1] (0.00ns)   --->   "%trunc_ln23_2 = trunc i22 %mul_ln23_2" [../src/get_index.cpp:23->../src/main.cpp:187]   --->   Operation 590 'trunc' 'trunc_ln23_2' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_31 : Operation 591 [1/1] (0.00ns)   --->   "%tmp_50 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %sub_ln23_2, i32 9" [../src/get_index.cpp:23->../src/main.cpp:187]   --->   Operation 591 'bitselect' 'tmp_50' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_31 : Operation 592 [1/1] (0.00ns)   --->   "%tmp_83_cast = partselect i7 @_ssdm_op_PartSelect.i7.i22.i32.i32, i22 %mul_ln23_2, i32 12, i32 18" [../src/get_index.cpp:23->../src/main.cpp:187]   --->   Operation 592 'partselect' 'tmp_83_cast' <Predicate = (!last_signal_load)> <Delay = 0.00>

State 32 <SV = 31> <Delay = 7.44>
ST_32 : Operation 593 [1/1] (0.00ns)   --->   "%sext_ln162_4 = sext i27 %add_ln162_1" [../src/main.cpp:162]   --->   Operation 593 'sext' 'sext_ln162_4' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_32 : Operation 594 [2/2] (6.91ns)   --->   "%mul_ln162 = mul i55 %sext_ln162_4, i55 178956971" [../src/main.cpp:162]   --->   Operation 594 'mul' 'mul_ln162' <Predicate = (!last_signal_load)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 595 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln32 = sub i28 %mul_ln32, i28 %mul_ln32_1" [../src/triangle.cpp:32->../src/main.cpp:171]   --->   Operation 595 'sub' 'sub_ln32' <Predicate = (!last_signal_load)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 596 [1/1] (0.00ns)   --->   "%cross1_r5 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln32, i32 12, i32 27" [../src/triangle.cpp:32->../src/main.cpp:171]   --->   Operation 596 'partselect' 'cross1_r5' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_32 : Operation 597 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln33 = sub i28 %mul_ln33, i28 %mul_ln33_1" [../src/triangle.cpp:33->../src/main.cpp:171]   --->   Operation 597 'sub' 'sub_ln33' <Predicate = (!last_signal_load)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 598 [1/1] (0.00ns)   --->   "%cross2_r5 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln33, i32 12, i32 27" [../src/triangle.cpp:33->../src/main.cpp:171]   --->   Operation 598 'partselect' 'cross2_r5' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_32 : Operation 599 [1/3] (0.00ns) (grouped into DSP with root node sub_ln34)   --->   "%mul_ln34_1 = mul i28 %sext_ln34_3, i28 %sext_ln34_2" [../src/triangle.cpp:34->../src/main.cpp:171]   --->   Operation 599 'mul' 'mul_ln34_1' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 600 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln34 = sub i28 %mul_ln34, i28 %mul_ln34_1" [../src/triangle.cpp:34->../src/main.cpp:171]   --->   Operation 600 'sub' 'sub_ln34' <Predicate = (!last_signal_load)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 601 [1/1] (2.07ns)   --->   "%cross2_r2 = add i16 %cross2_r5, i16 %dx3" [../src/triangle.cpp:39->../src/main.cpp:171]   --->   Operation 601 'add' 'cross2_r2' <Predicate = (!last_signal_load)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 602 [1/1] (2.07ns)   --->   "%cross2_r1 = add i16 %cross2_r2, i16 %dy4" [../src/triangle.cpp:39->../src/main.cpp:171]   --->   Operation 602 'add' 'cross2_r1' <Predicate = (!last_signal_load)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 603 [1/1] (2.07ns)   --->   "%cross2_r3 = sub i16 %cross2_r2, i16 %dy4" [../src/triangle.cpp:49->../src/main.cpp:171]   --->   Operation 603 'sub' 'cross2_r3' <Predicate = (!last_signal_load)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 604 [1/1] (2.07ns)   --->   "%cross2_r4 = add i16 %cross2_r5, i16 %dy4" [../src/triangle.cpp:54->../src/main.cpp:171]   --->   Operation 604 'add' 'cross2_r4' <Predicate = (!last_signal_load)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 605 [1/1] (2.07ns)   --->   "%cross2_r6 = sub i16 %cross2_r5, i16 %dy4" [../src/triangle.cpp:59->../src/main.cpp:171]   --->   Operation 605 'sub' 'cross2_r6' <Predicate = (!last_signal_load)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 606 [1/1] (2.07ns)   --->   "%cross2_r8 = sub i16 %cross2_r5, i16 %dx3" [../src/triangle.cpp:64->../src/main.cpp:171]   --->   Operation 606 'sub' 'cross2_r8' <Predicate = (!last_signal_load)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 607 [1/1] (2.07ns)   --->   "%cross2_r7 = add i16 %cross2_r8, i16 %dy4" [../src/triangle.cpp:64->../src/main.cpp:171]   --->   Operation 607 'add' 'cross2_r7' <Predicate = (!last_signal_load)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 608 [1/1] (2.07ns)   --->   "%cross2_r9 = sub i16 %cross2_r8, i16 %dy4" [../src/triangle.cpp:74->../src/main.cpp:171]   --->   Operation 608 'sub' 'cross2_r9' <Predicate = (!last_signal_load)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 609 [1/1] (0.00ns)   --->   "%sign2_r5 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %sub_ln33, i32 27" [../src/triangle.cpp:83->../src/main.cpp:171]   --->   Operation 609 'bitselect' 'sign2_r5' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_32 : Operation 610 [1/1] (0.00ns)   --->   "%sign2_r1 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %cross2_r1, i32 15" [../src/triangle.cpp:89->../src/main.cpp:171]   --->   Operation 610 'bitselect' 'sign2_r1' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_32 : Operation 611 [1/1] (0.00ns)   --->   "%sign2_r2 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %cross2_r2, i32 15" [../src/triangle.cpp:95->../src/main.cpp:171]   --->   Operation 611 'bitselect' 'sign2_r2' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_32 : Operation 612 [1/1] (0.00ns)   --->   "%sign2_r3 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %cross2_r3, i32 15" [../src/triangle.cpp:102->../src/main.cpp:171]   --->   Operation 612 'bitselect' 'sign2_r3' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_32 : Operation 613 [1/1] (0.00ns)   --->   "%sign2_r4 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %cross2_r4, i32 15" [../src/triangle.cpp:109->../src/main.cpp:171]   --->   Operation 613 'bitselect' 'sign2_r4' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_32 : Operation 614 [1/1] (0.00ns)   --->   "%sign2_r6 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %cross2_r6, i32 15" [../src/triangle.cpp:116->../src/main.cpp:171]   --->   Operation 614 'bitselect' 'sign2_r6' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_32 : Operation 615 [1/1] (0.00ns)   --->   "%sign2_r7 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %cross2_r7, i32 15" [../src/triangle.cpp:123->../src/main.cpp:171]   --->   Operation 615 'bitselect' 'sign2_r7' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_32 : Operation 616 [1/1] (0.00ns)   --->   "%sign2_r8 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %cross2_r8, i32 15" [../src/triangle.cpp:130->../src/main.cpp:171]   --->   Operation 616 'bitselect' 'sign2_r8' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_32 : Operation 617 [1/1] (0.00ns)   --->   "%sign2_r9 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %cross2_r9, i32 15" [../src/triangle.cpp:137->../src/main.cpp:171]   --->   Operation 617 'bitselect' 'sign2_r9' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_32 : Operation 618 [1/1] (2.22ns)   --->   "%sub_ln23_3 = sub i21 0, i21 %trunc_ln23" [../src/get_index.cpp:23->../src/main.cpp:187]   --->   Operation 618 'sub' 'sub_ln23_3' <Predicate = (!last_signal_load & tmp_45)> <Delay = 2.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 619 [1/1] (0.00ns) (grouped into LUT with out node sub_ln23_4)   --->   "%tmp_62_cast = partselect i7 @_ssdm_op_PartSelect.i7.i21.i32.i32, i21 %sub_ln23_3, i32 12, i32 18" [../src/get_index.cpp:23->../src/main.cpp:187]   --->   Operation 619 'partselect' 'tmp_62_cast' <Predicate = (!last_signal_load & tmp_45)> <Delay = 0.00>
ST_32 : Operation 620 [1/1] (0.00ns) (grouped into LUT with out node sub_ln23_4)   --->   "%select_ln23 = select i1 %tmp_45, i7 %tmp_62_cast, i7 %tmp_63_cast" [../src/get_index.cpp:23->../src/main.cpp:187]   --->   Operation 620 'select' 'select_ln23' <Predicate = (!last_signal_load & tmp_45)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 621 [1/1] (1.87ns) (out node of the LUT)   --->   "%sub_ln23_4 = sub i7 0, i7 %select_ln23" [../src/get_index.cpp:23->../src/main.cpp:187]   --->   Operation 621 'sub' 'sub_ln23_4' <Predicate = (!last_signal_load & tmp_45)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 622 [1/1] (0.99ns)   --->   "%internal_x = select i1 %tmp_45, i7 %sub_ln23_4, i7 %tmp_63_cast" [../src/get_index.cpp:23->../src/main.cpp:187]   --->   Operation 622 'select' 'internal_x' <Predicate = (!last_signal_load)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 623 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i9 %neighbor_y" [../src/get_index.cpp:35->../src/main.cpp:187]   --->   Operation 623 'zext' 'zext_ln35' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_32 : Operation 624 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i2 %y_mod3" [../src/get_index.cpp:35->../src/main.cpp:187]   --->   Operation 624 'zext' 'zext_ln35_1' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_32 : Operation 625 [1/1] (1.82ns)   --->   "%sub_ln35 = sub i10 %zext_ln35, i10 %zext_ln35_1" [../src/get_index.cpp:35->../src/main.cpp:187]   --->   Operation 625 'sub' 'sub_ln35' <Predicate = (!last_signal_load)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 626 [1/1] (0.00ns)   --->   "%sext_ln35 = sext i10 %sub_ln35" [../src/get_index.cpp:35->../src/main.cpp:187]   --->   Operation 626 'sext' 'sext_ln35' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_32 : Operation 627 [1/1] (5.62ns)   --->   "%mul_ln35 = mul i22 %sext_ln35, i22 1366" [../src/get_index.cpp:35->../src/main.cpp:187]   --->   Operation 627 'mul' 'mul_ln35' <Predicate = (!last_signal_load)> <Delay = 5.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 628 [1/1] (0.00ns)   --->   "%trunc_ln35 = trunc i22 %mul_ln35" [../src/get_index.cpp:35->../src/main.cpp:187]   --->   Operation 628 'trunc' 'trunc_ln35' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_32 : Operation 629 [1/1] (0.00ns)   --->   "%tmp_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %sub_ln35, i32 9" [../src/get_index.cpp:35->../src/main.cpp:187]   --->   Operation 629 'bitselect' 'tmp_46' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_32 : Operation 630 [1/1] (0.00ns)   --->   "%tmp_67_cast = partselect i7 @_ssdm_op_PartSelect.i7.i22.i32.i32, i22 %mul_ln35, i32 12, i32 18" [../src/get_index.cpp:35->../src/main.cpp:187]   --->   Operation 630 'partselect' 'tmp_67_cast' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_32 : Operation 631 [1/1] (0.00ns)   --->   "%zext_ln35_2 = zext i9 %low_center_y" [../src/get_index.cpp:35->../src/main.cpp:187]   --->   Operation 631 'zext' 'zext_ln35_2' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_32 : Operation 632 [1/1] (0.00ns)   --->   "%zext_ln35_3 = zext i9 %neighbor_y_2" [../src/get_index.cpp:35->../src/main.cpp:187]   --->   Operation 632 'zext' 'zext_ln35_3' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_32 : Operation 633 [1/1] (0.00ns)   --->   "%zext_ln35_4 = zext i2 %y_mod3_1" [../src/get_index.cpp:35->../src/main.cpp:187]   --->   Operation 633 'zext' 'zext_ln35_4' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_32 : Operation 634 [1/1] (1.82ns)   --->   "%sub_ln35_1 = sub i10 %zext_ln35_2, i10 %zext_ln35_4" [../src/get_index.cpp:35->../src/main.cpp:187]   --->   Operation 634 'sub' 'sub_ln35_1' <Predicate = (!last_signal_load)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 635 [1/1] (0.00ns)   --->   "%sext_ln35_1 = sext i10 %sub_ln35_1" [../src/get_index.cpp:35->../src/main.cpp:187]   --->   Operation 635 'sext' 'sext_ln35_1' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_32 : Operation 636 [1/1] (5.62ns)   --->   "%mul_ln35_1 = mul i22 %sext_ln35_1, i22 1366" [../src/get_index.cpp:35->../src/main.cpp:187]   --->   Operation 636 'mul' 'mul_ln35_1' <Predicate = (!last_signal_load)> <Delay = 5.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 637 [1/1] (0.00ns)   --->   "%trunc_ln35_1 = trunc i22 %mul_ln35_1" [../src/get_index.cpp:35->../src/main.cpp:187]   --->   Operation 637 'trunc' 'trunc_ln35_1' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_32 : Operation 638 [1/1] (0.00ns)   --->   "%tmp_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %sub_ln35_1, i32 9" [../src/get_index.cpp:35->../src/main.cpp:187]   --->   Operation 638 'bitselect' 'tmp_47' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_32 : Operation 639 [1/1] (0.00ns)   --->   "%tmp_71_cast = partselect i7 @_ssdm_op_PartSelect.i7.i22.i32.i32, i22 %mul_ln35_1, i32 12, i32 18" [../src/get_index.cpp:35->../src/main.cpp:187]   --->   Operation 639 'partselect' 'tmp_71_cast' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_32 : Operation 640 [1/1] (0.00ns)   --->   "%zext_ln35_5 = zext i2 %y_mod3_2" [../src/get_index.cpp:35->../src/main.cpp:187]   --->   Operation 640 'zext' 'zext_ln35_5' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_32 : Operation 641 [1/1] (1.82ns)   --->   "%sub_ln35_2 = sub i10 %zext_ln35_3, i10 %zext_ln35_5" [../src/get_index.cpp:35->../src/main.cpp:187]   --->   Operation 641 'sub' 'sub_ln35_2' <Predicate = (!last_signal_load)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 642 [1/1] (0.00ns)   --->   "%sext_ln35_2 = sext i10 %sub_ln35_2" [../src/get_index.cpp:35->../src/main.cpp:187]   --->   Operation 642 'sext' 'sext_ln35_2' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_32 : Operation 643 [1/1] (5.62ns)   --->   "%mul_ln35_2 = mul i22 %sext_ln35_2, i22 1366" [../src/get_index.cpp:35->../src/main.cpp:187]   --->   Operation 643 'mul' 'mul_ln35_2' <Predicate = (!last_signal_load)> <Delay = 5.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 644 [1/1] (0.00ns)   --->   "%trunc_ln35_2 = trunc i22 %mul_ln35_2" [../src/get_index.cpp:35->../src/main.cpp:187]   --->   Operation 644 'trunc' 'trunc_ln35_2' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_32 : Operation 645 [1/1] (0.00ns)   --->   "%tmp_48 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %sub_ln35_2, i32 9" [../src/get_index.cpp:35->../src/main.cpp:187]   --->   Operation 645 'bitselect' 'tmp_48' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_32 : Operation 646 [1/1] (0.00ns)   --->   "%tmp_75_cast = partselect i7 @_ssdm_op_PartSelect.i7.i22.i32.i32, i22 %mul_ln35_2, i32 12, i32 18" [../src/get_index.cpp:35->../src/main.cpp:187]   --->   Operation 646 'partselect' 'tmp_75_cast' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_32 : Operation 647 [1/1] (2.22ns)   --->   "%sub_ln23_5 = sub i21 0, i21 %trunc_ln23_1" [../src/get_index.cpp:23->../src/main.cpp:187]   --->   Operation 647 'sub' 'sub_ln23_5' <Predicate = (!last_signal_load & tmp_49)> <Delay = 2.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 648 [1/1] (0.00ns) (grouped into LUT with out node sub_ln23_6)   --->   "%tmp_78_cast = partselect i7 @_ssdm_op_PartSelect.i7.i21.i32.i32, i21 %sub_ln23_5, i32 12, i32 18" [../src/get_index.cpp:23->../src/main.cpp:187]   --->   Operation 648 'partselect' 'tmp_78_cast' <Predicate = (!last_signal_load & tmp_49)> <Delay = 0.00>
ST_32 : Operation 649 [1/1] (0.00ns) (grouped into LUT with out node sub_ln23_6)   --->   "%select_ln23_2 = select i1 %tmp_49, i7 %tmp_78_cast, i7 %tmp_79_cast" [../src/get_index.cpp:23->../src/main.cpp:187]   --->   Operation 649 'select' 'select_ln23_2' <Predicate = (!last_signal_load & tmp_49)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 650 [1/1] (1.87ns) (out node of the LUT)   --->   "%sub_ln23_6 = sub i7 0, i7 %select_ln23_2" [../src/get_index.cpp:23->../src/main.cpp:187]   --->   Operation 650 'sub' 'sub_ln23_6' <Predicate = (!last_signal_load & tmp_49)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 651 [1/1] (0.99ns)   --->   "%x_index_29 = select i1 %tmp_49, i7 %sub_ln23_6, i7 %tmp_79_cast" [../src/get_index.cpp:23->../src/main.cpp:187]   --->   Operation 651 'select' 'x_index_29' <Predicate = (!last_signal_load)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 652 [1/1] (2.22ns)   --->   "%sub_ln23_7 = sub i21 0, i21 %trunc_ln23_2" [../src/get_index.cpp:23->../src/main.cpp:187]   --->   Operation 652 'sub' 'sub_ln23_7' <Predicate = (!last_signal_load & tmp_50)> <Delay = 2.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 653 [1/1] (0.00ns) (grouped into LUT with out node sub_ln23_8)   --->   "%tmp_82_cast = partselect i7 @_ssdm_op_PartSelect.i7.i21.i32.i32, i21 %sub_ln23_7, i32 12, i32 18" [../src/get_index.cpp:23->../src/main.cpp:187]   --->   Operation 653 'partselect' 'tmp_82_cast' <Predicate = (!last_signal_load & tmp_50)> <Delay = 0.00>
ST_32 : Operation 654 [1/1] (0.00ns) (grouped into LUT with out node sub_ln23_8)   --->   "%select_ln23_4 = select i1 %tmp_50, i7 %tmp_82_cast, i7 %tmp_83_cast" [../src/get_index.cpp:23->../src/main.cpp:187]   --->   Operation 654 'select' 'select_ln23_4' <Predicate = (!last_signal_load & tmp_50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 655 [1/1] (1.87ns) (out node of the LUT)   --->   "%sub_ln23_8 = sub i7 0, i7 %select_ln23_4" [../src/get_index.cpp:23->../src/main.cpp:187]   --->   Operation 655 'sub' 'sub_ln23_8' <Predicate = (!last_signal_load & tmp_50)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 656 [1/1] (0.99ns)   --->   "%internal_x_2 = select i1 %tmp_50, i7 %sub_ln23_8, i7 %tmp_83_cast" [../src/get_index.cpp:23->../src/main.cpp:187]   --->   Operation 656 'select' 'internal_x_2' <Predicate = (!last_signal_load)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 33 <SV = 32> <Delay = 7.16>
ST_33 : Operation 657 [1/1] (0.97ns)   --->   "%face = xor i1 %tmp_2, i1 1" [../src/main.cpp:153]   --->   Operation 657 'xor' 'face' <Predicate = (!last_signal_load)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 658 [1/2] (6.91ns)   --->   "%mul_ln162 = mul i55 %sext_ln162_4, i55 178956971" [../src/main.cpp:162]   --->   Operation 658 'mul' 'mul_ln162' <Predicate = (!last_signal_load)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 659 [1/1] (0.00ns)   --->   "%tmp_24_cast = partselect i23 @_ssdm_op_PartSelect.i23.i55.i32.i32, i55 %mul_ln162, i32 29, i32 51" [../src/main.cpp:162]   --->   Operation 659 'partselect' 'tmp_24_cast' <Predicate = (!last_signal_load & !tmp_4)> <Delay = 0.00>
ST_33 : Operation 660 [1/1] (0.97ns)   --->   "%bound = and i1 %x_ok, i1 %y_ok" [../src/triangle.cpp:29->../src/main.cpp:171]   --->   Operation 660 'and' 'bound' <Predicate = (!last_signal_load)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 661 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln34 = sub i28 %mul_ln34, i28 %mul_ln34_1" [../src/triangle.cpp:34->../src/main.cpp:171]   --->   Operation 661 'sub' 'sub_ln34' <Predicate = (!last_signal_load)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 662 [1/1] (0.00ns)   --->   "%cross3_r5 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln34, i32 12, i32 27" [../src/triangle.cpp:34->../src/main.cpp:171]   --->   Operation 662 'partselect' 'cross3_r5' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_33 : Operation 663 [1/1] (2.07ns)   --->   "%cross1_r2 = add i16 %cross1_r5, i16 %dx1" [../src/triangle.cpp:38->../src/main.cpp:171]   --->   Operation 663 'add' 'cross1_r2' <Predicate = (!last_signal_load)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 664 [1/1] (2.07ns)   --->   "%cross3_r2 = add i16 %cross3_r5, i16 %dx5" [../src/triangle.cpp:40->../src/main.cpp:171]   --->   Operation 664 'add' 'cross3_r2' <Predicate = (!last_signal_load)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 665 [1/1] (2.07ns)   --->   "%cross1_r4 = add i16 %cross1_r5, i16 %dy2" [../src/triangle.cpp:53->../src/main.cpp:171]   --->   Operation 665 'add' 'cross1_r4' <Predicate = (!last_signal_load)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 666 [1/1] (2.07ns)   --->   "%cross3_r4 = add i16 %cross3_r5, i16 %dy6" [../src/triangle.cpp:55->../src/main.cpp:171]   --->   Operation 666 'add' 'cross3_r4' <Predicate = (!last_signal_load)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 667 [1/1] (2.07ns)   --->   "%cross1_r6 = sub i16 %cross1_r5, i16 %dy2" [../src/triangle.cpp:58->../src/main.cpp:171]   --->   Operation 667 'sub' 'cross1_r6' <Predicate = (!last_signal_load)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 668 [1/1] (2.07ns)   --->   "%cross3_r6 = sub i16 %cross3_r5, i16 %dy6" [../src/triangle.cpp:60->../src/main.cpp:171]   --->   Operation 668 'sub' 'cross3_r6' <Predicate = (!last_signal_load)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 669 [1/1] (2.07ns)   --->   "%cross1_r8 = sub i16 %cross1_r5, i16 %dx1" [../src/triangle.cpp:63->../src/main.cpp:171]   --->   Operation 669 'sub' 'cross1_r8' <Predicate = (!last_signal_load)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 670 [1/1] (2.07ns)   --->   "%cross3_r8 = sub i16 %cross3_r5, i16 %dx5" [../src/triangle.cpp:65->../src/main.cpp:171]   --->   Operation 670 'sub' 'cross3_r8' <Predicate = (!last_signal_load)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 671 [1/1] (0.00ns) (grouped into LUT with out node and_ln195_4)   --->   "%sign1_r5 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %sub_ln32, i32 27" [../src/triangle.cpp:82->../src/main.cpp:171]   --->   Operation 671 'bitselect' 'sign1_r5' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_33 : Operation 672 [1/1] (0.00ns) (grouped into LUT with out node and_ln195_4)   --->   "%sign3_r5 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %sub_ln34, i32 27" [../src/triangle.cpp:84->../src/main.cpp:171]   --->   Operation 672 'bitselect' 'sign3_r5' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_33 : Operation 673 [1/1] (0.00ns) (grouped into LUT with out node and_ln195_4)   --->   "%xor_ln85 = xor i1 %sign1_r5, i1 %sign2_r5" [../src/triangle.cpp:85->../src/main.cpp:171]   --->   Operation 673 'xor' 'xor_ln85' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 674 [1/1] (0.00ns) (grouped into LUT with out node and_ln195_4)   --->   "%xor_ln85_1 = xor i1 %sign2_r5, i1 %sign3_r5" [../src/triangle.cpp:85->../src/main.cpp:171]   --->   Operation 674 'xor' 'xor_ln85_1' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 675 [1/1] (0.00ns) (grouped into LUT with out node and_ln195_4)   --->   "%or_ln85 = or i1 %xor_ln85, i1 %xor_ln85_1" [../src/triangle.cpp:85->../src/main.cpp:171]   --->   Operation 675 'or' 'or_ln85' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 676 [1/1] (0.00ns) (grouped into LUT with out node and_ln195_4)   --->   "%inside_r5 = xor i1 %or_ln85, i1 1" [../src/triangle.cpp:85->../src/main.cpp:171]   --->   Operation 676 'xor' 'inside_r5' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 677 [1/1] (0.00ns) (grouped into LUT with out node and_ln195_23)   --->   "%sign1_r2 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %cross1_r2, i32 15" [../src/triangle.cpp:94->../src/main.cpp:171]   --->   Operation 677 'bitselect' 'sign1_r2' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_33 : Operation 678 [1/1] (0.00ns) (grouped into LUT with out node and_ln195_23)   --->   "%sign3_r2 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %cross3_r2, i32 15" [../src/triangle.cpp:96->../src/main.cpp:171]   --->   Operation 678 'bitselect' 'sign3_r2' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_33 : Operation 679 [1/1] (0.00ns) (grouped into LUT with out node and_ln195_23)   --->   "%xor_ln97 = xor i1 %sign1_r2, i1 %sign2_r2" [../src/triangle.cpp:97->../src/main.cpp:171]   --->   Operation 679 'xor' 'xor_ln97' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 680 [1/1] (0.00ns) (grouped into LUT with out node and_ln195_23)   --->   "%xor_ln97_1 = xor i1 %sign2_r2, i1 %sign3_r2" [../src/triangle.cpp:97->../src/main.cpp:171]   --->   Operation 680 'xor' 'xor_ln97_1' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 681 [1/1] (0.00ns) (grouped into LUT with out node and_ln195_23)   --->   "%or_ln97 = or i1 %xor_ln97, i1 %xor_ln97_1" [../src/triangle.cpp:97->../src/main.cpp:171]   --->   Operation 681 'or' 'or_ln97' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 682 [1/1] (0.00ns) (grouped into LUT with out node and_ln195_23)   --->   "%inside_r2 = xor i1 %or_ln97, i1 1" [../src/triangle.cpp:97->../src/main.cpp:171]   --->   Operation 682 'xor' 'inside_r2' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 683 [1/1] (0.00ns) (grouped into LUT with out node and_ln195_16)   --->   "%sign1_r4 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %cross1_r4, i32 15" [../src/triangle.cpp:108->../src/main.cpp:171]   --->   Operation 683 'bitselect' 'sign1_r4' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_33 : Operation 684 [1/1] (0.00ns) (grouped into LUT with out node and_ln195_16)   --->   "%sign3_r4 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %cross3_r4, i32 15" [../src/triangle.cpp:110->../src/main.cpp:171]   --->   Operation 684 'bitselect' 'sign3_r4' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_33 : Operation 685 [1/1] (0.00ns) (grouped into LUT with out node and_ln195_16)   --->   "%xor_ln111 = xor i1 %sign1_r4, i1 %sign2_r4" [../src/triangle.cpp:111->../src/main.cpp:171]   --->   Operation 685 'xor' 'xor_ln111' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 686 [1/1] (0.00ns) (grouped into LUT with out node and_ln195_16)   --->   "%xor_ln111_1 = xor i1 %sign2_r4, i1 %sign3_r4" [../src/triangle.cpp:111->../src/main.cpp:171]   --->   Operation 686 'xor' 'xor_ln111_1' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 687 [1/1] (0.00ns) (grouped into LUT with out node and_ln195_16)   --->   "%or_ln111 = or i1 %xor_ln111, i1 %xor_ln111_1" [../src/triangle.cpp:111->../src/main.cpp:171]   --->   Operation 687 'or' 'or_ln111' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 688 [1/1] (0.00ns) (grouped into LUT with out node and_ln195_16)   --->   "%inside_r4 = xor i1 %or_ln111, i1 1" [../src/triangle.cpp:111->../src/main.cpp:171]   --->   Operation 688 'xor' 'inside_r4' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 689 [1/1] (0.00ns) (grouped into LUT with out node and_ln195_19)   --->   "%sign1_r6 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %cross1_r6, i32 15" [../src/triangle.cpp:115->../src/main.cpp:171]   --->   Operation 689 'bitselect' 'sign1_r6' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_33 : Operation 690 [1/1] (0.00ns) (grouped into LUT with out node and_ln195_19)   --->   "%sign3_r6 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %cross3_r6, i32 15" [../src/triangle.cpp:117->../src/main.cpp:171]   --->   Operation 690 'bitselect' 'sign3_r6' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_33 : Operation 691 [1/1] (0.00ns) (grouped into LUT with out node and_ln195_19)   --->   "%xor_ln118 = xor i1 %sign1_r6, i1 %sign2_r6" [../src/triangle.cpp:118->../src/main.cpp:171]   --->   Operation 691 'xor' 'xor_ln118' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 692 [1/1] (0.00ns) (grouped into LUT with out node and_ln195_19)   --->   "%xor_ln118_1 = xor i1 %sign2_r6, i1 %sign3_r6" [../src/triangle.cpp:118->../src/main.cpp:171]   --->   Operation 692 'xor' 'xor_ln118_1' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 693 [1/1] (0.00ns) (grouped into LUT with out node and_ln195_19)   --->   "%or_ln118 = or i1 %xor_ln118, i1 %xor_ln118_1" [../src/triangle.cpp:118->../src/main.cpp:171]   --->   Operation 693 'or' 'or_ln118' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 694 [1/1] (0.00ns) (grouped into LUT with out node and_ln195_19)   --->   "%inside_r6 = xor i1 %or_ln118, i1 1" [../src/triangle.cpp:118->../src/main.cpp:171]   --->   Operation 694 'xor' 'inside_r6' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 695 [1/1] (0.00ns) (grouped into LUT with out node and_ln195_12)   --->   "%sign1_r8 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %cross1_r8, i32 15" [../src/triangle.cpp:129->../src/main.cpp:171]   --->   Operation 695 'bitselect' 'sign1_r8' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_33 : Operation 696 [1/1] (0.00ns) (grouped into LUT with out node and_ln195_12)   --->   "%sign3_r8 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %cross3_r8, i32 15" [../src/triangle.cpp:131->../src/main.cpp:171]   --->   Operation 696 'bitselect' 'sign3_r8' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_33 : Operation 697 [1/1] (0.00ns) (grouped into LUT with out node and_ln195_12)   --->   "%xor_ln132 = xor i1 %sign1_r8, i1 %sign2_r8" [../src/triangle.cpp:132->../src/main.cpp:171]   --->   Operation 697 'xor' 'xor_ln132' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 698 [1/1] (0.00ns) (grouped into LUT with out node and_ln195_12)   --->   "%xor_ln132_1 = xor i1 %sign2_r8, i1 %sign3_r8" [../src/triangle.cpp:132->../src/main.cpp:171]   --->   Operation 698 'xor' 'xor_ln132_1' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 699 [1/1] (0.00ns) (grouped into LUT with out node and_ln195_12)   --->   "%or_ln132 = or i1 %xor_ln132, i1 %xor_ln132_1" [../src/triangle.cpp:132->../src/main.cpp:171]   --->   Operation 699 'or' 'or_ln132' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 700 [1/1] (0.00ns) (grouped into LUT with out node and_ln195_12)   --->   "%inside_r8 = xor i1 %or_ln132, i1 1" [../src/triangle.cpp:132->../src/main.cpp:171]   --->   Operation 700 'xor' 'inside_r8' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 701 [1/1] (0.00ns)   --->   "%conv3_i_i62_i_cast846_cast966_cast9_cast104 = zext i2 %x_mod3" [../src/get_index.cpp:23->../src/main.cpp:187]   --->   Operation 701 'zext' 'conv3_i_i62_i_cast846_cast966_cast9_cast104' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_33 : Operation 702 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i2 %y_mod3" [../src/get_index.cpp:32->../src/main.cpp:187]   --->   Operation 702 'zext' 'zext_ln32' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_33 : Operation 703 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %y_mod3, i2 0" [../src/get_index.cpp:32->../src/main.cpp:187]   --->   Operation 703 'bitconcatenate' 'p_shl1' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_33 : Operation 704 [1/1] (1.73ns)   --->   "%sub_ln32_1 = sub i4 %p_shl1, i4 %zext_ln32" [../src/get_index.cpp:32->../src/main.cpp:187]   --->   Operation 704 'sub' 'sub_ln32_1' <Predicate = (!last_signal_load)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 705 [1/1] (2.22ns)   --->   "%sub_ln35_3 = sub i21 0, i21 %trunc_ln35" [../src/get_index.cpp:35->../src/main.cpp:187]   --->   Operation 705 'sub' 'sub_ln35_3' <Predicate = (!last_signal_load & tmp_46)> <Delay = 2.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 706 [1/1] (0.00ns) (grouped into LUT with out node sub_ln35_4)   --->   "%tmp_66_cast = partselect i7 @_ssdm_op_PartSelect.i7.i21.i32.i32, i21 %sub_ln35_3, i32 12, i32 18" [../src/get_index.cpp:35->../src/main.cpp:187]   --->   Operation 706 'partselect' 'tmp_66_cast' <Predicate = (!last_signal_load & tmp_46)> <Delay = 0.00>
ST_33 : Operation 707 [1/1] (0.00ns) (grouped into LUT with out node sub_ln35_4)   --->   "%select_ln35 = select i1 %tmp_46, i7 %tmp_66_cast, i7 %tmp_67_cast" [../src/get_index.cpp:35->../src/main.cpp:187]   --->   Operation 707 'select' 'select_ln35' <Predicate = (!last_signal_load & tmp_46)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 708 [1/1] (1.87ns) (out node of the LUT)   --->   "%sub_ln35_4 = sub i7 0, i7 %select_ln35" [../src/get_index.cpp:35->../src/main.cpp:187]   --->   Operation 708 'sub' 'sub_ln35_4' <Predicate = (!last_signal_load & tmp_46)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 709 [1/1] (0.99ns)   --->   "%internal_y = select i1 %tmp_46, i7 %sub_ln35_4, i7 %tmp_67_cast" [../src/get_index.cpp:35->../src/main.cpp:187]   --->   Operation 709 'select' 'internal_y' <Predicate = (!last_signal_load)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 710 [1/1] (0.00ns)   --->   "%zext_ln32_1 = zext i2 %y_mod3_1" [../src/get_index.cpp:32->../src/main.cpp:187]   --->   Operation 710 'zext' 'zext_ln32_1' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_33 : Operation 711 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %y_mod3_1, i2 0" [../src/get_index.cpp:32->../src/main.cpp:187]   --->   Operation 711 'bitconcatenate' 'p_shl2' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_33 : Operation 712 [1/1] (1.73ns)   --->   "%sub_ln32_2 = sub i4 %p_shl2, i4 %zext_ln32_1" [../src/get_index.cpp:32->../src/main.cpp:187]   --->   Operation 712 'sub' 'sub_ln32_2' <Predicate = (!last_signal_load)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 713 [1/1] (1.73ns)   --->   "%add_ln32 = add i4 %sub_ln32_2, i4 %conv3_i_i62_i_cast846_cast966_cast9_cast104" [../src/get_index.cpp:32->../src/main.cpp:187]   --->   Operation 713 'add' 'add_ln32' <Predicate = (!last_signal_load)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 714 [1/1] (2.22ns)   --->   "%sub_ln35_5 = sub i21 0, i21 %trunc_ln35_1" [../src/get_index.cpp:35->../src/main.cpp:187]   --->   Operation 714 'sub' 'sub_ln35_5' <Predicate = (!last_signal_load & tmp_47)> <Delay = 2.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 715 [1/1] (0.00ns) (grouped into LUT with out node sub_ln35_6)   --->   "%tmp_70_cast = partselect i7 @_ssdm_op_PartSelect.i7.i21.i32.i32, i21 %sub_ln35_5, i32 12, i32 18" [../src/get_index.cpp:35->../src/main.cpp:187]   --->   Operation 715 'partselect' 'tmp_70_cast' <Predicate = (!last_signal_load & tmp_47)> <Delay = 0.00>
ST_33 : Operation 716 [1/1] (0.00ns) (grouped into LUT with out node sub_ln35_6)   --->   "%select_ln35_2 = select i1 %tmp_47, i7 %tmp_70_cast, i7 %tmp_71_cast" [../src/get_index.cpp:35->../src/main.cpp:187]   --->   Operation 716 'select' 'select_ln35_2' <Predicate = (!last_signal_load & tmp_47)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 717 [1/1] (1.87ns) (out node of the LUT)   --->   "%sub_ln35_6 = sub i7 0, i7 %select_ln35_2" [../src/get_index.cpp:35->../src/main.cpp:187]   --->   Operation 717 'sub' 'sub_ln35_6' <Predicate = (!last_signal_load & tmp_47)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 718 [1/1] (0.99ns)   --->   "%internal_y_3 = select i1 %tmp_47, i7 %sub_ln35_6, i7 %tmp_71_cast" [../src/get_index.cpp:35->../src/main.cpp:187]   --->   Operation 718 'select' 'internal_y_3' <Predicate = (!last_signal_load)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 719 [1/1] (0.00ns)   --->   "%zext_ln32_2 = zext i2 %y_mod3_2" [../src/get_index.cpp:32->../src/main.cpp:187]   --->   Operation 719 'zext' 'zext_ln32_2' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_33 : Operation 720 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %y_mod3_2, i2 0" [../src/get_index.cpp:32->../src/main.cpp:187]   --->   Operation 720 'bitconcatenate' 'p_shl' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_33 : Operation 721 [1/1] (1.73ns)   --->   "%sub_ln32_3 = sub i4 %p_shl, i4 %zext_ln32_2" [../src/get_index.cpp:32->../src/main.cpp:187]   --->   Operation 721 'sub' 'sub_ln32_3' <Predicate = (!last_signal_load)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 722 [1/1] (1.73ns)   --->   "%add_ln32_1 = add i4 %sub_ln32_3, i4 %conv3_i_i62_i_cast846_cast966_cast9_cast104" [../src/get_index.cpp:32->../src/main.cpp:187]   --->   Operation 722 'add' 'add_ln32_1' <Predicate = (!last_signal_load)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 723 [1/1] (2.22ns)   --->   "%sub_ln35_7 = sub i21 0, i21 %trunc_ln35_2" [../src/get_index.cpp:35->../src/main.cpp:187]   --->   Operation 723 'sub' 'sub_ln35_7' <Predicate = (!last_signal_load & tmp_48)> <Delay = 2.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 724 [1/1] (0.00ns) (grouped into LUT with out node sub_ln35_8)   --->   "%tmp_74_cast = partselect i7 @_ssdm_op_PartSelect.i7.i21.i32.i32, i21 %sub_ln35_7, i32 12, i32 18" [../src/get_index.cpp:35->../src/main.cpp:187]   --->   Operation 724 'partselect' 'tmp_74_cast' <Predicate = (!last_signal_load & tmp_48)> <Delay = 0.00>
ST_33 : Operation 725 [1/1] (0.00ns) (grouped into LUT with out node sub_ln35_8)   --->   "%select_ln35_4 = select i1 %tmp_48, i7 %tmp_74_cast, i7 %tmp_75_cast" [../src/get_index.cpp:35->../src/main.cpp:187]   --->   Operation 725 'select' 'select_ln35_4' <Predicate = (!last_signal_load & tmp_48)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 726 [1/1] (1.87ns) (out node of the LUT)   --->   "%sub_ln35_8 = sub i7 0, i7 %select_ln35_4" [../src/get_index.cpp:35->../src/main.cpp:187]   --->   Operation 726 'sub' 'sub_ln35_8' <Predicate = (!last_signal_load & tmp_48)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 727 [1/1] (0.99ns)   --->   "%internal_y_4 = select i1 %tmp_48, i7 %sub_ln35_8, i7 %tmp_75_cast" [../src/get_index.cpp:35->../src/main.cpp:187]   --->   Operation 727 'select' 'internal_y_4' <Predicate = (!last_signal_load)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 728 [1/1] (0.00ns)   --->   "%conv3_i_i62_1_i_cast850_cast970_cast17_cast120 = zext i2 %conv3_i_i62_1_i_cast850_cast970_cast" [../src/get_index.cpp:23->../src/main.cpp:187]   --->   Operation 728 'zext' 'conv3_i_i62_1_i_cast850_cast970_cast17_cast120' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_33 : Operation 729 [1/1] (1.73ns)   --->   "%add_ln32_2 = add i4 %sub_ln32_1, i4 %conv3_i_i62_1_i_cast850_cast970_cast17_cast120" [../src/get_index.cpp:32->../src/main.cpp:187]   --->   Operation 729 'add' 'add_ln32_2' <Predicate = (!last_signal_load)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 730 [1/1] (1.73ns)   --->   "%add_ln32_3 = add i4 %sub_ln32_2, i4 %conv3_i_i62_1_i_cast850_cast970_cast17_cast120" [../src/get_index.cpp:32->../src/main.cpp:187]   --->   Operation 730 'add' 'add_ln32_3' <Predicate = (!last_signal_load)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 731 [1/1] (1.73ns)   --->   "%add_ln32_4 = add i4 %sub_ln32_3, i4 %conv3_i_i62_1_i_cast850_cast970_cast17_cast120" [../src/get_index.cpp:32->../src/main.cpp:187]   --->   Operation 731 'add' 'add_ln32_4' <Predicate = (!last_signal_load)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 732 [1/1] (0.00ns)   --->   "%conv3_i_i62_2_i_cast851_cast971_cast19_cast124 = zext i2 %x_mod3_1" [../src/get_index.cpp:23->../src/main.cpp:187]   --->   Operation 732 'zext' 'conv3_i_i62_2_i_cast851_cast971_cast19_cast124' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_33 : Operation 733 [1/1] (1.73ns)   --->   "%bram_index = add i4 %sub_ln32_1, i4 %conv3_i_i62_2_i_cast851_cast971_cast19_cast124" [../src/get_index.cpp:32->../src/main.cpp:187]   --->   Operation 733 'add' 'bram_index' <Predicate = (!last_signal_load)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 734 [1/1] (1.73ns)   --->   "%bram_index_1 = add i4 %sub_ln32_2, i4 %conv3_i_i62_2_i_cast851_cast971_cast19_cast124" [../src/get_index.cpp:32->../src/main.cpp:187]   --->   Operation 734 'add' 'bram_index_1' <Predicate = (!last_signal_load)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 735 [1/1] (1.73ns)   --->   "%bram_index_2 = add i4 %sub_ln32_3, i4 %conv3_i_i62_2_i_cast851_cast971_cast19_cast124" [../src/get_index.cpp:32->../src/main.cpp:187]   --->   Operation 735 'add' 'bram_index_2' <Predicate = (!last_signal_load)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 736 [1/1] (1.73ns)   --->   "%icmp_ln37 = icmp_eq  i4 %add_ln32_2, i4 0" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 736 'icmp' 'icmp_ln37' <Predicate = (!last_signal_load)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 737 [1/1] (1.73ns)   --->   "%icmp_ln37_1 = icmp_eq  i4 %add_ln32_2, i4 1" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 737 'icmp' 'icmp_ln37_1' <Predicate = (!last_signal_load)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 738 [1/1] (1.73ns)   --->   "%icmp_ln37_2 = icmp_eq  i4 %add_ln32_2, i4 2" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 738 'icmp' 'icmp_ln37_2' <Predicate = (!last_signal_load)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 739 [1/1] (1.73ns)   --->   "%icmp_ln37_3 = icmp_eq  i4 %add_ln32_2, i4 3" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 739 'icmp' 'icmp_ln37_3' <Predicate = (!last_signal_load)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 740 [1/1] (1.73ns)   --->   "%icmp_ln37_4 = icmp_eq  i4 %add_ln32_2, i4 4" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 740 'icmp' 'icmp_ln37_4' <Predicate = (!last_signal_load)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 741 [1/1] (1.73ns)   --->   "%icmp_ln37_5 = icmp_eq  i4 %add_ln32_2, i4 5" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 741 'icmp' 'icmp_ln37_5' <Predicate = (!last_signal_load)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 742 [1/1] (1.73ns)   --->   "%icmp_ln37_6 = icmp_eq  i4 %add_ln32_2, i4 6" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 742 'icmp' 'icmp_ln37_6' <Predicate = (!last_signal_load)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 743 [1/1] (1.73ns)   --->   "%icmp_ln37_7 = icmp_eq  i4 %add_ln32_2, i4 7" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 743 'icmp' 'icmp_ln37_7' <Predicate = (!last_signal_load)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 744 [1/1] (0.00ns) (grouped into LUT with out node or_ln37_2)   --->   "%or_ln37 = or i1 %icmp_ln37_5, i1 %icmp_ln37_6" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 744 'or' 'or_ln37' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 745 [1/1] (0.00ns) (grouped into LUT with out node or_ln37_2)   --->   "%or_ln37_1 = or i1 %icmp_ln37_4, i1 %icmp_ln37_3" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 745 'or' 'or_ln37_1' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 746 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln37_2 = or i1 %or_ln37_1, i1 %or_ln37" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 746 'or' 'or_ln37_2' <Predicate = (!last_signal_load)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 747 [1/1] (0.00ns) (grouped into LUT with out node or_ln37_6)   --->   "%or_ln37_3 = or i1 %icmp_ln37, i1 %icmp_ln37_2" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 747 'or' 'or_ln37_3' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 748 [1/1] (0.00ns) (grouped into LUT with out node or_ln37_6)   --->   "%or_ln37_4 = or i1 %icmp_ln37_1, i1 %icmp_ln37_7" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 748 'or' 'or_ln37_4' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 749 [1/1] (0.00ns) (grouped into LUT with out node or_ln37_6)   --->   "%or_ln37_5 = or i1 %or_ln37_4, i1 %or_ln37_3" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 749 'or' 'or_ln37_5' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 750 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln37_6 = or i1 %or_ln37_5, i1 %or_ln37_2" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 750 'or' 'or_ln37_6' <Predicate = (!last_signal_load)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 751 [1/1] (1.73ns)   --->   "%icmp_ln37_8 = icmp_eq  i4 %add_ln32_3, i4 0" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 751 'icmp' 'icmp_ln37_8' <Predicate = (!last_signal_load)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 752 [1/1] (1.73ns)   --->   "%icmp_ln37_9 = icmp_eq  i4 %add_ln32_3, i4 1" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 752 'icmp' 'icmp_ln37_9' <Predicate = (!last_signal_load)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 753 [1/1] (1.73ns)   --->   "%icmp_ln37_10 = icmp_eq  i4 %add_ln32_3, i4 2" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 753 'icmp' 'icmp_ln37_10' <Predicate = (!last_signal_load)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 754 [1/1] (1.73ns)   --->   "%icmp_ln37_11 = icmp_eq  i4 %add_ln32_3, i4 3" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 754 'icmp' 'icmp_ln37_11' <Predicate = (!last_signal_load)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 755 [1/1] (1.73ns)   --->   "%icmp_ln37_12 = icmp_eq  i4 %add_ln32_3, i4 4" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 755 'icmp' 'icmp_ln37_12' <Predicate = (!last_signal_load)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 756 [1/1] (1.73ns)   --->   "%icmp_ln37_13 = icmp_eq  i4 %add_ln32_3, i4 5" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 756 'icmp' 'icmp_ln37_13' <Predicate = (!last_signal_load)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 757 [1/1] (1.73ns)   --->   "%icmp_ln37_14 = icmp_eq  i4 %add_ln32_3, i4 6" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 757 'icmp' 'icmp_ln37_14' <Predicate = (!last_signal_load)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 758 [1/1] (1.73ns)   --->   "%icmp_ln37_15 = icmp_eq  i4 %add_ln32_3, i4 7" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 758 'icmp' 'icmp_ln37_15' <Predicate = (!last_signal_load)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 759 [1/1] (0.00ns) (grouped into LUT with out node or_ln37_9)   --->   "%or_ln37_7 = or i1 %icmp_ln37_13, i1 %icmp_ln37_14" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 759 'or' 'or_ln37_7' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 760 [1/1] (0.00ns) (grouped into LUT with out node or_ln37_9)   --->   "%or_ln37_8 = or i1 %icmp_ln37_12, i1 %icmp_ln37_11" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 760 'or' 'or_ln37_8' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 761 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln37_9 = or i1 %or_ln37_8, i1 %or_ln37_7" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 761 'or' 'or_ln37_9' <Predicate = (!last_signal_load)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 762 [1/1] (0.00ns) (grouped into LUT with out node or_ln37_13)   --->   "%or_ln37_10 = or i1 %icmp_ln37_8, i1 %icmp_ln37_10" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 762 'or' 'or_ln37_10' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 763 [1/1] (0.00ns) (grouped into LUT with out node or_ln37_13)   --->   "%or_ln37_11 = or i1 %icmp_ln37_9, i1 %icmp_ln37_15" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 763 'or' 'or_ln37_11' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 764 [1/1] (0.00ns) (grouped into LUT with out node or_ln37_13)   --->   "%or_ln37_12 = or i1 %or_ln37_11, i1 %or_ln37_10" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 764 'or' 'or_ln37_12' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 765 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln37_13 = or i1 %or_ln37_12, i1 %or_ln37_9" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 765 'or' 'or_ln37_13' <Predicate = (!last_signal_load)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 766 [1/1] (1.73ns)   --->   "%icmp_ln37_16 = icmp_eq  i4 %add_ln32_4, i4 0" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 766 'icmp' 'icmp_ln37_16' <Predicate = (!last_signal_load)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 767 [1/1] (1.73ns)   --->   "%icmp_ln37_17 = icmp_eq  i4 %add_ln32_4, i4 1" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 767 'icmp' 'icmp_ln37_17' <Predicate = (!last_signal_load)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 768 [1/1] (1.73ns)   --->   "%icmp_ln37_18 = icmp_eq  i4 %add_ln32_4, i4 2" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 768 'icmp' 'icmp_ln37_18' <Predicate = (!last_signal_load)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 769 [1/1] (1.73ns)   --->   "%icmp_ln37_19 = icmp_eq  i4 %add_ln32_4, i4 3" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 769 'icmp' 'icmp_ln37_19' <Predicate = (!last_signal_load)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 770 [1/1] (1.73ns)   --->   "%icmp_ln37_20 = icmp_eq  i4 %add_ln32_4, i4 4" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 770 'icmp' 'icmp_ln37_20' <Predicate = (!last_signal_load)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 771 [1/1] (1.73ns)   --->   "%icmp_ln37_21 = icmp_eq  i4 %add_ln32_4, i4 5" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 771 'icmp' 'icmp_ln37_21' <Predicate = (!last_signal_load)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 772 [1/1] (1.73ns)   --->   "%icmp_ln37_22 = icmp_eq  i4 %add_ln32_4, i4 6" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 772 'icmp' 'icmp_ln37_22' <Predicate = (!last_signal_load)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 773 [1/1] (1.73ns)   --->   "%icmp_ln37_23 = icmp_eq  i4 %add_ln32_4, i4 7" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 773 'icmp' 'icmp_ln37_23' <Predicate = (!last_signal_load)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 774 [1/1] (1.73ns)   --->   "%icmp_ln37_24 = icmp_eq  i4 %bram_index, i4 0" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 774 'icmp' 'icmp_ln37_24' <Predicate = (!last_signal_load)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 775 [1/1] (1.73ns)   --->   "%icmp_ln37_25 = icmp_eq  i4 %bram_index, i4 1" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 775 'icmp' 'icmp_ln37_25' <Predicate = (!last_signal_load)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 776 [1/1] (1.73ns)   --->   "%icmp_ln37_26 = icmp_eq  i4 %bram_index, i4 2" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 776 'icmp' 'icmp_ln37_26' <Predicate = (!last_signal_load)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 777 [1/1] (1.73ns)   --->   "%icmp_ln37_27 = icmp_eq  i4 %bram_index, i4 3" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 777 'icmp' 'icmp_ln37_27' <Predicate = (!last_signal_load)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 778 [1/1] (1.73ns)   --->   "%icmp_ln37_28 = icmp_eq  i4 %bram_index, i4 4" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 778 'icmp' 'icmp_ln37_28' <Predicate = (!last_signal_load)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 779 [1/1] (1.73ns)   --->   "%icmp_ln37_29 = icmp_eq  i4 %bram_index, i4 5" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 779 'icmp' 'icmp_ln37_29' <Predicate = (!last_signal_load)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 780 [1/1] (1.73ns)   --->   "%icmp_ln37_30 = icmp_eq  i4 %bram_index, i4 6" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 780 'icmp' 'icmp_ln37_30' <Predicate = (!last_signal_load)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 781 [1/1] (1.73ns)   --->   "%icmp_ln37_31 = icmp_eq  i4 %bram_index, i4 7" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 781 'icmp' 'icmp_ln37_31' <Predicate = (!last_signal_load)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 782 [1/1] (1.73ns)   --->   "%icmp_ln37_35 = icmp_eq  i4 %bram_index_1, i4 3" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 782 'icmp' 'icmp_ln37_35' <Predicate = (!last_signal_load)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 783 [1/1] (1.73ns)   --->   "%icmp_ln37_36 = icmp_eq  i4 %bram_index_1, i4 4" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 783 'icmp' 'icmp_ln37_36' <Predicate = (!last_signal_load)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 784 [1/1] (1.73ns)   --->   "%icmp_ln37_37 = icmp_eq  i4 %bram_index_1, i4 5" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 784 'icmp' 'icmp_ln37_37' <Predicate = (!last_signal_load)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 785 [1/1] (1.73ns)   --->   "%icmp_ln37_38 = icmp_eq  i4 %bram_index_1, i4 6" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 785 'icmp' 'icmp_ln37_38' <Predicate = (!last_signal_load)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 786 [1/1] (1.73ns)   --->   "%icmp_ln37_43 = icmp_eq  i4 %bram_index_2, i4 3" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 786 'icmp' 'icmp_ln37_43' <Predicate = (!last_signal_load)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 787 [1/1] (1.73ns)   --->   "%icmp_ln37_44 = icmp_eq  i4 %bram_index_2, i4 4" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 787 'icmp' 'icmp_ln37_44' <Predicate = (!last_signal_load)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 788 [1/1] (1.73ns)   --->   "%icmp_ln37_45 = icmp_eq  i4 %bram_index_2, i4 5" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 788 'icmp' 'icmp_ln37_45' <Predicate = (!last_signal_load)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 789 [1/1] (1.73ns)   --->   "%icmp_ln37_46 = icmp_eq  i4 %bram_index_2, i4 6" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 789 'icmp' 'icmp_ln37_46' <Predicate = (!last_signal_load)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 790 [1/1] (1.73ns)   --->   "%icmp_ln38 = icmp_eq  i4 %add_ln32, i4 0" [../src/get_index.cpp:38->../src/main.cpp:187]   --->   Operation 790 'icmp' 'icmp_ln38' <Predicate = (!last_signal_load)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 791 [1/1] (1.73ns)   --->   "%icmp_ln38_1 = icmp_eq  i4 %add_ln32, i4 1" [../src/get_index.cpp:38->../src/main.cpp:187]   --->   Operation 791 'icmp' 'icmp_ln38_1' <Predicate = (!last_signal_load)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 792 [1/1] (1.73ns)   --->   "%icmp_ln38_2 = icmp_eq  i4 %add_ln32, i4 2" [../src/get_index.cpp:38->../src/main.cpp:187]   --->   Operation 792 'icmp' 'icmp_ln38_2' <Predicate = (!last_signal_load)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 793 [1/1] (1.73ns)   --->   "%icmp_ln38_3 = icmp_eq  i4 %add_ln32, i4 3" [../src/get_index.cpp:38->../src/main.cpp:187]   --->   Operation 793 'icmp' 'icmp_ln38_3' <Predicate = (!last_signal_load)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 794 [1/1] (1.73ns)   --->   "%icmp_ln38_4 = icmp_eq  i4 %add_ln32, i4 4" [../src/get_index.cpp:38->../src/main.cpp:187]   --->   Operation 794 'icmp' 'icmp_ln38_4' <Predicate = (!last_signal_load)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 795 [1/1] (1.73ns)   --->   "%icmp_ln38_5 = icmp_eq  i4 %add_ln32, i4 5" [../src/get_index.cpp:38->../src/main.cpp:187]   --->   Operation 795 'icmp' 'icmp_ln38_5' <Predicate = (!last_signal_load)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 796 [1/1] (1.73ns)   --->   "%icmp_ln38_6 = icmp_eq  i4 %add_ln32, i4 6" [../src/get_index.cpp:38->../src/main.cpp:187]   --->   Operation 796 'icmp' 'icmp_ln38_6' <Predicate = (!last_signal_load)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 797 [1/1] (1.73ns)   --->   "%icmp_ln38_7 = icmp_eq  i4 %add_ln32, i4 7" [../src/get_index.cpp:38->../src/main.cpp:187]   --->   Operation 797 'icmp' 'icmp_ln38_7' <Predicate = (!last_signal_load)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 798 [1/1] (0.00ns) (grouped into LUT with out node or_ln38_2)   --->   "%or_ln38 = or i1 %icmp_ln38_5, i1 %icmp_ln38_6" [../src/get_index.cpp:38->../src/main.cpp:187]   --->   Operation 798 'or' 'or_ln38' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 799 [1/1] (0.00ns) (grouped into LUT with out node or_ln38_2)   --->   "%or_ln38_1 = or i1 %icmp_ln38_4, i1 %icmp_ln38_3" [../src/get_index.cpp:38->../src/main.cpp:187]   --->   Operation 799 'or' 'or_ln38_1' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 800 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln38_2 = or i1 %or_ln38_1, i1 %or_ln38" [../src/get_index.cpp:38->../src/main.cpp:187]   --->   Operation 800 'or' 'or_ln38_2' <Predicate = (!last_signal_load)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 801 [1/1] (0.00ns) (grouped into LUT with out node or_ln38_6)   --->   "%or_ln38_3 = or i1 %icmp_ln38, i1 %icmp_ln38_2" [../src/get_index.cpp:38->../src/main.cpp:187]   --->   Operation 801 'or' 'or_ln38_3' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 802 [1/1] (0.00ns) (grouped into LUT with out node or_ln38_6)   --->   "%or_ln38_4 = or i1 %icmp_ln38_1, i1 %icmp_ln38_7" [../src/get_index.cpp:38->../src/main.cpp:187]   --->   Operation 802 'or' 'or_ln38_4' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 803 [1/1] (0.00ns) (grouped into LUT with out node or_ln38_6)   --->   "%or_ln38_5 = or i1 %or_ln38_4, i1 %or_ln38_3" [../src/get_index.cpp:38->../src/main.cpp:187]   --->   Operation 803 'or' 'or_ln38_5' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 804 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln38_6 = or i1 %or_ln38_5, i1 %or_ln38_2" [../src/get_index.cpp:38->../src/main.cpp:187]   --->   Operation 804 'or' 'or_ln38_6' <Predicate = (!last_signal_load)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 805 [1/1] (1.73ns)   --->   "%icmp_ln38_8 = icmp_eq  i4 %add_ln32_1, i4 0" [../src/get_index.cpp:38->../src/main.cpp:187]   --->   Operation 805 'icmp' 'icmp_ln38_8' <Predicate = (!last_signal_load)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 806 [1/1] (1.73ns)   --->   "%icmp_ln38_9 = icmp_eq  i4 %add_ln32_1, i4 1" [../src/get_index.cpp:38->../src/main.cpp:187]   --->   Operation 806 'icmp' 'icmp_ln38_9' <Predicate = (!last_signal_load)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 807 [1/1] (1.73ns)   --->   "%icmp_ln38_10 = icmp_eq  i4 %add_ln32_1, i4 2" [../src/get_index.cpp:38->../src/main.cpp:187]   --->   Operation 807 'icmp' 'icmp_ln38_10' <Predicate = (!last_signal_load)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 808 [1/1] (1.73ns)   --->   "%icmp_ln38_11 = icmp_eq  i4 %add_ln32_1, i4 3" [../src/get_index.cpp:38->../src/main.cpp:187]   --->   Operation 808 'icmp' 'icmp_ln38_11' <Predicate = (!last_signal_load)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 809 [1/1] (1.73ns)   --->   "%icmp_ln38_12 = icmp_eq  i4 %add_ln32_1, i4 4" [../src/get_index.cpp:38->../src/main.cpp:187]   --->   Operation 809 'icmp' 'icmp_ln38_12' <Predicate = (!last_signal_load)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 810 [1/1] (1.73ns)   --->   "%icmp_ln38_13 = icmp_eq  i4 %add_ln32_1, i4 5" [../src/get_index.cpp:38->../src/main.cpp:187]   --->   Operation 810 'icmp' 'icmp_ln38_13' <Predicate = (!last_signal_load)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 811 [1/1] (1.73ns)   --->   "%icmp_ln38_14 = icmp_eq  i4 %add_ln32_1, i4 6" [../src/get_index.cpp:38->../src/main.cpp:187]   --->   Operation 811 'icmp' 'icmp_ln38_14' <Predicate = (!last_signal_load)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 812 [1/1] (1.73ns)   --->   "%icmp_ln38_15 = icmp_eq  i4 %add_ln32_1, i4 7" [../src/get_index.cpp:38->../src/main.cpp:187]   --->   Operation 812 'icmp' 'icmp_ln38_15' <Predicate = (!last_signal_load)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 813 [1/1] (0.00ns) (grouped into LUT with out node or_ln38_9)   --->   "%or_ln38_7 = or i1 %icmp_ln38_13, i1 %icmp_ln38_14" [../src/get_index.cpp:38->../src/main.cpp:187]   --->   Operation 813 'or' 'or_ln38_7' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 814 [1/1] (0.00ns) (grouped into LUT with out node or_ln38_9)   --->   "%or_ln38_8 = or i1 %icmp_ln38_12, i1 %icmp_ln38_11" [../src/get_index.cpp:38->../src/main.cpp:187]   --->   Operation 814 'or' 'or_ln38_8' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 815 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln38_9 = or i1 %or_ln38_8, i1 %or_ln38_7" [../src/get_index.cpp:38->../src/main.cpp:187]   --->   Operation 815 'or' 'or_ln38_9' <Predicate = (!last_signal_load)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 816 [1/1] (0.00ns) (grouped into LUT with out node or_ln38_13)   --->   "%or_ln38_10 = or i1 %icmp_ln38_8, i1 %icmp_ln38_10" [../src/get_index.cpp:38->../src/main.cpp:187]   --->   Operation 816 'or' 'or_ln38_10' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 817 [1/1] (0.00ns) (grouped into LUT with out node or_ln38_13)   --->   "%or_ln38_11 = or i1 %icmp_ln38_9, i1 %icmp_ln38_15" [../src/get_index.cpp:38->../src/main.cpp:187]   --->   Operation 817 'or' 'or_ln38_11' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 818 [1/1] (0.00ns) (grouped into LUT with out node or_ln38_13)   --->   "%or_ln38_12 = or i1 %or_ln38_11, i1 %or_ln38_10" [../src/get_index.cpp:38->../src/main.cpp:187]   --->   Operation 818 'or' 'or_ln38_12' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 819 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln38_13 = or i1 %or_ln38_12, i1 %or_ln38_9" [../src/get_index.cpp:38->../src/main.cpp:187]   --->   Operation 819 'or' 'or_ln38_13' <Predicate = (!last_signal_load)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 820 [1/1] (0.00ns) (grouped into LUT with out node and_ln195_1)   --->   "%and_ln195_11 = and i1 %x_ok, i1 %y_minus_ok" [../src/main.cpp:195]   --->   Operation 820 'and' 'and_ln195_11' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 821 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln195_12 = and i1 %inside_r8, i1 %face" [../src/main.cpp:195]   --->   Operation 821 'and' 'and_ln195_12' <Predicate = (!last_signal_load)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 822 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln195_1 = and i1 %and_ln195_12, i1 %and_ln195_11" [../src/main.cpp:195]   --->   Operation 822 'and' 'and_ln195_1' <Predicate = (!last_signal_load)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 823 [1/1] (0.00ns) (grouped into LUT with out node and_ln195_3)   --->   "%and_ln195_15 = and i1 %x_minus_ok, i1 %y_ok" [../src/main.cpp:195]   --->   Operation 823 'and' 'and_ln195_15' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 824 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln195_16 = and i1 %inside_r4, i1 %face" [../src/main.cpp:195]   --->   Operation 824 'and' 'and_ln195_16' <Predicate = (!last_signal_load)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 825 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln195_3 = and i1 %and_ln195_16, i1 %and_ln195_15" [../src/main.cpp:195]   --->   Operation 825 'and' 'and_ln195_3' <Predicate = (!last_signal_load)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 826 [1/1] (0.00ns) (grouped into LUT with out node and_ln195_4)   --->   "%and_ln195_17 = and i1 %inside_r5, i1 %face" [../src/main.cpp:195]   --->   Operation 826 'and' 'and_ln195_17' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 827 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln195_4 = and i1 %and_ln195_17, i1 %bound" [../src/main.cpp:195]   --->   Operation 827 'and' 'and_ln195_4' <Predicate = (!last_signal_load)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 828 [1/1] (0.00ns) (grouped into LUT with out node and_ln195_5)   --->   "%and_ln195_18 = and i1 %x_plus_ok, i1 %y_ok" [../src/main.cpp:195]   --->   Operation 828 'and' 'and_ln195_18' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 829 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln195_19 = and i1 %inside_r6, i1 %face" [../src/main.cpp:195]   --->   Operation 829 'and' 'and_ln195_19' <Predicate = (!last_signal_load)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 830 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln195_5 = and i1 %and_ln195_19, i1 %and_ln195_18" [../src/main.cpp:195]   --->   Operation 830 'and' 'and_ln195_5' <Predicate = (!last_signal_load)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 831 [1/1] (0.00ns) (grouped into LUT with out node and_ln195_7)   --->   "%and_ln195_22 = and i1 %x_ok, i1 %y_plus_ok" [../src/main.cpp:195]   --->   Operation 831 'and' 'and_ln195_22' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 832 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln195_23 = and i1 %inside_r2, i1 %face" [../src/main.cpp:195]   --->   Operation 832 'and' 'and_ln195_23' <Predicate = (!last_signal_load)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 833 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln195_7 = and i1 %and_ln195_23, i1 %and_ln195_22" [../src/main.cpp:195]   --->   Operation 833 'and' 'and_ln195_7' <Predicate = (!last_signal_load)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 834 [1/1] (1.82ns)   --->   "%br_ln32 = br i1 %bound, void %_Z7zbufferbP7ap_uintILi4EEPS_ILi7EES3_S_ILi9EE8ap_fixedILi18ELi11EL9ap_q_mode5EL9ap_o_mode3ELi0EEb.16.exit, void %if.else20.i" [../src/zbuffer.cpp:32->../src/main.cpp:197]   --->   Operation 834 'br' 'br_ln32' <Predicate = (!last_signal_load)> <Delay = 1.82>

State 34 <SV = 33> <Delay = 7.22>
ST_34 : Operation 835 [1/1] (0.00ns)   --->   "%specpipeline_ln46 = specpipeline void @_ssdm_op_SpecPipeline, i32 3, i32 0, i32 0, i32 0, void @empty_11" [../src/main.cpp:46]   --->   Operation 835 'specpipeline' 'specpipeline_ln46' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_34 : Operation 836 [1/1] (0.00ns)   --->   "%specloopname_ln45 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [../src/main.cpp:45]   --->   Operation 836 'specloopname' 'specloopname_ln45' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_34 : Operation 837 [1/1] (3.28ns)   --->   "%sub_ln162 = sub i55 0, i55 %mul_ln162" [../src/main.cpp:162]   --->   Operation 837 'sub' 'sub_ln162' <Predicate = (!last_signal_load & tmp_4)> <Delay = 3.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 838 [1/1] (0.00ns)   --->   "%tmp_23_cast = partselect i23 @_ssdm_op_PartSelect.i23.i55.i32.i32, i55 %sub_ln162, i32 29, i32 51" [../src/main.cpp:162]   --->   Operation 838 'partselect' 'tmp_23_cast' <Predicate = (!last_signal_load & tmp_4)> <Delay = 0.00>
ST_34 : Operation 839 [1/1] (0.69ns)   --->   "%select_ln162 = select i1 %tmp_4, i23 %tmp_23_cast, i23 %tmp_24_cast" [../src/main.cpp:162]   --->   Operation 839 'select' 'select_ln162' <Predicate = (!last_signal_load)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 840 [1/1] (2.28ns)   --->   "%sub_ln162_1 = sub i23 0, i23 %select_ln162" [../src/main.cpp:162]   --->   Operation 840 'sub' 'sub_ln162_1' <Predicate = (!last_signal_load & tmp_4)> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 841 [1/1] (2.07ns)   --->   "%cross1_r1 = add i16 %cross1_r2, i16 %dy2" [../src/triangle.cpp:38->../src/main.cpp:171]   --->   Operation 841 'add' 'cross1_r1' <Predicate = (!last_signal_load)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 842 [1/1] (2.07ns)   --->   "%cross3_r1 = add i16 %cross3_r2, i16 %dy6" [../src/triangle.cpp:40->../src/main.cpp:171]   --->   Operation 842 'add' 'cross3_r1' <Predicate = (!last_signal_load)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 843 [1/1] (2.07ns)   --->   "%cross1_r3 = sub i16 %cross1_r2, i16 %dy2" [../src/triangle.cpp:48->../src/main.cpp:171]   --->   Operation 843 'sub' 'cross1_r3' <Predicate = (!last_signal_load)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 844 [1/1] (2.07ns)   --->   "%cross3_r3 = sub i16 %cross3_r2, i16 %dy6" [../src/triangle.cpp:50->../src/main.cpp:171]   --->   Operation 844 'sub' 'cross3_r3' <Predicate = (!last_signal_load)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 845 [1/1] (2.07ns)   --->   "%cross1_r7 = add i16 %cross1_r8, i16 %dy2" [../src/triangle.cpp:63->../src/main.cpp:171]   --->   Operation 845 'add' 'cross1_r7' <Predicate = (!last_signal_load)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 846 [1/1] (2.07ns)   --->   "%cross3_r7 = add i16 %cross3_r8, i16 %dy6" [../src/triangle.cpp:65->../src/main.cpp:171]   --->   Operation 846 'add' 'cross3_r7' <Predicate = (!last_signal_load)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 847 [1/1] (2.07ns)   --->   "%cross1_r9 = sub i16 %cross1_r8, i16 %dy2" [../src/triangle.cpp:73->../src/main.cpp:171]   --->   Operation 847 'sub' 'cross1_r9' <Predicate = (!last_signal_load)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 848 [1/1] (2.07ns)   --->   "%cross3_r9 = sub i16 %cross3_r8, i16 %dy6" [../src/triangle.cpp:75->../src/main.cpp:171]   --->   Operation 848 'sub' 'cross3_r9' <Predicate = (!last_signal_load)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 849 [1/1] (0.00ns) (grouped into LUT with out node inside_r1)   --->   "%sign1_r1 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %cross1_r1, i32 15" [../src/triangle.cpp:88->../src/main.cpp:171]   --->   Operation 849 'bitselect' 'sign1_r1' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_34 : Operation 850 [1/1] (0.00ns) (grouped into LUT with out node inside_r1)   --->   "%sign3_r1 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %cross3_r1, i32 15" [../src/triangle.cpp:90->../src/main.cpp:171]   --->   Operation 850 'bitselect' 'sign3_r1' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_34 : Operation 851 [1/1] (0.00ns) (grouped into LUT with out node inside_r1)   --->   "%xor_ln91 = xor i1 %sign1_r1, i1 %sign2_r1" [../src/triangle.cpp:91->../src/main.cpp:171]   --->   Operation 851 'xor' 'xor_ln91' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 852 [1/1] (0.00ns) (grouped into LUT with out node inside_r1)   --->   "%xor_ln91_1 = xor i1 %sign2_r1, i1 %sign3_r1" [../src/triangle.cpp:91->../src/main.cpp:171]   --->   Operation 852 'xor' 'xor_ln91_1' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 853 [1/1] (0.00ns) (grouped into LUT with out node inside_r1)   --->   "%or_ln91 = or i1 %xor_ln91, i1 %xor_ln91_1" [../src/triangle.cpp:91->../src/main.cpp:171]   --->   Operation 853 'or' 'or_ln91' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 854 [1/1] (0.97ns) (out node of the LUT)   --->   "%inside_r1 = xor i1 %or_ln91, i1 1" [../src/triangle.cpp:91->../src/main.cpp:171]   --->   Operation 854 'xor' 'inside_r1' <Predicate = (!last_signal_load)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 855 [1/1] (0.00ns) (grouped into LUT with out node inside_r3)   --->   "%sign1_r3 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %cross1_r3, i32 15" [../src/triangle.cpp:101->../src/main.cpp:171]   --->   Operation 855 'bitselect' 'sign1_r3' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_34 : Operation 856 [1/1] (0.00ns) (grouped into LUT with out node inside_r3)   --->   "%sign3_r3 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %cross3_r3, i32 15" [../src/triangle.cpp:103->../src/main.cpp:171]   --->   Operation 856 'bitselect' 'sign3_r3' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_34 : Operation 857 [1/1] (0.00ns) (grouped into LUT with out node inside_r3)   --->   "%xor_ln104 = xor i1 %sign1_r3, i1 %sign2_r3" [../src/triangle.cpp:104->../src/main.cpp:171]   --->   Operation 857 'xor' 'xor_ln104' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 858 [1/1] (0.00ns) (grouped into LUT with out node inside_r3)   --->   "%xor_ln104_1 = xor i1 %sign2_r3, i1 %sign3_r3" [../src/triangle.cpp:104->../src/main.cpp:171]   --->   Operation 858 'xor' 'xor_ln104_1' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 859 [1/1] (0.00ns) (grouped into LUT with out node inside_r3)   --->   "%or_ln104 = or i1 %xor_ln104, i1 %xor_ln104_1" [../src/triangle.cpp:104->../src/main.cpp:171]   --->   Operation 859 'or' 'or_ln104' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 860 [1/1] (0.97ns) (out node of the LUT)   --->   "%inside_r3 = xor i1 %or_ln104, i1 1" [../src/triangle.cpp:104->../src/main.cpp:171]   --->   Operation 860 'xor' 'inside_r3' <Predicate = (!last_signal_load)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 861 [1/1] (0.00ns) (grouped into LUT with out node inside_r7)   --->   "%sign1_r7 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %cross1_r7, i32 15" [../src/triangle.cpp:122->../src/main.cpp:171]   --->   Operation 861 'bitselect' 'sign1_r7' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_34 : Operation 862 [1/1] (0.00ns) (grouped into LUT with out node inside_r7)   --->   "%sign3_r7 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %cross3_r7, i32 15" [../src/triangle.cpp:124->../src/main.cpp:171]   --->   Operation 862 'bitselect' 'sign3_r7' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_34 : Operation 863 [1/1] (0.00ns) (grouped into LUT with out node inside_r7)   --->   "%xor_ln125 = xor i1 %sign1_r7, i1 %sign2_r7" [../src/triangle.cpp:125->../src/main.cpp:171]   --->   Operation 863 'xor' 'xor_ln125' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 864 [1/1] (0.00ns) (grouped into LUT with out node inside_r7)   --->   "%xor_ln125_1 = xor i1 %sign2_r7, i1 %sign3_r7" [../src/triangle.cpp:125->../src/main.cpp:171]   --->   Operation 864 'xor' 'xor_ln125_1' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 865 [1/1] (0.00ns) (grouped into LUT with out node inside_r7)   --->   "%or_ln125 = or i1 %xor_ln125, i1 %xor_ln125_1" [../src/triangle.cpp:125->../src/main.cpp:171]   --->   Operation 865 'or' 'or_ln125' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 866 [1/1] (0.97ns) (out node of the LUT)   --->   "%inside_r7 = xor i1 %or_ln125, i1 1" [../src/triangle.cpp:125->../src/main.cpp:171]   --->   Operation 866 'xor' 'inside_r7' <Predicate = (!last_signal_load)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 867 [1/1] (0.00ns) (grouped into LUT with out node inside_r9)   --->   "%sign1_r9 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %cross1_r9, i32 15" [../src/triangle.cpp:136->../src/main.cpp:171]   --->   Operation 867 'bitselect' 'sign1_r9' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_34 : Operation 868 [1/1] (0.00ns) (grouped into LUT with out node inside_r9)   --->   "%sign3_r9 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %cross3_r9, i32 15" [../src/triangle.cpp:138->../src/main.cpp:171]   --->   Operation 868 'bitselect' 'sign3_r9' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_34 : Operation 869 [1/1] (0.00ns) (grouped into LUT with out node inside_r9)   --->   "%xor_ln139 = xor i1 %sign1_r9, i1 %sign2_r9" [../src/triangle.cpp:139->../src/main.cpp:171]   --->   Operation 869 'xor' 'xor_ln139' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 870 [1/1] (0.00ns) (grouped into LUT with out node inside_r9)   --->   "%xor_ln139_1 = xor i1 %sign2_r9, i1 %sign3_r9" [../src/triangle.cpp:139->../src/main.cpp:171]   --->   Operation 870 'xor' 'xor_ln139_1' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 871 [1/1] (0.00ns) (grouped into LUT with out node inside_r9)   --->   "%or_ln139 = or i1 %xor_ln139, i1 %xor_ln139_1" [../src/triangle.cpp:139->../src/main.cpp:171]   --->   Operation 871 'or' 'or_ln139' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 872 [1/1] (0.97ns) (out node of the LUT)   --->   "%inside_r9 = xor i1 %or_ln139, i1 1" [../src/triangle.cpp:139->../src/main.cpp:171]   --->   Operation 872 'xor' 'inside_r9' <Predicate = (!last_signal_load)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 873 [1/1] (0.00ns) (grouped into LUT with out node x_index_19)   --->   "%x_index_10 = select i1 %or_ln37_6, i7 %internal_x, i7 %x_index_29" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 873 'select' 'x_index_10' <Predicate = (!last_signal_load & or_ln37_13)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 874 [1/1] (0.00ns) (grouped into LUT with out node x_index_18)   --->   "%x_index_9 = select i1 %icmp_ln37_7, i7 %x_index_29, i7 %internal_x" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 874 'select' 'x_index_9' <Predicate = (!last_signal_load & !icmp_ln37_15 & !icmp_ln37_23 & !icmp_ln37_31)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 875 [1/1] (0.00ns) (grouped into LUT with out node x_index_17)   --->   "%x_index_8 = select i1 %icmp_ln37_6, i7 %x_index_29, i7 %internal_x" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 875 'select' 'x_index_8' <Predicate = (!last_signal_load & !icmp_ln37_14 & !icmp_ln37_22 & !icmp_ln37_30 & !icmp_ln37_38 & !icmp_ln37_46)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 876 [1/1] (0.00ns) (grouped into LUT with out node x_index_16)   --->   "%x_index_7 = select i1 %icmp_ln37_5, i7 %x_index_29, i7 %internal_x" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 876 'select' 'x_index_7' <Predicate = (!last_signal_load & !icmp_ln37_13 & !icmp_ln37_21 & !icmp_ln37_29 & !icmp_ln37_37 & !icmp_ln37_45)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 877 [1/1] (0.00ns) (grouped into LUT with out node x_index_15)   --->   "%x_index_6 = select i1 %icmp_ln37_4, i7 %x_index_29, i7 %internal_x" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 877 'select' 'x_index_6' <Predicate = (!last_signal_load & !icmp_ln37_12 & !icmp_ln37_20 & !icmp_ln37_28 & !icmp_ln37_36 & !icmp_ln37_44)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 878 [1/1] (0.00ns) (grouped into LUT with out node x_index_14)   --->   "%x_index_5 = select i1 %icmp_ln37_3, i7 %x_index_29, i7 %internal_x" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 878 'select' 'x_index_5' <Predicate = (!last_signal_load & !icmp_ln37_11 & !icmp_ln37_19 & !icmp_ln37_27 & !icmp_ln37_35 & !icmp_ln37_43)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 879 [1/1] (0.00ns) (grouped into LUT with out node x_index_13)   --->   "%x_index_4 = select i1 %icmp_ln37_2, i7 %x_index_29, i7 %internal_x" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 879 'select' 'x_index_4' <Predicate = (!last_signal_load & !icmp_ln37_10 & !icmp_ln37_18 & !icmp_ln37_26)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 880 [1/1] (0.00ns) (grouped into LUT with out node x_index_12)   --->   "%x_index_3 = select i1 %icmp_ln37_1, i7 %x_index_29, i7 %internal_x" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 880 'select' 'x_index_3' <Predicate = (!last_signal_load & !icmp_ln37_9 & !icmp_ln37_17 & !icmp_ln37_25)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 881 [1/1] (0.00ns) (grouped into LUT with out node x_index_11)   --->   "%x_index_2 = select i1 %icmp_ln37, i7 %x_index_29, i7 %internal_x" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 881 'select' 'x_index_2' <Predicate = (!last_signal_load & !icmp_ln37_8 & !icmp_ln37_16 & !icmp_ln37_24)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 882 [1/1] (0.99ns) (out node of the LUT)   --->   "%x_index_19 = select i1 %or_ln37_13, i7 %x_index_10, i7 %x_index_29" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 882 'select' 'x_index_19' <Predicate = (!last_signal_load)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 883 [1/1] (0.99ns) (out node of the LUT)   --->   "%x_index_18 = select i1 %icmp_ln37_15, i7 %x_index_29, i7 %x_index_9" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 883 'select' 'x_index_18' <Predicate = (!last_signal_load & !icmp_ln37_23 & !icmp_ln37_31)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 884 [1/1] (0.99ns) (out node of the LUT)   --->   "%x_index_17 = select i1 %icmp_ln37_14, i7 %x_index_29, i7 %x_index_8" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 884 'select' 'x_index_17' <Predicate = (!last_signal_load & !icmp_ln37_22 & !icmp_ln37_30 & !icmp_ln37_38 & !icmp_ln37_46)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 885 [1/1] (0.99ns) (out node of the LUT)   --->   "%x_index_16 = select i1 %icmp_ln37_13, i7 %x_index_29, i7 %x_index_7" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 885 'select' 'x_index_16' <Predicate = (!last_signal_load & !icmp_ln37_21 & !icmp_ln37_29 & !icmp_ln37_37 & !icmp_ln37_45)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 886 [1/1] (0.99ns) (out node of the LUT)   --->   "%x_index_15 = select i1 %icmp_ln37_12, i7 %x_index_29, i7 %x_index_6" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 886 'select' 'x_index_15' <Predicate = (!last_signal_load & !icmp_ln37_20 & !icmp_ln37_28 & !icmp_ln37_36 & !icmp_ln37_44)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 887 [1/1] (0.99ns) (out node of the LUT)   --->   "%x_index_14 = select i1 %icmp_ln37_11, i7 %x_index_29, i7 %x_index_5" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 887 'select' 'x_index_14' <Predicate = (!last_signal_load & !icmp_ln37_19 & !icmp_ln37_27 & !icmp_ln37_35 & !icmp_ln37_43)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 888 [1/1] (0.99ns) (out node of the LUT)   --->   "%x_index_13 = select i1 %icmp_ln37_10, i7 %x_index_29, i7 %x_index_4" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 888 'select' 'x_index_13' <Predicate = (!last_signal_load & !icmp_ln37_18 & !icmp_ln37_26)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 889 [1/1] (0.99ns) (out node of the LUT)   --->   "%x_index_12 = select i1 %icmp_ln37_9, i7 %x_index_29, i7 %x_index_3" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 889 'select' 'x_index_12' <Predicate = (!last_signal_load & !icmp_ln37_17 & !icmp_ln37_25)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 890 [1/1] (0.99ns) (out node of the LUT)   --->   "%x_index_11 = select i1 %icmp_ln37_8, i7 %x_index_29, i7 %x_index_2" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 890 'select' 'x_index_11' <Predicate = (!last_signal_load & !icmp_ln37_16 & !icmp_ln37_24)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 891 [1/1] (0.00ns) (grouped into LUT with out node or_ln37_16)   --->   "%or_ln37_14 = or i1 %icmp_ln37_21, i1 %icmp_ln37_22" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 891 'or' 'or_ln37_14' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 892 [1/1] (0.00ns) (grouped into LUT with out node or_ln37_16)   --->   "%or_ln37_15 = or i1 %icmp_ln37_20, i1 %icmp_ln37_19" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 892 'or' 'or_ln37_15' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 893 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln37_16 = or i1 %or_ln37_15, i1 %or_ln37_14" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 893 'or' 'or_ln37_16' <Predicate = (!last_signal_load)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 894 [1/1] (0.00ns) (grouped into LUT with out node or_ln37_20)   --->   "%or_ln37_17 = or i1 %icmp_ln37_16, i1 %icmp_ln37_18" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 894 'or' 'or_ln37_17' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 895 [1/1] (0.00ns) (grouped into LUT with out node or_ln37_20)   --->   "%or_ln37_18 = or i1 %icmp_ln37_17, i1 %icmp_ln37_23" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 895 'or' 'or_ln37_18' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 896 [1/1] (0.00ns) (grouped into LUT with out node or_ln37_20)   --->   "%or_ln37_19 = or i1 %or_ln37_18, i1 %or_ln37_17" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 896 'or' 'or_ln37_19' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 897 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln37_20 = or i1 %or_ln37_19, i1 %or_ln37_16" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 897 'or' 'or_ln37_20' <Predicate = (!last_signal_load)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 898 [1/1] (0.00ns) (grouped into LUT with out node x_index_38)   --->   "%x_index_28 = select i1 %or_ln37_20, i7 %x_index_19, i7 %x_index_29" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 898 'select' 'x_index_28' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 899 [1/1] (0.00ns) (grouped into LUT with out node x_index_37)   --->   "%x_index_27 = select i1 %icmp_ln37_23, i7 %x_index_29, i7 %x_index_18" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 899 'select' 'x_index_27' <Predicate = (!last_signal_load & !icmp_ln37_31)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 900 [1/1] (0.00ns) (grouped into LUT with out node x_index_36)   --->   "%x_index_26 = select i1 %icmp_ln37_22, i7 %x_index_29, i7 %x_index_17" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 900 'select' 'x_index_26' <Predicate = (!last_signal_load & !icmp_ln37_30 & !icmp_ln37_38 & !icmp_ln37_46)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 901 [1/1] (0.00ns) (grouped into LUT with out node x_index_35)   --->   "%x_index_25 = select i1 %icmp_ln37_21, i7 %x_index_29, i7 %x_index_16" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 901 'select' 'x_index_25' <Predicate = (!last_signal_load & !icmp_ln37_29 & !icmp_ln37_37 & !icmp_ln37_45)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 902 [1/1] (0.00ns) (grouped into LUT with out node x_index_34)   --->   "%x_index_24 = select i1 %icmp_ln37_20, i7 %x_index_29, i7 %x_index_15" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 902 'select' 'x_index_24' <Predicate = (!last_signal_load & !icmp_ln37_28 & !icmp_ln37_36 & !icmp_ln37_44)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 903 [1/1] (0.00ns) (grouped into LUT with out node x_index_33)   --->   "%x_index_23 = select i1 %icmp_ln37_19, i7 %x_index_29, i7 %x_index_14" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 903 'select' 'x_index_23' <Predicate = (!last_signal_load & !icmp_ln37_27 & !icmp_ln37_35 & !icmp_ln37_43)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 904 [1/1] (0.00ns) (grouped into LUT with out node x_index_32)   --->   "%x_index_22 = select i1 %icmp_ln37_18, i7 %x_index_29, i7 %x_index_13" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 904 'select' 'x_index_22' <Predicate = (!last_signal_load & !icmp_ln37_26)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 905 [1/1] (0.00ns) (grouped into LUT with out node x_index_31)   --->   "%x_index_21 = select i1 %icmp_ln37_17, i7 %x_index_29, i7 %x_index_12" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 905 'select' 'x_index_21' <Predicate = (!last_signal_load & !icmp_ln37_25)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 906 [1/1] (0.00ns) (grouped into LUT with out node x_index_30)   --->   "%x_index_20 = select i1 %icmp_ln37_16, i7 %x_index_29, i7 %x_index_11" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 906 'select' 'x_index_20' <Predicate = (!last_signal_load & !icmp_ln37_24)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 907 [1/1] (0.00ns) (grouped into LUT with out node or_ln37_23)   --->   "%or_ln37_21 = or i1 %icmp_ln37_29, i1 %icmp_ln37_30" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 907 'or' 'or_ln37_21' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 908 [1/1] (0.00ns) (grouped into LUT with out node or_ln37_23)   --->   "%or_ln37_22 = or i1 %icmp_ln37_28, i1 %icmp_ln37_27" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 908 'or' 'or_ln37_22' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 909 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln37_23 = or i1 %or_ln37_22, i1 %or_ln37_21" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 909 'or' 'or_ln37_23' <Predicate = (!last_signal_load)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 910 [1/1] (0.00ns) (grouped into LUT with out node or_ln37_27)   --->   "%or_ln37_24 = or i1 %icmp_ln37_24, i1 %icmp_ln37_26" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 910 'or' 'or_ln37_24' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 911 [1/1] (0.00ns) (grouped into LUT with out node or_ln37_27)   --->   "%or_ln37_25 = or i1 %icmp_ln37_25, i1 %icmp_ln37_31" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 911 'or' 'or_ln37_25' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 912 [1/1] (0.00ns) (grouped into LUT with out node or_ln37_27)   --->   "%or_ln37_26 = or i1 %or_ln37_25, i1 %or_ln37_24" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 912 'or' 'or_ln37_26' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 913 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln37_27 = or i1 %or_ln37_26, i1 %or_ln37_23" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 913 'or' 'or_ln37_27' <Predicate = (!last_signal_load)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 914 [1/1] (0.99ns) (out node of the LUT)   --->   "%x_index_38 = select i1 %or_ln37_27, i7 %x_index_28, i7 %internal_x_2" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 914 'select' 'x_index_38' <Predicate = (!last_signal_load)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 915 [1/1] (0.99ns) (out node of the LUT)   --->   "%x_index_37 = select i1 %icmp_ln37_31, i7 %internal_x_2, i7 %x_index_27" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 915 'select' 'x_index_37' <Predicate = (!last_signal_load)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 916 [1/1] (0.99ns) (out node of the LUT)   --->   "%x_index_36 = select i1 %icmp_ln37_30, i7 %internal_x_2, i7 %x_index_26" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 916 'select' 'x_index_36' <Predicate = (!last_signal_load & !icmp_ln37_38 & !icmp_ln37_46)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 917 [1/1] (0.99ns) (out node of the LUT)   --->   "%x_index_35 = select i1 %icmp_ln37_29, i7 %internal_x_2, i7 %x_index_25" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 917 'select' 'x_index_35' <Predicate = (!last_signal_load & !icmp_ln37_37 & !icmp_ln37_45)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 918 [1/1] (0.99ns) (out node of the LUT)   --->   "%x_index_34 = select i1 %icmp_ln37_28, i7 %internal_x_2, i7 %x_index_24" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 918 'select' 'x_index_34' <Predicate = (!last_signal_load & !icmp_ln37_36 & !icmp_ln37_44)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 919 [1/1] (0.99ns) (out node of the LUT)   --->   "%x_index_33 = select i1 %icmp_ln37_27, i7 %internal_x_2, i7 %x_index_23" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 919 'select' 'x_index_33' <Predicate = (!last_signal_load & !icmp_ln37_35 & !icmp_ln37_43)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 920 [1/1] (0.99ns) (out node of the LUT)   --->   "%x_index_32 = select i1 %icmp_ln37_26, i7 %internal_x_2, i7 %x_index_22" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 920 'select' 'x_index_32' <Predicate = (!last_signal_load)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 921 [1/1] (0.99ns) (out node of the LUT)   --->   "%x_index_31 = select i1 %icmp_ln37_25, i7 %internal_x_2, i7 %x_index_21" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 921 'select' 'x_index_31' <Predicate = (!last_signal_load)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 922 [1/1] (0.99ns) (out node of the LUT)   --->   "%x_index_30 = select i1 %icmp_ln37_24, i7 %internal_x_2, i7 %x_index_20" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 922 'select' 'x_index_30' <Predicate = (!last_signal_load)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 923 [1/1] (1.73ns)   --->   "%icmp_ln37_32 = icmp_eq  i4 %bram_index_1, i4 0" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 923 'icmp' 'icmp_ln37_32' <Predicate = (!last_signal_load)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 924 [1/1] (1.73ns)   --->   "%icmp_ln37_33 = icmp_eq  i4 %bram_index_1, i4 1" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 924 'icmp' 'icmp_ln37_33' <Predicate = (!last_signal_load)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 925 [1/1] (1.73ns)   --->   "%icmp_ln37_34 = icmp_eq  i4 %bram_index_1, i4 2" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 925 'icmp' 'icmp_ln37_34' <Predicate = (!last_signal_load)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 926 [1/1] (1.73ns)   --->   "%icmp_ln37_39 = icmp_eq  i4 %bram_index_1, i4 7" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 926 'icmp' 'icmp_ln37_39' <Predicate = (!last_signal_load)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 927 [1/1] (0.00ns) (grouped into LUT with out node or_ln37_30)   --->   "%or_ln37_28 = or i1 %icmp_ln37_37, i1 %icmp_ln37_38" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 927 'or' 'or_ln37_28' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 928 [1/1] (0.00ns) (grouped into LUT with out node or_ln37_30)   --->   "%or_ln37_29 = or i1 %icmp_ln37_36, i1 %icmp_ln37_35" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 928 'or' 'or_ln37_29' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 929 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln37_30 = or i1 %or_ln37_29, i1 %or_ln37_28" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 929 'or' 'or_ln37_30' <Predicate = (!last_signal_load)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 930 [1/1] (0.00ns) (grouped into LUT with out node or_ln37_34)   --->   "%or_ln37_31 = or i1 %icmp_ln37_32, i1 %icmp_ln37_34" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 930 'or' 'or_ln37_31' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 931 [1/1] (0.00ns) (grouped into LUT with out node or_ln37_34)   --->   "%or_ln37_32 = or i1 %icmp_ln37_33, i1 %icmp_ln37_39" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 931 'or' 'or_ln37_32' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 932 [1/1] (0.00ns) (grouped into LUT with out node or_ln37_34)   --->   "%or_ln37_33 = or i1 %or_ln37_32, i1 %or_ln37_31" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 932 'or' 'or_ln37_33' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 933 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln37_34 = or i1 %or_ln37_33, i1 %or_ln37_30" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 933 'or' 'or_ln37_34' <Predicate = (!last_signal_load)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 934 [1/1] (0.00ns) (grouped into LUT with out node x_index)   --->   "%x_index_47 = select i1 %or_ln37_34, i7 %x_index_38, i7 %internal_x_2" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 934 'select' 'x_index_47' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 935 [1/1] (0.00ns) (grouped into LUT with out node x_index_57)   --->   "%x_index_46 = select i1 %icmp_ln37_39, i7 %internal_x_2, i7 %x_index_37" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 935 'select' 'x_index_46' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 936 [1/1] (0.00ns) (grouped into LUT with out node x_index_58)   --->   "%x_index_45 = select i1 %icmp_ln37_38, i7 %internal_x_2, i7 %x_index_36" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 936 'select' 'x_index_45' <Predicate = (!last_signal_load & !icmp_ln37_46)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 937 [1/1] (0.00ns) (grouped into LUT with out node x_index_59)   --->   "%x_index_44 = select i1 %icmp_ln37_37, i7 %internal_x_2, i7 %x_index_35" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 937 'select' 'x_index_44' <Predicate = (!last_signal_load & !icmp_ln37_45)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 938 [1/1] (0.00ns) (grouped into LUT with out node x_index_60)   --->   "%x_index_43 = select i1 %icmp_ln37_36, i7 %internal_x_2, i7 %x_index_34" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 938 'select' 'x_index_43' <Predicate = (!last_signal_load & !icmp_ln37_44)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 939 [1/1] (0.00ns) (grouped into LUT with out node x_index_61)   --->   "%x_index_42 = select i1 %icmp_ln37_35, i7 %internal_x_2, i7 %x_index_33" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 939 'select' 'x_index_42' <Predicate = (!last_signal_load & !icmp_ln37_43)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 940 [1/1] (0.00ns) (grouped into LUT with out node x_index_62)   --->   "%x_index_41 = select i1 %icmp_ln37_34, i7 %internal_x_2, i7 %x_index_32" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 940 'select' 'x_index_41' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 941 [1/1] (0.00ns) (grouped into LUT with out node x_index_63)   --->   "%x_index_40 = select i1 %icmp_ln37_33, i7 %internal_x_2, i7 %x_index_31" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 941 'select' 'x_index_40' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 942 [1/1] (0.00ns) (grouped into LUT with out node x_index_64)   --->   "%x_index_39 = select i1 %icmp_ln37_32, i7 %internal_x_2, i7 %x_index_30" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 942 'select' 'x_index_39' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 943 [1/1] (1.73ns)   --->   "%icmp_ln37_40 = icmp_eq  i4 %bram_index_2, i4 0" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 943 'icmp' 'icmp_ln37_40' <Predicate = (!last_signal_load)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 944 [1/1] (1.73ns)   --->   "%icmp_ln37_41 = icmp_eq  i4 %bram_index_2, i4 1" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 944 'icmp' 'icmp_ln37_41' <Predicate = (!last_signal_load)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 945 [1/1] (1.73ns)   --->   "%icmp_ln37_42 = icmp_eq  i4 %bram_index_2, i4 2" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 945 'icmp' 'icmp_ln37_42' <Predicate = (!last_signal_load)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 946 [1/1] (1.73ns)   --->   "%icmp_ln37_47 = icmp_eq  i4 %bram_index_2, i4 7" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 946 'icmp' 'icmp_ln37_47' <Predicate = (!last_signal_load)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 947 [1/1] (0.00ns) (grouped into LUT with out node or_ln37_37)   --->   "%or_ln37_35 = or i1 %icmp_ln37_45, i1 %icmp_ln37_46" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 947 'or' 'or_ln37_35' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 948 [1/1] (0.00ns) (grouped into LUT with out node or_ln37_37)   --->   "%or_ln37_36 = or i1 %icmp_ln37_44, i1 %icmp_ln37_43" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 948 'or' 'or_ln37_36' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 949 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln37_37 = or i1 %or_ln37_36, i1 %or_ln37_35" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 949 'or' 'or_ln37_37' <Predicate = (!last_signal_load)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 950 [1/1] (0.00ns) (grouped into LUT with out node or_ln37_41)   --->   "%or_ln37_38 = or i1 %icmp_ln37_40, i1 %icmp_ln37_42" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 950 'or' 'or_ln37_38' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 951 [1/1] (0.00ns) (grouped into LUT with out node or_ln37_41)   --->   "%or_ln37_39 = or i1 %icmp_ln37_41, i1 %icmp_ln37_47" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 951 'or' 'or_ln37_39' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 952 [1/1] (0.00ns) (grouped into LUT with out node or_ln37_41)   --->   "%or_ln37_40 = or i1 %or_ln37_39, i1 %or_ln37_38" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 952 'or' 'or_ln37_40' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 953 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln37_41 = or i1 %or_ln37_40, i1 %or_ln37_37" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 953 'or' 'or_ln37_41' <Predicate = (!last_signal_load)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 954 [1/1] (0.99ns) (out node of the LUT)   --->   "%x_index = select i1 %or_ln37_41, i7 %x_index_47, i7 %internal_x_2" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 954 'select' 'x_index' <Predicate = (!last_signal_load)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 955 [1/1] (0.99ns) (out node of the LUT)   --->   "%x_index_57 = select i1 %icmp_ln37_47, i7 %internal_x_2, i7 %x_index_46" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 955 'select' 'x_index_57' <Predicate = (!last_signal_load)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 956 [1/1] (0.99ns) (out node of the LUT)   --->   "%x_index_58 = select i1 %icmp_ln37_46, i7 %internal_x_2, i7 %x_index_45" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 956 'select' 'x_index_58' <Predicate = (!last_signal_load)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 957 [1/1] (0.99ns) (out node of the LUT)   --->   "%x_index_59 = select i1 %icmp_ln37_45, i7 %internal_x_2, i7 %x_index_44" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 957 'select' 'x_index_59' <Predicate = (!last_signal_load)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 958 [1/1] (0.99ns) (out node of the LUT)   --->   "%x_index_60 = select i1 %icmp_ln37_44, i7 %internal_x_2, i7 %x_index_43" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 958 'select' 'x_index_60' <Predicate = (!last_signal_load)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 959 [1/1] (0.99ns) (out node of the LUT)   --->   "%x_index_61 = select i1 %icmp_ln37_43, i7 %internal_x_2, i7 %x_index_42" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 959 'select' 'x_index_61' <Predicate = (!last_signal_load)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 960 [1/1] (0.99ns) (out node of the LUT)   --->   "%x_index_62 = select i1 %icmp_ln37_42, i7 %internal_x_2, i7 %x_index_41" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 960 'select' 'x_index_62' <Predicate = (!last_signal_load)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 961 [1/1] (0.99ns) (out node of the LUT)   --->   "%x_index_63 = select i1 %icmp_ln37_41, i7 %internal_x_2, i7 %x_index_40" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 961 'select' 'x_index_63' <Predicate = (!last_signal_load)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 962 [1/1] (0.99ns) (out node of the LUT)   --->   "%x_index_64 = select i1 %icmp_ln37_40, i7 %internal_x_2, i7 %x_index_39" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 962 'select' 'x_index_64' <Predicate = (!last_signal_load)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 963 [1/1] (0.00ns) (grouped into LUT with out node y_index_20)   --->   "%y_index_10 = select i1 %or_ln38_6, i7 %internal_y, i7 %internal_y_3" [../src/get_index.cpp:38->../src/main.cpp:187]   --->   Operation 963 'select' 'y_index_10' <Predicate = (!last_signal_load & or_ln37_13 & or_ln38_13 & or_ln37_6)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 964 [1/1] (0.00ns) (grouped into LUT with out node y_index_19)   --->   "%y_index_9 = select i1 %icmp_ln38_7, i7 %internal_y_3, i7 %internal_y" [../src/get_index.cpp:38->../src/main.cpp:187]   --->   Operation 964 'select' 'y_index_9' <Predicate = (!last_signal_load & !icmp_ln37_15 & !icmp_ln37_23 & !icmp_ln37_31 & !icmp_ln38_15 & !icmp_ln37_7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 965 [1/1] (0.00ns) (grouped into LUT with out node y_index_18)   --->   "%y_index_8 = select i1 %icmp_ln38_6, i7 %internal_y_3, i7 %internal_y" [../src/get_index.cpp:38->../src/main.cpp:187]   --->   Operation 965 'select' 'y_index_8' <Predicate = (!last_signal_load & !icmp_ln37_14 & !icmp_ln37_22 & !icmp_ln37_30 & !icmp_ln37_38 & !icmp_ln37_46 & !icmp_ln38_14 & !icmp_ln37_6)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 966 [1/1] (0.00ns) (grouped into LUT with out node y_index_17)   --->   "%y_index_7 = select i1 %icmp_ln38_5, i7 %internal_y_3, i7 %internal_y" [../src/get_index.cpp:38->../src/main.cpp:187]   --->   Operation 966 'select' 'y_index_7' <Predicate = (!last_signal_load & !icmp_ln37_13 & !icmp_ln37_21 & !icmp_ln37_29 & !icmp_ln37_37 & !icmp_ln37_45 & !icmp_ln38_13 & !icmp_ln37_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 967 [1/1] (0.00ns) (grouped into LUT with out node y_index_16)   --->   "%y_index_6 = select i1 %icmp_ln38_4, i7 %internal_y_3, i7 %internal_y" [../src/get_index.cpp:38->../src/main.cpp:187]   --->   Operation 967 'select' 'y_index_6' <Predicate = (!last_signal_load & !icmp_ln37_12 & !icmp_ln37_20 & !icmp_ln37_28 & !icmp_ln37_36 & !icmp_ln37_44 & !icmp_ln38_12 & !icmp_ln37_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 968 [1/1] (0.00ns) (grouped into LUT with out node y_index_15)   --->   "%y_index_5 = select i1 %icmp_ln38_3, i7 %internal_y_3, i7 %internal_y" [../src/get_index.cpp:38->../src/main.cpp:187]   --->   Operation 968 'select' 'y_index_5' <Predicate = (!last_signal_load & !icmp_ln37_11 & !icmp_ln37_19 & !icmp_ln37_27 & !icmp_ln37_35 & !icmp_ln37_43 & !icmp_ln38_11 & !icmp_ln37_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 969 [1/1] (0.00ns) (grouped into LUT with out node y_index_14)   --->   "%y_index_4 = select i1 %icmp_ln38_2, i7 %internal_y_3, i7 %internal_y" [../src/get_index.cpp:38->../src/main.cpp:187]   --->   Operation 969 'select' 'y_index_4' <Predicate = (!last_signal_load & !icmp_ln37_10 & !icmp_ln37_18 & !icmp_ln37_26 & !icmp_ln38_10 & !icmp_ln37_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 970 [1/1] (0.00ns) (grouped into LUT with out node y_index_13)   --->   "%y_index_3 = select i1 %icmp_ln38_1, i7 %internal_y_3, i7 %internal_y" [../src/get_index.cpp:38->../src/main.cpp:187]   --->   Operation 970 'select' 'y_index_3' <Predicate = (!last_signal_load & !icmp_ln37_9 & !icmp_ln37_17 & !icmp_ln37_25 & !icmp_ln38_9 & !icmp_ln37_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 971 [1/1] (0.00ns) (grouped into LUT with out node y_index_12)   --->   "%y_index_2 = select i1 %icmp_ln38, i7 %internal_y_3, i7 %internal_y" [../src/get_index.cpp:38->../src/main.cpp:187]   --->   Operation 971 'select' 'y_index_2' <Predicate = (!last_signal_load & !icmp_ln37_8 & !icmp_ln37_16 & !icmp_ln37_24 & !icmp_ln38_8 & !icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 972 [1/1] (0.99ns) (out node of the LUT)   --->   "%y_index_20 = select i1 %or_ln38_13, i7 %y_index_10, i7 %internal_y_4" [../src/get_index.cpp:38->../src/main.cpp:187]   --->   Operation 972 'select' 'y_index_20' <Predicate = (!last_signal_load & or_ln37_13 & or_ln37_6)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 973 [1/1] (0.99ns) (out node of the LUT)   --->   "%y_index_19 = select i1 %icmp_ln38_15, i7 %internal_y_4, i7 %y_index_9" [../src/get_index.cpp:38->../src/main.cpp:187]   --->   Operation 973 'select' 'y_index_19' <Predicate = (!last_signal_load & !icmp_ln37_15 & !icmp_ln37_23 & !icmp_ln37_31 & !icmp_ln37_7)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 974 [1/1] (0.99ns) (out node of the LUT)   --->   "%y_index_18 = select i1 %icmp_ln38_14, i7 %internal_y_4, i7 %y_index_8" [../src/get_index.cpp:38->../src/main.cpp:187]   --->   Operation 974 'select' 'y_index_18' <Predicate = (!last_signal_load & !icmp_ln37_14 & !icmp_ln37_22 & !icmp_ln37_30 & !icmp_ln37_38 & !icmp_ln37_46 & !icmp_ln37_6)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 975 [1/1] (0.99ns) (out node of the LUT)   --->   "%y_index_17 = select i1 %icmp_ln38_13, i7 %internal_y_4, i7 %y_index_7" [../src/get_index.cpp:38->../src/main.cpp:187]   --->   Operation 975 'select' 'y_index_17' <Predicate = (!last_signal_load & !icmp_ln37_13 & !icmp_ln37_21 & !icmp_ln37_29 & !icmp_ln37_37 & !icmp_ln37_45 & !icmp_ln37_5)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 976 [1/1] (0.99ns) (out node of the LUT)   --->   "%y_index_16 = select i1 %icmp_ln38_12, i7 %internal_y_4, i7 %y_index_6" [../src/get_index.cpp:38->../src/main.cpp:187]   --->   Operation 976 'select' 'y_index_16' <Predicate = (!last_signal_load & !icmp_ln37_12 & !icmp_ln37_20 & !icmp_ln37_28 & !icmp_ln37_36 & !icmp_ln37_44 & !icmp_ln37_4)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 977 [1/1] (0.99ns) (out node of the LUT)   --->   "%y_index_15 = select i1 %icmp_ln38_11, i7 %internal_y_4, i7 %y_index_5" [../src/get_index.cpp:38->../src/main.cpp:187]   --->   Operation 977 'select' 'y_index_15' <Predicate = (!last_signal_load & !icmp_ln37_11 & !icmp_ln37_19 & !icmp_ln37_27 & !icmp_ln37_35 & !icmp_ln37_43 & !icmp_ln37_3)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 978 [1/1] (0.99ns) (out node of the LUT)   --->   "%y_index_14 = select i1 %icmp_ln38_10, i7 %internal_y_4, i7 %y_index_4" [../src/get_index.cpp:38->../src/main.cpp:187]   --->   Operation 978 'select' 'y_index_14' <Predicate = (!last_signal_load & !icmp_ln37_10 & !icmp_ln37_18 & !icmp_ln37_26 & !icmp_ln37_2)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 979 [1/1] (0.99ns) (out node of the LUT)   --->   "%y_index_13 = select i1 %icmp_ln38_9, i7 %internal_y_4, i7 %y_index_3" [../src/get_index.cpp:38->../src/main.cpp:187]   --->   Operation 979 'select' 'y_index_13' <Predicate = (!last_signal_load & !icmp_ln37_9 & !icmp_ln37_17 & !icmp_ln37_25 & !icmp_ln37_1)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 980 [1/1] (0.99ns) (out node of the LUT)   --->   "%y_index_12 = select i1 %icmp_ln38_8, i7 %internal_y_4, i7 %y_index_2" [../src/get_index.cpp:38->../src/main.cpp:187]   --->   Operation 980 'select' 'y_index_12' <Predicate = (!last_signal_load & !icmp_ln37_8 & !icmp_ln37_16 & !icmp_ln37_24 & !icmp_ln37)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 981 [1/1] (0.00ns) (grouped into LUT with out node y_index_38)   --->   "%y_index_29 = select i1 %or_ln37_6, i7 %y_index_20, i7 %internal_y" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 981 'select' 'y_index_29' <Predicate = (!last_signal_load & or_ln37_13)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 982 [1/1] (0.00ns) (grouped into LUT with out node y_index_37)   --->   "%y_index_28 = select i1 %icmp_ln37_7, i7 %internal_y, i7 %y_index_19" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 982 'select' 'y_index_28' <Predicate = (!last_signal_load & !icmp_ln37_15 & !icmp_ln37_23 & !icmp_ln37_31)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 983 [1/1] (0.00ns) (grouped into LUT with out node y_index_36)   --->   "%y_index_27 = select i1 %icmp_ln37_6, i7 %internal_y, i7 %y_index_18" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 983 'select' 'y_index_27' <Predicate = (!last_signal_load & !icmp_ln37_14 & !icmp_ln37_22 & !icmp_ln37_30 & !icmp_ln37_38 & !icmp_ln37_46)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 984 [1/1] (0.00ns) (grouped into LUT with out node y_index_35)   --->   "%y_index_26 = select i1 %icmp_ln37_5, i7 %internal_y, i7 %y_index_17" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 984 'select' 'y_index_26' <Predicate = (!last_signal_load & !icmp_ln37_13 & !icmp_ln37_21 & !icmp_ln37_29 & !icmp_ln37_37 & !icmp_ln37_45)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 985 [1/1] (0.00ns) (grouped into LUT with out node y_index_34)   --->   "%y_index_25 = select i1 %icmp_ln37_4, i7 %internal_y, i7 %y_index_16" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 985 'select' 'y_index_25' <Predicate = (!last_signal_load & !icmp_ln37_12 & !icmp_ln37_20 & !icmp_ln37_28 & !icmp_ln37_36 & !icmp_ln37_44)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 986 [1/1] (0.00ns) (grouped into LUT with out node y_index_33)   --->   "%y_index_24 = select i1 %icmp_ln37_3, i7 %internal_y, i7 %y_index_15" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 986 'select' 'y_index_24' <Predicate = (!last_signal_load & !icmp_ln37_11 & !icmp_ln37_19 & !icmp_ln37_27 & !icmp_ln37_35 & !icmp_ln37_43)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 987 [1/1] (0.00ns) (grouped into LUT with out node y_index_32)   --->   "%y_index_23 = select i1 %icmp_ln37_2, i7 %internal_y, i7 %y_index_14" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 987 'select' 'y_index_23' <Predicate = (!last_signal_load & !icmp_ln37_10 & !icmp_ln37_18 & !icmp_ln37_26)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 988 [1/1] (0.00ns) (grouped into LUT with out node y_index_31)   --->   "%y_index_22 = select i1 %icmp_ln37_1, i7 %internal_y, i7 %y_index_13" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 988 'select' 'y_index_22' <Predicate = (!last_signal_load & !icmp_ln37_9 & !icmp_ln37_17 & !icmp_ln37_25)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 989 [1/1] (0.00ns) (grouped into LUT with out node y_index_30)   --->   "%y_index_21 = select i1 %icmp_ln37, i7 %internal_y, i7 %y_index_12" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 989 'select' 'y_index_21' <Predicate = (!last_signal_load & !icmp_ln37_8 & !icmp_ln37_16 & !icmp_ln37_24)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 990 [1/1] (0.99ns) (out node of the LUT)   --->   "%y_index_38 = select i1 %or_ln37_13, i7 %y_index_29, i7 %internal_y_3" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 990 'select' 'y_index_38' <Predicate = (!last_signal_load)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 991 [1/1] (0.99ns) (out node of the LUT)   --->   "%y_index_37 = select i1 %icmp_ln37_15, i7 %internal_y_3, i7 %y_index_28" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 991 'select' 'y_index_37' <Predicate = (!last_signal_load & !icmp_ln37_23 & !icmp_ln37_31)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 992 [1/1] (0.99ns) (out node of the LUT)   --->   "%y_index_36 = select i1 %icmp_ln37_14, i7 %internal_y_3, i7 %y_index_27" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 992 'select' 'y_index_36' <Predicate = (!last_signal_load & !icmp_ln37_22 & !icmp_ln37_30 & !icmp_ln37_38 & !icmp_ln37_46)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 993 [1/1] (0.99ns) (out node of the LUT)   --->   "%y_index_35 = select i1 %icmp_ln37_13, i7 %internal_y_3, i7 %y_index_26" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 993 'select' 'y_index_35' <Predicate = (!last_signal_load & !icmp_ln37_21 & !icmp_ln37_29 & !icmp_ln37_37 & !icmp_ln37_45)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 994 [1/1] (0.99ns) (out node of the LUT)   --->   "%y_index_34 = select i1 %icmp_ln37_12, i7 %internal_y_3, i7 %y_index_25" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 994 'select' 'y_index_34' <Predicate = (!last_signal_load & !icmp_ln37_20 & !icmp_ln37_28 & !icmp_ln37_36 & !icmp_ln37_44)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 995 [1/1] (0.99ns) (out node of the LUT)   --->   "%y_index_33 = select i1 %icmp_ln37_11, i7 %internal_y_3, i7 %y_index_24" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 995 'select' 'y_index_33' <Predicate = (!last_signal_load & !icmp_ln37_19 & !icmp_ln37_27 & !icmp_ln37_35 & !icmp_ln37_43)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 996 [1/1] (0.99ns) (out node of the LUT)   --->   "%y_index_32 = select i1 %icmp_ln37_10, i7 %internal_y_3, i7 %y_index_23" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 996 'select' 'y_index_32' <Predicate = (!last_signal_load & !icmp_ln37_18 & !icmp_ln37_26)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 997 [1/1] (0.99ns) (out node of the LUT)   --->   "%y_index_31 = select i1 %icmp_ln37_9, i7 %internal_y_3, i7 %y_index_22" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 997 'select' 'y_index_31' <Predicate = (!last_signal_load & !icmp_ln37_17 & !icmp_ln37_25)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 998 [1/1] (0.99ns) (out node of the LUT)   --->   "%y_index_30 = select i1 %icmp_ln37_8, i7 %internal_y_3, i7 %y_index_21" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 998 'select' 'y_index_30' <Predicate = (!last_signal_load & !icmp_ln37_16 & !icmp_ln37_24)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 999 [1/1] (0.00ns) (grouped into LUT with out node y_index_56)   --->   "%y_index_47 = select i1 %or_ln37_20, i7 %y_index_38, i7 %internal_y_4" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 999 'select' 'y_index_47' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1000 [1/1] (0.00ns) (grouped into LUT with out node y_index_55)   --->   "%y_index_46 = select i1 %icmp_ln37_23, i7 %internal_y_4, i7 %y_index_37" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1000 'select' 'y_index_46' <Predicate = (!last_signal_load & !icmp_ln37_31)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1001 [1/1] (0.00ns) (grouped into LUT with out node y_index_54)   --->   "%y_index_45 = select i1 %icmp_ln37_22, i7 %internal_y_4, i7 %y_index_36" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1001 'select' 'y_index_45' <Predicate = (!last_signal_load & !icmp_ln37_30 & !icmp_ln37_38 & !icmp_ln37_46)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1002 [1/1] (0.00ns) (grouped into LUT with out node y_index_53)   --->   "%y_index_44 = select i1 %icmp_ln37_21, i7 %internal_y_4, i7 %y_index_35" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1002 'select' 'y_index_44' <Predicate = (!last_signal_load & !icmp_ln37_29 & !icmp_ln37_37 & !icmp_ln37_45)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1003 [1/1] (0.00ns) (grouped into LUT with out node y_index_52)   --->   "%y_index_43 = select i1 %icmp_ln37_20, i7 %internal_y_4, i7 %y_index_34" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1003 'select' 'y_index_43' <Predicate = (!last_signal_load & !icmp_ln37_28 & !icmp_ln37_36 & !icmp_ln37_44)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1004 [1/1] (0.00ns) (grouped into LUT with out node y_index_51)   --->   "%y_index_42 = select i1 %icmp_ln37_19, i7 %internal_y_4, i7 %y_index_33" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1004 'select' 'y_index_42' <Predicate = (!last_signal_load & !icmp_ln37_27 & !icmp_ln37_35 & !icmp_ln37_43)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1005 [1/1] (0.00ns) (grouped into LUT with out node y_index_50)   --->   "%y_index_41 = select i1 %icmp_ln37_18, i7 %internal_y_4, i7 %y_index_32" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1005 'select' 'y_index_41' <Predicate = (!last_signal_load & !icmp_ln37_26)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1006 [1/1] (0.00ns) (grouped into LUT with out node y_index_49)   --->   "%y_index_40 = select i1 %icmp_ln37_17, i7 %internal_y_4, i7 %y_index_31" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1006 'select' 'y_index_40' <Predicate = (!last_signal_load & !icmp_ln37_25)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1007 [1/1] (0.00ns) (grouped into LUT with out node y_index_48)   --->   "%y_index_39 = select i1 %icmp_ln37_16, i7 %internal_y_4, i7 %y_index_30" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1007 'select' 'y_index_39' <Predicate = (!last_signal_load & !icmp_ln37_24)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1008 [1/1] (0.99ns) (out node of the LUT)   --->   "%y_index_56 = select i1 %or_ln37_27, i7 %y_index_47, i7 %internal_y" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1008 'select' 'y_index_56' <Predicate = (!last_signal_load)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1009 [1/1] (0.99ns) (out node of the LUT)   --->   "%y_index_55 = select i1 %icmp_ln37_31, i7 %internal_y, i7 %y_index_46" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1009 'select' 'y_index_55' <Predicate = (!last_signal_load)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1010 [1/1] (0.99ns) (out node of the LUT)   --->   "%y_index_54 = select i1 %icmp_ln37_30, i7 %internal_y, i7 %y_index_45" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1010 'select' 'y_index_54' <Predicate = (!last_signal_load & !icmp_ln37_38 & !icmp_ln37_46)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1011 [1/1] (0.99ns) (out node of the LUT)   --->   "%y_index_53 = select i1 %icmp_ln37_29, i7 %internal_y, i7 %y_index_44" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1011 'select' 'y_index_53' <Predicate = (!last_signal_load & !icmp_ln37_37 & !icmp_ln37_45)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1012 [1/1] (0.99ns) (out node of the LUT)   --->   "%y_index_52 = select i1 %icmp_ln37_28, i7 %internal_y, i7 %y_index_43" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1012 'select' 'y_index_52' <Predicate = (!last_signal_load & !icmp_ln37_36 & !icmp_ln37_44)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1013 [1/1] (0.99ns) (out node of the LUT)   --->   "%y_index_51 = select i1 %icmp_ln37_27, i7 %internal_y, i7 %y_index_42" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1013 'select' 'y_index_51' <Predicate = (!last_signal_load & !icmp_ln37_35 & !icmp_ln37_43)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1014 [1/1] (0.99ns) (out node of the LUT)   --->   "%y_index_50 = select i1 %icmp_ln37_26, i7 %internal_y, i7 %y_index_41" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1014 'select' 'y_index_50' <Predicate = (!last_signal_load)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1015 [1/1] (0.99ns) (out node of the LUT)   --->   "%y_index_49 = select i1 %icmp_ln37_25, i7 %internal_y, i7 %y_index_40" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1015 'select' 'y_index_49' <Predicate = (!last_signal_load)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1016 [1/1] (0.99ns) (out node of the LUT)   --->   "%y_index_48 = select i1 %icmp_ln37_24, i7 %internal_y, i7 %y_index_39" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1016 'select' 'y_index_48' <Predicate = (!last_signal_load)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1017 [1/1] (0.00ns) (grouped into LUT with out node y_index)   --->   "%y_index_65 = select i1 %or_ln37_34, i7 %y_index_56, i7 %internal_y_3" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1017 'select' 'y_index_65' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1018 [1/1] (0.00ns) (grouped into LUT with out node y_index_75)   --->   "%y_index_64 = select i1 %icmp_ln37_39, i7 %internal_y_3, i7 %y_index_55" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1018 'select' 'y_index_64' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1019 [1/1] (0.00ns) (grouped into LUT with out node y_index_76)   --->   "%y_index_63 = select i1 %icmp_ln37_38, i7 %internal_y_3, i7 %y_index_54" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1019 'select' 'y_index_63' <Predicate = (!last_signal_load & !icmp_ln37_46)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1020 [1/1] (0.00ns) (grouped into LUT with out node y_index_77)   --->   "%y_index_62 = select i1 %icmp_ln37_37, i7 %internal_y_3, i7 %y_index_53" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1020 'select' 'y_index_62' <Predicate = (!last_signal_load & !icmp_ln37_45)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1021 [1/1] (0.00ns) (grouped into LUT with out node y_index_78)   --->   "%y_index_61 = select i1 %icmp_ln37_36, i7 %internal_y_3, i7 %y_index_52" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1021 'select' 'y_index_61' <Predicate = (!last_signal_load & !icmp_ln37_44)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1022 [1/1] (0.00ns) (grouped into LUT with out node y_index_79)   --->   "%y_index_60 = select i1 %icmp_ln37_35, i7 %internal_y_3, i7 %y_index_51" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1022 'select' 'y_index_60' <Predicate = (!last_signal_load & !icmp_ln37_43)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1023 [1/1] (0.00ns) (grouped into LUT with out node y_index_80)   --->   "%y_index_59 = select i1 %icmp_ln37_34, i7 %internal_y_3, i7 %y_index_50" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1023 'select' 'y_index_59' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1024 [1/1] (0.00ns) (grouped into LUT with out node y_index_81)   --->   "%y_index_58 = select i1 %icmp_ln37_33, i7 %internal_y_3, i7 %y_index_49" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1024 'select' 'y_index_58' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1025 [1/1] (0.00ns) (grouped into LUT with out node y_index_82)   --->   "%y_index_57 = select i1 %icmp_ln37_32, i7 %internal_y_3, i7 %y_index_48" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1025 'select' 'y_index_57' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1026 [1/1] (0.99ns) (out node of the LUT)   --->   "%y_index = select i1 %or_ln37_41, i7 %y_index_65, i7 %internal_y_4" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1026 'select' 'y_index' <Predicate = (!last_signal_load)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1027 [1/1] (0.99ns) (out node of the LUT)   --->   "%y_index_75 = select i1 %icmp_ln37_47, i7 %internal_y_4, i7 %y_index_64" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1027 'select' 'y_index_75' <Predicate = (!last_signal_load)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1028 [1/1] (0.99ns) (out node of the LUT)   --->   "%y_index_76 = select i1 %icmp_ln37_46, i7 %internal_y_4, i7 %y_index_63" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1028 'select' 'y_index_76' <Predicate = (!last_signal_load)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1029 [1/1] (0.99ns) (out node of the LUT)   --->   "%y_index_77 = select i1 %icmp_ln37_45, i7 %internal_y_4, i7 %y_index_62" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1029 'select' 'y_index_77' <Predicate = (!last_signal_load)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1030 [1/1] (0.99ns) (out node of the LUT)   --->   "%y_index_78 = select i1 %icmp_ln37_44, i7 %internal_y_4, i7 %y_index_61" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1030 'select' 'y_index_78' <Predicate = (!last_signal_load)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1031 [1/1] (0.99ns) (out node of the LUT)   --->   "%y_index_79 = select i1 %icmp_ln37_43, i7 %internal_y_4, i7 %y_index_60" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1031 'select' 'y_index_79' <Predicate = (!last_signal_load)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1032 [1/1] (0.99ns) (out node of the LUT)   --->   "%y_index_80 = select i1 %icmp_ln37_42, i7 %internal_y_4, i7 %y_index_59" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1032 'select' 'y_index_80' <Predicate = (!last_signal_load)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1033 [1/1] (0.99ns) (out node of the LUT)   --->   "%y_index_81 = select i1 %icmp_ln37_41, i7 %internal_y_4, i7 %y_index_58" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1033 'select' 'y_index_81' <Predicate = (!last_signal_load)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1034 [1/1] (0.99ns) (out node of the LUT)   --->   "%y_index_82 = select i1 %icmp_ln37_40, i7 %internal_y_4, i7 %y_index_57" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1034 'select' 'y_index_82' <Predicate = (!last_signal_load)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1035 [1/1] (0.00ns) (grouped into LUT with out node valid_index_20)   --->   "%valid_index_8_cast_cast_cast_cast = select i1 %or_ln38_6, i3 0, i3 3" [../src/get_index.cpp:38->../src/main.cpp:187]   --->   Operation 1035 'select' 'valid_index_8_cast_cast_cast_cast' <Predicate = (!last_signal_load & or_ln37_13 & or_ln38_13 & or_ln37_6)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1036 [1/1] (0.00ns) (grouped into LUT with out node valid_index_8)   --->   "%valid_index_7_cast_cast_cast_cast = select i1 %icmp_ln38_7, i3 3, i3 0" [../src/get_index.cpp:38->../src/main.cpp:187]   --->   Operation 1036 'select' 'valid_index_7_cast_cast_cast_cast' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1037 [1/1] (0.00ns) (grouped into LUT with out node valid_index_7)   --->   "%valid_index_6_cast_cast_cast_cast = select i1 %icmp_ln38_6, i3 3, i3 0" [../src/get_index.cpp:38->../src/main.cpp:187]   --->   Operation 1037 'select' 'valid_index_6_cast_cast_cast_cast' <Predicate = (!last_signal_load & !icmp_ln37_46)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1038 [1/1] (0.00ns) (grouped into LUT with out node valid_index_6)   --->   "%valid_index_5_cast_cast_cast_cast = select i1 %icmp_ln38_5, i3 3, i3 0" [../src/get_index.cpp:38->../src/main.cpp:187]   --->   Operation 1038 'select' 'valid_index_5_cast_cast_cast_cast' <Predicate = (!last_signal_load & !icmp_ln37_45)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1039 [1/1] (0.00ns) (grouped into LUT with out node valid_index_5)   --->   "%valid_index_4_cast_cast_cast_cast = select i1 %icmp_ln38_4, i3 3, i3 0" [../src/get_index.cpp:38->../src/main.cpp:187]   --->   Operation 1039 'select' 'valid_index_4_cast_cast_cast_cast' <Predicate = (!last_signal_load & !icmp_ln37_44)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1040 [1/1] (0.00ns) (grouped into LUT with out node valid_index_4)   --->   "%valid_index_3_cast_cast_cast_cast = select i1 %icmp_ln38_3, i3 3, i3 0" [../src/get_index.cpp:38->../src/main.cpp:187]   --->   Operation 1040 'select' 'valid_index_3_cast_cast_cast_cast' <Predicate = (!last_signal_load & !icmp_ln37_43)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1041 [1/1] (0.00ns) (grouped into LUT with out node valid_index_3)   --->   "%valid_index_2_cast_cast_cast_cast = select i1 %icmp_ln38_2, i3 3, i3 0" [../src/get_index.cpp:38->../src/main.cpp:187]   --->   Operation 1041 'select' 'valid_index_2_cast_cast_cast_cast' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1042 [1/1] (0.00ns) (grouped into LUT with out node valid_index_2)   --->   "%select_ln186 = select i1 %icmp_ln38_1, i3 3, i3 0" [../src/main.cpp:186]   --->   Operation 1042 'select' 'select_ln186' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1043 [1/1] (0.00ns) (grouped into LUT with out node valid_index_1)   --->   "%select_ln186_cast_cast = select i1 %icmp_ln38, i3 3, i3 0" [../src/get_index.cpp:38->../src/main.cpp:187]   --->   Operation 1043 'select' 'select_ln186_cast_cast' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1044 [1/1] (0.00ns) (grouped into LUT with out node valid_index_20)   --->   "%valid_index = select i1 %or_ln38_13, i3 %valid_index_8_cast_cast_cast_cast, i3 6" [../src/get_index.cpp:38->../src/main.cpp:187]   --->   Operation 1044 'select' 'valid_index' <Predicate = (!last_signal_load & or_ln37_13 & or_ln37_6)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1045 [1/1] (0.00ns) (grouped into LUT with out node valid_index_20)   --->   "%valid_index_9 = select i1 %or_ln37_6, i3 %valid_index, i3 1" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1045 'select' 'valid_index_9' <Predicate = (!last_signal_load & or_ln37_13)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1046 [1/1] (0.00ns) (grouped into LUT with out node valid_index_8)   --->   "%valid_index_15_cast = select i1 %icmp_ln37_7, i3 1, i3 6" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1046 'select' 'valid_index_15_cast' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1047 [1/1] (0.00ns) (grouped into LUT with out node valid_index_8)   --->   "%empty_45 = or i1 %icmp_ln37_7, i1 %icmp_ln38_15" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1047 'or' 'empty_45' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1048 [1/1] (0.99ns) (out node of the LUT)   --->   "%valid_index_8 = select i1 %empty_45, i3 %valid_index_15_cast, i3 %valid_index_7_cast_cast_cast_cast" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1048 'select' 'valid_index_8' <Predicate = (!last_signal_load)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1049 [1/1] (0.00ns) (grouped into LUT with out node valid_index_7)   --->   "%valid_index_14_cast = select i1 %icmp_ln37_6, i3 1, i3 6" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1049 'select' 'valid_index_14_cast' <Predicate = (!last_signal_load & !icmp_ln37_46)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1050 [1/1] (0.00ns) (grouped into LUT with out node valid_index_7)   --->   "%empty_46 = or i1 %icmp_ln37_6, i1 %icmp_ln38_14" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1050 'or' 'empty_46' <Predicate = (!last_signal_load & !icmp_ln37_46)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1051 [1/1] (0.99ns) (out node of the LUT)   --->   "%valid_index_7 = select i1 %empty_46, i3 %valid_index_14_cast, i3 %valid_index_6_cast_cast_cast_cast" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1051 'select' 'valid_index_7' <Predicate = (!last_signal_load & !icmp_ln37_46)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1052 [1/1] (0.00ns) (grouped into LUT with out node valid_index_6)   --->   "%valid_index_13_cast = select i1 %icmp_ln37_5, i3 1, i3 6" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1052 'select' 'valid_index_13_cast' <Predicate = (!last_signal_load & !icmp_ln37_45)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1053 [1/1] (0.00ns) (grouped into LUT with out node valid_index_6)   --->   "%empty_47 = or i1 %icmp_ln37_5, i1 %icmp_ln38_13" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1053 'or' 'empty_47' <Predicate = (!last_signal_load & !icmp_ln37_45)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1054 [1/1] (0.99ns) (out node of the LUT)   --->   "%valid_index_6 = select i1 %empty_47, i3 %valid_index_13_cast, i3 %valid_index_5_cast_cast_cast_cast" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1054 'select' 'valid_index_6' <Predicate = (!last_signal_load & !icmp_ln37_45)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1055 [1/1] (0.00ns) (grouped into LUT with out node valid_index_5)   --->   "%valid_index_12_cast = select i1 %icmp_ln37_4, i3 1, i3 6" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1055 'select' 'valid_index_12_cast' <Predicate = (!last_signal_load & !icmp_ln37_44)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1056 [1/1] (0.00ns) (grouped into LUT with out node valid_index_5)   --->   "%empty_48 = or i1 %icmp_ln37_4, i1 %icmp_ln38_12" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1056 'or' 'empty_48' <Predicate = (!last_signal_load & !icmp_ln37_44)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1057 [1/1] (0.99ns) (out node of the LUT)   --->   "%valid_index_5 = select i1 %empty_48, i3 %valid_index_12_cast, i3 %valid_index_4_cast_cast_cast_cast" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1057 'select' 'valid_index_5' <Predicate = (!last_signal_load & !icmp_ln37_44)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1058 [1/1] (0.00ns) (grouped into LUT with out node valid_index_4)   --->   "%valid_index_11_cast = select i1 %icmp_ln37_3, i3 1, i3 6" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1058 'select' 'valid_index_11_cast' <Predicate = (!last_signal_load & !icmp_ln37_43)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1059 [1/1] (0.00ns) (grouped into LUT with out node valid_index_4)   --->   "%empty_49 = or i1 %icmp_ln37_3, i1 %icmp_ln38_11" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1059 'or' 'empty_49' <Predicate = (!last_signal_load & !icmp_ln37_43)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1060 [1/1] (0.99ns) (out node of the LUT)   --->   "%valid_index_4 = select i1 %empty_49, i3 %valid_index_11_cast, i3 %valid_index_3_cast_cast_cast_cast" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1060 'select' 'valid_index_4' <Predicate = (!last_signal_load & !icmp_ln37_43)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1061 [1/1] (0.00ns) (grouped into LUT with out node valid_index_3)   --->   "%valid_index_10_cast = select i1 %icmp_ln37_2, i3 1, i3 6" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1061 'select' 'valid_index_10_cast' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1062 [1/1] (0.00ns) (grouped into LUT with out node valid_index_3)   --->   "%empty_50 = or i1 %icmp_ln37_2, i1 %icmp_ln38_10" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1062 'or' 'empty_50' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1063 [1/1] (0.99ns) (out node of the LUT)   --->   "%valid_index_3 = select i1 %empty_50, i3 %valid_index_10_cast, i3 %valid_index_2_cast_cast_cast_cast" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1063 'select' 'valid_index_3' <Predicate = (!last_signal_load)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1064 [1/1] (0.00ns) (grouped into LUT with out node valid_index_2)   --->   "%valid_index_9_cast = select i1 %icmp_ln37_1, i3 1, i3 6" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1064 'select' 'valid_index_9_cast' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1065 [1/1] (0.00ns) (grouped into LUT with out node valid_index_2)   --->   "%empty_51 = or i1 %icmp_ln37_1, i1 %icmp_ln38_9" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1065 'or' 'empty_51' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1066 [1/1] (0.99ns) (out node of the LUT)   --->   "%valid_index_2 = select i1 %empty_51, i3 %valid_index_9_cast, i3 %select_ln186" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1066 'select' 'valid_index_2' <Predicate = (!last_signal_load)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1067 [1/1] (0.00ns) (grouped into LUT with out node valid_index_1)   --->   "%valid_index_8_cast = select i1 %icmp_ln37, i3 1, i3 6" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1067 'select' 'valid_index_8_cast' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1068 [1/1] (0.00ns) (grouped into LUT with out node valid_index_1)   --->   "%empty_52 = or i1 %icmp_ln37, i1 %icmp_ln38_8" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1068 'or' 'empty_52' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1069 [1/1] (0.99ns) (out node of the LUT)   --->   "%valid_index_1 = select i1 %empty_52, i3 %valid_index_8_cast, i3 %select_ln186_cast_cast" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1069 'select' 'valid_index_1' <Predicate = (!last_signal_load)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1070 [1/1] (0.00ns) (grouped into LUT with out node valid_index_20)   --->   "%valid_index_10 = select i1 %or_ln37_13, i3 %valid_index_9, i3 4" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1070 'select' 'valid_index_10' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1071 [1/1] (0.00ns) (grouped into LUT with out node valid_index_20)   --->   "%valid_index_19 = select i1 %or_ln37_20, i3 %valid_index_10, i3 7" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1071 'select' 'valid_index_19' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1072 [1/1] (0.00ns) (grouped into LUT with out node valid_index_18)   --->   "%valid_index_33 = select i1 %icmp_ln37_23, i3 7, i3 4" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1072 'select' 'valid_index_33' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1073 [1/1] (0.00ns) (grouped into LUT with out node valid_index_18)   --->   "%empty_53 = or i1 %icmp_ln37_23, i1 %icmp_ln37_15" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1073 'or' 'empty_53' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1074 [1/1] (0.98ns) (out node of the LUT)   --->   "%valid_index_18 = select i1 %empty_53, i3 %valid_index_33, i3 %valid_index_8" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1074 'select' 'valid_index_18' <Predicate = (!last_signal_load)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1075 [1/1] (0.00ns) (grouped into LUT with out node valid_index_17)   --->   "%valid_index_32 = select i1 %icmp_ln37_22, i3 7, i3 4" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1075 'select' 'valid_index_32' <Predicate = (!last_signal_load & !icmp_ln37_46)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1076 [1/1] (0.00ns) (grouped into LUT with out node valid_index_17)   --->   "%empty_54 = or i1 %icmp_ln37_22, i1 %icmp_ln37_14" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1076 'or' 'empty_54' <Predicate = (!last_signal_load & !icmp_ln37_46)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1077 [1/1] (0.98ns) (out node of the LUT)   --->   "%valid_index_17 = select i1 %empty_54, i3 %valid_index_32, i3 %valid_index_7" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1077 'select' 'valid_index_17' <Predicate = (!last_signal_load & !icmp_ln37_46)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1078 [1/1] (0.00ns) (grouped into LUT with out node valid_index_16)   --->   "%valid_index_31 = select i1 %icmp_ln37_21, i3 7, i3 4" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1078 'select' 'valid_index_31' <Predicate = (!last_signal_load & !icmp_ln37_45)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1079 [1/1] (0.00ns) (grouped into LUT with out node valid_index_16)   --->   "%empty_55 = or i1 %icmp_ln37_21, i1 %icmp_ln37_13" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1079 'or' 'empty_55' <Predicate = (!last_signal_load & !icmp_ln37_45)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1080 [1/1] (0.98ns) (out node of the LUT)   --->   "%valid_index_16 = select i1 %empty_55, i3 %valid_index_31, i3 %valid_index_6" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1080 'select' 'valid_index_16' <Predicate = (!last_signal_load & !icmp_ln37_45)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1081 [1/1] (0.00ns) (grouped into LUT with out node valid_index_15)   --->   "%valid_index_30 = select i1 %icmp_ln37_20, i3 7, i3 4" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1081 'select' 'valid_index_30' <Predicate = (!last_signal_load & !icmp_ln37_44)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1082 [1/1] (0.00ns) (grouped into LUT with out node valid_index_15)   --->   "%empty_56 = or i1 %icmp_ln37_20, i1 %icmp_ln37_12" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1082 'or' 'empty_56' <Predicate = (!last_signal_load & !icmp_ln37_44)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1083 [1/1] (0.98ns) (out node of the LUT)   --->   "%valid_index_15 = select i1 %empty_56, i3 %valid_index_30, i3 %valid_index_5" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1083 'select' 'valid_index_15' <Predicate = (!last_signal_load & !icmp_ln37_44)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1084 [1/1] (0.00ns) (grouped into LUT with out node valid_index_14)   --->   "%valid_index_29 = select i1 %icmp_ln37_19, i3 7, i3 4" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1084 'select' 'valid_index_29' <Predicate = (!last_signal_load & !icmp_ln37_43)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1085 [1/1] (0.00ns) (grouped into LUT with out node valid_index_14)   --->   "%empty_57 = or i1 %icmp_ln37_19, i1 %icmp_ln37_11" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1085 'or' 'empty_57' <Predicate = (!last_signal_load & !icmp_ln37_43)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1086 [1/1] (0.98ns) (out node of the LUT)   --->   "%valid_index_14 = select i1 %empty_57, i3 %valid_index_29, i3 %valid_index_4" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1086 'select' 'valid_index_14' <Predicate = (!last_signal_load & !icmp_ln37_43)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1087 [1/1] (0.00ns) (grouped into LUT with out node valid_index_13)   --->   "%valid_index_28 = select i1 %icmp_ln37_18, i3 7, i3 4" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1087 'select' 'valid_index_28' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1088 [1/1] (0.00ns) (grouped into LUT with out node valid_index_13)   --->   "%empty_58 = or i1 %icmp_ln37_18, i1 %icmp_ln37_10" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1088 'or' 'empty_58' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1089 [1/1] (0.98ns) (out node of the LUT)   --->   "%valid_index_13 = select i1 %empty_58, i3 %valid_index_28, i3 %valid_index_3" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1089 'select' 'valid_index_13' <Predicate = (!last_signal_load)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1090 [1/1] (0.00ns) (grouped into LUT with out node valid_index_12)   --->   "%valid_index_27 = select i1 %icmp_ln37_17, i3 7, i3 4" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1090 'select' 'valid_index_27' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1091 [1/1] (0.00ns) (grouped into LUT with out node valid_index_12)   --->   "%empty_59 = or i1 %icmp_ln37_17, i1 %icmp_ln37_9" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1091 'or' 'empty_59' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1092 [1/1] (0.98ns) (out node of the LUT)   --->   "%valid_index_12 = select i1 %empty_59, i3 %valid_index_27, i3 %valid_index_2" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1092 'select' 'valid_index_12' <Predicate = (!last_signal_load)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1093 [1/1] (0.00ns) (grouped into LUT with out node valid_index_11)   --->   "%valid_index_26 = select i1 %icmp_ln37_16, i3 7, i3 4" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1093 'select' 'valid_index_26' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1094 [1/1] (0.00ns) (grouped into LUT with out node valid_index_11)   --->   "%empty_60 = or i1 %icmp_ln37_16, i1 %icmp_ln37_8" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1094 'or' 'empty_60' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1095 [1/1] (0.98ns) (out node of the LUT)   --->   "%valid_index_11 = select i1 %empty_60, i3 %valid_index_26, i3 %valid_index_1" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1095 'select' 'valid_index_11' <Predicate = (!last_signal_load)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1096 [1/1] (0.98ns) (out node of the LUT)   --->   "%valid_index_20 = select i1 %or_ln37_27, i3 %valid_index_19, i3 2" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1096 'select' 'valid_index_20' <Predicate = (!last_signal_load)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1097 [1/1] (0.00ns) (grouped into LUT with out node valid_index_53)   --->   "%valid_index_37 = select i1 %or_ln37_34, i3 %valid_index_20, i3 5" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1097 'select' 'valid_index_37' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1098 [1/1] (0.00ns) (grouped into LUT with out node valid_index_53)   --->   "%valid_index_62_cast_cast = zext i3 %valid_index_37" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1098 'zext' 'valid_index_62_cast_cast' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_34 : Operation 1099 [1/1] (0.00ns) (grouped into LUT with out node valid_index_52)   --->   "%valid_index_51 = select i1 %icmp_ln37_39, i3 5, i3 2" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1099 'select' 'valid_index_51' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1100 [1/1] (0.00ns) (grouped into LUT with out node valid_index_52)   --->   "%empty_61 = or i1 %icmp_ln37_39, i1 %icmp_ln37_31" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1100 'or' 'empty_61' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1101 [1/1] (0.00ns) (grouped into LUT with out node valid_index_52)   --->   "%valid_index_36 = select i1 %empty_61, i3 %valid_index_51, i3 %valid_index_18" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1101 'select' 'valid_index_36' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1102 [1/1] (0.00ns) (grouped into LUT with out node valid_index_52)   --->   "%valid_index_61_cast_cast = zext i3 %valid_index_36" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1102 'zext' 'valid_index_61_cast_cast' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_34 : Operation 1103 [1/1] (0.00ns) (grouped into LUT with out node valid_index_44)   --->   "%valid_index_50 = select i1 %icmp_ln37_38, i3 5, i3 2" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1103 'select' 'valid_index_50' <Predicate = (!last_signal_load & !icmp_ln37_46)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1104 [1/1] (0.00ns) (grouped into LUT with out node valid_index_44)   --->   "%empty_62 = or i1 %icmp_ln37_38, i1 %icmp_ln37_30" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1104 'or' 'empty_62' <Predicate = (!last_signal_load & !icmp_ln37_46)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1105 [1/1] (0.00ns) (grouped into LUT with out node valid_index_44)   --->   "%valid_index_35 = select i1 %empty_62, i3 %valid_index_50, i3 %valid_index_17" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1105 'select' 'valid_index_35' <Predicate = (!last_signal_load & !icmp_ln37_46)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1106 [1/1] (0.00ns) (grouped into LUT with out node valid_index_44)   --->   "%valid_index_60_cast_cast = zext i3 %valid_index_35" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1106 'zext' 'valid_index_60_cast_cast' <Predicate = (!last_signal_load & !icmp_ln37_46)> <Delay = 0.00>
ST_34 : Operation 1107 [1/1] (0.00ns) (grouped into LUT with out node valid_index_43)   --->   "%valid_index_49 = select i1 %icmp_ln37_37, i3 5, i3 2" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1107 'select' 'valid_index_49' <Predicate = (!last_signal_load & !icmp_ln37_45)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1108 [1/1] (0.00ns) (grouped into LUT with out node valid_index_43)   --->   "%empty_63 = or i1 %icmp_ln37_37, i1 %icmp_ln37_29" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1108 'or' 'empty_63' <Predicate = (!last_signal_load & !icmp_ln37_45)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1109 [1/1] (0.00ns) (grouped into LUT with out node valid_index_43)   --->   "%valid_index_34 = select i1 %empty_63, i3 %valid_index_49, i3 %valid_index_16" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1109 'select' 'valid_index_34' <Predicate = (!last_signal_load & !icmp_ln37_45)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1110 [1/1] (0.00ns) (grouped into LUT with out node valid_index_43)   --->   "%valid_index_59_cast_cast = zext i3 %valid_index_34" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1110 'zext' 'valid_index_59_cast_cast' <Predicate = (!last_signal_load & !icmp_ln37_45)> <Delay = 0.00>
ST_34 : Operation 1111 [1/1] (0.00ns) (grouped into LUT with out node valid_index_42)   --->   "%valid_index_48 = select i1 %icmp_ln37_36, i3 5, i3 2" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1111 'select' 'valid_index_48' <Predicate = (!last_signal_load & !icmp_ln37_44)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1112 [1/1] (0.00ns) (grouped into LUT with out node valid_index_42)   --->   "%empty_64 = or i1 %icmp_ln37_36, i1 %icmp_ln37_28" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1112 'or' 'empty_64' <Predicate = (!last_signal_load & !icmp_ln37_44)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1113 [1/1] (0.00ns) (grouped into LUT with out node valid_index_42)   --->   "%valid_index_25 = select i1 %empty_64, i3 %valid_index_48, i3 %valid_index_15" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1113 'select' 'valid_index_25' <Predicate = (!last_signal_load & !icmp_ln37_44)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1114 [1/1] (0.00ns) (grouped into LUT with out node valid_index_42)   --->   "%valid_index_58_cast_cast = zext i3 %valid_index_25" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1114 'zext' 'valid_index_58_cast_cast' <Predicate = (!last_signal_load & !icmp_ln37_44)> <Delay = 0.00>
ST_34 : Operation 1115 [1/1] (0.00ns) (grouped into LUT with out node valid_index_41)   --->   "%valid_index_47 = select i1 %icmp_ln37_35, i3 5, i3 2" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1115 'select' 'valid_index_47' <Predicate = (!last_signal_load & !icmp_ln37_43)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1116 [1/1] (0.00ns) (grouped into LUT with out node valid_index_41)   --->   "%empty_65 = or i1 %icmp_ln37_35, i1 %icmp_ln37_27" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1116 'or' 'empty_65' <Predicate = (!last_signal_load & !icmp_ln37_43)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1117 [1/1] (0.00ns) (grouped into LUT with out node valid_index_41)   --->   "%valid_index_24 = select i1 %empty_65, i3 %valid_index_47, i3 %valid_index_14" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1117 'select' 'valid_index_24' <Predicate = (!last_signal_load & !icmp_ln37_43)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1118 [1/1] (0.00ns) (grouped into LUT with out node valid_index_41)   --->   "%valid_index_57_cast_cast = zext i3 %valid_index_24" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1118 'zext' 'valid_index_57_cast_cast' <Predicate = (!last_signal_load & !icmp_ln37_43)> <Delay = 0.00>
ST_34 : Operation 1119 [1/1] (0.00ns) (grouped into LUT with out node valid_index_40)   --->   "%valid_index_46 = select i1 %icmp_ln37_34, i3 5, i3 2" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1119 'select' 'valid_index_46' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1120 [1/1] (0.00ns) (grouped into LUT with out node valid_index_40)   --->   "%empty_66 = or i1 %icmp_ln37_34, i1 %icmp_ln37_26" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1120 'or' 'empty_66' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1121 [1/1] (0.00ns) (grouped into LUT with out node valid_index_40)   --->   "%valid_index_23 = select i1 %empty_66, i3 %valid_index_46, i3 %valid_index_13" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1121 'select' 'valid_index_23' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1122 [1/1] (0.00ns) (grouped into LUT with out node valid_index_40)   --->   "%valid_index_56_cast_cast = zext i3 %valid_index_23" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1122 'zext' 'valid_index_56_cast_cast' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_34 : Operation 1123 [1/1] (0.00ns) (grouped into LUT with out node valid_index_39)   --->   "%valid_index_45 = select i1 %icmp_ln37_33, i3 5, i3 2" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1123 'select' 'valid_index_45' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1124 [1/1] (0.00ns) (grouped into LUT with out node valid_index_39)   --->   "%empty_67 = or i1 %icmp_ln37_33, i1 %icmp_ln37_25" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1124 'or' 'empty_67' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1125 [1/1] (0.00ns) (grouped into LUT with out node valid_index_39)   --->   "%valid_index_22 = select i1 %empty_67, i3 %valid_index_45, i3 %valid_index_12" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1125 'select' 'valid_index_22' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1126 [1/1] (0.00ns) (grouped into LUT with out node valid_index_39)   --->   "%valid_index_55_cast_cast = zext i3 %valid_index_22" [../src/get_index.cpp:37->../src/main.cpp:187]   --->   Operation 1126 'zext' 'valid_index_55_cast_cast' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_34 : Operation 1127 [1/1] (0.00ns) (grouped into LUT with out node valid_index_38)   --->   "%select_ln186_1 = select i1 %icmp_ln37_32, i3 5, i3 2" [../src/main.cpp:186]   --->   Operation 1127 'select' 'select_ln186_1' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1128 [1/1] (0.00ns) (grouped into LUT with out node valid_index_38)   --->   "%or_ln186 = or i1 %icmp_ln37_32, i1 %icmp_ln37_24" [../src/main.cpp:186]   --->   Operation 1128 'or' 'or_ln186' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1129 [1/1] (0.00ns) (grouped into LUT with out node valid_index_38)   --->   "%valid_index_21 = select i1 %or_ln186, i3 %select_ln186_1, i3 %valid_index_11" [../src/main.cpp:186]   --->   Operation 1129 'select' 'valid_index_21' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1130 [1/1] (0.00ns) (grouped into LUT with out node valid_index_38)   --->   "%zext_ln186 = zext i3 %valid_index_21" [../src/main.cpp:186]   --->   Operation 1130 'zext' 'zext_ln186' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_34 : Operation 1131 [1/1] (1.02ns) (out node of the LUT)   --->   "%valid_index_53 = select i1 %or_ln37_41, i4 %valid_index_62_cast_cast, i4 8" [../src/zbuffer.cpp:36->../src/main.cpp:197]   --->   Operation 1131 'select' 'valid_index_53' <Predicate = (!last_signal_load)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1132 [1/1] (1.02ns) (out node of the LUT)   --->   "%valid_index_52 = select i1 %icmp_ln37_47, i4 8, i4 %valid_index_61_cast_cast" [../src/zbuffer.cpp:36->../src/main.cpp:197]   --->   Operation 1132 'select' 'valid_index_52' <Predicate = (!last_signal_load)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1133 [1/1] (1.02ns) (out node of the LUT)   --->   "%valid_index_44 = select i1 %icmp_ln37_46, i4 8, i4 %valid_index_60_cast_cast" [../src/zbuffer.cpp:36->../src/main.cpp:197]   --->   Operation 1133 'select' 'valid_index_44' <Predicate = (!last_signal_load)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1134 [1/1] (1.02ns) (out node of the LUT)   --->   "%valid_index_43 = select i1 %icmp_ln37_45, i4 8, i4 %valid_index_59_cast_cast" [../src/zbuffer.cpp:36->../src/main.cpp:197]   --->   Operation 1134 'select' 'valid_index_43' <Predicate = (!last_signal_load)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1135 [1/1] (1.02ns) (out node of the LUT)   --->   "%valid_index_42 = select i1 %icmp_ln37_44, i4 8, i4 %valid_index_58_cast_cast" [../src/zbuffer.cpp:36->../src/main.cpp:197]   --->   Operation 1135 'select' 'valid_index_42' <Predicate = (!last_signal_load)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1136 [1/1] (1.02ns) (out node of the LUT)   --->   "%valid_index_41 = select i1 %icmp_ln37_43, i4 8, i4 %valid_index_57_cast_cast" [../src/zbuffer.cpp:36->../src/main.cpp:197]   --->   Operation 1136 'select' 'valid_index_41' <Predicate = (!last_signal_load)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1137 [1/1] (1.02ns) (out node of the LUT)   --->   "%valid_index_40 = select i1 %icmp_ln37_42, i4 8, i4 %valid_index_56_cast_cast" [../src/zbuffer.cpp:36->../src/main.cpp:197]   --->   Operation 1137 'select' 'valid_index_40' <Predicate = (!last_signal_load)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1138 [1/1] (1.02ns) (out node of the LUT)   --->   "%valid_index_39 = select i1 %icmp_ln37_41, i4 8, i4 %valid_index_55_cast_cast" [../src/zbuffer.cpp:36->../src/main.cpp:197]   --->   Operation 1138 'select' 'valid_index_39' <Predicate = (!last_signal_load)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1139 [1/1] (1.02ns) (out node of the LUT)   --->   "%valid_index_38 = select i1 %icmp_ln37_40, i4 8, i4 %zext_ln186" [../src/zbuffer.cpp:36->../src/main.cpp:197]   --->   Operation 1139 'select' 'valid_index_38' <Predicate = (!last_signal_load)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1140 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i18 @_ssdm_op_PartSelect.i18.i23.i32.i32, i23 %sub_ln162_1, i32 5, i32 22" [../src/main.cpp:188]   --->   Operation 1140 'partselect' 'tmp_15' <Predicate = (!last_signal_load & tmp_4)> <Delay = 0.00>
ST_34 : Operation 1141 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i18 @_ssdm_op_PartSelect.i18.i23.i32.i32, i23 %select_ln162, i32 5, i32 22" [../src/main.cpp:188]   --->   Operation 1141 'partselect' 'tmp_17' <Predicate = (!last_signal_load & !tmp_4)> <Delay = 0.00>
ST_34 : Operation 1142 [1/1] (0.75ns)   --->   "%z_in = select i1 %tmp_4, i18 %tmp_15, i18 %tmp_17" [../src/main.cpp:162]   --->   Operation 1142 'select' 'z_in' <Predicate = (!last_signal_load)> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1143 [1/1] (0.00ns) (grouped into LUT with out node and_ln195)   --->   "%and_ln195_9 = and i1 %x_minus_ok, i1 %y_minus_ok" [../src/main.cpp:195]   --->   Operation 1143 'and' 'and_ln195_9' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1144 [1/1] (0.00ns) (grouped into LUT with out node and_ln195)   --->   "%and_ln195_10 = and i1 %and_ln195_9, i1 %face" [../src/main.cpp:195]   --->   Operation 1144 'and' 'and_ln195_10' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1145 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln195 = and i1 %and_ln195_10, i1 %inside_r7" [../src/main.cpp:195]   --->   Operation 1145 'and' 'and_ln195' <Predicate = (!last_signal_load)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1146 [1/1] (0.00ns) (grouped into LUT with out node and_ln195_2)   --->   "%and_ln195_13 = and i1 %x_plus_ok, i1 %y_minus_ok" [../src/main.cpp:195]   --->   Operation 1146 'and' 'and_ln195_13' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1147 [1/1] (0.00ns) (grouped into LUT with out node and_ln195_2)   --->   "%and_ln195_14 = and i1 %and_ln195_13, i1 %face" [../src/main.cpp:195]   --->   Operation 1147 'and' 'and_ln195_14' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1148 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln195_2 = and i1 %and_ln195_14, i1 %inside_r9" [../src/main.cpp:195]   --->   Operation 1148 'and' 'and_ln195_2' <Predicate = (!last_signal_load)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1149 [1/1] (0.00ns) (grouped into LUT with out node and_ln195_6)   --->   "%and_ln195_20 = and i1 %x_minus_ok, i1 %y_plus_ok" [../src/main.cpp:195]   --->   Operation 1149 'and' 'and_ln195_20' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1150 [1/1] (0.00ns) (grouped into LUT with out node and_ln195_6)   --->   "%and_ln195_21 = and i1 %and_ln195_20, i1 %face" [../src/main.cpp:195]   --->   Operation 1150 'and' 'and_ln195_21' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1151 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln195_6 = and i1 %and_ln195_21, i1 %inside_r1" [../src/main.cpp:195]   --->   Operation 1151 'and' 'and_ln195_6' <Predicate = (!last_signal_load)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1152 [1/1] (0.00ns) (grouped into LUT with out node and_ln195_8)   --->   "%and_ln195_24 = and i1 %x_plus_ok, i1 %y_plus_ok" [../src/main.cpp:195]   --->   Operation 1152 'and' 'and_ln195_24' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1153 [1/1] (0.00ns) (grouped into LUT with out node and_ln195_8)   --->   "%and_ln195_25 = and i1 %and_ln195_24, i1 %face" [../src/main.cpp:195]   --->   Operation 1153 'and' 'and_ln195_25' <Predicate = (!last_signal_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1154 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln195_8 = and i1 %and_ln195_25, i1 %inside_r3" [../src/main.cpp:195]   --->   Operation 1154 'and' 'and_ln195_8' <Predicate = (!last_signal_load)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1155 [1/1] (0.00ns)   --->   "%tmp_16 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %and_ln195_8, i1 %and_ln195_7, i1 %and_ln195_6, i1 %and_ln195_5, i1 %and_ln195_4, i1 %and_ln195_3, i1 %and_ln195_2, i1 %and_ln195_1, i1 %and_ln195" [../src/main.cpp:195]   --->   Operation 1155 'bitconcatenate' 'tmp_16' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_34 : Operation 1156 [1/1] (0.00ns)   --->   "%specmemcore_ln15 = specmemcore void @_ssdm_op_SpecMemCore, i18 %zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer, i64 666, i64 211, i64 18446744073709551615" [../src/zbuffer.cpp:15->../src/main.cpp:197]   --->   Operation 1156 'specmemcore' 'specmemcore_ln15' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_34 : Operation 1157 [1/1] (0.00ns)   --->   "%specmemcore_ln15 = specmemcore void @_ssdm_op_SpecMemCore, i18 %zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1, i64 666, i64 211, i64 18446744073709551615" [../src/zbuffer.cpp:15->../src/main.cpp:197]   --->   Operation 1157 'specmemcore' 'specmemcore_ln15' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_34 : Operation 1158 [1/1] (0.00ns)   --->   "%specmemcore_ln15 = specmemcore void @_ssdm_op_SpecMemCore, i18 %zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2, i64 666, i64 211, i64 18446744073709551615" [../src/zbuffer.cpp:15->../src/main.cpp:197]   --->   Operation 1158 'specmemcore' 'specmemcore_ln15' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_34 : Operation 1159 [1/1] (0.00ns)   --->   "%specmemcore_ln15 = specmemcore void @_ssdm_op_SpecMemCore, i18 %zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3, i64 666, i64 211, i64 18446744073709551615" [../src/zbuffer.cpp:15->../src/main.cpp:197]   --->   Operation 1159 'specmemcore' 'specmemcore_ln15' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_34 : Operation 1160 [1/1] (0.00ns)   --->   "%specmemcore_ln15 = specmemcore void @_ssdm_op_SpecMemCore, i18 %zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4, i64 666, i64 211, i64 18446744073709551615" [../src/zbuffer.cpp:15->../src/main.cpp:197]   --->   Operation 1160 'specmemcore' 'specmemcore_ln15' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_34 : Operation 1161 [1/1] (0.00ns)   --->   "%specmemcore_ln15 = specmemcore void @_ssdm_op_SpecMemCore, i18 %zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5, i64 666, i64 211, i64 18446744073709551615" [../src/zbuffer.cpp:15->../src/main.cpp:197]   --->   Operation 1161 'specmemcore' 'specmemcore_ln15' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_34 : Operation 1162 [1/1] (0.00ns)   --->   "%specmemcore_ln15 = specmemcore void @_ssdm_op_SpecMemCore, i18 %zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6, i64 666, i64 211, i64 18446744073709551615" [../src/zbuffer.cpp:15->../src/main.cpp:197]   --->   Operation 1162 'specmemcore' 'specmemcore_ln15' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_34 : Operation 1163 [1/1] (0.00ns)   --->   "%specmemcore_ln15 = specmemcore void @_ssdm_op_SpecMemCore, i18 %zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7, i64 666, i64 211, i64 18446744073709551615" [../src/zbuffer.cpp:15->../src/main.cpp:197]   --->   Operation 1163 'specmemcore' 'specmemcore_ln15' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_34 : Operation 1164 [1/1] (0.00ns)   --->   "%specmemcore_ln15 = specmemcore void @_ssdm_op_SpecMemCore, i18 %zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8, i64 666, i64 211, i64 18446744073709551615" [../src/zbuffer.cpp:15->../src/main.cpp:197]   --->   Operation 1164 'specmemcore' 'specmemcore_ln15' <Predicate = (!last_signal_load)> <Delay = 0.00>
ST_34 : Operation 1165 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i4 %valid_index_38" [../src/zbuffer.cpp:36->../src/main.cpp:197]   --->   Operation 1165 'zext' 'zext_ln36' <Predicate = (!last_signal_load & bound)> <Delay = 0.00>
ST_34 : Operation 1166 [1/1] (0.00ns)   --->   "%tmp_51 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %tmp_16, i32 %zext_ln36" [../src/zbuffer.cpp:36->../src/main.cpp:197]   --->   Operation 1166 'bitselect' 'tmp_51' <Predicate = (!last_signal_load & bound)> <Delay = 0.00>
ST_34 : Operation 1167 [1/1] (1.58ns)   --->   "%br_ln36 = br i1 %tmp_51, void %if.else20.115.i, void %if.then25.i" [../src/zbuffer.cpp:36->../src/main.cpp:197]   --->   Operation 1167 'br' 'br_ln36' <Predicate = (!last_signal_load & bound)> <Delay = 1.58>
ST_34 : Operation 1168 [1/1] (0.00ns)   --->   "%tmp_18 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %x_index_64, i7 %y_index_82" [../src/zbuffer.cpp:38->../src/main.cpp:197]   --->   Operation 1168 'bitconcatenate' 'tmp_18' <Predicate = (!last_signal_load & bound & tmp_51)> <Delay = 0.00>
ST_34 : Operation 1169 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i14 %tmp_18" [../src/zbuffer.cpp:38->../src/main.cpp:197]   --->   Operation 1169 'zext' 'zext_ln38' <Predicate = (!last_signal_load & bound & tmp_51)> <Delay = 0.00>
ST_34 : Operation 1170 [1/1] (0.00ns)   --->   "%zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_addr = getelementptr i18 %zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8, i64 0, i64 %zext_ln38" [../src/zbuffer.cpp:38->../src/main.cpp:197]   --->   Operation 1170 'getelementptr' 'zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_addr' <Predicate = (!last_signal_load & bound & tmp_51)> <Delay = 0.00>
ST_34 : Operation 1171 [2/2] (3.25ns)   --->   "%current_val = load i14 %zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_addr" [../src/zbuffer.cpp:38->../src/main.cpp:197]   --->   Operation 1171 'load' 'current_val' <Predicate = (!last_signal_load & bound & tmp_51)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 92 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 16384> <RAM>
ST_34 : Operation 1172 [1/1] (0.00ns)   --->   "%zext_ln36_1 = zext i4 %valid_index_39" [../src/zbuffer.cpp:36->../src/main.cpp:197]   --->   Operation 1172 'zext' 'zext_ln36_1' <Predicate = (bound)> <Delay = 0.00>
ST_34 : Operation 1173 [1/1] (0.00ns)   --->   "%tmp_52 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %tmp_16, i32 %zext_ln36_1" [../src/zbuffer.cpp:36->../src/main.cpp:197]   --->   Operation 1173 'bitselect' 'tmp_52' <Predicate = (bound)> <Delay = 0.00>
ST_34 : Operation 1174 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %tmp_52, void %if.else51.116.i, void %if.then25.122.i" [../src/zbuffer.cpp:36->../src/main.cpp:197]   --->   Operation 1174 'br' 'br_ln36' <Predicate = (bound)> <Delay = 0.00>
ST_34 : Operation 1175 [1/1] (0.00ns)   --->   "%tmp_19 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %x_index_63, i7 %y_index_81" [../src/zbuffer.cpp:38->../src/main.cpp:197]   --->   Operation 1175 'bitconcatenate' 'tmp_19' <Predicate = (bound & tmp_52)> <Delay = 0.00>
ST_34 : Operation 1176 [1/1] (0.00ns)   --->   "%zext_ln38_1 = zext i14 %tmp_19" [../src/zbuffer.cpp:38->../src/main.cpp:197]   --->   Operation 1176 'zext' 'zext_ln38_1' <Predicate = (bound & tmp_52)> <Delay = 0.00>
ST_34 : Operation 1177 [1/1] (0.00ns)   --->   "%zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_addr = getelementptr i18 %zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7, i64 0, i64 %zext_ln38_1" [../src/zbuffer.cpp:38->../src/main.cpp:197]   --->   Operation 1177 'getelementptr' 'zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_addr' <Predicate = (bound & tmp_52)> <Delay = 0.00>
ST_34 : Operation 1178 [2/2] (3.25ns)   --->   "%current_val_1 = load i14 %zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_addr" [../src/zbuffer.cpp:38->../src/main.cpp:197]   --->   Operation 1178 'load' 'current_val_1' <Predicate = (bound & tmp_52)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 92 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 16384> <RAM>
ST_34 : Operation 1179 [1/1] (0.00ns)   --->   "%zext_ln36_2 = zext i4 %valid_index_40" [../src/zbuffer.cpp:36->../src/main.cpp:197]   --->   Operation 1179 'zext' 'zext_ln36_2' <Predicate = (bound)> <Delay = 0.00>
ST_34 : Operation 1180 [1/1] (0.00ns)   --->   "%tmp_53 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %tmp_16, i32 %zext_ln36_2" [../src/zbuffer.cpp:36->../src/main.cpp:197]   --->   Operation 1180 'bitselect' 'tmp_53' <Predicate = (bound)> <Delay = 0.00>
ST_34 : Operation 1181 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %tmp_53, void %if.else51.251.i, void %if.then25.257.i" [../src/zbuffer.cpp:36->../src/main.cpp:197]   --->   Operation 1181 'br' 'br_ln36' <Predicate = (bound)> <Delay = 0.00>
ST_34 : Operation 1182 [1/1] (0.00ns)   --->   "%tmp_22 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %x_index_62, i7 %y_index_80" [../src/zbuffer.cpp:38->../src/main.cpp:197]   --->   Operation 1182 'bitconcatenate' 'tmp_22' <Predicate = (bound & tmp_53)> <Delay = 0.00>
ST_34 : Operation 1183 [1/1] (0.00ns)   --->   "%zext_ln38_2 = zext i14 %tmp_22" [../src/zbuffer.cpp:38->../src/main.cpp:197]   --->   Operation 1183 'zext' 'zext_ln38_2' <Predicate = (bound & tmp_53)> <Delay = 0.00>
ST_34 : Operation 1184 [1/1] (0.00ns)   --->   "%zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_addr = getelementptr i18 %zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6, i64 0, i64 %zext_ln38_2" [../src/zbuffer.cpp:38->../src/main.cpp:197]   --->   Operation 1184 'getelementptr' 'zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_addr' <Predicate = (bound & tmp_53)> <Delay = 0.00>
ST_34 : Operation 1185 [2/2] (3.25ns)   --->   "%current_val_2 = load i14 %zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_addr" [../src/zbuffer.cpp:38->../src/main.cpp:197]   --->   Operation 1185 'load' 'current_val_2' <Predicate = (bound & tmp_53)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 92 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 16384> <RAM>
ST_34 : Operation 1186 [1/1] (0.00ns)   --->   "%zext_ln36_3 = zext i4 %valid_index_41" [../src/zbuffer.cpp:36->../src/main.cpp:197]   --->   Operation 1186 'zext' 'zext_ln36_3' <Predicate = (bound)> <Delay = 0.00>
ST_34 : Operation 1187 [1/1] (0.00ns)   --->   "%tmp_54 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %tmp_16, i32 %zext_ln36_3" [../src/zbuffer.cpp:36->../src/main.cpp:197]   --->   Operation 1187 'bitselect' 'tmp_54' <Predicate = (bound)> <Delay = 0.00>
ST_34 : Operation 1188 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %tmp_54, void %if.else51.1.i, void %if.then25.1.i" [../src/zbuffer.cpp:36->../src/main.cpp:197]   --->   Operation 1188 'br' 'br_ln36' <Predicate = (bound)> <Delay = 0.00>
ST_34 : Operation 1189 [1/1] (0.00ns)   --->   "%tmp_26 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %x_index_61, i7 %y_index_79" [../src/zbuffer.cpp:38->../src/main.cpp:197]   --->   Operation 1189 'bitconcatenate' 'tmp_26' <Predicate = (bound & tmp_54)> <Delay = 0.00>
ST_34 : Operation 1190 [1/1] (0.00ns)   --->   "%zext_ln38_3 = zext i14 %tmp_26" [../src/zbuffer.cpp:38->../src/main.cpp:197]   --->   Operation 1190 'zext' 'zext_ln38_3' <Predicate = (bound & tmp_54)> <Delay = 0.00>
ST_34 : Operation 1191 [1/1] (0.00ns)   --->   "%zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_addr = getelementptr i18 %zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5, i64 0, i64 %zext_ln38_3" [../src/zbuffer.cpp:38->../src/main.cpp:197]   --->   Operation 1191 'getelementptr' 'zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_addr' <Predicate = (bound & tmp_54)> <Delay = 0.00>
ST_34 : Operation 1192 [2/2] (3.25ns)   --->   "%current_val_3 = load i14 %zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_addr" [../src/zbuffer.cpp:38->../src/main.cpp:197]   --->   Operation 1192 'load' 'current_val_3' <Predicate = (bound & tmp_54)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 92 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 16384> <RAM>
ST_34 : Operation 1193 [1/1] (0.00ns)   --->   "%zext_ln36_4 = zext i4 %valid_index_42" [../src/zbuffer.cpp:36->../src/main.cpp:197]   --->   Operation 1193 'zext' 'zext_ln36_4' <Predicate = (bound)> <Delay = 0.00>
ST_34 : Operation 1194 [1/1] (0.00ns)   --->   "%tmp_58 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %tmp_16, i32 %zext_ln36_4" [../src/zbuffer.cpp:36->../src/main.cpp:197]   --->   Operation 1194 'bitselect' 'tmp_58' <Predicate = (bound)> <Delay = 0.00>
ST_34 : Operation 1195 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %tmp_58, void %if.else51.1.1.i, void %if.then25.1.1.i" [../src/zbuffer.cpp:36->../src/main.cpp:197]   --->   Operation 1195 'br' 'br_ln36' <Predicate = (bound)> <Delay = 0.00>
ST_34 : Operation 1196 [1/1] (0.00ns)   --->   "%tmp_27 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %x_index_60, i7 %y_index_78" [../src/zbuffer.cpp:38->../src/main.cpp:197]   --->   Operation 1196 'bitconcatenate' 'tmp_27' <Predicate = (bound & tmp_58)> <Delay = 0.00>
ST_34 : Operation 1197 [1/1] (0.00ns)   --->   "%zext_ln38_4 = zext i14 %tmp_27" [../src/zbuffer.cpp:38->../src/main.cpp:197]   --->   Operation 1197 'zext' 'zext_ln38_4' <Predicate = (bound & tmp_58)> <Delay = 0.00>
ST_34 : Operation 1198 [1/1] (0.00ns)   --->   "%zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_addr = getelementptr i18 %zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4, i64 0, i64 %zext_ln38_4" [../src/zbuffer.cpp:38->../src/main.cpp:197]   --->   Operation 1198 'getelementptr' 'zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_addr' <Predicate = (bound & tmp_58)> <Delay = 0.00>
ST_34 : Operation 1199 [2/2] (3.25ns)   --->   "%current_val_4 = load i14 %zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_addr" [../src/zbuffer.cpp:38->../src/main.cpp:197]   --->   Operation 1199 'load' 'current_val_4' <Predicate = (bound & tmp_58)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 92 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 16384> <RAM>
ST_34 : Operation 1200 [1/1] (0.00ns)   --->   "%zext_ln36_5 = zext i4 %valid_index_43" [../src/zbuffer.cpp:36->../src/main.cpp:197]   --->   Operation 1200 'zext' 'zext_ln36_5' <Predicate = (!last_signal_load & bound)> <Delay = 0.00>
ST_34 : Operation 1201 [1/1] (0.00ns)   --->   "%tmp_62 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %tmp_16, i32 %zext_ln36_5" [../src/zbuffer.cpp:36->../src/main.cpp:197]   --->   Operation 1201 'bitselect' 'tmp_62' <Predicate = (!last_signal_load & bound)> <Delay = 0.00>
ST_34 : Operation 1202 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %tmp_62, void %if.else51.1.2.i, void %if.then25.1.2.i" [../src/zbuffer.cpp:36->../src/main.cpp:197]   --->   Operation 1202 'br' 'br_ln36' <Predicate = (!last_signal_load & bound)> <Delay = 0.00>
ST_34 : Operation 1203 [1/1] (0.00ns)   --->   "%tmp_28 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %x_index_59, i7 %y_index_77" [../src/zbuffer.cpp:38->../src/main.cpp:197]   --->   Operation 1203 'bitconcatenate' 'tmp_28' <Predicate = (bound & tmp_62)> <Delay = 0.00>
ST_34 : Operation 1204 [1/1] (0.00ns)   --->   "%zext_ln38_5 = zext i14 %tmp_28" [../src/zbuffer.cpp:38->../src/main.cpp:197]   --->   Operation 1204 'zext' 'zext_ln38_5' <Predicate = (bound & tmp_62)> <Delay = 0.00>
ST_34 : Operation 1205 [1/1] (0.00ns)   --->   "%zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_addr = getelementptr i18 %zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3, i64 0, i64 %zext_ln38_5" [../src/zbuffer.cpp:38->../src/main.cpp:197]   --->   Operation 1205 'getelementptr' 'zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_addr' <Predicate = (bound & tmp_62)> <Delay = 0.00>
ST_34 : Operation 1206 [2/2] (3.25ns)   --->   "%current_val_5 = load i14 %zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_addr" [../src/zbuffer.cpp:38->../src/main.cpp:197]   --->   Operation 1206 'load' 'current_val_5' <Predicate = (bound & tmp_62)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 92 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 16384> <RAM>
ST_34 : Operation 1207 [1/1] (0.00ns)   --->   "%zext_ln36_6 = zext i4 %valid_index_44" [../src/zbuffer.cpp:36->../src/main.cpp:197]   --->   Operation 1207 'zext' 'zext_ln36_6' <Predicate = (bound)> <Delay = 0.00>
ST_34 : Operation 1208 [1/1] (0.00ns)   --->   "%tmp_66 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %tmp_16, i32 %zext_ln36_6" [../src/zbuffer.cpp:36->../src/main.cpp:197]   --->   Operation 1208 'bitselect' 'tmp_66' <Predicate = (bound)> <Delay = 0.00>
ST_34 : Operation 1209 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %tmp_66, void %if.else51.2.i, void %if.then25.2.i" [../src/zbuffer.cpp:36->../src/main.cpp:197]   --->   Operation 1209 'br' 'br_ln36' <Predicate = (bound)> <Delay = 0.00>
ST_34 : Operation 1210 [1/1] (0.00ns)   --->   "%tmp_29 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %x_index_58, i7 %y_index_76" [../src/zbuffer.cpp:38->../src/main.cpp:197]   --->   Operation 1210 'bitconcatenate' 'tmp_29' <Predicate = (bound & tmp_66)> <Delay = 0.00>
ST_34 : Operation 1211 [1/1] (0.00ns)   --->   "%zext_ln38_6 = zext i14 %tmp_29" [../src/zbuffer.cpp:38->../src/main.cpp:197]   --->   Operation 1211 'zext' 'zext_ln38_6' <Predicate = (bound & tmp_66)> <Delay = 0.00>
ST_34 : Operation 1212 [1/1] (0.00ns)   --->   "%zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_addr = getelementptr i18 %zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2, i64 0, i64 %zext_ln38_6" [../src/zbuffer.cpp:38->../src/main.cpp:197]   --->   Operation 1212 'getelementptr' 'zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_addr' <Predicate = (bound & tmp_66)> <Delay = 0.00>
ST_34 : Operation 1213 [2/2] (3.25ns)   --->   "%current_val_6 = load i14 %zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_addr" [../src/zbuffer.cpp:38->../src/main.cpp:197]   --->   Operation 1213 'load' 'current_val_6' <Predicate = (bound & tmp_66)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 92 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 16384> <RAM>
ST_34 : Operation 1214 [1/1] (0.00ns)   --->   "%zext_ln36_7 = zext i4 %valid_index_52" [../src/zbuffer.cpp:36->../src/main.cpp:197]   --->   Operation 1214 'zext' 'zext_ln36_7' <Predicate = (bound)> <Delay = 0.00>
ST_34 : Operation 1215 [1/1] (0.00ns)   --->   "%tmp_70 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %tmp_16, i32 %zext_ln36_7" [../src/zbuffer.cpp:36->../src/main.cpp:197]   --->   Operation 1215 'bitselect' 'tmp_70' <Predicate = (bound)> <Delay = 0.00>
ST_34 : Operation 1216 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %tmp_70, void %if.else51.2.1.i, void %if.then25.2.1.i" [../src/zbuffer.cpp:36->../src/main.cpp:197]   --->   Operation 1216 'br' 'br_ln36' <Predicate = (bound)> <Delay = 0.00>
ST_34 : Operation 1217 [1/1] (0.00ns)   --->   "%tmp_30 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %x_index_57, i7 %y_index_75" [../src/zbuffer.cpp:38->../src/main.cpp:197]   --->   Operation 1217 'bitconcatenate' 'tmp_30' <Predicate = (bound & tmp_70)> <Delay = 0.00>
ST_34 : Operation 1218 [1/1] (0.00ns)   --->   "%zext_ln38_7 = zext i14 %tmp_30" [../src/zbuffer.cpp:38->../src/main.cpp:197]   --->   Operation 1218 'zext' 'zext_ln38_7' <Predicate = (bound & tmp_70)> <Delay = 0.00>
ST_34 : Operation 1219 [1/1] (0.00ns)   --->   "%zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_addr = getelementptr i18 %zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1, i64 0, i64 %zext_ln38_7" [../src/zbuffer.cpp:38->../src/main.cpp:197]   --->   Operation 1219 'getelementptr' 'zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_addr' <Predicate = (bound & tmp_70)> <Delay = 0.00>
ST_34 : Operation 1220 [2/2] (3.25ns)   --->   "%current_val_7 = load i14 %zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_addr" [../src/zbuffer.cpp:38->../src/main.cpp:197]   --->   Operation 1220 'load' 'current_val_7' <Predicate = (bound & tmp_70)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 92 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 16384> <RAM>
ST_34 : Operation 1221 [1/1] (0.00ns)   --->   "%zext_ln36_8 = zext i4 %valid_index_53" [../src/zbuffer.cpp:36->../src/main.cpp:197]   --->   Operation 1221 'zext' 'zext_ln36_8' <Predicate = (bound)> <Delay = 0.00>
ST_34 : Operation 1222 [1/1] (0.00ns)   --->   "%tmp_74 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %tmp_16, i32 %zext_ln36_8" [../src/zbuffer.cpp:36->../src/main.cpp:197]   --->   Operation 1222 'bitselect' 'tmp_74' <Predicate = (bound)> <Delay = 0.00>
ST_34 : Operation 1223 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %tmp_74, void %if.else51.2.2.i, void %if.then25.2.2.i" [../src/zbuffer.cpp:36->../src/main.cpp:197]   --->   Operation 1223 'br' 'br_ln36' <Predicate = (bound)> <Delay = 0.00>
ST_34 : Operation 1224 [1/1] (0.00ns)   --->   "%tmp_31 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %x_index, i7 %y_index" [../src/zbuffer.cpp:38->../src/main.cpp:197]   --->   Operation 1224 'bitconcatenate' 'tmp_31' <Predicate = (bound & tmp_74)> <Delay = 0.00>
ST_34 : Operation 1225 [1/1] (0.00ns)   --->   "%zext_ln38_8 = zext i14 %tmp_31" [../src/zbuffer.cpp:38->../src/main.cpp:197]   --->   Operation 1225 'zext' 'zext_ln38_8' <Predicate = (bound & tmp_74)> <Delay = 0.00>
ST_34 : Operation 1226 [1/1] (0.00ns)   --->   "%zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_addr = getelementptr i18 %zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer, i64 0, i64 %zext_ln38_8" [../src/zbuffer.cpp:38->../src/main.cpp:197]   --->   Operation 1226 'getelementptr' 'zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_addr' <Predicate = (bound & tmp_74)> <Delay = 0.00>
ST_34 : Operation 1227 [2/2] (3.25ns)   --->   "%current_val_8 = load i14 %zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_addr" [../src/zbuffer.cpp:38->../src/main.cpp:197]   --->   Operation 1227 'load' 'current_val_8' <Predicate = (bound & tmp_74)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 92 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 16384> <RAM>

State 35 <SV = 34> <Delay = 6.97>
ST_35 : Operation 1228 [1/2] (3.25ns)   --->   "%current_val = load i14 %zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_addr" [../src/zbuffer.cpp:38->../src/main.cpp:197]   --->   Operation 1228 'load' 'current_val' <Predicate = (!last_signal_load & bound & tmp_51)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 92 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 16384> <RAM>
ST_35 : Operation 1229 [1/1] (2.13ns)   --->   "%icmp_ln41 = icmp_slt  i18 %current_val, i18 %z_in" [../src/zbuffer.cpp:41->../src/main.cpp:197]   --->   Operation 1229 'icmp' 'icmp_ln41' <Predicate = (!last_signal_load & bound & tmp_51)> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1230 [1/1] (1.58ns)   --->   "%br_ln41 = br i1 %icmp_ln41, void %if.else20.115.i, void %if.then33.i146" [../src/zbuffer.cpp:41->../src/main.cpp:197]   --->   Operation 1230 'br' 'br_ln41' <Predicate = (!last_signal_load & bound & tmp_51)> <Delay = 1.58>
ST_35 : Operation 1231 [1/1] (1.58ns)   --->   "%br_ln44 = br void %if.else20.115.i" [../src/zbuffer.cpp:44->../src/main.cpp:197]   --->   Operation 1231 'br' 'br_ln44' <Predicate = (!last_signal_load & bound & tmp_51 & icmp_ln41)> <Delay = 1.58>
ST_35 : Operation 1232 [1/2] (3.25ns)   --->   "%current_val_1 = load i14 %zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_addr" [../src/zbuffer.cpp:38->../src/main.cpp:197]   --->   Operation 1232 'load' 'current_val_1' <Predicate = (bound & tmp_52)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 92 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 16384> <RAM>
ST_35 : Operation 1233 [1/1] (2.13ns)   --->   "%icmp_ln41_1 = icmp_slt  i18 %current_val_1, i18 %z_in" [../src/zbuffer.cpp:41->../src/main.cpp:197]   --->   Operation 1233 'icmp' 'icmp_ln41_1' <Predicate = (bound & tmp_52)> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1234 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %icmp_ln41_1, void %if.else42.126.i, void %if.then33.130.i" [../src/zbuffer.cpp:41->../src/main.cpp:197]   --->   Operation 1234 'br' 'br_ln41' <Predicate = (bound & tmp_52)> <Delay = 0.00>
ST_35 : Operation 1235 [1/2] (3.25ns)   --->   "%current_val_2 = load i14 %zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_addr" [../src/zbuffer.cpp:38->../src/main.cpp:197]   --->   Operation 1235 'load' 'current_val_2' <Predicate = (bound & tmp_53)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 92 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 16384> <RAM>
ST_35 : Operation 1236 [1/1] (2.13ns)   --->   "%icmp_ln41_2 = icmp_slt  i18 %current_val_2, i18 %z_in" [../src/zbuffer.cpp:41->../src/main.cpp:197]   --->   Operation 1236 'icmp' 'icmp_ln41_2' <Predicate = (bound & tmp_53)> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1237 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %icmp_ln41_2, void %if.else42.261.i, void %if.then33.265.i" [../src/zbuffer.cpp:41->../src/main.cpp:197]   --->   Operation 1237 'br' 'br_ln41' <Predicate = (bound & tmp_53)> <Delay = 0.00>
ST_35 : Operation 1238 [1/2] (3.25ns)   --->   "%current_val_3 = load i14 %zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_addr" [../src/zbuffer.cpp:38->../src/main.cpp:197]   --->   Operation 1238 'load' 'current_val_3' <Predicate = (bound & tmp_54)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 92 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 16384> <RAM>
ST_35 : Operation 1239 [1/1] (2.13ns)   --->   "%icmp_ln41_3 = icmp_slt  i18 %current_val_3, i18 %z_in" [../src/zbuffer.cpp:41->../src/main.cpp:197]   --->   Operation 1239 'icmp' 'icmp_ln41_3' <Predicate = (bound & tmp_54)> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1240 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %icmp_ln41_3, void %if.else42.1.i, void %if.then33.1.i" [../src/zbuffer.cpp:41->../src/main.cpp:197]   --->   Operation 1240 'br' 'br_ln41' <Predicate = (bound & tmp_54)> <Delay = 0.00>
ST_35 : Operation 1241 [1/2] (3.25ns)   --->   "%current_val_4 = load i14 %zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_addr" [../src/zbuffer.cpp:38->../src/main.cpp:197]   --->   Operation 1241 'load' 'current_val_4' <Predicate = (bound & tmp_58)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 92 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 16384> <RAM>
ST_35 : Operation 1242 [1/1] (2.13ns)   --->   "%icmp_ln41_4 = icmp_slt  i18 %current_val_4, i18 %z_in" [../src/zbuffer.cpp:41->../src/main.cpp:197]   --->   Operation 1242 'icmp' 'icmp_ln41_4' <Predicate = (bound & tmp_58)> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1243 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %icmp_ln41_4, void %if.else42.1.1.i, void %if.then33.1.1.i" [../src/zbuffer.cpp:41->../src/main.cpp:197]   --->   Operation 1243 'br' 'br_ln41' <Predicate = (bound & tmp_58)> <Delay = 0.00>
ST_35 : Operation 1244 [1/2] (3.25ns)   --->   "%current_val_5 = load i14 %zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_addr" [../src/zbuffer.cpp:38->../src/main.cpp:197]   --->   Operation 1244 'load' 'current_val_5' <Predicate = (bound & tmp_62)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 92 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 16384> <RAM>
ST_35 : Operation 1245 [1/1] (2.13ns)   --->   "%icmp_ln41_5 = icmp_slt  i18 %current_val_5, i18 %z_in" [../src/zbuffer.cpp:41->../src/main.cpp:197]   --->   Operation 1245 'icmp' 'icmp_ln41_5' <Predicate = (bound & tmp_62)> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1246 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %icmp_ln41_5, void %if.else42.1.2.i, void %if.then33.1.2.i" [../src/zbuffer.cpp:41->../src/main.cpp:197]   --->   Operation 1246 'br' 'br_ln41' <Predicate = (bound & tmp_62)> <Delay = 0.00>
ST_35 : Operation 1247 [1/2] (3.25ns)   --->   "%current_val_6 = load i14 %zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_addr" [../src/zbuffer.cpp:38->../src/main.cpp:197]   --->   Operation 1247 'load' 'current_val_6' <Predicate = (bound & tmp_66)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 92 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 16384> <RAM>
ST_35 : Operation 1248 [1/1] (2.13ns)   --->   "%icmp_ln41_6 = icmp_slt  i18 %current_val_6, i18 %z_in" [../src/zbuffer.cpp:41->../src/main.cpp:197]   --->   Operation 1248 'icmp' 'icmp_ln41_6' <Predicate = (bound & tmp_66)> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1249 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %icmp_ln41_6, void %if.else42.2.i, void %if.then33.2.i" [../src/zbuffer.cpp:41->../src/main.cpp:197]   --->   Operation 1249 'br' 'br_ln41' <Predicate = (bound & tmp_66)> <Delay = 0.00>
ST_35 : Operation 1250 [1/2] (3.25ns)   --->   "%current_val_7 = load i14 %zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_addr" [../src/zbuffer.cpp:38->../src/main.cpp:197]   --->   Operation 1250 'load' 'current_val_7' <Predicate = (bound & tmp_70)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 92 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 16384> <RAM>
ST_35 : Operation 1251 [1/1] (2.13ns)   --->   "%icmp_ln41_7 = icmp_slt  i18 %current_val_7, i18 %z_in" [../src/zbuffer.cpp:41->../src/main.cpp:197]   --->   Operation 1251 'icmp' 'icmp_ln41_7' <Predicate = (bound & tmp_70)> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1252 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %icmp_ln41_7, void %if.else42.2.1.i, void %if.then33.2.1.i" [../src/zbuffer.cpp:41->../src/main.cpp:197]   --->   Operation 1252 'br' 'br_ln41' <Predicate = (bound & tmp_70)> <Delay = 0.00>
ST_35 : Operation 1253 [1/2] (3.25ns)   --->   "%current_val_8 = load i14 %zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_addr" [../src/zbuffer.cpp:38->../src/main.cpp:197]   --->   Operation 1253 'load' 'current_val_8' <Predicate = (bound & tmp_74)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 92 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 16384> <RAM>
ST_35 : Operation 1254 [1/1] (2.13ns)   --->   "%icmp_ln41_8 = icmp_slt  i18 %current_val_8, i18 %z_in" [../src/zbuffer.cpp:41->../src/main.cpp:197]   --->   Operation 1254 'icmp' 'icmp_ln41_8' <Predicate = (bound & tmp_74)> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1255 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %icmp_ln41_8, void %if.else42.2.2.i, void %if.then33.2.2.i" [../src/zbuffer.cpp:41->../src/main.cpp:197]   --->   Operation 1255 'br' 'br_ln41' <Predicate = (bound & tmp_74)> <Delay = 0.00>
ST_35 : Operation 1386 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 1386 'ret' 'ret_ln0' <Predicate = (last_signal_load)> <Delay = 1.58>

State 36 <SV = 35> <Delay = 3.25>
ST_36 : Operation 1256 [1/1] (3.25ns)   --->   "%store_ln43 = store i18 %z_in, i14 %zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_addr" [../src/zbuffer.cpp:43->../src/main.cpp:197]   --->   Operation 1256 'store' 'store_ln43' <Predicate = (!last_signal_load & bound & tmp_51 & icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 92 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 16384> <RAM>
ST_36 : Operation 1257 [1/1] (0.00ns)   --->   "%p_ph_ph_i = phi i1 1, void %if.then33.i146, i1 0, void %if.else20.i, i1 0, void %if.then25.i"   --->   Operation 1257 'phi' 'p_ph_ph_i' <Predicate = (bound)> <Delay = 0.00>
ST_36 : Operation 1258 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %p_ph_ph_i" [../src/zbuffer.cpp:49->../src/main.cpp:197]   --->   Operation 1258 'bitconcatenate' 'tmp' <Predicate = (!last_signal_load & bound & !tmp_52)> <Delay = 0.00>
ST_36 : Operation 1259 [1/1] (1.70ns)   --->   "%br_ln0 = br void %if.else20.250.i"   --->   Operation 1259 'br' 'br_ln0' <Predicate = (!last_signal_load & bound & !tmp_52)> <Delay = 1.70>
ST_36 : Operation 1260 [1/1] (0.00ns)   --->   "%tmp_21 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %p_ph_ph_i" [../src/zbuffer.cpp:45->../src/main.cpp:197]   --->   Operation 1260 'bitconcatenate' 'tmp_21' <Predicate = (!last_signal_load & bound & tmp_52 & !icmp_ln41_1)> <Delay = 0.00>
ST_36 : Operation 1261 [1/1] (1.70ns)   --->   "%br_ln0 = br void %if.else20.250.i"   --->   Operation 1261 'br' 'br_ln0' <Predicate = (!last_signal_load & bound & tmp_52 & !icmp_ln41_1)> <Delay = 1.70>
ST_36 : Operation 1262 [1/1] (0.00ns)   --->   "%tmp_20 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 1, i1 %p_ph_ph_i" [../src/zbuffer.cpp:42->../src/main.cpp:197]   --->   Operation 1262 'bitconcatenate' 'tmp_20' <Predicate = (!last_signal_load & bound & tmp_52 & icmp_ln41_1)> <Delay = 0.00>
ST_36 : Operation 1263 [1/1] (3.25ns)   --->   "%store_ln43 = store i18 %z_in, i14 %zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_addr" [../src/zbuffer.cpp:43->../src/main.cpp:197]   --->   Operation 1263 'store' 'store_ln43' <Predicate = (!last_signal_load & bound & tmp_52 & icmp_ln41_1)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 92 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 16384> <RAM>
ST_36 : Operation 1264 [1/1] (1.70ns)   --->   "%br_ln44 = br void %if.else20.250.i" [../src/zbuffer.cpp:44->../src/main.cpp:197]   --->   Operation 1264 'br' 'br_ln44' <Predicate = (!last_signal_load & bound & tmp_52 & icmp_ln41_1)> <Delay = 1.70>
ST_36 : Operation 1265 [1/1] (0.00ns)   --->   "%p_ph_ph89_i_in = phi i2 %tmp, void %if.else51.116.i, i2 %tmp_20, void %if.then33.130.i, i2 %tmp_21, void %if.else42.126.i" [../src/zbuffer.cpp:49->../src/main.cpp:197]   --->   Operation 1265 'phi' 'p_ph_ph89_i_in' <Predicate = (bound)> <Delay = 0.00>
ST_36 : Operation 1266 [1/1] (0.00ns)   --->   "%tmp_23 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 0, i2 %p_ph_ph89_i_in" [../src/zbuffer.cpp:49->../src/main.cpp:197]   --->   Operation 1266 'bitconcatenate' 'tmp_23' <Predicate = (!last_signal_load & bound & !tmp_53)> <Delay = 0.00>
ST_36 : Operation 1267 [1/1] (1.70ns)   --->   "%br_ln0 = br void %if.else20.1.i"   --->   Operation 1267 'br' 'br_ln0' <Predicate = (!last_signal_load & bound & !tmp_53)> <Delay = 1.70>
ST_36 : Operation 1268 [1/1] (0.00ns)   --->   "%tmp_25 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 0, i2 %p_ph_ph89_i_in" [../src/zbuffer.cpp:45->../src/main.cpp:197]   --->   Operation 1268 'bitconcatenate' 'tmp_25' <Predicate = (!last_signal_load & bound & tmp_53 & !icmp_ln41_2)> <Delay = 0.00>
ST_36 : Operation 1269 [1/1] (1.70ns)   --->   "%br_ln0 = br void %if.else20.1.i"   --->   Operation 1269 'br' 'br_ln0' <Predicate = (!last_signal_load & bound & tmp_53 & !icmp_ln41_2)> <Delay = 1.70>
ST_36 : Operation 1270 [1/1] (0.00ns)   --->   "%tmp_24 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 1, i2 %p_ph_ph89_i_in" [../src/zbuffer.cpp:42->../src/main.cpp:197]   --->   Operation 1270 'bitconcatenate' 'tmp_24' <Predicate = (!last_signal_load & bound & tmp_53 & icmp_ln41_2)> <Delay = 0.00>
ST_36 : Operation 1271 [1/1] (3.25ns)   --->   "%store_ln43 = store i18 %z_in, i14 %zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_addr" [../src/zbuffer.cpp:43->../src/main.cpp:197]   --->   Operation 1271 'store' 'store_ln43' <Predicate = (!last_signal_load & bound & tmp_53 & icmp_ln41_2)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 92 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 16384> <RAM>
ST_36 : Operation 1272 [1/1] (1.70ns)   --->   "%br_ln44 = br void %if.else20.1.i" [../src/zbuffer.cpp:44->../src/main.cpp:197]   --->   Operation 1272 'br' 'br_ln44' <Predicate = (!last_signal_load & bound & tmp_53 & icmp_ln41_2)> <Delay = 1.70>
ST_36 : Operation 1273 [1/1] (3.25ns)   --->   "%store_ln43 = store i18 %z_in, i14 %zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_addr" [../src/zbuffer.cpp:43->../src/main.cpp:197]   --->   Operation 1273 'store' 'store_ln43' <Predicate = (!last_signal_load & bound & tmp_54 & icmp_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 92 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 16384> <RAM>
ST_36 : Operation 1274 [1/1] (3.25ns)   --->   "%store_ln43 = store i18 %z_in, i14 %zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_addr" [../src/zbuffer.cpp:43->../src/main.cpp:197]   --->   Operation 1274 'store' 'store_ln43' <Predicate = (!last_signal_load & bound & tmp_58 & icmp_ln41_4)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 92 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 16384> <RAM>
ST_36 : Operation 1275 [1/1] (3.25ns)   --->   "%store_ln43 = store i18 %z_in, i14 %zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_addr" [../src/zbuffer.cpp:43->../src/main.cpp:197]   --->   Operation 1275 'store' 'store_ln43' <Predicate = (!last_signal_load & bound & tmp_62 & icmp_ln41_5)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 92 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 16384> <RAM>
ST_36 : Operation 1276 [1/1] (3.25ns)   --->   "%store_ln43 = store i18 %z_in, i14 %zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_addr" [../src/zbuffer.cpp:43->../src/main.cpp:197]   --->   Operation 1276 'store' 'store_ln43' <Predicate = (!last_signal_load & bound & tmp_66 & icmp_ln41_6)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 92 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 16384> <RAM>
ST_36 : Operation 1277 [1/1] (3.25ns)   --->   "%store_ln43 = store i18 %z_in, i14 %zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_addr" [../src/zbuffer.cpp:43->../src/main.cpp:197]   --->   Operation 1277 'store' 'store_ln43' <Predicate = (!last_signal_load & bound & tmp_70 & icmp_ln41_7)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 92 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 16384> <RAM>
ST_36 : Operation 1278 [1/1] (3.25ns)   --->   "%store_ln43 = store i18 %z_in, i14 %zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_addr" [../src/zbuffer.cpp:43->../src/main.cpp:197]   --->   Operation 1278 'store' 'store_ln43' <Predicate = (!last_signal_load & bound & tmp_74 & icmp_ln41_8)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 92 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 16384> <RAM>

State 37 <SV = 36> <Delay = 5.12>
ST_37 : Operation 1279 [1/1] (0.00ns)   --->   "%p_ph76_ph_i_in = phi i3 %tmp_23, void %if.else51.251.i, i3 %tmp_24, void %if.then33.265.i, i3 %tmp_25, void %if.else42.261.i" [../src/zbuffer.cpp:49->../src/main.cpp:197]   --->   Operation 1279 'phi' 'p_ph76_ph_i_in' <Predicate = (bound)> <Delay = 0.00>
ST_37 : Operation 1280 [1/1] (0.00ns)   --->   "%tmp_55 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 0, i3 %p_ph76_ph_i_in" [../src/zbuffer.cpp:49->../src/main.cpp:197]   --->   Operation 1280 'bitconcatenate' 'tmp_55' <Predicate = (!last_signal_load & bound & !tmp_54)> <Delay = 0.00>
ST_37 : Operation 1281 [1/1] (1.70ns)   --->   "%br_ln0 = br void %if.else20.1.1.i"   --->   Operation 1281 'br' 'br_ln0' <Predicate = (!last_signal_load & bound & !tmp_54)> <Delay = 1.70>
ST_37 : Operation 1282 [1/1] (0.00ns)   --->   "%tmp_57 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 0, i3 %p_ph76_ph_i_in" [../src/zbuffer.cpp:45->../src/main.cpp:197]   --->   Operation 1282 'bitconcatenate' 'tmp_57' <Predicate = (!last_signal_load & bound & tmp_54 & !icmp_ln41_3)> <Delay = 0.00>
ST_37 : Operation 1283 [1/1] (1.70ns)   --->   "%br_ln0 = br void %if.else20.1.1.i"   --->   Operation 1283 'br' 'br_ln0' <Predicate = (!last_signal_load & bound & tmp_54 & !icmp_ln41_3)> <Delay = 1.70>
ST_37 : Operation 1284 [1/1] (0.00ns)   --->   "%tmp_56 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 1, i3 %p_ph76_ph_i_in" [../src/zbuffer.cpp:42->../src/main.cpp:197]   --->   Operation 1284 'bitconcatenate' 'tmp_56' <Predicate = (!last_signal_load & bound & tmp_54 & icmp_ln41_3)> <Delay = 0.00>
ST_37 : Operation 1285 [1/1] (1.70ns)   --->   "%br_ln44 = br void %if.else20.1.1.i" [../src/zbuffer.cpp:44->../src/main.cpp:197]   --->   Operation 1285 'br' 'br_ln44' <Predicate = (!last_signal_load & bound & tmp_54 & icmp_ln41_3)> <Delay = 1.70>
ST_37 : Operation 1286 [1/1] (0.00ns)   --->   "%p_ph78_ph_i_in = phi i4 %tmp_55, void %if.else51.1.i, i4 %tmp_56, void %if.then33.1.i, i4 %tmp_57, void %if.else42.1.i" [../src/zbuffer.cpp:49->../src/main.cpp:197]   --->   Operation 1286 'phi' 'p_ph78_ph_i_in' <Predicate = (bound)> <Delay = 0.00>
ST_37 : Operation 1287 [1/1] (0.00ns)   --->   "%tmp_59 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 0, i4 %p_ph78_ph_i_in" [../src/zbuffer.cpp:49->../src/main.cpp:197]   --->   Operation 1287 'bitconcatenate' 'tmp_59' <Predicate = (!last_signal_load & bound & !tmp_58)> <Delay = 0.00>
ST_37 : Operation 1288 [1/1] (1.70ns)   --->   "%br_ln0 = br void %if.else20.1.2.i"   --->   Operation 1288 'br' 'br_ln0' <Predicate = (!last_signal_load & bound & !tmp_58)> <Delay = 1.70>
ST_37 : Operation 1289 [1/1] (0.00ns)   --->   "%tmp_61 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 0, i4 %p_ph78_ph_i_in" [../src/zbuffer.cpp:45->../src/main.cpp:197]   --->   Operation 1289 'bitconcatenate' 'tmp_61' <Predicate = (!last_signal_load & bound & tmp_58 & !icmp_ln41_4)> <Delay = 0.00>
ST_37 : Operation 1290 [1/1] (1.70ns)   --->   "%br_ln0 = br void %if.else20.1.2.i"   --->   Operation 1290 'br' 'br_ln0' <Predicate = (!last_signal_load & bound & tmp_58 & !icmp_ln41_4)> <Delay = 1.70>
ST_37 : Operation 1291 [1/1] (0.00ns)   --->   "%tmp_60 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 1, i4 %p_ph78_ph_i_in" [../src/zbuffer.cpp:42->../src/main.cpp:197]   --->   Operation 1291 'bitconcatenate' 'tmp_60' <Predicate = (!last_signal_load & bound & tmp_58 & icmp_ln41_4)> <Delay = 0.00>
ST_37 : Operation 1292 [1/1] (1.70ns)   --->   "%br_ln44 = br void %if.else20.1.2.i" [../src/zbuffer.cpp:44->../src/main.cpp:197]   --->   Operation 1292 'br' 'br_ln44' <Predicate = (!last_signal_load & bound & tmp_58 & icmp_ln41_4)> <Delay = 1.70>
ST_37 : Operation 1293 [1/1] (0.00ns)   --->   "%p_ph86_ph_i_in = phi i5 %tmp_59, void %if.else51.1.1.i, i5 %tmp_60, void %if.then33.1.1.i, i5 %tmp_61, void %if.else42.1.1.i" [../src/zbuffer.cpp:49->../src/main.cpp:197]   --->   Operation 1293 'phi' 'p_ph86_ph_i_in' <Predicate = (!last_signal_load & bound)> <Delay = 0.00>
ST_37 : Operation 1294 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i5 %p_ph86_ph_i_in" [../src/zbuffer.cpp:45->../src/main.cpp:197]   --->   Operation 1294 'zext' 'zext_ln45' <Predicate = (!last_signal_load & bound)> <Delay = 0.00>
ST_37 : Operation 1295 [1/1] (0.00ns)   --->   "%tmp_63 = bitset i9 @_ssdm_op_BitSet.i9.i9.i32.i1, i9 %zext_ln45, i32 5, i1 0" [../src/zbuffer.cpp:49->../src/main.cpp:197]   --->   Operation 1295 'bitset' 'tmp_63' <Predicate = (!last_signal_load & bound & !tmp_62)> <Delay = 0.00>
ST_37 : Operation 1296 [1/1] (1.70ns)   --->   "%br_ln0 = br void %if.else20.2.i"   --->   Operation 1296 'br' 'br_ln0' <Predicate = (!last_signal_load & bound & !tmp_62)> <Delay = 1.70>
ST_37 : Operation 1297 [1/1] (0.00ns)   --->   "%tmp_65 = bitset i9 @_ssdm_op_BitSet.i9.i9.i32.i1, i9 %zext_ln45, i32 5, i1 0" [../src/zbuffer.cpp:45->../src/main.cpp:197]   --->   Operation 1297 'bitset' 'tmp_65' <Predicate = (!last_signal_load & bound & tmp_62 & !icmp_ln41_5)> <Delay = 0.00>
ST_37 : Operation 1298 [1/1] (1.70ns)   --->   "%br_ln0 = br void %if.else20.2.i"   --->   Operation 1298 'br' 'br_ln0' <Predicate = (!last_signal_load & bound & tmp_62 & !icmp_ln41_5)> <Delay = 1.70>
ST_37 : Operation 1299 [1/1] (0.00ns)   --->   "%tmp_64 = bitset i9 @_ssdm_op_BitSet.i9.i9.i32.i1, i9 %zext_ln45, i32 5, i1 1" [../src/zbuffer.cpp:42->../src/main.cpp:197]   --->   Operation 1299 'bitset' 'tmp_64' <Predicate = (!last_signal_load & bound & tmp_62 & icmp_ln41_5)> <Delay = 0.00>
ST_37 : Operation 1300 [1/1] (1.70ns)   --->   "%br_ln44 = br void %if.else20.2.i" [../src/zbuffer.cpp:44->../src/main.cpp:197]   --->   Operation 1300 'br' 'br_ln44' <Predicate = (!last_signal_load & bound & tmp_62 & icmp_ln41_5)> <Delay = 1.70>
ST_37 : Operation 1301 [1/1] (0.00ns)   --->   "%p_ph79_ph_i = phi i9 %tmp_63, void %if.else51.1.2.i, i9 %tmp_64, void %if.then33.1.2.i, i9 %tmp_65, void %if.else42.1.2.i" [../src/zbuffer.cpp:49->../src/main.cpp:197]   --->   Operation 1301 'phi' 'p_ph79_ph_i' <Predicate = (bound)> <Delay = 0.00>
ST_37 : Operation 1302 [1/1] (0.00ns)   --->   "%tmp_67 = bitset i9 @_ssdm_op_BitSet.i9.i9.i32.i1, i9 %p_ph79_ph_i, i32 6, i1 0" [../src/zbuffer.cpp:49->../src/main.cpp:197]   --->   Operation 1302 'bitset' 'tmp_67' <Predicate = (!last_signal_load & bound & !tmp_66)> <Delay = 0.00>
ST_37 : Operation 1303 [1/1] (1.70ns)   --->   "%br_ln0 = br void %if.else20.2.1.i"   --->   Operation 1303 'br' 'br_ln0' <Predicate = (!last_signal_load & bound & !tmp_66)> <Delay = 1.70>
ST_37 : Operation 1304 [1/1] (0.00ns)   --->   "%tmp_69 = bitset i9 @_ssdm_op_BitSet.i9.i9.i32.i1, i9 %p_ph79_ph_i, i32 6, i1 0" [../src/zbuffer.cpp:45->../src/main.cpp:197]   --->   Operation 1304 'bitset' 'tmp_69' <Predicate = (!last_signal_load & bound & tmp_66 & !icmp_ln41_6)> <Delay = 0.00>
ST_37 : Operation 1305 [1/1] (1.70ns)   --->   "%br_ln0 = br void %if.else20.2.1.i"   --->   Operation 1305 'br' 'br_ln0' <Predicate = (!last_signal_load & bound & tmp_66 & !icmp_ln41_6)> <Delay = 1.70>
ST_37 : Operation 1306 [1/1] (0.00ns)   --->   "%tmp_68 = bitset i9 @_ssdm_op_BitSet.i9.i9.i32.i1, i9 %p_ph79_ph_i, i32 6, i1 1" [../src/zbuffer.cpp:42->../src/main.cpp:197]   --->   Operation 1306 'bitset' 'tmp_68' <Predicate = (!last_signal_load & bound & tmp_66 & icmp_ln41_6)> <Delay = 0.00>
ST_37 : Operation 1307 [1/1] (1.70ns)   --->   "%br_ln44 = br void %if.else20.2.1.i" [../src/zbuffer.cpp:44->../src/main.cpp:197]   --->   Operation 1307 'br' 'br_ln44' <Predicate = (!last_signal_load & bound & tmp_66 & icmp_ln41_6)> <Delay = 1.70>

State 38 <SV = 37> <Delay = 6.78>
ST_38 : Operation 1308 [1/1] (0.00ns)   --->   "%p_ph81_ph_i = phi i9 %tmp_67, void %if.else51.2.i, i9 %tmp_68, void %if.then33.2.i, i9 %tmp_69, void %if.else42.2.i" [../src/zbuffer.cpp:49->../src/main.cpp:197]   --->   Operation 1308 'phi' 'p_ph81_ph_i' <Predicate = (bound)> <Delay = 0.00>
ST_38 : Operation 1309 [1/1] (0.00ns)   --->   "%tmp_71 = bitset i9 @_ssdm_op_BitSet.i9.i9.i32.i1, i9 %p_ph81_ph_i, i32 7, i1 0" [../src/zbuffer.cpp:49->../src/main.cpp:197]   --->   Operation 1309 'bitset' 'tmp_71' <Predicate = (!last_signal_load & bound & !tmp_70)> <Delay = 0.00>
ST_38 : Operation 1310 [1/1] (1.70ns)   --->   "%br_ln0 = br void %if.else20.2.2.i"   --->   Operation 1310 'br' 'br_ln0' <Predicate = (!last_signal_load & bound & !tmp_70)> <Delay = 1.70>
ST_38 : Operation 1311 [1/1] (0.00ns)   --->   "%tmp_73 = bitset i9 @_ssdm_op_BitSet.i9.i9.i32.i1, i9 %p_ph81_ph_i, i32 7, i1 0" [../src/zbuffer.cpp:45->../src/main.cpp:197]   --->   Operation 1311 'bitset' 'tmp_73' <Predicate = (!last_signal_load & bound & tmp_70 & !icmp_ln41_7)> <Delay = 0.00>
ST_38 : Operation 1312 [1/1] (1.70ns)   --->   "%br_ln0 = br void %if.else20.2.2.i"   --->   Operation 1312 'br' 'br_ln0' <Predicate = (!last_signal_load & bound & tmp_70 & !icmp_ln41_7)> <Delay = 1.70>
ST_38 : Operation 1313 [1/1] (0.00ns)   --->   "%tmp_72 = bitset i9 @_ssdm_op_BitSet.i9.i9.i32.i1, i9 %p_ph81_ph_i, i32 7, i1 1" [../src/zbuffer.cpp:42->../src/main.cpp:197]   --->   Operation 1313 'bitset' 'tmp_72' <Predicate = (!last_signal_load & bound & tmp_70 & icmp_ln41_7)> <Delay = 0.00>
ST_38 : Operation 1314 [1/1] (1.70ns)   --->   "%br_ln44 = br void %if.else20.2.2.i" [../src/zbuffer.cpp:44->../src/main.cpp:197]   --->   Operation 1314 'br' 'br_ln44' <Predicate = (!last_signal_load & bound & tmp_70 & icmp_ln41_7)> <Delay = 1.70>
ST_38 : Operation 1315 [1/1] (0.00ns)   --->   "%p_ph83_ph_i = phi i9 %tmp_71, void %if.else51.2.1.i, i9 %tmp_72, void %if.then33.2.1.i, i9 %tmp_73, void %if.else42.2.1.i" [../src/zbuffer.cpp:49->../src/main.cpp:197]   --->   Operation 1315 'phi' 'p_ph83_ph_i' <Predicate = (bound)> <Delay = 0.00>
ST_38 : Operation 1316 [1/1] (0.00ns)   --->   "%tmp_75 = bitset i9 @_ssdm_op_BitSet.i9.i9.i32.i1, i9 %p_ph83_ph_i, i32 8, i1 0" [../src/zbuffer.cpp:49->../src/main.cpp:197]   --->   Operation 1316 'bitset' 'tmp_75' <Predicate = (!last_signal_load & bound & !tmp_74)> <Delay = 0.00>
ST_38 : Operation 1317 [1/1] (1.82ns)   --->   "%br_ln0 = br void %_Z7zbufferbP7ap_uintILi4EEPS_ILi7EES3_S_ILi9EE8ap_fixedILi18ELi11EL9ap_q_mode5EL9ap_o_mode3ELi0EEb.16.exit"   --->   Operation 1317 'br' 'br_ln0' <Predicate = (!last_signal_load & bound & !tmp_74)> <Delay = 1.82>
ST_38 : Operation 1318 [1/1] (0.00ns)   --->   "%tmp_77 = bitset i9 @_ssdm_op_BitSet.i9.i9.i32.i1, i9 %p_ph83_ph_i, i32 8, i1 0" [../src/zbuffer.cpp:45->../src/main.cpp:197]   --->   Operation 1318 'bitset' 'tmp_77' <Predicate = (!last_signal_load & bound & tmp_74 & !icmp_ln41_8)> <Delay = 0.00>
ST_38 : Operation 1319 [1/1] (1.82ns)   --->   "%br_ln0 = br void %_Z7zbufferbP7ap_uintILi4EEPS_ILi7EES3_S_ILi9EE8ap_fixedILi18ELi11EL9ap_q_mode5EL9ap_o_mode3ELi0EEb.16.exit"   --->   Operation 1319 'br' 'br_ln0' <Predicate = (!last_signal_load & bound & tmp_74 & !icmp_ln41_8)> <Delay = 1.82>
ST_38 : Operation 1320 [1/1] (0.00ns)   --->   "%tmp_76 = bitset i9 @_ssdm_op_BitSet.i9.i9.i32.i1, i9 %p_ph83_ph_i, i32 8, i1 1" [../src/zbuffer.cpp:42->../src/main.cpp:197]   --->   Operation 1320 'bitset' 'tmp_76' <Predicate = (!last_signal_load & bound & tmp_74 & icmp_ln41_8)> <Delay = 0.00>
ST_38 : Operation 1321 [1/1] (1.82ns)   --->   "%br_ln44 = br void %_Z7zbufferbP7ap_uintILi4EEPS_ILi7EES3_S_ILi9EE8ap_fixedILi18ELi11EL9ap_q_mode5EL9ap_o_mode3ELi0EEb.16.exit" [../src/zbuffer.cpp:44->../src/main.cpp:197]   --->   Operation 1321 'br' 'br_ln44' <Predicate = (!last_signal_load & bound & tmp_74 & icmp_ln41_8)> <Delay = 1.82>
ST_38 : Operation 1322 [1/1] (0.00ns)   --->   "%ref_tmp219_2 = phi i9 %tmp_75, void %if.else51.2.2.i, i9 %tmp_76, void %if.then33.2.2.i, i9 %tmp_77, void %if.else42.2.2.i, i9 0, void %while.body_ifconv" [../src/zbuffer.cpp:49->../src/main.cpp:197]   --->   Operation 1322 'phi' 'ref_tmp219_2' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1323 [1/1] (0.00ns)   --->   "%trunc_ln202 = trunc i9 %ref_tmp219_2" [../src/main.cpp:202]   --->   Operation 1323 'trunc' 'trunc_ln202' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1324 [1/1] (0.00ns)   --->   "%br_ln202 = br i1 %trunc_ln202, void %if.end246, void %if.then235" [../src/main.cpp:202]   --->   Operation 1324 'br' 'br_ln202' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1325 [1/1] (0.00ns)   --->   "%tmp_32 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %x_index_64, i7 %y_index_82" [../src/main.cpp:205]   --->   Operation 1325 'bitconcatenate' 'tmp_32' <Predicate = (trunc_ln202)> <Delay = 0.00>
ST_38 : Operation 1326 [1/1] (0.00ns)   --->   "%zext_ln205 = zext i14 %tmp_32" [../src/main.cpp:205]   --->   Operation 1326 'zext' 'zext_ln205' <Predicate = (trunc_ln202)> <Delay = 0.00>
ST_38 : Operation 1327 [1/1] (0.00ns)   --->   "%main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_18 = getelementptr i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_8, i64 0, i64 %zext_ln205" [../src/main.cpp:205]   --->   Operation 1327 'getelementptr' 'main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_18' <Predicate = (trunc_ln202)> <Delay = 0.00>
ST_38 : Operation 1328 [1/1] (3.25ns)   --->   "%store_ln205 = store i8 %color, i14 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_18" [../src/main.cpp:205]   --->   Operation 1328 'store' 'store_ln205' <Predicate = (trunc_ln202)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 92 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_38 : Operation 1329 [1/1] (0.00ns)   --->   "%br_ln206 = br void %if.end246" [../src/main.cpp:206]   --->   Operation 1329 'br' 'br_ln206' <Predicate = (trunc_ln202)> <Delay = 0.00>
ST_38 : Operation 1330 [1/1] (0.00ns)   --->   "%tmp_78 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ref_tmp219_2, i32 1" [../src/main.cpp:207]   --->   Operation 1330 'bitselect' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1331 [1/1] (0.00ns)   --->   "%br_ln207 = br i1 %tmp_78, void %if.end262, void %if.then249" [../src/main.cpp:207]   --->   Operation 1331 'br' 'br_ln207' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1332 [1/1] (0.00ns)   --->   "%tmp_33 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %x_index_63, i7 %y_index_81" [../src/main.cpp:210]   --->   Operation 1332 'bitconcatenate' 'tmp_33' <Predicate = (tmp_78)> <Delay = 0.00>
ST_38 : Operation 1333 [1/1] (0.00ns)   --->   "%zext_ln210 = zext i14 %tmp_33" [../src/main.cpp:210]   --->   Operation 1333 'zext' 'zext_ln210' <Predicate = (tmp_78)> <Delay = 0.00>
ST_38 : Operation 1334 [1/1] (0.00ns)   --->   "%main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_19 = getelementptr i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f, i64 0, i64 %zext_ln210" [../src/main.cpp:210]   --->   Operation 1334 'getelementptr' 'main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_19' <Predicate = (tmp_78)> <Delay = 0.00>
ST_38 : Operation 1335 [1/1] (3.25ns)   --->   "%store_ln210 = store i8 %color, i14 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_19" [../src/main.cpp:210]   --->   Operation 1335 'store' 'store_ln210' <Predicate = (tmp_78)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 92 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_38 : Operation 1336 [1/1] (0.00ns)   --->   "%br_ln211 = br void %if.end262" [../src/main.cpp:211]   --->   Operation 1336 'br' 'br_ln211' <Predicate = (tmp_78)> <Delay = 0.00>
ST_38 : Operation 1337 [1/1] (0.00ns)   --->   "%tmp_79 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ref_tmp219_2, i32 2" [../src/main.cpp:212]   --->   Operation 1337 'bitselect' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1338 [1/1] (0.00ns)   --->   "%br_ln212 = br i1 %tmp_79, void %for.inc279, void %if.then265" [../src/main.cpp:212]   --->   Operation 1338 'br' 'br_ln212' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1339 [1/1] (0.00ns)   --->   "%tmp_34 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %x_index_62, i7 %y_index_80" [../src/main.cpp:215]   --->   Operation 1339 'bitconcatenate' 'tmp_34' <Predicate = (tmp_79)> <Delay = 0.00>
ST_38 : Operation 1340 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i14 %tmp_34" [../src/main.cpp:215]   --->   Operation 1340 'zext' 'zext_ln215' <Predicate = (tmp_79)> <Delay = 0.00>
ST_38 : Operation 1341 [1/1] (0.00ns)   --->   "%main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_20 = getelementptr i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_7, i64 0, i64 %zext_ln215" [../src/main.cpp:215]   --->   Operation 1341 'getelementptr' 'main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_20' <Predicate = (tmp_79)> <Delay = 0.00>
ST_38 : Operation 1342 [1/1] (3.25ns)   --->   "%store_ln215 = store i8 %color, i14 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_20" [../src/main.cpp:215]   --->   Operation 1342 'store' 'store_ln215' <Predicate = (tmp_79)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 92 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_38 : Operation 1343 [1/1] (0.00ns)   --->   "%br_ln216 = br void %for.inc279" [../src/main.cpp:216]   --->   Operation 1343 'br' 'br_ln216' <Predicate = (tmp_79)> <Delay = 0.00>
ST_38 : Operation 1344 [1/1] (0.00ns)   --->   "%tmp_80 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ref_tmp219_2, i32 3" [../src/main.cpp:202]   --->   Operation 1344 'bitselect' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1345 [1/1] (0.00ns)   --->   "%br_ln202 = br i1 %tmp_80, void %if.end246.1, void %if.then235.1" [../src/main.cpp:202]   --->   Operation 1345 'br' 'br_ln202' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1346 [1/1] (0.00ns)   --->   "%tmp_35 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %x_index_61, i7 %y_index_79" [../src/main.cpp:205]   --->   Operation 1346 'bitconcatenate' 'tmp_35' <Predicate = (tmp_80)> <Delay = 0.00>
ST_38 : Operation 1347 [1/1] (0.00ns)   --->   "%zext_ln205_1 = zext i14 %tmp_35" [../src/main.cpp:205]   --->   Operation 1347 'zext' 'zext_ln205_1' <Predicate = (tmp_80)> <Delay = 0.00>
ST_38 : Operation 1348 [1/1] (0.00ns)   --->   "%main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_21 = getelementptr i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_6, i64 0, i64 %zext_ln205_1" [../src/main.cpp:205]   --->   Operation 1348 'getelementptr' 'main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_21' <Predicate = (tmp_80)> <Delay = 0.00>
ST_38 : Operation 1349 [1/1] (3.25ns)   --->   "%store_ln205 = store i8 %color, i14 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_21" [../src/main.cpp:205]   --->   Operation 1349 'store' 'store_ln205' <Predicate = (tmp_80)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 92 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_38 : Operation 1350 [1/1] (0.00ns)   --->   "%br_ln206 = br void %if.end246.1" [../src/main.cpp:206]   --->   Operation 1350 'br' 'br_ln206' <Predicate = (tmp_80)> <Delay = 0.00>
ST_38 : Operation 1351 [1/1] (0.00ns)   --->   "%tmp_81 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ref_tmp219_2, i32 4" [../src/main.cpp:207]   --->   Operation 1351 'bitselect' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1352 [1/1] (0.00ns)   --->   "%br_ln207 = br i1 %tmp_81, void %if.end262.1, void %if.then249.1" [../src/main.cpp:207]   --->   Operation 1352 'br' 'br_ln207' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1353 [1/1] (0.00ns)   --->   "%tmp_36 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %x_index_60, i7 %y_index_78" [../src/main.cpp:210]   --->   Operation 1353 'bitconcatenate' 'tmp_36' <Predicate = (tmp_81)> <Delay = 0.00>
ST_38 : Operation 1354 [1/1] (0.00ns)   --->   "%zext_ln210_1 = zext i14 %tmp_36" [../src/main.cpp:210]   --->   Operation 1354 'zext' 'zext_ln210_1' <Predicate = (tmp_81)> <Delay = 0.00>
ST_38 : Operation 1355 [1/1] (0.00ns)   --->   "%main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_22 = getelementptr i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_5, i64 0, i64 %zext_ln210_1" [../src/main.cpp:210]   --->   Operation 1355 'getelementptr' 'main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_22' <Predicate = (tmp_81)> <Delay = 0.00>
ST_38 : Operation 1356 [1/1] (3.25ns)   --->   "%store_ln210 = store i8 %color, i14 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_22" [../src/main.cpp:210]   --->   Operation 1356 'store' 'store_ln210' <Predicate = (tmp_81)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 92 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_38 : Operation 1357 [1/1] (0.00ns)   --->   "%br_ln211 = br void %if.end262.1" [../src/main.cpp:211]   --->   Operation 1357 'br' 'br_ln211' <Predicate = (tmp_81)> <Delay = 0.00>
ST_38 : Operation 1358 [1/1] (0.00ns)   --->   "%tmp_82 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ref_tmp219_2, i32 5" [../src/main.cpp:212]   --->   Operation 1358 'bitselect' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1359 [1/1] (0.00ns)   --->   "%br_ln212 = br i1 %tmp_82, void %for.inc279.1, void %if.then265.1" [../src/main.cpp:212]   --->   Operation 1359 'br' 'br_ln212' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1360 [1/1] (0.00ns)   --->   "%tmp_37 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %x_index_59, i7 %y_index_77" [../src/main.cpp:215]   --->   Operation 1360 'bitconcatenate' 'tmp_37' <Predicate = (tmp_82)> <Delay = 0.00>
ST_38 : Operation 1361 [1/1] (0.00ns)   --->   "%zext_ln215_1 = zext i14 %tmp_37" [../src/main.cpp:215]   --->   Operation 1361 'zext' 'zext_ln215_1' <Predicate = (tmp_82)> <Delay = 0.00>
ST_38 : Operation 1362 [1/1] (0.00ns)   --->   "%main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_23 = getelementptr i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_4, i64 0, i64 %zext_ln215_1" [../src/main.cpp:215]   --->   Operation 1362 'getelementptr' 'main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_23' <Predicate = (tmp_82)> <Delay = 0.00>
ST_38 : Operation 1363 [1/1] (3.25ns)   --->   "%store_ln215 = store i8 %color, i14 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_23" [../src/main.cpp:215]   --->   Operation 1363 'store' 'store_ln215' <Predicate = (tmp_82)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 92 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_38 : Operation 1364 [1/1] (0.00ns)   --->   "%br_ln216 = br void %for.inc279.1" [../src/main.cpp:216]   --->   Operation 1364 'br' 'br_ln216' <Predicate = (tmp_82)> <Delay = 0.00>
ST_38 : Operation 1365 [1/1] (0.00ns)   --->   "%tmp_83 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ref_tmp219_2, i32 6" [../src/main.cpp:202]   --->   Operation 1365 'bitselect' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1366 [1/1] (0.00ns)   --->   "%br_ln202 = br i1 %tmp_83, void %if.end246.2, void %if.then235.2" [../src/main.cpp:202]   --->   Operation 1366 'br' 'br_ln202' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1367 [1/1] (0.00ns)   --->   "%tmp_38 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %x_index_58, i7 %y_index_76" [../src/main.cpp:205]   --->   Operation 1367 'bitconcatenate' 'tmp_38' <Predicate = (tmp_83)> <Delay = 0.00>
ST_38 : Operation 1368 [1/1] (0.00ns)   --->   "%zext_ln205_2 = zext i14 %tmp_38" [../src/main.cpp:205]   --->   Operation 1368 'zext' 'zext_ln205_2' <Predicate = (tmp_83)> <Delay = 0.00>
ST_38 : Operation 1369 [1/1] (0.00ns)   --->   "%main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_24 = getelementptr i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_3, i64 0, i64 %zext_ln205_2" [../src/main.cpp:205]   --->   Operation 1369 'getelementptr' 'main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_24' <Predicate = (tmp_83)> <Delay = 0.00>
ST_38 : Operation 1370 [1/1] (3.25ns)   --->   "%store_ln205 = store i8 %color, i14 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_24" [../src/main.cpp:205]   --->   Operation 1370 'store' 'store_ln205' <Predicate = (tmp_83)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 92 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_38 : Operation 1371 [1/1] (0.00ns)   --->   "%br_ln206 = br void %if.end246.2" [../src/main.cpp:206]   --->   Operation 1371 'br' 'br_ln206' <Predicate = (tmp_83)> <Delay = 0.00>
ST_38 : Operation 1372 [1/1] (0.00ns)   --->   "%tmp_84 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ref_tmp219_2, i32 7" [../src/main.cpp:207]   --->   Operation 1372 'bitselect' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1373 [1/1] (0.00ns)   --->   "%br_ln207 = br i1 %tmp_84, void %if.end262.2, void %if.then249.2" [../src/main.cpp:207]   --->   Operation 1373 'br' 'br_ln207' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1374 [1/1] (0.00ns)   --->   "%tmp_39 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %x_index_57, i7 %y_index_75" [../src/main.cpp:210]   --->   Operation 1374 'bitconcatenate' 'tmp_39' <Predicate = (tmp_84)> <Delay = 0.00>
ST_38 : Operation 1375 [1/1] (0.00ns)   --->   "%zext_ln210_2 = zext i14 %tmp_39" [../src/main.cpp:210]   --->   Operation 1375 'zext' 'zext_ln210_2' <Predicate = (tmp_84)> <Delay = 0.00>
ST_38 : Operation 1376 [1/1] (0.00ns)   --->   "%main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_25 = getelementptr i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_2, i64 0, i64 %zext_ln210_2" [../src/main.cpp:210]   --->   Operation 1376 'getelementptr' 'main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_25' <Predicate = (tmp_84)> <Delay = 0.00>
ST_38 : Operation 1377 [1/1] (3.25ns)   --->   "%store_ln210 = store i8 %color, i14 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_25" [../src/main.cpp:210]   --->   Operation 1377 'store' 'store_ln210' <Predicate = (tmp_84)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 92 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_38 : Operation 1378 [1/1] (0.00ns)   --->   "%br_ln211 = br void %if.end262.2" [../src/main.cpp:211]   --->   Operation 1378 'br' 'br_ln211' <Predicate = (tmp_84)> <Delay = 0.00>
ST_38 : Operation 1379 [1/1] (0.00ns)   --->   "%tmp_85 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ref_tmp219_2, i32 8" [../src/main.cpp:212]   --->   Operation 1379 'bitselect' 'tmp_85' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1380 [1/1] (0.00ns)   --->   "%br_ln212 = br i1 %tmp_85, void %for.inc279.2, void %if.then265.2" [../src/main.cpp:212]   --->   Operation 1380 'br' 'br_ln212' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1381 [1/1] (0.00ns)   --->   "%tmp_40 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %x_index, i7 %y_index" [../src/main.cpp:215]   --->   Operation 1381 'bitconcatenate' 'tmp_40' <Predicate = (tmp_85)> <Delay = 0.00>
ST_38 : Operation 1382 [1/1] (0.00ns)   --->   "%zext_ln215_2 = zext i14 %tmp_40" [../src/main.cpp:215]   --->   Operation 1382 'zext' 'zext_ln215_2' <Predicate = (tmp_85)> <Delay = 0.00>
ST_38 : Operation 1383 [1/1] (0.00ns)   --->   "%main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_26 = getelementptr i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_1, i64 0, i64 %zext_ln215_2" [../src/main.cpp:215]   --->   Operation 1383 'getelementptr' 'main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_26' <Predicate = (tmp_85)> <Delay = 0.00>
ST_38 : Operation 1384 [1/1] (3.25ns)   --->   "%store_ln215 = store i8 %color, i14 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_26" [../src/main.cpp:215]   --->   Operation 1384 'store' 'store_ln215' <Predicate = (tmp_85)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 92 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_38 : Operation 1385 [1/1] (0.00ns)   --->   "%br_ln216 = br void %for.inc279.2" [../src/main.cpp:216]   --->   Operation 1385 'br' 'br_ln216' <Predicate = (tmp_85)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.500ns.

 <State 1>: 6.111ns
The critical path consists of the following:
	'load' operation 1 bit ('last_signal_load', ../src/main.cpp:45) on static variable 'last_signal' [85]  (0.000 ns)
	axis read operation ('empty', ../src/main.cpp:47) on port 'data_stream_V_data_V' (../src/main.cpp:47) [90]  (0.518 ns)
	'mul' operation 34 bit ('mul_ln14_1', ../src/rotate_move.cpp:14->../src/main.cpp:107) [113]  (5.593 ns)

 <State 2>: 6.111ns
The critical path consists of the following:
	axis read operation ('empty_43', ../src/main.cpp:48) on port 'data_stream_V_data_V' (../src/main.cpp:48) [92]  (0.518 ns)
	'mul' operation 34 bit ('mul_ln14_4', ../src/rotate_move.cpp:14->../src/main.cpp:107) [152]  (5.593 ns)

 <State 3>: 6.111ns
The critical path consists of the following:
	axis read operation ('empty_44', ../src/main.cpp:49) on port 'data_stream_V_data_V' (../src/main.cpp:49) [94]  (0.518 ns)
	'mul' operation 34 bit ('mul_ln14_7', ../src/rotate_move.cpp:14->../src/main.cpp:107) [191]  (5.593 ns)

 <State 4>: 5.580ns
The critical path consists of the following:
	'call' operation 10 bit ('rotated_n1', ../src/main.cpp:140) to 'rotate_norm' [245]  (5.580 ns)

 <State 5>: 6.650ns
The critical path consists of the following:
	'mul' operation 35 bit ('mul_ln127', ../src/main.cpp:127) [228]  (6.650 ns)

 <State 6>: 6.650ns
The critical path consists of the following:
	'mul' operation 35 bit ('mul_ln128', ../src/main.cpp:128) [231]  (6.650 ns)

 <State 7>: 6.650ns
The critical path consists of the following:
	'mul' operation 35 bit ('mul_ln129', ../src/main.cpp:129) [234]  (6.650 ns)

 <State 8>: 2.404ns
The critical path consists of the following:
	'add' operation 28 bit ('add_ln163_1', ../src/main.cpp:163) [281]  (2.404 ns)

 <State 9>: 6.912ns
The critical path consists of the following:
	'mul' operation 57 bit ('mul_ln163', ../src/main.cpp:163) [283]  (6.912 ns)

 <State 10>: 6.912ns
The critical path consists of the following:
	'mul' operation 57 bit ('mul_ln163', ../src/main.cpp:163) [283]  (6.912 ns)

 <State 11>: 6.480ns
The critical path consists of the following:
	'sub' operation 57 bit ('sub_ln163', ../src/main.cpp:163) [284]  (3.340 ns)
	'select' operation 26 bit ('select_ln163', ../src/main.cpp:163) [288]  (0.000 ns)
	'sub' operation 26 bit ('sub_ln163_1', ../src/main.cpp:163) [289]  (2.374 ns)
	'select' operation 26 bit ('select_ln163_1', ../src/main.cpp:163) [290]  (0.766 ns)

 <State 12>: 6.257ns
The critical path consists of the following:
	'add' operation 14 bit ('add_ln165', ../src/main.cpp:165) [312]  (1.812 ns)
	'select' operation 14 bit ('select_ln165', ../src/main.cpp:165) [313]  (0.000 ns)
	'select' operation 14 bit ('ix', ../src/main.cpp:165) [314]  (0.702 ns)
	'urem' operation 2 bit ('center_x_mod3', ../src/get_index.cpp:16->../src/main.cpp:187) [544]  (3.743 ns)

 <State 13>: 6.282ns
The critical path consists of the following:
	'sitodp' operation 64 bit ('conv_i', ../src/main.cpp:168) [323]  (6.282 ns)

 <State 14>: 6.282ns
The critical path consists of the following:
	'sitodp' operation 64 bit ('conv_i', ../src/main.cpp:168) [323]  (6.282 ns)

 <State 15>: 6.282ns
The critical path consists of the following:
	'sitodp' operation 64 bit ('conv_i', ../src/main.cpp:168) [323]  (6.282 ns)

 <State 16>: 6.282ns
The critical path consists of the following:
	'sitodp' operation 64 bit ('conv_i', ../src/main.cpp:168) [323]  (6.282 ns)

 <State 17>: 6.282ns
The critical path consists of the following:
	'sitodp' operation 64 bit ('conv_i', ../src/main.cpp:168) [323]  (6.282 ns)

 <State 18>: 6.282ns
The critical path consists of the following:
	'sitodp' operation 64 bit ('conv_i', ../src/main.cpp:168) [323]  (6.282 ns)

 <State 19>: 7.297ns
The critical path consists of the following:
	'dadd' operation 64 bit ('pf', ../src/main.cpp:168) [324]  (7.297 ns)

 <State 20>: 7.297ns
The critical path consists of the following:
	'dadd' operation 64 bit ('pf', ../src/main.cpp:168) [324]  (7.297 ns)

 <State 21>: 7.297ns
The critical path consists of the following:
	'dadd' operation 64 bit ('pf', ../src/main.cpp:168) [324]  (7.297 ns)

 <State 22>: 7.297ns
The critical path consists of the following:
	'dadd' operation 64 bit ('pf', ../src/main.cpp:168) [324]  (7.297 ns)

 <State 23>: 7.297ns
The critical path consists of the following:
	'dadd' operation 64 bit ('pf', ../src/main.cpp:168) [324]  (7.297 ns)

 <State 24>: 7.297ns
The critical path consists of the following:
	'dadd' operation 64 bit ('pf', ../src/main.cpp:168) [324]  (7.297 ns)

 <State 25>: 7.297ns
The critical path consists of the following:
	'dadd' operation 64 bit ('pf', ../src/main.cpp:168) [324]  (7.297 ns)

 <State 26>: 7.297ns
The critical path consists of the following:
	'dadd' operation 64 bit ('pf', ../src/main.cpp:169) [363]  (7.297 ns)

 <State 27>: 7.312ns
The critical path consists of the following:
	'ashr' operation 54 bit ('ashr_ln168', ../src/main.cpp:168) [346]  (4.612 ns)
	'select' operation 16 bit ('select_ln15', ../src/triangle.cpp:15->../src/main.cpp:171) [349]  (0.993 ns)
	'sparsemux' operation 16 bit ('phi_ln', ../src/triangle.cpp:15->../src/main.cpp:171) [360]  (1.707 ns)

 <State 28>: 7.312ns
The critical path consists of the following:
	'ashr' operation 54 bit ('ashr_ln169', ../src/main.cpp:169) [385]  (4.612 ns)
	'select' operation 16 bit ('select_ln15_2', ../src/triangle.cpp:15->../src/main.cpp:171) [388]  (0.993 ns)
	'sparsemux' operation 16 bit ('phi_ln15_1', ../src/triangle.cpp:15->../src/main.cpp:171) [399]  (1.707 ns)

 <State 29>: 4.774ns
The critical path consists of the following:
	'add' operation 35 bit of DSP[158] ('add_ln14_3', ../src/rotate_move.cpp:14->../src/main.cpp:107) [158]  (2.100 ns)
	'add' operation 36 bit ('s1', ../src/rotate_move.cpp:14->../src/main.cpp:107) [162]  (2.674 ns)

 <State 30>: 5.580ns
The critical path consists of the following:
	'mul' operation 28 bit ('mul_ln32', ../src/triangle.cpp:32->../src/main.cpp:171) [433]  (5.580 ns)

 <State 31>: 7.443ns
The critical path consists of the following:
	'sub' operation 10 bit ('sub_ln23', ../src/get_index.cpp:23->../src/main.cpp:187) [552]  (1.823 ns)
	'mul' operation 22 bit ('mul_ln23', ../src/get_index.cpp:23->../src/main.cpp:187) [554]  (5.620 ns)

 <State 32>: 7.443ns
The critical path consists of the following:
	'sub' operation 10 bit ('sub_ln35', ../src/get_index.cpp:35->../src/main.cpp:187) [571]  (1.823 ns)
	'mul' operation 22 bit ('mul_ln35', ../src/get_index.cpp:35->../src/main.cpp:187) [573]  (5.620 ns)

 <State 33>: 7.161ns
The critical path consists of the following:
	'sub' operation 4 bit ('sub_ln32_1', ../src/get_index.cpp:32->../src/main.cpp:187) [568]  (1.735 ns)
	'add' operation 4 bit ('add_ln32_2', ../src/get_index.cpp:32->../src/main.cpp:187) [635]  (1.735 ns)
	'icmp' operation 1 bit ('icmp_ln37_5', ../src/get_index.cpp:37->../src/main.cpp:187) [661]  (1.735 ns)
	'or' operation 1 bit ('or_ln37', ../src/get_index.cpp:37->../src/main.cpp:187) [664]  (0.000 ns)
	'or' operation 1 bit ('or_ln37_2', ../src/get_index.cpp:37->../src/main.cpp:187) [666]  (0.978 ns)
	'or' operation 1 bit ('or_ln37_6', ../src/get_index.cpp:37->../src/main.cpp:187) [670]  (0.978 ns)

 <State 34>: 7.226ns
The critical path consists of the following:
	'select' operation 7 bit ('y_index', ../src/get_index.cpp:38->../src/main.cpp:187) [820]  (0.000 ns)
	'select' operation 7 bit ('y_index', ../src/get_index.cpp:38->../src/main.cpp:187) [844]  (0.993 ns)
	'select' operation 7 bit ('y_index', ../src/get_index.cpp:37->../src/main.cpp:187) [853]  (0.000 ns)
	'select' operation 7 bit ('y_index', ../src/get_index.cpp:37->../src/main.cpp:187) [862]  (0.993 ns)
	'select' operation 7 bit ('y_index', ../src/get_index.cpp:37->../src/main.cpp:187) [871]  (0.000 ns)
	'select' operation 7 bit ('y_index', ../src/get_index.cpp:37->../src/main.cpp:187) [880]  (0.993 ns)
	'select' operation 7 bit ('y_index', ../src/get_index.cpp:37->../src/main.cpp:187) [889]  (0.000 ns)
	'select' operation 7 bit ('y_index', ../src/get_index.cpp:37->../src/main.cpp:187) [898]  (0.993 ns)
	'getelementptr' operation 14 bit ('zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_addr', ../src/zbuffer.cpp:38->../src/main.cpp:197) [1116]  (0.000 ns)
	'load' operation 18 bit ('current_val', ../src/zbuffer.cpp:38->../src/main.cpp:197) on array 'zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5' [1117]  (3.254 ns)

 <State 35>: 6.978ns
The critical path consists of the following:
	'load' operation 18 bit ('current_val', ../src/zbuffer.cpp:38->../src/main.cpp:197) on array 'zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8' [1055]  (3.254 ns)
	'icmp' operation 1 bit ('icmp_ln41', ../src/zbuffer.cpp:41->../src/main.cpp:197) [1056]  (2.136 ns)
	multiplexor before 'phi' operation 1 bit ('p_ph_ph_i') [1062]  (1.588 ns)

 <State 36>: 3.254ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln43', ../src/zbuffer.cpp:43->../src/main.cpp:197) of variable 'z_in', ../src/main.cpp:162 on array 'zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8' [1059]  (3.254 ns)

 <State 37>: 5.122ns
The critical path consists of the following:
	'phi' operation 3 bit ('p_ph76_ph_i_in', ../src/zbuffer.cpp:49->../src/main.cpp:197) with incoming values : ('tmp_23', ../src/zbuffer.cpp:49->../src/main.cpp:197) ('tmp_25', ../src/zbuffer.cpp:45->../src/main.cpp:197) ('tmp_24', ../src/zbuffer.cpp:42->../src/main.cpp:197) [1106]  (0.000 ns)
	multiplexor before 'phi' operation 4 bit ('p_ph78_ph_i_in', ../src/zbuffer.cpp:49->../src/main.cpp:197) with incoming values : ('tmp_55', ../src/zbuffer.cpp:49->../src/main.cpp:197) ('tmp_57', ../src/zbuffer.cpp:45->../src/main.cpp:197) ('tmp_56', ../src/zbuffer.cpp:42->../src/main.cpp:197) [1128]  (1.707 ns)
	'phi' operation 4 bit ('p_ph78_ph_i_in', ../src/zbuffer.cpp:49->../src/main.cpp:197) with incoming values : ('tmp_55', ../src/zbuffer.cpp:49->../src/main.cpp:197) ('tmp_57', ../src/zbuffer.cpp:45->../src/main.cpp:197) ('tmp_56', ../src/zbuffer.cpp:42->../src/main.cpp:197) [1128]  (0.000 ns)
	multiplexor before 'phi' operation 5 bit ('p_ph86_ph_i_in', ../src/zbuffer.cpp:49->../src/main.cpp:197) with incoming values : ('tmp_59', ../src/zbuffer.cpp:49->../src/main.cpp:197) ('tmp_61', ../src/zbuffer.cpp:45->../src/main.cpp:197) ('tmp_60', ../src/zbuffer.cpp:42->../src/main.cpp:197) [1150]  (1.707 ns)
	'phi' operation 5 bit ('p_ph86_ph_i_in', ../src/zbuffer.cpp:49->../src/main.cpp:197) with incoming values : ('tmp_59', ../src/zbuffer.cpp:49->../src/main.cpp:197) ('tmp_61', ../src/zbuffer.cpp:45->../src/main.cpp:197) ('tmp_60', ../src/zbuffer.cpp:42->../src/main.cpp:197) [1150]  (0.000 ns)
	multiplexor before 'phi' operation 9 bit ('p_ph79_ph_i', ../src/zbuffer.cpp:49->../src/main.cpp:197) with incoming values : ('tmp_63', ../src/zbuffer.cpp:49->../src/main.cpp:197) ('tmp_65', ../src/zbuffer.cpp:45->../src/main.cpp:197) ('tmp_64', ../src/zbuffer.cpp:42->../src/main.cpp:197) [1173]  (1.707 ns)
	'phi' operation 9 bit ('p_ph79_ph_i', ../src/zbuffer.cpp:49->../src/main.cpp:197) with incoming values : ('tmp_63', ../src/zbuffer.cpp:49->../src/main.cpp:197) ('tmp_65', ../src/zbuffer.cpp:45->../src/main.cpp:197) ('tmp_64', ../src/zbuffer.cpp:42->../src/main.cpp:197) [1173]  (0.000 ns)

 <State 38>: 6.788ns
The critical path consists of the following:
	'phi' operation 9 bit ('p_ph81_ph_i', ../src/zbuffer.cpp:49->../src/main.cpp:197) with incoming values : ('tmp_67', ../src/zbuffer.cpp:49->../src/main.cpp:197) ('tmp_69', ../src/zbuffer.cpp:45->../src/main.cpp:197) ('tmp_68', ../src/zbuffer.cpp:42->../src/main.cpp:197) [1195]  (0.000 ns)
	multiplexor before 'phi' operation 9 bit ('p_ph83_ph_i', ../src/zbuffer.cpp:49->../src/main.cpp:197) with incoming values : ('tmp_71', ../src/zbuffer.cpp:49->../src/main.cpp:197) ('tmp_73', ../src/zbuffer.cpp:45->../src/main.cpp:197) ('tmp_72', ../src/zbuffer.cpp:42->../src/main.cpp:197) [1217]  (1.707 ns)
	'phi' operation 9 bit ('p_ph83_ph_i', ../src/zbuffer.cpp:49->../src/main.cpp:197) with incoming values : ('tmp_71', ../src/zbuffer.cpp:49->../src/main.cpp:197) ('tmp_73', ../src/zbuffer.cpp:45->../src/main.cpp:197) ('tmp_72', ../src/zbuffer.cpp:42->../src/main.cpp:197) [1217]  (0.000 ns)
	multiplexor before 'phi' operation 9 bit ('ref_tmp219_2', ../src/zbuffer.cpp:49->../src/main.cpp:197) with incoming values : ('tmp_75', ../src/zbuffer.cpp:49->../src/main.cpp:197) ('tmp_77', ../src/zbuffer.cpp:45->../src/main.cpp:197) ('tmp_76', ../src/zbuffer.cpp:42->../src/main.cpp:197) [1239]  (1.827 ns)
	'phi' operation 9 bit ('ref_tmp219_2', ../src/zbuffer.cpp:49->../src/main.cpp:197) with incoming values : ('tmp_75', ../src/zbuffer.cpp:49->../src/main.cpp:197) ('tmp_77', ../src/zbuffer.cpp:45->../src/main.cpp:197) ('tmp_76', ../src/zbuffer.cpp:42->../src/main.cpp:197) [1239]  (0.000 ns)
	'store' operation 0 bit ('store_ln205', ../src/main.cpp:205) of variable 'color', ../src/main.cpp:153 on array 'main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_6' [1273]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
