Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Jan 22 19:07:30 2024
| Host         : DESKTOP-LF8951D running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file uart_bd_wrapper_control_sets_placed.rpt
| Design       : uart_bd_wrapper
| Device       : xc7z020
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    46 |
|    Minimum number of control sets                        |    46 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    99 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    46 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |    10 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |    13 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     2 |
| >= 16              |    14 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             241 |           74 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              32 |           18 |
| Yes          | No                    | No                     |             271 |           57 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             157 |           31 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                                                  Clock Signal                                                                 |                                                                         Enable Signal                                                                         |                                                                   Set/Reset Signal                                                                   | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  uart_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                                                | uart_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          | uart_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0 |                1 |              1 |         1.00 |
|  uart_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                                                | uart_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                       |                                                                                                                                                      |                1 |              2 |         2.00 |
|  uart_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                                                |                                                                                                                                                               | uart_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                4 |              4 |         1.00 |
|  uart_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                                                | uart_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                      |                1 |              4 |         4.00 |
|  uart_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                                                | uart_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                      |                2 |              4 |         2.00 |
|  uart_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                                                |                                                                                                                                                               | uart_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                2 |              4 |         2.00 |
|  uart_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                                                | uart_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                                      |                1 |              4 |         4.00 |
|  uart_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                                                |                                                                                                                                                               | uart_bd_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                          |                1 |              4 |         4.00 |
|  uart_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                                                | uart_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        | uart_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0 |                1 |              4 |         4.00 |
|  uart_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                                                | uart_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                      |                2 |              4 |         2.00 |
|  uart_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                                                | uart_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                | uart_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  uart_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                                                | uart_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0               | uart_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                1 |              5 |         5.00 |
|  uart_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                                                | uart_bd_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                    | uart_bd_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                    |                1 |              6 |         6.00 |
|  uart_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                                                | uart_bd_i/design_1_wrapper_0/U0/design_1_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                           | uart_bd_i/design_1_wrapper_0/U0/design_1_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                   |                2 |              8 |         4.00 |
|  uart_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                                                | uart_bd_i/design_1_wrapper_0/U0/design_1_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                           | uart_bd_i/design_1_wrapper_0/U0/design_1_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                   |                1 |              8 |         8.00 |
|  uart_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                                                | uart_bd_i/design_1_wrapper_0/U0/design_1_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                           | uart_bd_i/design_1_wrapper_0/U0/design_1_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                   |                1 |              8 |         8.00 |
|  uart_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                                                | uart_bd_i/design_1_wrapper_0/U0/design_1_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                           | uart_bd_i/design_1_wrapper_0/U0/design_1_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                   |                1 |              8 |         8.00 |
|  uart_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                                                | uart_bd_i/design_1_wrapper_0/U0/design_1_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                            | uart_bd_i/design_1_wrapper_0/U0/design_1_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                   |                2 |              8 |         4.00 |
|  uart_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                                                | uart_bd_i/design_1_wrapper_0/U0/design_1_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                           | uart_bd_i/design_1_wrapper_0/U0/design_1_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                   |                2 |              8 |         4.00 |
|  uart_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                                                | uart_bd_i/design_1_wrapper_0/U0/design_1_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/p_1_in[15]                                     | uart_bd_i/design_1_wrapper_0/U0/design_1_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                   |                1 |              8 |         8.00 |
|  uart_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                                                | uart_bd_i/design_1_wrapper_0/U0/design_1_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/p_1_in[30]                                     | uart_bd_i/design_1_wrapper_0/U0/design_1_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                   |                1 |              8 |         8.00 |
|  uart_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                                                | uart_bd_i/design_1_wrapper_0/U0/design_1_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/p_1_in[2]                                      | uart_bd_i/design_1_wrapper_0/U0/design_1_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                   |                1 |              8 |         8.00 |
|  uart_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                                                | uart_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | uart_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                3 |              8 |         2.67 |
|  uart_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                                                | uart_bd_i/design_1_wrapper_0/U0/design_1_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/p_1_in[23]                                     | uart_bd_i/design_1_wrapper_0/U0/design_1_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                   |                1 |              8 |         8.00 |
|  uart_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                                                | uart_bd_i/design_1_wrapper_0/U0/design_1_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                            | uart_bd_i/design_1_wrapper_0/U0/design_1_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                   |                1 |              8 |         8.00 |
|  uart_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                                                | uart_bd_i/design_1_wrapper_0/U0/design_1_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                           | uart_bd_i/design_1_wrapper_0/U0/design_1_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                   |                2 |              8 |         4.00 |
|  uart_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                                                |                                                                                                                                                               | uart_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                5 |             10 |         2.00 |
|  uart_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                                                |                                                                                                                                                               | uart_bd_i/design_1_wrapper_0/U0/design_1_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                   |                6 |             10 |         1.67 |
|  uart_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                                                | uart_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                      |                4 |             13 |         3.25 |
|  uart_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                                                | uart_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        |                                                                                                                                                      |                7 |             13 |         1.86 |
|  uart_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                                                | uart_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                      |                2 |             14 |         7.00 |
|  uart_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                                                | uart_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                      |                2 |             14 |         7.00 |
|  uart_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                                                | uart_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          |                                                                                                                                                      |                6 |             16 |         2.67 |
|  uart_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                                                | uart_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                        |                                                                                                                                                      |                3 |             16 |         5.33 |
|  uart_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                                                | uart_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                      |                4 |             27 |         6.75 |
|  uart_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                                                | uart_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                      |                6 |             27 |         4.50 |
|  uart_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                                                | uart_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                      |                6 |             27 |         4.50 |
|  uart_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                                                | uart_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                      |                4 |             27 |         6.75 |
|  uart_bd_i/design_1_wrapper_0/U0/design_1_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_1_reg[31]_i_1_n_0_BUFG |                                                                                                                                                               |                                                                                                                                                      |                9 |             32 |         3.56 |
|  uart_bd_i/design_1_wrapper_0/U0/design_1_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/axi_araddr_BUFG[3]            |                                                                                                                                                               |                                                                                                                                                      |                9 |             32 |         3.56 |
|  uart_bd_i/design_1_wrapper_0/U0/design_1_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_2_reg[31]_i_1_n_0_BUFG |                                                                                                                                                               |                                                                                                                                                      |                9 |             32 |         3.56 |
|  uart_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                                                | uart_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                      |                8 |             32 |         4.00 |
|  uart_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                                                | uart_bd_i/design_1_wrapper_0/U0/design_1_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/slv_reg_rden                                   | uart_bd_i/design_1_wrapper_0/U0/design_1_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                   |                6 |             32 |         5.33 |
|  uart_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                                                | uart_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                      |                6 |             45 |         7.50 |
|  uart_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                                                | uart_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                      |                8 |             45 |         5.62 |
|  uart_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                                                |                                                                                                                                                               |                                                                                                                                                      |               48 |            146 |         3.04 |
+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


