/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [5:0] _02_;
  wire [2:0] _03_;
  reg [3:0] _04_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [9:0] celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [10:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [5:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [2:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire [2:0] celloutsig_0_44z;
  wire [9:0] celloutsig_0_47z;
  wire [19:0] celloutsig_0_48z;
  wire [3:0] celloutsig_0_4z;
  wire [10:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [19:0] celloutsig_1_10z;
  wire [18:0] celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [25:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_23z = ~celloutsig_0_5z[1];
  assign celloutsig_0_26z = ~((celloutsig_0_3z | celloutsig_0_11z) & (celloutsig_0_23z | celloutsig_0_15z));
  assign celloutsig_0_27z = ~((in_data[48] | celloutsig_0_15z) & (celloutsig_0_3z | celloutsig_0_16z[3]));
  assign celloutsig_0_3z = ~((celloutsig_0_1z | celloutsig_0_1z) & (celloutsig_0_2z[3] | celloutsig_0_2z[1]));
  assign celloutsig_0_35z = celloutsig_0_0z | ~(celloutsig_0_23z);
  assign celloutsig_0_0z = in_data[13] ^ in_data[24];
  assign celloutsig_1_1z = in_data[121] ^ celloutsig_1_0z;
  assign celloutsig_1_5z = celloutsig_1_2z ^ celloutsig_1_0z;
  assign celloutsig_1_6z = in_data[164] ^ celloutsig_1_4z[1];
  assign celloutsig_1_18z = _00_ ^ celloutsig_1_15z;
  assign celloutsig_0_8z = celloutsig_0_0z ^ celloutsig_0_2z[1];
  assign celloutsig_0_20z = _01_ ^ celloutsig_0_3z;
  assign celloutsig_0_30z = celloutsig_0_7z ^ celloutsig_0_13z[1];
  reg [5:0] _18_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _18_ <= 6'h00;
    else _18_ <= { celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_4z };
  assign { _02_[5:2], _00_, _02_[0] } = _18_;
  reg [2:0] _19_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _19_ <= 3'h0;
    else _19_ <= { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_14z };
  assign { _03_[2:1], _01_ } = _19_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _04_ <= 4'h0;
    else _04_ <= { in_data[67:65], celloutsig_0_0z };
  assign celloutsig_0_44z = { celloutsig_0_31z[1:0], celloutsig_0_26z } / { 1'h1, celloutsig_0_28z, celloutsig_0_30z };
  assign celloutsig_0_48z = { celloutsig_0_30z, celloutsig_0_27z, celloutsig_0_16z, celloutsig_0_35z, celloutsig_0_6z, celloutsig_0_18z, celloutsig_0_44z, celloutsig_0_34z } / { 1'h1, celloutsig_0_5z[7:6], celloutsig_0_34z, celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_23z, celloutsig_0_44z };
  assign celloutsig_1_0z = in_data[177:170] == in_data[147:140];
  assign celloutsig_0_11z = in_data[21:18] >= { in_data[46], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_8z };
  assign celloutsig_0_22z = { in_data[48:36], celloutsig_0_6z, celloutsig_0_21z } >= { celloutsig_0_4z, celloutsig_0_17z, celloutsig_0_12z };
  assign celloutsig_0_29z = { _04_, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_18z, celloutsig_0_22z } >= { _01_, celloutsig_0_23z, celloutsig_0_17z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_22z, celloutsig_0_21z, celloutsig_0_14z, celloutsig_0_21z };
  assign celloutsig_0_36z = { celloutsig_0_4z, celloutsig_0_24z, celloutsig_0_15z, celloutsig_0_15z, celloutsig_0_29z, celloutsig_0_20z, celloutsig_0_29z, celloutsig_0_20z, celloutsig_0_24z } > { celloutsig_0_8z, _03_[2:1], _01_, celloutsig_0_18z, celloutsig_0_30z, celloutsig_0_21z, celloutsig_0_11z, _03_[2:1], _01_, celloutsig_0_1z };
  assign celloutsig_1_2z = in_data[125:119] > { in_data[182:181], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_7z = { celloutsig_0_4z[2:0], celloutsig_0_1z } > { celloutsig_0_4z[3:1], celloutsig_0_3z };
  assign celloutsig_0_10z = celloutsig_0_4z > celloutsig_0_5z[4:1];
  assign celloutsig_0_15z = celloutsig_0_13z[2:0] > { celloutsig_0_2z[2:1], celloutsig_0_10z };
  assign celloutsig_0_21z = { celloutsig_0_5z[0], celloutsig_0_17z, celloutsig_0_18z } > { in_data[2:1], celloutsig_0_6z };
  assign celloutsig_0_24z = { celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_16z, celloutsig_0_1z } > { celloutsig_0_2z[3], celloutsig_0_21z, celloutsig_0_10z, celloutsig_0_22z, celloutsig_0_12z };
  assign celloutsig_0_34z = { celloutsig_0_1z, celloutsig_0_26z, celloutsig_0_8z } && celloutsig_0_5z[3:1];
  assign celloutsig_0_18z = { in_data[21:16], celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_14z, celloutsig_0_4z } && { celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_15z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_15z, celloutsig_0_4z };
  assign celloutsig_0_32z = { celloutsig_0_1z, celloutsig_0_31z } != { celloutsig_0_31z, celloutsig_0_11z };
  assign celloutsig_1_3z = in_data[184:179] != in_data[185:180];
  assign celloutsig_1_19z = celloutsig_1_8z[22:7] != celloutsig_1_13z[15:0];
  assign celloutsig_1_9z = | { celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_0_28z = | celloutsig_0_4z;
  assign celloutsig_0_9z = ~^ { in_data[30:29], celloutsig_0_7z };
  assign celloutsig_0_1z = ~^ in_data[47:11];
  assign celloutsig_1_15z = ^ celloutsig_1_10z[14:8];
  assign celloutsig_0_6z = ^ in_data[35:28];
  assign celloutsig_0_14z = ^ { celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_10z };
  assign celloutsig_0_17z = ^ celloutsig_0_2z[4:0];
  assign celloutsig_0_47z = { celloutsig_0_12z[8:0], celloutsig_0_32z } >>> { celloutsig_0_14z, celloutsig_0_1z, celloutsig_0_22z, celloutsig_0_36z, celloutsig_0_2z };
  assign celloutsig_0_2z = { in_data[35:31], celloutsig_0_0z } >>> { in_data[92:88], celloutsig_0_0z };
  assign celloutsig_0_31z = { celloutsig_0_12z[7:6], celloutsig_0_23z } >>> { celloutsig_0_29z, celloutsig_0_30z, celloutsig_0_11z };
  assign celloutsig_0_4z = { in_data[8:6], celloutsig_0_3z } ~^ in_data[20:17];
  assign celloutsig_1_4z = { in_data[106:105], celloutsig_1_3z, celloutsig_1_3z } ~^ in_data[160:157];
  assign celloutsig_0_5z = in_data[79:69] ~^ { in_data[64:56], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_8z = in_data[148:123] ~^ { in_data[113:110], celloutsig_1_6z, celloutsig_1_0z, _02_[5:2], _00_, _02_[0], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_5z, _02_[5:2], _00_, _02_[0], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_6z };
  assign celloutsig_1_10z = { in_data[131:127], _02_[5:2], _00_, _02_[0], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_9z } ~^ { in_data[179], celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_4z };
  assign celloutsig_1_13z = celloutsig_1_8z[18:0] ~^ { celloutsig_1_10z[17:0], celloutsig_1_0z };
  assign celloutsig_0_12z = { in_data[57:50], celloutsig_0_0z, celloutsig_0_7z } ~^ { celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_10z };
  assign celloutsig_0_16z = { celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_13z } ~^ { in_data[46:42], celloutsig_0_2z };
  assign celloutsig_0_13z = celloutsig_0_12z[5:2] ^ { in_data[29:27], celloutsig_0_6z };
  assign _02_[1] = _00_;
  assign _03_[0] = _01_;
  assign { out_data[128], out_data[96], out_data[41:32], out_data[19:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_47z, celloutsig_0_48z };
endmodule
