<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE strategy>
<Strategy version="1.0" predefined="0" description="" label="pcie_x1_top_eval">
  <Property name="PROP_BD_EdfInBusNameConv" value="Synplify" time="0"/>
  <Property name="PROP_PARSTA_AnalysisOption" value="Standard Setup Analysis" time="0"/>
  <Property name="PROP_MAP_TimingDriven" value="False" time="0"/>
  <Property name="PROP_MAP_TimingDrivenNodeRep" value="False" time="0"/>
  <Property name="PROP_MAP_TimingDrivenPack" value="False" time="0"/>
  <Property name="PROP_PAR_PlcIterParDes" value="3" time="0"/>
  <Property name="PROP_PAR_PARClockSkew" value="2 (recommended for On)" time="0"/>
  <Property name="PROP_PAR_parPathBased" value="On" time="0"/>
  <Property name="PROP_BD_EdfInLibPath" value="../../../../" time="0"/>
</Strategy>
