# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 win64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do TrafficLight_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/22.1std/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+U:/CPE166/Traffic\ Light {U:/CPE166/Traffic Light/TrafficLight.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:41:44 on May 02,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+U:/CPE166/Traffic Light" U:/CPE166/Traffic Light/TrafficLight.v 
# -- Compiling module TrafficLight
# 
# Top level modules:
# 	TrafficLight
# End time: 16:41:44 on May 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+U:/CPE166/Traffic\ Light {U:/CPE166/Traffic Light/TrafficLight_tb.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:41:44 on May 02,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+U:/CPE166/Traffic Light" U:/CPE166/Traffic Light/TrafficLight_tb.v 
# -- Compiling module TrafficLight_tb
# 
# Top level modules:
# 	TrafficLight_tb
# End time: 16:41:44 on May 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  TrafficLight
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" TrafficLight 
# Start time: 16:41:44 on May 02,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in module "TrafficLight(fast)".
# Loading work.TrafficLight(fast)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
vlog -reportprogress 300 -work work {U:/CPE166/Traffic Light/TrafficLight.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:42:03 on May 02,2024
# vlog -reportprogress 300 -work work U:/CPE166/Traffic Light/TrafficLight.v 
# -- Compiling module TrafficLight
# 
# Top level modules:
# 	TrafficLight
# End time: 16:42:03 on May 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {U:/CPE166/Traffic Light/TrafficLight_tb.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:42:03 on May 02,2024
# vlog -reportprogress 300 -work work U:/CPE166/Traffic Light/TrafficLight_tb.v 
# -- Compiling module TrafficLight_tb
# 
# Top level modules:
# 	TrafficLight_tb
# End time: 16:42:03 on May 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=+acc work.TrafficLight_tb
# End time: 16:42:14 on May 02,2024, Elapsed time: 0:00:30
# Errors: 0, Warnings: 0
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc" work.TrafficLight_tb 
# Start time: 16:42:14 on May 02,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in module "TrafficLight(fast)".
# Loading work.TrafficLight_tb(fast)
# Loading work.TrafficLight(fast)
add wave -position end  sim:/TrafficLight_tb/clk
add wave -position end  sim:/TrafficLight_tb/reset
add wave -position end  sim:/TrafficLight_tb/button
add wave -position end  sim:/TrafficLight_tb/NS_traffic_light
add wave -position end  sim:/TrafficLight_tb/PED_light
add wave -position end  sim:/TrafficLight_tb/uut/cs
add wave -position end  sim:/TrafficLight_tb/uut/ns
add wave -position end  sim:/TrafficLight_tb/uut/i
run
run
run
# Causality operation skipped due to absence of debug database file
run
run
run
run
run
run
run
run
run
run
run
run
# End time: 16:43:04 on May 02,2024, Elapsed time: 0:00:50
# Errors: 0, Warnings: 0
