#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Feb 10 16:23:06 2026
# Process ID: 19788
# Current directory: C:/Users/andyl/Desktop/ECE532_3D_spatial_audio/I2S_test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23896 C:\Users\andyl\Desktop\ECE532_3D_spatial_audio\I2S_test\I2S_test.xpr
# Log file: C:/Users/andyl/Desktop/ECE532_3D_spatial_audio/I2S_test/vivado.log
# Journal file: C:/Users/andyl/Desktop/ECE532_3D_spatial_audio/I2S_test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/andyl/Desktop/ECE532_3D_spatial_audio/I2S_test/I2S_test.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 883.805 ; gain = 248.391
update_compile_order -fileset sources_1
set_property top top_i2s_loopback [current_fileset]
update_compile_order -fileset sources_1
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292646056A
set_property PROGRAM.FILE {C:/Users/andyl/Desktop/ECE532_3D_spatial_audio/I2S_test/I2S_test.runs/impl_1/top_i2s_loopback.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/andyl/Desktop/ECE532_3D_spatial_audio/I2S_test/I2S_test.runs/impl_1/top_i2s_loopback.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Tue Feb 10 16:48:37 2026] Launched synth_1...
Run output will be captured here: C:/Users/andyl/Desktop/ECE532_3D_spatial_audio/I2S_test/I2S_test.runs/synth_1/runme.log
[Tue Feb 10 16:48:37 2026] Launched impl_1...
Run output will be captured here: C:/Users/andyl/Desktop/ECE532_3D_spatial_audio/I2S_test/I2S_test.runs/impl_1/runme.log
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292646056A
set_property PROGRAM.FILE {C:/Users/andyl/Desktop/ECE532_3D_spatial_audio/I2S_test/I2S_test.runs/impl_1/top_i2s_loopback.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/andyl/Desktop/ECE532_3D_spatial_audio/I2S_test/I2S_test.runs/impl_1/top_i2s_loopback.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Tue Feb 10 16:52:26 2026] Launched synth_1...
Run output will be captured here: C:/Users/andyl/Desktop/ECE532_3D_spatial_audio/I2S_test/I2S_test.runs/synth_1/runme.log
[Tue Feb 10 16:52:26 2026] Launched impl_1...
Run output will be captured here: C:/Users/andyl/Desktop/ECE532_3D_spatial_audio/I2S_test/I2S_test.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292646056A
set_property PROGRAM.FILE {C:/Users/andyl/Desktop/ECE532_3D_spatial_audio/I2S_test/I2S_test.runs/impl_1/top_i2s_loopback.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/andyl/Desktop/ECE532_3D_spatial_audio/I2S_test/I2S_test.runs/impl_1/top_i2s_loopback.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andyl/Desktop/ECE532_3D_spatial_audio/I2S_test/I2S_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/andyl/Desktop/ECE532_3D_spatial_audio/I2S_test/I2S_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_i2s_controller' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andyl/Desktop/ECE532_3D_spatial_audio/I2S_test/I2S_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_i2s_controller_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andyl/Desktop/ECE532_3D_spatial_audio/I2S_test/I2S_test.srcs/sources_1/new/i2s_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2s_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andyl/Desktop/ECE532_3D_spatial_audio/I2S_test/I2S_test.srcs/sim_1/new/tb_i2s_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_i2s_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andyl/Desktop/ECE532_3D_spatial_audio/I2S_test/I2S_test.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andyl/Desktop/ECE532_3D_spatial_audio/I2S_test/I2S_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto fa1219c842884fed9f8fded000c7336a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_i2s_controller_behav xil_defaultlib.tb_i2s_controller xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.i2s_controller
Compiling module xil_defaultlib.tb_i2s_controller
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_i2s_controller_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1898.605 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/andyl/Desktop/ECE532_3D_spatial_audio/I2S_test/I2S_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_i2s_controller_behav -key {Behavioral:sim_1:Functional:tb_i2s_controller} -tclbatch {tb_i2s_controller.tcl} -view {C:/Users/andyl/Desktop/ECE532_3D_spatial_audio/I2S_test/i2s_controller_sine_tb_behav.wcfg} -view {C:/Users/andyl/Desktop/ECE532_3D_spatial_audio/I2S_test/i2s_controller_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/andyl/Desktop/ECE532_3D_spatial_audio/I2S_test/i2s_controller_sine_tb_behav.wcfg
WARNING: Simulation object /i2s_controller_sine_tb/clk_audio was not found in the design.
WARNING: Simulation object /i2s_controller_sine_tb/reset was not found in the design.
WARNING: Simulation object /i2s_controller_sine_tb/mclk was not found in the design.
WARNING: Simulation object /i2s_controller_sine_tb/sclk was not found in the design.
WARNING: Simulation object /i2s_controller_sine_tb/lrck was not found in the design.
WARNING: Simulation object /i2s_controller_sine_tb/sd_rx was not found in the design.
WARNING: Simulation object /i2s_controller_sine_tb/sd_tx was not found in the design.
WARNING: Simulation object /i2s_controller_sine_tb/current_sine was not found in the design.
WARNING: Simulation object /i2s_controller_sine_tb/l_data_rx was not found in the design.
WARNING: Simulation object /i2s_controller_sine_tb/r_data_rx was not found in the design.
WARNING: Simulation object /i2s_controller_sine_tb/sample_idx was not found in the design.
open_wave_config C:/Users/andyl/Desktop/ECE532_3D_spatial_audio/I2S_test/i2s_controller_tb_behav.wcfg
WARNING: Simulation object /i2s_controller_tb/clk_audio was not found in the design.
WARNING: Simulation object /i2s_controller_tb/reset was not found in the design.
WARNING: Simulation object /i2s_controller_tb/mclk was not found in the design.
WARNING: Simulation object /i2s_controller_tb/sclk was not found in the design.
WARNING: Simulation object /i2s_controller_tb/lrck was not found in the design.
WARNING: Simulation object /i2s_controller_tb/dut/tx_shift was not found in the design.
WARNING: Simulation object /i2s_controller_tb/dut/rx_shift was not found in the design.
WARNING: Simulation object /i2s_controller_tb/sd_rx was not found in the design.
WARNING: Simulation object /i2s_controller_tb/sd_tx was not found in the design.
WARNING: Simulation object /i2s_controller_tb/l_rx was not found in the design.
WARNING: Simulation object /i2s_controller_tb/r_rx was not found in the design.
WARNING: Simulation object /i2s_controller_tb/l_tx_data was not found in the design.
WARNING: Simulation object /i2s_controller_tb/r_tx_data was not found in the design.
source tb_i2s_controller.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_i2s_controller_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1969.098 ; gain = 70.492
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ms
Simulation Finished
$finish called at time : 5000885771 ps : File "C:/Users/andyl/Desktop/ECE532_3D_spatial_audio/I2S_test/I2S_test.srcs/sim_1/new/tb_i2s_controller.v" Line 124
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ms
Simulation Finished
$finish called at time : 5000885771 ps : File "C:/Users/andyl/Desktop/ECE532_3D_spatial_audio/I2S_test/I2S_test.srcs/sim_1/new/tb_i2s_controller.v" Line 124
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andyl/Desktop/ECE532_3D_spatial_audio/I2S_test/I2S_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/andyl/Desktop/ECE532_3D_spatial_audio/I2S_test/I2S_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_i2s_controller' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andyl/Desktop/ECE532_3D_spatial_audio/I2S_test/I2S_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_i2s_controller_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andyl/Desktop/ECE532_3D_spatial_audio/I2S_test/I2S_test.srcs/sources_1/new/i2s_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2s_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andyl/Desktop/ECE532_3D_spatial_audio/I2S_test/I2S_test.srcs/sim_1/new/tb_i2s_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_i2s_controller
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andyl/Desktop/ECE532_3D_spatial_audio/I2S_test/I2S_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andyl/Desktop/ECE532_3D_spatial_audio/I2S_test/I2S_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto fa1219c842884fed9f8fded000c7336a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_i2s_controller_behav xil_defaultlib.tb_i2s_controller xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.i2s_controller
Compiling module xil_defaultlib.tb_i2s_controller
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_i2s_controller_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1969.098 ; gain = 0.000
run 10 ms
Simulation Finished
$finish called at time : 5000885771 ps : File "C:/Users/andyl/Desktop/ECE532_3D_spatial_audio/I2S_test/I2S_test.srcs/sim_1/new/tb_i2s_controller.v" Line 124
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292646056A
set_property PROGRAM.FILE {C:/Users/andyl/Desktop/ECE532_3D_spatial_audio/I2S_test/I2S_test.runs/impl_1/top_i2s_loopback.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/andyl/Desktop/ECE532_3D_spatial_audio/I2S_test/I2S_test.runs/impl_1/top_i2s_loopback.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Feb 10 22:14:16 2026...
