<pre>name: asicworld_code_tidbits_wire_example
description: Tests imported from yosys
files: /home/travis/build/SymbiFlow/sv-tests/third_party/tools/yosys/tests/asicworld/code_tidbits_wire_example.v
should_fail: 0
tags: yosys
incdirs: 
top_module: 
rc: 0

module wire_example (
	a,
	b,
	y
);
	input a;
	input b;
	output y;
	wire a;
	wire b;
	wire y;
	assign y = (a & b);
endmodule
</pre>