Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (lin64) Build 3900603 Fri Jun 16 19:30:25 MDT 2023
| Date         : Wed Sep  6 19:08:33 2023
| Host         : BrunoLaptop running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file counter_timing_summary_routed.rpt -pb counter_timing_summary_routed.pb -rpx counter_timing_summary_routed.rpx -warn_on_violation
| Design       : counter
| Device       : 7a35t-cpg236
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (16)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (32)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (16)
-------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: i_clock (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (32)
-------------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   33          inf        0.000                      0                   33           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_alarm
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.821ns  (logic 3.874ns (56.799%)  route 2.947ns (43.201%))
  Logic Levels:           6  (CARRY4=2 FDRE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDRE                         0.000     0.000 r  cnt_reg[2]/C
    SLICE_X0Y0           FDRE (Prop_fdre_C_Q)         0.313     0.313 r  cnt_reg[2]/Q
                         net (fo=1, routed)           0.455     0.768    cnt[2]
    SLICE_X1Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.627     1.395 r  cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.395    cnt_reg[4]_i_2_n_0
    SLICE_X1Y1           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     1.629 f  cnt_reg[8]_i_2/O[3]
                         net (fo=2, routed)           0.603     2.232    next_cnt[8]
    SLICE_X0Y2           LUT4 (Prop_lut4_I1_O)        0.240     2.472 f  o_alarm_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.603     3.074    o_alarm_OBUF_inst_i_2_n_0
    SLICE_X0Y3           LUT4 (Prop_lut4_I0_O)        0.240     3.314 r  o_alarm_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.287     4.601    o_alarm_OBUF
    V13                  OBUF (Prop_obuf_I_O)         2.220     6.821 r  o_alarm_OBUF_inst/O
                         net (fo=0)                   0.000     6.821    o_alarm
    V13                                                               r  o_alarm (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.809ns  (logic 1.654ns (43.421%)  route 2.155ns (56.579%))
  Logic Levels:           5  (CARRY4=2 FDRE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDRE                         0.000     0.000 r  cnt_reg[2]/C
    SLICE_X0Y0           FDRE (Prop_fdre_C_Q)         0.313     0.313 r  cnt_reg[2]/Q
                         net (fo=1, routed)           0.455     0.768    cnt[2]
    SLICE_X1Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.627     1.395 r  cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.395    cnt_reg[4]_i_2_n_0
    SLICE_X1Y1           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     1.629 f  cnt_reg[8]_i_2/O[3]
                         net (fo=2, routed)           0.603     2.232    next_cnt[8]
    SLICE_X0Y2           LUT4 (Prop_lut4_I1_O)        0.240     2.472 f  o_alarm_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.605     3.076    o_alarm_OBUF_inst_i_2_n_0
    SLICE_X0Y3           LUT5 (Prop_lut5_I4_O)        0.240     3.316 r  cnt[15]_i_1/O
                         net (fo=16, routed)          0.493     3.809    cnt[15]_i_1_n_0
    SLICE_X0Y0           FDRE                                         r  cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.809ns  (logic 1.654ns (43.421%)  route 2.155ns (56.579%))
  Logic Levels:           5  (CARRY4=2 FDRE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDRE                         0.000     0.000 r  cnt_reg[2]/C
    SLICE_X0Y0           FDRE (Prop_fdre_C_Q)         0.313     0.313 r  cnt_reg[2]/Q
                         net (fo=1, routed)           0.455     0.768    cnt[2]
    SLICE_X1Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.627     1.395 r  cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.395    cnt_reg[4]_i_2_n_0
    SLICE_X1Y1           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     1.629 f  cnt_reg[8]_i_2/O[3]
                         net (fo=2, routed)           0.603     2.232    next_cnt[8]
    SLICE_X0Y2           LUT4 (Prop_lut4_I1_O)        0.240     2.472 f  o_alarm_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.605     3.076    o_alarm_OBUF_inst_i_2_n_0
    SLICE_X0Y3           LUT5 (Prop_lut5_I4_O)        0.240     3.316 r  cnt[15]_i_1/O
                         net (fo=16, routed)          0.493     3.809    cnt[15]_i_1_n_0
    SLICE_X0Y0           FDRE                                         r  cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.806ns  (logic 1.654ns (43.458%)  route 2.152ns (56.542%))
  Logic Levels:           5  (CARRY4=2 FDRE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDRE                         0.000     0.000 r  cnt_reg[2]/C
    SLICE_X0Y0           FDRE (Prop_fdre_C_Q)         0.313     0.313 r  cnt_reg[2]/Q
                         net (fo=1, routed)           0.455     0.768    cnt[2]
    SLICE_X1Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.627     1.395 r  cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.395    cnt_reg[4]_i_2_n_0
    SLICE_X1Y1           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     1.629 f  cnt_reg[8]_i_2/O[3]
                         net (fo=2, routed)           0.603     2.232    next_cnt[8]
    SLICE_X0Y2           LUT4 (Prop_lut4_I1_O)        0.240     2.472 f  o_alarm_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.605     3.076    o_alarm_OBUF_inst_i_2_n_0
    SLICE_X0Y3           LUT5 (Prop_lut5_I4_O)        0.240     3.316 r  cnt[15]_i_1/O
                         net (fo=16, routed)          0.490     3.806    cnt[15]_i_1_n_0
    SLICE_X1Y0           FDRE                                         r  cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.704ns  (logic 1.654ns (44.657%)  route 2.050ns (55.343%))
  Logic Levels:           5  (CARRY4=2 FDRE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDRE                         0.000     0.000 r  cnt_reg[2]/C
    SLICE_X0Y0           FDRE (Prop_fdre_C_Q)         0.313     0.313 r  cnt_reg[2]/Q
                         net (fo=1, routed)           0.455     0.768    cnt[2]
    SLICE_X1Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.627     1.395 r  cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.395    cnt_reg[4]_i_2_n_0
    SLICE_X1Y1           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     1.629 f  cnt_reg[8]_i_2/O[3]
                         net (fo=2, routed)           0.603     2.232    next_cnt[8]
    SLICE_X0Y2           LUT4 (Prop_lut4_I1_O)        0.240     2.472 f  o_alarm_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.605     3.076    o_alarm_OBUF_inst_i_2_n_0
    SLICE_X0Y3           LUT5 (Prop_lut5_I4_O)        0.240     3.316 r  cnt[15]_i_1/O
                         net (fo=16, routed)          0.388     3.704    cnt[15]_i_1_n_0
    SLICE_X0Y1           FDRE                                         r  cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[5]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.704ns  (logic 1.654ns (44.657%)  route 2.050ns (55.343%))
  Logic Levels:           5  (CARRY4=2 FDRE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDRE                         0.000     0.000 r  cnt_reg[2]/C
    SLICE_X0Y0           FDRE (Prop_fdre_C_Q)         0.313     0.313 r  cnt_reg[2]/Q
                         net (fo=1, routed)           0.455     0.768    cnt[2]
    SLICE_X1Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.627     1.395 r  cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.395    cnt_reg[4]_i_2_n_0
    SLICE_X1Y1           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     1.629 f  cnt_reg[8]_i_2/O[3]
                         net (fo=2, routed)           0.603     2.232    next_cnt[8]
    SLICE_X0Y2           LUT4 (Prop_lut4_I1_O)        0.240     2.472 f  o_alarm_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.605     3.076    o_alarm_OBUF_inst_i_2_n_0
    SLICE_X0Y3           LUT5 (Prop_lut5_I4_O)        0.240     3.316 r  cnt[15]_i_1/O
                         net (fo=16, routed)          0.388     3.704    cnt[15]_i_1_n_0
    SLICE_X0Y1           FDRE                                         r  cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[6]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.704ns  (logic 1.654ns (44.657%)  route 2.050ns (55.343%))
  Logic Levels:           5  (CARRY4=2 FDRE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDRE                         0.000     0.000 r  cnt_reg[2]/C
    SLICE_X0Y0           FDRE (Prop_fdre_C_Q)         0.313     0.313 r  cnt_reg[2]/Q
                         net (fo=1, routed)           0.455     0.768    cnt[2]
    SLICE_X1Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.627     1.395 r  cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.395    cnt_reg[4]_i_2_n_0
    SLICE_X1Y1           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     1.629 f  cnt_reg[8]_i_2/O[3]
                         net (fo=2, routed)           0.603     2.232    next_cnt[8]
    SLICE_X0Y2           LUT4 (Prop_lut4_I1_O)        0.240     2.472 f  o_alarm_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.605     3.076    o_alarm_OBUF_inst_i_2_n_0
    SLICE_X0Y3           LUT5 (Prop_lut5_I4_O)        0.240     3.316 r  cnt[15]_i_1/O
                         net (fo=16, routed)          0.388     3.704    cnt[15]_i_1_n_0
    SLICE_X0Y1           FDRE                                         r  cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[8]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.704ns  (logic 1.654ns (44.657%)  route 2.050ns (55.343%))
  Logic Levels:           5  (CARRY4=2 FDRE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDRE                         0.000     0.000 r  cnt_reg[2]/C
    SLICE_X0Y0           FDRE (Prop_fdre_C_Q)         0.313     0.313 r  cnt_reg[2]/Q
                         net (fo=1, routed)           0.455     0.768    cnt[2]
    SLICE_X1Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.627     1.395 r  cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.395    cnt_reg[4]_i_2_n_0
    SLICE_X1Y1           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     1.629 f  cnt_reg[8]_i_2/O[3]
                         net (fo=2, routed)           0.603     2.232    next_cnt[8]
    SLICE_X0Y2           LUT4 (Prop_lut4_I1_O)        0.240     2.472 f  o_alarm_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.605     3.076    o_alarm_OBUF_inst_i_2_n_0
    SLICE_X0Y3           LUT5 (Prop_lut5_I4_O)        0.240     3.316 r  cnt[15]_i_1/O
                         net (fo=16, routed)          0.388     3.704    cnt[15]_i_1_n_0
    SLICE_X0Y1           FDRE                                         r  cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[12]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.701ns  (logic 1.654ns (44.690%)  route 2.047ns (55.310%))
  Logic Levels:           5  (CARRY4=2 FDRE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDRE                         0.000     0.000 r  cnt_reg[2]/C
    SLICE_X0Y0           FDRE (Prop_fdre_C_Q)         0.313     0.313 r  cnt_reg[2]/Q
                         net (fo=1, routed)           0.455     0.768    cnt[2]
    SLICE_X1Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.627     1.395 r  cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.395    cnt_reg[4]_i_2_n_0
    SLICE_X1Y1           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     1.629 f  cnt_reg[8]_i_2/O[3]
                         net (fo=2, routed)           0.603     2.232    next_cnt[8]
    SLICE_X0Y2           LUT4 (Prop_lut4_I1_O)        0.240     2.472 f  o_alarm_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.605     3.076    o_alarm_OBUF_inst_i_2_n_0
    SLICE_X0Y3           LUT5 (Prop_lut5_I4_O)        0.240     3.316 r  cnt[15]_i_1/O
                         net (fo=16, routed)          0.385     3.701    cnt[15]_i_1_n_0
    SLICE_X0Y3           FDRE                                         r  cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[13]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.701ns  (logic 1.654ns (44.690%)  route 2.047ns (55.310%))
  Logic Levels:           5  (CARRY4=2 FDRE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDRE                         0.000     0.000 r  cnt_reg[2]/C
    SLICE_X0Y0           FDRE (Prop_fdre_C_Q)         0.313     0.313 r  cnt_reg[2]/Q
                         net (fo=1, routed)           0.455     0.768    cnt[2]
    SLICE_X1Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.627     1.395 r  cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.395    cnt_reg[4]_i_2_n_0
    SLICE_X1Y1           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     1.629 f  cnt_reg[8]_i_2/O[3]
                         net (fo=2, routed)           0.603     2.232    next_cnt[8]
    SLICE_X0Y2           LUT4 (Prop_lut4_I1_O)        0.240     2.472 f  o_alarm_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.605     3.076    o_alarm_OBUF_inst_i_2_n_0
    SLICE_X0Y3           LUT5 (Prop_lut5_I4_O)        0.240     3.316 r  cnt[15]_i_1/O
                         net (fo=16, routed)          0.385     3.701    cnt[15]_i_1_n_0
    SLICE_X0Y3           FDRE                                         r  cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.186ns (52.048%)  route 0.171ns (47.952%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE                         0.000     0.000 r  cnt_reg[0]/C
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.141     0.141 f  cnt_reg[0]/Q
                         net (fo=3, routed)           0.171     0.312    cnt[0]
    SLICE_X0Y2           LUT2 (Prop_lut2_I0_O)        0.045     0.357 r  cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.357    cnt[0]_i_1_n_0
    SLICE_X0Y2           FDRE                                         r  cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_valid
                            (input port)
  Destination:            cnt_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.567ns  (logic 0.205ns (36.165%)  route 0.362ns (63.835%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 f  i_valid (IN)
                         net (fo=0)                   0.000     0.000    i_valid
    V14                  IBUF (Prop_ibuf_I_O)         0.160     0.160 f  i_valid_IBUF_inst/O
                         net (fo=16, routed)          0.362     0.522    i_valid_IBUF
    SLICE_X0Y1           LUT2 (Prop_lut2_I1_O)        0.045     0.567 r  cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     0.567    cnt[4]_i_1_n_0
    SLICE_X0Y1           FDRE                                         r  cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_valid
                            (input port)
  Destination:            cnt_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.570ns  (logic 0.208ns (36.501%)  route 0.362ns (63.499%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 f  i_valid (IN)
                         net (fo=0)                   0.000     0.000    i_valid
    V14                  IBUF (Prop_ibuf_I_O)         0.160     0.160 f  i_valid_IBUF_inst/O
                         net (fo=16, routed)          0.362     0.522    i_valid_IBUF
    SLICE_X0Y1           LUT2 (Prop_lut2_I1_O)        0.048     0.570 r  cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     0.570    cnt[5]_i_1_n_0
    SLICE_X0Y1           FDRE                                         r  cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_valid
                            (input port)
  Destination:            cnt_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.573ns  (logic 0.205ns (35.780%)  route 0.368ns (64.220%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 f  i_valid (IN)
                         net (fo=0)                   0.000     0.000    i_valid
    V14                  IBUF (Prop_ibuf_I_O)         0.160     0.160 f  i_valid_IBUF_inst/O
                         net (fo=16, routed)          0.368     0.528    i_valid_IBUF
    SLICE_X0Y1           LUT2 (Prop_lut2_I1_O)        0.045     0.573 r  cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     0.573    cnt[6]_i_1_n_0
    SLICE_X0Y1           FDRE                                         r  cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_valid
                            (input port)
  Destination:            cnt_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.577ns  (logic 0.209ns (36.225%)  route 0.368ns (63.775%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 f  i_valid (IN)
                         net (fo=0)                   0.000     0.000    i_valid
    V14                  IBUF (Prop_ibuf_I_O)         0.160     0.160 f  i_valid_IBUF_inst/O
                         net (fo=16, routed)          0.368     0.528    i_valid_IBUF
    SLICE_X0Y1           LUT2 (Prop_lut2_I1_O)        0.049     0.577 r  cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     0.577    cnt[8]_i_1_n_0
    SLICE_X0Y1           FDRE                                         r  cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_valid
                            (input port)
  Destination:            cnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.626ns  (logic 0.205ns (32.737%)  route 0.421ns (67.263%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 f  i_valid (IN)
                         net (fo=0)                   0.000     0.000    i_valid
    V14                  IBUF (Prop_ibuf_I_O)         0.160     0.160 f  i_valid_IBUF_inst/O
                         net (fo=16, routed)          0.421     0.581    i_valid_IBUF
    SLICE_X0Y0           LUT2 (Prop_lut2_I1_O)        0.045     0.626 r  cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.626    cnt[1]_i_1_n_0
    SLICE_X0Y0           FDRE                                         r  cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_valid
                            (input port)
  Destination:            cnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.629ns  (logic 0.208ns (33.058%)  route 0.421ns (66.942%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 f  i_valid (IN)
                         net (fo=0)                   0.000     0.000    i_valid
    V14                  IBUF (Prop_ibuf_I_O)         0.160     0.160 f  i_valid_IBUF_inst/O
                         net (fo=16, routed)          0.421     0.581    i_valid_IBUF
    SLICE_X0Y0           LUT2 (Prop_lut2_I1_O)        0.048     0.629 r  cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.629    cnt[2]_i_1_n_0
    SLICE_X0Y0           FDRE                                         r  cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_valid
                            (input port)
  Destination:            cnt_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.639ns  (logic 0.208ns (32.575%)  route 0.431ns (67.425%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 f  i_valid (IN)
                         net (fo=0)                   0.000     0.000    i_valid
    V14                  IBUF (Prop_ibuf_I_O)         0.160     0.160 f  i_valid_IBUF_inst/O
                         net (fo=16, routed)          0.431     0.591    i_valid_IBUF
    SLICE_X0Y2           LUT2 (Prop_lut2_I1_O)        0.048     0.639 r  cnt[15]_i_2/O
                         net (fo=1, routed)           0.000     0.639    cnt[15]_i_2_n_0
    SLICE_X0Y2           FDRE                                         r  cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_valid
                            (input port)
  Destination:            cnt_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.642ns  (logic 0.205ns (31.951%)  route 0.437ns (68.049%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 f  i_valid (IN)
                         net (fo=0)                   0.000     0.000    i_valid
    V14                  IBUF (Prop_ibuf_I_O)         0.160     0.160 f  i_valid_IBUF_inst/O
                         net (fo=16, routed)          0.437     0.597    i_valid_IBUF
    SLICE_X0Y2           LUT2 (Prop_lut2_I1_O)        0.045     0.642 r  cnt[10]_i_1/O
                         net (fo=1, routed)           0.000     0.642    cnt[10]_i_1_n_0
    SLICE_X0Y2           FDRE                                         r  cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_valid
                            (input port)
  Destination:            cnt_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.646ns  (logic 0.209ns (32.372%)  route 0.437ns (67.628%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 f  i_valid (IN)
                         net (fo=0)                   0.000     0.000    i_valid
    V14                  IBUF (Prop_ibuf_I_O)         0.160     0.160 f  i_valid_IBUF_inst/O
                         net (fo=16, routed)          0.437     0.597    i_valid_IBUF
    SLICE_X0Y2           LUT2 (Prop_lut2_I1_O)        0.049     0.646 r  cnt[11]_i_1/O
                         net (fo=1, routed)           0.000     0.646    cnt[11]_i_1_n_0
    SLICE_X0Y2           FDRE                                         r  cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------





