// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "05/12/2024 20:44:25"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module procesador (
	clk,
	rst,
	rstCont,
	vgaclk,
	hsync,
	vsync,
	sync_b,
	blank_b,
	r,
	g,
	b);
input 	clk;
input 	rst;
input 	rstCont;
output 	vgaclk;
output 	hsync;
output 	vsync;
output 	sync_b;
output 	blank_b;
output 	[7:0] r;
output 	[7:0] g;
output 	[7:0] b;

// Design Ports Information
// rstCont	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vgaclk	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hsync	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vsync	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sync_b	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blank_b	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r[2]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r[3]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r[7]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// g[0]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// g[1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// g[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// g[3]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// g[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// g[5]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// g[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// g[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \rstCont~input_o ;
wire \clk~input_o ;
wire \vga_inst|vgapll|toggle~0_combout ;
wire \vga_inst|vgapll|toggle~feeder_combout ;
wire \vga_inst|vgapll|toggle~q ;
wire \vga_inst|vgaCont|Add0~21_sumout ;
wire \vga_inst|vgaCont|Add0~22 ;
wire \vga_inst|vgaCont|Add0~33_sumout ;
wire \vga_inst|vgaCont|x[1]~feeder_combout ;
wire \vga_inst|vgaCont|Add0~34 ;
wire \vga_inst|vgaCont|Add0~37_sumout ;
wire \vga_inst|vgaCont|x[2]~DUPLICATE_q ;
wire \vga_inst|vgaCont|Add0~38 ;
wire \vga_inst|vgaCont|Add0~25_sumout ;
wire \vga_inst|vgaCont|Add0~26 ;
wire \vga_inst|vgaCont|Add0~29_sumout ;
wire \vga_inst|vgaCont|Add0~30 ;
wire \vga_inst|vgaCont|Add0~5_sumout ;
wire \vga_inst|vgaCont|Add0~6 ;
wire \vga_inst|vgaCont|Add0~17_sumout ;
wire \vga_inst|vgaCont|Add0~18 ;
wire \vga_inst|vgaCont|Add0~1_sumout ;
wire \vga_inst|vgaCont|Equal0~0_combout ;
wire \vga_inst|vgaCont|x~0_combout ;
wire \vga_inst|vgaCont|Add0~2 ;
wire \vga_inst|vgaCont|Add0~9_sumout ;
wire \vga_inst|vgaCont|x~1_combout ;
wire \vga_inst|vgaCont|Add0~10 ;
wire \vga_inst|vgaCont|Add0~13_sumout ;
wire \vga_inst|vgaCont|x~2_combout ;
wire \vga_inst|vgaCont|x[7]~DUPLICATE_q ;
wire \vga_inst|vgaCont|hsync~0_combout ;
wire \vga_inst|vgaCont|Equal0~2_combout ;
wire \vga_inst|vgaCont|Equal0~3_combout ;
wire \vga_inst|vgaCont|Add1~5_sumout ;
wire \vga_inst|vgaCont|y~5_combout ;
wire \vga_inst|vgaCont|Add1~26 ;
wire \vga_inst|vgaCont|Add1~29_sumout ;
wire \vga_inst|vgaCont|Equal0~1_combout ;
wire \vga_inst|vgaCont|y~8_combout ;
wire \vga_inst|vgaCont|y[2]~DUPLICATE_q ;
wire \vga_inst|vgaCont|Add1~30 ;
wire \vga_inst|vgaCont|Add1~34 ;
wire \vga_inst|vgaCont|Add1~37_sumout ;
wire \vga_inst|vgaCont|y~9_combout ;
wire \vga_inst|vgaCont|Add1~38 ;
wire \vga_inst|vgaCont|Add1~9_sumout ;
wire \vga_inst|vgaCont|y~4_combout ;
wire \vga_inst|vgaCont|Add1~10 ;
wire \vga_inst|vgaCont|Add1~13_sumout ;
wire \vga_inst|vgaCont|y~2_combout ;
wire \vga_inst|vgaCont|Add1~14 ;
wire \vga_inst|vgaCont|Add1~17_sumout ;
wire \vga_inst|vgaCont|y~6_combout ;
wire \vga_inst|vgaCont|Add1~18 ;
wire \vga_inst|vgaCont|Add1~21_sumout ;
wire \vga_inst|vgaCont|y~10_combout ;
wire \vga_inst|vgaCont|Add1~22 ;
wire \vga_inst|vgaCont|Add1~1_sumout ;
wire \vga_inst|vgaCont|y~0_combout ;
wire \vga_inst|vgaCont|y~1_combout ;
wire \vga_inst|vgaCont|y~3_combout ;
wire \vga_inst|vgaCont|y[3]~DUPLICATE_q ;
wire \vga_inst|vgaCont|Add1~33_sumout ;
wire \vga_inst|vgaCont|y~11_combout ;
wire \vga_inst|vgaCont|y~12_combout ;
wire \vga_inst|vgaCont|Equal0~6_combout ;
wire \vga_inst|vgaCont|Equal0~4_combout ;
wire \vga_inst|vgaCont|Equal0~5_combout ;
wire \vga_inst|vgaCont|y~13_combout ;
wire \vga_inst|vgaCont|y[0]~DUPLICATE_q ;
wire \vga_inst|vgaCont|Add1~6 ;
wire \vga_inst|vgaCont|Add1~25_sumout ;
wire \vga_inst|vgaCont|y~7_combout ;
wire \vga_inst|vgaCont|vsync~0_combout ;
wire \vga_inst|vgaVideoGen|LessThan1~0_combout ;
wire \vga_inst|vgaCont|vsync~1_combout ;
wire \vga_inst|vgaCont|sync_b~combout ;
wire \vga_inst|vgaCont|LessThan7~0_combout ;
wire \vga_inst|vgaCont|blank_b~0_combout ;
wire \vga_inst|vgaCont|Add2~13_sumout ;
wire \vga_inst|vgaCont|always0~3_combout ;
wire \vga_inst|vgaCont|always0~1_combout ;
wire \vga_inst|vgaCont|always0~4_combout ;
wire \vga_inst|vgaCont|always0~2_combout ;
wire \vga_inst|vgaCont|y~16_combout ;
wire \vga_inst|vgaCont|y~15_combout ;
wire \vga_inst|vgaCont|y~14_combout ;
wire \vga_inst|vgaCont|y~18_combout ;
wire \vga_inst|vgaCont|y~17_combout ;
wire \vga_inst|vgaCont|always0~0_combout ;
wire \vga_inst|vgaCont|always0~5_combout ;
wire \vga_inst|vgaCont|always0~8_combout ;
wire \vga_inst|vgaCont|always0~9_combout ;
wire \vga_inst|vgaCont|y~20_combout ;
wire \vga_inst|vgaCont|y~21_combout ;
wire \vga_inst|vgaCont|always0~7_combout ;
wire \vga_inst|vgaCont|y~19_combout ;
wire \vga_inst|vgaCont|readAddress[1]~0_combout ;
wire \vga_inst|vgaCont|readAddress[1]~2_combout ;
wire \vga_inst|vgaCont|readAddress[1]~3_combout ;
wire \vga_inst|vgaCont|readAddress[1]~4_combout ;
wire \vga_inst|vgaCont|readAddress[1]~1_combout ;
wire \vga_inst|vgaCont|always0~6_combout ;
wire \vga_inst|vgaCont|readAddress[1]~5_combout ;
wire \vga_inst|vgaCont|Add2~14 ;
wire \vga_inst|vgaCont|Add2~17_sumout ;
wire \vga_inst|vgaCont|Add2~18 ;
wire \vga_inst|vgaCont|Add2~21_sumout ;
wire \vga_inst|vgaCont|Add2~22 ;
wire \vga_inst|vgaCont|Add2~25_sumout ;
wire \vga_inst|vgaCont|Add2~26 ;
wire \vga_inst|vgaCont|Add2~29_sumout ;
wire \vga_inst|vgaCont|Add2~30 ;
wire \vga_inst|vgaCont|Add2~33_sumout ;
wire \vga_inst|vgaCont|Add2~34 ;
wire \vga_inst|vgaCont|Add2~37_sumout ;
wire \vga_inst|vgaCont|Add2~38 ;
wire \vga_inst|vgaCont|Add2~41_sumout ;
wire \vga_inst|vgaCont|Add2~42 ;
wire \vga_inst|vgaCont|Add2~45_sumout ;
wire \vga_inst|vgaCont|Add2~46 ;
wire \vga_inst|vgaCont|Add2~49_sumout ;
wire \vga_inst|vgaCont|Add2~50 ;
wire \vga_inst|vgaCont|Add2~53_sumout ;
wire \vga_inst|vgaCont|Add2~54 ;
wire \vga_inst|vgaCont|Add2~57_sumout ;
wire \vga_inst|vgaCont|Add2~58 ;
wire \vga_inst|vgaCont|Add2~61_sumout ;
wire \vga_inst|vgaCont|Add2~62 ;
wire \vga_inst|vgaCont|Add2~5_sumout ;
wire \dataMem_inst|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout ;
wire \vga_inst|vgaCont|Add2~6 ;
wire \vga_inst|vgaCont|Add2~9_sumout ;
wire \vga_inst|vgaCont|Add2~10 ;
wire \vga_inst|vgaCont|Add2~1_sumout ;
wire \vga_inst|vgaCont|readAddress[15]~DUPLICATE_q ;
wire \dataMem_inst|altsyncram_component|auto_generated|address_reg_b[1]~feeder_combout ;
wire \clk~inputCLKENA0_outclk ;
wire \~GND~combout ;
wire \sum_inst|Add0~1_sumout ;
wire \rst~input_o ;
wire \rst~inputCLKENA0_outclk ;
wire \decode|pc_plus2_reg[0]~feeder_combout ;
wire \pc_inst|q[0]~feeder_combout ;
wire \sum_inst|Add0~2 ;
wire \sum_inst|Add0~5_sumout ;
wire \pc_inst|q[1]~feeder_combout ;
wire \sum_inst|Add0~6 ;
wire \sum_inst|Add0~9_sumout ;
wire \pc_inst|q[2]~feeder_combout ;
wire \sum_inst|Add0~10 ;
wire \sum_inst|Add0~13_sumout ;
wire \decode|pc_plus2_reg[3]~feeder_combout ;
wire \pc_inst|q[3]~feeder_combout ;
wire \sum_inst|Add0~14 ;
wire \sum_inst|Add0~17_sumout ;
wire \pc_inst|q[4]~feeder_combout ;
wire \sum_inst|Add0~18 ;
wire \sum_inst|Add0~21_sumout ;
wire \pc_inst|q[5]~feeder_combout ;
wire \sum_inst|Add0~22 ;
wire \sum_inst|Add0~25_sumout ;
wire \decode|pc_plus2_reg[6]~feeder_combout ;
wire \pc_inst|q[6]~feeder_combout ;
wire \sum_inst|Add0~26 ;
wire \sum_inst|Add0~29_sumout ;
wire \fetch|pc_plus2_reg[7]~feeder_combout ;
wire \decode|pc_plus2_reg[7]~feeder_combout ;
wire \pc_inst|q[7]~feeder_combout ;
wire \control_inst|Decoder1~0_combout ;
wire \control_inst|WideOr3~0_combout ;
wire \control_inst|WideOr2~0_combout ;
wire \control_inst|branch~0_combout ;
wire \alu_inst|Selector0~0_combout ;
wire \aluFlags_inst|nOut~q ;
wire \control_inst|branch~1_combout ;
wire \decode|branch~q ;
wire \control_inst|jump~0_combout ;
wire \decode|jump~q ;
wire \compuerta_inst|pcSrcE~combout ;
wire \pc_inst|q[7]~0_combout ;
wire \control_inst|WideOr1~0_combout ;
wire \memory|aluRes_reg[13]~feeder_combout ;
wire \mux3a1_inst|Mux2~0_combout ;
wire \control_inst|WideOr0~0_combout ;
wire \decode|regWrite~q ;
wire \EMReg_inst|regWrite_reg~q ;
wire \memory|regWrite_reg~q ;
wire \decode|rd_reg[1]~feeder_combout ;
wire \memory|rd_reg[1]~feeder_combout ;
wire \decode|rd_reg[0]~feeder_combout ;
wire \decode|rd_reg[3]~feeder_combout ;
wire \EMReg_inst|rd_reg[3]~feeder_combout ;
wire \memory|rd_reg[3]~feeder_combout ;
wire \EMReg_inst|rd_reg[2]~feeder_combout ;
wire \regFile_inst|Decoder0~14_combout ;
wire \regFile_inst|registers[11][13]~q ;
wire \fetch|instruction_reg[4]~feeder_combout ;
wire \control_inst|WideOr4~0_combout ;
wire \muxRF1|result[0]~2_combout ;
wire \regFile_inst|registers[9][13]~feeder_combout ;
wire \regFile_inst|Decoder0~6_combout ;
wire \regFile_inst|registers[9][13]~q ;
wire \regFile_inst|registers[8][13]~feeder_combout ;
wire \regFile_inst|Decoder0~2_combout ;
wire \regFile_inst|registers[8][13]~q ;
wire \regFile_inst|Decoder0~10_combout ;
wire \regFile_inst|registers[10][13]~q ;
wire \muxRF1|result[1]~3_combout ;
wire \regFile_inst|Mux2~2_combout ;
wire \muxRF1|result[3]~1_combout ;
wire \regFile_inst|Decoder0~1_combout ;
wire \regFile_inst|registers[4][13]~q ;
wire \regFile_inst|Decoder0~5_combout ;
wire \regFile_inst|registers[5][13]~q ;
wire \regFile_inst|registers[6][13]~feeder_combout ;
wire \regFile_inst|Decoder0~9_combout ;
wire \regFile_inst|registers[6][13]~q ;
wire \regFile_inst|Decoder0~13_combout ;
wire \regFile_inst|registers[7][13]~q ;
wire \regFile_inst|Mux2~1_combout ;
wire \muxRF1|result[2]~0_combout ;
wire \regFile_inst|Decoder0~3_combout ;
wire \regFile_inst|registers[12][13]~q ;
wire \regFile_inst|Decoder0~11_combout ;
wire \regFile_inst|registers[14][13]~q ;
wire \regFile_inst|Decoder0~7_combout ;
wire \regFile_inst|registers[13][13]~q ;
wire \regFile_inst|registers[15][13]~feeder_combout ;
wire \regFile_inst|Decoder0~15_combout ;
wire \regFile_inst|registers[15][13]~q ;
wire \regFile_inst|Mux2~3_combout ;
wire \regFile_inst|Decoder0~4_combout ;
wire \regFile_inst|registers[1][13]~q ;
wire \regFile_inst|registers[2][13]~feeder_combout ;
wire \regFile_inst|Decoder0~8_combout ;
wire \regFile_inst|registers[2][13]~q ;
wire \regFile_inst|registers[3][13]~feeder_combout ;
wire \regFile_inst|Decoder0~12_combout ;
wire \regFile_inst|registers[3][13]~q ;
wire \regFile_inst|Decoder0~0_combout ;
wire \regFile_inst|registers[0][13]~q ;
wire \regFile_inst|Mux2~0_combout ;
wire \regFile_inst|Mux2~4_combout ;
wire \control_inst|mxSource~0_combout ;
wire \decode|aluControl[3]~DUPLICATE_q ;
wire \decode|aluControl[1]~DUPLICATE_q ;
wire \decode|aluControl[0]~DUPLICATE_q ;
wire \EMReg_inst|aluRes_reg[10]~0_combout ;
wire \control_inst|Selector0~0_combout ;
wire \decode|aluSrc~q ;
wire \fetch|instruction_reg[3]~feeder_combout ;
wire \muxRF2|result[3]~3_combout ;
wire \muxRF2|result[2]~2_combout ;
wire \regFile_inst|registers[13][13]~DUPLICATE_q ;
wire \muxRF2|result[0]~0_combout ;
wire \muxRF2|result[1]~1_combout ;
wire \regFile_inst|Mux18~3_combout ;
wire \regFile_inst|Mux18~0_combout ;
wire \regFile_inst|Mux18~1_combout ;
wire \regFile_inst|Mux18~2_combout ;
wire \regFile_inst|Mux18~4_combout ;
wire \decode|op2_reg[13]~DUPLICATE_q ;
wire \EMReg_inst|aluRes_reg[10]~1_combout ;
wire \regFile_inst|registers[1][12]~q ;
wire \regFile_inst|registers[9][12]~q ;
wire \regFile_inst|registers[13][12]~feeder_combout ;
wire \regFile_inst|registers[13][12]~q ;
wire \regFile_inst|registers[5][12]~q ;
wire \regFile_inst|Mux3~1_combout ;
wire \regFile_inst|registers[8][12]~feeder_combout ;
wire \regFile_inst|registers[8][12]~q ;
wire \regFile_inst|registers[12][12]~feeder_combout ;
wire \regFile_inst|registers[12][12]~DUPLICATE_q ;
wire \regFile_inst|registers[0][12]~q ;
wire \regFile_inst|Mux3~0_combout ;
wire \regFile_inst|registers[7][12]~q ;
wire \regFile_inst|registers[3][12]~feeder_combout ;
wire \regFile_inst|registers[3][12]~q ;
wire \regFile_inst|registers[11][12]~q ;
wire \regFile_inst|registers[15][12]~q ;
wire \regFile_inst|Mux3~3_combout ;
wire \regFile_inst|registers[10][12]~q ;
wire \regFile_inst|registers[6][12]~q ;
wire \regFile_inst|registers[2][12]~feeder_combout ;
wire \regFile_inst|registers[2][12]~q ;
wire \regFile_inst|registers[14][12]~q ;
wire \regFile_inst|Mux3~2_combout ;
wire \regFile_inst|Mux3~4_combout ;
wire \decode|op1_reg[12]~feeder_combout ;
wire \regFile_inst|registers[1][11]~q ;
wire \regFile_inst|registers[3][11]~q ;
wire \regFile_inst|registers[2][11]~feeder_combout ;
wire \regFile_inst|registers[2][11]~q ;
wire \regFile_inst|registers[0][11]~q ;
wire \regFile_inst|Mux20~0_combout ;
wire \regFile_inst|registers[13][11]~feeder_combout ;
wire \regFile_inst|registers[13][11]~q ;
wire \regFile_inst|registers[15][11]~q ;
wire \regFile_inst|registers[12][11]~feeder_combout ;
wire \regFile_inst|registers[12][11]~q ;
wire \regFile_inst|registers[14][11]~q ;
wire \regFile_inst|Mux20~3_combout ;
wire \regFile_inst|registers[11][11]~q ;
wire \regFile_inst|registers[8][11]~feeder_combout ;
wire \regFile_inst|registers[8][11]~q ;
wire \regFile_inst|registers[9][11]~feeder_combout ;
wire \regFile_inst|registers[9][11]~q ;
wire \regFile_inst|registers[10][11]~q ;
wire \regFile_inst|Mux20~2_combout ;
wire \regFile_inst|registers[6][11]~q ;
wire \regFile_inst|registers[4][11]~feeder_combout ;
wire \regFile_inst|registers[4][11]~q ;
wire \regFile_inst|registers[5][11]~DUPLICATE_q ;
wire \regFile_inst|registers[7][11]~q ;
wire \regFile_inst|Mux20~1_combout ;
wire \regFile_inst|Mux20~4_combout ;
wire \decode|op2_reg[11]~feeder_combout ;
wire \regFile_inst|registers[9][10]~q ;
wire \regFile_inst|registers[13][10]~feeder_combout ;
wire \regFile_inst|registers[13][10]~q ;
wire \regFile_inst|registers[5][10]~q ;
wire \regFile_inst|registers[1][10]~q ;
wire \regFile_inst|Mux21~1_combout ;
wire \regFile_inst|registers[8][10]~feeder_combout ;
wire \regFile_inst|registers[8][10]~q ;
wire \regFile_inst|registers[4][10]~q ;
wire \regFile_inst|registers[12][10]~q ;
wire \regFile_inst|registers[0][10]~q ;
wire \regFile_inst|Mux21~0_combout ;
wire \regFile_inst|registers[7][10]~q ;
wire \regFile_inst|registers[15][10]~q ;
wire \regFile_inst|registers[11][10]~q ;
wire \regFile_inst|Mux21~3_combout ;
wire \regFile_inst|registers[6][10]~feeder_combout ;
wire \regFile_inst|registers[6][10]~q ;
wire \regFile_inst|registers[2][10]~feeder_combout ;
wire \regFile_inst|registers[2][10]~q ;
wire \regFile_inst|registers[10][10]~q ;
wire \regFile_inst|registers[14][10]~feeder_combout ;
wire \regFile_inst|registers[14][10]~q ;
wire \regFile_inst|Mux21~2_combout ;
wire \regFile_inst|Mux21~4_combout ;
wire \decode|op2_reg[10]~feeder_combout ;
wire \decode|op2_reg[10]~DUPLICATE_q ;
wire \regFile_inst|registers[15][9]~q ;
wire \regFile_inst|registers[13][9]~1_combout ;
wire \regFile_inst|registers[13][9]~q ;
wire \regFile_inst|registers[14][9]~q ;
wire \regFile_inst|Mux6~3_combout ;
wire \regFile_inst|registers[8][9]~q ;
wire \regFile_inst|registers[10][9]~q ;
wire \regFile_inst|registers[9][9]~feeder_combout ;
wire \regFile_inst|registers[9][9]~q ;
wire \regFile_inst|registers[11][9]~q ;
wire \regFile_inst|Mux6~2_combout ;
wire \regFile_inst|registers[4][9]~q ;
wire \regFile_inst|registers[7][9]~feeder_combout ;
wire \regFile_inst|registers[7][9]~q ;
wire \regFile_inst|registers[6][9]~q ;
wire \regFile_inst|registers[5][9]~q ;
wire \regFile_inst|Mux6~1_combout ;
wire \regFile_inst|registers[2][9]~feeder_combout ;
wire \regFile_inst|registers[2][9]~q ;
wire \regFile_inst|registers[0][9]~q ;
wire \regFile_inst|registers[3][9]~feeder_combout ;
wire \regFile_inst|registers[3][9]~q ;
wire \regFile_inst|registers[1][9]~q ;
wire \regFile_inst|Mux6~0_combout ;
wire \regFile_inst|Mux6~4_combout ;
wire \decode|op1_reg[9]~feeder_combout ;
wire \regFile_inst|registers[8][8]~DUPLICATE_q ;
wire \regFile_inst|registers[0][8]~q ;
wire \regFile_inst|registers[12][8]~feeder_combout ;
wire \regFile_inst|registers[12][8]~q ;
wire \regFile_inst|registers[4][8]~q ;
wire \regFile_inst|Mux7~0_combout ;
wire \regFile_inst|registers[1][8]~q ;
wire \regFile_inst|registers[5][8]~q ;
wire \regFile_inst|registers[13][8]~feeder_combout ;
wire \regFile_inst|registers[13][8]~q ;
wire \regFile_inst|Mux7~1_combout ;
wire \regFile_inst|registers[15][8]~q ;
wire \regFile_inst|registers[3][8]~q ;
wire \regFile_inst|registers[7][8]~q ;
wire \regFile_inst|registers[11][8]~q ;
wire \regFile_inst|Mux7~3_combout ;
wire \regFile_inst|registers[6][8]~feeder_combout ;
wire \regFile_inst|registers[6][8]~q ;
wire \regFile_inst|registers[2][8]~DUPLICATE_q ;
wire \regFile_inst|registers[10][8]~q ;
wire \regFile_inst|registers[14][8]~q ;
wire \regFile_inst|Mux7~2_combout ;
wire \regFile_inst|Mux7~4_combout ;
wire \decode|op1_reg[8]~feeder_combout ;
wire \regFile_inst|registers[6][7]~feeder_combout ;
wire \regFile_inst|registers[6][7]~q ;
wire \regFile_inst|registers[4][7]~q ;
wire \regFile_inst|registers[5][7]~q ;
wire \regFile_inst|registers[7][7]~feeder_combout ;
wire \regFile_inst|registers[7][7]~q ;
wire \regFile_inst|Mux24~1_combout ;
wire \regFile_inst|registers[10][7]~feeder_combout ;
wire \regFile_inst|registers[10][7]~q ;
wire \regFile_inst|registers[11][7]~feeder_combout ;
wire \regFile_inst|registers[11][7]~q ;
wire \regFile_inst|registers[8][7]~feeder_combout ;
wire \regFile_inst|registers[8][7]~q ;
wire \regFile_inst|Mux24~2_combout ;
wire \regFile_inst|registers[13][7]~0_combout ;
wire \regFile_inst|registers[13][7]~q ;
wire \regFile_inst|registers[12][7]~q ;
wire \regFile_inst|registers[15][7]~DUPLICATE_q ;
wire \regFile_inst|registers[14][7]~q ;
wire \regFile_inst|Mux24~3_combout ;
wire \regFile_inst|registers[3][7]~q ;
wire \regFile_inst|registers[2][7]~feeder_combout ;
wire \regFile_inst|registers[2][7]~q ;
wire \regFile_inst|registers[1][7]~q ;
wire \regFile_inst|registers[0][7]~q ;
wire \regFile_inst|Mux24~0_combout ;
wire \regFile_inst|Mux24~4_combout ;
wire \decode|op2_reg[7]~feeder_combout ;
wire \decode|op2_reg[7]~DUPLICATE_q ;
wire \regFile_inst|registers[9][6]~q ;
wire \regFile_inst|registers[1][6]~q ;
wire \regFile_inst|registers[5][6]~q ;
wire \regFile_inst|registers[13][6]~feeder_combout ;
wire \regFile_inst|registers[13][6]~q ;
wire \regFile_inst|Mux9~1_combout ;
wire \regFile_inst|registers[11][6]~q ;
wire \regFile_inst|registers[15][6]~q ;
wire \regFile_inst|registers[3][6]~q ;
wire \regFile_inst|registers[7][6]~q ;
wire \regFile_inst|Mux9~3_combout ;
wire \regFile_inst|registers[2][6]~q ;
wire \regFile_inst|registers[6][6]~feeder_combout ;
wire \regFile_inst|registers[6][6]~q ;
wire \regFile_inst|registers[10][6]~feeder_combout ;
wire \regFile_inst|registers[10][6]~q ;
wire \regFile_inst|registers[14][6]~q ;
wire \regFile_inst|Mux9~2_combout ;
wire \regFile_inst|registers[0][6]~q ;
wire \regFile_inst|registers[8][6]~q ;
wire \regFile_inst|registers[4][6]~q ;
wire \regFile_inst|Mux9~0_combout ;
wire \regFile_inst|Mux9~4_combout ;
wire \decode|op1_reg[6]~feeder_combout ;
wire \decode|op1_reg[6]~DUPLICATE_q ;
wire \mux3a1_inst|Mux0~0_combout ;
wire \regFile_inst|registers[11][15]~q ;
wire \regFile_inst|registers[8][15]~q ;
wire \regFile_inst|registers[9][15]~feeder_combout ;
wire \regFile_inst|registers[9][15]~q ;
wire \regFile_inst|registers[10][15]~q ;
wire \regFile_inst|Mux0~2_combout ;
wire \regFile_inst|registers[5][15]~q ;
wire \regFile_inst|registers[4][15]~feeder_combout ;
wire \regFile_inst|registers[4][15]~q ;
wire \regFile_inst|registers[6][15]~q ;
wire \regFile_inst|registers[7][15]~feeder_combout ;
wire \regFile_inst|registers[7][15]~q ;
wire \regFile_inst|Mux0~1_combout ;
wire \regFile_inst|registers[15][15]~q ;
wire \regFile_inst|registers[12][15]~q ;
wire \regFile_inst|registers[13][15]~q ;
wire \regFile_inst|registers[14][15]~q ;
wire \regFile_inst|Mux0~3_combout ;
wire \regFile_inst|registers[2][15]~q ;
wire \regFile_inst|registers[3][15]~feeder_combout ;
wire \regFile_inst|registers[3][15]~q ;
wire \regFile_inst|registers[1][15]~q ;
wire \regFile_inst|registers[0][15]~q ;
wire \regFile_inst|Mux0~0_combout ;
wire \regFile_inst|Mux0~4_combout ;
wire \regFile_inst|Mux16~3_combout ;
wire \regFile_inst|Mux16~0_combout ;
wire \regFile_inst|registers[7][15]~DUPLICATE_q ;
wire \regFile_inst|registers[4][15]~DUPLICATE_q ;
wire \regFile_inst|Mux16~1_combout ;
wire \regFile_inst|Mux16~2_combout ;
wire \regFile_inst|Mux16~4_combout ;
wire \regFile_inst|registers[4][14]~q ;
wire \regFile_inst|registers[12][14]~feeder_combout ;
wire \regFile_inst|registers[12][14]~q ;
wire \regFile_inst|registers[8][14]~q ;
wire \regFile_inst|registers[0][14]~q ;
wire \regFile_inst|Mux1~0_combout ;
wire \regFile_inst|registers[7][14]~q ;
wire \regFile_inst|registers[15][14]~q ;
wire \regFile_inst|registers[3][14]~feeder_combout ;
wire \regFile_inst|registers[3][14]~q ;
wire \regFile_inst|registers[11][14]~q ;
wire \regFile_inst|Mux1~3_combout ;
wire \regFile_inst|registers[5][14]~q ;
wire \regFile_inst|registers[13][14]~q ;
wire \regFile_inst|registers[1][14]~q ;
wire \regFile_inst|Mux1~1_combout ;
wire \regFile_inst|registers[2][14]~q ;
wire \regFile_inst|registers[14][14]~q ;
wire \regFile_inst|registers[6][14]~DUPLICATE_q ;
wire \regFile_inst|registers[10][14]~q ;
wire \regFile_inst|Mux1~2_combout ;
wire \regFile_inst|Mux1~4_combout ;
wire \alu_inst|Add1~62 ;
wire \alu_inst|Add1~10 ;
wire \alu_inst|Add1~1_sumout ;
wire \alu_inst|Add0~10 ;
wire \alu_inst|Add0~1_sumout ;
wire \alu_inst|Mux1~0_combout ;
wire \EMReg_inst|aluRes_reg[10]~2_combout ;
wire \mux3a1_inst|Mux1~0_combout ;
wire \regFile_inst|registers[9][14]~feeder_combout ;
wire \regFile_inst|registers[9][14]~q ;
wire \regFile_inst|Mux17~1_combout ;
wire \regFile_inst|Mux17~0_combout ;
wire \regFile_inst|registers[14][14]~DUPLICATE_q ;
wire \regFile_inst|registers[6][14]~q ;
wire \regFile_inst|Mux17~2_combout ;
wire \regFile_inst|Mux17~3_combout ;
wire \regFile_inst|Mux17~4_combout ;
wire \alu_inst|Add0~2 ;
wire \alu_inst|Add0~5_sumout ;
wire \alu_inst|Add1~2 ;
wire \alu_inst|Add1~5_sumout ;
wire \alu_inst|Mux0~0_combout ;
wire \dataMem_inst|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout ;
wire \control_inst|Decoder0~0_combout ;
wire \decode|memWrite~q ;
wire \EMReg_inst|memWrite_reg~feeder_combout ;
wire \EMReg_inst|memWrite_reg~q ;
wire \dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1817w[3]~0_combout ;
wire \dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1817w[3]~0_combout ;
wire \EMReg_inst|op2_reg[5]~feeder_combout ;
wire \dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1784w[3]~0_combout ;
wire \dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1784w[3]~0_combout ;
wire \regFile_inst|registers[15][0]~q ;
wire \regFile_inst|registers[7][0]~DUPLICATE_q ;
wire \regFile_inst|registers[3][0]~q ;
wire \regFile_inst|registers[11][0]~q ;
wire \regFile_inst|Mux31~3_combout ;
wire \regFile_inst|registers[4][0]~DUPLICATE_q ;
wire \regFile_inst|registers[12][0]~q ;
wire \regFile_inst|registers[8][0]~feeder_combout ;
wire \regFile_inst|registers[8][0]~q ;
wire \regFile_inst|registers[0][0]~q ;
wire \regFile_inst|Mux31~0_combout ;
wire \regFile_inst|registers[10][0]~q ;
wire \regFile_inst|registers[6][0]~feeder_combout ;
wire \regFile_inst|registers[6][0]~q ;
wire \regFile_inst|registers[14][0]~q ;
wire \regFile_inst|Mux31~2_combout ;
wire \regFile_inst|registers[13][0]~feeder_combout ;
wire \regFile_inst|registers[13][0]~q ;
wire \regFile_inst|registers[9][0]~q ;
wire \regFile_inst|registers[5][0]~q ;
wire \regFile_inst|registers[1][0]~q ;
wire \regFile_inst|Mux31~1_combout ;
wire \regFile_inst|Mux31~4_combout ;
wire \EMReg_inst|op2_reg[0]~feeder_combout ;
wire \regFile_inst|registers[9][1]~q ;
wire \regFile_inst|registers[11][1]~feeder_combout ;
wire \regFile_inst|registers[11][1]~q ;
wire \regFile_inst|registers[10][1]~q ;
wire \regFile_inst|Mux30~2_combout ;
wire \regFile_inst|registers[6][1]~q ;
wire \regFile_inst|registers[4][1]~q ;
wire \regFile_inst|registers[5][1]~q ;
wire \regFile_inst|registers[7][1]~q ;
wire \regFile_inst|Mux30~1_combout ;
wire \regFile_inst|registers[15][1]~q ;
wire \regFile_inst|registers[14][1]~q ;
wire \regFile_inst|registers[12][1]~feeder_combout ;
wire \regFile_inst|registers[12][1]~q ;
wire \regFile_inst|registers[13][1]~feeder_combout ;
wire \regFile_inst|registers[13][1]~q ;
wire \regFile_inst|Mux30~3_combout ;
wire \regFile_inst|registers[2][1]~q ;
wire \regFile_inst|registers[0][1]~q ;
wire \regFile_inst|registers[3][1]~q ;
wire \regFile_inst|registers[1][1]~q ;
wire \regFile_inst|Mux30~0_combout ;
wire \regFile_inst|Mux30~4_combout ;
wire \EMReg_inst|op2_reg[2]~feeder_combout ;
wire \memory|aluRes_reg[3]~feeder_combout ;
wire \dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1806w[3]~0_combout ;
wire \dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1806w[3]~0_combout ;
wire \regFile_inst|registers[15][3]~q ;
wire \regFile_inst|registers[12][3]~feeder_combout ;
wire \regFile_inst|registers[12][3]~q ;
wire \regFile_inst|registers[13][3]~feeder_combout ;
wire \regFile_inst|registers[13][3]~q ;
wire \regFile_inst|registers[14][3]~q ;
wire \regFile_inst|Mux28~3_combout ;
wire \regFile_inst|registers[2][3]~q ;
wire \regFile_inst|registers[1][3]~q ;
wire \regFile_inst|registers[3][3]~feeder_combout ;
wire \regFile_inst|registers[3][3]~q ;
wire \regFile_inst|Mux28~0_combout ;
wire \regFile_inst|registers[11][3]~q ;
wire \regFile_inst|registers[10][3]~feeder_combout ;
wire \regFile_inst|registers[10][3]~q ;
wire \regFile_inst|registers[9][3]~feeder_combout ;
wire \regFile_inst|registers[9][3]~q ;
wire \regFile_inst|registers[8][3]~feeder_combout ;
wire \regFile_inst|registers[8][3]~q ;
wire \regFile_inst|Mux28~2_combout ;
wire \regFile_inst|registers[5][3]~q ;
wire \regFile_inst|registers[7][3]~feeder_combout ;
wire \regFile_inst|registers[7][3]~q ;
wire \regFile_inst|registers[6][3]~feeder_combout ;
wire \regFile_inst|registers[6][3]~q ;
wire \regFile_inst|registers[4][3]~q ;
wire \regFile_inst|Mux28~1_combout ;
wire \regFile_inst|Mux28~4_combout ;
wire \decode|op2_reg[3]~feeder_combout ;
wire \memory|aluRes_reg[4]~feeder_combout ;
wire \dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1795w[3]~0_combout ;
wire \dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1795w[3]~0_combout ;
wire \regFile_inst|registers[4][4]~q ;
wire \regFile_inst|registers[8][4]~q ;
wire \regFile_inst|registers[12][4]~feeder_combout ;
wire \regFile_inst|registers[12][4]~q ;
wire \regFile_inst|registers[0][4]~q ;
wire \regFile_inst|Mux27~0_combout ;
wire \regFile_inst|registers[5][4]~q ;
wire \regFile_inst|registers[13][4]~q ;
wire \regFile_inst|registers[1][4]~q ;
wire \regFile_inst|Mux27~1_combout ;
wire \regFile_inst|registers[15][4]~q ;
wire \regFile_inst|registers[7][4]~q ;
wire \regFile_inst|registers[3][4]~q ;
wire \regFile_inst|registers[11][4]~q ;
wire \regFile_inst|Mux27~3_combout ;
wire \regFile_inst|registers[14][4]~q ;
wire \regFile_inst|registers[6][4]~q ;
wire \regFile_inst|registers[2][4]~q ;
wire \regFile_inst|registers[10][4]~q ;
wire \regFile_inst|Mux27~2_combout ;
wire \regFile_inst|Mux27~4_combout ;
wire \decode|op2_reg[4]~feeder_combout ;
wire \decode|op2_reg[4]~DUPLICATE_q ;
wire \EMReg_inst|op2_reg[4]~feeder_combout ;
wire \regFile_inst|registers[5][5]~q ;
wire \regFile_inst|registers[4][5]~q ;
wire \regFile_inst|registers[7][5]~q ;
wire \regFile_inst|registers[6][5]~feeder_combout ;
wire \regFile_inst|registers[6][5]~q ;
wire \regFile_inst|Mux10~1_combout ;
wire \regFile_inst|registers[15][5]~q ;
wire \regFile_inst|registers[14][5]~q ;
wire \regFile_inst|registers[13][5]~q ;
wire \regFile_inst|registers[12][5]~q ;
wire \regFile_inst|Mux10~3_combout ;
wire \regFile_inst|registers[3][5]~feeder_combout ;
wire \regFile_inst|registers[3][5]~q ;
wire \regFile_inst|registers[2][5]~q ;
wire \regFile_inst|registers[0][5]~q ;
wire \regFile_inst|registers[1][5]~q ;
wire \regFile_inst|Mux10~0_combout ;
wire \regFile_inst|registers[9][5]~q ;
wire \regFile_inst|registers[8][5]~q ;
wire \regFile_inst|registers[11][5]~q ;
wire \regFile_inst|Mux10~2_combout ;
wire \regFile_inst|Mux10~4_combout ;
wire \regFile_inst|registers[2][2]~feeder_combout ;
wire \regFile_inst|registers[2][2]~q ;
wire \regFile_inst|registers[6][2]~q ;
wire \regFile_inst|registers[14][2]~q ;
wire \regFile_inst|registers[10][2]~q ;
wire \regFile_inst|Mux13~2_combout ;
wire \regFile_inst|registers[4][2]~q ;
wire \regFile_inst|registers[8][2]~feeder_combout ;
wire \regFile_inst|registers[8][2]~q ;
wire \regFile_inst|registers[0][2]~q ;
wire \regFile_inst|Mux13~0_combout ;
wire \regFile_inst|registers[3][2]~feeder_combout ;
wire \regFile_inst|registers[3][2]~q ;
wire \regFile_inst|registers[15][2]~q ;
wire \regFile_inst|registers[7][2]~q ;
wire \regFile_inst|registers[11][2]~feeder_combout ;
wire \regFile_inst|registers[11][2]~q ;
wire \regFile_inst|Mux13~3_combout ;
wire \regFile_inst|registers[9][2]~feeder_combout ;
wire \regFile_inst|registers[9][2]~q ;
wire \regFile_inst|registers[13][2]~q ;
wire \regFile_inst|registers[1][2]~q ;
wire \regFile_inst|registers[5][2]~q ;
wire \regFile_inst|Mux13~1_combout ;
wire \regFile_inst|Mux13~4_combout ;
wire \decode|ext_reg[2]~DUPLICATE_q ;
wire \alu_inst|Add0~66_cout ;
wire \alu_inst|Add0~14 ;
wire \alu_inst|Add0~18 ;
wire \alu_inst|Add0~22 ;
wire \alu_inst|Add0~26 ;
wire \alu_inst|Add0~30 ;
wire \alu_inst|Add0~33_sumout ;
wire \alu_inst|Add1~14 ;
wire \alu_inst|Add1~18 ;
wire \alu_inst|Add1~22 ;
wire \alu_inst|Add1~26 ;
wire \alu_inst|Add1~30 ;
wire \alu_inst|Add1~33_sumout ;
wire \alu_inst|Mux10~0_combout ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout ;
wire \dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1751w[3]~0_combout ;
wire \dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1751w[3]~0_combout ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1762w[3]~0_combout ;
wire \dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1762w[3]~0_combout ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1773w[3]~0_combout ;
wire \dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1773w[3]~0_combout ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~1_combout ;
wire \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout ;
wire \mux3a1_inst|Mux11~0_combout ;
wire \regFile_inst|registers[9][4]~feeder_combout ;
wire \regFile_inst|registers[9][4]~q ;
wire \regFile_inst|Mux11~1_combout ;
wire \regFile_inst|Mux11~0_combout ;
wire \regFile_inst|Mux11~3_combout ;
wire \regFile_inst|Mux11~2_combout ;
wire \regFile_inst|Mux11~4_combout ;
wire \decode|op1_reg[4]~DUPLICATE_q ;
wire \alu_inst|Add0~29_sumout ;
wire \alu_inst|Add1~29_sumout ;
wire \alu_inst|Mux11~0_combout ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout ;
wire \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~0_combout ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~1_combout ;
wire \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout ;
wire \mux3a1_inst|Mux12~0_combout ;
wire \regFile_inst|registers[0][3]~q ;
wire \regFile_inst|Mux12~0_combout ;
wire \regFile_inst|Mux12~1_combout ;
wire \regFile_inst|Mux12~2_combout ;
wire \regFile_inst|Mux12~3_combout ;
wire \regFile_inst|Mux12~4_combout ;
wire \decode|op1_reg[3]~feeder_combout ;
wire \alu_inst|Add1~25_sumout ;
wire \alu_inst|Add0~25_sumout ;
wire \alu_inst|Mux12~0_combout ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~0_combout ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~1_combout ;
wire \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout ;
wire \mux3a1_inst|Mux13~0_combout ;
wire \regFile_inst|registers[12][2]~q ;
wire \regFile_inst|Mux29~0_combout ;
wire \regFile_inst|registers[14][2]~DUPLICATE_q ;
wire \regFile_inst|Mux29~2_combout ;
wire \regFile_inst|Mux29~3_combout ;
wire \regFile_inst|Mux29~1_combout ;
wire \regFile_inst|Mux29~4_combout ;
wire \alu_inst|Add0~21_sumout ;
wire \alu_inst|Add1~21_sumout ;
wire \alu_inst|Mux13~0_combout ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~1_combout ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout ;
wire \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~0_combout ;
wire \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ;
wire \mux3a1_inst|Mux14~0_combout ;
wire \regFile_inst|registers[8][1]~feeder_combout ;
wire \regFile_inst|registers[8][1]~q ;
wire \regFile_inst|Mux14~2_combout ;
wire \regFile_inst|Mux14~1_combout ;
wire \regFile_inst|Mux14~0_combout ;
wire \regFile_inst|Mux14~3_combout ;
wire \regFile_inst|Mux14~4_combout ;
wire \decode|op1_reg[1]~feeder_combout ;
wire \alu_inst|Add0~17_sumout ;
wire \alu_inst|Add1~17_sumout ;
wire \alu_inst|Mux14~0_combout ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout ;
wire \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~1_combout ;
wire \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ;
wire \mux3a1_inst|Mux15~0_combout ;
wire \regFile_inst|registers[2][0]~q ;
wire \regFile_inst|Mux15~2_combout ;
wire \regFile_inst|registers[7][0]~q ;
wire \regFile_inst|Mux15~3_combout ;
wire \regFile_inst|Mux15~1_combout ;
wire \regFile_inst|registers[4][0]~q ;
wire \regFile_inst|Mux15~0_combout ;
wire \regFile_inst|Mux15~4_combout ;
wire \decode|op1_reg[0]~feeder_combout ;
wire \alu_inst|Mux15~1_combout ;
wire \alu_inst|Add0~13_sumout ;
wire \alu_inst|WideOr0~0_combout ;
wire \alu_inst|WideOr0~1_combout ;
wire \alu_inst|WideOr0~2_combout ;
wire \alu_inst|WideOr0~combout ;
wire \alu_inst|WideOr1~3_combout ;
wire \alu_inst|WideOr1~2_combout ;
wire \alu_inst|WideOr1~0_combout ;
wire \alu_inst|WideOr1~1_combout ;
wire \alu_inst|WideOr1~4_combout ;
wire \alu_inst|Mux15~6_combout ;
wire \alu_inst|Add1~13_sumout ;
wire \alu_inst|Mux15~0_combout ;
wire \alu_inst|Mux15~2_combout ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~0_combout ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~1_combout ;
wire \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout ;
wire \memory|aluRes_reg[5]~feeder_combout ;
wire \mux3a1_inst|Mux10~0_combout ;
wire \regFile_inst|registers[10][5]~q ;
wire \regFile_inst|Mux26~2_combout ;
wire \regFile_inst|Mux26~0_combout ;
wire \regFile_inst|registers[5][5]~DUPLICATE_q ;
wire \regFile_inst|Mux26~1_combout ;
wire \regFile_inst|Mux26~3_combout ;
wire \regFile_inst|Mux26~4_combout ;
wire \alu_inst|Add0~34 ;
wire \alu_inst|Add0~37_sumout ;
wire \alu_inst|Add1~34 ;
wire \alu_inst|Add1~37_sumout ;
wire \alu_inst|Mux9~0_combout ;
wire \memory|aluRes_reg[6]~feeder_combout ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~1_combout ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout ;
wire \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~0_combout ;
wire \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ;
wire \mux3a1_inst|Mux9~0_combout ;
wire \regFile_inst|registers[12][6]~feeder_combout ;
wire \regFile_inst|registers[12][6]~q ;
wire \regFile_inst|Mux25~0_combout ;
wire \regFile_inst|Mux25~1_combout ;
wire \regFile_inst|Mux25~2_combout ;
wire \regFile_inst|registers[15][6]~DUPLICATE_q ;
wire \regFile_inst|registers[7][6]~DUPLICATE_q ;
wire \regFile_inst|Mux25~3_combout ;
wire \regFile_inst|Mux25~4_combout ;
wire \decode|op2_reg[6]~feeder_combout ;
wire \alu_inst|Add1~38 ;
wire \alu_inst|Add1~41_sumout ;
wire \alu_inst|Add0~38 ;
wire \alu_inst|Add0~41_sumout ;
wire \alu_inst|Mux8~0_combout ;
wire \memory|aluRes_reg[7]~feeder_combout ;
wire \EMReg_inst|op2_reg[7]~feeder_combout ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout ;
wire \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1_combout ;
wire \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ;
wire \mux3a1_inst|Mux8~0_combout ;
wire \regFile_inst|registers[9][7]~feeder_combout ;
wire \regFile_inst|registers[9][7]~q ;
wire \regFile_inst|Mux8~2_combout ;
wire \regFile_inst|registers[13][7]~DUPLICATE_q ;
wire \regFile_inst|registers[15][7]~q ;
wire \regFile_inst|Mux8~3_combout ;
wire \regFile_inst|Mux8~1_combout ;
wire \regFile_inst|Mux8~0_combout ;
wire \regFile_inst|Mux8~4_combout ;
wire \alu_inst|Add0~42 ;
wire \alu_inst|Add0~45_sumout ;
wire \alu_inst|Add1~42 ;
wire \alu_inst|Add1~45_sumout ;
wire \alu_inst|Mux7~0_combout ;
wire \mux3a1_inst|Mux7~0_combout ;
wire \regFile_inst|registers[9][8]~q ;
wire \regFile_inst|Mux23~1_combout ;
wire \regFile_inst|registers[15][8]~DUPLICATE_q ;
wire \regFile_inst|Mux23~3_combout ;
wire \regFile_inst|registers[8][8]~q ;
wire \regFile_inst|Mux23~0_combout ;
wire \regFile_inst|registers[2][8]~q ;
wire \regFile_inst|Mux23~2_combout ;
wire \regFile_inst|Mux23~4_combout ;
wire \decode|op2_reg[8]~feeder_combout ;
wire \decode|op2_reg[8]~DUPLICATE_q ;
wire \alu_inst|Add1~46 ;
wire \alu_inst|Add1~49_sumout ;
wire \alu_inst|Add0~46 ;
wire \alu_inst|Add0~49_sumout ;
wire \alu_inst|Mux6~0_combout ;
wire \memory|aluRes_reg[9]~feeder_combout ;
wire \mux3a1_inst|Mux6~0_combout ;
wire \regFile_inst|registers[12][9]~q ;
wire \regFile_inst|registers[13][9]~DUPLICATE_q ;
wire \regFile_inst|registers[15][9]~DUPLICATE_q ;
wire \regFile_inst|Mux22~3_combout ;
wire \regFile_inst|Mux22~2_combout ;
wire \regFile_inst|Mux22~1_combout ;
wire \regFile_inst|Mux22~0_combout ;
wire \regFile_inst|Mux22~4_combout ;
wire \alu_inst|Add0~50 ;
wire \alu_inst|Add0~53_sumout ;
wire \alu_inst|Add1~50 ;
wire \alu_inst|Add1~53_sumout ;
wire \alu_inst|Mux5~0_combout ;
wire \mux3a1_inst|Mux5~0_combout ;
wire \regFile_inst|registers[3][10]~q ;
wire \regFile_inst|Mux5~3_combout ;
wire \regFile_inst|Mux5~2_combout ;
wire \regFile_inst|Mux5~0_combout ;
wire \regFile_inst|Mux5~1_combout ;
wire \regFile_inst|Mux5~4_combout ;
wire \alu_inst|Add0~54 ;
wire \alu_inst|Add0~57_sumout ;
wire \alu_inst|Add1~54 ;
wire \alu_inst|Add1~57_sumout ;
wire \alu_inst|Mux4~0_combout ;
wire \mux3a1_inst|Mux4~0_combout ;
wire \regFile_inst|registers[7][11]~feeder_combout ;
wire \regFile_inst|registers[7][11]~DUPLICATE_q ;
wire \regFile_inst|registers[5][11]~q ;
wire \regFile_inst|Mux4~1_combout ;
wire \regFile_inst|Mux4~2_combout ;
wire \regFile_inst|Mux4~0_combout ;
wire \regFile_inst|Mux4~3_combout ;
wire \regFile_inst|Mux4~4_combout ;
wire \decode|op1_reg[11]~feeder_combout ;
wire \decode|op1_reg[11]~DUPLICATE_q ;
wire \alu_inst|Add1~58 ;
wire \alu_inst|Add1~61_sumout ;
wire \alu_inst|Add0~58 ;
wire \alu_inst|Add0~61_sumout ;
wire \alu_inst|Mux3~0_combout ;
wire \mux3a1_inst|Mux3~0_combout ;
wire \regFile_inst|registers[4][12]~q ;
wire \regFile_inst|registers[12][12]~q ;
wire \regFile_inst|Mux19~0_combout ;
wire \regFile_inst|Mux19~3_combout ;
wire \regFile_inst|Mux19~1_combout ;
wire \regFile_inst|Mux19~2_combout ;
wire \regFile_inst|Mux19~4_combout ;
wire \decode|op2_reg[12]~feeder_combout ;
wire \alu_inst|Add0~62 ;
wire \alu_inst|Add0~9_sumout ;
wire \alu_inst|Add1~9_sumout ;
wire \alu_inst|Mux2~0_combout ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a11~PORTBDATAOUT0 ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a22~PORTBDATAOUT0 ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a23~PORTBDATAOUT0 ;
wire \vga_inst|vgaVideoGen|r~0_combout ;
wire \vga_inst|vgaVideoGen|LessThan0~0_combout ;
wire \vga_inst|vgaCont|hsync~1_combout ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a29~PORTBDATAOUT0 ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a16~PORTBDATAOUT0 ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a28~PORTBDATAOUT0 ;
wire \vga_inst|vgaVideoGen|r~10_combout ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a30~PORTBDATAOUT0 ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a17~PORTBDATAOUT0 ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a31~PORTBDATAOUT0 ;
wire \vga_inst|vgaVideoGen|r~9_combout ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a18~PORTBDATAOUT0 ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a24~PORTBDATAOUT0 ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a25~PORTBDATAOUT0 ;
wire \vga_inst|vgaVideoGen|r~8_combout ;
wire \vga_inst|vgaVideoGen|r~11_combout ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a37~PORTBDATAOUT0 ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a61~PORTBDATAOUT0 ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a45~PORTBDATAOUT0 ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a53~PORTBDATAOUT0 ;
wire \dataMem_inst|altsyncram_component|auto_generated|mux5|l3_w5_n0_mux_dataout~0_combout ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a52~PORTBDATAOUT0 ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a60~PORTBDATAOUT0 ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a36~PORTBDATAOUT0 ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a44~PORTBDATAOUT0 ;
wire \dataMem_inst|altsyncram_component|auto_generated|mux5|l3_w4_n0_mux_dataout~0_combout ;
wire \vga_inst|vgaVideoGen|r~16_combout ;
wire \vga_inst|vgaVideoGen|r~1_combout ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a5~PORTBDATAOUT0 ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a6~PORTBDATAOUT0 ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a13~PORTBDATAOUT0 ;
wire \vga_inst|vgaVideoGen|r~6_combout ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a7~PORTBDATAOUT0 ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a14~PORTBDATAOUT0 ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a15~PORTBDATAOUT0 ;
wire \vga_inst|vgaVideoGen|r~5_combout ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a9~PORTBDATAOUT0 ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a2~PORTBDATAOUT0 ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a10~PORTBDATAOUT0 ;
wire \vga_inst|vgaVideoGen|r~3_combout ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a8~PORTBDATAOUT0 ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a1~PORTBDATAOUT0 ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a0~PORTBDATAOUT0 ;
wire \vga_inst|vgaVideoGen|r~4_combout ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a26~PORTBDATAOUT0 ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a19~PORTBDATAOUT0 ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a27~PORTBDATAOUT0 ;
wire \vga_inst|vgaVideoGen|r~2_combout ;
wire \vga_inst|vgaVideoGen|r~7_combout ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a46~PORTBDATAOUT0 ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a38~PORTBDATAOUT0 ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a62~PORTBDATAOUT0 ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a54~PORTBDATAOUT0 ;
wire \dataMem_inst|altsyncram_component|auto_generated|mux5|l3_w6_n0_mux_dataout~0_combout ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a56~PORTBDATAOUT0 ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a32~PORTBDATAOUT0 ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a40~PORTBDATAOUT0 ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a48~PORTBDATAOUT0 ;
wire \dataMem_inst|altsyncram_component|auto_generated|mux5|l3_w0_n0_mux_dataout~0_combout ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a33~PORTBDATAOUT0 ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a57~PORTBDATAOUT0 ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a41~PORTBDATAOUT0 ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a49~PORTBDATAOUT0 ;
wire \dataMem_inst|altsyncram_component|auto_generated|mux5|l3_w1_n0_mux_dataout~0_combout ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a47~PORTBDATAOUT0 ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a55~PORTBDATAOUT0 ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a63~PORTBDATAOUT0 ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a39~PORTBDATAOUT0 ;
wire \dataMem_inst|altsyncram_component|auto_generated|mux5|l3_w7_n0_mux_dataout~0_combout ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a50~PORTBDATAOUT0 ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a58~PORTBDATAOUT0 ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a34~PORTBDATAOUT0 ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a42~PORTBDATAOUT0 ;
wire \dataMem_inst|altsyncram_component|auto_generated|mux5|l3_w2_n0_mux_dataout~0_combout ;
wire \vga_inst|vgaVideoGen|r~15_combout ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a20~PORTBDATAOUT0 ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a3~PORTBDATAOUT0 ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a21~PORTBDATAOUT0 ;
wire \vga_inst|vgaVideoGen|r~12_combout ;
wire \vga_inst|vgaVideoGen|LessThan1~1_combout ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a4~PORTBDATAOUT0 ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a12~PORTBDATAOUT0 ;
wire \vga_inst|vgaVideoGen|r~13_combout ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a59~PORTBDATAOUT0 ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a51~PORTBDATAOUT0 ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a35~PORTBDATAOUT0 ;
wire \dataMem_inst|altsyncram_component|auto_generated|ram_block1a43~PORTBDATAOUT0 ;
wire \dataMem_inst|altsyncram_component|auto_generated|mux5|l3_w3_n0_mux_dataout~0_combout ;
wire \vga_inst|vgaVideoGen|r~14_combout ;
wire \vga_inst|vgaVideoGen|r~17_combout ;
wire [15:0] \vga_inst|vgaCont|readAddress ;
wire [1:0] \decode|resultSrc ;
wire [15:0] \EMReg_inst|aluRes_reg ;
wire [15:0] \decode|op1_reg ;
wire [15:0] \IMem_inst|altsyncram_component|auto_generated|q_a ;
wire [9:0] \vga_inst|vgaCont|y ;
wire [15:0] \pc_inst|q ;
wire [9:0] \vga_inst|vgaCont|x ;
wire [3:0] \dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1682w ;
wire [7:0] \vga_inst|vgaVideoGen|r ;
wire [3:0] \dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1672w ;
wire [7:0] \vga_inst|vgaVideoGen|g ;
wire [3:0] \dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1662w ;
wire [7:0] \vga_inst|vgaVideoGen|b ;
wire [2:0] \dataMem_inst|altsyncram_component|auto_generated|address_reg_b ;
wire [15:0] \EMReg_inst|op2_reg ;
wire [3:0] \dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1645w ;
wire [3:0] \dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1733w ;
wire [3:0] \decode|rd_reg ;
wire [3:0] \dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1733w ;
wire [3:0] \dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1692w ;
wire [3:0] \dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1702w ;
wire [15:0] \memory|aluRes_reg ;
wire [3:0] \dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1712w ;
wire [3:0] \memory|rd_reg ;
wire [3:0] \dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1722w ;
wire [3:0] \decode|aluControl ;
wire [15:0] \decode|op2_reg ;
wire [15:0] \decode|ext_reg ;
wire [15:0] \regFile_inst|RD1_temp ;
wire [15:0] \fetch|instruction_reg ;
wire [15:0] \regFile_inst|RD2_temp ;
wire [1:0] \memory|resultSrc_reg ;
wire [15:0] \memory|readData_reg ;
wire [1:0] \EMReg_inst|resultSrc_reg ;
wire [3:0] \EMReg_inst|rd_reg ;
wire [15:0] \decode|pc_plus2_reg ;
wire [2:0] \dataMem_inst|altsyncram_component|auto_generated|address_reg_a ;
wire [15:0] \fetch|pc_plus2_reg ;

wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \dataMem_inst|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus ;
wire [19:0] \IMem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a23~PORTBDATAOUT0  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a22~PORTBDATAOUT0  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a11~PORTBDATAOUT0  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a19~PORTBDATAOUT0  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a27~PORTBDATAOUT0  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a26~PORTBDATAOUT0  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a10~PORTBDATAOUT0  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a2~PORTBDATAOUT0  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a9~PORTBDATAOUT0  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a1~PORTBDATAOUT0  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a8~PORTBDATAOUT0  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a0~PORTBDATAOUT0  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a15~PORTBDATAOUT0  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a7~PORTBDATAOUT0  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a14~PORTBDATAOUT0  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a6~PORTBDATAOUT0  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a13~PORTBDATAOUT0  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a5~PORTBDATAOUT0  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a18~PORTBDATAOUT0  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a25~PORTBDATAOUT0  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a24~PORTBDATAOUT0  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a17~PORTBDATAOUT0  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a31~PORTBDATAOUT0  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a30~PORTBDATAOUT0  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a16~PORTBDATAOUT0  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a29~PORTBDATAOUT0  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a28~PORTBDATAOUT0  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a35~PORTBDATAOUT0  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a43~PORTBDATAOUT0  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a51~PORTBDATAOUT0  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a59~PORTBDATAOUT0  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a21~PORTBDATAOUT0  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a20~PORTBDATAOUT0  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a3~PORTBDATAOUT0  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a12~PORTBDATAOUT0  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a4~PORTBDATAOUT0  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a34~PORTBDATAOUT0  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a42~PORTBDATAOUT0  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a50~PORTBDATAOUT0  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a58~PORTBDATAOUT0  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a33~PORTBDATAOUT0  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a41~PORTBDATAOUT0  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a49~PORTBDATAOUT0  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a57~PORTBDATAOUT0  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a32~PORTBDATAOUT0  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a40~PORTBDATAOUT0  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a48~PORTBDATAOUT0  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a56~PORTBDATAOUT0  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a39~PORTBDATAOUT0  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a47~PORTBDATAOUT0  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a55~PORTBDATAOUT0  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a63~PORTBDATAOUT0  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a38~PORTBDATAOUT0  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a46~PORTBDATAOUT0  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a54~PORTBDATAOUT0  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a62~PORTBDATAOUT0  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a37~PORTBDATAOUT0  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a45~PORTBDATAOUT0  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a53~PORTBDATAOUT0  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a61~PORTBDATAOUT0  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a36~PORTBDATAOUT0  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a44~PORTBDATAOUT0  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a52~PORTBDATAOUT0  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \dataMem_inst|altsyncram_component|auto_generated|ram_block1a60~PORTBDATAOUT0  = \dataMem_inst|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus [0];

assign \IMem_inst|altsyncram_component|auto_generated|q_a [0] = \IMem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \IMem_inst|altsyncram_component|auto_generated|q_a [1] = \IMem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \IMem_inst|altsyncram_component|auto_generated|q_a [2] = \IMem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \IMem_inst|altsyncram_component|auto_generated|q_a [3] = \IMem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \IMem_inst|altsyncram_component|auto_generated|q_a [4] = \IMem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \IMem_inst|altsyncram_component|auto_generated|q_a [5] = \IMem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \IMem_inst|altsyncram_component|auto_generated|q_a [6] = \IMem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \IMem_inst|altsyncram_component|auto_generated|q_a [7] = \IMem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \IMem_inst|altsyncram_component|auto_generated|q_a [8] = \IMem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \IMem_inst|altsyncram_component|auto_generated|q_a [9] = \IMem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \IMem_inst|altsyncram_component|auto_generated|q_a [10] = \IMem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \IMem_inst|altsyncram_component|auto_generated|q_a [11] = \IMem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \IMem_inst|altsyncram_component|auto_generated|q_a [12] = \IMem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \IMem_inst|altsyncram_component|auto_generated|q_a [13] = \IMem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \IMem_inst|altsyncram_component|auto_generated|q_a [14] = \IMem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \IMem_inst|altsyncram_component|auto_generated|q_a [15] = \IMem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \vgaclk~output (
	.i(\vga_inst|vgapll|toggle~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vgaclk),
	.obar());
// synopsys translate_off
defparam \vgaclk~output .bus_hold = "false";
defparam \vgaclk~output .open_drain_output = "false";
defparam \vgaclk~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \hsync~output (
	.i(\vga_inst|vgaCont|hsync~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hsync),
	.obar());
// synopsys translate_off
defparam \hsync~output .bus_hold = "false";
defparam \hsync~output .open_drain_output = "false";
defparam \hsync~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \vsync~output (
	.i(\vga_inst|vgaCont|vsync~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vsync),
	.obar());
// synopsys translate_off
defparam \vsync~output .bus_hold = "false";
defparam \vsync~output .open_drain_output = "false";
defparam \vsync~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \sync_b~output (
	.i(!\vga_inst|vgaCont|sync_b~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sync_b),
	.obar());
// synopsys translate_off
defparam \sync_b~output .bus_hold = "false";
defparam \sync_b~output .open_drain_output = "false";
defparam \sync_b~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \blank_b~output (
	.i(\vga_inst|vgaCont|blank_b~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blank_b),
	.obar());
// synopsys translate_off
defparam \blank_b~output .bus_hold = "false";
defparam \blank_b~output .open_drain_output = "false";
defparam \blank_b~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \r[0]~output (
	.i(\vga_inst|vgaVideoGen|r [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r[0]),
	.obar());
// synopsys translate_off
defparam \r[0]~output .bus_hold = "false";
defparam \r[0]~output .open_drain_output = "false";
defparam \r[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \r[1]~output (
	.i(\vga_inst|vgaVideoGen|r [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r[1]),
	.obar());
// synopsys translate_off
defparam \r[1]~output .bus_hold = "false";
defparam \r[1]~output .open_drain_output = "false";
defparam \r[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \r[2]~output (
	.i(\vga_inst|vgaVideoGen|r [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r[2]),
	.obar());
// synopsys translate_off
defparam \r[2]~output .bus_hold = "false";
defparam \r[2]~output .open_drain_output = "false";
defparam \r[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \r[3]~output (
	.i(\vga_inst|vgaVideoGen|r [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r[3]),
	.obar());
// synopsys translate_off
defparam \r[3]~output .bus_hold = "false";
defparam \r[3]~output .open_drain_output = "false";
defparam \r[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \r[4]~output (
	.i(\vga_inst|vgaVideoGen|r [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r[4]),
	.obar());
// synopsys translate_off
defparam \r[4]~output .bus_hold = "false";
defparam \r[4]~output .open_drain_output = "false";
defparam \r[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \r[5]~output (
	.i(\vga_inst|vgaVideoGen|r [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r[5]),
	.obar());
// synopsys translate_off
defparam \r[5]~output .bus_hold = "false";
defparam \r[5]~output .open_drain_output = "false";
defparam \r[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \r[6]~output (
	.i(\vga_inst|vgaVideoGen|r [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r[6]),
	.obar());
// synopsys translate_off
defparam \r[6]~output .bus_hold = "false";
defparam \r[6]~output .open_drain_output = "false";
defparam \r[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \r[7]~output (
	.i(\vga_inst|vgaVideoGen|r [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r[7]),
	.obar());
// synopsys translate_off
defparam \r[7]~output .bus_hold = "false";
defparam \r[7]~output .open_drain_output = "false";
defparam \r[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \g[0]~output (
	.i(\vga_inst|vgaVideoGen|g [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(g[0]),
	.obar());
// synopsys translate_off
defparam \g[0]~output .bus_hold = "false";
defparam \g[0]~output .open_drain_output = "false";
defparam \g[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \g[1]~output (
	.i(\vga_inst|vgaVideoGen|g [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(g[1]),
	.obar());
// synopsys translate_off
defparam \g[1]~output .bus_hold = "false";
defparam \g[1]~output .open_drain_output = "false";
defparam \g[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \g[2]~output (
	.i(\vga_inst|vgaVideoGen|g [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(g[2]),
	.obar());
// synopsys translate_off
defparam \g[2]~output .bus_hold = "false";
defparam \g[2]~output .open_drain_output = "false";
defparam \g[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \g[3]~output (
	.i(\vga_inst|vgaVideoGen|g [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(g[3]),
	.obar());
// synopsys translate_off
defparam \g[3]~output .bus_hold = "false";
defparam \g[3]~output .open_drain_output = "false";
defparam \g[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \g[4]~output (
	.i(\vga_inst|vgaVideoGen|g [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(g[4]),
	.obar());
// synopsys translate_off
defparam \g[4]~output .bus_hold = "false";
defparam \g[4]~output .open_drain_output = "false";
defparam \g[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \g[5]~output (
	.i(\vga_inst|vgaVideoGen|g [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(g[5]),
	.obar());
// synopsys translate_off
defparam \g[5]~output .bus_hold = "false";
defparam \g[5]~output .open_drain_output = "false";
defparam \g[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \g[6]~output (
	.i(\vga_inst|vgaVideoGen|g [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(g[6]),
	.obar());
// synopsys translate_off
defparam \g[6]~output .bus_hold = "false";
defparam \g[6]~output .open_drain_output = "false";
defparam \g[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \g[7]~output (
	.i(\vga_inst|vgaVideoGen|g [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(g[7]),
	.obar());
// synopsys translate_off
defparam \g[7]~output .bus_hold = "false";
defparam \g[7]~output .open_drain_output = "false";
defparam \g[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \b[0]~output (
	.i(\vga_inst|vgaVideoGen|b [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(b[0]),
	.obar());
// synopsys translate_off
defparam \b[0]~output .bus_hold = "false";
defparam \b[0]~output .open_drain_output = "false";
defparam \b[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \b[1]~output (
	.i(\vga_inst|vgaVideoGen|b [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(b[1]),
	.obar());
// synopsys translate_off
defparam \b[1]~output .bus_hold = "false";
defparam \b[1]~output .open_drain_output = "false";
defparam \b[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \b[2]~output (
	.i(\vga_inst|vgaVideoGen|b [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(b[2]),
	.obar());
// synopsys translate_off
defparam \b[2]~output .bus_hold = "false";
defparam \b[2]~output .open_drain_output = "false";
defparam \b[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \b[3]~output (
	.i(\vga_inst|vgaVideoGen|b [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(b[3]),
	.obar());
// synopsys translate_off
defparam \b[3]~output .bus_hold = "false";
defparam \b[3]~output .open_drain_output = "false";
defparam \b[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \b[4]~output (
	.i(\vga_inst|vgaVideoGen|b [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(b[4]),
	.obar());
// synopsys translate_off
defparam \b[4]~output .bus_hold = "false";
defparam \b[4]~output .open_drain_output = "false";
defparam \b[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \b[5]~output (
	.i(\vga_inst|vgaVideoGen|b [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(b[5]),
	.obar());
// synopsys translate_off
defparam \b[5]~output .bus_hold = "false";
defparam \b[5]~output .open_drain_output = "false";
defparam \b[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \b[6]~output (
	.i(\vga_inst|vgaVideoGen|b [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(b[6]),
	.obar());
// synopsys translate_off
defparam \b[6]~output .bus_hold = "false";
defparam \b[6]~output .open_drain_output = "false";
defparam \b[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \b[7]~output (
	.i(\vga_inst|vgaVideoGen|b [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(b[7]),
	.obar());
// synopsys translate_off
defparam \b[7]~output .bus_hold = "false";
defparam \b[7]~output .open_drain_output = "false";
defparam \b[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X40_Y69_N45
cyclonev_lcell_comb \vga_inst|vgapll|toggle~0 (
// Equation(s):
// \vga_inst|vgapll|toggle~0_combout  = ( !\vga_inst|vgapll|toggle~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_inst|vgapll|toggle~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|vgapll|toggle~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vgapll|toggle~0 .extended_lut = "off";
defparam \vga_inst|vgapll|toggle~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \vga_inst|vgapll|toggle~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y69_N36
cyclonev_lcell_comb \vga_inst|vgapll|toggle~feeder (
// Equation(s):
// \vga_inst|vgapll|toggle~feeder_combout  = ( \vga_inst|vgapll|toggle~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_inst|vgapll|toggle~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|vgapll|toggle~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vgapll|toggle~feeder .extended_lut = "off";
defparam \vga_inst|vgapll|toggle~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga_inst|vgapll|toggle~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y69_N38
dffeas \vga_inst|vgapll|toggle (
	.clk(\clk~input_o ),
	.d(\vga_inst|vgapll|toggle~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vgapll|toggle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vgapll|toggle .is_wysiwyg = "true";
defparam \vga_inst|vgapll|toggle .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y70_N30
cyclonev_lcell_comb \vga_inst|vgaCont|Add0~21 (
// Equation(s):
// \vga_inst|vgaCont|Add0~21_sumout  = SUM(( \vga_inst|vgaCont|x [0] ) + ( VCC ) + ( !VCC ))
// \vga_inst|vgaCont|Add0~22  = CARRY(( \vga_inst|vgaCont|x [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_inst|vgaCont|x [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|vgaCont|Add0~21_sumout ),
	.cout(\vga_inst|vgaCont|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vgaCont|Add0~21 .extended_lut = "off";
defparam \vga_inst|vgaCont|Add0~21 .lut_mask = 64'h00000000000000FF;
defparam \vga_inst|vgaCont|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y70_N29
dffeas \vga_inst|vgaCont|x[0] (
	.clk(\vga_inst|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\vga_inst|vgaCont|Add0~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vgaCont|x [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vgaCont|x[0] .is_wysiwyg = "true";
defparam \vga_inst|vgaCont|x[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y70_N33
cyclonev_lcell_comb \vga_inst|vgaCont|Add0~33 (
// Equation(s):
// \vga_inst|vgaCont|Add0~33_sumout  = SUM(( \vga_inst|vgaCont|x [1] ) + ( GND ) + ( \vga_inst|vgaCont|Add0~22  ))
// \vga_inst|vgaCont|Add0~34  = CARRY(( \vga_inst|vgaCont|x [1] ) + ( GND ) + ( \vga_inst|vgaCont|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_inst|vgaCont|x [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|vgaCont|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|vgaCont|Add0~33_sumout ),
	.cout(\vga_inst|vgaCont|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vgaCont|Add0~33 .extended_lut = "off";
defparam \vga_inst|vgaCont|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_inst|vgaCont|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y70_N21
cyclonev_lcell_comb \vga_inst|vgaCont|x[1]~feeder (
// Equation(s):
// \vga_inst|vgaCont|x[1]~feeder_combout  = ( \vga_inst|vgaCont|Add0~33_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_inst|vgaCont|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|vgaCont|x[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vgaCont|x[1]~feeder .extended_lut = "off";
defparam \vga_inst|vgaCont|x[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga_inst|vgaCont|x[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y70_N22
dffeas \vga_inst|vgaCont|x[1] (
	.clk(\vga_inst|vgapll|toggle~q ),
	.d(\vga_inst|vgaCont|x[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vgaCont|x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vgaCont|x[1] .is_wysiwyg = "true";
defparam \vga_inst|vgaCont|x[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y70_N36
cyclonev_lcell_comb \vga_inst|vgaCont|Add0~37 (
// Equation(s):
// \vga_inst|vgaCont|Add0~37_sumout  = SUM(( \vga_inst|vgaCont|x[2]~DUPLICATE_q  ) + ( GND ) + ( \vga_inst|vgaCont|Add0~34  ))
// \vga_inst|vgaCont|Add0~38  = CARRY(( \vga_inst|vgaCont|x[2]~DUPLICATE_q  ) + ( GND ) + ( \vga_inst|vgaCont|Add0~34  ))

	.dataa(gnd),
	.datab(!\vga_inst|vgaCont|x[2]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|vgaCont|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|vgaCont|Add0~37_sumout ),
	.cout(\vga_inst|vgaCont|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vgaCont|Add0~37 .extended_lut = "off";
defparam \vga_inst|vgaCont|Add0~37 .lut_mask = 64'h0000FFFF00003333;
defparam \vga_inst|vgaCont|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y70_N17
dffeas \vga_inst|vgaCont|x[2]~DUPLICATE (
	.clk(\vga_inst|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\vga_inst|vgaCont|Add0~37_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vgaCont|x[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vgaCont|x[2]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_inst|vgaCont|x[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y70_N39
cyclonev_lcell_comb \vga_inst|vgaCont|Add0~25 (
// Equation(s):
// \vga_inst|vgaCont|Add0~25_sumout  = SUM(( \vga_inst|vgaCont|x [3] ) + ( GND ) + ( \vga_inst|vgaCont|Add0~38  ))
// \vga_inst|vgaCont|Add0~26  = CARRY(( \vga_inst|vgaCont|x [3] ) + ( GND ) + ( \vga_inst|vgaCont|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_inst|vgaCont|x [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|vgaCont|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|vgaCont|Add0~25_sumout ),
	.cout(\vga_inst|vgaCont|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vgaCont|Add0~25 .extended_lut = "off";
defparam \vga_inst|vgaCont|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_inst|vgaCont|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y70_N23
dffeas \vga_inst|vgaCont|x[3] (
	.clk(\vga_inst|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\vga_inst|vgaCont|Add0~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vgaCont|x [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vgaCont|x[3] .is_wysiwyg = "true";
defparam \vga_inst|vgaCont|x[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y70_N42
cyclonev_lcell_comb \vga_inst|vgaCont|Add0~29 (
// Equation(s):
// \vga_inst|vgaCont|Add0~29_sumout  = SUM(( \vga_inst|vgaCont|x [4] ) + ( GND ) + ( \vga_inst|vgaCont|Add0~26  ))
// \vga_inst|vgaCont|Add0~30  = CARRY(( \vga_inst|vgaCont|x [4] ) + ( GND ) + ( \vga_inst|vgaCont|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_inst|vgaCont|x [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|vgaCont|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|vgaCont|Add0~29_sumout ),
	.cout(\vga_inst|vgaCont|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vgaCont|Add0~29 .extended_lut = "off";
defparam \vga_inst|vgaCont|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_inst|vgaCont|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y70_N2
dffeas \vga_inst|vgaCont|x[4] (
	.clk(\vga_inst|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\vga_inst|vgaCont|Add0~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vgaCont|x [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vgaCont|x[4] .is_wysiwyg = "true";
defparam \vga_inst|vgaCont|x[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y70_N45
cyclonev_lcell_comb \vga_inst|vgaCont|Add0~5 (
// Equation(s):
// \vga_inst|vgaCont|Add0~5_sumout  = SUM(( \vga_inst|vgaCont|x [5] ) + ( GND ) + ( \vga_inst|vgaCont|Add0~30  ))
// \vga_inst|vgaCont|Add0~6  = CARRY(( \vga_inst|vgaCont|x [5] ) + ( GND ) + ( \vga_inst|vgaCont|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_inst|vgaCont|x [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|vgaCont|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|vgaCont|Add0~5_sumout ),
	.cout(\vga_inst|vgaCont|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vgaCont|Add0~5 .extended_lut = "off";
defparam \vga_inst|vgaCont|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_inst|vgaCont|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y70_N14
dffeas \vga_inst|vgaCont|x[6] (
	.clk(\vga_inst|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\vga_inst|vgaCont|Add0~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vgaCont|x [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vgaCont|x[6] .is_wysiwyg = "true";
defparam \vga_inst|vgaCont|x[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y70_N48
cyclonev_lcell_comb \vga_inst|vgaCont|Add0~17 (
// Equation(s):
// \vga_inst|vgaCont|Add0~17_sumout  = SUM(( \vga_inst|vgaCont|x [6] ) + ( GND ) + ( \vga_inst|vgaCont|Add0~6  ))
// \vga_inst|vgaCont|Add0~18  = CARRY(( \vga_inst|vgaCont|x [6] ) + ( GND ) + ( \vga_inst|vgaCont|Add0~6  ))

	.dataa(gnd),
	.datab(!\vga_inst|vgaCont|x [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|vgaCont|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|vgaCont|Add0~17_sumout ),
	.cout(\vga_inst|vgaCont|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vgaCont|Add0~17 .extended_lut = "off";
defparam \vga_inst|vgaCont|Add0~17 .lut_mask = 64'h0000FFFF00003333;
defparam \vga_inst|vgaCont|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y70_N7
dffeas \vga_inst|vgaCont|x[7] (
	.clk(\vga_inst|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\vga_inst|vgaCont|Add0~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vgaCont|x [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vgaCont|x[7] .is_wysiwyg = "true";
defparam \vga_inst|vgaCont|x[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y70_N51
cyclonev_lcell_comb \vga_inst|vgaCont|Add0~1 (
// Equation(s):
// \vga_inst|vgaCont|Add0~1_sumout  = SUM(( \vga_inst|vgaCont|x [7] ) + ( GND ) + ( \vga_inst|vgaCont|Add0~18  ))
// \vga_inst|vgaCont|Add0~2  = CARRY(( \vga_inst|vgaCont|x [7] ) + ( GND ) + ( \vga_inst|vgaCont|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_inst|vgaCont|x [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|vgaCont|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|vgaCont|Add0~1_sumout ),
	.cout(\vga_inst|vgaCont|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vgaCont|Add0~1 .extended_lut = "off";
defparam \vga_inst|vgaCont|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_inst|vgaCont|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y70_N3
cyclonev_lcell_comb \vga_inst|vgaCont|Equal0~0 (
// Equation(s):
// \vga_inst|vgaCont|Equal0~0_combout  = ( !\vga_inst|vgaCont|Add0~25_sumout  & ( (!\vga_inst|vgaCont|Add0~33_sumout  & (!\vga_inst|vgaCont|Add0~29_sumout  & (!\vga_inst|vgaCont|Add0~21_sumout  & !\vga_inst|vgaCont|Add0~37_sumout ))) ) )

	.dataa(!\vga_inst|vgaCont|Add0~33_sumout ),
	.datab(!\vga_inst|vgaCont|Add0~29_sumout ),
	.datac(!\vga_inst|vgaCont|Add0~21_sumout ),
	.datad(!\vga_inst|vgaCont|Add0~37_sumout ),
	.datae(gnd),
	.dataf(!\vga_inst|vgaCont|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|vgaCont|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vgaCont|Equal0~0 .extended_lut = "off";
defparam \vga_inst|vgaCont|Equal0~0 .lut_mask = 64'h8000800000000000;
defparam \vga_inst|vgaCont|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y69_N54
cyclonev_lcell_comb \vga_inst|vgaCont|x~0 (
// Equation(s):
// \vga_inst|vgaCont|x~0_combout  = ( \vga_inst|vgaCont|Add0~17_sumout  & ( \vga_inst|vgaCont|Equal0~0_combout  & ( \vga_inst|vgaCont|Add0~9_sumout  ) ) ) # ( !\vga_inst|vgaCont|Add0~17_sumout  & ( \vga_inst|vgaCont|Equal0~0_combout  & ( 
// (\vga_inst|vgaCont|Add0~9_sumout  & ((!\vga_inst|vgaCont|Add0~13_sumout ) # ((!\vga_inst|vgaCont|Add0~5_sumout ) # (\vga_inst|vgaCont|Add0~1_sumout )))) ) ) ) # ( \vga_inst|vgaCont|Add0~17_sumout  & ( !\vga_inst|vgaCont|Equal0~0_combout  & ( 
// \vga_inst|vgaCont|Add0~9_sumout  ) ) ) # ( !\vga_inst|vgaCont|Add0~17_sumout  & ( !\vga_inst|vgaCont|Equal0~0_combout  & ( \vga_inst|vgaCont|Add0~9_sumout  ) ) )

	.dataa(!\vga_inst|vgaCont|Add0~9_sumout ),
	.datab(!\vga_inst|vgaCont|Add0~13_sumout ),
	.datac(!\vga_inst|vgaCont|Add0~1_sumout ),
	.datad(!\vga_inst|vgaCont|Add0~5_sumout ),
	.datae(!\vga_inst|vgaCont|Add0~17_sumout ),
	.dataf(!\vga_inst|vgaCont|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|vgaCont|x~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vgaCont|x~0 .extended_lut = "off";
defparam \vga_inst|vgaCont|x~0 .lut_mask = 64'h5555555555455555;
defparam \vga_inst|vgaCont|x~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y69_N55
dffeas \vga_inst|vgaCont|x[8] (
	.clk(\vga_inst|vgapll|toggle~q ),
	.d(\vga_inst|vgaCont|x~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vgaCont|x [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vgaCont|x[8] .is_wysiwyg = "true";
defparam \vga_inst|vgaCont|x[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y70_N54
cyclonev_lcell_comb \vga_inst|vgaCont|Add0~9 (
// Equation(s):
// \vga_inst|vgaCont|Add0~9_sumout  = SUM(( \vga_inst|vgaCont|x [8] ) + ( GND ) + ( \vga_inst|vgaCont|Add0~2  ))
// \vga_inst|vgaCont|Add0~10  = CARRY(( \vga_inst|vgaCont|x [8] ) + ( GND ) + ( \vga_inst|vgaCont|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|vgaCont|x [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|vgaCont|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|vgaCont|Add0~9_sumout ),
	.cout(\vga_inst|vgaCont|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vgaCont|Add0~9 .extended_lut = "off";
defparam \vga_inst|vgaCont|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_inst|vgaCont|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y69_N18
cyclonev_lcell_comb \vga_inst|vgaCont|x~1 (
// Equation(s):
// \vga_inst|vgaCont|x~1_combout  = ( \vga_inst|vgaCont|Add0~17_sumout  & ( \vga_inst|vgaCont|Equal0~0_combout  & ( \vga_inst|vgaCont|Add0~13_sumout  ) ) ) # ( !\vga_inst|vgaCont|Add0~17_sumout  & ( \vga_inst|vgaCont|Equal0~0_combout  & ( 
// (\vga_inst|vgaCont|Add0~13_sumout  & ((!\vga_inst|vgaCont|Add0~9_sumout ) # ((!\vga_inst|vgaCont|Add0~5_sumout ) # (\vga_inst|vgaCont|Add0~1_sumout )))) ) ) ) # ( \vga_inst|vgaCont|Add0~17_sumout  & ( !\vga_inst|vgaCont|Equal0~0_combout  & ( 
// \vga_inst|vgaCont|Add0~13_sumout  ) ) ) # ( !\vga_inst|vgaCont|Add0~17_sumout  & ( !\vga_inst|vgaCont|Equal0~0_combout  & ( \vga_inst|vgaCont|Add0~13_sumout  ) ) )

	.dataa(!\vga_inst|vgaCont|Add0~9_sumout ),
	.datab(!\vga_inst|vgaCont|Add0~13_sumout ),
	.datac(!\vga_inst|vgaCont|Add0~1_sumout ),
	.datad(!\vga_inst|vgaCont|Add0~5_sumout ),
	.datae(!\vga_inst|vgaCont|Add0~17_sumout ),
	.dataf(!\vga_inst|vgaCont|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|vgaCont|x~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vgaCont|x~1 .extended_lut = "off";
defparam \vga_inst|vgaCont|x~1 .lut_mask = 64'h3333333333233333;
defparam \vga_inst|vgaCont|x~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y69_N19
dffeas \vga_inst|vgaCont|x[9] (
	.clk(\vga_inst|vgapll|toggle~q ),
	.d(\vga_inst|vgaCont|x~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vgaCont|x [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vgaCont|x[9] .is_wysiwyg = "true";
defparam \vga_inst|vgaCont|x[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y70_N57
cyclonev_lcell_comb \vga_inst|vgaCont|Add0~13 (
// Equation(s):
// \vga_inst|vgaCont|Add0~13_sumout  = SUM(( \vga_inst|vgaCont|x [9] ) + ( GND ) + ( \vga_inst|vgaCont|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|vgaCont|x [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|vgaCont|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|vgaCont|Add0~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vgaCont|Add0~13 .extended_lut = "off";
defparam \vga_inst|vgaCont|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_inst|vgaCont|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y70_N0
cyclonev_lcell_comb \vga_inst|vgaCont|x~2 (
// Equation(s):
// \vga_inst|vgaCont|x~2_combout  = ( \vga_inst|vgaCont|Add0~1_sumout  & ( \vga_inst|vgaCont|Equal0~0_combout  & ( \vga_inst|vgaCont|Add0~5_sumout  ) ) ) # ( !\vga_inst|vgaCont|Add0~1_sumout  & ( \vga_inst|vgaCont|Equal0~0_combout  & ( 
// (\vga_inst|vgaCont|Add0~5_sumout  & (((!\vga_inst|vgaCont|Add0~13_sumout ) # (!\vga_inst|vgaCont|Add0~9_sumout )) # (\vga_inst|vgaCont|Add0~17_sumout ))) ) ) ) # ( \vga_inst|vgaCont|Add0~1_sumout  & ( !\vga_inst|vgaCont|Equal0~0_combout  & ( 
// \vga_inst|vgaCont|Add0~5_sumout  ) ) ) # ( !\vga_inst|vgaCont|Add0~1_sumout  & ( !\vga_inst|vgaCont|Equal0~0_combout  & ( \vga_inst|vgaCont|Add0~5_sumout  ) ) )

	.dataa(!\vga_inst|vgaCont|Add0~5_sumout ),
	.datab(!\vga_inst|vgaCont|Add0~17_sumout ),
	.datac(!\vga_inst|vgaCont|Add0~13_sumout ),
	.datad(!\vga_inst|vgaCont|Add0~9_sumout ),
	.datae(!\vga_inst|vgaCont|Add0~1_sumout ),
	.dataf(!\vga_inst|vgaCont|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|vgaCont|x~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vgaCont|x~2 .extended_lut = "off";
defparam \vga_inst|vgaCont|x~2 .lut_mask = 64'h5555555555515555;
defparam \vga_inst|vgaCont|x~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y70_N1
dffeas \vga_inst|vgaCont|x[5] (
	.clk(\vga_inst|vgapll|toggle~q ),
	.d(\vga_inst|vgaCont|x~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vgaCont|x [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vgaCont|x[5] .is_wysiwyg = "true";
defparam \vga_inst|vgaCont|x[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y70_N8
dffeas \vga_inst|vgaCont|x[7]~DUPLICATE (
	.clk(\vga_inst|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\vga_inst|vgaCont|Add0~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vgaCont|x[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vgaCont|x[7]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_inst|vgaCont|x[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y70_N12
cyclonev_lcell_comb \vga_inst|vgaCont|hsync~0 (
// Equation(s):
// \vga_inst|vgaCont|hsync~0_combout  = ( \vga_inst|vgaCont|x [6] & ( \vga_inst|vgaCont|x [8] ) ) # ( !\vga_inst|vgaCont|x [6] & ( \vga_inst|vgaCont|x [8] ) ) # ( \vga_inst|vgaCont|x [6] & ( !\vga_inst|vgaCont|x [8] & ( (!\vga_inst|vgaCont|x [9]) # 
// ((!\vga_inst|vgaCont|x[7]~DUPLICATE_q ) # ((\vga_inst|vgaCont|x [5] & \vga_inst|vgaCont|x [4]))) ) ) ) # ( !\vga_inst|vgaCont|x [6] & ( !\vga_inst|vgaCont|x [8] & ( (!\vga_inst|vgaCont|x [9]) # ((!\vga_inst|vgaCont|x[7]~DUPLICATE_q ) # 
// ((!\vga_inst|vgaCont|x [5] & !\vga_inst|vgaCont|x [4]))) ) ) )

	.dataa(!\vga_inst|vgaCont|x [5]),
	.datab(!\vga_inst|vgaCont|x [9]),
	.datac(!\vga_inst|vgaCont|x [4]),
	.datad(!\vga_inst|vgaCont|x[7]~DUPLICATE_q ),
	.datae(!\vga_inst|vgaCont|x [6]),
	.dataf(!\vga_inst|vgaCont|x [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|vgaCont|hsync~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vgaCont|hsync~0 .extended_lut = "off";
defparam \vga_inst|vgaCont|hsync~0 .lut_mask = 64'hFFECFFCDFFFFFFFF;
defparam \vga_inst|vgaCont|hsync~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y69_N48
cyclonev_lcell_comb \vga_inst|vgaCont|Equal0~2 (
// Equation(s):
// \vga_inst|vgaCont|Equal0~2_combout  = ( !\vga_inst|vgaCont|Add0~25_sumout  & ( !\vga_inst|vgaCont|Add0~17_sumout  & ( (!\vga_inst|vgaCont|Add0~29_sumout  & (!\vga_inst|vgaCont|Add0~33_sumout  & (!\vga_inst|vgaCont|Add0~21_sumout  & 
// !\vga_inst|vgaCont|Add0~37_sumout ))) ) ) )

	.dataa(!\vga_inst|vgaCont|Add0~29_sumout ),
	.datab(!\vga_inst|vgaCont|Add0~33_sumout ),
	.datac(!\vga_inst|vgaCont|Add0~21_sumout ),
	.datad(!\vga_inst|vgaCont|Add0~37_sumout ),
	.datae(!\vga_inst|vgaCont|Add0~25_sumout ),
	.dataf(!\vga_inst|vgaCont|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|vgaCont|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vgaCont|Equal0~2 .extended_lut = "off";
defparam \vga_inst|vgaCont|Equal0~2 .lut_mask = 64'h8000000000000000;
defparam \vga_inst|vgaCont|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y70_N24
cyclonev_lcell_comb \vga_inst|vgaCont|Equal0~3 (
// Equation(s):
// \vga_inst|vgaCont|Equal0~3_combout  = (\vga_inst|vgaCont|Add0~9_sumout  & \vga_inst|vgaCont|Add0~5_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|vgaCont|Add0~9_sumout ),
	.datad(!\vga_inst|vgaCont|Add0~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|vgaCont|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vgaCont|Equal0~3 .extended_lut = "off";
defparam \vga_inst|vgaCont|Equal0~3 .lut_mask = 64'h000F000F000F000F;
defparam \vga_inst|vgaCont|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y70_N34
dffeas \vga_inst|vgaCont|y[0] (
	.clk(\vga_inst|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\vga_inst|vgaCont|y~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vgaCont|y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vgaCont|y[0] .is_wysiwyg = "true";
defparam \vga_inst|vgaCont|y[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y70_N0
cyclonev_lcell_comb \vga_inst|vgaCont|Add1~5 (
// Equation(s):
// \vga_inst|vgaCont|Add1~5_sumout  = SUM(( \vga_inst|vgaCont|y[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \vga_inst|vgaCont|Add1~6  = CARRY(( \vga_inst|vgaCont|y[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|vgaCont|y[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|vgaCont|Add1~5_sumout ),
	.cout(\vga_inst|vgaCont|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vgaCont|Add1~5 .extended_lut = "off";
defparam \vga_inst|vgaCont|Add1~5 .lut_mask = 64'h0000000000000F0F;
defparam \vga_inst|vgaCont|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y70_N45
cyclonev_lcell_comb \vga_inst|vgaCont|y~5 (
// Equation(s):
// \vga_inst|vgaCont|y~5_combout  = ( \vga_inst|vgaCont|y [6] & ( \vga_inst|vgaCont|Add1~13_sumout  ) ) # ( !\vga_inst|vgaCont|y [6] & ( \vga_inst|vgaCont|Add1~13_sumout  & ( (!\vga_inst|vgaCont|Add0~1_sumout  & (\vga_inst|vgaCont|Add0~13_sumout  & 
// (\vga_inst|vgaCont|Equal0~3_combout  & \vga_inst|vgaCont|Equal0~2_combout ))) ) ) ) # ( \vga_inst|vgaCont|y [6] & ( !\vga_inst|vgaCont|Add1~13_sumout  & ( ((!\vga_inst|vgaCont|Add0~13_sumout ) # ((!\vga_inst|vgaCont|Equal0~3_combout ) # 
// (!\vga_inst|vgaCont|Equal0~2_combout ))) # (\vga_inst|vgaCont|Add0~1_sumout ) ) ) )

	.dataa(!\vga_inst|vgaCont|Add0~1_sumout ),
	.datab(!\vga_inst|vgaCont|Add0~13_sumout ),
	.datac(!\vga_inst|vgaCont|Equal0~3_combout ),
	.datad(!\vga_inst|vgaCont|Equal0~2_combout ),
	.datae(!\vga_inst|vgaCont|y [6]),
	.dataf(!\vga_inst|vgaCont|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|vgaCont|y~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vgaCont|y~5 .extended_lut = "off";
defparam \vga_inst|vgaCont|y~5 .lut_mask = 64'h0000FFFD0002FFFF;
defparam \vga_inst|vgaCont|y~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y70_N5
dffeas \vga_inst|vgaCont|y[6] (
	.clk(\vga_inst|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\vga_inst|vgaCont|y~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vgaCont|y [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vgaCont|y[6] .is_wysiwyg = "true";
defparam \vga_inst|vgaCont|y[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y70_N3
cyclonev_lcell_comb \vga_inst|vgaCont|Add1~25 (
// Equation(s):
// \vga_inst|vgaCont|Add1~25_sumout  = SUM(( \vga_inst|vgaCont|y [1] ) + ( GND ) + ( \vga_inst|vgaCont|Add1~6  ))
// \vga_inst|vgaCont|Add1~26  = CARRY(( \vga_inst|vgaCont|y [1] ) + ( GND ) + ( \vga_inst|vgaCont|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|vgaCont|y [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|vgaCont|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|vgaCont|Add1~25_sumout ),
	.cout(\vga_inst|vgaCont|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vgaCont|Add1~25 .extended_lut = "off";
defparam \vga_inst|vgaCont|Add1~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_inst|vgaCont|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y70_N6
cyclonev_lcell_comb \vga_inst|vgaCont|Add1~29 (
// Equation(s):
// \vga_inst|vgaCont|Add1~29_sumout  = SUM(( \vga_inst|vgaCont|y[2]~DUPLICATE_q  ) + ( GND ) + ( \vga_inst|vgaCont|Add1~26  ))
// \vga_inst|vgaCont|Add1~30  = CARRY(( \vga_inst|vgaCont|y[2]~DUPLICATE_q  ) + ( GND ) + ( \vga_inst|vgaCont|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_inst|vgaCont|y[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|vgaCont|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|vgaCont|Add1~29_sumout ),
	.cout(\vga_inst|vgaCont|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vgaCont|Add1~29 .extended_lut = "off";
defparam \vga_inst|vgaCont|Add1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_inst|vgaCont|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y70_N48
cyclonev_lcell_comb \vga_inst|vgaCont|Equal0~1 (
// Equation(s):
// \vga_inst|vgaCont|Equal0~1_combout  = ( \vga_inst|vgaCont|Equal0~0_combout  & ( \vga_inst|vgaCont|Add0~13_sumout  & ( (!\vga_inst|vgaCont|Add0~1_sumout  & (\vga_inst|vgaCont|Add0~9_sumout  & (\vga_inst|vgaCont|Add0~5_sumout  & 
// !\vga_inst|vgaCont|Add0~17_sumout ))) ) ) )

	.dataa(!\vga_inst|vgaCont|Add0~1_sumout ),
	.datab(!\vga_inst|vgaCont|Add0~9_sumout ),
	.datac(!\vga_inst|vgaCont|Add0~5_sumout ),
	.datad(!\vga_inst|vgaCont|Add0~17_sumout ),
	.datae(!\vga_inst|vgaCont|Equal0~0_combout ),
	.dataf(!\vga_inst|vgaCont|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|vgaCont|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vgaCont|Equal0~1 .extended_lut = "off";
defparam \vga_inst|vgaCont|Equal0~1 .lut_mask = 64'h0000000000000200;
defparam \vga_inst|vgaCont|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y70_N51
cyclonev_lcell_comb \vga_inst|vgaCont|y~8 (
// Equation(s):
// \vga_inst|vgaCont|y~8_combout  = ( \vga_inst|vgaCont|Equal0~1_combout  & ( (\vga_inst|vgaCont|Add1~29_sumout  & ((!\vga_inst|vgaCont|Add1~5_sumout ) # (!\vga_inst|vgaCont|y~1_combout ))) ) ) # ( !\vga_inst|vgaCont|Equal0~1_combout  & ( 
// \vga_inst|vgaCont|y[2]~DUPLICATE_q  ) )

	.dataa(!\vga_inst|vgaCont|Add1~5_sumout ),
	.datab(!\vga_inst|vgaCont|Add1~29_sumout ),
	.datac(!\vga_inst|vgaCont|y~1_combout ),
	.datad(!\vga_inst|vgaCont|y[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\vga_inst|vgaCont|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|vgaCont|y~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vgaCont|y~8 .extended_lut = "off";
defparam \vga_inst|vgaCont|y~8 .lut_mask = 64'h00FF00FF32323232;
defparam \vga_inst|vgaCont|y~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y70_N38
dffeas \vga_inst|vgaCont|y[2]~DUPLICATE (
	.clk(\vga_inst|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\vga_inst|vgaCont|y~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vgaCont|y[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vgaCont|y[2]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_inst|vgaCont|y[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y70_N9
cyclonev_lcell_comb \vga_inst|vgaCont|Add1~33 (
// Equation(s):
// \vga_inst|vgaCont|Add1~33_sumout  = SUM(( \vga_inst|vgaCont|y[3]~DUPLICATE_q  ) + ( GND ) + ( \vga_inst|vgaCont|Add1~30  ))
// \vga_inst|vgaCont|Add1~34  = CARRY(( \vga_inst|vgaCont|y[3]~DUPLICATE_q  ) + ( GND ) + ( \vga_inst|vgaCont|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|vgaCont|y[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|vgaCont|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|vgaCont|Add1~33_sumout ),
	.cout(\vga_inst|vgaCont|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vgaCont|Add1~33 .extended_lut = "off";
defparam \vga_inst|vgaCont|Add1~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_inst|vgaCont|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y70_N12
cyclonev_lcell_comb \vga_inst|vgaCont|Add1~37 (
// Equation(s):
// \vga_inst|vgaCont|Add1~37_sumout  = SUM(( \vga_inst|vgaCont|y [4] ) + ( GND ) + ( \vga_inst|vgaCont|Add1~34  ))
// \vga_inst|vgaCont|Add1~38  = CARRY(( \vga_inst|vgaCont|y [4] ) + ( GND ) + ( \vga_inst|vgaCont|Add1~34  ))

	.dataa(gnd),
	.datab(!\vga_inst|vgaCont|y [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|vgaCont|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|vgaCont|Add1~37_sumout ),
	.cout(\vga_inst|vgaCont|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vgaCont|Add1~37 .extended_lut = "off";
defparam \vga_inst|vgaCont|Add1~37 .lut_mask = 64'h0000FFFF00003333;
defparam \vga_inst|vgaCont|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y70_N24
cyclonev_lcell_comb \vga_inst|vgaCont|y~9 (
// Equation(s):
// \vga_inst|vgaCont|y~9_combout  = ( \vga_inst|vgaCont|y [4] & ( \vga_inst|vgaCont|Add1~37_sumout  ) ) # ( !\vga_inst|vgaCont|y [4] & ( \vga_inst|vgaCont|Add1~37_sumout  & ( (\vga_inst|vgaCont|Equal0~2_combout  & (\vga_inst|vgaCont|Equal0~3_combout  & 
// (\vga_inst|vgaCont|Add0~13_sumout  & !\vga_inst|vgaCont|Add0~1_sumout ))) ) ) ) # ( \vga_inst|vgaCont|y [4] & ( !\vga_inst|vgaCont|Add1~37_sumout  & ( (!\vga_inst|vgaCont|Equal0~2_combout ) # ((!\vga_inst|vgaCont|Equal0~3_combout ) # 
// ((!\vga_inst|vgaCont|Add0~13_sumout ) # (\vga_inst|vgaCont|Add0~1_sumout ))) ) ) )

	.dataa(!\vga_inst|vgaCont|Equal0~2_combout ),
	.datab(!\vga_inst|vgaCont|Equal0~3_combout ),
	.datac(!\vga_inst|vgaCont|Add0~13_sumout ),
	.datad(!\vga_inst|vgaCont|Add0~1_sumout ),
	.datae(!\vga_inst|vgaCont|y [4]),
	.dataf(!\vga_inst|vgaCont|Add1~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|vgaCont|y~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vgaCont|y~9 .extended_lut = "off";
defparam \vga_inst|vgaCont|y~9 .lut_mask = 64'h0000FEFF0100FFFF;
defparam \vga_inst|vgaCont|y~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y70_N32
dffeas \vga_inst|vgaCont|y[4] (
	.clk(\vga_inst|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\vga_inst|vgaCont|y~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vgaCont|y [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vgaCont|y[4] .is_wysiwyg = "true";
defparam \vga_inst|vgaCont|y[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y70_N15
cyclonev_lcell_comb \vga_inst|vgaCont|Add1~9 (
// Equation(s):
// \vga_inst|vgaCont|Add1~9_sumout  = SUM(( \vga_inst|vgaCont|y [5] ) + ( GND ) + ( \vga_inst|vgaCont|Add1~38  ))
// \vga_inst|vgaCont|Add1~10  = CARRY(( \vga_inst|vgaCont|y [5] ) + ( GND ) + ( \vga_inst|vgaCont|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_inst|vgaCont|y [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|vgaCont|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|vgaCont|Add1~9_sumout ),
	.cout(\vga_inst|vgaCont|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vgaCont|Add1~9 .extended_lut = "off";
defparam \vga_inst|vgaCont|Add1~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_inst|vgaCont|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y70_N6
cyclonev_lcell_comb \vga_inst|vgaCont|y~4 (
// Equation(s):
// \vga_inst|vgaCont|y~4_combout  = ( \vga_inst|vgaCont|y [5] & ( \vga_inst|vgaCont|Add1~9_sumout  ) ) # ( !\vga_inst|vgaCont|y [5] & ( \vga_inst|vgaCont|Add1~9_sumout  & ( (\vga_inst|vgaCont|Add0~13_sumout  & (\vga_inst|vgaCont|Equal0~3_combout  & 
// (\vga_inst|vgaCont|Equal0~2_combout  & !\vga_inst|vgaCont|Add0~1_sumout ))) ) ) ) # ( \vga_inst|vgaCont|y [5] & ( !\vga_inst|vgaCont|Add1~9_sumout  & ( (!\vga_inst|vgaCont|Add0~13_sumout ) # ((!\vga_inst|vgaCont|Equal0~3_combout ) # 
// ((!\vga_inst|vgaCont|Equal0~2_combout ) # (\vga_inst|vgaCont|Add0~1_sumout ))) ) ) )

	.dataa(!\vga_inst|vgaCont|Add0~13_sumout ),
	.datab(!\vga_inst|vgaCont|Equal0~3_combout ),
	.datac(!\vga_inst|vgaCont|Equal0~2_combout ),
	.datad(!\vga_inst|vgaCont|Add0~1_sumout ),
	.datae(!\vga_inst|vgaCont|y [5]),
	.dataf(!\vga_inst|vgaCont|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|vgaCont|y~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vgaCont|y~4 .extended_lut = "off";
defparam \vga_inst|vgaCont|y~4 .lut_mask = 64'h0000FEFF0100FFFF;
defparam \vga_inst|vgaCont|y~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y70_N47
dffeas \vga_inst|vgaCont|y[5] (
	.clk(\vga_inst|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\vga_inst|vgaCont|y~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vgaCont|y [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vgaCont|y[5] .is_wysiwyg = "true";
defparam \vga_inst|vgaCont|y[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y70_N18
cyclonev_lcell_comb \vga_inst|vgaCont|Add1~13 (
// Equation(s):
// \vga_inst|vgaCont|Add1~13_sumout  = SUM(( \vga_inst|vgaCont|y [6] ) + ( GND ) + ( \vga_inst|vgaCont|Add1~10  ))
// \vga_inst|vgaCont|Add1~14  = CARRY(( \vga_inst|vgaCont|y [6] ) + ( GND ) + ( \vga_inst|vgaCont|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|vgaCont|y [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|vgaCont|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|vgaCont|Add1~13_sumout ),
	.cout(\vga_inst|vgaCont|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vgaCont|Add1~13 .extended_lut = "off";
defparam \vga_inst|vgaCont|Add1~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_inst|vgaCont|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y70_N54
cyclonev_lcell_comb \vga_inst|vgaCont|y~2 (
// Equation(s):
// \vga_inst|vgaCont|y~2_combout  = ( \vga_inst|vgaCont|Add1~1_sumout  & ( (!\vga_inst|vgaCont|Equal0~1_combout  & (((\vga_inst|vgaCont|y [9])))) # (\vga_inst|vgaCont|Equal0~1_combout  & ((!\vga_inst|vgaCont|Add1~5_sumout ) # ((!\vga_inst|vgaCont|y~1_combout 
// )))) ) ) # ( !\vga_inst|vgaCont|Add1~1_sumout  & ( (\vga_inst|vgaCont|y [9] & !\vga_inst|vgaCont|Equal0~1_combout ) ) )

	.dataa(!\vga_inst|vgaCont|Add1~5_sumout ),
	.datab(!\vga_inst|vgaCont|y~1_combout ),
	.datac(!\vga_inst|vgaCont|y [9]),
	.datad(!\vga_inst|vgaCont|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\vga_inst|vgaCont|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|vgaCont|y~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vgaCont|y~2 .extended_lut = "off";
defparam \vga_inst|vgaCont|y~2 .lut_mask = 64'h0F000F000FEE0FEE;
defparam \vga_inst|vgaCont|y~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y70_N29
dffeas \vga_inst|vgaCont|y[9] (
	.clk(\vga_inst|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\vga_inst|vgaCont|y~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vgaCont|y [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vgaCont|y[9] .is_wysiwyg = "true";
defparam \vga_inst|vgaCont|y[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y70_N21
cyclonev_lcell_comb \vga_inst|vgaCont|Add1~17 (
// Equation(s):
// \vga_inst|vgaCont|Add1~17_sumout  = SUM(( \vga_inst|vgaCont|y [7] ) + ( GND ) + ( \vga_inst|vgaCont|Add1~14  ))
// \vga_inst|vgaCont|Add1~18  = CARRY(( \vga_inst|vgaCont|y [7] ) + ( GND ) + ( \vga_inst|vgaCont|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_inst|vgaCont|y [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|vgaCont|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|vgaCont|Add1~17_sumout ),
	.cout(\vga_inst|vgaCont|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vgaCont|Add1~17 .extended_lut = "off";
defparam \vga_inst|vgaCont|Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_inst|vgaCont|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y70_N27
cyclonev_lcell_comb \vga_inst|vgaCont|y~6 (
// Equation(s):
// \vga_inst|vgaCont|y~6_combout  = ( \vga_inst|vgaCont|y [7] & ( \vga_inst|vgaCont|Add1~17_sumout  ) ) # ( !\vga_inst|vgaCont|y [7] & ( \vga_inst|vgaCont|Add1~17_sumout  & ( (\vga_inst|vgaCont|Equal0~2_combout  & (\vga_inst|vgaCont|Equal0~3_combout  & 
// (!\vga_inst|vgaCont|Add0~1_sumout  & \vga_inst|vgaCont|Add0~13_sumout ))) ) ) ) # ( \vga_inst|vgaCont|y [7] & ( !\vga_inst|vgaCont|Add1~17_sumout  & ( (!\vga_inst|vgaCont|Equal0~2_combout ) # ((!\vga_inst|vgaCont|Equal0~3_combout ) # 
// ((!\vga_inst|vgaCont|Add0~13_sumout ) # (\vga_inst|vgaCont|Add0~1_sumout ))) ) ) )

	.dataa(!\vga_inst|vgaCont|Equal0~2_combout ),
	.datab(!\vga_inst|vgaCont|Equal0~3_combout ),
	.datac(!\vga_inst|vgaCont|Add0~1_sumout ),
	.datad(!\vga_inst|vgaCont|Add0~13_sumout ),
	.datae(!\vga_inst|vgaCont|y [7]),
	.dataf(!\vga_inst|vgaCont|Add1~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|vgaCont|y~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vgaCont|y~6 .extended_lut = "off";
defparam \vga_inst|vgaCont|y~6 .lut_mask = 64'h0000FFEF0010FFFF;
defparam \vga_inst|vgaCont|y~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y70_N23
dffeas \vga_inst|vgaCont|y[7] (
	.clk(\vga_inst|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\vga_inst|vgaCont|y~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vgaCont|y [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vgaCont|y[7] .is_wysiwyg = "true";
defparam \vga_inst|vgaCont|y[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y70_N24
cyclonev_lcell_comb \vga_inst|vgaCont|Add1~21 (
// Equation(s):
// \vga_inst|vgaCont|Add1~21_sumout  = SUM(( \vga_inst|vgaCont|y [8] ) + ( GND ) + ( \vga_inst|vgaCont|Add1~18  ))
// \vga_inst|vgaCont|Add1~22  = CARRY(( \vga_inst|vgaCont|y [8] ) + ( GND ) + ( \vga_inst|vgaCont|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_inst|vgaCont|y [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|vgaCont|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|vgaCont|Add1~21_sumout ),
	.cout(\vga_inst|vgaCont|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vgaCont|Add1~21 .extended_lut = "off";
defparam \vga_inst|vgaCont|Add1~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_inst|vgaCont|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y70_N9
cyclonev_lcell_comb \vga_inst|vgaCont|y~10 (
// Equation(s):
// \vga_inst|vgaCont|y~10_combout  = ( \vga_inst|vgaCont|y [8] & ( \vga_inst|vgaCont|Add1~21_sumout  ) ) # ( !\vga_inst|vgaCont|y [8] & ( \vga_inst|vgaCont|Add1~21_sumout  & ( (\vga_inst|vgaCont|Add0~13_sumout  & (\vga_inst|vgaCont|Equal0~3_combout  & 
// (!\vga_inst|vgaCont|Add0~1_sumout  & \vga_inst|vgaCont|Equal0~2_combout ))) ) ) ) # ( \vga_inst|vgaCont|y [8] & ( !\vga_inst|vgaCont|Add1~21_sumout  & ( (!\vga_inst|vgaCont|Add0~13_sumout ) # ((!\vga_inst|vgaCont|Equal0~3_combout ) # 
// ((!\vga_inst|vgaCont|Equal0~2_combout ) # (\vga_inst|vgaCont|Add0~1_sumout ))) ) ) )

	.dataa(!\vga_inst|vgaCont|Add0~13_sumout ),
	.datab(!\vga_inst|vgaCont|Equal0~3_combout ),
	.datac(!\vga_inst|vgaCont|Add0~1_sumout ),
	.datad(!\vga_inst|vgaCont|Equal0~2_combout ),
	.datae(!\vga_inst|vgaCont|y [8]),
	.dataf(!\vga_inst|vgaCont|Add1~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|vgaCont|y~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vgaCont|y~10 .extended_lut = "off";
defparam \vga_inst|vgaCont|y~10 .lut_mask = 64'h0000FFEF0010FFFF;
defparam \vga_inst|vgaCont|y~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y70_N26
dffeas \vga_inst|vgaCont|y[8] (
	.clk(\vga_inst|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\vga_inst|vgaCont|y~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vgaCont|y [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vgaCont|y[8] .is_wysiwyg = "true";
defparam \vga_inst|vgaCont|y[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y70_N27
cyclonev_lcell_comb \vga_inst|vgaCont|Add1~1 (
// Equation(s):
// \vga_inst|vgaCont|Add1~1_sumout  = SUM(( \vga_inst|vgaCont|y [9] ) + ( GND ) + ( \vga_inst|vgaCont|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_inst|vgaCont|y [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|vgaCont|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|vgaCont|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vgaCont|Add1~1 .extended_lut = "off";
defparam \vga_inst|vgaCont|Add1~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_inst|vgaCont|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y70_N48
cyclonev_lcell_comb \vga_inst|vgaCont|y~0 (
// Equation(s):
// \vga_inst|vgaCont|y~0_combout  = ( !\vga_inst|vgaCont|Add1~37_sumout  & ( (\vga_inst|vgaCont|Add1~29_sumout  & (!\vga_inst|vgaCont|Add1~25_sumout  & \vga_inst|vgaCont|Add1~33_sumout )) ) )

	.dataa(gnd),
	.datab(!\vga_inst|vgaCont|Add1~29_sumout ),
	.datac(!\vga_inst|vgaCont|Add1~25_sumout ),
	.datad(!\vga_inst|vgaCont|Add1~33_sumout ),
	.datae(gnd),
	.dataf(!\vga_inst|vgaCont|Add1~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|vgaCont|y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vgaCont|y~0 .extended_lut = "off";
defparam \vga_inst|vgaCont|y~0 .lut_mask = 64'h0030003000000000;
defparam \vga_inst|vgaCont|y~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y70_N39
cyclonev_lcell_comb \vga_inst|vgaCont|y~1 (
// Equation(s):
// \vga_inst|vgaCont|y~1_combout  = ( !\vga_inst|vgaCont|Add1~17_sumout  & ( \vga_inst|vgaCont|y~0_combout  & ( (!\vga_inst|vgaCont|Add1~13_sumout  & (\vga_inst|vgaCont|Add1~1_sumout  & (!\vga_inst|vgaCont|Add1~9_sumout  & !\vga_inst|vgaCont|Add1~21_sumout 
// ))) ) ) )

	.dataa(!\vga_inst|vgaCont|Add1~13_sumout ),
	.datab(!\vga_inst|vgaCont|Add1~1_sumout ),
	.datac(!\vga_inst|vgaCont|Add1~9_sumout ),
	.datad(!\vga_inst|vgaCont|Add1~21_sumout ),
	.datae(!\vga_inst|vgaCont|Add1~17_sumout ),
	.dataf(!\vga_inst|vgaCont|y~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|vgaCont|y~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vgaCont|y~1 .extended_lut = "off";
defparam \vga_inst|vgaCont|y~1 .lut_mask = 64'h0000000020000000;
defparam \vga_inst|vgaCont|y~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y70_N57
cyclonev_lcell_comb \vga_inst|vgaCont|y~3 (
// Equation(s):
// \vga_inst|vgaCont|y~3_combout  = ( \vga_inst|vgaCont|y[3]~DUPLICATE_q  & ( (!\vga_inst|vgaCont|Equal0~1_combout ) # ((\vga_inst|vgaCont|Add1~33_sumout  & ((!\vga_inst|vgaCont|Add1~5_sumout ) # (!\vga_inst|vgaCont|y~1_combout )))) ) ) # ( 
// !\vga_inst|vgaCont|y[3]~DUPLICATE_q  & ( (\vga_inst|vgaCont|Add1~33_sumout  & (\vga_inst|vgaCont|Equal0~1_combout  & ((!\vga_inst|vgaCont|Add1~5_sumout ) # (!\vga_inst|vgaCont|y~1_combout )))) ) )

	.dataa(!\vga_inst|vgaCont|Add1~5_sumout ),
	.datab(!\vga_inst|vgaCont|y~1_combout ),
	.datac(!\vga_inst|vgaCont|Add1~33_sumout ),
	.datad(!\vga_inst|vgaCont|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\vga_inst|vgaCont|y[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|vgaCont|y~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vgaCont|y~3 .extended_lut = "off";
defparam \vga_inst|vgaCont|y~3 .lut_mask = 64'h000E000EFF0EFF0E;
defparam \vga_inst|vgaCont|y~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y70_N44
dffeas \vga_inst|vgaCont|y[3]~DUPLICATE (
	.clk(\vga_inst|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\vga_inst|vgaCont|y~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vgaCont|y[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vgaCont|y[3]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_inst|vgaCont|y[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y70_N30
cyclonev_lcell_comb \vga_inst|vgaCont|y~11 (
// Equation(s):
// \vga_inst|vgaCont|y~11_combout  = ( !\vga_inst|vgaCont|Add1~25_sumout  & ( !\vga_inst|vgaCont|Add1~9_sumout  & ( (\vga_inst|vgaCont|Add1~33_sumout  & (\vga_inst|vgaCont|Add1~29_sumout  & (!\vga_inst|vgaCont|Add1~13_sumout  & 
// !\vga_inst|vgaCont|Add1~37_sumout ))) ) ) )

	.dataa(!\vga_inst|vgaCont|Add1~33_sumout ),
	.datab(!\vga_inst|vgaCont|Add1~29_sumout ),
	.datac(!\vga_inst|vgaCont|Add1~13_sumout ),
	.datad(!\vga_inst|vgaCont|Add1~37_sumout ),
	.datae(!\vga_inst|vgaCont|Add1~25_sumout ),
	.dataf(!\vga_inst|vgaCont|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|vgaCont|y~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vgaCont|y~11 .extended_lut = "off";
defparam \vga_inst|vgaCont|y~11 .lut_mask = 64'h1000000000000000;
defparam \vga_inst|vgaCont|y~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y70_N15
cyclonev_lcell_comb \vga_inst|vgaCont|y~12 (
// Equation(s):
// \vga_inst|vgaCont|y~12_combout  = ( !\vga_inst|vgaCont|Add1~17_sumout  & ( (!\vga_inst|vgaCont|Add1~21_sumout  & \vga_inst|vgaCont|Add1~1_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|vgaCont|Add1~21_sumout ),
	.datad(!\vga_inst|vgaCont|Add1~1_sumout ),
	.datae(gnd),
	.dataf(!\vga_inst|vgaCont|Add1~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|vgaCont|y~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vgaCont|y~12 .extended_lut = "off";
defparam \vga_inst|vgaCont|y~12 .lut_mask = 64'h00F000F000000000;
defparam \vga_inst|vgaCont|y~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y70_N21
cyclonev_lcell_comb \vga_inst|vgaCont|Equal0~6 (
// Equation(s):
// \vga_inst|vgaCont|Equal0~6_combout  = ( \vga_inst|vgaCont|Add0~5_sumout  & ( (\vga_inst|vgaCont|Add0~9_sumout  & \vga_inst|vgaCont|Add0~13_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|vgaCont|Add0~9_sumout ),
	.datad(!\vga_inst|vgaCont|Add0~13_sumout ),
	.datae(gnd),
	.dataf(!\vga_inst|vgaCont|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|vgaCont|Equal0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vgaCont|Equal0~6 .extended_lut = "off";
defparam \vga_inst|vgaCont|Equal0~6 .lut_mask = 64'h00000000000F000F;
defparam \vga_inst|vgaCont|Equal0~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y70_N30
cyclonev_lcell_comb \vga_inst|vgaCont|Equal0~4 (
// Equation(s):
// \vga_inst|vgaCont|Equal0~4_combout  = ( !\vga_inst|vgaCont|Add0~37_sumout  & ( !\vga_inst|vgaCont|Add0~21_sumout  & ( !\vga_inst|vgaCont|Add0~33_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|vgaCont|Add0~33_sumout ),
	.datad(gnd),
	.datae(!\vga_inst|vgaCont|Add0~37_sumout ),
	.dataf(!\vga_inst|vgaCont|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|vgaCont|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vgaCont|Equal0~4 .extended_lut = "off";
defparam \vga_inst|vgaCont|Equal0~4 .lut_mask = 64'hF0F0000000000000;
defparam \vga_inst|vgaCont|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y70_N18
cyclonev_lcell_comb \vga_inst|vgaCont|Equal0~5 (
// Equation(s):
// \vga_inst|vgaCont|Equal0~5_combout  = ( \vga_inst|vgaCont|Equal0~4_combout  & ( (!\vga_inst|vgaCont|Add0~25_sumout  & (!\vga_inst|vgaCont|Add0~17_sumout  & (!\vga_inst|vgaCont|Add0~29_sumout  & !\vga_inst|vgaCont|Add0~1_sumout ))) ) )

	.dataa(!\vga_inst|vgaCont|Add0~25_sumout ),
	.datab(!\vga_inst|vgaCont|Add0~17_sumout ),
	.datac(!\vga_inst|vgaCont|Add0~29_sumout ),
	.datad(!\vga_inst|vgaCont|Add0~1_sumout ),
	.datae(gnd),
	.dataf(!\vga_inst|vgaCont|Equal0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|vgaCont|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vgaCont|Equal0~5 .extended_lut = "off";
defparam \vga_inst|vgaCont|Equal0~5 .lut_mask = 64'h0000000080008000;
defparam \vga_inst|vgaCont|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y69_N6
cyclonev_lcell_comb \vga_inst|vgaCont|y~13 (
// Equation(s):
// \vga_inst|vgaCont|y~13_combout  = ( \vga_inst|vgaCont|Equal0~6_combout  & ( \vga_inst|vgaCont|Equal0~5_combout  & ( (\vga_inst|vgaCont|Add1~5_sumout  & ((!\vga_inst|vgaCont|y~11_combout ) # (!\vga_inst|vgaCont|y~12_combout ))) ) ) ) # ( 
// !\vga_inst|vgaCont|Equal0~6_combout  & ( \vga_inst|vgaCont|Equal0~5_combout  & ( \vga_inst|vgaCont|y [0] ) ) ) # ( \vga_inst|vgaCont|Equal0~6_combout  & ( !\vga_inst|vgaCont|Equal0~5_combout  & ( \vga_inst|vgaCont|y [0] ) ) ) # ( 
// !\vga_inst|vgaCont|Equal0~6_combout  & ( !\vga_inst|vgaCont|Equal0~5_combout  & ( \vga_inst|vgaCont|y [0] ) ) )

	.dataa(!\vga_inst|vgaCont|y [0]),
	.datab(!\vga_inst|vgaCont|y~11_combout ),
	.datac(!\vga_inst|vgaCont|y~12_combout ),
	.datad(!\vga_inst|vgaCont|Add1~5_sumout ),
	.datae(!\vga_inst|vgaCont|Equal0~6_combout ),
	.dataf(!\vga_inst|vgaCont|Equal0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|vgaCont|y~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vgaCont|y~13 .extended_lut = "off";
defparam \vga_inst|vgaCont|y~13 .lut_mask = 64'h55555555555500FC;
defparam \vga_inst|vgaCont|y~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y70_N35
dffeas \vga_inst|vgaCont|y[0]~DUPLICATE (
	.clk(\vga_inst|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\vga_inst|vgaCont|y~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vgaCont|y[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vgaCont|y[0]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_inst|vgaCont|y[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y70_N42
cyclonev_lcell_comb \vga_inst|vgaCont|y~7 (
// Equation(s):
// \vga_inst|vgaCont|y~7_combout  = ( \vga_inst|vgaCont|y [1] & ( \vga_inst|vgaCont|Add1~25_sumout  ) ) # ( !\vga_inst|vgaCont|y [1] & ( \vga_inst|vgaCont|Add1~25_sumout  & ( (!\vga_inst|vgaCont|Add0~1_sumout  & (\vga_inst|vgaCont|Add0~13_sumout  & 
// (\vga_inst|vgaCont|Equal0~2_combout  & \vga_inst|vgaCont|Equal0~3_combout ))) ) ) ) # ( \vga_inst|vgaCont|y [1] & ( !\vga_inst|vgaCont|Add1~25_sumout  & ( ((!\vga_inst|vgaCont|Add0~13_sumout ) # ((!\vga_inst|vgaCont|Equal0~2_combout ) # 
// (!\vga_inst|vgaCont|Equal0~3_combout ))) # (\vga_inst|vgaCont|Add0~1_sumout ) ) ) )

	.dataa(!\vga_inst|vgaCont|Add0~1_sumout ),
	.datab(!\vga_inst|vgaCont|Add0~13_sumout ),
	.datac(!\vga_inst|vgaCont|Equal0~2_combout ),
	.datad(!\vga_inst|vgaCont|Equal0~3_combout ),
	.datae(!\vga_inst|vgaCont|y [1]),
	.dataf(!\vga_inst|vgaCont|Add1~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|vgaCont|y~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vgaCont|y~7 .extended_lut = "off";
defparam \vga_inst|vgaCont|y~7 .lut_mask = 64'h0000FFFD0002FFFF;
defparam \vga_inst|vgaCont|y~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y70_N41
dffeas \vga_inst|vgaCont|y[1] (
	.clk(\vga_inst|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\vga_inst|vgaCont|y~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vgaCont|y [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vgaCont|y[1] .is_wysiwyg = "true";
defparam \vga_inst|vgaCont|y[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y70_N37
dffeas \vga_inst|vgaCont|y[2] (
	.clk(\vga_inst|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\vga_inst|vgaCont|y~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vgaCont|y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vgaCont|y[2] .is_wysiwyg = "true";
defparam \vga_inst|vgaCont|y[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y70_N45
cyclonev_lcell_comb \vga_inst|vgaCont|vsync~0 (
// Equation(s):
// \vga_inst|vgaCont|vsync~0_combout  = ( !\vga_inst|vgaCont|y [4] & ( (\vga_inst|vgaCont|y [1] & (!\vga_inst|vgaCont|y [2] & \vga_inst|vgaCont|y [8])) ) )

	.dataa(!\vga_inst|vgaCont|y [1]),
	.datab(gnd),
	.datac(!\vga_inst|vgaCont|y [2]),
	.datad(!\vga_inst|vgaCont|y [8]),
	.datae(gnd),
	.dataf(!\vga_inst|vgaCont|y [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|vgaCont|vsync~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vgaCont|vsync~0 .extended_lut = "off";
defparam \vga_inst|vgaCont|vsync~0 .lut_mask = 64'h0050005000000000;
defparam \vga_inst|vgaCont|vsync~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y70_N27
cyclonev_lcell_comb \vga_inst|vgaVideoGen|LessThan1~0 (
// Equation(s):
// \vga_inst|vgaVideoGen|LessThan1~0_combout  = ( \vga_inst|vgaCont|y[3]~DUPLICATE_q  & ( \vga_inst|vgaCont|y [7] & ( (\vga_inst|vgaCont|y [5] & \vga_inst|vgaCont|y [6]) ) ) )

	.dataa(!\vga_inst|vgaCont|y [5]),
	.datab(gnd),
	.datac(!\vga_inst|vgaCont|y [6]),
	.datad(gnd),
	.datae(!\vga_inst|vgaCont|y[3]~DUPLICATE_q ),
	.dataf(!\vga_inst|vgaCont|y [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|vgaVideoGen|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vgaVideoGen|LessThan1~0 .extended_lut = "off";
defparam \vga_inst|vgaVideoGen|LessThan1~0 .lut_mask = 64'h0000000000000505;
defparam \vga_inst|vgaVideoGen|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y70_N42
cyclonev_lcell_comb \vga_inst|vgaCont|vsync~1 (
// Equation(s):
// \vga_inst|vgaCont|vsync~1_combout  = (!\vga_inst|vgaCont|vsync~0_combout ) # ((!\vga_inst|vgaVideoGen|LessThan1~0_combout ) # (\vga_inst|vgaCont|y [9]))

	.dataa(gnd),
	.datab(!\vga_inst|vgaCont|vsync~0_combout ),
	.datac(!\vga_inst|vgaCont|y [9]),
	.datad(!\vga_inst|vgaVideoGen|LessThan1~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|vgaCont|vsync~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vgaCont|vsync~1 .extended_lut = "off";
defparam \vga_inst|vgaCont|vsync~1 .lut_mask = 64'hFFCFFFCFFFCFFFCF;
defparam \vga_inst|vgaCont|vsync~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y70_N15
cyclonev_lcell_comb \vga_inst|vgaCont|sync_b (
// Equation(s):
// \vga_inst|vgaCont|sync_b~combout  = ( \vga_inst|vgaVideoGen|LessThan1~0_combout  & ( \vga_inst|vgaCont|hsync~0_combout  & ( (!\vga_inst|vgaCont|y [9] & \vga_inst|vgaCont|vsync~0_combout ) ) ) ) # ( \vga_inst|vgaVideoGen|LessThan1~0_combout  & ( 
// !\vga_inst|vgaCont|hsync~0_combout  ) ) # ( !\vga_inst|vgaVideoGen|LessThan1~0_combout  & ( !\vga_inst|vgaCont|hsync~0_combout  ) )

	.dataa(!\vga_inst|vgaCont|y [9]),
	.datab(gnd),
	.datac(!\vga_inst|vgaCont|vsync~0_combout ),
	.datad(gnd),
	.datae(!\vga_inst|vgaVideoGen|LessThan1~0_combout ),
	.dataf(!\vga_inst|vgaCont|hsync~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|vgaCont|sync_b~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vgaCont|sync_b .extended_lut = "off";
defparam \vga_inst|vgaCont|sync_b .lut_mask = 64'hFFFFFFFF00000A0A;
defparam \vga_inst|vgaCont|sync_b .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y70_N54
cyclonev_lcell_comb \vga_inst|vgaCont|LessThan7~0 (
// Equation(s):
// \vga_inst|vgaCont|LessThan7~0_combout  = ( \vga_inst|vgaCont|y [8] & ( \vga_inst|vgaCont|y [7] & ( (\vga_inst|vgaCont|y [6] & \vga_inst|vgaCont|y [5]) ) ) )

	.dataa(gnd),
	.datab(!\vga_inst|vgaCont|y [6]),
	.datac(!\vga_inst|vgaCont|y [5]),
	.datad(gnd),
	.datae(!\vga_inst|vgaCont|y [8]),
	.dataf(!\vga_inst|vgaCont|y [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|vgaCont|LessThan7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vgaCont|LessThan7~0 .extended_lut = "off";
defparam \vga_inst|vgaCont|LessThan7~0 .lut_mask = 64'h0000000000000303;
defparam \vga_inst|vgaCont|LessThan7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y70_N27
cyclonev_lcell_comb \vga_inst|vgaCont|blank_b~0 (
// Equation(s):
// \vga_inst|vgaCont|blank_b~0_combout  = ( !\vga_inst|vgaCont|LessThan7~0_combout  & ( (!\vga_inst|vgaCont|y [9] & ((!\vga_inst|vgaCont|x [9]) # ((!\vga_inst|vgaCont|x [8] & !\vga_inst|vgaCont|x[7]~DUPLICATE_q )))) ) )

	.dataa(!\vga_inst|vgaCont|x [8]),
	.datab(!\vga_inst|vgaCont|x [9]),
	.datac(!\vga_inst|vgaCont|x[7]~DUPLICATE_q ),
	.datad(!\vga_inst|vgaCont|y [9]),
	.datae(gnd),
	.dataf(!\vga_inst|vgaCont|LessThan7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|vgaCont|blank_b~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vgaCont|blank_b~0 .extended_lut = "off";
defparam \vga_inst|vgaCont|blank_b~0 .lut_mask = 64'hEC00EC0000000000;
defparam \vga_inst|vgaCont|blank_b~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y70_N0
cyclonev_lcell_comb \vga_inst|vgaCont|Add2~13 (
// Equation(s):
// \vga_inst|vgaCont|Add2~13_sumout  = SUM(( \vga_inst|vgaCont|readAddress [0] ) + ( VCC ) + ( !VCC ))
// \vga_inst|vgaCont|Add2~14  = CARRY(( \vga_inst|vgaCont|readAddress [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\vga_inst|vgaCont|readAddress [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|vgaCont|Add2~13_sumout ),
	.cout(\vga_inst|vgaCont|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vgaCont|Add2~13 .extended_lut = "off";
defparam \vga_inst|vgaCont|Add2~13 .lut_mask = 64'h0000000000003333;
defparam \vga_inst|vgaCont|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y70_N12
cyclonev_lcell_comb \vga_inst|vgaCont|always0~3 (
// Equation(s):
// \vga_inst|vgaCont|always0~3_combout  = ( \vga_inst|vgaCont|Add1~37_sumout  & ( \vga_inst|vgaCont|Equal0~5_combout  & ( (!\vga_inst|vgaCont|Add0~5_sumout  & (!\vga_inst|vgaCont|y [4] & (!\vga_inst|vgaCont|Add0~13_sumout  & !\vga_inst|vgaCont|Add0~9_sumout 
// ))) ) ) ) # ( !\vga_inst|vgaCont|Add1~37_sumout  & ( \vga_inst|vgaCont|Equal0~5_combout  & ( (!\vga_inst|vgaCont|Add0~5_sumout  & (!\vga_inst|vgaCont|y [4] & (!\vga_inst|vgaCont|Add0~13_sumout  & !\vga_inst|vgaCont|Add0~9_sumout ))) # 
// (\vga_inst|vgaCont|Add0~5_sumout  & (((\vga_inst|vgaCont|Add0~13_sumout  & \vga_inst|vgaCont|Add0~9_sumout )))) ) ) )

	.dataa(!\vga_inst|vgaCont|Add0~5_sumout ),
	.datab(!\vga_inst|vgaCont|y [4]),
	.datac(!\vga_inst|vgaCont|Add0~13_sumout ),
	.datad(!\vga_inst|vgaCont|Add0~9_sumout ),
	.datae(!\vga_inst|vgaCont|Add1~37_sumout ),
	.dataf(!\vga_inst|vgaCont|Equal0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|vgaCont|always0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vgaCont|always0~3 .extended_lut = "off";
defparam \vga_inst|vgaCont|always0~3 .lut_mask = 64'h0000000080058000;
defparam \vga_inst|vgaCont|always0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y70_N42
cyclonev_lcell_comb \vga_inst|vgaCont|always0~1 (
// Equation(s):
// \vga_inst|vgaCont|always0~1_combout  = ( \vga_inst|vgaCont|Equal0~6_combout  & ( \vga_inst|vgaCont|Equal0~5_combout  & ( (!\vga_inst|vgaCont|Add1~9_sumout  & !\vga_inst|vgaCont|Add1~13_sumout ) ) ) ) # ( !\vga_inst|vgaCont|Equal0~6_combout  & ( 
// \vga_inst|vgaCont|Equal0~5_combout  & ( (!\vga_inst|vgaCont|y [5] & !\vga_inst|vgaCont|y [6]) ) ) ) # ( \vga_inst|vgaCont|Equal0~6_combout  & ( !\vga_inst|vgaCont|Equal0~5_combout  & ( (!\vga_inst|vgaCont|y [5] & !\vga_inst|vgaCont|y [6]) ) ) ) # ( 
// !\vga_inst|vgaCont|Equal0~6_combout  & ( !\vga_inst|vgaCont|Equal0~5_combout  & ( (!\vga_inst|vgaCont|y [5] & !\vga_inst|vgaCont|y [6]) ) ) )

	.dataa(!\vga_inst|vgaCont|Add1~9_sumout ),
	.datab(!\vga_inst|vgaCont|y [5]),
	.datac(!\vga_inst|vgaCont|Add1~13_sumout ),
	.datad(!\vga_inst|vgaCont|y [6]),
	.datae(!\vga_inst|vgaCont|Equal0~6_combout ),
	.dataf(!\vga_inst|vgaCont|Equal0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|vgaCont|always0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vgaCont|always0~1 .extended_lut = "off";
defparam \vga_inst|vgaCont|always0~1 .lut_mask = 64'hCC00CC00CC00A0A0;
defparam \vga_inst|vgaCont|always0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y70_N30
cyclonev_lcell_comb \vga_inst|vgaCont|always0~4 (
// Equation(s):
// \vga_inst|vgaCont|always0~4_combout  = ( \vga_inst|vgaCont|Equal0~6_combout  & ( \vga_inst|vgaCont|Equal0~5_combout  & ( (!\vga_inst|vgaCont|Add1~17_sumout  & !\vga_inst|vgaCont|Add1~21_sumout ) ) ) ) # ( !\vga_inst|vgaCont|Equal0~6_combout  & ( 
// \vga_inst|vgaCont|Equal0~5_combout  & ( (!\vga_inst|vgaCont|y [8] & !\vga_inst|vgaCont|y [7]) ) ) ) # ( \vga_inst|vgaCont|Equal0~6_combout  & ( !\vga_inst|vgaCont|Equal0~5_combout  & ( (!\vga_inst|vgaCont|y [8] & !\vga_inst|vgaCont|y [7]) ) ) ) # ( 
// !\vga_inst|vgaCont|Equal0~6_combout  & ( !\vga_inst|vgaCont|Equal0~5_combout  & ( (!\vga_inst|vgaCont|y [8] & !\vga_inst|vgaCont|y [7]) ) ) )

	.dataa(!\vga_inst|vgaCont|y [8]),
	.datab(!\vga_inst|vgaCont|Add1~17_sumout ),
	.datac(!\vga_inst|vgaCont|y [7]),
	.datad(!\vga_inst|vgaCont|Add1~21_sumout ),
	.datae(!\vga_inst|vgaCont|Equal0~6_combout ),
	.dataf(!\vga_inst|vgaCont|Equal0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|vgaCont|always0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vgaCont|always0~4 .extended_lut = "off";
defparam \vga_inst|vgaCont|always0~4 .lut_mask = 64'hA0A0A0A0A0A0CC00;
defparam \vga_inst|vgaCont|always0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y70_N45
cyclonev_lcell_comb \vga_inst|vgaCont|always0~2 (
// Equation(s):
// \vga_inst|vgaCont|always0~2_combout  = ( \vga_inst|vgaCont|y~1_combout  & ( \vga_inst|vgaCont|y [9] & ( (\vga_inst|vgaCont|Equal0~1_combout  & ((!\vga_inst|vgaCont|Add1~1_sumout ) # (\vga_inst|vgaCont|Add1~5_sumout ))) ) ) ) # ( 
// !\vga_inst|vgaCont|y~1_combout  & ( \vga_inst|vgaCont|y [9] & ( (!\vga_inst|vgaCont|Add1~1_sumout  & (\vga_inst|vgaCont|Equal0~1_combout  & !\vga_inst|vgaCont|Add1~5_sumout )) ) ) ) # ( \vga_inst|vgaCont|y~1_combout  & ( !\vga_inst|vgaCont|y [9] & ( 
// (!\vga_inst|vgaCont|Equal0~1_combout  & (!\vga_inst|vgaCont|y[0]~DUPLICATE_q )) # (\vga_inst|vgaCont|Equal0~1_combout  & (((!\vga_inst|vgaCont|Add1~1_sumout ) # (\vga_inst|vgaCont|Add1~5_sumout )))) ) ) ) # ( !\vga_inst|vgaCont|y~1_combout  & ( 
// !\vga_inst|vgaCont|y [9] & ( (!\vga_inst|vgaCont|Equal0~1_combout  & (!\vga_inst|vgaCont|y[0]~DUPLICATE_q )) # (\vga_inst|vgaCont|Equal0~1_combout  & (((!\vga_inst|vgaCont|Add1~1_sumout  & !\vga_inst|vgaCont|Add1~5_sumout )))) ) ) )

	.dataa(!\vga_inst|vgaCont|y[0]~DUPLICATE_q ),
	.datab(!\vga_inst|vgaCont|Add1~1_sumout ),
	.datac(!\vga_inst|vgaCont|Equal0~1_combout ),
	.datad(!\vga_inst|vgaCont|Add1~5_sumout ),
	.datae(!\vga_inst|vgaCont|y~1_combout ),
	.dataf(!\vga_inst|vgaCont|y [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|vgaCont|always0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vgaCont|always0~2 .extended_lut = "off";
defparam \vga_inst|vgaCont|always0~2 .lut_mask = 64'hACA0ACAF0C000C0F;
defparam \vga_inst|vgaCont|always0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y70_N6
cyclonev_lcell_comb \vga_inst|vgaCont|y~16 (
// Equation(s):
// \vga_inst|vgaCont|y~16_combout  = ( \vga_inst|vgaCont|Add1~5_sumout  & ( \vga_inst|vgaCont|Equal0~2_combout  & ( (!\vga_inst|vgaCont|Add0~1_sumout  & (\vga_inst|vgaCont|Add0~13_sumout  & (\vga_inst|vgaCont|Add0~5_sumout  & \vga_inst|vgaCont|Add0~9_sumout 
// ))) ) ) )

	.dataa(!\vga_inst|vgaCont|Add0~1_sumout ),
	.datab(!\vga_inst|vgaCont|Add0~13_sumout ),
	.datac(!\vga_inst|vgaCont|Add0~5_sumout ),
	.datad(!\vga_inst|vgaCont|Add0~9_sumout ),
	.datae(!\vga_inst|vgaCont|Add1~5_sumout ),
	.dataf(!\vga_inst|vgaCont|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|vgaCont|y~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vgaCont|y~16 .extended_lut = "off";
defparam \vga_inst|vgaCont|y~16 .lut_mask = 64'h0000000000000002;
defparam \vga_inst|vgaCont|y~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y70_N24
cyclonev_lcell_comb \vga_inst|vgaCont|y~15 (
// Equation(s):
// \vga_inst|vgaCont|y~15_combout  = ( \vga_inst|vgaCont|y [1] & ( \vga_inst|vgaCont|Equal0~2_combout  & ( ((!\vga_inst|vgaCont|Add0~13_sumout ) # ((!\vga_inst|vgaCont|Add0~5_sumout ) # (!\vga_inst|vgaCont|Add0~9_sumout ))) # (\vga_inst|vgaCont|Add0~1_sumout 
// ) ) ) ) # ( \vga_inst|vgaCont|y [1] & ( !\vga_inst|vgaCont|Equal0~2_combout  ) )

	.dataa(!\vga_inst|vgaCont|Add0~1_sumout ),
	.datab(!\vga_inst|vgaCont|Add0~13_sumout ),
	.datac(!\vga_inst|vgaCont|Add0~5_sumout ),
	.datad(!\vga_inst|vgaCont|Add0~9_sumout ),
	.datae(!\vga_inst|vgaCont|y [1]),
	.dataf(!\vga_inst|vgaCont|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|vgaCont|y~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vgaCont|y~15 .extended_lut = "off";
defparam \vga_inst|vgaCont|y~15 .lut_mask = 64'h0000FFFF0000FFFD;
defparam \vga_inst|vgaCont|y~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y70_N9
cyclonev_lcell_comb \vga_inst|vgaCont|y~14 (
// Equation(s):
// \vga_inst|vgaCont|y~14_combout  = ( \vga_inst|vgaCont|Add1~25_sumout  & ( \vga_inst|vgaCont|Equal0~2_combout  & ( (!\vga_inst|vgaCont|Add0~1_sumout  & (\vga_inst|vgaCont|Add0~13_sumout  & (\vga_inst|vgaCont|Add0~9_sumout  & \vga_inst|vgaCont|Add0~5_sumout 
// ))) ) ) )

	.dataa(!\vga_inst|vgaCont|Add0~1_sumout ),
	.datab(!\vga_inst|vgaCont|Add0~13_sumout ),
	.datac(!\vga_inst|vgaCont|Add0~9_sumout ),
	.datad(!\vga_inst|vgaCont|Add0~5_sumout ),
	.datae(!\vga_inst|vgaCont|Add1~25_sumout ),
	.dataf(!\vga_inst|vgaCont|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|vgaCont|y~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vgaCont|y~14 .extended_lut = "off";
defparam \vga_inst|vgaCont|y~14 .lut_mask = 64'h0000000000000002;
defparam \vga_inst|vgaCont|y~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y70_N27
cyclonev_lcell_comb \vga_inst|vgaCont|y~18 (
// Equation(s):
// \vga_inst|vgaCont|y~18_combout  = ( \vga_inst|vgaCont|y [2] & ( \vga_inst|vgaCont|Equal0~2_combout  & ( ((!\vga_inst|vgaCont|Add0~13_sumout ) # ((!\vga_inst|vgaCont|Add0~9_sumout ) # (!\vga_inst|vgaCont|Add0~5_sumout ))) # (\vga_inst|vgaCont|Add0~1_sumout 
// ) ) ) ) # ( \vga_inst|vgaCont|y [2] & ( !\vga_inst|vgaCont|Equal0~2_combout  ) )

	.dataa(!\vga_inst|vgaCont|Add0~1_sumout ),
	.datab(!\vga_inst|vgaCont|Add0~13_sumout ),
	.datac(!\vga_inst|vgaCont|Add0~9_sumout ),
	.datad(!\vga_inst|vgaCont|Add0~5_sumout ),
	.datae(!\vga_inst|vgaCont|y [2]),
	.dataf(!\vga_inst|vgaCont|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|vgaCont|y~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vgaCont|y~18 .extended_lut = "off";
defparam \vga_inst|vgaCont|y~18 .lut_mask = 64'h0000FFFF0000FFFD;
defparam \vga_inst|vgaCont|y~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y70_N36
cyclonev_lcell_comb \vga_inst|vgaCont|y~17 (
// Equation(s):
// \vga_inst|vgaCont|y~17_combout  = ( !\vga_inst|vgaCont|Add0~1_sumout  & ( \vga_inst|vgaCont|Equal0~2_combout  & ( (\vga_inst|vgaCont|Add0~13_sumout  & (\vga_inst|vgaCont|Add1~29_sumout  & (\vga_inst|vgaCont|Add0~5_sumout  & \vga_inst|vgaCont|Add0~9_sumout 
// ))) ) ) )

	.dataa(!\vga_inst|vgaCont|Add0~13_sumout ),
	.datab(!\vga_inst|vgaCont|Add1~29_sumout ),
	.datac(!\vga_inst|vgaCont|Add0~5_sumout ),
	.datad(!\vga_inst|vgaCont|Add0~9_sumout ),
	.datae(!\vga_inst|vgaCont|Add0~1_sumout ),
	.dataf(!\vga_inst|vgaCont|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|vgaCont|y~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vgaCont|y~17 .extended_lut = "off";
defparam \vga_inst|vgaCont|y~17 .lut_mask = 64'h0000000000010000;
defparam \vga_inst|vgaCont|y~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y70_N54
cyclonev_lcell_comb \vga_inst|vgaCont|always0~0 (
// Equation(s):
// \vga_inst|vgaCont|always0~0_combout  = ( \vga_inst|vgaCont|y~18_combout  & ( \vga_inst|vgaCont|y~17_combout  & ( (\vga_inst|vgaCont|y~1_combout  & (\vga_inst|vgaCont|y~16_combout  & (!\vga_inst|vgaCont|y~15_combout  & !\vga_inst|vgaCont|y~14_combout ))) ) 
// ) ) # ( !\vga_inst|vgaCont|y~18_combout  & ( \vga_inst|vgaCont|y~17_combout  & ( (\vga_inst|vgaCont|y~1_combout  & (\vga_inst|vgaCont|y~16_combout  & (!\vga_inst|vgaCont|y~15_combout  & !\vga_inst|vgaCont|y~14_combout ))) ) ) ) # ( 
// \vga_inst|vgaCont|y~18_combout  & ( !\vga_inst|vgaCont|y~17_combout  & ( (\vga_inst|vgaCont|y~1_combout  & (\vga_inst|vgaCont|y~16_combout  & (!\vga_inst|vgaCont|y~15_combout  & !\vga_inst|vgaCont|y~14_combout ))) ) ) ) # ( !\vga_inst|vgaCont|y~18_combout 
//  & ( !\vga_inst|vgaCont|y~17_combout  & ( (!\vga_inst|vgaCont|y~15_combout  & !\vga_inst|vgaCont|y~14_combout ) ) ) )

	.dataa(!\vga_inst|vgaCont|y~1_combout ),
	.datab(!\vga_inst|vgaCont|y~16_combout ),
	.datac(!\vga_inst|vgaCont|y~15_combout ),
	.datad(!\vga_inst|vgaCont|y~14_combout ),
	.datae(!\vga_inst|vgaCont|y~18_combout ),
	.dataf(!\vga_inst|vgaCont|y~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|vgaCont|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vgaCont|always0~0 .extended_lut = "off";
defparam \vga_inst|vgaCont|always0~0 .lut_mask = 64'hF000100010001000;
defparam \vga_inst|vgaCont|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y70_N48
cyclonev_lcell_comb \vga_inst|vgaCont|always0~5 (
// Equation(s):
// \vga_inst|vgaCont|always0~5_combout  = ( !\vga_inst|vgaCont|y~3_combout  & ( \vga_inst|vgaCont|always0~0_combout  & ( (\vga_inst|vgaCont|always0~3_combout  & (\vga_inst|vgaCont|always0~1_combout  & (\vga_inst|vgaCont|always0~4_combout  & 
// \vga_inst|vgaCont|always0~2_combout ))) ) ) )

	.dataa(!\vga_inst|vgaCont|always0~3_combout ),
	.datab(!\vga_inst|vgaCont|always0~1_combout ),
	.datac(!\vga_inst|vgaCont|always0~4_combout ),
	.datad(!\vga_inst|vgaCont|always0~2_combout ),
	.datae(!\vga_inst|vgaCont|y~3_combout ),
	.dataf(!\vga_inst|vgaCont|always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|vgaCont|always0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vgaCont|always0~5 .extended_lut = "off";
defparam \vga_inst|vgaCont|always0~5 .lut_mask = 64'h0000000000010000;
defparam \vga_inst|vgaCont|always0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y70_N48
cyclonev_lcell_comb \vga_inst|vgaCont|always0~8 (
// Equation(s):
// \vga_inst|vgaCont|always0~8_combout  = ( \vga_inst|vgaCont|Add0~13_sumout  & ( \vga_inst|vgaCont|Equal0~0_combout  & ( (\vga_inst|vgaCont|Add0~9_sumout  & (!\vga_inst|vgaCont|Add0~1_sumout  & (\vga_inst|vgaCont|Add0~5_sumout  & 
// !\vga_inst|vgaCont|Add0~17_sumout ))) ) ) ) # ( !\vga_inst|vgaCont|Add0~13_sumout  & ( \vga_inst|vgaCont|Equal0~0_combout  & ( (!\vga_inst|vgaCont|Add0~9_sumout  & (!\vga_inst|vgaCont|Add0~1_sumout  & (!\vga_inst|vgaCont|Add0~5_sumout  & 
// !\vga_inst|vgaCont|Add0~17_sumout ))) ) ) )

	.dataa(!\vga_inst|vgaCont|Add0~9_sumout ),
	.datab(!\vga_inst|vgaCont|Add0~1_sumout ),
	.datac(!\vga_inst|vgaCont|Add0~5_sumout ),
	.datad(!\vga_inst|vgaCont|Add0~17_sumout ),
	.datae(!\vga_inst|vgaCont|Add0~13_sumout ),
	.dataf(!\vga_inst|vgaCont|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|vgaCont|always0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vgaCont|always0~8 .extended_lut = "off";
defparam \vga_inst|vgaCont|always0~8 .lut_mask = 64'h0000000080000400;
defparam \vga_inst|vgaCont|always0~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y70_N54
cyclonev_lcell_comb \vga_inst|vgaCont|always0~9 (
// Equation(s):
// \vga_inst|vgaCont|always0~9_combout  = ( !\vga_inst|vgaCont|y~10_combout  & ( (!\vga_inst|vgaCont|y~9_combout  & (\vga_inst|vgaCont|always0~8_combout  & !\vga_inst|vgaCont|y~6_combout )) ) )

	.dataa(!\vga_inst|vgaCont|y~9_combout ),
	.datab(gnd),
	.datac(!\vga_inst|vgaCont|always0~8_combout ),
	.datad(!\vga_inst|vgaCont|y~6_combout ),
	.datae(gnd),
	.dataf(!\vga_inst|vgaCont|y~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|vgaCont|always0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vgaCont|always0~9 .extended_lut = "off";
defparam \vga_inst|vgaCont|always0~9 .lut_mask = 64'h0A000A0000000000;
defparam \vga_inst|vgaCont|always0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y70_N36
cyclonev_lcell_comb \vga_inst|vgaCont|y~20 (
// Equation(s):
// \vga_inst|vgaCont|y~20_combout  = ( \vga_inst|vgaCont|Equal0~3_combout  & ( \vga_inst|vgaCont|Equal0~2_combout  & ( (!\vga_inst|vgaCont|Add0~1_sumout  & ((!\vga_inst|vgaCont|Add0~13_sumout  & (!\vga_inst|vgaCont|y [9])) # (\vga_inst|vgaCont|Add0~13_sumout 
//  & ((!\vga_inst|vgaCont|Add1~1_sumout ))))) # (\vga_inst|vgaCont|Add0~1_sumout  & (!\vga_inst|vgaCont|y [9])) ) ) ) # ( !\vga_inst|vgaCont|Equal0~3_combout  & ( \vga_inst|vgaCont|Equal0~2_combout  & ( !\vga_inst|vgaCont|y [9] ) ) ) # ( 
// \vga_inst|vgaCont|Equal0~3_combout  & ( !\vga_inst|vgaCont|Equal0~2_combout  & ( !\vga_inst|vgaCont|y [9] ) ) ) # ( !\vga_inst|vgaCont|Equal0~3_combout  & ( !\vga_inst|vgaCont|Equal0~2_combout  & ( !\vga_inst|vgaCont|y [9] ) ) )

	.dataa(!\vga_inst|vgaCont|Add0~1_sumout ),
	.datab(!\vga_inst|vgaCont|y [9]),
	.datac(!\vga_inst|vgaCont|Add1~1_sumout ),
	.datad(!\vga_inst|vgaCont|Add0~13_sumout ),
	.datae(!\vga_inst|vgaCont|Equal0~3_combout ),
	.dataf(!\vga_inst|vgaCont|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|vgaCont|y~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vgaCont|y~20 .extended_lut = "off";
defparam \vga_inst|vgaCont|y~20 .lut_mask = 64'hCCCCCCCCCCCCCCE4;
defparam \vga_inst|vgaCont|y~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y70_N43
dffeas \vga_inst|vgaCont|y[3] (
	.clk(\vga_inst|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\vga_inst|vgaCont|y~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vgaCont|y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vgaCont|y[3] .is_wysiwyg = "true";
defparam \vga_inst|vgaCont|y[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y70_N0
cyclonev_lcell_comb \vga_inst|vgaCont|y~21 (
// Equation(s):
// \vga_inst|vgaCont|y~21_combout  = ( \vga_inst|vgaCont|y [3] & ( \vga_inst|vgaCont|Add1~33_sumout  ) ) # ( !\vga_inst|vgaCont|y [3] & ( \vga_inst|vgaCont|Add1~33_sumout  & ( (\vga_inst|vgaCont|Equal0~2_combout  & (\vga_inst|vgaCont|Add0~13_sumout  & 
// (!\vga_inst|vgaCont|Add0~1_sumout  & \vga_inst|vgaCont|Equal0~3_combout ))) ) ) ) # ( \vga_inst|vgaCont|y [3] & ( !\vga_inst|vgaCont|Add1~33_sumout  & ( (!\vga_inst|vgaCont|Equal0~2_combout ) # ((!\vga_inst|vgaCont|Add0~13_sumout ) # 
// ((!\vga_inst|vgaCont|Equal0~3_combout ) # (\vga_inst|vgaCont|Add0~1_sumout ))) ) ) )

	.dataa(!\vga_inst|vgaCont|Equal0~2_combout ),
	.datab(!\vga_inst|vgaCont|Add0~13_sumout ),
	.datac(!\vga_inst|vgaCont|Add0~1_sumout ),
	.datad(!\vga_inst|vgaCont|Equal0~3_combout ),
	.datae(!\vga_inst|vgaCont|y [3]),
	.dataf(!\vga_inst|vgaCont|Add1~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|vgaCont|y~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vgaCont|y~21 .extended_lut = "off";
defparam \vga_inst|vgaCont|y~21 .lut_mask = 64'h0000FFEF0010FFFF;
defparam \vga_inst|vgaCont|y~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y70_N18
cyclonev_lcell_comb \vga_inst|vgaCont|always0~7 (
// Equation(s):
// \vga_inst|vgaCont|always0~7_combout  = ( \vga_inst|vgaCont|y~21_combout  & ( \vga_inst|vgaCont|y [0] & ( (\vga_inst|vgaCont|y~1_combout  & (\vga_inst|vgaCont|Add1~5_sumout  & \vga_inst|vgaCont|Equal0~1_combout )) ) ) ) # ( !\vga_inst|vgaCont|y~21_combout  
// & ( \vga_inst|vgaCont|y [0] & ( (\vga_inst|vgaCont|Equal0~1_combout  & ((!\vga_inst|vgaCont|Add1~5_sumout  & ((\vga_inst|vgaCont|y~20_combout ))) # (\vga_inst|vgaCont|Add1~5_sumout  & (\vga_inst|vgaCont|y~1_combout )))) ) ) ) # ( 
// \vga_inst|vgaCont|y~21_combout  & ( !\vga_inst|vgaCont|y [0] & ( (\vga_inst|vgaCont|y~1_combout  & (\vga_inst|vgaCont|Add1~5_sumout  & \vga_inst|vgaCont|Equal0~1_combout )) ) ) ) # ( !\vga_inst|vgaCont|y~21_combout  & ( !\vga_inst|vgaCont|y [0] & ( 
// (!\vga_inst|vgaCont|Add1~5_sumout  & (((\vga_inst|vgaCont|y~20_combout )))) # (\vga_inst|vgaCont|Add1~5_sumout  & ((!\vga_inst|vgaCont|Equal0~1_combout  & ((\vga_inst|vgaCont|y~20_combout ))) # (\vga_inst|vgaCont|Equal0~1_combout  & 
// (\vga_inst|vgaCont|y~1_combout )))) ) ) )

	.dataa(!\vga_inst|vgaCont|y~1_combout ),
	.datab(!\vga_inst|vgaCont|Add1~5_sumout ),
	.datac(!\vga_inst|vgaCont|y~20_combout ),
	.datad(!\vga_inst|vgaCont|Equal0~1_combout ),
	.datae(!\vga_inst|vgaCont|y~21_combout ),
	.dataf(!\vga_inst|vgaCont|y [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|vgaCont|always0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vgaCont|always0~7 .extended_lut = "off";
defparam \vga_inst|vgaCont|always0~7 .lut_mask = 64'h0F1D0011001D0011;
defparam \vga_inst|vgaCont|always0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y70_N3
cyclonev_lcell_comb \vga_inst|vgaCont|y~19 (
// Equation(s):
// \vga_inst|vgaCont|y~19_combout  = ( \vga_inst|vgaCont|y [2] & ( \vga_inst|vgaCont|Add1~29_sumout  ) ) # ( !\vga_inst|vgaCont|y [2] & ( \vga_inst|vgaCont|Add1~29_sumout  & ( (\vga_inst|vgaCont|Equal0~2_combout  & (\vga_inst|vgaCont|Add0~13_sumout  & 
// (\vga_inst|vgaCont|Equal0~3_combout  & !\vga_inst|vgaCont|Add0~1_sumout ))) ) ) ) # ( \vga_inst|vgaCont|y [2] & ( !\vga_inst|vgaCont|Add1~29_sumout  & ( (!\vga_inst|vgaCont|Equal0~2_combout ) # ((!\vga_inst|vgaCont|Add0~13_sumout ) # 
// ((!\vga_inst|vgaCont|Equal0~3_combout ) # (\vga_inst|vgaCont|Add0~1_sumout ))) ) ) )

	.dataa(!\vga_inst|vgaCont|Equal0~2_combout ),
	.datab(!\vga_inst|vgaCont|Add0~13_sumout ),
	.datac(!\vga_inst|vgaCont|Equal0~3_combout ),
	.datad(!\vga_inst|vgaCont|Add0~1_sumout ),
	.datae(!\vga_inst|vgaCont|y [2]),
	.dataf(!\vga_inst|vgaCont|Add1~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|vgaCont|y~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vgaCont|y~19 .extended_lut = "off";
defparam \vga_inst|vgaCont|y~19 .lut_mask = 64'h0000FEFF0100FFFF;
defparam \vga_inst|vgaCont|y~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y70_N12
cyclonev_lcell_comb \vga_inst|vgaCont|readAddress[1]~0 (
// Equation(s):
// \vga_inst|vgaCont|readAddress[1]~0_combout  = ( \vga_inst|vgaCont|y~7_combout  & ( (\vga_inst|vgaCont|y~21_combout  & ((!\vga_inst|vgaCont|y~1_combout ) # (!\vga_inst|vgaCont|y~16_combout ))) ) ) # ( !\vga_inst|vgaCont|y~7_combout  & ( 
// (\vga_inst|vgaCont|y~21_combout  & (\vga_inst|vgaCont|y~19_combout  & ((!\vga_inst|vgaCont|y~1_combout ) # (!\vga_inst|vgaCont|y~16_combout )))) ) )

	.dataa(!\vga_inst|vgaCont|y~1_combout ),
	.datab(!\vga_inst|vgaCont|y~16_combout ),
	.datac(!\vga_inst|vgaCont|y~21_combout ),
	.datad(!\vga_inst|vgaCont|y~19_combout ),
	.datae(gnd),
	.dataf(!\vga_inst|vgaCont|y~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|vgaCont|readAddress[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vgaCont|readAddress[1]~0 .extended_lut = "off";
defparam \vga_inst|vgaCont|readAddress[1]~0 .lut_mask = 64'h000E000E0E0E0E0E;
defparam \vga_inst|vgaCont|readAddress[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y70_N18
cyclonev_lcell_comb \vga_inst|vgaCont|readAddress[1]~2 (
// Equation(s):
// \vga_inst|vgaCont|readAddress[1]~2_combout  = ( \vga_inst|vgaCont|Add0~29_sumout  & ( (\vga_inst|vgaCont|Add0~25_sumout  & ((\vga_inst|vgaCont|Add0~37_sumout ) # (\vga_inst|vgaCont|Add0~33_sumout ))) ) )

	.dataa(gnd),
	.datab(!\vga_inst|vgaCont|Add0~25_sumout ),
	.datac(!\vga_inst|vgaCont|Add0~33_sumout ),
	.datad(!\vga_inst|vgaCont|Add0~37_sumout ),
	.datae(gnd),
	.dataf(!\vga_inst|vgaCont|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|vgaCont|readAddress[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vgaCont|readAddress[1]~2 .extended_lut = "off";
defparam \vga_inst|vgaCont|readAddress[1]~2 .lut_mask = 64'h0000000003330333;
defparam \vga_inst|vgaCont|readAddress[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y69_N30
cyclonev_lcell_comb \vga_inst|vgaCont|readAddress[1]~3 (
// Equation(s):
// \vga_inst|vgaCont|readAddress[1]~3_combout  = ( !\vga_inst|vgaCont|Add0~13_sumout  & ( \vga_inst|vgaCont|readAddress[1]~2_combout  & ( (!\vga_inst|vgaCont|Add0~9_sumout  & ((!\vga_inst|vgaCont|Add0~17_sumout ) # ((!\vga_inst|vgaCont|Add0~5_sumout ) # 
// (!\vga_inst|vgaCont|Add0~1_sumout )))) ) ) ) # ( !\vga_inst|vgaCont|Add0~13_sumout  & ( !\vga_inst|vgaCont|readAddress[1]~2_combout  & ( !\vga_inst|vgaCont|Add0~9_sumout  ) ) )

	.dataa(!\vga_inst|vgaCont|Add0~17_sumout ),
	.datab(!\vga_inst|vgaCont|Add0~5_sumout ),
	.datac(!\vga_inst|vgaCont|Add0~9_sumout ),
	.datad(!\vga_inst|vgaCont|Add0~1_sumout ),
	.datae(!\vga_inst|vgaCont|Add0~13_sumout ),
	.dataf(!\vga_inst|vgaCont|readAddress[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|vgaCont|readAddress[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vgaCont|readAddress[1]~3 .extended_lut = "off";
defparam \vga_inst|vgaCont|readAddress[1]~3 .lut_mask = 64'hF0F00000F0E00000;
defparam \vga_inst|vgaCont|readAddress[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y69_N18
cyclonev_lcell_comb \vga_inst|vgaCont|readAddress[1]~4 (
// Equation(s):
// \vga_inst|vgaCont|readAddress[1]~4_combout  = ( \vga_inst|vgaCont|y~10_combout  & ( \vga_inst|vgaCont|y~20_combout  & ( (\vga_inst|vgaCont|Add1~5_sumout  & (\vga_inst|vgaCont|Equal0~1_combout  & \vga_inst|vgaCont|y~1_combout )) ) ) ) # ( 
// !\vga_inst|vgaCont|y~10_combout  & ( \vga_inst|vgaCont|y~20_combout  & ( (\vga_inst|vgaCont|Equal0~1_combout ) # (\vga_inst|vgaCont|readAddress[1]~3_combout ) ) ) ) # ( \vga_inst|vgaCont|y~10_combout  & ( !\vga_inst|vgaCont|y~20_combout  & ( 
// (\vga_inst|vgaCont|Add1~5_sumout  & (\vga_inst|vgaCont|Equal0~1_combout  & \vga_inst|vgaCont|y~1_combout )) ) ) ) # ( !\vga_inst|vgaCont|y~10_combout  & ( !\vga_inst|vgaCont|y~20_combout  & ( (\vga_inst|vgaCont|Add1~5_sumout  & 
// (\vga_inst|vgaCont|Equal0~1_combout  & \vga_inst|vgaCont|y~1_combout )) ) ) )

	.dataa(!\vga_inst|vgaCont|Add1~5_sumout ),
	.datab(!\vga_inst|vgaCont|readAddress[1]~3_combout ),
	.datac(!\vga_inst|vgaCont|Equal0~1_combout ),
	.datad(!\vga_inst|vgaCont|y~1_combout ),
	.datae(!\vga_inst|vgaCont|y~10_combout ),
	.dataf(!\vga_inst|vgaCont|y~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|vgaCont|readAddress[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vgaCont|readAddress[1]~4 .extended_lut = "off";
defparam \vga_inst|vgaCont|readAddress[1]~4 .lut_mask = 64'h000500053F3F0005;
defparam \vga_inst|vgaCont|readAddress[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y70_N57
cyclonev_lcell_comb \vga_inst|vgaCont|readAddress[1]~1 (
// Equation(s):
// \vga_inst|vgaCont|readAddress[1]~1_combout  = ( \vga_inst|vgaCont|y~4_combout  & ( (\vga_inst|vgaCont|y~9_combout  & (\vga_inst|vgaCont|y~6_combout  & \vga_inst|vgaCont|y~5_combout )) ) )

	.dataa(!\vga_inst|vgaCont|y~9_combout ),
	.datab(gnd),
	.datac(!\vga_inst|vgaCont|y~6_combout ),
	.datad(!\vga_inst|vgaCont|y~5_combout ),
	.datae(gnd),
	.dataf(!\vga_inst|vgaCont|y~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|vgaCont|readAddress[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vgaCont|readAddress[1]~1 .extended_lut = "off";
defparam \vga_inst|vgaCont|readAddress[1]~1 .lut_mask = 64'h0000000000050005;
defparam \vga_inst|vgaCont|readAddress[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y70_N30
cyclonev_lcell_comb \vga_inst|vgaCont|always0~6 (
// Equation(s):
// \vga_inst|vgaCont|always0~6_combout  = ( !\vga_inst|vgaCont|y~5_combout  & ( !\vga_inst|vgaCont|y~4_combout  & ( (!\vga_inst|vgaCont|y~7_combout  & ((!\vga_inst|vgaCont|y~19_combout ) # ((\vga_inst|vgaCont|y~1_combout  & \vga_inst|vgaCont|y~16_combout 
// )))) ) ) )

	.dataa(!\vga_inst|vgaCont|y~1_combout ),
	.datab(!\vga_inst|vgaCont|y~16_combout ),
	.datac(!\vga_inst|vgaCont|y~19_combout ),
	.datad(!\vga_inst|vgaCont|y~7_combout ),
	.datae(!\vga_inst|vgaCont|y~5_combout ),
	.dataf(!\vga_inst|vgaCont|y~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|vgaCont|always0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vgaCont|always0~6 .extended_lut = "off";
defparam \vga_inst|vgaCont|always0~6 .lut_mask = 64'hF100000000000000;
defparam \vga_inst|vgaCont|always0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y70_N54
cyclonev_lcell_comb \vga_inst|vgaCont|readAddress[1]~5 (
// Equation(s):
// \vga_inst|vgaCont|readAddress[1]~5_combout  = ( \vga_inst|vgaCont|readAddress[1]~1_combout  & ( \vga_inst|vgaCont|always0~6_combout  & ( (!\vga_inst|vgaCont|always0~9_combout  & (((!\vga_inst|vgaCont|readAddress[1]~0_combout  & 
// \vga_inst|vgaCont|readAddress[1]~4_combout )))) # (\vga_inst|vgaCont|always0~9_combout  & (((!\vga_inst|vgaCont|readAddress[1]~0_combout  & \vga_inst|vgaCont|readAddress[1]~4_combout )) # (\vga_inst|vgaCont|always0~7_combout ))) ) ) ) # ( 
// !\vga_inst|vgaCont|readAddress[1]~1_combout  & ( \vga_inst|vgaCont|always0~6_combout  & ( ((\vga_inst|vgaCont|always0~9_combout  & \vga_inst|vgaCont|always0~7_combout )) # (\vga_inst|vgaCont|readAddress[1]~4_combout ) ) ) ) # ( 
// \vga_inst|vgaCont|readAddress[1]~1_combout  & ( !\vga_inst|vgaCont|always0~6_combout  & ( (!\vga_inst|vgaCont|readAddress[1]~0_combout  & \vga_inst|vgaCont|readAddress[1]~4_combout ) ) ) ) # ( !\vga_inst|vgaCont|readAddress[1]~1_combout  & ( 
// !\vga_inst|vgaCont|always0~6_combout  & ( \vga_inst|vgaCont|readAddress[1]~4_combout  ) ) )

	.dataa(!\vga_inst|vgaCont|always0~9_combout ),
	.datab(!\vga_inst|vgaCont|always0~7_combout ),
	.datac(!\vga_inst|vgaCont|readAddress[1]~0_combout ),
	.datad(!\vga_inst|vgaCont|readAddress[1]~4_combout ),
	.datae(!\vga_inst|vgaCont|readAddress[1]~1_combout ),
	.dataf(!\vga_inst|vgaCont|always0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|vgaCont|readAddress[1]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vgaCont|readAddress[1]~5 .extended_lut = "off";
defparam \vga_inst|vgaCont|readAddress[1]~5 .lut_mask = 64'h00FF00F011FF11F1;
defparam \vga_inst|vgaCont|readAddress[1]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y70_N1
dffeas \vga_inst|vgaCont|readAddress[0] (
	.clk(\vga_inst|vgapll|toggle~q ),
	.d(\vga_inst|vgaCont|Add2~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|vgaCont|always0~5_combout ),
	.sload(gnd),
	.ena(\vga_inst|vgaCont|readAddress[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vgaCont|readAddress [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vgaCont|readAddress[0] .is_wysiwyg = "true";
defparam \vga_inst|vgaCont|readAddress[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y70_N3
cyclonev_lcell_comb \vga_inst|vgaCont|Add2~17 (
// Equation(s):
// \vga_inst|vgaCont|Add2~17_sumout  = SUM(( \vga_inst|vgaCont|readAddress [1] ) + ( GND ) + ( \vga_inst|vgaCont|Add2~14  ))
// \vga_inst|vgaCont|Add2~18  = CARRY(( \vga_inst|vgaCont|readAddress [1] ) + ( GND ) + ( \vga_inst|vgaCont|Add2~14  ))

	.dataa(!\vga_inst|vgaCont|readAddress [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|vgaCont|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|vgaCont|Add2~17_sumout ),
	.cout(\vga_inst|vgaCont|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vgaCont|Add2~17 .extended_lut = "off";
defparam \vga_inst|vgaCont|Add2~17 .lut_mask = 64'h0000FFFF00005555;
defparam \vga_inst|vgaCont|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y70_N4
dffeas \vga_inst|vgaCont|readAddress[1] (
	.clk(\vga_inst|vgapll|toggle~q ),
	.d(\vga_inst|vgaCont|Add2~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|vgaCont|always0~5_combout ),
	.sload(gnd),
	.ena(\vga_inst|vgaCont|readAddress[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vgaCont|readAddress [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vgaCont|readAddress[1] .is_wysiwyg = "true";
defparam \vga_inst|vgaCont|readAddress[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y70_N6
cyclonev_lcell_comb \vga_inst|vgaCont|Add2~21 (
// Equation(s):
// \vga_inst|vgaCont|Add2~21_sumout  = SUM(( \vga_inst|vgaCont|readAddress [2] ) + ( GND ) + ( \vga_inst|vgaCont|Add2~18  ))
// \vga_inst|vgaCont|Add2~22  = CARRY(( \vga_inst|vgaCont|readAddress [2] ) + ( GND ) + ( \vga_inst|vgaCont|Add2~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|vgaCont|readAddress [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|vgaCont|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|vgaCont|Add2~21_sumout ),
	.cout(\vga_inst|vgaCont|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vgaCont|Add2~21 .extended_lut = "off";
defparam \vga_inst|vgaCont|Add2~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_inst|vgaCont|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y70_N8
dffeas \vga_inst|vgaCont|readAddress[2] (
	.clk(\vga_inst|vgapll|toggle~q ),
	.d(\vga_inst|vgaCont|Add2~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|vgaCont|always0~5_combout ),
	.sload(gnd),
	.ena(\vga_inst|vgaCont|readAddress[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vgaCont|readAddress [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vgaCont|readAddress[2] .is_wysiwyg = "true";
defparam \vga_inst|vgaCont|readAddress[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y70_N9
cyclonev_lcell_comb \vga_inst|vgaCont|Add2~25 (
// Equation(s):
// \vga_inst|vgaCont|Add2~25_sumout  = SUM(( \vga_inst|vgaCont|readAddress [3] ) + ( GND ) + ( \vga_inst|vgaCont|Add2~22  ))
// \vga_inst|vgaCont|Add2~26  = CARRY(( \vga_inst|vgaCont|readAddress [3] ) + ( GND ) + ( \vga_inst|vgaCont|Add2~22  ))

	.dataa(!\vga_inst|vgaCont|readAddress [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|vgaCont|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|vgaCont|Add2~25_sumout ),
	.cout(\vga_inst|vgaCont|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vgaCont|Add2~25 .extended_lut = "off";
defparam \vga_inst|vgaCont|Add2~25 .lut_mask = 64'h0000FFFF00005555;
defparam \vga_inst|vgaCont|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y70_N10
dffeas \vga_inst|vgaCont|readAddress[3] (
	.clk(\vga_inst|vgapll|toggle~q ),
	.d(\vga_inst|vgaCont|Add2~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|vgaCont|always0~5_combout ),
	.sload(gnd),
	.ena(\vga_inst|vgaCont|readAddress[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vgaCont|readAddress [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vgaCont|readAddress[3] .is_wysiwyg = "true";
defparam \vga_inst|vgaCont|readAddress[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y70_N12
cyclonev_lcell_comb \vga_inst|vgaCont|Add2~29 (
// Equation(s):
// \vga_inst|vgaCont|Add2~29_sumout  = SUM(( \vga_inst|vgaCont|readAddress [4] ) + ( GND ) + ( \vga_inst|vgaCont|Add2~26  ))
// \vga_inst|vgaCont|Add2~30  = CARRY(( \vga_inst|vgaCont|readAddress [4] ) + ( GND ) + ( \vga_inst|vgaCont|Add2~26  ))

	.dataa(gnd),
	.datab(!\vga_inst|vgaCont|readAddress [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|vgaCont|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|vgaCont|Add2~29_sumout ),
	.cout(\vga_inst|vgaCont|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vgaCont|Add2~29 .extended_lut = "off";
defparam \vga_inst|vgaCont|Add2~29 .lut_mask = 64'h0000FFFF00003333;
defparam \vga_inst|vgaCont|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y70_N13
dffeas \vga_inst|vgaCont|readAddress[4] (
	.clk(\vga_inst|vgapll|toggle~q ),
	.d(\vga_inst|vgaCont|Add2~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|vgaCont|always0~5_combout ),
	.sload(gnd),
	.ena(\vga_inst|vgaCont|readAddress[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vgaCont|readAddress [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vgaCont|readAddress[4] .is_wysiwyg = "true";
defparam \vga_inst|vgaCont|readAddress[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y70_N15
cyclonev_lcell_comb \vga_inst|vgaCont|Add2~33 (
// Equation(s):
// \vga_inst|vgaCont|Add2~33_sumout  = SUM(( \vga_inst|vgaCont|readAddress [5] ) + ( GND ) + ( \vga_inst|vgaCont|Add2~30  ))
// \vga_inst|vgaCont|Add2~34  = CARRY(( \vga_inst|vgaCont|readAddress [5] ) + ( GND ) + ( \vga_inst|vgaCont|Add2~30  ))

	.dataa(!\vga_inst|vgaCont|readAddress [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|vgaCont|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|vgaCont|Add2~33_sumout ),
	.cout(\vga_inst|vgaCont|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vgaCont|Add2~33 .extended_lut = "off";
defparam \vga_inst|vgaCont|Add2~33 .lut_mask = 64'h0000FFFF00005555;
defparam \vga_inst|vgaCont|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y70_N17
dffeas \vga_inst|vgaCont|readAddress[5] (
	.clk(\vga_inst|vgapll|toggle~q ),
	.d(\vga_inst|vgaCont|Add2~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|vgaCont|always0~5_combout ),
	.sload(gnd),
	.ena(\vga_inst|vgaCont|readAddress[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vgaCont|readAddress [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vgaCont|readAddress[5] .is_wysiwyg = "true";
defparam \vga_inst|vgaCont|readAddress[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y70_N18
cyclonev_lcell_comb \vga_inst|vgaCont|Add2~37 (
// Equation(s):
// \vga_inst|vgaCont|Add2~37_sumout  = SUM(( \vga_inst|vgaCont|readAddress [6] ) + ( GND ) + ( \vga_inst|vgaCont|Add2~34  ))
// \vga_inst|vgaCont|Add2~38  = CARRY(( \vga_inst|vgaCont|readAddress [6] ) + ( GND ) + ( \vga_inst|vgaCont|Add2~34  ))

	.dataa(gnd),
	.datab(!\vga_inst|vgaCont|readAddress [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|vgaCont|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|vgaCont|Add2~37_sumout ),
	.cout(\vga_inst|vgaCont|Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vgaCont|Add2~37 .extended_lut = "off";
defparam \vga_inst|vgaCont|Add2~37 .lut_mask = 64'h0000FFFF00003333;
defparam \vga_inst|vgaCont|Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y70_N19
dffeas \vga_inst|vgaCont|readAddress[6] (
	.clk(\vga_inst|vgapll|toggle~q ),
	.d(\vga_inst|vgaCont|Add2~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|vgaCont|always0~5_combout ),
	.sload(gnd),
	.ena(\vga_inst|vgaCont|readAddress[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vgaCont|readAddress [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vgaCont|readAddress[6] .is_wysiwyg = "true";
defparam \vga_inst|vgaCont|readAddress[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y70_N21
cyclonev_lcell_comb \vga_inst|vgaCont|Add2~41 (
// Equation(s):
// \vga_inst|vgaCont|Add2~41_sumout  = SUM(( \vga_inst|vgaCont|readAddress [7] ) + ( GND ) + ( \vga_inst|vgaCont|Add2~38  ))
// \vga_inst|vgaCont|Add2~42  = CARRY(( \vga_inst|vgaCont|readAddress [7] ) + ( GND ) + ( \vga_inst|vgaCont|Add2~38  ))

	.dataa(!\vga_inst|vgaCont|readAddress [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|vgaCont|Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|vgaCont|Add2~41_sumout ),
	.cout(\vga_inst|vgaCont|Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vgaCont|Add2~41 .extended_lut = "off";
defparam \vga_inst|vgaCont|Add2~41 .lut_mask = 64'h0000FFFF00005555;
defparam \vga_inst|vgaCont|Add2~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y70_N22
dffeas \vga_inst|vgaCont|readAddress[7] (
	.clk(\vga_inst|vgapll|toggle~q ),
	.d(\vga_inst|vgaCont|Add2~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|vgaCont|always0~5_combout ),
	.sload(gnd),
	.ena(\vga_inst|vgaCont|readAddress[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vgaCont|readAddress [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vgaCont|readAddress[7] .is_wysiwyg = "true";
defparam \vga_inst|vgaCont|readAddress[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y70_N24
cyclonev_lcell_comb \vga_inst|vgaCont|Add2~45 (
// Equation(s):
// \vga_inst|vgaCont|Add2~45_sumout  = SUM(( \vga_inst|vgaCont|readAddress [8] ) + ( GND ) + ( \vga_inst|vgaCont|Add2~42  ))
// \vga_inst|vgaCont|Add2~46  = CARRY(( \vga_inst|vgaCont|readAddress [8] ) + ( GND ) + ( \vga_inst|vgaCont|Add2~42  ))

	.dataa(gnd),
	.datab(!\vga_inst|vgaCont|readAddress [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|vgaCont|Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|vgaCont|Add2~45_sumout ),
	.cout(\vga_inst|vgaCont|Add2~46 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vgaCont|Add2~45 .extended_lut = "off";
defparam \vga_inst|vgaCont|Add2~45 .lut_mask = 64'h0000FFFF00003333;
defparam \vga_inst|vgaCont|Add2~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y70_N25
dffeas \vga_inst|vgaCont|readAddress[8] (
	.clk(\vga_inst|vgapll|toggle~q ),
	.d(\vga_inst|vgaCont|Add2~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|vgaCont|always0~5_combout ),
	.sload(gnd),
	.ena(\vga_inst|vgaCont|readAddress[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vgaCont|readAddress [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vgaCont|readAddress[8] .is_wysiwyg = "true";
defparam \vga_inst|vgaCont|readAddress[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y70_N27
cyclonev_lcell_comb \vga_inst|vgaCont|Add2~49 (
// Equation(s):
// \vga_inst|vgaCont|Add2~49_sumout  = SUM(( \vga_inst|vgaCont|readAddress [9] ) + ( GND ) + ( \vga_inst|vgaCont|Add2~46  ))
// \vga_inst|vgaCont|Add2~50  = CARRY(( \vga_inst|vgaCont|readAddress [9] ) + ( GND ) + ( \vga_inst|vgaCont|Add2~46  ))

	.dataa(!\vga_inst|vgaCont|readAddress [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|vgaCont|Add2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|vgaCont|Add2~49_sumout ),
	.cout(\vga_inst|vgaCont|Add2~50 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vgaCont|Add2~49 .extended_lut = "off";
defparam \vga_inst|vgaCont|Add2~49 .lut_mask = 64'h0000FFFF00005555;
defparam \vga_inst|vgaCont|Add2~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y70_N28
dffeas \vga_inst|vgaCont|readAddress[9] (
	.clk(\vga_inst|vgapll|toggle~q ),
	.d(\vga_inst|vgaCont|Add2~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|vgaCont|always0~5_combout ),
	.sload(gnd),
	.ena(\vga_inst|vgaCont|readAddress[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vgaCont|readAddress [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vgaCont|readAddress[9] .is_wysiwyg = "true";
defparam \vga_inst|vgaCont|readAddress[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y70_N30
cyclonev_lcell_comb \vga_inst|vgaCont|Add2~53 (
// Equation(s):
// \vga_inst|vgaCont|Add2~53_sumout  = SUM(( \vga_inst|vgaCont|readAddress [10] ) + ( GND ) + ( \vga_inst|vgaCont|Add2~50  ))
// \vga_inst|vgaCont|Add2~54  = CARRY(( \vga_inst|vgaCont|readAddress [10] ) + ( GND ) + ( \vga_inst|vgaCont|Add2~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|vgaCont|readAddress [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|vgaCont|Add2~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|vgaCont|Add2~53_sumout ),
	.cout(\vga_inst|vgaCont|Add2~54 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vgaCont|Add2~53 .extended_lut = "off";
defparam \vga_inst|vgaCont|Add2~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_inst|vgaCont|Add2~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y70_N32
dffeas \vga_inst|vgaCont|readAddress[10] (
	.clk(\vga_inst|vgapll|toggle~q ),
	.d(\vga_inst|vgaCont|Add2~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|vgaCont|always0~5_combout ),
	.sload(gnd),
	.ena(\vga_inst|vgaCont|readAddress[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vgaCont|readAddress [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vgaCont|readAddress[10] .is_wysiwyg = "true";
defparam \vga_inst|vgaCont|readAddress[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y70_N33
cyclonev_lcell_comb \vga_inst|vgaCont|Add2~57 (
// Equation(s):
// \vga_inst|vgaCont|Add2~57_sumout  = SUM(( \vga_inst|vgaCont|readAddress [11] ) + ( GND ) + ( \vga_inst|vgaCont|Add2~54  ))
// \vga_inst|vgaCont|Add2~58  = CARRY(( \vga_inst|vgaCont|readAddress [11] ) + ( GND ) + ( \vga_inst|vgaCont|Add2~54  ))

	.dataa(gnd),
	.datab(!\vga_inst|vgaCont|readAddress [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|vgaCont|Add2~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|vgaCont|Add2~57_sumout ),
	.cout(\vga_inst|vgaCont|Add2~58 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vgaCont|Add2~57 .extended_lut = "off";
defparam \vga_inst|vgaCont|Add2~57 .lut_mask = 64'h0000FFFF00003333;
defparam \vga_inst|vgaCont|Add2~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y70_N34
dffeas \vga_inst|vgaCont|readAddress[11] (
	.clk(\vga_inst|vgapll|toggle~q ),
	.d(\vga_inst|vgaCont|Add2~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|vgaCont|always0~5_combout ),
	.sload(gnd),
	.ena(\vga_inst|vgaCont|readAddress[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vgaCont|readAddress [11]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vgaCont|readAddress[11] .is_wysiwyg = "true";
defparam \vga_inst|vgaCont|readAddress[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y70_N36
cyclonev_lcell_comb \vga_inst|vgaCont|Add2~61 (
// Equation(s):
// \vga_inst|vgaCont|Add2~61_sumout  = SUM(( \vga_inst|vgaCont|readAddress [12] ) + ( GND ) + ( \vga_inst|vgaCont|Add2~58  ))
// \vga_inst|vgaCont|Add2~62  = CARRY(( \vga_inst|vgaCont|readAddress [12] ) + ( GND ) + ( \vga_inst|vgaCont|Add2~58  ))

	.dataa(gnd),
	.datab(!\vga_inst|vgaCont|readAddress [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|vgaCont|Add2~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|vgaCont|Add2~61_sumout ),
	.cout(\vga_inst|vgaCont|Add2~62 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vgaCont|Add2~61 .extended_lut = "off";
defparam \vga_inst|vgaCont|Add2~61 .lut_mask = 64'h0000FFFF00003333;
defparam \vga_inst|vgaCont|Add2~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y70_N37
dffeas \vga_inst|vgaCont|readAddress[12] (
	.clk(\vga_inst|vgapll|toggle~q ),
	.d(\vga_inst|vgaCont|Add2~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|vgaCont|always0~5_combout ),
	.sload(gnd),
	.ena(\vga_inst|vgaCont|readAddress[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vgaCont|readAddress [12]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vgaCont|readAddress[12] .is_wysiwyg = "true";
defparam \vga_inst|vgaCont|readAddress[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y70_N39
cyclonev_lcell_comb \vga_inst|vgaCont|Add2~5 (
// Equation(s):
// \vga_inst|vgaCont|Add2~5_sumout  = SUM(( \vga_inst|vgaCont|readAddress [13] ) + ( GND ) + ( \vga_inst|vgaCont|Add2~62  ))
// \vga_inst|vgaCont|Add2~6  = CARRY(( \vga_inst|vgaCont|readAddress [13] ) + ( GND ) + ( \vga_inst|vgaCont|Add2~62  ))

	.dataa(!\vga_inst|vgaCont|readAddress [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|vgaCont|Add2~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|vgaCont|Add2~5_sumout ),
	.cout(\vga_inst|vgaCont|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vgaCont|Add2~5 .extended_lut = "off";
defparam \vga_inst|vgaCont|Add2~5 .lut_mask = 64'h0000FFFF00005555;
defparam \vga_inst|vgaCont|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y70_N40
dffeas \vga_inst|vgaCont|readAddress[13] (
	.clk(\vga_inst|vgapll|toggle~q ),
	.d(\vga_inst|vgaCont|Add2~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|vgaCont|always0~5_combout ),
	.sload(gnd),
	.ena(\vga_inst|vgaCont|readAddress[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vgaCont|readAddress [13]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vgaCont|readAddress[13] .is_wysiwyg = "true";
defparam \vga_inst|vgaCont|readAddress[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y69_N33
cyclonev_lcell_comb \dataMem_inst|altsyncram_component|auto_generated|address_reg_b[0]~feeder (
// Equation(s):
// \dataMem_inst|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout  = ( \vga_inst|vgaCont|readAddress [13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_inst|vgaCont|readAddress [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataMem_inst|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|address_reg_b[0]~feeder .extended_lut = "off";
defparam \dataMem_inst|altsyncram_component|auto_generated|address_reg_b[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dataMem_inst|altsyncram_component|auto_generated|address_reg_b[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y69_N35
dffeas \dataMem_inst|altsyncram_component|auto_generated|address_reg_b[0] (
	.clk(\vga_inst|vgapll|toggle~q ),
	.d(\dataMem_inst|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \dataMem_inst|altsyncram_component|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y70_N47
dffeas \vga_inst|vgaCont|readAddress[15] (
	.clk(\vga_inst|vgapll|toggle~q ),
	.d(\vga_inst|vgaCont|Add2~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|vgaCont|always0~5_combout ),
	.sload(gnd),
	.ena(\vga_inst|vgaCont|readAddress[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vgaCont|readAddress [15]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vgaCont|readAddress[15] .is_wysiwyg = "true";
defparam \vga_inst|vgaCont|readAddress[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y70_N42
cyclonev_lcell_comb \vga_inst|vgaCont|Add2~9 (
// Equation(s):
// \vga_inst|vgaCont|Add2~9_sumout  = SUM(( \vga_inst|vgaCont|readAddress [14] ) + ( GND ) + ( \vga_inst|vgaCont|Add2~6  ))
// \vga_inst|vgaCont|Add2~10  = CARRY(( \vga_inst|vgaCont|readAddress [14] ) + ( GND ) + ( \vga_inst|vgaCont|Add2~6  ))

	.dataa(gnd),
	.datab(!\vga_inst|vgaCont|readAddress [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|vgaCont|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|vgaCont|Add2~9_sumout ),
	.cout(\vga_inst|vgaCont|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vgaCont|Add2~9 .extended_lut = "off";
defparam \vga_inst|vgaCont|Add2~9 .lut_mask = 64'h0000FFFF00003333;
defparam \vga_inst|vgaCont|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y70_N43
dffeas \vga_inst|vgaCont|readAddress[14] (
	.clk(\vga_inst|vgapll|toggle~q ),
	.d(\vga_inst|vgaCont|Add2~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|vgaCont|always0~5_combout ),
	.sload(gnd),
	.ena(\vga_inst|vgaCont|readAddress[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vgaCont|readAddress [14]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vgaCont|readAddress[14] .is_wysiwyg = "true";
defparam \vga_inst|vgaCont|readAddress[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y70_N45
cyclonev_lcell_comb \vga_inst|vgaCont|Add2~1 (
// Equation(s):
// \vga_inst|vgaCont|Add2~1_sumout  = SUM(( \vga_inst|vgaCont|readAddress [15] ) + ( GND ) + ( \vga_inst|vgaCont|Add2~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|vgaCont|readAddress [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|vgaCont|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|vgaCont|Add2~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vgaCont|Add2~1 .extended_lut = "off";
defparam \vga_inst|vgaCont|Add2~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_inst|vgaCont|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y70_N46
dffeas \vga_inst|vgaCont|readAddress[15]~DUPLICATE (
	.clk(\vga_inst|vgapll|toggle~q ),
	.d(\vga_inst|vgaCont|Add2~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|vgaCont|always0~5_combout ),
	.sload(gnd),
	.ena(\vga_inst|vgaCont|readAddress[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vgaCont|readAddress[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vgaCont|readAddress[15]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_inst|vgaCont|readAddress[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y69_N17
dffeas \dataMem_inst|altsyncram_component|auto_generated|address_reg_b[2] (
	.clk(\vga_inst|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\vga_inst|vgaCont|readAddress[15]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|address_reg_b[2] .is_wysiwyg = "true";
defparam \dataMem_inst|altsyncram_component|auto_generated|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y69_N30
cyclonev_lcell_comb \dataMem_inst|altsyncram_component|auto_generated|address_reg_b[1]~feeder (
// Equation(s):
// \dataMem_inst|altsyncram_component|auto_generated|address_reg_b[1]~feeder_combout  = ( \vga_inst|vgaCont|readAddress [14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_inst|vgaCont|readAddress [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataMem_inst|altsyncram_component|auto_generated|address_reg_b[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|address_reg_b[1]~feeder .extended_lut = "off";
defparam \dataMem_inst|altsyncram_component|auto_generated|address_reg_b[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dataMem_inst|altsyncram_component|auto_generated|address_reg_b[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y69_N31
dffeas \dataMem_inst|altsyncram_component|auto_generated|address_reg_b[1] (
	.clk(\vga_inst|vgapll|toggle~q ),
	.d(\dataMem_inst|altsyncram_component|auto_generated|address_reg_b[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \dataMem_inst|altsyncram_component|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X17_Y74_N3
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N30
cyclonev_lcell_comb \sum_inst|Add0~1 (
// Equation(s):
// \sum_inst|Add0~1_sumout  = SUM(( \pc_inst|q [0] ) + ( VCC ) + ( !VCC ))
// \sum_inst|Add0~2  = CARRY(( \pc_inst|q [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc_inst|q [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\sum_inst|Add0~1_sumout ),
	.cout(\sum_inst|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \sum_inst|Add0~1 .extended_lut = "off";
defparam \sum_inst|Add0~1 .lut_mask = 64'h0000000000000F0F;
defparam \sum_inst|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G3
cyclonev_clkena \rst~inputCLKENA0 (
	.inclk(\rst~input_o ),
	.ena(vcc),
	.outclk(\rst~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \rst~inputCLKENA0 .clock_type = "global clock";
defparam \rst~inputCLKENA0 .disable_mode = "low";
defparam \rst~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \rst~inputCLKENA0 .ena_register_power_up = "high";
defparam \rst~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: FF_X25_Y76_N31
dffeas \fetch|pc_plus2_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\sum_inst|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|pc_plus2_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|pc_plus2_reg[0] .is_wysiwyg = "true";
defparam \fetch|pc_plus2_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y76_N36
cyclonev_lcell_comb \decode|pc_plus2_reg[0]~feeder (
// Equation(s):
// \decode|pc_plus2_reg[0]~feeder_combout  = \fetch|pc_plus2_reg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fetch|pc_plus2_reg [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|pc_plus2_reg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|pc_plus2_reg[0]~feeder .extended_lut = "off";
defparam \decode|pc_plus2_reg[0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \decode|pc_plus2_reg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y76_N37
dffeas \decode|pc_plus2_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\decode|pc_plus2_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|pc_plus2_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|pc_plus2_reg[0] .is_wysiwyg = "true";
defparam \decode|pc_plus2_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N27
cyclonev_lcell_comb \pc_inst|q[0]~feeder (
// Equation(s):
// \pc_inst|q[0]~feeder_combout  = \decode|pc_plus2_reg [0]

	.dataa(!\decode|pc_plus2_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_inst|q[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_inst|q[0]~feeder .extended_lut = "off";
defparam \pc_inst|q[0]~feeder .lut_mask = 64'h5555555555555555;
defparam \pc_inst|q[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N33
cyclonev_lcell_comb \sum_inst|Add0~5 (
// Equation(s):
// \sum_inst|Add0~5_sumout  = SUM(( \pc_inst|q [1] ) + ( GND ) + ( \sum_inst|Add0~2  ))
// \sum_inst|Add0~6  = CARRY(( \pc_inst|q [1] ) + ( GND ) + ( \sum_inst|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc_inst|q [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sum_inst|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sum_inst|Add0~5_sumout ),
	.cout(\sum_inst|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \sum_inst|Add0~5 .extended_lut = "off";
defparam \sum_inst|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \sum_inst|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y76_N34
dffeas \fetch|pc_plus2_reg[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\sum_inst|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|pc_plus2_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|pc_plus2_reg[1] .is_wysiwyg = "true";
defparam \fetch|pc_plus2_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y76_N14
dffeas \decode|pc_plus2_reg[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fetch|pc_plus2_reg [1]),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|pc_plus2_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|pc_plus2_reg[1] .is_wysiwyg = "true";
defparam \decode|pc_plus2_reg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N57
cyclonev_lcell_comb \pc_inst|q[1]~feeder (
// Equation(s):
// \pc_inst|q[1]~feeder_combout  = \decode|pc_plus2_reg [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\decode|pc_plus2_reg [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_inst|q[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_inst|q[1]~feeder .extended_lut = "off";
defparam \pc_inst|q[1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \pc_inst|q[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N36
cyclonev_lcell_comb \sum_inst|Add0~9 (
// Equation(s):
// \sum_inst|Add0~9_sumout  = SUM(( \pc_inst|q [2] ) + ( GND ) + ( \sum_inst|Add0~6  ))
// \sum_inst|Add0~10  = CARRY(( \pc_inst|q [2] ) + ( GND ) + ( \sum_inst|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc_inst|q [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sum_inst|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sum_inst|Add0~9_sumout ),
	.cout(\sum_inst|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \sum_inst|Add0~9 .extended_lut = "off";
defparam \sum_inst|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \sum_inst|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y76_N37
dffeas \fetch|pc_plus2_reg[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\sum_inst|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|pc_plus2_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|pc_plus2_reg[2] .is_wysiwyg = "true";
defparam \fetch|pc_plus2_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y76_N23
dffeas \decode|pc_plus2_reg[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fetch|pc_plus2_reg [2]),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|pc_plus2_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|pc_plus2_reg[2] .is_wysiwyg = "true";
defparam \decode|pc_plus2_reg[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N0
cyclonev_lcell_comb \pc_inst|q[2]~feeder (
// Equation(s):
// \pc_inst|q[2]~feeder_combout  = \decode|pc_plus2_reg [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\decode|pc_plus2_reg [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_inst|q[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_inst|q[2]~feeder .extended_lut = "off";
defparam \pc_inst|q[2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \pc_inst|q[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y76_N2
dffeas \pc_inst|q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_inst|q[2]~feeder_combout ),
	.asdata(\sum_inst|Add0~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\pc_inst|q[7]~0_combout ),
	.sload(\compuerta_inst|pcSrcE~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_inst|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_inst|q[2] .is_wysiwyg = "true";
defparam \pc_inst|q[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N39
cyclonev_lcell_comb \sum_inst|Add0~13 (
// Equation(s):
// \sum_inst|Add0~13_sumout  = SUM(( \pc_inst|q [3] ) + ( GND ) + ( \sum_inst|Add0~10  ))
// \sum_inst|Add0~14  = CARRY(( \pc_inst|q [3] ) + ( GND ) + ( \sum_inst|Add0~10  ))

	.dataa(!\pc_inst|q [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sum_inst|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sum_inst|Add0~13_sumout ),
	.cout(\sum_inst|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \sum_inst|Add0~13 .extended_lut = "off";
defparam \sum_inst|Add0~13 .lut_mask = 64'h0000FFFF00005555;
defparam \sum_inst|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y76_N40
dffeas \fetch|pc_plus2_reg[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\sum_inst|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|pc_plus2_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|pc_plus2_reg[3] .is_wysiwyg = "true";
defparam \fetch|pc_plus2_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y76_N12
cyclonev_lcell_comb \decode|pc_plus2_reg[3]~feeder (
// Equation(s):
// \decode|pc_plus2_reg[3]~feeder_combout  = \fetch|pc_plus2_reg [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fetch|pc_plus2_reg [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|pc_plus2_reg[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|pc_plus2_reg[3]~feeder .extended_lut = "off";
defparam \decode|pc_plus2_reg[3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \decode|pc_plus2_reg[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y76_N13
dffeas \decode|pc_plus2_reg[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\decode|pc_plus2_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|pc_plus2_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|pc_plus2_reg[3] .is_wysiwyg = "true";
defparam \decode|pc_plus2_reg[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N54
cyclonev_lcell_comb \pc_inst|q[3]~feeder (
// Equation(s):
// \pc_inst|q[3]~feeder_combout  = \decode|pc_plus2_reg [3]

	.dataa(gnd),
	.datab(!\decode|pc_plus2_reg [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_inst|q[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_inst|q[3]~feeder .extended_lut = "off";
defparam \pc_inst|q[3]~feeder .lut_mask = 64'h3333333333333333;
defparam \pc_inst|q[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y76_N56
dffeas \pc_inst|q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_inst|q[3]~feeder_combout ),
	.asdata(\sum_inst|Add0~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\pc_inst|q[7]~0_combout ),
	.sload(\compuerta_inst|pcSrcE~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_inst|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_inst|q[3] .is_wysiwyg = "true";
defparam \pc_inst|q[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N42
cyclonev_lcell_comb \sum_inst|Add0~17 (
// Equation(s):
// \sum_inst|Add0~17_sumout  = SUM(( \pc_inst|q [4] ) + ( GND ) + ( \sum_inst|Add0~14  ))
// \sum_inst|Add0~18  = CARRY(( \pc_inst|q [4] ) + ( GND ) + ( \sum_inst|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc_inst|q [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sum_inst|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sum_inst|Add0~17_sumout ),
	.cout(\sum_inst|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \sum_inst|Add0~17 .extended_lut = "off";
defparam \sum_inst|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \sum_inst|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y76_N43
dffeas \fetch|pc_plus2_reg[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\sum_inst|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|pc_plus2_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|pc_plus2_reg[4] .is_wysiwyg = "true";
defparam \fetch|pc_plus2_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y76_N20
dffeas \decode|pc_plus2_reg[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fetch|pc_plus2_reg [4]),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|pc_plus2_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|pc_plus2_reg[4] .is_wysiwyg = "true";
defparam \decode|pc_plus2_reg[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N3
cyclonev_lcell_comb \pc_inst|q[4]~feeder (
// Equation(s):
// \pc_inst|q[4]~feeder_combout  = \decode|pc_plus2_reg [4]

	.dataa(!\decode|pc_plus2_reg [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_inst|q[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_inst|q[4]~feeder .extended_lut = "off";
defparam \pc_inst|q[4]~feeder .lut_mask = 64'h5555555555555555;
defparam \pc_inst|q[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y76_N5
dffeas \pc_inst|q[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_inst|q[4]~feeder_combout ),
	.asdata(\sum_inst|Add0~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\pc_inst|q[7]~0_combout ),
	.sload(\compuerta_inst|pcSrcE~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_inst|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_inst|q[4] .is_wysiwyg = "true";
defparam \pc_inst|q[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N45
cyclonev_lcell_comb \sum_inst|Add0~21 (
// Equation(s):
// \sum_inst|Add0~21_sumout  = SUM(( \pc_inst|q [5] ) + ( GND ) + ( \sum_inst|Add0~18  ))
// \sum_inst|Add0~22  = CARRY(( \pc_inst|q [5] ) + ( GND ) + ( \sum_inst|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc_inst|q [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sum_inst|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sum_inst|Add0~21_sumout ),
	.cout(\sum_inst|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \sum_inst|Add0~21 .extended_lut = "off";
defparam \sum_inst|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \sum_inst|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y76_N46
dffeas \fetch|pc_plus2_reg[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\sum_inst|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|pc_plus2_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|pc_plus2_reg[5] .is_wysiwyg = "true";
defparam \fetch|pc_plus2_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y76_N52
dffeas \decode|pc_plus2_reg[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fetch|pc_plus2_reg [5]),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|pc_plus2_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|pc_plus2_reg[5] .is_wysiwyg = "true";
defparam \decode|pc_plus2_reg[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N9
cyclonev_lcell_comb \pc_inst|q[5]~feeder (
// Equation(s):
// \pc_inst|q[5]~feeder_combout  = \decode|pc_plus2_reg [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\decode|pc_plus2_reg [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_inst|q[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_inst|q[5]~feeder .extended_lut = "off";
defparam \pc_inst|q[5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \pc_inst|q[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y76_N11
dffeas \pc_inst|q[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_inst|q[5]~feeder_combout ),
	.asdata(\sum_inst|Add0~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\pc_inst|q[7]~0_combout ),
	.sload(\compuerta_inst|pcSrcE~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_inst|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_inst|q[5] .is_wysiwyg = "true";
defparam \pc_inst|q[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N48
cyclonev_lcell_comb \sum_inst|Add0~25 (
// Equation(s):
// \sum_inst|Add0~25_sumout  = SUM(( \pc_inst|q [6] ) + ( GND ) + ( \sum_inst|Add0~22  ))
// \sum_inst|Add0~26  = CARRY(( \pc_inst|q [6] ) + ( GND ) + ( \sum_inst|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc_inst|q [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sum_inst|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sum_inst|Add0~25_sumout ),
	.cout(\sum_inst|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \sum_inst|Add0~25 .extended_lut = "off";
defparam \sum_inst|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \sum_inst|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y76_N49
dffeas \fetch|pc_plus2_reg[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\sum_inst|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|pc_plus2_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|pc_plus2_reg[6] .is_wysiwyg = "true";
defparam \fetch|pc_plus2_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y76_N57
cyclonev_lcell_comb \decode|pc_plus2_reg[6]~feeder (
// Equation(s):
// \decode|pc_plus2_reg[6]~feeder_combout  = \fetch|pc_plus2_reg [6]

	.dataa(!\fetch|pc_plus2_reg [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|pc_plus2_reg[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|pc_plus2_reg[6]~feeder .extended_lut = "off";
defparam \decode|pc_plus2_reg[6]~feeder .lut_mask = 64'h5555555555555555;
defparam \decode|pc_plus2_reg[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y76_N58
dffeas \decode|pc_plus2_reg[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\decode|pc_plus2_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|pc_plus2_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|pc_plus2_reg[6] .is_wysiwyg = "true";
defparam \decode|pc_plus2_reg[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N24
cyclonev_lcell_comb \pc_inst|q[6]~feeder (
// Equation(s):
// \pc_inst|q[6]~feeder_combout  = \decode|pc_plus2_reg [6]

	.dataa(gnd),
	.datab(!\decode|pc_plus2_reg [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_inst|q[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_inst|q[6]~feeder .extended_lut = "off";
defparam \pc_inst|q[6]~feeder .lut_mask = 64'h3333333333333333;
defparam \pc_inst|q[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y76_N26
dffeas \pc_inst|q[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_inst|q[6]~feeder_combout ),
	.asdata(\sum_inst|Add0~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\pc_inst|q[7]~0_combout ),
	.sload(\compuerta_inst|pcSrcE~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_inst|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_inst|q[6] .is_wysiwyg = "true";
defparam \pc_inst|q[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N51
cyclonev_lcell_comb \sum_inst|Add0~29 (
// Equation(s):
// \sum_inst|Add0~29_sumout  = SUM(( \pc_inst|q [7] ) + ( GND ) + ( \sum_inst|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc_inst|q [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sum_inst|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sum_inst|Add0~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sum_inst|Add0~29 .extended_lut = "off";
defparam \sum_inst|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \sum_inst|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y76_N36
cyclonev_lcell_comb \fetch|pc_plus2_reg[7]~feeder (
// Equation(s):
// \fetch|pc_plus2_reg[7]~feeder_combout  = ( \sum_inst|Add0~29_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sum_inst|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fetch|pc_plus2_reg[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fetch|pc_plus2_reg[7]~feeder .extended_lut = "off";
defparam \fetch|pc_plus2_reg[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fetch|pc_plus2_reg[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y76_N37
dffeas \fetch|pc_plus2_reg[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fetch|pc_plus2_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|pc_plus2_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|pc_plus2_reg[7] .is_wysiwyg = "true";
defparam \fetch|pc_plus2_reg[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N15
cyclonev_lcell_comb \decode|pc_plus2_reg[7]~feeder (
// Equation(s):
// \decode|pc_plus2_reg[7]~feeder_combout  = \fetch|pc_plus2_reg [7]

	.dataa(gnd),
	.datab(!\fetch|pc_plus2_reg [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|pc_plus2_reg[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|pc_plus2_reg[7]~feeder .extended_lut = "off";
defparam \decode|pc_plus2_reg[7]~feeder .lut_mask = 64'h3333333333333333;
defparam \decode|pc_plus2_reg[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y76_N17
dffeas \decode|pc_plus2_reg[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\decode|pc_plus2_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|pc_plus2_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|pc_plus2_reg[7] .is_wysiwyg = "true";
defparam \decode|pc_plus2_reg[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N6
cyclonev_lcell_comb \pc_inst|q[7]~feeder (
// Equation(s):
// \pc_inst|q[7]~feeder_combout  = \decode|pc_plus2_reg [7]

	.dataa(gnd),
	.datab(!\decode|pc_plus2_reg [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_inst|q[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_inst|q[7]~feeder .extended_lut = "off";
defparam \pc_inst|q[7]~feeder .lut_mask = 64'h3333333333333333;
defparam \pc_inst|q[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y76_N8
dffeas \pc_inst|q[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_inst|q[7]~feeder_combout ),
	.asdata(\sum_inst|Add0~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\pc_inst|q[7]~0_combout ),
	.sload(\compuerta_inst|pcSrcE~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_inst|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_inst|q[7] .is_wysiwyg = "true";
defparam \pc_inst|q[7] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y76_N0
cyclonev_ram_block \IMem_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\pc_inst|q [7],\pc_inst|q [6],\pc_inst|q [5],\pc_inst|q [4],\pc_inst|q [3],\pc_inst|q [2],\pc_inst|q [1],\pc_inst|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(20'b00000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\IMem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \IMem_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \IMem_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \IMem_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "./IMem.mif";
defparam \IMem_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \IMem_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "IMem:IMem_inst|altsyncram:altsyncram_component|altsyncram_aeo1:auto_generated|ALTSYNCRAM";
defparam \IMem_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \IMem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \IMem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \IMem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \IMem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \IMem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \IMem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 20;
defparam \IMem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \IMem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \IMem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \IMem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \IMem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \IMem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \IMem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \IMem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 20;
defparam \IMem_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \IMem_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \IMem_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \IMem_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000AAAA0000002222011110A36804970001120C234";
// synopsys translate_on

// Location: FF_X30_Y74_N17
dffeas \fetch|instruction_reg[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IMem_inst|altsyncram_component|auto_generated|q_a [15]),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|instruction_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|instruction_reg[15] .is_wysiwyg = "true";
defparam \fetch|instruction_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y74_N36
cyclonev_lcell_comb \control_inst|Decoder1~0 (
// Equation(s):
// \control_inst|Decoder1~0_combout  = ( !\fetch|instruction_reg [15] & ( \fetch|instruction_reg [14] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fetch|instruction_reg [14]),
	.datad(gnd),
	.datae(!\fetch|instruction_reg [15]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_inst|Decoder1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_inst|Decoder1~0 .extended_lut = "off";
defparam \control_inst|Decoder1~0 .lut_mask = 64'h0F0F00000F0F0000;
defparam \control_inst|Decoder1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y74_N38
dffeas \decode|aluControl[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control_inst|Decoder1~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|aluControl [2]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|aluControl[2] .is_wysiwyg = "true";
defparam \decode|aluControl[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y74_N33
cyclonev_lcell_comb \control_inst|WideOr3~0 (
// Equation(s):
// \control_inst|WideOr3~0_combout  = ( \fetch|instruction_reg [12] & ( (!\fetch|instruction_reg [15]) # (!\fetch|instruction_reg [14]) ) )

	.dataa(!\fetch|instruction_reg [15]),
	.datab(gnd),
	.datac(!\fetch|instruction_reg [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fetch|instruction_reg [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_inst|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_inst|WideOr3~0 .extended_lut = "off";
defparam \control_inst|WideOr3~0 .lut_mask = 64'h00000000FAFAFAFA;
defparam \control_inst|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y74_N35
dffeas \decode|aluControl[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control_inst|WideOr3~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|aluControl [0]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|aluControl[0] .is_wysiwyg = "true";
defparam \decode|aluControl[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y74_N11
dffeas \fetch|instruction_reg[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IMem_inst|altsyncram_component|auto_generated|q_a [13]),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|instruction_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|instruction_reg[13] .is_wysiwyg = "true";
defparam \fetch|instruction_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y74_N3
cyclonev_lcell_comb \control_inst|WideOr2~0 (
// Equation(s):
// \control_inst|WideOr2~0_combout  = (\fetch|instruction_reg [13] & ((!\fetch|instruction_reg [14]) # (!\fetch|instruction_reg [15])))

	.dataa(!\fetch|instruction_reg [13]),
	.datab(gnd),
	.datac(!\fetch|instruction_reg [14]),
	.datad(!\fetch|instruction_reg [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_inst|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_inst|WideOr2~0 .extended_lut = "off";
defparam \control_inst|WideOr2~0 .lut_mask = 64'h5550555055505550;
defparam \control_inst|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y74_N5
dffeas \decode|aluControl[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control_inst|WideOr2~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|aluControl [1]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|aluControl[1] .is_wysiwyg = "true";
defparam \decode|aluControl[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y74_N6
cyclonev_lcell_comb \control_inst|branch~0 (
// Equation(s):
// \control_inst|branch~0_combout  = ( \fetch|instruction_reg [15] & ( !\fetch|instruction_reg [14] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fetch|instruction_reg [14]),
	.datad(gnd),
	.datae(!\fetch|instruction_reg [15]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_inst|branch~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_inst|branch~0 .extended_lut = "off";
defparam \control_inst|branch~0 .lut_mask = 64'h0000F0F00000F0F0;
defparam \control_inst|branch~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y74_N41
dffeas \decode|aluControl[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\control_inst|branch~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|aluControl [3]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|aluControl[3] .is_wysiwyg = "true";
defparam \decode|aluControl[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y74_N12
cyclonev_lcell_comb \alu_inst|Selector0~0 (
// Equation(s):
// \alu_inst|Selector0~0_combout  = ( \decode|aluControl [3] & ( (\decode|aluControl [2] & ((\decode|aluControl [1]) # (\decode|aluControl [0]))) ) ) # ( !\decode|aluControl [3] & ( (!\decode|aluControl [2]) # ((!\decode|aluControl [0] & !\decode|aluControl 
// [1])) ) )

	.dataa(!\decode|aluControl [2]),
	.datab(gnd),
	.datac(!\decode|aluControl [0]),
	.datad(!\decode|aluControl [1]),
	.datae(gnd),
	.dataf(!\decode|aluControl [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Selector0~0 .extended_lut = "off";
defparam \alu_inst|Selector0~0 .lut_mask = 64'hFAAAFAAA05550555;
defparam \alu_inst|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y74_N14
dffeas \aluFlags_inst|nOut (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu_inst|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluFlags_inst|nOut~q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluFlags_inst|nOut .is_wysiwyg = "true";
defparam \aluFlags_inst|nOut .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y74_N21
cyclonev_lcell_comb \control_inst|branch~1 (
// Equation(s):
// \control_inst|branch~1_combout  = ( \control_inst|branch~0_combout  & ( \fetch|instruction_reg [13] ) )

	.dataa(gnd),
	.datab(!\fetch|instruction_reg [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control_inst|branch~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_inst|branch~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_inst|branch~1 .extended_lut = "off";
defparam \control_inst|branch~1 .lut_mask = 64'h0000000033333333;
defparam \control_inst|branch~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y74_N23
dffeas \decode|branch (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control_inst|branch~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|branch~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|branch .is_wysiwyg = "true";
defparam \decode|branch .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y74_N18
cyclonev_lcell_comb \control_inst|jump~0 (
// Equation(s):
// \control_inst|jump~0_combout  = ( \fetch|instruction_reg [12] & ( (!\fetch|instruction_reg [13] & (\fetch|instruction_reg [15] & !\fetch|instruction_reg [14])) ) ) # ( !\fetch|instruction_reg [12] & ( (\fetch|instruction_reg [13] & (\fetch|instruction_reg 
// [15] & !\fetch|instruction_reg [14])) ) )

	.dataa(gnd),
	.datab(!\fetch|instruction_reg [13]),
	.datac(!\fetch|instruction_reg [15]),
	.datad(!\fetch|instruction_reg [14]),
	.datae(gnd),
	.dataf(!\fetch|instruction_reg [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_inst|jump~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_inst|jump~0 .extended_lut = "off";
defparam \control_inst|jump~0 .lut_mask = 64'h030003000C000C00;
defparam \control_inst|jump~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y74_N20
dffeas \decode|jump (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control_inst|jump~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|jump~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|jump .is_wysiwyg = "true";
defparam \decode|jump .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y74_N15
cyclonev_lcell_comb \compuerta_inst|pcSrcE (
// Equation(s):
// \compuerta_inst|pcSrcE~combout  = ( !\decode|jump~q  & ( (!\decode|branch~q ) # (\aluFlags_inst|nOut~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluFlags_inst|nOut~q ),
	.datad(!\decode|branch~q ),
	.datae(gnd),
	.dataf(!\decode|jump~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\compuerta_inst|pcSrcE~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \compuerta_inst|pcSrcE .extended_lut = "off";
defparam \compuerta_inst|pcSrcE .lut_mask = 64'hFF0FFF0F00000000;
defparam \compuerta_inst|pcSrcE .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y76_N59
dffeas \pc_inst|q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_inst|q[1]~feeder_combout ),
	.asdata(\sum_inst|Add0~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\pc_inst|q[7]~0_combout ),
	.sload(\compuerta_inst|pcSrcE~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_inst|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_inst|q[1] .is_wysiwyg = "true";
defparam \pc_inst|q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y74_N5
dffeas \fetch|instruction_reg[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IMem_inst|altsyncram_component|auto_generated|q_a [12]),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|instruction_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|instruction_reg[12] .is_wysiwyg = "true";
defparam \fetch|instruction_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y74_N57
cyclonev_lcell_comb \pc_inst|q[7]~0 (
// Equation(s):
// \pc_inst|q[7]~0_combout  = ( \rst~input_o  ) # ( !\rst~input_o  & ( (\fetch|instruction_reg [15] & (\fetch|instruction_reg [14] & ((\fetch|instruction_reg [13]) # (\fetch|instruction_reg [12])))) ) )

	.dataa(!\fetch|instruction_reg [12]),
	.datab(!\fetch|instruction_reg [15]),
	.datac(!\fetch|instruction_reg [13]),
	.datad(!\fetch|instruction_reg [14]),
	.datae(gnd),
	.dataf(!\rst~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_inst|q[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_inst|q[7]~0 .extended_lut = "off";
defparam \pc_inst|q[7]~0 .lut_mask = 64'h00130013FFFFFFFF;
defparam \pc_inst|q[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y76_N29
dffeas \pc_inst|q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_inst|q[0]~feeder_combout ),
	.asdata(\sum_inst|Add0~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\pc_inst|q[7]~0_combout ),
	.sload(\compuerta_inst|pcSrcE~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_inst|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_inst|q[0] .is_wysiwyg = "true";
defparam \pc_inst|q[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y74_N59
dffeas \fetch|instruction_reg[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IMem_inst|altsyncram_component|auto_generated|q_a [14]),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|instruction_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|instruction_reg[14] .is_wysiwyg = "true";
defparam \fetch|instruction_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y74_N45
cyclonev_lcell_comb \control_inst|WideOr1~0 (
// Equation(s):
// \control_inst|WideOr1~0_combout  = ( \fetch|instruction_reg [15] & ( \fetch|instruction_reg [13] & ( !\fetch|instruction_reg [14] ) ) ) # ( !\fetch|instruction_reg [15] & ( \fetch|instruction_reg [13] & ( (\fetch|instruction_reg [14] & 
// \fetch|instruction_reg [12]) ) ) ) # ( \fetch|instruction_reg [15] & ( !\fetch|instruction_reg [13] & ( !\fetch|instruction_reg [14] ) ) )

	.dataa(!\fetch|instruction_reg [14]),
	.datab(gnd),
	.datac(!\fetch|instruction_reg [12]),
	.datad(gnd),
	.datae(!\fetch|instruction_reg [15]),
	.dataf(!\fetch|instruction_reg [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_inst|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_inst|WideOr1~0 .extended_lut = "off";
defparam \control_inst|WideOr1~0 .lut_mask = 64'h0000AAAA0505AAAA;
defparam \control_inst|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y74_N47
dffeas \decode|resultSrc[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control_inst|WideOr1~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|resultSrc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|resultSrc[0] .is_wysiwyg = "true";
defparam \decode|resultSrc[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y74_N43
dffeas \EMReg_inst|resultSrc_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\decode|resultSrc [0]),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EMReg_inst|resultSrc_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \EMReg_inst|resultSrc_reg[0] .is_wysiwyg = "true";
defparam \EMReg_inst|resultSrc_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y73_N7
dffeas \memory|resultSrc_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\EMReg_inst|resultSrc_reg [0]),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|resultSrc_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|resultSrc_reg[0] .is_wysiwyg = "true";
defparam \memory|resultSrc_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y71_N12
cyclonev_lcell_comb \memory|aluRes_reg[13]~feeder (
// Equation(s):
// \memory|aluRes_reg[13]~feeder_combout  = ( \EMReg_inst|aluRes_reg [13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\EMReg_inst|aluRes_reg [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|aluRes_reg[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|aluRes_reg[13]~feeder .extended_lut = "off";
defparam \memory|aluRes_reg[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \memory|aluRes_reg[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y71_N13
dffeas \memory|aluRes_reg[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\memory|aluRes_reg[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|aluRes_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|aluRes_reg[13] .is_wysiwyg = "true";
defparam \memory|aluRes_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y71_N6
cyclonev_lcell_comb \mux3a1_inst|Mux2~0 (
// Equation(s):
// \mux3a1_inst|Mux2~0_combout  = ( !\memory|resultSrc_reg [0] & ( \memory|aluRes_reg [13] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\memory|resultSrc_reg [0]),
	.dataf(!\memory|aluRes_reg [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux3a1_inst|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux3a1_inst|Mux2~0 .extended_lut = "off";
defparam \mux3a1_inst|Mux2~0 .lut_mask = 64'h00000000FFFF0000;
defparam \mux3a1_inst|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y74_N0
cyclonev_lcell_comb \control_inst|WideOr0~0 (
// Equation(s):
// \control_inst|WideOr0~0_combout  = ( \fetch|instruction_reg [12] & ( (!\fetch|instruction_reg [15] & ((!\fetch|instruction_reg [14]) # (\fetch|instruction_reg [13]))) ) ) # ( !\fetch|instruction_reg [12] & ( !\fetch|instruction_reg [15] ) )

	.dataa(!\fetch|instruction_reg [13]),
	.datab(!\fetch|instruction_reg [14]),
	.datac(!\fetch|instruction_reg [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fetch|instruction_reg [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_inst|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_inst|WideOr0~0 .extended_lut = "off";
defparam \control_inst|WideOr0~0 .lut_mask = 64'hF0F0F0F0D0D0D0D0;
defparam \control_inst|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y74_N1
dffeas \decode|regWrite (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control_inst|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|regWrite~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|regWrite .is_wysiwyg = "true";
defparam \decode|regWrite .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y74_N25
dffeas \EMReg_inst|regWrite_reg (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\decode|regWrite~q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EMReg_inst|regWrite_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \EMReg_inst|regWrite_reg .is_wysiwyg = "true";
defparam \EMReg_inst|regWrite_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y73_N29
dffeas \memory|regWrite_reg (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\EMReg_inst|regWrite_reg~q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|regWrite_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|regWrite_reg .is_wysiwyg = "true";
defparam \memory|regWrite_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y74_N47
dffeas \fetch|instruction_reg[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IMem_inst|altsyncram_component|auto_generated|q_a [9]),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|instruction_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|instruction_reg[9] .is_wysiwyg = "true";
defparam \fetch|instruction_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y71_N3
cyclonev_lcell_comb \decode|rd_reg[1]~feeder (
// Equation(s):
// \decode|rd_reg[1]~feeder_combout  = ( \fetch|instruction_reg [9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fetch|instruction_reg [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|rd_reg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|rd_reg[1]~feeder .extended_lut = "off";
defparam \decode|rd_reg[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \decode|rd_reg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y71_N5
dffeas \decode|rd_reg[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\decode|rd_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rd_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rd_reg[1] .is_wysiwyg = "true";
defparam \decode|rd_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y71_N1
dffeas \EMReg_inst|rd_reg[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\decode|rd_reg [1]),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EMReg_inst|rd_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \EMReg_inst|rd_reg[1] .is_wysiwyg = "true";
defparam \EMReg_inst|rd_reg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y73_N42
cyclonev_lcell_comb \memory|rd_reg[1]~feeder (
// Equation(s):
// \memory|rd_reg[1]~feeder_combout  = ( \EMReg_inst|rd_reg [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\EMReg_inst|rd_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|rd_reg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|rd_reg[1]~feeder .extended_lut = "off";
defparam \memory|rd_reg[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \memory|rd_reg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y73_N44
dffeas \memory|rd_reg[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\memory|rd_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|rd_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|rd_reg[1] .is_wysiwyg = "true";
defparam \memory|rd_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y74_N2
dffeas \fetch|instruction_reg[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IMem_inst|altsyncram_component|auto_generated|q_a [8]),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|instruction_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|instruction_reg[8] .is_wysiwyg = "true";
defparam \fetch|instruction_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y74_N54
cyclonev_lcell_comb \decode|rd_reg[0]~feeder (
// Equation(s):
// \decode|rd_reg[0]~feeder_combout  = \fetch|instruction_reg [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fetch|instruction_reg [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|rd_reg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|rd_reg[0]~feeder .extended_lut = "off";
defparam \decode|rd_reg[0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \decode|rd_reg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y74_N55
dffeas \decode|rd_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\decode|rd_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rd_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rd_reg[0] .is_wysiwyg = "true";
defparam \decode|rd_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y74_N13
dffeas \EMReg_inst|rd_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\decode|rd_reg [0]),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EMReg_inst|rd_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \EMReg_inst|rd_reg[0] .is_wysiwyg = "true";
defparam \EMReg_inst|rd_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y73_N53
dffeas \memory|rd_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\EMReg_inst|rd_reg [0]),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|rd_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|rd_reg[0] .is_wysiwyg = "true";
defparam \memory|rd_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y74_N20
dffeas \fetch|instruction_reg[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IMem_inst|altsyncram_component|auto_generated|q_a [11]),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|instruction_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|instruction_reg[11] .is_wysiwyg = "true";
defparam \fetch|instruction_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y74_N27
cyclonev_lcell_comb \decode|rd_reg[3]~feeder (
// Equation(s):
// \decode|rd_reg[3]~feeder_combout  = ( \fetch|instruction_reg [11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fetch|instruction_reg [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|rd_reg[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|rd_reg[3]~feeder .extended_lut = "off";
defparam \decode|rd_reg[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \decode|rd_reg[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y74_N28
dffeas \decode|rd_reg[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\decode|rd_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rd_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rd_reg[3] .is_wysiwyg = "true";
defparam \decode|rd_reg[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y72_N54
cyclonev_lcell_comb \EMReg_inst|rd_reg[3]~feeder (
// Equation(s):
// \EMReg_inst|rd_reg[3]~feeder_combout  = ( \decode|rd_reg [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\decode|rd_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\EMReg_inst|rd_reg[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \EMReg_inst|rd_reg[3]~feeder .extended_lut = "off";
defparam \EMReg_inst|rd_reg[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \EMReg_inst|rd_reg[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y72_N55
dffeas \EMReg_inst|rd_reg[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\EMReg_inst|rd_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EMReg_inst|rd_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \EMReg_inst|rd_reg[3] .is_wysiwyg = "true";
defparam \EMReg_inst|rd_reg[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y73_N45
cyclonev_lcell_comb \memory|rd_reg[3]~feeder (
// Equation(s):
// \memory|rd_reg[3]~feeder_combout  = ( \EMReg_inst|rd_reg [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\EMReg_inst|rd_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|rd_reg[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|rd_reg[3]~feeder .extended_lut = "off";
defparam \memory|rd_reg[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \memory|rd_reg[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y73_N47
dffeas \memory|rd_reg[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\memory|rd_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|rd_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|rd_reg[3] .is_wysiwyg = "true";
defparam \memory|rd_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y74_N23
dffeas \fetch|instruction_reg[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IMem_inst|altsyncram_component|auto_generated|q_a [10]),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|instruction_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|instruction_reg[10] .is_wysiwyg = "true";
defparam \fetch|instruction_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y73_N53
dffeas \decode|rd_reg[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fetch|instruction_reg [10]),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rd_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rd_reg[2] .is_wysiwyg = "true";
defparam \decode|rd_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y73_N51
cyclonev_lcell_comb \EMReg_inst|rd_reg[2]~feeder (
// Equation(s):
// \EMReg_inst|rd_reg[2]~feeder_combout  = \decode|rd_reg [2]

	.dataa(!\decode|rd_reg [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\EMReg_inst|rd_reg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \EMReg_inst|rd_reg[2]~feeder .extended_lut = "off";
defparam \EMReg_inst|rd_reg[2]~feeder .lut_mask = 64'h5555555555555555;
defparam \EMReg_inst|rd_reg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y73_N52
dffeas \EMReg_inst|rd_reg[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\EMReg_inst|rd_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EMReg_inst|rd_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \EMReg_inst|rd_reg[2] .is_wysiwyg = "true";
defparam \EMReg_inst|rd_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y73_N49
dffeas \memory|rd_reg[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\EMReg_inst|rd_reg [2]),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|rd_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|rd_reg[2] .is_wysiwyg = "true";
defparam \memory|rd_reg[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y73_N24
cyclonev_lcell_comb \regFile_inst|Decoder0~14 (
// Equation(s):
// \regFile_inst|Decoder0~14_combout  = ( \memory|rd_reg [3] & ( !\memory|rd_reg [2] & ( (\memory|regWrite_reg~q  & (\memory|rd_reg [1] & \memory|rd_reg [0])) ) ) )

	.dataa(!\memory|regWrite_reg~q ),
	.datab(!\memory|rd_reg [1]),
	.datac(!\memory|rd_reg [0]),
	.datad(gnd),
	.datae(!\memory|rd_reg [3]),
	.dataf(!\memory|rd_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Decoder0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Decoder0~14 .extended_lut = "off";
defparam \regFile_inst|Decoder0~14 .lut_mask = 64'h0000010100000000;
defparam \regFile_inst|Decoder0~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y73_N8
dffeas \regFile_inst|registers[11][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux2~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[11][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[11][13] .is_wysiwyg = "true";
defparam \regFile_inst|registers[11][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y74_N30
cyclonev_lcell_comb \fetch|instruction_reg[4]~feeder (
// Equation(s):
// \fetch|instruction_reg[4]~feeder_combout  = \IMem_inst|altsyncram_component|auto_generated|q_a [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\IMem_inst|altsyncram_component|auto_generated|q_a [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fetch|instruction_reg[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fetch|instruction_reg[4]~feeder .extended_lut = "off";
defparam \fetch|instruction_reg[4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \fetch|instruction_reg[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y74_N31
dffeas \fetch|instruction_reg[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fetch|instruction_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|instruction_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|instruction_reg[4] .is_wysiwyg = "true";
defparam \fetch|instruction_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y74_N12
cyclonev_lcell_comb \control_inst|WideOr4~0 (
// Equation(s):
// \control_inst|WideOr4~0_combout  = ( !\fetch|instruction_reg [15] & ( (\fetch|instruction_reg [14] & (!\fetch|instruction_reg [13] $ (!\fetch|instruction_reg [12]))) ) )

	.dataa(gnd),
	.datab(!\fetch|instruction_reg [14]),
	.datac(!\fetch|instruction_reg [13]),
	.datad(!\fetch|instruction_reg [12]),
	.datae(gnd),
	.dataf(!\fetch|instruction_reg [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_inst|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_inst|WideOr4~0 .extended_lut = "off";
defparam \control_inst|WideOr4~0 .lut_mask = 64'h0330033000000000;
defparam \control_inst|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y74_N3
cyclonev_lcell_comb \muxRF1|result[0]~2 (
// Equation(s):
// \muxRF1|result[0]~2_combout  = ( \control_inst|WideOr4~0_combout  & ( \fetch|instruction_reg [8] ) ) # ( !\control_inst|WideOr4~0_combout  & ( \fetch|instruction_reg [4] ) )

	.dataa(!\fetch|instruction_reg [4]),
	.datab(gnd),
	.datac(!\fetch|instruction_reg [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control_inst|WideOr4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxRF1|result[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxRF1|result[0]~2 .extended_lut = "off";
defparam \muxRF1|result[0]~2 .lut_mask = 64'h555555550F0F0F0F;
defparam \muxRF1|result[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y74_N30
cyclonev_lcell_comb \regFile_inst|registers[9][13]~feeder (
// Equation(s):
// \regFile_inst|registers[9][13]~feeder_combout  = \mux3a1_inst|Mux2~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mux3a1_inst|Mux2~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|registers[9][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|registers[9][13]~feeder .extended_lut = "off";
defparam \regFile_inst|registers[9][13]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regFile_inst|registers[9][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y73_N15
cyclonev_lcell_comb \regFile_inst|Decoder0~6 (
// Equation(s):
// \regFile_inst|Decoder0~6_combout  = ( !\memory|rd_reg [2] & ( (\memory|rd_reg [0] & (!\memory|rd_reg [1] & (\memory|rd_reg [3] & \memory|regWrite_reg~q ))) ) )

	.dataa(!\memory|rd_reg [0]),
	.datab(!\memory|rd_reg [1]),
	.datac(!\memory|rd_reg [3]),
	.datad(!\memory|regWrite_reg~q ),
	.datae(gnd),
	.dataf(!\memory|rd_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Decoder0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Decoder0~6 .extended_lut = "off";
defparam \regFile_inst|Decoder0~6 .lut_mask = 64'h0004000400000000;
defparam \regFile_inst|Decoder0~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y74_N31
dffeas \regFile_inst|registers[9][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile_inst|registers[9][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile_inst|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[9][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[9][13] .is_wysiwyg = "true";
defparam \regFile_inst|registers[9][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y70_N12
cyclonev_lcell_comb \regFile_inst|registers[8][13]~feeder (
// Equation(s):
// \regFile_inst|registers[8][13]~feeder_combout  = ( \mux3a1_inst|Mux2~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux3a1_inst|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|registers[8][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|registers[8][13]~feeder .extended_lut = "off";
defparam \regFile_inst|registers[8][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile_inst|registers[8][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y73_N21
cyclonev_lcell_comb \regFile_inst|Decoder0~2 (
// Equation(s):
// \regFile_inst|Decoder0~2_combout  = ( !\memory|rd_reg [0] & ( (!\memory|rd_reg [2] & (!\memory|rd_reg [1] & (\memory|rd_reg [3] & \memory|regWrite_reg~q ))) ) )

	.dataa(!\memory|rd_reg [2]),
	.datab(!\memory|rd_reg [1]),
	.datac(!\memory|rd_reg [3]),
	.datad(!\memory|regWrite_reg~q ),
	.datae(gnd),
	.dataf(!\memory|rd_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Decoder0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Decoder0~2 .extended_lut = "off";
defparam \regFile_inst|Decoder0~2 .lut_mask = 64'h0008000800000000;
defparam \regFile_inst|Decoder0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y70_N14
dffeas \regFile_inst|registers[8][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile_inst|registers[8][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile_inst|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[8][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[8][13] .is_wysiwyg = "true";
defparam \regFile_inst|registers[8][13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y73_N30
cyclonev_lcell_comb \regFile_inst|Decoder0~10 (
// Equation(s):
// \regFile_inst|Decoder0~10_combout  = ( !\memory|rd_reg [2] & ( (!\memory|rd_reg [0] & (\memory|rd_reg [1] & (\memory|regWrite_reg~q  & \memory|rd_reg [3]))) ) )

	.dataa(!\memory|rd_reg [0]),
	.datab(!\memory|rd_reg [1]),
	.datac(!\memory|regWrite_reg~q ),
	.datad(!\memory|rd_reg [3]),
	.datae(gnd),
	.dataf(!\memory|rd_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Decoder0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Decoder0~10 .extended_lut = "off";
defparam \regFile_inst|Decoder0~10 .lut_mask = 64'h0002000200000000;
defparam \regFile_inst|Decoder0~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y73_N26
dffeas \regFile_inst|registers[10][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux2~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[10][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[10][13] .is_wysiwyg = "true";
defparam \regFile_inst|registers[10][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y74_N8
dffeas \fetch|instruction_reg[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IMem_inst|altsyncram_component|auto_generated|q_a [5]),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|instruction_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|instruction_reg[5] .is_wysiwyg = "true";
defparam \fetch|instruction_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y74_N42
cyclonev_lcell_comb \muxRF1|result[1]~3 (
// Equation(s):
// \muxRF1|result[1]~3_combout  = ( \control_inst|WideOr4~0_combout  & ( \fetch|instruction_reg [9] ) ) # ( !\control_inst|WideOr4~0_combout  & ( \fetch|instruction_reg [5] ) )

	.dataa(gnd),
	.datab(!\fetch|instruction_reg [5]),
	.datac(!\fetch|instruction_reg [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control_inst|WideOr4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxRF1|result[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxRF1|result[1]~3 .extended_lut = "off";
defparam \muxRF1|result[1]~3 .lut_mask = 64'h333333330F0F0F0F;
defparam \muxRF1|result[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y73_N24
cyclonev_lcell_comb \regFile_inst|Mux2~2 (
// Equation(s):
// \regFile_inst|Mux2~2_combout  = ( \regFile_inst|registers[10][13]~q  & ( \muxRF1|result[1]~3_combout  & ( (!\muxRF1|result[0]~2_combout ) # (\regFile_inst|registers[11][13]~q ) ) ) ) # ( !\regFile_inst|registers[10][13]~q  & ( \muxRF1|result[1]~3_combout  
// & ( (\regFile_inst|registers[11][13]~q  & \muxRF1|result[0]~2_combout ) ) ) ) # ( \regFile_inst|registers[10][13]~q  & ( !\muxRF1|result[1]~3_combout  & ( (!\muxRF1|result[0]~2_combout  & ((\regFile_inst|registers[8][13]~q ))) # 
// (\muxRF1|result[0]~2_combout  & (\regFile_inst|registers[9][13]~q )) ) ) ) # ( !\regFile_inst|registers[10][13]~q  & ( !\muxRF1|result[1]~3_combout  & ( (!\muxRF1|result[0]~2_combout  & ((\regFile_inst|registers[8][13]~q ))) # (\muxRF1|result[0]~2_combout 
//  & (\regFile_inst|registers[9][13]~q )) ) ) )

	.dataa(!\regFile_inst|registers[11][13]~q ),
	.datab(!\muxRF1|result[0]~2_combout ),
	.datac(!\regFile_inst|registers[9][13]~q ),
	.datad(!\regFile_inst|registers[8][13]~q ),
	.datae(!\regFile_inst|registers[10][13]~q ),
	.dataf(!\muxRF1|result[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux2~2 .extended_lut = "off";
defparam \regFile_inst|Mux2~2 .lut_mask = 64'h03CF03CF1111DDDD;
defparam \regFile_inst|Mux2~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y74_N14
dffeas \fetch|instruction_reg[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IMem_inst|altsyncram_component|auto_generated|q_a [7]),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|instruction_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|instruction_reg[7] .is_wysiwyg = "true";
defparam \fetch|instruction_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y74_N6
cyclonev_lcell_comb \muxRF1|result[3]~1 (
// Equation(s):
// \muxRF1|result[3]~1_combout  = ( \control_inst|WideOr4~0_combout  & ( \fetch|instruction_reg [11] ) ) # ( !\control_inst|WideOr4~0_combout  & ( \fetch|instruction_reg [7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fetch|instruction_reg [11]),
	.datad(!\fetch|instruction_reg [7]),
	.datae(gnd),
	.dataf(!\control_inst|WideOr4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxRF1|result[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxRF1|result[3]~1 .extended_lut = "off";
defparam \muxRF1|result[3]~1 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \muxRF1|result[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y73_N36
cyclonev_lcell_comb \regFile_inst|Decoder0~1 (
// Equation(s):
// \regFile_inst|Decoder0~1_combout  = ( \memory|rd_reg [2] & ( (!\memory|rd_reg [0] & (!\memory|rd_reg [1] & (\memory|regWrite_reg~q  & !\memory|rd_reg [3]))) ) )

	.dataa(!\memory|rd_reg [0]),
	.datab(!\memory|rd_reg [1]),
	.datac(!\memory|regWrite_reg~q ),
	.datad(!\memory|rd_reg [3]),
	.datae(gnd),
	.dataf(!\memory|rd_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Decoder0~1 .extended_lut = "off";
defparam \regFile_inst|Decoder0~1 .lut_mask = 64'h0000000008000800;
defparam \regFile_inst|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y73_N2
dffeas \regFile_inst|registers[4][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux2~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[4][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[4][13] .is_wysiwyg = "true";
defparam \regFile_inst|registers[4][13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y73_N57
cyclonev_lcell_comb \regFile_inst|Decoder0~5 (
// Equation(s):
// \regFile_inst|Decoder0~5_combout  = ( \memory|rd_reg [2] & ( (\memory|rd_reg [0] & (!\memory|rd_reg [1] & (!\memory|rd_reg [3] & \memory|regWrite_reg~q ))) ) )

	.dataa(!\memory|rd_reg [0]),
	.datab(!\memory|rd_reg [1]),
	.datac(!\memory|rd_reg [3]),
	.datad(!\memory|regWrite_reg~q ),
	.datae(gnd),
	.dataf(!\memory|rd_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Decoder0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Decoder0~5 .extended_lut = "off";
defparam \regFile_inst|Decoder0~5 .lut_mask = 64'h0000000000400040;
defparam \regFile_inst|Decoder0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y74_N13
dffeas \regFile_inst|registers[5][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux2~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[5][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[5][13] .is_wysiwyg = "true";
defparam \regFile_inst|registers[5][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y74_N24
cyclonev_lcell_comb \regFile_inst|registers[6][13]~feeder (
// Equation(s):
// \regFile_inst|registers[6][13]~feeder_combout  = \mux3a1_inst|Mux2~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mux3a1_inst|Mux2~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|registers[6][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|registers[6][13]~feeder .extended_lut = "off";
defparam \regFile_inst|registers[6][13]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regFile_inst|registers[6][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y73_N12
cyclonev_lcell_comb \regFile_inst|Decoder0~9 (
// Equation(s):
// \regFile_inst|Decoder0~9_combout  = ( \memory|rd_reg [2] & ( (!\memory|rd_reg [0] & (\memory|rd_reg [1] & (\memory|regWrite_reg~q  & !\memory|rd_reg [3]))) ) )

	.dataa(!\memory|rd_reg [0]),
	.datab(!\memory|rd_reg [1]),
	.datac(!\memory|regWrite_reg~q ),
	.datad(!\memory|rd_reg [3]),
	.datae(gnd),
	.dataf(!\memory|rd_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Decoder0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Decoder0~9 .extended_lut = "off";
defparam \regFile_inst|Decoder0~9 .lut_mask = 64'h0000000002000200;
defparam \regFile_inst|Decoder0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y74_N26
dffeas \regFile_inst|registers[6][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile_inst|registers[6][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile_inst|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[6][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[6][13] .is_wysiwyg = "true";
defparam \regFile_inst|registers[6][13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y73_N3
cyclonev_lcell_comb \regFile_inst|Decoder0~13 (
// Equation(s):
// \regFile_inst|Decoder0~13_combout  = ( \memory|rd_reg [2] & ( (\memory|rd_reg [0] & (\memory|rd_reg [1] & (!\memory|rd_reg [3] & \memory|regWrite_reg~q ))) ) )

	.dataa(!\memory|rd_reg [0]),
	.datab(!\memory|rd_reg [1]),
	.datac(!\memory|rd_reg [3]),
	.datad(!\memory|regWrite_reg~q ),
	.datae(gnd),
	.dataf(!\memory|rd_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Decoder0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Decoder0~13 .extended_lut = "off";
defparam \regFile_inst|Decoder0~13 .lut_mask = 64'h0000000000100010;
defparam \regFile_inst|Decoder0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y74_N20
dffeas \regFile_inst|registers[7][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux2~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[7][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[7][13] .is_wysiwyg = "true";
defparam \regFile_inst|registers[7][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N3
cyclonev_lcell_comb \regFile_inst|Mux2~1 (
// Equation(s):
// \regFile_inst|Mux2~1_combout  = ( \muxRF1|result[0]~2_combout  & ( \muxRF1|result[1]~3_combout  & ( \regFile_inst|registers[7][13]~q  ) ) ) # ( !\muxRF1|result[0]~2_combout  & ( \muxRF1|result[1]~3_combout  & ( \regFile_inst|registers[6][13]~q  ) ) ) # ( 
// \muxRF1|result[0]~2_combout  & ( !\muxRF1|result[1]~3_combout  & ( \regFile_inst|registers[5][13]~q  ) ) ) # ( !\muxRF1|result[0]~2_combout  & ( !\muxRF1|result[1]~3_combout  & ( \regFile_inst|registers[4][13]~q  ) ) )

	.dataa(!\regFile_inst|registers[4][13]~q ),
	.datab(!\regFile_inst|registers[5][13]~q ),
	.datac(!\regFile_inst|registers[6][13]~q ),
	.datad(!\regFile_inst|registers[7][13]~q ),
	.datae(!\muxRF1|result[0]~2_combout ),
	.dataf(!\muxRF1|result[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux2~1 .extended_lut = "off";
defparam \regFile_inst|Mux2~1 .lut_mask = 64'h555533330F0F00FF;
defparam \regFile_inst|Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y74_N44
dffeas \fetch|instruction_reg[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IMem_inst|altsyncram_component|auto_generated|q_a [6]),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|instruction_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|instruction_reg[6] .is_wysiwyg = "true";
defparam \fetch|instruction_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y74_N33
cyclonev_lcell_comb \muxRF1|result[2]~0 (
// Equation(s):
// \muxRF1|result[2]~0_combout  = ( \control_inst|WideOr4~0_combout  & ( \fetch|instruction_reg [10] ) ) # ( !\control_inst|WideOr4~0_combout  & ( \fetch|instruction_reg [6] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fetch|instruction_reg [6]),
	.datad(!\fetch|instruction_reg [10]),
	.datae(gnd),
	.dataf(!\control_inst|WideOr4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxRF1|result[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxRF1|result[2]~0 .extended_lut = "off";
defparam \muxRF1|result[2]~0 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \muxRF1|result[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y73_N0
cyclonev_lcell_comb \regFile_inst|Decoder0~3 (
// Equation(s):
// \regFile_inst|Decoder0~3_combout  = ( \memory|rd_reg [2] & ( (!\memory|rd_reg [0] & (!\memory|rd_reg [1] & (\memory|regWrite_reg~q  & \memory|rd_reg [3]))) ) )

	.dataa(!\memory|rd_reg [0]),
	.datab(!\memory|rd_reg [1]),
	.datac(!\memory|regWrite_reg~q ),
	.datad(!\memory|rd_reg [3]),
	.datae(gnd),
	.dataf(!\memory|rd_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Decoder0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Decoder0~3 .extended_lut = "off";
defparam \regFile_inst|Decoder0~3 .lut_mask = 64'h0000000000080008;
defparam \regFile_inst|Decoder0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y73_N53
dffeas \regFile_inst|registers[12][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux2~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[12][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[12][13] .is_wysiwyg = "true";
defparam \regFile_inst|registers[12][13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y73_N33
cyclonev_lcell_comb \regFile_inst|Decoder0~11 (
// Equation(s):
// \regFile_inst|Decoder0~11_combout  = ( \memory|rd_reg [2] & ( (!\memory|rd_reg [0] & (\memory|rd_reg [1] & (\memory|rd_reg [3] & \memory|regWrite_reg~q ))) ) )

	.dataa(!\memory|rd_reg [0]),
	.datab(!\memory|rd_reg [1]),
	.datac(!\memory|rd_reg [3]),
	.datad(!\memory|regWrite_reg~q ),
	.datae(gnd),
	.dataf(!\memory|rd_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Decoder0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Decoder0~11 .extended_lut = "off";
defparam \regFile_inst|Decoder0~11 .lut_mask = 64'h0000000000020002;
defparam \regFile_inst|Decoder0~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y73_N25
dffeas \regFile_inst|registers[14][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux2~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[14][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[14][13] .is_wysiwyg = "true";
defparam \regFile_inst|registers[14][13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y73_N18
cyclonev_lcell_comb \regFile_inst|Decoder0~7 (
// Equation(s):
// \regFile_inst|Decoder0~7_combout  = ( \memory|rd_reg [0] & ( (\memory|rd_reg [2] & (!\memory|rd_reg [1] & (\memory|regWrite_reg~q  & \memory|rd_reg [3]))) ) )

	.dataa(!\memory|rd_reg [2]),
	.datab(!\memory|rd_reg [1]),
	.datac(!\memory|regWrite_reg~q ),
	.datad(!\memory|rd_reg [3]),
	.datae(gnd),
	.dataf(!\memory|rd_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Decoder0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Decoder0~7 .extended_lut = "off";
defparam \regFile_inst|Decoder0~7 .lut_mask = 64'h0000000000040004;
defparam \regFile_inst|Decoder0~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y73_N11
dffeas \regFile_inst|registers[13][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux2~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[13][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[13][13] .is_wysiwyg = "true";
defparam \regFile_inst|registers[13][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y72_N12
cyclonev_lcell_comb \regFile_inst|registers[15][13]~feeder (
// Equation(s):
// \regFile_inst|registers[15][13]~feeder_combout  = ( \mux3a1_inst|Mux2~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux3a1_inst|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|registers[15][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|registers[15][13]~feeder .extended_lut = "off";
defparam \regFile_inst|registers[15][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile_inst|registers[15][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y73_N48
cyclonev_lcell_comb \regFile_inst|Decoder0~15 (
// Equation(s):
// \regFile_inst|Decoder0~15_combout  = ( \memory|rd_reg [3] & ( \memory|rd_reg [2] & ( (\memory|regWrite_reg~q  & (\memory|rd_reg [1] & \memory|rd_reg [0])) ) ) )

	.dataa(!\memory|regWrite_reg~q ),
	.datab(!\memory|rd_reg [1]),
	.datac(!\memory|rd_reg [0]),
	.datad(gnd),
	.datae(!\memory|rd_reg [3]),
	.dataf(!\memory|rd_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Decoder0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Decoder0~15 .extended_lut = "off";
defparam \regFile_inst|Decoder0~15 .lut_mask = 64'h0000000000000101;
defparam \regFile_inst|Decoder0~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y72_N13
dffeas \regFile_inst|registers[15][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile_inst|registers[15][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile_inst|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[15][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[15][13] .is_wysiwyg = "true";
defparam \regFile_inst|registers[15][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y73_N27
cyclonev_lcell_comb \regFile_inst|Mux2~3 (
// Equation(s):
// \regFile_inst|Mux2~3_combout  = ( \muxRF1|result[0]~2_combout  & ( \muxRF1|result[1]~3_combout  & ( \regFile_inst|registers[15][13]~q  ) ) ) # ( !\muxRF1|result[0]~2_combout  & ( \muxRF1|result[1]~3_combout  & ( \regFile_inst|registers[14][13]~q  ) ) ) # 
// ( \muxRF1|result[0]~2_combout  & ( !\muxRF1|result[1]~3_combout  & ( \regFile_inst|registers[13][13]~q  ) ) ) # ( !\muxRF1|result[0]~2_combout  & ( !\muxRF1|result[1]~3_combout  & ( \regFile_inst|registers[12][13]~q  ) ) )

	.dataa(!\regFile_inst|registers[12][13]~q ),
	.datab(!\regFile_inst|registers[14][13]~q ),
	.datac(!\regFile_inst|registers[13][13]~q ),
	.datad(!\regFile_inst|registers[15][13]~q ),
	.datae(!\muxRF1|result[0]~2_combout ),
	.dataf(!\muxRF1|result[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux2~3 .extended_lut = "off";
defparam \regFile_inst|Mux2~3 .lut_mask = 64'h55550F0F333300FF;
defparam \regFile_inst|Mux2~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y73_N6
cyclonev_lcell_comb \regFile_inst|Decoder0~4 (
// Equation(s):
// \regFile_inst|Decoder0~4_combout  = ( !\memory|rd_reg [2] & ( (\memory|rd_reg [0] & (!\memory|rd_reg [1] & (\memory|regWrite_reg~q  & !\memory|rd_reg [3]))) ) )

	.dataa(!\memory|rd_reg [0]),
	.datab(!\memory|rd_reg [1]),
	.datac(!\memory|regWrite_reg~q ),
	.datad(!\memory|rd_reg [3]),
	.datae(gnd),
	.dataf(!\memory|rd_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Decoder0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Decoder0~4 .extended_lut = "off";
defparam \regFile_inst|Decoder0~4 .lut_mask = 64'h0400040000000000;
defparam \regFile_inst|Decoder0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y72_N8
dffeas \regFile_inst|registers[1][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux2~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[1][13] .is_wysiwyg = "true";
defparam \regFile_inst|registers[1][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y72_N15
cyclonev_lcell_comb \regFile_inst|registers[2][13]~feeder (
// Equation(s):
// \regFile_inst|registers[2][13]~feeder_combout  = ( \mux3a1_inst|Mux2~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux3a1_inst|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|registers[2][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|registers[2][13]~feeder .extended_lut = "off";
defparam \regFile_inst|registers[2][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile_inst|registers[2][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y73_N54
cyclonev_lcell_comb \regFile_inst|Decoder0~8 (
// Equation(s):
// \regFile_inst|Decoder0~8_combout  = ( !\memory|rd_reg [2] & ( (!\memory|rd_reg [0] & (\memory|rd_reg [1] & (\memory|regWrite_reg~q  & !\memory|rd_reg [3]))) ) )

	.dataa(!\memory|rd_reg [0]),
	.datab(!\memory|rd_reg [1]),
	.datac(!\memory|regWrite_reg~q ),
	.datad(!\memory|rd_reg [3]),
	.datae(gnd),
	.dataf(!\memory|rd_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Decoder0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Decoder0~8 .extended_lut = "off";
defparam \regFile_inst|Decoder0~8 .lut_mask = 64'h0200020000000000;
defparam \regFile_inst|Decoder0~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y72_N17
dffeas \regFile_inst|registers[2][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile_inst|registers[2][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile_inst|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[2][13] .is_wysiwyg = "true";
defparam \regFile_inst|registers[2][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y72_N33
cyclonev_lcell_comb \regFile_inst|registers[3][13]~feeder (
// Equation(s):
// \regFile_inst|registers[3][13]~feeder_combout  = ( \mux3a1_inst|Mux2~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux3a1_inst|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|registers[3][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|registers[3][13]~feeder .extended_lut = "off";
defparam \regFile_inst|registers[3][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile_inst|registers[3][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y73_N39
cyclonev_lcell_comb \regFile_inst|Decoder0~12 (
// Equation(s):
// \regFile_inst|Decoder0~12_combout  = ( !\memory|rd_reg [2] & ( (\memory|rd_reg [0] & (\memory|rd_reg [1] & (!\memory|rd_reg [3] & \memory|regWrite_reg~q ))) ) )

	.dataa(!\memory|rd_reg [0]),
	.datab(!\memory|rd_reg [1]),
	.datac(!\memory|rd_reg [3]),
	.datad(!\memory|regWrite_reg~q ),
	.datae(gnd),
	.dataf(!\memory|rd_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Decoder0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Decoder0~12 .extended_lut = "off";
defparam \regFile_inst|Decoder0~12 .lut_mask = 64'h0010001000000000;
defparam \regFile_inst|Decoder0~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y72_N34
dffeas \regFile_inst|registers[3][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile_inst|registers[3][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile_inst|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[3][13] .is_wysiwyg = "true";
defparam \regFile_inst|registers[3][13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y73_N9
cyclonev_lcell_comb \regFile_inst|Decoder0~0 (
// Equation(s):
// \regFile_inst|Decoder0~0_combout  = ( !\memory|rd_reg [2] & ( (!\memory|rd_reg [0] & (!\memory|rd_reg [1] & (!\memory|rd_reg [3] & \memory|regWrite_reg~q ))) ) )

	.dataa(!\memory|rd_reg [0]),
	.datab(!\memory|rd_reg [1]),
	.datac(!\memory|rd_reg [3]),
	.datad(!\memory|regWrite_reg~q ),
	.datae(gnd),
	.dataf(!\memory|rd_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Decoder0~0 .extended_lut = "off";
defparam \regFile_inst|Decoder0~0 .lut_mask = 64'h0080008000000000;
defparam \regFile_inst|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y72_N1
dffeas \regFile_inst|registers[0][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux2~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[0][13] .is_wysiwyg = "true";
defparam \regFile_inst|registers[0][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y72_N0
cyclonev_lcell_comb \regFile_inst|Mux2~0 (
// Equation(s):
// \regFile_inst|Mux2~0_combout  = ( \regFile_inst|registers[0][13]~q  & ( \muxRF1|result[1]~3_combout  & ( (!\muxRF1|result[0]~2_combout  & (\regFile_inst|registers[2][13]~q )) # (\muxRF1|result[0]~2_combout  & ((\regFile_inst|registers[3][13]~q ))) ) ) ) # 
// ( !\regFile_inst|registers[0][13]~q  & ( \muxRF1|result[1]~3_combout  & ( (!\muxRF1|result[0]~2_combout  & (\regFile_inst|registers[2][13]~q )) # (\muxRF1|result[0]~2_combout  & ((\regFile_inst|registers[3][13]~q ))) ) ) ) # ( 
// \regFile_inst|registers[0][13]~q  & ( !\muxRF1|result[1]~3_combout  & ( (!\muxRF1|result[0]~2_combout ) # (\regFile_inst|registers[1][13]~q ) ) ) ) # ( !\regFile_inst|registers[0][13]~q  & ( !\muxRF1|result[1]~3_combout  & ( 
// (\regFile_inst|registers[1][13]~q  & \muxRF1|result[0]~2_combout ) ) ) )

	.dataa(!\regFile_inst|registers[1][13]~q ),
	.datab(!\regFile_inst|registers[2][13]~q ),
	.datac(!\muxRF1|result[0]~2_combout ),
	.datad(!\regFile_inst|registers[3][13]~q ),
	.datae(!\regFile_inst|registers[0][13]~q ),
	.dataf(!\muxRF1|result[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux2~0 .extended_lut = "off";
defparam \regFile_inst|Mux2~0 .lut_mask = 64'h0505F5F5303F303F;
defparam \regFile_inst|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y73_N48
cyclonev_lcell_comb \regFile_inst|Mux2~4 (
// Equation(s):
// \regFile_inst|Mux2~4_combout  = ( \regFile_inst|Mux2~3_combout  & ( \regFile_inst|Mux2~0_combout  & ( (!\muxRF1|result[3]~1_combout  & (((!\muxRF1|result[2]~0_combout ) # (\regFile_inst|Mux2~1_combout )))) # (\muxRF1|result[3]~1_combout  & 
// (((\muxRF1|result[2]~0_combout )) # (\regFile_inst|Mux2~2_combout ))) ) ) ) # ( !\regFile_inst|Mux2~3_combout  & ( \regFile_inst|Mux2~0_combout  & ( (!\muxRF1|result[3]~1_combout  & (((!\muxRF1|result[2]~0_combout ) # (\regFile_inst|Mux2~1_combout )))) # 
// (\muxRF1|result[3]~1_combout  & (\regFile_inst|Mux2~2_combout  & ((!\muxRF1|result[2]~0_combout )))) ) ) ) # ( \regFile_inst|Mux2~3_combout  & ( !\regFile_inst|Mux2~0_combout  & ( (!\muxRF1|result[3]~1_combout  & (((\regFile_inst|Mux2~1_combout  & 
// \muxRF1|result[2]~0_combout )))) # (\muxRF1|result[3]~1_combout  & (((\muxRF1|result[2]~0_combout )) # (\regFile_inst|Mux2~2_combout ))) ) ) ) # ( !\regFile_inst|Mux2~3_combout  & ( !\regFile_inst|Mux2~0_combout  & ( (!\muxRF1|result[3]~1_combout  & 
// (((\regFile_inst|Mux2~1_combout  & \muxRF1|result[2]~0_combout )))) # (\muxRF1|result[3]~1_combout  & (\regFile_inst|Mux2~2_combout  & ((!\muxRF1|result[2]~0_combout )))) ) ) )

	.dataa(!\regFile_inst|Mux2~2_combout ),
	.datab(!\muxRF1|result[3]~1_combout ),
	.datac(!\regFile_inst|Mux2~1_combout ),
	.datad(!\muxRF1|result[2]~0_combout ),
	.datae(!\regFile_inst|Mux2~3_combout ),
	.dataf(!\regFile_inst|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux2~4 .extended_lut = "off";
defparam \regFile_inst|Mux2~4 .lut_mask = 64'h110C113FDD0CDD3F;
defparam \regFile_inst|Mux2~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y73_N49
dffeas \regFile_inst|RD1_temp[13] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\regFile_inst|Mux2~4_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|RD1_temp [13]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|RD1_temp[13] .is_wysiwyg = "true";
defparam \regFile_inst|RD1_temp[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y74_N35
dffeas \fetch|instruction_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IMem_inst|altsyncram_component|auto_generated|q_a [0]),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|instruction_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|instruction_reg[0] .is_wysiwyg = "true";
defparam \fetch|instruction_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y74_N9
cyclonev_lcell_comb \control_inst|mxSource~0 (
// Equation(s):
// \control_inst|mxSource~0_combout  = (!\fetch|instruction_reg [12] & (\fetch|instruction_reg [0] & (\control_inst|Decoder1~0_combout  & \fetch|instruction_reg [13])))

	.dataa(!\fetch|instruction_reg [12]),
	.datab(!\fetch|instruction_reg [0]),
	.datac(!\control_inst|Decoder1~0_combout ),
	.datad(!\fetch|instruction_reg [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_inst|mxSource~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_inst|mxSource~0 .extended_lut = "off";
defparam \control_inst|mxSource~0 .lut_mask = 64'h0002000200020002;
defparam \control_inst|mxSource~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y72_N32
dffeas \decode|op1_reg[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\regFile_inst|RD1_temp [13]),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\control_inst|mxSource~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|op1_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|op1_reg[13] .is_wysiwyg = "true";
defparam \decode|op1_reg[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y74_N40
dffeas \decode|aluControl[3]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\control_inst|branch~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|aluControl[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|aluControl[3]~DUPLICATE .is_wysiwyg = "true";
defparam \decode|aluControl[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y74_N4
dffeas \decode|aluControl[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control_inst|WideOr2~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|aluControl[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|aluControl[1]~DUPLICATE .is_wysiwyg = "true";
defparam \decode|aluControl[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y74_N34
dffeas \decode|aluControl[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control_inst|WideOr3~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|aluControl[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|aluControl[0]~DUPLICATE .is_wysiwyg = "true";
defparam \decode|aluControl[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y72_N15
cyclonev_lcell_comb \EMReg_inst|aluRes_reg[10]~0 (
// Equation(s):
// \EMReg_inst|aluRes_reg[10]~0_combout  = ( \decode|aluControl [2] & ( (!\decode|aluControl[3]~DUPLICATE_q  & (\decode|aluControl[1]~DUPLICATE_q  & \decode|aluControl[0]~DUPLICATE_q )) ) ) # ( !\decode|aluControl [2] & ( (\decode|aluControl[3]~DUPLICATE_q  
// & (!\decode|aluControl[1]~DUPLICATE_q  & !\decode|aluControl[0]~DUPLICATE_q )) ) )

	.dataa(!\decode|aluControl[3]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\decode|aluControl[1]~DUPLICATE_q ),
	.datad(!\decode|aluControl[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\decode|aluControl [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\EMReg_inst|aluRes_reg[10]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \EMReg_inst|aluRes_reg[10]~0 .extended_lut = "off";
defparam \EMReg_inst|aluRes_reg[10]~0 .lut_mask = 64'h50005000000A000A;
defparam \EMReg_inst|aluRes_reg[10]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y74_N30
cyclonev_lcell_comb \control_inst|Selector0~0 (
// Equation(s):
// \control_inst|Selector0~0_combout  = ( \fetch|instruction_reg [0] & ( \control_inst|WideOr4~0_combout  ) )

	.dataa(gnd),
	.datab(!\control_inst|WideOr4~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fetch|instruction_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_inst|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_inst|Selector0~0 .extended_lut = "off";
defparam \control_inst|Selector0~0 .lut_mask = 64'h0000000033333333;
defparam \control_inst|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y74_N31
dffeas \decode|aluSrc (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control_inst|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|aluSrc~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|aluSrc .is_wysiwyg = "true";
defparam \decode|aluSrc .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y74_N15
cyclonev_lcell_comb \fetch|instruction_reg[3]~feeder (
// Equation(s):
// \fetch|instruction_reg[3]~feeder_combout  = \IMem_inst|altsyncram_component|auto_generated|q_a [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\IMem_inst|altsyncram_component|auto_generated|q_a [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fetch|instruction_reg[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fetch|instruction_reg[3]~feeder .extended_lut = "off";
defparam \fetch|instruction_reg[3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \fetch|instruction_reg[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y74_N16
dffeas \fetch|instruction_reg[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fetch|instruction_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|instruction_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|instruction_reg[3] .is_wysiwyg = "true";
defparam \fetch|instruction_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y74_N0
cyclonev_lcell_comb \muxRF2|result[3]~3 (
// Equation(s):
// \muxRF2|result[3]~3_combout  = ( \control_inst|WideOr4~0_combout  & ( \fetch|instruction_reg [11] ) ) # ( !\control_inst|WideOr4~0_combout  & ( \fetch|instruction_reg [3] ) )

	.dataa(gnd),
	.datab(!\fetch|instruction_reg [3]),
	.datac(!\fetch|instruction_reg [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control_inst|WideOr4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxRF2|result[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxRF2|result[3]~3 .extended_lut = "off";
defparam \muxRF2|result[3]~3 .lut_mask = 64'h333333330F0F0F0F;
defparam \muxRF2|result[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y74_N32
dffeas \fetch|instruction_reg[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IMem_inst|altsyncram_component|auto_generated|q_a [2]),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|instruction_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|instruction_reg[2] .is_wysiwyg = "true";
defparam \fetch|instruction_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y74_N18
cyclonev_lcell_comb \muxRF2|result[2]~2 (
// Equation(s):
// \muxRF2|result[2]~2_combout  = ( \control_inst|WideOr4~0_combout  & ( \fetch|instruction_reg [10] ) ) # ( !\control_inst|WideOr4~0_combout  & ( \fetch|instruction_reg [2] ) )

	.dataa(gnd),
	.datab(!\fetch|instruction_reg [2]),
	.datac(!\fetch|instruction_reg [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control_inst|WideOr4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxRF2|result[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxRF2|result[2]~2 .extended_lut = "off";
defparam \muxRF2|result[2]~2 .lut_mask = 64'h333333330F0F0F0F;
defparam \muxRF2|result[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y73_N10
dffeas \regFile_inst|registers[13][13]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux2~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[13][13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[13][13]~DUPLICATE .is_wysiwyg = "true";
defparam \regFile_inst|registers[13][13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y74_N21
cyclonev_lcell_comb \muxRF2|result[0]~0 (
// Equation(s):
// \muxRF2|result[0]~0_combout  = ( \control_inst|WideOr4~0_combout  & ( \fetch|instruction_reg [8] ) ) # ( !\control_inst|WideOr4~0_combout  & ( \fetch|instruction_reg [0] ) )

	.dataa(!\fetch|instruction_reg [0]),
	.datab(gnd),
	.datac(!\fetch|instruction_reg [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control_inst|WideOr4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxRF2|result[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxRF2|result[0]~0 .extended_lut = "off";
defparam \muxRF2|result[0]~0 .lut_mask = 64'h555555550F0F0F0F;
defparam \muxRF2|result[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y74_N56
dffeas \fetch|instruction_reg[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IMem_inst|altsyncram_component|auto_generated|q_a [1]),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|instruction_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|instruction_reg[1] .is_wysiwyg = "true";
defparam \fetch|instruction_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y74_N45
cyclonev_lcell_comb \muxRF2|result[1]~1 (
// Equation(s):
// \muxRF2|result[1]~1_combout  = ( \control_inst|WideOr4~0_combout  & ( \fetch|instruction_reg [9] ) ) # ( !\control_inst|WideOr4~0_combout  & ( \fetch|instruction_reg [1] ) )

	.dataa(!\fetch|instruction_reg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fetch|instruction_reg [9]),
	.datae(gnd),
	.dataf(!\control_inst|WideOr4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxRF2|result[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxRF2|result[1]~1 .extended_lut = "off";
defparam \muxRF2|result[1]~1 .lut_mask = 64'h5555555500FF00FF;
defparam \muxRF2|result[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y72_N33
cyclonev_lcell_comb \regFile_inst|Mux18~3 (
// Equation(s):
// \regFile_inst|Mux18~3_combout  = ( \muxRF2|result[0]~0_combout  & ( \muxRF2|result[1]~1_combout  & ( \regFile_inst|registers[15][13]~q  ) ) ) # ( !\muxRF2|result[0]~0_combout  & ( \muxRF2|result[1]~1_combout  & ( \regFile_inst|registers[14][13]~q  ) ) ) # 
// ( \muxRF2|result[0]~0_combout  & ( !\muxRF2|result[1]~1_combout  & ( \regFile_inst|registers[13][13]~DUPLICATE_q  ) ) ) # ( !\muxRF2|result[0]~0_combout  & ( !\muxRF2|result[1]~1_combout  & ( \regFile_inst|registers[12][13]~q  ) ) )

	.dataa(!\regFile_inst|registers[13][13]~DUPLICATE_q ),
	.datab(!\regFile_inst|registers[14][13]~q ),
	.datac(!\regFile_inst|registers[12][13]~q ),
	.datad(!\regFile_inst|registers[15][13]~q ),
	.datae(!\muxRF2|result[0]~0_combout ),
	.dataf(!\muxRF2|result[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux18~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux18~3 .extended_lut = "off";
defparam \regFile_inst|Mux18~3 .lut_mask = 64'h0F0F5555333300FF;
defparam \regFile_inst|Mux18~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y72_N6
cyclonev_lcell_comb \regFile_inst|Mux18~0 (
// Equation(s):
// \regFile_inst|Mux18~0_combout  = ( \regFile_inst|registers[1][13]~q  & ( \muxRF2|result[0]~0_combout  & ( (!\muxRF2|result[1]~1_combout ) # (\regFile_inst|registers[3][13]~q ) ) ) ) # ( !\regFile_inst|registers[1][13]~q  & ( \muxRF2|result[0]~0_combout  & 
// ( (\regFile_inst|registers[3][13]~q  & \muxRF2|result[1]~1_combout ) ) ) ) # ( \regFile_inst|registers[1][13]~q  & ( !\muxRF2|result[0]~0_combout  & ( (!\muxRF2|result[1]~1_combout  & ((\regFile_inst|registers[0][13]~q ))) # (\muxRF2|result[1]~1_combout  
// & (\regFile_inst|registers[2][13]~q )) ) ) ) # ( !\regFile_inst|registers[1][13]~q  & ( !\muxRF2|result[0]~0_combout  & ( (!\muxRF2|result[1]~1_combout  & ((\regFile_inst|registers[0][13]~q ))) # (\muxRF2|result[1]~1_combout  & 
// (\regFile_inst|registers[2][13]~q )) ) ) )

	.dataa(!\regFile_inst|registers[2][13]~q ),
	.datab(!\regFile_inst|registers[3][13]~q ),
	.datac(!\muxRF2|result[1]~1_combout ),
	.datad(!\regFile_inst|registers[0][13]~q ),
	.datae(!\regFile_inst|registers[1][13]~q ),
	.dataf(!\muxRF2|result[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux18~0 .extended_lut = "off";
defparam \regFile_inst|Mux18~0 .lut_mask = 64'h05F505F50303F3F3;
defparam \regFile_inst|Mux18~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y74_N12
cyclonev_lcell_comb \regFile_inst|Mux18~1 (
// Equation(s):
// \regFile_inst|Mux18~1_combout  = ( \regFile_inst|registers[5][13]~q  & ( \muxRF2|result[1]~1_combout  & ( (!\muxRF2|result[0]~0_combout  & (\regFile_inst|registers[6][13]~q )) # (\muxRF2|result[0]~0_combout  & ((\regFile_inst|registers[7][13]~q ))) ) ) ) 
// # ( !\regFile_inst|registers[5][13]~q  & ( \muxRF2|result[1]~1_combout  & ( (!\muxRF2|result[0]~0_combout  & (\regFile_inst|registers[6][13]~q )) # (\muxRF2|result[0]~0_combout  & ((\regFile_inst|registers[7][13]~q ))) ) ) ) # ( 
// \regFile_inst|registers[5][13]~q  & ( !\muxRF2|result[1]~1_combout  & ( (\muxRF2|result[0]~0_combout ) # (\regFile_inst|registers[4][13]~q ) ) ) ) # ( !\regFile_inst|registers[5][13]~q  & ( !\muxRF2|result[1]~1_combout  & ( 
// (\regFile_inst|registers[4][13]~q  & !\muxRF2|result[0]~0_combout ) ) ) )

	.dataa(!\regFile_inst|registers[6][13]~q ),
	.datab(!\regFile_inst|registers[4][13]~q ),
	.datac(!\muxRF2|result[0]~0_combout ),
	.datad(!\regFile_inst|registers[7][13]~q ),
	.datae(!\regFile_inst|registers[5][13]~q ),
	.dataf(!\muxRF2|result[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux18~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux18~1 .extended_lut = "off";
defparam \regFile_inst|Mux18~1 .lut_mask = 64'h30303F3F505F505F;
defparam \regFile_inst|Mux18~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y73_N6
cyclonev_lcell_comb \regFile_inst|Mux18~2 (
// Equation(s):
// \regFile_inst|Mux18~2_combout  = ( \regFile_inst|registers[11][13]~q  & ( \muxRF2|result[0]~0_combout  & ( (\muxRF2|result[1]~1_combout ) # (\regFile_inst|registers[9][13]~q ) ) ) ) # ( !\regFile_inst|registers[11][13]~q  & ( \muxRF2|result[0]~0_combout  
// & ( (\regFile_inst|registers[9][13]~q  & !\muxRF2|result[1]~1_combout ) ) ) ) # ( \regFile_inst|registers[11][13]~q  & ( !\muxRF2|result[0]~0_combout  & ( (!\muxRF2|result[1]~1_combout  & (\regFile_inst|registers[8][13]~q )) # (\muxRF2|result[1]~1_combout 
//  & ((\regFile_inst|registers[10][13]~q ))) ) ) ) # ( !\regFile_inst|registers[11][13]~q  & ( !\muxRF2|result[0]~0_combout  & ( (!\muxRF2|result[1]~1_combout  & (\regFile_inst|registers[8][13]~q )) # (\muxRF2|result[1]~1_combout  & 
// ((\regFile_inst|registers[10][13]~q ))) ) ) )

	.dataa(!\regFile_inst|registers[9][13]~q ),
	.datab(!\regFile_inst|registers[8][13]~q ),
	.datac(!\regFile_inst|registers[10][13]~q ),
	.datad(!\muxRF2|result[1]~1_combout ),
	.datae(!\regFile_inst|registers[11][13]~q ),
	.dataf(!\muxRF2|result[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux18~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux18~2 .extended_lut = "off";
defparam \regFile_inst|Mux18~2 .lut_mask = 64'h330F330F550055FF;
defparam \regFile_inst|Mux18~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y72_N24
cyclonev_lcell_comb \regFile_inst|Mux18~4 (
// Equation(s):
// \regFile_inst|Mux18~4_combout  = ( \regFile_inst|Mux18~1_combout  & ( \regFile_inst|Mux18~2_combout  & ( (!\muxRF2|result[3]~3_combout  & (((\regFile_inst|Mux18~0_combout )) # (\muxRF2|result[2]~2_combout ))) # (\muxRF2|result[3]~3_combout  & 
// ((!\muxRF2|result[2]~2_combout ) # ((\regFile_inst|Mux18~3_combout )))) ) ) ) # ( !\regFile_inst|Mux18~1_combout  & ( \regFile_inst|Mux18~2_combout  & ( (!\muxRF2|result[3]~3_combout  & (!\muxRF2|result[2]~2_combout  & ((\regFile_inst|Mux18~0_combout )))) 
// # (\muxRF2|result[3]~3_combout  & ((!\muxRF2|result[2]~2_combout ) # ((\regFile_inst|Mux18~3_combout )))) ) ) ) # ( \regFile_inst|Mux18~1_combout  & ( !\regFile_inst|Mux18~2_combout  & ( (!\muxRF2|result[3]~3_combout  & (((\regFile_inst|Mux18~0_combout )) 
// # (\muxRF2|result[2]~2_combout ))) # (\muxRF2|result[3]~3_combout  & (\muxRF2|result[2]~2_combout  & (\regFile_inst|Mux18~3_combout ))) ) ) ) # ( !\regFile_inst|Mux18~1_combout  & ( !\regFile_inst|Mux18~2_combout  & ( (!\muxRF2|result[3]~3_combout  & 
// (!\muxRF2|result[2]~2_combout  & ((\regFile_inst|Mux18~0_combout )))) # (\muxRF2|result[3]~3_combout  & (\muxRF2|result[2]~2_combout  & (\regFile_inst|Mux18~3_combout ))) ) ) )

	.dataa(!\muxRF2|result[3]~3_combout ),
	.datab(!\muxRF2|result[2]~2_combout ),
	.datac(!\regFile_inst|Mux18~3_combout ),
	.datad(!\regFile_inst|Mux18~0_combout ),
	.datae(!\regFile_inst|Mux18~1_combout ),
	.dataf(!\regFile_inst|Mux18~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux18~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux18~4 .extended_lut = "off";
defparam \regFile_inst|Mux18~4 .lut_mask = 64'h018923AB45CD67EF;
defparam \regFile_inst|Mux18~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y72_N25
dffeas \regFile_inst|RD2_temp[13] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\regFile_inst|Mux18~4_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|RD2_temp [13]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|RD2_temp[13] .is_wysiwyg = "true";
defparam \regFile_inst|RD2_temp[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y72_N28
dffeas \decode|op2_reg[13]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\regFile_inst|RD2_temp [13]),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|op2_reg[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|op2_reg[13]~DUPLICATE .is_wysiwyg = "true";
defparam \decode|op2_reg[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y72_N21
cyclonev_lcell_comb \EMReg_inst|aluRes_reg[10]~1 (
// Equation(s):
// \EMReg_inst|aluRes_reg[10]~1_combout  = (!\decode|aluControl[0]~DUPLICATE_q  & (!\decode|aluControl[1]~DUPLICATE_q  $ (\decode|aluControl [2])))

	.dataa(!\decode|aluControl[1]~DUPLICATE_q ),
	.datab(!\decode|aluControl [2]),
	.datac(!\decode|aluControl[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\EMReg_inst|aluRes_reg[10]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \EMReg_inst|aluRes_reg[10]~1 .extended_lut = "off";
defparam \EMReg_inst|aluRes_reg[10]~1 .lut_mask = 64'h9090909090909090;
defparam \EMReg_inst|aluRes_reg[10]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y75_N26
dffeas \regFile_inst|registers[1][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux3~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[1][12] .is_wysiwyg = "true";
defparam \regFile_inst|registers[1][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y74_N29
dffeas \regFile_inst|registers[9][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux3~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[9][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[9][12] .is_wysiwyg = "true";
defparam \regFile_inst|registers[9][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y75_N18
cyclonev_lcell_comb \regFile_inst|registers[13][12]~feeder (
// Equation(s):
// \regFile_inst|registers[13][12]~feeder_combout  = ( \mux3a1_inst|Mux3~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux3a1_inst|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|registers[13][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|registers[13][12]~feeder .extended_lut = "off";
defparam \regFile_inst|registers[13][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile_inst|registers[13][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y75_N19
dffeas \regFile_inst|registers[13][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile_inst|registers[13][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile_inst|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[13][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[13][12] .is_wysiwyg = "true";
defparam \regFile_inst|registers[13][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y76_N37
dffeas \regFile_inst|registers[5][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux3~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[5][12] .is_wysiwyg = "true";
defparam \regFile_inst|registers[5][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y76_N36
cyclonev_lcell_comb \regFile_inst|Mux3~1 (
// Equation(s):
// \regFile_inst|Mux3~1_combout  = ( \regFile_inst|registers[5][12]~q  & ( \muxRF1|result[2]~0_combout  & ( (!\muxRF1|result[3]~1_combout ) # (\regFile_inst|registers[13][12]~q ) ) ) ) # ( !\regFile_inst|registers[5][12]~q  & ( \muxRF1|result[2]~0_combout  & 
// ( (\regFile_inst|registers[13][12]~q  & \muxRF1|result[3]~1_combout ) ) ) ) # ( \regFile_inst|registers[5][12]~q  & ( !\muxRF1|result[2]~0_combout  & ( (!\muxRF1|result[3]~1_combout  & (\regFile_inst|registers[1][12]~q )) # (\muxRF1|result[3]~1_combout  & 
// ((\regFile_inst|registers[9][12]~q ))) ) ) ) # ( !\regFile_inst|registers[5][12]~q  & ( !\muxRF1|result[2]~0_combout  & ( (!\muxRF1|result[3]~1_combout  & (\regFile_inst|registers[1][12]~q )) # (\muxRF1|result[3]~1_combout  & 
// ((\regFile_inst|registers[9][12]~q ))) ) ) )

	.dataa(!\regFile_inst|registers[1][12]~q ),
	.datab(!\regFile_inst|registers[9][12]~q ),
	.datac(!\regFile_inst|registers[13][12]~q ),
	.datad(!\muxRF1|result[3]~1_combout ),
	.datae(!\regFile_inst|registers[5][12]~q ),
	.dataf(!\muxRF1|result[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux3~1 .extended_lut = "off";
defparam \regFile_inst|Mux3~1 .lut_mask = 64'h55335533000FFF0F;
defparam \regFile_inst|Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y75_N48
cyclonev_lcell_comb \regFile_inst|registers[8][12]~feeder (
// Equation(s):
// \regFile_inst|registers[8][12]~feeder_combout  = ( \mux3a1_inst|Mux3~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux3a1_inst|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|registers[8][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|registers[8][12]~feeder .extended_lut = "off";
defparam \regFile_inst|registers[8][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile_inst|registers[8][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y75_N49
dffeas \regFile_inst|registers[8][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile_inst|registers[8][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile_inst|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[8][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[8][12] .is_wysiwyg = "true";
defparam \regFile_inst|registers[8][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y77_N51
cyclonev_lcell_comb \regFile_inst|registers[12][12]~feeder (
// Equation(s):
// \regFile_inst|registers[12][12]~feeder_combout  = ( \mux3a1_inst|Mux3~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux3a1_inst|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|registers[12][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|registers[12][12]~feeder .extended_lut = "off";
defparam \regFile_inst|registers[12][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile_inst|registers[12][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y77_N52
dffeas \regFile_inst|registers[12][12]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile_inst|registers[12][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile_inst|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[12][12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[12][12]~DUPLICATE .is_wysiwyg = "true";
defparam \regFile_inst|registers[12][12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y76_N44
dffeas \regFile_inst|registers[0][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux3~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[0][12] .is_wysiwyg = "true";
defparam \regFile_inst|registers[0][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y76_N54
cyclonev_lcell_comb \regFile_inst|Mux3~0 (
// Equation(s):
// \regFile_inst|Mux3~0_combout  = ( \regFile_inst|registers[4][12]~q  & ( \muxRF1|result[2]~0_combout  & ( (!\muxRF1|result[3]~1_combout ) # (\regFile_inst|registers[12][12]~DUPLICATE_q ) ) ) ) # ( !\regFile_inst|registers[4][12]~q  & ( 
// \muxRF1|result[2]~0_combout  & ( (\regFile_inst|registers[12][12]~DUPLICATE_q  & \muxRF1|result[3]~1_combout ) ) ) ) # ( \regFile_inst|registers[4][12]~q  & ( !\muxRF1|result[2]~0_combout  & ( (!\muxRF1|result[3]~1_combout  & 
// ((\regFile_inst|registers[0][12]~q ))) # (\muxRF1|result[3]~1_combout  & (\regFile_inst|registers[8][12]~q )) ) ) ) # ( !\regFile_inst|registers[4][12]~q  & ( !\muxRF1|result[2]~0_combout  & ( (!\muxRF1|result[3]~1_combout  & 
// ((\regFile_inst|registers[0][12]~q ))) # (\muxRF1|result[3]~1_combout  & (\regFile_inst|registers[8][12]~q )) ) ) )

	.dataa(!\regFile_inst|registers[8][12]~q ),
	.datab(!\regFile_inst|registers[12][12]~DUPLICATE_q ),
	.datac(!\regFile_inst|registers[0][12]~q ),
	.datad(!\muxRF1|result[3]~1_combout ),
	.datae(!\regFile_inst|registers[4][12]~q ),
	.dataf(!\muxRF1|result[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux3~0 .extended_lut = "off";
defparam \regFile_inst|Mux3~0 .lut_mask = 64'h0F550F550033FF33;
defparam \regFile_inst|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y76_N2
dffeas \regFile_inst|registers[7][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux3~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[7][12] .is_wysiwyg = "true";
defparam \regFile_inst|registers[7][12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y76_N3
cyclonev_lcell_comb \regFile_inst|registers[3][12]~feeder (
// Equation(s):
// \regFile_inst|registers[3][12]~feeder_combout  = ( \mux3a1_inst|Mux3~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux3a1_inst|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|registers[3][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|registers[3][12]~feeder .extended_lut = "off";
defparam \regFile_inst|registers[3][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile_inst|registers[3][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y76_N5
dffeas \regFile_inst|registers[3][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile_inst|registers[3][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile_inst|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[3][12] .is_wysiwyg = "true";
defparam \regFile_inst|registers[3][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y76_N37
dffeas \regFile_inst|registers[11][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux3~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[11][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[11][12] .is_wysiwyg = "true";
defparam \regFile_inst|registers[11][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y76_N20
dffeas \regFile_inst|registers[15][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux3~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[15][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[15][12] .is_wysiwyg = "true";
defparam \regFile_inst|registers[15][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y76_N18
cyclonev_lcell_comb \regFile_inst|Mux3~3 (
// Equation(s):
// \regFile_inst|Mux3~3_combout  = ( \regFile_inst|registers[15][12]~q  & ( \muxRF1|result[2]~0_combout  & ( (\muxRF1|result[3]~1_combout ) # (\regFile_inst|registers[7][12]~q ) ) ) ) # ( !\regFile_inst|registers[15][12]~q  & ( \muxRF1|result[2]~0_combout  & 
// ( (\regFile_inst|registers[7][12]~q  & !\muxRF1|result[3]~1_combout ) ) ) ) # ( \regFile_inst|registers[15][12]~q  & ( !\muxRF1|result[2]~0_combout  & ( (!\muxRF1|result[3]~1_combout  & (\regFile_inst|registers[3][12]~q )) # (\muxRF1|result[3]~1_combout  
// & ((\regFile_inst|registers[11][12]~q ))) ) ) ) # ( !\regFile_inst|registers[15][12]~q  & ( !\muxRF1|result[2]~0_combout  & ( (!\muxRF1|result[3]~1_combout  & (\regFile_inst|registers[3][12]~q )) # (\muxRF1|result[3]~1_combout  & 
// ((\regFile_inst|registers[11][12]~q ))) ) ) )

	.dataa(!\regFile_inst|registers[7][12]~q ),
	.datab(!\regFile_inst|registers[3][12]~q ),
	.datac(!\muxRF1|result[3]~1_combout ),
	.datad(!\regFile_inst|registers[11][12]~q ),
	.datae(!\regFile_inst|registers[15][12]~q ),
	.dataf(!\muxRF1|result[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux3~3 .extended_lut = "off";
defparam \regFile_inst|Mux3~3 .lut_mask = 64'h303F303F50505F5F;
defparam \regFile_inst|Mux3~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y75_N38
dffeas \regFile_inst|registers[10][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux3~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[10][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[10][12] .is_wysiwyg = "true";
defparam \regFile_inst|registers[10][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y75_N44
dffeas \regFile_inst|registers[6][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux3~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[6][12] .is_wysiwyg = "true";
defparam \regFile_inst|registers[6][12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y75_N0
cyclonev_lcell_comb \regFile_inst|registers[2][12]~feeder (
// Equation(s):
// \regFile_inst|registers[2][12]~feeder_combout  = ( \mux3a1_inst|Mux3~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux3a1_inst|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|registers[2][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|registers[2][12]~feeder .extended_lut = "off";
defparam \regFile_inst|registers[2][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile_inst|registers[2][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y75_N1
dffeas \regFile_inst|registers[2][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile_inst|registers[2][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile_inst|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[2][12] .is_wysiwyg = "true";
defparam \regFile_inst|registers[2][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y75_N2
dffeas \regFile_inst|registers[14][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux3~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[14][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[14][12] .is_wysiwyg = "true";
defparam \regFile_inst|registers[14][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y75_N0
cyclonev_lcell_comb \regFile_inst|Mux3~2 (
// Equation(s):
// \regFile_inst|Mux3~2_combout  = ( \regFile_inst|registers[14][12]~q  & ( \muxRF1|result[3]~1_combout  & ( (\muxRF1|result[2]~0_combout ) # (\regFile_inst|registers[10][12]~q ) ) ) ) # ( !\regFile_inst|registers[14][12]~q  & ( \muxRF1|result[3]~1_combout  
// & ( (\regFile_inst|registers[10][12]~q  & !\muxRF1|result[2]~0_combout ) ) ) ) # ( \regFile_inst|registers[14][12]~q  & ( !\muxRF1|result[3]~1_combout  & ( (!\muxRF1|result[2]~0_combout  & ((\regFile_inst|registers[2][12]~q ))) # 
// (\muxRF1|result[2]~0_combout  & (\regFile_inst|registers[6][12]~q )) ) ) ) # ( !\regFile_inst|registers[14][12]~q  & ( !\muxRF1|result[3]~1_combout  & ( (!\muxRF1|result[2]~0_combout  & ((\regFile_inst|registers[2][12]~q ))) # (\muxRF1|result[2]~0_combout 
//  & (\regFile_inst|registers[6][12]~q )) ) ) )

	.dataa(!\regFile_inst|registers[10][12]~q ),
	.datab(!\regFile_inst|registers[6][12]~q ),
	.datac(!\muxRF1|result[2]~0_combout ),
	.datad(!\regFile_inst|registers[2][12]~q ),
	.datae(!\regFile_inst|registers[14][12]~q ),
	.dataf(!\muxRF1|result[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux3~2 .extended_lut = "off";
defparam \regFile_inst|Mux3~2 .lut_mask = 64'h03F303F350505F5F;
defparam \regFile_inst|Mux3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y76_N51
cyclonev_lcell_comb \regFile_inst|Mux3~4 (
// Equation(s):
// \regFile_inst|Mux3~4_combout  = ( \regFile_inst|Mux3~3_combout  & ( \regFile_inst|Mux3~2_combout  & ( ((!\muxRF1|result[0]~2_combout  & ((\regFile_inst|Mux3~0_combout ))) # (\muxRF1|result[0]~2_combout  & (\regFile_inst|Mux3~1_combout ))) # 
// (\muxRF1|result[1]~3_combout ) ) ) ) # ( !\regFile_inst|Mux3~3_combout  & ( \regFile_inst|Mux3~2_combout  & ( (!\muxRF1|result[0]~2_combout  & (((\regFile_inst|Mux3~0_combout ) # (\muxRF1|result[1]~3_combout )))) # (\muxRF1|result[0]~2_combout  & 
// (\regFile_inst|Mux3~1_combout  & (!\muxRF1|result[1]~3_combout ))) ) ) ) # ( \regFile_inst|Mux3~3_combout  & ( !\regFile_inst|Mux3~2_combout  & ( (!\muxRF1|result[0]~2_combout  & (((!\muxRF1|result[1]~3_combout  & \regFile_inst|Mux3~0_combout )))) # 
// (\muxRF1|result[0]~2_combout  & (((\muxRF1|result[1]~3_combout )) # (\regFile_inst|Mux3~1_combout ))) ) ) ) # ( !\regFile_inst|Mux3~3_combout  & ( !\regFile_inst|Mux3~2_combout  & ( (!\muxRF1|result[1]~3_combout  & ((!\muxRF1|result[0]~2_combout  & 
// ((\regFile_inst|Mux3~0_combout ))) # (\muxRF1|result[0]~2_combout  & (\regFile_inst|Mux3~1_combout )))) ) ) )

	.dataa(!\regFile_inst|Mux3~1_combout ),
	.datab(!\muxRF1|result[0]~2_combout ),
	.datac(!\muxRF1|result[1]~3_combout ),
	.datad(!\regFile_inst|Mux3~0_combout ),
	.datae(!\regFile_inst|Mux3~3_combout ),
	.dataf(!\regFile_inst|Mux3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux3~4 .extended_lut = "off";
defparam \regFile_inst|Mux3~4 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \regFile_inst|Mux3~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y76_N52
dffeas \regFile_inst|RD1_temp[12] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\regFile_inst|Mux3~4_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|RD1_temp [12]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|RD1_temp[12] .is_wysiwyg = "true";
defparam \regFile_inst|RD1_temp[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y72_N12
cyclonev_lcell_comb \decode|op1_reg[12]~feeder (
// Equation(s):
// \decode|op1_reg[12]~feeder_combout  = ( \regFile_inst|RD1_temp [12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regFile_inst|RD1_temp [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|op1_reg[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|op1_reg[12]~feeder .extended_lut = "off";
defparam \decode|op1_reg[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \decode|op1_reg[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y72_N13
dffeas \decode|op1_reg[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\decode|op1_reg[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\control_inst|mxSource~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|op1_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|op1_reg[12] .is_wysiwyg = "true";
defparam \decode|op1_reg[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y72_N37
dffeas \regFile_inst|registers[1][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux4~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[1][11] .is_wysiwyg = "true";
defparam \regFile_inst|registers[1][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y72_N26
dffeas \regFile_inst|registers[3][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux4~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[3][11] .is_wysiwyg = "true";
defparam \regFile_inst|registers[3][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y72_N21
cyclonev_lcell_comb \regFile_inst|registers[2][11]~feeder (
// Equation(s):
// \regFile_inst|registers[2][11]~feeder_combout  = \mux3a1_inst|Mux4~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mux3a1_inst|Mux4~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|registers[2][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|registers[2][11]~feeder .extended_lut = "off";
defparam \regFile_inst|registers[2][11]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regFile_inst|registers[2][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y72_N22
dffeas \regFile_inst|registers[2][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile_inst|registers[2][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile_inst|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[2][11] .is_wysiwyg = "true";
defparam \regFile_inst|registers[2][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y73_N56
dffeas \regFile_inst|registers[0][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux4~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[0][11] .is_wysiwyg = "true";
defparam \regFile_inst|registers[0][11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y73_N54
cyclonev_lcell_comb \regFile_inst|Mux20~0 (
// Equation(s):
// \regFile_inst|Mux20~0_combout  = ( \regFile_inst|registers[0][11]~q  & ( \muxRF2|result[1]~1_combout  & ( (!\muxRF2|result[0]~0_combout  & ((\regFile_inst|registers[2][11]~q ))) # (\muxRF2|result[0]~0_combout  & (\regFile_inst|registers[3][11]~q )) ) ) ) 
// # ( !\regFile_inst|registers[0][11]~q  & ( \muxRF2|result[1]~1_combout  & ( (!\muxRF2|result[0]~0_combout  & ((\regFile_inst|registers[2][11]~q ))) # (\muxRF2|result[0]~0_combout  & (\regFile_inst|registers[3][11]~q )) ) ) ) # ( 
// \regFile_inst|registers[0][11]~q  & ( !\muxRF2|result[1]~1_combout  & ( (!\muxRF2|result[0]~0_combout ) # (\regFile_inst|registers[1][11]~q ) ) ) ) # ( !\regFile_inst|registers[0][11]~q  & ( !\muxRF2|result[1]~1_combout  & ( 
// (\regFile_inst|registers[1][11]~q  & \muxRF2|result[0]~0_combout ) ) ) )

	.dataa(!\regFile_inst|registers[1][11]~q ),
	.datab(!\regFile_inst|registers[3][11]~q ),
	.datac(!\regFile_inst|registers[2][11]~q ),
	.datad(!\muxRF2|result[0]~0_combout ),
	.datae(!\regFile_inst|registers[0][11]~q ),
	.dataf(!\muxRF2|result[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux20~0 .extended_lut = "off";
defparam \regFile_inst|Mux20~0 .lut_mask = 64'h0055FF550F330F33;
defparam \regFile_inst|Mux20~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y71_N24
cyclonev_lcell_comb \regFile_inst|registers[13][11]~feeder (
// Equation(s):
// \regFile_inst|registers[13][11]~feeder_combout  = ( \mux3a1_inst|Mux4~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux3a1_inst|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|registers[13][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|registers[13][11]~feeder .extended_lut = "off";
defparam \regFile_inst|registers[13][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile_inst|registers[13][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y71_N26
dffeas \regFile_inst|registers[13][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile_inst|registers[13][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile_inst|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[13][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[13][11] .is_wysiwyg = "true";
defparam \regFile_inst|registers[13][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y72_N26
dffeas \regFile_inst|registers[15][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux4~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[15][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[15][11] .is_wysiwyg = "true";
defparam \regFile_inst|registers[15][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y73_N51
cyclonev_lcell_comb \regFile_inst|registers[12][11]~feeder (
// Equation(s):
// \regFile_inst|registers[12][11]~feeder_combout  = \mux3a1_inst|Mux4~0_combout 

	.dataa(!\mux3a1_inst|Mux4~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|registers[12][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|registers[12][11]~feeder .extended_lut = "off";
defparam \regFile_inst|registers[12][11]~feeder .lut_mask = 64'h5555555555555555;
defparam \regFile_inst|registers[12][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y73_N52
dffeas \regFile_inst|registers[12][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile_inst|registers[12][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile_inst|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[12][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[12][11] .is_wysiwyg = "true";
defparam \regFile_inst|registers[12][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y73_N20
dffeas \regFile_inst|registers[14][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux4~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[14][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[14][11] .is_wysiwyg = "true";
defparam \regFile_inst|registers[14][11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y73_N18
cyclonev_lcell_comb \regFile_inst|Mux20~3 (
// Equation(s):
// \regFile_inst|Mux20~3_combout  = ( \regFile_inst|registers[14][11]~q  & ( \muxRF2|result[1]~1_combout  & ( (!\muxRF2|result[0]~0_combout ) # (\regFile_inst|registers[15][11]~q ) ) ) ) # ( !\regFile_inst|registers[14][11]~q  & ( \muxRF2|result[1]~1_combout 
//  & ( (\muxRF2|result[0]~0_combout  & \regFile_inst|registers[15][11]~q ) ) ) ) # ( \regFile_inst|registers[14][11]~q  & ( !\muxRF2|result[1]~1_combout  & ( (!\muxRF2|result[0]~0_combout  & ((\regFile_inst|registers[12][11]~q ))) # 
// (\muxRF2|result[0]~0_combout  & (\regFile_inst|registers[13][11]~q )) ) ) ) # ( !\regFile_inst|registers[14][11]~q  & ( !\muxRF2|result[1]~1_combout  & ( (!\muxRF2|result[0]~0_combout  & ((\regFile_inst|registers[12][11]~q ))) # 
// (\muxRF2|result[0]~0_combout  & (\regFile_inst|registers[13][11]~q )) ) ) )

	.dataa(!\regFile_inst|registers[13][11]~q ),
	.datab(!\muxRF2|result[0]~0_combout ),
	.datac(!\regFile_inst|registers[15][11]~q ),
	.datad(!\regFile_inst|registers[12][11]~q ),
	.datae(!\regFile_inst|registers[14][11]~q ),
	.dataf(!\muxRF2|result[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux20~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux20~3 .extended_lut = "off";
defparam \regFile_inst|Mux20~3 .lut_mask = 64'h11DD11DD0303CFCF;
defparam \regFile_inst|Mux20~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y73_N14
dffeas \regFile_inst|registers[11][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux4~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[11][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[11][11] .is_wysiwyg = "true";
defparam \regFile_inst|registers[11][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y71_N48
cyclonev_lcell_comb \regFile_inst|registers[8][11]~feeder (
// Equation(s):
// \regFile_inst|registers[8][11]~feeder_combout  = ( \mux3a1_inst|Mux4~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux3a1_inst|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|registers[8][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|registers[8][11]~feeder .extended_lut = "off";
defparam \regFile_inst|registers[8][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile_inst|registers[8][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y71_N50
dffeas \regFile_inst|registers[8][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile_inst|registers[8][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile_inst|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[8][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[8][11] .is_wysiwyg = "true";
defparam \regFile_inst|registers[8][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y70_N33
cyclonev_lcell_comb \regFile_inst|registers[9][11]~feeder (
// Equation(s):
// \regFile_inst|registers[9][11]~feeder_combout  = ( \mux3a1_inst|Mux4~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux3a1_inst|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|registers[9][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|registers[9][11]~feeder .extended_lut = "off";
defparam \regFile_inst|registers[9][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile_inst|registers[9][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y70_N34
dffeas \regFile_inst|registers[9][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile_inst|registers[9][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile_inst|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[9][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[9][11] .is_wysiwyg = "true";
defparam \regFile_inst|registers[9][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y73_N56
dffeas \regFile_inst|registers[10][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux4~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[10][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[10][11] .is_wysiwyg = "true";
defparam \regFile_inst|registers[10][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y73_N54
cyclonev_lcell_comb \regFile_inst|Mux20~2 (
// Equation(s):
// \regFile_inst|Mux20~2_combout  = ( \regFile_inst|registers[10][11]~q  & ( \muxRF2|result[1]~1_combout  & ( (!\muxRF2|result[0]~0_combout ) # (\regFile_inst|registers[11][11]~q ) ) ) ) # ( !\regFile_inst|registers[10][11]~q  & ( \muxRF2|result[1]~1_combout 
//  & ( (\regFile_inst|registers[11][11]~q  & \muxRF2|result[0]~0_combout ) ) ) ) # ( \regFile_inst|registers[10][11]~q  & ( !\muxRF2|result[1]~1_combout  & ( (!\muxRF2|result[0]~0_combout  & (\regFile_inst|registers[8][11]~q )) # 
// (\muxRF2|result[0]~0_combout  & ((\regFile_inst|registers[9][11]~q ))) ) ) ) # ( !\regFile_inst|registers[10][11]~q  & ( !\muxRF2|result[1]~1_combout  & ( (!\muxRF2|result[0]~0_combout  & (\regFile_inst|registers[8][11]~q )) # (\muxRF2|result[0]~0_combout 
//  & ((\regFile_inst|registers[9][11]~q ))) ) ) )

	.dataa(!\regFile_inst|registers[11][11]~q ),
	.datab(!\regFile_inst|registers[8][11]~q ),
	.datac(!\regFile_inst|registers[9][11]~q ),
	.datad(!\muxRF2|result[0]~0_combout ),
	.datae(!\regFile_inst|registers[10][11]~q ),
	.dataf(!\muxRF2|result[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux20~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux20~2 .extended_lut = "off";
defparam \regFile_inst|Mux20~2 .lut_mask = 64'h330F330F0055FF55;
defparam \regFile_inst|Mux20~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y74_N29
dffeas \regFile_inst|registers[6][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux4~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[6][11] .is_wysiwyg = "true";
defparam \regFile_inst|registers[6][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y74_N48
cyclonev_lcell_comb \regFile_inst|registers[4][11]~feeder (
// Equation(s):
// \regFile_inst|registers[4][11]~feeder_combout  = ( \mux3a1_inst|Mux4~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux3a1_inst|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|registers[4][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|registers[4][11]~feeder .extended_lut = "off";
defparam \regFile_inst|registers[4][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile_inst|registers[4][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y74_N49
dffeas \regFile_inst|registers[4][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile_inst|registers[4][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile_inst|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[4][11] .is_wysiwyg = "true";
defparam \regFile_inst|registers[4][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y72_N31
dffeas \regFile_inst|registers[5][11]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux4~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[5][11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[5][11]~DUPLICATE .is_wysiwyg = "true";
defparam \regFile_inst|registers[5][11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y74_N59
dffeas \regFile_inst|registers[7][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile_inst|registers[7][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile_inst|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[7][11] .is_wysiwyg = "true";
defparam \regFile_inst|registers[7][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y74_N12
cyclonev_lcell_comb \regFile_inst|Mux20~1 (
// Equation(s):
// \regFile_inst|Mux20~1_combout  = ( \muxRF2|result[1]~1_combout  & ( \muxRF2|result[0]~0_combout  & ( \regFile_inst|registers[7][11]~q  ) ) ) # ( !\muxRF2|result[1]~1_combout  & ( \muxRF2|result[0]~0_combout  & ( \regFile_inst|registers[5][11]~DUPLICATE_q  
// ) ) ) # ( \muxRF2|result[1]~1_combout  & ( !\muxRF2|result[0]~0_combout  & ( \regFile_inst|registers[6][11]~q  ) ) ) # ( !\muxRF2|result[1]~1_combout  & ( !\muxRF2|result[0]~0_combout  & ( \regFile_inst|registers[4][11]~q  ) ) )

	.dataa(!\regFile_inst|registers[6][11]~q ),
	.datab(!\regFile_inst|registers[4][11]~q ),
	.datac(!\regFile_inst|registers[5][11]~DUPLICATE_q ),
	.datad(!\regFile_inst|registers[7][11]~q ),
	.datae(!\muxRF2|result[1]~1_combout ),
	.dataf(!\muxRF2|result[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux20~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux20~1 .extended_lut = "off";
defparam \regFile_inst|Mux20~1 .lut_mask = 64'h333355550F0F00FF;
defparam \regFile_inst|Mux20~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y73_N24
cyclonev_lcell_comb \regFile_inst|Mux20~4 (
// Equation(s):
// \regFile_inst|Mux20~4_combout  = ( \regFile_inst|Mux20~2_combout  & ( \regFile_inst|Mux20~1_combout  & ( (!\muxRF2|result[3]~3_combout  & (((\muxRF2|result[2]~2_combout )) # (\regFile_inst|Mux20~0_combout ))) # (\muxRF2|result[3]~3_combout  & 
// (((!\muxRF2|result[2]~2_combout ) # (\regFile_inst|Mux20~3_combout )))) ) ) ) # ( !\regFile_inst|Mux20~2_combout  & ( \regFile_inst|Mux20~1_combout  & ( (!\muxRF2|result[3]~3_combout  & (((\muxRF2|result[2]~2_combout )) # (\regFile_inst|Mux20~0_combout 
// ))) # (\muxRF2|result[3]~3_combout  & (((\regFile_inst|Mux20~3_combout  & \muxRF2|result[2]~2_combout )))) ) ) ) # ( \regFile_inst|Mux20~2_combout  & ( !\regFile_inst|Mux20~1_combout  & ( (!\muxRF2|result[3]~3_combout  & (\regFile_inst|Mux20~0_combout  & 
// ((!\muxRF2|result[2]~2_combout )))) # (\muxRF2|result[3]~3_combout  & (((!\muxRF2|result[2]~2_combout ) # (\regFile_inst|Mux20~3_combout )))) ) ) ) # ( !\regFile_inst|Mux20~2_combout  & ( !\regFile_inst|Mux20~1_combout  & ( (!\muxRF2|result[3]~3_combout  
// & (\regFile_inst|Mux20~0_combout  & ((!\muxRF2|result[2]~2_combout )))) # (\muxRF2|result[3]~3_combout  & (((\regFile_inst|Mux20~3_combout  & \muxRF2|result[2]~2_combout )))) ) ) )

	.dataa(!\regFile_inst|Mux20~0_combout ),
	.datab(!\muxRF2|result[3]~3_combout ),
	.datac(!\regFile_inst|Mux20~3_combout ),
	.datad(!\muxRF2|result[2]~2_combout ),
	.datae(!\regFile_inst|Mux20~2_combout ),
	.dataf(!\regFile_inst|Mux20~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux20~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux20~4 .extended_lut = "off";
defparam \regFile_inst|Mux20~4 .lut_mask = 64'h4403770344CF77CF;
defparam \regFile_inst|Mux20~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y73_N25
dffeas \regFile_inst|RD2_temp[11] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\regFile_inst|Mux20~4_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|RD2_temp [11]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|RD2_temp[11] .is_wysiwyg = "true";
defparam \regFile_inst|RD2_temp[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y72_N45
cyclonev_lcell_comb \decode|op2_reg[11]~feeder (
// Equation(s):
// \decode|op2_reg[11]~feeder_combout  = ( \regFile_inst|RD2_temp [11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regFile_inst|RD2_temp [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|op2_reg[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|op2_reg[11]~feeder .extended_lut = "off";
defparam \decode|op2_reg[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \decode|op2_reg[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y72_N47
dffeas \decode|op2_reg[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\decode|op2_reg[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|op2_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|op2_reg[11] .is_wysiwyg = "true";
defparam \decode|op2_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y73_N7
dffeas \regFile_inst|registers[9][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux5~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[9][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[9][10] .is_wysiwyg = "true";
defparam \regFile_inst|registers[9][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y75_N45
cyclonev_lcell_comb \regFile_inst|registers[13][10]~feeder (
// Equation(s):
// \regFile_inst|registers[13][10]~feeder_combout  = \mux3a1_inst|Mux5~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mux3a1_inst|Mux5~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|registers[13][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|registers[13][10]~feeder .extended_lut = "off";
defparam \regFile_inst|registers[13][10]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regFile_inst|registers[13][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y75_N47
dffeas \regFile_inst|registers[13][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile_inst|registers[13][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile_inst|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[13][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[13][10] .is_wysiwyg = "true";
defparam \regFile_inst|registers[13][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y75_N50
dffeas \regFile_inst|registers[5][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux5~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[5][10] .is_wysiwyg = "true";
defparam \regFile_inst|registers[5][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y75_N14
dffeas \regFile_inst|registers[1][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux5~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[1][10] .is_wysiwyg = "true";
defparam \regFile_inst|registers[1][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y75_N12
cyclonev_lcell_comb \regFile_inst|Mux21~1 (
// Equation(s):
// \regFile_inst|Mux21~1_combout  = ( \regFile_inst|registers[1][10]~q  & ( \muxRF2|result[2]~2_combout  & ( (!\muxRF2|result[3]~3_combout  & ((\regFile_inst|registers[5][10]~q ))) # (\muxRF2|result[3]~3_combout  & (\regFile_inst|registers[13][10]~q )) ) ) ) 
// # ( !\regFile_inst|registers[1][10]~q  & ( \muxRF2|result[2]~2_combout  & ( (!\muxRF2|result[3]~3_combout  & ((\regFile_inst|registers[5][10]~q ))) # (\muxRF2|result[3]~3_combout  & (\regFile_inst|registers[13][10]~q )) ) ) ) # ( 
// \regFile_inst|registers[1][10]~q  & ( !\muxRF2|result[2]~2_combout  & ( (!\muxRF2|result[3]~3_combout ) # (\regFile_inst|registers[9][10]~q ) ) ) ) # ( !\regFile_inst|registers[1][10]~q  & ( !\muxRF2|result[2]~2_combout  & ( 
// (\regFile_inst|registers[9][10]~q  & \muxRF2|result[3]~3_combout ) ) ) )

	.dataa(!\regFile_inst|registers[9][10]~q ),
	.datab(!\regFile_inst|registers[13][10]~q ),
	.datac(!\muxRF2|result[3]~3_combout ),
	.datad(!\regFile_inst|registers[5][10]~q ),
	.datae(!\regFile_inst|registers[1][10]~q ),
	.dataf(!\muxRF2|result[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux21~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux21~1 .extended_lut = "off";
defparam \regFile_inst|Mux21~1 .lut_mask = 64'h0505F5F503F303F3;
defparam \regFile_inst|Mux21~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y75_N39
cyclonev_lcell_comb \regFile_inst|registers[8][10]~feeder (
// Equation(s):
// \regFile_inst|registers[8][10]~feeder_combout  = ( \mux3a1_inst|Mux5~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux3a1_inst|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|registers[8][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|registers[8][10]~feeder .extended_lut = "off";
defparam \regFile_inst|registers[8][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile_inst|registers[8][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y75_N41
dffeas \regFile_inst|registers[8][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile_inst|registers[8][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile_inst|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[8][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[8][10] .is_wysiwyg = "true";
defparam \regFile_inst|registers[8][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y75_N20
dffeas \regFile_inst|registers[4][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux5~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[4][10] .is_wysiwyg = "true";
defparam \regFile_inst|registers[4][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y73_N40
dffeas \regFile_inst|registers[12][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux5~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[12][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[12][10] .is_wysiwyg = "true";
defparam \regFile_inst|registers[12][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y75_N14
dffeas \regFile_inst|registers[0][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux5~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[0][10] .is_wysiwyg = "true";
defparam \regFile_inst|registers[0][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y75_N12
cyclonev_lcell_comb \regFile_inst|Mux21~0 (
// Equation(s):
// \regFile_inst|Mux21~0_combout  = ( \regFile_inst|registers[0][10]~q  & ( \muxRF2|result[3]~3_combout  & ( (!\muxRF2|result[2]~2_combout  & (\regFile_inst|registers[8][10]~q )) # (\muxRF2|result[2]~2_combout  & ((\regFile_inst|registers[12][10]~q ))) ) ) ) 
// # ( !\regFile_inst|registers[0][10]~q  & ( \muxRF2|result[3]~3_combout  & ( (!\muxRF2|result[2]~2_combout  & (\regFile_inst|registers[8][10]~q )) # (\muxRF2|result[2]~2_combout  & ((\regFile_inst|registers[12][10]~q ))) ) ) ) # ( 
// \regFile_inst|registers[0][10]~q  & ( !\muxRF2|result[3]~3_combout  & ( (!\muxRF2|result[2]~2_combout ) # (\regFile_inst|registers[4][10]~q ) ) ) ) # ( !\regFile_inst|registers[0][10]~q  & ( !\muxRF2|result[3]~3_combout  & ( 
// (\regFile_inst|registers[4][10]~q  & \muxRF2|result[2]~2_combout ) ) ) )

	.dataa(!\regFile_inst|registers[8][10]~q ),
	.datab(!\regFile_inst|registers[4][10]~q ),
	.datac(!\muxRF2|result[2]~2_combout ),
	.datad(!\regFile_inst|registers[12][10]~q ),
	.datae(!\regFile_inst|registers[0][10]~q ),
	.dataf(!\muxRF2|result[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux21~0 .extended_lut = "off";
defparam \regFile_inst|Mux21~0 .lut_mask = 64'h0303F3F3505F505F;
defparam \regFile_inst|Mux21~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y74_N20
dffeas \regFile_inst|registers[7][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux5~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[7][10] .is_wysiwyg = "true";
defparam \regFile_inst|registers[7][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y75_N43
dffeas \regFile_inst|registers[15][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux5~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[15][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[15][10] .is_wysiwyg = "true";
defparam \regFile_inst|registers[15][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y74_N55
dffeas \regFile_inst|registers[11][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux5~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[11][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[11][10] .is_wysiwyg = "true";
defparam \regFile_inst|registers[11][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y74_N54
cyclonev_lcell_comb \regFile_inst|Mux21~3 (
// Equation(s):
// \regFile_inst|Mux21~3_combout  = ( \regFile_inst|registers[11][10]~q  & ( \muxRF2|result[2]~2_combout  & ( (!\muxRF2|result[3]~3_combout  & (\regFile_inst|registers[7][10]~q )) # (\muxRF2|result[3]~3_combout  & ((\regFile_inst|registers[15][10]~q ))) ) ) 
// ) # ( !\regFile_inst|registers[11][10]~q  & ( \muxRF2|result[2]~2_combout  & ( (!\muxRF2|result[3]~3_combout  & (\regFile_inst|registers[7][10]~q )) # (\muxRF2|result[3]~3_combout  & ((\regFile_inst|registers[15][10]~q ))) ) ) ) # ( 
// \regFile_inst|registers[11][10]~q  & ( !\muxRF2|result[2]~2_combout  & ( (\muxRF2|result[3]~3_combout ) # (\regFile_inst|registers[3][10]~q ) ) ) ) # ( !\regFile_inst|registers[11][10]~q  & ( !\muxRF2|result[2]~2_combout  & ( 
// (\regFile_inst|registers[3][10]~q  & !\muxRF2|result[3]~3_combout ) ) ) )

	.dataa(!\regFile_inst|registers[7][10]~q ),
	.datab(!\regFile_inst|registers[3][10]~q ),
	.datac(!\regFile_inst|registers[15][10]~q ),
	.datad(!\muxRF2|result[3]~3_combout ),
	.datae(!\regFile_inst|registers[11][10]~q ),
	.dataf(!\muxRF2|result[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux21~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux21~3 .extended_lut = "off";
defparam \regFile_inst|Mux21~3 .lut_mask = 64'h330033FF550F550F;
defparam \regFile_inst|Mux21~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y75_N15
cyclonev_lcell_comb \regFile_inst|registers[6][10]~feeder (
// Equation(s):
// \regFile_inst|registers[6][10]~feeder_combout  = ( \mux3a1_inst|Mux5~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux3a1_inst|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|registers[6][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|registers[6][10]~feeder .extended_lut = "off";
defparam \regFile_inst|registers[6][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile_inst|registers[6][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y75_N16
dffeas \regFile_inst|registers[6][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile_inst|registers[6][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile_inst|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[6][10] .is_wysiwyg = "true";
defparam \regFile_inst|registers[6][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y75_N3
cyclonev_lcell_comb \regFile_inst|registers[2][10]~feeder (
// Equation(s):
// \regFile_inst|registers[2][10]~feeder_combout  = ( \mux3a1_inst|Mux5~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux3a1_inst|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|registers[2][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|registers[2][10]~feeder .extended_lut = "off";
defparam \regFile_inst|registers[2][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile_inst|registers[2][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y75_N4
dffeas \regFile_inst|registers[2][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile_inst|registers[2][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile_inst|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[2][10] .is_wysiwyg = "true";
defparam \regFile_inst|registers[2][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y73_N25
dffeas \regFile_inst|registers[10][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux5~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[10][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[10][10] .is_wysiwyg = "true";
defparam \regFile_inst|registers[10][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y75_N12
cyclonev_lcell_comb \regFile_inst|registers[14][10]~feeder (
// Equation(s):
// \regFile_inst|registers[14][10]~feeder_combout  = ( \mux3a1_inst|Mux5~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux3a1_inst|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|registers[14][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|registers[14][10]~feeder .extended_lut = "off";
defparam \regFile_inst|registers[14][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile_inst|registers[14][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y75_N13
dffeas \regFile_inst|registers[14][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile_inst|registers[14][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile_inst|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[14][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[14][10] .is_wysiwyg = "true";
defparam \regFile_inst|registers[14][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N27
cyclonev_lcell_comb \regFile_inst|Mux21~2 (
// Equation(s):
// \regFile_inst|Mux21~2_combout  = ( \muxRF2|result[3]~3_combout  & ( \muxRF2|result[2]~2_combout  & ( \regFile_inst|registers[14][10]~q  ) ) ) # ( !\muxRF2|result[3]~3_combout  & ( \muxRF2|result[2]~2_combout  & ( \regFile_inst|registers[6][10]~q  ) ) ) # 
// ( \muxRF2|result[3]~3_combout  & ( !\muxRF2|result[2]~2_combout  & ( \regFile_inst|registers[10][10]~q  ) ) ) # ( !\muxRF2|result[3]~3_combout  & ( !\muxRF2|result[2]~2_combout  & ( \regFile_inst|registers[2][10]~q  ) ) )

	.dataa(!\regFile_inst|registers[6][10]~q ),
	.datab(!\regFile_inst|registers[2][10]~q ),
	.datac(!\regFile_inst|registers[10][10]~q ),
	.datad(!\regFile_inst|registers[14][10]~q ),
	.datae(!\muxRF2|result[3]~3_combout ),
	.dataf(!\muxRF2|result[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux21~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux21~2 .extended_lut = "off";
defparam \regFile_inst|Mux21~2 .lut_mask = 64'h33330F0F555500FF;
defparam \regFile_inst|Mux21~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y75_N24
cyclonev_lcell_comb \regFile_inst|Mux21~4 (
// Equation(s):
// \regFile_inst|Mux21~4_combout  = ( \regFile_inst|Mux21~3_combout  & ( \regFile_inst|Mux21~2_combout  & ( ((!\muxRF2|result[0]~0_combout  & ((\regFile_inst|Mux21~0_combout ))) # (\muxRF2|result[0]~0_combout  & (\regFile_inst|Mux21~1_combout ))) # 
// (\muxRF2|result[1]~1_combout ) ) ) ) # ( !\regFile_inst|Mux21~3_combout  & ( \regFile_inst|Mux21~2_combout  & ( (!\muxRF2|result[1]~1_combout  & ((!\muxRF2|result[0]~0_combout  & ((\regFile_inst|Mux21~0_combout ))) # (\muxRF2|result[0]~0_combout  & 
// (\regFile_inst|Mux21~1_combout )))) # (\muxRF2|result[1]~1_combout  & (((!\muxRF2|result[0]~0_combout )))) ) ) ) # ( \regFile_inst|Mux21~3_combout  & ( !\regFile_inst|Mux21~2_combout  & ( (!\muxRF2|result[1]~1_combout  & ((!\muxRF2|result[0]~0_combout  & 
// ((\regFile_inst|Mux21~0_combout ))) # (\muxRF2|result[0]~0_combout  & (\regFile_inst|Mux21~1_combout )))) # (\muxRF2|result[1]~1_combout  & (((\muxRF2|result[0]~0_combout )))) ) ) ) # ( !\regFile_inst|Mux21~3_combout  & ( !\regFile_inst|Mux21~2_combout  & 
// ( (!\muxRF2|result[1]~1_combout  & ((!\muxRF2|result[0]~0_combout  & ((\regFile_inst|Mux21~0_combout ))) # (\muxRF2|result[0]~0_combout  & (\regFile_inst|Mux21~1_combout )))) ) ) )

	.dataa(!\regFile_inst|Mux21~1_combout ),
	.datab(!\muxRF2|result[1]~1_combout ),
	.datac(!\regFile_inst|Mux21~0_combout ),
	.datad(!\muxRF2|result[0]~0_combout ),
	.datae(!\regFile_inst|Mux21~3_combout ),
	.dataf(!\regFile_inst|Mux21~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux21~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux21~4 .extended_lut = "off";
defparam \regFile_inst|Mux21~4 .lut_mask = 64'h0C440C773F443F77;
defparam \regFile_inst|Mux21~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y75_N25
dffeas \regFile_inst|RD2_temp[10] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\regFile_inst|Mux21~4_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|RD2_temp [10]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|RD2_temp[10] .is_wysiwyg = "true";
defparam \regFile_inst|RD2_temp[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y72_N42
cyclonev_lcell_comb \decode|op2_reg[10]~feeder (
// Equation(s):
// \decode|op2_reg[10]~feeder_combout  = ( \regFile_inst|RD2_temp [10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regFile_inst|RD2_temp [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|op2_reg[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|op2_reg[10]~feeder .extended_lut = "off";
defparam \decode|op2_reg[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \decode|op2_reg[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y72_N43
dffeas \decode|op2_reg[10]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\decode|op2_reg[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|op2_reg[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|op2_reg[10]~DUPLICATE .is_wysiwyg = "true";
defparam \decode|op2_reg[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y72_N32
dffeas \regFile_inst|registers[15][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux6~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[15][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[15][9] .is_wysiwyg = "true";
defparam \regFile_inst|registers[15][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y73_N57
cyclonev_lcell_comb \regFile_inst|registers[13][9]~1 (
// Equation(s):
// \regFile_inst|registers[13][9]~1_combout  = !\mux3a1_inst|Mux6~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mux3a1_inst|Mux6~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|registers[13][9]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|registers[13][9]~1 .extended_lut = "off";
defparam \regFile_inst|registers[13][9]~1 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \regFile_inst|registers[13][9]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y73_N59
dffeas \regFile_inst|registers[13][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile_inst|registers[13][9]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile_inst|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[13][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[13][9] .is_wysiwyg = "true";
defparam \regFile_inst|registers[13][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y73_N10
dffeas \regFile_inst|registers[14][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux6~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[14][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[14][9] .is_wysiwyg = "true";
defparam \regFile_inst|registers[14][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y72_N45
cyclonev_lcell_comb \regFile_inst|Mux6~3 (
// Equation(s):
// \regFile_inst|Mux6~3_combout  = ( \muxRF1|result[0]~2_combout  & ( \muxRF1|result[1]~3_combout  & ( \regFile_inst|registers[15][9]~q  ) ) ) # ( !\muxRF1|result[0]~2_combout  & ( \muxRF1|result[1]~3_combout  & ( \regFile_inst|registers[14][9]~q  ) ) ) # ( 
// \muxRF1|result[0]~2_combout  & ( !\muxRF1|result[1]~3_combout  & ( !\regFile_inst|registers[13][9]~q  ) ) ) # ( !\muxRF1|result[0]~2_combout  & ( !\muxRF1|result[1]~3_combout  & ( \regFile_inst|registers[12][9]~q  ) ) )

	.dataa(!\regFile_inst|registers[12][9]~q ),
	.datab(!\regFile_inst|registers[15][9]~q ),
	.datac(!\regFile_inst|registers[13][9]~q ),
	.datad(!\regFile_inst|registers[14][9]~q ),
	.datae(!\muxRF1|result[0]~2_combout ),
	.dataf(!\muxRF1|result[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux6~3 .extended_lut = "off";
defparam \regFile_inst|Mux6~3 .lut_mask = 64'h5555F0F000FF3333;
defparam \regFile_inst|Mux6~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y75_N32
dffeas \regFile_inst|registers[8][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux6~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[8][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[8][9] .is_wysiwyg = "true";
defparam \regFile_inst|registers[8][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y74_N14
dffeas \regFile_inst|registers[10][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux6~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[10][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[10][9] .is_wysiwyg = "true";
defparam \regFile_inst|registers[10][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y77_N48
cyclonev_lcell_comb \regFile_inst|registers[9][9]~feeder (
// Equation(s):
// \regFile_inst|registers[9][9]~feeder_combout  = ( \mux3a1_inst|Mux6~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux3a1_inst|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|registers[9][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|registers[9][9]~feeder .extended_lut = "off";
defparam \regFile_inst|registers[9][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile_inst|registers[9][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y77_N49
dffeas \regFile_inst|registers[9][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile_inst|registers[9][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile_inst|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[9][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[9][9] .is_wysiwyg = "true";
defparam \regFile_inst|registers[9][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y74_N32
dffeas \regFile_inst|registers[11][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux6~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[11][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[11][9] .is_wysiwyg = "true";
defparam \regFile_inst|registers[11][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y74_N30
cyclonev_lcell_comb \regFile_inst|Mux6~2 (
// Equation(s):
// \regFile_inst|Mux6~2_combout  = ( \regFile_inst|registers[11][9]~q  & ( \muxRF1|result[1]~3_combout  & ( (\muxRF1|result[0]~2_combout ) # (\regFile_inst|registers[10][9]~q ) ) ) ) # ( !\regFile_inst|registers[11][9]~q  & ( \muxRF1|result[1]~3_combout  & ( 
// (\regFile_inst|registers[10][9]~q  & !\muxRF1|result[0]~2_combout ) ) ) ) # ( \regFile_inst|registers[11][9]~q  & ( !\muxRF1|result[1]~3_combout  & ( (!\muxRF1|result[0]~2_combout  & (\regFile_inst|registers[8][9]~q )) # (\muxRF1|result[0]~2_combout  & 
// ((\regFile_inst|registers[9][9]~q ))) ) ) ) # ( !\regFile_inst|registers[11][9]~q  & ( !\muxRF1|result[1]~3_combout  & ( (!\muxRF1|result[0]~2_combout  & (\regFile_inst|registers[8][9]~q )) # (\muxRF1|result[0]~2_combout  & 
// ((\regFile_inst|registers[9][9]~q ))) ) ) )

	.dataa(!\regFile_inst|registers[8][9]~q ),
	.datab(!\regFile_inst|registers[10][9]~q ),
	.datac(!\muxRF1|result[0]~2_combout ),
	.datad(!\regFile_inst|registers[9][9]~q ),
	.datae(!\regFile_inst|registers[11][9]~q ),
	.dataf(!\muxRF1|result[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux6~2 .extended_lut = "off";
defparam \regFile_inst|Mux6~2 .lut_mask = 64'h505F505F30303F3F;
defparam \regFile_inst|Mux6~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y74_N8
dffeas \regFile_inst|registers[4][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux6~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[4][9] .is_wysiwyg = "true";
defparam \regFile_inst|registers[4][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y74_N30
cyclonev_lcell_comb \regFile_inst|registers[7][9]~feeder (
// Equation(s):
// \regFile_inst|registers[7][9]~feeder_combout  = ( \mux3a1_inst|Mux6~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux3a1_inst|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|registers[7][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|registers[7][9]~feeder .extended_lut = "off";
defparam \regFile_inst|registers[7][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile_inst|registers[7][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y74_N31
dffeas \regFile_inst|registers[7][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile_inst|registers[7][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile_inst|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[7][9] .is_wysiwyg = "true";
defparam \regFile_inst|registers[7][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y74_N1
dffeas \regFile_inst|registers[6][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux6~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[6][9] .is_wysiwyg = "true";
defparam \regFile_inst|registers[6][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y72_N37
dffeas \regFile_inst|registers[5][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux6~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[5][9] .is_wysiwyg = "true";
defparam \regFile_inst|registers[5][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y72_N36
cyclonev_lcell_comb \regFile_inst|Mux6~1 (
// Equation(s):
// \regFile_inst|Mux6~1_combout  = ( \regFile_inst|registers[5][9]~q  & ( \muxRF1|result[0]~2_combout  & ( (!\muxRF1|result[1]~3_combout ) # (\regFile_inst|registers[7][9]~q ) ) ) ) # ( !\regFile_inst|registers[5][9]~q  & ( \muxRF1|result[0]~2_combout  & ( 
// (\regFile_inst|registers[7][9]~q  & \muxRF1|result[1]~3_combout ) ) ) ) # ( \regFile_inst|registers[5][9]~q  & ( !\muxRF1|result[0]~2_combout  & ( (!\muxRF1|result[1]~3_combout  & (\regFile_inst|registers[4][9]~q )) # (\muxRF1|result[1]~3_combout  & 
// ((\regFile_inst|registers[6][9]~q ))) ) ) ) # ( !\regFile_inst|registers[5][9]~q  & ( !\muxRF1|result[0]~2_combout  & ( (!\muxRF1|result[1]~3_combout  & (\regFile_inst|registers[4][9]~q )) # (\muxRF1|result[1]~3_combout  & 
// ((\regFile_inst|registers[6][9]~q ))) ) ) )

	.dataa(!\regFile_inst|registers[4][9]~q ),
	.datab(!\regFile_inst|registers[7][9]~q ),
	.datac(!\muxRF1|result[1]~3_combout ),
	.datad(!\regFile_inst|registers[6][9]~q ),
	.datae(!\regFile_inst|registers[5][9]~q ),
	.dataf(!\muxRF1|result[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux6~1 .extended_lut = "off";
defparam \regFile_inst|Mux6~1 .lut_mask = 64'h505F505F0303F3F3;
defparam \regFile_inst|Mux6~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y75_N18
cyclonev_lcell_comb \regFile_inst|registers[2][9]~feeder (
// Equation(s):
// \regFile_inst|registers[2][9]~feeder_combout  = ( \mux3a1_inst|Mux6~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux3a1_inst|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|registers[2][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|registers[2][9]~feeder .extended_lut = "off";
defparam \regFile_inst|registers[2][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile_inst|registers[2][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y75_N19
dffeas \regFile_inst|registers[2][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile_inst|registers[2][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile_inst|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[2][9] .is_wysiwyg = "true";
defparam \regFile_inst|registers[2][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y73_N31
dffeas \regFile_inst|registers[0][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux6~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[0][9] .is_wysiwyg = "true";
defparam \regFile_inst|registers[0][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y72_N27
cyclonev_lcell_comb \regFile_inst|registers[3][9]~feeder (
// Equation(s):
// \regFile_inst|registers[3][9]~feeder_combout  = \mux3a1_inst|Mux6~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mux3a1_inst|Mux6~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|registers[3][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|registers[3][9]~feeder .extended_lut = "off";
defparam \regFile_inst|registers[3][9]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regFile_inst|registers[3][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y72_N29
dffeas \regFile_inst|registers[3][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile_inst|registers[3][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile_inst|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[3][9] .is_wysiwyg = "true";
defparam \regFile_inst|registers[3][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y72_N13
dffeas \regFile_inst|registers[1][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux6~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[1][9] .is_wysiwyg = "true";
defparam \regFile_inst|registers[1][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y72_N12
cyclonev_lcell_comb \regFile_inst|Mux6~0 (
// Equation(s):
// \regFile_inst|Mux6~0_combout  = ( \regFile_inst|registers[1][9]~q  & ( \muxRF1|result[1]~3_combout  & ( (!\muxRF1|result[0]~2_combout  & (\regFile_inst|registers[2][9]~q )) # (\muxRF1|result[0]~2_combout  & ((\regFile_inst|registers[3][9]~q ))) ) ) ) # ( 
// !\regFile_inst|registers[1][9]~q  & ( \muxRF1|result[1]~3_combout  & ( (!\muxRF1|result[0]~2_combout  & (\regFile_inst|registers[2][9]~q )) # (\muxRF1|result[0]~2_combout  & ((\regFile_inst|registers[3][9]~q ))) ) ) ) # ( \regFile_inst|registers[1][9]~q  
// & ( !\muxRF1|result[1]~3_combout  & ( (\muxRF1|result[0]~2_combout ) # (\regFile_inst|registers[0][9]~q ) ) ) ) # ( !\regFile_inst|registers[1][9]~q  & ( !\muxRF1|result[1]~3_combout  & ( (\regFile_inst|registers[0][9]~q  & !\muxRF1|result[0]~2_combout ) 
// ) ) )

	.dataa(!\regFile_inst|registers[2][9]~q ),
	.datab(!\regFile_inst|registers[0][9]~q ),
	.datac(!\muxRF1|result[0]~2_combout ),
	.datad(!\regFile_inst|registers[3][9]~q ),
	.datae(!\regFile_inst|registers[1][9]~q ),
	.dataf(!\muxRF1|result[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux6~0 .extended_lut = "off";
defparam \regFile_inst|Mux6~0 .lut_mask = 64'h30303F3F505F505F;
defparam \regFile_inst|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y72_N6
cyclonev_lcell_comb \regFile_inst|Mux6~4 (
// Equation(s):
// \regFile_inst|Mux6~4_combout  = ( \regFile_inst|Mux6~1_combout  & ( \regFile_inst|Mux6~0_combout  & ( (!\muxRF1|result[3]~1_combout ) # ((!\muxRF1|result[2]~0_combout  & ((\regFile_inst|Mux6~2_combout ))) # (\muxRF1|result[2]~0_combout  & 
// (\regFile_inst|Mux6~3_combout ))) ) ) ) # ( !\regFile_inst|Mux6~1_combout  & ( \regFile_inst|Mux6~0_combout  & ( (!\muxRF1|result[3]~1_combout  & (((!\muxRF1|result[2]~0_combout )))) # (\muxRF1|result[3]~1_combout  & ((!\muxRF1|result[2]~0_combout  & 
// ((\regFile_inst|Mux6~2_combout ))) # (\muxRF1|result[2]~0_combout  & (\regFile_inst|Mux6~3_combout )))) ) ) ) # ( \regFile_inst|Mux6~1_combout  & ( !\regFile_inst|Mux6~0_combout  & ( (!\muxRF1|result[3]~1_combout  & (((\muxRF1|result[2]~0_combout )))) # 
// (\muxRF1|result[3]~1_combout  & ((!\muxRF1|result[2]~0_combout  & ((\regFile_inst|Mux6~2_combout ))) # (\muxRF1|result[2]~0_combout  & (\regFile_inst|Mux6~3_combout )))) ) ) ) # ( !\regFile_inst|Mux6~1_combout  & ( !\regFile_inst|Mux6~0_combout  & ( 
// (\muxRF1|result[3]~1_combout  & ((!\muxRF1|result[2]~0_combout  & ((\regFile_inst|Mux6~2_combout ))) # (\muxRF1|result[2]~0_combout  & (\regFile_inst|Mux6~3_combout )))) ) ) )

	.dataa(!\muxRF1|result[3]~1_combout ),
	.datab(!\regFile_inst|Mux6~3_combout ),
	.datac(!\regFile_inst|Mux6~2_combout ),
	.datad(!\muxRF1|result[2]~0_combout ),
	.datae(!\regFile_inst|Mux6~1_combout ),
	.dataf(!\regFile_inst|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux6~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux6~4 .extended_lut = "off";
defparam \regFile_inst|Mux6~4 .lut_mask = 64'h051105BBAF11AFBB;
defparam \regFile_inst|Mux6~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y72_N7
dffeas \regFile_inst|RD1_temp[9] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\regFile_inst|Mux6~4_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|RD1_temp [9]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|RD1_temp[9] .is_wysiwyg = "true";
defparam \regFile_inst|RD1_temp[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y72_N42
cyclonev_lcell_comb \decode|op1_reg[9]~feeder (
// Equation(s):
// \decode|op1_reg[9]~feeder_combout  = ( \regFile_inst|RD1_temp [9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regFile_inst|RD1_temp [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|op1_reg[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|op1_reg[9]~feeder .extended_lut = "off";
defparam \decode|op1_reg[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \decode|op1_reg[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y72_N43
dffeas \decode|op1_reg[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\decode|op1_reg[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\control_inst|mxSource~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|op1_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|op1_reg[9] .is_wysiwyg = "true";
defparam \decode|op1_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y75_N7
dffeas \regFile_inst|registers[8][8]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux7~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[8][8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[8][8]~DUPLICATE .is_wysiwyg = "true";
defparam \regFile_inst|registers[8][8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y75_N37
dffeas \regFile_inst|registers[0][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux7~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[0][8] .is_wysiwyg = "true";
defparam \regFile_inst|registers[0][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y73_N15
cyclonev_lcell_comb \regFile_inst|registers[12][8]~feeder (
// Equation(s):
// \regFile_inst|registers[12][8]~feeder_combout  = ( \mux3a1_inst|Mux7~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux3a1_inst|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|registers[12][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|registers[12][8]~feeder .extended_lut = "off";
defparam \regFile_inst|registers[12][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile_inst|registers[12][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y73_N16
dffeas \regFile_inst|registers[12][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile_inst|registers[12][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile_inst|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[12][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[12][8] .is_wysiwyg = "true";
defparam \regFile_inst|registers[12][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y75_N32
dffeas \regFile_inst|registers[4][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux7~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[4][8] .is_wysiwyg = "true";
defparam \regFile_inst|registers[4][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y75_N30
cyclonev_lcell_comb \regFile_inst|Mux7~0 (
// Equation(s):
// \regFile_inst|Mux7~0_combout  = ( \regFile_inst|registers[4][8]~q  & ( \muxRF1|result[2]~0_combout  & ( (!\muxRF1|result[3]~1_combout ) # (\regFile_inst|registers[12][8]~q ) ) ) ) # ( !\regFile_inst|registers[4][8]~q  & ( \muxRF1|result[2]~0_combout  & ( 
// (\regFile_inst|registers[12][8]~q  & \muxRF1|result[3]~1_combout ) ) ) ) # ( \regFile_inst|registers[4][8]~q  & ( !\muxRF1|result[2]~0_combout  & ( (!\muxRF1|result[3]~1_combout  & ((\regFile_inst|registers[0][8]~q ))) # (\muxRF1|result[3]~1_combout  & 
// (\regFile_inst|registers[8][8]~DUPLICATE_q )) ) ) ) # ( !\regFile_inst|registers[4][8]~q  & ( !\muxRF1|result[2]~0_combout  & ( (!\muxRF1|result[3]~1_combout  & ((\regFile_inst|registers[0][8]~q ))) # (\muxRF1|result[3]~1_combout  & 
// (\regFile_inst|registers[8][8]~DUPLICATE_q )) ) ) )

	.dataa(!\regFile_inst|registers[8][8]~DUPLICATE_q ),
	.datab(!\regFile_inst|registers[0][8]~q ),
	.datac(!\regFile_inst|registers[12][8]~q ),
	.datad(!\muxRF1|result[3]~1_combout ),
	.datae(!\regFile_inst|registers[4][8]~q ),
	.dataf(!\muxRF1|result[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux7~0 .extended_lut = "off";
defparam \regFile_inst|Mux7~0 .lut_mask = 64'h33553355000FFF0F;
defparam \regFile_inst|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y74_N50
dffeas \regFile_inst|registers[1][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux7~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[1][8] .is_wysiwyg = "true";
defparam \regFile_inst|registers[1][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y74_N8
dffeas \regFile_inst|registers[5][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux7~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[5][8] .is_wysiwyg = "true";
defparam \regFile_inst|registers[5][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y75_N42
cyclonev_lcell_comb \regFile_inst|registers[13][8]~feeder (
// Equation(s):
// \regFile_inst|registers[13][8]~feeder_combout  = ( \mux3a1_inst|Mux7~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux3a1_inst|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|registers[13][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|registers[13][8]~feeder .extended_lut = "off";
defparam \regFile_inst|registers[13][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile_inst|registers[13][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y75_N44
dffeas \regFile_inst|registers[13][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile_inst|registers[13][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile_inst|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[13][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[13][8] .is_wysiwyg = "true";
defparam \regFile_inst|registers[13][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y74_N9
cyclonev_lcell_comb \regFile_inst|Mux7~1 (
// Equation(s):
// \regFile_inst|Mux7~1_combout  = ( \muxRF1|result[3]~1_combout  & ( \regFile_inst|registers[9][8]~q  & ( (!\muxRF1|result[2]~0_combout ) # (\regFile_inst|registers[13][8]~q ) ) ) ) # ( !\muxRF1|result[3]~1_combout  & ( \regFile_inst|registers[9][8]~q  & ( 
// (!\muxRF1|result[2]~0_combout  & (\regFile_inst|registers[1][8]~q )) # (\muxRF1|result[2]~0_combout  & ((\regFile_inst|registers[5][8]~q ))) ) ) ) # ( \muxRF1|result[3]~1_combout  & ( !\regFile_inst|registers[9][8]~q  & ( (\muxRF1|result[2]~0_combout  & 
// \regFile_inst|registers[13][8]~q ) ) ) ) # ( !\muxRF1|result[3]~1_combout  & ( !\regFile_inst|registers[9][8]~q  & ( (!\muxRF1|result[2]~0_combout  & (\regFile_inst|registers[1][8]~q )) # (\muxRF1|result[2]~0_combout  & ((\regFile_inst|registers[5][8]~q 
// ))) ) ) )

	.dataa(!\regFile_inst|registers[1][8]~q ),
	.datab(!\regFile_inst|registers[5][8]~q ),
	.datac(!\muxRF1|result[2]~0_combout ),
	.datad(!\regFile_inst|registers[13][8]~q ),
	.datae(!\muxRF1|result[3]~1_combout ),
	.dataf(!\regFile_inst|registers[9][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux7~1 .extended_lut = "off";
defparam \regFile_inst|Mux7~1 .lut_mask = 64'h5353000F5353F0FF;
defparam \regFile_inst|Mux7~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y75_N38
dffeas \regFile_inst|registers[15][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux7~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[15][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[15][8] .is_wysiwyg = "true";
defparam \regFile_inst|registers[15][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y72_N31
dffeas \regFile_inst|registers[3][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux7~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[3][8] .is_wysiwyg = "true";
defparam \regFile_inst|registers[3][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y74_N23
dffeas \regFile_inst|registers[7][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mux3a1_inst|Mux7~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile_inst|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[7][8] .is_wysiwyg = "true";
defparam \regFile_inst|registers[7][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y74_N44
dffeas \regFile_inst|registers[11][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux7~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[11][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[11][8] .is_wysiwyg = "true";
defparam \regFile_inst|registers[11][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y75_N57
cyclonev_lcell_comb \regFile_inst|Mux7~3 (
// Equation(s):
// \regFile_inst|Mux7~3_combout  = ( \muxRF1|result[2]~0_combout  & ( \muxRF1|result[3]~1_combout  & ( \regFile_inst|registers[15][8]~q  ) ) ) # ( !\muxRF1|result[2]~0_combout  & ( \muxRF1|result[3]~1_combout  & ( \regFile_inst|registers[11][8]~q  ) ) ) # ( 
// \muxRF1|result[2]~0_combout  & ( !\muxRF1|result[3]~1_combout  & ( \regFile_inst|registers[7][8]~q  ) ) ) # ( !\muxRF1|result[2]~0_combout  & ( !\muxRF1|result[3]~1_combout  & ( \regFile_inst|registers[3][8]~q  ) ) )

	.dataa(!\regFile_inst|registers[15][8]~q ),
	.datab(!\regFile_inst|registers[3][8]~q ),
	.datac(!\regFile_inst|registers[7][8]~q ),
	.datad(!\regFile_inst|registers[11][8]~q ),
	.datae(!\muxRF1|result[2]~0_combout ),
	.dataf(!\muxRF1|result[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux7~3 .extended_lut = "off";
defparam \regFile_inst|Mux7~3 .lut_mask = 64'h33330F0F00FF5555;
defparam \regFile_inst|Mux7~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y75_N42
cyclonev_lcell_comb \regFile_inst|registers[6][8]~feeder (
// Equation(s):
// \regFile_inst|registers[6][8]~feeder_combout  = ( \mux3a1_inst|Mux7~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux3a1_inst|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|registers[6][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|registers[6][8]~feeder .extended_lut = "off";
defparam \regFile_inst|registers[6][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile_inst|registers[6][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y75_N43
dffeas \regFile_inst|registers[6][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile_inst|registers[6][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile_inst|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[6][8] .is_wysiwyg = "true";
defparam \regFile_inst|registers[6][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y75_N25
dffeas \regFile_inst|registers[2][8]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux7~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[2][8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[2][8]~DUPLICATE .is_wysiwyg = "true";
defparam \regFile_inst|registers[2][8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y75_N13
dffeas \regFile_inst|registers[10][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux7~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[10][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[10][8] .is_wysiwyg = "true";
defparam \regFile_inst|registers[10][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y75_N44
dffeas \regFile_inst|registers[14][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux7~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[14][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[14][8] .is_wysiwyg = "true";
defparam \regFile_inst|registers[14][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y75_N42
cyclonev_lcell_comb \regFile_inst|Mux7~2 (
// Equation(s):
// \regFile_inst|Mux7~2_combout  = ( \regFile_inst|registers[14][8]~q  & ( \muxRF1|result[3]~1_combout  & ( (\muxRF1|result[2]~0_combout ) # (\regFile_inst|registers[10][8]~q ) ) ) ) # ( !\regFile_inst|registers[14][8]~q  & ( \muxRF1|result[3]~1_combout  & ( 
// (\regFile_inst|registers[10][8]~q  & !\muxRF1|result[2]~0_combout ) ) ) ) # ( \regFile_inst|registers[14][8]~q  & ( !\muxRF1|result[3]~1_combout  & ( (!\muxRF1|result[2]~0_combout  & ((\regFile_inst|registers[2][8]~DUPLICATE_q ))) # 
// (\muxRF1|result[2]~0_combout  & (\regFile_inst|registers[6][8]~q )) ) ) ) # ( !\regFile_inst|registers[14][8]~q  & ( !\muxRF1|result[3]~1_combout  & ( (!\muxRF1|result[2]~0_combout  & ((\regFile_inst|registers[2][8]~DUPLICATE_q ))) # 
// (\muxRF1|result[2]~0_combout  & (\regFile_inst|registers[6][8]~q )) ) ) )

	.dataa(!\regFile_inst|registers[6][8]~q ),
	.datab(!\regFile_inst|registers[2][8]~DUPLICATE_q ),
	.datac(!\regFile_inst|registers[10][8]~q ),
	.datad(!\muxRF1|result[2]~0_combout ),
	.datae(!\regFile_inst|registers[14][8]~q ),
	.dataf(!\muxRF1|result[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux7~2 .extended_lut = "off";
defparam \regFile_inst|Mux7~2 .lut_mask = 64'h335533550F000FFF;
defparam \regFile_inst|Mux7~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y75_N48
cyclonev_lcell_comb \regFile_inst|Mux7~4 (
// Equation(s):
// \regFile_inst|Mux7~4_combout  = ( \regFile_inst|Mux7~3_combout  & ( \regFile_inst|Mux7~2_combout  & ( ((!\muxRF1|result[0]~2_combout  & (\regFile_inst|Mux7~0_combout )) # (\muxRF1|result[0]~2_combout  & ((\regFile_inst|Mux7~1_combout )))) # 
// (\muxRF1|result[1]~3_combout ) ) ) ) # ( !\regFile_inst|Mux7~3_combout  & ( \regFile_inst|Mux7~2_combout  & ( (!\muxRF1|result[1]~3_combout  & ((!\muxRF1|result[0]~2_combout  & (\regFile_inst|Mux7~0_combout )) # (\muxRF1|result[0]~2_combout  & 
// ((\regFile_inst|Mux7~1_combout ))))) # (\muxRF1|result[1]~3_combout  & (((!\muxRF1|result[0]~2_combout )))) ) ) ) # ( \regFile_inst|Mux7~3_combout  & ( !\regFile_inst|Mux7~2_combout  & ( (!\muxRF1|result[1]~3_combout  & ((!\muxRF1|result[0]~2_combout  & 
// (\regFile_inst|Mux7~0_combout )) # (\muxRF1|result[0]~2_combout  & ((\regFile_inst|Mux7~1_combout ))))) # (\muxRF1|result[1]~3_combout  & (((\muxRF1|result[0]~2_combout )))) ) ) ) # ( !\regFile_inst|Mux7~3_combout  & ( !\regFile_inst|Mux7~2_combout  & ( 
// (!\muxRF1|result[1]~3_combout  & ((!\muxRF1|result[0]~2_combout  & (\regFile_inst|Mux7~0_combout )) # (\muxRF1|result[0]~2_combout  & ((\regFile_inst|Mux7~1_combout ))))) ) ) )

	.dataa(!\muxRF1|result[1]~3_combout ),
	.datab(!\regFile_inst|Mux7~0_combout ),
	.datac(!\muxRF1|result[0]~2_combout ),
	.datad(!\regFile_inst|Mux7~1_combout ),
	.datae(!\regFile_inst|Mux7~3_combout ),
	.dataf(!\regFile_inst|Mux7~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux7~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux7~4 .extended_lut = "off";
defparam \regFile_inst|Mux7~4 .lut_mask = 64'h202A252F707A757F;
defparam \regFile_inst|Mux7~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y75_N49
dffeas \regFile_inst|RD1_temp[8] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\regFile_inst|Mux7~4_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|RD1_temp [8]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|RD1_temp[8] .is_wysiwyg = "true";
defparam \regFile_inst|RD1_temp[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y72_N45
cyclonev_lcell_comb \decode|op1_reg[8]~feeder (
// Equation(s):
// \decode|op1_reg[8]~feeder_combout  = ( \regFile_inst|RD1_temp [8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regFile_inst|RD1_temp [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|op1_reg[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|op1_reg[8]~feeder .extended_lut = "off";
defparam \decode|op1_reg[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \decode|op1_reg[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y72_N46
dffeas \decode|op1_reg[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\decode|op1_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\control_inst|mxSource~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|op1_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|op1_reg[8] .is_wysiwyg = "true";
defparam \decode|op1_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y74_N0
cyclonev_lcell_comb \regFile_inst|registers[6][7]~feeder (
// Equation(s):
// \regFile_inst|registers[6][7]~feeder_combout  = \mux3a1_inst|Mux8~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mux3a1_inst|Mux8~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|registers[6][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|registers[6][7]~feeder .extended_lut = "off";
defparam \regFile_inst|registers[6][7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regFile_inst|registers[6][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y74_N2
dffeas \regFile_inst|registers[6][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile_inst|registers[6][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile_inst|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[6][7] .is_wysiwyg = "true";
defparam \regFile_inst|registers[6][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y74_N14
dffeas \regFile_inst|registers[4][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux8~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[4][7] .is_wysiwyg = "true";
defparam \regFile_inst|registers[4][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y72_N55
dffeas \regFile_inst|registers[5][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux8~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[5][7] .is_wysiwyg = "true";
defparam \regFile_inst|registers[5][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y74_N18
cyclonev_lcell_comb \regFile_inst|registers[7][7]~feeder (
// Equation(s):
// \regFile_inst|registers[7][7]~feeder_combout  = ( \mux3a1_inst|Mux8~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux3a1_inst|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|registers[7][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|registers[7][7]~feeder .extended_lut = "off";
defparam \regFile_inst|registers[7][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile_inst|registers[7][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y74_N19
dffeas \regFile_inst|registers[7][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile_inst|registers[7][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile_inst|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[7][7] .is_wysiwyg = "true";
defparam \regFile_inst|registers[7][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y74_N3
cyclonev_lcell_comb \regFile_inst|Mux24~1 (
// Equation(s):
// \regFile_inst|Mux24~1_combout  = ( \regFile_inst|registers[7][7]~q  & ( \muxRF2|result[1]~1_combout  & ( (\regFile_inst|registers[6][7]~q ) # (\muxRF2|result[0]~0_combout ) ) ) ) # ( !\regFile_inst|registers[7][7]~q  & ( \muxRF2|result[1]~1_combout  & ( 
// (!\muxRF2|result[0]~0_combout  & \regFile_inst|registers[6][7]~q ) ) ) ) # ( \regFile_inst|registers[7][7]~q  & ( !\muxRF2|result[1]~1_combout  & ( (!\muxRF2|result[0]~0_combout  & (\regFile_inst|registers[4][7]~q )) # (\muxRF2|result[0]~0_combout  & 
// ((\regFile_inst|registers[5][7]~q ))) ) ) ) # ( !\regFile_inst|registers[7][7]~q  & ( !\muxRF2|result[1]~1_combout  & ( (!\muxRF2|result[0]~0_combout  & (\regFile_inst|registers[4][7]~q )) # (\muxRF2|result[0]~0_combout  & 
// ((\regFile_inst|registers[5][7]~q ))) ) ) )

	.dataa(!\muxRF2|result[0]~0_combout ),
	.datab(!\regFile_inst|registers[6][7]~q ),
	.datac(!\regFile_inst|registers[4][7]~q ),
	.datad(!\regFile_inst|registers[5][7]~q ),
	.datae(!\regFile_inst|registers[7][7]~q ),
	.dataf(!\muxRF2|result[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux24~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux24~1 .extended_lut = "off";
defparam \regFile_inst|Mux24~1 .lut_mask = 64'h0A5F0A5F22227777;
defparam \regFile_inst|Mux24~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y74_N54
cyclonev_lcell_comb \regFile_inst|registers[10][7]~feeder (
// Equation(s):
// \regFile_inst|registers[10][7]~feeder_combout  = ( \mux3a1_inst|Mux8~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux3a1_inst|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|registers[10][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|registers[10][7]~feeder .extended_lut = "off";
defparam \regFile_inst|registers[10][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile_inst|registers[10][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y74_N55
dffeas \regFile_inst|registers[10][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile_inst|registers[10][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile_inst|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[10][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[10][7] .is_wysiwyg = "true";
defparam \regFile_inst|registers[10][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y74_N24
cyclonev_lcell_comb \regFile_inst|registers[11][7]~feeder (
// Equation(s):
// \regFile_inst|registers[11][7]~feeder_combout  = ( \mux3a1_inst|Mux8~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux3a1_inst|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|registers[11][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|registers[11][7]~feeder .extended_lut = "off";
defparam \regFile_inst|registers[11][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile_inst|registers[11][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y74_N25
dffeas \regFile_inst|registers[11][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile_inst|registers[11][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile_inst|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[11][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[11][7] .is_wysiwyg = "true";
defparam \regFile_inst|registers[11][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y71_N15
cyclonev_lcell_comb \regFile_inst|registers[8][7]~feeder (
// Equation(s):
// \regFile_inst|registers[8][7]~feeder_combout  = ( \mux3a1_inst|Mux8~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux3a1_inst|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|registers[8][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|registers[8][7]~feeder .extended_lut = "off";
defparam \regFile_inst|registers[8][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile_inst|registers[8][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y71_N16
dffeas \regFile_inst|registers[8][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile_inst|registers[8][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile_inst|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[8][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[8][7] .is_wysiwyg = "true";
defparam \regFile_inst|registers[8][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y74_N54
cyclonev_lcell_comb \regFile_inst|Mux24~2 (
// Equation(s):
// \regFile_inst|Mux24~2_combout  = ( \muxRF2|result[0]~0_combout  & ( \muxRF2|result[1]~1_combout  & ( \regFile_inst|registers[11][7]~q  ) ) ) # ( !\muxRF2|result[0]~0_combout  & ( \muxRF2|result[1]~1_combout  & ( \regFile_inst|registers[10][7]~q  ) ) ) # ( 
// \muxRF2|result[0]~0_combout  & ( !\muxRF2|result[1]~1_combout  & ( \regFile_inst|registers[9][7]~q  ) ) ) # ( !\muxRF2|result[0]~0_combout  & ( !\muxRF2|result[1]~1_combout  & ( \regFile_inst|registers[8][7]~q  ) ) )

	.dataa(!\regFile_inst|registers[9][7]~q ),
	.datab(!\regFile_inst|registers[10][7]~q ),
	.datac(!\regFile_inst|registers[11][7]~q ),
	.datad(!\regFile_inst|registers[8][7]~q ),
	.datae(!\muxRF2|result[0]~0_combout ),
	.dataf(!\muxRF2|result[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux24~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux24~2 .extended_lut = "off";
defparam \regFile_inst|Mux24~2 .lut_mask = 64'h00FF555533330F0F;
defparam \regFile_inst|Mux24~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y71_N15
cyclonev_lcell_comb \regFile_inst|registers[13][7]~0 (
// Equation(s):
// \regFile_inst|registers[13][7]~0_combout  = ( !\mux3a1_inst|Mux8~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\mux3a1_inst|Mux8~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|registers[13][7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|registers[13][7]~0 .extended_lut = "off";
defparam \regFile_inst|registers[13][7]~0 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \regFile_inst|registers[13][7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y71_N17
dffeas \regFile_inst|registers[13][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile_inst|registers[13][7]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile_inst|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[13][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[13][7] .is_wysiwyg = "true";
defparam \regFile_inst|registers[13][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y73_N14
dffeas \regFile_inst|registers[12][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux8~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[12][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[12][7] .is_wysiwyg = "true";
defparam \regFile_inst|registers[12][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y72_N52
dffeas \regFile_inst|registers[15][7]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux8~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[15][7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[15][7]~DUPLICATE .is_wysiwyg = "true";
defparam \regFile_inst|registers[15][7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y73_N32
dffeas \regFile_inst|registers[14][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux8~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[14][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[14][7] .is_wysiwyg = "true";
defparam \regFile_inst|registers[14][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y73_N30
cyclonev_lcell_comb \regFile_inst|Mux24~3 (
// Equation(s):
// \regFile_inst|Mux24~3_combout  = ( \regFile_inst|registers[14][7]~q  & ( \muxRF2|result[0]~0_combout  & ( (!\muxRF2|result[1]~1_combout  & (!\regFile_inst|registers[13][7]~q )) # (\muxRF2|result[1]~1_combout  & ((\regFile_inst|registers[15][7]~DUPLICATE_q 
// ))) ) ) ) # ( !\regFile_inst|registers[14][7]~q  & ( \muxRF2|result[0]~0_combout  & ( (!\muxRF2|result[1]~1_combout  & (!\regFile_inst|registers[13][7]~q )) # (\muxRF2|result[1]~1_combout  & ((\regFile_inst|registers[15][7]~DUPLICATE_q ))) ) ) ) # ( 
// \regFile_inst|registers[14][7]~q  & ( !\muxRF2|result[0]~0_combout  & ( (\muxRF2|result[1]~1_combout ) # (\regFile_inst|registers[12][7]~q ) ) ) ) # ( !\regFile_inst|registers[14][7]~q  & ( !\muxRF2|result[0]~0_combout  & ( 
// (\regFile_inst|registers[12][7]~q  & !\muxRF2|result[1]~1_combout ) ) ) )

	.dataa(!\regFile_inst|registers[13][7]~q ),
	.datab(!\regFile_inst|registers[12][7]~q ),
	.datac(!\regFile_inst|registers[15][7]~DUPLICATE_q ),
	.datad(!\muxRF2|result[1]~1_combout ),
	.datae(!\regFile_inst|registers[14][7]~q ),
	.dataf(!\muxRF2|result[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux24~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux24~3 .extended_lut = "off";
defparam \regFile_inst|Mux24~3 .lut_mask = 64'h330033FFAA0FAA0F;
defparam \regFile_inst|Mux24~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y72_N35
dffeas \regFile_inst|registers[3][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux8~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[3][7] .is_wysiwyg = "true";
defparam \regFile_inst|registers[3][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y72_N12
cyclonev_lcell_comb \regFile_inst|registers[2][7]~feeder (
// Equation(s):
// \regFile_inst|registers[2][7]~feeder_combout  = ( \mux3a1_inst|Mux8~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux3a1_inst|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|registers[2][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|registers[2][7]~feeder .extended_lut = "off";
defparam \regFile_inst|registers[2][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile_inst|registers[2][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y72_N14
dffeas \regFile_inst|registers[2][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile_inst|registers[2][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile_inst|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[2][7] .is_wysiwyg = "true";
defparam \regFile_inst|registers[2][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y72_N25
dffeas \regFile_inst|registers[1][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux8~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[1][7] .is_wysiwyg = "true";
defparam \regFile_inst|registers[1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y72_N49
dffeas \regFile_inst|registers[0][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux8~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[0][7] .is_wysiwyg = "true";
defparam \regFile_inst|registers[0][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y72_N48
cyclonev_lcell_comb \regFile_inst|Mux24~0 (
// Equation(s):
// \regFile_inst|Mux24~0_combout  = ( \regFile_inst|registers[0][7]~q  & ( \muxRF2|result[0]~0_combout  & ( (!\muxRF2|result[1]~1_combout  & ((\regFile_inst|registers[1][7]~q ))) # (\muxRF2|result[1]~1_combout  & (\regFile_inst|registers[3][7]~q )) ) ) ) # ( 
// !\regFile_inst|registers[0][7]~q  & ( \muxRF2|result[0]~0_combout  & ( (!\muxRF2|result[1]~1_combout  & ((\regFile_inst|registers[1][7]~q ))) # (\muxRF2|result[1]~1_combout  & (\regFile_inst|registers[3][7]~q )) ) ) ) # ( \regFile_inst|registers[0][7]~q  
// & ( !\muxRF2|result[0]~0_combout  & ( (!\muxRF2|result[1]~1_combout ) # (\regFile_inst|registers[2][7]~q ) ) ) ) # ( !\regFile_inst|registers[0][7]~q  & ( !\muxRF2|result[0]~0_combout  & ( (\regFile_inst|registers[2][7]~q  & \muxRF2|result[1]~1_combout ) 
// ) ) )

	.dataa(!\regFile_inst|registers[3][7]~q ),
	.datab(!\regFile_inst|registers[2][7]~q ),
	.datac(!\muxRF2|result[1]~1_combout ),
	.datad(!\regFile_inst|registers[1][7]~q ),
	.datae(!\regFile_inst|registers[0][7]~q ),
	.dataf(!\muxRF2|result[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux24~0 .extended_lut = "off";
defparam \regFile_inst|Mux24~0 .lut_mask = 64'h0303F3F305F505F5;
defparam \regFile_inst|Mux24~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y74_N48
cyclonev_lcell_comb \regFile_inst|Mux24~4 (
// Equation(s):
// \regFile_inst|Mux24~4_combout  = ( \regFile_inst|Mux24~3_combout  & ( \regFile_inst|Mux24~0_combout  & ( (!\muxRF2|result[2]~2_combout  & (((!\muxRF2|result[3]~3_combout ) # (\regFile_inst|Mux24~2_combout )))) # (\muxRF2|result[2]~2_combout  & 
// (((\muxRF2|result[3]~3_combout )) # (\regFile_inst|Mux24~1_combout ))) ) ) ) # ( !\regFile_inst|Mux24~3_combout  & ( \regFile_inst|Mux24~0_combout  & ( (!\muxRF2|result[2]~2_combout  & (((!\muxRF2|result[3]~3_combout ) # (\regFile_inst|Mux24~2_combout 
// )))) # (\muxRF2|result[2]~2_combout  & (\regFile_inst|Mux24~1_combout  & ((!\muxRF2|result[3]~3_combout )))) ) ) ) # ( \regFile_inst|Mux24~3_combout  & ( !\regFile_inst|Mux24~0_combout  & ( (!\muxRF2|result[2]~2_combout  & (((\regFile_inst|Mux24~2_combout 
//  & \muxRF2|result[3]~3_combout )))) # (\muxRF2|result[2]~2_combout  & (((\muxRF2|result[3]~3_combout )) # (\regFile_inst|Mux24~1_combout ))) ) ) ) # ( !\regFile_inst|Mux24~3_combout  & ( !\regFile_inst|Mux24~0_combout  & ( (!\muxRF2|result[2]~2_combout  & 
// (((\regFile_inst|Mux24~2_combout  & \muxRF2|result[3]~3_combout )))) # (\muxRF2|result[2]~2_combout  & (\regFile_inst|Mux24~1_combout  & ((!\muxRF2|result[3]~3_combout )))) ) ) )

	.dataa(!\regFile_inst|Mux24~1_combout ),
	.datab(!\muxRF2|result[2]~2_combout ),
	.datac(!\regFile_inst|Mux24~2_combout ),
	.datad(!\muxRF2|result[3]~3_combout ),
	.datae(!\regFile_inst|Mux24~3_combout ),
	.dataf(!\regFile_inst|Mux24~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux24~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux24~4 .extended_lut = "off";
defparam \regFile_inst|Mux24~4 .lut_mask = 64'h110C113FDD0CDD3F;
defparam \regFile_inst|Mux24~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y74_N49
dffeas \regFile_inst|RD2_temp[7] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\regFile_inst|Mux24~4_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|RD2_temp [7]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|RD2_temp[7] .is_wysiwyg = "true";
defparam \regFile_inst|RD2_temp[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y72_N51
cyclonev_lcell_comb \decode|op2_reg[7]~feeder (
// Equation(s):
// \decode|op2_reg[7]~feeder_combout  = ( \regFile_inst|RD2_temp [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regFile_inst|RD2_temp [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|op2_reg[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|op2_reg[7]~feeder .extended_lut = "off";
defparam \decode|op2_reg[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \decode|op2_reg[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y72_N52
dffeas \decode|op2_reg[7]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\decode|op2_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|op2_reg[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|op2_reg[7]~DUPLICATE .is_wysiwyg = "true";
defparam \decode|op2_reg[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y74_N35
dffeas \regFile_inst|registers[9][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux9~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[9][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[9][6] .is_wysiwyg = "true";
defparam \regFile_inst|registers[9][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y74_N37
dffeas \regFile_inst|registers[1][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux9~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[1][6] .is_wysiwyg = "true";
defparam \regFile_inst|registers[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y74_N20
dffeas \regFile_inst|registers[5][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux9~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[5][6] .is_wysiwyg = "true";
defparam \regFile_inst|registers[5][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y75_N21
cyclonev_lcell_comb \regFile_inst|registers[13][6]~feeder (
// Equation(s):
// \regFile_inst|registers[13][6]~feeder_combout  = ( \mux3a1_inst|Mux9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux3a1_inst|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|registers[13][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|registers[13][6]~feeder .extended_lut = "off";
defparam \regFile_inst|registers[13][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile_inst|registers[13][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y75_N22
dffeas \regFile_inst|registers[13][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile_inst|registers[13][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile_inst|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[13][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[13][6] .is_wysiwyg = "true";
defparam \regFile_inst|registers[13][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y74_N21
cyclonev_lcell_comb \regFile_inst|Mux9~1 (
// Equation(s):
// \regFile_inst|Mux9~1_combout  = ( \muxRF1|result[3]~1_combout  & ( \regFile_inst|registers[13][6]~q  & ( (\muxRF1|result[2]~0_combout ) # (\regFile_inst|registers[9][6]~q ) ) ) ) # ( !\muxRF1|result[3]~1_combout  & ( \regFile_inst|registers[13][6]~q  & ( 
// (!\muxRF1|result[2]~0_combout  & (\regFile_inst|registers[1][6]~q )) # (\muxRF1|result[2]~0_combout  & ((\regFile_inst|registers[5][6]~q ))) ) ) ) # ( \muxRF1|result[3]~1_combout  & ( !\regFile_inst|registers[13][6]~q  & ( (\regFile_inst|registers[9][6]~q 
//  & !\muxRF1|result[2]~0_combout ) ) ) ) # ( !\muxRF1|result[3]~1_combout  & ( !\regFile_inst|registers[13][6]~q  & ( (!\muxRF1|result[2]~0_combout  & (\regFile_inst|registers[1][6]~q )) # (\muxRF1|result[2]~0_combout  & ((\regFile_inst|registers[5][6]~q 
// ))) ) ) )

	.dataa(!\regFile_inst|registers[9][6]~q ),
	.datab(!\regFile_inst|registers[1][6]~q ),
	.datac(!\muxRF1|result[2]~0_combout ),
	.datad(!\regFile_inst|registers[5][6]~q ),
	.datae(!\muxRF1|result[3]~1_combout ),
	.dataf(!\regFile_inst|registers[13][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux9~1 .extended_lut = "off";
defparam \regFile_inst|Mux9~1 .lut_mask = 64'h303F5050303F5F5F;
defparam \regFile_inst|Mux9~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y76_N32
dffeas \regFile_inst|registers[11][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux9~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[11][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[11][6] .is_wysiwyg = "true";
defparam \regFile_inst|registers[11][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y75_N17
dffeas \regFile_inst|registers[15][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux9~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[15][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[15][6] .is_wysiwyg = "true";
defparam \regFile_inst|registers[15][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y72_N28
dffeas \regFile_inst|registers[3][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux9~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[3][6] .is_wysiwyg = "true";
defparam \regFile_inst|registers[3][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y76_N46
dffeas \regFile_inst|registers[7][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux9~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[7][6] .is_wysiwyg = "true";
defparam \regFile_inst|registers[7][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y75_N12
cyclonev_lcell_comb \regFile_inst|Mux9~3 (
// Equation(s):
// \regFile_inst|Mux9~3_combout  = ( \muxRF1|result[2]~0_combout  & ( \muxRF1|result[3]~1_combout  & ( \regFile_inst|registers[15][6]~q  ) ) ) # ( !\muxRF1|result[2]~0_combout  & ( \muxRF1|result[3]~1_combout  & ( \regFile_inst|registers[11][6]~q  ) ) ) # ( 
// \muxRF1|result[2]~0_combout  & ( !\muxRF1|result[3]~1_combout  & ( \regFile_inst|registers[7][6]~q  ) ) ) # ( !\muxRF1|result[2]~0_combout  & ( !\muxRF1|result[3]~1_combout  & ( \regFile_inst|registers[3][6]~q  ) ) )

	.dataa(!\regFile_inst|registers[11][6]~q ),
	.datab(!\regFile_inst|registers[15][6]~q ),
	.datac(!\regFile_inst|registers[3][6]~q ),
	.datad(!\regFile_inst|registers[7][6]~q ),
	.datae(!\muxRF1|result[2]~0_combout ),
	.dataf(!\muxRF1|result[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux9~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux9~3 .extended_lut = "off";
defparam \regFile_inst|Mux9~3 .lut_mask = 64'h0F0F00FF55553333;
defparam \regFile_inst|Mux9~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y75_N55
dffeas \regFile_inst|registers[2][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux9~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[2][6] .is_wysiwyg = "true";
defparam \regFile_inst|registers[2][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y75_N9
cyclonev_lcell_comb \regFile_inst|registers[6][6]~feeder (
// Equation(s):
// \regFile_inst|registers[6][6]~feeder_combout  = ( \mux3a1_inst|Mux9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux3a1_inst|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|registers[6][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|registers[6][6]~feeder .extended_lut = "off";
defparam \regFile_inst|registers[6][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile_inst|registers[6][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y75_N10
dffeas \regFile_inst|registers[6][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile_inst|registers[6][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile_inst|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[6][6] .is_wysiwyg = "true";
defparam \regFile_inst|registers[6][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y75_N48
cyclonev_lcell_comb \regFile_inst|registers[10][6]~feeder (
// Equation(s):
// \regFile_inst|registers[10][6]~feeder_combout  = ( \mux3a1_inst|Mux9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux3a1_inst|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|registers[10][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|registers[10][6]~feeder .extended_lut = "off";
defparam \regFile_inst|registers[10][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile_inst|registers[10][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y75_N49
dffeas \regFile_inst|registers[10][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile_inst|registers[10][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile_inst|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[10][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[10][6] .is_wysiwyg = "true";
defparam \regFile_inst|registers[10][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y75_N1
dffeas \regFile_inst|registers[14][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux9~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[14][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[14][6] .is_wysiwyg = "true";
defparam \regFile_inst|registers[14][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y75_N0
cyclonev_lcell_comb \regFile_inst|Mux9~2 (
// Equation(s):
// \regFile_inst|Mux9~2_combout  = ( \regFile_inst|registers[14][6]~q  & ( \muxRF1|result[3]~1_combout  & ( (\muxRF1|result[2]~0_combout ) # (\regFile_inst|registers[10][6]~q ) ) ) ) # ( !\regFile_inst|registers[14][6]~q  & ( \muxRF1|result[3]~1_combout  & ( 
// (\regFile_inst|registers[10][6]~q  & !\muxRF1|result[2]~0_combout ) ) ) ) # ( \regFile_inst|registers[14][6]~q  & ( !\muxRF1|result[3]~1_combout  & ( (!\muxRF1|result[2]~0_combout  & (\regFile_inst|registers[2][6]~q )) # (\muxRF1|result[2]~0_combout  & 
// ((\regFile_inst|registers[6][6]~q ))) ) ) ) # ( !\regFile_inst|registers[14][6]~q  & ( !\muxRF1|result[3]~1_combout  & ( (!\muxRF1|result[2]~0_combout  & (\regFile_inst|registers[2][6]~q )) # (\muxRF1|result[2]~0_combout  & 
// ((\regFile_inst|registers[6][6]~q ))) ) ) )

	.dataa(!\regFile_inst|registers[2][6]~q ),
	.datab(!\regFile_inst|registers[6][6]~q ),
	.datac(!\regFile_inst|registers[10][6]~q ),
	.datad(!\muxRF1|result[2]~0_combout ),
	.datae(!\regFile_inst|registers[14][6]~q ),
	.dataf(!\muxRF1|result[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux9~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux9~2 .extended_lut = "off";
defparam \regFile_inst|Mux9~2 .lut_mask = 64'h553355330F000FFF;
defparam \regFile_inst|Mux9~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y75_N8
dffeas \regFile_inst|registers[0][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux9~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[0][6] .is_wysiwyg = "true";
defparam \regFile_inst|registers[0][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y75_N43
dffeas \regFile_inst|registers[8][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux9~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[8][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[8][6] .is_wysiwyg = "true";
defparam \regFile_inst|registers[8][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y75_N43
dffeas \regFile_inst|registers[4][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux9~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[4][6] .is_wysiwyg = "true";
defparam \regFile_inst|registers[4][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y75_N42
cyclonev_lcell_comb \regFile_inst|Mux9~0 (
// Equation(s):
// \regFile_inst|Mux9~0_combout  = ( \regFile_inst|registers[4][6]~q  & ( \muxRF1|result[2]~0_combout  & ( (!\muxRF1|result[3]~1_combout ) # (\regFile_inst|registers[12][6]~q ) ) ) ) # ( !\regFile_inst|registers[4][6]~q  & ( \muxRF1|result[2]~0_combout  & ( 
// (\regFile_inst|registers[12][6]~q  & \muxRF1|result[3]~1_combout ) ) ) ) # ( \regFile_inst|registers[4][6]~q  & ( !\muxRF1|result[2]~0_combout  & ( (!\muxRF1|result[3]~1_combout  & (\regFile_inst|registers[0][6]~q )) # (\muxRF1|result[3]~1_combout  & 
// ((\regFile_inst|registers[8][6]~q ))) ) ) ) # ( !\regFile_inst|registers[4][6]~q  & ( !\muxRF1|result[2]~0_combout  & ( (!\muxRF1|result[3]~1_combout  & (\regFile_inst|registers[0][6]~q )) # (\muxRF1|result[3]~1_combout  & 
// ((\regFile_inst|registers[8][6]~q ))) ) ) )

	.dataa(!\regFile_inst|registers[0][6]~q ),
	.datab(!\regFile_inst|registers[8][6]~q ),
	.datac(!\regFile_inst|registers[12][6]~q ),
	.datad(!\muxRF1|result[3]~1_combout ),
	.datae(!\regFile_inst|registers[4][6]~q ),
	.dataf(!\muxRF1|result[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux9~0 .extended_lut = "off";
defparam \regFile_inst|Mux9~0 .lut_mask = 64'h55335533000FFF0F;
defparam \regFile_inst|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y75_N6
cyclonev_lcell_comb \regFile_inst|Mux9~4 (
// Equation(s):
// \regFile_inst|Mux9~4_combout  = ( \regFile_inst|Mux9~2_combout  & ( \regFile_inst|Mux9~0_combout  & ( (!\muxRF1|result[0]~2_combout ) # ((!\muxRF1|result[1]~3_combout  & (\regFile_inst|Mux9~1_combout )) # (\muxRF1|result[1]~3_combout  & 
// ((\regFile_inst|Mux9~3_combout )))) ) ) ) # ( !\regFile_inst|Mux9~2_combout  & ( \regFile_inst|Mux9~0_combout  & ( (!\muxRF1|result[0]~2_combout  & (!\muxRF1|result[1]~3_combout )) # (\muxRF1|result[0]~2_combout  & ((!\muxRF1|result[1]~3_combout  & 
// (\regFile_inst|Mux9~1_combout )) # (\muxRF1|result[1]~3_combout  & ((\regFile_inst|Mux9~3_combout ))))) ) ) ) # ( \regFile_inst|Mux9~2_combout  & ( !\regFile_inst|Mux9~0_combout  & ( (!\muxRF1|result[0]~2_combout  & (\muxRF1|result[1]~3_combout )) # 
// (\muxRF1|result[0]~2_combout  & ((!\muxRF1|result[1]~3_combout  & (\regFile_inst|Mux9~1_combout )) # (\muxRF1|result[1]~3_combout  & ((\regFile_inst|Mux9~3_combout ))))) ) ) ) # ( !\regFile_inst|Mux9~2_combout  & ( !\regFile_inst|Mux9~0_combout  & ( 
// (\muxRF1|result[0]~2_combout  & ((!\muxRF1|result[1]~3_combout  & (\regFile_inst|Mux9~1_combout )) # (\muxRF1|result[1]~3_combout  & ((\regFile_inst|Mux9~3_combout ))))) ) ) )

	.dataa(!\muxRF1|result[0]~2_combout ),
	.datab(!\muxRF1|result[1]~3_combout ),
	.datac(!\regFile_inst|Mux9~1_combout ),
	.datad(!\regFile_inst|Mux9~3_combout ),
	.datae(!\regFile_inst|Mux9~2_combout ),
	.dataf(!\regFile_inst|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux9~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux9~4 .extended_lut = "off";
defparam \regFile_inst|Mux9~4 .lut_mask = 64'h041526378C9DAEBF;
defparam \regFile_inst|Mux9~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y75_N7
dffeas \regFile_inst|RD1_temp[6] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\regFile_inst|Mux9~4_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|RD1_temp [6]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|RD1_temp[6] .is_wysiwyg = "true";
defparam \regFile_inst|RD1_temp[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y72_N9
cyclonev_lcell_comb \decode|op1_reg[6]~feeder (
// Equation(s):
// \decode|op1_reg[6]~feeder_combout  = ( \regFile_inst|RD1_temp [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regFile_inst|RD1_temp [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|op1_reg[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|op1_reg[6]~feeder .extended_lut = "off";
defparam \decode|op1_reg[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \decode|op1_reg[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y72_N10
dffeas \decode|op1_reg[6]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\decode|op1_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\control_inst|mxSource~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|op1_reg[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|op1_reg[6]~DUPLICATE .is_wysiwyg = "true";
defparam \decode|op1_reg[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y72_N10
dffeas \decode|ext_reg[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fetch|instruction_reg [7]),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|ext_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|ext_reg[6] .is_wysiwyg = "true";
defparam \decode|ext_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y69_N10
dffeas \memory|aluRes_reg[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\EMReg_inst|aluRes_reg [15]),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|aluRes_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|aluRes_reg[15] .is_wysiwyg = "true";
defparam \memory|aluRes_reg[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y73_N48
cyclonev_lcell_comb \mux3a1_inst|Mux0~0 (
// Equation(s):
// \mux3a1_inst|Mux0~0_combout  = ( !\memory|resultSrc_reg [0] & ( \memory|aluRes_reg [15] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memory|aluRes_reg [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|resultSrc_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux3a1_inst|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux3a1_inst|Mux0~0 .extended_lut = "off";
defparam \mux3a1_inst|Mux0~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \mux3a1_inst|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y73_N20
dffeas \regFile_inst|registers[11][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux0~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[11][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[11][15] .is_wysiwyg = "true";
defparam \regFile_inst|registers[11][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y71_N26
dffeas \regFile_inst|registers[8][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux0~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[8][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[8][15] .is_wysiwyg = "true";
defparam \regFile_inst|registers[8][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y74_N27
cyclonev_lcell_comb \regFile_inst|registers[9][15]~feeder (
// Equation(s):
// \regFile_inst|registers[9][15]~feeder_combout  = \mux3a1_inst|Mux0~0_combout 

	.dataa(!\mux3a1_inst|Mux0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|registers[9][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|registers[9][15]~feeder .extended_lut = "off";
defparam \regFile_inst|registers[9][15]~feeder .lut_mask = 64'h5555555555555555;
defparam \regFile_inst|registers[9][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y74_N28
dffeas \regFile_inst|registers[9][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile_inst|registers[9][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile_inst|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[9][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[9][15] .is_wysiwyg = "true";
defparam \regFile_inst|registers[9][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y73_N31
dffeas \regFile_inst|registers[10][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux0~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[10][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[10][15] .is_wysiwyg = "true";
defparam \regFile_inst|registers[10][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y73_N30
cyclonev_lcell_comb \regFile_inst|Mux0~2 (
// Equation(s):
// \regFile_inst|Mux0~2_combout  = ( \regFile_inst|registers[10][15]~q  & ( \muxRF1|result[0]~2_combout  & ( (!\muxRF1|result[1]~3_combout  & ((\regFile_inst|registers[9][15]~q ))) # (\muxRF1|result[1]~3_combout  & (\regFile_inst|registers[11][15]~q )) ) ) ) 
// # ( !\regFile_inst|registers[10][15]~q  & ( \muxRF1|result[0]~2_combout  & ( (!\muxRF1|result[1]~3_combout  & ((\regFile_inst|registers[9][15]~q ))) # (\muxRF1|result[1]~3_combout  & (\regFile_inst|registers[11][15]~q )) ) ) ) # ( 
// \regFile_inst|registers[10][15]~q  & ( !\muxRF1|result[0]~2_combout  & ( (\muxRF1|result[1]~3_combout ) # (\regFile_inst|registers[8][15]~q ) ) ) ) # ( !\regFile_inst|registers[10][15]~q  & ( !\muxRF1|result[0]~2_combout  & ( 
// (\regFile_inst|registers[8][15]~q  & !\muxRF1|result[1]~3_combout ) ) ) )

	.dataa(!\regFile_inst|registers[11][15]~q ),
	.datab(!\regFile_inst|registers[8][15]~q ),
	.datac(!\muxRF1|result[1]~3_combout ),
	.datad(!\regFile_inst|registers[9][15]~q ),
	.datae(!\regFile_inst|registers[10][15]~q ),
	.dataf(!\muxRF1|result[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux0~2 .extended_lut = "off";
defparam \regFile_inst|Mux0~2 .lut_mask = 64'h30303F3F05F505F5;
defparam \regFile_inst|Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y74_N44
dffeas \regFile_inst|registers[5][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux0~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[5][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[5][15] .is_wysiwyg = "true";
defparam \regFile_inst|registers[5][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N18
cyclonev_lcell_comb \regFile_inst|registers[4][15]~feeder (
// Equation(s):
// \regFile_inst|registers[4][15]~feeder_combout  = ( \mux3a1_inst|Mux0~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux3a1_inst|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|registers[4][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|registers[4][15]~feeder .extended_lut = "off";
defparam \regFile_inst|registers[4][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile_inst|registers[4][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y73_N20
dffeas \regFile_inst|registers[4][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile_inst|registers[4][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile_inst|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[4][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[4][15] .is_wysiwyg = "true";
defparam \regFile_inst|registers[4][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y74_N4
dffeas \regFile_inst|registers[6][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux0~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[6][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[6][15] .is_wysiwyg = "true";
defparam \regFile_inst|registers[6][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y74_N33
cyclonev_lcell_comb \regFile_inst|registers[7][15]~feeder (
// Equation(s):
// \regFile_inst|registers[7][15]~feeder_combout  = \mux3a1_inst|Mux0~0_combout 

	.dataa(!\mux3a1_inst|Mux0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|registers[7][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|registers[7][15]~feeder .extended_lut = "off";
defparam \regFile_inst|registers[7][15]~feeder .lut_mask = 64'h5555555555555555;
defparam \regFile_inst|registers[7][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y74_N34
dffeas \regFile_inst|registers[7][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile_inst|registers[7][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile_inst|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[7][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[7][15] .is_wysiwyg = "true";
defparam \regFile_inst|registers[7][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N45
cyclonev_lcell_comb \regFile_inst|Mux0~1 (
// Equation(s):
// \regFile_inst|Mux0~1_combout  = ( \muxRF1|result[0]~2_combout  & ( \muxRF1|result[1]~3_combout  & ( \regFile_inst|registers[7][15]~q  ) ) ) # ( !\muxRF1|result[0]~2_combout  & ( \muxRF1|result[1]~3_combout  & ( \regFile_inst|registers[6][15]~q  ) ) ) # ( 
// \muxRF1|result[0]~2_combout  & ( !\muxRF1|result[1]~3_combout  & ( \regFile_inst|registers[5][15]~q  ) ) ) # ( !\muxRF1|result[0]~2_combout  & ( !\muxRF1|result[1]~3_combout  & ( \regFile_inst|registers[4][15]~q  ) ) )

	.dataa(!\regFile_inst|registers[5][15]~q ),
	.datab(!\regFile_inst|registers[4][15]~q ),
	.datac(!\regFile_inst|registers[6][15]~q ),
	.datad(!\regFile_inst|registers[7][15]~q ),
	.datae(!\muxRF1|result[0]~2_combout ),
	.dataf(!\muxRF1|result[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux0~1 .extended_lut = "off";
defparam \regFile_inst|Mux0~1 .lut_mask = 64'h333355550F0F00FF;
defparam \regFile_inst|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y72_N49
dffeas \regFile_inst|registers[15][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux0~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[15][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[15][15] .is_wysiwyg = "true";
defparam \regFile_inst|registers[15][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y73_N49
dffeas \regFile_inst|registers[12][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux0~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[12][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[12][15] .is_wysiwyg = "true";
defparam \regFile_inst|registers[12][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y73_N8
dffeas \regFile_inst|registers[13][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux0~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[13][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[13][15] .is_wysiwyg = "true";
defparam \regFile_inst|registers[13][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y73_N43
dffeas \regFile_inst|registers[14][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux0~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[14][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[14][15] .is_wysiwyg = "true";
defparam \regFile_inst|registers[14][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y73_N12
cyclonev_lcell_comb \regFile_inst|Mux0~3 (
// Equation(s):
// \regFile_inst|Mux0~3_combout  = ( \muxRF1|result[0]~2_combout  & ( \muxRF1|result[1]~3_combout  & ( \regFile_inst|registers[15][15]~q  ) ) ) # ( !\muxRF1|result[0]~2_combout  & ( \muxRF1|result[1]~3_combout  & ( \regFile_inst|registers[14][15]~q  ) ) ) # 
// ( \muxRF1|result[0]~2_combout  & ( !\muxRF1|result[1]~3_combout  & ( \regFile_inst|registers[13][15]~q  ) ) ) # ( !\muxRF1|result[0]~2_combout  & ( !\muxRF1|result[1]~3_combout  & ( \regFile_inst|registers[12][15]~q  ) ) )

	.dataa(!\regFile_inst|registers[15][15]~q ),
	.datab(!\regFile_inst|registers[12][15]~q ),
	.datac(!\regFile_inst|registers[13][15]~q ),
	.datad(!\regFile_inst|registers[14][15]~q ),
	.datae(!\muxRF1|result[0]~2_combout ),
	.dataf(!\muxRF1|result[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux0~3 .extended_lut = "off";
defparam \regFile_inst|Mux0~3 .lut_mask = 64'h33330F0F00FF5555;
defparam \regFile_inst|Mux0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y72_N23
dffeas \regFile_inst|registers[2][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux0~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[2][15] .is_wysiwyg = "true";
defparam \regFile_inst|registers[2][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y72_N30
cyclonev_lcell_comb \regFile_inst|registers[3][15]~feeder (
// Equation(s):
// \regFile_inst|registers[3][15]~feeder_combout  = \mux3a1_inst|Mux0~0_combout 

	.dataa(gnd),
	.datab(!\mux3a1_inst|Mux0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|registers[3][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|registers[3][15]~feeder .extended_lut = "off";
defparam \regFile_inst|registers[3][15]~feeder .lut_mask = 64'h3333333333333333;
defparam \regFile_inst|registers[3][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y72_N32
dffeas \regFile_inst|registers[3][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile_inst|registers[3][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile_inst|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[3][15] .is_wysiwyg = "true";
defparam \regFile_inst|registers[3][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y72_N55
dffeas \regFile_inst|registers[1][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux0~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[1][15] .is_wysiwyg = "true";
defparam \regFile_inst|registers[1][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y72_N55
dffeas \regFile_inst|registers[0][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux0~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[0][15] .is_wysiwyg = "true";
defparam \regFile_inst|registers[0][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y72_N54
cyclonev_lcell_comb \regFile_inst|Mux0~0 (
// Equation(s):
// \regFile_inst|Mux0~0_combout  = ( \regFile_inst|registers[0][15]~q  & ( \muxRF1|result[1]~3_combout  & ( (!\muxRF1|result[0]~2_combout  & (\regFile_inst|registers[2][15]~q )) # (\muxRF1|result[0]~2_combout  & ((\regFile_inst|registers[3][15]~q ))) ) ) ) # 
// ( !\regFile_inst|registers[0][15]~q  & ( \muxRF1|result[1]~3_combout  & ( (!\muxRF1|result[0]~2_combout  & (\regFile_inst|registers[2][15]~q )) # (\muxRF1|result[0]~2_combout  & ((\regFile_inst|registers[3][15]~q ))) ) ) ) # ( 
// \regFile_inst|registers[0][15]~q  & ( !\muxRF1|result[1]~3_combout  & ( (!\muxRF1|result[0]~2_combout ) # (\regFile_inst|registers[1][15]~q ) ) ) ) # ( !\regFile_inst|registers[0][15]~q  & ( !\muxRF1|result[1]~3_combout  & ( (\muxRF1|result[0]~2_combout  
// & \regFile_inst|registers[1][15]~q ) ) ) )

	.dataa(!\regFile_inst|registers[2][15]~q ),
	.datab(!\regFile_inst|registers[3][15]~q ),
	.datac(!\muxRF1|result[0]~2_combout ),
	.datad(!\regFile_inst|registers[1][15]~q ),
	.datae(!\regFile_inst|registers[0][15]~q ),
	.dataf(!\muxRF1|result[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux0~0 .extended_lut = "off";
defparam \regFile_inst|Mux0~0 .lut_mask = 64'h000FF0FF53535353;
defparam \regFile_inst|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y73_N0
cyclonev_lcell_comb \regFile_inst|Mux0~4 (
// Equation(s):
// \regFile_inst|Mux0~4_combout  = ( \muxRF1|result[3]~1_combout  & ( \regFile_inst|Mux0~0_combout  & ( (!\muxRF1|result[2]~0_combout  & (\regFile_inst|Mux0~2_combout )) # (\muxRF1|result[2]~0_combout  & ((\regFile_inst|Mux0~3_combout ))) ) ) ) # ( 
// !\muxRF1|result[3]~1_combout  & ( \regFile_inst|Mux0~0_combout  & ( (!\muxRF1|result[2]~0_combout ) # (\regFile_inst|Mux0~1_combout ) ) ) ) # ( \muxRF1|result[3]~1_combout  & ( !\regFile_inst|Mux0~0_combout  & ( (!\muxRF1|result[2]~0_combout  & 
// (\regFile_inst|Mux0~2_combout )) # (\muxRF1|result[2]~0_combout  & ((\regFile_inst|Mux0~3_combout ))) ) ) ) # ( !\muxRF1|result[3]~1_combout  & ( !\regFile_inst|Mux0~0_combout  & ( (\muxRF1|result[2]~0_combout  & \regFile_inst|Mux0~1_combout ) ) ) )

	.dataa(!\muxRF1|result[2]~0_combout ),
	.datab(!\regFile_inst|Mux0~2_combout ),
	.datac(!\regFile_inst|Mux0~1_combout ),
	.datad(!\regFile_inst|Mux0~3_combout ),
	.datae(!\muxRF1|result[3]~1_combout ),
	.dataf(!\regFile_inst|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux0~4 .extended_lut = "off";
defparam \regFile_inst|Mux0~4 .lut_mask = 64'h05052277AFAF2277;
defparam \regFile_inst|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y73_N1
dffeas \regFile_inst|RD1_temp[15] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\regFile_inst|Mux0~4_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|RD1_temp [15]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|RD1_temp[15] .is_wysiwyg = "true";
defparam \regFile_inst|RD1_temp[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y72_N35
dffeas \decode|op1_reg[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\regFile_inst|RD1_temp [15]),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\control_inst|mxSource~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|op1_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|op1_reg[15] .is_wysiwyg = "true";
defparam \decode|op1_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y72_N48
cyclonev_lcell_comb \regFile_inst|Mux16~3 (
// Equation(s):
// \regFile_inst|Mux16~3_combout  = ( \regFile_inst|registers[15][15]~q  & ( \muxRF2|result[1]~1_combout  & ( (\muxRF2|result[0]~0_combout ) # (\regFile_inst|registers[14][15]~q ) ) ) ) # ( !\regFile_inst|registers[15][15]~q  & ( \muxRF2|result[1]~1_combout  
// & ( (\regFile_inst|registers[14][15]~q  & !\muxRF2|result[0]~0_combout ) ) ) ) # ( \regFile_inst|registers[15][15]~q  & ( !\muxRF2|result[1]~1_combout  & ( (!\muxRF2|result[0]~0_combout  & ((\regFile_inst|registers[12][15]~q ))) # 
// (\muxRF2|result[0]~0_combout  & (\regFile_inst|registers[13][15]~q )) ) ) ) # ( !\regFile_inst|registers[15][15]~q  & ( !\muxRF2|result[1]~1_combout  & ( (!\muxRF2|result[0]~0_combout  & ((\regFile_inst|registers[12][15]~q ))) # 
// (\muxRF2|result[0]~0_combout  & (\regFile_inst|registers[13][15]~q )) ) ) )

	.dataa(!\regFile_inst|registers[13][15]~q ),
	.datab(!\regFile_inst|registers[14][15]~q ),
	.datac(!\muxRF2|result[0]~0_combout ),
	.datad(!\regFile_inst|registers[12][15]~q ),
	.datae(!\regFile_inst|registers[15][15]~q ),
	.dataf(!\muxRF2|result[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux16~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux16~3 .extended_lut = "off";
defparam \regFile_inst|Mux16~3 .lut_mask = 64'h05F505F530303F3F;
defparam \regFile_inst|Mux16~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y72_N54
cyclonev_lcell_comb \regFile_inst|Mux16~0 (
// Equation(s):
// \regFile_inst|Mux16~0_combout  = ( \regFile_inst|registers[1][15]~q  & ( \muxRF2|result[1]~1_combout  & ( (!\muxRF2|result[0]~0_combout  & ((\regFile_inst|registers[2][15]~q ))) # (\muxRF2|result[0]~0_combout  & (\regFile_inst|registers[3][15]~q )) ) ) ) 
// # ( !\regFile_inst|registers[1][15]~q  & ( \muxRF2|result[1]~1_combout  & ( (!\muxRF2|result[0]~0_combout  & ((\regFile_inst|registers[2][15]~q ))) # (\muxRF2|result[0]~0_combout  & (\regFile_inst|registers[3][15]~q )) ) ) ) # ( 
// \regFile_inst|registers[1][15]~q  & ( !\muxRF2|result[1]~1_combout  & ( (\muxRF2|result[0]~0_combout ) # (\regFile_inst|registers[0][15]~q ) ) ) ) # ( !\regFile_inst|registers[1][15]~q  & ( !\muxRF2|result[1]~1_combout  & ( 
// (\regFile_inst|registers[0][15]~q  & !\muxRF2|result[0]~0_combout ) ) ) )

	.dataa(!\regFile_inst|registers[3][15]~q ),
	.datab(!\regFile_inst|registers[0][15]~q ),
	.datac(!\muxRF2|result[0]~0_combout ),
	.datad(!\regFile_inst|registers[2][15]~q ),
	.datae(!\regFile_inst|registers[1][15]~q ),
	.dataf(!\muxRF2|result[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux16~0 .extended_lut = "off";
defparam \regFile_inst|Mux16~0 .lut_mask = 64'h30303F3F05F505F5;
defparam \regFile_inst|Mux16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y74_N35
dffeas \regFile_inst|registers[7][15]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile_inst|registers[7][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile_inst|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[7][15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[7][15]~DUPLICATE .is_wysiwyg = "true";
defparam \regFile_inst|registers[7][15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y73_N19
dffeas \regFile_inst|registers[4][15]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile_inst|registers[4][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile_inst|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[4][15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[4][15]~DUPLICATE .is_wysiwyg = "true";
defparam \regFile_inst|registers[4][15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y74_N42
cyclonev_lcell_comb \regFile_inst|Mux16~1 (
// Equation(s):
// \regFile_inst|Mux16~1_combout  = ( \regFile_inst|registers[5][15]~q  & ( \muxRF2|result[1]~1_combout  & ( (!\muxRF2|result[0]~0_combout  & ((\regFile_inst|registers[6][15]~q ))) # (\muxRF2|result[0]~0_combout  & (\regFile_inst|registers[7][15]~DUPLICATE_q 
// )) ) ) ) # ( !\regFile_inst|registers[5][15]~q  & ( \muxRF2|result[1]~1_combout  & ( (!\muxRF2|result[0]~0_combout  & ((\regFile_inst|registers[6][15]~q ))) # (\muxRF2|result[0]~0_combout  & (\regFile_inst|registers[7][15]~DUPLICATE_q )) ) ) ) # ( 
// \regFile_inst|registers[5][15]~q  & ( !\muxRF2|result[1]~1_combout  & ( (\muxRF2|result[0]~0_combout ) # (\regFile_inst|registers[4][15]~DUPLICATE_q ) ) ) ) # ( !\regFile_inst|registers[5][15]~q  & ( !\muxRF2|result[1]~1_combout  & ( 
// (\regFile_inst|registers[4][15]~DUPLICATE_q  & !\muxRF2|result[0]~0_combout ) ) ) )

	.dataa(!\regFile_inst|registers[7][15]~DUPLICATE_q ),
	.datab(!\regFile_inst|registers[4][15]~DUPLICATE_q ),
	.datac(!\muxRF2|result[0]~0_combout ),
	.datad(!\regFile_inst|registers[6][15]~q ),
	.datae(!\regFile_inst|registers[5][15]~q ),
	.dataf(!\muxRF2|result[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux16~1 .extended_lut = "off";
defparam \regFile_inst|Mux16~1 .lut_mask = 64'h30303F3F05F505F5;
defparam \regFile_inst|Mux16~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y73_N18
cyclonev_lcell_comb \regFile_inst|Mux16~2 (
// Equation(s):
// \regFile_inst|Mux16~2_combout  = ( \regFile_inst|registers[11][15]~q  & ( \muxRF2|result[0]~0_combout  & ( (\muxRF2|result[1]~1_combout ) # (\regFile_inst|registers[9][15]~q ) ) ) ) # ( !\regFile_inst|registers[11][15]~q  & ( \muxRF2|result[0]~0_combout  
// & ( (\regFile_inst|registers[9][15]~q  & !\muxRF2|result[1]~1_combout ) ) ) ) # ( \regFile_inst|registers[11][15]~q  & ( !\muxRF2|result[0]~0_combout  & ( (!\muxRF2|result[1]~1_combout  & ((\regFile_inst|registers[8][15]~q ))) # 
// (\muxRF2|result[1]~1_combout  & (\regFile_inst|registers[10][15]~q )) ) ) ) # ( !\regFile_inst|registers[11][15]~q  & ( !\muxRF2|result[0]~0_combout  & ( (!\muxRF2|result[1]~1_combout  & ((\regFile_inst|registers[8][15]~q ))) # 
// (\muxRF2|result[1]~1_combout  & (\regFile_inst|registers[10][15]~q )) ) ) )

	.dataa(!\regFile_inst|registers[10][15]~q ),
	.datab(!\regFile_inst|registers[8][15]~q ),
	.datac(!\regFile_inst|registers[9][15]~q ),
	.datad(!\muxRF2|result[1]~1_combout ),
	.datae(!\regFile_inst|registers[11][15]~q ),
	.dataf(!\muxRF2|result[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux16~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux16~2 .extended_lut = "off";
defparam \regFile_inst|Mux16~2 .lut_mask = 64'h335533550F000FFF;
defparam \regFile_inst|Mux16~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y72_N42
cyclonev_lcell_comb \regFile_inst|Mux16~4 (
// Equation(s):
// \regFile_inst|Mux16~4_combout  = ( \regFile_inst|Mux16~1_combout  & ( \regFile_inst|Mux16~2_combout  & ( (!\muxRF2|result[2]~2_combout  & (((\muxRF2|result[3]~3_combout ) # (\regFile_inst|Mux16~0_combout )))) # (\muxRF2|result[2]~2_combout  & 
// (((!\muxRF2|result[3]~3_combout )) # (\regFile_inst|Mux16~3_combout ))) ) ) ) # ( !\regFile_inst|Mux16~1_combout  & ( \regFile_inst|Mux16~2_combout  & ( (!\muxRF2|result[2]~2_combout  & (((\muxRF2|result[3]~3_combout ) # (\regFile_inst|Mux16~0_combout 
// )))) # (\muxRF2|result[2]~2_combout  & (\regFile_inst|Mux16~3_combout  & ((\muxRF2|result[3]~3_combout )))) ) ) ) # ( \regFile_inst|Mux16~1_combout  & ( !\regFile_inst|Mux16~2_combout  & ( (!\muxRF2|result[2]~2_combout  & (((\regFile_inst|Mux16~0_combout  
// & !\muxRF2|result[3]~3_combout )))) # (\muxRF2|result[2]~2_combout  & (((!\muxRF2|result[3]~3_combout )) # (\regFile_inst|Mux16~3_combout ))) ) ) ) # ( !\regFile_inst|Mux16~1_combout  & ( !\regFile_inst|Mux16~2_combout  & ( (!\muxRF2|result[2]~2_combout  
// & (((\regFile_inst|Mux16~0_combout  & !\muxRF2|result[3]~3_combout )))) # (\muxRF2|result[2]~2_combout  & (\regFile_inst|Mux16~3_combout  & ((\muxRF2|result[3]~3_combout )))) ) ) )

	.dataa(!\regFile_inst|Mux16~3_combout ),
	.datab(!\muxRF2|result[2]~2_combout ),
	.datac(!\regFile_inst|Mux16~0_combout ),
	.datad(!\muxRF2|result[3]~3_combout ),
	.datae(!\regFile_inst|Mux16~1_combout ),
	.dataf(!\regFile_inst|Mux16~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux16~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux16~4 .extended_lut = "off";
defparam \regFile_inst|Mux16~4 .lut_mask = 64'h0C113F110CDD3FDD;
defparam \regFile_inst|Mux16~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y72_N43
dffeas \regFile_inst|RD2_temp[15] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\regFile_inst|Mux16~4_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|RD2_temp [15]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|RD2_temp[15] .is_wysiwyg = "true";
defparam \regFile_inst|RD2_temp[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y72_N35
dffeas \decode|op2_reg[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\regFile_inst|RD2_temp [15]),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|op2_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|op2_reg[15] .is_wysiwyg = "true";
defparam \decode|op2_reg[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y76_N14
dffeas \regFile_inst|registers[4][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux1~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[4][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[4][14] .is_wysiwyg = "true";
defparam \regFile_inst|registers[4][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y78_N48
cyclonev_lcell_comb \regFile_inst|registers[12][14]~feeder (
// Equation(s):
// \regFile_inst|registers[12][14]~feeder_combout  = ( \mux3a1_inst|Mux1~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux3a1_inst|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|registers[12][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|registers[12][14]~feeder .extended_lut = "off";
defparam \regFile_inst|registers[12][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile_inst|registers[12][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y78_N49
dffeas \regFile_inst|registers[12][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile_inst|registers[12][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile_inst|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[12][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[12][14] .is_wysiwyg = "true";
defparam \regFile_inst|registers[12][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y75_N35
dffeas \regFile_inst|registers[8][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux1~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[8][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[8][14] .is_wysiwyg = "true";
defparam \regFile_inst|registers[8][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y76_N20
dffeas \regFile_inst|registers[0][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux1~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[0][14] .is_wysiwyg = "true";
defparam \regFile_inst|registers[0][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y76_N18
cyclonev_lcell_comb \regFile_inst|Mux1~0 (
// Equation(s):
// \regFile_inst|Mux1~0_combout  = ( \regFile_inst|registers[0][14]~q  & ( \muxRF1|result[3]~1_combout  & ( (!\muxRF1|result[2]~0_combout  & ((\regFile_inst|registers[8][14]~q ))) # (\muxRF1|result[2]~0_combout  & (\regFile_inst|registers[12][14]~q )) ) ) ) 
// # ( !\regFile_inst|registers[0][14]~q  & ( \muxRF1|result[3]~1_combout  & ( (!\muxRF1|result[2]~0_combout  & ((\regFile_inst|registers[8][14]~q ))) # (\muxRF1|result[2]~0_combout  & (\regFile_inst|registers[12][14]~q )) ) ) ) # ( 
// \regFile_inst|registers[0][14]~q  & ( !\muxRF1|result[3]~1_combout  & ( (!\muxRF1|result[2]~0_combout ) # (\regFile_inst|registers[4][14]~q ) ) ) ) # ( !\regFile_inst|registers[0][14]~q  & ( !\muxRF1|result[3]~1_combout  & ( 
// (\regFile_inst|registers[4][14]~q  & \muxRF1|result[2]~0_combout ) ) ) )

	.dataa(!\regFile_inst|registers[4][14]~q ),
	.datab(!\regFile_inst|registers[12][14]~q ),
	.datac(!\regFile_inst|registers[8][14]~q ),
	.datad(!\muxRF1|result[2]~0_combout ),
	.datae(!\regFile_inst|registers[0][14]~q ),
	.dataf(!\muxRF1|result[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux1~0 .extended_lut = "off";
defparam \regFile_inst|Mux1~0 .lut_mask = 64'h0055FF550F330F33;
defparam \regFile_inst|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y76_N5
dffeas \regFile_inst|registers[7][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux1~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[7][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[7][14] .is_wysiwyg = "true";
defparam \regFile_inst|registers[7][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y76_N14
dffeas \regFile_inst|registers[15][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux1~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[15][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[15][14] .is_wysiwyg = "true";
defparam \regFile_inst|registers[15][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y76_N36
cyclonev_lcell_comb \regFile_inst|registers[3][14]~feeder (
// Equation(s):
// \regFile_inst|registers[3][14]~feeder_combout  = ( \mux3a1_inst|Mux1~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux3a1_inst|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|registers[3][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|registers[3][14]~feeder .extended_lut = "off";
defparam \regFile_inst|registers[3][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile_inst|registers[3][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y76_N37
dffeas \regFile_inst|registers[3][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile_inst|registers[3][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile_inst|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[3][14] .is_wysiwyg = "true";
defparam \regFile_inst|registers[3][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y76_N7
dffeas \regFile_inst|registers[11][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux1~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[11][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[11][14] .is_wysiwyg = "true";
defparam \regFile_inst|registers[11][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y76_N6
cyclonev_lcell_comb \regFile_inst|Mux1~3 (
// Equation(s):
// \regFile_inst|Mux1~3_combout  = ( \regFile_inst|registers[11][14]~q  & ( \muxRF1|result[2]~0_combout  & ( (!\muxRF1|result[3]~1_combout  & (\regFile_inst|registers[7][14]~q )) # (\muxRF1|result[3]~1_combout  & ((\regFile_inst|registers[15][14]~q ))) ) ) ) 
// # ( !\regFile_inst|registers[11][14]~q  & ( \muxRF1|result[2]~0_combout  & ( (!\muxRF1|result[3]~1_combout  & (\regFile_inst|registers[7][14]~q )) # (\muxRF1|result[3]~1_combout  & ((\regFile_inst|registers[15][14]~q ))) ) ) ) # ( 
// \regFile_inst|registers[11][14]~q  & ( !\muxRF1|result[2]~0_combout  & ( (\regFile_inst|registers[3][14]~q ) # (\muxRF1|result[3]~1_combout ) ) ) ) # ( !\regFile_inst|registers[11][14]~q  & ( !\muxRF1|result[2]~0_combout  & ( (!\muxRF1|result[3]~1_combout 
//  & \regFile_inst|registers[3][14]~q ) ) ) )

	.dataa(!\regFile_inst|registers[7][14]~q ),
	.datab(!\regFile_inst|registers[15][14]~q ),
	.datac(!\muxRF1|result[3]~1_combout ),
	.datad(!\regFile_inst|registers[3][14]~q ),
	.datae(!\regFile_inst|registers[11][14]~q ),
	.dataf(!\muxRF1|result[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux1~3 .extended_lut = "off";
defparam \regFile_inst|Mux1~3 .lut_mask = 64'h00F00FFF53535353;
defparam \regFile_inst|Mux1~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y75_N55
dffeas \regFile_inst|registers[5][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux1~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[5][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[5][14] .is_wysiwyg = "true";
defparam \regFile_inst|registers[5][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y75_N11
dffeas \regFile_inst|registers[13][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux1~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[13][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[13][14] .is_wysiwyg = "true";
defparam \regFile_inst|registers[13][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y75_N38
dffeas \regFile_inst|registers[1][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux1~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[1][14] .is_wysiwyg = "true";
defparam \regFile_inst|registers[1][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y75_N36
cyclonev_lcell_comb \regFile_inst|Mux1~1 (
// Equation(s):
// \regFile_inst|Mux1~1_combout  = ( \regFile_inst|registers[1][14]~q  & ( \muxRF1|result[3]~1_combout  & ( (!\muxRF1|result[2]~0_combout  & ((\regFile_inst|registers[9][14]~q ))) # (\muxRF1|result[2]~0_combout  & (\regFile_inst|registers[13][14]~q )) ) ) ) 
// # ( !\regFile_inst|registers[1][14]~q  & ( \muxRF1|result[3]~1_combout  & ( (!\muxRF1|result[2]~0_combout  & ((\regFile_inst|registers[9][14]~q ))) # (\muxRF1|result[2]~0_combout  & (\regFile_inst|registers[13][14]~q )) ) ) ) # ( 
// \regFile_inst|registers[1][14]~q  & ( !\muxRF1|result[3]~1_combout  & ( (!\muxRF1|result[2]~0_combout ) # (\regFile_inst|registers[5][14]~q ) ) ) ) # ( !\regFile_inst|registers[1][14]~q  & ( !\muxRF1|result[3]~1_combout  & ( 
// (\regFile_inst|registers[5][14]~q  & \muxRF1|result[2]~0_combout ) ) ) )

	.dataa(!\regFile_inst|registers[5][14]~q ),
	.datab(!\regFile_inst|registers[13][14]~q ),
	.datac(!\muxRF1|result[2]~0_combout ),
	.datad(!\regFile_inst|registers[9][14]~q ),
	.datae(!\regFile_inst|registers[1][14]~q ),
	.dataf(!\muxRF1|result[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux1~1 .extended_lut = "off";
defparam \regFile_inst|Mux1~1 .lut_mask = 64'h0505F5F503F303F3;
defparam \regFile_inst|Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y75_N28
dffeas \regFile_inst|registers[2][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux1~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[2][14] .is_wysiwyg = "true";
defparam \regFile_inst|registers[2][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y75_N55
dffeas \regFile_inst|registers[14][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux1~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[14][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[14][14] .is_wysiwyg = "true";
defparam \regFile_inst|registers[14][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y75_N47
dffeas \regFile_inst|registers[6][14]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux1~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[6][14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[6][14]~DUPLICATE .is_wysiwyg = "true";
defparam \regFile_inst|registers[6][14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y75_N32
dffeas \regFile_inst|registers[10][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux1~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[10][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[10][14] .is_wysiwyg = "true";
defparam \regFile_inst|registers[10][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y75_N30
cyclonev_lcell_comb \regFile_inst|Mux1~2 (
// Equation(s):
// \regFile_inst|Mux1~2_combout  = ( \regFile_inst|registers[10][14]~q  & ( \muxRF1|result[2]~0_combout  & ( (!\muxRF1|result[3]~1_combout  & ((\regFile_inst|registers[6][14]~DUPLICATE_q ))) # (\muxRF1|result[3]~1_combout  & 
// (\regFile_inst|registers[14][14]~q )) ) ) ) # ( !\regFile_inst|registers[10][14]~q  & ( \muxRF1|result[2]~0_combout  & ( (!\muxRF1|result[3]~1_combout  & ((\regFile_inst|registers[6][14]~DUPLICATE_q ))) # (\muxRF1|result[3]~1_combout  & 
// (\regFile_inst|registers[14][14]~q )) ) ) ) # ( \regFile_inst|registers[10][14]~q  & ( !\muxRF1|result[2]~0_combout  & ( (\muxRF1|result[3]~1_combout ) # (\regFile_inst|registers[2][14]~q ) ) ) ) # ( !\regFile_inst|registers[10][14]~q  & ( 
// !\muxRF1|result[2]~0_combout  & ( (\regFile_inst|registers[2][14]~q  & !\muxRF1|result[3]~1_combout ) ) ) )

	.dataa(!\regFile_inst|registers[2][14]~q ),
	.datab(!\regFile_inst|registers[14][14]~q ),
	.datac(!\muxRF1|result[3]~1_combout ),
	.datad(!\regFile_inst|registers[6][14]~DUPLICATE_q ),
	.datae(!\regFile_inst|registers[10][14]~q ),
	.dataf(!\muxRF1|result[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux1~2 .extended_lut = "off";
defparam \regFile_inst|Mux1~2 .lut_mask = 64'h50505F5F03F303F3;
defparam \regFile_inst|Mux1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y76_N24
cyclonev_lcell_comb \regFile_inst|Mux1~4 (
// Equation(s):
// \regFile_inst|Mux1~4_combout  = ( \regFile_inst|Mux1~1_combout  & ( \regFile_inst|Mux1~2_combout  & ( (!\muxRF1|result[0]~2_combout  & (((\muxRF1|result[1]~3_combout )) # (\regFile_inst|Mux1~0_combout ))) # (\muxRF1|result[0]~2_combout  & 
// (((!\muxRF1|result[1]~3_combout ) # (\regFile_inst|Mux1~3_combout )))) ) ) ) # ( !\regFile_inst|Mux1~1_combout  & ( \regFile_inst|Mux1~2_combout  & ( (!\muxRF1|result[0]~2_combout  & (((\muxRF1|result[1]~3_combout )) # (\regFile_inst|Mux1~0_combout ))) # 
// (\muxRF1|result[0]~2_combout  & (((\regFile_inst|Mux1~3_combout  & \muxRF1|result[1]~3_combout )))) ) ) ) # ( \regFile_inst|Mux1~1_combout  & ( !\regFile_inst|Mux1~2_combout  & ( (!\muxRF1|result[0]~2_combout  & (\regFile_inst|Mux1~0_combout  & 
// ((!\muxRF1|result[1]~3_combout )))) # (\muxRF1|result[0]~2_combout  & (((!\muxRF1|result[1]~3_combout ) # (\regFile_inst|Mux1~3_combout )))) ) ) ) # ( !\regFile_inst|Mux1~1_combout  & ( !\regFile_inst|Mux1~2_combout  & ( (!\muxRF1|result[0]~2_combout  & 
// (\regFile_inst|Mux1~0_combout  & ((!\muxRF1|result[1]~3_combout )))) # (\muxRF1|result[0]~2_combout  & (((\regFile_inst|Mux1~3_combout  & \muxRF1|result[1]~3_combout )))) ) ) )

	.dataa(!\regFile_inst|Mux1~0_combout ),
	.datab(!\muxRF1|result[0]~2_combout ),
	.datac(!\regFile_inst|Mux1~3_combout ),
	.datad(!\muxRF1|result[1]~3_combout ),
	.datae(!\regFile_inst|Mux1~1_combout ),
	.dataf(!\regFile_inst|Mux1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux1~4 .extended_lut = "off";
defparam \regFile_inst|Mux1~4 .lut_mask = 64'h4403770344CF77CF;
defparam \regFile_inst|Mux1~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y76_N25
dffeas \regFile_inst|RD1_temp[14] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\regFile_inst|Mux1~4_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|RD1_temp [14]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|RD1_temp[14] .is_wysiwyg = "true";
defparam \regFile_inst|RD1_temp[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y72_N1
dffeas \decode|op1_reg[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\regFile_inst|RD1_temp [14]),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\control_inst|mxSource~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|op1_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|op1_reg[14] .is_wysiwyg = "true";
defparam \decode|op1_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y72_N36
cyclonev_lcell_comb \alu_inst|Add1~61 (
// Equation(s):
// \alu_inst|Add1~61_sumout  = SUM(( \decode|op1_reg [12] ) + ( (!\decode|aluSrc~q  & \decode|op2_reg [12]) ) + ( \alu_inst|Add1~58  ))
// \alu_inst|Add1~62  = CARRY(( \decode|op1_reg [12] ) + ( (!\decode|aluSrc~q  & \decode|op2_reg [12]) ) + ( \alu_inst|Add1~58  ))

	.dataa(!\decode|aluSrc~q ),
	.datab(gnd),
	.datac(!\decode|op2_reg [12]),
	.datad(!\decode|op1_reg [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_inst|Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add1~61_sumout ),
	.cout(\alu_inst|Add1~62 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add1~61 .extended_lut = "off";
defparam \alu_inst|Add1~61 .lut_mask = 64'h0000F5F5000000FF;
defparam \alu_inst|Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y72_N39
cyclonev_lcell_comb \alu_inst|Add1~9 (
// Equation(s):
// \alu_inst|Add1~9_sumout  = SUM(( (!\decode|aluSrc~q  & \decode|op2_reg[13]~DUPLICATE_q ) ) + ( \decode|op1_reg [13] ) + ( \alu_inst|Add1~62  ))
// \alu_inst|Add1~10  = CARRY(( (!\decode|aluSrc~q  & \decode|op2_reg[13]~DUPLICATE_q ) ) + ( \decode|op1_reg [13] ) + ( \alu_inst|Add1~62  ))

	.dataa(!\decode|aluSrc~q ),
	.datab(gnd),
	.datac(!\decode|op2_reg[13]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\decode|op1_reg [13]),
	.datag(gnd),
	.cin(\alu_inst|Add1~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add1~9_sumout ),
	.cout(\alu_inst|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add1~9 .extended_lut = "off";
defparam \alu_inst|Add1~9 .lut_mask = 64'h0000FF0000000A0A;
defparam \alu_inst|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y72_N42
cyclonev_lcell_comb \alu_inst|Add1~1 (
// Equation(s):
// \alu_inst|Add1~1_sumout  = SUM(( \decode|op1_reg [14] ) + ( (!\decode|aluSrc~q  & \decode|op2_reg [14]) ) + ( \alu_inst|Add1~10  ))
// \alu_inst|Add1~2  = CARRY(( \decode|op1_reg [14] ) + ( (!\decode|aluSrc~q  & \decode|op2_reg [14]) ) + ( \alu_inst|Add1~10  ))

	.dataa(!\decode|aluSrc~q ),
	.datab(gnd),
	.datac(!\decode|op2_reg [14]),
	.datad(!\decode|op1_reg [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_inst|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add1~1_sumout ),
	.cout(\alu_inst|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add1~1 .extended_lut = "off";
defparam \alu_inst|Add1~1 .lut_mask = 64'h0000F5F5000000FF;
defparam \alu_inst|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N48
cyclonev_lcell_comb \alu_inst|Add0~9 (
// Equation(s):
// \alu_inst|Add0~9_sumout  = SUM(( (!\decode|op2_reg[13]~DUPLICATE_q ) # (\decode|aluSrc~q ) ) + ( \decode|op1_reg [13] ) + ( \alu_inst|Add0~62  ))
// \alu_inst|Add0~10  = CARRY(( (!\decode|op2_reg[13]~DUPLICATE_q ) # (\decode|aluSrc~q ) ) + ( \decode|op1_reg [13] ) + ( \alu_inst|Add0~62  ))

	.dataa(gnd),
	.datab(!\decode|aluSrc~q ),
	.datac(!\decode|op1_reg [13]),
	.datad(!\decode|op2_reg[13]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_inst|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add0~9_sumout ),
	.cout(\alu_inst|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add0~9 .extended_lut = "off";
defparam \alu_inst|Add0~9 .lut_mask = 64'h0000F0F00000FF33;
defparam \alu_inst|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N51
cyclonev_lcell_comb \alu_inst|Add0~1 (
// Equation(s):
// \alu_inst|Add0~1_sumout  = SUM(( (!\decode|op2_reg [14]) # (\decode|aluSrc~q ) ) + ( \decode|op1_reg [14] ) + ( \alu_inst|Add0~10  ))
// \alu_inst|Add0~2  = CARRY(( (!\decode|op2_reg [14]) # (\decode|aluSrc~q ) ) + ( \decode|op1_reg [14] ) + ( \alu_inst|Add0~10  ))

	.dataa(!\decode|op2_reg [14]),
	.datab(!\decode|aluSrc~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\decode|op1_reg [14]),
	.datag(gnd),
	.cin(\alu_inst|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add0~1_sumout ),
	.cout(\alu_inst|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add0~1 .extended_lut = "off";
defparam \alu_inst|Add0~1 .lut_mask = 64'h0000FF000000BBBB;
defparam \alu_inst|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y72_N48
cyclonev_lcell_comb \alu_inst|Mux1~0 (
// Equation(s):
// \alu_inst|Mux1~0_combout  = ( \alu_inst|Add1~1_sumout  & ( \alu_inst|Add0~1_sumout  & ( (!\EMReg_inst|aluRes_reg[10]~0_combout ) # (\decode|op1_reg [14]) ) ) ) # ( !\alu_inst|Add1~1_sumout  & ( \alu_inst|Add0~1_sumout  & ( 
// (!\EMReg_inst|aluRes_reg[10]~0_combout  & (!\EMReg_inst|aluRes_reg[10]~1_combout )) # (\EMReg_inst|aluRes_reg[10]~0_combout  & ((\decode|op1_reg [14]))) ) ) ) # ( \alu_inst|Add1~1_sumout  & ( !\alu_inst|Add0~1_sumout  & ( 
// (!\EMReg_inst|aluRes_reg[10]~0_combout  & (\EMReg_inst|aluRes_reg[10]~1_combout )) # (\EMReg_inst|aluRes_reg[10]~0_combout  & ((\decode|op1_reg [14]))) ) ) ) # ( !\alu_inst|Add1~1_sumout  & ( !\alu_inst|Add0~1_sumout  & ( (\decode|op1_reg [14] & 
// \EMReg_inst|aluRes_reg[10]~0_combout ) ) ) )

	.dataa(!\EMReg_inst|aluRes_reg[10]~1_combout ),
	.datab(!\decode|op1_reg [14]),
	.datac(gnd),
	.datad(!\EMReg_inst|aluRes_reg[10]~0_combout ),
	.datae(!\alu_inst|Add1~1_sumout ),
	.dataf(!\alu_inst|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Mux1~0 .extended_lut = "off";
defparam \alu_inst|Mux1~0 .lut_mask = 64'h00335533AA33FF33;
defparam \alu_inst|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y72_N18
cyclonev_lcell_comb \EMReg_inst|aluRes_reg[10]~2 (
// Equation(s):
// \EMReg_inst|aluRes_reg[10]~2_combout  = ( \decode|aluControl[3]~DUPLICATE_q  & ( ((\decode|aluControl[0]~DUPLICATE_q ) # (\decode|aluControl [2])) # (\decode|aluControl[1]~DUPLICATE_q ) ) ) # ( !\decode|aluControl[3]~DUPLICATE_q  & ( 
// (!\decode|aluControl[1]~DUPLICATE_q  & (\decode|aluControl [2] & !\decode|aluControl[0]~DUPLICATE_q )) # (\decode|aluControl[1]~DUPLICATE_q  & (!\decode|aluControl [2])) ) )

	.dataa(!\decode|aluControl[1]~DUPLICATE_q ),
	.datab(!\decode|aluControl [2]),
	.datac(gnd),
	.datad(!\decode|aluControl[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\decode|aluControl[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\EMReg_inst|aluRes_reg[10]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \EMReg_inst|aluRes_reg[10]~2 .extended_lut = "off";
defparam \EMReg_inst|aluRes_reg[10]~2 .lut_mask = 64'h6644664477FF77FF;
defparam \EMReg_inst|aluRes_reg[10]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y72_N49
dffeas \EMReg_inst|aluRes_reg[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu_inst|Mux1~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\EMReg_inst|aluRes_reg[10]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EMReg_inst|aluRes_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \EMReg_inst|aluRes_reg[14] .is_wysiwyg = "true";
defparam \EMReg_inst|aluRes_reg[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y72_N34
dffeas \memory|aluRes_reg[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\EMReg_inst|aluRes_reg [14]),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|aluRes_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|aluRes_reg[14] .is_wysiwyg = "true";
defparam \memory|aluRes_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y76_N27
cyclonev_lcell_comb \mux3a1_inst|Mux1~0 (
// Equation(s):
// \mux3a1_inst|Mux1~0_combout  = ( \memory|aluRes_reg [14] & ( !\memory|resultSrc_reg [0] ) )

	.dataa(!\memory|resultSrc_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|aluRes_reg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux3a1_inst|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux3a1_inst|Mux1~0 .extended_lut = "off";
defparam \mux3a1_inst|Mux1~0 .lut_mask = 64'h00000000AAAAAAAA;
defparam \mux3a1_inst|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y74_N24
cyclonev_lcell_comb \regFile_inst|registers[9][14]~feeder (
// Equation(s):
// \regFile_inst|registers[9][14]~feeder_combout  = \mux3a1_inst|Mux1~0_combout 

	.dataa(gnd),
	.datab(!\mux3a1_inst|Mux1~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|registers[9][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|registers[9][14]~feeder .extended_lut = "off";
defparam \regFile_inst|registers[9][14]~feeder .lut_mask = 64'h3333333333333333;
defparam \regFile_inst|registers[9][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y74_N25
dffeas \regFile_inst|registers[9][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile_inst|registers[9][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile_inst|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[9][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[9][14] .is_wysiwyg = "true";
defparam \regFile_inst|registers[9][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y76_N3
cyclonev_lcell_comb \regFile_inst|Mux17~1 (
// Equation(s):
// \regFile_inst|Mux17~1_combout  = ( \muxRF2|result[3]~3_combout  & ( \muxRF2|result[2]~2_combout  & ( \regFile_inst|registers[13][14]~q  ) ) ) # ( !\muxRF2|result[3]~3_combout  & ( \muxRF2|result[2]~2_combout  & ( \regFile_inst|registers[5][14]~q  ) ) ) # 
// ( \muxRF2|result[3]~3_combout  & ( !\muxRF2|result[2]~2_combout  & ( \regFile_inst|registers[9][14]~q  ) ) ) # ( !\muxRF2|result[3]~3_combout  & ( !\muxRF2|result[2]~2_combout  & ( \regFile_inst|registers[1][14]~q  ) ) )

	.dataa(!\regFile_inst|registers[9][14]~q ),
	.datab(!\regFile_inst|registers[5][14]~q ),
	.datac(!\regFile_inst|registers[1][14]~q ),
	.datad(!\regFile_inst|registers[13][14]~q ),
	.datae(!\muxRF2|result[3]~3_combout ),
	.dataf(!\muxRF2|result[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux17~1 .extended_lut = "off";
defparam \regFile_inst|Mux17~1 .lut_mask = 64'h0F0F5555333300FF;
defparam \regFile_inst|Mux17~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y76_N12
cyclonev_lcell_comb \regFile_inst|Mux17~0 (
// Equation(s):
// \regFile_inst|Mux17~0_combout  = ( \regFile_inst|registers[4][14]~q  & ( \muxRF2|result[2]~2_combout  & ( (!\muxRF2|result[3]~3_combout ) # (\regFile_inst|registers[12][14]~q ) ) ) ) # ( !\regFile_inst|registers[4][14]~q  & ( \muxRF2|result[2]~2_combout  
// & ( (\muxRF2|result[3]~3_combout  & \regFile_inst|registers[12][14]~q ) ) ) ) # ( \regFile_inst|registers[4][14]~q  & ( !\muxRF2|result[2]~2_combout  & ( (!\muxRF2|result[3]~3_combout  & (\regFile_inst|registers[0][14]~q )) # (\muxRF2|result[3]~3_combout  
// & ((\regFile_inst|registers[8][14]~q ))) ) ) ) # ( !\regFile_inst|registers[4][14]~q  & ( !\muxRF2|result[2]~2_combout  & ( (!\muxRF2|result[3]~3_combout  & (\regFile_inst|registers[0][14]~q )) # (\muxRF2|result[3]~3_combout  & 
// ((\regFile_inst|registers[8][14]~q ))) ) ) )

	.dataa(!\regFile_inst|registers[0][14]~q ),
	.datab(!\muxRF2|result[3]~3_combout ),
	.datac(!\regFile_inst|registers[8][14]~q ),
	.datad(!\regFile_inst|registers[12][14]~q ),
	.datae(!\regFile_inst|registers[4][14]~q ),
	.dataf(!\muxRF2|result[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux17~0 .extended_lut = "off";
defparam \regFile_inst|Mux17~0 .lut_mask = 64'h474747470033CCFF;
defparam \regFile_inst|Mux17~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y75_N56
dffeas \regFile_inst|registers[14][14]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux1~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[14][14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[14][14]~DUPLICATE .is_wysiwyg = "true";
defparam \regFile_inst|registers[14][14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y75_N46
dffeas \regFile_inst|registers[6][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux1~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[6][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[6][14] .is_wysiwyg = "true";
defparam \regFile_inst|registers[6][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y76_N12
cyclonev_lcell_comb \regFile_inst|Mux17~2 (
// Equation(s):
// \regFile_inst|Mux17~2_combout  = ( \muxRF2|result[3]~3_combout  & ( \muxRF2|result[2]~2_combout  & ( \regFile_inst|registers[14][14]~DUPLICATE_q  ) ) ) # ( !\muxRF2|result[3]~3_combout  & ( \muxRF2|result[2]~2_combout  & ( \regFile_inst|registers[6][14]~q 
//  ) ) ) # ( \muxRF2|result[3]~3_combout  & ( !\muxRF2|result[2]~2_combout  & ( \regFile_inst|registers[10][14]~q  ) ) ) # ( !\muxRF2|result[3]~3_combout  & ( !\muxRF2|result[2]~2_combout  & ( \regFile_inst|registers[2][14]~q  ) ) )

	.dataa(!\regFile_inst|registers[2][14]~q ),
	.datab(!\regFile_inst|registers[14][14]~DUPLICATE_q ),
	.datac(!\regFile_inst|registers[10][14]~q ),
	.datad(!\regFile_inst|registers[6][14]~q ),
	.datae(!\muxRF2|result[3]~3_combout ),
	.dataf(!\muxRF2|result[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux17~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux17~2 .extended_lut = "off";
defparam \regFile_inst|Mux17~2 .lut_mask = 64'h55550F0F00FF3333;
defparam \regFile_inst|Mux17~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y76_N12
cyclonev_lcell_comb \regFile_inst|Mux17~3 (
// Equation(s):
// \regFile_inst|Mux17~3_combout  = ( \regFile_inst|registers[15][14]~q  & ( \muxRF2|result[2]~2_combout  & ( (\muxRF2|result[3]~3_combout ) # (\regFile_inst|registers[7][14]~q ) ) ) ) # ( !\regFile_inst|registers[15][14]~q  & ( \muxRF2|result[2]~2_combout  
// & ( (\regFile_inst|registers[7][14]~q  & !\muxRF2|result[3]~3_combout ) ) ) ) # ( \regFile_inst|registers[15][14]~q  & ( !\muxRF2|result[2]~2_combout  & ( (!\muxRF2|result[3]~3_combout  & ((\regFile_inst|registers[3][14]~q ))) # 
// (\muxRF2|result[3]~3_combout  & (\regFile_inst|registers[11][14]~q )) ) ) ) # ( !\regFile_inst|registers[15][14]~q  & ( !\muxRF2|result[2]~2_combout  & ( (!\muxRF2|result[3]~3_combout  & ((\regFile_inst|registers[3][14]~q ))) # 
// (\muxRF2|result[3]~3_combout  & (\regFile_inst|registers[11][14]~q )) ) ) )

	.dataa(!\regFile_inst|registers[11][14]~q ),
	.datab(!\regFile_inst|registers[3][14]~q ),
	.datac(!\regFile_inst|registers[7][14]~q ),
	.datad(!\muxRF2|result[3]~3_combout ),
	.datae(!\regFile_inst|registers[15][14]~q ),
	.dataf(!\muxRF2|result[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux17~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux17~3 .extended_lut = "off";
defparam \regFile_inst|Mux17~3 .lut_mask = 64'h335533550F000FFF;
defparam \regFile_inst|Mux17~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y76_N54
cyclonev_lcell_comb \regFile_inst|Mux17~4 (
// Equation(s):
// \regFile_inst|Mux17~4_combout  = ( \regFile_inst|Mux17~2_combout  & ( \regFile_inst|Mux17~3_combout  & ( ((!\muxRF2|result[0]~0_combout  & ((\regFile_inst|Mux17~0_combout ))) # (\muxRF2|result[0]~0_combout  & (\regFile_inst|Mux17~1_combout ))) # 
// (\muxRF2|result[1]~1_combout ) ) ) ) # ( !\regFile_inst|Mux17~2_combout  & ( \regFile_inst|Mux17~3_combout  & ( (!\muxRF2|result[1]~1_combout  & ((!\muxRF2|result[0]~0_combout  & ((\regFile_inst|Mux17~0_combout ))) # (\muxRF2|result[0]~0_combout  & 
// (\regFile_inst|Mux17~1_combout )))) # (\muxRF2|result[1]~1_combout  & (\muxRF2|result[0]~0_combout )) ) ) ) # ( \regFile_inst|Mux17~2_combout  & ( !\regFile_inst|Mux17~3_combout  & ( (!\muxRF2|result[1]~1_combout  & ((!\muxRF2|result[0]~0_combout  & 
// ((\regFile_inst|Mux17~0_combout ))) # (\muxRF2|result[0]~0_combout  & (\regFile_inst|Mux17~1_combout )))) # (\muxRF2|result[1]~1_combout  & (!\muxRF2|result[0]~0_combout )) ) ) ) # ( !\regFile_inst|Mux17~2_combout  & ( !\regFile_inst|Mux17~3_combout  & ( 
// (!\muxRF2|result[1]~1_combout  & ((!\muxRF2|result[0]~0_combout  & ((\regFile_inst|Mux17~0_combout ))) # (\muxRF2|result[0]~0_combout  & (\regFile_inst|Mux17~1_combout )))) ) ) )

	.dataa(!\muxRF2|result[1]~1_combout ),
	.datab(!\muxRF2|result[0]~0_combout ),
	.datac(!\regFile_inst|Mux17~1_combout ),
	.datad(!\regFile_inst|Mux17~0_combout ),
	.datae(!\regFile_inst|Mux17~2_combout ),
	.dataf(!\regFile_inst|Mux17~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux17~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux17~4 .extended_lut = "off";
defparam \regFile_inst|Mux17~4 .lut_mask = 64'h028A46CE139B57DF;
defparam \regFile_inst|Mux17~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y76_N55
dffeas \regFile_inst|RD2_temp[14] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\regFile_inst|Mux17~4_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|RD2_temp [14]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|RD2_temp[14] .is_wysiwyg = "true";
defparam \regFile_inst|RD2_temp[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y72_N31
dffeas \decode|op2_reg[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\regFile_inst|RD2_temp [14]),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|op2_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|op2_reg[14] .is_wysiwyg = "true";
defparam \decode|op2_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N54
cyclonev_lcell_comb \alu_inst|Add0~5 (
// Equation(s):
// \alu_inst|Add0~5_sumout  = SUM(( \decode|op1_reg [15] ) + ( (!\decode|op2_reg [15]) # (\decode|aluSrc~q ) ) + ( \alu_inst|Add0~2  ))

	.dataa(gnd),
	.datab(!\decode|aluSrc~q ),
	.datac(!\decode|op2_reg [15]),
	.datad(!\decode|op1_reg [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_inst|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add0~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add0~5 .extended_lut = "off";
defparam \alu_inst|Add0~5 .lut_mask = 64'h00000C0C000000FF;
defparam \alu_inst|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y72_N45
cyclonev_lcell_comb \alu_inst|Add1~5 (
// Equation(s):
// \alu_inst|Add1~5_sumout  = SUM(( \decode|op1_reg [15] ) + ( (!\decode|aluSrc~q  & \decode|op2_reg [15]) ) + ( \alu_inst|Add1~2  ))

	.dataa(!\decode|aluSrc~q ),
	.datab(gnd),
	.datac(!\decode|op1_reg [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\decode|op2_reg [15]),
	.datag(gnd),
	.cin(\alu_inst|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add1~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add1~5 .extended_lut = "off";
defparam \alu_inst|Add1~5 .lut_mask = 64'h0000FF5500000F0F;
defparam \alu_inst|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y72_N6
cyclonev_lcell_comb \alu_inst|Mux0~0 (
// Equation(s):
// \alu_inst|Mux0~0_combout  = ( \EMReg_inst|aluRes_reg[10]~1_combout  & ( \alu_inst|Add1~5_sumout  & ( (!\EMReg_inst|aluRes_reg[10]~0_combout ) # (\decode|op1_reg [15]) ) ) ) # ( !\EMReg_inst|aluRes_reg[10]~1_combout  & ( \alu_inst|Add1~5_sumout  & ( 
// (!\EMReg_inst|aluRes_reg[10]~0_combout  & ((\alu_inst|Add0~5_sumout ))) # (\EMReg_inst|aluRes_reg[10]~0_combout  & (\decode|op1_reg [15])) ) ) ) # ( \EMReg_inst|aluRes_reg[10]~1_combout  & ( !\alu_inst|Add1~5_sumout  & ( (\decode|op1_reg [15] & 
// \EMReg_inst|aluRes_reg[10]~0_combout ) ) ) ) # ( !\EMReg_inst|aluRes_reg[10]~1_combout  & ( !\alu_inst|Add1~5_sumout  & ( (!\EMReg_inst|aluRes_reg[10]~0_combout  & ((\alu_inst|Add0~5_sumout ))) # (\EMReg_inst|aluRes_reg[10]~0_combout  & (\decode|op1_reg 
// [15])) ) ) )

	.dataa(!\decode|op1_reg [15]),
	.datab(gnd),
	.datac(!\alu_inst|Add0~5_sumout ),
	.datad(!\EMReg_inst|aluRes_reg[10]~0_combout ),
	.datae(!\EMReg_inst|aluRes_reg[10]~1_combout ),
	.dataf(!\alu_inst|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Mux0~0 .extended_lut = "off";
defparam \alu_inst|Mux0~0 .lut_mask = 64'h0F5500550F55FF55;
defparam \alu_inst|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y72_N8
dffeas \EMReg_inst|aluRes_reg[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu_inst|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\EMReg_inst|aluRes_reg[10]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EMReg_inst|aluRes_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \EMReg_inst|aluRes_reg[15] .is_wysiwyg = "true";
defparam \EMReg_inst|aluRes_reg[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y71_N31
dffeas \dataMem_inst|altsyncram_component|auto_generated|address_reg_a[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\EMReg_inst|aluRes_reg [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \dataMem_inst|altsyncram_component|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y69_N51
cyclonev_lcell_comb \dataMem_inst|altsyncram_component|auto_generated|address_reg_a[1]~feeder (
// Equation(s):
// \dataMem_inst|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout  = ( \EMReg_inst|aluRes_reg [14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\EMReg_inst|aluRes_reg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataMem_inst|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|address_reg_a[1]~feeder .extended_lut = "off";
defparam \dataMem_inst|altsyncram_component|auto_generated|address_reg_a[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dataMem_inst|altsyncram_component|auto_generated|address_reg_a[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y69_N52
dffeas \dataMem_inst|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dataMem_inst|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \dataMem_inst|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y74_N57
cyclonev_lcell_comb \control_inst|Decoder0~0 (
// Equation(s):
// \control_inst|Decoder0~0_combout  = ( \control_inst|branch~0_combout  & ( (!\fetch|instruction_reg [13] & !\fetch|instruction_reg [12]) ) )

	.dataa(gnd),
	.datab(!\fetch|instruction_reg [13]),
	.datac(!\fetch|instruction_reg [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control_inst|branch~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_inst|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_inst|Decoder0~0 .extended_lut = "off";
defparam \control_inst|Decoder0~0 .lut_mask = 64'h00000000C0C0C0C0;
defparam \control_inst|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y74_N58
dffeas \decode|memWrite (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control_inst|Decoder0~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|memWrite~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|memWrite .is_wysiwyg = "true";
defparam \decode|memWrite .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y68_N24
cyclonev_lcell_comb \EMReg_inst|memWrite_reg~feeder (
// Equation(s):
// \EMReg_inst|memWrite_reg~feeder_combout  = ( \decode|memWrite~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\decode|memWrite~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\EMReg_inst|memWrite_reg~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \EMReg_inst|memWrite_reg~feeder .extended_lut = "off";
defparam \EMReg_inst|memWrite_reg~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \EMReg_inst|memWrite_reg~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y68_N26
dffeas \EMReg_inst|memWrite_reg (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\EMReg_inst|memWrite_reg~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EMReg_inst|memWrite_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \EMReg_inst|memWrite_reg .is_wysiwyg = "true";
defparam \EMReg_inst|memWrite_reg .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y68_N54
cyclonev_lcell_comb \dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1722w[3] (
// Equation(s):
// \dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1722w [3] = ( \EMReg_inst|aluRes_reg [15] & ( \EMReg_inst|memWrite_reg~q  & ( (\EMReg_inst|aluRes_reg [13] & \EMReg_inst|aluRes_reg [14]) ) ) )

	.dataa(!\EMReg_inst|aluRes_reg [13]),
	.datab(gnd),
	.datac(!\EMReg_inst|aluRes_reg [14]),
	.datad(gnd),
	.datae(!\EMReg_inst|aluRes_reg [15]),
	.dataf(!\EMReg_inst|memWrite_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1722w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1722w[3] .extended_lut = "off";
defparam \dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1722w[3] .lut_mask = 64'h0000000000000505;
defparam \dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1722w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y68_N33
cyclonev_lcell_comb \dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1817w[3]~0 (
// Equation(s):
// \dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1817w[3]~0_combout  = ( \EMReg_inst|aluRes_reg [14] & ( \EMReg_inst|aluRes_reg [15] & ( \EMReg_inst|aluRes_reg [13] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\EMReg_inst|aluRes_reg [13]),
	.datad(gnd),
	.datae(!\EMReg_inst|aluRes_reg [14]),
	.dataf(!\EMReg_inst|aluRes_reg [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1817w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1817w[3]~0 .extended_lut = "off";
defparam \dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1817w[3]~0 .lut_mask = 64'h0000000000000F0F;
defparam \dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1817w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y69_N54
cyclonev_lcell_comb \dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1817w[3]~0 (
// Equation(s):
// \dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1817w[3]~0_combout  = ( \vga_inst|vgaCont|readAddress [14] & ( \vga_inst|vgaCont|readAddress [13] & ( \vga_inst|vgaCont|readAddress[15]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(!\vga_inst|vgaCont|readAddress[15]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vga_inst|vgaCont|readAddress [14]),
	.dataf(!\vga_inst|vgaCont|readAddress [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1817w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1817w[3]~0 .extended_lut = "off";
defparam \dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1817w[3]~0 .lut_mask = 64'h0000000000003333;
defparam \dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1817w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y72_N42
cyclonev_lcell_comb \EMReg_inst|op2_reg[5]~feeder (
// Equation(s):
// \EMReg_inst|op2_reg[5]~feeder_combout  = ( \decode|op2_reg [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\decode|op2_reg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\EMReg_inst|op2_reg[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \EMReg_inst|op2_reg[5]~feeder .extended_lut = "off";
defparam \EMReg_inst|op2_reg[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \EMReg_inst|op2_reg[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y72_N44
dffeas \EMReg_inst|op2_reg[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\EMReg_inst|op2_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EMReg_inst|op2_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \EMReg_inst|op2_reg[5] .is_wysiwyg = "true";
defparam \EMReg_inst|op2_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y74_N5
dffeas \memory|aluRes_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\EMReg_inst|aluRes_reg [0]),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|aluRes_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|aluRes_reg[0] .is_wysiwyg = "true";
defparam \memory|aluRes_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y68_N21
cyclonev_lcell_comb \dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1692w[3] (
// Equation(s):
// \dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1692w [3] = ( \EMReg_inst|memWrite_reg~q  & ( (!\EMReg_inst|aluRes_reg [14] & (\EMReg_inst|aluRes_reg [15] & !\EMReg_inst|aluRes_reg [13])) ) )

	.dataa(!\EMReg_inst|aluRes_reg [14]),
	.datab(!\EMReg_inst|aluRes_reg [15]),
	.datac(!\EMReg_inst|aluRes_reg [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\EMReg_inst|memWrite_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1692w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1692w[3] .extended_lut = "off";
defparam \dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1692w[3] .lut_mask = 64'h0000000020202020;
defparam \dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1692w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y68_N12
cyclonev_lcell_comb \dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1784w[3]~0 (
// Equation(s):
// \dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1784w[3]~0_combout  = ( !\EMReg_inst|aluRes_reg [14] & ( \EMReg_inst|aluRes_reg [15] & ( !\EMReg_inst|aluRes_reg [13] ) ) )

	.dataa(gnd),
	.datab(!\EMReg_inst|aluRes_reg [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\EMReg_inst|aluRes_reg [14]),
	.dataf(!\EMReg_inst|aluRes_reg [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1784w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1784w[3]~0 .extended_lut = "off";
defparam \dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1784w[3]~0 .lut_mask = 64'h00000000CCCC0000;
defparam \dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1784w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y69_N42
cyclonev_lcell_comb \dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1784w[3]~0 (
// Equation(s):
// \dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1784w[3]~0_combout  = ( !\vga_inst|vgaCont|readAddress [13] & ( (!\vga_inst|vgaCont|readAddress [14] & \vga_inst|vgaCont|readAddress[15]~DUPLICATE_q ) ) )

	.dataa(!\vga_inst|vgaCont|readAddress [14]),
	.datab(!\vga_inst|vgaCont|readAddress[15]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_inst|vgaCont|readAddress [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1784w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1784w[3]~0 .extended_lut = "off";
defparam \dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1784w[3]~0 .lut_mask = 64'h2222222200000000;
defparam \dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1784w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y75_N32
dffeas \regFile_inst|registers[15][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux15~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[15][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[15][0] .is_wysiwyg = "true";
defparam \regFile_inst|registers[15][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y74_N28
dffeas \regFile_inst|registers[7][0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux15~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[7][0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[7][0]~DUPLICATE .is_wysiwyg = "true";
defparam \regFile_inst|registers[7][0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y72_N10
dffeas \regFile_inst|registers[3][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux15~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[3][0] .is_wysiwyg = "true";
defparam \regFile_inst|registers[3][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y73_N14
dffeas \regFile_inst|registers[11][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux15~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[11][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[11][0] .is_wysiwyg = "true";
defparam \regFile_inst|registers[11][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y73_N12
cyclonev_lcell_comb \regFile_inst|Mux31~3 (
// Equation(s):
// \regFile_inst|Mux31~3_combout  = ( \regFile_inst|registers[11][0]~q  & ( \muxRF2|result[2]~2_combout  & ( (!\muxRF2|result[3]~3_combout  & ((\regFile_inst|registers[7][0]~DUPLICATE_q ))) # (\muxRF2|result[3]~3_combout  & (\regFile_inst|registers[15][0]~q 
// )) ) ) ) # ( !\regFile_inst|registers[11][0]~q  & ( \muxRF2|result[2]~2_combout  & ( (!\muxRF2|result[3]~3_combout  & ((\regFile_inst|registers[7][0]~DUPLICATE_q ))) # (\muxRF2|result[3]~3_combout  & (\regFile_inst|registers[15][0]~q )) ) ) ) # ( 
// \regFile_inst|registers[11][0]~q  & ( !\muxRF2|result[2]~2_combout  & ( (\regFile_inst|registers[3][0]~q ) # (\muxRF2|result[3]~3_combout ) ) ) ) # ( !\regFile_inst|registers[11][0]~q  & ( !\muxRF2|result[2]~2_combout  & ( (!\muxRF2|result[3]~3_combout  & 
// \regFile_inst|registers[3][0]~q ) ) ) )

	.dataa(!\regFile_inst|registers[15][0]~q ),
	.datab(!\regFile_inst|registers[7][0]~DUPLICATE_q ),
	.datac(!\muxRF2|result[3]~3_combout ),
	.datad(!\regFile_inst|registers[3][0]~q ),
	.datae(!\regFile_inst|registers[11][0]~q ),
	.dataf(!\muxRF2|result[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux31~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux31~3 .extended_lut = "off";
defparam \regFile_inst|Mux31~3 .lut_mask = 64'h00F00FFF35353535;
defparam \regFile_inst|Mux31~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y75_N2
dffeas \regFile_inst|registers[4][0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux15~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[4][0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[4][0]~DUPLICATE .is_wysiwyg = "true";
defparam \regFile_inst|registers[4][0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y74_N41
dffeas \regFile_inst|registers[12][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux15~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[12][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[12][0] .is_wysiwyg = "true";
defparam \regFile_inst|registers[12][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y75_N51
cyclonev_lcell_comb \regFile_inst|registers[8][0]~feeder (
// Equation(s):
// \regFile_inst|registers[8][0]~feeder_combout  = ( \mux3a1_inst|Mux15~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux3a1_inst|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|registers[8][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|registers[8][0]~feeder .extended_lut = "off";
defparam \regFile_inst|registers[8][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile_inst|registers[8][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y75_N52
dffeas \regFile_inst|registers[8][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile_inst|registers[8][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile_inst|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[8][0] .is_wysiwyg = "true";
defparam \regFile_inst|registers[8][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y74_N26
dffeas \regFile_inst|registers[0][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux15~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[0][0] .is_wysiwyg = "true";
defparam \regFile_inst|registers[0][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y74_N24
cyclonev_lcell_comb \regFile_inst|Mux31~0 (
// Equation(s):
// \regFile_inst|Mux31~0_combout  = ( \regFile_inst|registers[0][0]~q  & ( \muxRF2|result[3]~3_combout  & ( (!\muxRF2|result[2]~2_combout  & ((\regFile_inst|registers[8][0]~q ))) # (\muxRF2|result[2]~2_combout  & (\regFile_inst|registers[12][0]~q )) ) ) ) # 
// ( !\regFile_inst|registers[0][0]~q  & ( \muxRF2|result[3]~3_combout  & ( (!\muxRF2|result[2]~2_combout  & ((\regFile_inst|registers[8][0]~q ))) # (\muxRF2|result[2]~2_combout  & (\regFile_inst|registers[12][0]~q )) ) ) ) # ( 
// \regFile_inst|registers[0][0]~q  & ( !\muxRF2|result[3]~3_combout  & ( (!\muxRF2|result[2]~2_combout ) # (\regFile_inst|registers[4][0]~DUPLICATE_q ) ) ) ) # ( !\regFile_inst|registers[0][0]~q  & ( !\muxRF2|result[3]~3_combout  & ( 
// (\regFile_inst|registers[4][0]~DUPLICATE_q  & \muxRF2|result[2]~2_combout ) ) ) )

	.dataa(!\regFile_inst|registers[4][0]~DUPLICATE_q ),
	.datab(!\regFile_inst|registers[12][0]~q ),
	.datac(!\regFile_inst|registers[8][0]~q ),
	.datad(!\muxRF2|result[2]~2_combout ),
	.datae(!\regFile_inst|registers[0][0]~q ),
	.dataf(!\muxRF2|result[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux31~0 .extended_lut = "off";
defparam \regFile_inst|Mux31~0 .lut_mask = 64'h0055FF550F330F33;
defparam \regFile_inst|Mux31~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y73_N43
dffeas \regFile_inst|registers[10][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux15~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[10][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[10][0] .is_wysiwyg = "true";
defparam \regFile_inst|registers[10][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y75_N6
cyclonev_lcell_comb \regFile_inst|registers[6][0]~feeder (
// Equation(s):
// \regFile_inst|registers[6][0]~feeder_combout  = ( \mux3a1_inst|Mux15~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux3a1_inst|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|registers[6][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|registers[6][0]~feeder .extended_lut = "off";
defparam \regFile_inst|registers[6][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile_inst|registers[6][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y75_N7
dffeas \regFile_inst|registers[6][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile_inst|registers[6][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile_inst|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[6][0] .is_wysiwyg = "true";
defparam \regFile_inst|registers[6][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y75_N37
dffeas \regFile_inst|registers[14][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux15~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[14][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[14][0] .is_wysiwyg = "true";
defparam \regFile_inst|registers[14][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y73_N54
cyclonev_lcell_comb \regFile_inst|Mux31~2 (
// Equation(s):
// \regFile_inst|Mux31~2_combout  = ( \muxRF2|result[2]~2_combout  & ( \muxRF2|result[3]~3_combout  & ( \regFile_inst|registers[14][0]~q  ) ) ) # ( !\muxRF2|result[2]~2_combout  & ( \muxRF2|result[3]~3_combout  & ( \regFile_inst|registers[10][0]~q  ) ) ) # ( 
// \muxRF2|result[2]~2_combout  & ( !\muxRF2|result[3]~3_combout  & ( \regFile_inst|registers[6][0]~q  ) ) ) # ( !\muxRF2|result[2]~2_combout  & ( !\muxRF2|result[3]~3_combout  & ( \regFile_inst|registers[2][0]~q  ) ) )

	.dataa(!\regFile_inst|registers[2][0]~q ),
	.datab(!\regFile_inst|registers[10][0]~q ),
	.datac(!\regFile_inst|registers[6][0]~q ),
	.datad(!\regFile_inst|registers[14][0]~q ),
	.datae(!\muxRF2|result[2]~2_combout ),
	.dataf(!\muxRF2|result[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux31~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux31~2 .extended_lut = "off";
defparam \regFile_inst|Mux31~2 .lut_mask = 64'h55550F0F333300FF;
defparam \regFile_inst|Mux31~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y75_N6
cyclonev_lcell_comb \regFile_inst|registers[13][0]~feeder (
// Equation(s):
// \regFile_inst|registers[13][0]~feeder_combout  = ( \mux3a1_inst|Mux15~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux3a1_inst|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|registers[13][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|registers[13][0]~feeder .extended_lut = "off";
defparam \regFile_inst|registers[13][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile_inst|registers[13][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y75_N7
dffeas \regFile_inst|registers[13][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile_inst|registers[13][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile_inst|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[13][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[13][0] .is_wysiwyg = "true";
defparam \regFile_inst|registers[13][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y74_N26
dffeas \regFile_inst|registers[9][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux15~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[9][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[9][0] .is_wysiwyg = "true";
defparam \regFile_inst|registers[9][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y74_N56
dffeas \regFile_inst|registers[5][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux15~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[5][0] .is_wysiwyg = "true";
defparam \regFile_inst|registers[5][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y74_N2
dffeas \regFile_inst|registers[1][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux15~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[1][0] .is_wysiwyg = "true";
defparam \regFile_inst|registers[1][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y74_N0
cyclonev_lcell_comb \regFile_inst|Mux31~1 (
// Equation(s):
// \regFile_inst|Mux31~1_combout  = ( \regFile_inst|registers[1][0]~q  & ( \muxRF2|result[3]~3_combout  & ( (!\muxRF2|result[2]~2_combout  & ((\regFile_inst|registers[9][0]~q ))) # (\muxRF2|result[2]~2_combout  & (\regFile_inst|registers[13][0]~q )) ) ) ) # 
// ( !\regFile_inst|registers[1][0]~q  & ( \muxRF2|result[3]~3_combout  & ( (!\muxRF2|result[2]~2_combout  & ((\regFile_inst|registers[9][0]~q ))) # (\muxRF2|result[2]~2_combout  & (\regFile_inst|registers[13][0]~q )) ) ) ) # ( 
// \regFile_inst|registers[1][0]~q  & ( !\muxRF2|result[3]~3_combout  & ( (!\muxRF2|result[2]~2_combout ) # (\regFile_inst|registers[5][0]~q ) ) ) ) # ( !\regFile_inst|registers[1][0]~q  & ( !\muxRF2|result[3]~3_combout  & ( (\regFile_inst|registers[5][0]~q  
// & \muxRF2|result[2]~2_combout ) ) ) )

	.dataa(!\regFile_inst|registers[13][0]~q ),
	.datab(!\regFile_inst|registers[9][0]~q ),
	.datac(!\regFile_inst|registers[5][0]~q ),
	.datad(!\muxRF2|result[2]~2_combout ),
	.datae(!\regFile_inst|registers[1][0]~q ),
	.dataf(!\muxRF2|result[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux31~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux31~1 .extended_lut = "off";
defparam \regFile_inst|Mux31~1 .lut_mask = 64'h000FFF0F33553355;
defparam \regFile_inst|Mux31~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y73_N3
cyclonev_lcell_comb \regFile_inst|Mux31~4 (
// Equation(s):
// \regFile_inst|Mux31~4_combout  = ( \regFile_inst|Mux31~2_combout  & ( \regFile_inst|Mux31~1_combout  & ( (!\muxRF2|result[1]~1_combout  & (((\regFile_inst|Mux31~0_combout )) # (\muxRF2|result[0]~0_combout ))) # (\muxRF2|result[1]~1_combout  & 
// ((!\muxRF2|result[0]~0_combout ) # ((\regFile_inst|Mux31~3_combout )))) ) ) ) # ( !\regFile_inst|Mux31~2_combout  & ( \regFile_inst|Mux31~1_combout  & ( (!\muxRF2|result[1]~1_combout  & (((\regFile_inst|Mux31~0_combout )) # (\muxRF2|result[0]~0_combout 
// ))) # (\muxRF2|result[1]~1_combout  & (\muxRF2|result[0]~0_combout  & (\regFile_inst|Mux31~3_combout ))) ) ) ) # ( \regFile_inst|Mux31~2_combout  & ( !\regFile_inst|Mux31~1_combout  & ( (!\muxRF2|result[1]~1_combout  & (!\muxRF2|result[0]~0_combout  & 
// ((\regFile_inst|Mux31~0_combout )))) # (\muxRF2|result[1]~1_combout  & ((!\muxRF2|result[0]~0_combout ) # ((\regFile_inst|Mux31~3_combout )))) ) ) ) # ( !\regFile_inst|Mux31~2_combout  & ( !\regFile_inst|Mux31~1_combout  & ( (!\muxRF2|result[1]~1_combout  
// & (!\muxRF2|result[0]~0_combout  & ((\regFile_inst|Mux31~0_combout )))) # (\muxRF2|result[1]~1_combout  & (\muxRF2|result[0]~0_combout  & (\regFile_inst|Mux31~3_combout ))) ) ) )

	.dataa(!\muxRF2|result[1]~1_combout ),
	.datab(!\muxRF2|result[0]~0_combout ),
	.datac(!\regFile_inst|Mux31~3_combout ),
	.datad(!\regFile_inst|Mux31~0_combout ),
	.datae(!\regFile_inst|Mux31~2_combout ),
	.dataf(!\regFile_inst|Mux31~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux31~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux31~4 .extended_lut = "off";
defparam \regFile_inst|Mux31~4 .lut_mask = 64'h018945CD23AB67EF;
defparam \regFile_inst|Mux31~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y73_N4
dffeas \regFile_inst|RD2_temp[0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\regFile_inst|Mux31~4_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|RD2_temp [0]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|RD2_temp[0] .is_wysiwyg = "true";
defparam \regFile_inst|RD2_temp[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y74_N11
dffeas \decode|op2_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\regFile_inst|RD2_temp [0]),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|op2_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|op2_reg[0] .is_wysiwyg = "true";
defparam \decode|op2_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y73_N3
cyclonev_lcell_comb \EMReg_inst|op2_reg[0]~feeder (
// Equation(s):
// \EMReg_inst|op2_reg[0]~feeder_combout  = ( \decode|op2_reg [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\decode|op2_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\EMReg_inst|op2_reg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \EMReg_inst|op2_reg[0]~feeder .extended_lut = "off";
defparam \EMReg_inst|op2_reg[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \EMReg_inst|op2_reg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y73_N4
dffeas \EMReg_inst|op2_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\EMReg_inst|op2_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EMReg_inst|op2_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \EMReg_inst|op2_reg[0] .is_wysiwyg = "true";
defparam \EMReg_inst|op2_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y71_N14
dffeas \memory|aluRes_reg[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\EMReg_inst|aluRes_reg [1]),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|aluRes_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|aluRes_reg[1] .is_wysiwyg = "true";
defparam \memory|aluRes_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y70_N25
dffeas \dataMem_inst|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\EMReg_inst|aluRes_reg [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \dataMem_inst|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y68_N12
cyclonev_lcell_comb \dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1645w[3] (
// Equation(s):
// \dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1645w [3] = ( \EMReg_inst|memWrite_reg~q  & ( (!\EMReg_inst|aluRes_reg [14] & (!\EMReg_inst|aluRes_reg [15] & !\EMReg_inst|aluRes_reg [13])) ) )

	.dataa(!\EMReg_inst|aluRes_reg [14]),
	.datab(!\EMReg_inst|aluRes_reg [15]),
	.datac(!\EMReg_inst|aluRes_reg [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\EMReg_inst|memWrite_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1645w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1645w[3] .extended_lut = "off";
defparam \dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1645w[3] .lut_mask = 64'h0000000080808080;
defparam \dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1645w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y68_N15
cyclonev_lcell_comb \dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1733w[3] (
// Equation(s):
// \dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1733w [3] = ( !\EMReg_inst|aluRes_reg [13] & ( (!\EMReg_inst|aluRes_reg [14] & !\EMReg_inst|aluRes_reg [15]) ) )

	.dataa(!\EMReg_inst|aluRes_reg [14]),
	.datab(!\EMReg_inst|aluRes_reg [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\EMReg_inst|aluRes_reg [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1733w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1733w[3] .extended_lut = "off";
defparam \dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1733w[3] .lut_mask = 64'h8888888800000000;
defparam \dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1733w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y69_N39
cyclonev_lcell_comb \dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1733w[3] (
// Equation(s):
// \dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1733w [3] = ( !\vga_inst|vgaCont|readAddress[15]~DUPLICATE_q  & ( !\vga_inst|vgaCont|readAddress [13] & ( !\vga_inst|vgaCont|readAddress [14] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|vgaCont|readAddress [14]),
	.datad(gnd),
	.datae(!\vga_inst|vgaCont|readAddress[15]~DUPLICATE_q ),
	.dataf(!\vga_inst|vgaCont|readAddress [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1733w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1733w[3] .extended_lut = "off";
defparam \dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1733w[3] .lut_mask = 64'hF0F0000000000000;
defparam \dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1733w[3] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y73_N10
dffeas \regFile_inst|registers[9][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux14~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[9][1] .is_wysiwyg = "true";
defparam \regFile_inst|registers[9][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y74_N42
cyclonev_lcell_comb \regFile_inst|registers[11][1]~feeder (
// Equation(s):
// \regFile_inst|registers[11][1]~feeder_combout  = ( \mux3a1_inst|Mux14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux3a1_inst|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|registers[11][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|registers[11][1]~feeder .extended_lut = "off";
defparam \regFile_inst|registers[11][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile_inst|registers[11][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y74_N44
dffeas \regFile_inst|registers[11][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile_inst|registers[11][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile_inst|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[11][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[11][1] .is_wysiwyg = "true";
defparam \regFile_inst|registers[11][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y74_N37
dffeas \regFile_inst|registers[10][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux14~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[10][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[10][1] .is_wysiwyg = "true";
defparam \regFile_inst|registers[10][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y74_N36
cyclonev_lcell_comb \regFile_inst|Mux30~2 (
// Equation(s):
// \regFile_inst|Mux30~2_combout  = ( \regFile_inst|registers[10][1]~q  & ( \muxRF2|result[0]~0_combout  & ( (!\muxRF2|result[1]~1_combout  & (\regFile_inst|registers[9][1]~q )) # (\muxRF2|result[1]~1_combout  & ((\regFile_inst|registers[11][1]~q ))) ) ) ) # 
// ( !\regFile_inst|registers[10][1]~q  & ( \muxRF2|result[0]~0_combout  & ( (!\muxRF2|result[1]~1_combout  & (\regFile_inst|registers[9][1]~q )) # (\muxRF2|result[1]~1_combout  & ((\regFile_inst|registers[11][1]~q ))) ) ) ) # ( 
// \regFile_inst|registers[10][1]~q  & ( !\muxRF2|result[0]~0_combout  & ( (\regFile_inst|registers[8][1]~q ) # (\muxRF2|result[1]~1_combout ) ) ) ) # ( !\regFile_inst|registers[10][1]~q  & ( !\muxRF2|result[0]~0_combout  & ( (!\muxRF2|result[1]~1_combout  & 
// \regFile_inst|registers[8][1]~q ) ) ) )

	.dataa(!\regFile_inst|registers[9][1]~q ),
	.datab(!\regFile_inst|registers[11][1]~q ),
	.datac(!\muxRF2|result[1]~1_combout ),
	.datad(!\regFile_inst|registers[8][1]~q ),
	.datae(!\regFile_inst|registers[10][1]~q ),
	.dataf(!\muxRF2|result[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux30~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux30~2 .extended_lut = "off";
defparam \regFile_inst|Mux30~2 .lut_mask = 64'h00F00FFF53535353;
defparam \regFile_inst|Mux30~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y74_N25
dffeas \regFile_inst|registers[6][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux14~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[6][1] .is_wysiwyg = "true";
defparam \regFile_inst|registers[6][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y74_N38
dffeas \regFile_inst|registers[4][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux14~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[4][1] .is_wysiwyg = "true";
defparam \regFile_inst|registers[4][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y74_N19
dffeas \regFile_inst|registers[5][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux14~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[5][1] .is_wysiwyg = "true";
defparam \regFile_inst|registers[5][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y74_N55
dffeas \regFile_inst|registers[7][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux14~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[7][1] .is_wysiwyg = "true";
defparam \regFile_inst|registers[7][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y74_N21
cyclonev_lcell_comb \regFile_inst|Mux30~1 (
// Equation(s):
// \regFile_inst|Mux30~1_combout  = ( \muxRF2|result[1]~1_combout  & ( \muxRF2|result[0]~0_combout  & ( \regFile_inst|registers[7][1]~q  ) ) ) # ( !\muxRF2|result[1]~1_combout  & ( \muxRF2|result[0]~0_combout  & ( \regFile_inst|registers[5][1]~q  ) ) ) # ( 
// \muxRF2|result[1]~1_combout  & ( !\muxRF2|result[0]~0_combout  & ( \regFile_inst|registers[6][1]~q  ) ) ) # ( !\muxRF2|result[1]~1_combout  & ( !\muxRF2|result[0]~0_combout  & ( \regFile_inst|registers[4][1]~q  ) ) )

	.dataa(!\regFile_inst|registers[6][1]~q ),
	.datab(!\regFile_inst|registers[4][1]~q ),
	.datac(!\regFile_inst|registers[5][1]~q ),
	.datad(!\regFile_inst|registers[7][1]~q ),
	.datae(!\muxRF2|result[1]~1_combout ),
	.dataf(!\muxRF2|result[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux30~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux30~1 .extended_lut = "off";
defparam \regFile_inst|Mux30~1 .lut_mask = 64'h333355550F0F00FF;
defparam \regFile_inst|Mux30~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y74_N7
dffeas \regFile_inst|registers[15][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux14~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[15][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[15][1] .is_wysiwyg = "true";
defparam \regFile_inst|registers[15][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y74_N50
dffeas \regFile_inst|registers[14][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux14~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[14][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[14][1] .is_wysiwyg = "true";
defparam \regFile_inst|registers[14][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y73_N18
cyclonev_lcell_comb \regFile_inst|registers[12][1]~feeder (
// Equation(s):
// \regFile_inst|registers[12][1]~feeder_combout  = ( \mux3a1_inst|Mux14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux3a1_inst|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|registers[12][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|registers[12][1]~feeder .extended_lut = "off";
defparam \regFile_inst|registers[12][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile_inst|registers[12][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y73_N19
dffeas \regFile_inst|registers[12][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile_inst|registers[12][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile_inst|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[12][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[12][1] .is_wysiwyg = "true";
defparam \regFile_inst|registers[12][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y71_N57
cyclonev_lcell_comb \regFile_inst|registers[13][1]~feeder (
// Equation(s):
// \regFile_inst|registers[13][1]~feeder_combout  = ( \mux3a1_inst|Mux14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux3a1_inst|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|registers[13][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|registers[13][1]~feeder .extended_lut = "off";
defparam \regFile_inst|registers[13][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile_inst|registers[13][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y71_N59
dffeas \regFile_inst|registers[13][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile_inst|registers[13][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile_inst|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[13][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[13][1] .is_wysiwyg = "true";
defparam \regFile_inst|registers[13][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y74_N6
cyclonev_lcell_comb \regFile_inst|Mux30~3 (
// Equation(s):
// \regFile_inst|Mux30~3_combout  = ( \muxRF2|result[0]~0_combout  & ( \muxRF2|result[1]~1_combout  & ( \regFile_inst|registers[15][1]~q  ) ) ) # ( !\muxRF2|result[0]~0_combout  & ( \muxRF2|result[1]~1_combout  & ( \regFile_inst|registers[14][1]~q  ) ) ) # ( 
// \muxRF2|result[0]~0_combout  & ( !\muxRF2|result[1]~1_combout  & ( \regFile_inst|registers[13][1]~q  ) ) ) # ( !\muxRF2|result[0]~0_combout  & ( !\muxRF2|result[1]~1_combout  & ( \regFile_inst|registers[12][1]~q  ) ) )

	.dataa(!\regFile_inst|registers[15][1]~q ),
	.datab(!\regFile_inst|registers[14][1]~q ),
	.datac(!\regFile_inst|registers[12][1]~q ),
	.datad(!\regFile_inst|registers[13][1]~q ),
	.datae(!\muxRF2|result[0]~0_combout ),
	.dataf(!\muxRF2|result[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux30~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux30~3 .extended_lut = "off";
defparam \regFile_inst|Mux30~3 .lut_mask = 64'h0F0F00FF33335555;
defparam \regFile_inst|Mux30~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y72_N19
dffeas \regFile_inst|registers[2][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux14~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[2][1] .is_wysiwyg = "true";
defparam \regFile_inst|registers[2][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y73_N50
dffeas \regFile_inst|registers[0][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux14~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[0][1] .is_wysiwyg = "true";
defparam \regFile_inst|registers[0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y72_N7
dffeas \regFile_inst|registers[3][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux14~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[3][1] .is_wysiwyg = "true";
defparam \regFile_inst|registers[3][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y74_N14
dffeas \regFile_inst|registers[1][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux14~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[1][1] .is_wysiwyg = "true";
defparam \regFile_inst|registers[1][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y73_N6
cyclonev_lcell_comb \regFile_inst|Mux30~0 (
// Equation(s):
// \regFile_inst|Mux30~0_combout  = ( \muxRF2|result[0]~0_combout  & ( \muxRF2|result[1]~1_combout  & ( \regFile_inst|registers[3][1]~q  ) ) ) # ( !\muxRF2|result[0]~0_combout  & ( \muxRF2|result[1]~1_combout  & ( \regFile_inst|registers[2][1]~q  ) ) ) # ( 
// \muxRF2|result[0]~0_combout  & ( !\muxRF2|result[1]~1_combout  & ( \regFile_inst|registers[1][1]~q  ) ) ) # ( !\muxRF2|result[0]~0_combout  & ( !\muxRF2|result[1]~1_combout  & ( \regFile_inst|registers[0][1]~q  ) ) )

	.dataa(!\regFile_inst|registers[2][1]~q ),
	.datab(!\regFile_inst|registers[0][1]~q ),
	.datac(!\regFile_inst|registers[3][1]~q ),
	.datad(!\regFile_inst|registers[1][1]~q ),
	.datae(!\muxRF2|result[0]~0_combout ),
	.dataf(!\muxRF2|result[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux30~0 .extended_lut = "off";
defparam \regFile_inst|Mux30~0 .lut_mask = 64'h333300FF55550F0F;
defparam \regFile_inst|Mux30~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y74_N0
cyclonev_lcell_comb \regFile_inst|Mux30~4 (
// Equation(s):
// \regFile_inst|Mux30~4_combout  = ( \regFile_inst|Mux30~3_combout  & ( \regFile_inst|Mux30~0_combout  & ( (!\muxRF2|result[3]~3_combout  & (((!\muxRF2|result[2]~2_combout ) # (\regFile_inst|Mux30~1_combout )))) # (\muxRF2|result[3]~3_combout  & 
// (((\muxRF2|result[2]~2_combout )) # (\regFile_inst|Mux30~2_combout ))) ) ) ) # ( !\regFile_inst|Mux30~3_combout  & ( \regFile_inst|Mux30~0_combout  & ( (!\muxRF2|result[3]~3_combout  & (((!\muxRF2|result[2]~2_combout ) # (\regFile_inst|Mux30~1_combout 
// )))) # (\muxRF2|result[3]~3_combout  & (\regFile_inst|Mux30~2_combout  & ((!\muxRF2|result[2]~2_combout )))) ) ) ) # ( \regFile_inst|Mux30~3_combout  & ( !\regFile_inst|Mux30~0_combout  & ( (!\muxRF2|result[3]~3_combout  & (((\regFile_inst|Mux30~1_combout 
//  & \muxRF2|result[2]~2_combout )))) # (\muxRF2|result[3]~3_combout  & (((\muxRF2|result[2]~2_combout )) # (\regFile_inst|Mux30~2_combout ))) ) ) ) # ( !\regFile_inst|Mux30~3_combout  & ( !\regFile_inst|Mux30~0_combout  & ( (!\muxRF2|result[3]~3_combout  & 
// (((\regFile_inst|Mux30~1_combout  & \muxRF2|result[2]~2_combout )))) # (\muxRF2|result[3]~3_combout  & (\regFile_inst|Mux30~2_combout  & ((!\muxRF2|result[2]~2_combout )))) ) ) )

	.dataa(!\regFile_inst|Mux30~2_combout ),
	.datab(!\muxRF2|result[3]~3_combout ),
	.datac(!\regFile_inst|Mux30~1_combout ),
	.datad(!\muxRF2|result[2]~2_combout ),
	.datae(!\regFile_inst|Mux30~3_combout ),
	.dataf(!\regFile_inst|Mux30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux30~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux30~4 .extended_lut = "off";
defparam \regFile_inst|Mux30~4 .lut_mask = 64'h110C113FDD0CDD3F;
defparam \regFile_inst|Mux30~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y74_N1
dffeas \regFile_inst|RD2_temp[1] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\regFile_inst|Mux30~4_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|RD2_temp [1]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|RD2_temp[1] .is_wysiwyg = "true";
defparam \regFile_inst|RD2_temp[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y74_N49
dffeas \decode|op2_reg[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\regFile_inst|RD2_temp [1]),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|op2_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|op2_reg[1] .is_wysiwyg = "true";
defparam \decode|op2_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y74_N11
dffeas \EMReg_inst|op2_reg[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\decode|op2_reg [1]),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EMReg_inst|op2_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \EMReg_inst|op2_reg[1] .is_wysiwyg = "true";
defparam \EMReg_inst|op2_reg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y72_N24
cyclonev_lcell_comb \EMReg_inst|op2_reg[2]~feeder (
// Equation(s):
// \EMReg_inst|op2_reg[2]~feeder_combout  = \decode|op2_reg [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\decode|op2_reg [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\EMReg_inst|op2_reg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \EMReg_inst|op2_reg[2]~feeder .extended_lut = "off";
defparam \EMReg_inst|op2_reg[2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \EMReg_inst|op2_reg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y72_N26
dffeas \EMReg_inst|op2_reg[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\EMReg_inst|op2_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EMReg_inst|op2_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \EMReg_inst|op2_reg[2] .is_wysiwyg = "true";
defparam \EMReg_inst|op2_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y71_N3
cyclonev_lcell_comb \memory|aluRes_reg[3]~feeder (
// Equation(s):
// \memory|aluRes_reg[3]~feeder_combout  = ( \EMReg_inst|aluRes_reg [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\EMReg_inst|aluRes_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|aluRes_reg[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|aluRes_reg[3]~feeder .extended_lut = "off";
defparam \memory|aluRes_reg[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \memory|aluRes_reg[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y71_N4
dffeas \memory|aluRes_reg[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\memory|aluRes_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|aluRes_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|aluRes_reg[3] .is_wysiwyg = "true";
defparam \memory|aluRes_reg[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y68_N36
cyclonev_lcell_comb \dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1712w[3] (
// Equation(s):
// \dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1712w [3] = ( \EMReg_inst|aluRes_reg [15] & ( \EMReg_inst|memWrite_reg~q  & ( (\EMReg_inst|aluRes_reg [14] & !\EMReg_inst|aluRes_reg [13]) ) ) )

	.dataa(!\EMReg_inst|aluRes_reg [14]),
	.datab(gnd),
	.datac(!\EMReg_inst|aluRes_reg [13]),
	.datad(gnd),
	.datae(!\EMReg_inst|aluRes_reg [15]),
	.dataf(!\EMReg_inst|memWrite_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1712w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1712w[3] .extended_lut = "off";
defparam \dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1712w[3] .lut_mask = 64'h0000000000005050;
defparam \dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1712w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y68_N39
cyclonev_lcell_comb \dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1806w[3]~0 (
// Equation(s):
// \dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1806w[3]~0_combout  = ( \EMReg_inst|aluRes_reg [14] & ( \EMReg_inst|aluRes_reg [15] & ( !\EMReg_inst|aluRes_reg [13] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\EMReg_inst|aluRes_reg [13]),
	.datad(gnd),
	.datae(!\EMReg_inst|aluRes_reg [14]),
	.dataf(!\EMReg_inst|aluRes_reg [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1806w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1806w[3]~0 .extended_lut = "off";
defparam \dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1806w[3]~0 .lut_mask = 64'h000000000000F0F0;
defparam \dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1806w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y69_N45
cyclonev_lcell_comb \dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1806w[3]~0 (
// Equation(s):
// \dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1806w[3]~0_combout  = ( !\vga_inst|vgaCont|readAddress [13] & ( (\vga_inst|vgaCont|readAddress [14] & \vga_inst|vgaCont|readAddress[15]~DUPLICATE_q ) ) )

	.dataa(!\vga_inst|vgaCont|readAddress [14]),
	.datab(!\vga_inst|vgaCont|readAddress[15]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_inst|vgaCont|readAddress [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1806w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1806w[3]~0 .extended_lut = "off";
defparam \dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1806w[3]~0 .lut_mask = 64'h1111111100000000;
defparam \dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1806w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y72_N2
dffeas \regFile_inst|registers[15][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux12~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[15][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[15][3] .is_wysiwyg = "true";
defparam \regFile_inst|registers[15][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y73_N48
cyclonev_lcell_comb \regFile_inst|registers[12][3]~feeder (
// Equation(s):
// \regFile_inst|registers[12][3]~feeder_combout  = ( \mux3a1_inst|Mux12~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux3a1_inst|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|registers[12][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|registers[12][3]~feeder .extended_lut = "off";
defparam \regFile_inst|registers[12][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile_inst|registers[12][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y73_N50
dffeas \regFile_inst|registers[12][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile_inst|registers[12][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile_inst|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[12][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[12][3] .is_wysiwyg = "true";
defparam \regFile_inst|registers[12][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y71_N39
cyclonev_lcell_comb \regFile_inst|registers[13][3]~feeder (
// Equation(s):
// \regFile_inst|registers[13][3]~feeder_combout  = ( \mux3a1_inst|Mux12~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux3a1_inst|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|registers[13][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|registers[13][3]~feeder .extended_lut = "off";
defparam \regFile_inst|registers[13][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile_inst|registers[13][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y71_N41
dffeas \regFile_inst|registers[13][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile_inst|registers[13][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile_inst|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[13][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[13][3] .is_wysiwyg = "true";
defparam \regFile_inst|registers[13][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y73_N1
dffeas \regFile_inst|registers[14][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux12~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[14][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[14][3] .is_wysiwyg = "true";
defparam \regFile_inst|registers[14][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y73_N0
cyclonev_lcell_comb \regFile_inst|Mux28~3 (
// Equation(s):
// \regFile_inst|Mux28~3_combout  = ( \regFile_inst|registers[14][3]~q  & ( \muxRF2|result[1]~1_combout  & ( (!\muxRF2|result[0]~0_combout ) # (\regFile_inst|registers[15][3]~q ) ) ) ) # ( !\regFile_inst|registers[14][3]~q  & ( \muxRF2|result[1]~1_combout  & 
// ( (\regFile_inst|registers[15][3]~q  & \muxRF2|result[0]~0_combout ) ) ) ) # ( \regFile_inst|registers[14][3]~q  & ( !\muxRF2|result[1]~1_combout  & ( (!\muxRF2|result[0]~0_combout  & (\regFile_inst|registers[12][3]~q )) # (\muxRF2|result[0]~0_combout  & 
// ((\regFile_inst|registers[13][3]~q ))) ) ) ) # ( !\regFile_inst|registers[14][3]~q  & ( !\muxRF2|result[1]~1_combout  & ( (!\muxRF2|result[0]~0_combout  & (\regFile_inst|registers[12][3]~q )) # (\muxRF2|result[0]~0_combout  & 
// ((\regFile_inst|registers[13][3]~q ))) ) ) )

	.dataa(!\regFile_inst|registers[15][3]~q ),
	.datab(!\regFile_inst|registers[12][3]~q ),
	.datac(!\muxRF2|result[0]~0_combout ),
	.datad(!\regFile_inst|registers[13][3]~q ),
	.datae(!\regFile_inst|registers[14][3]~q ),
	.dataf(!\muxRF2|result[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux28~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux28~3 .extended_lut = "off";
defparam \regFile_inst|Mux28~3 .lut_mask = 64'h303F303F0505F5F5;
defparam \regFile_inst|Mux28~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y72_N16
dffeas \regFile_inst|registers[2][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux12~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[2][3] .is_wysiwyg = "true";
defparam \regFile_inst|registers[2][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y74_N26
dffeas \regFile_inst|registers[1][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux12~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[1][3] .is_wysiwyg = "true";
defparam \regFile_inst|registers[1][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y72_N39
cyclonev_lcell_comb \regFile_inst|registers[3][3]~feeder (
// Equation(s):
// \regFile_inst|registers[3][3]~feeder_combout  = \mux3a1_inst|Mux12~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mux3a1_inst|Mux12~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|registers[3][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|registers[3][3]~feeder .extended_lut = "off";
defparam \regFile_inst|registers[3][3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regFile_inst|registers[3][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y72_N41
dffeas \regFile_inst|registers[3][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile_inst|registers[3][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile_inst|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[3][3] .is_wysiwyg = "true";
defparam \regFile_inst|registers[3][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y73_N36
cyclonev_lcell_comb \regFile_inst|Mux28~0 (
// Equation(s):
// \regFile_inst|Mux28~0_combout  = ( \regFile_inst|registers[0][3]~q  & ( \muxRF2|result[1]~1_combout  & ( (!\muxRF2|result[0]~0_combout  & (\regFile_inst|registers[2][3]~q )) # (\muxRF2|result[0]~0_combout  & ((\regFile_inst|registers[3][3]~q ))) ) ) ) # ( 
// !\regFile_inst|registers[0][3]~q  & ( \muxRF2|result[1]~1_combout  & ( (!\muxRF2|result[0]~0_combout  & (\regFile_inst|registers[2][3]~q )) # (\muxRF2|result[0]~0_combout  & ((\regFile_inst|registers[3][3]~q ))) ) ) ) # ( \regFile_inst|registers[0][3]~q  
// & ( !\muxRF2|result[1]~1_combout  & ( (!\muxRF2|result[0]~0_combout ) # (\regFile_inst|registers[1][3]~q ) ) ) ) # ( !\regFile_inst|registers[0][3]~q  & ( !\muxRF2|result[1]~1_combout  & ( (\regFile_inst|registers[1][3]~q  & \muxRF2|result[0]~0_combout ) 
// ) ) )

	.dataa(!\regFile_inst|registers[2][3]~q ),
	.datab(!\regFile_inst|registers[1][3]~q ),
	.datac(!\regFile_inst|registers[3][3]~q ),
	.datad(!\muxRF2|result[0]~0_combout ),
	.datae(!\regFile_inst|registers[0][3]~q ),
	.dataf(!\muxRF2|result[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux28~0 .extended_lut = "off";
defparam \regFile_inst|Mux28~0 .lut_mask = 64'h0033FF33550F550F;
defparam \regFile_inst|Mux28~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y74_N38
dffeas \regFile_inst|registers[11][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux12~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[11][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[11][3] .is_wysiwyg = "true";
defparam \regFile_inst|registers[11][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N54
cyclonev_lcell_comb \regFile_inst|registers[10][3]~feeder (
// Equation(s):
// \regFile_inst|registers[10][3]~feeder_combout  = ( \mux3a1_inst|Mux12~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux3a1_inst|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|registers[10][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|registers[10][3]~feeder .extended_lut = "off";
defparam \regFile_inst|registers[10][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile_inst|registers[10][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y73_N55
dffeas \regFile_inst|registers[10][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile_inst|registers[10][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile_inst|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[10][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[10][3] .is_wysiwyg = "true";
defparam \regFile_inst|registers[10][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N15
cyclonev_lcell_comb \regFile_inst|registers[9][3]~feeder (
// Equation(s):
// \regFile_inst|registers[9][3]~feeder_combout  = ( \mux3a1_inst|Mux12~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux3a1_inst|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|registers[9][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|registers[9][3]~feeder .extended_lut = "off";
defparam \regFile_inst|registers[9][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile_inst|registers[9][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y73_N16
dffeas \regFile_inst|registers[9][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile_inst|registers[9][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile_inst|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[9][3] .is_wysiwyg = "true";
defparam \regFile_inst|registers[9][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y71_N42
cyclonev_lcell_comb \regFile_inst|registers[8][3]~feeder (
// Equation(s):
// \regFile_inst|registers[8][3]~feeder_combout  = ( \mux3a1_inst|Mux12~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux3a1_inst|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|registers[8][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|registers[8][3]~feeder .extended_lut = "off";
defparam \regFile_inst|registers[8][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile_inst|registers[8][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y71_N43
dffeas \regFile_inst|registers[8][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile_inst|registers[8][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile_inst|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[8][3] .is_wysiwyg = "true";
defparam \regFile_inst|registers[8][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y73_N3
cyclonev_lcell_comb \regFile_inst|Mux28~2 (
// Equation(s):
// \regFile_inst|Mux28~2_combout  = ( \muxRF2|result[0]~0_combout  & ( \muxRF2|result[1]~1_combout  & ( \regFile_inst|registers[11][3]~q  ) ) ) # ( !\muxRF2|result[0]~0_combout  & ( \muxRF2|result[1]~1_combout  & ( \regFile_inst|registers[10][3]~q  ) ) ) # ( 
// \muxRF2|result[0]~0_combout  & ( !\muxRF2|result[1]~1_combout  & ( \regFile_inst|registers[9][3]~q  ) ) ) # ( !\muxRF2|result[0]~0_combout  & ( !\muxRF2|result[1]~1_combout  & ( \regFile_inst|registers[8][3]~q  ) ) )

	.dataa(!\regFile_inst|registers[11][3]~q ),
	.datab(!\regFile_inst|registers[10][3]~q ),
	.datac(!\regFile_inst|registers[9][3]~q ),
	.datad(!\regFile_inst|registers[8][3]~q ),
	.datae(!\muxRF2|result[0]~0_combout ),
	.dataf(!\muxRF2|result[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux28~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux28~2 .extended_lut = "off";
defparam \regFile_inst|Mux28~2 .lut_mask = 64'h00FF0F0F33335555;
defparam \regFile_inst|Mux28~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y74_N32
dffeas \regFile_inst|registers[5][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux12~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[5][3] .is_wysiwyg = "true";
defparam \regFile_inst|registers[5][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y74_N21
cyclonev_lcell_comb \regFile_inst|registers[7][3]~feeder (
// Equation(s):
// \regFile_inst|registers[7][3]~feeder_combout  = ( \mux3a1_inst|Mux12~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux3a1_inst|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|registers[7][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|registers[7][3]~feeder .extended_lut = "off";
defparam \regFile_inst|registers[7][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile_inst|registers[7][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y74_N22
dffeas \regFile_inst|registers[7][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile_inst|registers[7][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile_inst|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[7][3] .is_wysiwyg = "true";
defparam \regFile_inst|registers[7][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y74_N3
cyclonev_lcell_comb \regFile_inst|registers[6][3]~feeder (
// Equation(s):
// \regFile_inst|registers[6][3]~feeder_combout  = \mux3a1_inst|Mux12~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mux3a1_inst|Mux12~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|registers[6][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|registers[6][3]~feeder .extended_lut = "off";
defparam \regFile_inst|registers[6][3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regFile_inst|registers[6][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y74_N5
dffeas \regFile_inst|registers[6][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile_inst|registers[6][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile_inst|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[6][3] .is_wysiwyg = "true";
defparam \regFile_inst|registers[6][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y74_N44
dffeas \regFile_inst|registers[4][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux12~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[4][3] .is_wysiwyg = "true";
defparam \regFile_inst|registers[4][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y74_N42
cyclonev_lcell_comb \regFile_inst|Mux28~1 (
// Equation(s):
// \regFile_inst|Mux28~1_combout  = ( \regFile_inst|registers[4][3]~q  & ( \muxRF2|result[1]~1_combout  & ( (!\muxRF2|result[0]~0_combout  & ((\regFile_inst|registers[6][3]~q ))) # (\muxRF2|result[0]~0_combout  & (\regFile_inst|registers[7][3]~q )) ) ) ) # ( 
// !\regFile_inst|registers[4][3]~q  & ( \muxRF2|result[1]~1_combout  & ( (!\muxRF2|result[0]~0_combout  & ((\regFile_inst|registers[6][3]~q ))) # (\muxRF2|result[0]~0_combout  & (\regFile_inst|registers[7][3]~q )) ) ) ) # ( \regFile_inst|registers[4][3]~q  
// & ( !\muxRF2|result[1]~1_combout  & ( (!\muxRF2|result[0]~0_combout ) # (\regFile_inst|registers[5][3]~q ) ) ) ) # ( !\regFile_inst|registers[4][3]~q  & ( !\muxRF2|result[1]~1_combout  & ( (\regFile_inst|registers[5][3]~q  & \muxRF2|result[0]~0_combout ) 
// ) ) )

	.dataa(!\regFile_inst|registers[5][3]~q ),
	.datab(!\regFile_inst|registers[7][3]~q ),
	.datac(!\regFile_inst|registers[6][3]~q ),
	.datad(!\muxRF2|result[0]~0_combout ),
	.datae(!\regFile_inst|registers[4][3]~q ),
	.dataf(!\muxRF2|result[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux28~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux28~1 .extended_lut = "off";
defparam \regFile_inst|Mux28~1 .lut_mask = 64'h0055FF550F330F33;
defparam \regFile_inst|Mux28~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y73_N12
cyclonev_lcell_comb \regFile_inst|Mux28~4 (
// Equation(s):
// \regFile_inst|Mux28~4_combout  = ( \regFile_inst|Mux28~2_combout  & ( \regFile_inst|Mux28~1_combout  & ( (!\muxRF2|result[3]~3_combout  & (((\muxRF2|result[2]~2_combout ) # (\regFile_inst|Mux28~0_combout )))) # (\muxRF2|result[3]~3_combout  & 
// (((!\muxRF2|result[2]~2_combout )) # (\regFile_inst|Mux28~3_combout ))) ) ) ) # ( !\regFile_inst|Mux28~2_combout  & ( \regFile_inst|Mux28~1_combout  & ( (!\muxRF2|result[3]~3_combout  & (((\muxRF2|result[2]~2_combout ) # (\regFile_inst|Mux28~0_combout 
// )))) # (\muxRF2|result[3]~3_combout  & (\regFile_inst|Mux28~3_combout  & ((\muxRF2|result[2]~2_combout )))) ) ) ) # ( \regFile_inst|Mux28~2_combout  & ( !\regFile_inst|Mux28~1_combout  & ( (!\muxRF2|result[3]~3_combout  & (((\regFile_inst|Mux28~0_combout  
// & !\muxRF2|result[2]~2_combout )))) # (\muxRF2|result[3]~3_combout  & (((!\muxRF2|result[2]~2_combout )) # (\regFile_inst|Mux28~3_combout ))) ) ) ) # ( !\regFile_inst|Mux28~2_combout  & ( !\regFile_inst|Mux28~1_combout  & ( (!\muxRF2|result[3]~3_combout  
// & (((\regFile_inst|Mux28~0_combout  & !\muxRF2|result[2]~2_combout )))) # (\muxRF2|result[3]~3_combout  & (\regFile_inst|Mux28~3_combout  & ((\muxRF2|result[2]~2_combout )))) ) ) )

	.dataa(!\regFile_inst|Mux28~3_combout ),
	.datab(!\muxRF2|result[3]~3_combout ),
	.datac(!\regFile_inst|Mux28~0_combout ),
	.datad(!\muxRF2|result[2]~2_combout ),
	.datae(!\regFile_inst|Mux28~2_combout ),
	.dataf(!\regFile_inst|Mux28~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux28~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux28~4 .extended_lut = "off";
defparam \regFile_inst|Mux28~4 .lut_mask = 64'h0C113F110CDD3FDD;
defparam \regFile_inst|Mux28~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y73_N13
dffeas \regFile_inst|RD2_temp[3] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\regFile_inst|Mux28~4_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|RD2_temp [3]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|RD2_temp[3] .is_wysiwyg = "true";
defparam \regFile_inst|RD2_temp[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y74_N30
cyclonev_lcell_comb \decode|op2_reg[3]~feeder (
// Equation(s):
// \decode|op2_reg[3]~feeder_combout  = ( \regFile_inst|RD2_temp [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regFile_inst|RD2_temp [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|op2_reg[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|op2_reg[3]~feeder .extended_lut = "off";
defparam \decode|op2_reg[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \decode|op2_reg[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y74_N31
dffeas \decode|op2_reg[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\decode|op2_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|op2_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|op2_reg[3] .is_wysiwyg = "true";
defparam \decode|op2_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y74_N41
dffeas \EMReg_inst|op2_reg[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\decode|op2_reg [3]),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EMReg_inst|op2_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \EMReg_inst|op2_reg[3] .is_wysiwyg = "true";
defparam \EMReg_inst|op2_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y68_N12
cyclonev_lcell_comb \memory|aluRes_reg[4]~feeder (
// Equation(s):
// \memory|aluRes_reg[4]~feeder_combout  = ( \EMReg_inst|aluRes_reg [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\EMReg_inst|aluRes_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|aluRes_reg[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|aluRes_reg[4]~feeder .extended_lut = "off";
defparam \memory|aluRes_reg[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \memory|aluRes_reg[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y68_N14
dffeas \memory|aluRes_reg[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\memory|aluRes_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|aluRes_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|aluRes_reg[4] .is_wysiwyg = "true";
defparam \memory|aluRes_reg[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y68_N18
cyclonev_lcell_comb \dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1702w[3] (
// Equation(s):
// \dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1702w [3] = ( \EMReg_inst|aluRes_reg [13] & ( (!\EMReg_inst|aluRes_reg [14] & (\EMReg_inst|aluRes_reg [15] & \EMReg_inst|memWrite_reg~q )) ) )

	.dataa(!\EMReg_inst|aluRes_reg [14]),
	.datab(!\EMReg_inst|aluRes_reg [15]),
	.datac(!\EMReg_inst|memWrite_reg~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\EMReg_inst|aluRes_reg [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1702w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1702w[3] .extended_lut = "off";
defparam \dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1702w[3] .lut_mask = 64'h0000000002020202;
defparam \dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1702w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y68_N42
cyclonev_lcell_comb \dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1795w[3]~0 (
// Equation(s):
// \dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1795w[3]~0_combout  = ( !\EMReg_inst|aluRes_reg [14] & ( \EMReg_inst|aluRes_reg [15] & ( \EMReg_inst|aluRes_reg [13] ) ) )

	.dataa(gnd),
	.datab(!\EMReg_inst|aluRes_reg [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\EMReg_inst|aluRes_reg [14]),
	.dataf(!\EMReg_inst|aluRes_reg [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1795w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1795w[3]~0 .extended_lut = "off";
defparam \dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1795w[3]~0 .lut_mask = 64'h0000000033330000;
defparam \dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1795w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y69_N15
cyclonev_lcell_comb \dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1795w[3]~0 (
// Equation(s):
// \dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1795w[3]~0_combout  = ( !\vga_inst|vgaCont|readAddress [14] & ( \vga_inst|vgaCont|readAddress [13] & ( \vga_inst|vgaCont|readAddress[15]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|vgaCont|readAddress[15]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\vga_inst|vgaCont|readAddress [14]),
	.dataf(!\vga_inst|vgaCont|readAddress [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1795w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1795w[3]~0 .extended_lut = "off";
defparam \dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1795w[3]~0 .lut_mask = 64'h000000000F0F0000;
defparam \dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1795w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y76_N31
dffeas \regFile_inst|registers[4][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux11~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[4][4] .is_wysiwyg = "true";
defparam \regFile_inst|registers[4][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y75_N46
dffeas \regFile_inst|registers[8][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux11~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[8][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[8][4] .is_wysiwyg = "true";
defparam \regFile_inst|registers[8][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y77_N24
cyclonev_lcell_comb \regFile_inst|registers[12][4]~feeder (
// Equation(s):
// \regFile_inst|registers[12][4]~feeder_combout  = ( \mux3a1_inst|Mux11~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux3a1_inst|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|registers[12][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|registers[12][4]~feeder .extended_lut = "off";
defparam \regFile_inst|registers[12][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile_inst|registers[12][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y77_N25
dffeas \regFile_inst|registers[12][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile_inst|registers[12][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile_inst|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[12][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[12][4] .is_wysiwyg = "true";
defparam \regFile_inst|registers[12][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y76_N37
dffeas \regFile_inst|registers[0][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux11~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[0][4] .is_wysiwyg = "true";
defparam \regFile_inst|registers[0][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y76_N36
cyclonev_lcell_comb \regFile_inst|Mux27~0 (
// Equation(s):
// \regFile_inst|Mux27~0_combout  = ( \regFile_inst|registers[0][4]~q  & ( \muxRF2|result[2]~2_combout  & ( (!\muxRF2|result[3]~3_combout  & (\regFile_inst|registers[4][4]~q )) # (\muxRF2|result[3]~3_combout  & ((\regFile_inst|registers[12][4]~q ))) ) ) ) # 
// ( !\regFile_inst|registers[0][4]~q  & ( \muxRF2|result[2]~2_combout  & ( (!\muxRF2|result[3]~3_combout  & (\regFile_inst|registers[4][4]~q )) # (\muxRF2|result[3]~3_combout  & ((\regFile_inst|registers[12][4]~q ))) ) ) ) # ( 
// \regFile_inst|registers[0][4]~q  & ( !\muxRF2|result[2]~2_combout  & ( (!\muxRF2|result[3]~3_combout ) # (\regFile_inst|registers[8][4]~q ) ) ) ) # ( !\regFile_inst|registers[0][4]~q  & ( !\muxRF2|result[2]~2_combout  & ( (\regFile_inst|registers[8][4]~q  
// & \muxRF2|result[3]~3_combout ) ) ) )

	.dataa(!\regFile_inst|registers[4][4]~q ),
	.datab(!\regFile_inst|registers[8][4]~q ),
	.datac(!\regFile_inst|registers[12][4]~q ),
	.datad(!\muxRF2|result[3]~3_combout ),
	.datae(!\regFile_inst|registers[0][4]~q ),
	.dataf(!\muxRF2|result[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux27~0 .extended_lut = "off";
defparam \regFile_inst|Mux27~0 .lut_mask = 64'h0033FF33550F550F;
defparam \regFile_inst|Mux27~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y74_N8
dffeas \regFile_inst|registers[5][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux11~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[5][4] .is_wysiwyg = "true";
defparam \regFile_inst|registers[5][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y75_N46
dffeas \regFile_inst|registers[13][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux11~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[13][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[13][4] .is_wysiwyg = "true";
defparam \regFile_inst|registers[13][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y74_N38
dffeas \regFile_inst|registers[1][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux11~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[1][4] .is_wysiwyg = "true";
defparam \regFile_inst|registers[1][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y74_N36
cyclonev_lcell_comb \regFile_inst|Mux27~1 (
// Equation(s):
// \regFile_inst|Mux27~1_combout  = ( \regFile_inst|registers[1][4]~q  & ( \muxRF2|result[2]~2_combout  & ( (!\muxRF2|result[3]~3_combout  & (\regFile_inst|registers[5][4]~q )) # (\muxRF2|result[3]~3_combout  & ((\regFile_inst|registers[13][4]~q ))) ) ) ) # 
// ( !\regFile_inst|registers[1][4]~q  & ( \muxRF2|result[2]~2_combout  & ( (!\muxRF2|result[3]~3_combout  & (\regFile_inst|registers[5][4]~q )) # (\muxRF2|result[3]~3_combout  & ((\regFile_inst|registers[13][4]~q ))) ) ) ) # ( 
// \regFile_inst|registers[1][4]~q  & ( !\muxRF2|result[2]~2_combout  & ( (!\muxRF2|result[3]~3_combout ) # (\regFile_inst|registers[9][4]~q ) ) ) ) # ( !\regFile_inst|registers[1][4]~q  & ( !\muxRF2|result[2]~2_combout  & ( (\regFile_inst|registers[9][4]~q  
// & \muxRF2|result[3]~3_combout ) ) ) )

	.dataa(!\regFile_inst|registers[9][4]~q ),
	.datab(!\regFile_inst|registers[5][4]~q ),
	.datac(!\regFile_inst|registers[13][4]~q ),
	.datad(!\muxRF2|result[3]~3_combout ),
	.datae(!\regFile_inst|registers[1][4]~q ),
	.dataf(!\muxRF2|result[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux27~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux27~1 .extended_lut = "off";
defparam \regFile_inst|Mux27~1 .lut_mask = 64'h0055FF55330F330F;
defparam \regFile_inst|Mux27~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y76_N50
dffeas \regFile_inst|registers[15][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux11~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[15][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[15][4] .is_wysiwyg = "true";
defparam \regFile_inst|registers[15][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y76_N44
dffeas \regFile_inst|registers[7][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux11~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[7][4] .is_wysiwyg = "true";
defparam \regFile_inst|registers[7][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y72_N37
dffeas \regFile_inst|registers[3][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux11~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[3][4] .is_wysiwyg = "true";
defparam \regFile_inst|registers[3][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y76_N55
dffeas \regFile_inst|registers[11][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux11~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[11][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[11][4] .is_wysiwyg = "true";
defparam \regFile_inst|registers[11][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y76_N54
cyclonev_lcell_comb \regFile_inst|Mux27~3 (
// Equation(s):
// \regFile_inst|Mux27~3_combout  = ( \regFile_inst|registers[11][4]~q  & ( \muxRF2|result[2]~2_combout  & ( (!\muxRF2|result[3]~3_combout  & ((\regFile_inst|registers[7][4]~q ))) # (\muxRF2|result[3]~3_combout  & (\regFile_inst|registers[15][4]~q )) ) ) ) # 
// ( !\regFile_inst|registers[11][4]~q  & ( \muxRF2|result[2]~2_combout  & ( (!\muxRF2|result[3]~3_combout  & ((\regFile_inst|registers[7][4]~q ))) # (\muxRF2|result[3]~3_combout  & (\regFile_inst|registers[15][4]~q )) ) ) ) # ( 
// \regFile_inst|registers[11][4]~q  & ( !\muxRF2|result[2]~2_combout  & ( (\muxRF2|result[3]~3_combout ) # (\regFile_inst|registers[3][4]~q ) ) ) ) # ( !\regFile_inst|registers[11][4]~q  & ( !\muxRF2|result[2]~2_combout  & ( (\regFile_inst|registers[3][4]~q 
//  & !\muxRF2|result[3]~3_combout ) ) ) )

	.dataa(!\regFile_inst|registers[15][4]~q ),
	.datab(!\regFile_inst|registers[7][4]~q ),
	.datac(!\regFile_inst|registers[3][4]~q ),
	.datad(!\muxRF2|result[3]~3_combout ),
	.datae(!\regFile_inst|registers[11][4]~q ),
	.dataf(!\muxRF2|result[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux27~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux27~3 .extended_lut = "off";
defparam \regFile_inst|Mux27~3 .lut_mask = 64'h0F000FFF33553355;
defparam \regFile_inst|Mux27~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y75_N26
dffeas \regFile_inst|registers[14][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux11~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[14][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[14][4] .is_wysiwyg = "true";
defparam \regFile_inst|registers[14][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y75_N8
dffeas \regFile_inst|registers[6][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux11~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[6][4] .is_wysiwyg = "true";
defparam \regFile_inst|registers[6][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y75_N58
dffeas \regFile_inst|registers[2][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux11~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[2][4] .is_wysiwyg = "true";
defparam \regFile_inst|registers[2][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y75_N20
dffeas \regFile_inst|registers[10][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux11~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[10][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[10][4] .is_wysiwyg = "true";
defparam \regFile_inst|registers[10][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y75_N18
cyclonev_lcell_comb \regFile_inst|Mux27~2 (
// Equation(s):
// \regFile_inst|Mux27~2_combout  = ( \regFile_inst|registers[10][4]~q  & ( \muxRF2|result[2]~2_combout  & ( (!\muxRF2|result[3]~3_combout  & ((\regFile_inst|registers[6][4]~q ))) # (\muxRF2|result[3]~3_combout  & (\regFile_inst|registers[14][4]~q )) ) ) ) # 
// ( !\regFile_inst|registers[10][4]~q  & ( \muxRF2|result[2]~2_combout  & ( (!\muxRF2|result[3]~3_combout  & ((\regFile_inst|registers[6][4]~q ))) # (\muxRF2|result[3]~3_combout  & (\regFile_inst|registers[14][4]~q )) ) ) ) # ( 
// \regFile_inst|registers[10][4]~q  & ( !\muxRF2|result[2]~2_combout  & ( (\regFile_inst|registers[2][4]~q ) # (\muxRF2|result[3]~3_combout ) ) ) ) # ( !\regFile_inst|registers[10][4]~q  & ( !\muxRF2|result[2]~2_combout  & ( (!\muxRF2|result[3]~3_combout  & 
// \regFile_inst|registers[2][4]~q ) ) ) )

	.dataa(!\regFile_inst|registers[14][4]~q ),
	.datab(!\regFile_inst|registers[6][4]~q ),
	.datac(!\muxRF2|result[3]~3_combout ),
	.datad(!\regFile_inst|registers[2][4]~q ),
	.datae(!\regFile_inst|registers[10][4]~q ),
	.dataf(!\muxRF2|result[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux27~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux27~2 .extended_lut = "off";
defparam \regFile_inst|Mux27~2 .lut_mask = 64'h00F00FFF35353535;
defparam \regFile_inst|Mux27~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y76_N6
cyclonev_lcell_comb \regFile_inst|Mux27~4 (
// Equation(s):
// \regFile_inst|Mux27~4_combout  = ( \regFile_inst|Mux27~3_combout  & ( \regFile_inst|Mux27~2_combout  & ( ((!\muxRF2|result[0]~0_combout  & (\regFile_inst|Mux27~0_combout )) # (\muxRF2|result[0]~0_combout  & ((\regFile_inst|Mux27~1_combout )))) # 
// (\muxRF2|result[1]~1_combout ) ) ) ) # ( !\regFile_inst|Mux27~3_combout  & ( \regFile_inst|Mux27~2_combout  & ( (!\muxRF2|result[1]~1_combout  & ((!\muxRF2|result[0]~0_combout  & (\regFile_inst|Mux27~0_combout )) # (\muxRF2|result[0]~0_combout  & 
// ((\regFile_inst|Mux27~1_combout ))))) # (\muxRF2|result[1]~1_combout  & (!\muxRF2|result[0]~0_combout )) ) ) ) # ( \regFile_inst|Mux27~3_combout  & ( !\regFile_inst|Mux27~2_combout  & ( (!\muxRF2|result[1]~1_combout  & ((!\muxRF2|result[0]~0_combout  & 
// (\regFile_inst|Mux27~0_combout )) # (\muxRF2|result[0]~0_combout  & ((\regFile_inst|Mux27~1_combout ))))) # (\muxRF2|result[1]~1_combout  & (\muxRF2|result[0]~0_combout )) ) ) ) # ( !\regFile_inst|Mux27~3_combout  & ( !\regFile_inst|Mux27~2_combout  & ( 
// (!\muxRF2|result[1]~1_combout  & ((!\muxRF2|result[0]~0_combout  & (\regFile_inst|Mux27~0_combout )) # (\muxRF2|result[0]~0_combout  & ((\regFile_inst|Mux27~1_combout ))))) ) ) )

	.dataa(!\muxRF2|result[1]~1_combout ),
	.datab(!\muxRF2|result[0]~0_combout ),
	.datac(!\regFile_inst|Mux27~0_combout ),
	.datad(!\regFile_inst|Mux27~1_combout ),
	.datae(!\regFile_inst|Mux27~3_combout ),
	.dataf(!\regFile_inst|Mux27~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux27~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux27~4 .extended_lut = "off";
defparam \regFile_inst|Mux27~4 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \regFile_inst|Mux27~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y76_N7
dffeas \regFile_inst|RD2_temp[4] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\regFile_inst|Mux27~4_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|RD2_temp [4]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|RD2_temp[4] .is_wysiwyg = "true";
defparam \regFile_inst|RD2_temp[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y72_N0
cyclonev_lcell_comb \decode|op2_reg[4]~feeder (
// Equation(s):
// \decode|op2_reg[4]~feeder_combout  = ( \regFile_inst|RD2_temp [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regFile_inst|RD2_temp [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|op2_reg[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|op2_reg[4]~feeder .extended_lut = "off";
defparam \decode|op2_reg[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \decode|op2_reg[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y72_N1
dffeas \decode|op2_reg[4]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\decode|op2_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|op2_reg[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|op2_reg[4]~DUPLICATE .is_wysiwyg = "true";
defparam \decode|op2_reg[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y72_N45
cyclonev_lcell_comb \EMReg_inst|op2_reg[4]~feeder (
// Equation(s):
// \EMReg_inst|op2_reg[4]~feeder_combout  = ( \decode|op2_reg[4]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\decode|op2_reg[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\EMReg_inst|op2_reg[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \EMReg_inst|op2_reg[4]~feeder .extended_lut = "off";
defparam \EMReg_inst|op2_reg[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \EMReg_inst|op2_reg[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y72_N47
dffeas \EMReg_inst|op2_reg[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\EMReg_inst|op2_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EMReg_inst|op2_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \EMReg_inst|op2_reg[4] .is_wysiwyg = "true";
defparam \EMReg_inst|op2_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y72_N20
dffeas \regFile_inst|registers[5][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux10~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[5][5] .is_wysiwyg = "true";
defparam \regFile_inst|registers[5][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y73_N38
dffeas \regFile_inst|registers[4][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux10~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[4][5] .is_wysiwyg = "true";
defparam \regFile_inst|registers[4][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y74_N32
dffeas \regFile_inst|registers[7][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux10~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[7][5] .is_wysiwyg = "true";
defparam \regFile_inst|registers[7][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y74_N27
cyclonev_lcell_comb \regFile_inst|registers[6][5]~feeder (
// Equation(s):
// \regFile_inst|registers[6][5]~feeder_combout  = ( \mux3a1_inst|Mux10~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux3a1_inst|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|registers[6][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|registers[6][5]~feeder .extended_lut = "off";
defparam \regFile_inst|registers[6][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile_inst|registers[6][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y74_N28
dffeas \regFile_inst|registers[6][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile_inst|registers[6][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile_inst|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[6][5] .is_wysiwyg = "true";
defparam \regFile_inst|registers[6][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y72_N21
cyclonev_lcell_comb \regFile_inst|Mux10~1 (
// Equation(s):
// \regFile_inst|Mux10~1_combout  = ( \muxRF1|result[0]~2_combout  & ( \muxRF1|result[1]~3_combout  & ( \regFile_inst|registers[7][5]~q  ) ) ) # ( !\muxRF1|result[0]~2_combout  & ( \muxRF1|result[1]~3_combout  & ( \regFile_inst|registers[6][5]~q  ) ) ) # ( 
// \muxRF1|result[0]~2_combout  & ( !\muxRF1|result[1]~3_combout  & ( \regFile_inst|registers[5][5]~q  ) ) ) # ( !\muxRF1|result[0]~2_combout  & ( !\muxRF1|result[1]~3_combout  & ( \regFile_inst|registers[4][5]~q  ) ) )

	.dataa(!\regFile_inst|registers[5][5]~q ),
	.datab(!\regFile_inst|registers[4][5]~q ),
	.datac(!\regFile_inst|registers[7][5]~q ),
	.datad(!\regFile_inst|registers[6][5]~q ),
	.datae(!\muxRF1|result[0]~2_combout ),
	.dataf(!\muxRF1|result[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux10~1 .extended_lut = "off";
defparam \regFile_inst|Mux10~1 .lut_mask = 64'h3333555500FF0F0F;
defparam \regFile_inst|Mux10~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y72_N56
dffeas \regFile_inst|registers[15][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux10~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[15][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[15][5] .is_wysiwyg = "true";
defparam \regFile_inst|registers[15][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y73_N1
dffeas \regFile_inst|registers[14][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux10~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[14][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[14][5] .is_wysiwyg = "true";
defparam \regFile_inst|registers[14][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y73_N56
dffeas \regFile_inst|registers[13][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mux3a1_inst|Mux10~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile_inst|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[13][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[13][5] .is_wysiwyg = "true";
defparam \regFile_inst|registers[13][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y73_N20
dffeas \regFile_inst|registers[12][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux10~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[12][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[12][5] .is_wysiwyg = "true";
defparam \regFile_inst|registers[12][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y72_N57
cyclonev_lcell_comb \regFile_inst|Mux10~3 (
// Equation(s):
// \regFile_inst|Mux10~3_combout  = ( \muxRF1|result[0]~2_combout  & ( \muxRF1|result[1]~3_combout  & ( \regFile_inst|registers[15][5]~q  ) ) ) # ( !\muxRF1|result[0]~2_combout  & ( \muxRF1|result[1]~3_combout  & ( \regFile_inst|registers[14][5]~q  ) ) ) # ( 
// \muxRF1|result[0]~2_combout  & ( !\muxRF1|result[1]~3_combout  & ( \regFile_inst|registers[13][5]~q  ) ) ) # ( !\muxRF1|result[0]~2_combout  & ( !\muxRF1|result[1]~3_combout  & ( \regFile_inst|registers[12][5]~q  ) ) )

	.dataa(!\regFile_inst|registers[15][5]~q ),
	.datab(!\regFile_inst|registers[14][5]~q ),
	.datac(!\regFile_inst|registers[13][5]~q ),
	.datad(!\regFile_inst|registers[12][5]~q ),
	.datae(!\muxRF1|result[0]~2_combout ),
	.dataf(!\muxRF1|result[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux10~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux10~3 .extended_lut = "off";
defparam \regFile_inst|Mux10~3 .lut_mask = 64'h00FF0F0F33335555;
defparam \regFile_inst|Mux10~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y72_N9
cyclonev_lcell_comb \regFile_inst|registers[3][5]~feeder (
// Equation(s):
// \regFile_inst|registers[3][5]~feeder_combout  = ( \mux3a1_inst|Mux10~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux3a1_inst|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|registers[3][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|registers[3][5]~feeder .extended_lut = "off";
defparam \regFile_inst|registers[3][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile_inst|registers[3][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y72_N11
dffeas \regFile_inst|registers[3][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile_inst|registers[3][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile_inst|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[3][5] .is_wysiwyg = "true";
defparam \regFile_inst|registers[3][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y75_N22
dffeas \regFile_inst|registers[2][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux10~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[2][5] .is_wysiwyg = "true";
defparam \regFile_inst|registers[2][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y72_N44
dffeas \regFile_inst|registers[0][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux10~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[0][5] .is_wysiwyg = "true";
defparam \regFile_inst|registers[0][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y72_N7
dffeas \regFile_inst|registers[1][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux10~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[1][5] .is_wysiwyg = "true";
defparam \regFile_inst|registers[1][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y72_N6
cyclonev_lcell_comb \regFile_inst|Mux10~0 (
// Equation(s):
// \regFile_inst|Mux10~0_combout  = ( \regFile_inst|registers[1][5]~q  & ( \muxRF1|result[0]~2_combout  & ( (!\muxRF1|result[1]~3_combout ) # (\regFile_inst|registers[3][5]~q ) ) ) ) # ( !\regFile_inst|registers[1][5]~q  & ( \muxRF1|result[0]~2_combout  & ( 
// (\regFile_inst|registers[3][5]~q  & \muxRF1|result[1]~3_combout ) ) ) ) # ( \regFile_inst|registers[1][5]~q  & ( !\muxRF1|result[0]~2_combout  & ( (!\muxRF1|result[1]~3_combout  & ((\regFile_inst|registers[0][5]~q ))) # (\muxRF1|result[1]~3_combout  & 
// (\regFile_inst|registers[2][5]~q )) ) ) ) # ( !\regFile_inst|registers[1][5]~q  & ( !\muxRF1|result[0]~2_combout  & ( (!\muxRF1|result[1]~3_combout  & ((\regFile_inst|registers[0][5]~q ))) # (\muxRF1|result[1]~3_combout  & (\regFile_inst|registers[2][5]~q 
// )) ) ) )

	.dataa(!\regFile_inst|registers[3][5]~q ),
	.datab(!\regFile_inst|registers[2][5]~q ),
	.datac(!\muxRF1|result[1]~3_combout ),
	.datad(!\regFile_inst|registers[0][5]~q ),
	.datae(!\regFile_inst|registers[1][5]~q ),
	.dataf(!\muxRF1|result[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux10~0 .extended_lut = "off";
defparam \regFile_inst|Mux10~0 .lut_mask = 64'h03F303F30505F5F5;
defparam \regFile_inst|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y73_N13
dffeas \regFile_inst|registers[9][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux10~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[9][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[9][5] .is_wysiwyg = "true";
defparam \regFile_inst|registers[9][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y75_N10
dffeas \regFile_inst|registers[8][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux10~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[8][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[8][5] .is_wysiwyg = "true";
defparam \regFile_inst|registers[8][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y73_N38
dffeas \regFile_inst|registers[11][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux10~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[11][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[11][5] .is_wysiwyg = "true";
defparam \regFile_inst|registers[11][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y73_N36
cyclonev_lcell_comb \regFile_inst|Mux10~2 (
// Equation(s):
// \regFile_inst|Mux10~2_combout  = ( \regFile_inst|registers[11][5]~q  & ( \muxRF1|result[1]~3_combout  & ( (\muxRF1|result[0]~2_combout ) # (\regFile_inst|registers[10][5]~q ) ) ) ) # ( !\regFile_inst|registers[11][5]~q  & ( \muxRF1|result[1]~3_combout  & 
// ( (\regFile_inst|registers[10][5]~q  & !\muxRF1|result[0]~2_combout ) ) ) ) # ( \regFile_inst|registers[11][5]~q  & ( !\muxRF1|result[1]~3_combout  & ( (!\muxRF1|result[0]~2_combout  & ((\regFile_inst|registers[8][5]~q ))) # (\muxRF1|result[0]~2_combout  
// & (\regFile_inst|registers[9][5]~q )) ) ) ) # ( !\regFile_inst|registers[11][5]~q  & ( !\muxRF1|result[1]~3_combout  & ( (!\muxRF1|result[0]~2_combout  & ((\regFile_inst|registers[8][5]~q ))) # (\muxRF1|result[0]~2_combout  & 
// (\regFile_inst|registers[9][5]~q )) ) ) )

	.dataa(!\regFile_inst|registers[10][5]~q ),
	.datab(!\regFile_inst|registers[9][5]~q ),
	.datac(!\regFile_inst|registers[8][5]~q ),
	.datad(!\muxRF1|result[0]~2_combout ),
	.datae(!\regFile_inst|registers[11][5]~q ),
	.dataf(!\muxRF1|result[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux10~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux10~2 .extended_lut = "off";
defparam \regFile_inst|Mux10~2 .lut_mask = 64'h0F330F33550055FF;
defparam \regFile_inst|Mux10~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y72_N12
cyclonev_lcell_comb \regFile_inst|Mux10~4 (
// Equation(s):
// \regFile_inst|Mux10~4_combout  = ( \regFile_inst|Mux10~0_combout  & ( \regFile_inst|Mux10~2_combout  & ( (!\muxRF1|result[2]~0_combout ) # ((!\muxRF1|result[3]~1_combout  & (\regFile_inst|Mux10~1_combout )) # (\muxRF1|result[3]~1_combout  & 
// ((\regFile_inst|Mux10~3_combout )))) ) ) ) # ( !\regFile_inst|Mux10~0_combout  & ( \regFile_inst|Mux10~2_combout  & ( (!\muxRF1|result[3]~1_combout  & (\muxRF1|result[2]~0_combout  & (\regFile_inst|Mux10~1_combout ))) # (\muxRF1|result[3]~1_combout  & 
// ((!\muxRF1|result[2]~0_combout ) # ((\regFile_inst|Mux10~3_combout )))) ) ) ) # ( \regFile_inst|Mux10~0_combout  & ( !\regFile_inst|Mux10~2_combout  & ( (!\muxRF1|result[3]~1_combout  & ((!\muxRF1|result[2]~0_combout ) # ((\regFile_inst|Mux10~1_combout 
// )))) # (\muxRF1|result[3]~1_combout  & (\muxRF1|result[2]~0_combout  & ((\regFile_inst|Mux10~3_combout )))) ) ) ) # ( !\regFile_inst|Mux10~0_combout  & ( !\regFile_inst|Mux10~2_combout  & ( (\muxRF1|result[2]~0_combout  & ((!\muxRF1|result[3]~1_combout  & 
// (\regFile_inst|Mux10~1_combout )) # (\muxRF1|result[3]~1_combout  & ((\regFile_inst|Mux10~3_combout ))))) ) ) )

	.dataa(!\muxRF1|result[3]~1_combout ),
	.datab(!\muxRF1|result[2]~0_combout ),
	.datac(!\regFile_inst|Mux10~1_combout ),
	.datad(!\regFile_inst|Mux10~3_combout ),
	.datae(!\regFile_inst|Mux10~0_combout ),
	.dataf(!\regFile_inst|Mux10~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux10~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux10~4 .extended_lut = "off";
defparam \regFile_inst|Mux10~4 .lut_mask = 64'h02138A9B4657CEDF;
defparam \regFile_inst|Mux10~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y72_N13
dffeas \regFile_inst|RD1_temp[5] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\regFile_inst|Mux10~4_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|RD1_temp [5]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|RD1_temp[5] .is_wysiwyg = "true";
defparam \regFile_inst|RD1_temp[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y72_N40
dffeas \decode|op1_reg[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\regFile_inst|RD1_temp [5]),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\control_inst|mxSource~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|op1_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|op1_reg[5] .is_wysiwyg = "true";
defparam \decode|op1_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y72_N58
dffeas \decode|ext_reg[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fetch|instruction_reg [6]),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|ext_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|ext_reg[5] .is_wysiwyg = "true";
defparam \decode|ext_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y72_N40
dffeas \decode|ext_reg[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fetch|instruction_reg [5]),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|ext_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|ext_reg[4] .is_wysiwyg = "true";
defparam \decode|ext_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y72_N17
dffeas \decode|ext_reg[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fetch|instruction_reg [4]),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|ext_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|ext_reg[3] .is_wysiwyg = "true";
defparam \decode|ext_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y72_N18
cyclonev_lcell_comb \regFile_inst|registers[2][2]~feeder (
// Equation(s):
// \regFile_inst|registers[2][2]~feeder_combout  = ( \mux3a1_inst|Mux13~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux3a1_inst|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|registers[2][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|registers[2][2]~feeder .extended_lut = "off";
defparam \regFile_inst|registers[2][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile_inst|registers[2][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y72_N20
dffeas \regFile_inst|registers[2][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile_inst|registers[2][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile_inst|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[2][2] .is_wysiwyg = "true";
defparam \regFile_inst|registers[2][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y75_N14
dffeas \regFile_inst|registers[6][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux13~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[6][2] .is_wysiwyg = "true";
defparam \regFile_inst|registers[6][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y75_N32
dffeas \regFile_inst|registers[14][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux13~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[14][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[14][2] .is_wysiwyg = "true";
defparam \regFile_inst|registers[14][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y73_N31
dffeas \regFile_inst|registers[10][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux13~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[10][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[10][2] .is_wysiwyg = "true";
defparam \regFile_inst|registers[10][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y75_N33
cyclonev_lcell_comb \regFile_inst|Mux13~2 (
// Equation(s):
// \regFile_inst|Mux13~2_combout  = ( \muxRF1|result[2]~0_combout  & ( \muxRF1|result[3]~1_combout  & ( \regFile_inst|registers[14][2]~q  ) ) ) # ( !\muxRF1|result[2]~0_combout  & ( \muxRF1|result[3]~1_combout  & ( \regFile_inst|registers[10][2]~q  ) ) ) # ( 
// \muxRF1|result[2]~0_combout  & ( !\muxRF1|result[3]~1_combout  & ( \regFile_inst|registers[6][2]~q  ) ) ) # ( !\muxRF1|result[2]~0_combout  & ( !\muxRF1|result[3]~1_combout  & ( \regFile_inst|registers[2][2]~q  ) ) )

	.dataa(!\regFile_inst|registers[2][2]~q ),
	.datab(!\regFile_inst|registers[6][2]~q ),
	.datac(!\regFile_inst|registers[14][2]~q ),
	.datad(!\regFile_inst|registers[10][2]~q ),
	.datae(!\muxRF1|result[2]~0_combout ),
	.dataf(!\muxRF1|result[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux13~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux13~2 .extended_lut = "off";
defparam \regFile_inst|Mux13~2 .lut_mask = 64'h5555333300FF0F0F;
defparam \regFile_inst|Mux13~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y76_N19
dffeas \regFile_inst|registers[4][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux13~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[4][2] .is_wysiwyg = "true";
defparam \regFile_inst|registers[4][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y75_N36
cyclonev_lcell_comb \regFile_inst|registers[8][2]~feeder (
// Equation(s):
// \regFile_inst|registers[8][2]~feeder_combout  = ( \mux3a1_inst|Mux13~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux3a1_inst|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|registers[8][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|registers[8][2]~feeder .extended_lut = "off";
defparam \regFile_inst|registers[8][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile_inst|registers[8][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y75_N37
dffeas \regFile_inst|registers[8][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile_inst|registers[8][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile_inst|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[8][2] .is_wysiwyg = "true";
defparam \regFile_inst|registers[8][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y74_N50
dffeas \regFile_inst|registers[0][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux13~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[0][2] .is_wysiwyg = "true";
defparam \regFile_inst|registers[0][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y75_N24
cyclonev_lcell_comb \regFile_inst|Mux13~0 (
// Equation(s):
// \regFile_inst|Mux13~0_combout  = ( \muxRF1|result[3]~1_combout  & ( \muxRF1|result[2]~0_combout  & ( \regFile_inst|registers[12][2]~q  ) ) ) # ( !\muxRF1|result[3]~1_combout  & ( \muxRF1|result[2]~0_combout  & ( \regFile_inst|registers[4][2]~q  ) ) ) # ( 
// \muxRF1|result[3]~1_combout  & ( !\muxRF1|result[2]~0_combout  & ( \regFile_inst|registers[8][2]~q  ) ) ) # ( !\muxRF1|result[3]~1_combout  & ( !\muxRF1|result[2]~0_combout  & ( \regFile_inst|registers[0][2]~q  ) ) )

	.dataa(!\regFile_inst|registers[4][2]~q ),
	.datab(!\regFile_inst|registers[12][2]~q ),
	.datac(!\regFile_inst|registers[8][2]~q ),
	.datad(!\regFile_inst|registers[0][2]~q ),
	.datae(!\muxRF1|result[3]~1_combout ),
	.dataf(!\muxRF1|result[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux13~0 .extended_lut = "off";
defparam \regFile_inst|Mux13~0 .lut_mask = 64'h00FF0F0F55553333;
defparam \regFile_inst|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y72_N6
cyclonev_lcell_comb \regFile_inst|registers[3][2]~feeder (
// Equation(s):
// \regFile_inst|registers[3][2]~feeder_combout  = ( \mux3a1_inst|Mux13~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux3a1_inst|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|registers[3][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|registers[3][2]~feeder .extended_lut = "off";
defparam \regFile_inst|registers[3][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile_inst|registers[3][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y72_N8
dffeas \regFile_inst|registers[3][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile_inst|registers[3][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile_inst|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[3][2] .is_wysiwyg = "true";
defparam \regFile_inst|registers[3][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y75_N19
dffeas \regFile_inst|registers[15][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux13~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[15][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[15][2] .is_wysiwyg = "true";
defparam \regFile_inst|registers[15][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y74_N26
dffeas \regFile_inst|registers[7][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux13~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[7][2] .is_wysiwyg = "true";
defparam \regFile_inst|registers[7][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y73_N24
cyclonev_lcell_comb \regFile_inst|registers[11][2]~feeder (
// Equation(s):
// \regFile_inst|registers[11][2]~feeder_combout  = ( \mux3a1_inst|Mux13~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux3a1_inst|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|registers[11][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|registers[11][2]~feeder .extended_lut = "off";
defparam \regFile_inst|registers[11][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile_inst|registers[11][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y73_N26
dffeas \regFile_inst|registers[11][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile_inst|registers[11][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile_inst|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[11][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[11][2] .is_wysiwyg = "true";
defparam \regFile_inst|registers[11][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y75_N21
cyclonev_lcell_comb \regFile_inst|Mux13~3 (
// Equation(s):
// \regFile_inst|Mux13~3_combout  = ( \muxRF1|result[2]~0_combout  & ( \muxRF1|result[3]~1_combout  & ( \regFile_inst|registers[15][2]~q  ) ) ) # ( !\muxRF1|result[2]~0_combout  & ( \muxRF1|result[3]~1_combout  & ( \regFile_inst|registers[11][2]~q  ) ) ) # ( 
// \muxRF1|result[2]~0_combout  & ( !\muxRF1|result[3]~1_combout  & ( \regFile_inst|registers[7][2]~q  ) ) ) # ( !\muxRF1|result[2]~0_combout  & ( !\muxRF1|result[3]~1_combout  & ( \regFile_inst|registers[3][2]~q  ) ) )

	.dataa(!\regFile_inst|registers[3][2]~q ),
	.datab(!\regFile_inst|registers[15][2]~q ),
	.datac(!\regFile_inst|registers[7][2]~q ),
	.datad(!\regFile_inst|registers[11][2]~q ),
	.datae(!\muxRF1|result[2]~0_combout ),
	.dataf(!\muxRF1|result[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux13~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux13~3 .extended_lut = "off";
defparam \regFile_inst|Mux13~3 .lut_mask = 64'h55550F0F00FF3333;
defparam \regFile_inst|Mux13~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y74_N33
cyclonev_lcell_comb \regFile_inst|registers[9][2]~feeder (
// Equation(s):
// \regFile_inst|registers[9][2]~feeder_combout  = \mux3a1_inst|Mux13~0_combout 

	.dataa(!\mux3a1_inst|Mux13~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|registers[9][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|registers[9][2]~feeder .extended_lut = "off";
defparam \regFile_inst|registers[9][2]~feeder .lut_mask = 64'h5555555555555555;
defparam \regFile_inst|registers[9][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y74_N34
dffeas \regFile_inst|registers[9][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile_inst|registers[9][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile_inst|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[9][2] .is_wysiwyg = "true";
defparam \regFile_inst|registers[9][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y75_N43
dffeas \regFile_inst|registers[13][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux13~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[13][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[13][2] .is_wysiwyg = "true";
defparam \regFile_inst|registers[13][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y75_N32
dffeas \regFile_inst|registers[1][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux13~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[1][2] .is_wysiwyg = "true";
defparam \regFile_inst|registers[1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y75_N2
dffeas \regFile_inst|registers[5][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux13~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[5][2] .is_wysiwyg = "true";
defparam \regFile_inst|registers[5][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y75_N0
cyclonev_lcell_comb \regFile_inst|Mux13~1 (
// Equation(s):
// \regFile_inst|Mux13~1_combout  = ( \regFile_inst|registers[5][2]~q  & ( \muxRF1|result[3]~1_combout  & ( (!\muxRF1|result[2]~0_combout  & (\regFile_inst|registers[9][2]~q )) # (\muxRF1|result[2]~0_combout  & ((\regFile_inst|registers[13][2]~q ))) ) ) ) # 
// ( !\regFile_inst|registers[5][2]~q  & ( \muxRF1|result[3]~1_combout  & ( (!\muxRF1|result[2]~0_combout  & (\regFile_inst|registers[9][2]~q )) # (\muxRF1|result[2]~0_combout  & ((\regFile_inst|registers[13][2]~q ))) ) ) ) # ( 
// \regFile_inst|registers[5][2]~q  & ( !\muxRF1|result[3]~1_combout  & ( (\regFile_inst|registers[1][2]~q ) # (\muxRF1|result[2]~0_combout ) ) ) ) # ( !\regFile_inst|registers[5][2]~q  & ( !\muxRF1|result[3]~1_combout  & ( (!\muxRF1|result[2]~0_combout  & 
// \regFile_inst|registers[1][2]~q ) ) ) )

	.dataa(!\regFile_inst|registers[9][2]~q ),
	.datab(!\regFile_inst|registers[13][2]~q ),
	.datac(!\muxRF1|result[2]~0_combout ),
	.datad(!\regFile_inst|registers[1][2]~q ),
	.datae(!\regFile_inst|registers[5][2]~q ),
	.dataf(!\muxRF1|result[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux13~1 .extended_lut = "off";
defparam \regFile_inst|Mux13~1 .lut_mask = 64'h00F00FFF53535353;
defparam \regFile_inst|Mux13~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y75_N48
cyclonev_lcell_comb \regFile_inst|Mux13~4 (
// Equation(s):
// \regFile_inst|Mux13~4_combout  = ( \regFile_inst|Mux13~3_combout  & ( \regFile_inst|Mux13~1_combout  & ( ((!\muxRF1|result[1]~3_combout  & ((\regFile_inst|Mux13~0_combout ))) # (\muxRF1|result[1]~3_combout  & (\regFile_inst|Mux13~2_combout ))) # 
// (\muxRF1|result[0]~2_combout ) ) ) ) # ( !\regFile_inst|Mux13~3_combout  & ( \regFile_inst|Mux13~1_combout  & ( (!\muxRF1|result[0]~2_combout  & ((!\muxRF1|result[1]~3_combout  & ((\regFile_inst|Mux13~0_combout ))) # (\muxRF1|result[1]~3_combout  & 
// (\regFile_inst|Mux13~2_combout )))) # (\muxRF1|result[0]~2_combout  & (!\muxRF1|result[1]~3_combout )) ) ) ) # ( \regFile_inst|Mux13~3_combout  & ( !\regFile_inst|Mux13~1_combout  & ( (!\muxRF1|result[0]~2_combout  & ((!\muxRF1|result[1]~3_combout  & 
// ((\regFile_inst|Mux13~0_combout ))) # (\muxRF1|result[1]~3_combout  & (\regFile_inst|Mux13~2_combout )))) # (\muxRF1|result[0]~2_combout  & (\muxRF1|result[1]~3_combout )) ) ) ) # ( !\regFile_inst|Mux13~3_combout  & ( !\regFile_inst|Mux13~1_combout  & ( 
// (!\muxRF1|result[0]~2_combout  & ((!\muxRF1|result[1]~3_combout  & ((\regFile_inst|Mux13~0_combout ))) # (\muxRF1|result[1]~3_combout  & (\regFile_inst|Mux13~2_combout )))) ) ) )

	.dataa(!\muxRF1|result[0]~2_combout ),
	.datab(!\muxRF1|result[1]~3_combout ),
	.datac(!\regFile_inst|Mux13~2_combout ),
	.datad(!\regFile_inst|Mux13~0_combout ),
	.datae(!\regFile_inst|Mux13~3_combout ),
	.dataf(!\regFile_inst|Mux13~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux13~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux13~4 .extended_lut = "off";
defparam \regFile_inst|Mux13~4 .lut_mask = 64'h028A139B46CE57DF;
defparam \regFile_inst|Mux13~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y75_N49
dffeas \regFile_inst|RD1_temp[2] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\regFile_inst|Mux13~4_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|RD1_temp [2]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|RD1_temp[2] .is_wysiwyg = "true";
defparam \regFile_inst|RD1_temp[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y72_N19
dffeas \decode|op1_reg[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\regFile_inst|RD1_temp [2]),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\control_inst|mxSource~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|op1_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|op1_reg[2] .is_wysiwyg = "true";
defparam \decode|op1_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y72_N19
dffeas \decode|ext_reg[2]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fetch|instruction_reg [3]),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|ext_reg[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|ext_reg[2]~DUPLICATE .is_wysiwyg = "true";
defparam \decode|ext_reg[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y72_N8
dffeas \decode|ext_reg[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fetch|instruction_reg [2]),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|ext_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|ext_reg[1] .is_wysiwyg = "true";
defparam \decode|ext_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y72_N56
dffeas \decode|ext_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fetch|instruction_reg [1]),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|ext_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|ext_reg[0] .is_wysiwyg = "true";
defparam \decode|ext_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N6
cyclonev_lcell_comb \alu_inst|Add0~66 (
// Equation(s):
// \alu_inst|Add0~66_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\alu_inst|Add0~66_cout ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add0~66 .extended_lut = "off";
defparam \alu_inst|Add0~66 .lut_mask = 64'h000000000000FFFF;
defparam \alu_inst|Add0~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N9
cyclonev_lcell_comb \alu_inst|Add0~13 (
// Equation(s):
// \alu_inst|Add0~13_sumout  = SUM(( (!\decode|aluSrc~q  & (!\decode|op2_reg [0])) # (\decode|aluSrc~q  & ((!\decode|ext_reg [0]))) ) + ( \decode|op1_reg [0] ) + ( \alu_inst|Add0~66_cout  ))
// \alu_inst|Add0~14  = CARRY(( (!\decode|aluSrc~q  & (!\decode|op2_reg [0])) # (\decode|aluSrc~q  & ((!\decode|ext_reg [0]))) ) + ( \decode|op1_reg [0] ) + ( \alu_inst|Add0~66_cout  ))

	.dataa(!\decode|op2_reg [0]),
	.datab(!\decode|op1_reg [0]),
	.datac(!\decode|aluSrc~q ),
	.datad(!\decode|ext_reg [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_inst|Add0~66_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add0~13_sumout ),
	.cout(\alu_inst|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add0~13 .extended_lut = "off";
defparam \alu_inst|Add0~13 .lut_mask = 64'h0000CCCC0000AFA0;
defparam \alu_inst|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N12
cyclonev_lcell_comb \alu_inst|Add0~17 (
// Equation(s):
// \alu_inst|Add0~17_sumout  = SUM(( \decode|op1_reg [1] ) + ( (!\decode|aluSrc~q  & (!\decode|op2_reg [1])) # (\decode|aluSrc~q  & ((!\decode|ext_reg [1]))) ) + ( \alu_inst|Add0~14  ))
// \alu_inst|Add0~18  = CARRY(( \decode|op1_reg [1] ) + ( (!\decode|aluSrc~q  & (!\decode|op2_reg [1])) # (\decode|aluSrc~q  & ((!\decode|ext_reg [1]))) ) + ( \alu_inst|Add0~14  ))

	.dataa(gnd),
	.datab(!\decode|aluSrc~q ),
	.datac(!\decode|op2_reg [1]),
	.datad(!\decode|op1_reg [1]),
	.datae(gnd),
	.dataf(!\decode|ext_reg [1]),
	.datag(gnd),
	.cin(\alu_inst|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add0~17_sumout ),
	.cout(\alu_inst|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add0~17 .extended_lut = "off";
defparam \alu_inst|Add0~17 .lut_mask = 64'h00000C3F000000FF;
defparam \alu_inst|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N15
cyclonev_lcell_comb \alu_inst|Add0~21 (
// Equation(s):
// \alu_inst|Add0~21_sumout  = SUM(( (!\decode|aluSrc~q  & (!\decode|op2_reg [2])) # (\decode|aluSrc~q  & ((!\decode|ext_reg[2]~DUPLICATE_q ))) ) + ( \decode|op1_reg [2] ) + ( \alu_inst|Add0~18  ))
// \alu_inst|Add0~22  = CARRY(( (!\decode|aluSrc~q  & (!\decode|op2_reg [2])) # (\decode|aluSrc~q  & ((!\decode|ext_reg[2]~DUPLICATE_q ))) ) + ( \decode|op1_reg [2] ) + ( \alu_inst|Add0~18  ))

	.dataa(!\decode|op2_reg [2]),
	.datab(!\decode|aluSrc~q ),
	.datac(!\decode|op1_reg [2]),
	.datad(!\decode|ext_reg[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_inst|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add0~21_sumout ),
	.cout(\alu_inst|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add0~21 .extended_lut = "off";
defparam \alu_inst|Add0~21 .lut_mask = 64'h0000F0F00000BB88;
defparam \alu_inst|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N18
cyclonev_lcell_comb \alu_inst|Add0~25 (
// Equation(s):
// \alu_inst|Add0~25_sumout  = SUM(( (!\decode|aluSrc~q  & (!\decode|op2_reg [3])) # (\decode|aluSrc~q  & ((!\decode|ext_reg [3]))) ) + ( \decode|op1_reg [3] ) + ( \alu_inst|Add0~22  ))
// \alu_inst|Add0~26  = CARRY(( (!\decode|aluSrc~q  & (!\decode|op2_reg [3])) # (\decode|aluSrc~q  & ((!\decode|ext_reg [3]))) ) + ( \decode|op1_reg [3] ) + ( \alu_inst|Add0~22  ))

	.dataa(gnd),
	.datab(!\decode|aluSrc~q ),
	.datac(!\decode|op2_reg [3]),
	.datad(!\decode|ext_reg [3]),
	.datae(gnd),
	.dataf(!\decode|op1_reg [3]),
	.datag(gnd),
	.cin(\alu_inst|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add0~25_sumout ),
	.cout(\alu_inst|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add0~25 .extended_lut = "off";
defparam \alu_inst|Add0~25 .lut_mask = 64'h0000FF000000F3C0;
defparam \alu_inst|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N21
cyclonev_lcell_comb \alu_inst|Add0~29 (
// Equation(s):
// \alu_inst|Add0~29_sumout  = SUM(( \decode|op1_reg[4]~DUPLICATE_q  ) + ( (!\decode|aluSrc~q  & (!\decode|op2_reg[4]~DUPLICATE_q )) # (\decode|aluSrc~q  & ((!\decode|ext_reg [4]))) ) + ( \alu_inst|Add0~26  ))
// \alu_inst|Add0~30  = CARRY(( \decode|op1_reg[4]~DUPLICATE_q  ) + ( (!\decode|aluSrc~q  & (!\decode|op2_reg[4]~DUPLICATE_q )) # (\decode|aluSrc~q  & ((!\decode|ext_reg [4]))) ) + ( \alu_inst|Add0~26  ))

	.dataa(!\decode|op2_reg[4]~DUPLICATE_q ),
	.datab(!\decode|aluSrc~q ),
	.datac(!\decode|op1_reg[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\decode|ext_reg [4]),
	.datag(gnd),
	.cin(\alu_inst|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add0~29_sumout ),
	.cout(\alu_inst|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add0~29 .extended_lut = "off";
defparam \alu_inst|Add0~29 .lut_mask = 64'h0000447700000F0F;
defparam \alu_inst|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N24
cyclonev_lcell_comb \alu_inst|Add0~33 (
// Equation(s):
// \alu_inst|Add0~33_sumout  = SUM(( \decode|op1_reg [5] ) + ( (!\decode|aluSrc~q  & (!\decode|op2_reg [5])) # (\decode|aluSrc~q  & ((!\decode|ext_reg [5]))) ) + ( \alu_inst|Add0~30  ))
// \alu_inst|Add0~34  = CARRY(( \decode|op1_reg [5] ) + ( (!\decode|aluSrc~q  & (!\decode|op2_reg [5])) # (\decode|aluSrc~q  & ((!\decode|ext_reg [5]))) ) + ( \alu_inst|Add0~30  ))

	.dataa(!\decode|op2_reg [5]),
	.datab(!\decode|aluSrc~q ),
	.datac(!\decode|op1_reg [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\decode|ext_reg [5]),
	.datag(gnd),
	.cin(\alu_inst|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add0~33_sumout ),
	.cout(\alu_inst|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add0~33 .extended_lut = "off";
defparam \alu_inst|Add0~33 .lut_mask = 64'h0000447700000F0F;
defparam \alu_inst|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y72_N20
dffeas \decode|ext_reg[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fetch|instruction_reg [3]),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|ext_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|ext_reg[2] .is_wysiwyg = "true";
defparam \decode|ext_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y72_N0
cyclonev_lcell_comb \alu_inst|Add1~13 (
// Equation(s):
// \alu_inst|Add1~13_sumout  = SUM(( \decode|op1_reg [0] ) + ( (!\decode|aluSrc~q  & (\decode|op2_reg [0])) # (\decode|aluSrc~q  & ((\decode|ext_reg [0]))) ) + ( !VCC ))
// \alu_inst|Add1~14  = CARRY(( \decode|op1_reg [0] ) + ( (!\decode|aluSrc~q  & (\decode|op2_reg [0])) # (\decode|aluSrc~q  & ((\decode|ext_reg [0]))) ) + ( !VCC ))

	.dataa(!\decode|aluSrc~q ),
	.datab(!\decode|op1_reg [0]),
	.datac(!\decode|op2_reg [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\decode|ext_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add1~13_sumout ),
	.cout(\alu_inst|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add1~13 .extended_lut = "off";
defparam \alu_inst|Add1~13 .lut_mask = 64'h0000F5A000003333;
defparam \alu_inst|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y72_N3
cyclonev_lcell_comb \alu_inst|Add1~17 (
// Equation(s):
// \alu_inst|Add1~17_sumout  = SUM(( (!\decode|aluSrc~q  & (\decode|op2_reg [1])) # (\decode|aluSrc~q  & ((\decode|ext_reg [1]))) ) + ( \decode|op1_reg [1] ) + ( \alu_inst|Add1~14  ))
// \alu_inst|Add1~18  = CARRY(( (!\decode|aluSrc~q  & (\decode|op2_reg [1])) # (\decode|aluSrc~q  & ((\decode|ext_reg [1]))) ) + ( \decode|op1_reg [1] ) + ( \alu_inst|Add1~14  ))

	.dataa(!\decode|aluSrc~q ),
	.datab(gnd),
	.datac(!\decode|op2_reg [1]),
	.datad(!\decode|ext_reg [1]),
	.datae(gnd),
	.dataf(!\decode|op1_reg [1]),
	.datag(gnd),
	.cin(\alu_inst|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add1~17_sumout ),
	.cout(\alu_inst|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add1~17 .extended_lut = "off";
defparam \alu_inst|Add1~17 .lut_mask = 64'h0000FF0000000A5F;
defparam \alu_inst|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y72_N6
cyclonev_lcell_comb \alu_inst|Add1~21 (
// Equation(s):
// \alu_inst|Add1~21_sumout  = SUM(( (!\decode|aluSrc~q  & (\decode|op2_reg [2])) # (\decode|aluSrc~q  & ((\decode|ext_reg [2]))) ) + ( \decode|op1_reg [2] ) + ( \alu_inst|Add1~18  ))
// \alu_inst|Add1~22  = CARRY(( (!\decode|aluSrc~q  & (\decode|op2_reg [2])) # (\decode|aluSrc~q  & ((\decode|ext_reg [2]))) ) + ( \decode|op1_reg [2] ) + ( \alu_inst|Add1~18  ))

	.dataa(!\decode|aluSrc~q ),
	.datab(gnd),
	.datac(!\decode|op2_reg [2]),
	.datad(!\decode|ext_reg [2]),
	.datae(gnd),
	.dataf(!\decode|op1_reg [2]),
	.datag(gnd),
	.cin(\alu_inst|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add1~21_sumout ),
	.cout(\alu_inst|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add1~21 .extended_lut = "off";
defparam \alu_inst|Add1~21 .lut_mask = 64'h0000FF0000000A5F;
defparam \alu_inst|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y72_N9
cyclonev_lcell_comb \alu_inst|Add1~25 (
// Equation(s):
// \alu_inst|Add1~25_sumout  = SUM(( (!\decode|aluSrc~q  & (\decode|op2_reg [3])) # (\decode|aluSrc~q  & ((\decode|ext_reg [3]))) ) + ( \decode|op1_reg [3] ) + ( \alu_inst|Add1~22  ))
// \alu_inst|Add1~26  = CARRY(( (!\decode|aluSrc~q  & (\decode|op2_reg [3])) # (\decode|aluSrc~q  & ((\decode|ext_reg [3]))) ) + ( \decode|op1_reg [3] ) + ( \alu_inst|Add1~22  ))

	.dataa(!\decode|aluSrc~q ),
	.datab(gnd),
	.datac(!\decode|op2_reg [3]),
	.datad(!\decode|ext_reg [3]),
	.datae(gnd),
	.dataf(!\decode|op1_reg [3]),
	.datag(gnd),
	.cin(\alu_inst|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add1~25_sumout ),
	.cout(\alu_inst|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add1~25 .extended_lut = "off";
defparam \alu_inst|Add1~25 .lut_mask = 64'h0000FF0000000A5F;
defparam \alu_inst|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y72_N12
cyclonev_lcell_comb \alu_inst|Add1~29 (
// Equation(s):
// \alu_inst|Add1~29_sumout  = SUM(( \decode|op1_reg[4]~DUPLICATE_q  ) + ( (!\decode|aluSrc~q  & (\decode|op2_reg[4]~DUPLICATE_q )) # (\decode|aluSrc~q  & ((\decode|ext_reg [4]))) ) + ( \alu_inst|Add1~26  ))
// \alu_inst|Add1~30  = CARRY(( \decode|op1_reg[4]~DUPLICATE_q  ) + ( (!\decode|aluSrc~q  & (\decode|op2_reg[4]~DUPLICATE_q )) # (\decode|aluSrc~q  & ((\decode|ext_reg [4]))) ) + ( \alu_inst|Add1~26  ))

	.dataa(!\decode|aluSrc~q ),
	.datab(gnd),
	.datac(!\decode|op2_reg[4]~DUPLICATE_q ),
	.datad(!\decode|op1_reg[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\decode|ext_reg [4]),
	.datag(gnd),
	.cin(\alu_inst|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add1~29_sumout ),
	.cout(\alu_inst|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add1~29 .extended_lut = "off";
defparam \alu_inst|Add1~29 .lut_mask = 64'h0000F5A0000000FF;
defparam \alu_inst|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y72_N15
cyclonev_lcell_comb \alu_inst|Add1~33 (
// Equation(s):
// \alu_inst|Add1~33_sumout  = SUM(( (!\decode|aluSrc~q  & (\decode|op2_reg [5])) # (\decode|aluSrc~q  & ((\decode|ext_reg [5]))) ) + ( \decode|op1_reg [5] ) + ( \alu_inst|Add1~30  ))
// \alu_inst|Add1~34  = CARRY(( (!\decode|aluSrc~q  & (\decode|op2_reg [5])) # (\decode|aluSrc~q  & ((\decode|ext_reg [5]))) ) + ( \decode|op1_reg [5] ) + ( \alu_inst|Add1~30  ))

	.dataa(!\decode|aluSrc~q ),
	.datab(gnd),
	.datac(!\decode|op2_reg [5]),
	.datad(!\decode|ext_reg [5]),
	.datae(gnd),
	.dataf(!\decode|op1_reg [5]),
	.datag(gnd),
	.cin(\alu_inst|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add1~33_sumout ),
	.cout(\alu_inst|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add1~33 .extended_lut = "off";
defparam \alu_inst|Add1~33 .lut_mask = 64'h0000FF0000000A5F;
defparam \alu_inst|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y72_N21
cyclonev_lcell_comb \alu_inst|Mux10~0 (
// Equation(s):
// \alu_inst|Mux10~0_combout  = ( \decode|op1_reg [5] & ( ((!\EMReg_inst|aluRes_reg[10]~1_combout  & (\alu_inst|Add0~33_sumout )) # (\EMReg_inst|aluRes_reg[10]~1_combout  & ((\alu_inst|Add1~33_sumout )))) # (\EMReg_inst|aluRes_reg[10]~0_combout ) ) ) # ( 
// !\decode|op1_reg [5] & ( (!\EMReg_inst|aluRes_reg[10]~0_combout  & ((!\EMReg_inst|aluRes_reg[10]~1_combout  & (\alu_inst|Add0~33_sumout )) # (\EMReg_inst|aluRes_reg[10]~1_combout  & ((\alu_inst|Add1~33_sumout ))))) ) )

	.dataa(!\EMReg_inst|aluRes_reg[10]~1_combout ),
	.datab(!\EMReg_inst|aluRes_reg[10]~0_combout ),
	.datac(!\alu_inst|Add0~33_sumout ),
	.datad(!\alu_inst|Add1~33_sumout ),
	.datae(gnd),
	.dataf(!\decode|op1_reg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Mux10~0 .extended_lut = "off";
defparam \alu_inst|Mux10~0 .lut_mask = 64'h084C084C3B7F3B7F;
defparam \alu_inst|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y72_N22
dffeas \EMReg_inst|aluRes_reg[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu_inst|Mux10~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\EMReg_inst|aluRes_reg[10]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EMReg_inst|aluRes_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \EMReg_inst|aluRes_reg[5] .is_wysiwyg = "true";
defparam \EMReg_inst|aluRes_reg[5] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y68_N0
cyclonev_ram_block \dataMem_inst|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(\dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1702w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\vga_inst|vgapll|toggle~q ),
	.ena0(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1795w[3]~0_combout ),
	.ena1(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1795w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\EMReg_inst|op2_reg [4]}),
	.portaaddr({\EMReg_inst|aluRes_reg [12],\EMReg_inst|aluRes_reg [11],\EMReg_inst|aluRes_reg [10],\EMReg_inst|aluRes_reg [9],\EMReg_inst|aluRes_reg [8],\EMReg_inst|aluRes_reg [7],\EMReg_inst|aluRes_reg [6],\EMReg_inst|aluRes_reg [5],\EMReg_inst|aluRes_reg [4],\EMReg_inst|aluRes_reg [3],\EMReg_inst|aluRes_reg [2],
\EMReg_inst|aluRes_reg [1],\EMReg_inst|aluRes_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_inst|vgaCont|readAddress [12],\vga_inst|vgaCont|readAddress [11],\vga_inst|vgaCont|readAddress [10],\vga_inst|vgaCont|readAddress [9],\vga_inst|vgaCont|readAddress [8],\vga_inst|vgaCont|readAddress [7],\vga_inst|vgaCont|readAddress [6],\vga_inst|vgaCont|readAddress [5],
\vga_inst|vgaCont|readAddress [4],\vga_inst|vgaCont|readAddress [3],\vga_inst|vgaCont|readAddress [2],\vga_inst|vgaCont|readAddress [1],\vga_inst|vgaCont|readAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a44 .clk1_core_clock_enable = "ena1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "DataMemory:dataMem_inst|altsyncram:altsyncram_component|altsyncram_trj2:auto_generated|ALTSYNCRAM";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "dont_care";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "bidir_dual_port";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 4;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_in_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_first_bit_number = 4;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_write_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y70_N0
cyclonev_ram_block \dataMem_inst|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(\dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1712w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\vga_inst|vgapll|toggle~q ),
	.ena0(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1806w[3]~0_combout ),
	.ena1(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1806w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\EMReg_inst|op2_reg [4]}),
	.portaaddr({\EMReg_inst|aluRes_reg [12],\EMReg_inst|aluRes_reg [11],\EMReg_inst|aluRes_reg [10],\EMReg_inst|aluRes_reg [9],\EMReg_inst|aluRes_reg [8],\EMReg_inst|aluRes_reg [7],\EMReg_inst|aluRes_reg [6],\EMReg_inst|aluRes_reg [5],\EMReg_inst|aluRes_reg [4],\EMReg_inst|aluRes_reg [3],\EMReg_inst|aluRes_reg [2],
\EMReg_inst|aluRes_reg [1],\EMReg_inst|aluRes_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_inst|vgaCont|readAddress [12],\vga_inst|vgaCont|readAddress [11],\vga_inst|vgaCont|readAddress [10],\vga_inst|vgaCont|readAddress [9],\vga_inst|vgaCont|readAddress [8],\vga_inst|vgaCont|readAddress [7],\vga_inst|vgaCont|readAddress [6],\vga_inst|vgaCont|readAddress [5],
\vga_inst|vgaCont|readAddress [4],\vga_inst|vgaCont|readAddress [3],\vga_inst|vgaCont|readAddress [2],\vga_inst|vgaCont|readAddress [1],\vga_inst|vgaCont|readAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a52 .clk1_core_clock_enable = "ena1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "DataMemory:dataMem_inst|altsyncram:altsyncram_component|altsyncram_trj2:auto_generated|ALTSYNCRAM";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "dont_care";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "bidir_dual_port";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_in_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_first_bit_number = 4;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_write_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y70_N0
cyclonev_ram_block \dataMem_inst|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(\dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1722w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\vga_inst|vgapll|toggle~q ),
	.ena0(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1817w[3]~0_combout ),
	.ena1(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1817w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\EMReg_inst|op2_reg [4]}),
	.portaaddr({\EMReg_inst|aluRes_reg [12],\EMReg_inst|aluRes_reg [11],\EMReg_inst|aluRes_reg [10],\EMReg_inst|aluRes_reg [9],\EMReg_inst|aluRes_reg [8],\EMReg_inst|aluRes_reg [7],\EMReg_inst|aluRes_reg [6],\EMReg_inst|aluRes_reg [5],\EMReg_inst|aluRes_reg [4],\EMReg_inst|aluRes_reg [3],\EMReg_inst|aluRes_reg [2],
\EMReg_inst|aluRes_reg [1],\EMReg_inst|aluRes_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_inst|vgaCont|readAddress [12],\vga_inst|vgaCont|readAddress [11],\vga_inst|vgaCont|readAddress [10],\vga_inst|vgaCont|readAddress [9],\vga_inst|vgaCont|readAddress [8],\vga_inst|vgaCont|readAddress [7],\vga_inst|vgaCont|readAddress [6],\vga_inst|vgaCont|readAddress [5],
\vga_inst|vgaCont|readAddress [4],\vga_inst|vgaCont|readAddress [3],\vga_inst|vgaCont|readAddress [2],\vga_inst|vgaCont|readAddress [1],\vga_inst|vgaCont|readAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a60 .clk1_core_clock_enable = "ena1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "DataMemory:dataMem_inst|altsyncram:altsyncram_component|altsyncram_trj2:auto_generated|ALTSYNCRAM";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "dont_care";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "bidir_dual_port";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 4;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_in_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_first_bit_number = 4;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_write_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y68_N0
cyclonev_ram_block \dataMem_inst|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(\dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1692w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\vga_inst|vgapll|toggle~q ),
	.ena0(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1784w[3]~0_combout ),
	.ena1(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1784w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\EMReg_inst|op2_reg [4]}),
	.portaaddr({\EMReg_inst|aluRes_reg [12],\EMReg_inst|aluRes_reg [11],\EMReg_inst|aluRes_reg [10],\EMReg_inst|aluRes_reg [9],\EMReg_inst|aluRes_reg [8],\EMReg_inst|aluRes_reg [7],\EMReg_inst|aluRes_reg [6],\EMReg_inst|aluRes_reg [5],\EMReg_inst|aluRes_reg [4],\EMReg_inst|aluRes_reg [3],\EMReg_inst|aluRes_reg [2],
\EMReg_inst|aluRes_reg [1],\EMReg_inst|aluRes_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_inst|vgaCont|readAddress [12],\vga_inst|vgaCont|readAddress [11],\vga_inst|vgaCont|readAddress [10],\vga_inst|vgaCont|readAddress [9],\vga_inst|vgaCont|readAddress [8],\vga_inst|vgaCont|readAddress [7],\vga_inst|vgaCont|readAddress [6],\vga_inst|vgaCont|readAddress [5],
\vga_inst|vgaCont|readAddress [4],\vga_inst|vgaCont|readAddress [3],\vga_inst|vgaCont|readAddress [2],\vga_inst|vgaCont|readAddress [1],\vga_inst|vgaCont|readAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a36 .clk1_core_clock_enable = "ena1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "DataMemory:dataMem_inst|altsyncram:altsyncram_component|altsyncram_trj2:auto_generated|ALTSYNCRAM";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "dont_care";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "bidir_dual_port";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_in_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_bit_number = 4;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_write_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X31_Y70_N9
cyclonev_lcell_comb \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~0 (
// Equation(s):
// \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout  = ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout  & ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout  & ( 
// (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1]) # (\dataMem_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout )))) # 
// (\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1])) # (\dataMem_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout ))) ) ) ) # ( 
// !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout  & ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout  & ( (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1]) # (\dataMem_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout )))) # (\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\dataMem_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout  & ((!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout  & ( 
// !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout  & ( (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\dataMem_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout  & 
// \dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # (\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1])) # 
// (\dataMem_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout ))) ) ) ) # ( !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout  & ( !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout  & 
// ( (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\dataMem_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout  & \dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\dataMem_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout  & ((!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) )

	.dataa(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout ),
	.datab(!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout ),
	.datad(!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datae(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout ),
	.dataf(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~0 .lut_mask = 64'h110C113FDD0CDD3F;
defparam \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y68_N51
cyclonev_lcell_comb \dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1751w[3]~0 (
// Equation(s):
// \dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1751w[3]~0_combout  = ( !\EMReg_inst|aluRes_reg [15] & ( !\EMReg_inst|aluRes_reg [14] & ( \EMReg_inst|aluRes_reg [13] ) ) )

	.dataa(!\EMReg_inst|aluRes_reg [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\EMReg_inst|aluRes_reg [15]),
	.dataf(!\EMReg_inst|aluRes_reg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1751w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1751w[3]~0 .extended_lut = "off";
defparam \dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1751w[3]~0 .lut_mask = 64'h5555000000000000;
defparam \dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1751w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y71_N24
cyclonev_lcell_comb \dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1751w[3]~0 (
// Equation(s):
// \dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1751w[3]~0_combout  = ( \vga_inst|vgaCont|readAddress [13] & ( (!\vga_inst|vgaCont|readAddress[15]~DUPLICATE_q  & !\vga_inst|vgaCont|readAddress [14]) ) )

	.dataa(gnd),
	.datab(!\vga_inst|vgaCont|readAddress[15]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\vga_inst|vgaCont|readAddress [14]),
	.datae(gnd),
	.dataf(!\vga_inst|vgaCont|readAddress [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1751w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1751w[3]~0 .extended_lut = "off";
defparam \dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1751w[3]~0 .lut_mask = 64'h00000000CC00CC00;
defparam \dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1751w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y63_N0
cyclonev_ram_block \dataMem_inst|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1662w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\vga_inst|vgapll|toggle~q ),
	.ena0(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1751w[3]~0_combout ),
	.ena1(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1751w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\EMReg_inst|op2_reg [4]}),
	.portaaddr({\EMReg_inst|aluRes_reg [12],\EMReg_inst|aluRes_reg [11],\EMReg_inst|aluRes_reg [10],\EMReg_inst|aluRes_reg [9],\EMReg_inst|aluRes_reg [8],\EMReg_inst|aluRes_reg [7],\EMReg_inst|aluRes_reg [6],\EMReg_inst|aluRes_reg [5],\EMReg_inst|aluRes_reg [4],\EMReg_inst|aluRes_reg [3],\EMReg_inst|aluRes_reg [2],
\EMReg_inst|aluRes_reg [1],\EMReg_inst|aluRes_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_inst|vgaCont|readAddress [12],\vga_inst|vgaCont|readAddress [11],\vga_inst|vgaCont|readAddress [10],\vga_inst|vgaCont|readAddress [9],\vga_inst|vgaCont|readAddress [8],\vga_inst|vgaCont|readAddress [7],\vga_inst|vgaCont|readAddress [6],\vga_inst|vgaCont|readAddress [5],
\vga_inst|vgaCont|readAddress [4],\vga_inst|vgaCont|readAddress [3],\vga_inst|vgaCont|readAddress [2],\vga_inst|vgaCont|readAddress [1],\vga_inst|vgaCont|readAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "DataMemory:dataMem_inst|altsyncram:altsyncram_component|altsyncram_trj2:auto_generated|ALTSYNCRAM";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "bidir_dual_port";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_in_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_bit_number = 4;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_write_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y68_N30
cyclonev_lcell_comb \dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1672w[3] (
// Equation(s):
// \dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1672w [3] = ( !\EMReg_inst|aluRes_reg [15] & ( \EMReg_inst|aluRes_reg [14] & ( (!\EMReg_inst|aluRes_reg [13] & \EMReg_inst|memWrite_reg~q ) ) ) )

	.dataa(!\EMReg_inst|aluRes_reg [13]),
	.datab(gnd),
	.datac(!\EMReg_inst|memWrite_reg~q ),
	.datad(gnd),
	.datae(!\EMReg_inst|aluRes_reg [15]),
	.dataf(!\EMReg_inst|aluRes_reg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1672w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1672w[3] .extended_lut = "off";
defparam \dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1672w[3] .lut_mask = 64'h000000000A0A0000;
defparam \dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1672w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y68_N3
cyclonev_lcell_comb \dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1762w[3]~0 (
// Equation(s):
// \dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1762w[3]~0_combout  = ( !\EMReg_inst|aluRes_reg [15] & ( (!\EMReg_inst|aluRes_reg [13] & \EMReg_inst|aluRes_reg [14]) ) )

	.dataa(!\EMReg_inst|aluRes_reg [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\EMReg_inst|aluRes_reg [14]),
	.datae(!\EMReg_inst|aluRes_reg [15]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1762w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1762w[3]~0 .extended_lut = "off";
defparam \dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1762w[3]~0 .lut_mask = 64'h00AA000000AA0000;
defparam \dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1762w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y69_N27
cyclonev_lcell_comb \dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1762w[3]~0 (
// Equation(s):
// \dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1762w[3]~0_combout  = ( \vga_inst|vgaCont|readAddress [14] & ( !\vga_inst|vgaCont|readAddress [13] & ( !\vga_inst|vgaCont|readAddress[15]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|vgaCont|readAddress[15]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\vga_inst|vgaCont|readAddress [14]),
	.dataf(!\vga_inst|vgaCont|readAddress [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1762w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1762w[3]~0 .extended_lut = "off";
defparam \dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1762w[3]~0 .lut_mask = 64'h0000F0F000000000;
defparam \dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1762w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y61_N0
cyclonev_ram_block \dataMem_inst|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1672w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\vga_inst|vgapll|toggle~q ),
	.ena0(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1762w[3]~0_combout ),
	.ena1(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1762w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\EMReg_inst|op2_reg [4]}),
	.portaaddr({\EMReg_inst|aluRes_reg [12],\EMReg_inst|aluRes_reg [11],\EMReg_inst|aluRes_reg [10],\EMReg_inst|aluRes_reg [9],\EMReg_inst|aluRes_reg [8],\EMReg_inst|aluRes_reg [7],\EMReg_inst|aluRes_reg [6],\EMReg_inst|aluRes_reg [5],\EMReg_inst|aluRes_reg [4],\EMReg_inst|aluRes_reg [3],\EMReg_inst|aluRes_reg [2],
\EMReg_inst|aluRes_reg [1],\EMReg_inst|aluRes_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_inst|vgaCont|readAddress [12],\vga_inst|vgaCont|readAddress [11],\vga_inst|vgaCont|readAddress [10],\vga_inst|vgaCont|readAddress [9],\vga_inst|vgaCont|readAddress [8],\vga_inst|vgaCont|readAddress [7],\vga_inst|vgaCont|readAddress [6],\vga_inst|vgaCont|readAddress [5],
\vga_inst|vgaCont|readAddress [4],\vga_inst|vgaCont|readAddress [3],\vga_inst|vgaCont|readAddress [2],\vga_inst|vgaCont|readAddress [1],\vga_inst|vgaCont|readAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "DataMemory:dataMem_inst|altsyncram:altsyncram_component|altsyncram_trj2:auto_generated|ALTSYNCRAM";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "bidir_dual_port";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_in_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_bit_number = 4;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_write_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y69_N0
cyclonev_ram_block \dataMem_inst|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1645w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\vga_inst|vgapll|toggle~q ),
	.ena0(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1733w [3]),
	.ena1(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1733w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\EMReg_inst|op2_reg [4]}),
	.portaaddr({\EMReg_inst|aluRes_reg [12],\EMReg_inst|aluRes_reg [11],\EMReg_inst|aluRes_reg [10],\EMReg_inst|aluRes_reg [9],\EMReg_inst|aluRes_reg [8],\EMReg_inst|aluRes_reg [7],\EMReg_inst|aluRes_reg [6],\EMReg_inst|aluRes_reg [5],\EMReg_inst|aluRes_reg [4],\EMReg_inst|aluRes_reg [3],\EMReg_inst|aluRes_reg [2],
\EMReg_inst|aluRes_reg [1],\EMReg_inst|aluRes_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_inst|vgaCont|readAddress [12],\vga_inst|vgaCont|readAddress [11],\vga_inst|vgaCont|readAddress [10],\vga_inst|vgaCont|readAddress [9],\vga_inst|vgaCont|readAddress [8],\vga_inst|vgaCont|readAddress [7],\vga_inst|vgaCont|readAddress [6],\vga_inst|vgaCont|readAddress [5],
\vga_inst|vgaCont|readAddress [4],\vga_inst|vgaCont|readAddress [3],\vga_inst|vgaCont|readAddress [2],\vga_inst|vgaCont|readAddress [1],\vga_inst|vgaCont|readAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "DataMemory:dataMem_inst|altsyncram:altsyncram_component|altsyncram_trj2:auto_generated|ALTSYNCRAM";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "bidir_dual_port";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_in_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_write_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y68_N9
cyclonev_lcell_comb \dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1682w[3] (
// Equation(s):
// \dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1682w [3] = ( \EMReg_inst|memWrite_reg~q  & ( (\EMReg_inst|aluRes_reg [14] & (!\EMReg_inst|aluRes_reg [15] & \EMReg_inst|aluRes_reg [13])) ) )

	.dataa(!\EMReg_inst|aluRes_reg [14]),
	.datab(!\EMReg_inst|aluRes_reg [15]),
	.datac(!\EMReg_inst|aluRes_reg [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\EMReg_inst|memWrite_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1682w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1682w[3] .extended_lut = "off";
defparam \dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1682w[3] .lut_mask = 64'h0000000004040404;
defparam \dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1682w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y68_N6
cyclonev_lcell_comb \dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1773w[3]~0 (
// Equation(s):
// \dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1773w[3]~0_combout  = ( \EMReg_inst|aluRes_reg [14] & ( (!\EMReg_inst|aluRes_reg [15] & \EMReg_inst|aluRes_reg [13]) ) )

	.dataa(gnd),
	.datab(!\EMReg_inst|aluRes_reg [15]),
	.datac(!\EMReg_inst|aluRes_reg [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\EMReg_inst|aluRes_reg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1773w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1773w[3]~0 .extended_lut = "off";
defparam \dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1773w[3]~0 .lut_mask = 64'h000000000C0C0C0C;
defparam \dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1773w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y69_N15
cyclonev_lcell_comb \dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1773w[3]~0 (
// Equation(s):
// \dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1773w[3]~0_combout  = ( !\vga_inst|vgaCont|readAddress[15]~DUPLICATE_q  & ( \vga_inst|vgaCont|readAddress [13] & ( \vga_inst|vgaCont|readAddress [14] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|vgaCont|readAddress [14]),
	.datad(gnd),
	.datae(!\vga_inst|vgaCont|readAddress[15]~DUPLICATE_q ),
	.dataf(!\vga_inst|vgaCont|readAddress [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1773w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1773w[3]~0 .extended_lut = "off";
defparam \dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1773w[3]~0 .lut_mask = 64'h000000000F0F0000;
defparam \dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1773w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y71_N0
cyclonev_ram_block \dataMem_inst|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1682w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\vga_inst|vgapll|toggle~q ),
	.ena0(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1773w[3]~0_combout ),
	.ena1(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1773w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\EMReg_inst|op2_reg [4]}),
	.portaaddr({\EMReg_inst|aluRes_reg [12],\EMReg_inst|aluRes_reg [11],\EMReg_inst|aluRes_reg [10],\EMReg_inst|aluRes_reg [9],\EMReg_inst|aluRes_reg [8],\EMReg_inst|aluRes_reg [7],\EMReg_inst|aluRes_reg [6],\EMReg_inst|aluRes_reg [5],\EMReg_inst|aluRes_reg [4],\EMReg_inst|aluRes_reg [3],\EMReg_inst|aluRes_reg [2],
\EMReg_inst|aluRes_reg [1],\EMReg_inst|aluRes_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_inst|vgaCont|readAddress [12],\vga_inst|vgaCont|readAddress [11],\vga_inst|vgaCont|readAddress [10],\vga_inst|vgaCont|readAddress [9],\vga_inst|vgaCont|readAddress [8],\vga_inst|vgaCont|readAddress [7],\vga_inst|vgaCont|readAddress [6],\vga_inst|vgaCont|readAddress [5],
\vga_inst|vgaCont|readAddress [4],\vga_inst|vgaCont|readAddress [3],\vga_inst|vgaCont|readAddress [2],\vga_inst|vgaCont|readAddress [1],\vga_inst|vgaCont|readAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a28 .clk1_core_clock_enable = "ena1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "DataMemory:dataMem_inst|altsyncram:altsyncram_component|altsyncram_trj2:auto_generated|ALTSYNCRAM";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "bidir_dual_port";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_in_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_bit_number = 4;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_write_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y68_N36
cyclonev_lcell_comb \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~1 (
// Equation(s):
// \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~1_combout  = ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout  & ( 
// (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1]) # ((\dataMem_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout )))) # 
// (\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\dataMem_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout )) # (\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1]))) ) ) ) # ( 
// !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout  & ( (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\dataMem_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout )))) # (\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\dataMem_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout )) # (\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1]))) ) ) ) # ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( 
// !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout  & ( (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1]) # 
// ((\dataMem_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout )))) # (\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0] & (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\dataMem_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ))) ) ) ) # ( !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout  & 
// ( (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\dataMem_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout )))) # 
// (\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0] & (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\dataMem_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ))) ) ) )

	.dataa(!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datad(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.datae(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.dataf(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~1 .extended_lut = "off";
defparam \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~1 .lut_mask = 64'h04268CAE15379DBF;
defparam \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y69_N0
cyclonev_lcell_comb \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2 (
// Equation(s):
// \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout  = ( \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~1_combout  & ( (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [2]) # 
// (\dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout ) ) ) # ( !\dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~1_combout  & ( (\dataMem_inst|altsyncram_component|auto_generated|address_reg_a 
// [2] & \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout ) ) )

	.dataa(!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(!\dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2 .extended_lut = "off";
defparam \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2 .lut_mask = 64'h05050505AFAFAFAF;
defparam \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y69_N1
dffeas \memory|readData_reg[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|readData_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|readData_reg[4] .is_wysiwyg = "true";
defparam \memory|readData_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y71_N42
cyclonev_lcell_comb \mux3a1_inst|Mux11~0 (
// Equation(s):
// \mux3a1_inst|Mux11~0_combout  = ( \memory|aluRes_reg [4] & ( \memory|readData_reg [4] ) ) # ( !\memory|aluRes_reg [4] & ( \memory|readData_reg [4] & ( \memory|resultSrc_reg [0] ) ) ) # ( \memory|aluRes_reg [4] & ( !\memory|readData_reg [4] & ( 
// !\memory|resultSrc_reg [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memory|resultSrc_reg [0]),
	.datad(gnd),
	.datae(!\memory|aluRes_reg [4]),
	.dataf(!\memory|readData_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux3a1_inst|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux3a1_inst|Mux11~0 .extended_lut = "off";
defparam \mux3a1_inst|Mux11~0 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \mux3a1_inst|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y77_N54
cyclonev_lcell_comb \regFile_inst|registers[9][4]~feeder (
// Equation(s):
// \regFile_inst|registers[9][4]~feeder_combout  = ( \mux3a1_inst|Mux11~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux3a1_inst|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|registers[9][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|registers[9][4]~feeder .extended_lut = "off";
defparam \regFile_inst|registers[9][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile_inst|registers[9][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y77_N55
dffeas \regFile_inst|registers[9][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile_inst|registers[9][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile_inst|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[9][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[9][4] .is_wysiwyg = "true";
defparam \regFile_inst|registers[9][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y74_N6
cyclonev_lcell_comb \regFile_inst|Mux11~1 (
// Equation(s):
// \regFile_inst|Mux11~1_combout  = ( \regFile_inst|registers[5][4]~q  & ( \muxRF1|result[2]~0_combout  & ( (!\muxRF1|result[3]~1_combout ) # (\regFile_inst|registers[13][4]~q ) ) ) ) # ( !\regFile_inst|registers[5][4]~q  & ( \muxRF1|result[2]~0_combout  & ( 
// (\regFile_inst|registers[13][4]~q  & \muxRF1|result[3]~1_combout ) ) ) ) # ( \regFile_inst|registers[5][4]~q  & ( !\muxRF1|result[2]~0_combout  & ( (!\muxRF1|result[3]~1_combout  & ((\regFile_inst|registers[1][4]~q ))) # (\muxRF1|result[3]~1_combout  & 
// (\regFile_inst|registers[9][4]~q )) ) ) ) # ( !\regFile_inst|registers[5][4]~q  & ( !\muxRF1|result[2]~0_combout  & ( (!\muxRF1|result[3]~1_combout  & ((\regFile_inst|registers[1][4]~q ))) # (\muxRF1|result[3]~1_combout  & (\regFile_inst|registers[9][4]~q 
// )) ) ) )

	.dataa(!\regFile_inst|registers[9][4]~q ),
	.datab(!\regFile_inst|registers[13][4]~q ),
	.datac(!\muxRF1|result[3]~1_combout ),
	.datad(!\regFile_inst|registers[1][4]~q ),
	.datae(!\regFile_inst|registers[5][4]~q ),
	.dataf(!\muxRF1|result[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux11~1 .extended_lut = "off";
defparam \regFile_inst|Mux11~1 .lut_mask = 64'h05F505F50303F3F3;
defparam \regFile_inst|Mux11~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y76_N30
cyclonev_lcell_comb \regFile_inst|Mux11~0 (
// Equation(s):
// \regFile_inst|Mux11~0_combout  = ( \regFile_inst|registers[4][4]~q  & ( \muxRF1|result[3]~1_combout  & ( (!\muxRF1|result[2]~0_combout  & ((\regFile_inst|registers[8][4]~q ))) # (\muxRF1|result[2]~0_combout  & (\regFile_inst|registers[12][4]~q )) ) ) ) # 
// ( !\regFile_inst|registers[4][4]~q  & ( \muxRF1|result[3]~1_combout  & ( (!\muxRF1|result[2]~0_combout  & ((\regFile_inst|registers[8][4]~q ))) # (\muxRF1|result[2]~0_combout  & (\regFile_inst|registers[12][4]~q )) ) ) ) # ( 
// \regFile_inst|registers[4][4]~q  & ( !\muxRF1|result[3]~1_combout  & ( (\muxRF1|result[2]~0_combout ) # (\regFile_inst|registers[0][4]~q ) ) ) ) # ( !\regFile_inst|registers[4][4]~q  & ( !\muxRF1|result[3]~1_combout  & ( (\regFile_inst|registers[0][4]~q  
// & !\muxRF1|result[2]~0_combout ) ) ) )

	.dataa(!\regFile_inst|registers[12][4]~q ),
	.datab(!\regFile_inst|registers[8][4]~q ),
	.datac(!\regFile_inst|registers[0][4]~q ),
	.datad(!\muxRF1|result[2]~0_combout ),
	.datae(!\regFile_inst|registers[4][4]~q ),
	.dataf(!\muxRF1|result[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux11~0 .extended_lut = "off";
defparam \regFile_inst|Mux11~0 .lut_mask = 64'h0F000FFF33553355;
defparam \regFile_inst|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y76_N48
cyclonev_lcell_comb \regFile_inst|Mux11~3 (
// Equation(s):
// \regFile_inst|Mux11~3_combout  = ( \regFile_inst|registers[15][4]~q  & ( \muxRF1|result[2]~0_combout  & ( (\muxRF1|result[3]~1_combout ) # (\regFile_inst|registers[7][4]~q ) ) ) ) # ( !\regFile_inst|registers[15][4]~q  & ( \muxRF1|result[2]~0_combout  & ( 
// (\regFile_inst|registers[7][4]~q  & !\muxRF1|result[3]~1_combout ) ) ) ) # ( \regFile_inst|registers[15][4]~q  & ( !\muxRF1|result[2]~0_combout  & ( (!\muxRF1|result[3]~1_combout  & (\regFile_inst|registers[3][4]~q )) # (\muxRF1|result[3]~1_combout  & 
// ((\regFile_inst|registers[11][4]~q ))) ) ) ) # ( !\regFile_inst|registers[15][4]~q  & ( !\muxRF1|result[2]~0_combout  & ( (!\muxRF1|result[3]~1_combout  & (\regFile_inst|registers[3][4]~q )) # (\muxRF1|result[3]~1_combout  & 
// ((\regFile_inst|registers[11][4]~q ))) ) ) )

	.dataa(!\regFile_inst|registers[3][4]~q ),
	.datab(!\regFile_inst|registers[7][4]~q ),
	.datac(!\muxRF1|result[3]~1_combout ),
	.datad(!\regFile_inst|registers[11][4]~q ),
	.datae(!\regFile_inst|registers[15][4]~q ),
	.dataf(!\muxRF1|result[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux11~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux11~3 .extended_lut = "off";
defparam \regFile_inst|Mux11~3 .lut_mask = 64'h505F505F30303F3F;
defparam \regFile_inst|Mux11~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y75_N24
cyclonev_lcell_comb \regFile_inst|Mux11~2 (
// Equation(s):
// \regFile_inst|Mux11~2_combout  = ( \regFile_inst|registers[14][4]~q  & ( \muxRF1|result[2]~0_combout  & ( (\regFile_inst|registers[6][4]~q ) # (\muxRF1|result[3]~1_combout ) ) ) ) # ( !\regFile_inst|registers[14][4]~q  & ( \muxRF1|result[2]~0_combout  & ( 
// (!\muxRF1|result[3]~1_combout  & \regFile_inst|registers[6][4]~q ) ) ) ) # ( \regFile_inst|registers[14][4]~q  & ( !\muxRF1|result[2]~0_combout  & ( (!\muxRF1|result[3]~1_combout  & ((\regFile_inst|registers[2][4]~q ))) # (\muxRF1|result[3]~1_combout  & 
// (\regFile_inst|registers[10][4]~q )) ) ) ) # ( !\regFile_inst|registers[14][4]~q  & ( !\muxRF1|result[2]~0_combout  & ( (!\muxRF1|result[3]~1_combout  & ((\regFile_inst|registers[2][4]~q ))) # (\muxRF1|result[3]~1_combout  & 
// (\regFile_inst|registers[10][4]~q )) ) ) )

	.dataa(!\regFile_inst|registers[10][4]~q ),
	.datab(!\regFile_inst|registers[2][4]~q ),
	.datac(!\muxRF1|result[3]~1_combout ),
	.datad(!\regFile_inst|registers[6][4]~q ),
	.datae(!\regFile_inst|registers[14][4]~q ),
	.dataf(!\muxRF1|result[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux11~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux11~2 .extended_lut = "off";
defparam \regFile_inst|Mux11~2 .lut_mask = 64'h3535353500F00FFF;
defparam \regFile_inst|Mux11~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y76_N48
cyclonev_lcell_comb \regFile_inst|Mux11~4 (
// Equation(s):
// \regFile_inst|Mux11~4_combout  = ( \regFile_inst|Mux11~3_combout  & ( \regFile_inst|Mux11~2_combout  & ( ((!\muxRF1|result[0]~2_combout  & ((\regFile_inst|Mux11~0_combout ))) # (\muxRF1|result[0]~2_combout  & (\regFile_inst|Mux11~1_combout ))) # 
// (\muxRF1|result[1]~3_combout ) ) ) ) # ( !\regFile_inst|Mux11~3_combout  & ( \regFile_inst|Mux11~2_combout  & ( (!\muxRF1|result[1]~3_combout  & ((!\muxRF1|result[0]~2_combout  & ((\regFile_inst|Mux11~0_combout ))) # (\muxRF1|result[0]~2_combout  & 
// (\regFile_inst|Mux11~1_combout )))) # (\muxRF1|result[1]~3_combout  & (!\muxRF1|result[0]~2_combout )) ) ) ) # ( \regFile_inst|Mux11~3_combout  & ( !\regFile_inst|Mux11~2_combout  & ( (!\muxRF1|result[1]~3_combout  & ((!\muxRF1|result[0]~2_combout  & 
// ((\regFile_inst|Mux11~0_combout ))) # (\muxRF1|result[0]~2_combout  & (\regFile_inst|Mux11~1_combout )))) # (\muxRF1|result[1]~3_combout  & (\muxRF1|result[0]~2_combout )) ) ) ) # ( !\regFile_inst|Mux11~3_combout  & ( !\regFile_inst|Mux11~2_combout  & ( 
// (!\muxRF1|result[1]~3_combout  & ((!\muxRF1|result[0]~2_combout  & ((\regFile_inst|Mux11~0_combout ))) # (\muxRF1|result[0]~2_combout  & (\regFile_inst|Mux11~1_combout )))) ) ) )

	.dataa(!\muxRF1|result[1]~3_combout ),
	.datab(!\muxRF1|result[0]~2_combout ),
	.datac(!\regFile_inst|Mux11~1_combout ),
	.datad(!\regFile_inst|Mux11~0_combout ),
	.datae(!\regFile_inst|Mux11~3_combout ),
	.dataf(!\regFile_inst|Mux11~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux11~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux11~4 .extended_lut = "off";
defparam \regFile_inst|Mux11~4 .lut_mask = 64'h028A139B46CE57DF;
defparam \regFile_inst|Mux11~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y76_N49
dffeas \regFile_inst|RD1_temp[4] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\regFile_inst|Mux11~4_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|RD1_temp [4]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|RD1_temp[4] .is_wysiwyg = "true";
defparam \regFile_inst|RD1_temp[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y72_N52
dffeas \decode|op1_reg[4]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\regFile_inst|RD1_temp [4]),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\control_inst|mxSource~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|op1_reg[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|op1_reg[4]~DUPLICATE .is_wysiwyg = "true";
defparam \decode|op1_reg[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y72_N18
cyclonev_lcell_comb \alu_inst|Mux11~0 (
// Equation(s):
// \alu_inst|Mux11~0_combout  = ( \alu_inst|Add1~29_sumout  & ( (!\EMReg_inst|aluRes_reg[10]~0_combout  & (((\alu_inst|Add0~29_sumout )) # (\EMReg_inst|aluRes_reg[10]~1_combout ))) # (\EMReg_inst|aluRes_reg[10]~0_combout  & (((\decode|op1_reg[4]~DUPLICATE_q 
// )))) ) ) # ( !\alu_inst|Add1~29_sumout  & ( (!\EMReg_inst|aluRes_reg[10]~0_combout  & (!\EMReg_inst|aluRes_reg[10]~1_combout  & ((\alu_inst|Add0~29_sumout )))) # (\EMReg_inst|aluRes_reg[10]~0_combout  & (((\decode|op1_reg[4]~DUPLICATE_q )))) ) )

	.dataa(!\EMReg_inst|aluRes_reg[10]~1_combout ),
	.datab(!\EMReg_inst|aluRes_reg[10]~0_combout ),
	.datac(!\decode|op1_reg[4]~DUPLICATE_q ),
	.datad(!\alu_inst|Add0~29_sumout ),
	.datae(gnd),
	.dataf(!\alu_inst|Add1~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Mux11~0 .extended_lut = "off";
defparam \alu_inst|Mux11~0 .lut_mask = 64'h038B038B47CF47CF;
defparam \alu_inst|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y72_N19
dffeas \EMReg_inst|aluRes_reg[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu_inst|Mux11~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\EMReg_inst|aluRes_reg[10]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EMReg_inst|aluRes_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \EMReg_inst|aluRes_reg[4] .is_wysiwyg = "true";
defparam \EMReg_inst|aluRes_reg[4] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y74_N0
cyclonev_ram_block \dataMem_inst|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(\dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1712w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\vga_inst|vgapll|toggle~q ),
	.ena0(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1806w[3]~0_combout ),
	.ena1(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1806w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\EMReg_inst|op2_reg [3]}),
	.portaaddr({\EMReg_inst|aluRes_reg [12],\EMReg_inst|aluRes_reg [11],\EMReg_inst|aluRes_reg [10],\EMReg_inst|aluRes_reg [9],\EMReg_inst|aluRes_reg [8],\EMReg_inst|aluRes_reg [7],\EMReg_inst|aluRes_reg [6],\EMReg_inst|aluRes_reg [5],\EMReg_inst|aluRes_reg [4],\EMReg_inst|aluRes_reg [3],\EMReg_inst|aluRes_reg [2],
\EMReg_inst|aluRes_reg [1],\EMReg_inst|aluRes_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_inst|vgaCont|readAddress [12],\vga_inst|vgaCont|readAddress [11],\vga_inst|vgaCont|readAddress [10],\vga_inst|vgaCont|readAddress [9],\vga_inst|vgaCont|readAddress [8],\vga_inst|vgaCont|readAddress [7],\vga_inst|vgaCont|readAddress [6],\vga_inst|vgaCont|readAddress [5],
\vga_inst|vgaCont|readAddress [4],\vga_inst|vgaCont|readAddress [3],\vga_inst|vgaCont|readAddress [2],\vga_inst|vgaCont|readAddress [1],\vga_inst|vgaCont|readAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a51 .clk1_core_clock_enable = "ena1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "DataMemory:dataMem_inst|altsyncram:altsyncram_component|altsyncram_trj2:auto_generated|ALTSYNCRAM";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "dont_care";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "bidir_dual_port";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_in_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_first_bit_number = 3;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_write_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y70_N0
cyclonev_ram_block \dataMem_inst|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(\dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1722w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\vga_inst|vgapll|toggle~q ),
	.ena0(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1817w[3]~0_combout ),
	.ena1(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1817w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\EMReg_inst|op2_reg [3]}),
	.portaaddr({\EMReg_inst|aluRes_reg [12],\EMReg_inst|aluRes_reg [11],\EMReg_inst|aluRes_reg [10],\EMReg_inst|aluRes_reg [9],\EMReg_inst|aluRes_reg [8],\EMReg_inst|aluRes_reg [7],\EMReg_inst|aluRes_reg [6],\EMReg_inst|aluRes_reg [5],\EMReg_inst|aluRes_reg [4],\EMReg_inst|aluRes_reg [3],\EMReg_inst|aluRes_reg [2],
\EMReg_inst|aluRes_reg [1],\EMReg_inst|aluRes_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_inst|vgaCont|readAddress [12],\vga_inst|vgaCont|readAddress [11],\vga_inst|vgaCont|readAddress [10],\vga_inst|vgaCont|readAddress [9],\vga_inst|vgaCont|readAddress [8],\vga_inst|vgaCont|readAddress [7],\vga_inst|vgaCont|readAddress [6],\vga_inst|vgaCont|readAddress [5],
\vga_inst|vgaCont|readAddress [4],\vga_inst|vgaCont|readAddress [3],\vga_inst|vgaCont|readAddress [2],\vga_inst|vgaCont|readAddress [1],\vga_inst|vgaCont|readAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a59 .clk1_core_clock_enable = "ena1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "DataMemory:dataMem_inst|altsyncram:altsyncram_component|altsyncram_trj2:auto_generated|ALTSYNCRAM";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "dont_care";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "bidir_dual_port";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 3;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_in_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_first_bit_number = 3;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_read_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_write_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y74_N0
cyclonev_ram_block \dataMem_inst|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(\dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1692w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\vga_inst|vgapll|toggle~q ),
	.ena0(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1784w[3]~0_combout ),
	.ena1(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1784w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\EMReg_inst|op2_reg [3]}),
	.portaaddr({\EMReg_inst|aluRes_reg [12],\EMReg_inst|aluRes_reg [11],\EMReg_inst|aluRes_reg [10],\EMReg_inst|aluRes_reg [9],\EMReg_inst|aluRes_reg [8],\EMReg_inst|aluRes_reg [7],\EMReg_inst|aluRes_reg [6],\EMReg_inst|aluRes_reg [5],\EMReg_inst|aluRes_reg [4],\EMReg_inst|aluRes_reg [3],\EMReg_inst|aluRes_reg [2],
\EMReg_inst|aluRes_reg [1],\EMReg_inst|aluRes_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_inst|vgaCont|readAddress [12],\vga_inst|vgaCont|readAddress [11],\vga_inst|vgaCont|readAddress [10],\vga_inst|vgaCont|readAddress [9],\vga_inst|vgaCont|readAddress [8],\vga_inst|vgaCont|readAddress [7],\vga_inst|vgaCont|readAddress [6],\vga_inst|vgaCont|readAddress [5],
\vga_inst|vgaCont|readAddress [4],\vga_inst|vgaCont|readAddress [3],\vga_inst|vgaCont|readAddress [2],\vga_inst|vgaCont|readAddress [1],\vga_inst|vgaCont|readAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a35 .clk1_core_clock_enable = "ena1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "DataMemory:dataMem_inst|altsyncram:altsyncram_component|altsyncram_trj2:auto_generated|ALTSYNCRAM";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "dont_care";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "bidir_dual_port";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_in_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_first_bit_number = 3;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_write_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y74_N0
cyclonev_ram_block \dataMem_inst|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(\dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1702w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\vga_inst|vgapll|toggle~q ),
	.ena0(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1795w[3]~0_combout ),
	.ena1(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1795w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\EMReg_inst|op2_reg [3]}),
	.portaaddr({\EMReg_inst|aluRes_reg [12],\EMReg_inst|aluRes_reg [11],\EMReg_inst|aluRes_reg [10],\EMReg_inst|aluRes_reg [9],\EMReg_inst|aluRes_reg [8],\EMReg_inst|aluRes_reg [7],\EMReg_inst|aluRes_reg [6],\EMReg_inst|aluRes_reg [5],\EMReg_inst|aluRes_reg [4],\EMReg_inst|aluRes_reg [3],\EMReg_inst|aluRes_reg [2],
\EMReg_inst|aluRes_reg [1],\EMReg_inst|aluRes_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_inst|vgaCont|readAddress [12],\vga_inst|vgaCont|readAddress [11],\vga_inst|vgaCont|readAddress [10],\vga_inst|vgaCont|readAddress [9],\vga_inst|vgaCont|readAddress [8],\vga_inst|vgaCont|readAddress [7],\vga_inst|vgaCont|readAddress [6],\vga_inst|vgaCont|readAddress [5],
\vga_inst|vgaCont|readAddress [4],\vga_inst|vgaCont|readAddress [3],\vga_inst|vgaCont|readAddress [2],\vga_inst|vgaCont|readAddress [1],\vga_inst|vgaCont|readAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a43 .clk1_core_clock_enable = "ena1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "DataMemory:dataMem_inst|altsyncram:altsyncram_component|altsyncram_trj2:auto_generated|ALTSYNCRAM";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "dont_care";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "bidir_dual_port";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 3;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_in_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_first_bit_number = 3;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_write_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X33_Y71_N42
cyclonev_lcell_comb \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~0 (
// Equation(s):
// \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~0_combout  = ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout  & ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout  & ( 
// (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1]) # ((!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\dataMem_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout )) # 
// (\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\dataMem_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout )))) ) ) ) # ( !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout  & ( 
// \dataMem_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout  & ( (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\dataMem_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout )) # 
// (\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\dataMem_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout ))))) ) ) ) # ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout  & ( 
// !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout  & ( (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\dataMem_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout )) # 
// (\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\dataMem_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout ))))) ) ) ) # ( !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout  & ( 
// !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout  & ( (\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\dataMem_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout )) # (\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\dataMem_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout ))))) ) ) )

	.dataa(!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout ),
	.datac(!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout ),
	.datae(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout ),
	.dataf(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~0 .lut_mask = 64'h1015B0B51A1FBABF;
defparam \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y75_N0
cyclonev_ram_block \dataMem_inst|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1645w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\vga_inst|vgapll|toggle~q ),
	.ena0(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1733w [3]),
	.ena1(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1733w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\EMReg_inst|op2_reg [3]}),
	.portaaddr({\EMReg_inst|aluRes_reg [12],\EMReg_inst|aluRes_reg [11],\EMReg_inst|aluRes_reg [10],\EMReg_inst|aluRes_reg [9],\EMReg_inst|aluRes_reg [8],\EMReg_inst|aluRes_reg [7],\EMReg_inst|aluRes_reg [6],\EMReg_inst|aluRes_reg [5],\EMReg_inst|aluRes_reg [4],\EMReg_inst|aluRes_reg [3],\EMReg_inst|aluRes_reg [2],
\EMReg_inst|aluRes_reg [1],\EMReg_inst|aluRes_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_inst|vgaCont|readAddress [12],\vga_inst|vgaCont|readAddress [11],\vga_inst|vgaCont|readAddress [10],\vga_inst|vgaCont|readAddress [9],\vga_inst|vgaCont|readAddress [8],\vga_inst|vgaCont|readAddress [7],\vga_inst|vgaCont|readAddress [6],\vga_inst|vgaCont|readAddress [5],
\vga_inst|vgaCont|readAddress [4],\vga_inst|vgaCont|readAddress [3],\vga_inst|vgaCont|readAddress [2],\vga_inst|vgaCont|readAddress [1],\vga_inst|vgaCont|readAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "DataMemory:dataMem_inst|altsyncram:altsyncram_component|altsyncram_trj2:auto_generated|ALTSYNCRAM";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "bidir_dual_port";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_in_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_write_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y68_N0
cyclonev_ram_block \dataMem_inst|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1662w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\vga_inst|vgapll|toggle~q ),
	.ena0(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1751w[3]~0_combout ),
	.ena1(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1751w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\EMReg_inst|op2_reg [3]}),
	.portaaddr({\EMReg_inst|aluRes_reg [12],\EMReg_inst|aluRes_reg [11],\EMReg_inst|aluRes_reg [10],\EMReg_inst|aluRes_reg [9],\EMReg_inst|aluRes_reg [8],\EMReg_inst|aluRes_reg [7],\EMReg_inst|aluRes_reg [6],\EMReg_inst|aluRes_reg [5],\EMReg_inst|aluRes_reg [4],\EMReg_inst|aluRes_reg [3],\EMReg_inst|aluRes_reg [2],
\EMReg_inst|aluRes_reg [1],\EMReg_inst|aluRes_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_inst|vgaCont|readAddress [12],\vga_inst|vgaCont|readAddress [11],\vga_inst|vgaCont|readAddress [10],\vga_inst|vgaCont|readAddress [9],\vga_inst|vgaCont|readAddress [8],\vga_inst|vgaCont|readAddress [7],\vga_inst|vgaCont|readAddress [6],\vga_inst|vgaCont|readAddress [5],
\vga_inst|vgaCont|readAddress [4],\vga_inst|vgaCont|readAddress [3],\vga_inst|vgaCont|readAddress [2],\vga_inst|vgaCont|readAddress [1],\vga_inst|vgaCont|readAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "DataMemory:dataMem_inst|altsyncram:altsyncram_component|altsyncram_trj2:auto_generated|ALTSYNCRAM";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "bidir_dual_port";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_in_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_bit_number = 3;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_write_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y60_N0
cyclonev_ram_block \dataMem_inst|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(\dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1672w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\vga_inst|vgapll|toggle~q ),
	.ena0(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1762w[3]~0_combout ),
	.ena1(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1762w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\EMReg_inst|op2_reg [3]}),
	.portaaddr({\EMReg_inst|aluRes_reg [12],\EMReg_inst|aluRes_reg [11],\EMReg_inst|aluRes_reg [10],\EMReg_inst|aluRes_reg [9],\EMReg_inst|aluRes_reg [8],\EMReg_inst|aluRes_reg [7],\EMReg_inst|aluRes_reg [6],\EMReg_inst|aluRes_reg [5],\EMReg_inst|aluRes_reg [4],\EMReg_inst|aluRes_reg [3],\EMReg_inst|aluRes_reg [2],
\EMReg_inst|aluRes_reg [1],\EMReg_inst|aluRes_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_inst|vgaCont|readAddress [12],\vga_inst|vgaCont|readAddress [11],\vga_inst|vgaCont|readAddress [10],\vga_inst|vgaCont|readAddress [9],\vga_inst|vgaCont|readAddress [8],\vga_inst|vgaCont|readAddress [7],\vga_inst|vgaCont|readAddress [6],\vga_inst|vgaCont|readAddress [5],
\vga_inst|vgaCont|readAddress [4],\vga_inst|vgaCont|readAddress [3],\vga_inst|vgaCont|readAddress [2],\vga_inst|vgaCont|readAddress [1],\vga_inst|vgaCont|readAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "DataMemory:dataMem_inst|altsyncram:altsyncram_component|altsyncram_trj2:auto_generated|ALTSYNCRAM";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "bidir_dual_port";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_in_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_bit_number = 3;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_write_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y65_N0
cyclonev_ram_block \dataMem_inst|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(\dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1682w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\vga_inst|vgapll|toggle~q ),
	.ena0(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1773w[3]~0_combout ),
	.ena1(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1773w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\EMReg_inst|op2_reg [3]}),
	.portaaddr({\EMReg_inst|aluRes_reg [12],\EMReg_inst|aluRes_reg [11],\EMReg_inst|aluRes_reg [10],\EMReg_inst|aluRes_reg [9],\EMReg_inst|aluRes_reg [8],\EMReg_inst|aluRes_reg [7],\EMReg_inst|aluRes_reg [6],\EMReg_inst|aluRes_reg [5],\EMReg_inst|aluRes_reg [4],\EMReg_inst|aluRes_reg [3],\EMReg_inst|aluRes_reg [2],
\EMReg_inst|aluRes_reg [1],\EMReg_inst|aluRes_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_inst|vgaCont|readAddress [12],\vga_inst|vgaCont|readAddress [11],\vga_inst|vgaCont|readAddress [10],\vga_inst|vgaCont|readAddress [9],\vga_inst|vgaCont|readAddress [8],\vga_inst|vgaCont|readAddress [7],\vga_inst|vgaCont|readAddress [6],\vga_inst|vgaCont|readAddress [5],
\vga_inst|vgaCont|readAddress [4],\vga_inst|vgaCont|readAddress [3],\vga_inst|vgaCont|readAddress [2],\vga_inst|vgaCont|readAddress [1],\vga_inst|vgaCont|readAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a27 .clk1_core_clock_enable = "ena1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "DataMemory:dataMem_inst|altsyncram:altsyncram_component|altsyncram_trj2:auto_generated|ALTSYNCRAM";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "bidir_dual_port";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_in_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_bit_number = 3;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_write_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y68_N12
cyclonev_lcell_comb \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~1 (
// Equation(s):
// \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~1_combout  = ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( 
// ((!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\dataMem_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout )) # (\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\dataMem_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout )))) # (\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( 
// \dataMem_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0] & (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\dataMem_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ))) # (\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\dataMem_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout )) # 
// (\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1]))) ) ) ) # ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( 
// (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\dataMem_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout )) # (\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1]))) # 
// (\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0] & (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\dataMem_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout )))) ) ) ) # ( 
// !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\dataMem_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout )) # (\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\dataMem_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ))))) ) ) )

	.dataa(!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datad(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datae(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.dataf(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~1 .extended_lut = "off";
defparam \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~1 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y71_N30
cyclonev_lcell_comb \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2 (
// Equation(s):
// \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout  = ( \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~1_combout  & ( (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [2]) # 
// (\dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~0_combout ) ) ) # ( !\dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~1_combout  & ( 
// (\dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~0_combout  & \dataMem_inst|altsyncram_component|auto_generated|address_reg_a [2]) ) )

	.dataa(gnd),
	.datab(!\dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~0_combout ),
	.datac(!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2 .extended_lut = "off";
defparam \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2 .lut_mask = 64'h03030303F3F3F3F3;
defparam \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y71_N32
dffeas \memory|readData_reg[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|readData_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|readData_reg[3] .is_wysiwyg = "true";
defparam \memory|readData_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y71_N33
cyclonev_lcell_comb \mux3a1_inst|Mux12~0 (
// Equation(s):
// \mux3a1_inst|Mux12~0_combout  = ( \memory|readData_reg [3] & ( (\memory|aluRes_reg [3]) # (\memory|resultSrc_reg [0]) ) ) # ( !\memory|readData_reg [3] & ( (!\memory|resultSrc_reg [0] & \memory|aluRes_reg [3]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memory|resultSrc_reg [0]),
	.datad(!\memory|aluRes_reg [3]),
	.datae(gnd),
	.dataf(!\memory|readData_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux3a1_inst|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux3a1_inst|Mux12~0 .extended_lut = "off";
defparam \mux3a1_inst|Mux12~0 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \mux3a1_inst|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y73_N37
dffeas \regFile_inst|registers[0][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux12~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[0][3] .is_wysiwyg = "true";
defparam \regFile_inst|registers[0][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y74_N24
cyclonev_lcell_comb \regFile_inst|Mux12~0 (
// Equation(s):
// \regFile_inst|Mux12~0_combout  = ( \regFile_inst|registers[1][3]~q  & ( \muxRF1|result[1]~3_combout  & ( (!\muxRF1|result[0]~2_combout  & ((\regFile_inst|registers[2][3]~q ))) # (\muxRF1|result[0]~2_combout  & (\regFile_inst|registers[3][3]~q )) ) ) ) # ( 
// !\regFile_inst|registers[1][3]~q  & ( \muxRF1|result[1]~3_combout  & ( (!\muxRF1|result[0]~2_combout  & ((\regFile_inst|registers[2][3]~q ))) # (\muxRF1|result[0]~2_combout  & (\regFile_inst|registers[3][3]~q )) ) ) ) # ( \regFile_inst|registers[1][3]~q  
// & ( !\muxRF1|result[1]~3_combout  & ( (\muxRF1|result[0]~2_combout ) # (\regFile_inst|registers[0][3]~q ) ) ) ) # ( !\regFile_inst|registers[1][3]~q  & ( !\muxRF1|result[1]~3_combout  & ( (\regFile_inst|registers[0][3]~q  & !\muxRF1|result[0]~2_combout ) 
// ) ) )

	.dataa(!\regFile_inst|registers[0][3]~q ),
	.datab(!\regFile_inst|registers[3][3]~q ),
	.datac(!\regFile_inst|registers[2][3]~q ),
	.datad(!\muxRF1|result[0]~2_combout ),
	.datae(!\regFile_inst|registers[1][3]~q ),
	.dataf(!\muxRF1|result[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux12~0 .extended_lut = "off";
defparam \regFile_inst|Mux12~0 .lut_mask = 64'h550055FF0F330F33;
defparam \regFile_inst|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y74_N30
cyclonev_lcell_comb \regFile_inst|Mux12~1 (
// Equation(s):
// \regFile_inst|Mux12~1_combout  = ( \regFile_inst|registers[5][3]~q  & ( \muxRF1|result[0]~2_combout  & ( (!\muxRF1|result[1]~3_combout ) # (\regFile_inst|registers[7][3]~q ) ) ) ) # ( !\regFile_inst|registers[5][3]~q  & ( \muxRF1|result[0]~2_combout  & ( 
// (\regFile_inst|registers[7][3]~q  & \muxRF1|result[1]~3_combout ) ) ) ) # ( \regFile_inst|registers[5][3]~q  & ( !\muxRF1|result[0]~2_combout  & ( (!\muxRF1|result[1]~3_combout  & ((\regFile_inst|registers[4][3]~q ))) # (\muxRF1|result[1]~3_combout  & 
// (\regFile_inst|registers[6][3]~q )) ) ) ) # ( !\regFile_inst|registers[5][3]~q  & ( !\muxRF1|result[0]~2_combout  & ( (!\muxRF1|result[1]~3_combout  & ((\regFile_inst|registers[4][3]~q ))) # (\muxRF1|result[1]~3_combout  & (\regFile_inst|registers[6][3]~q 
// )) ) ) )

	.dataa(!\regFile_inst|registers[6][3]~q ),
	.datab(!\regFile_inst|registers[7][3]~q ),
	.datac(!\muxRF1|result[1]~3_combout ),
	.datad(!\regFile_inst|registers[4][3]~q ),
	.datae(!\regFile_inst|registers[5][3]~q ),
	.dataf(!\muxRF1|result[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux12~1 .extended_lut = "off";
defparam \regFile_inst|Mux12~1 .lut_mask = 64'h05F505F50303F3F3;
defparam \regFile_inst|Mux12~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y74_N39
cyclonev_lcell_comb \regFile_inst|Mux12~2 (
// Equation(s):
// \regFile_inst|Mux12~2_combout  = ( \muxRF1|result[1]~3_combout  & ( \muxRF1|result[0]~2_combout  & ( \regFile_inst|registers[11][3]~q  ) ) ) # ( !\muxRF1|result[1]~3_combout  & ( \muxRF1|result[0]~2_combout  & ( \regFile_inst|registers[9][3]~q  ) ) ) # ( 
// \muxRF1|result[1]~3_combout  & ( !\muxRF1|result[0]~2_combout  & ( \regFile_inst|registers[10][3]~q  ) ) ) # ( !\muxRF1|result[1]~3_combout  & ( !\muxRF1|result[0]~2_combout  & ( \regFile_inst|registers[8][3]~q  ) ) )

	.dataa(!\regFile_inst|registers[11][3]~q ),
	.datab(!\regFile_inst|registers[9][3]~q ),
	.datac(!\regFile_inst|registers[8][3]~q ),
	.datad(!\regFile_inst|registers[10][3]~q ),
	.datae(!\muxRF1|result[1]~3_combout ),
	.dataf(!\muxRF1|result[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux12~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux12~2 .extended_lut = "off";
defparam \regFile_inst|Mux12~2 .lut_mask = 64'h0F0F00FF33335555;
defparam \regFile_inst|Mux12~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y72_N0
cyclonev_lcell_comb \regFile_inst|Mux12~3 (
// Equation(s):
// \regFile_inst|Mux12~3_combout  = ( \regFile_inst|registers[15][3]~q  & ( \muxRF1|result[0]~2_combout  & ( (\regFile_inst|registers[13][3]~q ) # (\muxRF1|result[1]~3_combout ) ) ) ) # ( !\regFile_inst|registers[15][3]~q  & ( \muxRF1|result[0]~2_combout  & 
// ( (!\muxRF1|result[1]~3_combout  & \regFile_inst|registers[13][3]~q ) ) ) ) # ( \regFile_inst|registers[15][3]~q  & ( !\muxRF1|result[0]~2_combout  & ( (!\muxRF1|result[1]~3_combout  & ((\regFile_inst|registers[12][3]~q ))) # (\muxRF1|result[1]~3_combout  
// & (\regFile_inst|registers[14][3]~q )) ) ) ) # ( !\regFile_inst|registers[15][3]~q  & ( !\muxRF1|result[0]~2_combout  & ( (!\muxRF1|result[1]~3_combout  & ((\regFile_inst|registers[12][3]~q ))) # (\muxRF1|result[1]~3_combout  & 
// (\regFile_inst|registers[14][3]~q )) ) ) )

	.dataa(!\regFile_inst|registers[14][3]~q ),
	.datab(!\regFile_inst|registers[12][3]~q ),
	.datac(!\muxRF1|result[1]~3_combout ),
	.datad(!\regFile_inst|registers[13][3]~q ),
	.datae(!\regFile_inst|registers[15][3]~q ),
	.dataf(!\muxRF1|result[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux12~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux12~3 .extended_lut = "off";
defparam \regFile_inst|Mux12~3 .lut_mask = 64'h3535353500F00FFF;
defparam \regFile_inst|Mux12~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y74_N42
cyclonev_lcell_comb \regFile_inst|Mux12~4 (
// Equation(s):
// \regFile_inst|Mux12~4_combout  = ( \regFile_inst|Mux12~2_combout  & ( \regFile_inst|Mux12~3_combout  & ( ((!\muxRF1|result[2]~0_combout  & (\regFile_inst|Mux12~0_combout )) # (\muxRF1|result[2]~0_combout  & ((\regFile_inst|Mux12~1_combout )))) # 
// (\muxRF1|result[3]~1_combout ) ) ) ) # ( !\regFile_inst|Mux12~2_combout  & ( \regFile_inst|Mux12~3_combout  & ( (!\muxRF1|result[2]~0_combout  & (\regFile_inst|Mux12~0_combout  & (!\muxRF1|result[3]~1_combout ))) # (\muxRF1|result[2]~0_combout  & 
// (((\regFile_inst|Mux12~1_combout ) # (\muxRF1|result[3]~1_combout )))) ) ) ) # ( \regFile_inst|Mux12~2_combout  & ( !\regFile_inst|Mux12~3_combout  & ( (!\muxRF1|result[2]~0_combout  & (((\muxRF1|result[3]~1_combout )) # (\regFile_inst|Mux12~0_combout ))) 
// # (\muxRF1|result[2]~0_combout  & (((!\muxRF1|result[3]~1_combout  & \regFile_inst|Mux12~1_combout )))) ) ) ) # ( !\regFile_inst|Mux12~2_combout  & ( !\regFile_inst|Mux12~3_combout  & ( (!\muxRF1|result[3]~1_combout  & ((!\muxRF1|result[2]~0_combout  & 
// (\regFile_inst|Mux12~0_combout )) # (\muxRF1|result[2]~0_combout  & ((\regFile_inst|Mux12~1_combout ))))) ) ) )

	.dataa(!\regFile_inst|Mux12~0_combout ),
	.datab(!\muxRF1|result[2]~0_combout ),
	.datac(!\muxRF1|result[3]~1_combout ),
	.datad(!\regFile_inst|Mux12~1_combout ),
	.datae(!\regFile_inst|Mux12~2_combout ),
	.dataf(!\regFile_inst|Mux12~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux12~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux12~4 .extended_lut = "off";
defparam \regFile_inst|Mux12~4 .lut_mask = 64'h40704C7C43734F7F;
defparam \regFile_inst|Mux12~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y74_N44
dffeas \regFile_inst|RD1_temp[3] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\regFile_inst|Mux12~4_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|RD1_temp [3]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|RD1_temp[3] .is_wysiwyg = "true";
defparam \regFile_inst|RD1_temp[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y72_N54
cyclonev_lcell_comb \decode|op1_reg[3]~feeder (
// Equation(s):
// \decode|op1_reg[3]~feeder_combout  = ( \regFile_inst|RD1_temp [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regFile_inst|RD1_temp [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|op1_reg[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|op1_reg[3]~feeder .extended_lut = "off";
defparam \decode|op1_reg[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \decode|op1_reg[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y72_N55
dffeas \decode|op1_reg[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\decode|op1_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\control_inst|mxSource~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|op1_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|op1_reg[3] .is_wysiwyg = "true";
defparam \decode|op1_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y72_N3
cyclonev_lcell_comb \alu_inst|Mux12~0 (
// Equation(s):
// \alu_inst|Mux12~0_combout  = ( \EMReg_inst|aluRes_reg[10]~1_combout  & ( \alu_inst|Add0~25_sumout  & ( (!\EMReg_inst|aluRes_reg[10]~0_combout  & ((\alu_inst|Add1~25_sumout ))) # (\EMReg_inst|aluRes_reg[10]~0_combout  & (\decode|op1_reg [3])) ) ) ) # ( 
// !\EMReg_inst|aluRes_reg[10]~1_combout  & ( \alu_inst|Add0~25_sumout  & ( (!\EMReg_inst|aluRes_reg[10]~0_combout ) # (\decode|op1_reg [3]) ) ) ) # ( \EMReg_inst|aluRes_reg[10]~1_combout  & ( !\alu_inst|Add0~25_sumout  & ( 
// (!\EMReg_inst|aluRes_reg[10]~0_combout  & ((\alu_inst|Add1~25_sumout ))) # (\EMReg_inst|aluRes_reg[10]~0_combout  & (\decode|op1_reg [3])) ) ) ) # ( !\EMReg_inst|aluRes_reg[10]~1_combout  & ( !\alu_inst|Add0~25_sumout  & ( (\decode|op1_reg [3] & 
// \EMReg_inst|aluRes_reg[10]~0_combout ) ) ) )

	.dataa(!\decode|op1_reg [3]),
	.datab(gnd),
	.datac(!\EMReg_inst|aluRes_reg[10]~0_combout ),
	.datad(!\alu_inst|Add1~25_sumout ),
	.datae(!\EMReg_inst|aluRes_reg[10]~1_combout ),
	.dataf(!\alu_inst|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Mux12~0 .extended_lut = "off";
defparam \alu_inst|Mux12~0 .lut_mask = 64'h050505F5F5F505F5;
defparam \alu_inst|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y72_N4
dffeas \EMReg_inst|aluRes_reg[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu_inst|Mux12~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\EMReg_inst|aluRes_reg[10]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EMReg_inst|aluRes_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \EMReg_inst|aluRes_reg[3] .is_wysiwyg = "true";
defparam \EMReg_inst|aluRes_reg[3] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y65_N0
cyclonev_ram_block \dataMem_inst|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(\dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1722w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\vga_inst|vgapll|toggle~q ),
	.ena0(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1817w[3]~0_combout ),
	.ena1(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1817w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\EMReg_inst|op2_reg [2]}),
	.portaaddr({\EMReg_inst|aluRes_reg [12],\EMReg_inst|aluRes_reg [11],\EMReg_inst|aluRes_reg [10],\EMReg_inst|aluRes_reg [9],\EMReg_inst|aluRes_reg [8],\EMReg_inst|aluRes_reg [7],\EMReg_inst|aluRes_reg [6],\EMReg_inst|aluRes_reg [5],\EMReg_inst|aluRes_reg [4],\EMReg_inst|aluRes_reg [3],\EMReg_inst|aluRes_reg [2],
\EMReg_inst|aluRes_reg [1],\EMReg_inst|aluRes_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_inst|vgaCont|readAddress [12],\vga_inst|vgaCont|readAddress [11],\vga_inst|vgaCont|readAddress [10],\vga_inst|vgaCont|readAddress [9],\vga_inst|vgaCont|readAddress [8],\vga_inst|vgaCont|readAddress [7],\vga_inst|vgaCont|readAddress [6],\vga_inst|vgaCont|readAddress [5],
\vga_inst|vgaCont|readAddress [4],\vga_inst|vgaCont|readAddress [3],\vga_inst|vgaCont|readAddress [2],\vga_inst|vgaCont|readAddress [1],\vga_inst|vgaCont|readAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a58 .clk1_core_clock_enable = "ena1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "DataMemory:dataMem_inst|altsyncram:altsyncram_component|altsyncram_trj2:auto_generated|ALTSYNCRAM";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "dont_care";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "bidir_dual_port";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 2;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_in_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_first_bit_number = 2;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_write_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y64_N0
cyclonev_ram_block \dataMem_inst|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(\dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1702w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\vga_inst|vgapll|toggle~q ),
	.ena0(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1795w[3]~0_combout ),
	.ena1(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1795w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\EMReg_inst|op2_reg [2]}),
	.portaaddr({\EMReg_inst|aluRes_reg [12],\EMReg_inst|aluRes_reg [11],\EMReg_inst|aluRes_reg [10],\EMReg_inst|aluRes_reg [9],\EMReg_inst|aluRes_reg [8],\EMReg_inst|aluRes_reg [7],\EMReg_inst|aluRes_reg [6],\EMReg_inst|aluRes_reg [5],\EMReg_inst|aluRes_reg [4],\EMReg_inst|aluRes_reg [3],\EMReg_inst|aluRes_reg [2],
\EMReg_inst|aluRes_reg [1],\EMReg_inst|aluRes_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_inst|vgaCont|readAddress [12],\vga_inst|vgaCont|readAddress [11],\vga_inst|vgaCont|readAddress [10],\vga_inst|vgaCont|readAddress [9],\vga_inst|vgaCont|readAddress [8],\vga_inst|vgaCont|readAddress [7],\vga_inst|vgaCont|readAddress [6],\vga_inst|vgaCont|readAddress [5],
\vga_inst|vgaCont|readAddress [4],\vga_inst|vgaCont|readAddress [3],\vga_inst|vgaCont|readAddress [2],\vga_inst|vgaCont|readAddress [1],\vga_inst|vgaCont|readAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a42 .clk1_core_clock_enable = "ena1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "DataMemory:dataMem_inst|altsyncram:altsyncram_component|altsyncram_trj2:auto_generated|ALTSYNCRAM";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "dont_care";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "bidir_dual_port";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 2;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_in_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_first_bit_number = 2;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_write_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y61_N0
cyclonev_ram_block \dataMem_inst|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(\dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1712w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\vga_inst|vgapll|toggle~q ),
	.ena0(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1806w[3]~0_combout ),
	.ena1(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1806w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\EMReg_inst|op2_reg [2]}),
	.portaaddr({\EMReg_inst|aluRes_reg [12],\EMReg_inst|aluRes_reg [11],\EMReg_inst|aluRes_reg [10],\EMReg_inst|aluRes_reg [9],\EMReg_inst|aluRes_reg [8],\EMReg_inst|aluRes_reg [7],\EMReg_inst|aluRes_reg [6],\EMReg_inst|aluRes_reg [5],\EMReg_inst|aluRes_reg [4],\EMReg_inst|aluRes_reg [3],\EMReg_inst|aluRes_reg [2],
\EMReg_inst|aluRes_reg [1],\EMReg_inst|aluRes_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_inst|vgaCont|readAddress [12],\vga_inst|vgaCont|readAddress [11],\vga_inst|vgaCont|readAddress [10],\vga_inst|vgaCont|readAddress [9],\vga_inst|vgaCont|readAddress [8],\vga_inst|vgaCont|readAddress [7],\vga_inst|vgaCont|readAddress [6],\vga_inst|vgaCont|readAddress [5],
\vga_inst|vgaCont|readAddress [4],\vga_inst|vgaCont|readAddress [3],\vga_inst|vgaCont|readAddress [2],\vga_inst|vgaCont|readAddress [1],\vga_inst|vgaCont|readAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a50 .clk1_core_clock_enable = "ena1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "DataMemory:dataMem_inst|altsyncram:altsyncram_component|altsyncram_trj2:auto_generated|ALTSYNCRAM";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "dont_care";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "bidir_dual_port";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_in_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_first_bit_number = 2;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_write_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y75_N0
cyclonev_ram_block \dataMem_inst|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(\dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1692w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\vga_inst|vgapll|toggle~q ),
	.ena0(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1784w[3]~0_combout ),
	.ena1(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1784w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\EMReg_inst|op2_reg [2]}),
	.portaaddr({\EMReg_inst|aluRes_reg [12],\EMReg_inst|aluRes_reg [11],\EMReg_inst|aluRes_reg [10],\EMReg_inst|aluRes_reg [9],\EMReg_inst|aluRes_reg [8],\EMReg_inst|aluRes_reg [7],\EMReg_inst|aluRes_reg [6],\EMReg_inst|aluRes_reg [5],\EMReg_inst|aluRes_reg [4],\EMReg_inst|aluRes_reg [3],\EMReg_inst|aluRes_reg [2],
\EMReg_inst|aluRes_reg [1],\EMReg_inst|aluRes_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_inst|vgaCont|readAddress [12],\vga_inst|vgaCont|readAddress [11],\vga_inst|vgaCont|readAddress [10],\vga_inst|vgaCont|readAddress [9],\vga_inst|vgaCont|readAddress [8],\vga_inst|vgaCont|readAddress [7],\vga_inst|vgaCont|readAddress [6],\vga_inst|vgaCont|readAddress [5],
\vga_inst|vgaCont|readAddress [4],\vga_inst|vgaCont|readAddress [3],\vga_inst|vgaCont|readAddress [2],\vga_inst|vgaCont|readAddress [1],\vga_inst|vgaCont|readAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a34 .clk1_core_clock_enable = "ena1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "DataMemory:dataMem_inst|altsyncram:altsyncram_component|altsyncram_trj2:auto_generated|ALTSYNCRAM";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "dont_care";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "bidir_dual_port";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_in_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_bit_number = 2;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_write_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X33_Y68_N48
cyclonev_lcell_comb \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~0 (
// Equation(s):
// \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~0_combout  = ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout  & ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout  & ( 
// (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0]) # ((!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\dataMem_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout ))) # 
// (\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\dataMem_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout ))) ) ) ) # ( !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout  & ( 
// \dataMem_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout  & ( (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\dataMem_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout ))) # 
// (\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\dataMem_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout )))) ) ) ) # ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout  & ( 
// !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout  & ( (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\dataMem_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout ))) # 
// (\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\dataMem_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout )))) ) ) ) # ( !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout  & ( 
// !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout  & ( (\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\dataMem_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout ))) # (\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\dataMem_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout )))) ) ) )

	.dataa(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout ),
	.datab(!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout ),
	.datad(!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datae(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout ),
	.dataf(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~0 .lut_mask = 64'h031103DDCF11CFDD;
defparam \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y76_N0
cyclonev_ram_block \dataMem_inst|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1672w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\vga_inst|vgapll|toggle~q ),
	.ena0(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1762w[3]~0_combout ),
	.ena1(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1762w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\EMReg_inst|op2_reg [2]}),
	.portaaddr({\EMReg_inst|aluRes_reg [12],\EMReg_inst|aluRes_reg [11],\EMReg_inst|aluRes_reg [10],\EMReg_inst|aluRes_reg [9],\EMReg_inst|aluRes_reg [8],\EMReg_inst|aluRes_reg [7],\EMReg_inst|aluRes_reg [6],\EMReg_inst|aluRes_reg [5],\EMReg_inst|aluRes_reg [4],\EMReg_inst|aluRes_reg [3],\EMReg_inst|aluRes_reg [2],
\EMReg_inst|aluRes_reg [1],\EMReg_inst|aluRes_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_inst|vgaCont|readAddress [12],\vga_inst|vgaCont|readAddress [11],\vga_inst|vgaCont|readAddress [10],\vga_inst|vgaCont|readAddress [9],\vga_inst|vgaCont|readAddress [8],\vga_inst|vgaCont|readAddress [7],\vga_inst|vgaCont|readAddress [6],\vga_inst|vgaCont|readAddress [5],
\vga_inst|vgaCont|readAddress [4],\vga_inst|vgaCont|readAddress [3],\vga_inst|vgaCont|readAddress [2],\vga_inst|vgaCont|readAddress [1],\vga_inst|vgaCont|readAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "DataMemory:dataMem_inst|altsyncram:altsyncram_component|altsyncram_trj2:auto_generated|ALTSYNCRAM";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "bidir_dual_port";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_in_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_bit_number = 2;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_write_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y77_N0
cyclonev_ram_block \dataMem_inst|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1645w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\vga_inst|vgapll|toggle~q ),
	.ena0(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1733w [3]),
	.ena1(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1733w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\EMReg_inst|op2_reg [2]}),
	.portaaddr({\EMReg_inst|aluRes_reg [12],\EMReg_inst|aluRes_reg [11],\EMReg_inst|aluRes_reg [10],\EMReg_inst|aluRes_reg [9],\EMReg_inst|aluRes_reg [8],\EMReg_inst|aluRes_reg [7],\EMReg_inst|aluRes_reg [6],\EMReg_inst|aluRes_reg [5],\EMReg_inst|aluRes_reg [4],\EMReg_inst|aluRes_reg [3],\EMReg_inst|aluRes_reg [2],
\EMReg_inst|aluRes_reg [1],\EMReg_inst|aluRes_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_inst|vgaCont|readAddress [12],\vga_inst|vgaCont|readAddress [11],\vga_inst|vgaCont|readAddress [10],\vga_inst|vgaCont|readAddress [9],\vga_inst|vgaCont|readAddress [8],\vga_inst|vgaCont|readAddress [7],\vga_inst|vgaCont|readAddress [6],\vga_inst|vgaCont|readAddress [5],
\vga_inst|vgaCont|readAddress [4],\vga_inst|vgaCont|readAddress [3],\vga_inst|vgaCont|readAddress [2],\vga_inst|vgaCont|readAddress [1],\vga_inst|vgaCont|readAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "DataMemory:dataMem_inst|altsyncram:altsyncram_component|altsyncram_trj2:auto_generated|ALTSYNCRAM";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "bidir_dual_port";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_in_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_write_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y62_N0
cyclonev_ram_block \dataMem_inst|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1662w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\vga_inst|vgapll|toggle~q ),
	.ena0(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1751w[3]~0_combout ),
	.ena1(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1751w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\EMReg_inst|op2_reg [2]}),
	.portaaddr({\EMReg_inst|aluRes_reg [12],\EMReg_inst|aluRes_reg [11],\EMReg_inst|aluRes_reg [10],\EMReg_inst|aluRes_reg [9],\EMReg_inst|aluRes_reg [8],\EMReg_inst|aluRes_reg [7],\EMReg_inst|aluRes_reg [6],\EMReg_inst|aluRes_reg [5],\EMReg_inst|aluRes_reg [4],\EMReg_inst|aluRes_reg [3],\EMReg_inst|aluRes_reg [2],
\EMReg_inst|aluRes_reg [1],\EMReg_inst|aluRes_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_inst|vgaCont|readAddress [12],\vga_inst|vgaCont|readAddress [11],\vga_inst|vgaCont|readAddress [10],\vga_inst|vgaCont|readAddress [9],\vga_inst|vgaCont|readAddress [8],\vga_inst|vgaCont|readAddress [7],\vga_inst|vgaCont|readAddress [6],\vga_inst|vgaCont|readAddress [5],
\vga_inst|vgaCont|readAddress [4],\vga_inst|vgaCont|readAddress [3],\vga_inst|vgaCont|readAddress [2],\vga_inst|vgaCont|readAddress [1],\vga_inst|vgaCont|readAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "DataMemory:dataMem_inst|altsyncram:altsyncram_component|altsyncram_trj2:auto_generated|ALTSYNCRAM";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "bidir_dual_port";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_in_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_bit_number = 2;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_write_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y65_N0
cyclonev_ram_block \dataMem_inst|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1682w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\vga_inst|vgapll|toggle~q ),
	.ena0(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1773w[3]~0_combout ),
	.ena1(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1773w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\EMReg_inst|op2_reg [2]}),
	.portaaddr({\EMReg_inst|aluRes_reg [12],\EMReg_inst|aluRes_reg [11],\EMReg_inst|aluRes_reg [10],\EMReg_inst|aluRes_reg [9],\EMReg_inst|aluRes_reg [8],\EMReg_inst|aluRes_reg [7],\EMReg_inst|aluRes_reg [6],\EMReg_inst|aluRes_reg [5],\EMReg_inst|aluRes_reg [4],\EMReg_inst|aluRes_reg [3],\EMReg_inst|aluRes_reg [2],
\EMReg_inst|aluRes_reg [1],\EMReg_inst|aluRes_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_inst|vgaCont|readAddress [12],\vga_inst|vgaCont|readAddress [11],\vga_inst|vgaCont|readAddress [10],\vga_inst|vgaCont|readAddress [9],\vga_inst|vgaCont|readAddress [8],\vga_inst|vgaCont|readAddress [7],\vga_inst|vgaCont|readAddress [6],\vga_inst|vgaCont|readAddress [5],
\vga_inst|vgaCont|readAddress [4],\vga_inst|vgaCont|readAddress [3],\vga_inst|vgaCont|readAddress [2],\vga_inst|vgaCont|readAddress [1],\vga_inst|vgaCont|readAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a26 .clk1_core_clock_enable = "ena1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "DataMemory:dataMem_inst|altsyncram:altsyncram_component|altsyncram_trj2:auto_generated|ALTSYNCRAM";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "bidir_dual_port";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_in_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_bit_number = 2;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_write_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y71_N9
cyclonev_lcell_comb \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~1 (
// Equation(s):
// \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~1_combout  = ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( 
// ((!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\dataMem_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ))) # (\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\dataMem_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout ))) # (\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0]) ) ) ) # ( !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( 
// \dataMem_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\dataMem_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout  & 
// !\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0])) # 
// (\dataMem_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout ))) ) ) ) # ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout  & 
// ( (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0]) # (\dataMem_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout )))) # 
// (\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\dataMem_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ((!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) ) # ( 
// !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\dataMem_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ))) # (\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\dataMem_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout )))) ) ) )

	.dataa(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datab(!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datad(!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datae(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.dataf(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~1 .extended_lut = "off";
defparam \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~1 .lut_mask = 64'h1D001DCC1D331DFF;
defparam \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y70_N15
cyclonev_lcell_comb \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2 (
// Equation(s):
// \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout  = ( \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~0_combout  & ( 
// \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~1_combout  ) ) # ( !\dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~0_combout  & ( 
// \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~1_combout  & ( !\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [2] ) ) ) # ( \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~0_combout 
//  & ( !\dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~1_combout  & ( \dataMem_inst|altsyncram_component|auto_generated|address_reg_a [2] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(gnd),
	.datae(!\dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~0_combout ),
	.dataf(!\dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2 .extended_lut = "off";
defparam \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y70_N16
dffeas \memory|readData_reg[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|readData_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|readData_reg[2] .is_wysiwyg = "true";
defparam \memory|readData_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y74_N2
dffeas \memory|aluRes_reg[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\EMReg_inst|aluRes_reg [2]),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|aluRes_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|aluRes_reg[2] .is_wysiwyg = "true";
defparam \memory|aluRes_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y74_N0
cyclonev_lcell_comb \mux3a1_inst|Mux13~0 (
// Equation(s):
// \mux3a1_inst|Mux13~0_combout  = (!\memory|resultSrc_reg [0] & ((\memory|aluRes_reg [2]))) # (\memory|resultSrc_reg [0] & (\memory|readData_reg [2]))

	.dataa(gnd),
	.datab(!\memory|resultSrc_reg [0]),
	.datac(!\memory|readData_reg [2]),
	.datad(!\memory|aluRes_reg [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux3a1_inst|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux3a1_inst|Mux13~0 .extended_lut = "off";
defparam \mux3a1_inst|Mux13~0 .lut_mask = 64'h03CF03CF03CF03CF;
defparam \mux3a1_inst|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y74_N38
dffeas \regFile_inst|registers[12][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux13~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[12][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[12][2] .is_wysiwyg = "true";
defparam \regFile_inst|registers[12][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y74_N48
cyclonev_lcell_comb \regFile_inst|Mux29~0 (
// Equation(s):
// \regFile_inst|Mux29~0_combout  = ( \regFile_inst|registers[0][2]~q  & ( \muxRF2|result[2]~2_combout  & ( (!\muxRF2|result[3]~3_combout  & ((\regFile_inst|registers[4][2]~q ))) # (\muxRF2|result[3]~3_combout  & (\regFile_inst|registers[12][2]~q )) ) ) ) # 
// ( !\regFile_inst|registers[0][2]~q  & ( \muxRF2|result[2]~2_combout  & ( (!\muxRF2|result[3]~3_combout  & ((\regFile_inst|registers[4][2]~q ))) # (\muxRF2|result[3]~3_combout  & (\regFile_inst|registers[12][2]~q )) ) ) ) # ( 
// \regFile_inst|registers[0][2]~q  & ( !\muxRF2|result[2]~2_combout  & ( (!\muxRF2|result[3]~3_combout ) # (\regFile_inst|registers[8][2]~q ) ) ) ) # ( !\regFile_inst|registers[0][2]~q  & ( !\muxRF2|result[2]~2_combout  & ( (\muxRF2|result[3]~3_combout  & 
// \regFile_inst|registers[8][2]~q ) ) ) )

	.dataa(!\regFile_inst|registers[12][2]~q ),
	.datab(!\regFile_inst|registers[4][2]~q ),
	.datac(!\muxRF2|result[3]~3_combout ),
	.datad(!\regFile_inst|registers[8][2]~q ),
	.datae(!\regFile_inst|registers[0][2]~q ),
	.dataf(!\muxRF2|result[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux29~0 .extended_lut = "off";
defparam \regFile_inst|Mux29~0 .lut_mask = 64'h000FF0FF35353535;
defparam \regFile_inst|Mux29~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y75_N31
dffeas \regFile_inst|registers[14][2]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux13~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[14][2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[14][2]~DUPLICATE .is_wysiwyg = "true";
defparam \regFile_inst|registers[14][2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y73_N9
cyclonev_lcell_comb \regFile_inst|Mux29~2 (
// Equation(s):
// \regFile_inst|Mux29~2_combout  = ( \muxRF2|result[2]~2_combout  & ( \muxRF2|result[3]~3_combout  & ( \regFile_inst|registers[14][2]~DUPLICATE_q  ) ) ) # ( !\muxRF2|result[2]~2_combout  & ( \muxRF2|result[3]~3_combout  & ( \regFile_inst|registers[10][2]~q  
// ) ) ) # ( \muxRF2|result[2]~2_combout  & ( !\muxRF2|result[3]~3_combout  & ( \regFile_inst|registers[6][2]~q  ) ) ) # ( !\muxRF2|result[2]~2_combout  & ( !\muxRF2|result[3]~3_combout  & ( \regFile_inst|registers[2][2]~q  ) ) )

	.dataa(!\regFile_inst|registers[2][2]~q ),
	.datab(!\regFile_inst|registers[10][2]~q ),
	.datac(!\regFile_inst|registers[14][2]~DUPLICATE_q ),
	.datad(!\regFile_inst|registers[6][2]~q ),
	.datae(!\muxRF2|result[2]~2_combout ),
	.dataf(!\muxRF2|result[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux29~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux29~2 .extended_lut = "off";
defparam \regFile_inst|Mux29~2 .lut_mask = 64'h555500FF33330F0F;
defparam \regFile_inst|Mux29~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y73_N36
cyclonev_lcell_comb \regFile_inst|Mux29~3 (
// Equation(s):
// \regFile_inst|Mux29~3_combout  = ( \muxRF2|result[2]~2_combout  & ( \muxRF2|result[3]~3_combout  & ( \regFile_inst|registers[15][2]~q  ) ) ) # ( !\muxRF2|result[2]~2_combout  & ( \muxRF2|result[3]~3_combout  & ( \regFile_inst|registers[11][2]~q  ) ) ) # ( 
// \muxRF2|result[2]~2_combout  & ( !\muxRF2|result[3]~3_combout  & ( \regFile_inst|registers[7][2]~q  ) ) ) # ( !\muxRF2|result[2]~2_combout  & ( !\muxRF2|result[3]~3_combout  & ( \regFile_inst|registers[3][2]~q  ) ) )

	.dataa(!\regFile_inst|registers[3][2]~q ),
	.datab(!\regFile_inst|registers[15][2]~q ),
	.datac(!\regFile_inst|registers[11][2]~q ),
	.datad(!\regFile_inst|registers[7][2]~q ),
	.datae(!\muxRF2|result[2]~2_combout ),
	.dataf(!\muxRF2|result[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux29~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux29~3 .extended_lut = "off";
defparam \regFile_inst|Mux29~3 .lut_mask = 64'h555500FF0F0F3333;
defparam \regFile_inst|Mux29~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y75_N30
cyclonev_lcell_comb \regFile_inst|Mux29~1 (
// Equation(s):
// \regFile_inst|Mux29~1_combout  = ( \regFile_inst|registers[1][2]~q  & ( \muxRF2|result[2]~2_combout  & ( (!\muxRF2|result[3]~3_combout  & (\regFile_inst|registers[5][2]~q )) # (\muxRF2|result[3]~3_combout  & ((\regFile_inst|registers[13][2]~q ))) ) ) ) # 
// ( !\regFile_inst|registers[1][2]~q  & ( \muxRF2|result[2]~2_combout  & ( (!\muxRF2|result[3]~3_combout  & (\regFile_inst|registers[5][2]~q )) # (\muxRF2|result[3]~3_combout  & ((\regFile_inst|registers[13][2]~q ))) ) ) ) # ( 
// \regFile_inst|registers[1][2]~q  & ( !\muxRF2|result[2]~2_combout  & ( (!\muxRF2|result[3]~3_combout ) # (\regFile_inst|registers[9][2]~q ) ) ) ) # ( !\regFile_inst|registers[1][2]~q  & ( !\muxRF2|result[2]~2_combout  & ( (\muxRF2|result[3]~3_combout  & 
// \regFile_inst|registers[9][2]~q ) ) ) )

	.dataa(!\regFile_inst|registers[5][2]~q ),
	.datab(!\regFile_inst|registers[13][2]~q ),
	.datac(!\muxRF2|result[3]~3_combout ),
	.datad(!\regFile_inst|registers[9][2]~q ),
	.datae(!\regFile_inst|registers[1][2]~q ),
	.dataf(!\muxRF2|result[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux29~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux29~1 .extended_lut = "off";
defparam \regFile_inst|Mux29~1 .lut_mask = 64'h000FF0FF53535353;
defparam \regFile_inst|Mux29~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y73_N45
cyclonev_lcell_comb \regFile_inst|Mux29~4 (
// Equation(s):
// \regFile_inst|Mux29~4_combout  = ( \regFile_inst|Mux29~3_combout  & ( \regFile_inst|Mux29~1_combout  & ( ((!\muxRF2|result[1]~1_combout  & (\regFile_inst|Mux29~0_combout )) # (\muxRF2|result[1]~1_combout  & ((\regFile_inst|Mux29~2_combout )))) # 
// (\muxRF2|result[0]~0_combout ) ) ) ) # ( !\regFile_inst|Mux29~3_combout  & ( \regFile_inst|Mux29~1_combout  & ( (!\muxRF2|result[0]~0_combout  & ((!\muxRF2|result[1]~1_combout  & (\regFile_inst|Mux29~0_combout )) # (\muxRF2|result[1]~1_combout  & 
// ((\regFile_inst|Mux29~2_combout ))))) # (\muxRF2|result[0]~0_combout  & (((!\muxRF2|result[1]~1_combout )))) ) ) ) # ( \regFile_inst|Mux29~3_combout  & ( !\regFile_inst|Mux29~1_combout  & ( (!\muxRF2|result[0]~0_combout  & ((!\muxRF2|result[1]~1_combout  
// & (\regFile_inst|Mux29~0_combout )) # (\muxRF2|result[1]~1_combout  & ((\regFile_inst|Mux29~2_combout ))))) # (\muxRF2|result[0]~0_combout  & (((\muxRF2|result[1]~1_combout )))) ) ) ) # ( !\regFile_inst|Mux29~3_combout  & ( !\regFile_inst|Mux29~1_combout  
// & ( (!\muxRF2|result[0]~0_combout  & ((!\muxRF2|result[1]~1_combout  & (\regFile_inst|Mux29~0_combout )) # (\muxRF2|result[1]~1_combout  & ((\regFile_inst|Mux29~2_combout ))))) ) ) )

	.dataa(!\muxRF2|result[0]~0_combout ),
	.datab(!\regFile_inst|Mux29~0_combout ),
	.datac(!\regFile_inst|Mux29~2_combout ),
	.datad(!\muxRF2|result[1]~1_combout ),
	.datae(!\regFile_inst|Mux29~3_combout ),
	.dataf(!\regFile_inst|Mux29~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux29~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux29~4 .extended_lut = "off";
defparam \regFile_inst|Mux29~4 .lut_mask = 64'h220A225F770A775F;
defparam \regFile_inst|Mux29~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y73_N47
dffeas \regFile_inst|RD2_temp[2] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\regFile_inst|Mux29~4_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|RD2_temp [2]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|RD2_temp[2] .is_wysiwyg = "true";
defparam \regFile_inst|RD2_temp[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y73_N40
dffeas \decode|op2_reg[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\regFile_inst|RD2_temp [2]),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|op2_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|op2_reg[2] .is_wysiwyg = "true";
defparam \decode|op2_reg[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y72_N3
cyclonev_lcell_comb \alu_inst|Mux13~0 (
// Equation(s):
// \alu_inst|Mux13~0_combout  = ( \alu_inst|Add1~21_sumout  & ( (!\EMReg_inst|aluRes_reg[10]~0_combout  & (((\alu_inst|Add0~21_sumout )) # (\EMReg_inst|aluRes_reg[10]~1_combout ))) # (\EMReg_inst|aluRes_reg[10]~0_combout  & (((\decode|op1_reg [2])))) ) ) # ( 
// !\alu_inst|Add1~21_sumout  & ( (!\EMReg_inst|aluRes_reg[10]~0_combout  & (!\EMReg_inst|aluRes_reg[10]~1_combout  & (\alu_inst|Add0~21_sumout ))) # (\EMReg_inst|aluRes_reg[10]~0_combout  & (((\decode|op1_reg [2])))) ) )

	.dataa(!\EMReg_inst|aluRes_reg[10]~1_combout ),
	.datab(!\EMReg_inst|aluRes_reg[10]~0_combout ),
	.datac(!\alu_inst|Add0~21_sumout ),
	.datad(!\decode|op1_reg [2]),
	.datae(gnd),
	.dataf(!\alu_inst|Add1~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Mux13~0 .extended_lut = "off";
defparam \alu_inst|Mux13~0 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \alu_inst|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y72_N4
dffeas \EMReg_inst|aluRes_reg[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu_inst|Mux13~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\EMReg_inst|aluRes_reg[10]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EMReg_inst|aluRes_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \EMReg_inst|aluRes_reg[2] .is_wysiwyg = "true";
defparam \EMReg_inst|aluRes_reg[2] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y74_N0
cyclonev_ram_block \dataMem_inst|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1645w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\vga_inst|vgapll|toggle~q ),
	.ena0(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1733w [3]),
	.ena1(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1733w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\EMReg_inst|op2_reg [1]}),
	.portaaddr({\EMReg_inst|aluRes_reg [12],\EMReg_inst|aluRes_reg [11],\EMReg_inst|aluRes_reg [10],\EMReg_inst|aluRes_reg [9],\EMReg_inst|aluRes_reg [8],\EMReg_inst|aluRes_reg [7],\EMReg_inst|aluRes_reg [6],\EMReg_inst|aluRes_reg [5],\EMReg_inst|aluRes_reg [4],\EMReg_inst|aluRes_reg [3],\EMReg_inst|aluRes_reg [2],
\EMReg_inst|aluRes_reg [1],\EMReg_inst|aluRes_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_inst|vgaCont|readAddress [12],\vga_inst|vgaCont|readAddress [11],\vga_inst|vgaCont|readAddress [10],\vga_inst|vgaCont|readAddress [9],\vga_inst|vgaCont|readAddress [8],\vga_inst|vgaCont|readAddress [7],\vga_inst|vgaCont|readAddress [6],\vga_inst|vgaCont|readAddress [5],
\vga_inst|vgaCont|readAddress [4],\vga_inst|vgaCont|readAddress [3],\vga_inst|vgaCont|readAddress [2],\vga_inst|vgaCont|readAddress [1],\vga_inst|vgaCont|readAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "DataMemory:dataMem_inst|altsyncram:altsyncram_component|altsyncram_trj2:auto_generated|ALTSYNCRAM";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "bidir_dual_port";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_in_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_write_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y65_N0
cyclonev_ram_block \dataMem_inst|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1662w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\vga_inst|vgapll|toggle~q ),
	.ena0(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1751w[3]~0_combout ),
	.ena1(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1751w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\EMReg_inst|op2_reg [1]}),
	.portaaddr({\EMReg_inst|aluRes_reg [12],\EMReg_inst|aluRes_reg [11],\EMReg_inst|aluRes_reg [10],\EMReg_inst|aluRes_reg [9],\EMReg_inst|aluRes_reg [8],\EMReg_inst|aluRes_reg [7],\EMReg_inst|aluRes_reg [6],\EMReg_inst|aluRes_reg [5],\EMReg_inst|aluRes_reg [4],\EMReg_inst|aluRes_reg [3],\EMReg_inst|aluRes_reg [2],
\EMReg_inst|aluRes_reg [1],\EMReg_inst|aluRes_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_inst|vgaCont|readAddress [12],\vga_inst|vgaCont|readAddress [11],\vga_inst|vgaCont|readAddress [10],\vga_inst|vgaCont|readAddress [9],\vga_inst|vgaCont|readAddress [8],\vga_inst|vgaCont|readAddress [7],\vga_inst|vgaCont|readAddress [6],\vga_inst|vgaCont|readAddress [5],
\vga_inst|vgaCont|readAddress [4],\vga_inst|vgaCont|readAddress [3],\vga_inst|vgaCont|readAddress [2],\vga_inst|vgaCont|readAddress [1],\vga_inst|vgaCont|readAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "DataMemory:dataMem_inst|altsyncram:altsyncram_component|altsyncram_trj2:auto_generated|ALTSYNCRAM";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "bidir_dual_port";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_in_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_bit_number = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_write_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y63_N0
cyclonev_ram_block \dataMem_inst|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(\dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1672w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\vga_inst|vgapll|toggle~q ),
	.ena0(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1762w[3]~0_combout ),
	.ena1(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1762w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\EMReg_inst|op2_reg [1]}),
	.portaaddr({\EMReg_inst|aluRes_reg [12],\EMReg_inst|aluRes_reg [11],\EMReg_inst|aluRes_reg [10],\EMReg_inst|aluRes_reg [9],\EMReg_inst|aluRes_reg [8],\EMReg_inst|aluRes_reg [7],\EMReg_inst|aluRes_reg [6],\EMReg_inst|aluRes_reg [5],\EMReg_inst|aluRes_reg [4],\EMReg_inst|aluRes_reg [3],\EMReg_inst|aluRes_reg [2],
\EMReg_inst|aluRes_reg [1],\EMReg_inst|aluRes_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_inst|vgaCont|readAddress [12],\vga_inst|vgaCont|readAddress [11],\vga_inst|vgaCont|readAddress [10],\vga_inst|vgaCont|readAddress [9],\vga_inst|vgaCont|readAddress [8],\vga_inst|vgaCont|readAddress [7],\vga_inst|vgaCont|readAddress [6],\vga_inst|vgaCont|readAddress [5],
\vga_inst|vgaCont|readAddress [4],\vga_inst|vgaCont|readAddress [3],\vga_inst|vgaCont|readAddress [2],\vga_inst|vgaCont|readAddress [1],\vga_inst|vgaCont|readAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "DataMemory:dataMem_inst|altsyncram:altsyncram_component|altsyncram_trj2:auto_generated|ALTSYNCRAM";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "bidir_dual_port";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_in_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_bit_number = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_write_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y73_N0
cyclonev_ram_block \dataMem_inst|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(\dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1682w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\vga_inst|vgapll|toggle~q ),
	.ena0(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1773w[3]~0_combout ),
	.ena1(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1773w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\EMReg_inst|op2_reg [1]}),
	.portaaddr({\EMReg_inst|aluRes_reg [12],\EMReg_inst|aluRes_reg [11],\EMReg_inst|aluRes_reg [10],\EMReg_inst|aluRes_reg [9],\EMReg_inst|aluRes_reg [8],\EMReg_inst|aluRes_reg [7],\EMReg_inst|aluRes_reg [6],\EMReg_inst|aluRes_reg [5],\EMReg_inst|aluRes_reg [4],\EMReg_inst|aluRes_reg [3],\EMReg_inst|aluRes_reg [2],
\EMReg_inst|aluRes_reg [1],\EMReg_inst|aluRes_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_inst|vgaCont|readAddress [12],\vga_inst|vgaCont|readAddress [11],\vga_inst|vgaCont|readAddress [10],\vga_inst|vgaCont|readAddress [9],\vga_inst|vgaCont|readAddress [8],\vga_inst|vgaCont|readAddress [7],\vga_inst|vgaCont|readAddress [6],\vga_inst|vgaCont|readAddress [5],
\vga_inst|vgaCont|readAddress [4],\vga_inst|vgaCont|readAddress [3],\vga_inst|vgaCont|readAddress [2],\vga_inst|vgaCont|readAddress [1],\vga_inst|vgaCont|readAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a25 .clk1_core_clock_enable = "ena1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "DataMemory:dataMem_inst|altsyncram:altsyncram_component|altsyncram_trj2:auto_generated|ALTSYNCRAM";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "bidir_dual_port";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_in_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_bit_number = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_write_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y71_N36
cyclonev_lcell_comb \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~1 (
// Equation(s):
// \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~1_combout  = ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout  & ( 
// ((!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\dataMem_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout )) # (\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\dataMem_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout )))) # (\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ( 
// \dataMem_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout  & ( (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\dataMem_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout  & 
// ((!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # (\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1]) # 
// (\dataMem_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout )))) ) ) ) # ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ( !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout  & 
// ( (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1])) # (\dataMem_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ))) # 
// (\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\dataMem_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout  & !\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( 
// !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ( !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout  & ( (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\dataMem_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout )) # (\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\dataMem_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ))))) ) ) )

	.dataa(!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datac(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datad(!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datae(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.dataf(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~1 .extended_lut = "off";
defparam \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~1 .lut_mask = 64'h270027AA275527FF;
defparam \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y66_N0
cyclonev_ram_block \dataMem_inst|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(\dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1692w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\vga_inst|vgapll|toggle~q ),
	.ena0(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1784w[3]~0_combout ),
	.ena1(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1784w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\EMReg_inst|op2_reg [1]}),
	.portaaddr({\EMReg_inst|aluRes_reg [12],\EMReg_inst|aluRes_reg [11],\EMReg_inst|aluRes_reg [10],\EMReg_inst|aluRes_reg [9],\EMReg_inst|aluRes_reg [8],\EMReg_inst|aluRes_reg [7],\EMReg_inst|aluRes_reg [6],\EMReg_inst|aluRes_reg [5],\EMReg_inst|aluRes_reg [4],\EMReg_inst|aluRes_reg [3],\EMReg_inst|aluRes_reg [2],
\EMReg_inst|aluRes_reg [1],\EMReg_inst|aluRes_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_inst|vgaCont|readAddress [12],\vga_inst|vgaCont|readAddress [11],\vga_inst|vgaCont|readAddress [10],\vga_inst|vgaCont|readAddress [9],\vga_inst|vgaCont|readAddress [8],\vga_inst|vgaCont|readAddress [7],\vga_inst|vgaCont|readAddress [6],\vga_inst|vgaCont|readAddress [5],
\vga_inst|vgaCont|readAddress [4],\vga_inst|vgaCont|readAddress [3],\vga_inst|vgaCont|readAddress [2],\vga_inst|vgaCont|readAddress [1],\vga_inst|vgaCont|readAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a33 .clk1_core_clock_enable = "ena1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "DataMemory:dataMem_inst|altsyncram:altsyncram_component|altsyncram_trj2:auto_generated|ALTSYNCRAM";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "dont_care";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "bidir_dual_port";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_in_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_bit_number = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_write_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y70_N0
cyclonev_ram_block \dataMem_inst|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(\dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1722w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\vga_inst|vgapll|toggle~q ),
	.ena0(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1817w[3]~0_combout ),
	.ena1(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1817w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\EMReg_inst|op2_reg [1]}),
	.portaaddr({\EMReg_inst|aluRes_reg [12],\EMReg_inst|aluRes_reg [11],\EMReg_inst|aluRes_reg [10],\EMReg_inst|aluRes_reg [9],\EMReg_inst|aluRes_reg [8],\EMReg_inst|aluRes_reg [7],\EMReg_inst|aluRes_reg [6],\EMReg_inst|aluRes_reg [5],\EMReg_inst|aluRes_reg [4],\EMReg_inst|aluRes_reg [3],\EMReg_inst|aluRes_reg [2],
\EMReg_inst|aluRes_reg [1],\EMReg_inst|aluRes_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_inst|vgaCont|readAddress [12],\vga_inst|vgaCont|readAddress [11],\vga_inst|vgaCont|readAddress [10],\vga_inst|vgaCont|readAddress [9],\vga_inst|vgaCont|readAddress [8],\vga_inst|vgaCont|readAddress [7],\vga_inst|vgaCont|readAddress [6],\vga_inst|vgaCont|readAddress [5],
\vga_inst|vgaCont|readAddress [4],\vga_inst|vgaCont|readAddress [3],\vga_inst|vgaCont|readAddress [2],\vga_inst|vgaCont|readAddress [1],\vga_inst|vgaCont|readAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a57 .clk1_core_clock_enable = "ena1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "DataMemory:dataMem_inst|altsyncram:altsyncram_component|altsyncram_trj2:auto_generated|ALTSYNCRAM";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "dont_care";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "bidir_dual_port";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_in_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_first_bit_number = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_read_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_write_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y68_N0
cyclonev_ram_block \dataMem_inst|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(\dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1712w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\vga_inst|vgapll|toggle~q ),
	.ena0(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1806w[3]~0_combout ),
	.ena1(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1806w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\EMReg_inst|op2_reg [1]}),
	.portaaddr({\EMReg_inst|aluRes_reg [12],\EMReg_inst|aluRes_reg [11],\EMReg_inst|aluRes_reg [10],\EMReg_inst|aluRes_reg [9],\EMReg_inst|aluRes_reg [8],\EMReg_inst|aluRes_reg [7],\EMReg_inst|aluRes_reg [6],\EMReg_inst|aluRes_reg [5],\EMReg_inst|aluRes_reg [4],\EMReg_inst|aluRes_reg [3],\EMReg_inst|aluRes_reg [2],
\EMReg_inst|aluRes_reg [1],\EMReg_inst|aluRes_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_inst|vgaCont|readAddress [12],\vga_inst|vgaCont|readAddress [11],\vga_inst|vgaCont|readAddress [10],\vga_inst|vgaCont|readAddress [9],\vga_inst|vgaCont|readAddress [8],\vga_inst|vgaCont|readAddress [7],\vga_inst|vgaCont|readAddress [6],\vga_inst|vgaCont|readAddress [5],
\vga_inst|vgaCont|readAddress [4],\vga_inst|vgaCont|readAddress [3],\vga_inst|vgaCont|readAddress [2],\vga_inst|vgaCont|readAddress [1],\vga_inst|vgaCont|readAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a49 .clk1_core_clock_enable = "ena1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "DataMemory:dataMem_inst|altsyncram:altsyncram_component|altsyncram_trj2:auto_generated|ALTSYNCRAM";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "dont_care";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "bidir_dual_port";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_in_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_first_bit_number = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_write_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y66_N0
cyclonev_ram_block \dataMem_inst|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(\dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1702w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\vga_inst|vgapll|toggle~q ),
	.ena0(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1795w[3]~0_combout ),
	.ena1(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1795w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\EMReg_inst|op2_reg [1]}),
	.portaaddr({\EMReg_inst|aluRes_reg [12],\EMReg_inst|aluRes_reg [11],\EMReg_inst|aluRes_reg [10],\EMReg_inst|aluRes_reg [9],\EMReg_inst|aluRes_reg [8],\EMReg_inst|aluRes_reg [7],\EMReg_inst|aluRes_reg [6],\EMReg_inst|aluRes_reg [5],\EMReg_inst|aluRes_reg [4],\EMReg_inst|aluRes_reg [3],\EMReg_inst|aluRes_reg [2],
\EMReg_inst|aluRes_reg [1],\EMReg_inst|aluRes_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_inst|vgaCont|readAddress [12],\vga_inst|vgaCont|readAddress [11],\vga_inst|vgaCont|readAddress [10],\vga_inst|vgaCont|readAddress [9],\vga_inst|vgaCont|readAddress [8],\vga_inst|vgaCont|readAddress [7],\vga_inst|vgaCont|readAddress [6],\vga_inst|vgaCont|readAddress [5],
\vga_inst|vgaCont|readAddress [4],\vga_inst|vgaCont|readAddress [3],\vga_inst|vgaCont|readAddress [2],\vga_inst|vgaCont|readAddress [1],\vga_inst|vgaCont|readAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a41 .clk1_core_clock_enable = "ena1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "DataMemory:dataMem_inst|altsyncram:altsyncram_component|altsyncram_trj2:auto_generated|ALTSYNCRAM";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "dont_care";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "bidir_dual_port";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_in_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_first_bit_number = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_write_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X33_Y68_N57
cyclonev_lcell_comb \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~0 (
// Equation(s):
// \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~0_combout  = ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout  & ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout  & ( 
// (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0])) # (\dataMem_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout ))) # 
// (\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0]) # (\dataMem_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout )))) ) ) ) # ( 
// !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout  & ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout  & ( (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0])) # (\dataMem_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout ))) # (\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0] & \dataMem_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout )))) ) ) ) # ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout  & ( 
// !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout  & ( (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\dataMem_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout  & 
// (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0]))) # (\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0]) # 
// (\dataMem_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout )))) ) ) ) # ( !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout  & ( !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout  
// & ( (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\dataMem_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout  & (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0]))) # 
// (\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0] & \dataMem_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout )))) ) ) )

	.dataa(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout ),
	.datab(!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout ),
	.datae(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout ),
	.dataf(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~0 .lut_mask = 64'h404370734C4F7C7F;
defparam \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y71_N15
cyclonev_lcell_comb \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2 (
// Equation(s):
// \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout  = ( \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~0_combout  & ( 
// (\dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~1_combout ) # (\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [2]) ) ) # ( !\dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~0_combout 
//  & ( (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [2] & \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~1_combout ) ) )

	.dataa(!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~1_combout ),
	.datae(gnd),
	.dataf(!\dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2 .extended_lut = "off";
defparam \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y71_N17
dffeas \memory|readData_reg[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|readData_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|readData_reg[1] .is_wysiwyg = "true";
defparam \memory|readData_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y71_N12
cyclonev_lcell_comb \mux3a1_inst|Mux14~0 (
// Equation(s):
// \mux3a1_inst|Mux14~0_combout  = ( \memory|readData_reg [1] & ( (\memory|aluRes_reg [1]) # (\memory|resultSrc_reg [0]) ) ) # ( !\memory|readData_reg [1] & ( (!\memory|resultSrc_reg [0] & \memory|aluRes_reg [1]) ) )

	.dataa(gnd),
	.datab(!\memory|resultSrc_reg [0]),
	.datac(gnd),
	.datad(!\memory|aluRes_reg [1]),
	.datae(gnd),
	.dataf(!\memory|readData_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux3a1_inst|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux3a1_inst|Mux14~0 .extended_lut = "off";
defparam \mux3a1_inst|Mux14~0 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \mux3a1_inst|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y71_N33
cyclonev_lcell_comb \regFile_inst|registers[8][1]~feeder (
// Equation(s):
// \regFile_inst|registers[8][1]~feeder_combout  = ( \mux3a1_inst|Mux14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux3a1_inst|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|registers[8][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|registers[8][1]~feeder .extended_lut = "off";
defparam \regFile_inst|registers[8][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile_inst|registers[8][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y71_N34
dffeas \regFile_inst|registers[8][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile_inst|registers[8][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile_inst|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[8][1] .is_wysiwyg = "true";
defparam \regFile_inst|registers[8][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y74_N39
cyclonev_lcell_comb \regFile_inst|Mux14~2 (
// Equation(s):
// \regFile_inst|Mux14~2_combout  = ( \muxRF1|result[1]~3_combout  & ( \muxRF1|result[0]~2_combout  & ( \regFile_inst|registers[11][1]~q  ) ) ) # ( !\muxRF1|result[1]~3_combout  & ( \muxRF1|result[0]~2_combout  & ( \regFile_inst|registers[9][1]~q  ) ) ) # ( 
// \muxRF1|result[1]~3_combout  & ( !\muxRF1|result[0]~2_combout  & ( \regFile_inst|registers[10][1]~q  ) ) ) # ( !\muxRF1|result[1]~3_combout  & ( !\muxRF1|result[0]~2_combout  & ( \regFile_inst|registers[8][1]~q  ) ) )

	.dataa(!\regFile_inst|registers[8][1]~q ),
	.datab(!\regFile_inst|registers[10][1]~q ),
	.datac(!\regFile_inst|registers[11][1]~q ),
	.datad(!\regFile_inst|registers[9][1]~q ),
	.datae(!\muxRF1|result[1]~3_combout ),
	.dataf(!\muxRF1|result[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux14~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux14~2 .extended_lut = "off";
defparam \regFile_inst|Mux14~2 .lut_mask = 64'h5555333300FF0F0F;
defparam \regFile_inst|Mux14~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y74_N18
cyclonev_lcell_comb \regFile_inst|Mux14~1 (
// Equation(s):
// \regFile_inst|Mux14~1_combout  = ( \regFile_inst|registers[5][1]~q  & ( \muxRF1|result[1]~3_combout  & ( (!\muxRF1|result[0]~2_combout  & ((\regFile_inst|registers[6][1]~q ))) # (\muxRF1|result[0]~2_combout  & (\regFile_inst|registers[7][1]~q )) ) ) ) # ( 
// !\regFile_inst|registers[5][1]~q  & ( \muxRF1|result[1]~3_combout  & ( (!\muxRF1|result[0]~2_combout  & ((\regFile_inst|registers[6][1]~q ))) # (\muxRF1|result[0]~2_combout  & (\regFile_inst|registers[7][1]~q )) ) ) ) # ( \regFile_inst|registers[5][1]~q  
// & ( !\muxRF1|result[1]~3_combout  & ( (\muxRF1|result[0]~2_combout ) # (\regFile_inst|registers[4][1]~q ) ) ) ) # ( !\regFile_inst|registers[5][1]~q  & ( !\muxRF1|result[1]~3_combout  & ( (\regFile_inst|registers[4][1]~q  & !\muxRF1|result[0]~2_combout ) 
// ) ) )

	.dataa(!\regFile_inst|registers[7][1]~q ),
	.datab(!\regFile_inst|registers[6][1]~q ),
	.datac(!\regFile_inst|registers[4][1]~q ),
	.datad(!\muxRF1|result[0]~2_combout ),
	.datae(!\regFile_inst|registers[5][1]~q ),
	.dataf(!\muxRF1|result[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux14~1 .extended_lut = "off";
defparam \regFile_inst|Mux14~1 .lut_mask = 64'h0F000FFF33553355;
defparam \regFile_inst|Mux14~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y74_N15
cyclonev_lcell_comb \regFile_inst|Mux14~0 (
// Equation(s):
// \regFile_inst|Mux14~0_combout  = ( \regFile_inst|registers[3][1]~q  & ( \muxRF1|result[0]~2_combout  & ( (\muxRF1|result[1]~3_combout ) # (\regFile_inst|registers[1][1]~q ) ) ) ) # ( !\regFile_inst|registers[3][1]~q  & ( \muxRF1|result[0]~2_combout  & ( 
// (\regFile_inst|registers[1][1]~q  & !\muxRF1|result[1]~3_combout ) ) ) ) # ( \regFile_inst|registers[3][1]~q  & ( !\muxRF1|result[0]~2_combout  & ( (!\muxRF1|result[1]~3_combout  & ((\regFile_inst|registers[0][1]~q ))) # (\muxRF1|result[1]~3_combout  & 
// (\regFile_inst|registers[2][1]~q )) ) ) ) # ( !\regFile_inst|registers[3][1]~q  & ( !\muxRF1|result[0]~2_combout  & ( (!\muxRF1|result[1]~3_combout  & ((\regFile_inst|registers[0][1]~q ))) # (\muxRF1|result[1]~3_combout  & (\regFile_inst|registers[2][1]~q 
// )) ) ) )

	.dataa(!\regFile_inst|registers[2][1]~q ),
	.datab(!\regFile_inst|registers[1][1]~q ),
	.datac(!\regFile_inst|registers[0][1]~q ),
	.datad(!\muxRF1|result[1]~3_combout ),
	.datae(!\regFile_inst|registers[3][1]~q ),
	.dataf(!\muxRF1|result[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux14~0 .extended_lut = "off";
defparam \regFile_inst|Mux14~0 .lut_mask = 64'h0F550F55330033FF;
defparam \regFile_inst|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y74_N30
cyclonev_lcell_comb \regFile_inst|Mux14~3 (
// Equation(s):
// \regFile_inst|Mux14~3_combout  = ( \muxRF1|result[1]~3_combout  & ( \muxRF1|result[0]~2_combout  & ( \regFile_inst|registers[15][1]~q  ) ) ) # ( !\muxRF1|result[1]~3_combout  & ( \muxRF1|result[0]~2_combout  & ( \regFile_inst|registers[13][1]~q  ) ) ) # ( 
// \muxRF1|result[1]~3_combout  & ( !\muxRF1|result[0]~2_combout  & ( \regFile_inst|registers[14][1]~q  ) ) ) # ( !\muxRF1|result[1]~3_combout  & ( !\muxRF1|result[0]~2_combout  & ( \regFile_inst|registers[12][1]~q  ) ) )

	.dataa(!\regFile_inst|registers[15][1]~q ),
	.datab(!\regFile_inst|registers[14][1]~q ),
	.datac(!\regFile_inst|registers[12][1]~q ),
	.datad(!\regFile_inst|registers[13][1]~q ),
	.datae(!\muxRF1|result[1]~3_combout ),
	.dataf(!\muxRF1|result[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux14~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux14~3 .extended_lut = "off";
defparam \regFile_inst|Mux14~3 .lut_mask = 64'h0F0F333300FF5555;
defparam \regFile_inst|Mux14~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y74_N48
cyclonev_lcell_comb \regFile_inst|Mux14~4 (
// Equation(s):
// \regFile_inst|Mux14~4_combout  = ( \regFile_inst|Mux14~0_combout  & ( \regFile_inst|Mux14~3_combout  & ( (!\muxRF1|result[3]~1_combout  & ((!\muxRF1|result[2]~0_combout ) # ((\regFile_inst|Mux14~1_combout )))) # (\muxRF1|result[3]~1_combout  & 
// (((\regFile_inst|Mux14~2_combout )) # (\muxRF1|result[2]~0_combout ))) ) ) ) # ( !\regFile_inst|Mux14~0_combout  & ( \regFile_inst|Mux14~3_combout  & ( (!\muxRF1|result[3]~1_combout  & (\muxRF1|result[2]~0_combout  & ((\regFile_inst|Mux14~1_combout )))) # 
// (\muxRF1|result[3]~1_combout  & (((\regFile_inst|Mux14~2_combout )) # (\muxRF1|result[2]~0_combout ))) ) ) ) # ( \regFile_inst|Mux14~0_combout  & ( !\regFile_inst|Mux14~3_combout  & ( (!\muxRF1|result[3]~1_combout  & ((!\muxRF1|result[2]~0_combout ) # 
// ((\regFile_inst|Mux14~1_combout )))) # (\muxRF1|result[3]~1_combout  & (!\muxRF1|result[2]~0_combout  & (\regFile_inst|Mux14~2_combout ))) ) ) ) # ( !\regFile_inst|Mux14~0_combout  & ( !\regFile_inst|Mux14~3_combout  & ( (!\muxRF1|result[3]~1_combout  & 
// (\muxRF1|result[2]~0_combout  & ((\regFile_inst|Mux14~1_combout )))) # (\muxRF1|result[3]~1_combout  & (!\muxRF1|result[2]~0_combout  & (\regFile_inst|Mux14~2_combout ))) ) ) )

	.dataa(!\muxRF1|result[3]~1_combout ),
	.datab(!\muxRF1|result[2]~0_combout ),
	.datac(!\regFile_inst|Mux14~2_combout ),
	.datad(!\regFile_inst|Mux14~1_combout ),
	.datae(!\regFile_inst|Mux14~0_combout ),
	.dataf(!\regFile_inst|Mux14~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux14~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux14~4 .extended_lut = "off";
defparam \regFile_inst|Mux14~4 .lut_mask = 64'h04268CAE15379DBF;
defparam \regFile_inst|Mux14~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y74_N49
dffeas \regFile_inst|RD1_temp[1] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\regFile_inst|Mux14~4_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|RD1_temp [1]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|RD1_temp[1] .is_wysiwyg = "true";
defparam \regFile_inst|RD1_temp[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y72_N27
cyclonev_lcell_comb \decode|op1_reg[1]~feeder (
// Equation(s):
// \decode|op1_reg[1]~feeder_combout  = ( \regFile_inst|RD1_temp [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regFile_inst|RD1_temp [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|op1_reg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|op1_reg[1]~feeder .extended_lut = "off";
defparam \decode|op1_reg[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \decode|op1_reg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y72_N28
dffeas \decode|op1_reg[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\decode|op1_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\control_inst|mxSource~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|op1_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|op1_reg[1] .is_wysiwyg = "true";
defparam \decode|op1_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y72_N57
cyclonev_lcell_comb \alu_inst|Mux14~0 (
// Equation(s):
// \alu_inst|Mux14~0_combout  = ( \alu_inst|Add1~17_sumout  & ( \EMReg_inst|aluRes_reg[10]~0_combout  & ( \decode|op1_reg [1] ) ) ) # ( !\alu_inst|Add1~17_sumout  & ( \EMReg_inst|aluRes_reg[10]~0_combout  & ( \decode|op1_reg [1] ) ) ) # ( 
// \alu_inst|Add1~17_sumout  & ( !\EMReg_inst|aluRes_reg[10]~0_combout  & ( (\alu_inst|Add0~17_sumout ) # (\EMReg_inst|aluRes_reg[10]~1_combout ) ) ) ) # ( !\alu_inst|Add1~17_sumout  & ( !\EMReg_inst|aluRes_reg[10]~0_combout  & ( 
// (!\EMReg_inst|aluRes_reg[10]~1_combout  & \alu_inst|Add0~17_sumout ) ) ) )

	.dataa(!\EMReg_inst|aluRes_reg[10]~1_combout ),
	.datab(gnd),
	.datac(!\decode|op1_reg [1]),
	.datad(!\alu_inst|Add0~17_sumout ),
	.datae(!\alu_inst|Add1~17_sumout ),
	.dataf(!\EMReg_inst|aluRes_reg[10]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Mux14~0 .extended_lut = "off";
defparam \alu_inst|Mux14~0 .lut_mask = 64'h00AA55FF0F0F0F0F;
defparam \alu_inst|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y72_N58
dffeas \EMReg_inst|aluRes_reg[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu_inst|Mux14~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\EMReg_inst|aluRes_reg[10]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EMReg_inst|aluRes_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \EMReg_inst|aluRes_reg[1] .is_wysiwyg = "true";
defparam \EMReg_inst|aluRes_reg[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y73_N0
cyclonev_ram_block \dataMem_inst|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(\dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1692w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\vga_inst|vgapll|toggle~q ),
	.ena0(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1784w[3]~0_combout ),
	.ena1(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1784w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\EMReg_inst|op2_reg [0]}),
	.portaaddr({\EMReg_inst|aluRes_reg [12],\EMReg_inst|aluRes_reg [11],\EMReg_inst|aluRes_reg [10],\EMReg_inst|aluRes_reg [9],\EMReg_inst|aluRes_reg [8],\EMReg_inst|aluRes_reg [7],\EMReg_inst|aluRes_reg [6],\EMReg_inst|aluRes_reg [5],\EMReg_inst|aluRes_reg [4],\EMReg_inst|aluRes_reg [3],\EMReg_inst|aluRes_reg [2],
\EMReg_inst|aluRes_reg [1],\EMReg_inst|aluRes_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_inst|vgaCont|readAddress [12],\vga_inst|vgaCont|readAddress [11],\vga_inst|vgaCont|readAddress [10],\vga_inst|vgaCont|readAddress [9],\vga_inst|vgaCont|readAddress [8],\vga_inst|vgaCont|readAddress [7],\vga_inst|vgaCont|readAddress [6],\vga_inst|vgaCont|readAddress [5],
\vga_inst|vgaCont|readAddress [4],\vga_inst|vgaCont|readAddress [3],\vga_inst|vgaCont|readAddress [2],\vga_inst|vgaCont|readAddress [1],\vga_inst|vgaCont|readAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a32 .clk1_core_clock_enable = "ena1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "DataMemory:dataMem_inst|altsyncram:altsyncram_component|altsyncram_trj2:auto_generated|ALTSYNCRAM";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "dont_care";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "bidir_dual_port";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_in_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_bit_number = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_write_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y75_N0
cyclonev_ram_block \dataMem_inst|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(\dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1712w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\vga_inst|vgapll|toggle~q ),
	.ena0(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1806w[3]~0_combout ),
	.ena1(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1806w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\EMReg_inst|op2_reg [0]}),
	.portaaddr({\EMReg_inst|aluRes_reg [12],\EMReg_inst|aluRes_reg [11],\EMReg_inst|aluRes_reg [10],\EMReg_inst|aluRes_reg [9],\EMReg_inst|aluRes_reg [8],\EMReg_inst|aluRes_reg [7],\EMReg_inst|aluRes_reg [6],\EMReg_inst|aluRes_reg [5],\EMReg_inst|aluRes_reg [4],\EMReg_inst|aluRes_reg [3],\EMReg_inst|aluRes_reg [2],
\EMReg_inst|aluRes_reg [1],\EMReg_inst|aluRes_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_inst|vgaCont|readAddress [12],\vga_inst|vgaCont|readAddress [11],\vga_inst|vgaCont|readAddress [10],\vga_inst|vgaCont|readAddress [9],\vga_inst|vgaCont|readAddress [8],\vga_inst|vgaCont|readAddress [7],\vga_inst|vgaCont|readAddress [6],\vga_inst|vgaCont|readAddress [5],
\vga_inst|vgaCont|readAddress [4],\vga_inst|vgaCont|readAddress [3],\vga_inst|vgaCont|readAddress [2],\vga_inst|vgaCont|readAddress [1],\vga_inst|vgaCont|readAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a48 .clk1_core_clock_enable = "ena1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "DataMemory:dataMem_inst|altsyncram:altsyncram_component|altsyncram_trj2:auto_generated|ALTSYNCRAM";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "dont_care";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "bidir_dual_port";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_in_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_first_bit_number = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_write_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y67_N0
cyclonev_ram_block \dataMem_inst|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(\dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1722w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\vga_inst|vgapll|toggle~q ),
	.ena0(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1817w[3]~0_combout ),
	.ena1(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1817w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\EMReg_inst|op2_reg [0]}),
	.portaaddr({\EMReg_inst|aluRes_reg [12],\EMReg_inst|aluRes_reg [11],\EMReg_inst|aluRes_reg [10],\EMReg_inst|aluRes_reg [9],\EMReg_inst|aluRes_reg [8],\EMReg_inst|aluRes_reg [7],\EMReg_inst|aluRes_reg [6],\EMReg_inst|aluRes_reg [5],\EMReg_inst|aluRes_reg [4],\EMReg_inst|aluRes_reg [3],\EMReg_inst|aluRes_reg [2],
\EMReg_inst|aluRes_reg [1],\EMReg_inst|aluRes_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_inst|vgaCont|readAddress [12],\vga_inst|vgaCont|readAddress [11],\vga_inst|vgaCont|readAddress [10],\vga_inst|vgaCont|readAddress [9],\vga_inst|vgaCont|readAddress [8],\vga_inst|vgaCont|readAddress [7],\vga_inst|vgaCont|readAddress [6],\vga_inst|vgaCont|readAddress [5],
\vga_inst|vgaCont|readAddress [4],\vga_inst|vgaCont|readAddress [3],\vga_inst|vgaCont|readAddress [2],\vga_inst|vgaCont|readAddress [1],\vga_inst|vgaCont|readAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a56 .clk1_core_clock_enable = "ena1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "DataMemory:dataMem_inst|altsyncram:altsyncram_component|altsyncram_trj2:auto_generated|ALTSYNCRAM";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "dont_care";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "bidir_dual_port";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_in_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_first_bit_number = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_write_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y69_N0
cyclonev_ram_block \dataMem_inst|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(\dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1702w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\vga_inst|vgapll|toggle~q ),
	.ena0(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1795w[3]~0_combout ),
	.ena1(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1795w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\EMReg_inst|op2_reg [0]}),
	.portaaddr({\EMReg_inst|aluRes_reg [12],\EMReg_inst|aluRes_reg [11],\EMReg_inst|aluRes_reg [10],\EMReg_inst|aluRes_reg [9],\EMReg_inst|aluRes_reg [8],\EMReg_inst|aluRes_reg [7],\EMReg_inst|aluRes_reg [6],\EMReg_inst|aluRes_reg [5],\EMReg_inst|aluRes_reg [4],\EMReg_inst|aluRes_reg [3],\EMReg_inst|aluRes_reg [2],
\EMReg_inst|aluRes_reg [1],\EMReg_inst|aluRes_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_inst|vgaCont|readAddress [12],\vga_inst|vgaCont|readAddress [11],\vga_inst|vgaCont|readAddress [10],\vga_inst|vgaCont|readAddress [9],\vga_inst|vgaCont|readAddress [8],\vga_inst|vgaCont|readAddress [7],\vga_inst|vgaCont|readAddress [6],\vga_inst|vgaCont|readAddress [5],
\vga_inst|vgaCont|readAddress [4],\vga_inst|vgaCont|readAddress [3],\vga_inst|vgaCont|readAddress [2],\vga_inst|vgaCont|readAddress [1],\vga_inst|vgaCont|readAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a40 .clk1_core_clock_enable = "ena1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "DataMemory:dataMem_inst|altsyncram:altsyncram_component|altsyncram_trj2:auto_generated|ALTSYNCRAM";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "dont_care";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "bidir_dual_port";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_in_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_first_bit_number = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_write_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X33_Y71_N48
cyclonev_lcell_comb \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0 (
// Equation(s):
// \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout  = ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout  & ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout  & ( 
// ((!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\dataMem_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout )) # (\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\dataMem_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout )))) # (\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0]) ) ) ) # ( !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout  & ( 
// \dataMem_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout  & ( (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0])) # 
// (\dataMem_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout ))) # (\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// \dataMem_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout )))) ) ) ) # ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout  & ( !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout  & 
// ( (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\dataMem_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout  & (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0]))) # 
// (\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\dataMem_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout ) # (\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) ) # ( 
// !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout  & ( !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout  & ( (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\dataMem_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout )) # (\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\dataMem_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout ))))) ) ) )

	.dataa(!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.datac(!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout ),
	.datae(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout ),
	.dataf(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0 .lut_mask = 64'h207025752A7A2F7F;
defparam \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y71_N0
cyclonev_ram_block \dataMem_inst|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1662w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\vga_inst|vgapll|toggle~q ),
	.ena0(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1751w[3]~0_combout ),
	.ena1(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1751w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\EMReg_inst|op2_reg [0]}),
	.portaaddr({\EMReg_inst|aluRes_reg [12],\EMReg_inst|aluRes_reg [11],\EMReg_inst|aluRes_reg [10],\EMReg_inst|aluRes_reg [9],\EMReg_inst|aluRes_reg [8],\EMReg_inst|aluRes_reg [7],\EMReg_inst|aluRes_reg [6],\EMReg_inst|aluRes_reg [5],\EMReg_inst|aluRes_reg [4],\EMReg_inst|aluRes_reg [3],\EMReg_inst|aluRes_reg [2],
\EMReg_inst|aluRes_reg [1],\EMReg_inst|aluRes_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_inst|vgaCont|readAddress [12],\vga_inst|vgaCont|readAddress [11],\vga_inst|vgaCont|readAddress [10],\vga_inst|vgaCont|readAddress [9],\vga_inst|vgaCont|readAddress [8],\vga_inst|vgaCont|readAddress [7],\vga_inst|vgaCont|readAddress [6],\vga_inst|vgaCont|readAddress [5],
\vga_inst|vgaCont|readAddress [4],\vga_inst|vgaCont|readAddress [3],\vga_inst|vgaCont|readAddress [2],\vga_inst|vgaCont|readAddress [1],\vga_inst|vgaCont|readAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "DataMemory:dataMem_inst|altsyncram:altsyncram_component|altsyncram_trj2:auto_generated|ALTSYNCRAM";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "bidir_dual_port";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_in_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_bit_number = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_write_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y77_N0
cyclonev_ram_block \dataMem_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1645w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\vga_inst|vgapll|toggle~q ),
	.ena0(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1733w [3]),
	.ena1(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1733w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\EMReg_inst|op2_reg [0]}),
	.portaaddr({\EMReg_inst|aluRes_reg [12],\EMReg_inst|aluRes_reg [11],\EMReg_inst|aluRes_reg [10],\EMReg_inst|aluRes_reg [9],\EMReg_inst|aluRes_reg [8],\EMReg_inst|aluRes_reg [7],\EMReg_inst|aluRes_reg [6],\EMReg_inst|aluRes_reg [5],\EMReg_inst|aluRes_reg [4],\EMReg_inst|aluRes_reg [3],\EMReg_inst|aluRes_reg [2],
\EMReg_inst|aluRes_reg [1],\EMReg_inst|aluRes_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_inst|vgaCont|readAddress [12],\vga_inst|vgaCont|readAddress [11],\vga_inst|vgaCont|readAddress [10],\vga_inst|vgaCont|readAddress [9],\vga_inst|vgaCont|readAddress [8],\vga_inst|vgaCont|readAddress [7],\vga_inst|vgaCont|readAddress [6],\vga_inst|vgaCont|readAddress [5],
\vga_inst|vgaCont|readAddress [4],\vga_inst|vgaCont|readAddress [3],\vga_inst|vgaCont|readAddress [2],\vga_inst|vgaCont|readAddress [1],\vga_inst|vgaCont|readAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "DataMemory:dataMem_inst|altsyncram:altsyncram_component|altsyncram_trj2:auto_generated|ALTSYNCRAM";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "bidir_dual_port";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_in_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_write_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y76_N0
cyclonev_ram_block \dataMem_inst|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1672w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\vga_inst|vgapll|toggle~q ),
	.ena0(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1762w[3]~0_combout ),
	.ena1(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1762w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\EMReg_inst|op2_reg [0]}),
	.portaaddr({\EMReg_inst|aluRes_reg [12],\EMReg_inst|aluRes_reg [11],\EMReg_inst|aluRes_reg [10],\EMReg_inst|aluRes_reg [9],\EMReg_inst|aluRes_reg [8],\EMReg_inst|aluRes_reg [7],\EMReg_inst|aluRes_reg [6],\EMReg_inst|aluRes_reg [5],\EMReg_inst|aluRes_reg [4],\EMReg_inst|aluRes_reg [3],\EMReg_inst|aluRes_reg [2],
\EMReg_inst|aluRes_reg [1],\EMReg_inst|aluRes_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_inst|vgaCont|readAddress [12],\vga_inst|vgaCont|readAddress [11],\vga_inst|vgaCont|readAddress [10],\vga_inst|vgaCont|readAddress [9],\vga_inst|vgaCont|readAddress [8],\vga_inst|vgaCont|readAddress [7],\vga_inst|vgaCont|readAddress [6],\vga_inst|vgaCont|readAddress [5],
\vga_inst|vgaCont|readAddress [4],\vga_inst|vgaCont|readAddress [3],\vga_inst|vgaCont|readAddress [2],\vga_inst|vgaCont|readAddress [1],\vga_inst|vgaCont|readAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "DataMemory:dataMem_inst|altsyncram:altsyncram_component|altsyncram_trj2:auto_generated|ALTSYNCRAM";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "bidir_dual_port";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_in_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_bit_number = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_write_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y72_N0
cyclonev_ram_block \dataMem_inst|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1682w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\vga_inst|vgapll|toggle~q ),
	.ena0(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1773w[3]~0_combout ),
	.ena1(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1773w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\EMReg_inst|op2_reg [0]}),
	.portaaddr({\EMReg_inst|aluRes_reg [12],\EMReg_inst|aluRes_reg [11],\EMReg_inst|aluRes_reg [10],\EMReg_inst|aluRes_reg [9],\EMReg_inst|aluRes_reg [8],\EMReg_inst|aluRes_reg [7],\EMReg_inst|aluRes_reg [6],\EMReg_inst|aluRes_reg [5],\EMReg_inst|aluRes_reg [4],\EMReg_inst|aluRes_reg [3],\EMReg_inst|aluRes_reg [2],
\EMReg_inst|aluRes_reg [1],\EMReg_inst|aluRes_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_inst|vgaCont|readAddress [12],\vga_inst|vgaCont|readAddress [11],\vga_inst|vgaCont|readAddress [10],\vga_inst|vgaCont|readAddress [9],\vga_inst|vgaCont|readAddress [8],\vga_inst|vgaCont|readAddress [7],\vga_inst|vgaCont|readAddress [6],\vga_inst|vgaCont|readAddress [5],
\vga_inst|vgaCont|readAddress [4],\vga_inst|vgaCont|readAddress [3],\vga_inst|vgaCont|readAddress [2],\vga_inst|vgaCont|readAddress [1],\vga_inst|vgaCont|readAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "DataMemory:dataMem_inst|altsyncram:altsyncram_component|altsyncram_trj2:auto_generated|ALTSYNCRAM";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "bidir_dual_port";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_in_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_bit_number = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_write_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y71_N42
cyclonev_lcell_comb \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~1 (
// Equation(s):
// \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~1_combout  = ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( 
// ((!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\dataMem_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ))) # (\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\dataMem_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ))) # (\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( 
// \dataMem_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\dataMem_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout  & 
// !\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # (\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1])) # 
// (\dataMem_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ))) ) ) ) # ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( 
// (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1]) # (\dataMem_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout )))) # 
// (\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\dataMem_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ((!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( 
// !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\dataMem_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ))) # (\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\dataMem_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout )))) ) ) )

	.dataa(!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datac(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datad(!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datae(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.dataf(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~1 .extended_lut = "off";
defparam \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~1 .lut_mask = 64'h1B001BAA1B551BFF;
defparam \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y74_N51
cyclonev_lcell_comb \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2 (
// Equation(s):
// \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout  = ( \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~1_combout  & ( (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [2]) # 
// (\dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout ) ) ) # ( !\dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~1_combout  & ( 
// (\dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout  & \dataMem_inst|altsyncram_component|auto_generated|address_reg_a [2]) ) )

	.dataa(!\dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datae(gnd),
	.dataf(!\dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2 .extended_lut = "off";
defparam \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2 .lut_mask = 64'h00550055FF55FF55;
defparam \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y74_N53
dffeas \memory|readData_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|readData_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|readData_reg[0] .is_wysiwyg = "true";
defparam \memory|readData_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y74_N3
cyclonev_lcell_comb \mux3a1_inst|Mux15~0 (
// Equation(s):
// \mux3a1_inst|Mux15~0_combout  = ( \memory|readData_reg [0] & ( (\memory|aluRes_reg [0]) # (\memory|resultSrc_reg [0]) ) ) # ( !\memory|readData_reg [0] & ( (!\memory|resultSrc_reg [0] & \memory|aluRes_reg [0]) ) )

	.dataa(gnd),
	.datab(!\memory|resultSrc_reg [0]),
	.datac(gnd),
	.datad(!\memory|aluRes_reg [0]),
	.datae(gnd),
	.dataf(!\memory|readData_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux3a1_inst|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux3a1_inst|Mux15~0 .extended_lut = "off";
defparam \mux3a1_inst|Mux15~0 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \mux3a1_inst|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y72_N13
dffeas \regFile_inst|registers[2][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux15~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[2][0] .is_wysiwyg = "true";
defparam \regFile_inst|registers[2][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y75_N36
cyclonev_lcell_comb \regFile_inst|Mux15~2 (
// Equation(s):
// \regFile_inst|Mux15~2_combout  = ( \regFile_inst|registers[14][0]~q  & ( \muxRF1|result[2]~0_combout  & ( (\muxRF1|result[3]~1_combout ) # (\regFile_inst|registers[6][0]~q ) ) ) ) # ( !\regFile_inst|registers[14][0]~q  & ( \muxRF1|result[2]~0_combout  & ( 
// (\regFile_inst|registers[6][0]~q  & !\muxRF1|result[3]~1_combout ) ) ) ) # ( \regFile_inst|registers[14][0]~q  & ( !\muxRF1|result[2]~0_combout  & ( (!\muxRF1|result[3]~1_combout  & (\regFile_inst|registers[2][0]~q )) # (\muxRF1|result[3]~1_combout  & 
// ((\regFile_inst|registers[10][0]~q ))) ) ) ) # ( !\regFile_inst|registers[14][0]~q  & ( !\muxRF1|result[2]~0_combout  & ( (!\muxRF1|result[3]~1_combout  & (\regFile_inst|registers[2][0]~q )) # (\muxRF1|result[3]~1_combout  & 
// ((\regFile_inst|registers[10][0]~q ))) ) ) )

	.dataa(!\regFile_inst|registers[2][0]~q ),
	.datab(!\regFile_inst|registers[6][0]~q ),
	.datac(!\regFile_inst|registers[10][0]~q ),
	.datad(!\muxRF1|result[3]~1_combout ),
	.datae(!\regFile_inst|registers[14][0]~q ),
	.dataf(!\muxRF1|result[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux15~2 .extended_lut = "off";
defparam \regFile_inst|Mux15~2 .lut_mask = 64'h550F550F330033FF;
defparam \regFile_inst|Mux15~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y74_N29
dffeas \regFile_inst|registers[7][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux15~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[7][0] .is_wysiwyg = "true";
defparam \regFile_inst|registers[7][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y75_N30
cyclonev_lcell_comb \regFile_inst|Mux15~3 (
// Equation(s):
// \regFile_inst|Mux15~3_combout  = ( \regFile_inst|registers[15][0]~q  & ( \muxRF1|result[2]~0_combout  & ( (\muxRF1|result[3]~1_combout ) # (\regFile_inst|registers[7][0]~q ) ) ) ) # ( !\regFile_inst|registers[15][0]~q  & ( \muxRF1|result[2]~0_combout  & ( 
// (\regFile_inst|registers[7][0]~q  & !\muxRF1|result[3]~1_combout ) ) ) ) # ( \regFile_inst|registers[15][0]~q  & ( !\muxRF1|result[2]~0_combout  & ( (!\muxRF1|result[3]~1_combout  & ((\regFile_inst|registers[3][0]~q ))) # (\muxRF1|result[3]~1_combout  & 
// (\regFile_inst|registers[11][0]~q )) ) ) ) # ( !\regFile_inst|registers[15][0]~q  & ( !\muxRF1|result[2]~0_combout  & ( (!\muxRF1|result[3]~1_combout  & ((\regFile_inst|registers[3][0]~q ))) # (\muxRF1|result[3]~1_combout  & 
// (\regFile_inst|registers[11][0]~q )) ) ) )

	.dataa(!\regFile_inst|registers[11][0]~q ),
	.datab(!\regFile_inst|registers[3][0]~q ),
	.datac(!\regFile_inst|registers[7][0]~q ),
	.datad(!\muxRF1|result[3]~1_combout ),
	.datae(!\regFile_inst|registers[15][0]~q ),
	.dataf(!\muxRF1|result[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux15~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux15~3 .extended_lut = "off";
defparam \regFile_inst|Mux15~3 .lut_mask = 64'h335533550F000FFF;
defparam \regFile_inst|Mux15~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y74_N54
cyclonev_lcell_comb \regFile_inst|Mux15~1 (
// Equation(s):
// \regFile_inst|Mux15~1_combout  = ( \regFile_inst|registers[5][0]~q  & ( \regFile_inst|registers[13][0]~q  & ( ((!\muxRF1|result[3]~1_combout  & (\regFile_inst|registers[1][0]~q )) # (\muxRF1|result[3]~1_combout  & ((\regFile_inst|registers[9][0]~q )))) # 
// (\muxRF1|result[2]~0_combout ) ) ) ) # ( !\regFile_inst|registers[5][0]~q  & ( \regFile_inst|registers[13][0]~q  & ( (!\muxRF1|result[2]~0_combout  & ((!\muxRF1|result[3]~1_combout  & (\regFile_inst|registers[1][0]~q )) # (\muxRF1|result[3]~1_combout  & 
// ((\regFile_inst|registers[9][0]~q ))))) # (\muxRF1|result[2]~0_combout  & (((\muxRF1|result[3]~1_combout )))) ) ) ) # ( \regFile_inst|registers[5][0]~q  & ( !\regFile_inst|registers[13][0]~q  & ( (!\muxRF1|result[2]~0_combout  & 
// ((!\muxRF1|result[3]~1_combout  & (\regFile_inst|registers[1][0]~q )) # (\muxRF1|result[3]~1_combout  & ((\regFile_inst|registers[9][0]~q ))))) # (\muxRF1|result[2]~0_combout  & (((!\muxRF1|result[3]~1_combout )))) ) ) ) # ( 
// !\regFile_inst|registers[5][0]~q  & ( !\regFile_inst|registers[13][0]~q  & ( (!\muxRF1|result[2]~0_combout  & ((!\muxRF1|result[3]~1_combout  & (\regFile_inst|registers[1][0]~q )) # (\muxRF1|result[3]~1_combout  & ((\regFile_inst|registers[9][0]~q ))))) ) 
// ) )

	.dataa(!\regFile_inst|registers[1][0]~q ),
	.datab(!\muxRF1|result[2]~0_combout ),
	.datac(!\muxRF1|result[3]~1_combout ),
	.datad(!\regFile_inst|registers[9][0]~q ),
	.datae(!\regFile_inst|registers[5][0]~q ),
	.dataf(!\regFile_inst|registers[13][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux15~1 .extended_lut = "off";
defparam \regFile_inst|Mux15~1 .lut_mask = 64'h404C707C434F737F;
defparam \regFile_inst|Mux15~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y75_N1
dffeas \regFile_inst|registers[4][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux15~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[4][0] .is_wysiwyg = "true";
defparam \regFile_inst|registers[4][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y75_N21
cyclonev_lcell_comb \regFile_inst|Mux15~0 (
// Equation(s):
// \regFile_inst|Mux15~0_combout  = ( \regFile_inst|registers[0][0]~q  & ( \muxRF1|result[2]~0_combout  & ( (!\muxRF1|result[3]~1_combout  & ((\regFile_inst|registers[4][0]~q ))) # (\muxRF1|result[3]~1_combout  & (\regFile_inst|registers[12][0]~q )) ) ) ) # 
// ( !\regFile_inst|registers[0][0]~q  & ( \muxRF1|result[2]~0_combout  & ( (!\muxRF1|result[3]~1_combout  & ((\regFile_inst|registers[4][0]~q ))) # (\muxRF1|result[3]~1_combout  & (\regFile_inst|registers[12][0]~q )) ) ) ) # ( 
// \regFile_inst|registers[0][0]~q  & ( !\muxRF1|result[2]~0_combout  & ( (!\muxRF1|result[3]~1_combout ) # (\regFile_inst|registers[8][0]~q ) ) ) ) # ( !\regFile_inst|registers[0][0]~q  & ( !\muxRF1|result[2]~0_combout  & ( (\muxRF1|result[3]~1_combout  & 
// \regFile_inst|registers[8][0]~q ) ) ) )

	.dataa(!\regFile_inst|registers[12][0]~q ),
	.datab(!\regFile_inst|registers[4][0]~q ),
	.datac(!\muxRF1|result[3]~1_combout ),
	.datad(!\regFile_inst|registers[8][0]~q ),
	.datae(!\regFile_inst|registers[0][0]~q ),
	.dataf(!\muxRF1|result[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux15~0 .extended_lut = "off";
defparam \regFile_inst|Mux15~0 .lut_mask = 64'h000FF0FF35353535;
defparam \regFile_inst|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y75_N54
cyclonev_lcell_comb \regFile_inst|Mux15~4 (
// Equation(s):
// \regFile_inst|Mux15~4_combout  = ( \regFile_inst|Mux15~1_combout  & ( \regFile_inst|Mux15~0_combout  & ( (!\muxRF1|result[1]~3_combout ) # ((!\muxRF1|result[0]~2_combout  & (\regFile_inst|Mux15~2_combout )) # (\muxRF1|result[0]~2_combout  & 
// ((\regFile_inst|Mux15~3_combout )))) ) ) ) # ( !\regFile_inst|Mux15~1_combout  & ( \regFile_inst|Mux15~0_combout  & ( (!\muxRF1|result[0]~2_combout  & ((!\muxRF1|result[1]~3_combout ) # ((\regFile_inst|Mux15~2_combout )))) # (\muxRF1|result[0]~2_combout  
// & (\muxRF1|result[1]~3_combout  & ((\regFile_inst|Mux15~3_combout )))) ) ) ) # ( \regFile_inst|Mux15~1_combout  & ( !\regFile_inst|Mux15~0_combout  & ( (!\muxRF1|result[0]~2_combout  & (\muxRF1|result[1]~3_combout  & (\regFile_inst|Mux15~2_combout ))) # 
// (\muxRF1|result[0]~2_combout  & ((!\muxRF1|result[1]~3_combout ) # ((\regFile_inst|Mux15~3_combout )))) ) ) ) # ( !\regFile_inst|Mux15~1_combout  & ( !\regFile_inst|Mux15~0_combout  & ( (\muxRF1|result[1]~3_combout  & ((!\muxRF1|result[0]~2_combout  & 
// (\regFile_inst|Mux15~2_combout )) # (\muxRF1|result[0]~2_combout  & ((\regFile_inst|Mux15~3_combout ))))) ) ) )

	.dataa(!\muxRF1|result[0]~2_combout ),
	.datab(!\muxRF1|result[1]~3_combout ),
	.datac(!\regFile_inst|Mux15~2_combout ),
	.datad(!\regFile_inst|Mux15~3_combout ),
	.datae(!\regFile_inst|Mux15~1_combout ),
	.dataf(!\regFile_inst|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux15~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux15~4 .extended_lut = "off";
defparam \regFile_inst|Mux15~4 .lut_mask = 64'h021346578A9BCEDF;
defparam \regFile_inst|Mux15~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y75_N55
dffeas \regFile_inst|RD1_temp[0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\regFile_inst|Mux15~4_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|RD1_temp [0]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|RD1_temp[0] .is_wysiwyg = "true";
defparam \regFile_inst|RD1_temp[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y72_N6
cyclonev_lcell_comb \decode|op1_reg[0]~feeder (
// Equation(s):
// \decode|op1_reg[0]~feeder_combout  = ( \regFile_inst|RD1_temp [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regFile_inst|RD1_temp [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|op1_reg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|op1_reg[0]~feeder .extended_lut = "off";
defparam \decode|op1_reg[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \decode|op1_reg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y72_N7
dffeas \decode|op1_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\decode|op1_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\control_inst|mxSource~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|op1_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|op1_reg[0] .is_wysiwyg = "true";
defparam \decode|op1_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y72_N12
cyclonev_lcell_comb \alu_inst|Mux15~1 (
// Equation(s):
// \alu_inst|Mux15~1_combout  = ( !\decode|aluControl[1]~DUPLICATE_q  & ( (\decode|aluControl[3]~DUPLICATE_q  & (!\decode|aluControl [2] & \decode|op1_reg [0])) ) )

	.dataa(!\decode|aluControl[3]~DUPLICATE_q ),
	.datab(!\decode|aluControl [2]),
	.datac(!\decode|op1_reg [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\decode|aluControl[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|Mux15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Mux15~1 .extended_lut = "off";
defparam \alu_inst|Mux15~1 .lut_mask = 64'h0404040400000000;
defparam \alu_inst|Mux15~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y72_N53
dffeas \decode|op1_reg[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\regFile_inst|RD1_temp [4]),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\control_inst|mxSource~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|op1_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|op1_reg[4] .is_wysiwyg = "true";
defparam \decode|op1_reg[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y72_N48
cyclonev_lcell_comb \alu_inst|WideOr0~0 (
// Equation(s):
// \alu_inst|WideOr0~0_combout  = ( !\decode|op1_reg [14] & ( (!\decode|op1_reg [2] & (!\decode|op1_reg [4] & !\decode|op1_reg [1])) ) )

	.dataa(gnd),
	.datab(!\decode|op1_reg [2]),
	.datac(!\decode|op1_reg [4]),
	.datad(!\decode|op1_reg [1]),
	.datae(!\decode|op1_reg [14]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|WideOr0~0 .extended_lut = "off";
defparam \alu_inst|WideOr0~0 .lut_mask = 64'hC0000000C0000000;
defparam \alu_inst|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y72_N17
dffeas \decode|op1_reg[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\decode|op1_reg[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\control_inst|mxSource~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|op1_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|op1_reg[11] .is_wysiwyg = "true";
defparam \decode|op1_reg[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y72_N36
cyclonev_lcell_comb \alu_inst|WideOr0~1 (
// Equation(s):
// \alu_inst|WideOr0~1_combout  = ( !\decode|op1_reg [5] & ( !\decode|op1_reg [11] & ( (!\decode|op1_reg [8] & (!\decode|op1_reg [9] & !\decode|op1_reg [10])) ) ) )

	.dataa(gnd),
	.datab(!\decode|op1_reg [8]),
	.datac(!\decode|op1_reg [9]),
	.datad(!\decode|op1_reg [10]),
	.datae(!\decode|op1_reg [5]),
	.dataf(!\decode|op1_reg [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|WideOr0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|WideOr0~1 .extended_lut = "off";
defparam \alu_inst|WideOr0~1 .lut_mask = 64'hC000000000000000;
defparam \alu_inst|WideOr0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y72_N11
dffeas \decode|op1_reg[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\decode|op1_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\control_inst|mxSource~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|op1_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|op1_reg[6] .is_wysiwyg = "true";
defparam \decode|op1_reg[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y72_N30
cyclonev_lcell_comb \alu_inst|WideOr0~2 (
// Equation(s):
// \alu_inst|WideOr0~2_combout  = ( !\decode|op1_reg [13] & ( !\decode|op1_reg [15] & ( (!\decode|op1_reg [0] & (!\decode|op1_reg [3] & !\decode|op1_reg [6])) ) ) )

	.dataa(!\decode|op1_reg [0]),
	.datab(!\decode|op1_reg [3]),
	.datac(gnd),
	.datad(!\decode|op1_reg [6]),
	.datae(!\decode|op1_reg [13]),
	.dataf(!\decode|op1_reg [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|WideOr0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|WideOr0~2 .extended_lut = "off";
defparam \alu_inst|WideOr0~2 .lut_mask = 64'h8800000000000000;
defparam \alu_inst|WideOr0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y72_N3
cyclonev_lcell_comb \alu_inst|WideOr0 (
// Equation(s):
// \alu_inst|WideOr0~combout  = ( \alu_inst|WideOr0~1_combout  & ( \alu_inst|WideOr0~2_combout  & ( ((!\alu_inst|WideOr0~0_combout ) # (\decode|op1_reg [12])) # (\decode|op1_reg [7]) ) ) ) # ( !\alu_inst|WideOr0~1_combout  & ( \alu_inst|WideOr0~2_combout  ) 
// ) # ( \alu_inst|WideOr0~1_combout  & ( !\alu_inst|WideOr0~2_combout  ) ) # ( !\alu_inst|WideOr0~1_combout  & ( !\alu_inst|WideOr0~2_combout  ) )

	.dataa(!\decode|op1_reg [7]),
	.datab(gnd),
	.datac(!\decode|op1_reg [12]),
	.datad(!\alu_inst|WideOr0~0_combout ),
	.datae(!\alu_inst|WideOr0~1_combout ),
	.dataf(!\alu_inst|WideOr0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|WideOr0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|WideOr0 .extended_lut = "off";
defparam \alu_inst|WideOr0 .lut_mask = 64'hFFFFFFFFFFFFFF5F;
defparam \alu_inst|WideOr0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y72_N6
cyclonev_lcell_comb \alu_inst|WideOr1~3 (
// Equation(s):
// \alu_inst|WideOr1~3_combout  = ( !\decode|ext_reg [1] & ( !\decode|ext_reg [2] & ( (!\decode|ext_reg [5] & (!\decode|ext_reg [4] & (!\decode|ext_reg [6] & !\decode|ext_reg [3]))) ) ) )

	.dataa(!\decode|ext_reg [5]),
	.datab(!\decode|ext_reg [4]),
	.datac(!\decode|ext_reg [6]),
	.datad(!\decode|ext_reg [3]),
	.datae(!\decode|ext_reg [1]),
	.dataf(!\decode|ext_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|WideOr1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|WideOr1~3 .extended_lut = "off";
defparam \alu_inst|WideOr1~3 .lut_mask = 64'h8000000000000000;
defparam \alu_inst|WideOr1~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y72_N2
dffeas \decode|op2_reg[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\decode|op2_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|op2_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|op2_reg[4] .is_wysiwyg = "true";
defparam \decode|op2_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y72_N53
dffeas \decode|op2_reg[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\decode|op2_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|op2_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|op2_reg[7] .is_wysiwyg = "true";
defparam \decode|op2_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y72_N50
dffeas \decode|op2_reg[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\decode|op2_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|op2_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|op2_reg[8] .is_wysiwyg = "true";
defparam \decode|op2_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y72_N36
cyclonev_lcell_comb \alu_inst|WideOr1~2 (
// Equation(s):
// \alu_inst|WideOr1~2_combout  = ( !\decode|op2_reg [5] & ( !\decode|op2_reg [8] & ( (!\decode|op2_reg [4] & (!\decode|op2_reg [9] & (!\decode|op2_reg [7] & !\decode|op2_reg [6]))) ) ) )

	.dataa(!\decode|op2_reg [4]),
	.datab(!\decode|op2_reg [9]),
	.datac(!\decode|op2_reg [7]),
	.datad(!\decode|op2_reg [6]),
	.datae(!\decode|op2_reg [5]),
	.dataf(!\decode|op2_reg [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|WideOr1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|WideOr1~2 .extended_lut = "off";
defparam \alu_inst|WideOr1~2 .lut_mask = 64'h8000000000000000;
defparam \alu_inst|WideOr1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y72_N12
cyclonev_lcell_comb \alu_inst|WideOr1~0 (
// Equation(s):
// \alu_inst|WideOr1~0_combout  = ( !\decode|op2_reg [1] & ( !\decode|op2_reg [3] & ( (!\decode|op2_reg [2] & !\decode|op2_reg [0]) ) ) )

	.dataa(gnd),
	.datab(!\decode|op2_reg [2]),
	.datac(!\decode|op2_reg [0]),
	.datad(gnd),
	.datae(!\decode|op2_reg [1]),
	.dataf(!\decode|op2_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|WideOr1~0 .extended_lut = "off";
defparam \alu_inst|WideOr1~0 .lut_mask = 64'hC0C0000000000000;
defparam \alu_inst|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y72_N29
dffeas \decode|op2_reg[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\regFile_inst|RD2_temp [13]),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|op2_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|op2_reg[13] .is_wysiwyg = "true";
defparam \decode|op2_reg[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y72_N44
dffeas \decode|op2_reg[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\decode|op2_reg[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|op2_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|op2_reg[10] .is_wysiwyg = "true";
defparam \decode|op2_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y72_N33
cyclonev_lcell_comb \alu_inst|WideOr1~1 (
// Equation(s):
// \alu_inst|WideOr1~1_combout  = ( !\decode|op2_reg [15] & ( !\decode|op2_reg [12] & ( (!\decode|op2_reg [13] & (!\decode|op2_reg [10] & (!\decode|op2_reg [11] & !\decode|op2_reg [14]))) ) ) )

	.dataa(!\decode|op2_reg [13]),
	.datab(!\decode|op2_reg [10]),
	.datac(!\decode|op2_reg [11]),
	.datad(!\decode|op2_reg [14]),
	.datae(!\decode|op2_reg [15]),
	.dataf(!\decode|op2_reg [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|WideOr1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|WideOr1~1 .extended_lut = "off";
defparam \alu_inst|WideOr1~1 .lut_mask = 64'h8000000000000000;
defparam \alu_inst|WideOr1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y72_N54
cyclonev_lcell_comb \alu_inst|WideOr1~4 (
// Equation(s):
// \alu_inst|WideOr1~4_combout  = ( \decode|ext_reg [0] & ( \alu_inst|WideOr1~1_combout  & ( ((!\alu_inst|WideOr1~2_combout ) # (!\alu_inst|WideOr1~0_combout )) # (\decode|aluSrc~q ) ) ) ) # ( !\decode|ext_reg [0] & ( \alu_inst|WideOr1~1_combout  & ( 
// (!\decode|aluSrc~q  & (((!\alu_inst|WideOr1~2_combout ) # (!\alu_inst|WideOr1~0_combout )))) # (\decode|aluSrc~q  & (!\alu_inst|WideOr1~3_combout )) ) ) ) # ( \decode|ext_reg [0] & ( !\alu_inst|WideOr1~1_combout  ) ) # ( !\decode|ext_reg [0] & ( 
// !\alu_inst|WideOr1~1_combout  & ( (!\decode|aluSrc~q ) # (!\alu_inst|WideOr1~3_combout ) ) ) )

	.dataa(!\decode|aluSrc~q ),
	.datab(!\alu_inst|WideOr1~3_combout ),
	.datac(!\alu_inst|WideOr1~2_combout ),
	.datad(!\alu_inst|WideOr1~0_combout ),
	.datae(!\decode|ext_reg [0]),
	.dataf(!\alu_inst|WideOr1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|WideOr1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|WideOr1~4 .extended_lut = "off";
defparam \alu_inst|WideOr1~4 .lut_mask = 64'hEEEEFFFFEEE4FFF5;
defparam \alu_inst|WideOr1~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y72_N24
cyclonev_lcell_comb \alu_inst|Mux15~6 (
// Equation(s):
// \alu_inst|Mux15~6_combout  = ( !\decode|aluControl [2] & ( (\decode|aluControl[1]~DUPLICATE_q  & (\decode|aluControl[0]~DUPLICATE_q  & (!\decode|aluControl[3]~DUPLICATE_q  & ((\alu_inst|WideOr1~4_combout ) # (\alu_inst|WideOr0~combout ))))) ) ) # ( 
// \decode|aluControl [2] & ( ((\decode|aluControl[1]~DUPLICATE_q  & (\decode|op1_reg [0] & (\decode|aluControl[0]~DUPLICATE_q  & !\decode|aluControl[3]~DUPLICATE_q )))) ) )

	.dataa(!\alu_inst|WideOr0~combout ),
	.datab(!\decode|aluControl[1]~DUPLICATE_q ),
	.datac(!\decode|op1_reg [0]),
	.datad(!\decode|aluControl[0]~DUPLICATE_q ),
	.datae(!\decode|aluControl [2]),
	.dataf(!\decode|aluControl[3]~DUPLICATE_q ),
	.datag(!\alu_inst|WideOr1~4_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|Mux15~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Mux15~6 .extended_lut = "on";
defparam \alu_inst|Mux15~6 .lut_mask = 64'h0013000300000000;
defparam \alu_inst|Mux15~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y72_N36
cyclonev_lcell_comb \alu_inst|Mux15~0 (
// Equation(s):
// \alu_inst|Mux15~0_combout  = ( \alu_inst|WideOr1~4_combout  & ( \alu_inst|WideOr0~combout  & ( (!\decode|aluControl[3]~DUPLICATE_q  & ((!\decode|aluControl[1]~DUPLICATE_q  & (\alu_inst|Add1~13_sumout  & !\decode|aluControl [2])) # 
// (\decode|aluControl[1]~DUPLICATE_q  & ((!\decode|aluControl [2]) # (\alu_inst|Add1~13_sumout ))))) ) ) ) # ( !\alu_inst|WideOr1~4_combout  & ( \alu_inst|WideOr0~combout  & ( (!\decode|aluControl[3]~DUPLICATE_q  & (\alu_inst|Add1~13_sumout  & 
// (!\decode|aluControl[1]~DUPLICATE_q  $ (\decode|aluControl [2])))) ) ) ) # ( \alu_inst|WideOr1~4_combout  & ( !\alu_inst|WideOr0~combout  & ( (!\decode|aluControl[3]~DUPLICATE_q  & (\alu_inst|Add1~13_sumout  & (!\decode|aluControl[1]~DUPLICATE_q  $ 
// (\decode|aluControl [2])))) ) ) ) # ( !\alu_inst|WideOr1~4_combout  & ( !\alu_inst|WideOr0~combout  & ( (!\decode|aluControl[3]~DUPLICATE_q  & (\alu_inst|Add1~13_sumout  & (!\decode|aluControl[1]~DUPLICATE_q  $ (\decode|aluControl [2])))) ) ) )

	.dataa(!\decode|aluControl[3]~DUPLICATE_q ),
	.datab(!\decode|aluControl[1]~DUPLICATE_q ),
	.datac(!\alu_inst|Add1~13_sumout ),
	.datad(!\decode|aluControl [2]),
	.datae(!\alu_inst|WideOr1~4_combout ),
	.dataf(!\alu_inst|WideOr0~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Mux15~0 .extended_lut = "off";
defparam \alu_inst|Mux15~0 .lut_mask = 64'h0802080208022A02;
defparam \alu_inst|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y72_N6
cyclonev_lcell_comb \alu_inst|Mux15~2 (
// Equation(s):
// \alu_inst|Mux15~2_combout  = ( !\decode|aluControl[0]~DUPLICATE_q  & ( ((((\alu_inst|Mux15~6_combout )) # (\alu_inst|Mux15~0_combout )) # (\alu_inst|Mux15~1_combout )) ) ) # ( \decode|aluControl[0]~DUPLICATE_q  & ( (((!\decode|aluControl[3]~DUPLICATE_q  & 
// (!\decode|aluControl[1]~DUPLICATE_q  & \alu_inst|Add0~13_sumout ))) # (\alu_inst|Mux15~6_combout )) ) )

	.dataa(!\decode|aluControl[3]~DUPLICATE_q ),
	.datab(!\alu_inst|Mux15~1_combout ),
	.datac(!\decode|aluControl[1]~DUPLICATE_q ),
	.datad(!\alu_inst|Add0~13_sumout ),
	.datae(!\decode|aluControl[0]~DUPLICATE_q ),
	.dataf(!\alu_inst|Mux15~6_combout ),
	.datag(!\alu_inst|Mux15~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|Mux15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Mux15~2 .extended_lut = "on";
defparam \alu_inst|Mux15~2 .lut_mask = 64'h3F3F00A0FFFFFFFF;
defparam \alu_inst|Mux15~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y72_N8
dffeas \EMReg_inst|aluRes_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu_inst|Mux15~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EMReg_inst|aluRes_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \EMReg_inst|aluRes_reg[0] .is_wysiwyg = "true";
defparam \EMReg_inst|aluRes_reg[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y67_N0
cyclonev_ram_block \dataMem_inst|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(\dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1722w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\vga_inst|vgapll|toggle~q ),
	.ena0(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1817w[3]~0_combout ),
	.ena1(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1817w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\EMReg_inst|op2_reg [5]}),
	.portaaddr({\EMReg_inst|aluRes_reg [12],\EMReg_inst|aluRes_reg [11],\EMReg_inst|aluRes_reg [10],\EMReg_inst|aluRes_reg [9],\EMReg_inst|aluRes_reg [8],\EMReg_inst|aluRes_reg [7],\EMReg_inst|aluRes_reg [6],\EMReg_inst|aluRes_reg [5],\EMReg_inst|aluRes_reg [4],\EMReg_inst|aluRes_reg [3],\EMReg_inst|aluRes_reg [2],
\EMReg_inst|aluRes_reg [1],\EMReg_inst|aluRes_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_inst|vgaCont|readAddress [12],\vga_inst|vgaCont|readAddress [11],\vga_inst|vgaCont|readAddress [10],\vga_inst|vgaCont|readAddress [9],\vga_inst|vgaCont|readAddress [8],\vga_inst|vgaCont|readAddress [7],\vga_inst|vgaCont|readAddress [6],\vga_inst|vgaCont|readAddress [5],
\vga_inst|vgaCont|readAddress [4],\vga_inst|vgaCont|readAddress [3],\vga_inst|vgaCont|readAddress [2],\vga_inst|vgaCont|readAddress [1],\vga_inst|vgaCont|readAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a61 .clk1_core_clock_enable = "ena1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "DataMemory:dataMem_inst|altsyncram:altsyncram_component|altsyncram_trj2:auto_generated|ALTSYNCRAM";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "dont_care";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "bidir_dual_port";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 5;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_in_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_first_bit_number = 5;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_read_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_write_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y66_N0
cyclonev_ram_block \dataMem_inst|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(\dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1702w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\vga_inst|vgapll|toggle~q ),
	.ena0(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1795w[3]~0_combout ),
	.ena1(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1795w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\EMReg_inst|op2_reg [5]}),
	.portaaddr({\EMReg_inst|aluRes_reg [12],\EMReg_inst|aluRes_reg [11],\EMReg_inst|aluRes_reg [10],\EMReg_inst|aluRes_reg [9],\EMReg_inst|aluRes_reg [8],\EMReg_inst|aluRes_reg [7],\EMReg_inst|aluRes_reg [6],\EMReg_inst|aluRes_reg [5],\EMReg_inst|aluRes_reg [4],\EMReg_inst|aluRes_reg [3],\EMReg_inst|aluRes_reg [2],
\EMReg_inst|aluRes_reg [1],\EMReg_inst|aluRes_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_inst|vgaCont|readAddress [12],\vga_inst|vgaCont|readAddress [11],\vga_inst|vgaCont|readAddress [10],\vga_inst|vgaCont|readAddress [9],\vga_inst|vgaCont|readAddress [8],\vga_inst|vgaCont|readAddress [7],\vga_inst|vgaCont|readAddress [6],\vga_inst|vgaCont|readAddress [5],
\vga_inst|vgaCont|readAddress [4],\vga_inst|vgaCont|readAddress [3],\vga_inst|vgaCont|readAddress [2],\vga_inst|vgaCont|readAddress [1],\vga_inst|vgaCont|readAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a45 .clk1_core_clock_enable = "ena1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "DataMemory:dataMem_inst|altsyncram:altsyncram_component|altsyncram_trj2:auto_generated|ALTSYNCRAM";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "dont_care";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "bidir_dual_port";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 5;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_in_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_first_bit_number = 5;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_write_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y69_N0
cyclonev_ram_block \dataMem_inst|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(\dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1712w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\vga_inst|vgapll|toggle~q ),
	.ena0(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1806w[3]~0_combout ),
	.ena1(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1806w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\EMReg_inst|op2_reg [5]}),
	.portaaddr({\EMReg_inst|aluRes_reg [12],\EMReg_inst|aluRes_reg [11],\EMReg_inst|aluRes_reg [10],\EMReg_inst|aluRes_reg [9],\EMReg_inst|aluRes_reg [8],\EMReg_inst|aluRes_reg [7],\EMReg_inst|aluRes_reg [6],\EMReg_inst|aluRes_reg [5],\EMReg_inst|aluRes_reg [4],\EMReg_inst|aluRes_reg [3],\EMReg_inst|aluRes_reg [2],
\EMReg_inst|aluRes_reg [1],\EMReg_inst|aluRes_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_inst|vgaCont|readAddress [12],\vga_inst|vgaCont|readAddress [11],\vga_inst|vgaCont|readAddress [10],\vga_inst|vgaCont|readAddress [9],\vga_inst|vgaCont|readAddress [8],\vga_inst|vgaCont|readAddress [7],\vga_inst|vgaCont|readAddress [6],\vga_inst|vgaCont|readAddress [5],
\vga_inst|vgaCont|readAddress [4],\vga_inst|vgaCont|readAddress [3],\vga_inst|vgaCont|readAddress [2],\vga_inst|vgaCont|readAddress [1],\vga_inst|vgaCont|readAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a53 .clk1_core_clock_enable = "ena1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "DataMemory:dataMem_inst|altsyncram:altsyncram_component|altsyncram_trj2:auto_generated|ALTSYNCRAM";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "dont_care";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "bidir_dual_port";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_in_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_first_bit_number = 5;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_read_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_write_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y73_N0
cyclonev_ram_block \dataMem_inst|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(\dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1692w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\vga_inst|vgapll|toggle~q ),
	.ena0(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1784w[3]~0_combout ),
	.ena1(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1784w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\EMReg_inst|op2_reg [5]}),
	.portaaddr({\EMReg_inst|aluRes_reg [12],\EMReg_inst|aluRes_reg [11],\EMReg_inst|aluRes_reg [10],\EMReg_inst|aluRes_reg [9],\EMReg_inst|aluRes_reg [8],\EMReg_inst|aluRes_reg [7],\EMReg_inst|aluRes_reg [6],\EMReg_inst|aluRes_reg [5],\EMReg_inst|aluRes_reg [4],\EMReg_inst|aluRes_reg [3],\EMReg_inst|aluRes_reg [2],
\EMReg_inst|aluRes_reg [1],\EMReg_inst|aluRes_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_inst|vgaCont|readAddress [12],\vga_inst|vgaCont|readAddress [11],\vga_inst|vgaCont|readAddress [10],\vga_inst|vgaCont|readAddress [9],\vga_inst|vgaCont|readAddress [8],\vga_inst|vgaCont|readAddress [7],\vga_inst|vgaCont|readAddress [6],\vga_inst|vgaCont|readAddress [5],
\vga_inst|vgaCont|readAddress [4],\vga_inst|vgaCont|readAddress [3],\vga_inst|vgaCont|readAddress [2],\vga_inst|vgaCont|readAddress [1],\vga_inst|vgaCont|readAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a37 .clk1_core_clock_enable = "ena1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "DataMemory:dataMem_inst|altsyncram:altsyncram_component|altsyncram_trj2:auto_generated|ALTSYNCRAM";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "dont_care";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "bidir_dual_port";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_in_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_first_bit_number = 5;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_write_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X33_Y69_N27
cyclonev_lcell_comb \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~0 (
// Equation(s):
// \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~0_combout  = ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout  & ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout  & ( 
// (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0]) # ((!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\dataMem_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout ))) # 
// (\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\dataMem_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout ))) ) ) ) # ( !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout  & ( 
// \dataMem_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout  & ( (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0]) # 
// (\dataMem_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout )))) # (\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\dataMem_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout  & 
// (\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0]))) ) ) ) # ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout  & ( !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout  & ( 
// (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0] & \dataMem_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout )))) # 
// (\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0])) # (\dataMem_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout ))) ) ) ) # ( 
// !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout  & ( !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout  & ( (\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\dataMem_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout ))) # (\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\dataMem_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout )))) ) ) )

	.dataa(!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout ),
	.datac(!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout ),
	.datae(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout ),
	.dataf(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~0 .lut_mask = 64'h010B515BA1ABF1FB;
defparam \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y72_N0
cyclonev_ram_block \dataMem_inst|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1645w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\vga_inst|vgapll|toggle~q ),
	.ena0(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1733w [3]),
	.ena1(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1733w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\EMReg_inst|op2_reg [5]}),
	.portaaddr({\EMReg_inst|aluRes_reg [12],\EMReg_inst|aluRes_reg [11],\EMReg_inst|aluRes_reg [10],\EMReg_inst|aluRes_reg [9],\EMReg_inst|aluRes_reg [8],\EMReg_inst|aluRes_reg [7],\EMReg_inst|aluRes_reg [6],\EMReg_inst|aluRes_reg [5],\EMReg_inst|aluRes_reg [4],\EMReg_inst|aluRes_reg [3],\EMReg_inst|aluRes_reg [2],
\EMReg_inst|aluRes_reg [1],\EMReg_inst|aluRes_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_inst|vgaCont|readAddress [12],\vga_inst|vgaCont|readAddress [11],\vga_inst|vgaCont|readAddress [10],\vga_inst|vgaCont|readAddress [9],\vga_inst|vgaCont|readAddress [8],\vga_inst|vgaCont|readAddress [7],\vga_inst|vgaCont|readAddress [6],\vga_inst|vgaCont|readAddress [5],
\vga_inst|vgaCont|readAddress [4],\vga_inst|vgaCont|readAddress [3],\vga_inst|vgaCont|readAddress [2],\vga_inst|vgaCont|readAddress [1],\vga_inst|vgaCont|readAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "DataMemory:dataMem_inst|altsyncram:altsyncram_component|altsyncram_trj2:auto_generated|ALTSYNCRAM";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "bidir_dual_port";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_in_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_write_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y67_N0
cyclonev_ram_block \dataMem_inst|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(\dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1682w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\vga_inst|vgapll|toggle~q ),
	.ena0(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1773w[3]~0_combout ),
	.ena1(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1773w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\EMReg_inst|op2_reg [5]}),
	.portaaddr({\EMReg_inst|aluRes_reg [12],\EMReg_inst|aluRes_reg [11],\EMReg_inst|aluRes_reg [10],\EMReg_inst|aluRes_reg [9],\EMReg_inst|aluRes_reg [8],\EMReg_inst|aluRes_reg [7],\EMReg_inst|aluRes_reg [6],\EMReg_inst|aluRes_reg [5],\EMReg_inst|aluRes_reg [4],\EMReg_inst|aluRes_reg [3],\EMReg_inst|aluRes_reg [2],
\EMReg_inst|aluRes_reg [1],\EMReg_inst|aluRes_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_inst|vgaCont|readAddress [12],\vga_inst|vgaCont|readAddress [11],\vga_inst|vgaCont|readAddress [10],\vga_inst|vgaCont|readAddress [9],\vga_inst|vgaCont|readAddress [8],\vga_inst|vgaCont|readAddress [7],\vga_inst|vgaCont|readAddress [6],\vga_inst|vgaCont|readAddress [5],
\vga_inst|vgaCont|readAddress [4],\vga_inst|vgaCont|readAddress [3],\vga_inst|vgaCont|readAddress [2],\vga_inst|vgaCont|readAddress [1],\vga_inst|vgaCont|readAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a29 .clk1_core_clock_enable = "ena1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "DataMemory:dataMem_inst|altsyncram:altsyncram_component|altsyncram_trj2:auto_generated|ALTSYNCRAM";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "bidir_dual_port";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_in_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_bit_number = 5;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_write_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y66_N0
cyclonev_ram_block \dataMem_inst|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1662w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\vga_inst|vgapll|toggle~q ),
	.ena0(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1751w[3]~0_combout ),
	.ena1(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1751w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\EMReg_inst|op2_reg [5]}),
	.portaaddr({\EMReg_inst|aluRes_reg [12],\EMReg_inst|aluRes_reg [11],\EMReg_inst|aluRes_reg [10],\EMReg_inst|aluRes_reg [9],\EMReg_inst|aluRes_reg [8],\EMReg_inst|aluRes_reg [7],\EMReg_inst|aluRes_reg [6],\EMReg_inst|aluRes_reg [5],\EMReg_inst|aluRes_reg [4],\EMReg_inst|aluRes_reg [3],\EMReg_inst|aluRes_reg [2],
\EMReg_inst|aluRes_reg [1],\EMReg_inst|aluRes_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_inst|vgaCont|readAddress [12],\vga_inst|vgaCont|readAddress [11],\vga_inst|vgaCont|readAddress [10],\vga_inst|vgaCont|readAddress [9],\vga_inst|vgaCont|readAddress [8],\vga_inst|vgaCont|readAddress [7],\vga_inst|vgaCont|readAddress [6],\vga_inst|vgaCont|readAddress [5],
\vga_inst|vgaCont|readAddress [4],\vga_inst|vgaCont|readAddress [3],\vga_inst|vgaCont|readAddress [2],\vga_inst|vgaCont|readAddress [1],\vga_inst|vgaCont|readAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "DataMemory:dataMem_inst|altsyncram:altsyncram_component|altsyncram_trj2:auto_generated|ALTSYNCRAM";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "bidir_dual_port";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_in_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_bit_number = 5;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_write_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y72_N0
cyclonev_ram_block \dataMem_inst|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(\dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1672w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\vga_inst|vgapll|toggle~q ),
	.ena0(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1762w[3]~0_combout ),
	.ena1(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1762w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\EMReg_inst|op2_reg [5]}),
	.portaaddr({\EMReg_inst|aluRes_reg [12],\EMReg_inst|aluRes_reg [11],\EMReg_inst|aluRes_reg [10],\EMReg_inst|aluRes_reg [9],\EMReg_inst|aluRes_reg [8],\EMReg_inst|aluRes_reg [7],\EMReg_inst|aluRes_reg [6],\EMReg_inst|aluRes_reg [5],\EMReg_inst|aluRes_reg [4],\EMReg_inst|aluRes_reg [3],\EMReg_inst|aluRes_reg [2],
\EMReg_inst|aluRes_reg [1],\EMReg_inst|aluRes_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_inst|vgaCont|readAddress [12],\vga_inst|vgaCont|readAddress [11],\vga_inst|vgaCont|readAddress [10],\vga_inst|vgaCont|readAddress [9],\vga_inst|vgaCont|readAddress [8],\vga_inst|vgaCont|readAddress [7],\vga_inst|vgaCont|readAddress [6],\vga_inst|vgaCont|readAddress [5],
\vga_inst|vgaCont|readAddress [4],\vga_inst|vgaCont|readAddress [3],\vga_inst|vgaCont|readAddress [2],\vga_inst|vgaCont|readAddress [1],\vga_inst|vgaCont|readAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "DataMemory:dataMem_inst|altsyncram:altsyncram_component|altsyncram_trj2:auto_generated|ALTSYNCRAM";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "bidir_dual_port";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_in_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_bit_number = 5;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_write_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y68_N54
cyclonev_lcell_comb \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~1 (
// Equation(s):
// \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~1_combout  = ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout  & ( 
// (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\dataMem_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout )) # (\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1]))) # 
// (\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1]) # ((\dataMem_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout )))) ) ) ) # ( 
// !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout  & ( (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\dataMem_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout )) # (\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1]))) # (\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\dataMem_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout )))) ) ) ) # ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( 
// !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout  & ( (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0] & (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\dataMem_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ))) # (\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1]) # 
// ((\dataMem_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout )))) ) ) ) # ( !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout  
// & ( (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0] & (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\dataMem_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ))) # 
// (\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\dataMem_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout )))) ) ) )

	.dataa(!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datad(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.datae(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.dataf(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~1 .extended_lut = "off";
defparam \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~1 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y69_N45
cyclonev_lcell_comb \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2 (
// Equation(s):
// \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout  = ( \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~0_combout  & ( 
// \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~1_combout  ) ) # ( !\dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~0_combout  & ( 
// \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~1_combout  & ( !\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [2] ) ) ) # ( \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~0_combout 
//  & ( !\dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~1_combout  & ( \dataMem_inst|altsyncram_component|auto_generated|address_reg_a [2] ) ) )

	.dataa(!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~0_combout ),
	.dataf(!\dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2 .extended_lut = "off";
defparam \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2 .lut_mask = 64'h00005555AAAAFFFF;
defparam \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y69_N46
dffeas \memory|readData_reg[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|readData_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|readData_reg[5] .is_wysiwyg = "true";
defparam \memory|readData_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N27
cyclonev_lcell_comb \memory|aluRes_reg[5]~feeder (
// Equation(s):
// \memory|aluRes_reg[5]~feeder_combout  = ( \EMReg_inst|aluRes_reg [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\EMReg_inst|aluRes_reg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|aluRes_reg[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|aluRes_reg[5]~feeder .extended_lut = "off";
defparam \memory|aluRes_reg[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \memory|aluRes_reg[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y77_N28
dffeas \memory|aluRes_reg[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\memory|aluRes_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|aluRes_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|aluRes_reg[5] .is_wysiwyg = "true";
defparam \memory|aluRes_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y73_N54
cyclonev_lcell_comb \mux3a1_inst|Mux10~0 (
// Equation(s):
// \mux3a1_inst|Mux10~0_combout  = ( \memory|resultSrc_reg [0] & ( \memory|readData_reg [5] ) ) # ( !\memory|resultSrc_reg [0] & ( \memory|aluRes_reg [5] ) )

	.dataa(gnd),
	.datab(!\memory|readData_reg [5]),
	.datac(!\memory|aluRes_reg [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|resultSrc_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux3a1_inst|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux3a1_inst|Mux10~0 .extended_lut = "off";
defparam \mux3a1_inst|Mux10~0 .lut_mask = 64'h0F0F0F0F33333333;
defparam \mux3a1_inst|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y73_N49
dffeas \regFile_inst|registers[10][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux10~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[10][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[10][5] .is_wysiwyg = "true";
defparam \regFile_inst|registers[10][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y73_N42
cyclonev_lcell_comb \regFile_inst|Mux26~2 (
// Equation(s):
// \regFile_inst|Mux26~2_combout  = ( \muxRF2|result[0]~0_combout  & ( \muxRF2|result[1]~1_combout  & ( \regFile_inst|registers[11][5]~q  ) ) ) # ( !\muxRF2|result[0]~0_combout  & ( \muxRF2|result[1]~1_combout  & ( \regFile_inst|registers[10][5]~q  ) ) ) # ( 
// \muxRF2|result[0]~0_combout  & ( !\muxRF2|result[1]~1_combout  & ( \regFile_inst|registers[9][5]~q  ) ) ) # ( !\muxRF2|result[0]~0_combout  & ( !\muxRF2|result[1]~1_combout  & ( \regFile_inst|registers[8][5]~q  ) ) )

	.dataa(!\regFile_inst|registers[10][5]~q ),
	.datab(!\regFile_inst|registers[9][5]~q ),
	.datac(!\regFile_inst|registers[11][5]~q ),
	.datad(!\regFile_inst|registers[8][5]~q ),
	.datae(!\muxRF2|result[0]~0_combout ),
	.dataf(!\muxRF2|result[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux26~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux26~2 .extended_lut = "off";
defparam \regFile_inst|Mux26~2 .lut_mask = 64'h00FF333355550F0F;
defparam \regFile_inst|Mux26~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y72_N42
cyclonev_lcell_comb \regFile_inst|Mux26~0 (
// Equation(s):
// \regFile_inst|Mux26~0_combout  = ( \regFile_inst|registers[0][5]~q  & ( \muxRF2|result[1]~1_combout  & ( (!\muxRF2|result[0]~0_combout  & (\regFile_inst|registers[2][5]~q )) # (\muxRF2|result[0]~0_combout  & ((\regFile_inst|registers[3][5]~q ))) ) ) ) # ( 
// !\regFile_inst|registers[0][5]~q  & ( \muxRF2|result[1]~1_combout  & ( (!\muxRF2|result[0]~0_combout  & (\regFile_inst|registers[2][5]~q )) # (\muxRF2|result[0]~0_combout  & ((\regFile_inst|registers[3][5]~q ))) ) ) ) # ( \regFile_inst|registers[0][5]~q  
// & ( !\muxRF2|result[1]~1_combout  & ( (!\muxRF2|result[0]~0_combout ) # (\regFile_inst|registers[1][5]~q ) ) ) ) # ( !\regFile_inst|registers[0][5]~q  & ( !\muxRF2|result[1]~1_combout  & ( (\regFile_inst|registers[1][5]~q  & \muxRF2|result[0]~0_combout ) 
// ) ) )

	.dataa(!\regFile_inst|registers[2][5]~q ),
	.datab(!\regFile_inst|registers[3][5]~q ),
	.datac(!\regFile_inst|registers[1][5]~q ),
	.datad(!\muxRF2|result[0]~0_combout ),
	.datae(!\regFile_inst|registers[0][5]~q ),
	.dataf(!\muxRF2|result[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux26~0 .extended_lut = "off";
defparam \regFile_inst|Mux26~0 .lut_mask = 64'h000FFF0F55335533;
defparam \regFile_inst|Mux26~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y72_N19
dffeas \regFile_inst|registers[5][5]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux10~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[5][5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[5][5]~DUPLICATE .is_wysiwyg = "true";
defparam \regFile_inst|registers[5][5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N36
cyclonev_lcell_comb \regFile_inst|Mux26~1 (
// Equation(s):
// \regFile_inst|Mux26~1_combout  = ( \regFile_inst|registers[4][5]~q  & ( \regFile_inst|registers[7][5]~q  & ( (!\muxRF2|result[1]~1_combout  & (((!\muxRF2|result[0]~0_combout )) # (\regFile_inst|registers[5][5]~DUPLICATE_q ))) # 
// (\muxRF2|result[1]~1_combout  & (((\muxRF2|result[0]~0_combout ) # (\regFile_inst|registers[6][5]~q )))) ) ) ) # ( !\regFile_inst|registers[4][5]~q  & ( \regFile_inst|registers[7][5]~q  & ( (!\muxRF2|result[1]~1_combout  & 
// (\regFile_inst|registers[5][5]~DUPLICATE_q  & ((\muxRF2|result[0]~0_combout )))) # (\muxRF2|result[1]~1_combout  & (((\muxRF2|result[0]~0_combout ) # (\regFile_inst|registers[6][5]~q )))) ) ) ) # ( \regFile_inst|registers[4][5]~q  & ( 
// !\regFile_inst|registers[7][5]~q  & ( (!\muxRF2|result[1]~1_combout  & (((!\muxRF2|result[0]~0_combout )) # (\regFile_inst|registers[5][5]~DUPLICATE_q ))) # (\muxRF2|result[1]~1_combout  & (((\regFile_inst|registers[6][5]~q  & !\muxRF2|result[0]~0_combout 
// )))) ) ) ) # ( !\regFile_inst|registers[4][5]~q  & ( !\regFile_inst|registers[7][5]~q  & ( (!\muxRF2|result[1]~1_combout  & (\regFile_inst|registers[5][5]~DUPLICATE_q  & ((\muxRF2|result[0]~0_combout )))) # (\muxRF2|result[1]~1_combout  & 
// (((\regFile_inst|registers[6][5]~q  & !\muxRF2|result[0]~0_combout )))) ) ) )

	.dataa(!\muxRF2|result[1]~1_combout ),
	.datab(!\regFile_inst|registers[5][5]~DUPLICATE_q ),
	.datac(!\regFile_inst|registers[6][5]~q ),
	.datad(!\muxRF2|result[0]~0_combout ),
	.datae(!\regFile_inst|registers[4][5]~q ),
	.dataf(!\regFile_inst|registers[7][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux26~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux26~1 .extended_lut = "off";
defparam \regFile_inst|Mux26~1 .lut_mask = 64'h0522AF220577AF77;
defparam \regFile_inst|Mux26~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N33
cyclonev_lcell_comb \regFile_inst|Mux26~3 (
// Equation(s):
// \regFile_inst|Mux26~3_combout  = ( \muxRF2|result[1]~1_combout  & ( \muxRF2|result[0]~0_combout  & ( \regFile_inst|registers[15][5]~q  ) ) ) # ( !\muxRF2|result[1]~1_combout  & ( \muxRF2|result[0]~0_combout  & ( \regFile_inst|registers[13][5]~q  ) ) ) # ( 
// \muxRF2|result[1]~1_combout  & ( !\muxRF2|result[0]~0_combout  & ( \regFile_inst|registers[14][5]~q  ) ) ) # ( !\muxRF2|result[1]~1_combout  & ( !\muxRF2|result[0]~0_combout  & ( \regFile_inst|registers[12][5]~q  ) ) )

	.dataa(!\regFile_inst|registers[13][5]~q ),
	.datab(!\regFile_inst|registers[14][5]~q ),
	.datac(!\regFile_inst|registers[12][5]~q ),
	.datad(!\regFile_inst|registers[15][5]~q ),
	.datae(!\muxRF2|result[1]~1_combout ),
	.dataf(!\muxRF2|result[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux26~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux26~3 .extended_lut = "off";
defparam \regFile_inst|Mux26~3 .lut_mask = 64'h0F0F3333555500FF;
defparam \regFile_inst|Mux26~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y72_N0
cyclonev_lcell_comb \regFile_inst|Mux26~4 (
// Equation(s):
// \regFile_inst|Mux26~4_combout  = ( \regFile_inst|Mux26~1_combout  & ( \regFile_inst|Mux26~3_combout  & ( ((!\muxRF2|result[3]~3_combout  & ((\regFile_inst|Mux26~0_combout ))) # (\muxRF2|result[3]~3_combout  & (\regFile_inst|Mux26~2_combout ))) # 
// (\muxRF2|result[2]~2_combout ) ) ) ) # ( !\regFile_inst|Mux26~1_combout  & ( \regFile_inst|Mux26~3_combout  & ( (!\muxRF2|result[3]~3_combout  & (!\muxRF2|result[2]~2_combout  & ((\regFile_inst|Mux26~0_combout )))) # (\muxRF2|result[3]~3_combout  & 
// (((\regFile_inst|Mux26~2_combout )) # (\muxRF2|result[2]~2_combout ))) ) ) ) # ( \regFile_inst|Mux26~1_combout  & ( !\regFile_inst|Mux26~3_combout  & ( (!\muxRF2|result[3]~3_combout  & (((\regFile_inst|Mux26~0_combout )) # (\muxRF2|result[2]~2_combout ))) 
// # (\muxRF2|result[3]~3_combout  & (!\muxRF2|result[2]~2_combout  & (\regFile_inst|Mux26~2_combout ))) ) ) ) # ( !\regFile_inst|Mux26~1_combout  & ( !\regFile_inst|Mux26~3_combout  & ( (!\muxRF2|result[2]~2_combout  & ((!\muxRF2|result[3]~3_combout  & 
// ((\regFile_inst|Mux26~0_combout ))) # (\muxRF2|result[3]~3_combout  & (\regFile_inst|Mux26~2_combout )))) ) ) )

	.dataa(!\muxRF2|result[3]~3_combout ),
	.datab(!\muxRF2|result[2]~2_combout ),
	.datac(!\regFile_inst|Mux26~2_combout ),
	.datad(!\regFile_inst|Mux26~0_combout ),
	.datae(!\regFile_inst|Mux26~1_combout ),
	.dataf(!\regFile_inst|Mux26~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux26~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux26~4 .extended_lut = "off";
defparam \regFile_inst|Mux26~4 .lut_mask = 64'h048C26AE159D37BF;
defparam \regFile_inst|Mux26~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y72_N1
dffeas \regFile_inst|RD2_temp[5] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\regFile_inst|Mux26~4_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|RD2_temp [5]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|RD2_temp[5] .is_wysiwyg = "true";
defparam \regFile_inst|RD2_temp[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y72_N38
dffeas \decode|op2_reg[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\regFile_inst|RD2_temp [5]),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|op2_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|op2_reg[5] .is_wysiwyg = "true";
defparam \decode|op2_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N27
cyclonev_lcell_comb \alu_inst|Add0~37 (
// Equation(s):
// \alu_inst|Add0~37_sumout  = SUM(( (!\decode|aluSrc~q  & (!\decode|op2_reg [6])) # (\decode|aluSrc~q  & ((!\decode|ext_reg [6]))) ) + ( \decode|op1_reg[6]~DUPLICATE_q  ) + ( \alu_inst|Add0~34  ))
// \alu_inst|Add0~38  = CARRY(( (!\decode|aluSrc~q  & (!\decode|op2_reg [6])) # (\decode|aluSrc~q  & ((!\decode|ext_reg [6]))) ) + ( \decode|op1_reg[6]~DUPLICATE_q  ) + ( \alu_inst|Add0~34  ))

	.dataa(gnd),
	.datab(!\decode|aluSrc~q ),
	.datac(!\decode|op2_reg [6]),
	.datad(!\decode|ext_reg [6]),
	.datae(gnd),
	.dataf(!\decode|op1_reg[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\alu_inst|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add0~37_sumout ),
	.cout(\alu_inst|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add0~37 .extended_lut = "off";
defparam \alu_inst|Add0~37 .lut_mask = 64'h0000FF000000F3C0;
defparam \alu_inst|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y72_N18
cyclonev_lcell_comb \alu_inst|Add1~37 (
// Equation(s):
// \alu_inst|Add1~37_sumout  = SUM(( \decode|op1_reg[6]~DUPLICATE_q  ) + ( (!\decode|aluSrc~q  & (\decode|op2_reg [6])) # (\decode|aluSrc~q  & ((\decode|ext_reg [6]))) ) + ( \alu_inst|Add1~34  ))
// \alu_inst|Add1~38  = CARRY(( \decode|op1_reg[6]~DUPLICATE_q  ) + ( (!\decode|aluSrc~q  & (\decode|op2_reg [6])) # (\decode|aluSrc~q  & ((\decode|ext_reg [6]))) ) + ( \alu_inst|Add1~34  ))

	.dataa(!\decode|aluSrc~q ),
	.datab(!\decode|op2_reg [6]),
	.datac(gnd),
	.datad(!\decode|op1_reg[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\decode|ext_reg [6]),
	.datag(gnd),
	.cin(\alu_inst|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add1~37_sumout ),
	.cout(\alu_inst|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add1~37 .extended_lut = "off";
defparam \alu_inst|Add1~37 .lut_mask = 64'h0000DD88000000FF;
defparam \alu_inst|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y72_N12
cyclonev_lcell_comb \alu_inst|Mux9~0 (
// Equation(s):
// \alu_inst|Mux9~0_combout  = ( \alu_inst|Add1~37_sumout  & ( (!\EMReg_inst|aluRes_reg[10]~0_combout  & (((\alu_inst|Add0~37_sumout )) # (\EMReg_inst|aluRes_reg[10]~1_combout ))) # (\EMReg_inst|aluRes_reg[10]~0_combout  & (((\decode|op1_reg[6]~DUPLICATE_q 
// )))) ) ) # ( !\alu_inst|Add1~37_sumout  & ( (!\EMReg_inst|aluRes_reg[10]~0_combout  & (!\EMReg_inst|aluRes_reg[10]~1_combout  & ((\alu_inst|Add0~37_sumout )))) # (\EMReg_inst|aluRes_reg[10]~0_combout  & (((\decode|op1_reg[6]~DUPLICATE_q )))) ) )

	.dataa(!\EMReg_inst|aluRes_reg[10]~1_combout ),
	.datab(!\EMReg_inst|aluRes_reg[10]~0_combout ),
	.datac(!\decode|op1_reg[6]~DUPLICATE_q ),
	.datad(!\alu_inst|Add0~37_sumout ),
	.datae(gnd),
	.dataf(!\alu_inst|Add1~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Mux9~0 .extended_lut = "off";
defparam \alu_inst|Mux9~0 .lut_mask = 64'h038B038B47CF47CF;
defparam \alu_inst|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y72_N13
dffeas \EMReg_inst|aluRes_reg[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu_inst|Mux9~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\EMReg_inst|aluRes_reg[10]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EMReg_inst|aluRes_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \EMReg_inst|aluRes_reg[6] .is_wysiwyg = "true";
defparam \EMReg_inst|aluRes_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y76_N39
cyclonev_lcell_comb \memory|aluRes_reg[6]~feeder (
// Equation(s):
// \memory|aluRes_reg[6]~feeder_combout  = ( \EMReg_inst|aluRes_reg [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\EMReg_inst|aluRes_reg [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|aluRes_reg[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|aluRes_reg[6]~feeder .extended_lut = "off";
defparam \memory|aluRes_reg[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \memory|aluRes_reg[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y76_N40
dffeas \memory|aluRes_reg[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\memory|aluRes_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|aluRes_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|aluRes_reg[6] .is_wysiwyg = "true";
defparam \memory|aluRes_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y72_N23
dffeas \EMReg_inst|op2_reg[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\decode|op2_reg [6]),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EMReg_inst|op2_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \EMReg_inst|op2_reg[6] .is_wysiwyg = "true";
defparam \EMReg_inst|op2_reg[6] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y68_N0
cyclonev_ram_block \dataMem_inst|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1672w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\vga_inst|vgapll|toggle~q ),
	.ena0(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1762w[3]~0_combout ),
	.ena1(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1762w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\EMReg_inst|op2_reg [6]}),
	.portaaddr({\EMReg_inst|aluRes_reg [12],\EMReg_inst|aluRes_reg [11],\EMReg_inst|aluRes_reg [10],\EMReg_inst|aluRes_reg [9],\EMReg_inst|aluRes_reg [8],\EMReg_inst|aluRes_reg [7],\EMReg_inst|aluRes_reg [6],\EMReg_inst|aluRes_reg [5],\EMReg_inst|aluRes_reg [4],\EMReg_inst|aluRes_reg [3],\EMReg_inst|aluRes_reg [2],
\EMReg_inst|aluRes_reg [1],\EMReg_inst|aluRes_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_inst|vgaCont|readAddress [12],\vga_inst|vgaCont|readAddress [11],\vga_inst|vgaCont|readAddress [10],\vga_inst|vgaCont|readAddress [9],\vga_inst|vgaCont|readAddress [8],\vga_inst|vgaCont|readAddress [7],\vga_inst|vgaCont|readAddress [6],\vga_inst|vgaCont|readAddress [5],
\vga_inst|vgaCont|readAddress [4],\vga_inst|vgaCont|readAddress [3],\vga_inst|vgaCont|readAddress [2],\vga_inst|vgaCont|readAddress [1],\vga_inst|vgaCont|readAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "DataMemory:dataMem_inst|altsyncram:altsyncram_component|altsyncram_trj2:auto_generated|ALTSYNCRAM";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "bidir_dual_port";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_in_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_bit_number = 6;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_write_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y71_N0
cyclonev_ram_block \dataMem_inst|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1662w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\vga_inst|vgapll|toggle~q ),
	.ena0(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1751w[3]~0_combout ),
	.ena1(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1751w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\EMReg_inst|op2_reg [6]}),
	.portaaddr({\EMReg_inst|aluRes_reg [12],\EMReg_inst|aluRes_reg [11],\EMReg_inst|aluRes_reg [10],\EMReg_inst|aluRes_reg [9],\EMReg_inst|aluRes_reg [8],\EMReg_inst|aluRes_reg [7],\EMReg_inst|aluRes_reg [6],\EMReg_inst|aluRes_reg [5],\EMReg_inst|aluRes_reg [4],\EMReg_inst|aluRes_reg [3],\EMReg_inst|aluRes_reg [2],
\EMReg_inst|aluRes_reg [1],\EMReg_inst|aluRes_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_inst|vgaCont|readAddress [12],\vga_inst|vgaCont|readAddress [11],\vga_inst|vgaCont|readAddress [10],\vga_inst|vgaCont|readAddress [9],\vga_inst|vgaCont|readAddress [8],\vga_inst|vgaCont|readAddress [7],\vga_inst|vgaCont|readAddress [6],\vga_inst|vgaCont|readAddress [5],
\vga_inst|vgaCont|readAddress [4],\vga_inst|vgaCont|readAddress [3],\vga_inst|vgaCont|readAddress [2],\vga_inst|vgaCont|readAddress [1],\vga_inst|vgaCont|readAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "DataMemory:dataMem_inst|altsyncram:altsyncram_component|altsyncram_trj2:auto_generated|ALTSYNCRAM";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "bidir_dual_port";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_in_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_bit_number = 6;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_write_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y72_N0
cyclonev_ram_block \dataMem_inst|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1682w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\vga_inst|vgapll|toggle~q ),
	.ena0(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1773w[3]~0_combout ),
	.ena1(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1773w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\EMReg_inst|op2_reg [6]}),
	.portaaddr({\EMReg_inst|aluRes_reg [12],\EMReg_inst|aluRes_reg [11],\EMReg_inst|aluRes_reg [10],\EMReg_inst|aluRes_reg [9],\EMReg_inst|aluRes_reg [8],\EMReg_inst|aluRes_reg [7],\EMReg_inst|aluRes_reg [6],\EMReg_inst|aluRes_reg [5],\EMReg_inst|aluRes_reg [4],\EMReg_inst|aluRes_reg [3],\EMReg_inst|aluRes_reg [2],
\EMReg_inst|aluRes_reg [1],\EMReg_inst|aluRes_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_inst|vgaCont|readAddress [12],\vga_inst|vgaCont|readAddress [11],\vga_inst|vgaCont|readAddress [10],\vga_inst|vgaCont|readAddress [9],\vga_inst|vgaCont|readAddress [8],\vga_inst|vgaCont|readAddress [7],\vga_inst|vgaCont|readAddress [6],\vga_inst|vgaCont|readAddress [5],
\vga_inst|vgaCont|readAddress [4],\vga_inst|vgaCont|readAddress [3],\vga_inst|vgaCont|readAddress [2],\vga_inst|vgaCont|readAddress [1],\vga_inst|vgaCont|readAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a30 .clk1_core_clock_enable = "ena1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "DataMemory:dataMem_inst|altsyncram:altsyncram_component|altsyncram_trj2:auto_generated|ALTSYNCRAM";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "bidir_dual_port";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_in_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_bit_number = 6;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_write_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y69_N0
cyclonev_ram_block \dataMem_inst|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1645w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\vga_inst|vgapll|toggle~q ),
	.ena0(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1733w [3]),
	.ena1(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1733w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\EMReg_inst|op2_reg [6]}),
	.portaaddr({\EMReg_inst|aluRes_reg [12],\EMReg_inst|aluRes_reg [11],\EMReg_inst|aluRes_reg [10],\EMReg_inst|aluRes_reg [9],\EMReg_inst|aluRes_reg [8],\EMReg_inst|aluRes_reg [7],\EMReg_inst|aluRes_reg [6],\EMReg_inst|aluRes_reg [5],\EMReg_inst|aluRes_reg [4],\EMReg_inst|aluRes_reg [3],\EMReg_inst|aluRes_reg [2],
\EMReg_inst|aluRes_reg [1],\EMReg_inst|aluRes_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_inst|vgaCont|readAddress [12],\vga_inst|vgaCont|readAddress [11],\vga_inst|vgaCont|readAddress [10],\vga_inst|vgaCont|readAddress [9],\vga_inst|vgaCont|readAddress [8],\vga_inst|vgaCont|readAddress [7],\vga_inst|vgaCont|readAddress [6],\vga_inst|vgaCont|readAddress [5],
\vga_inst|vgaCont|readAddress [4],\vga_inst|vgaCont|readAddress [3],\vga_inst|vgaCont|readAddress [2],\vga_inst|vgaCont|readAddress [1],\vga_inst|vgaCont|readAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "DataMemory:dataMem_inst|altsyncram:altsyncram_component|altsyncram_trj2:auto_generated|ALTSYNCRAM";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "bidir_dual_port";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_in_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_write_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X33_Y71_N6
cyclonev_lcell_comb \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~1 (
// Equation(s):
// \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~1_combout  = ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( 
// (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1])) # (\dataMem_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout ))) # 
// (\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\dataMem_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ) # (\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( 
// !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1])) # (\dataMem_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout ))) # (\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1] & \dataMem_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout )))) ) ) ) # ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( 
// !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\dataMem_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout  & 
// (\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1]))) # (\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\dataMem_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ) # 
// (\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( 
// (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\dataMem_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout  & (\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1]))) # 
// (\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1] & \dataMem_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout )))) ) ) )

	.dataa(!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.datac(!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datae(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.dataf(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~1 .extended_lut = "off";
defparam \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~1 .lut_mask = 64'h02520757A2F2A7F7;
defparam \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y64_N0
cyclonev_ram_block \dataMem_inst|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(\dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1702w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\vga_inst|vgapll|toggle~q ),
	.ena0(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1795w[3]~0_combout ),
	.ena1(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1795w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\EMReg_inst|op2_reg [6]}),
	.portaaddr({\EMReg_inst|aluRes_reg [12],\EMReg_inst|aluRes_reg [11],\EMReg_inst|aluRes_reg [10],\EMReg_inst|aluRes_reg [9],\EMReg_inst|aluRes_reg [8],\EMReg_inst|aluRes_reg [7],\EMReg_inst|aluRes_reg [6],\EMReg_inst|aluRes_reg [5],\EMReg_inst|aluRes_reg [4],\EMReg_inst|aluRes_reg [3],\EMReg_inst|aluRes_reg [2],
\EMReg_inst|aluRes_reg [1],\EMReg_inst|aluRes_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_inst|vgaCont|readAddress [12],\vga_inst|vgaCont|readAddress [11],\vga_inst|vgaCont|readAddress [10],\vga_inst|vgaCont|readAddress [9],\vga_inst|vgaCont|readAddress [8],\vga_inst|vgaCont|readAddress [7],\vga_inst|vgaCont|readAddress [6],\vga_inst|vgaCont|readAddress [5],
\vga_inst|vgaCont|readAddress [4],\vga_inst|vgaCont|readAddress [3],\vga_inst|vgaCont|readAddress [2],\vga_inst|vgaCont|readAddress [1],\vga_inst|vgaCont|readAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a46 .clk1_core_clock_enable = "ena1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "DataMemory:dataMem_inst|altsyncram:altsyncram_component|altsyncram_trj2:auto_generated|ALTSYNCRAM";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "dont_care";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "bidir_dual_port";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 6;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_in_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_first_bit_number = 6;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_write_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y63_N0
cyclonev_ram_block \dataMem_inst|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(\dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1722w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\vga_inst|vgapll|toggle~q ),
	.ena0(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1817w[3]~0_combout ),
	.ena1(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1817w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\EMReg_inst|op2_reg [6]}),
	.portaaddr({\EMReg_inst|aluRes_reg [12],\EMReg_inst|aluRes_reg [11],\EMReg_inst|aluRes_reg [10],\EMReg_inst|aluRes_reg [9],\EMReg_inst|aluRes_reg [8],\EMReg_inst|aluRes_reg [7],\EMReg_inst|aluRes_reg [6],\EMReg_inst|aluRes_reg [5],\EMReg_inst|aluRes_reg [4],\EMReg_inst|aluRes_reg [3],\EMReg_inst|aluRes_reg [2],
\EMReg_inst|aluRes_reg [1],\EMReg_inst|aluRes_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_inst|vgaCont|readAddress [12],\vga_inst|vgaCont|readAddress [11],\vga_inst|vgaCont|readAddress [10],\vga_inst|vgaCont|readAddress [9],\vga_inst|vgaCont|readAddress [8],\vga_inst|vgaCont|readAddress [7],\vga_inst|vgaCont|readAddress [6],\vga_inst|vgaCont|readAddress [5],
\vga_inst|vgaCont|readAddress [4],\vga_inst|vgaCont|readAddress [3],\vga_inst|vgaCont|readAddress [2],\vga_inst|vgaCont|readAddress [1],\vga_inst|vgaCont|readAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a62 .clk1_core_clock_enable = "ena1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "DataMemory:dataMem_inst|altsyncram:altsyncram_component|altsyncram_trj2:auto_generated|ALTSYNCRAM";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "dont_care";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "bidir_dual_port";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 6;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_in_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_first_bit_number = 6;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_read_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_write_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y62_N0
cyclonev_ram_block \dataMem_inst|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(\dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1692w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\vga_inst|vgapll|toggle~q ),
	.ena0(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1784w[3]~0_combout ),
	.ena1(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1784w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\EMReg_inst|op2_reg [6]}),
	.portaaddr({\EMReg_inst|aluRes_reg [12],\EMReg_inst|aluRes_reg [11],\EMReg_inst|aluRes_reg [10],\EMReg_inst|aluRes_reg [9],\EMReg_inst|aluRes_reg [8],\EMReg_inst|aluRes_reg [7],\EMReg_inst|aluRes_reg [6],\EMReg_inst|aluRes_reg [5],\EMReg_inst|aluRes_reg [4],\EMReg_inst|aluRes_reg [3],\EMReg_inst|aluRes_reg [2],
\EMReg_inst|aluRes_reg [1],\EMReg_inst|aluRes_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_inst|vgaCont|readAddress [12],\vga_inst|vgaCont|readAddress [11],\vga_inst|vgaCont|readAddress [10],\vga_inst|vgaCont|readAddress [9],\vga_inst|vgaCont|readAddress [8],\vga_inst|vgaCont|readAddress [7],\vga_inst|vgaCont|readAddress [6],\vga_inst|vgaCont|readAddress [5],
\vga_inst|vgaCont|readAddress [4],\vga_inst|vgaCont|readAddress [3],\vga_inst|vgaCont|readAddress [2],\vga_inst|vgaCont|readAddress [1],\vga_inst|vgaCont|readAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a38 .clk1_core_clock_enable = "ena1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "DataMemory:dataMem_inst|altsyncram:altsyncram_component|altsyncram_trj2:auto_generated|ALTSYNCRAM";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "dont_care";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "bidir_dual_port";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_in_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_bit_number = 6;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_write_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y70_N0
cyclonev_ram_block \dataMem_inst|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(\dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1712w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\vga_inst|vgapll|toggle~q ),
	.ena0(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1806w[3]~0_combout ),
	.ena1(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1806w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\EMReg_inst|op2_reg [6]}),
	.portaaddr({\EMReg_inst|aluRes_reg [12],\EMReg_inst|aluRes_reg [11],\EMReg_inst|aluRes_reg [10],\EMReg_inst|aluRes_reg [9],\EMReg_inst|aluRes_reg [8],\EMReg_inst|aluRes_reg [7],\EMReg_inst|aluRes_reg [6],\EMReg_inst|aluRes_reg [5],\EMReg_inst|aluRes_reg [4],\EMReg_inst|aluRes_reg [3],\EMReg_inst|aluRes_reg [2],
\EMReg_inst|aluRes_reg [1],\EMReg_inst|aluRes_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_inst|vgaCont|readAddress [12],\vga_inst|vgaCont|readAddress [11],\vga_inst|vgaCont|readAddress [10],\vga_inst|vgaCont|readAddress [9],\vga_inst|vgaCont|readAddress [8],\vga_inst|vgaCont|readAddress [7],\vga_inst|vgaCont|readAddress [6],\vga_inst|vgaCont|readAddress [5],
\vga_inst|vgaCont|readAddress [4],\vga_inst|vgaCont|readAddress [3],\vga_inst|vgaCont|readAddress [2],\vga_inst|vgaCont|readAddress [1],\vga_inst|vgaCont|readAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a54 .clk1_core_clock_enable = "ena1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "DataMemory:dataMem_inst|altsyncram:altsyncram_component|altsyncram_trj2:auto_generated|ALTSYNCRAM";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "dont_care";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "bidir_dual_port";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_in_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_first_bit_number = 6;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_write_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X33_Y66_N39
cyclonev_lcell_comb \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~0 (
// Equation(s):
// \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~0_combout  = ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout  & ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout  & ( 
// (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0]) # ((!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\dataMem_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout )) # 
// (\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\dataMem_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout )))) ) ) ) # ( !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout  & ( 
// \dataMem_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout  & ( (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\dataMem_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout )) # 
// (\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\dataMem_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout ))))) ) ) ) # ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout  & ( 
// !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout  & ( (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\dataMem_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout )) # 
// (\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\dataMem_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout ))))) ) ) ) # ( !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout  & ( 
// !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout  & ( (\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\dataMem_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout )) # (\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\dataMem_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout ))))) ) ) )

	.dataa(!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout ),
	.datac(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout ),
	.datad(!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datae(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.dataf(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~0 .lut_mask = 64'h1105BB0511AFBBAF;
defparam \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y70_N18
cyclonev_lcell_comb \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2 (
// Equation(s):
// \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout  = ( \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~0_combout  & ( 
// (\dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~1_combout ) # (\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [2]) ) ) # ( !\dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~0_combout 
//  & ( (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [2] & \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~1_combout ) ) )

	.dataa(gnd),
	.datab(!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(!\dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2 .extended_lut = "off";
defparam \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y70_N20
dffeas \memory|readData_reg[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|readData_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|readData_reg[6] .is_wysiwyg = "true";
defparam \memory|readData_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y74_N24
cyclonev_lcell_comb \mux3a1_inst|Mux9~0 (
// Equation(s):
// \mux3a1_inst|Mux9~0_combout  = ( \memory|readData_reg [6] & ( (\memory|aluRes_reg [6]) # (\memory|resultSrc_reg [0]) ) ) # ( !\memory|readData_reg [6] & ( (!\memory|resultSrc_reg [0] & \memory|aluRes_reg [6]) ) )

	.dataa(gnd),
	.datab(!\memory|resultSrc_reg [0]),
	.datac(!\memory|aluRes_reg [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|readData_reg [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux3a1_inst|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux3a1_inst|Mux9~0 .extended_lut = "off";
defparam \mux3a1_inst|Mux9~0 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \mux3a1_inst|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y76_N45
cyclonev_lcell_comb \regFile_inst|registers[12][6]~feeder (
// Equation(s):
// \regFile_inst|registers[12][6]~feeder_combout  = ( \mux3a1_inst|Mux9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux3a1_inst|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|registers[12][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|registers[12][6]~feeder .extended_lut = "off";
defparam \regFile_inst|registers[12][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile_inst|registers[12][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y76_N47
dffeas \regFile_inst|registers[12][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile_inst|registers[12][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile_inst|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[12][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[12][6] .is_wysiwyg = "true";
defparam \regFile_inst|registers[12][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y75_N6
cyclonev_lcell_comb \regFile_inst|Mux25~0 (
// Equation(s):
// \regFile_inst|Mux25~0_combout  = ( \regFile_inst|registers[0][6]~q  & ( \muxRF2|result[3]~3_combout  & ( (!\muxRF2|result[2]~2_combout  & ((\regFile_inst|registers[8][6]~q ))) # (\muxRF2|result[2]~2_combout  & (\regFile_inst|registers[12][6]~q )) ) ) ) # 
// ( !\regFile_inst|registers[0][6]~q  & ( \muxRF2|result[3]~3_combout  & ( (!\muxRF2|result[2]~2_combout  & ((\regFile_inst|registers[8][6]~q ))) # (\muxRF2|result[2]~2_combout  & (\regFile_inst|registers[12][6]~q )) ) ) ) # ( 
// \regFile_inst|registers[0][6]~q  & ( !\muxRF2|result[3]~3_combout  & ( (!\muxRF2|result[2]~2_combout ) # (\regFile_inst|registers[4][6]~q ) ) ) ) # ( !\regFile_inst|registers[0][6]~q  & ( !\muxRF2|result[3]~3_combout  & ( (\regFile_inst|registers[4][6]~q  
// & \muxRF2|result[2]~2_combout ) ) ) )

	.dataa(!\regFile_inst|registers[12][6]~q ),
	.datab(!\regFile_inst|registers[8][6]~q ),
	.datac(!\regFile_inst|registers[4][6]~q ),
	.datad(!\muxRF2|result[2]~2_combout ),
	.datae(!\regFile_inst|registers[0][6]~q ),
	.dataf(!\muxRF2|result[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux25~0 .extended_lut = "off";
defparam \regFile_inst|Mux25~0 .lut_mask = 64'h000FFF0F33553355;
defparam \regFile_inst|Mux25~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y74_N36
cyclonev_lcell_comb \regFile_inst|Mux25~1 (
// Equation(s):
// \regFile_inst|Mux25~1_combout  = ( \regFile_inst|registers[1][6]~q  & ( \muxRF2|result[3]~3_combout  & ( (!\muxRF2|result[2]~2_combout  & (\regFile_inst|registers[9][6]~q )) # (\muxRF2|result[2]~2_combout  & ((\regFile_inst|registers[13][6]~q ))) ) ) ) # 
// ( !\regFile_inst|registers[1][6]~q  & ( \muxRF2|result[3]~3_combout  & ( (!\muxRF2|result[2]~2_combout  & (\regFile_inst|registers[9][6]~q )) # (\muxRF2|result[2]~2_combout  & ((\regFile_inst|registers[13][6]~q ))) ) ) ) # ( 
// \regFile_inst|registers[1][6]~q  & ( !\muxRF2|result[3]~3_combout  & ( (!\muxRF2|result[2]~2_combout ) # (\regFile_inst|registers[5][6]~q ) ) ) ) # ( !\regFile_inst|registers[1][6]~q  & ( !\muxRF2|result[3]~3_combout  & ( (\regFile_inst|registers[5][6]~q  
// & \muxRF2|result[2]~2_combout ) ) ) )

	.dataa(!\regFile_inst|registers[9][6]~q ),
	.datab(!\regFile_inst|registers[13][6]~q ),
	.datac(!\regFile_inst|registers[5][6]~q ),
	.datad(!\muxRF2|result[2]~2_combout ),
	.datae(!\regFile_inst|registers[1][6]~q ),
	.dataf(!\muxRF2|result[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux25~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux25~1 .extended_lut = "off";
defparam \regFile_inst|Mux25~1 .lut_mask = 64'h000FFF0F55335533;
defparam \regFile_inst|Mux25~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y75_N57
cyclonev_lcell_comb \regFile_inst|Mux25~2 (
// Equation(s):
// \regFile_inst|Mux25~2_combout  = ( \muxRF2|result[2]~2_combout  & ( \muxRF2|result[3]~3_combout  & ( \regFile_inst|registers[14][6]~q  ) ) ) # ( !\muxRF2|result[2]~2_combout  & ( \muxRF2|result[3]~3_combout  & ( \regFile_inst|registers[10][6]~q  ) ) ) # ( 
// \muxRF2|result[2]~2_combout  & ( !\muxRF2|result[3]~3_combout  & ( \regFile_inst|registers[6][6]~q  ) ) ) # ( !\muxRF2|result[2]~2_combout  & ( !\muxRF2|result[3]~3_combout  & ( \regFile_inst|registers[2][6]~q  ) ) )

	.dataa(!\regFile_inst|registers[14][6]~q ),
	.datab(!\regFile_inst|registers[10][6]~q ),
	.datac(!\regFile_inst|registers[6][6]~q ),
	.datad(!\regFile_inst|registers[2][6]~q ),
	.datae(!\muxRF2|result[2]~2_combout ),
	.dataf(!\muxRF2|result[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux25~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux25~2 .extended_lut = "off";
defparam \regFile_inst|Mux25~2 .lut_mask = 64'h00FF0F0F33335555;
defparam \regFile_inst|Mux25~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y75_N16
dffeas \regFile_inst|registers[15][6]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux9~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[15][6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[15][6]~DUPLICATE .is_wysiwyg = "true";
defparam \regFile_inst|registers[15][6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y76_N47
dffeas \regFile_inst|registers[7][6]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux9~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[7][6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[7][6]~DUPLICATE .is_wysiwyg = "true";
defparam \regFile_inst|registers[7][6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y76_N30
cyclonev_lcell_comb \regFile_inst|Mux25~3 (
// Equation(s):
// \regFile_inst|Mux25~3_combout  = ( \regFile_inst|registers[11][6]~q  & ( \muxRF2|result[3]~3_combout  & ( (!\muxRF2|result[2]~2_combout ) # (\regFile_inst|registers[15][6]~DUPLICATE_q ) ) ) ) # ( !\regFile_inst|registers[11][6]~q  & ( 
// \muxRF2|result[3]~3_combout  & ( (\regFile_inst|registers[15][6]~DUPLICATE_q  & \muxRF2|result[2]~2_combout ) ) ) ) # ( \regFile_inst|registers[11][6]~q  & ( !\muxRF2|result[3]~3_combout  & ( (!\muxRF2|result[2]~2_combout  & 
// ((\regFile_inst|registers[3][6]~q ))) # (\muxRF2|result[2]~2_combout  & (\regFile_inst|registers[7][6]~DUPLICATE_q )) ) ) ) # ( !\regFile_inst|registers[11][6]~q  & ( !\muxRF2|result[3]~3_combout  & ( (!\muxRF2|result[2]~2_combout  & 
// ((\regFile_inst|registers[3][6]~q ))) # (\muxRF2|result[2]~2_combout  & (\regFile_inst|registers[7][6]~DUPLICATE_q )) ) ) )

	.dataa(!\regFile_inst|registers[15][6]~DUPLICATE_q ),
	.datab(!\regFile_inst|registers[7][6]~DUPLICATE_q ),
	.datac(!\regFile_inst|registers[3][6]~q ),
	.datad(!\muxRF2|result[2]~2_combout ),
	.datae(!\regFile_inst|registers[11][6]~q ),
	.dataf(!\muxRF2|result[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux25~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux25~3 .extended_lut = "off";
defparam \regFile_inst|Mux25~3 .lut_mask = 64'h0F330F330055FF55;
defparam \regFile_inst|Mux25~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y75_N54
cyclonev_lcell_comb \regFile_inst|Mux25~4 (
// Equation(s):
// \regFile_inst|Mux25~4_combout  = ( \regFile_inst|Mux25~2_combout  & ( \regFile_inst|Mux25~3_combout  & ( ((!\muxRF2|result[0]~0_combout  & (\regFile_inst|Mux25~0_combout )) # (\muxRF2|result[0]~0_combout  & ((\regFile_inst|Mux25~1_combout )))) # 
// (\muxRF2|result[1]~1_combout ) ) ) ) # ( !\regFile_inst|Mux25~2_combout  & ( \regFile_inst|Mux25~3_combout  & ( (!\muxRF2|result[0]~0_combout  & (\regFile_inst|Mux25~0_combout  & ((!\muxRF2|result[1]~1_combout )))) # (\muxRF2|result[0]~0_combout  & 
// (((\muxRF2|result[1]~1_combout ) # (\regFile_inst|Mux25~1_combout )))) ) ) ) # ( \regFile_inst|Mux25~2_combout  & ( !\regFile_inst|Mux25~3_combout  & ( (!\muxRF2|result[0]~0_combout  & (((\muxRF2|result[1]~1_combout )) # (\regFile_inst|Mux25~0_combout ))) 
// # (\muxRF2|result[0]~0_combout  & (((\regFile_inst|Mux25~1_combout  & !\muxRF2|result[1]~1_combout )))) ) ) ) # ( !\regFile_inst|Mux25~2_combout  & ( !\regFile_inst|Mux25~3_combout  & ( (!\muxRF2|result[1]~1_combout  & ((!\muxRF2|result[0]~0_combout  & 
// (\regFile_inst|Mux25~0_combout )) # (\muxRF2|result[0]~0_combout  & ((\regFile_inst|Mux25~1_combout ))))) ) ) )

	.dataa(!\muxRF2|result[0]~0_combout ),
	.datab(!\regFile_inst|Mux25~0_combout ),
	.datac(!\regFile_inst|Mux25~1_combout ),
	.datad(!\muxRF2|result[1]~1_combout ),
	.datae(!\regFile_inst|Mux25~2_combout ),
	.dataf(!\regFile_inst|Mux25~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux25~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux25~4 .extended_lut = "off";
defparam \regFile_inst|Mux25~4 .lut_mask = 64'h270027AA275527FF;
defparam \regFile_inst|Mux25~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y75_N56
dffeas \regFile_inst|RD2_temp[6] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\regFile_inst|Mux25~4_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|RD2_temp [6]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|RD2_temp[6] .is_wysiwyg = "true";
defparam \regFile_inst|RD2_temp[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y72_N21
cyclonev_lcell_comb \decode|op2_reg[6]~feeder (
// Equation(s):
// \decode|op2_reg[6]~feeder_combout  = ( \regFile_inst|RD2_temp [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regFile_inst|RD2_temp [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|op2_reg[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|op2_reg[6]~feeder .extended_lut = "off";
defparam \decode|op2_reg[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \decode|op2_reg[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y72_N22
dffeas \decode|op2_reg[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\decode|op2_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|op2_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|op2_reg[6] .is_wysiwyg = "true";
defparam \decode|op2_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y72_N21
cyclonev_lcell_comb \alu_inst|Add1~41 (
// Equation(s):
// \alu_inst|Add1~41_sumout  = SUM(( \decode|op1_reg [7] ) + ( (!\decode|aluSrc~q  & \decode|op2_reg[7]~DUPLICATE_q ) ) + ( \alu_inst|Add1~38  ))
// \alu_inst|Add1~42  = CARRY(( \decode|op1_reg [7] ) + ( (!\decode|aluSrc~q  & \decode|op2_reg[7]~DUPLICATE_q ) ) + ( \alu_inst|Add1~38  ))

	.dataa(!\decode|aluSrc~q ),
	.datab(gnd),
	.datac(!\decode|op2_reg[7]~DUPLICATE_q ),
	.datad(!\decode|op1_reg [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_inst|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add1~41_sumout ),
	.cout(\alu_inst|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add1~41 .extended_lut = "off";
defparam \alu_inst|Add1~41 .lut_mask = 64'h0000F5F5000000FF;
defparam \alu_inst|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N30
cyclonev_lcell_comb \alu_inst|Add0~41 (
// Equation(s):
// \alu_inst|Add0~41_sumout  = SUM(( \decode|op1_reg [7] ) + ( (!\decode|op2_reg[7]~DUPLICATE_q ) # (\decode|aluSrc~q ) ) + ( \alu_inst|Add0~38  ))
// \alu_inst|Add0~42  = CARRY(( \decode|op1_reg [7] ) + ( (!\decode|op2_reg[7]~DUPLICATE_q ) # (\decode|aluSrc~q ) ) + ( \alu_inst|Add0~38  ))

	.dataa(gnd),
	.datab(!\decode|aluSrc~q ),
	.datac(!\decode|op1_reg [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\decode|op2_reg[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\alu_inst|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add0~41_sumout ),
	.cout(\alu_inst|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add0~41 .extended_lut = "off";
defparam \alu_inst|Add0~41 .lut_mask = 64'h000000CC00000F0F;
defparam \alu_inst|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y72_N15
cyclonev_lcell_comb \alu_inst|Mux8~0 (
// Equation(s):
// \alu_inst|Mux8~0_combout  = ( \alu_inst|Add0~41_sumout  & ( (!\EMReg_inst|aluRes_reg[10]~0_combout  & ((!\EMReg_inst|aluRes_reg[10]~1_combout ) # ((\alu_inst|Add1~41_sumout )))) # (\EMReg_inst|aluRes_reg[10]~0_combout  & (((\decode|op1_reg [7])))) ) ) # ( 
// !\alu_inst|Add0~41_sumout  & ( (!\EMReg_inst|aluRes_reg[10]~0_combout  & (\EMReg_inst|aluRes_reg[10]~1_combout  & ((\alu_inst|Add1~41_sumout )))) # (\EMReg_inst|aluRes_reg[10]~0_combout  & (((\decode|op1_reg [7])))) ) )

	.dataa(!\EMReg_inst|aluRes_reg[10]~1_combout ),
	.datab(!\EMReg_inst|aluRes_reg[10]~0_combout ),
	.datac(!\decode|op1_reg [7]),
	.datad(!\alu_inst|Add1~41_sumout ),
	.datae(gnd),
	.dataf(!\alu_inst|Add0~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Mux8~0 .extended_lut = "off";
defparam \alu_inst|Mux8~0 .lut_mask = 64'h034703478BCF8BCF;
defparam \alu_inst|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y72_N17
dffeas \EMReg_inst|aluRes_reg[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu_inst|Mux8~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\EMReg_inst|aluRes_reg[10]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EMReg_inst|aluRes_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \EMReg_inst|aluRes_reg[7] .is_wysiwyg = "true";
defparam \EMReg_inst|aluRes_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y73_N0
cyclonev_lcell_comb \memory|aluRes_reg[7]~feeder (
// Equation(s):
// \memory|aluRes_reg[7]~feeder_combout  = ( \EMReg_inst|aluRes_reg [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\EMReg_inst|aluRes_reg [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|aluRes_reg[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|aluRes_reg[7]~feeder .extended_lut = "off";
defparam \memory|aluRes_reg[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \memory|aluRes_reg[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y73_N1
dffeas \memory|aluRes_reg[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\memory|aluRes_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|aluRes_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|aluRes_reg[7] .is_wysiwyg = "true";
defparam \memory|aluRes_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y71_N24
cyclonev_lcell_comb \EMReg_inst|op2_reg[7]~feeder (
// Equation(s):
// \EMReg_inst|op2_reg[7]~feeder_combout  = ( \decode|op2_reg[7]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\decode|op2_reg[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\EMReg_inst|op2_reg[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \EMReg_inst|op2_reg[7]~feeder .extended_lut = "off";
defparam \EMReg_inst|op2_reg[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \EMReg_inst|op2_reg[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y71_N26
dffeas \EMReg_inst|op2_reg[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\EMReg_inst|op2_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EMReg_inst|op2_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \EMReg_inst|op2_reg[7] .is_wysiwyg = "true";
defparam \EMReg_inst|op2_reg[7] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y71_N0
cyclonev_ram_block \dataMem_inst|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(\dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1702w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\vga_inst|vgapll|toggle~q ),
	.ena0(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1795w[3]~0_combout ),
	.ena1(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1795w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\EMReg_inst|op2_reg [7]}),
	.portaaddr({\EMReg_inst|aluRes_reg [12],\EMReg_inst|aluRes_reg [11],\EMReg_inst|aluRes_reg [10],\EMReg_inst|aluRes_reg [9],\EMReg_inst|aluRes_reg [8],\EMReg_inst|aluRes_reg [7],\EMReg_inst|aluRes_reg [6],\EMReg_inst|aluRes_reg [5],\EMReg_inst|aluRes_reg [4],\EMReg_inst|aluRes_reg [3],\EMReg_inst|aluRes_reg [2],
\EMReg_inst|aluRes_reg [1],\EMReg_inst|aluRes_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_inst|vgaCont|readAddress [12],\vga_inst|vgaCont|readAddress [11],\vga_inst|vgaCont|readAddress [10],\vga_inst|vgaCont|readAddress [9],\vga_inst|vgaCont|readAddress [8],\vga_inst|vgaCont|readAddress [7],\vga_inst|vgaCont|readAddress [6],\vga_inst|vgaCont|readAddress [5],
\vga_inst|vgaCont|readAddress [4],\vga_inst|vgaCont|readAddress [3],\vga_inst|vgaCont|readAddress [2],\vga_inst|vgaCont|readAddress [1],\vga_inst|vgaCont|readAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a47 .clk1_core_clock_enable = "ena1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "DataMemory:dataMem_inst|altsyncram:altsyncram_component|altsyncram_trj2:auto_generated|ALTSYNCRAM";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "dont_care";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "bidir_dual_port";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 7;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_in_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_first_bit_number = 7;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_write_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y64_N0
cyclonev_ram_block \dataMem_inst|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(\dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1722w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\vga_inst|vgapll|toggle~q ),
	.ena0(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1817w[3]~0_combout ),
	.ena1(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1817w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\EMReg_inst|op2_reg [7]}),
	.portaaddr({\EMReg_inst|aluRes_reg [12],\EMReg_inst|aluRes_reg [11],\EMReg_inst|aluRes_reg [10],\EMReg_inst|aluRes_reg [9],\EMReg_inst|aluRes_reg [8],\EMReg_inst|aluRes_reg [7],\EMReg_inst|aluRes_reg [6],\EMReg_inst|aluRes_reg [5],\EMReg_inst|aluRes_reg [4],\EMReg_inst|aluRes_reg [3],\EMReg_inst|aluRes_reg [2],
\EMReg_inst|aluRes_reg [1],\EMReg_inst|aluRes_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_inst|vgaCont|readAddress [12],\vga_inst|vgaCont|readAddress [11],\vga_inst|vgaCont|readAddress [10],\vga_inst|vgaCont|readAddress [9],\vga_inst|vgaCont|readAddress [8],\vga_inst|vgaCont|readAddress [7],\vga_inst|vgaCont|readAddress [6],\vga_inst|vgaCont|readAddress [5],
\vga_inst|vgaCont|readAddress [4],\vga_inst|vgaCont|readAddress [3],\vga_inst|vgaCont|readAddress [2],\vga_inst|vgaCont|readAddress [1],\vga_inst|vgaCont|readAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a63 .clk1_core_clock_enable = "ena1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "DataMemory:dataMem_inst|altsyncram:altsyncram_component|altsyncram_trj2:auto_generated|ALTSYNCRAM";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a63 .mixed_port_feed_through_mode = "dont_care";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "bidir_dual_port";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 7;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_in_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_first_bit_number = 7;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_read_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_write_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y62_N0
cyclonev_ram_block \dataMem_inst|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(\dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1692w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\vga_inst|vgapll|toggle~q ),
	.ena0(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1784w[3]~0_combout ),
	.ena1(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1784w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\EMReg_inst|op2_reg [7]}),
	.portaaddr({\EMReg_inst|aluRes_reg [12],\EMReg_inst|aluRes_reg [11],\EMReg_inst|aluRes_reg [10],\EMReg_inst|aluRes_reg [9],\EMReg_inst|aluRes_reg [8],\EMReg_inst|aluRes_reg [7],\EMReg_inst|aluRes_reg [6],\EMReg_inst|aluRes_reg [5],\EMReg_inst|aluRes_reg [4],\EMReg_inst|aluRes_reg [3],\EMReg_inst|aluRes_reg [2],
\EMReg_inst|aluRes_reg [1],\EMReg_inst|aluRes_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_inst|vgaCont|readAddress [12],\vga_inst|vgaCont|readAddress [11],\vga_inst|vgaCont|readAddress [10],\vga_inst|vgaCont|readAddress [9],\vga_inst|vgaCont|readAddress [8],\vga_inst|vgaCont|readAddress [7],\vga_inst|vgaCont|readAddress [6],\vga_inst|vgaCont|readAddress [5],
\vga_inst|vgaCont|readAddress [4],\vga_inst|vgaCont|readAddress [3],\vga_inst|vgaCont|readAddress [2],\vga_inst|vgaCont|readAddress [1],\vga_inst|vgaCont|readAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a39 .clk1_core_clock_enable = "ena1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "DataMemory:dataMem_inst|altsyncram:altsyncram_component|altsyncram_trj2:auto_generated|ALTSYNCRAM";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "dont_care";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "bidir_dual_port";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_in_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_first_bit_number = 7;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_write_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y73_N0
cyclonev_ram_block \dataMem_inst|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(\dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1712w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\vga_inst|vgapll|toggle~q ),
	.ena0(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1806w[3]~0_combout ),
	.ena1(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1806w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\EMReg_inst|op2_reg [7]}),
	.portaaddr({\EMReg_inst|aluRes_reg [12],\EMReg_inst|aluRes_reg [11],\EMReg_inst|aluRes_reg [10],\EMReg_inst|aluRes_reg [9],\EMReg_inst|aluRes_reg [8],\EMReg_inst|aluRes_reg [7],\EMReg_inst|aluRes_reg [6],\EMReg_inst|aluRes_reg [5],\EMReg_inst|aluRes_reg [4],\EMReg_inst|aluRes_reg [3],\EMReg_inst|aluRes_reg [2],
\EMReg_inst|aluRes_reg [1],\EMReg_inst|aluRes_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_inst|vgaCont|readAddress [12],\vga_inst|vgaCont|readAddress [11],\vga_inst|vgaCont|readAddress [10],\vga_inst|vgaCont|readAddress [9],\vga_inst|vgaCont|readAddress [8],\vga_inst|vgaCont|readAddress [7],\vga_inst|vgaCont|readAddress [6],\vga_inst|vgaCont|readAddress [5],
\vga_inst|vgaCont|readAddress [4],\vga_inst|vgaCont|readAddress [3],\vga_inst|vgaCont|readAddress [2],\vga_inst|vgaCont|readAddress [1],\vga_inst|vgaCont|readAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a55 .clk1_core_clock_enable = "ena1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "DataMemory:dataMem_inst|altsyncram:altsyncram_component|altsyncram_trj2:auto_generated|ALTSYNCRAM";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "dont_care";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "bidir_dual_port";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_in_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_first_bit_number = 7;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_read_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_write_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X29_Y69_N24
cyclonev_lcell_comb \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0 (
// Equation(s):
// \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout  = ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout  & ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout  & ( 
// (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0]) # ((!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\dataMem_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout )) # 
// (\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\dataMem_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout )))) ) ) ) # ( !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout  & ( 
// \dataMem_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout  & ( (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\dataMem_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout )) # 
// (\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\dataMem_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout ))))) ) ) ) # ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout  & ( 
// !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout  & ( (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\dataMem_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout )) # 
// (\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\dataMem_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout ))))) ) ) ) # ( !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout  & ( 
// !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout  & ( (\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\dataMem_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout )) # (\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\dataMem_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout ))))) ) ) )

	.dataa(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout ),
	.datab(!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout ),
	.datae(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.dataf(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0 .lut_mask = 64'h1013D0D31C1FDCDF;
defparam \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y64_N0
cyclonev_ram_block \dataMem_inst|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1662w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\vga_inst|vgapll|toggle~q ),
	.ena0(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1751w[3]~0_combout ),
	.ena1(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1751w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\EMReg_inst|op2_reg [7]}),
	.portaaddr({\EMReg_inst|aluRes_reg [12],\EMReg_inst|aluRes_reg [11],\EMReg_inst|aluRes_reg [10],\EMReg_inst|aluRes_reg [9],\EMReg_inst|aluRes_reg [8],\EMReg_inst|aluRes_reg [7],\EMReg_inst|aluRes_reg [6],\EMReg_inst|aluRes_reg [5],\EMReg_inst|aluRes_reg [4],\EMReg_inst|aluRes_reg [3],\EMReg_inst|aluRes_reg [2],
\EMReg_inst|aluRes_reg [1],\EMReg_inst|aluRes_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_inst|vgaCont|readAddress [12],\vga_inst|vgaCont|readAddress [11],\vga_inst|vgaCont|readAddress [10],\vga_inst|vgaCont|readAddress [9],\vga_inst|vgaCont|readAddress [8],\vga_inst|vgaCont|readAddress [7],\vga_inst|vgaCont|readAddress [6],\vga_inst|vgaCont|readAddress [5],
\vga_inst|vgaCont|readAddress [4],\vga_inst|vgaCont|readAddress [3],\vga_inst|vgaCont|readAddress [2],\vga_inst|vgaCont|readAddress [1],\vga_inst|vgaCont|readAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "DataMemory:dataMem_inst|altsyncram:altsyncram_component|altsyncram_trj2:auto_generated|ALTSYNCRAM";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "bidir_dual_port";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_in_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_bit_number = 7;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_write_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y60_N0
cyclonev_ram_block \dataMem_inst|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(\dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1672w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\vga_inst|vgapll|toggle~q ),
	.ena0(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1762w[3]~0_combout ),
	.ena1(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1762w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\EMReg_inst|op2_reg [7]}),
	.portaaddr({\EMReg_inst|aluRes_reg [12],\EMReg_inst|aluRes_reg [11],\EMReg_inst|aluRes_reg [10],\EMReg_inst|aluRes_reg [9],\EMReg_inst|aluRes_reg [8],\EMReg_inst|aluRes_reg [7],\EMReg_inst|aluRes_reg [6],\EMReg_inst|aluRes_reg [5],\EMReg_inst|aluRes_reg [4],\EMReg_inst|aluRes_reg [3],\EMReg_inst|aluRes_reg [2],
\EMReg_inst|aluRes_reg [1],\EMReg_inst|aluRes_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_inst|vgaCont|readAddress [12],\vga_inst|vgaCont|readAddress [11],\vga_inst|vgaCont|readAddress [10],\vga_inst|vgaCont|readAddress [9],\vga_inst|vgaCont|readAddress [8],\vga_inst|vgaCont|readAddress [7],\vga_inst|vgaCont|readAddress [6],\vga_inst|vgaCont|readAddress [5],
\vga_inst|vgaCont|readAddress [4],\vga_inst|vgaCont|readAddress [3],\vga_inst|vgaCont|readAddress [2],\vga_inst|vgaCont|readAddress [1],\vga_inst|vgaCont|readAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "DataMemory:dataMem_inst|altsyncram:altsyncram_component|altsyncram_trj2:auto_generated|ALTSYNCRAM";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "bidir_dual_port";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_in_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_bit_number = 7;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_write_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y67_N0
cyclonev_ram_block \dataMem_inst|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(\dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1682w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\vga_inst|vgapll|toggle~q ),
	.ena0(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1773w[3]~0_combout ),
	.ena1(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1773w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\EMReg_inst|op2_reg [7]}),
	.portaaddr({\EMReg_inst|aluRes_reg [12],\EMReg_inst|aluRes_reg [11],\EMReg_inst|aluRes_reg [10],\EMReg_inst|aluRes_reg [9],\EMReg_inst|aluRes_reg [8],\EMReg_inst|aluRes_reg [7],\EMReg_inst|aluRes_reg [6],\EMReg_inst|aluRes_reg [5],\EMReg_inst|aluRes_reg [4],\EMReg_inst|aluRes_reg [3],\EMReg_inst|aluRes_reg [2],
\EMReg_inst|aluRes_reg [1],\EMReg_inst|aluRes_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_inst|vgaCont|readAddress [12],\vga_inst|vgaCont|readAddress [11],\vga_inst|vgaCont|readAddress [10],\vga_inst|vgaCont|readAddress [9],\vga_inst|vgaCont|readAddress [8],\vga_inst|vgaCont|readAddress [7],\vga_inst|vgaCont|readAddress [6],\vga_inst|vgaCont|readAddress [5],
\vga_inst|vgaCont|readAddress [4],\vga_inst|vgaCont|readAddress [3],\vga_inst|vgaCont|readAddress [2],\vga_inst|vgaCont|readAddress [1],\vga_inst|vgaCont|readAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a31 .clk1_core_clock_enable = "ena1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "DataMemory:dataMem_inst|altsyncram:altsyncram_component|altsyncram_trj2:auto_generated|ALTSYNCRAM";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "bidir_dual_port";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_in_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_bit_number = 7;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_write_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y69_N0
cyclonev_ram_block \dataMem_inst|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1645w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\vga_inst|vgapll|toggle~q ),
	.ena0(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1733w [3]),
	.ena1(\dataMem_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1733w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\EMReg_inst|op2_reg [7]}),
	.portaaddr({\EMReg_inst|aluRes_reg [12],\EMReg_inst|aluRes_reg [11],\EMReg_inst|aluRes_reg [10],\EMReg_inst|aluRes_reg [9],\EMReg_inst|aluRes_reg [8],\EMReg_inst|aluRes_reg [7],\EMReg_inst|aluRes_reg [6],\EMReg_inst|aluRes_reg [5],\EMReg_inst|aluRes_reg [4],\EMReg_inst|aluRes_reg [3],\EMReg_inst|aluRes_reg [2],
\EMReg_inst|aluRes_reg [1],\EMReg_inst|aluRes_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vga_inst|vgaCont|readAddress [12],\vga_inst|vgaCont|readAddress [11],\vga_inst|vgaCont|readAddress [10],\vga_inst|vgaCont|readAddress [9],\vga_inst|vgaCont|readAddress [8],\vga_inst|vgaCont|readAddress [7],\vga_inst|vgaCont|readAddress [6],\vga_inst|vgaCont|readAddress [5],
\vga_inst|vgaCont|readAddress [4],\vga_inst|vgaCont|readAddress [3],\vga_inst|vgaCont|readAddress [2],\vga_inst|vgaCont|readAddress [1],\vga_inst|vgaCont|readAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(\dataMem_inst|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "DataMemory:dataMem_inst|altsyncram:altsyncram_component|altsyncram_trj2:auto_generated|ALTSYNCRAM";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "bidir_dual_port";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_in_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 65536;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_width = 8;
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_write_enable_clock = "clock1";
defparam \dataMem_inst|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y68_N18
cyclonev_lcell_comb \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1 (
// Equation(s):
// \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1_combout  = ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout  & ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( 
// (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1]) # ((\dataMem_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout )))) # 
// (\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\dataMem_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout )) # (\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1]))) ) ) ) # ( 
// !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout  & ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1]) # ((\dataMem_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout )))) # (\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\dataMem_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ))) ) ) ) # ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout  & ( 
// !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\dataMem_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout )))) # (\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\dataMem_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout )) # 
// (\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1]))) ) ) ) # ( !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout  & ( !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( 
// (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\dataMem_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout )))) # 
// (\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0] & (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\dataMem_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ))) ) ) )

	.dataa(!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datad(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.datae(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.dataf(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1 .extended_lut = "off";
defparam \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1 .lut_mask = 64'h042615378CAE9DBF;
defparam \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y69_N15
cyclonev_lcell_comb \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2 (
// Equation(s):
// \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout  = ( \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1_combout  & ( (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [2]) # 
// (\dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout ) ) ) # ( !\dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1_combout  & ( (\dataMem_inst|altsyncram_component|auto_generated|address_reg_a 
// [2] & \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout ) ) )

	.dataa(!\dataMem_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(!\dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2 .extended_lut = "off";
defparam \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2 .lut_mask = 64'h05050505AFAFAFAF;
defparam \dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y69_N16
dffeas \memory|readData_reg[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dataMem_inst|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|readData_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|readData_reg[7] .is_wysiwyg = "true";
defparam \memory|readData_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y73_N36
cyclonev_lcell_comb \mux3a1_inst|Mux8~0 (
// Equation(s):
// \mux3a1_inst|Mux8~0_combout  = ( \memory|readData_reg [7] & ( (\memory|aluRes_reg [7]) # (\memory|resultSrc_reg [0]) ) ) # ( !\memory|readData_reg [7] & ( (!\memory|resultSrc_reg [0] & \memory|aluRes_reg [7]) ) )

	.dataa(gnd),
	.datab(!\memory|resultSrc_reg [0]),
	.datac(!\memory|aluRes_reg [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|readData_reg [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux3a1_inst|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux3a1_inst|Mux8~0 .extended_lut = "off";
defparam \mux3a1_inst|Mux8~0 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \mux3a1_inst|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y70_N39
cyclonev_lcell_comb \regFile_inst|registers[9][7]~feeder (
// Equation(s):
// \regFile_inst|registers[9][7]~feeder_combout  = ( \mux3a1_inst|Mux8~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux3a1_inst|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|registers[9][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|registers[9][7]~feeder .extended_lut = "off";
defparam \regFile_inst|registers[9][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile_inst|registers[9][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y70_N40
dffeas \regFile_inst|registers[9][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile_inst|registers[9][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile_inst|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[9][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[9][7] .is_wysiwyg = "true";
defparam \regFile_inst|registers[9][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y72_N3
cyclonev_lcell_comb \regFile_inst|Mux8~2 (
// Equation(s):
// \regFile_inst|Mux8~2_combout  = ( \muxRF1|result[0]~2_combout  & ( \muxRF1|result[1]~3_combout  & ( \regFile_inst|registers[11][7]~q  ) ) ) # ( !\muxRF1|result[0]~2_combout  & ( \muxRF1|result[1]~3_combout  & ( \regFile_inst|registers[10][7]~q  ) ) ) # ( 
// \muxRF1|result[0]~2_combout  & ( !\muxRF1|result[1]~3_combout  & ( \regFile_inst|registers[9][7]~q  ) ) ) # ( !\muxRF1|result[0]~2_combout  & ( !\muxRF1|result[1]~3_combout  & ( \regFile_inst|registers[8][7]~q  ) ) )

	.dataa(!\regFile_inst|registers[9][7]~q ),
	.datab(!\regFile_inst|registers[10][7]~q ),
	.datac(!\regFile_inst|registers[11][7]~q ),
	.datad(!\regFile_inst|registers[8][7]~q ),
	.datae(!\muxRF1|result[0]~2_combout ),
	.dataf(!\muxRF1|result[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux8~2 .extended_lut = "off";
defparam \regFile_inst|Mux8~2 .lut_mask = 64'h00FF555533330F0F;
defparam \regFile_inst|Mux8~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y71_N16
dffeas \regFile_inst|registers[13][7]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile_inst|registers[13][7]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile_inst|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[13][7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[13][7]~DUPLICATE .is_wysiwyg = "true";
defparam \regFile_inst|registers[13][7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y72_N53
dffeas \regFile_inst|registers[15][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux8~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[15][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[15][7] .is_wysiwyg = "true";
defparam \regFile_inst|registers[15][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y72_N48
cyclonev_lcell_comb \regFile_inst|Mux8~3 (
// Equation(s):
// \regFile_inst|Mux8~3_combout  = ( \muxRF1|result[0]~2_combout  & ( \muxRF1|result[1]~3_combout  & ( \regFile_inst|registers[15][7]~q  ) ) ) # ( !\muxRF1|result[0]~2_combout  & ( \muxRF1|result[1]~3_combout  & ( \regFile_inst|registers[14][7]~q  ) ) ) # ( 
// \muxRF1|result[0]~2_combout  & ( !\muxRF1|result[1]~3_combout  & ( !\regFile_inst|registers[13][7]~DUPLICATE_q  ) ) ) # ( !\muxRF1|result[0]~2_combout  & ( !\muxRF1|result[1]~3_combout  & ( \regFile_inst|registers[12][7]~q  ) ) )

	.dataa(!\regFile_inst|registers[14][7]~q ),
	.datab(!\regFile_inst|registers[13][7]~DUPLICATE_q ),
	.datac(!\regFile_inst|registers[15][7]~q ),
	.datad(!\regFile_inst|registers[12][7]~q ),
	.datae(!\muxRF1|result[0]~2_combout ),
	.dataf(!\muxRF1|result[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux8~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux8~3 .extended_lut = "off";
defparam \regFile_inst|Mux8~3 .lut_mask = 64'h00FFCCCC55550F0F;
defparam \regFile_inst|Mux8~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y72_N54
cyclonev_lcell_comb \regFile_inst|Mux8~1 (
// Equation(s):
// \regFile_inst|Mux8~1_combout  = ( \regFile_inst|registers[5][7]~q  & ( \muxRF1|result[0]~2_combout  & ( (!\muxRF1|result[1]~3_combout ) # (\regFile_inst|registers[7][7]~q ) ) ) ) # ( !\regFile_inst|registers[5][7]~q  & ( \muxRF1|result[0]~2_combout  & ( 
// (\regFile_inst|registers[7][7]~q  & \muxRF1|result[1]~3_combout ) ) ) ) # ( \regFile_inst|registers[5][7]~q  & ( !\muxRF1|result[0]~2_combout  & ( (!\muxRF1|result[1]~3_combout  & ((\regFile_inst|registers[4][7]~q ))) # (\muxRF1|result[1]~3_combout  & 
// (\regFile_inst|registers[6][7]~q )) ) ) ) # ( !\regFile_inst|registers[5][7]~q  & ( !\muxRF1|result[0]~2_combout  & ( (!\muxRF1|result[1]~3_combout  & ((\regFile_inst|registers[4][7]~q ))) # (\muxRF1|result[1]~3_combout  & (\regFile_inst|registers[6][7]~q 
// )) ) ) )

	.dataa(!\regFile_inst|registers[7][7]~q ),
	.datab(!\regFile_inst|registers[6][7]~q ),
	.datac(!\muxRF1|result[1]~3_combout ),
	.datad(!\regFile_inst|registers[4][7]~q ),
	.datae(!\regFile_inst|registers[5][7]~q ),
	.dataf(!\muxRF1|result[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux8~1 .extended_lut = "off";
defparam \regFile_inst|Mux8~1 .lut_mask = 64'h03F303F30505F5F5;
defparam \regFile_inst|Mux8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y72_N24
cyclonev_lcell_comb \regFile_inst|Mux8~0 (
// Equation(s):
// \regFile_inst|Mux8~0_combout  = ( \regFile_inst|registers[1][7]~q  & ( \muxRF1|result[0]~2_combout  & ( (!\muxRF1|result[1]~3_combout ) # (\regFile_inst|registers[3][7]~q ) ) ) ) # ( !\regFile_inst|registers[1][7]~q  & ( \muxRF1|result[0]~2_combout  & ( 
// (\regFile_inst|registers[3][7]~q  & \muxRF1|result[1]~3_combout ) ) ) ) # ( \regFile_inst|registers[1][7]~q  & ( !\muxRF1|result[0]~2_combout  & ( (!\muxRF1|result[1]~3_combout  & (\regFile_inst|registers[0][7]~q )) # (\muxRF1|result[1]~3_combout  & 
// ((\regFile_inst|registers[2][7]~q ))) ) ) ) # ( !\regFile_inst|registers[1][7]~q  & ( !\muxRF1|result[0]~2_combout  & ( (!\muxRF1|result[1]~3_combout  & (\regFile_inst|registers[0][7]~q )) # (\muxRF1|result[1]~3_combout  & 
// ((\regFile_inst|registers[2][7]~q ))) ) ) )

	.dataa(!\regFile_inst|registers[3][7]~q ),
	.datab(!\regFile_inst|registers[0][7]~q ),
	.datac(!\muxRF1|result[1]~3_combout ),
	.datad(!\regFile_inst|registers[2][7]~q ),
	.datae(!\regFile_inst|registers[1][7]~q ),
	.dataf(!\muxRF1|result[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux8~0 .extended_lut = "off";
defparam \regFile_inst|Mux8~0 .lut_mask = 64'h303F303F0505F5F5;
defparam \regFile_inst|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y72_N48
cyclonev_lcell_comb \regFile_inst|Mux8~4 (
// Equation(s):
// \regFile_inst|Mux8~4_combout  = ( \regFile_inst|Mux8~1_combout  & ( \regFile_inst|Mux8~0_combout  & ( (!\muxRF1|result[3]~1_combout ) # ((!\muxRF1|result[2]~0_combout  & (\regFile_inst|Mux8~2_combout )) # (\muxRF1|result[2]~0_combout  & 
// ((\regFile_inst|Mux8~3_combout )))) ) ) ) # ( !\regFile_inst|Mux8~1_combout  & ( \regFile_inst|Mux8~0_combout  & ( (!\muxRF1|result[2]~0_combout  & ((!\muxRF1|result[3]~1_combout ) # ((\regFile_inst|Mux8~2_combout )))) # (\muxRF1|result[2]~0_combout  & 
// (\muxRF1|result[3]~1_combout  & ((\regFile_inst|Mux8~3_combout )))) ) ) ) # ( \regFile_inst|Mux8~1_combout  & ( !\regFile_inst|Mux8~0_combout  & ( (!\muxRF1|result[2]~0_combout  & (\muxRF1|result[3]~1_combout  & (\regFile_inst|Mux8~2_combout ))) # 
// (\muxRF1|result[2]~0_combout  & ((!\muxRF1|result[3]~1_combout ) # ((\regFile_inst|Mux8~3_combout )))) ) ) ) # ( !\regFile_inst|Mux8~1_combout  & ( !\regFile_inst|Mux8~0_combout  & ( (\muxRF1|result[3]~1_combout  & ((!\muxRF1|result[2]~0_combout  & 
// (\regFile_inst|Mux8~2_combout )) # (\muxRF1|result[2]~0_combout  & ((\regFile_inst|Mux8~3_combout ))))) ) ) )

	.dataa(!\muxRF1|result[2]~0_combout ),
	.datab(!\muxRF1|result[3]~1_combout ),
	.datac(!\regFile_inst|Mux8~2_combout ),
	.datad(!\regFile_inst|Mux8~3_combout ),
	.datae(!\regFile_inst|Mux8~1_combout ),
	.dataf(!\regFile_inst|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux8~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux8~4 .extended_lut = "off";
defparam \regFile_inst|Mux8~4 .lut_mask = 64'h021346578A9BCEDF;
defparam \regFile_inst|Mux8~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y72_N49
dffeas \regFile_inst|RD1_temp[7] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\regFile_inst|Mux8~4_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|RD1_temp [7]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|RD1_temp[7] .is_wysiwyg = "true";
defparam \regFile_inst|RD1_temp[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y72_N58
dffeas \decode|op1_reg[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\regFile_inst|RD1_temp [7]),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\control_inst|mxSource~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|op1_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|op1_reg[7] .is_wysiwyg = "true";
defparam \decode|op1_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N33
cyclonev_lcell_comb \alu_inst|Add0~45 (
// Equation(s):
// \alu_inst|Add0~45_sumout  = SUM(( (!\decode|op2_reg[8]~DUPLICATE_q ) # (\decode|aluSrc~q ) ) + ( \decode|op1_reg [8] ) + ( \alu_inst|Add0~42  ))
// \alu_inst|Add0~46  = CARRY(( (!\decode|op2_reg[8]~DUPLICATE_q ) # (\decode|aluSrc~q ) ) + ( \decode|op1_reg [8] ) + ( \alu_inst|Add0~42  ))

	.dataa(gnd),
	.datab(!\decode|aluSrc~q ),
	.datac(!\decode|op1_reg [8]),
	.datad(!\decode|op2_reg[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_inst|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add0~45_sumout ),
	.cout(\alu_inst|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add0~45 .extended_lut = "off";
defparam \alu_inst|Add0~45 .lut_mask = 64'h0000F0F00000FF33;
defparam \alu_inst|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y72_N24
cyclonev_lcell_comb \alu_inst|Add1~45 (
// Equation(s):
// \alu_inst|Add1~45_sumout  = SUM(( \decode|op1_reg [8] ) + ( (!\decode|aluSrc~q  & \decode|op2_reg[8]~DUPLICATE_q ) ) + ( \alu_inst|Add1~42  ))
// \alu_inst|Add1~46  = CARRY(( \decode|op1_reg [8] ) + ( (!\decode|aluSrc~q  & \decode|op2_reg[8]~DUPLICATE_q ) ) + ( \alu_inst|Add1~42  ))

	.dataa(!\decode|aluSrc~q ),
	.datab(gnd),
	.datac(!\decode|op2_reg[8]~DUPLICATE_q ),
	.datad(!\decode|op1_reg [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_inst|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add1~45_sumout ),
	.cout(\alu_inst|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add1~45 .extended_lut = "off";
defparam \alu_inst|Add1~45 .lut_mask = 64'h0000F5F5000000FF;
defparam \alu_inst|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y72_N42
cyclonev_lcell_comb \alu_inst|Mux7~0 (
// Equation(s):
// \alu_inst|Mux7~0_combout  = ( \alu_inst|Add0~45_sumout  & ( \alu_inst|Add1~45_sumout  & ( (!\EMReg_inst|aluRes_reg[10]~0_combout ) # (\decode|op1_reg [8]) ) ) ) # ( !\alu_inst|Add0~45_sumout  & ( \alu_inst|Add1~45_sumout  & ( 
// (!\EMReg_inst|aluRes_reg[10]~0_combout  & (\EMReg_inst|aluRes_reg[10]~1_combout )) # (\EMReg_inst|aluRes_reg[10]~0_combout  & ((\decode|op1_reg [8]))) ) ) ) # ( \alu_inst|Add0~45_sumout  & ( !\alu_inst|Add1~45_sumout  & ( 
// (!\EMReg_inst|aluRes_reg[10]~0_combout  & (!\EMReg_inst|aluRes_reg[10]~1_combout )) # (\EMReg_inst|aluRes_reg[10]~0_combout  & ((\decode|op1_reg [8]))) ) ) ) # ( !\alu_inst|Add0~45_sumout  & ( !\alu_inst|Add1~45_sumout  & ( 
// (\EMReg_inst|aluRes_reg[10]~0_combout  & \decode|op1_reg [8]) ) ) )

	.dataa(gnd),
	.datab(!\EMReg_inst|aluRes_reg[10]~0_combout ),
	.datac(!\EMReg_inst|aluRes_reg[10]~1_combout ),
	.datad(!\decode|op1_reg [8]),
	.datae(!\alu_inst|Add0~45_sumout ),
	.dataf(!\alu_inst|Add1~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Mux7~0 .extended_lut = "off";
defparam \alu_inst|Mux7~0 .lut_mask = 64'h0033C0F30C3FCCFF;
defparam \alu_inst|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y72_N43
dffeas \EMReg_inst|aluRes_reg[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu_inst|Mux7~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\EMReg_inst|aluRes_reg[10]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EMReg_inst|aluRes_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \EMReg_inst|aluRes_reg[8] .is_wysiwyg = "true";
defparam \EMReg_inst|aluRes_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y74_N34
dffeas \memory|aluRes_reg[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\EMReg_inst|aluRes_reg [8]),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|aluRes_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|aluRes_reg[8] .is_wysiwyg = "true";
defparam \memory|aluRes_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y74_N21
cyclonev_lcell_comb \mux3a1_inst|Mux7~0 (
// Equation(s):
// \mux3a1_inst|Mux7~0_combout  = ( !\memory|resultSrc_reg [0] & ( \memory|aluRes_reg [8] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\memory|resultSrc_reg [0]),
	.dataf(!\memory|aluRes_reg [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux3a1_inst|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux3a1_inst|Mux7~0 .extended_lut = "off";
defparam \mux3a1_inst|Mux7~0 .lut_mask = 64'h00000000FFFF0000;
defparam \mux3a1_inst|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y74_N32
dffeas \regFile_inst|registers[9][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux7~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[9][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[9][8] .is_wysiwyg = "true";
defparam \regFile_inst|registers[9][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y74_N48
cyclonev_lcell_comb \regFile_inst|Mux23~1 (
// Equation(s):
// \regFile_inst|Mux23~1_combout  = ( \regFile_inst|registers[1][8]~q  & ( \muxRF2|result[3]~3_combout  & ( (!\muxRF2|result[2]~2_combout  & (\regFile_inst|registers[9][8]~q )) # (\muxRF2|result[2]~2_combout  & ((\regFile_inst|registers[13][8]~q ))) ) ) ) # 
// ( !\regFile_inst|registers[1][8]~q  & ( \muxRF2|result[3]~3_combout  & ( (!\muxRF2|result[2]~2_combout  & (\regFile_inst|registers[9][8]~q )) # (\muxRF2|result[2]~2_combout  & ((\regFile_inst|registers[13][8]~q ))) ) ) ) # ( 
// \regFile_inst|registers[1][8]~q  & ( !\muxRF2|result[3]~3_combout  & ( (!\muxRF2|result[2]~2_combout ) # (\regFile_inst|registers[5][8]~q ) ) ) ) # ( !\regFile_inst|registers[1][8]~q  & ( !\muxRF2|result[3]~3_combout  & ( (\regFile_inst|registers[5][8]~q  
// & \muxRF2|result[2]~2_combout ) ) ) )

	.dataa(!\regFile_inst|registers[9][8]~q ),
	.datab(!\regFile_inst|registers[5][8]~q ),
	.datac(!\regFile_inst|registers[13][8]~q ),
	.datad(!\muxRF2|result[2]~2_combout ),
	.datae(!\regFile_inst|registers[1][8]~q ),
	.dataf(!\muxRF2|result[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux23~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux23~1 .extended_lut = "off";
defparam \regFile_inst|Mux23~1 .lut_mask = 64'h0033FF33550F550F;
defparam \regFile_inst|Mux23~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y75_N37
dffeas \regFile_inst|registers[15][8]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux7~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[15][8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[15][8]~DUPLICATE .is_wysiwyg = "true";
defparam \regFile_inst|registers[15][8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y74_N15
cyclonev_lcell_comb \regFile_inst|Mux23~3 (
// Equation(s):
// \regFile_inst|Mux23~3_combout  = ( \muxRF2|result[2]~2_combout  & ( \muxRF2|result[3]~3_combout  & ( \regFile_inst|registers[15][8]~DUPLICATE_q  ) ) ) # ( !\muxRF2|result[2]~2_combout  & ( \muxRF2|result[3]~3_combout  & ( \regFile_inst|registers[11][8]~q  
// ) ) ) # ( \muxRF2|result[2]~2_combout  & ( !\muxRF2|result[3]~3_combout  & ( \regFile_inst|registers[7][8]~q  ) ) ) # ( !\muxRF2|result[2]~2_combout  & ( !\muxRF2|result[3]~3_combout  & ( \regFile_inst|registers[3][8]~q  ) ) )

	.dataa(!\regFile_inst|registers[7][8]~q ),
	.datab(!\regFile_inst|registers[11][8]~q ),
	.datac(!\regFile_inst|registers[15][8]~DUPLICATE_q ),
	.datad(!\regFile_inst|registers[3][8]~q ),
	.datae(!\muxRF2|result[2]~2_combout ),
	.dataf(!\muxRF2|result[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux23~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux23~3 .extended_lut = "off";
defparam \regFile_inst|Mux23~3 .lut_mask = 64'h00FF555533330F0F;
defparam \regFile_inst|Mux23~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y75_N8
dffeas \regFile_inst|registers[8][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux7~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[8][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[8][8] .is_wysiwyg = "true";
defparam \regFile_inst|registers[8][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y75_N36
cyclonev_lcell_comb \regFile_inst|Mux23~0 (
// Equation(s):
// \regFile_inst|Mux23~0_combout  = ( \regFile_inst|registers[0][8]~q  & ( \muxRF2|result[3]~3_combout  & ( (!\muxRF2|result[2]~2_combout  & ((\regFile_inst|registers[8][8]~q ))) # (\muxRF2|result[2]~2_combout  & (\regFile_inst|registers[12][8]~q )) ) ) ) # 
// ( !\regFile_inst|registers[0][8]~q  & ( \muxRF2|result[3]~3_combout  & ( (!\muxRF2|result[2]~2_combout  & ((\regFile_inst|registers[8][8]~q ))) # (\muxRF2|result[2]~2_combout  & (\regFile_inst|registers[12][8]~q )) ) ) ) # ( 
// \regFile_inst|registers[0][8]~q  & ( !\muxRF2|result[3]~3_combout  & ( (!\muxRF2|result[2]~2_combout ) # (\regFile_inst|registers[4][8]~q ) ) ) ) # ( !\regFile_inst|registers[0][8]~q  & ( !\muxRF2|result[3]~3_combout  & ( (\regFile_inst|registers[4][8]~q  
// & \muxRF2|result[2]~2_combout ) ) ) )

	.dataa(!\regFile_inst|registers[12][8]~q ),
	.datab(!\regFile_inst|registers[8][8]~q ),
	.datac(!\regFile_inst|registers[4][8]~q ),
	.datad(!\muxRF2|result[2]~2_combout ),
	.datae(!\regFile_inst|registers[0][8]~q ),
	.dataf(!\muxRF2|result[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux23~0 .extended_lut = "off";
defparam \regFile_inst|Mux23~0 .lut_mask = 64'h000FFF0F33553355;
defparam \regFile_inst|Mux23~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y75_N26
dffeas \regFile_inst|registers[2][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux7~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[2][8] .is_wysiwyg = "true";
defparam \regFile_inst|registers[2][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y75_N30
cyclonev_lcell_comb \regFile_inst|Mux23~2 (
// Equation(s):
// \regFile_inst|Mux23~2_combout  = ( \muxRF2|result[3]~3_combout  & ( \muxRF2|result[2]~2_combout  & ( \regFile_inst|registers[14][8]~q  ) ) ) # ( !\muxRF2|result[3]~3_combout  & ( \muxRF2|result[2]~2_combout  & ( \regFile_inst|registers[6][8]~q  ) ) ) # ( 
// \muxRF2|result[3]~3_combout  & ( !\muxRF2|result[2]~2_combout  & ( \regFile_inst|registers[10][8]~q  ) ) ) # ( !\muxRF2|result[3]~3_combout  & ( !\muxRF2|result[2]~2_combout  & ( \regFile_inst|registers[2][8]~q  ) ) )

	.dataa(!\regFile_inst|registers[2][8]~q ),
	.datab(!\regFile_inst|registers[10][8]~q ),
	.datac(!\regFile_inst|registers[6][8]~q ),
	.datad(!\regFile_inst|registers[14][8]~q ),
	.datae(!\muxRF2|result[3]~3_combout ),
	.dataf(!\muxRF2|result[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux23~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux23~2 .extended_lut = "off";
defparam \regFile_inst|Mux23~2 .lut_mask = 64'h555533330F0F00FF;
defparam \regFile_inst|Mux23~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y75_N24
cyclonev_lcell_comb \regFile_inst|Mux23~4 (
// Equation(s):
// \regFile_inst|Mux23~4_combout  = ( \regFile_inst|Mux23~0_combout  & ( \regFile_inst|Mux23~2_combout  & ( (!\muxRF2|result[0]~0_combout ) # ((!\muxRF2|result[1]~1_combout  & (\regFile_inst|Mux23~1_combout )) # (\muxRF2|result[1]~1_combout  & 
// ((\regFile_inst|Mux23~3_combout )))) ) ) ) # ( !\regFile_inst|Mux23~0_combout  & ( \regFile_inst|Mux23~2_combout  & ( (!\muxRF2|result[1]~1_combout  & (\muxRF2|result[0]~0_combout  & (\regFile_inst|Mux23~1_combout ))) # (\muxRF2|result[1]~1_combout  & 
// ((!\muxRF2|result[0]~0_combout ) # ((\regFile_inst|Mux23~3_combout )))) ) ) ) # ( \regFile_inst|Mux23~0_combout  & ( !\regFile_inst|Mux23~2_combout  & ( (!\muxRF2|result[1]~1_combout  & ((!\muxRF2|result[0]~0_combout ) # ((\regFile_inst|Mux23~1_combout 
// )))) # (\muxRF2|result[1]~1_combout  & (\muxRF2|result[0]~0_combout  & ((\regFile_inst|Mux23~3_combout )))) ) ) ) # ( !\regFile_inst|Mux23~0_combout  & ( !\regFile_inst|Mux23~2_combout  & ( (\muxRF2|result[0]~0_combout  & ((!\muxRF2|result[1]~1_combout  & 
// (\regFile_inst|Mux23~1_combout )) # (\muxRF2|result[1]~1_combout  & ((\regFile_inst|Mux23~3_combout ))))) ) ) )

	.dataa(!\muxRF2|result[1]~1_combout ),
	.datab(!\muxRF2|result[0]~0_combout ),
	.datac(!\regFile_inst|Mux23~1_combout ),
	.datad(!\regFile_inst|Mux23~3_combout ),
	.datae(!\regFile_inst|Mux23~0_combout ),
	.dataf(!\regFile_inst|Mux23~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux23~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux23~4 .extended_lut = "off";
defparam \regFile_inst|Mux23~4 .lut_mask = 64'h02138A9B4657CEDF;
defparam \regFile_inst|Mux23~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y75_N26
dffeas \regFile_inst|RD2_temp[8] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\regFile_inst|Mux23~4_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|RD2_temp [8]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|RD2_temp[8] .is_wysiwyg = "true";
defparam \regFile_inst|RD2_temp[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y72_N48
cyclonev_lcell_comb \decode|op2_reg[8]~feeder (
// Equation(s):
// \decode|op2_reg[8]~feeder_combout  = ( \regFile_inst|RD2_temp [8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regFile_inst|RD2_temp [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|op2_reg[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|op2_reg[8]~feeder .extended_lut = "off";
defparam \decode|op2_reg[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \decode|op2_reg[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y72_N49
dffeas \decode|op2_reg[8]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\decode|op2_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|op2_reg[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|op2_reg[8]~DUPLICATE .is_wysiwyg = "true";
defparam \decode|op2_reg[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y72_N27
cyclonev_lcell_comb \alu_inst|Add1~49 (
// Equation(s):
// \alu_inst|Add1~49_sumout  = SUM(( (!\decode|aluSrc~q  & \decode|op2_reg [9]) ) + ( \decode|op1_reg [9] ) + ( \alu_inst|Add1~46  ))
// \alu_inst|Add1~50  = CARRY(( (!\decode|aluSrc~q  & \decode|op2_reg [9]) ) + ( \decode|op1_reg [9] ) + ( \alu_inst|Add1~46  ))

	.dataa(!\decode|aluSrc~q ),
	.datab(gnd),
	.datac(!\decode|op2_reg [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\decode|op1_reg [9]),
	.datag(gnd),
	.cin(\alu_inst|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add1~49_sumout ),
	.cout(\alu_inst|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add1~49 .extended_lut = "off";
defparam \alu_inst|Add1~49 .lut_mask = 64'h0000FF0000000A0A;
defparam \alu_inst|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N36
cyclonev_lcell_comb \alu_inst|Add0~49 (
// Equation(s):
// \alu_inst|Add0~49_sumout  = SUM(( \decode|op1_reg [9] ) + ( (!\decode|op2_reg [9]) # (\decode|aluSrc~q ) ) + ( \alu_inst|Add0~46  ))
// \alu_inst|Add0~50  = CARRY(( \decode|op1_reg [9] ) + ( (!\decode|op2_reg [9]) # (\decode|aluSrc~q ) ) + ( \alu_inst|Add0~46  ))

	.dataa(gnd),
	.datab(!\decode|aluSrc~q ),
	.datac(!\decode|op2_reg [9]),
	.datad(!\decode|op1_reg [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_inst|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add0~49_sumout ),
	.cout(\alu_inst|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add0~49 .extended_lut = "off";
defparam \alu_inst|Add0~49 .lut_mask = 64'h00000C0C000000FF;
defparam \alu_inst|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y72_N30
cyclonev_lcell_comb \alu_inst|Mux6~0 (
// Equation(s):
// \alu_inst|Mux6~0_combout  = ( \alu_inst|Add1~49_sumout  & ( \alu_inst|Add0~49_sumout  & ( (!\EMReg_inst|aluRes_reg[10]~0_combout ) # (\decode|op1_reg [9]) ) ) ) # ( !\alu_inst|Add1~49_sumout  & ( \alu_inst|Add0~49_sumout  & ( 
// (!\EMReg_inst|aluRes_reg[10]~0_combout  & (!\EMReg_inst|aluRes_reg[10]~1_combout )) # (\EMReg_inst|aluRes_reg[10]~0_combout  & ((\decode|op1_reg [9]))) ) ) ) # ( \alu_inst|Add1~49_sumout  & ( !\alu_inst|Add0~49_sumout  & ( 
// (!\EMReg_inst|aluRes_reg[10]~0_combout  & (\EMReg_inst|aluRes_reg[10]~1_combout )) # (\EMReg_inst|aluRes_reg[10]~0_combout  & ((\decode|op1_reg [9]))) ) ) ) # ( !\alu_inst|Add1~49_sumout  & ( !\alu_inst|Add0~49_sumout  & ( (\decode|op1_reg [9] & 
// \EMReg_inst|aluRes_reg[10]~0_combout ) ) ) )

	.dataa(!\EMReg_inst|aluRes_reg[10]~1_combout ),
	.datab(gnd),
	.datac(!\decode|op1_reg [9]),
	.datad(!\EMReg_inst|aluRes_reg[10]~0_combout ),
	.datae(!\alu_inst|Add1~49_sumout ),
	.dataf(!\alu_inst|Add0~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Mux6~0 .extended_lut = "off";
defparam \alu_inst|Mux6~0 .lut_mask = 64'h000F550FAA0FFF0F;
defparam \alu_inst|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y72_N32
dffeas \EMReg_inst|aluRes_reg[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu_inst|Mux6~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\EMReg_inst|aluRes_reg[10]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EMReg_inst|aluRes_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \EMReg_inst|aluRes_reg[9] .is_wysiwyg = "true";
defparam \EMReg_inst|aluRes_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y71_N12
cyclonev_lcell_comb \memory|aluRes_reg[9]~feeder (
// Equation(s):
// \memory|aluRes_reg[9]~feeder_combout  = ( \EMReg_inst|aluRes_reg [9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\EMReg_inst|aluRes_reg [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|aluRes_reg[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|aluRes_reg[9]~feeder .extended_lut = "off";
defparam \memory|aluRes_reg[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \memory|aluRes_reg[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y71_N13
dffeas \memory|aluRes_reg[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\memory|aluRes_reg[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|aluRes_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|aluRes_reg[9] .is_wysiwyg = "true";
defparam \memory|aluRes_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y73_N21
cyclonev_lcell_comb \mux3a1_inst|Mux6~0 (
// Equation(s):
// \mux3a1_inst|Mux6~0_combout  = ( !\memory|resultSrc_reg [0] & ( \memory|aluRes_reg [9] ) )

	.dataa(!\memory|aluRes_reg [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|resultSrc_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux3a1_inst|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux3a1_inst|Mux6~0 .extended_lut = "off";
defparam \mux3a1_inst|Mux6~0 .lut_mask = 64'h5555555500000000;
defparam \mux3a1_inst|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y73_N23
dffeas \regFile_inst|registers[12][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mux3a1_inst|Mux6~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile_inst|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[12][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[12][9] .is_wysiwyg = "true";
defparam \regFile_inst|registers[12][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y73_N58
dffeas \regFile_inst|registers[13][9]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile_inst|registers[13][9]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile_inst|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[13][9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[13][9]~DUPLICATE .is_wysiwyg = "true";
defparam \regFile_inst|registers[13][9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y72_N31
dffeas \regFile_inst|registers[15][9]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux6~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[15][9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[15][9]~DUPLICATE .is_wysiwyg = "true";
defparam \regFile_inst|registers[15][9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y74_N36
cyclonev_lcell_comb \regFile_inst|Mux22~3 (
// Equation(s):
// \regFile_inst|Mux22~3_combout  = ( \muxRF2|result[1]~1_combout  & ( \muxRF2|result[0]~0_combout  & ( \regFile_inst|registers[15][9]~DUPLICATE_q  ) ) ) # ( !\muxRF2|result[1]~1_combout  & ( \muxRF2|result[0]~0_combout  & ( 
// !\regFile_inst|registers[13][9]~DUPLICATE_q  ) ) ) # ( \muxRF2|result[1]~1_combout  & ( !\muxRF2|result[0]~0_combout  & ( \regFile_inst|registers[14][9]~q  ) ) ) # ( !\muxRF2|result[1]~1_combout  & ( !\muxRF2|result[0]~0_combout  & ( 
// \regFile_inst|registers[12][9]~q  ) ) )

	.dataa(!\regFile_inst|registers[12][9]~q ),
	.datab(!\regFile_inst|registers[13][9]~DUPLICATE_q ),
	.datac(!\regFile_inst|registers[15][9]~DUPLICATE_q ),
	.datad(!\regFile_inst|registers[14][9]~q ),
	.datae(!\muxRF2|result[1]~1_combout ),
	.dataf(!\muxRF2|result[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux22~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux22~3 .extended_lut = "off";
defparam \regFile_inst|Mux22~3 .lut_mask = 64'h555500FFCCCC0F0F;
defparam \regFile_inst|Mux22~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y74_N12
cyclonev_lcell_comb \regFile_inst|Mux22~2 (
// Equation(s):
// \regFile_inst|Mux22~2_combout  = ( \regFile_inst|registers[10][9]~q  & ( \muxRF2|result[0]~0_combout  & ( (!\muxRF2|result[1]~1_combout  & (\regFile_inst|registers[9][9]~q )) # (\muxRF2|result[1]~1_combout  & ((\regFile_inst|registers[11][9]~q ))) ) ) ) # 
// ( !\regFile_inst|registers[10][9]~q  & ( \muxRF2|result[0]~0_combout  & ( (!\muxRF2|result[1]~1_combout  & (\regFile_inst|registers[9][9]~q )) # (\muxRF2|result[1]~1_combout  & ((\regFile_inst|registers[11][9]~q ))) ) ) ) # ( 
// \regFile_inst|registers[10][9]~q  & ( !\muxRF2|result[0]~0_combout  & ( (\muxRF2|result[1]~1_combout ) # (\regFile_inst|registers[8][9]~q ) ) ) ) # ( !\regFile_inst|registers[10][9]~q  & ( !\muxRF2|result[0]~0_combout  & ( (\regFile_inst|registers[8][9]~q 
//  & !\muxRF2|result[1]~1_combout ) ) ) )

	.dataa(!\regFile_inst|registers[9][9]~q ),
	.datab(!\regFile_inst|registers[11][9]~q ),
	.datac(!\regFile_inst|registers[8][9]~q ),
	.datad(!\muxRF2|result[1]~1_combout ),
	.datae(!\regFile_inst|registers[10][9]~q ),
	.dataf(!\muxRF2|result[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux22~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux22~2 .extended_lut = "off";
defparam \regFile_inst|Mux22~2 .lut_mask = 64'h0F000FFF55335533;
defparam \regFile_inst|Mux22~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y74_N6
cyclonev_lcell_comb \regFile_inst|Mux22~1 (
// Equation(s):
// \regFile_inst|Mux22~1_combout  = ( \regFile_inst|registers[4][9]~q  & ( \muxRF2|result[0]~0_combout  & ( (!\muxRF2|result[1]~1_combout  & (\regFile_inst|registers[5][9]~q )) # (\muxRF2|result[1]~1_combout  & ((\regFile_inst|registers[7][9]~q ))) ) ) ) # ( 
// !\regFile_inst|registers[4][9]~q  & ( \muxRF2|result[0]~0_combout  & ( (!\muxRF2|result[1]~1_combout  & (\regFile_inst|registers[5][9]~q )) # (\muxRF2|result[1]~1_combout  & ((\regFile_inst|registers[7][9]~q ))) ) ) ) # ( \regFile_inst|registers[4][9]~q  
// & ( !\muxRF2|result[0]~0_combout  & ( (!\muxRF2|result[1]~1_combout ) # (\regFile_inst|registers[6][9]~q ) ) ) ) # ( !\regFile_inst|registers[4][9]~q  & ( !\muxRF2|result[0]~0_combout  & ( (\regFile_inst|registers[6][9]~q  & \muxRF2|result[1]~1_combout ) 
// ) ) )

	.dataa(!\regFile_inst|registers[6][9]~q ),
	.datab(!\regFile_inst|registers[5][9]~q ),
	.datac(!\muxRF2|result[1]~1_combout ),
	.datad(!\regFile_inst|registers[7][9]~q ),
	.datae(!\regFile_inst|registers[4][9]~q ),
	.dataf(!\muxRF2|result[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux22~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux22~1 .extended_lut = "off";
defparam \regFile_inst|Mux22~1 .lut_mask = 64'h0505F5F5303F303F;
defparam \regFile_inst|Mux22~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y73_N33
cyclonev_lcell_comb \regFile_inst|Mux22~0 (
// Equation(s):
// \regFile_inst|Mux22~0_combout  = ( \muxRF2|result[0]~0_combout  & ( \muxRF2|result[1]~1_combout  & ( \regFile_inst|registers[3][9]~q  ) ) ) # ( !\muxRF2|result[0]~0_combout  & ( \muxRF2|result[1]~1_combout  & ( \regFile_inst|registers[2][9]~q  ) ) ) # ( 
// \muxRF2|result[0]~0_combout  & ( !\muxRF2|result[1]~1_combout  & ( \regFile_inst|registers[1][9]~q  ) ) ) # ( !\muxRF2|result[0]~0_combout  & ( !\muxRF2|result[1]~1_combout  & ( \regFile_inst|registers[0][9]~q  ) ) )

	.dataa(!\regFile_inst|registers[0][9]~q ),
	.datab(!\regFile_inst|registers[2][9]~q ),
	.datac(!\regFile_inst|registers[3][9]~q ),
	.datad(!\regFile_inst|registers[1][9]~q ),
	.datae(!\muxRF2|result[0]~0_combout ),
	.dataf(!\muxRF2|result[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux22~0 .extended_lut = "off";
defparam \regFile_inst|Mux22~0 .lut_mask = 64'h555500FF33330F0F;
defparam \regFile_inst|Mux22~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y74_N6
cyclonev_lcell_comb \regFile_inst|Mux22~4 (
// Equation(s):
// \regFile_inst|Mux22~4_combout  = ( \regFile_inst|Mux22~1_combout  & ( \regFile_inst|Mux22~0_combout  & ( (!\muxRF2|result[3]~3_combout ) # ((!\muxRF2|result[2]~2_combout  & ((\regFile_inst|Mux22~2_combout ))) # (\muxRF2|result[2]~2_combout  & 
// (\regFile_inst|Mux22~3_combout ))) ) ) ) # ( !\regFile_inst|Mux22~1_combout  & ( \regFile_inst|Mux22~0_combout  & ( (!\muxRF2|result[3]~3_combout  & (!\muxRF2|result[2]~2_combout )) # (\muxRF2|result[3]~3_combout  & ((!\muxRF2|result[2]~2_combout  & 
// ((\regFile_inst|Mux22~2_combout ))) # (\muxRF2|result[2]~2_combout  & (\regFile_inst|Mux22~3_combout )))) ) ) ) # ( \regFile_inst|Mux22~1_combout  & ( !\regFile_inst|Mux22~0_combout  & ( (!\muxRF2|result[3]~3_combout  & (\muxRF2|result[2]~2_combout )) # 
// (\muxRF2|result[3]~3_combout  & ((!\muxRF2|result[2]~2_combout  & ((\regFile_inst|Mux22~2_combout ))) # (\muxRF2|result[2]~2_combout  & (\regFile_inst|Mux22~3_combout )))) ) ) ) # ( !\regFile_inst|Mux22~1_combout  & ( !\regFile_inst|Mux22~0_combout  & ( 
// (\muxRF2|result[3]~3_combout  & ((!\muxRF2|result[2]~2_combout  & ((\regFile_inst|Mux22~2_combout ))) # (\muxRF2|result[2]~2_combout  & (\regFile_inst|Mux22~3_combout )))) ) ) )

	.dataa(!\muxRF2|result[3]~3_combout ),
	.datab(!\muxRF2|result[2]~2_combout ),
	.datac(!\regFile_inst|Mux22~3_combout ),
	.datad(!\regFile_inst|Mux22~2_combout ),
	.datae(!\regFile_inst|Mux22~1_combout ),
	.dataf(!\regFile_inst|Mux22~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux22~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux22~4 .extended_lut = "off";
defparam \regFile_inst|Mux22~4 .lut_mask = 64'h0145236789CDABEF;
defparam \regFile_inst|Mux22~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y74_N7
dffeas \regFile_inst|RD2_temp[9] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\regFile_inst|Mux22~4_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|RD2_temp [9]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|RD2_temp[9] .is_wysiwyg = "true";
defparam \regFile_inst|RD2_temp[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y72_N4
dffeas \decode|op2_reg[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\regFile_inst|RD2_temp [9]),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|op2_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|op2_reg[9] .is_wysiwyg = "true";
defparam \decode|op2_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N39
cyclonev_lcell_comb \alu_inst|Add0~53 (
// Equation(s):
// \alu_inst|Add0~53_sumout  = SUM(( \decode|op1_reg [10] ) + ( (!\decode|op2_reg[10]~DUPLICATE_q ) # (\decode|aluSrc~q ) ) + ( \alu_inst|Add0~50  ))
// \alu_inst|Add0~54  = CARRY(( \decode|op1_reg [10] ) + ( (!\decode|op2_reg[10]~DUPLICATE_q ) # (\decode|aluSrc~q ) ) + ( \alu_inst|Add0~50  ))

	.dataa(gnd),
	.datab(!\decode|aluSrc~q ),
	.datac(!\decode|op1_reg [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\decode|op2_reg[10]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\alu_inst|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add0~53_sumout ),
	.cout(\alu_inst|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add0~53 .extended_lut = "off";
defparam \alu_inst|Add0~53 .lut_mask = 64'h000000CC00000F0F;
defparam \alu_inst|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y72_N30
cyclonev_lcell_comb \alu_inst|Add1~53 (
// Equation(s):
// \alu_inst|Add1~53_sumout  = SUM(( (!\decode|aluSrc~q  & \decode|op2_reg[10]~DUPLICATE_q ) ) + ( \decode|op1_reg [10] ) + ( \alu_inst|Add1~50  ))
// \alu_inst|Add1~54  = CARRY(( (!\decode|aluSrc~q  & \decode|op2_reg[10]~DUPLICATE_q ) ) + ( \decode|op1_reg [10] ) + ( \alu_inst|Add1~50  ))

	.dataa(!\decode|aluSrc~q ),
	.datab(gnd),
	.datac(!\decode|op2_reg[10]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\decode|op1_reg [10]),
	.datag(gnd),
	.cin(\alu_inst|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add1~53_sumout ),
	.cout(\alu_inst|Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add1~53 .extended_lut = "off";
defparam \alu_inst|Add1~53 .lut_mask = 64'h0000FF0000000A0A;
defparam \alu_inst|Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y72_N51
cyclonev_lcell_comb \alu_inst|Mux5~0 (
// Equation(s):
// \alu_inst|Mux5~0_combout  = ( \alu_inst|Add1~53_sumout  & ( \decode|op1_reg [10] & ( ((\EMReg_inst|aluRes_reg[10]~1_combout ) # (\EMReg_inst|aluRes_reg[10]~0_combout )) # (\alu_inst|Add0~53_sumout ) ) ) ) # ( !\alu_inst|Add1~53_sumout  & ( \decode|op1_reg 
// [10] & ( ((\alu_inst|Add0~53_sumout  & !\EMReg_inst|aluRes_reg[10]~1_combout )) # (\EMReg_inst|aluRes_reg[10]~0_combout ) ) ) ) # ( \alu_inst|Add1~53_sumout  & ( !\decode|op1_reg [10] & ( (!\EMReg_inst|aluRes_reg[10]~0_combout  & 
// ((\EMReg_inst|aluRes_reg[10]~1_combout ) # (\alu_inst|Add0~53_sumout ))) ) ) ) # ( !\alu_inst|Add1~53_sumout  & ( !\decode|op1_reg [10] & ( (\alu_inst|Add0~53_sumout  & (!\EMReg_inst|aluRes_reg[10]~0_combout  & !\EMReg_inst|aluRes_reg[10]~1_combout )) ) ) 
// )

	.dataa(!\alu_inst|Add0~53_sumout ),
	.datab(!\EMReg_inst|aluRes_reg[10]~0_combout ),
	.datac(gnd),
	.datad(!\EMReg_inst|aluRes_reg[10]~1_combout ),
	.datae(!\alu_inst|Add1~53_sumout ),
	.dataf(!\decode|op1_reg [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Mux5~0 .extended_lut = "off";
defparam \alu_inst|Mux5~0 .lut_mask = 64'h440044CC773377FF;
defparam \alu_inst|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y72_N52
dffeas \EMReg_inst|aluRes_reg[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu_inst|Mux5~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\EMReg_inst|aluRes_reg[10]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EMReg_inst|aluRes_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \EMReg_inst|aluRes_reg[10] .is_wysiwyg = "true";
defparam \EMReg_inst|aluRes_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y74_N32
dffeas \memory|aluRes_reg[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\EMReg_inst|aluRes_reg [10]),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|aluRes_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|aluRes_reg[10] .is_wysiwyg = "true";
defparam \memory|aluRes_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y74_N48
cyclonev_lcell_comb \mux3a1_inst|Mux5~0 (
// Equation(s):
// \mux3a1_inst|Mux5~0_combout  = ( \memory|aluRes_reg [10] & ( !\memory|resultSrc_reg [0] ) )

	.dataa(gnd),
	.datab(!\memory|resultSrc_reg [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|aluRes_reg [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux3a1_inst|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux3a1_inst|Mux5~0 .extended_lut = "off";
defparam \mux3a1_inst|Mux5~0 .lut_mask = 64'h00000000CCCCCCCC;
defparam \mux3a1_inst|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y72_N40
dffeas \regFile_inst|registers[3][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux5~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[3][10] .is_wysiwyg = "true";
defparam \regFile_inst|registers[3][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y75_N42
cyclonev_lcell_comb \regFile_inst|Mux5~3 (
// Equation(s):
// \regFile_inst|Mux5~3_combout  = ( \regFile_inst|registers[15][10]~q  & ( \muxRF1|result[2]~0_combout  & ( (\muxRF1|result[3]~1_combout ) # (\regFile_inst|registers[7][10]~q ) ) ) ) # ( !\regFile_inst|registers[15][10]~q  & ( \muxRF1|result[2]~0_combout  & 
// ( (\regFile_inst|registers[7][10]~q  & !\muxRF1|result[3]~1_combout ) ) ) ) # ( \regFile_inst|registers[15][10]~q  & ( !\muxRF1|result[2]~0_combout  & ( (!\muxRF1|result[3]~1_combout  & (\regFile_inst|registers[3][10]~q )) # (\muxRF1|result[3]~1_combout  
// & ((\regFile_inst|registers[11][10]~q ))) ) ) ) # ( !\regFile_inst|registers[15][10]~q  & ( !\muxRF1|result[2]~0_combout  & ( (!\muxRF1|result[3]~1_combout  & (\regFile_inst|registers[3][10]~q )) # (\muxRF1|result[3]~1_combout  & 
// ((\regFile_inst|registers[11][10]~q ))) ) ) )

	.dataa(!\regFile_inst|registers[3][10]~q ),
	.datab(!\regFile_inst|registers[7][10]~q ),
	.datac(!\regFile_inst|registers[11][10]~q ),
	.datad(!\muxRF1|result[3]~1_combout ),
	.datae(!\regFile_inst|registers[15][10]~q ),
	.dataf(!\muxRF1|result[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux5~3 .extended_lut = "off";
defparam \regFile_inst|Mux5~3 .lut_mask = 64'h550F550F330033FF;
defparam \regFile_inst|Mux5~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y75_N27
cyclonev_lcell_comb \regFile_inst|Mux5~2 (
// Equation(s):
// \regFile_inst|Mux5~2_combout  = ( \regFile_inst|registers[2][10]~q  & ( \muxRF1|result[2]~0_combout  & ( (!\muxRF1|result[3]~1_combout  & ((\regFile_inst|registers[6][10]~q ))) # (\muxRF1|result[3]~1_combout  & (\regFile_inst|registers[14][10]~q )) ) ) ) 
// # ( !\regFile_inst|registers[2][10]~q  & ( \muxRF1|result[2]~0_combout  & ( (!\muxRF1|result[3]~1_combout  & ((\regFile_inst|registers[6][10]~q ))) # (\muxRF1|result[3]~1_combout  & (\regFile_inst|registers[14][10]~q )) ) ) ) # ( 
// \regFile_inst|registers[2][10]~q  & ( !\muxRF1|result[2]~0_combout  & ( (!\muxRF1|result[3]~1_combout ) # (\regFile_inst|registers[10][10]~q ) ) ) ) # ( !\regFile_inst|registers[2][10]~q  & ( !\muxRF1|result[2]~0_combout  & ( (\muxRF1|result[3]~1_combout  
// & \regFile_inst|registers[10][10]~q ) ) ) )

	.dataa(!\regFile_inst|registers[14][10]~q ),
	.datab(!\regFile_inst|registers[6][10]~q ),
	.datac(!\muxRF1|result[3]~1_combout ),
	.datad(!\regFile_inst|registers[10][10]~q ),
	.datae(!\regFile_inst|registers[2][10]~q ),
	.dataf(!\muxRF1|result[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux5~2 .extended_lut = "off";
defparam \regFile_inst|Mux5~2 .lut_mask = 64'h000FF0FF35353535;
defparam \regFile_inst|Mux5~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y75_N18
cyclonev_lcell_comb \regFile_inst|Mux5~0 (
// Equation(s):
// \regFile_inst|Mux5~0_combout  = ( \regFile_inst|registers[4][10]~q  & ( \muxRF1|result[3]~1_combout  & ( (!\muxRF1|result[2]~0_combout  & (\regFile_inst|registers[8][10]~q )) # (\muxRF1|result[2]~0_combout  & ((\regFile_inst|registers[12][10]~q ))) ) ) ) 
// # ( !\regFile_inst|registers[4][10]~q  & ( \muxRF1|result[3]~1_combout  & ( (!\muxRF1|result[2]~0_combout  & (\regFile_inst|registers[8][10]~q )) # (\muxRF1|result[2]~0_combout  & ((\regFile_inst|registers[12][10]~q ))) ) ) ) # ( 
// \regFile_inst|registers[4][10]~q  & ( !\muxRF1|result[3]~1_combout  & ( (\muxRF1|result[2]~0_combout ) # (\regFile_inst|registers[0][10]~q ) ) ) ) # ( !\regFile_inst|registers[4][10]~q  & ( !\muxRF1|result[3]~1_combout  & ( 
// (\regFile_inst|registers[0][10]~q  & !\muxRF1|result[2]~0_combout ) ) ) )

	.dataa(!\regFile_inst|registers[8][10]~q ),
	.datab(!\regFile_inst|registers[0][10]~q ),
	.datac(!\muxRF1|result[2]~0_combout ),
	.datad(!\regFile_inst|registers[12][10]~q ),
	.datae(!\regFile_inst|registers[4][10]~q ),
	.dataf(!\muxRF1|result[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux5~0 .extended_lut = "off";
defparam \regFile_inst|Mux5~0 .lut_mask = 64'h30303F3F505F505F;
defparam \regFile_inst|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y75_N48
cyclonev_lcell_comb \regFile_inst|Mux5~1 (
// Equation(s):
// \regFile_inst|Mux5~1_combout  = ( \regFile_inst|registers[5][10]~q  & ( \muxRF1|result[2]~0_combout  & ( (!\muxRF1|result[3]~1_combout ) # (\regFile_inst|registers[13][10]~q ) ) ) ) # ( !\regFile_inst|registers[5][10]~q  & ( \muxRF1|result[2]~0_combout  & 
// ( (\regFile_inst|registers[13][10]~q  & \muxRF1|result[3]~1_combout ) ) ) ) # ( \regFile_inst|registers[5][10]~q  & ( !\muxRF1|result[2]~0_combout  & ( (!\muxRF1|result[3]~1_combout  & ((\regFile_inst|registers[1][10]~q ))) # (\muxRF1|result[3]~1_combout  
// & (\regFile_inst|registers[9][10]~q )) ) ) ) # ( !\regFile_inst|registers[5][10]~q  & ( !\muxRF1|result[2]~0_combout  & ( (!\muxRF1|result[3]~1_combout  & ((\regFile_inst|registers[1][10]~q ))) # (\muxRF1|result[3]~1_combout  & 
// (\regFile_inst|registers[9][10]~q )) ) ) )

	.dataa(!\regFile_inst|registers[9][10]~q ),
	.datab(!\regFile_inst|registers[13][10]~q ),
	.datac(!\muxRF1|result[3]~1_combout ),
	.datad(!\regFile_inst|registers[1][10]~q ),
	.datae(!\regFile_inst|registers[5][10]~q ),
	.dataf(!\muxRF1|result[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux5~1 .extended_lut = "off";
defparam \regFile_inst|Mux5~1 .lut_mask = 64'h05F505F50303F3F3;
defparam \regFile_inst|Mux5~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y75_N0
cyclonev_lcell_comb \regFile_inst|Mux5~4 (
// Equation(s):
// \regFile_inst|Mux5~4_combout  = ( \muxRF1|result[1]~3_combout  & ( \regFile_inst|Mux5~1_combout  & ( (!\muxRF1|result[0]~2_combout  & ((\regFile_inst|Mux5~2_combout ))) # (\muxRF1|result[0]~2_combout  & (\regFile_inst|Mux5~3_combout )) ) ) ) # ( 
// !\muxRF1|result[1]~3_combout  & ( \regFile_inst|Mux5~1_combout  & ( (\regFile_inst|Mux5~0_combout ) # (\muxRF1|result[0]~2_combout ) ) ) ) # ( \muxRF1|result[1]~3_combout  & ( !\regFile_inst|Mux5~1_combout  & ( (!\muxRF1|result[0]~2_combout  & 
// ((\regFile_inst|Mux5~2_combout ))) # (\muxRF1|result[0]~2_combout  & (\regFile_inst|Mux5~3_combout )) ) ) ) # ( !\muxRF1|result[1]~3_combout  & ( !\regFile_inst|Mux5~1_combout  & ( (!\muxRF1|result[0]~2_combout  & \regFile_inst|Mux5~0_combout ) ) ) )

	.dataa(!\muxRF1|result[0]~2_combout ),
	.datab(!\regFile_inst|Mux5~3_combout ),
	.datac(!\regFile_inst|Mux5~2_combout ),
	.datad(!\regFile_inst|Mux5~0_combout ),
	.datae(!\muxRF1|result[1]~3_combout ),
	.dataf(!\regFile_inst|Mux5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux5~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux5~4 .extended_lut = "off";
defparam \regFile_inst|Mux5~4 .lut_mask = 64'h00AA1B1B55FF1B1B;
defparam \regFile_inst|Mux5~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y75_N1
dffeas \regFile_inst|RD1_temp[10] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\regFile_inst|Mux5~4_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|RD1_temp [10]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|RD1_temp[10] .is_wysiwyg = "true";
defparam \regFile_inst|RD1_temp[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y72_N25
dffeas \decode|op1_reg[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\regFile_inst|RD1_temp [10]),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\control_inst|mxSource~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|op1_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|op1_reg[10] .is_wysiwyg = "true";
defparam \decode|op1_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N42
cyclonev_lcell_comb \alu_inst|Add0~57 (
// Equation(s):
// \alu_inst|Add0~57_sumout  = SUM(( (!\decode|op2_reg [11]) # (\decode|aluSrc~q ) ) + ( \decode|op1_reg[11]~DUPLICATE_q  ) + ( \alu_inst|Add0~54  ))
// \alu_inst|Add0~58  = CARRY(( (!\decode|op2_reg [11]) # (\decode|aluSrc~q ) ) + ( \decode|op1_reg[11]~DUPLICATE_q  ) + ( \alu_inst|Add0~54  ))

	.dataa(gnd),
	.datab(!\decode|aluSrc~q ),
	.datac(!\decode|op2_reg [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\decode|op1_reg[11]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\alu_inst|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add0~57_sumout ),
	.cout(\alu_inst|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add0~57 .extended_lut = "off";
defparam \alu_inst|Add0~57 .lut_mask = 64'h0000FF000000F3F3;
defparam \alu_inst|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y72_N33
cyclonev_lcell_comb \alu_inst|Add1~57 (
// Equation(s):
// \alu_inst|Add1~57_sumout  = SUM(( \decode|op1_reg[11]~DUPLICATE_q  ) + ( (!\decode|aluSrc~q  & \decode|op2_reg [11]) ) + ( \alu_inst|Add1~54  ))
// \alu_inst|Add1~58  = CARRY(( \decode|op1_reg[11]~DUPLICATE_q  ) + ( (!\decode|aluSrc~q  & \decode|op2_reg [11]) ) + ( \alu_inst|Add1~54  ))

	.dataa(!\decode|aluSrc~q ),
	.datab(gnd),
	.datac(!\decode|op1_reg[11]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\decode|op2_reg [11]),
	.datag(gnd),
	.cin(\alu_inst|Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add1~57_sumout ),
	.cout(\alu_inst|Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add1~57 .extended_lut = "off";
defparam \alu_inst|Add1~57 .lut_mask = 64'h0000FF5500000F0F;
defparam \alu_inst|Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y72_N0
cyclonev_lcell_comb \alu_inst|Mux4~0 (
// Equation(s):
// \alu_inst|Mux4~0_combout  = ( \alu_inst|Add1~57_sumout  & ( (!\EMReg_inst|aluRes_reg[10]~0_combout  & (((\alu_inst|Add0~57_sumout )) # (\EMReg_inst|aluRes_reg[10]~1_combout ))) # (\EMReg_inst|aluRes_reg[10]~0_combout  & (((\decode|op1_reg[11]~DUPLICATE_q 
// )))) ) ) # ( !\alu_inst|Add1~57_sumout  & ( (!\EMReg_inst|aluRes_reg[10]~0_combout  & (!\EMReg_inst|aluRes_reg[10]~1_combout  & (\alu_inst|Add0~57_sumout ))) # (\EMReg_inst|aluRes_reg[10]~0_combout  & (((\decode|op1_reg[11]~DUPLICATE_q )))) ) )

	.dataa(!\EMReg_inst|aluRes_reg[10]~1_combout ),
	.datab(!\EMReg_inst|aluRes_reg[10]~0_combout ),
	.datac(!\alu_inst|Add0~57_sumout ),
	.datad(!\decode|op1_reg[11]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\alu_inst|Add1~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Mux4~0 .extended_lut = "off";
defparam \alu_inst|Mux4~0 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \alu_inst|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y72_N1
dffeas \EMReg_inst|aluRes_reg[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu_inst|Mux4~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\EMReg_inst|aluRes_reg[10]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EMReg_inst|aluRes_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \EMReg_inst|aluRes_reg[11] .is_wysiwyg = "true";
defparam \EMReg_inst|aluRes_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y71_N20
dffeas \memory|aluRes_reg[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\EMReg_inst|aluRes_reg [11]),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|aluRes_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|aluRes_reg[11] .is_wysiwyg = "true";
defparam \memory|aluRes_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y71_N18
cyclonev_lcell_comb \mux3a1_inst|Mux4~0 (
// Equation(s):
// \mux3a1_inst|Mux4~0_combout  = ( \memory|aluRes_reg [11] & ( !\memory|resultSrc_reg [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\memory|aluRes_reg [11]),
	.dataf(!\memory|resultSrc_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux3a1_inst|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux3a1_inst|Mux4~0 .extended_lut = "off";
defparam \mux3a1_inst|Mux4~0 .lut_mask = 64'h0000FFFF00000000;
defparam \mux3a1_inst|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y74_N57
cyclonev_lcell_comb \regFile_inst|registers[7][11]~feeder (
// Equation(s):
// \regFile_inst|registers[7][11]~feeder_combout  = ( \mux3a1_inst|Mux4~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux3a1_inst|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|registers[7][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|registers[7][11]~feeder .extended_lut = "off";
defparam \regFile_inst|registers[7][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regFile_inst|registers[7][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y74_N58
dffeas \regFile_inst|registers[7][11]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile_inst|registers[7][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile_inst|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[7][11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[7][11]~DUPLICATE .is_wysiwyg = "true";
defparam \regFile_inst|registers[7][11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y72_N32
dffeas \regFile_inst|registers[5][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux4~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[5][11] .is_wysiwyg = "true";
defparam \regFile_inst|registers[5][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y72_N33
cyclonev_lcell_comb \regFile_inst|Mux4~1 (
// Equation(s):
// \regFile_inst|Mux4~1_combout  = ( \muxRF1|result[0]~2_combout  & ( \muxRF1|result[1]~3_combout  & ( \regFile_inst|registers[7][11]~DUPLICATE_q  ) ) ) # ( !\muxRF1|result[0]~2_combout  & ( \muxRF1|result[1]~3_combout  & ( \regFile_inst|registers[6][11]~q  
// ) ) ) # ( \muxRF1|result[0]~2_combout  & ( !\muxRF1|result[1]~3_combout  & ( \regFile_inst|registers[5][11]~q  ) ) ) # ( !\muxRF1|result[0]~2_combout  & ( !\muxRF1|result[1]~3_combout  & ( \regFile_inst|registers[4][11]~q  ) ) )

	.dataa(!\regFile_inst|registers[7][11]~DUPLICATE_q ),
	.datab(!\regFile_inst|registers[4][11]~q ),
	.datac(!\regFile_inst|registers[5][11]~q ),
	.datad(!\regFile_inst|registers[6][11]~q ),
	.datae(!\muxRF1|result[0]~2_combout ),
	.dataf(!\muxRF1|result[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux4~1 .extended_lut = "off";
defparam \regFile_inst|Mux4~1 .lut_mask = 64'h33330F0F00FF5555;
defparam \regFile_inst|Mux4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y73_N45
cyclonev_lcell_comb \regFile_inst|Mux4~2 (
// Equation(s):
// \regFile_inst|Mux4~2_combout  = ( \muxRF1|result[0]~2_combout  & ( \muxRF1|result[1]~3_combout  & ( \regFile_inst|registers[11][11]~q  ) ) ) # ( !\muxRF1|result[0]~2_combout  & ( \muxRF1|result[1]~3_combout  & ( \regFile_inst|registers[10][11]~q  ) ) ) # 
// ( \muxRF1|result[0]~2_combout  & ( !\muxRF1|result[1]~3_combout  & ( \regFile_inst|registers[9][11]~q  ) ) ) # ( !\muxRF1|result[0]~2_combout  & ( !\muxRF1|result[1]~3_combout  & ( \regFile_inst|registers[8][11]~q  ) ) )

	.dataa(!\regFile_inst|registers[11][11]~q ),
	.datab(!\regFile_inst|registers[8][11]~q ),
	.datac(!\regFile_inst|registers[10][11]~q ),
	.datad(!\regFile_inst|registers[9][11]~q ),
	.datae(!\muxRF1|result[0]~2_combout ),
	.dataf(!\muxRF1|result[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux4~2 .extended_lut = "off";
defparam \regFile_inst|Mux4~2 .lut_mask = 64'h333300FF0F0F5555;
defparam \regFile_inst|Mux4~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y72_N36
cyclonev_lcell_comb \regFile_inst|Mux4~0 (
// Equation(s):
// \regFile_inst|Mux4~0_combout  = ( \regFile_inst|registers[1][11]~q  & ( \muxRF1|result[0]~2_combout  & ( (!\muxRF1|result[1]~3_combout ) # (\regFile_inst|registers[3][11]~q ) ) ) ) # ( !\regFile_inst|registers[1][11]~q  & ( \muxRF1|result[0]~2_combout  & 
// ( (\regFile_inst|registers[3][11]~q  & \muxRF1|result[1]~3_combout ) ) ) ) # ( \regFile_inst|registers[1][11]~q  & ( !\muxRF1|result[0]~2_combout  & ( (!\muxRF1|result[1]~3_combout  & (\regFile_inst|registers[0][11]~q )) # (\muxRF1|result[1]~3_combout  & 
// ((\regFile_inst|registers[2][11]~q ))) ) ) ) # ( !\regFile_inst|registers[1][11]~q  & ( !\muxRF1|result[0]~2_combout  & ( (!\muxRF1|result[1]~3_combout  & (\regFile_inst|registers[0][11]~q )) # (\muxRF1|result[1]~3_combout  & 
// ((\regFile_inst|registers[2][11]~q ))) ) ) )

	.dataa(!\regFile_inst|registers[3][11]~q ),
	.datab(!\regFile_inst|registers[0][11]~q ),
	.datac(!\muxRF1|result[1]~3_combout ),
	.datad(!\regFile_inst|registers[2][11]~q ),
	.datae(!\regFile_inst|registers[1][11]~q ),
	.dataf(!\muxRF1|result[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux4~0 .extended_lut = "off";
defparam \regFile_inst|Mux4~0 .lut_mask = 64'h303F303F0505F5F5;
defparam \regFile_inst|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y72_N24
cyclonev_lcell_comb \regFile_inst|Mux4~3 (
// Equation(s):
// \regFile_inst|Mux4~3_combout  = ( \regFile_inst|registers[15][11]~q  & ( \muxRF1|result[1]~3_combout  & ( (\muxRF1|result[0]~2_combout ) # (\regFile_inst|registers[14][11]~q ) ) ) ) # ( !\regFile_inst|registers[15][11]~q  & ( \muxRF1|result[1]~3_combout  
// & ( (\regFile_inst|registers[14][11]~q  & !\muxRF1|result[0]~2_combout ) ) ) ) # ( \regFile_inst|registers[15][11]~q  & ( !\muxRF1|result[1]~3_combout  & ( (!\muxRF1|result[0]~2_combout  & (\regFile_inst|registers[12][11]~q )) # 
// (\muxRF1|result[0]~2_combout  & ((\regFile_inst|registers[13][11]~q ))) ) ) ) # ( !\regFile_inst|registers[15][11]~q  & ( !\muxRF1|result[1]~3_combout  & ( (!\muxRF1|result[0]~2_combout  & (\regFile_inst|registers[12][11]~q )) # 
// (\muxRF1|result[0]~2_combout  & ((\regFile_inst|registers[13][11]~q ))) ) ) )

	.dataa(!\regFile_inst|registers[14][11]~q ),
	.datab(!\regFile_inst|registers[12][11]~q ),
	.datac(!\muxRF1|result[0]~2_combout ),
	.datad(!\regFile_inst|registers[13][11]~q ),
	.datae(!\regFile_inst|registers[15][11]~q ),
	.dataf(!\muxRF1|result[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux4~3 .extended_lut = "off";
defparam \regFile_inst|Mux4~3 .lut_mask = 64'h303F303F50505F5F;
defparam \regFile_inst|Mux4~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y72_N42
cyclonev_lcell_comb \regFile_inst|Mux4~4 (
// Equation(s):
// \regFile_inst|Mux4~4_combout  = ( \regFile_inst|Mux4~0_combout  & ( \regFile_inst|Mux4~3_combout  & ( (!\muxRF1|result[2]~0_combout  & (((!\muxRF1|result[3]~1_combout ) # (\regFile_inst|Mux4~2_combout )))) # (\muxRF1|result[2]~0_combout  & 
// (((\muxRF1|result[3]~1_combout )) # (\regFile_inst|Mux4~1_combout ))) ) ) ) # ( !\regFile_inst|Mux4~0_combout  & ( \regFile_inst|Mux4~3_combout  & ( (!\muxRF1|result[2]~0_combout  & (((\regFile_inst|Mux4~2_combout  & \muxRF1|result[3]~1_combout )))) # 
// (\muxRF1|result[2]~0_combout  & (((\muxRF1|result[3]~1_combout )) # (\regFile_inst|Mux4~1_combout ))) ) ) ) # ( \regFile_inst|Mux4~0_combout  & ( !\regFile_inst|Mux4~3_combout  & ( (!\muxRF1|result[2]~0_combout  & (((!\muxRF1|result[3]~1_combout ) # 
// (\regFile_inst|Mux4~2_combout )))) # (\muxRF1|result[2]~0_combout  & (\regFile_inst|Mux4~1_combout  & ((!\muxRF1|result[3]~1_combout )))) ) ) ) # ( !\regFile_inst|Mux4~0_combout  & ( !\regFile_inst|Mux4~3_combout  & ( (!\muxRF1|result[2]~0_combout  & 
// (((\regFile_inst|Mux4~2_combout  & \muxRF1|result[3]~1_combout )))) # (\muxRF1|result[2]~0_combout  & (\regFile_inst|Mux4~1_combout  & ((!\muxRF1|result[3]~1_combout )))) ) ) )

	.dataa(!\regFile_inst|Mux4~1_combout ),
	.datab(!\muxRF1|result[2]~0_combout ),
	.datac(!\regFile_inst|Mux4~2_combout ),
	.datad(!\muxRF1|result[3]~1_combout ),
	.datae(!\regFile_inst|Mux4~0_combout ),
	.dataf(!\regFile_inst|Mux4~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux4~4 .extended_lut = "off";
defparam \regFile_inst|Mux4~4 .lut_mask = 64'h110CDD0C113FDD3F;
defparam \regFile_inst|Mux4~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y72_N43
dffeas \regFile_inst|RD1_temp[11] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\regFile_inst|Mux4~4_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|RD1_temp [11]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|RD1_temp[11] .is_wysiwyg = "true";
defparam \regFile_inst|RD1_temp[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y72_N15
cyclonev_lcell_comb \decode|op1_reg[11]~feeder (
// Equation(s):
// \decode|op1_reg[11]~feeder_combout  = ( \regFile_inst|RD1_temp [11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regFile_inst|RD1_temp [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|op1_reg[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|op1_reg[11]~feeder .extended_lut = "off";
defparam \decode|op1_reg[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \decode|op1_reg[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y72_N16
dffeas \decode|op1_reg[11]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\decode|op1_reg[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\control_inst|mxSource~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|op1_reg[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|op1_reg[11]~DUPLICATE .is_wysiwyg = "true";
defparam \decode|op1_reg[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N45
cyclonev_lcell_comb \alu_inst|Add0~61 (
// Equation(s):
// \alu_inst|Add0~61_sumout  = SUM(( (!\decode|op2_reg [12]) # (\decode|aluSrc~q ) ) + ( \decode|op1_reg [12] ) + ( \alu_inst|Add0~58  ))
// \alu_inst|Add0~62  = CARRY(( (!\decode|op2_reg [12]) # (\decode|aluSrc~q ) ) + ( \decode|op1_reg [12] ) + ( \alu_inst|Add0~58  ))

	.dataa(gnd),
	.datab(!\decode|aluSrc~q ),
	.datac(!\decode|op2_reg [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\decode|op1_reg [12]),
	.datag(gnd),
	.cin(\alu_inst|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add0~61_sumout ),
	.cout(\alu_inst|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add0~61 .extended_lut = "off";
defparam \alu_inst|Add0~61 .lut_mask = 64'h0000FF000000F3F3;
defparam \alu_inst|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y72_N36
cyclonev_lcell_comb \alu_inst|Mux3~0 (
// Equation(s):
// \alu_inst|Mux3~0_combout  = ( \decode|op1_reg [12] & ( \alu_inst|Add0~61_sumout  & ( (!\EMReg_inst|aluRes_reg[10]~1_combout ) # ((\EMReg_inst|aluRes_reg[10]~0_combout ) # (\alu_inst|Add1~61_sumout )) ) ) ) # ( !\decode|op1_reg [12] & ( 
// \alu_inst|Add0~61_sumout  & ( (!\EMReg_inst|aluRes_reg[10]~0_combout  & ((!\EMReg_inst|aluRes_reg[10]~1_combout ) # (\alu_inst|Add1~61_sumout ))) ) ) ) # ( \decode|op1_reg [12] & ( !\alu_inst|Add0~61_sumout  & ( ((\EMReg_inst|aluRes_reg[10]~1_combout  & 
// \alu_inst|Add1~61_sumout )) # (\EMReg_inst|aluRes_reg[10]~0_combout ) ) ) ) # ( !\decode|op1_reg [12] & ( !\alu_inst|Add0~61_sumout  & ( (\EMReg_inst|aluRes_reg[10]~1_combout  & (\alu_inst|Add1~61_sumout  & !\EMReg_inst|aluRes_reg[10]~0_combout )) ) ) )

	.dataa(!\EMReg_inst|aluRes_reg[10]~1_combout ),
	.datab(!\alu_inst|Add1~61_sumout ),
	.datac(gnd),
	.datad(!\EMReg_inst|aluRes_reg[10]~0_combout ),
	.datae(!\decode|op1_reg [12]),
	.dataf(!\alu_inst|Add0~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Mux3~0 .extended_lut = "off";
defparam \alu_inst|Mux3~0 .lut_mask = 64'h110011FFBB00BBFF;
defparam \alu_inst|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y72_N38
dffeas \EMReg_inst|aluRes_reg[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu_inst|Mux3~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\EMReg_inst|aluRes_reg[10]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EMReg_inst|aluRes_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \EMReg_inst|aluRes_reg[12] .is_wysiwyg = "true";
defparam \EMReg_inst|aluRes_reg[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y77_N13
dffeas \memory|aluRes_reg[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\EMReg_inst|aluRes_reg [12]),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|aluRes_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|aluRes_reg[12] .is_wysiwyg = "true";
defparam \memory|aluRes_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y76_N24
cyclonev_lcell_comb \mux3a1_inst|Mux3~0 (
// Equation(s):
// \mux3a1_inst|Mux3~0_combout  = ( \memory|aluRes_reg [12] & ( !\memory|resultSrc_reg [0] ) )

	.dataa(!\memory|resultSrc_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|aluRes_reg [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux3a1_inst|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux3a1_inst|Mux3~0 .extended_lut = "off";
defparam \mux3a1_inst|Mux3~0 .lut_mask = 64'h00000000AAAAAAAA;
defparam \mux3a1_inst|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y76_N55
dffeas \regFile_inst|registers[4][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux3a1_inst|Mux3~0_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile_inst|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[4][12] .is_wysiwyg = "true";
defparam \regFile_inst|registers[4][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y77_N53
dffeas \regFile_inst|registers[12][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regFile_inst|registers[12][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile_inst|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|registers[12][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|registers[12][12] .is_wysiwyg = "true";
defparam \regFile_inst|registers[12][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y76_N42
cyclonev_lcell_comb \regFile_inst|Mux19~0 (
// Equation(s):
// \regFile_inst|Mux19~0_combout  = ( \regFile_inst|registers[0][12]~q  & ( \muxRF2|result[2]~2_combout  & ( (!\muxRF2|result[3]~3_combout  & (\regFile_inst|registers[4][12]~q )) # (\muxRF2|result[3]~3_combout  & ((\regFile_inst|registers[12][12]~q ))) ) ) ) 
// # ( !\regFile_inst|registers[0][12]~q  & ( \muxRF2|result[2]~2_combout  & ( (!\muxRF2|result[3]~3_combout  & (\regFile_inst|registers[4][12]~q )) # (\muxRF2|result[3]~3_combout  & ((\regFile_inst|registers[12][12]~q ))) ) ) ) # ( 
// \regFile_inst|registers[0][12]~q  & ( !\muxRF2|result[2]~2_combout  & ( (!\muxRF2|result[3]~3_combout ) # (\regFile_inst|registers[8][12]~q ) ) ) ) # ( !\regFile_inst|registers[0][12]~q  & ( !\muxRF2|result[2]~2_combout  & ( 
// (\regFile_inst|registers[8][12]~q  & \muxRF2|result[3]~3_combout ) ) ) )

	.dataa(!\regFile_inst|registers[4][12]~q ),
	.datab(!\regFile_inst|registers[8][12]~q ),
	.datac(!\regFile_inst|registers[12][12]~q ),
	.datad(!\muxRF2|result[3]~3_combout ),
	.datae(!\regFile_inst|registers[0][12]~q ),
	.dataf(!\muxRF2|result[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux19~0 .extended_lut = "off";
defparam \regFile_inst|Mux19~0 .lut_mask = 64'h0033FF33550F550F;
defparam \regFile_inst|Mux19~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y76_N36
cyclonev_lcell_comb \regFile_inst|Mux19~3 (
// Equation(s):
// \regFile_inst|Mux19~3_combout  = ( \regFile_inst|registers[11][12]~q  & ( \muxRF2|result[2]~2_combout  & ( (!\muxRF2|result[3]~3_combout  & ((\regFile_inst|registers[7][12]~q ))) # (\muxRF2|result[3]~3_combout  & (\regFile_inst|registers[15][12]~q )) ) ) 
// ) # ( !\regFile_inst|registers[11][12]~q  & ( \muxRF2|result[2]~2_combout  & ( (!\muxRF2|result[3]~3_combout  & ((\regFile_inst|registers[7][12]~q ))) # (\muxRF2|result[3]~3_combout  & (\regFile_inst|registers[15][12]~q )) ) ) ) # ( 
// \regFile_inst|registers[11][12]~q  & ( !\muxRF2|result[2]~2_combout  & ( (\muxRF2|result[3]~3_combout ) # (\regFile_inst|registers[3][12]~q ) ) ) ) # ( !\regFile_inst|registers[11][12]~q  & ( !\muxRF2|result[2]~2_combout  & ( 
// (\regFile_inst|registers[3][12]~q  & !\muxRF2|result[3]~3_combout ) ) ) )

	.dataa(!\regFile_inst|registers[15][12]~q ),
	.datab(!\regFile_inst|registers[3][12]~q ),
	.datac(!\regFile_inst|registers[7][12]~q ),
	.datad(!\muxRF2|result[3]~3_combout ),
	.datae(!\regFile_inst|registers[11][12]~q ),
	.dataf(!\muxRF2|result[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux19~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux19~3 .extended_lut = "off";
defparam \regFile_inst|Mux19~3 .lut_mask = 64'h330033FF0F550F55;
defparam \regFile_inst|Mux19~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y76_N33
cyclonev_lcell_comb \regFile_inst|Mux19~1 (
// Equation(s):
// \regFile_inst|Mux19~1_combout  = ( \muxRF2|result[3]~3_combout  & ( \muxRF2|result[2]~2_combout  & ( \regFile_inst|registers[13][12]~q  ) ) ) # ( !\muxRF2|result[3]~3_combout  & ( \muxRF2|result[2]~2_combout  & ( \regFile_inst|registers[5][12]~q  ) ) ) # 
// ( \muxRF2|result[3]~3_combout  & ( !\muxRF2|result[2]~2_combout  & ( \regFile_inst|registers[9][12]~q  ) ) ) # ( !\muxRF2|result[3]~3_combout  & ( !\muxRF2|result[2]~2_combout  & ( \regFile_inst|registers[1][12]~q  ) ) )

	.dataa(!\regFile_inst|registers[13][12]~q ),
	.datab(!\regFile_inst|registers[5][12]~q ),
	.datac(!\regFile_inst|registers[9][12]~q ),
	.datad(!\regFile_inst|registers[1][12]~q ),
	.datae(!\muxRF2|result[3]~3_combout ),
	.dataf(!\muxRF2|result[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux19~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux19~1 .extended_lut = "off";
defparam \regFile_inst|Mux19~1 .lut_mask = 64'h00FF0F0F33335555;
defparam \regFile_inst|Mux19~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y75_N36
cyclonev_lcell_comb \regFile_inst|Mux19~2 (
// Equation(s):
// \regFile_inst|Mux19~2_combout  = ( \regFile_inst|registers[10][12]~q  & ( \muxRF2|result[3]~3_combout  & ( (!\muxRF2|result[2]~2_combout ) # (\regFile_inst|registers[14][12]~q ) ) ) ) # ( !\regFile_inst|registers[10][12]~q  & ( \muxRF2|result[3]~3_combout 
//  & ( (\regFile_inst|registers[14][12]~q  & \muxRF2|result[2]~2_combout ) ) ) ) # ( \regFile_inst|registers[10][12]~q  & ( !\muxRF2|result[3]~3_combout  & ( (!\muxRF2|result[2]~2_combout  & ((\regFile_inst|registers[2][12]~q ))) # 
// (\muxRF2|result[2]~2_combout  & (\regFile_inst|registers[6][12]~q )) ) ) ) # ( !\regFile_inst|registers[10][12]~q  & ( !\muxRF2|result[3]~3_combout  & ( (!\muxRF2|result[2]~2_combout  & ((\regFile_inst|registers[2][12]~q ))) # (\muxRF2|result[2]~2_combout 
//  & (\regFile_inst|registers[6][12]~q )) ) ) )

	.dataa(!\regFile_inst|registers[14][12]~q ),
	.datab(!\regFile_inst|registers[6][12]~q ),
	.datac(!\muxRF2|result[2]~2_combout ),
	.datad(!\regFile_inst|registers[2][12]~q ),
	.datae(!\regFile_inst|registers[10][12]~q ),
	.dataf(!\muxRF2|result[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux19~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux19~2 .extended_lut = "off";
defparam \regFile_inst|Mux19~2 .lut_mask = 64'h03F303F30505F5F5;
defparam \regFile_inst|Mux19~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y76_N0
cyclonev_lcell_comb \regFile_inst|Mux19~4 (
// Equation(s):
// \regFile_inst|Mux19~4_combout  = ( \regFile_inst|Mux19~1_combout  & ( \regFile_inst|Mux19~2_combout  & ( (!\muxRF2|result[1]~1_combout  & (((\muxRF2|result[0]~0_combout )) # (\regFile_inst|Mux19~0_combout ))) # (\muxRF2|result[1]~1_combout  & 
// (((!\muxRF2|result[0]~0_combout ) # (\regFile_inst|Mux19~3_combout )))) ) ) ) # ( !\regFile_inst|Mux19~1_combout  & ( \regFile_inst|Mux19~2_combout  & ( (!\muxRF2|result[1]~1_combout  & (\regFile_inst|Mux19~0_combout  & (!\muxRF2|result[0]~0_combout ))) # 
// (\muxRF2|result[1]~1_combout  & (((!\muxRF2|result[0]~0_combout ) # (\regFile_inst|Mux19~3_combout )))) ) ) ) # ( \regFile_inst|Mux19~1_combout  & ( !\regFile_inst|Mux19~2_combout  & ( (!\muxRF2|result[1]~1_combout  & (((\muxRF2|result[0]~0_combout )) # 
// (\regFile_inst|Mux19~0_combout ))) # (\muxRF2|result[1]~1_combout  & (((\muxRF2|result[0]~0_combout  & \regFile_inst|Mux19~3_combout )))) ) ) ) # ( !\regFile_inst|Mux19~1_combout  & ( !\regFile_inst|Mux19~2_combout  & ( (!\muxRF2|result[1]~1_combout  & 
// (\regFile_inst|Mux19~0_combout  & (!\muxRF2|result[0]~0_combout ))) # (\muxRF2|result[1]~1_combout  & (((\muxRF2|result[0]~0_combout  & \regFile_inst|Mux19~3_combout )))) ) ) )

	.dataa(!\muxRF2|result[1]~1_combout ),
	.datab(!\regFile_inst|Mux19~0_combout ),
	.datac(!\muxRF2|result[0]~0_combout ),
	.datad(!\regFile_inst|Mux19~3_combout ),
	.datae(!\regFile_inst|Mux19~1_combout ),
	.dataf(!\regFile_inst|Mux19~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regFile_inst|Mux19~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regFile_inst|Mux19~4 .extended_lut = "off";
defparam \regFile_inst|Mux19~4 .lut_mask = 64'h20252A2F70757A7F;
defparam \regFile_inst|Mux19~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y76_N1
dffeas \regFile_inst|RD2_temp[12] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\regFile_inst|Mux19~4_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regFile_inst|RD2_temp [12]),
	.prn(vcc));
// synopsys translate_off
defparam \regFile_inst|RD2_temp[12] .is_wysiwyg = "true";
defparam \regFile_inst|RD2_temp[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y72_N24
cyclonev_lcell_comb \decode|op2_reg[12]~feeder (
// Equation(s):
// \decode|op2_reg[12]~feeder_combout  = ( \regFile_inst|RD2_temp [12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regFile_inst|RD2_temp [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|op2_reg[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|op2_reg[12]~feeder .extended_lut = "off";
defparam \decode|op2_reg[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \decode|op2_reg[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y72_N25
dffeas \decode|op2_reg[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\decode|op2_reg[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|op2_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|op2_reg[12] .is_wysiwyg = "true";
defparam \decode|op2_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y72_N27
cyclonev_lcell_comb \alu_inst|Mux2~0 (
// Equation(s):
// \alu_inst|Mux2~0_combout  = ( \EMReg_inst|aluRes_reg[10]~1_combout  & ( \alu_inst|Add1~9_sumout  & ( (!\EMReg_inst|aluRes_reg[10]~0_combout ) # (\decode|op1_reg [13]) ) ) ) # ( !\EMReg_inst|aluRes_reg[10]~1_combout  & ( \alu_inst|Add1~9_sumout  & ( 
// (!\EMReg_inst|aluRes_reg[10]~0_combout  & ((\alu_inst|Add0~9_sumout ))) # (\EMReg_inst|aluRes_reg[10]~0_combout  & (\decode|op1_reg [13])) ) ) ) # ( \EMReg_inst|aluRes_reg[10]~1_combout  & ( !\alu_inst|Add1~9_sumout  & ( (\decode|op1_reg [13] & 
// \EMReg_inst|aluRes_reg[10]~0_combout ) ) ) ) # ( !\EMReg_inst|aluRes_reg[10]~1_combout  & ( !\alu_inst|Add1~9_sumout  & ( (!\EMReg_inst|aluRes_reg[10]~0_combout  & ((\alu_inst|Add0~9_sumout ))) # (\EMReg_inst|aluRes_reg[10]~0_combout  & (\decode|op1_reg 
// [13])) ) ) )

	.dataa(!\decode|op1_reg [13]),
	.datab(!\EMReg_inst|aluRes_reg[10]~0_combout ),
	.datac(!\alu_inst|Add0~9_sumout ),
	.datad(gnd),
	.datae(!\EMReg_inst|aluRes_reg[10]~1_combout ),
	.dataf(!\alu_inst|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Mux2~0 .extended_lut = "off";
defparam \alu_inst|Mux2~0 .lut_mask = 64'h1D1D11111D1DDDDD;
defparam \alu_inst|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y72_N28
dffeas \EMReg_inst|aluRes_reg[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu_inst|Mux2~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\EMReg_inst|aluRes_reg[10]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EMReg_inst|aluRes_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \EMReg_inst|aluRes_reg[13] .is_wysiwyg = "true";
defparam \EMReg_inst|aluRes_reg[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y68_N42
cyclonev_lcell_comb \dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1662w[3] (
// Equation(s):
// \dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1662w [3] = ( !\EMReg_inst|aluRes_reg [15] & ( !\EMReg_inst|aluRes_reg [14] & ( (\EMReg_inst|aluRes_reg [13] & \EMReg_inst|memWrite_reg~q ) ) ) )

	.dataa(!\EMReg_inst|aluRes_reg [13]),
	.datab(gnd),
	.datac(!\EMReg_inst|memWrite_reg~q ),
	.datad(gnd),
	.datae(!\EMReg_inst|aluRes_reg [15]),
	.dataf(!\EMReg_inst|aluRes_reg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1662w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1662w[3] .extended_lut = "off";
defparam \dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1662w[3] .lut_mask = 64'h0505000000000000;
defparam \dataMem_inst|altsyncram_component|auto_generated|decode2|w_anode1662w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y68_N48
cyclonev_lcell_comb \vga_inst|vgaVideoGen|r~0 (
// Equation(s):
// \vga_inst|vgaVideoGen|r~0_combout  = ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a22~PORTBDATAOUT0  & ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a23~PORTBDATAOUT0  & ( 
// (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [2] & ((!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0] & (\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1])) # 
// (\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0] & (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1] & \dataMem_inst|altsyncram_component|auto_generated|ram_block1a11~PORTBDATAOUT0 )))) ) ) ) # ( 
// !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a22~PORTBDATAOUT0  & ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a23~PORTBDATAOUT0  & ( (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [2] & 
// ((!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0] & (\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1])) # (\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0] & 
// (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1] & \dataMem_inst|altsyncram_component|auto_generated|ram_block1a11~PORTBDATAOUT0 )))) ) ) ) # ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a22~PORTBDATAOUT0  & ( 
// !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a23~PORTBDATAOUT0  & ( (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [2] & ((!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1])) # (\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0] & (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1] & 
// \dataMem_inst|altsyncram_component|auto_generated|ram_block1a11~PORTBDATAOUT0 )))) ) ) ) # ( !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a22~PORTBDATAOUT0  & ( !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a23~PORTBDATAOUT0 
//  & ( (\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0] & (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [2] & (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1] & 
// \dataMem_inst|altsyncram_component|auto_generated|ram_block1a11~PORTBDATAOUT0 ))) ) ) )

	.dataa(!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datab(!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [2]),
	.datac(!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.datad(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a11~PORTBDATAOUT0 ),
	.datae(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a22~PORTBDATAOUT0 ),
	.dataf(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a23~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|vgaVideoGen|r~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vgaVideoGen|r~0 .extended_lut = "off";
defparam \vga_inst|vgaVideoGen|r~0 .lut_mask = 64'h0040084808480848;
defparam \vga_inst|vgaVideoGen|r~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y70_N16
dffeas \vga_inst|vgaCont|x[2] (
	.clk(\vga_inst|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\vga_inst|vgaCont|Add0~37_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vgaCont|x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vgaCont|x[2] .is_wysiwyg = "true";
defparam \vga_inst|vgaCont|x[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y70_N21
cyclonev_lcell_comb \vga_inst|vgaVideoGen|LessThan0~0 (
// Equation(s):
// \vga_inst|vgaVideoGen|LessThan0~0_combout  = ( \vga_inst|vgaCont|x [2] & ( (\vga_inst|vgaCont|x[7]~DUPLICATE_q  & \vga_inst|vgaCont|x [3]) ) ) # ( !\vga_inst|vgaCont|x [2] & ( (\vga_inst|vgaCont|x [1] & (\vga_inst|vgaCont|x[7]~DUPLICATE_q  & 
// \vga_inst|vgaCont|x [3])) ) )

	.dataa(!\vga_inst|vgaCont|x [1]),
	.datab(gnd),
	.datac(!\vga_inst|vgaCont|x[7]~DUPLICATE_q ),
	.datad(!\vga_inst|vgaCont|x [3]),
	.datae(gnd),
	.dataf(!\vga_inst|vgaCont|x [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|vgaVideoGen|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vgaVideoGen|LessThan0~0 .extended_lut = "off";
defparam \vga_inst|vgaVideoGen|LessThan0~0 .lut_mask = 64'h00050005000F000F;
defparam \vga_inst|vgaVideoGen|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y70_N0
cyclonev_lcell_comb \vga_inst|vgaCont|hsync~1 (
// Equation(s):
// \vga_inst|vgaCont|hsync~1_combout  = ( \vga_inst|vgaCont|x [6] & ( (\vga_inst|vgaCont|x [5] & \vga_inst|vgaCont|x [4]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|vgaCont|x [5]),
	.datad(!\vga_inst|vgaCont|x [4]),
	.datae(gnd),
	.dataf(!\vga_inst|vgaCont|x [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|vgaCont|hsync~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vgaCont|hsync~1 .extended_lut = "off";
defparam \vga_inst|vgaCont|hsync~1 .lut_mask = 64'h00000000000F000F;
defparam \vga_inst|vgaCont|hsync~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y69_N12
cyclonev_lcell_comb \vga_inst|vgaVideoGen|r~10 (
// Equation(s):
// \vga_inst|vgaVideoGen|r~10_combout  = ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a16~PORTBDATAOUT0  & ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a28~PORTBDATAOUT0  & ( 
// (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [2] & \dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1]) ) ) ) # ( !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a16~PORTBDATAOUT0  & ( 
// \dataMem_inst|altsyncram_component|auto_generated|ram_block1a28~PORTBDATAOUT0  & ( (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [2] & (\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0] & 
// \dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1])) ) ) ) # ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a16~PORTBDATAOUT0  & ( !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a28~PORTBDATAOUT0  & ( 
// (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [2] & (\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1] & ((!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0]) # 
// (\dataMem_inst|altsyncram_component|auto_generated|ram_block1a29~PORTBDATAOUT0 )))) ) ) ) # ( !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a16~PORTBDATAOUT0  & ( 
// !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a28~PORTBDATAOUT0  & ( (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [2] & (\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1] & \dataMem_inst|altsyncram_component|auto_generated|ram_block1a29~PORTBDATAOUT0 ))) ) ) )

	.dataa(!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [2]),
	.datab(!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datac(!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.datad(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a29~PORTBDATAOUT0 ),
	.datae(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a16~PORTBDATAOUT0 ),
	.dataf(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a28~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|vgaVideoGen|r~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vgaVideoGen|r~10 .extended_lut = "off";
defparam \vga_inst|vgaVideoGen|r~10 .lut_mask = 64'h0002080A02020A0A;
defparam \vga_inst|vgaVideoGen|r~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y69_N36
cyclonev_lcell_comb \vga_inst|vgaVideoGen|r~9 (
// Equation(s):
// \vga_inst|vgaVideoGen|r~9_combout  = ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a17~PORTBDATAOUT0  & ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a31~PORTBDATAOUT0  & ( 
// (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [2] & \dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1]) ) ) ) # ( !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a17~PORTBDATAOUT0  & ( 
// \dataMem_inst|altsyncram_component|auto_generated|ram_block1a31~PORTBDATAOUT0  & ( (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [2] & (\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0] & 
// \dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1])) ) ) ) # ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a17~PORTBDATAOUT0  & ( !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a31~PORTBDATAOUT0  & ( 
// (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [2] & (\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1] & ((!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0]) # 
// (\dataMem_inst|altsyncram_component|auto_generated|ram_block1a30~PORTBDATAOUT0 )))) ) ) ) # ( !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a17~PORTBDATAOUT0  & ( 
// !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a31~PORTBDATAOUT0  & ( (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [2] & (\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1] & \dataMem_inst|altsyncram_component|auto_generated|ram_block1a30~PORTBDATAOUT0 ))) ) ) )

	.dataa(!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [2]),
	.datab(!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datac(!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.datad(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a30~PORTBDATAOUT0 ),
	.datae(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a17~PORTBDATAOUT0 ),
	.dataf(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a31~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|vgaVideoGen|r~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vgaVideoGen|r~9 .extended_lut = "off";
defparam \vga_inst|vgaVideoGen|r~9 .lut_mask = 64'h0002080A02020A0A;
defparam \vga_inst|vgaVideoGen|r~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y69_N42
cyclonev_lcell_comb \vga_inst|vgaVideoGen|r~8 (
// Equation(s):
// \vga_inst|vgaVideoGen|r~8_combout  = ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a24~PORTBDATAOUT0  & ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a25~PORTBDATAOUT0  & ( 
// (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [2] & (\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1] & ((\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0]) # 
// (\dataMem_inst|altsyncram_component|auto_generated|ram_block1a18~PORTBDATAOUT0 )))) ) ) ) # ( !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a24~PORTBDATAOUT0  & ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a25~PORTBDATAOUT0 
//  & ( (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [2] & (\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1] & ((\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0]) # 
// (\dataMem_inst|altsyncram_component|auto_generated|ram_block1a18~PORTBDATAOUT0 )))) ) ) ) # ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a24~PORTBDATAOUT0  & ( !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a25~PORTBDATAOUT0 
//  & ( (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [2] & (\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1] & ((\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0]) # 
// (\dataMem_inst|altsyncram_component|auto_generated|ram_block1a18~PORTBDATAOUT0 )))) ) ) ) # ( !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a24~PORTBDATAOUT0  & ( 
// !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a25~PORTBDATAOUT0  & ( (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [2] & (\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1] & 
// (\dataMem_inst|altsyncram_component|auto_generated|ram_block1a18~PORTBDATAOUT0  & !\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0]))) ) ) )

	.dataa(!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [2]),
	.datab(!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.datac(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a18~PORTBDATAOUT0 ),
	.datad(!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datae(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a24~PORTBDATAOUT0 ),
	.dataf(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a25~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|vgaVideoGen|r~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vgaVideoGen|r~8 .extended_lut = "off";
defparam \vga_inst|vgaVideoGen|r~8 .lut_mask = 64'h0200022202220222;
defparam \vga_inst|vgaVideoGen|r~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y69_N54
cyclonev_lcell_comb \vga_inst|vgaVideoGen|r~11 (
// Equation(s):
// \vga_inst|vgaVideoGen|r~11_combout  = ( !\vga_inst|vgaVideoGen|r~9_combout  & ( !\vga_inst|vgaVideoGen|r~8_combout  & ( (!\vga_inst|vgaVideoGen|r~10_combout  & ((!\vga_inst|vgaVideoGen|LessThan0~0_combout ) # (!\vga_inst|vgaCont|hsync~1_combout ))) ) ) )

	.dataa(!\vga_inst|vgaVideoGen|LessThan0~0_combout ),
	.datab(!\vga_inst|vgaCont|hsync~1_combout ),
	.datac(gnd),
	.datad(!\vga_inst|vgaVideoGen|r~10_combout ),
	.datae(!\vga_inst|vgaVideoGen|r~9_combout ),
	.dataf(!\vga_inst|vgaVideoGen|r~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|vgaVideoGen|r~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vgaVideoGen|r~11 .extended_lut = "off";
defparam \vga_inst|vgaVideoGen|r~11 .lut_mask = 64'hEE00000000000000;
defparam \vga_inst|vgaVideoGen|r~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y69_N42
cyclonev_lcell_comb \dataMem_inst|altsyncram_component|auto_generated|mux5|l3_w5_n0_mux_dataout~0 (
// Equation(s):
// \dataMem_inst|altsyncram_component|auto_generated|mux5|l3_w5_n0_mux_dataout~0_combout  = ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a45~PORTBDATAOUT0  & ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a53~PORTBDATAOUT0  & 
// ( (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1] & (((\dataMem_inst|altsyncram_component|auto_generated|ram_block1a37~PORTBDATAOUT0 )) # (\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0]))) # 
// (\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1] & ((!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0]) # ((\dataMem_inst|altsyncram_component|auto_generated|ram_block1a61~PORTBDATAOUT0 )))) ) ) ) # ( 
// !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a45~PORTBDATAOUT0  & ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a53~PORTBDATAOUT0  & ( (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1] & 
// (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0] & (\dataMem_inst|altsyncram_component|auto_generated|ram_block1a37~PORTBDATAOUT0 ))) # (\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1] & 
// ((!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0]) # ((\dataMem_inst|altsyncram_component|auto_generated|ram_block1a61~PORTBDATAOUT0 )))) ) ) ) # ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a45~PORTBDATAOUT0  & ( 
// !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a53~PORTBDATAOUT0  & ( (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1] & (((\dataMem_inst|altsyncram_component|auto_generated|ram_block1a37~PORTBDATAOUT0 )) # 
// (\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0]))) # (\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1] & (\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((\dataMem_inst|altsyncram_component|auto_generated|ram_block1a61~PORTBDATAOUT0 )))) ) ) ) # ( !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a45~PORTBDATAOUT0  & ( 
// !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a53~PORTBDATAOUT0  & ( (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1] & (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\dataMem_inst|altsyncram_component|auto_generated|ram_block1a37~PORTBDATAOUT0 ))) # (\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1] & (\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((\dataMem_inst|altsyncram_component|auto_generated|ram_block1a61~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.datab(!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datac(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a37~PORTBDATAOUT0 ),
	.datad(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a61~PORTBDATAOUT0 ),
	.datae(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a45~PORTBDATAOUT0 ),
	.dataf(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a53~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataMem_inst|altsyncram_component|auto_generated|mux5|l3_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|mux5|l3_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \dataMem_inst|altsyncram_component|auto_generated|mux5|l3_w5_n0_mux_dataout~0 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \dataMem_inst|altsyncram_component|auto_generated|mux5|l3_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y69_N18
cyclonev_lcell_comb \dataMem_inst|altsyncram_component|auto_generated|mux5|l3_w4_n0_mux_dataout~0 (
// Equation(s):
// \dataMem_inst|altsyncram_component|auto_generated|mux5|l3_w4_n0_mux_dataout~0_combout  = ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a36~PORTBDATAOUT0  & ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a44~PORTBDATAOUT0  & 
// ( (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1]) # ((!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0] & (\dataMem_inst|altsyncram_component|auto_generated|ram_block1a52~PORTBDATAOUT0 )) # 
// (\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0] & ((\dataMem_inst|altsyncram_component|auto_generated|ram_block1a60~PORTBDATAOUT0 )))) ) ) ) # ( !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a36~PORTBDATAOUT0  & ( 
// \dataMem_inst|altsyncram_component|auto_generated|ram_block1a44~PORTBDATAOUT0  & ( (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1] & (\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0])) # 
// (\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1] & ((!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0] & (\dataMem_inst|altsyncram_component|auto_generated|ram_block1a52~PORTBDATAOUT0 )) # 
// (\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0] & ((\dataMem_inst|altsyncram_component|auto_generated|ram_block1a60~PORTBDATAOUT0 ))))) ) ) ) # ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a36~PORTBDATAOUT0  & ( 
// !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a44~PORTBDATAOUT0  & ( (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1] & (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0])) # 
// (\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1] & ((!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0] & (\dataMem_inst|altsyncram_component|auto_generated|ram_block1a52~PORTBDATAOUT0 )) # 
// (\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0] & ((\dataMem_inst|altsyncram_component|auto_generated|ram_block1a60~PORTBDATAOUT0 ))))) ) ) ) # ( !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a36~PORTBDATAOUT0  & ( 
// !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a44~PORTBDATAOUT0  & ( (\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1] & ((!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\dataMem_inst|altsyncram_component|auto_generated|ram_block1a52~PORTBDATAOUT0 )) # (\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0] & ((\dataMem_inst|altsyncram_component|auto_generated|ram_block1a60~PORTBDATAOUT0 ))))) ) ) )

	.dataa(!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.datab(!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datac(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a52~PORTBDATAOUT0 ),
	.datad(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a60~PORTBDATAOUT0 ),
	.datae(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a36~PORTBDATAOUT0 ),
	.dataf(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a44~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataMem_inst|altsyncram_component|auto_generated|mux5|l3_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|mux5|l3_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \dataMem_inst|altsyncram_component|auto_generated|mux5|l3_w4_n0_mux_dataout~0 .lut_mask = 64'h04158C9D2637AEBF;
defparam \dataMem_inst|altsyncram_component|auto_generated|mux5|l3_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y69_N42
cyclonev_lcell_comb \vga_inst|vgaVideoGen|r~16 (
// Equation(s):
// \vga_inst|vgaVideoGen|r~16_combout  = ( \dataMem_inst|altsyncram_component|auto_generated|mux5|l3_w4_n0_mux_dataout~0_combout  & ( \dataMem_inst|altsyncram_component|auto_generated|address_reg_b [2] ) ) # ( 
// !\dataMem_inst|altsyncram_component|auto_generated|mux5|l3_w4_n0_mux_dataout~0_combout  & ( (\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [2] & \dataMem_inst|altsyncram_component|auto_generated|mux5|l3_w5_n0_mux_dataout~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [2]),
	.datad(!\dataMem_inst|altsyncram_component|auto_generated|mux5|l3_w5_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\dataMem_inst|altsyncram_component|auto_generated|mux5|l3_w4_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|vgaVideoGen|r~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vgaVideoGen|r~16 .extended_lut = "off";
defparam \vga_inst|vgaVideoGen|r~16 .lut_mask = 64'h000F000F0F0F0F0F;
defparam \vga_inst|vgaVideoGen|r~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y70_N3
cyclonev_lcell_comb \vga_inst|vgaVideoGen|r~1 (
// Equation(s):
// \vga_inst|vgaVideoGen|r~1_combout  = ( !\vga_inst|vgaCont|y [9] & ( !\vga_inst|vgaCont|x [8] & ( (!\vga_inst|vgaCont|x [9] & !\vga_inst|vgaCont|y [8]) ) ) )

	.dataa(!\vga_inst|vgaCont|x [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_inst|vgaCont|y [8]),
	.datae(!\vga_inst|vgaCont|y [9]),
	.dataf(!\vga_inst|vgaCont|x [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|vgaVideoGen|r~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vgaVideoGen|r~1 .extended_lut = "off";
defparam \vga_inst|vgaVideoGen|r~1 .lut_mask = 64'hAA00000000000000;
defparam \vga_inst|vgaVideoGen|r~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y69_N39
cyclonev_lcell_comb \vga_inst|vgaVideoGen|r~6 (
// Equation(s):
// \vga_inst|vgaVideoGen|r~6_combout  = ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a6~PORTBDATAOUT0  & ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a13~PORTBDATAOUT0  & ( 
// (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [2] & !\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1]) ) ) ) # ( !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a6~PORTBDATAOUT0  & ( 
// \dataMem_inst|altsyncram_component|auto_generated|ram_block1a13~PORTBDATAOUT0  & ( (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [2] & (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1] & 
// ((\dataMem_inst|altsyncram_component|auto_generated|ram_block1a5~PORTBDATAOUT0 ) # (\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0])))) ) ) ) # ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a6~PORTBDATAOUT0  & ( 
// !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a13~PORTBDATAOUT0  & ( (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [2] & (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0] & 
// !\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1])) ) ) ) # ( !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a6~PORTBDATAOUT0  & ( !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a13~PORTBDATAOUT0  & ( 
// (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [2] & (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0] & (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1] & 
// \dataMem_inst|altsyncram_component|auto_generated|ram_block1a5~PORTBDATAOUT0 ))) ) ) )

	.dataa(!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [2]),
	.datab(!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datac(!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.datad(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a5~PORTBDATAOUT0 ),
	.datae(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a6~PORTBDATAOUT0 ),
	.dataf(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a13~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|vgaVideoGen|r~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vgaVideoGen|r~6 .extended_lut = "off";
defparam \vga_inst|vgaVideoGen|r~6 .lut_mask = 64'h0080808020A0A0A0;
defparam \vga_inst|vgaVideoGen|r~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y69_N33
cyclonev_lcell_comb \vga_inst|vgaVideoGen|r~5 (
// Equation(s):
// \vga_inst|vgaVideoGen|r~5_combout  = ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a14~PORTBDATAOUT0  & ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a15~PORTBDATAOUT0  & ( 
// (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [2] & (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1] & ((\dataMem_inst|altsyncram_component|auto_generated|ram_block1a7~PORTBDATAOUT0 ) # 
// (\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0])))) ) ) ) # ( !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a14~PORTBDATAOUT0  & ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a15~PORTBDATAOUT0  & ( 
// (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [2] & (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1] & ((\dataMem_inst|altsyncram_component|auto_generated|ram_block1a7~PORTBDATAOUT0 ) # 
// (\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0])))) ) ) ) # ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a14~PORTBDATAOUT0  & ( !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a15~PORTBDATAOUT0  & ( 
// (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [2] & (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1] & ((\dataMem_inst|altsyncram_component|auto_generated|ram_block1a7~PORTBDATAOUT0 ) # 
// (\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0])))) ) ) ) # ( !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a14~PORTBDATAOUT0  & ( !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a15~PORTBDATAOUT0  & ( 
// (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [2] & (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0] & (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1] & 
// \dataMem_inst|altsyncram_component|auto_generated|ram_block1a7~PORTBDATAOUT0 ))) ) ) )

	.dataa(!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [2]),
	.datab(!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datac(!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.datad(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a7~PORTBDATAOUT0 ),
	.datae(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a14~PORTBDATAOUT0 ),
	.dataf(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a15~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|vgaVideoGen|r~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vgaVideoGen|r~5 .extended_lut = "off";
defparam \vga_inst|vgaVideoGen|r~5 .lut_mask = 64'h008020A020A020A0;
defparam \vga_inst|vgaVideoGen|r~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y69_N24
cyclonev_lcell_comb \vga_inst|vgaVideoGen|r~3 (
// Equation(s):
// \vga_inst|vgaVideoGen|r~3_combout  = ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a2~PORTBDATAOUT0  & ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a10~PORTBDATAOUT0  & ( 
// (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [2] & !\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1]) ) ) ) # ( !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a2~PORTBDATAOUT0  & ( 
// \dataMem_inst|altsyncram_component|auto_generated|ram_block1a10~PORTBDATAOUT0  & ( (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [2] & (\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0] & 
// !\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1])) ) ) ) # ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a2~PORTBDATAOUT0  & ( !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a10~PORTBDATAOUT0  & ( 
// (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [2] & (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1] & ((!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0]) # 
// (\dataMem_inst|altsyncram_component|auto_generated|ram_block1a9~PORTBDATAOUT0 )))) ) ) ) # ( !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a2~PORTBDATAOUT0  & ( !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a10~PORTBDATAOUT0  
// & ( (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [2] & (\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0] & (\dataMem_inst|altsyncram_component|auto_generated|ram_block1a9~PORTBDATAOUT0  & 
// !\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1]))) ) ) )

	.dataa(!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [2]),
	.datab(!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datac(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a9~PORTBDATAOUT0 ),
	.datad(!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.datae(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a2~PORTBDATAOUT0 ),
	.dataf(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a10~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|vgaVideoGen|r~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vgaVideoGen|r~3 .extended_lut = "off";
defparam \vga_inst|vgaVideoGen|r~3 .lut_mask = 64'h02008A002200AA00;
defparam \vga_inst|vgaVideoGen|r~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y69_N0
cyclonev_lcell_comb \vga_inst|vgaVideoGen|r~4 (
// Equation(s):
// \vga_inst|vgaVideoGen|r~4_combout  = ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a1~PORTBDATAOUT0  & ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a0~PORTBDATAOUT0  & ( 
// (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1] & (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [2] & ((!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0]) # 
// (\dataMem_inst|altsyncram_component|auto_generated|ram_block1a8~PORTBDATAOUT0 )))) ) ) ) # ( !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a1~PORTBDATAOUT0  & ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a0~PORTBDATAOUT0  & 
// ( (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1] & (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [2] & ((!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0]) # 
// (\dataMem_inst|altsyncram_component|auto_generated|ram_block1a8~PORTBDATAOUT0 )))) ) ) ) # ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a1~PORTBDATAOUT0  & ( !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a0~PORTBDATAOUT0  & 
// ( (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1] & (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [2] & ((!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0]) # 
// (\dataMem_inst|altsyncram_component|auto_generated|ram_block1a8~PORTBDATAOUT0 )))) ) ) ) # ( !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a1~PORTBDATAOUT0  & ( !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a0~PORTBDATAOUT0  
// & ( (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1] & (\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0] & (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [2] & 
// \dataMem_inst|altsyncram_component|auto_generated|ram_block1a8~PORTBDATAOUT0 ))) ) ) )

	.dataa(!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.datab(!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datac(!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [2]),
	.datad(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a8~PORTBDATAOUT0 ),
	.datae(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a1~PORTBDATAOUT0 ),
	.dataf(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a0~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|vgaVideoGen|r~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vgaVideoGen|r~4 .extended_lut = "off";
defparam \vga_inst|vgaVideoGen|r~4 .lut_mask = 64'h002080A080A080A0;
defparam \vga_inst|vgaVideoGen|r~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y69_N18
cyclonev_lcell_comb \vga_inst|vgaVideoGen|r~2 (
// Equation(s):
// \vga_inst|vgaVideoGen|r~2_combout  = ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a19~PORTBDATAOUT0  & ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a27~PORTBDATAOUT0  & ( 
// (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [2] & \dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1]) ) ) ) # ( !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a19~PORTBDATAOUT0  & ( 
// \dataMem_inst|altsyncram_component|auto_generated|ram_block1a27~PORTBDATAOUT0  & ( (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [2] & (\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1] & 
// \dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0])) ) ) ) # ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a19~PORTBDATAOUT0  & ( !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a27~PORTBDATAOUT0  & ( 
// (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [2] & (\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1] & ((!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0]) # 
// (\dataMem_inst|altsyncram_component|auto_generated|ram_block1a26~PORTBDATAOUT0 )))) ) ) ) # ( !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a19~PORTBDATAOUT0  & ( 
// !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a27~PORTBDATAOUT0  & ( (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [2] & (\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1] & 
// (\dataMem_inst|altsyncram_component|auto_generated|ram_block1a26~PORTBDATAOUT0  & \dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0]))) ) ) )

	.dataa(!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [2]),
	.datab(!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.datac(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a26~PORTBDATAOUT0 ),
	.datad(!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datae(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a19~PORTBDATAOUT0 ),
	.dataf(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a27~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|vgaVideoGen|r~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vgaVideoGen|r~2 .extended_lut = "off";
defparam \vga_inst|vgaVideoGen|r~2 .lut_mask = 64'h0002220200222222;
defparam \vga_inst|vgaVideoGen|r~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y69_N0
cyclonev_lcell_comb \vga_inst|vgaVideoGen|r~7 (
// Equation(s):
// \vga_inst|vgaVideoGen|r~7_combout  = ( !\vga_inst|vgaVideoGen|r~4_combout  & ( !\vga_inst|vgaVideoGen|r~2_combout  & ( (\vga_inst|vgaVideoGen|r~1_combout  & (!\vga_inst|vgaVideoGen|r~6_combout  & (!\vga_inst|vgaVideoGen|r~5_combout  & 
// !\vga_inst|vgaVideoGen|r~3_combout ))) ) ) )

	.dataa(!\vga_inst|vgaVideoGen|r~1_combout ),
	.datab(!\vga_inst|vgaVideoGen|r~6_combout ),
	.datac(!\vga_inst|vgaVideoGen|r~5_combout ),
	.datad(!\vga_inst|vgaVideoGen|r~3_combout ),
	.datae(!\vga_inst|vgaVideoGen|r~4_combout ),
	.dataf(!\vga_inst|vgaVideoGen|r~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|vgaVideoGen|r~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vgaVideoGen|r~7 .extended_lut = "off";
defparam \vga_inst|vgaVideoGen|r~7 .lut_mask = 64'h4000000000000000;
defparam \vga_inst|vgaVideoGen|r~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y69_N0
cyclonev_lcell_comb \dataMem_inst|altsyncram_component|auto_generated|mux5|l3_w6_n0_mux_dataout~0 (
// Equation(s):
// \dataMem_inst|altsyncram_component|auto_generated|mux5|l3_w6_n0_mux_dataout~0_combout  = ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a62~PORTBDATAOUT0  & ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a54~PORTBDATAOUT0  & 
// ( ((!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0] & ((\dataMem_inst|altsyncram_component|auto_generated|ram_block1a38~PORTBDATAOUT0 ))) # (\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\dataMem_inst|altsyncram_component|auto_generated|ram_block1a46~PORTBDATAOUT0 ))) # (\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1]) ) ) ) # ( !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a62~PORTBDATAOUT0  & ( 
// \dataMem_inst|altsyncram_component|auto_generated|ram_block1a54~PORTBDATAOUT0  & ( (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1] & ((!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((\dataMem_inst|altsyncram_component|auto_generated|ram_block1a38~PORTBDATAOUT0 ))) # (\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0] & (\dataMem_inst|altsyncram_component|auto_generated|ram_block1a46~PORTBDATAOUT0 )))) # 
// (\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1] & (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0])) ) ) ) # ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a62~PORTBDATAOUT0  & ( 
// !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a54~PORTBDATAOUT0  & ( (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1] & ((!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((\dataMem_inst|altsyncram_component|auto_generated|ram_block1a38~PORTBDATAOUT0 ))) # (\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0] & (\dataMem_inst|altsyncram_component|auto_generated|ram_block1a46~PORTBDATAOUT0 )))) # 
// (\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1] & (\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0])) ) ) ) # ( !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a62~PORTBDATAOUT0  & ( 
// !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a54~PORTBDATAOUT0  & ( (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1] & ((!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((\dataMem_inst|altsyncram_component|auto_generated|ram_block1a38~PORTBDATAOUT0 ))) # (\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0] & (\dataMem_inst|altsyncram_component|auto_generated|ram_block1a46~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.datab(!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datac(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a46~PORTBDATAOUT0 ),
	.datad(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a38~PORTBDATAOUT0 ),
	.datae(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a62~PORTBDATAOUT0 ),
	.dataf(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a54~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataMem_inst|altsyncram_component|auto_generated|mux5|l3_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|mux5|l3_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \dataMem_inst|altsyncram_component|auto_generated|mux5|l3_w6_n0_mux_dataout~0 .lut_mask = 64'h028A139B46CE57DF;
defparam \dataMem_inst|altsyncram_component|auto_generated|mux5|l3_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y69_N36
cyclonev_lcell_comb \dataMem_inst|altsyncram_component|auto_generated|mux5|l3_w0_n0_mux_dataout~0 (
// Equation(s):
// \dataMem_inst|altsyncram_component|auto_generated|mux5|l3_w0_n0_mux_dataout~0_combout  = ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a40~PORTBDATAOUT0  & ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a48~PORTBDATAOUT0  & 
// ( (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1] & (((\dataMem_inst|altsyncram_component|auto_generated|ram_block1a32~PORTBDATAOUT0 )) # (\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0]))) # 
// (\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1] & ((!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0]) # ((\dataMem_inst|altsyncram_component|auto_generated|ram_block1a56~PORTBDATAOUT0 )))) ) ) ) # ( 
// !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a40~PORTBDATAOUT0  & ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a48~PORTBDATAOUT0  & ( (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1] & 
// (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0] & ((\dataMem_inst|altsyncram_component|auto_generated|ram_block1a32~PORTBDATAOUT0 )))) # (\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1] & 
// ((!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0]) # ((\dataMem_inst|altsyncram_component|auto_generated|ram_block1a56~PORTBDATAOUT0 )))) ) ) ) # ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a40~PORTBDATAOUT0  & ( 
// !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a48~PORTBDATAOUT0  & ( (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1] & (((\dataMem_inst|altsyncram_component|auto_generated|ram_block1a32~PORTBDATAOUT0 )) # 
// (\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0]))) # (\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1] & (\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\dataMem_inst|altsyncram_component|auto_generated|ram_block1a56~PORTBDATAOUT0 ))) ) ) ) # ( !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a40~PORTBDATAOUT0  & ( !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a48~PORTBDATAOUT0 
//  & ( (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1] & (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0] & ((\dataMem_inst|altsyncram_component|auto_generated|ram_block1a32~PORTBDATAOUT0 )))) # 
// (\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1] & (\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0] & (\dataMem_inst|altsyncram_component|auto_generated|ram_block1a56~PORTBDATAOUT0 ))) ) ) )

	.dataa(!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.datab(!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datac(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a56~PORTBDATAOUT0 ),
	.datad(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a32~PORTBDATAOUT0 ),
	.datae(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a40~PORTBDATAOUT0 ),
	.dataf(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a48~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataMem_inst|altsyncram_component|auto_generated|mux5|l3_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|mux5|l3_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \dataMem_inst|altsyncram_component|auto_generated|mux5|l3_w0_n0_mux_dataout~0 .lut_mask = 64'h018923AB45CD67EF;
defparam \dataMem_inst|altsyncram_component|auto_generated|mux5|l3_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y69_N12
cyclonev_lcell_comb \dataMem_inst|altsyncram_component|auto_generated|mux5|l3_w1_n0_mux_dataout~0 (
// Equation(s):
// \dataMem_inst|altsyncram_component|auto_generated|mux5|l3_w1_n0_mux_dataout~0_combout  = ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a41~PORTBDATAOUT0  & ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a49~PORTBDATAOUT0  & 
// ( (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1] & (((\dataMem_inst|altsyncram_component|auto_generated|ram_block1a33~PORTBDATAOUT0 )) # (\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0]))) # 
// (\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1] & ((!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0]) # ((\dataMem_inst|altsyncram_component|auto_generated|ram_block1a57~PORTBDATAOUT0 )))) ) ) ) # ( 
// !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a41~PORTBDATAOUT0  & ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a49~PORTBDATAOUT0  & ( (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1] & 
// (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0] & (\dataMem_inst|altsyncram_component|auto_generated|ram_block1a33~PORTBDATAOUT0 ))) # (\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1] & 
// ((!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0]) # ((\dataMem_inst|altsyncram_component|auto_generated|ram_block1a57~PORTBDATAOUT0 )))) ) ) ) # ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a41~PORTBDATAOUT0  & ( 
// !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a49~PORTBDATAOUT0  & ( (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1] & (((\dataMem_inst|altsyncram_component|auto_generated|ram_block1a33~PORTBDATAOUT0 )) # 
// (\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0]))) # (\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1] & (\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((\dataMem_inst|altsyncram_component|auto_generated|ram_block1a57~PORTBDATAOUT0 )))) ) ) ) # ( !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a41~PORTBDATAOUT0  & ( 
// !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a49~PORTBDATAOUT0  & ( (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1] & (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\dataMem_inst|altsyncram_component|auto_generated|ram_block1a33~PORTBDATAOUT0 ))) # (\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1] & (\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((\dataMem_inst|altsyncram_component|auto_generated|ram_block1a57~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.datab(!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datac(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a33~PORTBDATAOUT0 ),
	.datad(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a57~PORTBDATAOUT0 ),
	.datae(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a41~PORTBDATAOUT0 ),
	.dataf(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a49~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataMem_inst|altsyncram_component|auto_generated|mux5|l3_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|mux5|l3_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \dataMem_inst|altsyncram_component|auto_generated|mux5|l3_w1_n0_mux_dataout~0 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \dataMem_inst|altsyncram_component|auto_generated|mux5|l3_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y69_N54
cyclonev_lcell_comb \dataMem_inst|altsyncram_component|auto_generated|mux5|l3_w7_n0_mux_dataout~0 (
// Equation(s):
// \dataMem_inst|altsyncram_component|auto_generated|mux5|l3_w7_n0_mux_dataout~0_combout  = ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a63~PORTBDATAOUT0  & ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a39~PORTBDATAOUT0  & 
// ( (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0] & (((!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1]) # (\dataMem_inst|altsyncram_component|auto_generated|ram_block1a55~PORTBDATAOUT0 )))) # 
// (\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0] & (((\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1])) # (\dataMem_inst|altsyncram_component|auto_generated|ram_block1a47~PORTBDATAOUT0 ))) ) ) ) # ( 
// !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a63~PORTBDATAOUT0  & ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a39~PORTBDATAOUT0  & ( (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0] & 
// (((!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1]) # (\dataMem_inst|altsyncram_component|auto_generated|ram_block1a55~PORTBDATAOUT0 )))) # (\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\dataMem_inst|altsyncram_component|auto_generated|ram_block1a47~PORTBDATAOUT0  & (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1]))) ) ) ) # ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a63~PORTBDATAOUT0  & ( 
// !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a39~PORTBDATAOUT0  & ( (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0] & (((\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1] & 
// \dataMem_inst|altsyncram_component|auto_generated|ram_block1a55~PORTBDATAOUT0 )))) # (\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0] & (((\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1])) # 
// (\dataMem_inst|altsyncram_component|auto_generated|ram_block1a47~PORTBDATAOUT0 ))) ) ) ) # ( !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a63~PORTBDATAOUT0  & ( !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a39~PORTBDATAOUT0 
//  & ( (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0] & (((\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1] & \dataMem_inst|altsyncram_component|auto_generated|ram_block1a55~PORTBDATAOUT0 )))) # 
// (\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0] & (\dataMem_inst|altsyncram_component|auto_generated|ram_block1a47~PORTBDATAOUT0  & (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1]))) ) ) )

	.dataa(!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datab(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a47~PORTBDATAOUT0 ),
	.datac(!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.datad(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a55~PORTBDATAOUT0 ),
	.datae(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a63~PORTBDATAOUT0 ),
	.dataf(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a39~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataMem_inst|altsyncram_component|auto_generated|mux5|l3_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|mux5|l3_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \dataMem_inst|altsyncram_component|auto_generated|mux5|l3_w7_n0_mux_dataout~0 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \dataMem_inst|altsyncram_component|auto_generated|mux5|l3_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y69_N24
cyclonev_lcell_comb \dataMem_inst|altsyncram_component|auto_generated|mux5|l3_w2_n0_mux_dataout~0 (
// Equation(s):
// \dataMem_inst|altsyncram_component|auto_generated|mux5|l3_w2_n0_mux_dataout~0_combout  = ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a34~PORTBDATAOUT0  & ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a42~PORTBDATAOUT0  & 
// ( (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1]) # ((!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0] & (\dataMem_inst|altsyncram_component|auto_generated|ram_block1a50~PORTBDATAOUT0 )) # 
// (\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0] & ((\dataMem_inst|altsyncram_component|auto_generated|ram_block1a58~PORTBDATAOUT0 )))) ) ) ) # ( !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a34~PORTBDATAOUT0  & ( 
// \dataMem_inst|altsyncram_component|auto_generated|ram_block1a42~PORTBDATAOUT0  & ( (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1] & (\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0])) # 
// (\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1] & ((!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0] & (\dataMem_inst|altsyncram_component|auto_generated|ram_block1a50~PORTBDATAOUT0 )) # 
// (\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0] & ((\dataMem_inst|altsyncram_component|auto_generated|ram_block1a58~PORTBDATAOUT0 ))))) ) ) ) # ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a34~PORTBDATAOUT0  & ( 
// !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a42~PORTBDATAOUT0  & ( (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1] & (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0])) # 
// (\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1] & ((!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0] & (\dataMem_inst|altsyncram_component|auto_generated|ram_block1a50~PORTBDATAOUT0 )) # 
// (\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0] & ((\dataMem_inst|altsyncram_component|auto_generated|ram_block1a58~PORTBDATAOUT0 ))))) ) ) ) # ( !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a34~PORTBDATAOUT0  & ( 
// !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a42~PORTBDATAOUT0  & ( (\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1] & ((!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\dataMem_inst|altsyncram_component|auto_generated|ram_block1a50~PORTBDATAOUT0 )) # (\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0] & ((\dataMem_inst|altsyncram_component|auto_generated|ram_block1a58~PORTBDATAOUT0 ))))) ) ) )

	.dataa(!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.datab(!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datac(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a50~PORTBDATAOUT0 ),
	.datad(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a58~PORTBDATAOUT0 ),
	.datae(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a34~PORTBDATAOUT0 ),
	.dataf(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a42~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataMem_inst|altsyncram_component|auto_generated|mux5|l3_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|mux5|l3_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \dataMem_inst|altsyncram_component|auto_generated|mux5|l3_w2_n0_mux_dataout~0 .lut_mask = 64'h04158C9D2637AEBF;
defparam \dataMem_inst|altsyncram_component|auto_generated|mux5|l3_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y69_N6
cyclonev_lcell_comb \vga_inst|vgaVideoGen|r~15 (
// Equation(s):
// \vga_inst|vgaVideoGen|r~15_combout  = ( \dataMem_inst|altsyncram_component|auto_generated|mux5|l3_w7_n0_mux_dataout~0_combout  & ( \dataMem_inst|altsyncram_component|auto_generated|mux5|l3_w2_n0_mux_dataout~0_combout  & ( 
// \dataMem_inst|altsyncram_component|auto_generated|address_reg_b [2] ) ) ) # ( !\dataMem_inst|altsyncram_component|auto_generated|mux5|l3_w7_n0_mux_dataout~0_combout  & ( \dataMem_inst|altsyncram_component|auto_generated|mux5|l3_w2_n0_mux_dataout~0_combout 
//  & ( \dataMem_inst|altsyncram_component|auto_generated|address_reg_b [2] ) ) ) # ( \dataMem_inst|altsyncram_component|auto_generated|mux5|l3_w7_n0_mux_dataout~0_combout  & ( 
// !\dataMem_inst|altsyncram_component|auto_generated|mux5|l3_w2_n0_mux_dataout~0_combout  & ( \dataMem_inst|altsyncram_component|auto_generated|address_reg_b [2] ) ) ) # ( 
// !\dataMem_inst|altsyncram_component|auto_generated|mux5|l3_w7_n0_mux_dataout~0_combout  & ( !\dataMem_inst|altsyncram_component|auto_generated|mux5|l3_w2_n0_mux_dataout~0_combout  & ( (\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [2] & 
// (((\dataMem_inst|altsyncram_component|auto_generated|mux5|l3_w1_n0_mux_dataout~0_combout ) # (\dataMem_inst|altsyncram_component|auto_generated|mux5|l3_w0_n0_mux_dataout~0_combout )) # 
// (\dataMem_inst|altsyncram_component|auto_generated|mux5|l3_w6_n0_mux_dataout~0_combout ))) ) ) )

	.dataa(!\dataMem_inst|altsyncram_component|auto_generated|mux5|l3_w6_n0_mux_dataout~0_combout ),
	.datab(!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [2]),
	.datac(!\dataMem_inst|altsyncram_component|auto_generated|mux5|l3_w0_n0_mux_dataout~0_combout ),
	.datad(!\dataMem_inst|altsyncram_component|auto_generated|mux5|l3_w1_n0_mux_dataout~0_combout ),
	.datae(!\dataMem_inst|altsyncram_component|auto_generated|mux5|l3_w7_n0_mux_dataout~0_combout ),
	.dataf(!\dataMem_inst|altsyncram_component|auto_generated|mux5|l3_w2_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|vgaVideoGen|r~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vgaVideoGen|r~15 .extended_lut = "off";
defparam \vga_inst|vgaVideoGen|r~15 .lut_mask = 64'h1333333333333333;
defparam \vga_inst|vgaVideoGen|r~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y69_N6
cyclonev_lcell_comb \vga_inst|vgaVideoGen|r~12 (
// Equation(s):
// \vga_inst|vgaVideoGen|r~12_combout  = ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a3~PORTBDATAOUT0  & ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a21~PORTBDATAOUT0  & ( 
// (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [2] & !\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0]) ) ) ) # ( !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a3~PORTBDATAOUT0  & ( 
// \dataMem_inst|altsyncram_component|auto_generated|ram_block1a21~PORTBDATAOUT0  & ( (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [2] & (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0] & 
// \dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1])) ) ) ) # ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a3~PORTBDATAOUT0  & ( !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a21~PORTBDATAOUT0  & ( 
// (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [2] & (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0] & ((!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1]) # 
// (\dataMem_inst|altsyncram_component|auto_generated|ram_block1a20~PORTBDATAOUT0 )))) ) ) ) # ( !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a3~PORTBDATAOUT0  & ( !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a21~PORTBDATAOUT0 
//  & ( (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [2] & (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0] & (\dataMem_inst|altsyncram_component|auto_generated|ram_block1a20~PORTBDATAOUT0  & 
// \dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1]))) ) ) )

	.dataa(!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [2]),
	.datab(!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datac(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a20~PORTBDATAOUT0 ),
	.datad(!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.datae(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a3~PORTBDATAOUT0 ),
	.dataf(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a21~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|vgaVideoGen|r~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vgaVideoGen|r~12 .extended_lut = "off";
defparam \vga_inst|vgaVideoGen|r~12 .lut_mask = 64'h0008880800888888;
defparam \vga_inst|vgaVideoGen|r~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y70_N48
cyclonev_lcell_comb \vga_inst|vgaVideoGen|LessThan1~1 (
// Equation(s):
// \vga_inst|vgaVideoGen|LessThan1~1_combout  = ( \vga_inst|vgaCont|y [4] & ( (\vga_inst|vgaCont|y [2]) # (\vga_inst|vgaCont|y [1]) ) )

	.dataa(!\vga_inst|vgaCont|y [1]),
	.datab(gnd),
	.datac(!\vga_inst|vgaCont|y [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_inst|vgaCont|y [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|vgaVideoGen|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vgaVideoGen|LessThan1~1 .extended_lut = "off";
defparam \vga_inst|vgaVideoGen|LessThan1~1 .lut_mask = 64'h000000005F5F5F5F;
defparam \vga_inst|vgaVideoGen|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y69_N48
cyclonev_lcell_comb \vga_inst|vgaVideoGen|r~13 (
// Equation(s):
// \vga_inst|vgaVideoGen|r~13_combout  = ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a4~PORTBDATAOUT0  & ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a12~PORTBDATAOUT0  & ( 
// (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1] & !\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [2]) ) ) ) # ( !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a4~PORTBDATAOUT0  & ( 
// \dataMem_inst|altsyncram_component|auto_generated|ram_block1a12~PORTBDATAOUT0  & ( (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1] & (\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0] & 
// !\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [2])) ) ) ) # ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a4~PORTBDATAOUT0  & ( !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a12~PORTBDATAOUT0  & ( 
// (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1] & (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0] & !\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [2])) ) ) )

	.dataa(!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.datab(!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datac(!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [2]),
	.datad(gnd),
	.datae(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a4~PORTBDATAOUT0 ),
	.dataf(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a12~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|vgaVideoGen|r~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vgaVideoGen|r~13 .extended_lut = "off";
defparam \vga_inst|vgaVideoGen|r~13 .lut_mask = 64'h000080802020A0A0;
defparam \vga_inst|vgaVideoGen|r~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y70_N9
cyclonev_lcell_comb \dataMem_inst|altsyncram_component|auto_generated|mux5|l3_w3_n0_mux_dataout~0 (
// Equation(s):
// \dataMem_inst|altsyncram_component|auto_generated|mux5|l3_w3_n0_mux_dataout~0_combout  = ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a35~PORTBDATAOUT0  & ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a43~PORTBDATAOUT0  & 
// ( (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1]) # ((!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0] & ((\dataMem_inst|altsyncram_component|auto_generated|ram_block1a51~PORTBDATAOUT0 ))) # 
// (\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0] & (\dataMem_inst|altsyncram_component|auto_generated|ram_block1a59~PORTBDATAOUT0 ))) ) ) ) # ( !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a35~PORTBDATAOUT0  & ( 
// \dataMem_inst|altsyncram_component|auto_generated|ram_block1a43~PORTBDATAOUT0  & ( (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0] & (\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1] & 
// ((\dataMem_inst|altsyncram_component|auto_generated|ram_block1a51~PORTBDATAOUT0 )))) # (\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0] & ((!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1]) # 
// ((\dataMem_inst|altsyncram_component|auto_generated|ram_block1a59~PORTBDATAOUT0 )))) ) ) ) # ( \dataMem_inst|altsyncram_component|auto_generated|ram_block1a35~PORTBDATAOUT0  & ( 
// !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a43~PORTBDATAOUT0  & ( (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0] & ((!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1]) # 
// ((\dataMem_inst|altsyncram_component|auto_generated|ram_block1a51~PORTBDATAOUT0 )))) # (\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0] & (\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1] & 
// (\dataMem_inst|altsyncram_component|auto_generated|ram_block1a59~PORTBDATAOUT0 ))) ) ) ) # ( !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a35~PORTBDATAOUT0  & ( !\dataMem_inst|altsyncram_component|auto_generated|ram_block1a43~PORTBDATAOUT0 
//  & ( (\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1] & ((!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0] & ((\dataMem_inst|altsyncram_component|auto_generated|ram_block1a51~PORTBDATAOUT0 ))) # 
// (\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0] & (\dataMem_inst|altsyncram_component|auto_generated|ram_block1a59~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datab(!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.datac(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a59~PORTBDATAOUT0 ),
	.datad(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a51~PORTBDATAOUT0 ),
	.datae(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a35~PORTBDATAOUT0 ),
	.dataf(!\dataMem_inst|altsyncram_component|auto_generated|ram_block1a43~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataMem_inst|altsyncram_component|auto_generated|mux5|l3_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataMem_inst|altsyncram_component|auto_generated|mux5|l3_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \dataMem_inst|altsyncram_component|auto_generated|mux5|l3_w3_n0_mux_dataout~0 .lut_mask = 64'h012389AB4567CDEF;
defparam \dataMem_inst|altsyncram_component|auto_generated|mux5|l3_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y69_N24
cyclonev_lcell_comb \vga_inst|vgaVideoGen|r~14 (
// Equation(s):
// \vga_inst|vgaVideoGen|r~14_combout  = ( !\vga_inst|vgaVideoGen|r~13_combout  & ( \dataMem_inst|altsyncram_component|auto_generated|mux5|l3_w3_n0_mux_dataout~0_combout  & ( (!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [2] & 
// (!\vga_inst|vgaVideoGen|r~12_combout  & ((!\vga_inst|vgaVideoGen|LessThan1~0_combout ) # (!\vga_inst|vgaVideoGen|LessThan1~1_combout )))) ) ) ) # ( !\vga_inst|vgaVideoGen|r~13_combout  & ( 
// !\dataMem_inst|altsyncram_component|auto_generated|mux5|l3_w3_n0_mux_dataout~0_combout  & ( (!\vga_inst|vgaVideoGen|r~12_combout  & ((!\vga_inst|vgaVideoGen|LessThan1~0_combout ) # (!\vga_inst|vgaVideoGen|LessThan1~1_combout ))) ) ) )

	.dataa(!\dataMem_inst|altsyncram_component|auto_generated|address_reg_b [2]),
	.datab(!\vga_inst|vgaVideoGen|LessThan1~0_combout ),
	.datac(!\vga_inst|vgaVideoGen|r~12_combout ),
	.datad(!\vga_inst|vgaVideoGen|LessThan1~1_combout ),
	.datae(!\vga_inst|vgaVideoGen|r~13_combout ),
	.dataf(!\dataMem_inst|altsyncram_component|auto_generated|mux5|l3_w3_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|vgaVideoGen|r~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vgaVideoGen|r~14 .extended_lut = "off";
defparam \vga_inst|vgaVideoGen|r~14 .lut_mask = 64'hF0C00000A0800000;
defparam \vga_inst|vgaVideoGen|r~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y69_N57
cyclonev_lcell_comb \vga_inst|vgaVideoGen|r~17 (
// Equation(s):
// \vga_inst|vgaVideoGen|r~17_combout  = ( !\vga_inst|vgaVideoGen|r~15_combout  & ( \vga_inst|vgaVideoGen|r~14_combout  & ( (!\vga_inst|vgaVideoGen|r~0_combout  & (\vga_inst|vgaVideoGen|r~11_combout  & (!\vga_inst|vgaVideoGen|r~16_combout  & 
// \vga_inst|vgaVideoGen|r~7_combout ))) ) ) )

	.dataa(!\vga_inst|vgaVideoGen|r~0_combout ),
	.datab(!\vga_inst|vgaVideoGen|r~11_combout ),
	.datac(!\vga_inst|vgaVideoGen|r~16_combout ),
	.datad(!\vga_inst|vgaVideoGen|r~7_combout ),
	.datae(!\vga_inst|vgaVideoGen|r~15_combout ),
	.dataf(!\vga_inst|vgaVideoGen|r~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|vgaVideoGen|r~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vgaVideoGen|r~17 .extended_lut = "off";
defparam \vga_inst|vgaVideoGen|r~17 .lut_mask = 64'h0000000000200000;
defparam \vga_inst|vgaVideoGen|r~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y69_N11
dffeas \vga_inst|vgaVideoGen|r[0] (
	.clk(\vga_inst|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\vga_inst|vgaVideoGen|r~17_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vgaVideoGen|r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vgaVideoGen|r[0] .is_wysiwyg = "true";
defparam \vga_inst|vgaVideoGen|r[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y69_N16
dffeas \vga_inst|vgaVideoGen|r[1] (
	.clk(\vga_inst|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\vga_inst|vgaVideoGen|r~17_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vgaVideoGen|r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vgaVideoGen|r[1] .is_wysiwyg = "true";
defparam \vga_inst|vgaVideoGen|r[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y69_N10
dffeas \vga_inst|vgaVideoGen|r[2] (
	.clk(\vga_inst|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\vga_inst|vgaVideoGen|r~17_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vgaVideoGen|r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vgaVideoGen|r[2] .is_wysiwyg = "true";
defparam \vga_inst|vgaVideoGen|r[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y69_N34
dffeas \vga_inst|vgaVideoGen|r[3] (
	.clk(\vga_inst|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\vga_inst|vgaVideoGen|r~17_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vgaVideoGen|r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vgaVideoGen|r[3] .is_wysiwyg = "true";
defparam \vga_inst|vgaVideoGen|r[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y69_N35
dffeas \vga_inst|vgaVideoGen|r[4] (
	.clk(\vga_inst|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\vga_inst|vgaVideoGen|r~17_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vgaVideoGen|r [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vgaVideoGen|r[4] .is_wysiwyg = "true";
defparam \vga_inst|vgaVideoGen|r[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y69_N17
dffeas \vga_inst|vgaVideoGen|r[5] (
	.clk(\vga_inst|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\vga_inst|vgaVideoGen|r~17_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vgaVideoGen|r [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vgaVideoGen|r[5] .is_wysiwyg = "true";
defparam \vga_inst|vgaVideoGen|r[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y69_N53
dffeas \vga_inst|vgaVideoGen|r[6] (
	.clk(\vga_inst|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\vga_inst|vgaVideoGen|r~17_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vgaVideoGen|r [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vgaVideoGen|r[6] .is_wysiwyg = "true";
defparam \vga_inst|vgaVideoGen|r[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y69_N52
dffeas \vga_inst|vgaVideoGen|r[7] (
	.clk(\vga_inst|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\vga_inst|vgaVideoGen|r~17_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vgaVideoGen|r [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vgaVideoGen|r[7] .is_wysiwyg = "true";
defparam \vga_inst|vgaVideoGen|r[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y69_N46
dffeas \vga_inst|vgaVideoGen|g[0] (
	.clk(\vga_inst|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\vga_inst|vgaVideoGen|r~17_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vgaVideoGen|g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vgaVideoGen|g[0] .is_wysiwyg = "true";
defparam \vga_inst|vgaVideoGen|g[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y69_N8
dffeas \vga_inst|vgaVideoGen|g[1] (
	.clk(\vga_inst|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\vga_inst|vgaVideoGen|r~17_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vgaVideoGen|g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vgaVideoGen|g[1] .is_wysiwyg = "true";
defparam \vga_inst|vgaVideoGen|g[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y69_N29
dffeas \vga_inst|vgaVideoGen|g[2] (
	.clk(\vga_inst|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\vga_inst|vgaVideoGen|r~17_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vgaVideoGen|g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vgaVideoGen|g[2] .is_wysiwyg = "true";
defparam \vga_inst|vgaVideoGen|g[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y69_N19
dffeas \vga_inst|vgaVideoGen|g[3] (
	.clk(\vga_inst|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\vga_inst|vgaVideoGen|r~17_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vgaVideoGen|g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vgaVideoGen|g[3] .is_wysiwyg = "true";
defparam \vga_inst|vgaVideoGen|g[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y69_N31
dffeas \vga_inst|vgaVideoGen|g[4] (
	.clk(\vga_inst|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\vga_inst|vgaVideoGen|r~17_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vgaVideoGen|g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vgaVideoGen|g[4] .is_wysiwyg = "true";
defparam \vga_inst|vgaVideoGen|g[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y69_N4
dffeas \vga_inst|vgaVideoGen|g[5] (
	.clk(\vga_inst|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\vga_inst|vgaVideoGen|r~17_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vgaVideoGen|g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vgaVideoGen|g[5] .is_wysiwyg = "true";
defparam \vga_inst|vgaVideoGen|g[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y69_N22
dffeas \vga_inst|vgaVideoGen|g[6] (
	.clk(\vga_inst|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\vga_inst|vgaVideoGen|r~17_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vgaVideoGen|g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vgaVideoGen|g[6] .is_wysiwyg = "true";
defparam \vga_inst|vgaVideoGen|g[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y69_N41
dffeas \vga_inst|vgaVideoGen|g[7] (
	.clk(\vga_inst|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\vga_inst|vgaVideoGen|r~17_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vgaVideoGen|g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vgaVideoGen|g[7] .is_wysiwyg = "true";
defparam \vga_inst|vgaVideoGen|g[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y69_N46
dffeas \vga_inst|vgaVideoGen|b[0] (
	.clk(\vga_inst|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\vga_inst|vgaVideoGen|r~17_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vgaVideoGen|b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vgaVideoGen|b[0] .is_wysiwyg = "true";
defparam \vga_inst|vgaVideoGen|b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y69_N56
dffeas \vga_inst|vgaVideoGen|b[1] (
	.clk(\vga_inst|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\vga_inst|vgaVideoGen|r~17_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vgaVideoGen|b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vgaVideoGen|b[1] .is_wysiwyg = "true";
defparam \vga_inst|vgaVideoGen|b[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y69_N37
dffeas \vga_inst|vgaVideoGen|b[2] (
	.clk(\vga_inst|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\vga_inst|vgaVideoGen|r~17_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vgaVideoGen|b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vgaVideoGen|b[2] .is_wysiwyg = "true";
defparam \vga_inst|vgaVideoGen|b[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y69_N44
dffeas \vga_inst|vgaVideoGen|b[3] (
	.clk(\vga_inst|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\vga_inst|vgaVideoGen|r~17_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vgaVideoGen|b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vgaVideoGen|b[3] .is_wysiwyg = "true";
defparam \vga_inst|vgaVideoGen|b[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y69_N14
dffeas \vga_inst|vgaVideoGen|b[4] (
	.clk(\vga_inst|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\vga_inst|vgaVideoGen|r~17_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vgaVideoGen|b [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vgaVideoGen|b[4] .is_wysiwyg = "true";
defparam \vga_inst|vgaVideoGen|b[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y70_N11
dffeas \vga_inst|vgaVideoGen|b[5] (
	.clk(\vga_inst|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\vga_inst|vgaVideoGen|r~17_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vgaVideoGen|b [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vgaVideoGen|b[5] .is_wysiwyg = "true";
defparam \vga_inst|vgaVideoGen|b[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y69_N16
dffeas \vga_inst|vgaVideoGen|b[6] (
	.clk(\vga_inst|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\vga_inst|vgaVideoGen|r~17_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vgaVideoGen|b [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vgaVideoGen|b[6] .is_wysiwyg = "true";
defparam \vga_inst|vgaVideoGen|b[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y69_N59
dffeas \vga_inst|vgaVideoGen|b[7] (
	.clk(\vga_inst|vgapll|toggle~q ),
	.d(\vga_inst|vgaVideoGen|r~17_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vgaVideoGen|b [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vgaVideoGen|b[7] .is_wysiwyg = "true";
defparam \vga_inst|vgaVideoGen|b[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \rstCont~input (
	.i(rstCont),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rstCont~input_o ));
// synopsys translate_off
defparam \rstCont~input .bus_hold = "false";
defparam \rstCont~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
