<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Nano100AN Series BSP: CLK Exported Constants</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="M0Banner_v2.jpg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Nano100AN Series BSP
   &#160;<span id="projectnumber">V3.02.002</span>
   </div>
   <div id="projectbrief">The Board Support Package for Nano100AN Series</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">CLK Exported Constants<div class="ingroups"><a class="el" href="group___n_a_n_o100___device___driver.html">NANO100 Device Driver</a> &raquo; <a class="el" href="group___n_a_n_o100___c_l_k___driver.html">CLK Driver</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga1945b4b6d468e1abfb070d370cf07cb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga1945b4b6d468e1abfb070d370cf07cb8">FREQ_128MHZ</a>&#160;&#160;&#160;128000000</td></tr>
<tr class="separator:ga1945b4b6d468e1abfb070d370cf07cb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42903fd1c8b6350e115f5fcbd482ddc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga42903fd1c8b6350e115f5fcbd482ddc0">FREQ_120MHZ</a>&#160;&#160;&#160;120000000</td></tr>
<tr class="separator:ga42903fd1c8b6350e115f5fcbd482ddc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2f868cd2dfa8aaa27518bcab49d63e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac2f868cd2dfa8aaa27518bcab49d63e8">FREQ_48MHZ</a>&#160;&#160;&#160;48000000</td></tr>
<tr class="separator:gac2f868cd2dfa8aaa27518bcab49d63e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfa3841d13145bcd5211a6d9463dba4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gacfa3841d13145bcd5211a6d9463dba4a">FREQ_42MHZ</a>&#160;&#160;&#160;42000000</td></tr>
<tr class="separator:gacfa3841d13145bcd5211a6d9463dba4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36140d28e8333e89f0cb81eb48a77351"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga36140d28e8333e89f0cb81eb48a77351">FREQ_32MHZ</a>&#160;&#160;&#160;32000000</td></tr>
<tr class="separator:ga36140d28e8333e89f0cb81eb48a77351"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a5d1ea18e1cd359bcfb1c949e083d59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9a5d1ea18e1cd359bcfb1c949e083d59">FREQ_24MHZ</a>&#160;&#160;&#160;24000000</td></tr>
<tr class="separator:ga9a5d1ea18e1cd359bcfb1c949e083d59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b69b816e2b69b86048ae0c868904978"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga3b69b816e2b69b86048ae0c868904978">FREQ_12MHZ</a>&#160;&#160;&#160;12000000</td></tr>
<tr class="separator:ga3b69b816e2b69b86048ae0c868904978"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab547565a599bd632ef91326762ac98a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab547565a599bd632ef91326762ac98a6">CLK_AHBCLK_GPIO_EN</a>&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_AHBCLK_GPIO_EN_Pos)</td></tr>
<tr class="separator:gab547565a599bd632ef91326762ac98a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76205366ed251f25107cf9d0c8a4d626"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga76205366ed251f25107cf9d0c8a4d626">CLK_AHBCLK_DMA_EN</a>&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_AHBCLK_DMA_EN_Pos)</td></tr>
<tr class="separator:ga76205366ed251f25107cf9d0c8a4d626"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48565dccc7fd76e3d61c45d1beaa3ec7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga48565dccc7fd76e3d61c45d1beaa3ec7">CLK_AHBCLK_ISP_EN</a>&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_AHBCLK_ISP_EN_Pos)</td></tr>
<tr class="separator:ga48565dccc7fd76e3d61c45d1beaa3ec7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac984f0748aa107c519032c3b40292e51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac984f0748aa107c519032c3b40292e51">CLK_AHBCLK_EBI_EN</a>&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_AHBCLK_EBI_EN_Pos)</td></tr>
<tr class="separator:gac984f0748aa107c519032c3b40292e51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6a75839395ba5720740cf95d5de8a4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac6a75839395ba5720740cf95d5de8a4c">CLK_AHBCLK_SRAM_EN</a>&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_AHBCLK_SRAM_EN_Pos)</td></tr>
<tr class="separator:gac6a75839395ba5720740cf95d5de8a4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53798f4e7ccbe96ab2b4a05284dd2f4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga53798f4e7ccbe96ab2b4a05284dd2f4d">CLK_AHBCLK_TICK_EN</a>&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_AHBCLK_TICK_EN_Pos)</td></tr>
<tr class="separator:ga53798f4e7ccbe96ab2b4a05284dd2f4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c7bfa98982784f6ffbd021d86951b11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga1c7bfa98982784f6ffbd021d86951b11">CLK_APBCLK_WDT_EN</a>&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_APBCLK_WDT_EN_Pos)</td></tr>
<tr class="separator:ga1c7bfa98982784f6ffbd021d86951b11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0f47a107761dd520a1170d5d82f8d7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac0f47a107761dd520a1170d5d82f8d7d">CLK_APBCLK_RTC_EN</a>&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_APBCLK_RTC_EN_Pos)</td></tr>
<tr class="separator:gac0f47a107761dd520a1170d5d82f8d7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3f922504070a653e115fe90998462c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab3f922504070a653e115fe90998462c5">CLK_APBCLK_TMR0_EN</a>&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_APBCLK_TMR0_EN_Pos)</td></tr>
<tr class="separator:gab3f922504070a653e115fe90998462c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6aba478d6e73ca1482d9b46d0b9714c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6aba478d6e73ca1482d9b46d0b9714c5">CLK_APBCLK_TMR1_EN</a>&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_APBCLK_TMR1_EN_Pos)</td></tr>
<tr class="separator:ga6aba478d6e73ca1482d9b46d0b9714c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37c22f94fc870ad134eae102a339cfd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga37c22f94fc870ad134eae102a339cfd4">CLK_APBCLK_TMR2_EN</a>&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_APBCLK_TMR2_EN_Pos)</td></tr>
<tr class="separator:ga37c22f94fc870ad134eae102a339cfd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb2aac69d7c820c5f3d8ccd54f571a42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gacb2aac69d7c820c5f3d8ccd54f571a42">CLK_APBCLK_TMR3_EN</a>&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_APBCLK_TMR3_EN_Pos)</td></tr>
<tr class="separator:gacb2aac69d7c820c5f3d8ccd54f571a42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7e206ad23420ff2e9543f1f847997fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab7e206ad23420ff2e9543f1f847997fa">CLK_APBCLK_FDIV_EN</a>&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_APBCLK_FDIV_EN_Pos)</td></tr>
<tr class="separator:gab7e206ad23420ff2e9543f1f847997fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7384ef1cda5a921eb49dea43c4f91a23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga7384ef1cda5a921eb49dea43c4f91a23">CLK_APBCLK_I2C0_EN</a>&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_APBCLK_FDIV_EN_Pos)</td></tr>
<tr class="separator:ga7384ef1cda5a921eb49dea43c4f91a23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9796146061e1666e00a6c79a61214362"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9796146061e1666e00a6c79a61214362">CLK_APBCLK_I2C1_EN</a>&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_APBCLK_I2C1_EN_Pos)</td></tr>
<tr class="separator:ga9796146061e1666e00a6c79a61214362"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2dc470659b5caa20d9a69effee95e53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf2dc470659b5caa20d9a69effee95e53">CLK_APBCLK_SPI0_EN</a>&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_APBCLK_SPI0_EN_Pos)</td></tr>
<tr class="separator:gaf2dc470659b5caa20d9a69effee95e53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad087801330ec514a6a08ba49c0f8f72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaad087801330ec514a6a08ba49c0f8f72">CLK_APBCLK_SPI1_EN</a>&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_APBCLK_SPI1_EN_Pos)</td></tr>
<tr class="separator:gaad087801330ec514a6a08ba49c0f8f72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab71c53b5be19015b9d85195f1d4a7fff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab71c53b5be19015b9d85195f1d4a7fff">CLK_APBCLK_SPI2_EN</a>&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_APBCLK_SPI2_EN_Pos)</td></tr>
<tr class="separator:gab71c53b5be19015b9d85195f1d4a7fff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12482f15d82164ee088b5e043ba40bd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga12482f15d82164ee088b5e043ba40bd2">CLK_APBCLK_UART0_EN</a>&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_APBCLK_UART0_EN_Pos)</td></tr>
<tr class="separator:ga12482f15d82164ee088b5e043ba40bd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93064ca01354e420a5dc3cdaa47976de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga93064ca01354e420a5dc3cdaa47976de">CLK_APBCLK_UART1_EN</a>&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_APBCLK_UART1_EN_Pos)</td></tr>
<tr class="separator:ga93064ca01354e420a5dc3cdaa47976de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga264793630f98e2fe12787ed18988d0cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga264793630f98e2fe12787ed18988d0cc">CLK_APBCLK_PWM0_CH01_EN</a>&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_APBCLK_PWM0_CH01_EN_Pos)</td></tr>
<tr class="separator:ga264793630f98e2fe12787ed18988d0cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1597b1c6b50b5932fd0e03c1aca1d872"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga1597b1c6b50b5932fd0e03c1aca1d872">CLK_APBCLK_PWM0_CH23_EN</a>&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_APBCLK_PWM0_CH23_EN_Pos)</td></tr>
<tr class="separator:ga1597b1c6b50b5932fd0e03c1aca1d872"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ac5e81275911994224493737480b29a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9ac5e81275911994224493737480b29a">CLK_APBCLK_PWM1_CH01_EN</a>&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_APBCLK_PWM1_CH01_EN_Pos)</td></tr>
<tr class="separator:ga9ac5e81275911994224493737480b29a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbab413f35c24290069b850c73b66fba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gafbab413f35c24290069b850c73b66fba">CLK_APBCLK_PWM1_CH23_EN</a>&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_APBCLK_PWM1_CH23_EN_Pos)</td></tr>
<tr class="separator:gafbab413f35c24290069b850c73b66fba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga257c3036ecc48733786635951552bcc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga257c3036ecc48733786635951552bcc1">CLK_APBCLK_USBD_EN</a>&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_APBCLK_USBD_EN_Pos)</td></tr>
<tr class="separator:ga257c3036ecc48733786635951552bcc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d85b0d6b91bfa9124a1db654f4e3fd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9d85b0d6b91bfa9124a1db654f4e3fd5">CLK_APBCLK_ADC_EN</a>&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_APBCLK_ADC_EN_Pos)</td></tr>
<tr class="separator:ga9d85b0d6b91bfa9124a1db654f4e3fd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga651d34bb86255cf1d5309e98aef4fee9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga651d34bb86255cf1d5309e98aef4fee9">CLK_APBCLK_I2S_EN</a>&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_APBCLK_I2S_EN_Pos)</td></tr>
<tr class="separator:ga651d34bb86255cf1d5309e98aef4fee9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bbf81f0794c59e7bbf11d707cb59c70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga7bbf81f0794c59e7bbf11d707cb59c70">CLK_APBCLK_SC0_EN</a>&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_APBCLK_SC0_EN_Pos)</td></tr>
<tr class="separator:ga7bbf81f0794c59e7bbf11d707cb59c70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55d14a8cf7347d05a7a20fc0c5d600ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga55d14a8cf7347d05a7a20fc0c5d600ba">CLK_APBCLK_SC1_EN</a>&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_APBCLK_SC1_EN_Pos)</td></tr>
<tr class="separator:ga55d14a8cf7347d05a7a20fc0c5d600ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6d48a5483bf8fa4e3fb4580344922c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae6d48a5483bf8fa4e3fb4580344922c9">CLK_CLKSTATUS_HXT_STB</a>&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_CLKSTATUS_HXT_STB_Pos)</td></tr>
<tr class="separator:gae6d48a5483bf8fa4e3fb4580344922c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga699538651c0ee33ae0f372d5c989cdf8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga699538651c0ee33ae0f372d5c989cdf8">CLK_CLKSTATUS_LXT_STB</a>&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_CLKSTATUS_LXT_STB_Pos)</td></tr>
<tr class="separator:ga699538651c0ee33ae0f372d5c989cdf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8dee9e78eb0ac84425cb01aa2bdcdb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac8dee9e78eb0ac84425cb01aa2bdcdb9">CLK_CLKSTATUS_PLL_STB</a>&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_CLKSTATUS_PLL_STB_Pos)</td></tr>
<tr class="separator:gac8dee9e78eb0ac84425cb01aa2bdcdb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad55adf4b619e4557aebd0e0f46151ead"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad55adf4b619e4557aebd0e0f46151ead">CLK_CLKSTATUS_LIRC_STB</a>&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_CLKSTATUS_LIRC_STB_Pos)</td></tr>
<tr class="separator:gad55adf4b619e4557aebd0e0f46151ead"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23412d96858cc0796764ff49ace7936a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga23412d96858cc0796764ff49ace7936a">CLK_CLKSTATUS_HIRC_STB</a>&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_CLKSTATUS_HIRC_STB_Pos)</td></tr>
<tr class="separator:ga23412d96858cc0796764ff49ace7936a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga596e15f54ce398f555d750be53e0d7b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga596e15f54ce398f555d750be53e0d7b3">CLK_CLKSTATUS_CLK_SW_FAIL</a>&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_CLKSTATUS_CLK_SW_FAIL_Pos)</td></tr>
<tr class="separator:ga596e15f54ce398f555d750be53e0d7b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8960bacee034e54d5885fe0b1106c4ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8960bacee034e54d5885fe0b1106c4ec">CLK_CLKSEL0_HCLK_S_HXT</a>&#160;&#160;&#160;(0UL&lt;&lt;CLK_CLKSEL0_HCLK_S_Pos)</td></tr>
<tr class="separator:ga8960bacee034e54d5885fe0b1106c4ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b2d4325fe63925bc8d2a962a91bc962"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4b2d4325fe63925bc8d2a962a91bc962">CLK_CLKSEL0_HCLK_S_LXT</a>&#160;&#160;&#160;(1UL&lt;&lt;CLK_CLKSEL0_HCLK_S_Pos)</td></tr>
<tr class="separator:ga4b2d4325fe63925bc8d2a962a91bc962"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3399b4fa416b9e84a25040adf4b3a8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab3399b4fa416b9e84a25040adf4b3a8c">CLK_CLKSEL0_HCLK_S_PLL</a>&#160;&#160;&#160;(2UL&lt;&lt;CLK_CLKSEL0_HCLK_S_Pos)</td></tr>
<tr class="separator:gab3399b4fa416b9e84a25040adf4b3a8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbbe76abb6aba125cdee4bc334de5df3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gafbbe76abb6aba125cdee4bc334de5df3">CLK_CLKSEL0_HCLK_S_LIRC</a>&#160;&#160;&#160;(3UL&lt;&lt;CLK_CLKSEL0_HCLK_S_Pos)</td></tr>
<tr class="separator:gafbbe76abb6aba125cdee4bc334de5df3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa76a76292a6fbe63388a660f4f6d0f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gafa76a76292a6fbe63388a660f4f6d0f4">CLK_CLKSEL0_HCLK_S_HIRC</a>&#160;&#160;&#160;(7UL&lt;&lt;CLK_CLKSEL0_HCLK_S_Pos)</td></tr>
<tr class="separator:gafa76a76292a6fbe63388a660f4f6d0f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b57c2277d211f34c22b368b6c123edd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6b57c2277d211f34c22b368b6c123edd">CLK_CLKSEL1_TMR1_S_HXT</a>&#160;&#160;&#160;(0x0UL&lt;&lt;CLK_CLKSEL1_TMR1_S_Pos)</td></tr>
<tr class="separator:ga6b57c2277d211f34c22b368b6c123edd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae24383c90ecdfe4dd4c5e5b8129aa417"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae24383c90ecdfe4dd4c5e5b8129aa417">CLK_CLKSEL1_TMR1_S_LXT</a>&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_CLKSEL1_TMR1_S_Pos)</td></tr>
<tr class="separator:gae24383c90ecdfe4dd4c5e5b8129aa417"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4716fba4deebbaa1bd1ccc0d9156229d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4716fba4deebbaa1bd1ccc0d9156229d">CLK_CLKSEL1_TMR1_S_LIRC</a>&#160;&#160;&#160;(0x2UL&lt;&lt;CLK_CLKSEL1_TMR1_S_Pos)</td></tr>
<tr class="separator:ga4716fba4deebbaa1bd1ccc0d9156229d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1446cbaa99e05d774ff9a0ee4b901f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaa1446cbaa99e05d774ff9a0ee4b901f9">CLK_CLKSEL1_TMR1_S_EXT</a>&#160;&#160;&#160;(0x3UL&lt;&lt;CLK_CLKSEL1_TMR1_S_Pos)</td></tr>
<tr class="separator:gaa1446cbaa99e05d774ff9a0ee4b901f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89f322b1f8c95cb5cbddc27a262d217a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga89f322b1f8c95cb5cbddc27a262d217a">CLK_CLKSEL1_TMR1_S_HIRC</a>&#160;&#160;&#160;(0x4UL&lt;&lt;CLK_CLKSEL1_TMR1_S_Pos)</td></tr>
<tr class="separator:ga89f322b1f8c95cb5cbddc27a262d217a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd2d3aceefc073681958ce8d8617a78b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gadd2d3aceefc073681958ce8d8617a78b">CLK_CLKSEL1_TMR0_S_HXT</a>&#160;&#160;&#160;(0x0UL&lt;&lt;CLK_CLKSEL1_TMR0_S_Pos)</td></tr>
<tr class="separator:gadd2d3aceefc073681958ce8d8617a78b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12f72b176611700156304e337b7046c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga12f72b176611700156304e337b7046c8">CLK_CLKSEL1_TMR0_S_LXT</a>&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_CLKSEL1_TMR0_S_Pos)</td></tr>
<tr class="separator:ga12f72b176611700156304e337b7046c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacc4f9786f0f902314b852a1b0460c10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaacc4f9786f0f902314b852a1b0460c10">CLK_CLKSEL1_TMR0_S_LIRC</a>&#160;&#160;&#160;(0x2UL&lt;&lt;CLK_CLKSEL1_TMR0_S_Pos)</td></tr>
<tr class="separator:gaacc4f9786f0f902314b852a1b0460c10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1bf4ddaaedc1e98e246e4408838b5c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf1bf4ddaaedc1e98e246e4408838b5c7">CLK_CLKSEL1_TMR0_S_EXT</a>&#160;&#160;&#160;(0x3UL&lt;&lt;CLK_CLKSEL1_TMR0_S_Pos)</td></tr>
<tr class="separator:gaf1bf4ddaaedc1e98e246e4408838b5c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58dcc6ddbec0c8f862a866e7f8d4a57c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga58dcc6ddbec0c8f862a866e7f8d4a57c">CLK_CLKSEL1_TMR0_S_HIRC</a>&#160;&#160;&#160;(0x4UL&lt;&lt;CLK_CLKSEL1_TMR0_S_Pos)</td></tr>
<tr class="separator:ga58dcc6ddbec0c8f862a866e7f8d4a57c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe9aa06a3fc2a2f9c1b528387f48ce21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gabe9aa06a3fc2a2f9c1b528387f48ce21">CLK_CLKSEL1_PWM0_CH01_S_HXT</a>&#160;&#160;&#160;(0x0UL&lt;&lt;CLK_CLKSEL1_PWM0_CH01_S_Pos)</td></tr>
<tr class="separator:gabe9aa06a3fc2a2f9c1b528387f48ce21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51aa0eef247312c2ffdc81bd2c10916d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga51aa0eef247312c2ffdc81bd2c10916d">CLK_CLKSEL1_PWM0_CH01_S_LXT</a>&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_CLKSEL1_PWM0_CH01_S_Pos)</td></tr>
<tr class="separator:ga51aa0eef247312c2ffdc81bd2c10916d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf146b3a9dec09cc487d822a0a11b7216"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf146b3a9dec09cc487d822a0a11b7216">CLK_CLKSEL1_PWM0_CH01_S_HCLK</a>&#160;&#160;&#160;(0x2UL&lt;&lt;CLK_CLKSEL1_PWM0_CH01_S_Pos)</td></tr>
<tr class="separator:gaf146b3a9dec09cc487d822a0a11b7216"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga598bbd49e026d7419ebcf27aeaddb78d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga598bbd49e026d7419ebcf27aeaddb78d">CLK_CLKSEL1_PWM0_CH01_S_HIRC</a>&#160;&#160;&#160;(0x3UL&lt;&lt;CLK_CLKSEL1_PWM0_CH01_S_Pos)</td></tr>
<tr class="separator:ga598bbd49e026d7419ebcf27aeaddb78d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad37eb57a86333b1b1f8d3bf74d818d80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad37eb57a86333b1b1f8d3bf74d818d80">CLK_CLKSEL1_PWM0_CH23_S_HXT</a>&#160;&#160;&#160;(0x0UL&lt;&lt;CLK_CLKSEL1_PWM0_CH23_S_Pos)</td></tr>
<tr class="separator:gad37eb57a86333b1b1f8d3bf74d818d80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f3f9a987d47adf5a3a265c22877dc6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4f3f9a987d47adf5a3a265c22877dc6b">CLK_CLKSEL1_PWM0_CH23_S_LXT</a>&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_CLKSEL1_PWM0_CH23_S_Pos)</td></tr>
<tr class="separator:ga4f3f9a987d47adf5a3a265c22877dc6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87f358861811ed7be1ee74e2058d2b17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga87f358861811ed7be1ee74e2058d2b17">CLK_CLKSEL1_PWM0_CH23_S_HCLK</a>&#160;&#160;&#160;(0x2UL&lt;&lt;CLK_CLKSEL1_PWM0_CH23_S_Pos)</td></tr>
<tr class="separator:ga87f358861811ed7be1ee74e2058d2b17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86cd39b40c1b127a0943306d6a385425"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga86cd39b40c1b127a0943306d6a385425">CLK_CLKSEL1_PWM0_CH23_S_HIRC</a>&#160;&#160;&#160;(0x3UL&lt;&lt;CLK_CLKSEL1_PWM0_CH23_S_Pos)</td></tr>
<tr class="separator:ga86cd39b40c1b127a0943306d6a385425"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7aefb44f5382a0e3a6b4f002e217d501"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga7aefb44f5382a0e3a6b4f002e217d501">CLK_CLKSEL1_ADC_S_HXT</a>&#160;&#160;&#160;(0x0UL&lt;&lt;CLK_CLKSEL1_ADC_S_Pos)</td></tr>
<tr class="separator:ga7aefb44f5382a0e3a6b4f002e217d501"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0312953310aea7eb372e8032f070e462"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0312953310aea7eb372e8032f070e462">CLK_CLKSEL1_ADC_S_LXT</a>&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_CLKSEL1_ADC_S_Pos)</td></tr>
<tr class="separator:ga0312953310aea7eb372e8032f070e462"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1929cf27149b28add2c5544493bf35c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaa1929cf27149b28add2c5544493bf35c">CLK_CLKSEL1_ADC_S_PLL</a>&#160;&#160;&#160;(0x2UL&lt;&lt;CLK_CLKSEL1_ADC_S_Pos)</td></tr>
<tr class="separator:gaa1929cf27149b28add2c5544493bf35c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f350585f3146aba766df2e08beaacee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga3f350585f3146aba766df2e08beaacee">CLK_CLKSEL1_ADC_S_HIRC</a>&#160;&#160;&#160;(0x3UL&lt;&lt;CLK_CLKSEL1_ADC_S_Pos)</td></tr>
<tr class="separator:ga3f350585f3146aba766df2e08beaacee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0023441a063fc52befee33fef7c36dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf0023441a063fc52befee33fef7c36dc">CLK_CLKSEL1_UART_S_HXT</a>&#160;&#160;&#160;(0x0UL&lt;&lt;CLK_CLKSEL1_UART_S_Pos)</td></tr>
<tr class="separator:gaf0023441a063fc52befee33fef7c36dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefed935fe3bb6a4d446f9913d29b1fb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaefed935fe3bb6a4d446f9913d29b1fb8">CLK_CLKSEL1_UART_S_LXT</a>&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_CLKSEL1_UART_S_Pos)</td></tr>
<tr class="separator:gaefed935fe3bb6a4d446f9913d29b1fb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga098a17542861689c7a0c0ab559f2b65f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga098a17542861689c7a0c0ab559f2b65f">CLK_CLKSEL1_UART_S_PLL</a>&#160;&#160;&#160;(0x2UL&lt;&lt;CLK_CLKSEL1_UART_S_Pos)</td></tr>
<tr class="separator:ga098a17542861689c7a0c0ab559f2b65f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga206b01a15bf8697ddc419240988ca968"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga206b01a15bf8697ddc419240988ca968">CLK_CLKSEL1_UART_S_HIRC</a>&#160;&#160;&#160;(0x3UL&lt;&lt;CLK_CLKSEL1_UART_S_Pos)</td></tr>
<tr class="separator:ga206b01a15bf8697ddc419240988ca968"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd8232ca6e94d55c338a2c123cae4606"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gabd8232ca6e94d55c338a2c123cae4606">CLK_CLKSEL2_SC_S_HXT</a>&#160;&#160;&#160;(0x0UL&lt;&lt;CLK_CLKSEL2_SC_S_Pos)</td></tr>
<tr class="separator:gabd8232ca6e94d55c338a2c123cae4606"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86245cfcfc8f11ffd6a52dad1b4079c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga86245cfcfc8f11ffd6a52dad1b4079c7">CLK_CLKSEL2_SC_S_PLL</a>&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_CLKSEL2_SC_S_Pos)</td></tr>
<tr class="separator:ga86245cfcfc8f11ffd6a52dad1b4079c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad45cd1655ab612ac0746edbc533b48a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad45cd1655ab612ac0746edbc533b48a4">CLK_CLKSEL2_SC_S_HIRC</a>&#160;&#160;&#160;(0x2UL&lt;&lt;CLK_CLKSEL2_SC_S_Pos)</td></tr>
<tr class="separator:gad45cd1655ab612ac0746edbc533b48a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3886272ea75082d5bc96fdb3cdcee58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae3886272ea75082d5bc96fdb3cdcee58">CLK_CLKSEL2_I2S_S_HXT</a>&#160;&#160;&#160;(0x0UL&lt;&lt;CLK_CLKSEL2_I2S_S_Pos)</td></tr>
<tr class="separator:gae3886272ea75082d5bc96fdb3cdcee58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25563eb79aa17a47643a53906b2f4d5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga25563eb79aa17a47643a53906b2f4d5a">CLK_CLKSEL2_I2S_S_PLL</a>&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_CLKSEL2_I2S_S_Pos)</td></tr>
<tr class="separator:ga25563eb79aa17a47643a53906b2f4d5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd09de033ec7088a5ede3d2f3871ba45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gacd09de033ec7088a5ede3d2f3871ba45">CLK_CLKSEL2_I2S_S_HIRC</a>&#160;&#160;&#160;(0x2UL&lt;&lt;CLK_CLKSEL2_I2S_S_Pos)</td></tr>
<tr class="separator:gacd09de033ec7088a5ede3d2f3871ba45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37f46d860270950115d46a1dea6a4e2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga37f46d860270950115d46a1dea6a4e2b">CLK_CLKSEL2_TMR3_S_HXT</a>&#160;&#160;&#160;(0x0UL&lt;&lt;CLK_CLKSEL2_TMR3_S_Pos)</td></tr>
<tr class="separator:ga37f46d860270950115d46a1dea6a4e2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3084bb665c85e6398c8ebb1d6774808f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga3084bb665c85e6398c8ebb1d6774808f">CLK_CLKSEL2_TMR3_S_LXT</a>&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_CLKSEL2_TMR3_S_Pos)</td></tr>
<tr class="separator:ga3084bb665c85e6398c8ebb1d6774808f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23cc604c412dbbae0008cef2821a4437"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga23cc604c412dbbae0008cef2821a4437">CLK_CLKSEL2_TMR3_S_LIRC</a>&#160;&#160;&#160;(0x2UL&lt;&lt;CLK_CLKSEL2_TMR3_S_Pos)</td></tr>
<tr class="separator:ga23cc604c412dbbae0008cef2821a4437"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62e8c44d1fb5e5ab32bbae7b4970e808"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga62e8c44d1fb5e5ab32bbae7b4970e808">CLK_CLKSEL2_TMR3_S_EXT</a>&#160;&#160;&#160;(0x3UL&lt;&lt;CLK_CLKSEL2_TMR3_S_Pos)</td></tr>
<tr class="separator:ga62e8c44d1fb5e5ab32bbae7b4970e808"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafb9f0a9e62bee53a9b61190c00a075e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaafb9f0a9e62bee53a9b61190c00a075e">CLK_CLKSEL2_TMR3_S_HIRC</a>&#160;&#160;&#160;(0x4UL&lt;&lt;CLK_CLKSEL2_TMR3_S_Pos)</td></tr>
<tr class="separator:gaafb9f0a9e62bee53a9b61190c00a075e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5353449e3078a5cd3e2e01ecdad88274"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga5353449e3078a5cd3e2e01ecdad88274">CLK_CLKSEL2_TMR2_S_HXT</a>&#160;&#160;&#160;(0x0UL&lt;&lt;CLK_CLKSEL2_TMR2_S_Pos)</td></tr>
<tr class="separator:ga5353449e3078a5cd3e2e01ecdad88274"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9c7c52c3cefd37e8928b3b85dd46de4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf9c7c52c3cefd37e8928b3b85dd46de4">CLK_CLKSEL2_TMR2_S_LXT</a>&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_CLKSEL2_TMR2_S_Pos)</td></tr>
<tr class="separator:gaf9c7c52c3cefd37e8928b3b85dd46de4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04520ce1584892b255f889d970d58e2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga04520ce1584892b255f889d970d58e2e">CLK_CLKSEL2_TMR2_S_LIRC</a>&#160;&#160;&#160;(0x2UL&lt;&lt;CLK_CLKSEL2_TMR2_S_Pos)</td></tr>
<tr class="separator:ga04520ce1584892b255f889d970d58e2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga472ba16681c8f31cc4b3401067437578"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga472ba16681c8f31cc4b3401067437578">CLK_CLKSEL2_TMR2_S_EXT</a>&#160;&#160;&#160;(0x3UL&lt;&lt;CLK_CLKSEL2_TMR2_S_Pos)</td></tr>
<tr class="separator:ga472ba16681c8f31cc4b3401067437578"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60ccb6108180f1fe14372c7e4806ec9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga60ccb6108180f1fe14372c7e4806ec9a">CLK_CLKSEL2_TMR2_S_HIRC</a>&#160;&#160;&#160;(0x4UL&lt;&lt;CLK_CLKSEL2_TMR2_S_Pos)</td></tr>
<tr class="separator:ga60ccb6108180f1fe14372c7e4806ec9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6cb07056c980fac08de0cf055d1dcbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac6cb07056c980fac08de0cf055d1dcbc">CLK_CLKSEL2_PWM1_CH01_S_HXT</a>&#160;&#160;&#160;(0x0UL&lt;&lt;CLK_CLKSEL2_PWM1_CH01_S_Pos)</td></tr>
<tr class="separator:gac6cb07056c980fac08de0cf055d1dcbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab46a77b1f6cf13949d89746742325dd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab46a77b1f6cf13949d89746742325dd0">CLK_CLKSEL2_PWM1_CH01_S_LXT</a>&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_CLKSEL2_PWM1_CH01_S_Pos)</td></tr>
<tr class="separator:gab46a77b1f6cf13949d89746742325dd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee49b410025736ba52de6bdf8777d796"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaee49b410025736ba52de6bdf8777d796">CLK_CLKSEL2_PWM1_CH01_S_HCLK</a>&#160;&#160;&#160;(0x2UL&lt;&lt;CLK_CLKSEL2_PWM1_CH01_S_Pos)</td></tr>
<tr class="separator:gaee49b410025736ba52de6bdf8777d796"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43f1e8d0d1c426eae85653a7cc257501"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga43f1e8d0d1c426eae85653a7cc257501">CLK_CLKSEL2_PWM1_CH01_S_HIRC</a>&#160;&#160;&#160;(0x3UL&lt;&lt;CLK_CLKSEL2_PWM1_CH01_S_Pos)</td></tr>
<tr class="separator:ga43f1e8d0d1c426eae85653a7cc257501"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad738bf821f826b8310227f03d65a8acc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad738bf821f826b8310227f03d65a8acc">CLK_CLKSEL2_PWM1_CH23_S_HXT</a>&#160;&#160;&#160;(0x0UL&lt;&lt;CLK_CLKSEL2_PWM1_CH23_S_Pos)</td></tr>
<tr class="separator:gad738bf821f826b8310227f03d65a8acc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad03e24fe8031326411ff5b767bb184de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad03e24fe8031326411ff5b767bb184de">CLK_CLKSEL2_PWM1_CH23_S_LXT</a>&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_CLKSEL2_PWM1_CH23_S_Pos)</td></tr>
<tr class="separator:gad03e24fe8031326411ff5b767bb184de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab248c59b67298e14758c6203cccd6685"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab248c59b67298e14758c6203cccd6685">CLK_CLKSEL2_PWM1_CH23_S_HCLK</a>&#160;&#160;&#160;(0x2UL&lt;&lt;CLK_CLKSEL2_PWM1_CH23_S_Pos)</td></tr>
<tr class="separator:gab248c59b67298e14758c6203cccd6685"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad13badbe6f8ea0ffe397a923f87f444b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad13badbe6f8ea0ffe397a923f87f444b">CLK_CLKSEL2_PWM1_CH23_S_HIRC</a>&#160;&#160;&#160;(0x3UL&lt;&lt;CLK_CLKSEL2_PWM1_CH23_S_Pos)</td></tr>
<tr class="separator:gad13badbe6f8ea0ffe397a923f87f444b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f7b629572cc9980fdd57f41b63c4856"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga5f7b629572cc9980fdd57f41b63c4856">CLK_CLKSEL2_FRQDIV_S_HXT</a>&#160;&#160;&#160;(0x0UL&lt;&lt;CLK_CLKSEL2_FRQDIV_S_Pos)</td></tr>
<tr class="separator:ga5f7b629572cc9980fdd57f41b63c4856"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5185bc160d2abd9d5f975bedb13b8300"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga5185bc160d2abd9d5f975bedb13b8300">CLK_CLKSEL2_FRQDIV_S_LXT</a>&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_CLKSEL2_FRQDIV_S_Pos)</td></tr>
<tr class="separator:ga5185bc160d2abd9d5f975bedb13b8300"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92323b24a0cbd1758806707455bb66bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga92323b24a0cbd1758806707455bb66bf">CLK_CLKSEL2_FRQDIV_S_HCLK</a>&#160;&#160;&#160;(0x2UL&lt;&lt;CLK_CLKSEL2_FRQDIV_S_Pos)</td></tr>
<tr class="separator:ga92323b24a0cbd1758806707455bb66bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5da69bfa8ce4349bce69fd1b42a80ed6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga5da69bfa8ce4349bce69fd1b42a80ed6">CLK_CLKSEL2_FRQDIV_S_HIRC</a>&#160;&#160;&#160;(0x3UL&lt;&lt;CLK_CLKSEL2_FRQDIV_S_Pos)</td></tr>
<tr class="separator:ga5da69bfa8ce4349bce69fd1b42a80ed6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa2203c161439a832e436d08e783b952"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaaa2203c161439a832e436d08e783b952">CLK_HCLK_CLK_DIVIDER</a>(x)&#160;&#160;&#160;(((x-1)&lt;&lt; <a class="el" href="group___n_a_n_o100___definitions.html#gaaf47152c541c2431e4a81513ac23155b">CLK_CLKDIV0_HCLK_N_Pos</a>) &amp; <a class="el" href="group___n_a_n_o100___definitions.html#gabc063298172f123ecf062108faa63136">CLK_CLKDIV0_HCLK_N_Msk</a>)</td></tr>
<tr class="separator:gaaa2203c161439a832e436d08e783b952"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca9fdb0c4e3f06fe58b198f7d9cce184"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaca9fdb0c4e3f06fe58b198f7d9cce184">CLK_USB_CLK_DIVIDER</a>(x)&#160;&#160;&#160;(((x-1)&lt;&lt; <a class="el" href="group___n_a_n_o100___definitions.html#ga80ca1577e473a92f4d58ef60bd760458">CLK_CLKDIV0_USB_N_Pos</a>) &amp; <a class="el" href="group___n_a_n_o100___definitions.html#gafc5411ffb6021fece99f929b3b19d5ce">CLK_CLKDIV0_USB_N_Msk</a>)</td></tr>
<tr class="separator:gaca9fdb0c4e3f06fe58b198f7d9cce184"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63f2cae87030608576a7f1e10e1578a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga63f2cae87030608576a7f1e10e1578a9">CLK_UART_CLK_DIVIDER</a>(x)&#160;&#160;&#160;(((x-1)&lt;&lt; <a class="el" href="group___n_a_n_o100___definitions.html#ga2349b11cd473bc1943e99043683632e6">CLK_CLKDIV0_UART_N_Pos</a>) &amp; <a class="el" href="group___n_a_n_o100___definitions.html#ga5c811ef7ddb544f308cd868032d6f286">CLK_CLKDIV0_UART_N_Msk</a>)</td></tr>
<tr class="separator:ga63f2cae87030608576a7f1e10e1578a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64ac94619889e42c223046ccadc0666e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga64ac94619889e42c223046ccadc0666e">CLK_ADC_CLK_DIVIDER</a>(x)&#160;&#160;&#160;(((x-1)&lt;&lt; <a class="el" href="group___n_a_n_o100___definitions.html#gaab2d0a08c3aa6f20fe9f589c61b1d3a5">CLK_CLKDIV0_ADC_N_Pos</a>)  &amp; <a class="el" href="group___n_a_n_o100___definitions.html#ga72578fe84f0d3554244fe7199e24d933">CLK_CLKDIV0_ADC_N_Msk</a>)</td></tr>
<tr class="separator:ga64ac94619889e42c223046ccadc0666e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9070f5cdb0aece5cd6b4174fbd10b647"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9070f5cdb0aece5cd6b4174fbd10b647">CLK_SC0_CLK_DIVIDER</a>(x)&#160;&#160;&#160;(((x-1)&lt;&lt; <a class="el" href="group___n_a_n_o100___definitions.html#ga3b6f575ecbb77b8133370700fd794a9e">CLK_CLKDIV0_SC0_N_Pos</a>)  &amp; <a class="el" href="group___n_a_n_o100___definitions.html#ga4a516bd550d590ea173cce02dad4ef5c">CLK_CLKDIV0_SC0_N_Msk</a>)</td></tr>
<tr class="separator:ga9070f5cdb0aece5cd6b4174fbd10b647"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba7c67a25972a45b5ffb7eadae499628"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaba7c67a25972a45b5ffb7eadae499628">CLK_I2S_CLK_DIVIDER</a>(x)&#160;&#160;&#160;(((x-1)&lt;&lt; <a class="el" href="group___n_a_n_o100___definitions.html#gab6d21a31dfa7d423d2936dc9722b8033">CLK_CLKDIV0_I2S_N_Pos</a>)  &amp; <a class="el" href="group___n_a_n_o100___definitions.html#ga7453fce043347efae7a283c194f8e85c">CLK_CLKDIV0_I2S_N_Msk</a>)</td></tr>
<tr class="separator:gaba7c67a25972a45b5ffb7eadae499628"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga286ed715914961985c6a352ef4e63733"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga286ed715914961985c6a352ef4e63733">CLK_SC1_CLK_DIVIDER</a>(x)&#160;&#160;&#160;(((x-1)&lt;&lt; <a class="el" href="group___n_a_n_o100___definitions.html#ga4cb3e1fe826c7ec332d41df835ddad71">CLK_CLKDIV1_SC1_N_Pos</a> ) &amp; <a class="el" href="group___n_a_n_o100___definitions.html#gaafab8162025518e09322a6a7a47210e8">CLK_CLKDIV1_SC1_N_Msk</a>)</td></tr>
<tr class="separator:ga286ed715914961985c6a352ef4e63733"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05b43f9775b946d78d652472a03f0d50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga05b43f9775b946d78d652472a03f0d50">CLK_CLKSEL0_STCLKSEL_HCLK</a>&#160;&#160;&#160;(1)</td></tr>
<tr class="separator:ga05b43f9775b946d78d652472a03f0d50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa8e4b29dfc7af52a5edfddb04dbc48d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaaa8e4b29dfc7af52a5edfddb04dbc48d">CLK_CLKSEL0_STCLKSEL_HCLK_DIV8</a>&#160;&#160;&#160;(2)</td></tr>
<tr class="separator:gaaa8e4b29dfc7af52a5edfddb04dbc48d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2a4d02c504817f7d8112a708764ff54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad2a4d02c504817f7d8112a708764ff54">PLL_IN_12M_OUT_42M_HXT</a>&#160;&#160;&#160;0x0318</td></tr>
<tr class="separator:gad2a4d02c504817f7d8112a708764ff54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabaa309f7faf928b69919fc1052b7cbe4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gabaa309f7faf928b69919fc1052b7cbe4">PLL_IN_12M_OUT_48M_HXT</a>&#160;&#160;&#160;0x0320</td></tr>
<tr class="separator:gabaa309f7faf928b69919fc1052b7cbe4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc6a0be5768d8448104c10e8477a1356"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gadc6a0be5768d8448104c10e8477a1356">PLL_IN_12M_OUT_84M_HXT</a>&#160;&#160;&#160;0x0218</td></tr>
<tr class="separator:gadc6a0be5768d8448104c10e8477a1356"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26240d53753c0efbc86c62ede71e792b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga26240d53753c0efbc86c62ede71e792b">PLL_IN_12M_OUT_96M_HXT</a>&#160;&#160;&#160;0x0220</td></tr>
<tr class="separator:ga26240d53753c0efbc86c62ede71e792b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga120a07bfbf15a7f2514b65efef34cc51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga120a07bfbf15a7f2514b65efef34cc51">PLL_IN_12M_OUT_120M_HXT</a>&#160;&#160;&#160;0x0108</td></tr>
<tr class="separator:ga120a07bfbf15a7f2514b65efef34cc51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21a79fc0713c946d528be3bba2dff15a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga21a79fc0713c946d528be3bba2dff15a">PLL_IN_12M_OUT_42M_HIRC</a>&#160;&#160;&#160;0x2318</td></tr>
<tr class="separator:ga21a79fc0713c946d528be3bba2dff15a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3ccdbc6d94c484cf6d234d52a475efb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac3ccdbc6d94c484cf6d234d52a475efb">PLL_IN_12M_OUT_48M_HIRC</a>&#160;&#160;&#160;0x2320</td></tr>
<tr class="separator:gac3ccdbc6d94c484cf6d234d52a475efb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fe76b730a52563fec74d69ea9aa5a72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga5fe76b730a52563fec74d69ea9aa5a72">PLL_IN_12M_OUT_84M_HIRC</a>&#160;&#160;&#160;0x2218</td></tr>
<tr class="separator:ga5fe76b730a52563fec74d69ea9aa5a72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabac22c606342ef0d8f97b301c375aa06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gabac22c606342ef0d8f97b301c375aa06">PLL_IN_12M_OUT_96M_HIRC</a>&#160;&#160;&#160;0x2220</td></tr>
<tr class="separator:gabac22c606342ef0d8f97b301c375aa06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f30c68c991b6ab28ae1c63f8350dcc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga5f30c68c991b6ab28ae1c63f8350dcc6">PLL_IN_12M_OUT_120M_HIRC</a>&#160;&#160;&#160;0x2108</td></tr>
<tr class="separator:ga5f30c68c991b6ab28ae1c63f8350dcc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga781435991b8a07e0951b23be1beadeea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga781435991b8a07e0951b23be1beadeea">CLK_PLLCTL_PLL_SRC_HIRC</a>&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_PLLCTL_PLL_SRC_Pos)</td></tr>
<tr class="separator:ga781435991b8a07e0951b23be1beadeea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bb6f7eaf2ebcf04d5c23083f03e6fc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0bb6f7eaf2ebcf04d5c23083f03e6fc6">CLK_PLLCTL_PLL_SRC_HXT</a>&#160;&#160;&#160;(0x0UL&lt;&lt;CLK_PLLCTL_PLL_SRC_Pos)</td></tr>
<tr class="separator:ga0bb6f7eaf2ebcf04d5c23083f03e6fc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaece48376de6a6e9090b8c394344e8636"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaece48376de6a6e9090b8c394344e8636">MODULE_APBCLK</a>(x)&#160;&#160;&#160;((x &gt;&gt;31) &amp; 0x1)</td></tr>
<tr class="separator:gaece48376de6a6e9090b8c394344e8636"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbcd006f65cef4b22d0d1bca3b1afef3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gafbcd006f65cef4b22d0d1bca3b1afef3">MODULE_CLKSEL</a>(x)&#160;&#160;&#160;((x &gt;&gt;29) &amp; 0x3)</td></tr>
<tr class="separator:gafbcd006f65cef4b22d0d1bca3b1afef3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dc9f42c7ab6aeb4ba024b8fdb16f930"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2dc9f42c7ab6aeb4ba024b8fdb16f930">MODULE_CLKSEL_Msk</a>(x)&#160;&#160;&#160;((x &gt;&gt;25) &amp; 0xf)</td></tr>
<tr class="separator:ga2dc9f42c7ab6aeb4ba024b8fdb16f930"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b25b61e468527aaaa7f38f09e48121e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9b25b61e468527aaaa7f38f09e48121e">MODULE_CLKSEL_Pos</a>(x)&#160;&#160;&#160;((x &gt;&gt;20) &amp; 0x1f)</td></tr>
<tr class="separator:ga9b25b61e468527aaaa7f38f09e48121e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeaea38131f5a6d44c686cc6d5e634493"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaeaea38131f5a6d44c686cc6d5e634493">MODULE_CLKDIV</a>(x)&#160;&#160;&#160;((x &gt;&gt;18) &amp; 0x3)</td></tr>
<tr class="separator:gaeaea38131f5a6d44c686cc6d5e634493"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd85866b3fa7a302a80aa94c2b394bb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gabd85866b3fa7a302a80aa94c2b394bb0">MODULE_CLKDIV_Msk</a>(x)&#160;&#160;&#160;((x &gt;&gt;10) &amp; 0xff)</td></tr>
<tr class="separator:gabd85866b3fa7a302a80aa94c2b394bb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab72016bfc37d178f20aeb164b213eaf5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab72016bfc37d178f20aeb164b213eaf5">MODULE_CLKDIV_Pos</a>(x)&#160;&#160;&#160;((x &gt;&gt;5 ) &amp; 0x1f)</td></tr>
<tr class="separator:gab72016bfc37d178f20aeb164b213eaf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd693274238f70a5351e2f9e9af43caf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gabd693274238f70a5351e2f9e9af43caf">MODULE_IP_EN_Pos</a>(x)&#160;&#160;&#160;((x &gt;&gt;0 ) &amp; 0x1f)</td></tr>
<tr class="separator:gabd693274238f70a5351e2f9e9af43caf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ba0e54c58638770ff47160b4092ab7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2ba0e54c58638770ff47160b4092ab7d">MODULE_NoMsk</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga2ba0e54c58638770ff47160b4092ab7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68eddd535923d17ddbc8bb03bab70b3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga68eddd535923d17ddbc8bb03bab70b3b">NA</a>&#160;&#160;&#160;<a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2ba0e54c58638770ff47160b4092ab7d">MODULE_NoMsk</a></td></tr>
<tr class="separator:ga68eddd535923d17ddbc8bb03bab70b3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga058b6fe8b3177be8d5031245d52605e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga058b6fe8b3177be8d5031245d52605e2">MODULE_APBCLK_ENC</a>(x)&#160;&#160;&#160;(((x) &amp; 0x01) &lt;&lt; 31)</td></tr>
<tr class="separator:ga058b6fe8b3177be8d5031245d52605e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae21a33afd5ae9ff3dbc4dd818bade8fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae21a33afd5ae9ff3dbc4dd818bade8fe">MODULE_CLKSEL_ENC</a>(x)&#160;&#160;&#160;(((x) &amp; 0x03) &lt;&lt; 29)</td></tr>
<tr class="separator:gae21a33afd5ae9ff3dbc4dd818bade8fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86bbe2d7863858d8fbaf6f3e36279ac4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga86bbe2d7863858d8fbaf6f3e36279ac4">MODULE_CLKSEL_Msk_ENC</a>(x)&#160;&#160;&#160;(((x) &amp; 0x0f) &lt;&lt; 25)</td></tr>
<tr class="separator:ga86bbe2d7863858d8fbaf6f3e36279ac4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd8114dc240d230371500f4d95ac2222"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gabd8114dc240d230371500f4d95ac2222">MODULE_CLKSEL_Pos_ENC</a>(x)&#160;&#160;&#160;(((x) &amp; 0x1f) &lt;&lt; 20)</td></tr>
<tr class="separator:gabd8114dc240d230371500f4d95ac2222"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8eb02ca5a5a7647f4d9b7a09589ea906"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8eb02ca5a5a7647f4d9b7a09589ea906">MODULE_CLKDIV_ENC</a>(x)&#160;&#160;&#160;(((x) &amp; 0x03) &lt;&lt; 18)</td></tr>
<tr class="separator:ga8eb02ca5a5a7647f4d9b7a09589ea906"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac10fc419fc00af3430d8e8d8beccf927"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac10fc419fc00af3430d8e8d8beccf927">MODULE_CLKDIV_Msk_ENC</a>(x)&#160;&#160;&#160;(((x) &amp; 0xff) &lt;&lt; 10)</td></tr>
<tr class="separator:gac10fc419fc00af3430d8e8d8beccf927"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53ae78be36ca1ab74a7f2f7a604644de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga53ae78be36ca1ab74a7f2f7a604644de">MODULE_CLKDIV_Pos_ENC</a>(x)&#160;&#160;&#160;(((x) &amp; 0x1f) &lt;&lt;  5)</td></tr>
<tr class="separator:ga53ae78be36ca1ab74a7f2f7a604644de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5588dcf5ec13a885715c1ae6fd4d8a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf5588dcf5ec13a885715c1ae6fd4d8a1">MODULE_IP_EN_Pos_ENC</a>(x)&#160;&#160;&#160;(((x) &amp; 0x1f) &lt;&lt;  0)</td></tr>
<tr class="separator:gaf5588dcf5ec13a885715c1ae6fd4d8a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd4e3786dc409eeb1739cdb0450b86ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gacd4e3786dc409eeb1739cdb0450b86ec">TICK_MODULE</a>&#160;&#160;&#160;((0UL&lt;&lt;31)|(3&lt;&lt;29)|(MODULE_NoMsk&lt;&lt;25)|( 0&lt;&lt;20)|(1&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_AHBCLK_TICK_EN_Pos     )</td></tr>
<tr class="separator:gacd4e3786dc409eeb1739cdb0450b86ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad992df4b54bf7d932a30025bf8b3f29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaad992df4b54bf7d932a30025bf8b3f29">SRAM_MODULE</a>&#160;&#160;&#160;((0UL&lt;&lt;31)|(3&lt;&lt;29)|(MODULE_NoMsk&lt;&lt;25)|( 0&lt;&lt;20)|(1&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_AHBCLK_SRAM_EN_Pos     )</td></tr>
<tr class="separator:gaad992df4b54bf7d932a30025bf8b3f29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe4187a4e267e7edace715cb53ca2f4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gafe4187a4e267e7edace715cb53ca2f4b">EBI_MODULE</a>&#160;&#160;&#160;((0UL&lt;&lt;31)|(3&lt;&lt;29)|(MODULE_NoMsk&lt;&lt;25)|( 0&lt;&lt;20)|(1&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_AHBCLK_EBI_EN_Pos      )</td></tr>
<tr class="separator:gafe4187a4e267e7edace715cb53ca2f4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b2830e9edec3742c92ebd5269dbf9bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6b2830e9edec3742c92ebd5269dbf9bc">ISP_MODULE</a>&#160;&#160;&#160;((0UL&lt;&lt;31)|(3&lt;&lt;29)|(MODULE_NoMsk&lt;&lt;25)|( 0&lt;&lt;20)|(1&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_AHBCLK_ISP_EN_Pos      )</td></tr>
<tr class="separator:ga6b2830e9edec3742c92ebd5269dbf9bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08b47f90b9629c5c05deb34027791d78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga08b47f90b9629c5c05deb34027791d78">DMA_MODULE</a>&#160;&#160;&#160;((0UL&lt;&lt;31)|(3&lt;&lt;29)|(MODULE_NoMsk&lt;&lt;25)|( 0&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_AHBCLK_DMA_EN_Pos      )</td></tr>
<tr class="separator:ga08b47f90b9629c5c05deb34027791d78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a97cb797227115422567265f24f66b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9a97cb797227115422567265f24f66b6">GPIO_MODULE</a>&#160;&#160;&#160;((0UL&lt;&lt;31)|(3&lt;&lt;29)|(MODULE_NoMsk&lt;&lt;25)|( 0&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_AHBCLK_GPIO_EN_Pos     )</td></tr>
<tr class="separator:ga9a97cb797227115422567265f24f66b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad64da455968e6741c3b5be6aa65be0aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad64da455968e6741c3b5be6aa65be0aa">SC1_MODULE</a>&#160;&#160;&#160;((1UL&lt;&lt;31)|(2&lt;&lt;29)|(3&lt;&lt;25)           |(18&lt;&lt;20)|(1&lt;&lt;18)|(0xF&lt;&lt;10)         |( 0&lt;&lt;5)|CLK_APBCLK_SC1_EN_Pos      )</td></tr>
<tr class="separator:gad64da455968e6741c3b5be6aa65be0aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga588a58b8cbf42cb3953de47d45ce4332"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga588a58b8cbf42cb3953de47d45ce4332">SC0_MODULE</a>&#160;&#160;&#160;((1UL&lt;&lt;31)|(2&lt;&lt;29)|(3&lt;&lt;25)           |(18&lt;&lt;20)|(0&lt;&lt;18)|(0xF&lt;&lt;10)         |(28&lt;&lt;5)|CLK_APBCLK_SC0_EN_Pos      )</td></tr>
<tr class="separator:ga588a58b8cbf42cb3953de47d45ce4332"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0f49f2037c7e2ce93205a72c9981787"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab0f49f2037c7e2ce93205a72c9981787">I2S_MODULE</a>&#160;&#160;&#160;((1UL&lt;&lt;31)|(2&lt;&lt;29)|(3&lt;&lt;25)           |(16&lt;&lt;20)|(0&lt;&lt;18)|(0xF&lt;&lt;10)         |(12&lt;&lt;5)|CLK_APBCLK_I2S_EN_Pos      )</td></tr>
<tr class="separator:gab0f49f2037c7e2ce93205a72c9981787"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c7bc484e427369d477792d9e432723e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4c7bc484e427369d477792d9e432723e">ADC_MODULE</a>&#160;&#160;&#160;((1UL&lt;&lt;31)|(1&lt;&lt;29)|(3&lt;&lt;25)           |( 2&lt;&lt;20)|(0&lt;&lt;18)|(0xFF&lt;&lt;10)        |(16&lt;&lt;5)|CLK_APBCLK_ADC_EN_Pos      )</td></tr>
<tr class="separator:ga4c7bc484e427369d477792d9e432723e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa9b7b984d95cd99a6bf99713428a613"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaaa9b7b984d95cd99a6bf99713428a613">USBD_MODULE</a>&#160;&#160;&#160;((1UL&lt;&lt;31)|(1&lt;&lt;29)|(MODULE_NoMsk&lt;&lt;25)|( 0&lt;&lt;20)|(0&lt;&lt;18)|(0xF&lt;&lt;10)         |( 4&lt;&lt;5)|CLK_APBCLK_USBD_EN_Pos     )</td></tr>
<tr class="separator:gaaa9b7b984d95cd99a6bf99713428a613"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d787d1e2ac47564f0ecf9c9a6ae121d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9d787d1e2ac47564f0ecf9c9a6ae121d">PWM1_CH23_MODULE</a>&#160;&#160;&#160;((1UL&lt;&lt;31)|(2&lt;&lt;29)|(3&lt;&lt;25)           |( 6&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_APBCLK_PWM1_CH23_EN_Pos)</td></tr>
<tr class="separator:ga9d787d1e2ac47564f0ecf9c9a6ae121d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe0f4d15e0a757ac673d7f4f4f033562"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gafe0f4d15e0a757ac673d7f4f4f033562">PWM1_CH01_MODULE</a>&#160;&#160;&#160;((1UL&lt;&lt;31)|(2&lt;&lt;29)|(3&lt;&lt;25)           |( 4&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_APBCLK_PWM1_CH01_EN_Pos)</td></tr>
<tr class="separator:gafe0f4d15e0a757ac673d7f4f4f033562"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa88ddb2c9f88d9e1c753dfd581fc6e29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaa88ddb2c9f88d9e1c753dfd581fc6e29">PWM0_CH23_MODULE</a>&#160;&#160;&#160;((1UL&lt;&lt;31)|(1&lt;&lt;29)|(3&lt;&lt;25)           |( 6&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_APBCLK_PWM0_CH23_EN_Pos)</td></tr>
<tr class="separator:gaa88ddb2c9f88d9e1c753dfd581fc6e29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8c9dd651965de3afa635059e507439f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf8c9dd651965de3afa635059e507439f">PWM0_CH01_MODULE</a>&#160;&#160;&#160;((1UL&lt;&lt;31)|(1&lt;&lt;29)|(3&lt;&lt;25)           |( 4&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_APBCLK_PWM0_CH01_EN_Pos)</td></tr>
<tr class="separator:gaf8c9dd651965de3afa635059e507439f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga558446e460cc69dfb2ac567e961ab262"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga558446e460cc69dfb2ac567e961ab262">UART1_MODULE</a>&#160;&#160;&#160;((1UL&lt;&lt;31)|(1&lt;&lt;29)|(3&lt;&lt;25)           |( 0&lt;&lt;20)|(0&lt;&lt;18)|(0xF&lt;&lt;10)         |( 8&lt;&lt;5)|CLK_APBCLK_UART1_EN_Pos    )</td></tr>
<tr class="separator:ga558446e460cc69dfb2ac567e961ab262"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28e1e43abf54cf8f715fead42010e7e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga28e1e43abf54cf8f715fead42010e7e9">UART0_MODULE</a>&#160;&#160;&#160;((1UL&lt;&lt;31)|(1&lt;&lt;29)|(3&lt;&lt;25)           |( 0&lt;&lt;20)|(0&lt;&lt;18)|(0xF&lt;&lt;10)         |( 8&lt;&lt;5)|CLK_APBCLK_UART0_EN_Pos    )</td></tr>
<tr class="separator:ga28e1e43abf54cf8f715fead42010e7e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae86f6834ba2d7cf57fa9878ef36711c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae86f6834ba2d7cf57fa9878ef36711c1">SPI2_MODULE</a>&#160;&#160;&#160;((1UL&lt;&lt;31)|(2&lt;&lt;29)|(MODULE_NoMsk&lt;&lt;25)|(20&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_APBCLK_SPI2_EN_Pos     )</td></tr>
<tr class="separator:gae86f6834ba2d7cf57fa9878ef36711c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90108a6efaa99717d1666be2fc2bdabb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga90108a6efaa99717d1666be2fc2bdabb">SPI1_MODULE</a>&#160;&#160;&#160;((1UL&lt;&lt;31)|(2&lt;&lt;29)|(MODULE_NoMsk&lt;&lt;25)|(21&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_APBCLK_SPI1_EN_Pos     )</td></tr>
<tr class="separator:ga90108a6efaa99717d1666be2fc2bdabb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga596830ce09a1794429c50f4351919d2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga596830ce09a1794429c50f4351919d2d">SPI0_MODULE</a>&#160;&#160;&#160;((1UL&lt;&lt;31)|(2&lt;&lt;29)|(MODULE_NoMsk&lt;&lt;25)|(20&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_APBCLK_SPI0_EN_Pos     )</td></tr>
<tr class="separator:ga596830ce09a1794429c50f4351919d2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6281d1cecdad4bc845c1062e177c9049"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6281d1cecdad4bc845c1062e177c9049">I2C1_MODULE</a>&#160;&#160;&#160;((1UL&lt;&lt;31)|(0&lt;&lt;29)|(MODULE_NoMsk&lt;&lt;25)|( 0&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_APBCLK_I2C1_EN_Pos     )</td></tr>
<tr class="separator:ga6281d1cecdad4bc845c1062e177c9049"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31b22702b1673f42d13e2a26d7d18502"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga31b22702b1673f42d13e2a26d7d18502">I2C0_MODULE</a>&#160;&#160;&#160;((1UL&lt;&lt;31)|(0&lt;&lt;29)|(MODULE_NoMsk&lt;&lt;25)|( 0&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_APBCLK_I2C0_EN_Pos     )</td></tr>
<tr class="separator:ga31b22702b1673f42d13e2a26d7d18502"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf04f68ef136af432770da8d6b4eabe32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf04f68ef136af432770da8d6b4eabe32">FDIV_MODULE</a>&#160;&#160;&#160;((1UL&lt;&lt;31)|(2&lt;&lt;29)|(3&lt;&lt;25)           |( 2&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_APBCLK_FDIV_EN_Pos     )</td></tr>
<tr class="separator:gaf04f68ef136af432770da8d6b4eabe32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a5e7dd49028df1d6ca7236c78fb579d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga1a5e7dd49028df1d6ca7236c78fb579d">TMR3_MODULE</a>&#160;&#160;&#160;((1UL&lt;&lt;31)|(2&lt;&lt;29)|(7&lt;&lt;25)           |(12&lt;&lt;20)|(1&lt;&lt;18)|(0xF&lt;&lt;10)         |(20&lt;&lt;5)|CLK_APBCLK_TMR3_EN_Pos     )</td></tr>
<tr class="separator:ga1a5e7dd49028df1d6ca7236c78fb579d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41a6b20c5710598bd2980a833c52c324"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga41a6b20c5710598bd2980a833c52c324">TMR2_MODULE</a>&#160;&#160;&#160;((1UL&lt;&lt;31)|(2&lt;&lt;29)|(7&lt;&lt;25)           |( 8&lt;&lt;20)|(1&lt;&lt;18)|(0xF&lt;&lt;10)         |(16&lt;&lt;5)|CLK_APBCLK_TMR2_EN_Pos     )</td></tr>
<tr class="separator:ga41a6b20c5710598bd2980a833c52c324"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f3c0420befc3fd680c619482c652701"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4f3c0420befc3fd680c619482c652701">TMR1_MODULE</a>&#160;&#160;&#160;((1UL&lt;&lt;31)|(1&lt;&lt;29)|(7&lt;&lt;25)           |(12&lt;&lt;20)|(1&lt;&lt;18)|(0xF&lt;&lt;10)         |(12&lt;&lt;5)|CLK_APBCLK_TMR1_EN_Pos     )</td></tr>
<tr class="separator:ga4f3c0420befc3fd680c619482c652701"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4490f2058973aa7507893ae3040e30ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4490f2058973aa7507893ae3040e30ae">TMR0_MODULE</a>&#160;&#160;&#160;((1UL&lt;&lt;31)|(1&lt;&lt;29)|(7&lt;&lt;25)           |( 8&lt;&lt;20)|(1&lt;&lt;18)|(0xF&lt;&lt;10)         |( 8&lt;&lt;5)|CLK_APBCLK_TMR0_EN_Pos     )</td></tr>
<tr class="separator:ga4490f2058973aa7507893ae3040e30ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8d32cdc45f0f40f63a3275249f1a270"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab8d32cdc45f0f40f63a3275249f1a270">RTC_MODULE</a>&#160;&#160;&#160;((1UL&lt;&lt;31)|(3&lt;&lt;29)|(MODULE_NoMsk&lt;&lt;25)|( 0&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_APBCLK_RTC_EN_Pos      )</td></tr>
<tr class="separator:gab8d32cdc45f0f40f63a3275249f1a270"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefc5c5d4f6d46fa66126a8b471e6b333"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaefc5c5d4f6d46fa66126a8b471e6b333">WDT_MODULE</a>&#160;&#160;&#160;((1UL&lt;&lt;31)|(3&lt;&lt;29)|(MODULE_NoMsk&lt;&lt;25)|( 0&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_APBCLK_WDT_EN_Pos      )</td></tr>
<tr class="separator:gaefc5c5d4f6d46fa66126a8b471e6b333"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga4c7bc484e427369d477792d9e432723e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c7bc484e427369d477792d9e432723e">&#9670;&nbsp;</a></span>ADC_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_MODULE&#160;&#160;&#160;((1UL&lt;&lt;31)|(1&lt;&lt;29)|(3&lt;&lt;25)           |( 2&lt;&lt;20)|(0&lt;&lt;18)|(0xFF&lt;&lt;10)        |(16&lt;&lt;5)|CLK_APBCLK_ADC_EN_Pos      )</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC Module </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00229">229</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga64ac94619889e42c223046ccadc0666e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga64ac94619889e42c223046ccadc0666e">&#9670;&nbsp;</a></span>CLK_ADC_CLK_DIVIDER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_ADC_CLK_DIVIDER</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x-1)&lt;&lt; <a class="el" href="group___n_a_n_o100___definitions.html#gaab2d0a08c3aa6f20fe9f589c61b1d3a5">CLK_CLKDIV0_ADC_N_Pos</a>)  &amp; <a class="el" href="group___n_a_n_o100___definitions.html#ga72578fe84f0d3554244fe7199e24d933">CLK_CLKDIV0_ADC_N_Msk</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLKDIV0 Setting for ADC clock divider. It could be 1~256 </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00165">165</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga76205366ed251f25107cf9d0c8a4d626"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga76205366ed251f25107cf9d0c8a4d626">&#9670;&nbsp;</a></span>CLK_AHBCLK_DMA_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_AHBCLK_DMA_EN&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_AHBCLK_DMA_EN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA clock enable </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00044">44</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gac984f0748aa107c519032c3b40292e51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac984f0748aa107c519032c3b40292e51">&#9670;&nbsp;</a></span>CLK_AHBCLK_EBI_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_AHBCLK_EBI_EN&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_AHBCLK_EBI_EN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EBI clock enable </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00046">46</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gab547565a599bd632ef91326762ac98a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab547565a599bd632ef91326762ac98a6">&#9670;&nbsp;</a></span>CLK_AHBCLK_GPIO_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_AHBCLK_GPIO_EN&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_AHBCLK_GPIO_EN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPIO clock enable </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00043">43</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga48565dccc7fd76e3d61c45d1beaa3ec7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga48565dccc7fd76e3d61c45d1beaa3ec7">&#9670;&nbsp;</a></span>CLK_AHBCLK_ISP_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_AHBCLK_ISP_EN&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_AHBCLK_ISP_EN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flash ISP controller clock enable </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00045">45</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gac6a75839395ba5720740cf95d5de8a4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac6a75839395ba5720740cf95d5de8a4c">&#9670;&nbsp;</a></span>CLK_AHBCLK_SRAM_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_AHBCLK_SRAM_EN&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_AHBCLK_SRAM_EN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRAM Controller Clock Enable </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00047">47</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga53798f4e7ccbe96ab2b4a05284dd2f4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga53798f4e7ccbe96ab2b4a05284dd2f4d">&#9670;&nbsp;</a></span>CLK_AHBCLK_TICK_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_AHBCLK_TICK_EN&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_AHBCLK_TICK_EN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>System Tick Clock Enable </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00048">48</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga9d85b0d6b91bfa9124a1db654f4e3fd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9d85b0d6b91bfa9124a1db654f4e3fd5">&#9670;&nbsp;</a></span>CLK_APBCLK_ADC_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_APBCLK_ADC_EN&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_APBCLK_ADC_EN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC clock enable </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00070">70</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gab7e206ad23420ff2e9543f1f847997fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab7e206ad23420ff2e9543f1f847997fa">&#9670;&nbsp;</a></span>CLK_APBCLK_FDIV_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_APBCLK_FDIV_EN&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_APBCLK_FDIV_EN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Frequency Divider Output clock enable </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00057">57</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga7384ef1cda5a921eb49dea43c4f91a23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7384ef1cda5a921eb49dea43c4f91a23">&#9670;&nbsp;</a></span>CLK_APBCLK_I2C0_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_APBCLK_I2C0_EN&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_APBCLK_FDIV_EN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C 0 clock enable </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00058">58</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga9796146061e1666e00a6c79a61214362"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9796146061e1666e00a6c79a61214362">&#9670;&nbsp;</a></span>CLK_APBCLK_I2C1_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_APBCLK_I2C1_EN&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_APBCLK_I2C1_EN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C 1 clock enable </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00059">59</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga651d34bb86255cf1d5309e98aef4fee9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga651d34bb86255cf1d5309e98aef4fee9">&#9670;&nbsp;</a></span>CLK_APBCLK_I2S_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_APBCLK_I2S_EN&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_APBCLK_I2S_EN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S clock enable </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00071">71</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga264793630f98e2fe12787ed18988d0cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga264793630f98e2fe12787ed18988d0cc">&#9670;&nbsp;</a></span>CLK_APBCLK_PWM0_CH01_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_APBCLK_PWM0_CH01_EN&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_APBCLK_PWM0_CH01_EN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PWM0 Channel 0 and Channel 1 Clock Enable Control </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00065">65</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga1597b1c6b50b5932fd0e03c1aca1d872"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1597b1c6b50b5932fd0e03c1aca1d872">&#9670;&nbsp;</a></span>CLK_APBCLK_PWM0_CH23_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_APBCLK_PWM0_CH23_EN&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_APBCLK_PWM0_CH23_EN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PWM0 Channel 2 and Channel 3 Clock Enable Control </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00066">66</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga9ac5e81275911994224493737480b29a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ac5e81275911994224493737480b29a">&#9670;&nbsp;</a></span>CLK_APBCLK_PWM1_CH01_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_APBCLK_PWM1_CH01_EN&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_APBCLK_PWM1_CH01_EN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PWM1 Channel 0 and Channel 1 Clock Enable Control </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00067">67</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gafbab413f35c24290069b850c73b66fba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafbab413f35c24290069b850c73b66fba">&#9670;&nbsp;</a></span>CLK_APBCLK_PWM1_CH23_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_APBCLK_PWM1_CH23_EN&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_APBCLK_PWM1_CH23_EN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PWM1 Channel 2 and Channel 3 Clock Enable Control </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00068">68</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gac0f47a107761dd520a1170d5d82f8d7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac0f47a107761dd520a1170d5d82f8d7d">&#9670;&nbsp;</a></span>CLK_APBCLK_RTC_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_APBCLK_RTC_EN&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_APBCLK_RTC_EN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC clock enable </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00052">52</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga7bbf81f0794c59e7bbf11d707cb59c70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7bbf81f0794c59e7bbf11d707cb59c70">&#9670;&nbsp;</a></span>CLK_APBCLK_SC0_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_APBCLK_SC0_EN&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_APBCLK_SC0_EN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SmartCard 0 Clock Enable Control </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00072">72</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga55d14a8cf7347d05a7a20fc0c5d600ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga55d14a8cf7347d05a7a20fc0c5d600ba">&#9670;&nbsp;</a></span>CLK_APBCLK_SC1_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_APBCLK_SC1_EN&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_APBCLK_SC1_EN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SmartCard 1 Clock Enable Control </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00073">73</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaf2dc470659b5caa20d9a69effee95e53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf2dc470659b5caa20d9a69effee95e53">&#9670;&nbsp;</a></span>CLK_APBCLK_SPI0_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_APBCLK_SPI0_EN&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_APBCLK_SPI0_EN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI 0 clock enable </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00060">60</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaad087801330ec514a6a08ba49c0f8f72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad087801330ec514a6a08ba49c0f8f72">&#9670;&nbsp;</a></span>CLK_APBCLK_SPI1_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_APBCLK_SPI1_EN&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_APBCLK_SPI1_EN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI 1 clock enable </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00061">61</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gab71c53b5be19015b9d85195f1d4a7fff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab71c53b5be19015b9d85195f1d4a7fff">&#9670;&nbsp;</a></span>CLK_APBCLK_SPI2_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_APBCLK_SPI2_EN&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_APBCLK_SPI2_EN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI 2 clock enable </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00062">62</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gab3f922504070a653e115fe90998462c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3f922504070a653e115fe90998462c5">&#9670;&nbsp;</a></span>CLK_APBCLK_TMR0_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_APBCLK_TMR0_EN&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_APBCLK_TMR0_EN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Timer 0 clock enable </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00053">53</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga6aba478d6e73ca1482d9b46d0b9714c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6aba478d6e73ca1482d9b46d0b9714c5">&#9670;&nbsp;</a></span>CLK_APBCLK_TMR1_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_APBCLK_TMR1_EN&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_APBCLK_TMR1_EN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Timer 1 clock enable </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00054">54</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga37c22f94fc870ad134eae102a339cfd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga37c22f94fc870ad134eae102a339cfd4">&#9670;&nbsp;</a></span>CLK_APBCLK_TMR2_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_APBCLK_TMR2_EN&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_APBCLK_TMR2_EN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Timer 2 clock enable </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00055">55</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gacb2aac69d7c820c5f3d8ccd54f571a42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb2aac69d7c820c5f3d8ccd54f571a42">&#9670;&nbsp;</a></span>CLK_APBCLK_TMR3_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_APBCLK_TMR3_EN&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_APBCLK_TMR3_EN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Timer 3 clock enable </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00056">56</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga12482f15d82164ee088b5e043ba40bd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga12482f15d82164ee088b5e043ba40bd2">&#9670;&nbsp;</a></span>CLK_APBCLK_UART0_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_APBCLK_UART0_EN&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_APBCLK_UART0_EN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART 0 clock enable </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00063">63</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga93064ca01354e420a5dc3cdaa47976de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga93064ca01354e420a5dc3cdaa47976de">&#9670;&nbsp;</a></span>CLK_APBCLK_UART1_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_APBCLK_UART1_EN&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_APBCLK_UART1_EN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART 1 clock enable </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00064">64</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga257c3036ecc48733786635951552bcc1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga257c3036ecc48733786635951552bcc1">&#9670;&nbsp;</a></span>CLK_APBCLK_USBD_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_APBCLK_USBD_EN&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_APBCLK_USBD_EN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USB device clock enable </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00069">69</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga1c7bfa98982784f6ffbd021d86951b11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1c7bfa98982784f6ffbd021d86951b11">&#9670;&nbsp;</a></span>CLK_APBCLK_WDT_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_APBCLK_WDT_EN&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_APBCLK_WDT_EN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Watchdog clock enable </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00051">51</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gafa76a76292a6fbe63388a660f4f6d0f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafa76a76292a6fbe63388a660f4f6d0f4">&#9670;&nbsp;</a></span>CLK_CLKSEL0_HCLK_S_HIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL0_HCLK_S_HIRC&#160;&#160;&#160;(7UL&lt;&lt;CLK_CLKSEL0_HCLK_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select HCLK clock source from high speed oscillator </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00089">89</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga8960bacee034e54d5885fe0b1106c4ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8960bacee034e54d5885fe0b1106c4ec">&#9670;&nbsp;</a></span>CLK_CLKSEL0_HCLK_S_HXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL0_HCLK_S_HXT&#160;&#160;&#160;(0UL&lt;&lt;CLK_CLKSEL0_HCLK_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select HCLK clock source from high speed crystal </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00085">85</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gafbbe76abb6aba125cdee4bc334de5df3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafbbe76abb6aba125cdee4bc334de5df3">&#9670;&nbsp;</a></span>CLK_CLKSEL0_HCLK_S_LIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL0_HCLK_S_LIRC&#160;&#160;&#160;(3UL&lt;&lt;CLK_CLKSEL0_HCLK_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select HCLK clock source from low speed oscillator </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00088">88</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga4b2d4325fe63925bc8d2a962a91bc962"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b2d4325fe63925bc8d2a962a91bc962">&#9670;&nbsp;</a></span>CLK_CLKSEL0_HCLK_S_LXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL0_HCLK_S_LXT&#160;&#160;&#160;(1UL&lt;&lt;CLK_CLKSEL0_HCLK_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select HCLK clock source from low speed crystal </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00086">86</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gab3399b4fa416b9e84a25040adf4b3a8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3399b4fa416b9e84a25040adf4b3a8c">&#9670;&nbsp;</a></span>CLK_CLKSEL0_HCLK_S_PLL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL0_HCLK_S_PLL&#160;&#160;&#160;(2UL&lt;&lt;CLK_CLKSEL0_HCLK_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select HCLK clock source from PLL </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00087">87</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga05b43f9775b946d78d652472a03f0d50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga05b43f9775b946d78d652472a03f0d50">&#9670;&nbsp;</a></span>CLK_CLKSEL0_STCLKSEL_HCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL0_STCLKSEL_HCLK&#160;&#160;&#160;(1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setting systick clock source as external HCLK </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00174">174</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaaa8e4b29dfc7af52a5edfddb04dbc48d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa8e4b29dfc7af52a5edfddb04dbc48d">&#9670;&nbsp;</a></span>CLK_CLKSEL0_STCLKSEL_HCLK_DIV8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL0_STCLKSEL_HCLK_DIV8&#160;&#160;&#160;(2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setting systick clock source as external HCLK/8 </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00175">175</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga3f350585f3146aba766df2e08beaacee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f350585f3146aba766df2e08beaacee">&#9670;&nbsp;</a></span>CLK_CLKSEL1_ADC_S_HIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_ADC_S_HIRC&#160;&#160;&#160;(0x3UL&lt;&lt;CLK_CLKSEL1_ADC_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select ADC clock source from high speed oscillator </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00118">118</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga7aefb44f5382a0e3a6b4f002e217d501"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7aefb44f5382a0e3a6b4f002e217d501">&#9670;&nbsp;</a></span>CLK_CLKSEL1_ADC_S_HXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_ADC_S_HXT&#160;&#160;&#160;(0x0UL&lt;&lt;CLK_CLKSEL1_ADC_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select ADC clock source from high speed crystal </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00115">115</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga0312953310aea7eb372e8032f070e462"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0312953310aea7eb372e8032f070e462">&#9670;&nbsp;</a></span>CLK_CLKSEL1_ADC_S_LXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_ADC_S_LXT&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_CLKSEL1_ADC_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select ADC clock source from low speed crystal </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00116">116</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaa1929cf27149b28add2c5544493bf35c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa1929cf27149b28add2c5544493bf35c">&#9670;&nbsp;</a></span>CLK_CLKSEL1_ADC_S_PLL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_ADC_S_PLL&#160;&#160;&#160;(0x2UL&lt;&lt;CLK_CLKSEL1_ADC_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select ADC clock source from PLL </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00117">117</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaf146b3a9dec09cc487d822a0a11b7216"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf146b3a9dec09cc487d822a0a11b7216">&#9670;&nbsp;</a></span>CLK_CLKSEL1_PWM0_CH01_S_HCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_PWM0_CH01_S_HCLK&#160;&#160;&#160;(0x2UL&lt;&lt;CLK_CLKSEL1_PWM0_CH01_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select PWM0_CH01 clock source from HCLK </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00107">107</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga598bbd49e026d7419ebcf27aeaddb78d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga598bbd49e026d7419ebcf27aeaddb78d">&#9670;&nbsp;</a></span>CLK_CLKSEL1_PWM0_CH01_S_HIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_PWM0_CH01_S_HIRC&#160;&#160;&#160;(0x3UL&lt;&lt;CLK_CLKSEL1_PWM0_CH01_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select PWM0_CH01 clock source from high speed oscillator </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00108">108</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gabe9aa06a3fc2a2f9c1b528387f48ce21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabe9aa06a3fc2a2f9c1b528387f48ce21">&#9670;&nbsp;</a></span>CLK_CLKSEL1_PWM0_CH01_S_HXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_PWM0_CH01_S_HXT&#160;&#160;&#160;(0x0UL&lt;&lt;CLK_CLKSEL1_PWM0_CH01_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select PWM0_CH01 clock source from high speed crystal </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00105">105</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga51aa0eef247312c2ffdc81bd2c10916d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga51aa0eef247312c2ffdc81bd2c10916d">&#9670;&nbsp;</a></span>CLK_CLKSEL1_PWM0_CH01_S_LXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_PWM0_CH01_S_LXT&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_CLKSEL1_PWM0_CH01_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select PWM0_CH01 clock source from low speed crystal </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00106">106</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga87f358861811ed7be1ee74e2058d2b17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87f358861811ed7be1ee74e2058d2b17">&#9670;&nbsp;</a></span>CLK_CLKSEL1_PWM0_CH23_S_HCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_PWM0_CH23_S_HCLK&#160;&#160;&#160;(0x2UL&lt;&lt;CLK_CLKSEL1_PWM0_CH23_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select PWM0_CH23 clock source from HCLK </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00112">112</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga86cd39b40c1b127a0943306d6a385425"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86cd39b40c1b127a0943306d6a385425">&#9670;&nbsp;</a></span>CLK_CLKSEL1_PWM0_CH23_S_HIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_PWM0_CH23_S_HIRC&#160;&#160;&#160;(0x3UL&lt;&lt;CLK_CLKSEL1_PWM0_CH23_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select PWM0_CH23 clock source from high speed oscillator </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00113">113</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gad37eb57a86333b1b1f8d3bf74d818d80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad37eb57a86333b1b1f8d3bf74d818d80">&#9670;&nbsp;</a></span>CLK_CLKSEL1_PWM0_CH23_S_HXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_PWM0_CH23_S_HXT&#160;&#160;&#160;(0x0UL&lt;&lt;CLK_CLKSEL1_PWM0_CH23_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select PWM0_CH23 clock source from high speed crystal </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00110">110</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga4f3f9a987d47adf5a3a265c22877dc6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f3f9a987d47adf5a3a265c22877dc6b">&#9670;&nbsp;</a></span>CLK_CLKSEL1_PWM0_CH23_S_LXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_PWM0_CH23_S_LXT&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_CLKSEL1_PWM0_CH23_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select PWM0_CH23 clock source from low speed crystal </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00111">111</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaf1bf4ddaaedc1e98e246e4408838b5c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf1bf4ddaaedc1e98e246e4408838b5c7">&#9670;&nbsp;</a></span>CLK_CLKSEL1_TMR0_S_EXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_TMR0_S_EXT&#160;&#160;&#160;(0x3UL&lt;&lt;CLK_CLKSEL1_TMR0_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select TMR0 clock source from external trigger </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00102">102</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga58dcc6ddbec0c8f862a866e7f8d4a57c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga58dcc6ddbec0c8f862a866e7f8d4a57c">&#9670;&nbsp;</a></span>CLK_CLKSEL1_TMR0_S_HIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_TMR0_S_HIRC&#160;&#160;&#160;(0x4UL&lt;&lt;CLK_CLKSEL1_TMR0_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select TMR0 clock source from high speed oscillator </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00103">103</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gadd2d3aceefc073681958ce8d8617a78b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadd2d3aceefc073681958ce8d8617a78b">&#9670;&nbsp;</a></span>CLK_CLKSEL1_TMR0_S_HXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_TMR0_S_HXT&#160;&#160;&#160;(0x0UL&lt;&lt;CLK_CLKSEL1_TMR0_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select TMR0 clock source from high speed crystal </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00099">99</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaacc4f9786f0f902314b852a1b0460c10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaacc4f9786f0f902314b852a1b0460c10">&#9670;&nbsp;</a></span>CLK_CLKSEL1_TMR0_S_LIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_TMR0_S_LIRC&#160;&#160;&#160;(0x2UL&lt;&lt;CLK_CLKSEL1_TMR0_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select TMR0 clock source from low speed oscillator </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00101">101</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga12f72b176611700156304e337b7046c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga12f72b176611700156304e337b7046c8">&#9670;&nbsp;</a></span>CLK_CLKSEL1_TMR0_S_LXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_TMR0_S_LXT&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_CLKSEL1_TMR0_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select TMR0 clock source from low speed crystal </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00100">100</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaa1446cbaa99e05d774ff9a0ee4b901f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa1446cbaa99e05d774ff9a0ee4b901f9">&#9670;&nbsp;</a></span>CLK_CLKSEL1_TMR1_S_EXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_TMR1_S_EXT&#160;&#160;&#160;(0x3UL&lt;&lt;CLK_CLKSEL1_TMR1_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select TMR1 clock source from external trigger </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00096">96</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga89f322b1f8c95cb5cbddc27a262d217a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga89f322b1f8c95cb5cbddc27a262d217a">&#9670;&nbsp;</a></span>CLK_CLKSEL1_TMR1_S_HIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_TMR1_S_HIRC&#160;&#160;&#160;(0x4UL&lt;&lt;CLK_CLKSEL1_TMR1_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select TMR1 clock source from high speed oscillator </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00097">97</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga6b57c2277d211f34c22b368b6c123edd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b57c2277d211f34c22b368b6c123edd">&#9670;&nbsp;</a></span>CLK_CLKSEL1_TMR1_S_HXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_TMR1_S_HXT&#160;&#160;&#160;(0x0UL&lt;&lt;CLK_CLKSEL1_TMR1_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select TMR1 clock source from high speed crystal </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00093">93</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga4716fba4deebbaa1bd1ccc0d9156229d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4716fba4deebbaa1bd1ccc0d9156229d">&#9670;&nbsp;</a></span>CLK_CLKSEL1_TMR1_S_LIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_TMR1_S_LIRC&#160;&#160;&#160;(0x2UL&lt;&lt;CLK_CLKSEL1_TMR1_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select TMR1 clock source from low speed oscillator </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00095">95</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gae24383c90ecdfe4dd4c5e5b8129aa417"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae24383c90ecdfe4dd4c5e5b8129aa417">&#9670;&nbsp;</a></span>CLK_CLKSEL1_TMR1_S_LXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_TMR1_S_LXT&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_CLKSEL1_TMR1_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select TMR1 clock source from low speed crystal </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00094">94</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga206b01a15bf8697ddc419240988ca968"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga206b01a15bf8697ddc419240988ca968">&#9670;&nbsp;</a></span>CLK_CLKSEL1_UART_S_HIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_UART_S_HIRC&#160;&#160;&#160;(0x3UL&lt;&lt;CLK_CLKSEL1_UART_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select UART clock source from high speed oscillator </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00123">123</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaf0023441a063fc52befee33fef7c36dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf0023441a063fc52befee33fef7c36dc">&#9670;&nbsp;</a></span>CLK_CLKSEL1_UART_S_HXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_UART_S_HXT&#160;&#160;&#160;(0x0UL&lt;&lt;CLK_CLKSEL1_UART_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select UART clock source from high speed crystal </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00120">120</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaefed935fe3bb6a4d446f9913d29b1fb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaefed935fe3bb6a4d446f9913d29b1fb8">&#9670;&nbsp;</a></span>CLK_CLKSEL1_UART_S_LXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_UART_S_LXT&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_CLKSEL1_UART_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select UART clock source from low speed crystal </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00121">121</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga098a17542861689c7a0c0ab559f2b65f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga098a17542861689c7a0c0ab559f2b65f">&#9670;&nbsp;</a></span>CLK_CLKSEL1_UART_S_PLL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_UART_S_PLL&#160;&#160;&#160;(0x2UL&lt;&lt;CLK_CLKSEL1_UART_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select UART clock source from PLL </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00122">122</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga92323b24a0cbd1758806707455bb66bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga92323b24a0cbd1758806707455bb66bf">&#9670;&nbsp;</a></span>CLK_CLKSEL2_FRQDIV_S_HCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_FRQDIV_S_HCLK&#160;&#160;&#160;(0x2UL&lt;&lt;CLK_CLKSEL2_FRQDIV_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select FRQDIV clock source from HCLK </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00158">158</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga5da69bfa8ce4349bce69fd1b42a80ed6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5da69bfa8ce4349bce69fd1b42a80ed6">&#9670;&nbsp;</a></span>CLK_CLKSEL2_FRQDIV_S_HIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_FRQDIV_S_HIRC&#160;&#160;&#160;(0x3UL&lt;&lt;CLK_CLKSEL2_FRQDIV_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select FRQDIV clock source from HIRC </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00159">159</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga5f7b629572cc9980fdd57f41b63c4856"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f7b629572cc9980fdd57f41b63c4856">&#9670;&nbsp;</a></span>CLK_CLKSEL2_FRQDIV_S_HXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_FRQDIV_S_HXT&#160;&#160;&#160;(0x0UL&lt;&lt;CLK_CLKSEL2_FRQDIV_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select FRQDIV clock source from HXT </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00156">156</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga5185bc160d2abd9d5f975bedb13b8300"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5185bc160d2abd9d5f975bedb13b8300">&#9670;&nbsp;</a></span>CLK_CLKSEL2_FRQDIV_S_LXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_FRQDIV_S_LXT&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_CLKSEL2_FRQDIV_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select FRQDIV clock source from LXT </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00157">157</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gacd09de033ec7088a5ede3d2f3871ba45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd09de033ec7088a5ede3d2f3871ba45">&#9670;&nbsp;</a></span>CLK_CLKSEL2_I2S_S_HIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_I2S_S_HIRC&#160;&#160;&#160;(0x2UL&lt;&lt;CLK_CLKSEL2_I2S_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select I2S clock source from HIRC </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00132">132</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gae3886272ea75082d5bc96fdb3cdcee58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae3886272ea75082d5bc96fdb3cdcee58">&#9670;&nbsp;</a></span>CLK_CLKSEL2_I2S_S_HXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_I2S_S_HXT&#160;&#160;&#160;(0x0UL&lt;&lt;CLK_CLKSEL2_I2S_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select I2S clock source from HXT </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00130">130</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga25563eb79aa17a47643a53906b2f4d5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga25563eb79aa17a47643a53906b2f4d5a">&#9670;&nbsp;</a></span>CLK_CLKSEL2_I2S_S_PLL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_I2S_S_PLL&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_CLKSEL2_I2S_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select I2S clock source from PLL </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00131">131</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaee49b410025736ba52de6bdf8777d796"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaee49b410025736ba52de6bdf8777d796">&#9670;&nbsp;</a></span>CLK_CLKSEL2_PWM1_CH01_S_HCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_PWM1_CH01_S_HCLK&#160;&#160;&#160;(0x2UL&lt;&lt;CLK_CLKSEL2_PWM1_CH01_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select PWM1_CH01 clock source from HCLK </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00148">148</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga43f1e8d0d1c426eae85653a7cc257501"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga43f1e8d0d1c426eae85653a7cc257501">&#9670;&nbsp;</a></span>CLK_CLKSEL2_PWM1_CH01_S_HIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_PWM1_CH01_S_HIRC&#160;&#160;&#160;(0x3UL&lt;&lt;CLK_CLKSEL2_PWM1_CH01_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select PWM1_CH01 clock source from high speed oscillator </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00149">149</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gac6cb07056c980fac08de0cf055d1dcbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac6cb07056c980fac08de0cf055d1dcbc">&#9670;&nbsp;</a></span>CLK_CLKSEL2_PWM1_CH01_S_HXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_PWM1_CH01_S_HXT&#160;&#160;&#160;(0x0UL&lt;&lt;CLK_CLKSEL2_PWM1_CH01_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select PWM1_CH01 clock source from high speed crystal </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00146">146</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gab46a77b1f6cf13949d89746742325dd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab46a77b1f6cf13949d89746742325dd0">&#9670;&nbsp;</a></span>CLK_CLKSEL2_PWM1_CH01_S_LXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_PWM1_CH01_S_LXT&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_CLKSEL2_PWM1_CH01_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select PWM1_CH01 clock source from low speed crystal </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00147">147</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gab248c59b67298e14758c6203cccd6685"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab248c59b67298e14758c6203cccd6685">&#9670;&nbsp;</a></span>CLK_CLKSEL2_PWM1_CH23_S_HCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_PWM1_CH23_S_HCLK&#160;&#160;&#160;(0x2UL&lt;&lt;CLK_CLKSEL2_PWM1_CH23_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select PWM1_CH23 clock source from HCLK </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00153">153</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gad13badbe6f8ea0ffe397a923f87f444b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad13badbe6f8ea0ffe397a923f87f444b">&#9670;&nbsp;</a></span>CLK_CLKSEL2_PWM1_CH23_S_HIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_PWM1_CH23_S_HIRC&#160;&#160;&#160;(0x3UL&lt;&lt;CLK_CLKSEL2_PWM1_CH23_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select PWM1_CH23 clock source from high speed oscillator </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00154">154</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gad738bf821f826b8310227f03d65a8acc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad738bf821f826b8310227f03d65a8acc">&#9670;&nbsp;</a></span>CLK_CLKSEL2_PWM1_CH23_S_HXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_PWM1_CH23_S_HXT&#160;&#160;&#160;(0x0UL&lt;&lt;CLK_CLKSEL2_PWM1_CH23_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select PWM1_CH23 clock source from high speed crystal </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00151">151</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gad03e24fe8031326411ff5b767bb184de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad03e24fe8031326411ff5b767bb184de">&#9670;&nbsp;</a></span>CLK_CLKSEL2_PWM1_CH23_S_LXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_PWM1_CH23_S_LXT&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_CLKSEL2_PWM1_CH23_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select PWM1_CH23 clock source from low speed crystal </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00152">152</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gad45cd1655ab612ac0746edbc533b48a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad45cd1655ab612ac0746edbc533b48a4">&#9670;&nbsp;</a></span>CLK_CLKSEL2_SC_S_HIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_SC_S_HIRC&#160;&#160;&#160;(0x2UL&lt;&lt;CLK_CLKSEL2_SC_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select SmartCard clock source from HIRC </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00128">128</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gabd8232ca6e94d55c338a2c123cae4606"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd8232ca6e94d55c338a2c123cae4606">&#9670;&nbsp;</a></span>CLK_CLKSEL2_SC_S_HXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_SC_S_HXT&#160;&#160;&#160;(0x0UL&lt;&lt;CLK_CLKSEL2_SC_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select SmartCard clock source from HXT </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00126">126</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga86245cfcfc8f11ffd6a52dad1b4079c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86245cfcfc8f11ffd6a52dad1b4079c7">&#9670;&nbsp;</a></span>CLK_CLKSEL2_SC_S_PLL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_SC_S_PLL&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_CLKSEL2_SC_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select smartCard clock source from PLL </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00127">127</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga472ba16681c8f31cc4b3401067437578"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga472ba16681c8f31cc4b3401067437578">&#9670;&nbsp;</a></span>CLK_CLKSEL2_TMR2_S_EXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_TMR2_S_EXT&#160;&#160;&#160;(0x3UL&lt;&lt;CLK_CLKSEL2_TMR2_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select TMR2 clock source from external trigger </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00143">143</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga60ccb6108180f1fe14372c7e4806ec9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga60ccb6108180f1fe14372c7e4806ec9a">&#9670;&nbsp;</a></span>CLK_CLKSEL2_TMR2_S_HIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_TMR2_S_HIRC&#160;&#160;&#160;(0x4UL&lt;&lt;CLK_CLKSEL2_TMR2_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select TMR2 clock source from high speed oscillator </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00144">144</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga5353449e3078a5cd3e2e01ecdad88274"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5353449e3078a5cd3e2e01ecdad88274">&#9670;&nbsp;</a></span>CLK_CLKSEL2_TMR2_S_HXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_TMR2_S_HXT&#160;&#160;&#160;(0x0UL&lt;&lt;CLK_CLKSEL2_TMR2_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select TMR2 clock source from high speed crystal </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00140">140</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga04520ce1584892b255f889d970d58e2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga04520ce1584892b255f889d970d58e2e">&#9670;&nbsp;</a></span>CLK_CLKSEL2_TMR2_S_LIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_TMR2_S_LIRC&#160;&#160;&#160;(0x2UL&lt;&lt;CLK_CLKSEL2_TMR2_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select TMR2 clock source from low speed oscillator </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00142">142</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaf9c7c52c3cefd37e8928b3b85dd46de4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf9c7c52c3cefd37e8928b3b85dd46de4">&#9670;&nbsp;</a></span>CLK_CLKSEL2_TMR2_S_LXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_TMR2_S_LXT&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_CLKSEL2_TMR2_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select TMR2 clock source from low speed crystal </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00141">141</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga62e8c44d1fb5e5ab32bbae7b4970e808"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga62e8c44d1fb5e5ab32bbae7b4970e808">&#9670;&nbsp;</a></span>CLK_CLKSEL2_TMR3_S_EXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_TMR3_S_EXT&#160;&#160;&#160;(0x3UL&lt;&lt;CLK_CLKSEL2_TMR3_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select TMR3 clock source from external trigger </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00137">137</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaafb9f0a9e62bee53a9b61190c00a075e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaafb9f0a9e62bee53a9b61190c00a075e">&#9670;&nbsp;</a></span>CLK_CLKSEL2_TMR3_S_HIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_TMR3_S_HIRC&#160;&#160;&#160;(0x4UL&lt;&lt;CLK_CLKSEL2_TMR3_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select TMR3 clock source from high speed oscillator </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00138">138</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga37f46d860270950115d46a1dea6a4e2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga37f46d860270950115d46a1dea6a4e2b">&#9670;&nbsp;</a></span>CLK_CLKSEL2_TMR3_S_HXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_TMR3_S_HXT&#160;&#160;&#160;(0x0UL&lt;&lt;CLK_CLKSEL2_TMR3_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select TMR3 clock source from high speed crystal </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00134">134</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga23cc604c412dbbae0008cef2821a4437"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga23cc604c412dbbae0008cef2821a4437">&#9670;&nbsp;</a></span>CLK_CLKSEL2_TMR3_S_LIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_TMR3_S_LIRC&#160;&#160;&#160;(0x2UL&lt;&lt;CLK_CLKSEL2_TMR3_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select TMR3 clock source from low speed oscillator </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00136">136</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga3084bb665c85e6398c8ebb1d6774808f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3084bb665c85e6398c8ebb1d6774808f">&#9670;&nbsp;</a></span>CLK_CLKSEL2_TMR3_S_LXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_TMR3_S_LXT&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_CLKSEL2_TMR3_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select TMR3 clock source from low speed crystal </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00135">135</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga596e15f54ce398f555d750be53e0d7b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga596e15f54ce398f555d750be53e0d7b3">&#9670;&nbsp;</a></span>CLK_CLKSTATUS_CLK_SW_FAIL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSTATUS_CLK_SW_FAIL&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_CLKSTATUS_CLK_SW_FAIL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clock switch fail flag </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00081">81</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga23412d96858cc0796764ff49ace7936a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga23412d96858cc0796764ff49ace7936a">&#9670;&nbsp;</a></span>CLK_CLKSTATUS_HIRC_STB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSTATUS_HIRC_STB&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_CLKSTATUS_HIRC_STB_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Internal high speed oscillator clock source stable flag </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00080">80</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gae6d48a5483bf8fa4e3fb4580344922c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae6d48a5483bf8fa4e3fb4580344922c9">&#9670;&nbsp;</a></span>CLK_CLKSTATUS_HXT_STB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSTATUS_HXT_STB&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_CLKSTATUS_HXT_STB_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>External high speed crystal clock source stable flag </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00076">76</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gad55adf4b619e4557aebd0e0f46151ead"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad55adf4b619e4557aebd0e0f46151ead">&#9670;&nbsp;</a></span>CLK_CLKSTATUS_LIRC_STB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSTATUS_LIRC_STB&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_CLKSTATUS_LIRC_STB_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Internal low speed oscillator clock source stable flag </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00079">79</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga699538651c0ee33ae0f372d5c989cdf8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga699538651c0ee33ae0f372d5c989cdf8">&#9670;&nbsp;</a></span>CLK_CLKSTATUS_LXT_STB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSTATUS_LXT_STB&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_CLKSTATUS_LXT_STB_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>External low speed crystal clock source stable flag </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00077">77</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gac8dee9e78eb0ac84425cb01aa2bdcdb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac8dee9e78eb0ac84425cb01aa2bdcdb9">&#9670;&nbsp;</a></span>CLK_CLKSTATUS_PLL_STB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSTATUS_PLL_STB&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_CLKSTATUS_PLL_STB_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Internal PLL clock source stable flag </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00078">78</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaaa2203c161439a832e436d08e783b952"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa2203c161439a832e436d08e783b952">&#9670;&nbsp;</a></span>CLK_HCLK_CLK_DIVIDER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_HCLK_CLK_DIVIDER</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x-1)&lt;&lt; <a class="el" href="group___n_a_n_o100___definitions.html#gaaf47152c541c2431e4a81513ac23155b">CLK_CLKDIV0_HCLK_N_Pos</a>) &amp; <a class="el" href="group___n_a_n_o100___definitions.html#gabc063298172f123ecf062108faa63136">CLK_CLKDIV0_HCLK_N_Msk</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLKDIV0 Setting for HCLK clock divider. It could be 1~16 </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00162">162</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaba7c67a25972a45b5ffb7eadae499628"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaba7c67a25972a45b5ffb7eadae499628">&#9670;&nbsp;</a></span>CLK_I2S_CLK_DIVIDER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_I2S_CLK_DIVIDER</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x-1)&lt;&lt; <a class="el" href="group___n_a_n_o100___definitions.html#gab6d21a31dfa7d423d2936dc9722b8033">CLK_CLKDIV0_I2S_N_Pos</a>)  &amp; <a class="el" href="group___n_a_n_o100___definitions.html#ga7453fce043347efae7a283c194f8e85c">CLK_CLKDIV0_I2S_N_Msk</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLKDIV0 Setting for I2S clock divider. It could be 1~16 </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00167">167</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga781435991b8a07e0951b23be1beadeea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga781435991b8a07e0951b23be1beadeea">&#9670;&nbsp;</a></span>CLK_PLLCTL_PLL_SRC_HIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_PLLCTL_PLL_SRC_HIRC&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_PLLCTL_PLL_SRC_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL clock source from high speed oscillator </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00191">191</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga0bb6f7eaf2ebcf04d5c23083f03e6fc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0bb6f7eaf2ebcf04d5c23083f03e6fc6">&#9670;&nbsp;</a></span>CLK_PLLCTL_PLL_SRC_HXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_PLLCTL_PLL_SRC_HXT&#160;&#160;&#160;(0x0UL&lt;&lt;CLK_PLLCTL_PLL_SRC_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL clock source from high speed crystal </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00192">192</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga9070f5cdb0aece5cd6b4174fbd10b647"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9070f5cdb0aece5cd6b4174fbd10b647">&#9670;&nbsp;</a></span>CLK_SC0_CLK_DIVIDER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_SC0_CLK_DIVIDER</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x-1)&lt;&lt; <a class="el" href="group___n_a_n_o100___definitions.html#ga3b6f575ecbb77b8133370700fd794a9e">CLK_CLKDIV0_SC0_N_Pos</a>)  &amp; <a class="el" href="group___n_a_n_o100___definitions.html#ga4a516bd550d590ea173cce02dad4ef5c">CLK_CLKDIV0_SC0_N_Msk</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLKDIV0 Setting for SmartCard0 clock divider. It could be 1~16 </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00166">166</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga286ed715914961985c6a352ef4e63733"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga286ed715914961985c6a352ef4e63733">&#9670;&nbsp;</a></span>CLK_SC1_CLK_DIVIDER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_SC1_CLK_DIVIDER</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x-1)&lt;&lt; <a class="el" href="group___n_a_n_o100___definitions.html#ga4cb3e1fe826c7ec332d41df835ddad71">CLK_CLKDIV1_SC1_N_Pos</a> ) &amp; <a class="el" href="group___n_a_n_o100___definitions.html#gaafab8162025518e09322a6a7a47210e8">CLK_CLKDIV1_SC1_N_Msk</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLKDIV1 Setting for SmartCard1 clock divider. It could be 1~16 </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00170">170</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga63f2cae87030608576a7f1e10e1578a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga63f2cae87030608576a7f1e10e1578a9">&#9670;&nbsp;</a></span>CLK_UART_CLK_DIVIDER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_UART_CLK_DIVIDER</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x-1)&lt;&lt; <a class="el" href="group___n_a_n_o100___definitions.html#ga2349b11cd473bc1943e99043683632e6">CLK_CLKDIV0_UART_N_Pos</a>) &amp; <a class="el" href="group___n_a_n_o100___definitions.html#ga5c811ef7ddb544f308cd868032d6f286">CLK_CLKDIV0_UART_N_Msk</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLKDIV0 Setting for UART clock divider. It could be 1~16 </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00164">164</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaca9fdb0c4e3f06fe58b198f7d9cce184"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca9fdb0c4e3f06fe58b198f7d9cce184">&#9670;&nbsp;</a></span>CLK_USB_CLK_DIVIDER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_USB_CLK_DIVIDER</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x-1)&lt;&lt; <a class="el" href="group___n_a_n_o100___definitions.html#ga80ca1577e473a92f4d58ef60bd760458">CLK_CLKDIV0_USB_N_Pos</a>) &amp; <a class="el" href="group___n_a_n_o100___definitions.html#gafc5411ffb6021fece99f929b3b19d5ce">CLK_CLKDIV0_USB_N_Msk</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLKDIV0 Setting for HCLK clock divider. It could be 1~16 </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00163">163</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga08b47f90b9629c5c05deb34027791d78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga08b47f90b9629c5c05deb34027791d78">&#9670;&nbsp;</a></span>DMA_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_MODULE&#160;&#160;&#160;((0UL&lt;&lt;31)|(3&lt;&lt;29)|(MODULE_NoMsk&lt;&lt;25)|( 0&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_AHBCLK_DMA_EN_Pos      )</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Module </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00223">223</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gafe4187a4e267e7edace715cb53ca2f4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe4187a4e267e7edace715cb53ca2f4b">&#9670;&nbsp;</a></span>EBI_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EBI_MODULE&#160;&#160;&#160;((0UL&lt;&lt;31)|(3&lt;&lt;29)|(MODULE_NoMsk&lt;&lt;25)|( 0&lt;&lt;20)|(1&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_AHBCLK_EBI_EN_Pos      )</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EBI Module </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00221">221</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaf04f68ef136af432770da8d6b4eabe32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf04f68ef136af432770da8d6b4eabe32">&#9670;&nbsp;</a></span>FDIV_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FDIV_MODULE&#160;&#160;&#160;((1UL&lt;&lt;31)|(2&lt;&lt;29)|(3&lt;&lt;25)           |( 2&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_APBCLK_FDIV_EN_Pos     )</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Frequency Divider0 Output Module </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00242">242</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga42903fd1c8b6350e115f5fcbd482ddc0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga42903fd1c8b6350e115f5fcbd482ddc0">&#9670;&nbsp;</a></span>FREQ_120MHZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FREQ_120MHZ&#160;&#160;&#160;120000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00035">35</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga1945b4b6d468e1abfb070d370cf07cb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1945b4b6d468e1abfb070d370cf07cb8">&#9670;&nbsp;</a></span>FREQ_128MHZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FREQ_128MHZ&#160;&#160;&#160;128000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00034">34</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga3b69b816e2b69b86048ae0c868904978"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b69b816e2b69b86048ae0c868904978">&#9670;&nbsp;</a></span>FREQ_12MHZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FREQ_12MHZ&#160;&#160;&#160;12000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00040">40</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga9a5d1ea18e1cd359bcfb1c949e083d59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a5d1ea18e1cd359bcfb1c949e083d59">&#9670;&nbsp;</a></span>FREQ_24MHZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FREQ_24MHZ&#160;&#160;&#160;24000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00039">39</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga36140d28e8333e89f0cb81eb48a77351"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga36140d28e8333e89f0cb81eb48a77351">&#9670;&nbsp;</a></span>FREQ_32MHZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FREQ_32MHZ&#160;&#160;&#160;32000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00038">38</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gacfa3841d13145bcd5211a6d9463dba4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacfa3841d13145bcd5211a6d9463dba4a">&#9670;&nbsp;</a></span>FREQ_42MHZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FREQ_42MHZ&#160;&#160;&#160;42000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00037">37</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gac2f868cd2dfa8aaa27518bcab49d63e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac2f868cd2dfa8aaa27518bcab49d63e8">&#9670;&nbsp;</a></span>FREQ_48MHZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FREQ_48MHZ&#160;&#160;&#160;48000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00036">36</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga9a97cb797227115422567265f24f66b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a97cb797227115422567265f24f66b6">&#9670;&nbsp;</a></span>GPIO_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_MODULE&#160;&#160;&#160;((0UL&lt;&lt;31)|(3&lt;&lt;29)|(MODULE_NoMsk&lt;&lt;25)|( 0&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_AHBCLK_GPIO_EN_Pos     )</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPIO Module </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00224">224</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga31b22702b1673f42d13e2a26d7d18502"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga31b22702b1673f42d13e2a26d7d18502">&#9670;&nbsp;</a></span>I2C0_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C0_MODULE&#160;&#160;&#160;((1UL&lt;&lt;31)|(0&lt;&lt;29)|(MODULE_NoMsk&lt;&lt;25)|( 0&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_APBCLK_I2C0_EN_Pos     )</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C0 Module </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00241">241</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga6281d1cecdad4bc845c1062e177c9049"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6281d1cecdad4bc845c1062e177c9049">&#9670;&nbsp;</a></span>I2C1_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C1_MODULE&#160;&#160;&#160;((1UL&lt;&lt;31)|(0&lt;&lt;29)|(MODULE_NoMsk&lt;&lt;25)|( 0&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_APBCLK_I2C1_EN_Pos     )</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C1 Module </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00240">240</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gab0f49f2037c7e2ce93205a72c9981787"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab0f49f2037c7e2ce93205a72c9981787">&#9670;&nbsp;</a></span>I2S_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_MODULE&#160;&#160;&#160;((1UL&lt;&lt;31)|(2&lt;&lt;29)|(3&lt;&lt;25)           |(16&lt;&lt;20)|(0&lt;&lt;18)|(0xF&lt;&lt;10)         |(12&lt;&lt;5)|CLK_APBCLK_I2S_EN_Pos      )</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S Module </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00228">228</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga6b2830e9edec3742c92ebd5269dbf9bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b2830e9edec3742c92ebd5269dbf9bc">&#9670;&nbsp;</a></span>ISP_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ISP_MODULE&#160;&#160;&#160;((0UL&lt;&lt;31)|(3&lt;&lt;29)|(MODULE_NoMsk&lt;&lt;25)|( 0&lt;&lt;20)|(1&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_AHBCLK_ISP_EN_Pos      )</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ISP Module </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00222">222</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaece48376de6a6e9090b8c394344e8636"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaece48376de6a6e9090b8c394344e8636">&#9670;&nbsp;</a></span>MODULE_APBCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODULE_APBCLK</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;((x &gt;&gt;31) &amp; 0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Calculate APBCLK offset on MODULE index </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00197">197</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga058b6fe8b3177be8d5031245d52605e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga058b6fe8b3177be8d5031245d52605e2">&#9670;&nbsp;</a></span>MODULE_APBCLK_ENC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODULE_APBCLK_ENC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x01) &lt;&lt; 31)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MODULE index, 0x0:AHBCLK, 0x1:APBCLK </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00208">208</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaeaea38131f5a6d44c686cc6d5e634493"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeaea38131f5a6d44c686cc6d5e634493">&#9670;&nbsp;</a></span>MODULE_CLKDIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODULE_CLKDIV</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;((x &gt;&gt;18) &amp; 0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Calculate APBCLK CLKDIV on MODULE index </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00201">201</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga8eb02ca5a5a7647f4d9b7a09589ea906"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8eb02ca5a5a7647f4d9b7a09589ea906">&#9670;&nbsp;</a></span>MODULE_CLKDIV_ENC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODULE_CLKDIV_ENC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x03) &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>APBCLK CLKDIV on MODULE index, 0x0:CLKDIV </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00212">212</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gabd85866b3fa7a302a80aa94c2b394bb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd85866b3fa7a302a80aa94c2b394bb0">&#9670;&nbsp;</a></span>MODULE_CLKDIV_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODULE_CLKDIV_Msk</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;((x &gt;&gt;10) &amp; 0xff)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Calculate CLKDIV mask offset on MODULE index </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00202">202</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gac10fc419fc00af3430d8e8d8beccf927"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac10fc419fc00af3430d8e8d8beccf927">&#9670;&nbsp;</a></span>MODULE_CLKDIV_Msk_ENC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODULE_CLKDIV_Msk_ENC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0xff) &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLKDIV mask offset on MODULE index </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00213">213</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gab72016bfc37d178f20aeb164b213eaf5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab72016bfc37d178f20aeb164b213eaf5">&#9670;&nbsp;</a></span>MODULE_CLKDIV_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODULE_CLKDIV_Pos</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;((x &gt;&gt;5 ) &amp; 0x1f)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Calculate CLKDIV position offset on MODULE index </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00203">203</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga53ae78be36ca1ab74a7f2f7a604644de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga53ae78be36ca1ab74a7f2f7a604644de">&#9670;&nbsp;</a></span>MODULE_CLKDIV_Pos_ENC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODULE_CLKDIV_Pos_ENC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x1f) &lt;&lt;  5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLKDIV position offset on MODULE index </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00214">214</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gafbcd006f65cef4b22d0d1bca3b1afef3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafbcd006f65cef4b22d0d1bca3b1afef3">&#9670;&nbsp;</a></span>MODULE_CLKSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODULE_CLKSEL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;((x &gt;&gt;29) &amp; 0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Calculate CLKSEL offset on MODULE index </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00198">198</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gae21a33afd5ae9ff3dbc4dd818bade8fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae21a33afd5ae9ff3dbc4dd818bade8fe">&#9670;&nbsp;</a></span>MODULE_CLKSEL_ENC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODULE_CLKSEL_ENC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x03) &lt;&lt; 29)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLKSEL offset on MODULE index, 0x0:CLKSEL0, 0x1:CLKSEL1 0x3 CLKSEL2 </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00209">209</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga2dc9f42c7ab6aeb4ba024b8fdb16f930"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2dc9f42c7ab6aeb4ba024b8fdb16f930">&#9670;&nbsp;</a></span>MODULE_CLKSEL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODULE_CLKSEL_Msk</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;((x &gt;&gt;25) &amp; 0xf)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Calculate CLKSEL mask offset on MODULE index </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00199">199</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga86bbe2d7863858d8fbaf6f3e36279ac4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86bbe2d7863858d8fbaf6f3e36279ac4">&#9670;&nbsp;</a></span>MODULE_CLKSEL_Msk_ENC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODULE_CLKSEL_Msk_ENC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x0f) &lt;&lt; 25)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLKSEL mask offset on MODULE index </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00210">210</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga9b25b61e468527aaaa7f38f09e48121e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9b25b61e468527aaaa7f38f09e48121e">&#9670;&nbsp;</a></span>MODULE_CLKSEL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODULE_CLKSEL_Pos</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;((x &gt;&gt;20) &amp; 0x1f)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Calculate CLKSEL position offset on MODULE index </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00200">200</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gabd8114dc240d230371500f4d95ac2222"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd8114dc240d230371500f4d95ac2222">&#9670;&nbsp;</a></span>MODULE_CLKSEL_Pos_ENC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODULE_CLKSEL_Pos_ENC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x1f) &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLKSEL position offset on MODULE index </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00211">211</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gabd693274238f70a5351e2f9e9af43caf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd693274238f70a5351e2f9e9af43caf">&#9670;&nbsp;</a></span>MODULE_IP_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODULE_IP_EN_Pos</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;((x &gt;&gt;0 ) &amp; 0x1f)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Calculate APBCLK offset on MODULE index </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00204">204</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaf5588dcf5ec13a885715c1ae6fd4d8a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf5588dcf5ec13a885715c1ae6fd4d8a1">&#9670;&nbsp;</a></span>MODULE_IP_EN_Pos_ENC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODULE_IP_EN_Pos_ENC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x1f) &lt;&lt;  0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>APBCLK offset on MODULE index </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00215">215</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga2ba0e54c58638770ff47160b4092ab7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ba0e54c58638770ff47160b4092ab7d">&#9670;&nbsp;</a></span>MODULE_NoMsk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODULE_NoMsk&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Not mask on MODULE index </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00205">205</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga68eddd535923d17ddbc8bb03bab70b3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga68eddd535923d17ddbc8bb03bab70b3b">&#9670;&nbsp;</a></span>NA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NA&#160;&#160;&#160;<a class="el" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2ba0e54c58638770ff47160b4092ab7d">MODULE_NoMsk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Not Available </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00206">206</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga5f30c68c991b6ab28ae1c63f8350dcc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f30c68c991b6ab28ae1c63f8350dcc6">&#9670;&nbsp;</a></span>PLL_IN_12M_OUT_120M_HIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_IN_12M_OUT_120M_HIRC&#160;&#160;&#160;0x2108</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00189">189</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga120a07bfbf15a7f2514b65efef34cc51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga120a07bfbf15a7f2514b65efef34cc51">&#9670;&nbsp;</a></span>PLL_IN_12M_OUT_120M_HXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_IN_12M_OUT_120M_HXT&#160;&#160;&#160;0x0108</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00183">183</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga21a79fc0713c946d528be3bba2dff15a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga21a79fc0713c946d528be3bba2dff15a">&#9670;&nbsp;</a></span>PLL_IN_12M_OUT_42M_HIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_IN_12M_OUT_42M_HIRC&#160;&#160;&#160;0x2318</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00185">185</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gad2a4d02c504817f7d8112a708764ff54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2a4d02c504817f7d8112a708764ff54">&#9670;&nbsp;</a></span>PLL_IN_12M_OUT_42M_HXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_IN_12M_OUT_42M_HXT&#160;&#160;&#160;0x0318</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00179">179</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gac3ccdbc6d94c484cf6d234d52a475efb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac3ccdbc6d94c484cf6d234d52a475efb">&#9670;&nbsp;</a></span>PLL_IN_12M_OUT_48M_HIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_IN_12M_OUT_48M_HIRC&#160;&#160;&#160;0x2320</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00186">186</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gabaa309f7faf928b69919fc1052b7cbe4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabaa309f7faf928b69919fc1052b7cbe4">&#9670;&nbsp;</a></span>PLL_IN_12M_OUT_48M_HXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_IN_12M_OUT_48M_HXT&#160;&#160;&#160;0x0320</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00180">180</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga5fe76b730a52563fec74d69ea9aa5a72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5fe76b730a52563fec74d69ea9aa5a72">&#9670;&nbsp;</a></span>PLL_IN_12M_OUT_84M_HIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_IN_12M_OUT_84M_HIRC&#160;&#160;&#160;0x2218</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00187">187</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gadc6a0be5768d8448104c10e8477a1356"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadc6a0be5768d8448104c10e8477a1356">&#9670;&nbsp;</a></span>PLL_IN_12M_OUT_84M_HXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_IN_12M_OUT_84M_HXT&#160;&#160;&#160;0x0218</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00181">181</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gabac22c606342ef0d8f97b301c375aa06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabac22c606342ef0d8f97b301c375aa06">&#9670;&nbsp;</a></span>PLL_IN_12M_OUT_96M_HIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_IN_12M_OUT_96M_HIRC&#160;&#160;&#160;0x2220</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00188">188</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga26240d53753c0efbc86c62ede71e792b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga26240d53753c0efbc86c62ede71e792b">&#9670;&nbsp;</a></span>PLL_IN_12M_OUT_96M_HXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_IN_12M_OUT_96M_HXT&#160;&#160;&#160;0x0220</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00182">182</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaf8c9dd651965de3afa635059e507439f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf8c9dd651965de3afa635059e507439f">&#9670;&nbsp;</a></span>PWM0_CH01_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM0_CH01_MODULE&#160;&#160;&#160;((1UL&lt;&lt;31)|(1&lt;&lt;29)|(3&lt;&lt;25)           |( 4&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_APBCLK_PWM0_CH01_EN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PWM0 Channel0 and Channel1 Module </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00234">234</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaa88ddb2c9f88d9e1c753dfd581fc6e29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa88ddb2c9f88d9e1c753dfd581fc6e29">&#9670;&nbsp;</a></span>PWM0_CH23_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM0_CH23_MODULE&#160;&#160;&#160;((1UL&lt;&lt;31)|(1&lt;&lt;29)|(3&lt;&lt;25)           |( 6&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_APBCLK_PWM0_CH23_EN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PWM0 Channel2 and Channel3 Module </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00233">233</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gafe0f4d15e0a757ac673d7f4f4f033562"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe0f4d15e0a757ac673d7f4f4f033562">&#9670;&nbsp;</a></span>PWM1_CH01_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM1_CH01_MODULE&#160;&#160;&#160;((1UL&lt;&lt;31)|(2&lt;&lt;29)|(3&lt;&lt;25)           |( 4&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_APBCLK_PWM1_CH01_EN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PWM1 Channel0 and Channel1 Module </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00232">232</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga9d787d1e2ac47564f0ecf9c9a6ae121d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9d787d1e2ac47564f0ecf9c9a6ae121d">&#9670;&nbsp;</a></span>PWM1_CH23_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM1_CH23_MODULE&#160;&#160;&#160;((1UL&lt;&lt;31)|(2&lt;&lt;29)|(3&lt;&lt;25)           |( 6&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_APBCLK_PWM1_CH23_EN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PWM1 Channel2 and Channel3 Module </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00231">231</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gab8d32cdc45f0f40f63a3275249f1a270"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab8d32cdc45f0f40f63a3275249f1a270">&#9670;&nbsp;</a></span>RTC_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_MODULE&#160;&#160;&#160;((1UL&lt;&lt;31)|(3&lt;&lt;29)|(MODULE_NoMsk&lt;&lt;25)|( 0&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_APBCLK_RTC_EN_Pos      )</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Real-Time-Clock Module </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00247">247</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga588a58b8cbf42cb3953de47d45ce4332"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga588a58b8cbf42cb3953de47d45ce4332">&#9670;&nbsp;</a></span>SC0_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SC0_MODULE&#160;&#160;&#160;((1UL&lt;&lt;31)|(2&lt;&lt;29)|(3&lt;&lt;25)           |(18&lt;&lt;20)|(0&lt;&lt;18)|(0xF&lt;&lt;10)         |(28&lt;&lt;5)|CLK_APBCLK_SC0_EN_Pos      )</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SmartCard0 Module </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00227">227</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gad64da455968e6741c3b5be6aa65be0aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad64da455968e6741c3b5be6aa65be0aa">&#9670;&nbsp;</a></span>SC1_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SC1_MODULE&#160;&#160;&#160;((1UL&lt;&lt;31)|(2&lt;&lt;29)|(3&lt;&lt;25)           |(18&lt;&lt;20)|(1&lt;&lt;18)|(0xF&lt;&lt;10)         |( 0&lt;&lt;5)|CLK_APBCLK_SC1_EN_Pos      )</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SmartCard1 Module </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00226">226</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga596830ce09a1794429c50f4351919d2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga596830ce09a1794429c50f4351919d2d">&#9670;&nbsp;</a></span>SPI0_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_MODULE&#160;&#160;&#160;((1UL&lt;&lt;31)|(2&lt;&lt;29)|(MODULE_NoMsk&lt;&lt;25)|(20&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_APBCLK_SPI0_EN_Pos     )</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI0 Module </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00239">239</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga90108a6efaa99717d1666be2fc2bdabb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90108a6efaa99717d1666be2fc2bdabb">&#9670;&nbsp;</a></span>SPI1_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_MODULE&#160;&#160;&#160;((1UL&lt;&lt;31)|(2&lt;&lt;29)|(MODULE_NoMsk&lt;&lt;25)|(21&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_APBCLK_SPI1_EN_Pos     )</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI1 Module </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00238">238</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gae86f6834ba2d7cf57fa9878ef36711c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae86f6834ba2d7cf57fa9878ef36711c1">&#9670;&nbsp;</a></span>SPI2_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2_MODULE&#160;&#160;&#160;((1UL&lt;&lt;31)|(2&lt;&lt;29)|(MODULE_NoMsk&lt;&lt;25)|(20&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_APBCLK_SPI2_EN_Pos     )</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI0 Module </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00237">237</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaad992df4b54bf7d932a30025bf8b3f29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad992df4b54bf7d932a30025bf8b3f29">&#9670;&nbsp;</a></span>SRAM_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRAM_MODULE&#160;&#160;&#160;((0UL&lt;&lt;31)|(3&lt;&lt;29)|(MODULE_NoMsk&lt;&lt;25)|( 0&lt;&lt;20)|(1&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_AHBCLK_SRAM_EN_Pos     )</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRAM Module </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00220">220</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gacd4e3786dc409eeb1739cdb0450b86ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd4e3786dc409eeb1739cdb0450b86ec">&#9670;&nbsp;</a></span>TICK_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TICK_MODULE&#160;&#160;&#160;((0UL&lt;&lt;31)|(3&lt;&lt;29)|(MODULE_NoMsk&lt;&lt;25)|( 0&lt;&lt;20)|(1&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_AHBCLK_TICK_EN_Pos     )</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TICK Module </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00219">219</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga4490f2058973aa7507893ae3040e30ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4490f2058973aa7507893ae3040e30ae">&#9670;&nbsp;</a></span>TMR0_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TMR0_MODULE&#160;&#160;&#160;((1UL&lt;&lt;31)|(1&lt;&lt;29)|(7&lt;&lt;25)           |( 8&lt;&lt;20)|(1&lt;&lt;18)|(0xF&lt;&lt;10)         |( 8&lt;&lt;5)|CLK_APBCLK_TMR0_EN_Pos     )</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Timer0 Module </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00246">246</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga4f3c0420befc3fd680c619482c652701"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f3c0420befc3fd680c619482c652701">&#9670;&nbsp;</a></span>TMR1_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TMR1_MODULE&#160;&#160;&#160;((1UL&lt;&lt;31)|(1&lt;&lt;29)|(7&lt;&lt;25)           |(12&lt;&lt;20)|(1&lt;&lt;18)|(0xF&lt;&lt;10)         |(12&lt;&lt;5)|CLK_APBCLK_TMR1_EN_Pos     )</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Timer1 Module </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00245">245</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga41a6b20c5710598bd2980a833c52c324"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga41a6b20c5710598bd2980a833c52c324">&#9670;&nbsp;</a></span>TMR2_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TMR2_MODULE&#160;&#160;&#160;((1UL&lt;&lt;31)|(2&lt;&lt;29)|(7&lt;&lt;25)           |( 8&lt;&lt;20)|(1&lt;&lt;18)|(0xF&lt;&lt;10)         |(16&lt;&lt;5)|CLK_APBCLK_TMR2_EN_Pos     )</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Timer2 Module </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00244">244</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga1a5e7dd49028df1d6ca7236c78fb579d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a5e7dd49028df1d6ca7236c78fb579d">&#9670;&nbsp;</a></span>TMR3_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TMR3_MODULE&#160;&#160;&#160;((1UL&lt;&lt;31)|(2&lt;&lt;29)|(7&lt;&lt;25)           |(12&lt;&lt;20)|(1&lt;&lt;18)|(0xF&lt;&lt;10)         |(20&lt;&lt;5)|CLK_APBCLK_TMR3_EN_Pos     )</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Timer3 Module </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00243">243</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga28e1e43abf54cf8f715fead42010e7e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga28e1e43abf54cf8f715fead42010e7e9">&#9670;&nbsp;</a></span>UART0_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_MODULE&#160;&#160;&#160;((1UL&lt;&lt;31)|(1&lt;&lt;29)|(3&lt;&lt;25)           |( 0&lt;&lt;20)|(0&lt;&lt;18)|(0xF&lt;&lt;10)         |( 8&lt;&lt;5)|CLK_APBCLK_UART0_EN_Pos    )</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART0 Module </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00236">236</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga558446e460cc69dfb2ac567e961ab262"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga558446e460cc69dfb2ac567e961ab262">&#9670;&nbsp;</a></span>UART1_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_MODULE&#160;&#160;&#160;((1UL&lt;&lt;31)|(1&lt;&lt;29)|(3&lt;&lt;25)           |( 0&lt;&lt;20)|(0&lt;&lt;18)|(0xF&lt;&lt;10)         |( 8&lt;&lt;5)|CLK_APBCLK_UART1_EN_Pos    )</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART1 Module </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00235">235</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaaa9b7b984d95cd99a6bf99713428a613"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa9b7b984d95cd99a6bf99713428a613">&#9670;&nbsp;</a></span>USBD_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USBD_MODULE&#160;&#160;&#160;((1UL&lt;&lt;31)|(1&lt;&lt;29)|(MODULE_NoMsk&lt;&lt;25)|( 0&lt;&lt;20)|(0&lt;&lt;18)|(0xF&lt;&lt;10)         |( 4&lt;&lt;5)|CLK_APBCLK_USBD_EN_Pos     )</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USBD Module </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00230">230</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaefc5c5d4f6d46fa66126a8b471e6b333"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaefc5c5d4f6d46fa66126a8b471e6b333">&#9670;&nbsp;</a></span>WDT_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDT_MODULE&#160;&#160;&#160;((1UL&lt;&lt;31)|(3&lt;&lt;29)|(MODULE_NoMsk&lt;&lt;25)|( 0&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_APBCLK_WDT_EN_Pos      )</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Watchdog Timer Module </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00248">248</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Oct 6 2020 18:49:27 for Nano100AN Series BSP by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
