--- verilog_synth_clean.tmp	2025-07-28 22:33:45.115263479 -0700
+++ uhdm_synth_clean.tmp	2025-07-28 22:33:45.111263416 -0700
@@ -1,6 +1,6 @@
 /* Generated by Yosys 0.55+46 (git sha1 aa1daa702, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3) */
-(* dynports =  1  *)
 (* top =  1  *)
+(* dynports =  1  *)
 (* src = "dut.sv:2.1-27.10" *)
 module counter(clk, rst_n, enable, count, overflow);
 wire _00_;
