Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Wed Mar 16 02:14:18 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc2_61/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.063        0.000                      0                 1233        0.006        0.000                      0                 1233        2.214        0.000                       0                  1214  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.489}        4.978           200.884         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.063        0.000                      0                 1233        0.006        0.000                      0                 1233        2.214        0.000                       0                  1214  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.006ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.214ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (required time - arrival time)
  Source:                 genblk1[41].reg_in/reg_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.489ns period=4.978ns})
  Destination:            reg_out/reg_out_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.489ns period=4.978ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.978ns  (vclock rise@4.978ns - vclock rise@0.000ns)
  Data Path Delay:        4.670ns  (logic 1.970ns (42.184%)  route 2.700ns (57.816%))
  Logic Levels:           18  (CARRY8=11 LUT2=7)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.313ns = ( 7.291 - 4.978 ) 
    Source Clock Delay      (SCD):    2.864ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.918ns (routing 0.958ns, distribution 0.960ns)
  Clock Net Delay (Destination): 1.657ns (routing 0.871ns, distribution 0.786ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1213, routed)        1.918     2.864    genblk1[41].reg_in/clk_IBUF_BUFG
    SLICE_X110Y484       FDRE                                         r  genblk1[41].reg_in/reg_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y484       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     2.943 r  genblk1[41].reg_in/reg_out_reg[1]/Q
                         net (fo=2, routed)           0.284     3.227    conv/mul28/O42[1]
    SLICE_X110Y484       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[1])
                                                      0.096     3.323 r  conv/mul28/i__i_2/O[1]
                         net (fo=4, routed)           0.192     3.515    conv/add000072/out0_2[2]
    SLICE_X109Y484       LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.090     3.605 r  conv/add000072/reg_out[8]_i_128/O
                         net (fo=1, routed)           0.009     3.614    conv/add000072/reg_out[8]_i_128_n_0
    SLICE_X109Y484       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[1])
                                                      0.094     3.708 r  conv/add000072/reg_out_reg[8]_i_56/O[1]
                         net (fo=2, routed)           0.250     3.958    conv/add000072/reg_out_reg[8]_i_56_n_14
    SLICE_X108Y484       LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.052     4.010 r  conv/add000072/reg_out[8]_i_61/O
                         net (fo=1, routed)           0.014     4.024    conv/add000072/reg_out[8]_i_61_n_0
    SLICE_X108Y484       CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     4.180 r  conv/add000072/reg_out_reg[8]_i_36/CO[7]
                         net (fo=1, routed)           0.026     4.206    conv/add000072/reg_out_reg[8]_i_36_n_0
    SLICE_X108Y485       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     4.262 r  conv/add000072/reg_out_reg[21]_i_336/O[0]
                         net (fo=1, routed)           0.258     4.520    conv/add000072/reg_out_reg[21]_i_336_n_15
    SLICE_X107Y479       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.053     4.573 r  conv/add000072/reg_out[16]_i_114/O
                         net (fo=1, routed)           0.015     4.588    conv/add000072/reg_out[16]_i_114_n_0
    SLICE_X107Y479       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     4.705 r  conv/add000072/reg_out_reg[16]_i_84/CO[7]
                         net (fo=1, routed)           0.026     4.731    conv/add000072/reg_out_reg[16]_i_84_n_0
    SLICE_X107Y480       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     4.807 r  conv/add000072/reg_out_reg[21]_i_101/O[1]
                         net (fo=1, routed)           0.192     4.999    conv/add000072/reg_out_reg[21]_i_101_n_14
    SLICE_X107Y477       LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     5.148 r  conv/add000072/reg_out[21]_i_56/O
                         net (fo=1, routed)           0.016     5.164    conv/add000072/reg_out[21]_i_56_n_0
    SLICE_X107Y477       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[2])
                                                      0.117     5.281 r  conv/add000072/reg_out_reg[21]_i_28/O[2]
                         net (fo=1, routed)           0.317     5.598    conv/add000072/reg_out_reg[21]_i_28_n_13
    SLICE_X104Y477       LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     5.720 r  conv/add000072/reg_out[16]_i_25/O
                         net (fo=1, routed)           0.025     5.745    conv/add000072/reg_out[16]_i_25_n_0
    SLICE_X104Y477       CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     5.908 r  conv/add000072/reg_out_reg[16]_i_11/CO[7]
                         net (fo=1, routed)           0.026     5.934    conv/add000072/reg_out_reg[16]_i_11_n_0
    SLICE_X104Y478       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.990 r  conv/add000072/reg_out_reg[21]_i_10/O[0]
                         net (fo=2, routed)           0.361     6.351    conv/add000072/reg_out_reg[21]_i_10_n_15
    SLICE_X105Y477       CARRY8 (Prop_CARRY8_SLICEL_DI[0]_O[4])
                                                      0.176     6.527 r  conv/add000072/reg_out_reg[21]_i_3/O[4]
                         net (fo=3, routed)           0.221     6.748    conv/add000068/reg_out_reg[21]_0[0]
    SLICE_X104Y481       LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.099     6.847 r  conv/add000068/reg_out[21]_i_6/O
                         net (fo=1, routed)           0.025     6.872    conv/add000072/reg_out_reg[21]_0[0]
    SLICE_X104Y481       CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.184     7.056 r  conv/add000072/reg_out_reg[21]_i_2/O[5]
                         net (fo=2, routed)           0.179     7.235    reg_out/a[20]
    SLICE_X105Y479       LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035     7.270 r  reg_out/reg_out[21]_i_1/O
                         net (fo=20, routed)          0.264     7.534    reg_out/reg_out[21]_i_1_n_0
    SLICE_X105Y480       FDRE                                         r  reg_out/reg_out_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     4.978     4.978 r  
    AP13                                              0.000     4.978 r  clk (IN)
                         net (fo=0)                   0.000     4.978    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     5.323 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.323    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.323 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.610    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.634 r  clk_IBUF_BUFG_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1213, routed)        1.657     7.291    reg_out/clk_IBUF_BUFG
    SLICE_X105Y480       FDRE                                         r  reg_out/reg_out_reg[17]/C
                         clock pessimism              0.417     7.707    
                         clock uncertainty           -0.035     7.672    
    SLICE_X105Y480       FDRE (Setup_AFF2_SLICEL_C_R)
                                                     -0.074     7.598    reg_out/reg_out_reg[17]
  -------------------------------------------------------------------
                         required time                          7.598    
                         arrival time                          -7.534    
  -------------------------------------------------------------------
                         slack                                  0.063    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 demux/genblk1[44].z_reg[44][2]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.489ns period=4.978ns})
  Destination:            genblk1[44].reg_in/reg_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.489ns period=4.978ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.059ns (31.892%)  route 0.126ns (68.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.859ns
    Source Clock Delay      (SCD):    2.326ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Net Delay (Source):      1.670ns (routing 0.871ns, distribution 0.799ns)
  Clock Net Delay (Destination): 1.913ns (routing 0.958ns, distribution 0.955ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     0.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.632    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.656 r  clk_IBUF_BUFG_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1213, routed)        1.670     2.326    demux/clk_IBUF_BUFG
    SLICE_X109Y486       FDRE                                         r  demux/genblk1[44].z_reg[44][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y486       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     2.385 r  demux/genblk1[44].z_reg[44][2]/Q
                         net (fo=1, routed)           0.126     2.511    genblk1[44].reg_in/D[2]
    SLICE_X111Y484       FDRE                                         r  genblk1[44].reg_in/reg_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1213, routed)        1.913     2.859    genblk1[44].reg_in/clk_IBUF_BUFG
    SLICE_X111Y484       FDRE                                         r  genblk1[44].reg_in/reg_out_reg[2]/C
                         clock pessimism             -0.416     2.443    
    SLICE_X111Y484       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     2.505    genblk1[44].reg_in/reg_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.505    
                         arrival time                           2.511    
  -------------------------------------------------------------------
                         slack                                  0.006    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.489 }
Period(ns):         4.978
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.978       3.688      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.489       2.214      SLICE_X104Y502  genblk1[118].reg_in/reg_out_reg[3]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.489       2.214      SLICE_X109Y490  demux/genblk1[23].z_reg[23][4]/C



