{
    "0": "L1:\n",
    "1": "IADDR R42,L2\n",
    "2": "SUB R16,R3,R16\n",
    "3": "SUB R16,R40,R2\n",
    "4": "L2:\n",
    "5": "ADDI R15,R17,751\n",
    "6": "WR R3\n",
    "7": "DIVI R24,R20,2195\n",
    "8": "XOR R2,R17,R26\n",
    "9": "BNEZ R26,L3\n",
    "10": "WR R17\n",
    "11": "SUBI R14,R28,3588\n",
    "12": "XOR R16,R42,R2\n",
    "cycles taken": 21,
    "13": "L3:\n",
    "14": "ADD R45,R16,R19\n",
    "15": "ADD R2,R12,R45\n",
    "16": "BEQZ R45,L4\n",
    "17": "ADDI R12,R42,178\n",
    "18": "DIVI R23,R42,3886\n",
    "19": "DIVI R28,R26,1144\n",
    "20": "L4:\n",
    "21": "HALT\n",
    "22": "ADDI R44,R16,3572\n",
    "23": "ADDI R40,R11,3193\n",
    "24": "BLTZ R16,L3\n",
    "25": "SUB R42,R39,R5\n",
    "26": "ADDI R39,R38,125\n",
    "27": "L3:\n",
    "28": "HALT\n",
    "29": "SUBI R23,R28,185\n",
    "30": "IADDR R0,L3\n",
    "31": "L3:\n",
    "32": "HALT\n"
}