<stg><name>rijndaelDecrypt_hls</name>


<trans_list>

<trans id="2524" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2525" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2526" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2527" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2528" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2529" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2530" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2531" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2532" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2533" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2534" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2535" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2536" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2537" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2538" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2539" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2540" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2541" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2542" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2543" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2544" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2545" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2546" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2547" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2548" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2549" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2550" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2551" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2552" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2553" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2554" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2555" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2556" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2557" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2558" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2559" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2560" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2561" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2562" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2563" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2564" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2565" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2566" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2567" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2568" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2569" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2570" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2571" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2572" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2573" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2574" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2575" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2576" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2577" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2578" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2579" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2580" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2581" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2582" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2583" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2584" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2585" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2586" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2587" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2588" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2589" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2590" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2591" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2592" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2593" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2594" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2595" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2596" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2597" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2598" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2599" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2600" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2601" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2602" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2603" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2604" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2605" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2606" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2607" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2608" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2609" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2610" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2611" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2612" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2613" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2614" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2615" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2616" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2617" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2618" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2619" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2620" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2621" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2622" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2623" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2624" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2625" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2626" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2627" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2628" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2629" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2630" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2631" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2632" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2633" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2634" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16 %ct_addr_1 = getelementptr i8 %ct, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="ct_addr_1"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="4">
<![CDATA[
:17 %ct_load_1 = load i4 %ct_addr_1

]]></Node>
<StgValue><ssdm name="ct_load_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="115" st_id="2" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="4">
<![CDATA[
:17 %ct_load_1 = load i4 %ct_addr_1

]]></Node>
<StgValue><ssdm name="ct_load_1"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18 %ct_addr_2 = getelementptr i8 %ct, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="ct_addr_2"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="4">
<![CDATA[
:19 %ct_load_2 = load i4 %ct_addr_2

]]></Node>
<StgValue><ssdm name="ct_load_2"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="118" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="4">
<![CDATA[
:19 %ct_load_2 = load i4 %ct_addr_2

]]></Node>
<StgValue><ssdm name="ct_load_2"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20 %ct_addr_3 = getelementptr i8 %ct, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="ct_addr_3"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="4">
<![CDATA[
:21 %ct_load_3 = load i4 %ct_addr_3

]]></Node>
<StgValue><ssdm name="ct_load_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="121" st_id="4" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="4">
<![CDATA[
:21 %ct_load_3 = load i4 %ct_addr_3

]]></Node>
<StgValue><ssdm name="ct_load_3"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36 %ct_addr_5 = getelementptr i8 %ct, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="ct_addr_5"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="4">
<![CDATA[
:37 %ct_load_5 = load i4 %ct_addr_5

]]></Node>
<StgValue><ssdm name="ct_load_5"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="124" st_id="5" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="4">
<![CDATA[
:37 %ct_load_5 = load i4 %ct_addr_5

]]></Node>
<StgValue><ssdm name="ct_load_5"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38 %ct_addr_6 = getelementptr i8 %ct, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="ct_addr_6"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="4">
<![CDATA[
:39 %ct_load_6 = load i4 %ct_addr_6

]]></Node>
<StgValue><ssdm name="ct_load_6"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="127" st_id="6" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="4">
<![CDATA[
:39 %ct_load_6 = load i4 %ct_addr_6

]]></Node>
<StgValue><ssdm name="ct_load_6"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:40 %ct_addr_7 = getelementptr i8 %ct, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="ct_addr_7"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="4">
<![CDATA[
:41 %ct_load_7 = load i4 %ct_addr_7

]]></Node>
<StgValue><ssdm name="ct_load_7"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="130" st_id="7" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="4">
<![CDATA[
:41 %ct_load_7 = load i4 %ct_addr_7

]]></Node>
<StgValue><ssdm name="ct_load_7"/></StgValue>
</operation>

<operation id="131" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:56 %ct_addr_9 = getelementptr i8 %ct, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="ct_addr_9"/></StgValue>
</operation>

<operation id="132" st_id="7" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="4">
<![CDATA[
:57 %ct_load_9 = load i4 %ct_addr_9

]]></Node>
<StgValue><ssdm name="ct_load_9"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="133" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23 %rk_addr = getelementptr i32 %rk, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="rk_addr"/></StgValue>
</operation>

<operation id="134" st_id="8" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="6">
<![CDATA[
:24 %rk_load = load i6 %rk_addr

]]></Node>
<StgValue><ssdm name="rk_load"/></StgValue>
</operation>

<operation id="135" st_id="8" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="4">
<![CDATA[
:57 %ct_load_9 = load i4 %ct_addr_9

]]></Node>
<StgValue><ssdm name="ct_load_9"/></StgValue>
</operation>

<operation id="136" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:58 %ct_addr_10 = getelementptr i8 %ct, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="ct_addr_10"/></StgValue>
</operation>

<operation id="137" st_id="8" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="4">
<![CDATA[
:59 %ct_load_10 = load i4 %ct_addr_10

]]></Node>
<StgValue><ssdm name="ct_load_10"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="138" st_id="9" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="6">
<![CDATA[
:24 %rk_load = load i6 %rk_addr

]]></Node>
<StgValue><ssdm name="rk_load"/></StgValue>
</operation>

<operation id="139" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="24" op_0_bw="32">
<![CDATA[
:26 %trunc_ln156 = trunc i32 %rk_load

]]></Node>
<StgValue><ssdm name="trunc_ln156"/></StgValue>
</operation>

<operation id="140" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
:27 %tmp_108 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %ct_load_2, i8 %ct_load_3

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="141" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="32">
<![CDATA[
:28 %trunc_ln156_1 = trunc i32 %rk_load

]]></Node>
<StgValue><ssdm name="trunc_ln156_1"/></StgValue>
</operation>

<operation id="142" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="32">
<![CDATA[
:29 %trunc_ln156_2 = trunc i32 %rk_load

]]></Node>
<StgValue><ssdm name="trunc_ln156_2"/></StgValue>
</operation>

<operation id="143" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:32 %xor_ln153_1 = xor i16 %trunc_ln156_1, i16 %tmp_108

]]></Node>
<StgValue><ssdm name="xor_ln153_1"/></StgValue>
</operation>

<operation id="144" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:43 %rk_addr_1 = getelementptr i32 %rk, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="rk_addr_1"/></StgValue>
</operation>

<operation id="145" st_id="9" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="6">
<![CDATA[
:44 %rk_load_1 = load i6 %rk_addr_1

]]></Node>
<StgValue><ssdm name="rk_load_1"/></StgValue>
</operation>

<operation id="146" st_id="9" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="4">
<![CDATA[
:59 %ct_load_10 = load i4 %ct_addr_10

]]></Node>
<StgValue><ssdm name="ct_load_10"/></StgValue>
</operation>

<operation id="147" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:60 %ct_addr_11 = getelementptr i8 %ct, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="ct_addr_11"/></StgValue>
</operation>

<operation id="148" st_id="9" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="4">
<![CDATA[
:61 %ct_load_11 = load i4 %ct_addr_11

]]></Node>
<StgValue><ssdm name="ct_load_11"/></StgValue>
</operation>

<operation id="149" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:205 %trunc_ln162_33 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %xor_ln153_1, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln162_33"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="150" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
:25 %tmp_107 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8, i8 %ct_load_1, i8 %ct_load_2, i8 %ct_load_3

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="151" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:31 %xor_ln153 = xor i8 %trunc_ln156_2, i8 %ct_load_3

]]></Node>
<StgValue><ssdm name="xor_ln153"/></StgValue>
</operation>

<operation id="152" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:33 %xor_ln153_2 = xor i24 %trunc_ln156, i24 %tmp_107

]]></Node>
<StgValue><ssdm name="xor_ln153_2"/></StgValue>
</operation>

<operation id="153" st_id="10" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="6">
<![CDATA[
:44 %rk_load_1 = load i6 %rk_addr_1

]]></Node>
<StgValue><ssdm name="rk_load_1"/></StgValue>
</operation>

<operation id="154" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="32">
<![CDATA[
:45 %trunc_ln157 = trunc i32 %rk_load_1

]]></Node>
<StgValue><ssdm name="trunc_ln157"/></StgValue>
</operation>

<operation id="155" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="24" op_0_bw="32">
<![CDATA[
:47 %trunc_ln157_1 = trunc i32 %rk_load_1

]]></Node>
<StgValue><ssdm name="trunc_ln157_1"/></StgValue>
</operation>

<operation id="156" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
:48 %tmp_110 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %ct_load_6, i8 %ct_load_7

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="157" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="32">
<![CDATA[
:49 %trunc_ln157_2 = trunc i32 %rk_load_1

]]></Node>
<StgValue><ssdm name="trunc_ln157_2"/></StgValue>
</operation>

<operation id="158" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:51 %xor_ln153_3 = xor i16 %trunc_ln157_2, i16 %tmp_110

]]></Node>
<StgValue><ssdm name="xor_ln153_3"/></StgValue>
</operation>

<operation id="159" st_id="10" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="4">
<![CDATA[
:61 %ct_load_11 = load i4 %ct_addr_11

]]></Node>
<StgValue><ssdm name="ct_load_11"/></StgValue>
</operation>

<operation id="160" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:63 %rk_addr_2 = getelementptr i32 %rk, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="rk_addr_2"/></StgValue>
</operation>

<operation id="161" st_id="10" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="6">
<![CDATA[
:64 %rk_load_2 = load i6 %rk_addr_2

]]></Node>
<StgValue><ssdm name="rk_load_2"/></StgValue>
</operation>

<operation id="162" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:76 %ct_addr_13 = getelementptr i8 %ct, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="ct_addr_13"/></StgValue>
</operation>

<operation id="163" st_id="10" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="4">
<![CDATA[
:77 %ct_load_13 = load i4 %ct_addr_13

]]></Node>
<StgValue><ssdm name="ct_load_13"/></StgValue>
</operation>

<operation id="164" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
:149 %trunc_ln162_s = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %xor_ln153_2, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln162_s"/></StgValue>
</operation>

<operation id="165" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:256 %trunc_ln162_50 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %xor_ln153_3, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln162_50"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="166" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
:46 %tmp_109 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8, i8 %ct_load_5, i8 %ct_load_6, i8 %ct_load_7

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="167" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:52 %xor_ln153_4 = xor i24 %trunc_ln157_1, i24 %tmp_109

]]></Node>
<StgValue><ssdm name="xor_ln153_4"/></StgValue>
</operation>

<operation id="168" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:53 %xor_ln153_5 = xor i8 %trunc_ln157, i8 %ct_load_7

]]></Node>
<StgValue><ssdm name="xor_ln153_5"/></StgValue>
</operation>

<operation id="169" st_id="11" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="6">
<![CDATA[
:64 %rk_load_2 = load i6 %rk_addr_2

]]></Node>
<StgValue><ssdm name="rk_load_2"/></StgValue>
</operation>

<operation id="170" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
:65 %tmp_111 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %ct_load_10, i8 %ct_load_11

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="171" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="32">
<![CDATA[
:66 %trunc_ln158 = trunc i32 %rk_load_2

]]></Node>
<StgValue><ssdm name="trunc_ln158"/></StgValue>
</operation>

<operation id="172" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="32">
<![CDATA[
:67 %trunc_ln158_1 = trunc i32 %rk_load_2

]]></Node>
<StgValue><ssdm name="trunc_ln158_1"/></StgValue>
</operation>

<operation id="173" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="24" op_0_bw="32">
<![CDATA[
:69 %trunc_ln158_2 = trunc i32 %rk_load_2

]]></Node>
<StgValue><ssdm name="trunc_ln158_2"/></StgValue>
</operation>

<operation id="174" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:73 %xor_ln153_8 = xor i16 %trunc_ln158, i16 %tmp_111

]]></Node>
<StgValue><ssdm name="xor_ln153_8"/></StgValue>
</operation>

<operation id="175" st_id="11" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="4">
<![CDATA[
:77 %ct_load_13 = load i4 %ct_addr_13

]]></Node>
<StgValue><ssdm name="ct_load_13"/></StgValue>
</operation>

<operation id="176" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:78 %ct_addr_14 = getelementptr i8 %ct, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="ct_addr_14"/></StgValue>
</operation>

<operation id="177" st_id="11" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="4">
<![CDATA[
:79 %ct_load_14 = load i4 %ct_addr_14

]]></Node>
<StgValue><ssdm name="ct_load_14"/></StgValue>
</operation>

<operation id="178" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:83 %rk_addr_3 = getelementptr i32 %rk, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="rk_addr_3"/></StgValue>
</operation>

<operation id="179" st_id="11" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="6">
<![CDATA[
:84 %rk_load_3 = load i6 %rk_addr_3

]]></Node>
<StgValue><ssdm name="rk_load_3"/></StgValue>
</operation>

<operation id="180" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:103 %trunc_ln162_1 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %xor_ln153_8, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln162_1"/></StgValue>
</operation>

<operation id="181" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
:200 %trunc_ln162_32 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %xor_ln153_4, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln162_32"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="182" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
:68 %tmp_112 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8, i8 %ct_load_9, i8 %ct_load_10, i8 %ct_load_11

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="183" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:71 %xor_ln153_6 = xor i24 %trunc_ln158_2, i24 %tmp_112

]]></Node>
<StgValue><ssdm name="xor_ln153_6"/></StgValue>
</operation>

<operation id="184" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:72 %xor_ln153_7 = xor i8 %trunc_ln158_1, i8 %ct_load_11

]]></Node>
<StgValue><ssdm name="xor_ln153_7"/></StgValue>
</operation>

<operation id="185" st_id="12" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="4">
<![CDATA[
:79 %ct_load_14 = load i4 %ct_addr_14

]]></Node>
<StgValue><ssdm name="ct_load_14"/></StgValue>
</operation>

<operation id="186" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:80 %ct_addr_15 = getelementptr i8 %ct, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="ct_addr_15"/></StgValue>
</operation>

<operation id="187" st_id="12" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="4">
<![CDATA[
:81 %ct_load_15 = load i4 %ct_addr_15

]]></Node>
<StgValue><ssdm name="ct_load_15"/></StgValue>
</operation>

<operation id="188" st_id="12" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="6">
<![CDATA[
:84 %rk_load_3 = load i6 %rk_addr_3

]]></Node>
<StgValue><ssdm name="rk_load_3"/></StgValue>
</operation>

<operation id="189" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="24" op_0_bw="32">
<![CDATA[
:86 %trunc_ln159 = trunc i32 %rk_load_3

]]></Node>
<StgValue><ssdm name="trunc_ln159"/></StgValue>
</operation>

<operation id="190" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="32">
<![CDATA[
:88 %trunc_ln159_1 = trunc i32 %rk_load_3

]]></Node>
<StgValue><ssdm name="trunc_ln159_1"/></StgValue>
</operation>

<operation id="191" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="32">
<![CDATA[
:89 %trunc_ln159_2 = trunc i32 %rk_load_3

]]></Node>
<StgValue><ssdm name="trunc_ln159_2"/></StgValue>
</operation>

<operation id="192" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
:251 %trunc_ln162_49 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %xor_ln153_6, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln162_49"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="193" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14 %ct_addr = getelementptr i8 %ct, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="ct_addr"/></StgValue>
</operation>

<operation id="194" st_id="13" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="4">
<![CDATA[
:15 %ct_load = load i4 %ct_addr

]]></Node>
<StgValue><ssdm name="ct_load"/></StgValue>
</operation>

<operation id="195" st_id="13" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="4">
<![CDATA[
:81 %ct_load_15 = load i4 %ct_addr_15

]]></Node>
<StgValue><ssdm name="ct_load_15"/></StgValue>
</operation>

<operation id="196" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
:85 %tmp_113 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8, i8 %ct_load_13, i8 %ct_load_14, i8 %ct_load_15

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="197" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
:87 %tmp_114 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %ct_load_14, i8 %ct_load_15

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="198" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:91 %xor_ln153_9 = xor i8 %trunc_ln159_2, i8 %ct_load_15

]]></Node>
<StgValue><ssdm name="xor_ln153_9"/></StgValue>
</operation>

<operation id="199" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:92 %xor_ln153_10 = xor i16 %trunc_ln159_1, i16 %tmp_114

]]></Node>
<StgValue><ssdm name="xor_ln153_10"/></StgValue>
</operation>

<operation id="200" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:93 %xor_ln153_11 = xor i24 %trunc_ln159, i24 %tmp_113

]]></Node>
<StgValue><ssdm name="xor_ln153_11"/></StgValue>
</operation>

<operation id="201" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
:98 %trunc_ln4 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %xor_ln153_11, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>

<operation id="202" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:154 %trunc_ln162_16 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %xor_ln153_10, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln162_16"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="203" st_id="14" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="4">
<![CDATA[
:15 %ct_load = load i4 %ct_addr

]]></Node>
<StgValue><ssdm name="ct_load"/></StgValue>
</operation>

<operation id="204" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
:22 %or_ln156_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %ct_load, i8 %ct_load_1, i8 %ct_load_2, i8 %ct_load_3

]]></Node>
<StgValue><ssdm name="or_ln156_2"/></StgValue>
</operation>

<operation id="205" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30 %s0 = xor i32 %rk_load, i32 %or_ln156_2

]]></Node>
<StgValue><ssdm name="s0"/></StgValue>
</operation>

<operation id="206" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34 %ct_addr_4 = getelementptr i8 %ct, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="ct_addr_4"/></StgValue>
</operation>

<operation id="207" st_id="14" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="4">
<![CDATA[
:35 %ct_load_4 = load i4 %ct_addr_4

]]></Node>
<StgValue><ssdm name="ct_load_4"/></StgValue>
</operation>

<operation id="208" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:94 %lshr_ln = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %s0, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="209" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="8">
<![CDATA[
:99 %zext_ln162_1 = zext i8 %trunc_ln4

]]></Node>
<StgValue><ssdm name="zext_ln162_1"/></StgValue>
</operation>

<operation id="210" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:100 %Td0_addr_1 = getelementptr i32 %Td0, i64 0, i64 %zext_ln162_1

]]></Node>
<StgValue><ssdm name="Td0_addr_1"/></StgValue>
</operation>

<operation id="211" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="8">
<![CDATA[
:101 %Td0_load_1 = load i8 %Td0_addr_1

]]></Node>
<StgValue><ssdm name="Td0_load_1"/></StgValue>
</operation>

<operation id="212" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="8">
<![CDATA[
:104 %zext_ln162_2 = zext i8 %trunc_ln162_1

]]></Node>
<StgValue><ssdm name="zext_ln162_2"/></StgValue>
</operation>

<operation id="213" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:105 %Td0_addr_2 = getelementptr i32 %Td0, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="Td0_addr_2"/></StgValue>
</operation>

<operation id="214" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="8">
<![CDATA[
:106 %Td0_load_2 = load i8 %Td0_addr_2

]]></Node>
<StgValue><ssdm name="Td0_load_2"/></StgValue>
</operation>

<operation id="215" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="8">
<![CDATA[
:108 %zext_ln162_3 = zext i8 %xor_ln153_5

]]></Node>
<StgValue><ssdm name="zext_ln162_3"/></StgValue>
</operation>

<operation id="216" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:109 %Td0_addr_3 = getelementptr i32 %Td0, i64 0, i64 %zext_ln162_3

]]></Node>
<StgValue><ssdm name="Td0_addr_3"/></StgValue>
</operation>

<operation id="217" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="8">
<![CDATA[
:110 %Td0_load_3 = load i8 %Td0_addr_3

]]></Node>
<StgValue><ssdm name="Td0_load_3"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="218" st_id="15" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="4">
<![CDATA[
:35 %ct_load_4 = load i4 %ct_addr_4

]]></Node>
<StgValue><ssdm name="ct_load_4"/></StgValue>
</operation>

<operation id="219" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
:42 %or_ln157_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %ct_load_4, i8 %ct_load_5, i8 %ct_load_6, i8 %ct_load_7

]]></Node>
<StgValue><ssdm name="or_ln157_2"/></StgValue>
</operation>

<operation id="220" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:50 %s1 = xor i32 %rk_load_1, i32 %or_ln157_2

]]></Node>
<StgValue><ssdm name="s1"/></StgValue>
</operation>

<operation id="221" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:54 %ct_addr_8 = getelementptr i8 %ct, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="ct_addr_8"/></StgValue>
</operation>

<operation id="222" st_id="15" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="4">
<![CDATA[
:55 %ct_load_8 = load i4 %ct_addr_8

]]></Node>
<StgValue><ssdm name="ct_load_8"/></StgValue>
</operation>

<operation id="223" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="8">
<![CDATA[
:101 %Td0_load_1 = load i8 %Td0_addr_1

]]></Node>
<StgValue><ssdm name="Td0_load_1"/></StgValue>
</operation>

<operation id="224" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="8">
<![CDATA[
:106 %Td0_load_2 = load i8 %Td0_addr_2

]]></Node>
<StgValue><ssdm name="Td0_load_2"/></StgValue>
</operation>

<operation id="225" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="8">
<![CDATA[
:110 %Td0_load_3 = load i8 %Td0_addr_3

]]></Node>
<StgValue><ssdm name="Td0_load_3"/></StgValue>
</operation>

<operation id="226" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:145 %lshr_ln162_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %s1, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln162_3"/></StgValue>
</operation>

<operation id="227" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="8">
<![CDATA[
:150 %zext_ln162_5 = zext i8 %trunc_ln162_s

]]></Node>
<StgValue><ssdm name="zext_ln162_5"/></StgValue>
</operation>

<operation id="228" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:151 %Td0_addr_5 = getelementptr i32 %Td0, i64 0, i64 %zext_ln162_5

]]></Node>
<StgValue><ssdm name="Td0_addr_5"/></StgValue>
</operation>

<operation id="229" st_id="15" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="8">
<![CDATA[
:152 %Td0_load_5 = load i8 %Td0_addr_5

]]></Node>
<StgValue><ssdm name="Td0_load_5"/></StgValue>
</operation>

<operation id="230" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="8">
<![CDATA[
:155 %zext_ln162_6 = zext i8 %trunc_ln162_16

]]></Node>
<StgValue><ssdm name="zext_ln162_6"/></StgValue>
</operation>

<operation id="231" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:156 %Td0_addr_6 = getelementptr i32 %Td0, i64 0, i64 %zext_ln162_6

]]></Node>
<StgValue><ssdm name="Td0_addr_6"/></StgValue>
</operation>

<operation id="232" st_id="15" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="8">
<![CDATA[
:157 %Td0_load_6 = load i8 %Td0_addr_6

]]></Node>
<StgValue><ssdm name="Td0_load_6"/></StgValue>
</operation>

<operation id="233" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="8">
<![CDATA[
:159 %zext_ln162_7 = zext i8 %xor_ln153_7

]]></Node>
<StgValue><ssdm name="zext_ln162_7"/></StgValue>
</operation>

<operation id="234" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:160 %Td0_addr_7 = getelementptr i32 %Td0, i64 0, i64 %zext_ln162_7

]]></Node>
<StgValue><ssdm name="Td0_addr_7"/></StgValue>
</operation>

<operation id="235" st_id="15" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="8">
<![CDATA[
:161 %Td0_load_7 = load i8 %Td0_addr_7

]]></Node>
<StgValue><ssdm name="Td0_load_7"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="236" st_id="16" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="4">
<![CDATA[
:55 %ct_load_8 = load i4 %ct_addr_8

]]></Node>
<StgValue><ssdm name="ct_load_8"/></StgValue>
</operation>

<operation id="237" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
:62 %or_ln158_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %ct_load_8, i8 %ct_load_9, i8 %ct_load_10, i8 %ct_load_11

]]></Node>
<StgValue><ssdm name="or_ln158_2"/></StgValue>
</operation>

<operation id="238" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:70 %s2 = xor i32 %rk_load_2, i32 %or_ln158_2

]]></Node>
<StgValue><ssdm name="s2"/></StgValue>
</operation>

<operation id="239" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:74 %ct_addr_12 = getelementptr i8 %ct, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="ct_addr_12"/></StgValue>
</operation>

<operation id="240" st_id="16" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="4">
<![CDATA[
:75 %ct_load_12 = load i4 %ct_addr_12

]]></Node>
<StgValue><ssdm name="ct_load_12"/></StgValue>
</operation>

<operation id="241" st_id="16" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:102 %tmp = call i32 @rotr, i32 %Td0_load_1, i5 8

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="242" st_id="16" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:107 %tmp_1 = call i32 @rotr, i32 %Td0_load_2, i5 16

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="243" st_id="16" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:111 %tmp_2 = call i32 @rotr, i32 %Td0_load_3, i5 24

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="244" st_id="16" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="8">
<![CDATA[
:152 %Td0_load_5 = load i8 %Td0_addr_5

]]></Node>
<StgValue><ssdm name="Td0_load_5"/></StgValue>
</operation>

<operation id="245" st_id="16" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="8">
<![CDATA[
:157 %Td0_load_6 = load i8 %Td0_addr_6

]]></Node>
<StgValue><ssdm name="Td0_load_6"/></StgValue>
</operation>

<operation id="246" st_id="16" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="8">
<![CDATA[
:161 %Td0_load_7 = load i8 %Td0_addr_7

]]></Node>
<StgValue><ssdm name="Td0_load_7"/></StgValue>
</operation>

<operation id="247" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:196 %lshr_ln162_6 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %s2, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln162_6"/></StgValue>
</operation>

<operation id="248" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="8">
<![CDATA[
:201 %zext_ln162_9 = zext i8 %trunc_ln162_32

]]></Node>
<StgValue><ssdm name="zext_ln162_9"/></StgValue>
</operation>

<operation id="249" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:202 %Td0_addr_9 = getelementptr i32 %Td0, i64 0, i64 %zext_ln162_9

]]></Node>
<StgValue><ssdm name="Td0_addr_9"/></StgValue>
</operation>

<operation id="250" st_id="16" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="8">
<![CDATA[
:203 %Td0_load_9 = load i8 %Td0_addr_9

]]></Node>
<StgValue><ssdm name="Td0_load_9"/></StgValue>
</operation>

<operation id="251" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="8">
<![CDATA[
:206 %zext_ln162_10 = zext i8 %trunc_ln162_33

]]></Node>
<StgValue><ssdm name="zext_ln162_10"/></StgValue>
</operation>

<operation id="252" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:207 %Td0_addr_10 = getelementptr i32 %Td0, i64 0, i64 %zext_ln162_10

]]></Node>
<StgValue><ssdm name="Td0_addr_10"/></StgValue>
</operation>

<operation id="253" st_id="16" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="8">
<![CDATA[
:208 %Td0_load_10 = load i8 %Td0_addr_10

]]></Node>
<StgValue><ssdm name="Td0_load_10"/></StgValue>
</operation>

<operation id="254" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="8">
<![CDATA[
:210 %zext_ln162_11 = zext i8 %xor_ln153_9

]]></Node>
<StgValue><ssdm name="zext_ln162_11"/></StgValue>
</operation>

<operation id="255" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:211 %Td0_addr_11 = getelementptr i32 %Td0, i64 0, i64 %zext_ln162_11

]]></Node>
<StgValue><ssdm name="Td0_addr_11"/></StgValue>
</operation>

<operation id="256" st_id="16" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="8">
<![CDATA[
:212 %Td0_load_11 = load i8 %Td0_addr_11

]]></Node>
<StgValue><ssdm name="Td0_load_11"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="257" st_id="17" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="4">
<![CDATA[
:75 %ct_load_12 = load i4 %ct_addr_12

]]></Node>
<StgValue><ssdm name="ct_load_12"/></StgValue>
</operation>

<operation id="258" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
:82 %or_ln159_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %ct_load_12, i8 %ct_load_13, i8 %ct_load_14, i8 %ct_load_15

]]></Node>
<StgValue><ssdm name="or_ln159_2"/></StgValue>
</operation>

<operation id="259" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:90 %s3 = xor i32 %rk_load_3, i32 %or_ln159_2

]]></Node>
<StgValue><ssdm name="s3"/></StgValue>
</operation>

<operation id="260" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="8">
<![CDATA[
:95 %zext_ln162 = zext i8 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln162"/></StgValue>
</operation>

<operation id="261" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:96 %Td0_addr = getelementptr i32 %Td0, i64 0, i64 %zext_ln162

]]></Node>
<StgValue><ssdm name="Td0_addr"/></StgValue>
</operation>

<operation id="262" st_id="17" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="8">
<![CDATA[
:97 %Td0_load = load i8 %Td0_addr

]]></Node>
<StgValue><ssdm name="Td0_load"/></StgValue>
</operation>

<operation id="263" st_id="17" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:102 %tmp = call i32 @rotr, i32 %Td0_load_1, i5 8

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="264" st_id="17" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:107 %tmp_1 = call i32 @rotr, i32 %Td0_load_2, i5 16

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="265" st_id="17" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:111 %tmp_2 = call i32 @rotr, i32 %Td0_load_3, i5 24

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="266" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:112 %rk_addr_4 = getelementptr i32 %rk, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="rk_addr_4"/></StgValue>
</operation>

<operation id="267" st_id="17" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="6">
<![CDATA[
:113 %rk_load_4 = load i6 %rk_addr_4

]]></Node>
<StgValue><ssdm name="rk_load_4"/></StgValue>
</operation>

<operation id="268" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:153 %tmp_3 = call i32 @rotr, i32 %Td0_load_5, i5 8

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="269" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:158 %tmp_4 = call i32 @rotr, i32 %Td0_load_6, i5 16

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="270" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:162 %tmp_5 = call i32 @rotr, i32 %Td0_load_7, i5 24

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="271" st_id="17" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="8">
<![CDATA[
:203 %Td0_load_9 = load i8 %Td0_addr_9

]]></Node>
<StgValue><ssdm name="Td0_load_9"/></StgValue>
</operation>

<operation id="272" st_id="17" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="8">
<![CDATA[
:208 %Td0_load_10 = load i8 %Td0_addr_10

]]></Node>
<StgValue><ssdm name="Td0_load_10"/></StgValue>
</operation>

<operation id="273" st_id="17" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="8">
<![CDATA[
:212 %Td0_load_11 = load i8 %Td0_addr_11

]]></Node>
<StgValue><ssdm name="Td0_load_11"/></StgValue>
</operation>

<operation id="274" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:247 %lshr_ln162_9 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %s3, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln162_9"/></StgValue>
</operation>

<operation id="275" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="8">
<![CDATA[
:252 %zext_ln162_13 = zext i8 %trunc_ln162_49

]]></Node>
<StgValue><ssdm name="zext_ln162_13"/></StgValue>
</operation>

<operation id="276" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:253 %Td0_addr_13 = getelementptr i32 %Td0, i64 0, i64 %zext_ln162_13

]]></Node>
<StgValue><ssdm name="Td0_addr_13"/></StgValue>
</operation>

<operation id="277" st_id="17" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="8">
<![CDATA[
:254 %Td0_load_13 = load i8 %Td0_addr_13

]]></Node>
<StgValue><ssdm name="Td0_load_13"/></StgValue>
</operation>

<operation id="278" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="8">
<![CDATA[
:257 %zext_ln162_14 = zext i8 %trunc_ln162_50

]]></Node>
<StgValue><ssdm name="zext_ln162_14"/></StgValue>
</operation>

<operation id="279" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:258 %Td0_addr_14 = getelementptr i32 %Td0, i64 0, i64 %zext_ln162_14

]]></Node>
<StgValue><ssdm name="Td0_addr_14"/></StgValue>
</operation>

<operation id="280" st_id="17" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="8">
<![CDATA[
:259 %Td0_load_14 = load i8 %Td0_addr_14

]]></Node>
<StgValue><ssdm name="Td0_load_14"/></StgValue>
</operation>

<operation id="281" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="64" op_0_bw="8">
<![CDATA[
:261 %zext_ln162_15 = zext i8 %xor_ln153

]]></Node>
<StgValue><ssdm name="zext_ln162_15"/></StgValue>
</operation>

<operation id="282" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:262 %Td0_addr_15 = getelementptr i32 %Td0, i64 0, i64 %zext_ln162_15

]]></Node>
<StgValue><ssdm name="Td0_addr_15"/></StgValue>
</operation>

<operation id="283" st_id="17" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="8">
<![CDATA[
:263 %Td0_load_15 = load i8 %Td0_addr_15

]]></Node>
<StgValue><ssdm name="Td0_load_15"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="284" st_id="18" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="8">
<![CDATA[
:97 %Td0_load = load i8 %Td0_addr

]]></Node>
<StgValue><ssdm name="Td0_load"/></StgValue>
</operation>

<operation id="285" st_id="18" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="6">
<![CDATA[
:113 %rk_load_4 = load i6 %rk_addr_4

]]></Node>
<StgValue><ssdm name="rk_load_4"/></StgValue>
</operation>

<operation id="286" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="32">
<![CDATA[
:116 %trunc_ln162_3 = trunc i32 %rk_load_4

]]></Node>
<StgValue><ssdm name="trunc_ln162_3"/></StgValue>
</operation>

<operation id="287" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="32">
<![CDATA[
:117 %trunc_ln162_4 = trunc i32 %Td0_load

]]></Node>
<StgValue><ssdm name="trunc_ln162_4"/></StgValue>
</operation>

<operation id="288" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="32">
<![CDATA[
:123 %trunc_ln162_9 = trunc i32 %tmp

]]></Node>
<StgValue><ssdm name="trunc_ln162_9"/></StgValue>
</operation>

<operation id="289" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="32">
<![CDATA[
:124 %trunc_ln162_10 = trunc i32 %tmp_2

]]></Node>
<StgValue><ssdm name="trunc_ln162_10"/></StgValue>
</operation>

<operation id="290" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="32">
<![CDATA[
:130 %trunc_ln162_14 = trunc i32 %tmp_1

]]></Node>
<StgValue><ssdm name="trunc_ln162_14"/></StgValue>
</operation>

<operation id="291" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:131 %xor_ln162_3 = xor i16 %trunc_ln162_10, i16 %trunc_ln162_9

]]></Node>
<StgValue><ssdm name="xor_ln162_3"/></StgValue>
</operation>

<operation id="292" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:137 %xor_ln162_8 = xor i16 %trunc_ln162_4, i16 %trunc_ln162_3

]]></Node>
<StgValue><ssdm name="xor_ln162_8"/></StgValue>
</operation>

<operation id="293" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:138 %xor_ln162_9 = xor i16 %xor_ln162_3, i16 %trunc_ln162_14

]]></Node>
<StgValue><ssdm name="xor_ln162_9"/></StgValue>
</operation>

<operation id="294" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:143 %xor_ln153_13 = xor i16 %xor_ln162_9, i16 %xor_ln162_8

]]></Node>
<StgValue><ssdm name="xor_ln153_13"/></StgValue>
</operation>

<operation id="295" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="8">
<![CDATA[
:146 %zext_ln162_4 = zext i8 %lshr_ln162_3

]]></Node>
<StgValue><ssdm name="zext_ln162_4"/></StgValue>
</operation>

<operation id="296" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:147 %Td0_addr_4 = getelementptr i32 %Td0, i64 0, i64 %zext_ln162_4

]]></Node>
<StgValue><ssdm name="Td0_addr_4"/></StgValue>
</operation>

<operation id="297" st_id="18" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="8">
<![CDATA[
:148 %Td0_load_4 = load i8 %Td0_addr_4

]]></Node>
<StgValue><ssdm name="Td0_load_4"/></StgValue>
</operation>

<operation id="298" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:153 %tmp_3 = call i32 @rotr, i32 %Td0_load_5, i5 8

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="299" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:158 %tmp_4 = call i32 @rotr, i32 %Td0_load_6, i5 16

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="300" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:162 %tmp_5 = call i32 @rotr, i32 %Td0_load_7, i5 24

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="301" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:163 %rk_addr_5 = getelementptr i32 %rk, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="rk_addr_5"/></StgValue>
</operation>

<operation id="302" st_id="18" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="6">
<![CDATA[
:164 %rk_load_5 = load i6 %rk_addr_5

]]></Node>
<StgValue><ssdm name="rk_load_5"/></StgValue>
</operation>

<operation id="303" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:204 %tmp_6 = call i32 @rotr, i32 %Td0_load_9, i5 8

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="304" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:209 %tmp_7 = call i32 @rotr, i32 %Td0_load_10, i5 16

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="305" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:213 %tmp_8 = call i32 @rotr, i32 %Td0_load_11, i5 24

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="306" st_id="18" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="8">
<![CDATA[
:254 %Td0_load_13 = load i8 %Td0_addr_13

]]></Node>
<StgValue><ssdm name="Td0_load_13"/></StgValue>
</operation>

<operation id="307" st_id="18" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="8">
<![CDATA[
:259 %Td0_load_14 = load i8 %Td0_addr_14

]]></Node>
<StgValue><ssdm name="Td0_load_14"/></StgValue>
</operation>

<operation id="308" st_id="18" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="8">
<![CDATA[
:263 %Td0_load_15 = load i8 %Td0_addr_15

]]></Node>
<StgValue><ssdm name="Td0_load_15"/></StgValue>
</operation>

<operation id="309" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:409 %trunc_ln163_33 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %xor_ln153_13, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln163_33"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="310" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="32">
<![CDATA[
:114 %trunc_ln162 = trunc i32 %rk_load_4

]]></Node>
<StgValue><ssdm name="trunc_ln162"/></StgValue>
</operation>

<operation id="311" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="32">
<![CDATA[
:115 %trunc_ln162_2 = trunc i32 %Td0_load

]]></Node>
<StgValue><ssdm name="trunc_ln162_2"/></StgValue>
</operation>

<operation id="312" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="24" op_0_bw="32">
<![CDATA[
:118 %trunc_ln162_5 = trunc i32 %rk_load_4

]]></Node>
<StgValue><ssdm name="trunc_ln162_5"/></StgValue>
</operation>

<operation id="313" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="24" op_0_bw="32">
<![CDATA[
:119 %trunc_ln162_6 = trunc i32 %Td0_load

]]></Node>
<StgValue><ssdm name="trunc_ln162_6"/></StgValue>
</operation>

<operation id="314" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:120 %xor_ln162 = xor i32 %Td0_load, i32 %rk_load_4

]]></Node>
<StgValue><ssdm name="xor_ln162"/></StgValue>
</operation>

<operation id="315" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="24" op_0_bw="32">
<![CDATA[
:121 %trunc_ln162_7 = trunc i32 %tmp

]]></Node>
<StgValue><ssdm name="trunc_ln162_7"/></StgValue>
</operation>

<operation id="316" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="24" op_0_bw="32">
<![CDATA[
:122 %trunc_ln162_8 = trunc i32 %tmp_2

]]></Node>
<StgValue><ssdm name="trunc_ln162_8"/></StgValue>
</operation>

<operation id="317" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="32">
<![CDATA[
:125 %trunc_ln162_11 = trunc i32 %tmp

]]></Node>
<StgValue><ssdm name="trunc_ln162_11"/></StgValue>
</operation>

<operation id="318" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="32">
<![CDATA[
:126 %trunc_ln162_12 = trunc i32 %tmp_2

]]></Node>
<StgValue><ssdm name="trunc_ln162_12"/></StgValue>
</operation>

<operation id="319" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:127 %xor_ln162_1 = xor i32 %tmp_2, i32 %tmp

]]></Node>
<StgValue><ssdm name="xor_ln162_1"/></StgValue>
</operation>

<operation id="320" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="32">
<![CDATA[
:128 %trunc_ln162_13 = trunc i32 %tmp_1

]]></Node>
<StgValue><ssdm name="trunc_ln162_13"/></StgValue>
</operation>

<operation id="321" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:129 %xor_ln162_2 = xor i8 %trunc_ln162_12, i8 %trunc_ln162_11

]]></Node>
<StgValue><ssdm name="xor_ln162_2"/></StgValue>
</operation>

<operation id="322" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="24" op_0_bw="32">
<![CDATA[
:132 %trunc_ln162_15 = trunc i32 %tmp_1

]]></Node>
<StgValue><ssdm name="trunc_ln162_15"/></StgValue>
</operation>

<operation id="323" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:133 %xor_ln162_4 = xor i24 %trunc_ln162_8, i24 %trunc_ln162_7

]]></Node>
<StgValue><ssdm name="xor_ln162_4"/></StgValue>
</operation>

<operation id="324" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:134 %xor_ln162_5 = xor i32 %xor_ln162_1, i32 %tmp_1

]]></Node>
<StgValue><ssdm name="xor_ln162_5"/></StgValue>
</operation>

<operation id="325" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:135 %xor_ln162_6 = xor i24 %trunc_ln162_6, i24 %trunc_ln162_5

]]></Node>
<StgValue><ssdm name="xor_ln162_6"/></StgValue>
</operation>

<operation id="326" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:136 %xor_ln162_7 = xor i24 %xor_ln162_4, i24 %trunc_ln162_15

]]></Node>
<StgValue><ssdm name="xor_ln162_7"/></StgValue>
</operation>

<operation id="327" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:139 %xor_ln162_10 = xor i8 %trunc_ln162_2, i8 %trunc_ln162

]]></Node>
<StgValue><ssdm name="xor_ln162_10"/></StgValue>
</operation>

<operation id="328" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:140 %xor_ln162_11 = xor i8 %xor_ln162_2, i8 %trunc_ln162_13

]]></Node>
<StgValue><ssdm name="xor_ln162_11"/></StgValue>
</operation>

<operation id="329" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:141 %t0 = xor i32 %xor_ln162_5, i32 %xor_ln162

]]></Node>
<StgValue><ssdm name="t0"/></StgValue>
</operation>

<operation id="330" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:142 %xor_ln153_12 = xor i8 %xor_ln162_11, i8 %xor_ln162_10

]]></Node>
<StgValue><ssdm name="xor_ln153_12"/></StgValue>
</operation>

<operation id="331" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:144 %xor_ln153_14 = xor i24 %xor_ln162_7, i24 %xor_ln162_6

]]></Node>
<StgValue><ssdm name="xor_ln153_14"/></StgValue>
</operation>

<operation id="332" st_id="19" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="8">
<![CDATA[
:148 %Td0_load_4 = load i8 %Td0_addr_4

]]></Node>
<StgValue><ssdm name="Td0_load_4"/></StgValue>
</operation>

<operation id="333" st_id="19" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="6">
<![CDATA[
:164 %rk_load_5 = load i6 %rk_addr_5

]]></Node>
<StgValue><ssdm name="rk_load_5"/></StgValue>
</operation>

<operation id="334" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="16" op_0_bw="32">
<![CDATA[
:165 %trunc_ln162_17 = trunc i32 %rk_load_5

]]></Node>
<StgValue><ssdm name="trunc_ln162_17"/></StgValue>
</operation>

<operation id="335" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="16" op_0_bw="32">
<![CDATA[
:166 %trunc_ln162_18 = trunc i32 %Td0_load_4

]]></Node>
<StgValue><ssdm name="trunc_ln162_18"/></StgValue>
</operation>

<operation id="336" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="32">
<![CDATA[
:176 %trunc_ln162_27 = trunc i32 %tmp_3

]]></Node>
<StgValue><ssdm name="trunc_ln162_27"/></StgValue>
</operation>

<operation id="337" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="32">
<![CDATA[
:177 %trunc_ln162_28 = trunc i32 %tmp_5

]]></Node>
<StgValue><ssdm name="trunc_ln162_28"/></StgValue>
</operation>

<operation id="338" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="16" op_0_bw="32">
<![CDATA[
:179 %trunc_ln162_29 = trunc i32 %tmp_4

]]></Node>
<StgValue><ssdm name="trunc_ln162_29"/></StgValue>
</operation>

<operation id="339" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:180 %xor_ln162_15 = xor i16 %trunc_ln162_28, i16 %trunc_ln162_27

]]></Node>
<StgValue><ssdm name="xor_ln162_15"/></StgValue>
</operation>

<operation id="340" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:190 %xor_ln162_23 = xor i16 %trunc_ln162_18, i16 %trunc_ln162_17

]]></Node>
<StgValue><ssdm name="xor_ln162_23"/></StgValue>
</operation>

<operation id="341" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:191 %xor_ln162_24 = xor i16 %xor_ln162_15, i16 %trunc_ln162_29

]]></Node>
<StgValue><ssdm name="xor_ln162_24"/></StgValue>
</operation>

<operation id="342" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:193 %xor_ln153_15 = xor i16 %xor_ln162_24, i16 %xor_ln162_23

]]></Node>
<StgValue><ssdm name="xor_ln153_15"/></StgValue>
</operation>

<operation id="343" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="8">
<![CDATA[
:197 %zext_ln162_8 = zext i8 %lshr_ln162_6

]]></Node>
<StgValue><ssdm name="zext_ln162_8"/></StgValue>
</operation>

<operation id="344" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:198 %Td0_addr_8 = getelementptr i32 %Td0, i64 0, i64 %zext_ln162_8

]]></Node>
<StgValue><ssdm name="Td0_addr_8"/></StgValue>
</operation>

<operation id="345" st_id="19" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="8">
<![CDATA[
:199 %Td0_load_8 = load i8 %Td0_addr_8

]]></Node>
<StgValue><ssdm name="Td0_load_8"/></StgValue>
</operation>

<operation id="346" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:204 %tmp_6 = call i32 @rotr, i32 %Td0_load_9, i5 8

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="347" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:209 %tmp_7 = call i32 @rotr, i32 %Td0_load_10, i5 16

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="348" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:213 %tmp_8 = call i32 @rotr, i32 %Td0_load_11, i5 24

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="349" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:214 %rk_addr_6 = getelementptr i32 %rk, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="rk_addr_6"/></StgValue>
</operation>

<operation id="350" st_id="19" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="6">
<![CDATA[
:215 %rk_load_6 = load i6 %rk_addr_6

]]></Node>
<StgValue><ssdm name="rk_load_6"/></StgValue>
</operation>

<operation id="351" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:255 %tmp_9 = call i32 @rotr, i32 %Td0_load_13, i5 8

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="352" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:260 %tmp_s = call i32 @rotr, i32 %Td0_load_14, i5 16

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="353" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:264 %tmp_10 = call i32 @rotr, i32 %Td0_load_15, i5 24

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="354" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:298 %lshr_ln1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %t0, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln1"/></StgValue>
</operation>

<operation id="355" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
:353 %trunc_ln163_s = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %xor_ln153_14, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln163_s"/></StgValue>
</operation>

<operation id="356" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:460 %trunc_ln163_50 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %xor_ln153_15, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln163_50"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="357" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="24" op_0_bw="32">
<![CDATA[
:167 %trunc_ln162_19 = trunc i32 %rk_load_5

]]></Node>
<StgValue><ssdm name="trunc_ln162_19"/></StgValue>
</operation>

<operation id="358" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="24" op_0_bw="32">
<![CDATA[
:168 %trunc_ln162_20 = trunc i32 %Td0_load_4

]]></Node>
<StgValue><ssdm name="trunc_ln162_20"/></StgValue>
</operation>

<operation id="359" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="32">
<![CDATA[
:169 %trunc_ln162_21 = trunc i32 %rk_load_5

]]></Node>
<StgValue><ssdm name="trunc_ln162_21"/></StgValue>
</operation>

<operation id="360" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="8" op_0_bw="32">
<![CDATA[
:170 %trunc_ln162_22 = trunc i32 %Td0_load_4

]]></Node>
<StgValue><ssdm name="trunc_ln162_22"/></StgValue>
</operation>

<operation id="361" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:171 %xor_ln162_13 = xor i32 %Td0_load_4, i32 %rk_load_5

]]></Node>
<StgValue><ssdm name="xor_ln162_13"/></StgValue>
</operation>

<operation id="362" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="8" op_0_bw="32">
<![CDATA[
:172 %trunc_ln162_23 = trunc i32 %tmp_3

]]></Node>
<StgValue><ssdm name="trunc_ln162_23"/></StgValue>
</operation>

<operation id="363" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="8" op_0_bw="32">
<![CDATA[
:173 %trunc_ln162_24 = trunc i32 %tmp_5

]]></Node>
<StgValue><ssdm name="trunc_ln162_24"/></StgValue>
</operation>

<operation id="364" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="24" op_0_bw="32">
<![CDATA[
:174 %trunc_ln162_25 = trunc i32 %tmp_3

]]></Node>
<StgValue><ssdm name="trunc_ln162_25"/></StgValue>
</operation>

<operation id="365" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="24" op_0_bw="32">
<![CDATA[
:175 %trunc_ln162_26 = trunc i32 %tmp_5

]]></Node>
<StgValue><ssdm name="trunc_ln162_26"/></StgValue>
</operation>

<operation id="366" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:178 %xor_ln162_14 = xor i32 %tmp_5, i32 %tmp_3

]]></Node>
<StgValue><ssdm name="xor_ln162_14"/></StgValue>
</operation>

<operation id="367" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="24" op_0_bw="32">
<![CDATA[
:181 %trunc_ln162_30 = trunc i32 %tmp_4

]]></Node>
<StgValue><ssdm name="trunc_ln162_30"/></StgValue>
</operation>

<operation id="368" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:182 %xor_ln162_16 = xor i24 %trunc_ln162_26, i24 %trunc_ln162_25

]]></Node>
<StgValue><ssdm name="xor_ln162_16"/></StgValue>
</operation>

<operation id="369" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="32">
<![CDATA[
:183 %trunc_ln162_31 = trunc i32 %tmp_4

]]></Node>
<StgValue><ssdm name="trunc_ln162_31"/></StgValue>
</operation>

<operation id="370" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:184 %xor_ln162_17 = xor i8 %trunc_ln162_24, i8 %trunc_ln162_23

]]></Node>
<StgValue><ssdm name="xor_ln162_17"/></StgValue>
</operation>

<operation id="371" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:185 %xor_ln162_18 = xor i32 %xor_ln162_14, i32 %tmp_4

]]></Node>
<StgValue><ssdm name="xor_ln162_18"/></StgValue>
</operation>

<operation id="372" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:186 %xor_ln162_19 = xor i8 %trunc_ln162_22, i8 %trunc_ln162_21

]]></Node>
<StgValue><ssdm name="xor_ln162_19"/></StgValue>
</operation>

<operation id="373" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:187 %xor_ln162_20 = xor i8 %xor_ln162_17, i8 %trunc_ln162_31

]]></Node>
<StgValue><ssdm name="xor_ln162_20"/></StgValue>
</operation>

<operation id="374" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:188 %xor_ln162_21 = xor i24 %trunc_ln162_20, i24 %trunc_ln162_19

]]></Node>
<StgValue><ssdm name="xor_ln162_21"/></StgValue>
</operation>

<operation id="375" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:189 %xor_ln162_22 = xor i24 %xor_ln162_16, i24 %trunc_ln162_30

]]></Node>
<StgValue><ssdm name="xor_ln162_22"/></StgValue>
</operation>

<operation id="376" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:192 %t1 = xor i32 %xor_ln162_18, i32 %xor_ln162_13

]]></Node>
<StgValue><ssdm name="t1"/></StgValue>
</operation>

<operation id="377" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:194 %xor_ln153_16 = xor i24 %xor_ln162_22, i24 %xor_ln162_21

]]></Node>
<StgValue><ssdm name="xor_ln153_16"/></StgValue>
</operation>

<operation id="378" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:195 %xor_ln153_17 = xor i8 %xor_ln162_20, i8 %xor_ln162_19

]]></Node>
<StgValue><ssdm name="xor_ln153_17"/></StgValue>
</operation>

<operation id="379" st_id="20" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="8">
<![CDATA[
:199 %Td0_load_8 = load i8 %Td0_addr_8

]]></Node>
<StgValue><ssdm name="Td0_load_8"/></StgValue>
</operation>

<operation id="380" st_id="20" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="6">
<![CDATA[
:215 %rk_load_6 = load i6 %rk_addr_6

]]></Node>
<StgValue><ssdm name="rk_load_6"/></StgValue>
</operation>

<operation id="381" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="16" op_0_bw="32">
<![CDATA[
:220 %trunc_ln162_38 = trunc i32 %rk_load_6

]]></Node>
<StgValue><ssdm name="trunc_ln162_38"/></StgValue>
</operation>

<operation id="382" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="16" op_0_bw="32">
<![CDATA[
:221 %trunc_ln162_39 = trunc i32 %Td0_load_8

]]></Node>
<StgValue><ssdm name="trunc_ln162_39"/></StgValue>
</operation>

<operation id="383" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="16" op_0_bw="32">
<![CDATA[
:223 %trunc_ln162_40 = trunc i32 %tmp_6

]]></Node>
<StgValue><ssdm name="trunc_ln162_40"/></StgValue>
</operation>

<operation id="384" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="32">
<![CDATA[
:224 %trunc_ln162_41 = trunc i32 %tmp_8

]]></Node>
<StgValue><ssdm name="trunc_ln162_41"/></StgValue>
</operation>

<operation id="385" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="16" op_0_bw="32">
<![CDATA[
:234 %trunc_ln162_48 = trunc i32 %tmp_7

]]></Node>
<StgValue><ssdm name="trunc_ln162_48"/></StgValue>
</operation>

<operation id="386" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:235 %xor_ln162_30 = xor i16 %trunc_ln162_41, i16 %trunc_ln162_40

]]></Node>
<StgValue><ssdm name="xor_ln162_30"/></StgValue>
</operation>

<operation id="387" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:237 %xor_ln162_32 = xor i16 %trunc_ln162_39, i16 %trunc_ln162_38

]]></Node>
<StgValue><ssdm name="xor_ln162_32"/></StgValue>
</operation>

<operation id="388" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:238 %xor_ln162_33 = xor i16 %xor_ln162_30, i16 %trunc_ln162_48

]]></Node>
<StgValue><ssdm name="xor_ln162_33"/></StgValue>
</operation>

<operation id="389" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:246 %xor_ln153_20 = xor i16 %xor_ln162_33, i16 %xor_ln162_32

]]></Node>
<StgValue><ssdm name="xor_ln153_20"/></StgValue>
</operation>

<operation id="390" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="8">
<![CDATA[
:248 %zext_ln162_12 = zext i8 %lshr_ln162_9

]]></Node>
<StgValue><ssdm name="zext_ln162_12"/></StgValue>
</operation>

<operation id="391" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:249 %Td0_addr_12 = getelementptr i32 %Td0, i64 0, i64 %zext_ln162_12

]]></Node>
<StgValue><ssdm name="Td0_addr_12"/></StgValue>
</operation>

<operation id="392" st_id="20" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="8">
<![CDATA[
:250 %Td0_load_12 = load i8 %Td0_addr_12

]]></Node>
<StgValue><ssdm name="Td0_load_12"/></StgValue>
</operation>

<operation id="393" st_id="20" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:255 %tmp_9 = call i32 @rotr, i32 %Td0_load_13, i5 8

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="394" st_id="20" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:260 %tmp_s = call i32 @rotr, i32 %Td0_load_14, i5 16

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="395" st_id="20" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:264 %tmp_10 = call i32 @rotr, i32 %Td0_load_15, i5 24

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="396" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:265 %rk_addr_7 = getelementptr i32 %rk, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="rk_addr_7"/></StgValue>
</operation>

<operation id="397" st_id="20" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="6">
<![CDATA[
:266 %rk_load_7 = load i6 %rk_addr_7

]]></Node>
<StgValue><ssdm name="rk_load_7"/></StgValue>
</operation>

<operation id="398" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:307 %trunc_ln163_1 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %xor_ln153_20, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln163_1"/></StgValue>
</operation>

<operation id="399" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:349 %lshr_ln163_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %t1, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln163_3"/></StgValue>
</operation>

<operation id="400" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
:404 %trunc_ln163_32 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %xor_ln153_16, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln163_32"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="401" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="24" op_0_bw="32">
<![CDATA[
:216 %trunc_ln162_34 = trunc i32 %rk_load_6

]]></Node>
<StgValue><ssdm name="trunc_ln162_34"/></StgValue>
</operation>

<operation id="402" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="24" op_0_bw="32">
<![CDATA[
:217 %trunc_ln162_35 = trunc i32 %Td0_load_8

]]></Node>
<StgValue><ssdm name="trunc_ln162_35"/></StgValue>
</operation>

<operation id="403" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="8" op_0_bw="32">
<![CDATA[
:218 %trunc_ln162_36 = trunc i32 %rk_load_6

]]></Node>
<StgValue><ssdm name="trunc_ln162_36"/></StgValue>
</operation>

<operation id="404" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="8" op_0_bw="32">
<![CDATA[
:219 %trunc_ln162_37 = trunc i32 %Td0_load_8

]]></Node>
<StgValue><ssdm name="trunc_ln162_37"/></StgValue>
</operation>

<operation id="405" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:222 %xor_ln162_26 = xor i32 %Td0_load_8, i32 %rk_load_6

]]></Node>
<StgValue><ssdm name="xor_ln162_26"/></StgValue>
</operation>

<operation id="406" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="8" op_0_bw="32">
<![CDATA[
:225 %trunc_ln162_42 = trunc i32 %tmp_6

]]></Node>
<StgValue><ssdm name="trunc_ln162_42"/></StgValue>
</operation>

<operation id="407" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="8" op_0_bw="32">
<![CDATA[
:226 %trunc_ln162_43 = trunc i32 %tmp_8

]]></Node>
<StgValue><ssdm name="trunc_ln162_43"/></StgValue>
</operation>

<operation id="408" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="24" op_0_bw="32">
<![CDATA[
:227 %trunc_ln162_44 = trunc i32 %tmp_6

]]></Node>
<StgValue><ssdm name="trunc_ln162_44"/></StgValue>
</operation>

<operation id="409" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="24" op_0_bw="32">
<![CDATA[
:228 %trunc_ln162_45 = trunc i32 %tmp_8

]]></Node>
<StgValue><ssdm name="trunc_ln162_45"/></StgValue>
</operation>

<operation id="410" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:229 %xor_ln162_27 = xor i32 %tmp_8, i32 %tmp_6

]]></Node>
<StgValue><ssdm name="xor_ln162_27"/></StgValue>
</operation>

<operation id="411" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="24" op_0_bw="32">
<![CDATA[
:230 %trunc_ln162_46 = trunc i32 %tmp_7

]]></Node>
<StgValue><ssdm name="trunc_ln162_46"/></StgValue>
</operation>

<operation id="412" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:231 %xor_ln162_28 = xor i24 %trunc_ln162_45, i24 %trunc_ln162_44

]]></Node>
<StgValue><ssdm name="xor_ln162_28"/></StgValue>
</operation>

<operation id="413" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="8" op_0_bw="32">
<![CDATA[
:232 %trunc_ln162_47 = trunc i32 %tmp_7

]]></Node>
<StgValue><ssdm name="trunc_ln162_47"/></StgValue>
</operation>

<operation id="414" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:233 %xor_ln162_29 = xor i8 %trunc_ln162_43, i8 %trunc_ln162_42

]]></Node>
<StgValue><ssdm name="xor_ln162_29"/></StgValue>
</operation>

<operation id="415" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:236 %xor_ln162_31 = xor i32 %xor_ln162_27, i32 %tmp_7

]]></Node>
<StgValue><ssdm name="xor_ln162_31"/></StgValue>
</operation>

<operation id="416" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:239 %xor_ln162_34 = xor i8 %trunc_ln162_37, i8 %trunc_ln162_36

]]></Node>
<StgValue><ssdm name="xor_ln162_34"/></StgValue>
</operation>

<operation id="417" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:240 %xor_ln162_35 = xor i8 %xor_ln162_29, i8 %trunc_ln162_47

]]></Node>
<StgValue><ssdm name="xor_ln162_35"/></StgValue>
</operation>

<operation id="418" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:241 %xor_ln162_36 = xor i24 %trunc_ln162_35, i24 %trunc_ln162_34

]]></Node>
<StgValue><ssdm name="xor_ln162_36"/></StgValue>
</operation>

<operation id="419" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:242 %xor_ln162_37 = xor i24 %xor_ln162_28, i24 %trunc_ln162_46

]]></Node>
<StgValue><ssdm name="xor_ln162_37"/></StgValue>
</operation>

<operation id="420" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:243 %t2 = xor i32 %xor_ln162_31, i32 %xor_ln162_26

]]></Node>
<StgValue><ssdm name="t2"/></StgValue>
</operation>

<operation id="421" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:244 %xor_ln153_18 = xor i24 %xor_ln162_37, i24 %xor_ln162_36

]]></Node>
<StgValue><ssdm name="xor_ln153_18"/></StgValue>
</operation>

<operation id="422" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:245 %xor_ln153_19 = xor i8 %xor_ln162_35, i8 %xor_ln162_34

]]></Node>
<StgValue><ssdm name="xor_ln153_19"/></StgValue>
</operation>

<operation id="423" st_id="21" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="8">
<![CDATA[
:250 %Td0_load_12 = load i8 %Td0_addr_12

]]></Node>
<StgValue><ssdm name="Td0_load_12"/></StgValue>
</operation>

<operation id="424" st_id="21" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="6">
<![CDATA[
:266 %rk_load_7 = load i6 %rk_addr_7

]]></Node>
<StgValue><ssdm name="rk_load_7"/></StgValue>
</operation>

<operation id="425" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="16" op_0_bw="32">
<![CDATA[
:269 %trunc_ln162_53 = trunc i32 %rk_load_7

]]></Node>
<StgValue><ssdm name="trunc_ln162_53"/></StgValue>
</operation>

<operation id="426" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="16" op_0_bw="32">
<![CDATA[
:270 %trunc_ln162_54 = trunc i32 %Td0_load_12

]]></Node>
<StgValue><ssdm name="trunc_ln162_54"/></StgValue>
</operation>

<operation id="427" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="32">
<![CDATA[
:276 %trunc_ln162_59 = trunc i32 %tmp_9

]]></Node>
<StgValue><ssdm name="trunc_ln162_59"/></StgValue>
</operation>

<operation id="428" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="16" op_0_bw="32">
<![CDATA[
:277 %trunc_ln162_60 = trunc i32 %tmp_10

]]></Node>
<StgValue><ssdm name="trunc_ln162_60"/></StgValue>
</operation>

<operation id="429" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="16" op_0_bw="32">
<![CDATA[
:283 %trunc_ln162_64 = trunc i32 %tmp_s

]]></Node>
<StgValue><ssdm name="trunc_ln162_64"/></StgValue>
</operation>

<operation id="430" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:284 %xor_ln162_42 = xor i16 %trunc_ln162_60, i16 %trunc_ln162_59

]]></Node>
<StgValue><ssdm name="xor_ln162_42"/></StgValue>
</operation>

<operation id="431" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:290 %xor_ln162_47 = xor i16 %trunc_ln162_54, i16 %trunc_ln162_53

]]></Node>
<StgValue><ssdm name="xor_ln162_47"/></StgValue>
</operation>

<operation id="432" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:291 %xor_ln162_48 = xor i16 %xor_ln162_42, i16 %trunc_ln162_64

]]></Node>
<StgValue><ssdm name="xor_ln162_48"/></StgValue>
</operation>

<operation id="433" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:296 %xor_ln153_22 = xor i16 %xor_ln162_48, i16 %xor_ln162_47

]]></Node>
<StgValue><ssdm name="xor_ln153_22"/></StgValue>
</operation>

<operation id="434" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:358 %trunc_ln163_16 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %xor_ln153_22, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln163_16"/></StgValue>
</operation>

<operation id="435" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:400 %lshr_ln163_6 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %t2, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln163_6"/></StgValue>
</operation>

<operation id="436" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
:455 %trunc_ln163_49 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %xor_ln153_18, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln163_49"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="437" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="8" op_0_bw="32">
<![CDATA[
:267 %trunc_ln162_51 = trunc i32 %rk_load_7

]]></Node>
<StgValue><ssdm name="trunc_ln162_51"/></StgValue>
</operation>

<operation id="438" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="8" op_0_bw="32">
<![CDATA[
:268 %trunc_ln162_52 = trunc i32 %Td0_load_12

]]></Node>
<StgValue><ssdm name="trunc_ln162_52"/></StgValue>
</operation>

<operation id="439" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="24" op_0_bw="32">
<![CDATA[
:271 %trunc_ln162_55 = trunc i32 %rk_load_7

]]></Node>
<StgValue><ssdm name="trunc_ln162_55"/></StgValue>
</operation>

<operation id="440" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="24" op_0_bw="32">
<![CDATA[
:272 %trunc_ln162_56 = trunc i32 %Td0_load_12

]]></Node>
<StgValue><ssdm name="trunc_ln162_56"/></StgValue>
</operation>

<operation id="441" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:273 %xor_ln162_39 = xor i32 %Td0_load_12, i32 %rk_load_7

]]></Node>
<StgValue><ssdm name="xor_ln162_39"/></StgValue>
</operation>

<operation id="442" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="24" op_0_bw="32">
<![CDATA[
:274 %trunc_ln162_57 = trunc i32 %tmp_9

]]></Node>
<StgValue><ssdm name="trunc_ln162_57"/></StgValue>
</operation>

<operation id="443" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="24" op_0_bw="32">
<![CDATA[
:275 %trunc_ln162_58 = trunc i32 %tmp_10

]]></Node>
<StgValue><ssdm name="trunc_ln162_58"/></StgValue>
</operation>

<operation id="444" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="8" op_0_bw="32">
<![CDATA[
:278 %trunc_ln162_61 = trunc i32 %tmp_9

]]></Node>
<StgValue><ssdm name="trunc_ln162_61"/></StgValue>
</operation>

<operation id="445" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="8" op_0_bw="32">
<![CDATA[
:279 %trunc_ln162_62 = trunc i32 %tmp_10

]]></Node>
<StgValue><ssdm name="trunc_ln162_62"/></StgValue>
</operation>

<operation id="446" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:280 %xor_ln162_40 = xor i32 %tmp_10, i32 %tmp_9

]]></Node>
<StgValue><ssdm name="xor_ln162_40"/></StgValue>
</operation>

<operation id="447" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="8" op_0_bw="32">
<![CDATA[
:281 %trunc_ln162_63 = trunc i32 %tmp_s

]]></Node>
<StgValue><ssdm name="trunc_ln162_63"/></StgValue>
</operation>

<operation id="448" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:282 %xor_ln162_41 = xor i8 %trunc_ln162_62, i8 %trunc_ln162_61

]]></Node>
<StgValue><ssdm name="xor_ln162_41"/></StgValue>
</operation>

<operation id="449" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="24" op_0_bw="32">
<![CDATA[
:285 %trunc_ln162_65 = trunc i32 %tmp_s

]]></Node>
<StgValue><ssdm name="trunc_ln162_65"/></StgValue>
</operation>

<operation id="450" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:286 %xor_ln162_43 = xor i24 %trunc_ln162_58, i24 %trunc_ln162_57

]]></Node>
<StgValue><ssdm name="xor_ln162_43"/></StgValue>
</operation>

<operation id="451" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:287 %xor_ln162_44 = xor i32 %xor_ln162_40, i32 %tmp_s

]]></Node>
<StgValue><ssdm name="xor_ln162_44"/></StgValue>
</operation>

<operation id="452" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:288 %xor_ln162_45 = xor i24 %trunc_ln162_56, i24 %trunc_ln162_55

]]></Node>
<StgValue><ssdm name="xor_ln162_45"/></StgValue>
</operation>

<operation id="453" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:289 %xor_ln162_46 = xor i24 %xor_ln162_43, i24 %trunc_ln162_65

]]></Node>
<StgValue><ssdm name="xor_ln162_46"/></StgValue>
</operation>

<operation id="454" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:292 %xor_ln162_49 = xor i8 %trunc_ln162_52, i8 %trunc_ln162_51

]]></Node>
<StgValue><ssdm name="xor_ln162_49"/></StgValue>
</operation>

<operation id="455" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:293 %xor_ln162_50 = xor i8 %xor_ln162_41, i8 %trunc_ln162_63

]]></Node>
<StgValue><ssdm name="xor_ln162_50"/></StgValue>
</operation>

<operation id="456" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:294 %t3 = xor i32 %xor_ln162_44, i32 %xor_ln162_39

]]></Node>
<StgValue><ssdm name="t3"/></StgValue>
</operation>

<operation id="457" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:295 %xor_ln153_21 = xor i8 %xor_ln162_50, i8 %xor_ln162_49

]]></Node>
<StgValue><ssdm name="xor_ln153_21"/></StgValue>
</operation>

<operation id="458" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:297 %xor_ln153_23 = xor i24 %xor_ln162_46, i24 %xor_ln162_45

]]></Node>
<StgValue><ssdm name="xor_ln153_23"/></StgValue>
</operation>

<operation id="459" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
:302 %trunc_ln5 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %xor_ln153_23, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln5"/></StgValue>
</operation>

<operation id="460" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:451 %lshr_ln163_9 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %t3, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln163_9"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="461" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="8">
<![CDATA[
:303 %zext_ln163_1 = zext i8 %trunc_ln5

]]></Node>
<StgValue><ssdm name="zext_ln163_1"/></StgValue>
</operation>

<operation id="462" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:304 %Td0_addr_17 = getelementptr i32 %Td0, i64 0, i64 %zext_ln163_1

]]></Node>
<StgValue><ssdm name="Td0_addr_17"/></StgValue>
</operation>

<operation id="463" st_id="23" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="8">
<![CDATA[
:305 %Td0_load_17 = load i8 %Td0_addr_17

]]></Node>
<StgValue><ssdm name="Td0_load_17"/></StgValue>
</operation>

<operation id="464" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="64" op_0_bw="8">
<![CDATA[
:308 %zext_ln163_2 = zext i8 %trunc_ln163_1

]]></Node>
<StgValue><ssdm name="zext_ln163_2"/></StgValue>
</operation>

<operation id="465" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:309 %Td0_addr_18 = getelementptr i32 %Td0, i64 0, i64 %zext_ln163_2

]]></Node>
<StgValue><ssdm name="Td0_addr_18"/></StgValue>
</operation>

<operation id="466" st_id="23" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="8">
<![CDATA[
:310 %Td0_load_18 = load i8 %Td0_addr_18

]]></Node>
<StgValue><ssdm name="Td0_load_18"/></StgValue>
</operation>

<operation id="467" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="64" op_0_bw="8">
<![CDATA[
:312 %zext_ln163_3 = zext i8 %xor_ln153_17

]]></Node>
<StgValue><ssdm name="zext_ln163_3"/></StgValue>
</operation>

<operation id="468" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:313 %Td0_addr_19 = getelementptr i32 %Td0, i64 0, i64 %zext_ln163_3

]]></Node>
<StgValue><ssdm name="Td0_addr_19"/></StgValue>
</operation>

<operation id="469" st_id="23" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="8">
<![CDATA[
:314 %Td0_load_19 = load i8 %Td0_addr_19

]]></Node>
<StgValue><ssdm name="Td0_load_19"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="470" st_id="24" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="8">
<![CDATA[
:305 %Td0_load_17 = load i8 %Td0_addr_17

]]></Node>
<StgValue><ssdm name="Td0_load_17"/></StgValue>
</operation>

<operation id="471" st_id="24" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="8">
<![CDATA[
:310 %Td0_load_18 = load i8 %Td0_addr_18

]]></Node>
<StgValue><ssdm name="Td0_load_18"/></StgValue>
</operation>

<operation id="472" st_id="24" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="8">
<![CDATA[
:314 %Td0_load_19 = load i8 %Td0_addr_19

]]></Node>
<StgValue><ssdm name="Td0_load_19"/></StgValue>
</operation>

<operation id="473" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="8">
<![CDATA[
:354 %zext_ln163_5 = zext i8 %trunc_ln163_s

]]></Node>
<StgValue><ssdm name="zext_ln163_5"/></StgValue>
</operation>

<operation id="474" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:355 %Td0_addr_21 = getelementptr i32 %Td0, i64 0, i64 %zext_ln163_5

]]></Node>
<StgValue><ssdm name="Td0_addr_21"/></StgValue>
</operation>

<operation id="475" st_id="24" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="8">
<![CDATA[
:356 %Td0_load_21 = load i8 %Td0_addr_21

]]></Node>
<StgValue><ssdm name="Td0_load_21"/></StgValue>
</operation>

<operation id="476" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="64" op_0_bw="8">
<![CDATA[
:359 %zext_ln163_6 = zext i8 %trunc_ln163_16

]]></Node>
<StgValue><ssdm name="zext_ln163_6"/></StgValue>
</operation>

<operation id="477" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:360 %Td0_addr_22 = getelementptr i32 %Td0, i64 0, i64 %zext_ln163_6

]]></Node>
<StgValue><ssdm name="Td0_addr_22"/></StgValue>
</operation>

<operation id="478" st_id="24" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="8">
<![CDATA[
:361 %Td0_load_22 = load i8 %Td0_addr_22

]]></Node>
<StgValue><ssdm name="Td0_load_22"/></StgValue>
</operation>

<operation id="479" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="64" op_0_bw="8">
<![CDATA[
:363 %zext_ln163_7 = zext i8 %xor_ln153_19

]]></Node>
<StgValue><ssdm name="zext_ln163_7"/></StgValue>
</operation>

<operation id="480" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:364 %Td0_addr_23 = getelementptr i32 %Td0, i64 0, i64 %zext_ln163_7

]]></Node>
<StgValue><ssdm name="Td0_addr_23"/></StgValue>
</operation>

<operation id="481" st_id="24" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="8">
<![CDATA[
:365 %Td0_load_23 = load i8 %Td0_addr_23

]]></Node>
<StgValue><ssdm name="Td0_load_23"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="482" st_id="25" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:306 %tmp_11 = call i32 @rotr, i32 %Td0_load_17, i5 8

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="483" st_id="25" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:311 %tmp_12 = call i32 @rotr, i32 %Td0_load_18, i5 16

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="484" st_id="25" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:315 %tmp_13 = call i32 @rotr, i32 %Td0_load_19, i5 24

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="485" st_id="25" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="8">
<![CDATA[
:356 %Td0_load_21 = load i8 %Td0_addr_21

]]></Node>
<StgValue><ssdm name="Td0_load_21"/></StgValue>
</operation>

<operation id="486" st_id="25" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="8">
<![CDATA[
:361 %Td0_load_22 = load i8 %Td0_addr_22

]]></Node>
<StgValue><ssdm name="Td0_load_22"/></StgValue>
</operation>

<operation id="487" st_id="25" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="8">
<![CDATA[
:365 %Td0_load_23 = load i8 %Td0_addr_23

]]></Node>
<StgValue><ssdm name="Td0_load_23"/></StgValue>
</operation>

<operation id="488" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="64" op_0_bw="8">
<![CDATA[
:405 %zext_ln163_9 = zext i8 %trunc_ln163_32

]]></Node>
<StgValue><ssdm name="zext_ln163_9"/></StgValue>
</operation>

<operation id="489" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:406 %Td0_addr_25 = getelementptr i32 %Td0, i64 0, i64 %zext_ln163_9

]]></Node>
<StgValue><ssdm name="Td0_addr_25"/></StgValue>
</operation>

<operation id="490" st_id="25" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="8">
<![CDATA[
:407 %Td0_load_25 = load i8 %Td0_addr_25

]]></Node>
<StgValue><ssdm name="Td0_load_25"/></StgValue>
</operation>

<operation id="491" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="64" op_0_bw="8">
<![CDATA[
:410 %zext_ln163_10 = zext i8 %trunc_ln163_33

]]></Node>
<StgValue><ssdm name="zext_ln163_10"/></StgValue>
</operation>

<operation id="492" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:411 %Td0_addr_26 = getelementptr i32 %Td0, i64 0, i64 %zext_ln163_10

]]></Node>
<StgValue><ssdm name="Td0_addr_26"/></StgValue>
</operation>

<operation id="493" st_id="25" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="8">
<![CDATA[
:412 %Td0_load_26 = load i8 %Td0_addr_26

]]></Node>
<StgValue><ssdm name="Td0_load_26"/></StgValue>
</operation>

<operation id="494" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="8">
<![CDATA[
:414 %zext_ln163_11 = zext i8 %xor_ln153_21

]]></Node>
<StgValue><ssdm name="zext_ln163_11"/></StgValue>
</operation>

<operation id="495" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:415 %Td0_addr_27 = getelementptr i32 %Td0, i64 0, i64 %zext_ln163_11

]]></Node>
<StgValue><ssdm name="Td0_addr_27"/></StgValue>
</operation>

<operation id="496" st_id="25" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="8">
<![CDATA[
:416 %Td0_load_27 = load i8 %Td0_addr_27

]]></Node>
<StgValue><ssdm name="Td0_load_27"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="497" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="8">
<![CDATA[
:299 %zext_ln163 = zext i8 %lshr_ln1

]]></Node>
<StgValue><ssdm name="zext_ln163"/></StgValue>
</operation>

<operation id="498" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:300 %Td0_addr_16 = getelementptr i32 %Td0, i64 0, i64 %zext_ln163

]]></Node>
<StgValue><ssdm name="Td0_addr_16"/></StgValue>
</operation>

<operation id="499" st_id="26" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="8">
<![CDATA[
:301 %Td0_load_16 = load i8 %Td0_addr_16

]]></Node>
<StgValue><ssdm name="Td0_load_16"/></StgValue>
</operation>

<operation id="500" st_id="26" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:306 %tmp_11 = call i32 @rotr, i32 %Td0_load_17, i5 8

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="501" st_id="26" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:311 %tmp_12 = call i32 @rotr, i32 %Td0_load_18, i5 16

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="502" st_id="26" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:315 %tmp_13 = call i32 @rotr, i32 %Td0_load_19, i5 24

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="503" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:316 %rk_addr_8 = getelementptr i32 %rk, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="rk_addr_8"/></StgValue>
</operation>

<operation id="504" st_id="26" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="6">
<![CDATA[
:317 %rk_load_8 = load i6 %rk_addr_8

]]></Node>
<StgValue><ssdm name="rk_load_8"/></StgValue>
</operation>

<operation id="505" st_id="26" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:357 %tmp_14 = call i32 @rotr, i32 %Td0_load_21, i5 8

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="506" st_id="26" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:362 %tmp_15 = call i32 @rotr, i32 %Td0_load_22, i5 16

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="507" st_id="26" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:366 %tmp_16 = call i32 @rotr, i32 %Td0_load_23, i5 24

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="508" st_id="26" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="8">
<![CDATA[
:407 %Td0_load_25 = load i8 %Td0_addr_25

]]></Node>
<StgValue><ssdm name="Td0_load_25"/></StgValue>
</operation>

<operation id="509" st_id="26" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="8">
<![CDATA[
:412 %Td0_load_26 = load i8 %Td0_addr_26

]]></Node>
<StgValue><ssdm name="Td0_load_26"/></StgValue>
</operation>

<operation id="510" st_id="26" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="8">
<![CDATA[
:416 %Td0_load_27 = load i8 %Td0_addr_27

]]></Node>
<StgValue><ssdm name="Td0_load_27"/></StgValue>
</operation>

<operation id="511" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="64" op_0_bw="8">
<![CDATA[
:456 %zext_ln163_13 = zext i8 %trunc_ln163_49

]]></Node>
<StgValue><ssdm name="zext_ln163_13"/></StgValue>
</operation>

<operation id="512" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:457 %Td0_addr_29 = getelementptr i32 %Td0, i64 0, i64 %zext_ln163_13

]]></Node>
<StgValue><ssdm name="Td0_addr_29"/></StgValue>
</operation>

<operation id="513" st_id="26" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="8">
<![CDATA[
:458 %Td0_load_29 = load i8 %Td0_addr_29

]]></Node>
<StgValue><ssdm name="Td0_load_29"/></StgValue>
</operation>

<operation id="514" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="64" op_0_bw="8">
<![CDATA[
:461 %zext_ln163_14 = zext i8 %trunc_ln163_50

]]></Node>
<StgValue><ssdm name="zext_ln163_14"/></StgValue>
</operation>

<operation id="515" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:462 %Td0_addr_30 = getelementptr i32 %Td0, i64 0, i64 %zext_ln163_14

]]></Node>
<StgValue><ssdm name="Td0_addr_30"/></StgValue>
</operation>

<operation id="516" st_id="26" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="8">
<![CDATA[
:463 %Td0_load_30 = load i8 %Td0_addr_30

]]></Node>
<StgValue><ssdm name="Td0_load_30"/></StgValue>
</operation>

<operation id="517" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="64" op_0_bw="8">
<![CDATA[
:465 %zext_ln163_15 = zext i8 %xor_ln153_12

]]></Node>
<StgValue><ssdm name="zext_ln163_15"/></StgValue>
</operation>

<operation id="518" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:466 %Td0_addr_31 = getelementptr i32 %Td0, i64 0, i64 %zext_ln163_15

]]></Node>
<StgValue><ssdm name="Td0_addr_31"/></StgValue>
</operation>

<operation id="519" st_id="26" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="8">
<![CDATA[
:467 %Td0_load_31 = load i8 %Td0_addr_31

]]></Node>
<StgValue><ssdm name="Td0_load_31"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="520" st_id="27" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="8">
<![CDATA[
:301 %Td0_load_16 = load i8 %Td0_addr_16

]]></Node>
<StgValue><ssdm name="Td0_load_16"/></StgValue>
</operation>

<operation id="521" st_id="27" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="6">
<![CDATA[
:317 %rk_load_8 = load i6 %rk_addr_8

]]></Node>
<StgValue><ssdm name="rk_load_8"/></StgValue>
</operation>

<operation id="522" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="16" op_0_bw="32">
<![CDATA[
:320 %trunc_ln163_3 = trunc i32 %rk_load_8

]]></Node>
<StgValue><ssdm name="trunc_ln163_3"/></StgValue>
</operation>

<operation id="523" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="16" op_0_bw="32">
<![CDATA[
:321 %trunc_ln163_4 = trunc i32 %Td0_load_16

]]></Node>
<StgValue><ssdm name="trunc_ln163_4"/></StgValue>
</operation>

<operation id="524" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="16" op_0_bw="32">
<![CDATA[
:327 %trunc_ln163_9 = trunc i32 %tmp_11

]]></Node>
<StgValue><ssdm name="trunc_ln163_9"/></StgValue>
</operation>

<operation id="525" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="16" op_0_bw="32">
<![CDATA[
:328 %trunc_ln163_10 = trunc i32 %tmp_13

]]></Node>
<StgValue><ssdm name="trunc_ln163_10"/></StgValue>
</operation>

<operation id="526" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="16" op_0_bw="32">
<![CDATA[
:334 %trunc_ln163_14 = trunc i32 %tmp_12

]]></Node>
<StgValue><ssdm name="trunc_ln163_14"/></StgValue>
</operation>

<operation id="527" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:335 %xor_ln163_3 = xor i16 %trunc_ln163_10, i16 %trunc_ln163_9

]]></Node>
<StgValue><ssdm name="xor_ln163_3"/></StgValue>
</operation>

<operation id="528" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:341 %xor_ln163_8 = xor i16 %trunc_ln163_4, i16 %trunc_ln163_3

]]></Node>
<StgValue><ssdm name="xor_ln163_8"/></StgValue>
</operation>

<operation id="529" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:342 %xor_ln163_9 = xor i16 %xor_ln163_3, i16 %trunc_ln163_14

]]></Node>
<StgValue><ssdm name="xor_ln163_9"/></StgValue>
</operation>

<operation id="530" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:347 %xor_ln153_25 = xor i16 %xor_ln163_9, i16 %xor_ln163_8

]]></Node>
<StgValue><ssdm name="xor_ln153_25"/></StgValue>
</operation>

<operation id="531" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="64" op_0_bw="8">
<![CDATA[
:350 %zext_ln163_4 = zext i8 %lshr_ln163_3

]]></Node>
<StgValue><ssdm name="zext_ln163_4"/></StgValue>
</operation>

<operation id="532" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:351 %Td0_addr_20 = getelementptr i32 %Td0, i64 0, i64 %zext_ln163_4

]]></Node>
<StgValue><ssdm name="Td0_addr_20"/></StgValue>
</operation>

<operation id="533" st_id="27" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="8">
<![CDATA[
:352 %Td0_load_20 = load i8 %Td0_addr_20

]]></Node>
<StgValue><ssdm name="Td0_load_20"/></StgValue>
</operation>

<operation id="534" st_id="27" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:357 %tmp_14 = call i32 @rotr, i32 %Td0_load_21, i5 8

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="535" st_id="27" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:362 %tmp_15 = call i32 @rotr, i32 %Td0_load_22, i5 16

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="536" st_id="27" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:366 %tmp_16 = call i32 @rotr, i32 %Td0_load_23, i5 24

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="537" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:367 %rk_addr_9 = getelementptr i32 %rk, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="rk_addr_9"/></StgValue>
</operation>

<operation id="538" st_id="27" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="6">
<![CDATA[
:368 %rk_load_9 = load i6 %rk_addr_9

]]></Node>
<StgValue><ssdm name="rk_load_9"/></StgValue>
</operation>

<operation id="539" st_id="27" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:408 %tmp_17 = call i32 @rotr, i32 %Td0_load_25, i5 8

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="540" st_id="27" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:413 %tmp_18 = call i32 @rotr, i32 %Td0_load_26, i5 16

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="541" st_id="27" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:417 %tmp_19 = call i32 @rotr, i32 %Td0_load_27, i5 24

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="542" st_id="27" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="8">
<![CDATA[
:458 %Td0_load_29 = load i8 %Td0_addr_29

]]></Node>
<StgValue><ssdm name="Td0_load_29"/></StgValue>
</operation>

<operation id="543" st_id="27" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="8">
<![CDATA[
:463 %Td0_load_30 = load i8 %Td0_addr_30

]]></Node>
<StgValue><ssdm name="Td0_load_30"/></StgValue>
</operation>

<operation id="544" st_id="27" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="8">
<![CDATA[
:467 %Td0_load_31 = load i8 %Td0_addr_31

]]></Node>
<StgValue><ssdm name="Td0_load_31"/></StgValue>
</operation>

<operation id="545" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:613 %trunc_ln164_33 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %xor_ln153_25, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln164_33"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="546" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="8" op_0_bw="32">
<![CDATA[
:318 %trunc_ln163 = trunc i32 %rk_load_8

]]></Node>
<StgValue><ssdm name="trunc_ln163"/></StgValue>
</operation>

<operation id="547" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="8" op_0_bw="32">
<![CDATA[
:319 %trunc_ln163_2 = trunc i32 %Td0_load_16

]]></Node>
<StgValue><ssdm name="trunc_ln163_2"/></StgValue>
</operation>

<operation id="548" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="24" op_0_bw="32">
<![CDATA[
:322 %trunc_ln163_5 = trunc i32 %rk_load_8

]]></Node>
<StgValue><ssdm name="trunc_ln163_5"/></StgValue>
</operation>

<operation id="549" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="24" op_0_bw="32">
<![CDATA[
:323 %trunc_ln163_6 = trunc i32 %Td0_load_16

]]></Node>
<StgValue><ssdm name="trunc_ln163_6"/></StgValue>
</operation>

<operation id="550" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:324 %xor_ln163 = xor i32 %Td0_load_16, i32 %rk_load_8

]]></Node>
<StgValue><ssdm name="xor_ln163"/></StgValue>
</operation>

<operation id="551" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="24" op_0_bw="32">
<![CDATA[
:325 %trunc_ln163_7 = trunc i32 %tmp_11

]]></Node>
<StgValue><ssdm name="trunc_ln163_7"/></StgValue>
</operation>

<operation id="552" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="24" op_0_bw="32">
<![CDATA[
:326 %trunc_ln163_8 = trunc i32 %tmp_13

]]></Node>
<StgValue><ssdm name="trunc_ln163_8"/></StgValue>
</operation>

<operation id="553" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="8" op_0_bw="32">
<![CDATA[
:329 %trunc_ln163_11 = trunc i32 %tmp_11

]]></Node>
<StgValue><ssdm name="trunc_ln163_11"/></StgValue>
</operation>

<operation id="554" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="8" op_0_bw="32">
<![CDATA[
:330 %trunc_ln163_12 = trunc i32 %tmp_13

]]></Node>
<StgValue><ssdm name="trunc_ln163_12"/></StgValue>
</operation>

<operation id="555" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:331 %xor_ln163_1 = xor i32 %tmp_13, i32 %tmp_11

]]></Node>
<StgValue><ssdm name="xor_ln163_1"/></StgValue>
</operation>

<operation id="556" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="8" op_0_bw="32">
<![CDATA[
:332 %trunc_ln163_13 = trunc i32 %tmp_12

]]></Node>
<StgValue><ssdm name="trunc_ln163_13"/></StgValue>
</operation>

<operation id="557" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:333 %xor_ln163_2 = xor i8 %trunc_ln163_12, i8 %trunc_ln163_11

]]></Node>
<StgValue><ssdm name="xor_ln163_2"/></StgValue>
</operation>

<operation id="558" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="24" op_0_bw="32">
<![CDATA[
:336 %trunc_ln163_15 = trunc i32 %tmp_12

]]></Node>
<StgValue><ssdm name="trunc_ln163_15"/></StgValue>
</operation>

<operation id="559" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:337 %xor_ln163_4 = xor i24 %trunc_ln163_8, i24 %trunc_ln163_7

]]></Node>
<StgValue><ssdm name="xor_ln163_4"/></StgValue>
</operation>

<operation id="560" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:338 %xor_ln163_5 = xor i32 %xor_ln163_1, i32 %tmp_12

]]></Node>
<StgValue><ssdm name="xor_ln163_5"/></StgValue>
</operation>

<operation id="561" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:339 %xor_ln163_6 = xor i24 %trunc_ln163_6, i24 %trunc_ln163_5

]]></Node>
<StgValue><ssdm name="xor_ln163_6"/></StgValue>
</operation>

<operation id="562" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:340 %xor_ln163_7 = xor i24 %xor_ln163_4, i24 %trunc_ln163_15

]]></Node>
<StgValue><ssdm name="xor_ln163_7"/></StgValue>
</operation>

<operation id="563" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:343 %xor_ln163_10 = xor i8 %trunc_ln163_2, i8 %trunc_ln163

]]></Node>
<StgValue><ssdm name="xor_ln163_10"/></StgValue>
</operation>

<operation id="564" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:344 %xor_ln163_11 = xor i8 %xor_ln163_2, i8 %trunc_ln163_13

]]></Node>
<StgValue><ssdm name="xor_ln163_11"/></StgValue>
</operation>

<operation id="565" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:345 %s0_1 = xor i32 %xor_ln163_5, i32 %xor_ln163

]]></Node>
<StgValue><ssdm name="s0_1"/></StgValue>
</operation>

<operation id="566" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:346 %xor_ln153_24 = xor i8 %xor_ln163_11, i8 %xor_ln163_10

]]></Node>
<StgValue><ssdm name="xor_ln153_24"/></StgValue>
</operation>

<operation id="567" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:348 %xor_ln153_26 = xor i24 %xor_ln163_7, i24 %xor_ln163_6

]]></Node>
<StgValue><ssdm name="xor_ln153_26"/></StgValue>
</operation>

<operation id="568" st_id="28" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="8">
<![CDATA[
:352 %Td0_load_20 = load i8 %Td0_addr_20

]]></Node>
<StgValue><ssdm name="Td0_load_20"/></StgValue>
</operation>

<operation id="569" st_id="28" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="6">
<![CDATA[
:368 %rk_load_9 = load i6 %rk_addr_9

]]></Node>
<StgValue><ssdm name="rk_load_9"/></StgValue>
</operation>

<operation id="570" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="16" op_0_bw="32">
<![CDATA[
:369 %trunc_ln163_17 = trunc i32 %rk_load_9

]]></Node>
<StgValue><ssdm name="trunc_ln163_17"/></StgValue>
</operation>

<operation id="571" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="16" op_0_bw="32">
<![CDATA[
:370 %trunc_ln163_18 = trunc i32 %Td0_load_20

]]></Node>
<StgValue><ssdm name="trunc_ln163_18"/></StgValue>
</operation>

<operation id="572" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="16" op_0_bw="32">
<![CDATA[
:380 %trunc_ln163_27 = trunc i32 %tmp_14

]]></Node>
<StgValue><ssdm name="trunc_ln163_27"/></StgValue>
</operation>

<operation id="573" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="16" op_0_bw="32">
<![CDATA[
:381 %trunc_ln163_28 = trunc i32 %tmp_16

]]></Node>
<StgValue><ssdm name="trunc_ln163_28"/></StgValue>
</operation>

<operation id="574" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="16" op_0_bw="32">
<![CDATA[
:383 %trunc_ln163_29 = trunc i32 %tmp_15

]]></Node>
<StgValue><ssdm name="trunc_ln163_29"/></StgValue>
</operation>

<operation id="575" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:384 %xor_ln163_15 = xor i16 %trunc_ln163_28, i16 %trunc_ln163_27

]]></Node>
<StgValue><ssdm name="xor_ln163_15"/></StgValue>
</operation>

<operation id="576" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:394 %xor_ln163_23 = xor i16 %trunc_ln163_18, i16 %trunc_ln163_17

]]></Node>
<StgValue><ssdm name="xor_ln163_23"/></StgValue>
</operation>

<operation id="577" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:395 %xor_ln163_24 = xor i16 %xor_ln163_15, i16 %trunc_ln163_29

]]></Node>
<StgValue><ssdm name="xor_ln163_24"/></StgValue>
</operation>

<operation id="578" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:397 %xor_ln153_27 = xor i16 %xor_ln163_24, i16 %xor_ln163_23

]]></Node>
<StgValue><ssdm name="xor_ln153_27"/></StgValue>
</operation>

<operation id="579" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="8">
<![CDATA[
:401 %zext_ln163_8 = zext i8 %lshr_ln163_6

]]></Node>
<StgValue><ssdm name="zext_ln163_8"/></StgValue>
</operation>

<operation id="580" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:402 %Td0_addr_24 = getelementptr i32 %Td0, i64 0, i64 %zext_ln163_8

]]></Node>
<StgValue><ssdm name="Td0_addr_24"/></StgValue>
</operation>

<operation id="581" st_id="28" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="8">
<![CDATA[
:403 %Td0_load_24 = load i8 %Td0_addr_24

]]></Node>
<StgValue><ssdm name="Td0_load_24"/></StgValue>
</operation>

<operation id="582" st_id="28" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:408 %tmp_17 = call i32 @rotr, i32 %Td0_load_25, i5 8

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="583" st_id="28" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:413 %tmp_18 = call i32 @rotr, i32 %Td0_load_26, i5 16

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="584" st_id="28" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:417 %tmp_19 = call i32 @rotr, i32 %Td0_load_27, i5 24

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="585" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:418 %rk_addr_10 = getelementptr i32 %rk, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="rk_addr_10"/></StgValue>
</operation>

<operation id="586" st_id="28" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="6">
<![CDATA[
:419 %rk_load_10 = load i6 %rk_addr_10

]]></Node>
<StgValue><ssdm name="rk_load_10"/></StgValue>
</operation>

<operation id="587" st_id="28" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:459 %tmp_20 = call i32 @rotr, i32 %Td0_load_29, i5 8

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="588" st_id="28" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:464 %tmp_21 = call i32 @rotr, i32 %Td0_load_30, i5 16

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="589" st_id="28" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:468 %tmp_22 = call i32 @rotr, i32 %Td0_load_31, i5 24

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="590" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:502 %lshr_ln2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %s0_1, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln2"/></StgValue>
</operation>

<operation id="591" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
:557 %trunc_ln164_s = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %xor_ln153_26, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln164_s"/></StgValue>
</operation>

<operation id="592" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:664 %trunc_ln164_50 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %xor_ln153_27, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln164_50"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="593" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="24" op_0_bw="32">
<![CDATA[
:371 %trunc_ln163_19 = trunc i32 %rk_load_9

]]></Node>
<StgValue><ssdm name="trunc_ln163_19"/></StgValue>
</operation>

<operation id="594" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="24" op_0_bw="32">
<![CDATA[
:372 %trunc_ln163_20 = trunc i32 %Td0_load_20

]]></Node>
<StgValue><ssdm name="trunc_ln163_20"/></StgValue>
</operation>

<operation id="595" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="8" op_0_bw="32">
<![CDATA[
:373 %trunc_ln163_21 = trunc i32 %rk_load_9

]]></Node>
<StgValue><ssdm name="trunc_ln163_21"/></StgValue>
</operation>

<operation id="596" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="8" op_0_bw="32">
<![CDATA[
:374 %trunc_ln163_22 = trunc i32 %Td0_load_20

]]></Node>
<StgValue><ssdm name="trunc_ln163_22"/></StgValue>
</operation>

<operation id="597" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:375 %xor_ln163_13 = xor i32 %Td0_load_20, i32 %rk_load_9

]]></Node>
<StgValue><ssdm name="xor_ln163_13"/></StgValue>
</operation>

<operation id="598" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="8" op_0_bw="32">
<![CDATA[
:376 %trunc_ln163_23 = trunc i32 %tmp_14

]]></Node>
<StgValue><ssdm name="trunc_ln163_23"/></StgValue>
</operation>

<operation id="599" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="8" op_0_bw="32">
<![CDATA[
:377 %trunc_ln163_24 = trunc i32 %tmp_16

]]></Node>
<StgValue><ssdm name="trunc_ln163_24"/></StgValue>
</operation>

<operation id="600" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="24" op_0_bw="32">
<![CDATA[
:378 %trunc_ln163_25 = trunc i32 %tmp_14

]]></Node>
<StgValue><ssdm name="trunc_ln163_25"/></StgValue>
</operation>

<operation id="601" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="24" op_0_bw="32">
<![CDATA[
:379 %trunc_ln163_26 = trunc i32 %tmp_16

]]></Node>
<StgValue><ssdm name="trunc_ln163_26"/></StgValue>
</operation>

<operation id="602" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:382 %xor_ln163_14 = xor i32 %tmp_16, i32 %tmp_14

]]></Node>
<StgValue><ssdm name="xor_ln163_14"/></StgValue>
</operation>

<operation id="603" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="24" op_0_bw="32">
<![CDATA[
:385 %trunc_ln163_30 = trunc i32 %tmp_15

]]></Node>
<StgValue><ssdm name="trunc_ln163_30"/></StgValue>
</operation>

<operation id="604" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:386 %xor_ln163_16 = xor i24 %trunc_ln163_26, i24 %trunc_ln163_25

]]></Node>
<StgValue><ssdm name="xor_ln163_16"/></StgValue>
</operation>

<operation id="605" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="8" op_0_bw="32">
<![CDATA[
:387 %trunc_ln163_31 = trunc i32 %tmp_15

]]></Node>
<StgValue><ssdm name="trunc_ln163_31"/></StgValue>
</operation>

<operation id="606" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:388 %xor_ln163_17 = xor i8 %trunc_ln163_24, i8 %trunc_ln163_23

]]></Node>
<StgValue><ssdm name="xor_ln163_17"/></StgValue>
</operation>

<operation id="607" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:389 %xor_ln163_18 = xor i32 %xor_ln163_14, i32 %tmp_15

]]></Node>
<StgValue><ssdm name="xor_ln163_18"/></StgValue>
</operation>

<operation id="608" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:390 %xor_ln163_19 = xor i8 %trunc_ln163_22, i8 %trunc_ln163_21

]]></Node>
<StgValue><ssdm name="xor_ln163_19"/></StgValue>
</operation>

<operation id="609" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:391 %xor_ln163_20 = xor i8 %xor_ln163_17, i8 %trunc_ln163_31

]]></Node>
<StgValue><ssdm name="xor_ln163_20"/></StgValue>
</operation>

<operation id="610" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:392 %xor_ln163_21 = xor i24 %trunc_ln163_20, i24 %trunc_ln163_19

]]></Node>
<StgValue><ssdm name="xor_ln163_21"/></StgValue>
</operation>

<operation id="611" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:393 %xor_ln163_22 = xor i24 %xor_ln163_16, i24 %trunc_ln163_30

]]></Node>
<StgValue><ssdm name="xor_ln163_22"/></StgValue>
</operation>

<operation id="612" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:396 %s1_1 = xor i32 %xor_ln163_18, i32 %xor_ln163_13

]]></Node>
<StgValue><ssdm name="s1_1"/></StgValue>
</operation>

<operation id="613" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:398 %xor_ln153_28 = xor i24 %xor_ln163_22, i24 %xor_ln163_21

]]></Node>
<StgValue><ssdm name="xor_ln153_28"/></StgValue>
</operation>

<operation id="614" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:399 %xor_ln153_29 = xor i8 %xor_ln163_20, i8 %xor_ln163_19

]]></Node>
<StgValue><ssdm name="xor_ln153_29"/></StgValue>
</operation>

<operation id="615" st_id="29" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="8">
<![CDATA[
:403 %Td0_load_24 = load i8 %Td0_addr_24

]]></Node>
<StgValue><ssdm name="Td0_load_24"/></StgValue>
</operation>

<operation id="616" st_id="29" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="6">
<![CDATA[
:419 %rk_load_10 = load i6 %rk_addr_10

]]></Node>
<StgValue><ssdm name="rk_load_10"/></StgValue>
</operation>

<operation id="617" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="16" op_0_bw="32">
<![CDATA[
:424 %trunc_ln163_38 = trunc i32 %rk_load_10

]]></Node>
<StgValue><ssdm name="trunc_ln163_38"/></StgValue>
</operation>

<operation id="618" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="16" op_0_bw="32">
<![CDATA[
:425 %trunc_ln163_39 = trunc i32 %Td0_load_24

]]></Node>
<StgValue><ssdm name="trunc_ln163_39"/></StgValue>
</operation>

<operation id="619" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="16" op_0_bw="32">
<![CDATA[
:427 %trunc_ln163_40 = trunc i32 %tmp_17

]]></Node>
<StgValue><ssdm name="trunc_ln163_40"/></StgValue>
</operation>

<operation id="620" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="16" op_0_bw="32">
<![CDATA[
:428 %trunc_ln163_41 = trunc i32 %tmp_19

]]></Node>
<StgValue><ssdm name="trunc_ln163_41"/></StgValue>
</operation>

<operation id="621" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="16" op_0_bw="32">
<![CDATA[
:438 %trunc_ln163_48 = trunc i32 %tmp_18

]]></Node>
<StgValue><ssdm name="trunc_ln163_48"/></StgValue>
</operation>

<operation id="622" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:439 %xor_ln163_30 = xor i16 %trunc_ln163_41, i16 %trunc_ln163_40

]]></Node>
<StgValue><ssdm name="xor_ln163_30"/></StgValue>
</operation>

<operation id="623" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:441 %xor_ln163_32 = xor i16 %trunc_ln163_39, i16 %trunc_ln163_38

]]></Node>
<StgValue><ssdm name="xor_ln163_32"/></StgValue>
</operation>

<operation id="624" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:442 %xor_ln163_33 = xor i16 %xor_ln163_30, i16 %trunc_ln163_48

]]></Node>
<StgValue><ssdm name="xor_ln163_33"/></StgValue>
</operation>

<operation id="625" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:450 %xor_ln153_32 = xor i16 %xor_ln163_33, i16 %xor_ln163_32

]]></Node>
<StgValue><ssdm name="xor_ln153_32"/></StgValue>
</operation>

<operation id="626" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="64" op_0_bw="8">
<![CDATA[
:452 %zext_ln163_12 = zext i8 %lshr_ln163_9

]]></Node>
<StgValue><ssdm name="zext_ln163_12"/></StgValue>
</operation>

<operation id="627" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:453 %Td0_addr_28 = getelementptr i32 %Td0, i64 0, i64 %zext_ln163_12

]]></Node>
<StgValue><ssdm name="Td0_addr_28"/></StgValue>
</operation>

<operation id="628" st_id="29" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="8">
<![CDATA[
:454 %Td0_load_28 = load i8 %Td0_addr_28

]]></Node>
<StgValue><ssdm name="Td0_load_28"/></StgValue>
</operation>

<operation id="629" st_id="29" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:459 %tmp_20 = call i32 @rotr, i32 %Td0_load_29, i5 8

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="630" st_id="29" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:464 %tmp_21 = call i32 @rotr, i32 %Td0_load_30, i5 16

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="631" st_id="29" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:468 %tmp_22 = call i32 @rotr, i32 %Td0_load_31, i5 24

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="632" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:469 %rk_addr_11 = getelementptr i32 %rk, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="rk_addr_11"/></StgValue>
</operation>

<operation id="633" st_id="29" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="6">
<![CDATA[
:470 %rk_load_11 = load i6 %rk_addr_11

]]></Node>
<StgValue><ssdm name="rk_load_11"/></StgValue>
</operation>

<operation id="634" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:511 %trunc_ln164_1 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %xor_ln153_32, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln164_1"/></StgValue>
</operation>

<operation id="635" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:553 %lshr_ln164_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %s1_1, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln164_3"/></StgValue>
</operation>

<operation id="636" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
:608 %trunc_ln164_32 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %xor_ln153_28, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln164_32"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="637" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="24" op_0_bw="32">
<![CDATA[
:420 %trunc_ln163_34 = trunc i32 %rk_load_10

]]></Node>
<StgValue><ssdm name="trunc_ln163_34"/></StgValue>
</operation>

<operation id="638" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="24" op_0_bw="32">
<![CDATA[
:421 %trunc_ln163_35 = trunc i32 %Td0_load_24

]]></Node>
<StgValue><ssdm name="trunc_ln163_35"/></StgValue>
</operation>

<operation id="639" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="8" op_0_bw="32">
<![CDATA[
:422 %trunc_ln163_36 = trunc i32 %rk_load_10

]]></Node>
<StgValue><ssdm name="trunc_ln163_36"/></StgValue>
</operation>

<operation id="640" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="8" op_0_bw="32">
<![CDATA[
:423 %trunc_ln163_37 = trunc i32 %Td0_load_24

]]></Node>
<StgValue><ssdm name="trunc_ln163_37"/></StgValue>
</operation>

<operation id="641" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:426 %xor_ln163_26 = xor i32 %Td0_load_24, i32 %rk_load_10

]]></Node>
<StgValue><ssdm name="xor_ln163_26"/></StgValue>
</operation>

<operation id="642" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="8" op_0_bw="32">
<![CDATA[
:429 %trunc_ln163_42 = trunc i32 %tmp_17

]]></Node>
<StgValue><ssdm name="trunc_ln163_42"/></StgValue>
</operation>

<operation id="643" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="8" op_0_bw="32">
<![CDATA[
:430 %trunc_ln163_43 = trunc i32 %tmp_19

]]></Node>
<StgValue><ssdm name="trunc_ln163_43"/></StgValue>
</operation>

<operation id="644" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="24" op_0_bw="32">
<![CDATA[
:431 %trunc_ln163_44 = trunc i32 %tmp_17

]]></Node>
<StgValue><ssdm name="trunc_ln163_44"/></StgValue>
</operation>

<operation id="645" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="24" op_0_bw="32">
<![CDATA[
:432 %trunc_ln163_45 = trunc i32 %tmp_19

]]></Node>
<StgValue><ssdm name="trunc_ln163_45"/></StgValue>
</operation>

<operation id="646" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:433 %xor_ln163_27 = xor i32 %tmp_19, i32 %tmp_17

]]></Node>
<StgValue><ssdm name="xor_ln163_27"/></StgValue>
</operation>

<operation id="647" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="24" op_0_bw="32">
<![CDATA[
:434 %trunc_ln163_46 = trunc i32 %tmp_18

]]></Node>
<StgValue><ssdm name="trunc_ln163_46"/></StgValue>
</operation>

<operation id="648" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:435 %xor_ln163_28 = xor i24 %trunc_ln163_45, i24 %trunc_ln163_44

]]></Node>
<StgValue><ssdm name="xor_ln163_28"/></StgValue>
</operation>

<operation id="649" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="8" op_0_bw="32">
<![CDATA[
:436 %trunc_ln163_47 = trunc i32 %tmp_18

]]></Node>
<StgValue><ssdm name="trunc_ln163_47"/></StgValue>
</operation>

<operation id="650" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:437 %xor_ln163_29 = xor i8 %trunc_ln163_43, i8 %trunc_ln163_42

]]></Node>
<StgValue><ssdm name="xor_ln163_29"/></StgValue>
</operation>

<operation id="651" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:440 %xor_ln163_31 = xor i32 %xor_ln163_27, i32 %tmp_18

]]></Node>
<StgValue><ssdm name="xor_ln163_31"/></StgValue>
</operation>

<operation id="652" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:443 %xor_ln163_34 = xor i8 %trunc_ln163_37, i8 %trunc_ln163_36

]]></Node>
<StgValue><ssdm name="xor_ln163_34"/></StgValue>
</operation>

<operation id="653" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:444 %xor_ln163_35 = xor i8 %xor_ln163_29, i8 %trunc_ln163_47

]]></Node>
<StgValue><ssdm name="xor_ln163_35"/></StgValue>
</operation>

<operation id="654" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:445 %xor_ln163_36 = xor i24 %trunc_ln163_35, i24 %trunc_ln163_34

]]></Node>
<StgValue><ssdm name="xor_ln163_36"/></StgValue>
</operation>

<operation id="655" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:446 %xor_ln163_37 = xor i24 %xor_ln163_28, i24 %trunc_ln163_46

]]></Node>
<StgValue><ssdm name="xor_ln163_37"/></StgValue>
</operation>

<operation id="656" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:447 %s2_1 = xor i32 %xor_ln163_31, i32 %xor_ln163_26

]]></Node>
<StgValue><ssdm name="s2_1"/></StgValue>
</operation>

<operation id="657" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:448 %xor_ln153_30 = xor i24 %xor_ln163_37, i24 %xor_ln163_36

]]></Node>
<StgValue><ssdm name="xor_ln153_30"/></StgValue>
</operation>

<operation id="658" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:449 %xor_ln153_31 = xor i8 %xor_ln163_35, i8 %xor_ln163_34

]]></Node>
<StgValue><ssdm name="xor_ln153_31"/></StgValue>
</operation>

<operation id="659" st_id="30" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="8">
<![CDATA[
:454 %Td0_load_28 = load i8 %Td0_addr_28

]]></Node>
<StgValue><ssdm name="Td0_load_28"/></StgValue>
</operation>

<operation id="660" st_id="30" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="6">
<![CDATA[
:470 %rk_load_11 = load i6 %rk_addr_11

]]></Node>
<StgValue><ssdm name="rk_load_11"/></StgValue>
</operation>

<operation id="661" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="16" op_0_bw="32">
<![CDATA[
:473 %trunc_ln163_53 = trunc i32 %rk_load_11

]]></Node>
<StgValue><ssdm name="trunc_ln163_53"/></StgValue>
</operation>

<operation id="662" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="16" op_0_bw="32">
<![CDATA[
:474 %trunc_ln163_54 = trunc i32 %Td0_load_28

]]></Node>
<StgValue><ssdm name="trunc_ln163_54"/></StgValue>
</operation>

<operation id="663" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="16" op_0_bw="32">
<![CDATA[
:480 %trunc_ln163_59 = trunc i32 %tmp_20

]]></Node>
<StgValue><ssdm name="trunc_ln163_59"/></StgValue>
</operation>

<operation id="664" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="16" op_0_bw="32">
<![CDATA[
:481 %trunc_ln163_60 = trunc i32 %tmp_22

]]></Node>
<StgValue><ssdm name="trunc_ln163_60"/></StgValue>
</operation>

<operation id="665" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="16" op_0_bw="32">
<![CDATA[
:487 %trunc_ln163_64 = trunc i32 %tmp_21

]]></Node>
<StgValue><ssdm name="trunc_ln163_64"/></StgValue>
</operation>

<operation id="666" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:488 %xor_ln163_42 = xor i16 %trunc_ln163_60, i16 %trunc_ln163_59

]]></Node>
<StgValue><ssdm name="xor_ln163_42"/></StgValue>
</operation>

<operation id="667" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:494 %xor_ln163_47 = xor i16 %trunc_ln163_54, i16 %trunc_ln163_53

]]></Node>
<StgValue><ssdm name="xor_ln163_47"/></StgValue>
</operation>

<operation id="668" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:495 %xor_ln163_48 = xor i16 %xor_ln163_42, i16 %trunc_ln163_64

]]></Node>
<StgValue><ssdm name="xor_ln163_48"/></StgValue>
</operation>

<operation id="669" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:500 %xor_ln153_34 = xor i16 %xor_ln163_48, i16 %xor_ln163_47

]]></Node>
<StgValue><ssdm name="xor_ln153_34"/></StgValue>
</operation>

<operation id="670" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:562 %trunc_ln164_16 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %xor_ln153_34, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln164_16"/></StgValue>
</operation>

<operation id="671" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:604 %lshr_ln164_6 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %s2_1, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln164_6"/></StgValue>
</operation>

<operation id="672" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
:659 %trunc_ln164_49 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %xor_ln153_30, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln164_49"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="673" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="8" op_0_bw="32">
<![CDATA[
:471 %trunc_ln163_51 = trunc i32 %rk_load_11

]]></Node>
<StgValue><ssdm name="trunc_ln163_51"/></StgValue>
</operation>

<operation id="674" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="8" op_0_bw="32">
<![CDATA[
:472 %trunc_ln163_52 = trunc i32 %Td0_load_28

]]></Node>
<StgValue><ssdm name="trunc_ln163_52"/></StgValue>
</operation>

<operation id="675" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="24" op_0_bw="32">
<![CDATA[
:475 %trunc_ln163_55 = trunc i32 %rk_load_11

]]></Node>
<StgValue><ssdm name="trunc_ln163_55"/></StgValue>
</operation>

<operation id="676" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="24" op_0_bw="32">
<![CDATA[
:476 %trunc_ln163_56 = trunc i32 %Td0_load_28

]]></Node>
<StgValue><ssdm name="trunc_ln163_56"/></StgValue>
</operation>

<operation id="677" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:477 %xor_ln163_39 = xor i32 %Td0_load_28, i32 %rk_load_11

]]></Node>
<StgValue><ssdm name="xor_ln163_39"/></StgValue>
</operation>

<operation id="678" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="24" op_0_bw="32">
<![CDATA[
:478 %trunc_ln163_57 = trunc i32 %tmp_20

]]></Node>
<StgValue><ssdm name="trunc_ln163_57"/></StgValue>
</operation>

<operation id="679" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="24" op_0_bw="32">
<![CDATA[
:479 %trunc_ln163_58 = trunc i32 %tmp_22

]]></Node>
<StgValue><ssdm name="trunc_ln163_58"/></StgValue>
</operation>

<operation id="680" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="8" op_0_bw="32">
<![CDATA[
:482 %trunc_ln163_61 = trunc i32 %tmp_20

]]></Node>
<StgValue><ssdm name="trunc_ln163_61"/></StgValue>
</operation>

<operation id="681" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="8" op_0_bw="32">
<![CDATA[
:483 %trunc_ln163_62 = trunc i32 %tmp_22

]]></Node>
<StgValue><ssdm name="trunc_ln163_62"/></StgValue>
</operation>

<operation id="682" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:484 %xor_ln163_40 = xor i32 %tmp_22, i32 %tmp_20

]]></Node>
<StgValue><ssdm name="xor_ln163_40"/></StgValue>
</operation>

<operation id="683" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="8" op_0_bw="32">
<![CDATA[
:485 %trunc_ln163_63 = trunc i32 %tmp_21

]]></Node>
<StgValue><ssdm name="trunc_ln163_63"/></StgValue>
</operation>

<operation id="684" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:486 %xor_ln163_41 = xor i8 %trunc_ln163_62, i8 %trunc_ln163_61

]]></Node>
<StgValue><ssdm name="xor_ln163_41"/></StgValue>
</operation>

<operation id="685" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="24" op_0_bw="32">
<![CDATA[
:489 %trunc_ln163_65 = trunc i32 %tmp_21

]]></Node>
<StgValue><ssdm name="trunc_ln163_65"/></StgValue>
</operation>

<operation id="686" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:490 %xor_ln163_43 = xor i24 %trunc_ln163_58, i24 %trunc_ln163_57

]]></Node>
<StgValue><ssdm name="xor_ln163_43"/></StgValue>
</operation>

<operation id="687" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:491 %xor_ln163_44 = xor i32 %xor_ln163_40, i32 %tmp_21

]]></Node>
<StgValue><ssdm name="xor_ln163_44"/></StgValue>
</operation>

<operation id="688" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:492 %xor_ln163_45 = xor i24 %trunc_ln163_56, i24 %trunc_ln163_55

]]></Node>
<StgValue><ssdm name="xor_ln163_45"/></StgValue>
</operation>

<operation id="689" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:493 %xor_ln163_46 = xor i24 %xor_ln163_43, i24 %trunc_ln163_65

]]></Node>
<StgValue><ssdm name="xor_ln163_46"/></StgValue>
</operation>

<operation id="690" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:496 %xor_ln163_49 = xor i8 %trunc_ln163_52, i8 %trunc_ln163_51

]]></Node>
<StgValue><ssdm name="xor_ln163_49"/></StgValue>
</operation>

<operation id="691" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:497 %xor_ln163_50 = xor i8 %xor_ln163_41, i8 %trunc_ln163_63

]]></Node>
<StgValue><ssdm name="xor_ln163_50"/></StgValue>
</operation>

<operation id="692" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:498 %s3_1 = xor i32 %xor_ln163_44, i32 %xor_ln163_39

]]></Node>
<StgValue><ssdm name="s3_1"/></StgValue>
</operation>

<operation id="693" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:499 %xor_ln153_33 = xor i8 %xor_ln163_50, i8 %xor_ln163_49

]]></Node>
<StgValue><ssdm name="xor_ln153_33"/></StgValue>
</operation>

<operation id="694" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:501 %xor_ln153_35 = xor i24 %xor_ln163_46, i24 %xor_ln163_45

]]></Node>
<StgValue><ssdm name="xor_ln153_35"/></StgValue>
</operation>

<operation id="695" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
:506 %trunc_ln6 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %xor_ln153_35, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln6"/></StgValue>
</operation>

<operation id="696" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:655 %lshr_ln164_9 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %s3_1, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln164_9"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="697" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="64" op_0_bw="8">
<![CDATA[
:507 %zext_ln164_1 = zext i8 %trunc_ln6

]]></Node>
<StgValue><ssdm name="zext_ln164_1"/></StgValue>
</operation>

<operation id="698" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:508 %Td0_addr_33 = getelementptr i32 %Td0, i64 0, i64 %zext_ln164_1

]]></Node>
<StgValue><ssdm name="Td0_addr_33"/></StgValue>
</operation>

<operation id="699" st_id="32" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="8">
<![CDATA[
:509 %Td0_load_33 = load i8 %Td0_addr_33

]]></Node>
<StgValue><ssdm name="Td0_load_33"/></StgValue>
</operation>

<operation id="700" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="64" op_0_bw="8">
<![CDATA[
:512 %zext_ln164_2 = zext i8 %trunc_ln164_1

]]></Node>
<StgValue><ssdm name="zext_ln164_2"/></StgValue>
</operation>

<operation id="701" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:513 %Td0_addr_34 = getelementptr i32 %Td0, i64 0, i64 %zext_ln164_2

]]></Node>
<StgValue><ssdm name="Td0_addr_34"/></StgValue>
</operation>

<operation id="702" st_id="32" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="8">
<![CDATA[
:514 %Td0_load_34 = load i8 %Td0_addr_34

]]></Node>
<StgValue><ssdm name="Td0_load_34"/></StgValue>
</operation>

<operation id="703" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="64" op_0_bw="8">
<![CDATA[
:516 %zext_ln164_3 = zext i8 %xor_ln153_29

]]></Node>
<StgValue><ssdm name="zext_ln164_3"/></StgValue>
</operation>

<operation id="704" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:517 %Td0_addr_35 = getelementptr i32 %Td0, i64 0, i64 %zext_ln164_3

]]></Node>
<StgValue><ssdm name="Td0_addr_35"/></StgValue>
</operation>

<operation id="705" st_id="32" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="8">
<![CDATA[
:518 %Td0_load_35 = load i8 %Td0_addr_35

]]></Node>
<StgValue><ssdm name="Td0_load_35"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="706" st_id="33" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="8">
<![CDATA[
:509 %Td0_load_33 = load i8 %Td0_addr_33

]]></Node>
<StgValue><ssdm name="Td0_load_33"/></StgValue>
</operation>

<operation id="707" st_id="33" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="8">
<![CDATA[
:514 %Td0_load_34 = load i8 %Td0_addr_34

]]></Node>
<StgValue><ssdm name="Td0_load_34"/></StgValue>
</operation>

<operation id="708" st_id="33" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="8">
<![CDATA[
:518 %Td0_load_35 = load i8 %Td0_addr_35

]]></Node>
<StgValue><ssdm name="Td0_load_35"/></StgValue>
</operation>

<operation id="709" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="64" op_0_bw="8">
<![CDATA[
:558 %zext_ln164_5 = zext i8 %trunc_ln164_s

]]></Node>
<StgValue><ssdm name="zext_ln164_5"/></StgValue>
</operation>

<operation id="710" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:559 %Td0_addr_37 = getelementptr i32 %Td0, i64 0, i64 %zext_ln164_5

]]></Node>
<StgValue><ssdm name="Td0_addr_37"/></StgValue>
</operation>

<operation id="711" st_id="33" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="8">
<![CDATA[
:560 %Td0_load_37 = load i8 %Td0_addr_37

]]></Node>
<StgValue><ssdm name="Td0_load_37"/></StgValue>
</operation>

<operation id="712" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="64" op_0_bw="8">
<![CDATA[
:563 %zext_ln164_6 = zext i8 %trunc_ln164_16

]]></Node>
<StgValue><ssdm name="zext_ln164_6"/></StgValue>
</operation>

<operation id="713" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:564 %Td0_addr_38 = getelementptr i32 %Td0, i64 0, i64 %zext_ln164_6

]]></Node>
<StgValue><ssdm name="Td0_addr_38"/></StgValue>
</operation>

<operation id="714" st_id="33" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="8">
<![CDATA[
:565 %Td0_load_38 = load i8 %Td0_addr_38

]]></Node>
<StgValue><ssdm name="Td0_load_38"/></StgValue>
</operation>

<operation id="715" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="64" op_0_bw="8">
<![CDATA[
:567 %zext_ln164_7 = zext i8 %xor_ln153_31

]]></Node>
<StgValue><ssdm name="zext_ln164_7"/></StgValue>
</operation>

<operation id="716" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:568 %Td0_addr_39 = getelementptr i32 %Td0, i64 0, i64 %zext_ln164_7

]]></Node>
<StgValue><ssdm name="Td0_addr_39"/></StgValue>
</operation>

<operation id="717" st_id="33" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="8">
<![CDATA[
:569 %Td0_load_39 = load i8 %Td0_addr_39

]]></Node>
<StgValue><ssdm name="Td0_load_39"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="718" st_id="34" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:510 %tmp_23 = call i32 @rotr, i32 %Td0_load_33, i5 8

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="719" st_id="34" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:515 %tmp_24 = call i32 @rotr, i32 %Td0_load_34, i5 16

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="720" st_id="34" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:519 %tmp_25 = call i32 @rotr, i32 %Td0_load_35, i5 24

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="721" st_id="34" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="8">
<![CDATA[
:560 %Td0_load_37 = load i8 %Td0_addr_37

]]></Node>
<StgValue><ssdm name="Td0_load_37"/></StgValue>
</operation>

<operation id="722" st_id="34" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="8">
<![CDATA[
:565 %Td0_load_38 = load i8 %Td0_addr_38

]]></Node>
<StgValue><ssdm name="Td0_load_38"/></StgValue>
</operation>

<operation id="723" st_id="34" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="8">
<![CDATA[
:569 %Td0_load_39 = load i8 %Td0_addr_39

]]></Node>
<StgValue><ssdm name="Td0_load_39"/></StgValue>
</operation>

<operation id="724" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="64" op_0_bw="8">
<![CDATA[
:609 %zext_ln164_9 = zext i8 %trunc_ln164_32

]]></Node>
<StgValue><ssdm name="zext_ln164_9"/></StgValue>
</operation>

<operation id="725" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:610 %Td0_addr_41 = getelementptr i32 %Td0, i64 0, i64 %zext_ln164_9

]]></Node>
<StgValue><ssdm name="Td0_addr_41"/></StgValue>
</operation>

<operation id="726" st_id="34" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="8">
<![CDATA[
:611 %Td0_load_41 = load i8 %Td0_addr_41

]]></Node>
<StgValue><ssdm name="Td0_load_41"/></StgValue>
</operation>

<operation id="727" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="64" op_0_bw="8">
<![CDATA[
:614 %zext_ln164_10 = zext i8 %trunc_ln164_33

]]></Node>
<StgValue><ssdm name="zext_ln164_10"/></StgValue>
</operation>

<operation id="728" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:615 %Td0_addr_42 = getelementptr i32 %Td0, i64 0, i64 %zext_ln164_10

]]></Node>
<StgValue><ssdm name="Td0_addr_42"/></StgValue>
</operation>

<operation id="729" st_id="34" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="8">
<![CDATA[
:616 %Td0_load_42 = load i8 %Td0_addr_42

]]></Node>
<StgValue><ssdm name="Td0_load_42"/></StgValue>
</operation>

<operation id="730" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="64" op_0_bw="8">
<![CDATA[
:618 %zext_ln164_11 = zext i8 %xor_ln153_33

]]></Node>
<StgValue><ssdm name="zext_ln164_11"/></StgValue>
</operation>

<operation id="731" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:619 %Td0_addr_43 = getelementptr i32 %Td0, i64 0, i64 %zext_ln164_11

]]></Node>
<StgValue><ssdm name="Td0_addr_43"/></StgValue>
</operation>

<operation id="732" st_id="34" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="8">
<![CDATA[
:620 %Td0_load_43 = load i8 %Td0_addr_43

]]></Node>
<StgValue><ssdm name="Td0_load_43"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="733" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="64" op_0_bw="8">
<![CDATA[
:503 %zext_ln164 = zext i8 %lshr_ln2

]]></Node>
<StgValue><ssdm name="zext_ln164"/></StgValue>
</operation>

<operation id="734" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:504 %Td0_addr_32 = getelementptr i32 %Td0, i64 0, i64 %zext_ln164

]]></Node>
<StgValue><ssdm name="Td0_addr_32"/></StgValue>
</operation>

<operation id="735" st_id="35" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="8">
<![CDATA[
:505 %Td0_load_32 = load i8 %Td0_addr_32

]]></Node>
<StgValue><ssdm name="Td0_load_32"/></StgValue>
</operation>

<operation id="736" st_id="35" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:510 %tmp_23 = call i32 @rotr, i32 %Td0_load_33, i5 8

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="737" st_id="35" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:515 %tmp_24 = call i32 @rotr, i32 %Td0_load_34, i5 16

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="738" st_id="35" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:519 %tmp_25 = call i32 @rotr, i32 %Td0_load_35, i5 24

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="739" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:520 %rk_addr_12 = getelementptr i32 %rk, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="rk_addr_12"/></StgValue>
</operation>

<operation id="740" st_id="35" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="6">
<![CDATA[
:521 %rk_load_12 = load i6 %rk_addr_12

]]></Node>
<StgValue><ssdm name="rk_load_12"/></StgValue>
</operation>

<operation id="741" st_id="35" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:561 %tmp_26 = call i32 @rotr, i32 %Td0_load_37, i5 8

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="742" st_id="35" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:566 %tmp_27 = call i32 @rotr, i32 %Td0_load_38, i5 16

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="743" st_id="35" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:570 %tmp_28 = call i32 @rotr, i32 %Td0_load_39, i5 24

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="744" st_id="35" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="8">
<![CDATA[
:611 %Td0_load_41 = load i8 %Td0_addr_41

]]></Node>
<StgValue><ssdm name="Td0_load_41"/></StgValue>
</operation>

<operation id="745" st_id="35" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="8">
<![CDATA[
:616 %Td0_load_42 = load i8 %Td0_addr_42

]]></Node>
<StgValue><ssdm name="Td0_load_42"/></StgValue>
</operation>

<operation id="746" st_id="35" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="8">
<![CDATA[
:620 %Td0_load_43 = load i8 %Td0_addr_43

]]></Node>
<StgValue><ssdm name="Td0_load_43"/></StgValue>
</operation>

<operation id="747" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="64" op_0_bw="8">
<![CDATA[
:660 %zext_ln164_13 = zext i8 %trunc_ln164_49

]]></Node>
<StgValue><ssdm name="zext_ln164_13"/></StgValue>
</operation>

<operation id="748" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:661 %Td0_addr_45 = getelementptr i32 %Td0, i64 0, i64 %zext_ln164_13

]]></Node>
<StgValue><ssdm name="Td0_addr_45"/></StgValue>
</operation>

<operation id="749" st_id="35" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="32" op_0_bw="8">
<![CDATA[
:662 %Td0_load_45 = load i8 %Td0_addr_45

]]></Node>
<StgValue><ssdm name="Td0_load_45"/></StgValue>
</operation>

<operation id="750" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="64" op_0_bw="8">
<![CDATA[
:665 %zext_ln164_14 = zext i8 %trunc_ln164_50

]]></Node>
<StgValue><ssdm name="zext_ln164_14"/></StgValue>
</operation>

<operation id="751" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:666 %Td0_addr_46 = getelementptr i32 %Td0, i64 0, i64 %zext_ln164_14

]]></Node>
<StgValue><ssdm name="Td0_addr_46"/></StgValue>
</operation>

<operation id="752" st_id="35" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="32" op_0_bw="8">
<![CDATA[
:667 %Td0_load_46 = load i8 %Td0_addr_46

]]></Node>
<StgValue><ssdm name="Td0_load_46"/></StgValue>
</operation>

<operation id="753" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="64" op_0_bw="8">
<![CDATA[
:669 %zext_ln164_15 = zext i8 %xor_ln153_24

]]></Node>
<StgValue><ssdm name="zext_ln164_15"/></StgValue>
</operation>

<operation id="754" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:670 %Td0_addr_47 = getelementptr i32 %Td0, i64 0, i64 %zext_ln164_15

]]></Node>
<StgValue><ssdm name="Td0_addr_47"/></StgValue>
</operation>

<operation id="755" st_id="35" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="32" op_0_bw="8">
<![CDATA[
:671 %Td0_load_47 = load i8 %Td0_addr_47

]]></Node>
<StgValue><ssdm name="Td0_load_47"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="756" st_id="36" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="8">
<![CDATA[
:505 %Td0_load_32 = load i8 %Td0_addr_32

]]></Node>
<StgValue><ssdm name="Td0_load_32"/></StgValue>
</operation>

<operation id="757" st_id="36" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="6">
<![CDATA[
:521 %rk_load_12 = load i6 %rk_addr_12

]]></Node>
<StgValue><ssdm name="rk_load_12"/></StgValue>
</operation>

<operation id="758" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="16" op_0_bw="32">
<![CDATA[
:524 %trunc_ln164_3 = trunc i32 %rk_load_12

]]></Node>
<StgValue><ssdm name="trunc_ln164_3"/></StgValue>
</operation>

<operation id="759" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="16" op_0_bw="32">
<![CDATA[
:525 %trunc_ln164_4 = trunc i32 %Td0_load_32

]]></Node>
<StgValue><ssdm name="trunc_ln164_4"/></StgValue>
</operation>

<operation id="760" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="16" op_0_bw="32">
<![CDATA[
:531 %trunc_ln164_9 = trunc i32 %tmp_23

]]></Node>
<StgValue><ssdm name="trunc_ln164_9"/></StgValue>
</operation>

<operation id="761" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="16" op_0_bw="32">
<![CDATA[
:532 %trunc_ln164_10 = trunc i32 %tmp_25

]]></Node>
<StgValue><ssdm name="trunc_ln164_10"/></StgValue>
</operation>

<operation id="762" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="16" op_0_bw="32">
<![CDATA[
:538 %trunc_ln164_14 = trunc i32 %tmp_24

]]></Node>
<StgValue><ssdm name="trunc_ln164_14"/></StgValue>
</operation>

<operation id="763" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:539 %xor_ln164_3 = xor i16 %trunc_ln164_10, i16 %trunc_ln164_9

]]></Node>
<StgValue><ssdm name="xor_ln164_3"/></StgValue>
</operation>

<operation id="764" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:545 %xor_ln164_8 = xor i16 %trunc_ln164_4, i16 %trunc_ln164_3

]]></Node>
<StgValue><ssdm name="xor_ln164_8"/></StgValue>
</operation>

<operation id="765" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:546 %xor_ln164_9 = xor i16 %xor_ln164_3, i16 %trunc_ln164_14

]]></Node>
<StgValue><ssdm name="xor_ln164_9"/></StgValue>
</operation>

<operation id="766" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:551 %xor_ln153_37 = xor i16 %xor_ln164_9, i16 %xor_ln164_8

]]></Node>
<StgValue><ssdm name="xor_ln153_37"/></StgValue>
</operation>

<operation id="767" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="64" op_0_bw="8">
<![CDATA[
:554 %zext_ln164_4 = zext i8 %lshr_ln164_3

]]></Node>
<StgValue><ssdm name="zext_ln164_4"/></StgValue>
</operation>

<operation id="768" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:555 %Td0_addr_36 = getelementptr i32 %Td0, i64 0, i64 %zext_ln164_4

]]></Node>
<StgValue><ssdm name="Td0_addr_36"/></StgValue>
</operation>

<operation id="769" st_id="36" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="8">
<![CDATA[
:556 %Td0_load_36 = load i8 %Td0_addr_36

]]></Node>
<StgValue><ssdm name="Td0_load_36"/></StgValue>
</operation>

<operation id="770" st_id="36" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:561 %tmp_26 = call i32 @rotr, i32 %Td0_load_37, i5 8

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="771" st_id="36" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:566 %tmp_27 = call i32 @rotr, i32 %Td0_load_38, i5 16

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="772" st_id="36" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:570 %tmp_28 = call i32 @rotr, i32 %Td0_load_39, i5 24

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="773" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:571 %rk_addr_13 = getelementptr i32 %rk, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="rk_addr_13"/></StgValue>
</operation>

<operation id="774" st_id="36" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="6">
<![CDATA[
:572 %rk_load_13 = load i6 %rk_addr_13

]]></Node>
<StgValue><ssdm name="rk_load_13"/></StgValue>
</operation>

<operation id="775" st_id="36" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:612 %tmp_29 = call i32 @rotr, i32 %Td0_load_41, i5 8

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="776" st_id="36" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:617 %tmp_30 = call i32 @rotr, i32 %Td0_load_42, i5 16

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="777" st_id="36" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:621 %tmp_31 = call i32 @rotr, i32 %Td0_load_43, i5 24

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="778" st_id="36" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="32" op_0_bw="8">
<![CDATA[
:662 %Td0_load_45 = load i8 %Td0_addr_45

]]></Node>
<StgValue><ssdm name="Td0_load_45"/></StgValue>
</operation>

<operation id="779" st_id="36" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="32" op_0_bw="8">
<![CDATA[
:667 %Td0_load_46 = load i8 %Td0_addr_46

]]></Node>
<StgValue><ssdm name="Td0_load_46"/></StgValue>
</operation>

<operation id="780" st_id="36" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="32" op_0_bw="8">
<![CDATA[
:671 %Td0_load_47 = load i8 %Td0_addr_47

]]></Node>
<StgValue><ssdm name="Td0_load_47"/></StgValue>
</operation>

<operation id="781" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:817 %trunc_ln165_33 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %xor_ln153_37, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln165_33"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="782" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="8" op_0_bw="32">
<![CDATA[
:522 %trunc_ln164 = trunc i32 %rk_load_12

]]></Node>
<StgValue><ssdm name="trunc_ln164"/></StgValue>
</operation>

<operation id="783" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="8" op_0_bw="32">
<![CDATA[
:523 %trunc_ln164_2 = trunc i32 %Td0_load_32

]]></Node>
<StgValue><ssdm name="trunc_ln164_2"/></StgValue>
</operation>

<operation id="784" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="24" op_0_bw="32">
<![CDATA[
:526 %trunc_ln164_5 = trunc i32 %rk_load_12

]]></Node>
<StgValue><ssdm name="trunc_ln164_5"/></StgValue>
</operation>

<operation id="785" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="24" op_0_bw="32">
<![CDATA[
:527 %trunc_ln164_6 = trunc i32 %Td0_load_32

]]></Node>
<StgValue><ssdm name="trunc_ln164_6"/></StgValue>
</operation>

<operation id="786" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:528 %xor_ln164 = xor i32 %Td0_load_32, i32 %rk_load_12

]]></Node>
<StgValue><ssdm name="xor_ln164"/></StgValue>
</operation>

<operation id="787" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="24" op_0_bw="32">
<![CDATA[
:529 %trunc_ln164_7 = trunc i32 %tmp_23

]]></Node>
<StgValue><ssdm name="trunc_ln164_7"/></StgValue>
</operation>

<operation id="788" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="24" op_0_bw="32">
<![CDATA[
:530 %trunc_ln164_8 = trunc i32 %tmp_25

]]></Node>
<StgValue><ssdm name="trunc_ln164_8"/></StgValue>
</operation>

<operation id="789" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="8" op_0_bw="32">
<![CDATA[
:533 %trunc_ln164_11 = trunc i32 %tmp_23

]]></Node>
<StgValue><ssdm name="trunc_ln164_11"/></StgValue>
</operation>

<operation id="790" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="8" op_0_bw="32">
<![CDATA[
:534 %trunc_ln164_12 = trunc i32 %tmp_25

]]></Node>
<StgValue><ssdm name="trunc_ln164_12"/></StgValue>
</operation>

<operation id="791" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:535 %xor_ln164_1 = xor i32 %tmp_25, i32 %tmp_23

]]></Node>
<StgValue><ssdm name="xor_ln164_1"/></StgValue>
</operation>

<operation id="792" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="8" op_0_bw="32">
<![CDATA[
:536 %trunc_ln164_13 = trunc i32 %tmp_24

]]></Node>
<StgValue><ssdm name="trunc_ln164_13"/></StgValue>
</operation>

<operation id="793" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:537 %xor_ln164_2 = xor i8 %trunc_ln164_12, i8 %trunc_ln164_11

]]></Node>
<StgValue><ssdm name="xor_ln164_2"/></StgValue>
</operation>

<operation id="794" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="24" op_0_bw="32">
<![CDATA[
:540 %trunc_ln164_15 = trunc i32 %tmp_24

]]></Node>
<StgValue><ssdm name="trunc_ln164_15"/></StgValue>
</operation>

<operation id="795" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:541 %xor_ln164_4 = xor i24 %trunc_ln164_8, i24 %trunc_ln164_7

]]></Node>
<StgValue><ssdm name="xor_ln164_4"/></StgValue>
</operation>

<operation id="796" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:542 %xor_ln164_5 = xor i32 %xor_ln164_1, i32 %tmp_24

]]></Node>
<StgValue><ssdm name="xor_ln164_5"/></StgValue>
</operation>

<operation id="797" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:543 %xor_ln164_6 = xor i24 %trunc_ln164_6, i24 %trunc_ln164_5

]]></Node>
<StgValue><ssdm name="xor_ln164_6"/></StgValue>
</operation>

<operation id="798" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:544 %xor_ln164_7 = xor i24 %xor_ln164_4, i24 %trunc_ln164_15

]]></Node>
<StgValue><ssdm name="xor_ln164_7"/></StgValue>
</operation>

<operation id="799" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:547 %xor_ln164_10 = xor i8 %trunc_ln164_2, i8 %trunc_ln164

]]></Node>
<StgValue><ssdm name="xor_ln164_10"/></StgValue>
</operation>

<operation id="800" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:548 %xor_ln164_11 = xor i8 %xor_ln164_2, i8 %trunc_ln164_13

]]></Node>
<StgValue><ssdm name="xor_ln164_11"/></StgValue>
</operation>

<operation id="801" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:549 %t0_1 = xor i32 %xor_ln164_5, i32 %xor_ln164

]]></Node>
<StgValue><ssdm name="t0_1"/></StgValue>
</operation>

<operation id="802" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:550 %xor_ln153_36 = xor i8 %xor_ln164_11, i8 %xor_ln164_10

]]></Node>
<StgValue><ssdm name="xor_ln153_36"/></StgValue>
</operation>

<operation id="803" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:552 %xor_ln153_38 = xor i24 %xor_ln164_7, i24 %xor_ln164_6

]]></Node>
<StgValue><ssdm name="xor_ln153_38"/></StgValue>
</operation>

<operation id="804" st_id="37" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="8">
<![CDATA[
:556 %Td0_load_36 = load i8 %Td0_addr_36

]]></Node>
<StgValue><ssdm name="Td0_load_36"/></StgValue>
</operation>

<operation id="805" st_id="37" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="6">
<![CDATA[
:572 %rk_load_13 = load i6 %rk_addr_13

]]></Node>
<StgValue><ssdm name="rk_load_13"/></StgValue>
</operation>

<operation id="806" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="16" op_0_bw="32">
<![CDATA[
:573 %trunc_ln164_17 = trunc i32 %rk_load_13

]]></Node>
<StgValue><ssdm name="trunc_ln164_17"/></StgValue>
</operation>

<operation id="807" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="16" op_0_bw="32">
<![CDATA[
:574 %trunc_ln164_18 = trunc i32 %Td0_load_36

]]></Node>
<StgValue><ssdm name="trunc_ln164_18"/></StgValue>
</operation>

<operation id="808" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="16" op_0_bw="32">
<![CDATA[
:584 %trunc_ln164_27 = trunc i32 %tmp_26

]]></Node>
<StgValue><ssdm name="trunc_ln164_27"/></StgValue>
</operation>

<operation id="809" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="16" op_0_bw="32">
<![CDATA[
:585 %trunc_ln164_28 = trunc i32 %tmp_28

]]></Node>
<StgValue><ssdm name="trunc_ln164_28"/></StgValue>
</operation>

<operation id="810" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="16" op_0_bw="32">
<![CDATA[
:587 %trunc_ln164_29 = trunc i32 %tmp_27

]]></Node>
<StgValue><ssdm name="trunc_ln164_29"/></StgValue>
</operation>

<operation id="811" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:588 %xor_ln164_15 = xor i16 %trunc_ln164_28, i16 %trunc_ln164_27

]]></Node>
<StgValue><ssdm name="xor_ln164_15"/></StgValue>
</operation>

<operation id="812" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:598 %xor_ln164_23 = xor i16 %trunc_ln164_18, i16 %trunc_ln164_17

]]></Node>
<StgValue><ssdm name="xor_ln164_23"/></StgValue>
</operation>

<operation id="813" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:599 %xor_ln164_24 = xor i16 %xor_ln164_15, i16 %trunc_ln164_29

]]></Node>
<StgValue><ssdm name="xor_ln164_24"/></StgValue>
</operation>

<operation id="814" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:601 %xor_ln153_39 = xor i16 %xor_ln164_24, i16 %xor_ln164_23

]]></Node>
<StgValue><ssdm name="xor_ln153_39"/></StgValue>
</operation>

<operation id="815" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="64" op_0_bw="8">
<![CDATA[
:605 %zext_ln164_8 = zext i8 %lshr_ln164_6

]]></Node>
<StgValue><ssdm name="zext_ln164_8"/></StgValue>
</operation>

<operation id="816" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:606 %Td0_addr_40 = getelementptr i32 %Td0, i64 0, i64 %zext_ln164_8

]]></Node>
<StgValue><ssdm name="Td0_addr_40"/></StgValue>
</operation>

<operation id="817" st_id="37" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="32" op_0_bw="8">
<![CDATA[
:607 %Td0_load_40 = load i8 %Td0_addr_40

]]></Node>
<StgValue><ssdm name="Td0_load_40"/></StgValue>
</operation>

<operation id="818" st_id="37" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:612 %tmp_29 = call i32 @rotr, i32 %Td0_load_41, i5 8

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="819" st_id="37" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:617 %tmp_30 = call i32 @rotr, i32 %Td0_load_42, i5 16

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="820" st_id="37" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:621 %tmp_31 = call i32 @rotr, i32 %Td0_load_43, i5 24

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="821" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:622 %rk_addr_14 = getelementptr i32 %rk, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="rk_addr_14"/></StgValue>
</operation>

<operation id="822" st_id="37" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="6">
<![CDATA[
:623 %rk_load_14 = load i6 %rk_addr_14

]]></Node>
<StgValue><ssdm name="rk_load_14"/></StgValue>
</operation>

<operation id="823" st_id="37" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:663 %tmp_32 = call i32 @rotr, i32 %Td0_load_45, i5 8

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="824" st_id="37" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:668 %tmp_33 = call i32 @rotr, i32 %Td0_load_46, i5 16

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="825" st_id="37" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:672 %tmp_34 = call i32 @rotr, i32 %Td0_load_47, i5 24

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="826" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:706 %lshr_ln3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %t0_1, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln3"/></StgValue>
</operation>

<operation id="827" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
:761 %trunc_ln165_s = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %xor_ln153_38, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln165_s"/></StgValue>
</operation>

<operation id="828" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:868 %trunc_ln165_50 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %xor_ln153_39, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln165_50"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="829" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="24" op_0_bw="32">
<![CDATA[
:575 %trunc_ln164_19 = trunc i32 %rk_load_13

]]></Node>
<StgValue><ssdm name="trunc_ln164_19"/></StgValue>
</operation>

<operation id="830" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="24" op_0_bw="32">
<![CDATA[
:576 %trunc_ln164_20 = trunc i32 %Td0_load_36

]]></Node>
<StgValue><ssdm name="trunc_ln164_20"/></StgValue>
</operation>

<operation id="831" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="8" op_0_bw="32">
<![CDATA[
:577 %trunc_ln164_21 = trunc i32 %rk_load_13

]]></Node>
<StgValue><ssdm name="trunc_ln164_21"/></StgValue>
</operation>

<operation id="832" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="8" op_0_bw="32">
<![CDATA[
:578 %trunc_ln164_22 = trunc i32 %Td0_load_36

]]></Node>
<StgValue><ssdm name="trunc_ln164_22"/></StgValue>
</operation>

<operation id="833" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:579 %xor_ln164_13 = xor i32 %Td0_load_36, i32 %rk_load_13

]]></Node>
<StgValue><ssdm name="xor_ln164_13"/></StgValue>
</operation>

<operation id="834" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="8" op_0_bw="32">
<![CDATA[
:580 %trunc_ln164_23 = trunc i32 %tmp_26

]]></Node>
<StgValue><ssdm name="trunc_ln164_23"/></StgValue>
</operation>

<operation id="835" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="8" op_0_bw="32">
<![CDATA[
:581 %trunc_ln164_24 = trunc i32 %tmp_28

]]></Node>
<StgValue><ssdm name="trunc_ln164_24"/></StgValue>
</operation>

<operation id="836" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="24" op_0_bw="32">
<![CDATA[
:582 %trunc_ln164_25 = trunc i32 %tmp_26

]]></Node>
<StgValue><ssdm name="trunc_ln164_25"/></StgValue>
</operation>

<operation id="837" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="24" op_0_bw="32">
<![CDATA[
:583 %trunc_ln164_26 = trunc i32 %tmp_28

]]></Node>
<StgValue><ssdm name="trunc_ln164_26"/></StgValue>
</operation>

<operation id="838" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:586 %xor_ln164_14 = xor i32 %tmp_28, i32 %tmp_26

]]></Node>
<StgValue><ssdm name="xor_ln164_14"/></StgValue>
</operation>

<operation id="839" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="24" op_0_bw="32">
<![CDATA[
:589 %trunc_ln164_30 = trunc i32 %tmp_27

]]></Node>
<StgValue><ssdm name="trunc_ln164_30"/></StgValue>
</operation>

<operation id="840" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:590 %xor_ln164_16 = xor i24 %trunc_ln164_26, i24 %trunc_ln164_25

]]></Node>
<StgValue><ssdm name="xor_ln164_16"/></StgValue>
</operation>

<operation id="841" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="8" op_0_bw="32">
<![CDATA[
:591 %trunc_ln164_31 = trunc i32 %tmp_27

]]></Node>
<StgValue><ssdm name="trunc_ln164_31"/></StgValue>
</operation>

<operation id="842" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:592 %xor_ln164_17 = xor i8 %trunc_ln164_24, i8 %trunc_ln164_23

]]></Node>
<StgValue><ssdm name="xor_ln164_17"/></StgValue>
</operation>

<operation id="843" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:593 %xor_ln164_18 = xor i32 %xor_ln164_14, i32 %tmp_27

]]></Node>
<StgValue><ssdm name="xor_ln164_18"/></StgValue>
</operation>

<operation id="844" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:594 %xor_ln164_19 = xor i8 %trunc_ln164_22, i8 %trunc_ln164_21

]]></Node>
<StgValue><ssdm name="xor_ln164_19"/></StgValue>
</operation>

<operation id="845" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:595 %xor_ln164_20 = xor i8 %xor_ln164_17, i8 %trunc_ln164_31

]]></Node>
<StgValue><ssdm name="xor_ln164_20"/></StgValue>
</operation>

<operation id="846" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:596 %xor_ln164_21 = xor i24 %trunc_ln164_20, i24 %trunc_ln164_19

]]></Node>
<StgValue><ssdm name="xor_ln164_21"/></StgValue>
</operation>

<operation id="847" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:597 %xor_ln164_22 = xor i24 %xor_ln164_16, i24 %trunc_ln164_30

]]></Node>
<StgValue><ssdm name="xor_ln164_22"/></StgValue>
</operation>

<operation id="848" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:600 %t1_1 = xor i32 %xor_ln164_18, i32 %xor_ln164_13

]]></Node>
<StgValue><ssdm name="t1_1"/></StgValue>
</operation>

<operation id="849" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:602 %xor_ln153_40 = xor i24 %xor_ln164_22, i24 %xor_ln164_21

]]></Node>
<StgValue><ssdm name="xor_ln153_40"/></StgValue>
</operation>

<operation id="850" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:603 %xor_ln153_41 = xor i8 %xor_ln164_20, i8 %xor_ln164_19

]]></Node>
<StgValue><ssdm name="xor_ln153_41"/></StgValue>
</operation>

<operation id="851" st_id="38" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="32" op_0_bw="8">
<![CDATA[
:607 %Td0_load_40 = load i8 %Td0_addr_40

]]></Node>
<StgValue><ssdm name="Td0_load_40"/></StgValue>
</operation>

<operation id="852" st_id="38" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="6">
<![CDATA[
:623 %rk_load_14 = load i6 %rk_addr_14

]]></Node>
<StgValue><ssdm name="rk_load_14"/></StgValue>
</operation>

<operation id="853" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="16" op_0_bw="32">
<![CDATA[
:628 %trunc_ln164_38 = trunc i32 %rk_load_14

]]></Node>
<StgValue><ssdm name="trunc_ln164_38"/></StgValue>
</operation>

<operation id="854" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="16" op_0_bw="32">
<![CDATA[
:629 %trunc_ln164_39 = trunc i32 %Td0_load_40

]]></Node>
<StgValue><ssdm name="trunc_ln164_39"/></StgValue>
</operation>

<operation id="855" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="16" op_0_bw="32">
<![CDATA[
:631 %trunc_ln164_40 = trunc i32 %tmp_29

]]></Node>
<StgValue><ssdm name="trunc_ln164_40"/></StgValue>
</operation>

<operation id="856" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="16" op_0_bw="32">
<![CDATA[
:632 %trunc_ln164_41 = trunc i32 %tmp_31

]]></Node>
<StgValue><ssdm name="trunc_ln164_41"/></StgValue>
</operation>

<operation id="857" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="16" op_0_bw="32">
<![CDATA[
:642 %trunc_ln164_48 = trunc i32 %tmp_30

]]></Node>
<StgValue><ssdm name="trunc_ln164_48"/></StgValue>
</operation>

<operation id="858" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:643 %xor_ln164_30 = xor i16 %trunc_ln164_41, i16 %trunc_ln164_40

]]></Node>
<StgValue><ssdm name="xor_ln164_30"/></StgValue>
</operation>

<operation id="859" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:645 %xor_ln164_32 = xor i16 %trunc_ln164_39, i16 %trunc_ln164_38

]]></Node>
<StgValue><ssdm name="xor_ln164_32"/></StgValue>
</operation>

<operation id="860" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:646 %xor_ln164_33 = xor i16 %xor_ln164_30, i16 %trunc_ln164_48

]]></Node>
<StgValue><ssdm name="xor_ln164_33"/></StgValue>
</operation>

<operation id="861" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:654 %xor_ln153_44 = xor i16 %xor_ln164_33, i16 %xor_ln164_32

]]></Node>
<StgValue><ssdm name="xor_ln153_44"/></StgValue>
</operation>

<operation id="862" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="64" op_0_bw="8">
<![CDATA[
:656 %zext_ln164_12 = zext i8 %lshr_ln164_9

]]></Node>
<StgValue><ssdm name="zext_ln164_12"/></StgValue>
</operation>

<operation id="863" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:657 %Td0_addr_44 = getelementptr i32 %Td0, i64 0, i64 %zext_ln164_12

]]></Node>
<StgValue><ssdm name="Td0_addr_44"/></StgValue>
</operation>

<operation id="864" st_id="38" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="32" op_0_bw="8">
<![CDATA[
:658 %Td0_load_44 = load i8 %Td0_addr_44

]]></Node>
<StgValue><ssdm name="Td0_load_44"/></StgValue>
</operation>

<operation id="865" st_id="38" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:663 %tmp_32 = call i32 @rotr, i32 %Td0_load_45, i5 8

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="866" st_id="38" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:668 %tmp_33 = call i32 @rotr, i32 %Td0_load_46, i5 16

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="867" st_id="38" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:672 %tmp_34 = call i32 @rotr, i32 %Td0_load_47, i5 24

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="868" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:673 %rk_addr_15 = getelementptr i32 %rk, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="rk_addr_15"/></StgValue>
</operation>

<operation id="869" st_id="38" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="32" op_0_bw="6">
<![CDATA[
:674 %rk_load_15 = load i6 %rk_addr_15

]]></Node>
<StgValue><ssdm name="rk_load_15"/></StgValue>
</operation>

<operation id="870" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:715 %trunc_ln165_1 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %xor_ln153_44, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln165_1"/></StgValue>
</operation>

<operation id="871" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:757 %lshr_ln165_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %t1_1, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln165_3"/></StgValue>
</operation>

<operation id="872" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
:812 %trunc_ln165_32 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %xor_ln153_40, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln165_32"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="873" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="24" op_0_bw="32">
<![CDATA[
:624 %trunc_ln164_34 = trunc i32 %rk_load_14

]]></Node>
<StgValue><ssdm name="trunc_ln164_34"/></StgValue>
</operation>

<operation id="874" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="24" op_0_bw="32">
<![CDATA[
:625 %trunc_ln164_35 = trunc i32 %Td0_load_40

]]></Node>
<StgValue><ssdm name="trunc_ln164_35"/></StgValue>
</operation>

<operation id="875" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="8" op_0_bw="32">
<![CDATA[
:626 %trunc_ln164_36 = trunc i32 %rk_load_14

]]></Node>
<StgValue><ssdm name="trunc_ln164_36"/></StgValue>
</operation>

<operation id="876" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="8" op_0_bw="32">
<![CDATA[
:627 %trunc_ln164_37 = trunc i32 %Td0_load_40

]]></Node>
<StgValue><ssdm name="trunc_ln164_37"/></StgValue>
</operation>

<operation id="877" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:630 %xor_ln164_26 = xor i32 %Td0_load_40, i32 %rk_load_14

]]></Node>
<StgValue><ssdm name="xor_ln164_26"/></StgValue>
</operation>

<operation id="878" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="8" op_0_bw="32">
<![CDATA[
:633 %trunc_ln164_42 = trunc i32 %tmp_29

]]></Node>
<StgValue><ssdm name="trunc_ln164_42"/></StgValue>
</operation>

<operation id="879" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="8" op_0_bw="32">
<![CDATA[
:634 %trunc_ln164_43 = trunc i32 %tmp_31

]]></Node>
<StgValue><ssdm name="trunc_ln164_43"/></StgValue>
</operation>

<operation id="880" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="24" op_0_bw="32">
<![CDATA[
:635 %trunc_ln164_44 = trunc i32 %tmp_29

]]></Node>
<StgValue><ssdm name="trunc_ln164_44"/></StgValue>
</operation>

<operation id="881" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="24" op_0_bw="32">
<![CDATA[
:636 %trunc_ln164_45 = trunc i32 %tmp_31

]]></Node>
<StgValue><ssdm name="trunc_ln164_45"/></StgValue>
</operation>

<operation id="882" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:637 %xor_ln164_27 = xor i32 %tmp_31, i32 %tmp_29

]]></Node>
<StgValue><ssdm name="xor_ln164_27"/></StgValue>
</operation>

<operation id="883" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="24" op_0_bw="32">
<![CDATA[
:638 %trunc_ln164_46 = trunc i32 %tmp_30

]]></Node>
<StgValue><ssdm name="trunc_ln164_46"/></StgValue>
</operation>

<operation id="884" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:639 %xor_ln164_28 = xor i24 %trunc_ln164_45, i24 %trunc_ln164_44

]]></Node>
<StgValue><ssdm name="xor_ln164_28"/></StgValue>
</operation>

<operation id="885" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="8" op_0_bw="32">
<![CDATA[
:640 %trunc_ln164_47 = trunc i32 %tmp_30

]]></Node>
<StgValue><ssdm name="trunc_ln164_47"/></StgValue>
</operation>

<operation id="886" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:641 %xor_ln164_29 = xor i8 %trunc_ln164_43, i8 %trunc_ln164_42

]]></Node>
<StgValue><ssdm name="xor_ln164_29"/></StgValue>
</operation>

<operation id="887" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:644 %xor_ln164_31 = xor i32 %xor_ln164_27, i32 %tmp_30

]]></Node>
<StgValue><ssdm name="xor_ln164_31"/></StgValue>
</operation>

<operation id="888" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:647 %xor_ln164_34 = xor i8 %trunc_ln164_37, i8 %trunc_ln164_36

]]></Node>
<StgValue><ssdm name="xor_ln164_34"/></StgValue>
</operation>

<operation id="889" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:648 %xor_ln164_35 = xor i8 %xor_ln164_29, i8 %trunc_ln164_47

]]></Node>
<StgValue><ssdm name="xor_ln164_35"/></StgValue>
</operation>

<operation id="890" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:649 %xor_ln164_36 = xor i24 %trunc_ln164_35, i24 %trunc_ln164_34

]]></Node>
<StgValue><ssdm name="xor_ln164_36"/></StgValue>
</operation>

<operation id="891" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:650 %xor_ln164_37 = xor i24 %xor_ln164_28, i24 %trunc_ln164_46

]]></Node>
<StgValue><ssdm name="xor_ln164_37"/></StgValue>
</operation>

<operation id="892" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:651 %t2_1 = xor i32 %xor_ln164_31, i32 %xor_ln164_26

]]></Node>
<StgValue><ssdm name="t2_1"/></StgValue>
</operation>

<operation id="893" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:652 %xor_ln153_42 = xor i24 %xor_ln164_37, i24 %xor_ln164_36

]]></Node>
<StgValue><ssdm name="xor_ln153_42"/></StgValue>
</operation>

<operation id="894" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:653 %xor_ln153_43 = xor i8 %xor_ln164_35, i8 %xor_ln164_34

]]></Node>
<StgValue><ssdm name="xor_ln153_43"/></StgValue>
</operation>

<operation id="895" st_id="39" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="32" op_0_bw="8">
<![CDATA[
:658 %Td0_load_44 = load i8 %Td0_addr_44

]]></Node>
<StgValue><ssdm name="Td0_load_44"/></StgValue>
</operation>

<operation id="896" st_id="39" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="32" op_0_bw="6">
<![CDATA[
:674 %rk_load_15 = load i6 %rk_addr_15

]]></Node>
<StgValue><ssdm name="rk_load_15"/></StgValue>
</operation>

<operation id="897" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="16" op_0_bw="32">
<![CDATA[
:677 %trunc_ln164_53 = trunc i32 %rk_load_15

]]></Node>
<StgValue><ssdm name="trunc_ln164_53"/></StgValue>
</operation>

<operation id="898" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="16" op_0_bw="32">
<![CDATA[
:678 %trunc_ln164_54 = trunc i32 %Td0_load_44

]]></Node>
<StgValue><ssdm name="trunc_ln164_54"/></StgValue>
</operation>

<operation id="899" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="16" op_0_bw="32">
<![CDATA[
:684 %trunc_ln164_59 = trunc i32 %tmp_32

]]></Node>
<StgValue><ssdm name="trunc_ln164_59"/></StgValue>
</operation>

<operation id="900" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="16" op_0_bw="32">
<![CDATA[
:685 %trunc_ln164_60 = trunc i32 %tmp_34

]]></Node>
<StgValue><ssdm name="trunc_ln164_60"/></StgValue>
</operation>

<operation id="901" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="16" op_0_bw="32">
<![CDATA[
:691 %trunc_ln164_64 = trunc i32 %tmp_33

]]></Node>
<StgValue><ssdm name="trunc_ln164_64"/></StgValue>
</operation>

<operation id="902" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:692 %xor_ln164_42 = xor i16 %trunc_ln164_60, i16 %trunc_ln164_59

]]></Node>
<StgValue><ssdm name="xor_ln164_42"/></StgValue>
</operation>

<operation id="903" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:698 %xor_ln164_47 = xor i16 %trunc_ln164_54, i16 %trunc_ln164_53

]]></Node>
<StgValue><ssdm name="xor_ln164_47"/></StgValue>
</operation>

<operation id="904" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:699 %xor_ln164_48 = xor i16 %xor_ln164_42, i16 %trunc_ln164_64

]]></Node>
<StgValue><ssdm name="xor_ln164_48"/></StgValue>
</operation>

<operation id="905" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:704 %xor_ln153_46 = xor i16 %xor_ln164_48, i16 %xor_ln164_47

]]></Node>
<StgValue><ssdm name="xor_ln153_46"/></StgValue>
</operation>

<operation id="906" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:766 %trunc_ln165_16 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %xor_ln153_46, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln165_16"/></StgValue>
</operation>

<operation id="907" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:808 %lshr_ln165_6 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %t2_1, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln165_6"/></StgValue>
</operation>

<operation id="908" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
:863 %trunc_ln165_49 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %xor_ln153_42, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln165_49"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="909" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="8" op_0_bw="32">
<![CDATA[
:675 %trunc_ln164_51 = trunc i32 %rk_load_15

]]></Node>
<StgValue><ssdm name="trunc_ln164_51"/></StgValue>
</operation>

<operation id="910" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="8" op_0_bw="32">
<![CDATA[
:676 %trunc_ln164_52 = trunc i32 %Td0_load_44

]]></Node>
<StgValue><ssdm name="trunc_ln164_52"/></StgValue>
</operation>

<operation id="911" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="24" op_0_bw="32">
<![CDATA[
:679 %trunc_ln164_55 = trunc i32 %rk_load_15

]]></Node>
<StgValue><ssdm name="trunc_ln164_55"/></StgValue>
</operation>

<operation id="912" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="24" op_0_bw="32">
<![CDATA[
:680 %trunc_ln164_56 = trunc i32 %Td0_load_44

]]></Node>
<StgValue><ssdm name="trunc_ln164_56"/></StgValue>
</operation>

<operation id="913" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:681 %xor_ln164_39 = xor i32 %Td0_load_44, i32 %rk_load_15

]]></Node>
<StgValue><ssdm name="xor_ln164_39"/></StgValue>
</operation>

<operation id="914" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="24" op_0_bw="32">
<![CDATA[
:682 %trunc_ln164_57 = trunc i32 %tmp_32

]]></Node>
<StgValue><ssdm name="trunc_ln164_57"/></StgValue>
</operation>

<operation id="915" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="24" op_0_bw="32">
<![CDATA[
:683 %trunc_ln164_58 = trunc i32 %tmp_34

]]></Node>
<StgValue><ssdm name="trunc_ln164_58"/></StgValue>
</operation>

<operation id="916" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="8" op_0_bw="32">
<![CDATA[
:686 %trunc_ln164_61 = trunc i32 %tmp_32

]]></Node>
<StgValue><ssdm name="trunc_ln164_61"/></StgValue>
</operation>

<operation id="917" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="8" op_0_bw="32">
<![CDATA[
:687 %trunc_ln164_62 = trunc i32 %tmp_34

]]></Node>
<StgValue><ssdm name="trunc_ln164_62"/></StgValue>
</operation>

<operation id="918" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:688 %xor_ln164_40 = xor i32 %tmp_34, i32 %tmp_32

]]></Node>
<StgValue><ssdm name="xor_ln164_40"/></StgValue>
</operation>

<operation id="919" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="8" op_0_bw="32">
<![CDATA[
:689 %trunc_ln164_63 = trunc i32 %tmp_33

]]></Node>
<StgValue><ssdm name="trunc_ln164_63"/></StgValue>
</operation>

<operation id="920" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:690 %xor_ln164_41 = xor i8 %trunc_ln164_62, i8 %trunc_ln164_61

]]></Node>
<StgValue><ssdm name="xor_ln164_41"/></StgValue>
</operation>

<operation id="921" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="24" op_0_bw="32">
<![CDATA[
:693 %trunc_ln164_65 = trunc i32 %tmp_33

]]></Node>
<StgValue><ssdm name="trunc_ln164_65"/></StgValue>
</operation>

<operation id="922" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:694 %xor_ln164_43 = xor i24 %trunc_ln164_58, i24 %trunc_ln164_57

]]></Node>
<StgValue><ssdm name="xor_ln164_43"/></StgValue>
</operation>

<operation id="923" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:695 %xor_ln164_44 = xor i32 %xor_ln164_40, i32 %tmp_33

]]></Node>
<StgValue><ssdm name="xor_ln164_44"/></StgValue>
</operation>

<operation id="924" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:696 %xor_ln164_45 = xor i24 %trunc_ln164_56, i24 %trunc_ln164_55

]]></Node>
<StgValue><ssdm name="xor_ln164_45"/></StgValue>
</operation>

<operation id="925" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:697 %xor_ln164_46 = xor i24 %xor_ln164_43, i24 %trunc_ln164_65

]]></Node>
<StgValue><ssdm name="xor_ln164_46"/></StgValue>
</operation>

<operation id="926" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:700 %xor_ln164_49 = xor i8 %trunc_ln164_52, i8 %trunc_ln164_51

]]></Node>
<StgValue><ssdm name="xor_ln164_49"/></StgValue>
</operation>

<operation id="927" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:701 %xor_ln164_50 = xor i8 %xor_ln164_41, i8 %trunc_ln164_63

]]></Node>
<StgValue><ssdm name="xor_ln164_50"/></StgValue>
</operation>

<operation id="928" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:702 %t3_1 = xor i32 %xor_ln164_44, i32 %xor_ln164_39

]]></Node>
<StgValue><ssdm name="t3_1"/></StgValue>
</operation>

<operation id="929" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:703 %xor_ln153_45 = xor i8 %xor_ln164_50, i8 %xor_ln164_49

]]></Node>
<StgValue><ssdm name="xor_ln153_45"/></StgValue>
</operation>

<operation id="930" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:705 %xor_ln153_47 = xor i24 %xor_ln164_46, i24 %xor_ln164_45

]]></Node>
<StgValue><ssdm name="xor_ln153_47"/></StgValue>
</operation>

<operation id="931" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
:710 %trunc_ln7 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %xor_ln153_47, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln7"/></StgValue>
</operation>

<operation id="932" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:859 %lshr_ln165_9 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %t3_1, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln165_9"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="933" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="64" op_0_bw="8">
<![CDATA[
:711 %zext_ln165_1 = zext i8 %trunc_ln7

]]></Node>
<StgValue><ssdm name="zext_ln165_1"/></StgValue>
</operation>

<operation id="934" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:712 %Td0_addr_49 = getelementptr i32 %Td0, i64 0, i64 %zext_ln165_1

]]></Node>
<StgValue><ssdm name="Td0_addr_49"/></StgValue>
</operation>

<operation id="935" st_id="41" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="32" op_0_bw="8">
<![CDATA[
:713 %Td0_load_49 = load i8 %Td0_addr_49

]]></Node>
<StgValue><ssdm name="Td0_load_49"/></StgValue>
</operation>

<operation id="936" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="64" op_0_bw="8">
<![CDATA[
:716 %zext_ln165_2 = zext i8 %trunc_ln165_1

]]></Node>
<StgValue><ssdm name="zext_ln165_2"/></StgValue>
</operation>

<operation id="937" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:717 %Td0_addr_50 = getelementptr i32 %Td0, i64 0, i64 %zext_ln165_2

]]></Node>
<StgValue><ssdm name="Td0_addr_50"/></StgValue>
</operation>

<operation id="938" st_id="41" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="8">
<![CDATA[
:718 %Td0_load_50 = load i8 %Td0_addr_50

]]></Node>
<StgValue><ssdm name="Td0_load_50"/></StgValue>
</operation>

<operation id="939" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="64" op_0_bw="8">
<![CDATA[
:720 %zext_ln165_3 = zext i8 %xor_ln153_41

]]></Node>
<StgValue><ssdm name="zext_ln165_3"/></StgValue>
</operation>

<operation id="940" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:721 %Td0_addr_51 = getelementptr i32 %Td0, i64 0, i64 %zext_ln165_3

]]></Node>
<StgValue><ssdm name="Td0_addr_51"/></StgValue>
</operation>

<operation id="941" st_id="41" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="32" op_0_bw="8">
<![CDATA[
:722 %Td0_load_51 = load i8 %Td0_addr_51

]]></Node>
<StgValue><ssdm name="Td0_load_51"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="942" st_id="42" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="32" op_0_bw="8">
<![CDATA[
:713 %Td0_load_49 = load i8 %Td0_addr_49

]]></Node>
<StgValue><ssdm name="Td0_load_49"/></StgValue>
</operation>

<operation id="943" st_id="42" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="8">
<![CDATA[
:718 %Td0_load_50 = load i8 %Td0_addr_50

]]></Node>
<StgValue><ssdm name="Td0_load_50"/></StgValue>
</operation>

<operation id="944" st_id="42" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="32" op_0_bw="8">
<![CDATA[
:722 %Td0_load_51 = load i8 %Td0_addr_51

]]></Node>
<StgValue><ssdm name="Td0_load_51"/></StgValue>
</operation>

<operation id="945" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="64" op_0_bw="8">
<![CDATA[
:762 %zext_ln165_5 = zext i8 %trunc_ln165_s

]]></Node>
<StgValue><ssdm name="zext_ln165_5"/></StgValue>
</operation>

<operation id="946" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:763 %Td0_addr_53 = getelementptr i32 %Td0, i64 0, i64 %zext_ln165_5

]]></Node>
<StgValue><ssdm name="Td0_addr_53"/></StgValue>
</operation>

<operation id="947" st_id="42" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="32" op_0_bw="8">
<![CDATA[
:764 %Td0_load_53 = load i8 %Td0_addr_53

]]></Node>
<StgValue><ssdm name="Td0_load_53"/></StgValue>
</operation>

<operation id="948" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="64" op_0_bw="8">
<![CDATA[
:767 %zext_ln165_6 = zext i8 %trunc_ln165_16

]]></Node>
<StgValue><ssdm name="zext_ln165_6"/></StgValue>
</operation>

<operation id="949" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:768 %Td0_addr_54 = getelementptr i32 %Td0, i64 0, i64 %zext_ln165_6

]]></Node>
<StgValue><ssdm name="Td0_addr_54"/></StgValue>
</operation>

<operation id="950" st_id="42" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="32" op_0_bw="8">
<![CDATA[
:769 %Td0_load_54 = load i8 %Td0_addr_54

]]></Node>
<StgValue><ssdm name="Td0_load_54"/></StgValue>
</operation>

<operation id="951" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="64" op_0_bw="8">
<![CDATA[
:771 %zext_ln165_7 = zext i8 %xor_ln153_43

]]></Node>
<StgValue><ssdm name="zext_ln165_7"/></StgValue>
</operation>

<operation id="952" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:772 %Td0_addr_55 = getelementptr i32 %Td0, i64 0, i64 %zext_ln165_7

]]></Node>
<StgValue><ssdm name="Td0_addr_55"/></StgValue>
</operation>

<operation id="953" st_id="42" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="32" op_0_bw="8">
<![CDATA[
:773 %Td0_load_55 = load i8 %Td0_addr_55

]]></Node>
<StgValue><ssdm name="Td0_load_55"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="954" st_id="43" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:714 %tmp_35 = call i32 @rotr, i32 %Td0_load_49, i5 8

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="955" st_id="43" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:719 %tmp_36 = call i32 @rotr, i32 %Td0_load_50, i5 16

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="956" st_id="43" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:723 %tmp_37 = call i32 @rotr, i32 %Td0_load_51, i5 24

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="957" st_id="43" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="32" op_0_bw="8">
<![CDATA[
:764 %Td0_load_53 = load i8 %Td0_addr_53

]]></Node>
<StgValue><ssdm name="Td0_load_53"/></StgValue>
</operation>

<operation id="958" st_id="43" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="32" op_0_bw="8">
<![CDATA[
:769 %Td0_load_54 = load i8 %Td0_addr_54

]]></Node>
<StgValue><ssdm name="Td0_load_54"/></StgValue>
</operation>

<operation id="959" st_id="43" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="32" op_0_bw="8">
<![CDATA[
:773 %Td0_load_55 = load i8 %Td0_addr_55

]]></Node>
<StgValue><ssdm name="Td0_load_55"/></StgValue>
</operation>

<operation id="960" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="64" op_0_bw="8">
<![CDATA[
:813 %zext_ln165_9 = zext i8 %trunc_ln165_32

]]></Node>
<StgValue><ssdm name="zext_ln165_9"/></StgValue>
</operation>

<operation id="961" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:814 %Td0_addr_57 = getelementptr i32 %Td0, i64 0, i64 %zext_ln165_9

]]></Node>
<StgValue><ssdm name="Td0_addr_57"/></StgValue>
</operation>

<operation id="962" st_id="43" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="32" op_0_bw="8">
<![CDATA[
:815 %Td0_load_57 = load i8 %Td0_addr_57

]]></Node>
<StgValue><ssdm name="Td0_load_57"/></StgValue>
</operation>

<operation id="963" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="64" op_0_bw="8">
<![CDATA[
:818 %zext_ln165_10 = zext i8 %trunc_ln165_33

]]></Node>
<StgValue><ssdm name="zext_ln165_10"/></StgValue>
</operation>

<operation id="964" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:819 %Td0_addr_58 = getelementptr i32 %Td0, i64 0, i64 %zext_ln165_10

]]></Node>
<StgValue><ssdm name="Td0_addr_58"/></StgValue>
</operation>

<operation id="965" st_id="43" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="32" op_0_bw="8">
<![CDATA[
:820 %Td0_load_58 = load i8 %Td0_addr_58

]]></Node>
<StgValue><ssdm name="Td0_load_58"/></StgValue>
</operation>

<operation id="966" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="64" op_0_bw="8">
<![CDATA[
:822 %zext_ln165_11 = zext i8 %xor_ln153_45

]]></Node>
<StgValue><ssdm name="zext_ln165_11"/></StgValue>
</operation>

<operation id="967" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:823 %Td0_addr_59 = getelementptr i32 %Td0, i64 0, i64 %zext_ln165_11

]]></Node>
<StgValue><ssdm name="Td0_addr_59"/></StgValue>
</operation>

<operation id="968" st_id="43" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="32" op_0_bw="8">
<![CDATA[
:824 %Td0_load_59 = load i8 %Td0_addr_59

]]></Node>
<StgValue><ssdm name="Td0_load_59"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="969" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="64" op_0_bw="8">
<![CDATA[
:707 %zext_ln165 = zext i8 %lshr_ln3

]]></Node>
<StgValue><ssdm name="zext_ln165"/></StgValue>
</operation>

<operation id="970" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:708 %Td0_addr_48 = getelementptr i32 %Td0, i64 0, i64 %zext_ln165

]]></Node>
<StgValue><ssdm name="Td0_addr_48"/></StgValue>
</operation>

<operation id="971" st_id="44" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="32" op_0_bw="8">
<![CDATA[
:709 %Td0_load_48 = load i8 %Td0_addr_48

]]></Node>
<StgValue><ssdm name="Td0_load_48"/></StgValue>
</operation>

<operation id="972" st_id="44" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:714 %tmp_35 = call i32 @rotr, i32 %Td0_load_49, i5 8

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="973" st_id="44" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:719 %tmp_36 = call i32 @rotr, i32 %Td0_load_50, i5 16

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="974" st_id="44" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:723 %tmp_37 = call i32 @rotr, i32 %Td0_load_51, i5 24

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="975" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:724 %rk_addr_16 = getelementptr i32 %rk, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="rk_addr_16"/></StgValue>
</operation>

<operation id="976" st_id="44" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="32" op_0_bw="6">
<![CDATA[
:725 %rk_load_16 = load i6 %rk_addr_16

]]></Node>
<StgValue><ssdm name="rk_load_16"/></StgValue>
</operation>

<operation id="977" st_id="44" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:765 %tmp_38 = call i32 @rotr, i32 %Td0_load_53, i5 8

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="978" st_id="44" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:770 %tmp_39 = call i32 @rotr, i32 %Td0_load_54, i5 16

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="979" st_id="44" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:774 %tmp_40 = call i32 @rotr, i32 %Td0_load_55, i5 24

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="980" st_id="44" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="32" op_0_bw="8">
<![CDATA[
:815 %Td0_load_57 = load i8 %Td0_addr_57

]]></Node>
<StgValue><ssdm name="Td0_load_57"/></StgValue>
</operation>

<operation id="981" st_id="44" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="32" op_0_bw="8">
<![CDATA[
:820 %Td0_load_58 = load i8 %Td0_addr_58

]]></Node>
<StgValue><ssdm name="Td0_load_58"/></StgValue>
</operation>

<operation id="982" st_id="44" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="32" op_0_bw="8">
<![CDATA[
:824 %Td0_load_59 = load i8 %Td0_addr_59

]]></Node>
<StgValue><ssdm name="Td0_load_59"/></StgValue>
</operation>

<operation id="983" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="64" op_0_bw="8">
<![CDATA[
:864 %zext_ln165_13 = zext i8 %trunc_ln165_49

]]></Node>
<StgValue><ssdm name="zext_ln165_13"/></StgValue>
</operation>

<operation id="984" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:865 %Td0_addr_61 = getelementptr i32 %Td0, i64 0, i64 %zext_ln165_13

]]></Node>
<StgValue><ssdm name="Td0_addr_61"/></StgValue>
</operation>

<operation id="985" st_id="44" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="32" op_0_bw="8">
<![CDATA[
:866 %Td0_load_61 = load i8 %Td0_addr_61

]]></Node>
<StgValue><ssdm name="Td0_load_61"/></StgValue>
</operation>

<operation id="986" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="64" op_0_bw="8">
<![CDATA[
:869 %zext_ln165_14 = zext i8 %trunc_ln165_50

]]></Node>
<StgValue><ssdm name="zext_ln165_14"/></StgValue>
</operation>

<operation id="987" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:870 %Td0_addr_62 = getelementptr i32 %Td0, i64 0, i64 %zext_ln165_14

]]></Node>
<StgValue><ssdm name="Td0_addr_62"/></StgValue>
</operation>

<operation id="988" st_id="44" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="32" op_0_bw="8">
<![CDATA[
:871 %Td0_load_62 = load i8 %Td0_addr_62

]]></Node>
<StgValue><ssdm name="Td0_load_62"/></StgValue>
</operation>

<operation id="989" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="64" op_0_bw="8">
<![CDATA[
:873 %zext_ln165_15 = zext i8 %xor_ln153_36

]]></Node>
<StgValue><ssdm name="zext_ln165_15"/></StgValue>
</operation>

<operation id="990" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:874 %Td0_addr_63 = getelementptr i32 %Td0, i64 0, i64 %zext_ln165_15

]]></Node>
<StgValue><ssdm name="Td0_addr_63"/></StgValue>
</operation>

<operation id="991" st_id="44" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="32" op_0_bw="8">
<![CDATA[
:875 %Td0_load_63 = load i8 %Td0_addr_63

]]></Node>
<StgValue><ssdm name="Td0_load_63"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="992" st_id="45" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="32" op_0_bw="8">
<![CDATA[
:709 %Td0_load_48 = load i8 %Td0_addr_48

]]></Node>
<StgValue><ssdm name="Td0_load_48"/></StgValue>
</operation>

<operation id="993" st_id="45" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="32" op_0_bw="6">
<![CDATA[
:725 %rk_load_16 = load i6 %rk_addr_16

]]></Node>
<StgValue><ssdm name="rk_load_16"/></StgValue>
</operation>

<operation id="994" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="16" op_0_bw="32">
<![CDATA[
:728 %trunc_ln165_3 = trunc i32 %rk_load_16

]]></Node>
<StgValue><ssdm name="trunc_ln165_3"/></StgValue>
</operation>

<operation id="995" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="16" op_0_bw="32">
<![CDATA[
:729 %trunc_ln165_4 = trunc i32 %Td0_load_48

]]></Node>
<StgValue><ssdm name="trunc_ln165_4"/></StgValue>
</operation>

<operation id="996" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="16" op_0_bw="32">
<![CDATA[
:735 %trunc_ln165_9 = trunc i32 %tmp_35

]]></Node>
<StgValue><ssdm name="trunc_ln165_9"/></StgValue>
</operation>

<operation id="997" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="16" op_0_bw="32">
<![CDATA[
:736 %trunc_ln165_10 = trunc i32 %tmp_37

]]></Node>
<StgValue><ssdm name="trunc_ln165_10"/></StgValue>
</operation>

<operation id="998" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="16" op_0_bw="32">
<![CDATA[
:742 %trunc_ln165_14 = trunc i32 %tmp_36

]]></Node>
<StgValue><ssdm name="trunc_ln165_14"/></StgValue>
</operation>

<operation id="999" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:743 %xor_ln165_3 = xor i16 %trunc_ln165_10, i16 %trunc_ln165_9

]]></Node>
<StgValue><ssdm name="xor_ln165_3"/></StgValue>
</operation>

<operation id="1000" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:749 %xor_ln165_8 = xor i16 %trunc_ln165_4, i16 %trunc_ln165_3

]]></Node>
<StgValue><ssdm name="xor_ln165_8"/></StgValue>
</operation>

<operation id="1001" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:750 %xor_ln165_9 = xor i16 %xor_ln165_3, i16 %trunc_ln165_14

]]></Node>
<StgValue><ssdm name="xor_ln165_9"/></StgValue>
</operation>

<operation id="1002" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:755 %xor_ln153_49 = xor i16 %xor_ln165_9, i16 %xor_ln165_8

]]></Node>
<StgValue><ssdm name="xor_ln153_49"/></StgValue>
</operation>

<operation id="1003" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="64" op_0_bw="8">
<![CDATA[
:758 %zext_ln165_4 = zext i8 %lshr_ln165_3

]]></Node>
<StgValue><ssdm name="zext_ln165_4"/></StgValue>
</operation>

<operation id="1004" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:759 %Td0_addr_52 = getelementptr i32 %Td0, i64 0, i64 %zext_ln165_4

]]></Node>
<StgValue><ssdm name="Td0_addr_52"/></StgValue>
</operation>

<operation id="1005" st_id="45" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="32" op_0_bw="8">
<![CDATA[
:760 %Td0_load_52 = load i8 %Td0_addr_52

]]></Node>
<StgValue><ssdm name="Td0_load_52"/></StgValue>
</operation>

<operation id="1006" st_id="45" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:765 %tmp_38 = call i32 @rotr, i32 %Td0_load_53, i5 8

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="1007" st_id="45" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:770 %tmp_39 = call i32 @rotr, i32 %Td0_load_54, i5 16

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="1008" st_id="45" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:774 %tmp_40 = call i32 @rotr, i32 %Td0_load_55, i5 24

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="1009" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:775 %rk_addr_17 = getelementptr i32 %rk, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="rk_addr_17"/></StgValue>
</operation>

<operation id="1010" st_id="45" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="32" op_0_bw="6">
<![CDATA[
:776 %rk_load_17 = load i6 %rk_addr_17

]]></Node>
<StgValue><ssdm name="rk_load_17"/></StgValue>
</operation>

<operation id="1011" st_id="45" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:816 %tmp_41 = call i32 @rotr, i32 %Td0_load_57, i5 8

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="1012" st_id="45" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:821 %tmp_42 = call i32 @rotr, i32 %Td0_load_58, i5 16

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="1013" st_id="45" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:825 %tmp_43 = call i32 @rotr, i32 %Td0_load_59, i5 24

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="1014" st_id="45" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="32" op_0_bw="8">
<![CDATA[
:866 %Td0_load_61 = load i8 %Td0_addr_61

]]></Node>
<StgValue><ssdm name="Td0_load_61"/></StgValue>
</operation>

<operation id="1015" st_id="45" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="32" op_0_bw="8">
<![CDATA[
:871 %Td0_load_62 = load i8 %Td0_addr_62

]]></Node>
<StgValue><ssdm name="Td0_load_62"/></StgValue>
</operation>

<operation id="1016" st_id="45" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="32" op_0_bw="8">
<![CDATA[
:875 %Td0_load_63 = load i8 %Td0_addr_63

]]></Node>
<StgValue><ssdm name="Td0_load_63"/></StgValue>
</operation>

<operation id="1017" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1021 %trunc_ln166_33 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %xor_ln153_49, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln166_33"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="1018" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="8" op_0_bw="32">
<![CDATA[
:726 %trunc_ln165 = trunc i32 %rk_load_16

]]></Node>
<StgValue><ssdm name="trunc_ln165"/></StgValue>
</operation>

<operation id="1019" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="8" op_0_bw="32">
<![CDATA[
:727 %trunc_ln165_2 = trunc i32 %Td0_load_48

]]></Node>
<StgValue><ssdm name="trunc_ln165_2"/></StgValue>
</operation>

<operation id="1020" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="24" op_0_bw="32">
<![CDATA[
:730 %trunc_ln165_5 = trunc i32 %rk_load_16

]]></Node>
<StgValue><ssdm name="trunc_ln165_5"/></StgValue>
</operation>

<operation id="1021" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="24" op_0_bw="32">
<![CDATA[
:731 %trunc_ln165_6 = trunc i32 %Td0_load_48

]]></Node>
<StgValue><ssdm name="trunc_ln165_6"/></StgValue>
</operation>

<operation id="1022" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:732 %xor_ln165 = xor i32 %Td0_load_48, i32 %rk_load_16

]]></Node>
<StgValue><ssdm name="xor_ln165"/></StgValue>
</operation>

<operation id="1023" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="24" op_0_bw="32">
<![CDATA[
:733 %trunc_ln165_7 = trunc i32 %tmp_35

]]></Node>
<StgValue><ssdm name="trunc_ln165_7"/></StgValue>
</operation>

<operation id="1024" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="24" op_0_bw="32">
<![CDATA[
:734 %trunc_ln165_8 = trunc i32 %tmp_37

]]></Node>
<StgValue><ssdm name="trunc_ln165_8"/></StgValue>
</operation>

<operation id="1025" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="8" op_0_bw="32">
<![CDATA[
:737 %trunc_ln165_11 = trunc i32 %tmp_35

]]></Node>
<StgValue><ssdm name="trunc_ln165_11"/></StgValue>
</operation>

<operation id="1026" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="8" op_0_bw="32">
<![CDATA[
:738 %trunc_ln165_12 = trunc i32 %tmp_37

]]></Node>
<StgValue><ssdm name="trunc_ln165_12"/></StgValue>
</operation>

<operation id="1027" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:739 %xor_ln165_1 = xor i32 %tmp_37, i32 %tmp_35

]]></Node>
<StgValue><ssdm name="xor_ln165_1"/></StgValue>
</operation>

<operation id="1028" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="8" op_0_bw="32">
<![CDATA[
:740 %trunc_ln165_13 = trunc i32 %tmp_36

]]></Node>
<StgValue><ssdm name="trunc_ln165_13"/></StgValue>
</operation>

<operation id="1029" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:741 %xor_ln165_2 = xor i8 %trunc_ln165_12, i8 %trunc_ln165_11

]]></Node>
<StgValue><ssdm name="xor_ln165_2"/></StgValue>
</operation>

<operation id="1030" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="24" op_0_bw="32">
<![CDATA[
:744 %trunc_ln165_15 = trunc i32 %tmp_36

]]></Node>
<StgValue><ssdm name="trunc_ln165_15"/></StgValue>
</operation>

<operation id="1031" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:745 %xor_ln165_4 = xor i24 %trunc_ln165_8, i24 %trunc_ln165_7

]]></Node>
<StgValue><ssdm name="xor_ln165_4"/></StgValue>
</operation>

<operation id="1032" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:746 %xor_ln165_5 = xor i32 %xor_ln165_1, i32 %tmp_36

]]></Node>
<StgValue><ssdm name="xor_ln165_5"/></StgValue>
</operation>

<operation id="1033" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:747 %xor_ln165_6 = xor i24 %trunc_ln165_6, i24 %trunc_ln165_5

]]></Node>
<StgValue><ssdm name="xor_ln165_6"/></StgValue>
</operation>

<operation id="1034" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:748 %xor_ln165_7 = xor i24 %xor_ln165_4, i24 %trunc_ln165_15

]]></Node>
<StgValue><ssdm name="xor_ln165_7"/></StgValue>
</operation>

<operation id="1035" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:751 %xor_ln165_10 = xor i8 %trunc_ln165_2, i8 %trunc_ln165

]]></Node>
<StgValue><ssdm name="xor_ln165_10"/></StgValue>
</operation>

<operation id="1036" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:752 %xor_ln165_11 = xor i8 %xor_ln165_2, i8 %trunc_ln165_13

]]></Node>
<StgValue><ssdm name="xor_ln165_11"/></StgValue>
</operation>

<operation id="1037" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:753 %s0_2 = xor i32 %xor_ln165_5, i32 %xor_ln165

]]></Node>
<StgValue><ssdm name="s0_2"/></StgValue>
</operation>

<operation id="1038" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:754 %xor_ln153_48 = xor i8 %xor_ln165_11, i8 %xor_ln165_10

]]></Node>
<StgValue><ssdm name="xor_ln153_48"/></StgValue>
</operation>

<operation id="1039" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:756 %xor_ln153_50 = xor i24 %xor_ln165_7, i24 %xor_ln165_6

]]></Node>
<StgValue><ssdm name="xor_ln153_50"/></StgValue>
</operation>

<operation id="1040" st_id="46" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="32" op_0_bw="8">
<![CDATA[
:760 %Td0_load_52 = load i8 %Td0_addr_52

]]></Node>
<StgValue><ssdm name="Td0_load_52"/></StgValue>
</operation>

<operation id="1041" st_id="46" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="32" op_0_bw="6">
<![CDATA[
:776 %rk_load_17 = load i6 %rk_addr_17

]]></Node>
<StgValue><ssdm name="rk_load_17"/></StgValue>
</operation>

<operation id="1042" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="16" op_0_bw="32">
<![CDATA[
:777 %trunc_ln165_17 = trunc i32 %rk_load_17

]]></Node>
<StgValue><ssdm name="trunc_ln165_17"/></StgValue>
</operation>

<operation id="1043" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="16" op_0_bw="32">
<![CDATA[
:778 %trunc_ln165_18 = trunc i32 %Td0_load_52

]]></Node>
<StgValue><ssdm name="trunc_ln165_18"/></StgValue>
</operation>

<operation id="1044" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="16" op_0_bw="32">
<![CDATA[
:788 %trunc_ln165_27 = trunc i32 %tmp_38

]]></Node>
<StgValue><ssdm name="trunc_ln165_27"/></StgValue>
</operation>

<operation id="1045" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="16" op_0_bw="32">
<![CDATA[
:789 %trunc_ln165_28 = trunc i32 %tmp_40

]]></Node>
<StgValue><ssdm name="trunc_ln165_28"/></StgValue>
</operation>

<operation id="1046" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="16" op_0_bw="32">
<![CDATA[
:791 %trunc_ln165_29 = trunc i32 %tmp_39

]]></Node>
<StgValue><ssdm name="trunc_ln165_29"/></StgValue>
</operation>

<operation id="1047" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:792 %xor_ln165_15 = xor i16 %trunc_ln165_28, i16 %trunc_ln165_27

]]></Node>
<StgValue><ssdm name="xor_ln165_15"/></StgValue>
</operation>

<operation id="1048" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:802 %xor_ln165_23 = xor i16 %trunc_ln165_18, i16 %trunc_ln165_17

]]></Node>
<StgValue><ssdm name="xor_ln165_23"/></StgValue>
</operation>

<operation id="1049" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:803 %xor_ln165_24 = xor i16 %xor_ln165_15, i16 %trunc_ln165_29

]]></Node>
<StgValue><ssdm name="xor_ln165_24"/></StgValue>
</operation>

<operation id="1050" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:805 %xor_ln153_51 = xor i16 %xor_ln165_24, i16 %xor_ln165_23

]]></Node>
<StgValue><ssdm name="xor_ln153_51"/></StgValue>
</operation>

<operation id="1051" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="64" op_0_bw="8">
<![CDATA[
:809 %zext_ln165_8 = zext i8 %lshr_ln165_6

]]></Node>
<StgValue><ssdm name="zext_ln165_8"/></StgValue>
</operation>

<operation id="1052" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:810 %Td0_addr_56 = getelementptr i32 %Td0, i64 0, i64 %zext_ln165_8

]]></Node>
<StgValue><ssdm name="Td0_addr_56"/></StgValue>
</operation>

<operation id="1053" st_id="46" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="32" op_0_bw="8">
<![CDATA[
:811 %Td0_load_56 = load i8 %Td0_addr_56

]]></Node>
<StgValue><ssdm name="Td0_load_56"/></StgValue>
</operation>

<operation id="1054" st_id="46" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:816 %tmp_41 = call i32 @rotr, i32 %Td0_load_57, i5 8

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="1055" st_id="46" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:821 %tmp_42 = call i32 @rotr, i32 %Td0_load_58, i5 16

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="1056" st_id="46" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:825 %tmp_43 = call i32 @rotr, i32 %Td0_load_59, i5 24

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="1057" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:826 %rk_addr_18 = getelementptr i32 %rk, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="rk_addr_18"/></StgValue>
</operation>

<operation id="1058" st_id="46" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="32" op_0_bw="6">
<![CDATA[
:827 %rk_load_18 = load i6 %rk_addr_18

]]></Node>
<StgValue><ssdm name="rk_load_18"/></StgValue>
</operation>

<operation id="1059" st_id="46" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:867 %tmp_44 = call i32 @rotr, i32 %Td0_load_61, i5 8

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="1060" st_id="46" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:872 %tmp_45 = call i32 @rotr, i32 %Td0_load_62, i5 16

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="1061" st_id="46" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:876 %tmp_46 = call i32 @rotr, i32 %Td0_load_63, i5 24

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="1062" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:910 %lshr_ln4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %s0_2, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln4"/></StgValue>
</operation>

<operation id="1063" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
:965 %trunc_ln166_s = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %xor_ln153_50, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln166_s"/></StgValue>
</operation>

<operation id="1064" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1072 %trunc_ln166_50 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %xor_ln153_51, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln166_50"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="1065" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="24" op_0_bw="32">
<![CDATA[
:779 %trunc_ln165_19 = trunc i32 %rk_load_17

]]></Node>
<StgValue><ssdm name="trunc_ln165_19"/></StgValue>
</operation>

<operation id="1066" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="24" op_0_bw="32">
<![CDATA[
:780 %trunc_ln165_20 = trunc i32 %Td0_load_52

]]></Node>
<StgValue><ssdm name="trunc_ln165_20"/></StgValue>
</operation>

<operation id="1067" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="8" op_0_bw="32">
<![CDATA[
:781 %trunc_ln165_21 = trunc i32 %rk_load_17

]]></Node>
<StgValue><ssdm name="trunc_ln165_21"/></StgValue>
</operation>

<operation id="1068" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="8" op_0_bw="32">
<![CDATA[
:782 %trunc_ln165_22 = trunc i32 %Td0_load_52

]]></Node>
<StgValue><ssdm name="trunc_ln165_22"/></StgValue>
</operation>

<operation id="1069" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:783 %xor_ln165_13 = xor i32 %Td0_load_52, i32 %rk_load_17

]]></Node>
<StgValue><ssdm name="xor_ln165_13"/></StgValue>
</operation>

<operation id="1070" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="8" op_0_bw="32">
<![CDATA[
:784 %trunc_ln165_23 = trunc i32 %tmp_38

]]></Node>
<StgValue><ssdm name="trunc_ln165_23"/></StgValue>
</operation>

<operation id="1071" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="8" op_0_bw="32">
<![CDATA[
:785 %trunc_ln165_24 = trunc i32 %tmp_40

]]></Node>
<StgValue><ssdm name="trunc_ln165_24"/></StgValue>
</operation>

<operation id="1072" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="24" op_0_bw="32">
<![CDATA[
:786 %trunc_ln165_25 = trunc i32 %tmp_38

]]></Node>
<StgValue><ssdm name="trunc_ln165_25"/></StgValue>
</operation>

<operation id="1073" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="24" op_0_bw="32">
<![CDATA[
:787 %trunc_ln165_26 = trunc i32 %tmp_40

]]></Node>
<StgValue><ssdm name="trunc_ln165_26"/></StgValue>
</operation>

<operation id="1074" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:790 %xor_ln165_14 = xor i32 %tmp_40, i32 %tmp_38

]]></Node>
<StgValue><ssdm name="xor_ln165_14"/></StgValue>
</operation>

<operation id="1075" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="24" op_0_bw="32">
<![CDATA[
:793 %trunc_ln165_30 = trunc i32 %tmp_39

]]></Node>
<StgValue><ssdm name="trunc_ln165_30"/></StgValue>
</operation>

<operation id="1076" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:794 %xor_ln165_16 = xor i24 %trunc_ln165_26, i24 %trunc_ln165_25

]]></Node>
<StgValue><ssdm name="xor_ln165_16"/></StgValue>
</operation>

<operation id="1077" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="8" op_0_bw="32">
<![CDATA[
:795 %trunc_ln165_31 = trunc i32 %tmp_39

]]></Node>
<StgValue><ssdm name="trunc_ln165_31"/></StgValue>
</operation>

<operation id="1078" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:796 %xor_ln165_17 = xor i8 %trunc_ln165_24, i8 %trunc_ln165_23

]]></Node>
<StgValue><ssdm name="xor_ln165_17"/></StgValue>
</operation>

<operation id="1079" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:797 %xor_ln165_18 = xor i32 %xor_ln165_14, i32 %tmp_39

]]></Node>
<StgValue><ssdm name="xor_ln165_18"/></StgValue>
</operation>

<operation id="1080" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:798 %xor_ln165_19 = xor i8 %trunc_ln165_22, i8 %trunc_ln165_21

]]></Node>
<StgValue><ssdm name="xor_ln165_19"/></StgValue>
</operation>

<operation id="1081" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:799 %xor_ln165_20 = xor i8 %xor_ln165_17, i8 %trunc_ln165_31

]]></Node>
<StgValue><ssdm name="xor_ln165_20"/></StgValue>
</operation>

<operation id="1082" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:800 %xor_ln165_21 = xor i24 %trunc_ln165_20, i24 %trunc_ln165_19

]]></Node>
<StgValue><ssdm name="xor_ln165_21"/></StgValue>
</operation>

<operation id="1083" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:801 %xor_ln165_22 = xor i24 %xor_ln165_16, i24 %trunc_ln165_30

]]></Node>
<StgValue><ssdm name="xor_ln165_22"/></StgValue>
</operation>

<operation id="1084" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:804 %s1_2 = xor i32 %xor_ln165_18, i32 %xor_ln165_13

]]></Node>
<StgValue><ssdm name="s1_2"/></StgValue>
</operation>

<operation id="1085" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:806 %xor_ln153_52 = xor i24 %xor_ln165_22, i24 %xor_ln165_21

]]></Node>
<StgValue><ssdm name="xor_ln153_52"/></StgValue>
</operation>

<operation id="1086" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:807 %xor_ln153_53 = xor i8 %xor_ln165_20, i8 %xor_ln165_19

]]></Node>
<StgValue><ssdm name="xor_ln153_53"/></StgValue>
</operation>

<operation id="1087" st_id="47" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="32" op_0_bw="8">
<![CDATA[
:811 %Td0_load_56 = load i8 %Td0_addr_56

]]></Node>
<StgValue><ssdm name="Td0_load_56"/></StgValue>
</operation>

<operation id="1088" st_id="47" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="32" op_0_bw="6">
<![CDATA[
:827 %rk_load_18 = load i6 %rk_addr_18

]]></Node>
<StgValue><ssdm name="rk_load_18"/></StgValue>
</operation>

<operation id="1089" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="16" op_0_bw="32">
<![CDATA[
:832 %trunc_ln165_38 = trunc i32 %rk_load_18

]]></Node>
<StgValue><ssdm name="trunc_ln165_38"/></StgValue>
</operation>

<operation id="1090" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="16" op_0_bw="32">
<![CDATA[
:833 %trunc_ln165_39 = trunc i32 %Td0_load_56

]]></Node>
<StgValue><ssdm name="trunc_ln165_39"/></StgValue>
</operation>

<operation id="1091" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="16" op_0_bw="32">
<![CDATA[
:835 %trunc_ln165_40 = trunc i32 %tmp_41

]]></Node>
<StgValue><ssdm name="trunc_ln165_40"/></StgValue>
</operation>

<operation id="1092" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="16" op_0_bw="32">
<![CDATA[
:836 %trunc_ln165_41 = trunc i32 %tmp_43

]]></Node>
<StgValue><ssdm name="trunc_ln165_41"/></StgValue>
</operation>

<operation id="1093" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="16" op_0_bw="32">
<![CDATA[
:846 %trunc_ln165_48 = trunc i32 %tmp_42

]]></Node>
<StgValue><ssdm name="trunc_ln165_48"/></StgValue>
</operation>

<operation id="1094" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:847 %xor_ln165_30 = xor i16 %trunc_ln165_41, i16 %trunc_ln165_40

]]></Node>
<StgValue><ssdm name="xor_ln165_30"/></StgValue>
</operation>

<operation id="1095" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:849 %xor_ln165_32 = xor i16 %trunc_ln165_39, i16 %trunc_ln165_38

]]></Node>
<StgValue><ssdm name="xor_ln165_32"/></StgValue>
</operation>

<operation id="1096" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:850 %xor_ln165_33 = xor i16 %xor_ln165_30, i16 %trunc_ln165_48

]]></Node>
<StgValue><ssdm name="xor_ln165_33"/></StgValue>
</operation>

<operation id="1097" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:858 %xor_ln153_56 = xor i16 %xor_ln165_33, i16 %xor_ln165_32

]]></Node>
<StgValue><ssdm name="xor_ln153_56"/></StgValue>
</operation>

<operation id="1098" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="64" op_0_bw="8">
<![CDATA[
:860 %zext_ln165_12 = zext i8 %lshr_ln165_9

]]></Node>
<StgValue><ssdm name="zext_ln165_12"/></StgValue>
</operation>

<operation id="1099" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:861 %Td0_addr_60 = getelementptr i32 %Td0, i64 0, i64 %zext_ln165_12

]]></Node>
<StgValue><ssdm name="Td0_addr_60"/></StgValue>
</operation>

<operation id="1100" st_id="47" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="32" op_0_bw="8">
<![CDATA[
:862 %Td0_load_60 = load i8 %Td0_addr_60

]]></Node>
<StgValue><ssdm name="Td0_load_60"/></StgValue>
</operation>

<operation id="1101" st_id="47" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:867 %tmp_44 = call i32 @rotr, i32 %Td0_load_61, i5 8

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="1102" st_id="47" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:872 %tmp_45 = call i32 @rotr, i32 %Td0_load_62, i5 16

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="1103" st_id="47" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:876 %tmp_46 = call i32 @rotr, i32 %Td0_load_63, i5 24

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="1104" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:877 %rk_addr_19 = getelementptr i32 %rk, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="rk_addr_19"/></StgValue>
</operation>

<operation id="1105" st_id="47" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="32" op_0_bw="6">
<![CDATA[
:878 %rk_load_19 = load i6 %rk_addr_19

]]></Node>
<StgValue><ssdm name="rk_load_19"/></StgValue>
</operation>

<operation id="1106" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:919 %trunc_ln166_1 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %xor_ln153_56, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln166_1"/></StgValue>
</operation>

<operation id="1107" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:961 %lshr_ln166_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %s1_2, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln166_3"/></StgValue>
</operation>

<operation id="1108" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1016 %trunc_ln166_32 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %xor_ln153_52, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln166_32"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="1109" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="24" op_0_bw="32">
<![CDATA[
:828 %trunc_ln165_34 = trunc i32 %rk_load_18

]]></Node>
<StgValue><ssdm name="trunc_ln165_34"/></StgValue>
</operation>

<operation id="1110" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="24" op_0_bw="32">
<![CDATA[
:829 %trunc_ln165_35 = trunc i32 %Td0_load_56

]]></Node>
<StgValue><ssdm name="trunc_ln165_35"/></StgValue>
</operation>

<operation id="1111" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="8" op_0_bw="32">
<![CDATA[
:830 %trunc_ln165_36 = trunc i32 %rk_load_18

]]></Node>
<StgValue><ssdm name="trunc_ln165_36"/></StgValue>
</operation>

<operation id="1112" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="8" op_0_bw="32">
<![CDATA[
:831 %trunc_ln165_37 = trunc i32 %Td0_load_56

]]></Node>
<StgValue><ssdm name="trunc_ln165_37"/></StgValue>
</operation>

<operation id="1113" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:834 %xor_ln165_26 = xor i32 %Td0_load_56, i32 %rk_load_18

]]></Node>
<StgValue><ssdm name="xor_ln165_26"/></StgValue>
</operation>

<operation id="1114" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="8" op_0_bw="32">
<![CDATA[
:837 %trunc_ln165_42 = trunc i32 %tmp_41

]]></Node>
<StgValue><ssdm name="trunc_ln165_42"/></StgValue>
</operation>

<operation id="1115" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="8" op_0_bw="32">
<![CDATA[
:838 %trunc_ln165_43 = trunc i32 %tmp_43

]]></Node>
<StgValue><ssdm name="trunc_ln165_43"/></StgValue>
</operation>

<operation id="1116" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="24" op_0_bw="32">
<![CDATA[
:839 %trunc_ln165_44 = trunc i32 %tmp_41

]]></Node>
<StgValue><ssdm name="trunc_ln165_44"/></StgValue>
</operation>

<operation id="1117" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="24" op_0_bw="32">
<![CDATA[
:840 %trunc_ln165_45 = trunc i32 %tmp_43

]]></Node>
<StgValue><ssdm name="trunc_ln165_45"/></StgValue>
</operation>

<operation id="1118" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:841 %xor_ln165_27 = xor i32 %tmp_43, i32 %tmp_41

]]></Node>
<StgValue><ssdm name="xor_ln165_27"/></StgValue>
</operation>

<operation id="1119" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="24" op_0_bw="32">
<![CDATA[
:842 %trunc_ln165_46 = trunc i32 %tmp_42

]]></Node>
<StgValue><ssdm name="trunc_ln165_46"/></StgValue>
</operation>

<operation id="1120" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:843 %xor_ln165_28 = xor i24 %trunc_ln165_45, i24 %trunc_ln165_44

]]></Node>
<StgValue><ssdm name="xor_ln165_28"/></StgValue>
</operation>

<operation id="1121" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="8" op_0_bw="32">
<![CDATA[
:844 %trunc_ln165_47 = trunc i32 %tmp_42

]]></Node>
<StgValue><ssdm name="trunc_ln165_47"/></StgValue>
</operation>

<operation id="1122" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:845 %xor_ln165_29 = xor i8 %trunc_ln165_43, i8 %trunc_ln165_42

]]></Node>
<StgValue><ssdm name="xor_ln165_29"/></StgValue>
</operation>

<operation id="1123" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:848 %xor_ln165_31 = xor i32 %xor_ln165_27, i32 %tmp_42

]]></Node>
<StgValue><ssdm name="xor_ln165_31"/></StgValue>
</operation>

<operation id="1124" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:851 %xor_ln165_34 = xor i8 %trunc_ln165_37, i8 %trunc_ln165_36

]]></Node>
<StgValue><ssdm name="xor_ln165_34"/></StgValue>
</operation>

<operation id="1125" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:852 %xor_ln165_35 = xor i8 %xor_ln165_29, i8 %trunc_ln165_47

]]></Node>
<StgValue><ssdm name="xor_ln165_35"/></StgValue>
</operation>

<operation id="1126" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:853 %xor_ln165_36 = xor i24 %trunc_ln165_35, i24 %trunc_ln165_34

]]></Node>
<StgValue><ssdm name="xor_ln165_36"/></StgValue>
</operation>

<operation id="1127" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:854 %xor_ln165_37 = xor i24 %xor_ln165_28, i24 %trunc_ln165_46

]]></Node>
<StgValue><ssdm name="xor_ln165_37"/></StgValue>
</operation>

<operation id="1128" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:855 %s2_2 = xor i32 %xor_ln165_31, i32 %xor_ln165_26

]]></Node>
<StgValue><ssdm name="s2_2"/></StgValue>
</operation>

<operation id="1129" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:856 %xor_ln153_54 = xor i24 %xor_ln165_37, i24 %xor_ln165_36

]]></Node>
<StgValue><ssdm name="xor_ln153_54"/></StgValue>
</operation>

<operation id="1130" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:857 %xor_ln153_55 = xor i8 %xor_ln165_35, i8 %xor_ln165_34

]]></Node>
<StgValue><ssdm name="xor_ln153_55"/></StgValue>
</operation>

<operation id="1131" st_id="48" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="32" op_0_bw="8">
<![CDATA[
:862 %Td0_load_60 = load i8 %Td0_addr_60

]]></Node>
<StgValue><ssdm name="Td0_load_60"/></StgValue>
</operation>

<operation id="1132" st_id="48" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="32" op_0_bw="6">
<![CDATA[
:878 %rk_load_19 = load i6 %rk_addr_19

]]></Node>
<StgValue><ssdm name="rk_load_19"/></StgValue>
</operation>

<operation id="1133" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="16" op_0_bw="32">
<![CDATA[
:881 %trunc_ln165_53 = trunc i32 %rk_load_19

]]></Node>
<StgValue><ssdm name="trunc_ln165_53"/></StgValue>
</operation>

<operation id="1134" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="16" op_0_bw="32">
<![CDATA[
:882 %trunc_ln165_54 = trunc i32 %Td0_load_60

]]></Node>
<StgValue><ssdm name="trunc_ln165_54"/></StgValue>
</operation>

<operation id="1135" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="16" op_0_bw="32">
<![CDATA[
:888 %trunc_ln165_59 = trunc i32 %tmp_44

]]></Node>
<StgValue><ssdm name="trunc_ln165_59"/></StgValue>
</operation>

<operation id="1136" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="16" op_0_bw="32">
<![CDATA[
:889 %trunc_ln165_60 = trunc i32 %tmp_46

]]></Node>
<StgValue><ssdm name="trunc_ln165_60"/></StgValue>
</operation>

<operation id="1137" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="16" op_0_bw="32">
<![CDATA[
:895 %trunc_ln165_64 = trunc i32 %tmp_45

]]></Node>
<StgValue><ssdm name="trunc_ln165_64"/></StgValue>
</operation>

<operation id="1138" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:896 %xor_ln165_42 = xor i16 %trunc_ln165_60, i16 %trunc_ln165_59

]]></Node>
<StgValue><ssdm name="xor_ln165_42"/></StgValue>
</operation>

<operation id="1139" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:902 %xor_ln165_47 = xor i16 %trunc_ln165_54, i16 %trunc_ln165_53

]]></Node>
<StgValue><ssdm name="xor_ln165_47"/></StgValue>
</operation>

<operation id="1140" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:903 %xor_ln165_48 = xor i16 %xor_ln165_42, i16 %trunc_ln165_64

]]></Node>
<StgValue><ssdm name="xor_ln165_48"/></StgValue>
</operation>

<operation id="1141" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:908 %xor_ln153_58 = xor i16 %xor_ln165_48, i16 %xor_ln165_47

]]></Node>
<StgValue><ssdm name="xor_ln153_58"/></StgValue>
</operation>

<operation id="1142" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:970 %trunc_ln166_16 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %xor_ln153_58, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln166_16"/></StgValue>
</operation>

<operation id="1143" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1012 %lshr_ln166_6 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %s2_2, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln166_6"/></StgValue>
</operation>

<operation id="1144" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1067 %trunc_ln166_49 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %xor_ln153_54, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln166_49"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="1145" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="8" op_0_bw="32">
<![CDATA[
:879 %trunc_ln165_51 = trunc i32 %rk_load_19

]]></Node>
<StgValue><ssdm name="trunc_ln165_51"/></StgValue>
</operation>

<operation id="1146" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="8" op_0_bw="32">
<![CDATA[
:880 %trunc_ln165_52 = trunc i32 %Td0_load_60

]]></Node>
<StgValue><ssdm name="trunc_ln165_52"/></StgValue>
</operation>

<operation id="1147" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="24" op_0_bw="32">
<![CDATA[
:883 %trunc_ln165_55 = trunc i32 %rk_load_19

]]></Node>
<StgValue><ssdm name="trunc_ln165_55"/></StgValue>
</operation>

<operation id="1148" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="24" op_0_bw="32">
<![CDATA[
:884 %trunc_ln165_56 = trunc i32 %Td0_load_60

]]></Node>
<StgValue><ssdm name="trunc_ln165_56"/></StgValue>
</operation>

<operation id="1149" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:885 %xor_ln165_39 = xor i32 %Td0_load_60, i32 %rk_load_19

]]></Node>
<StgValue><ssdm name="xor_ln165_39"/></StgValue>
</operation>

<operation id="1150" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="24" op_0_bw="32">
<![CDATA[
:886 %trunc_ln165_57 = trunc i32 %tmp_44

]]></Node>
<StgValue><ssdm name="trunc_ln165_57"/></StgValue>
</operation>

<operation id="1151" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="24" op_0_bw="32">
<![CDATA[
:887 %trunc_ln165_58 = trunc i32 %tmp_46

]]></Node>
<StgValue><ssdm name="trunc_ln165_58"/></StgValue>
</operation>

<operation id="1152" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="8" op_0_bw="32">
<![CDATA[
:890 %trunc_ln165_61 = trunc i32 %tmp_44

]]></Node>
<StgValue><ssdm name="trunc_ln165_61"/></StgValue>
</operation>

<operation id="1153" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="8" op_0_bw="32">
<![CDATA[
:891 %trunc_ln165_62 = trunc i32 %tmp_46

]]></Node>
<StgValue><ssdm name="trunc_ln165_62"/></StgValue>
</operation>

<operation id="1154" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:892 %xor_ln165_40 = xor i32 %tmp_46, i32 %tmp_44

]]></Node>
<StgValue><ssdm name="xor_ln165_40"/></StgValue>
</operation>

<operation id="1155" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="8" op_0_bw="32">
<![CDATA[
:893 %trunc_ln165_63 = trunc i32 %tmp_45

]]></Node>
<StgValue><ssdm name="trunc_ln165_63"/></StgValue>
</operation>

<operation id="1156" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:894 %xor_ln165_41 = xor i8 %trunc_ln165_62, i8 %trunc_ln165_61

]]></Node>
<StgValue><ssdm name="xor_ln165_41"/></StgValue>
</operation>

<operation id="1157" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="24" op_0_bw="32">
<![CDATA[
:897 %trunc_ln165_65 = trunc i32 %tmp_45

]]></Node>
<StgValue><ssdm name="trunc_ln165_65"/></StgValue>
</operation>

<operation id="1158" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:898 %xor_ln165_43 = xor i24 %trunc_ln165_58, i24 %trunc_ln165_57

]]></Node>
<StgValue><ssdm name="xor_ln165_43"/></StgValue>
</operation>

<operation id="1159" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:899 %xor_ln165_44 = xor i32 %xor_ln165_40, i32 %tmp_45

]]></Node>
<StgValue><ssdm name="xor_ln165_44"/></StgValue>
</operation>

<operation id="1160" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:900 %xor_ln165_45 = xor i24 %trunc_ln165_56, i24 %trunc_ln165_55

]]></Node>
<StgValue><ssdm name="xor_ln165_45"/></StgValue>
</operation>

<operation id="1161" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:901 %xor_ln165_46 = xor i24 %xor_ln165_43, i24 %trunc_ln165_65

]]></Node>
<StgValue><ssdm name="xor_ln165_46"/></StgValue>
</operation>

<operation id="1162" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:904 %xor_ln165_49 = xor i8 %trunc_ln165_52, i8 %trunc_ln165_51

]]></Node>
<StgValue><ssdm name="xor_ln165_49"/></StgValue>
</operation>

<operation id="1163" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:905 %xor_ln165_50 = xor i8 %xor_ln165_41, i8 %trunc_ln165_63

]]></Node>
<StgValue><ssdm name="xor_ln165_50"/></StgValue>
</operation>

<operation id="1164" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:906 %s3_2 = xor i32 %xor_ln165_44, i32 %xor_ln165_39

]]></Node>
<StgValue><ssdm name="s3_2"/></StgValue>
</operation>

<operation id="1165" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:907 %xor_ln153_57 = xor i8 %xor_ln165_50, i8 %xor_ln165_49

]]></Node>
<StgValue><ssdm name="xor_ln153_57"/></StgValue>
</operation>

<operation id="1166" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:909 %xor_ln153_59 = xor i24 %xor_ln165_46, i24 %xor_ln165_45

]]></Node>
<StgValue><ssdm name="xor_ln153_59"/></StgValue>
</operation>

<operation id="1167" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
:914 %trunc_ln8 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %xor_ln153_59, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln8"/></StgValue>
</operation>

<operation id="1168" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1063 %lshr_ln166_9 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %s3_2, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln166_9"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="1169" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="64" op_0_bw="8">
<![CDATA[
:915 %zext_ln166_1 = zext i8 %trunc_ln8

]]></Node>
<StgValue><ssdm name="zext_ln166_1"/></StgValue>
</operation>

<operation id="1170" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:916 %Td0_addr_65 = getelementptr i32 %Td0, i64 0, i64 %zext_ln166_1

]]></Node>
<StgValue><ssdm name="Td0_addr_65"/></StgValue>
</operation>

<operation id="1171" st_id="50" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="32" op_0_bw="8">
<![CDATA[
:917 %Td0_load_65 = load i8 %Td0_addr_65

]]></Node>
<StgValue><ssdm name="Td0_load_65"/></StgValue>
</operation>

<operation id="1172" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="64" op_0_bw="8">
<![CDATA[
:920 %zext_ln166_2 = zext i8 %trunc_ln166_1

]]></Node>
<StgValue><ssdm name="zext_ln166_2"/></StgValue>
</operation>

<operation id="1173" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:921 %Td0_addr_66 = getelementptr i32 %Td0, i64 0, i64 %zext_ln166_2

]]></Node>
<StgValue><ssdm name="Td0_addr_66"/></StgValue>
</operation>

<operation id="1174" st_id="50" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="32" op_0_bw="8">
<![CDATA[
:922 %Td0_load_66 = load i8 %Td0_addr_66

]]></Node>
<StgValue><ssdm name="Td0_load_66"/></StgValue>
</operation>

<operation id="1175" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="64" op_0_bw="8">
<![CDATA[
:924 %zext_ln166_3 = zext i8 %xor_ln153_53

]]></Node>
<StgValue><ssdm name="zext_ln166_3"/></StgValue>
</operation>

<operation id="1176" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:925 %Td0_addr_67 = getelementptr i32 %Td0, i64 0, i64 %zext_ln166_3

]]></Node>
<StgValue><ssdm name="Td0_addr_67"/></StgValue>
</operation>

<operation id="1177" st_id="50" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="32" op_0_bw="8">
<![CDATA[
:926 %Td0_load_67 = load i8 %Td0_addr_67

]]></Node>
<StgValue><ssdm name="Td0_load_67"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="1178" st_id="51" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="32" op_0_bw="8">
<![CDATA[
:917 %Td0_load_65 = load i8 %Td0_addr_65

]]></Node>
<StgValue><ssdm name="Td0_load_65"/></StgValue>
</operation>

<operation id="1179" st_id="51" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="32" op_0_bw="8">
<![CDATA[
:922 %Td0_load_66 = load i8 %Td0_addr_66

]]></Node>
<StgValue><ssdm name="Td0_load_66"/></StgValue>
</operation>

<operation id="1180" st_id="51" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="32" op_0_bw="8">
<![CDATA[
:926 %Td0_load_67 = load i8 %Td0_addr_67

]]></Node>
<StgValue><ssdm name="Td0_load_67"/></StgValue>
</operation>

<operation id="1181" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="64" op_0_bw="8">
<![CDATA[
:966 %zext_ln166_5 = zext i8 %trunc_ln166_s

]]></Node>
<StgValue><ssdm name="zext_ln166_5"/></StgValue>
</operation>

<operation id="1182" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:967 %Td0_addr_69 = getelementptr i32 %Td0, i64 0, i64 %zext_ln166_5

]]></Node>
<StgValue><ssdm name="Td0_addr_69"/></StgValue>
</operation>

<operation id="1183" st_id="51" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="32" op_0_bw="8">
<![CDATA[
:968 %Td0_load_69 = load i8 %Td0_addr_69

]]></Node>
<StgValue><ssdm name="Td0_load_69"/></StgValue>
</operation>

<operation id="1184" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="64" op_0_bw="8">
<![CDATA[
:971 %zext_ln166_6 = zext i8 %trunc_ln166_16

]]></Node>
<StgValue><ssdm name="zext_ln166_6"/></StgValue>
</operation>

<operation id="1185" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:972 %Td0_addr_70 = getelementptr i32 %Td0, i64 0, i64 %zext_ln166_6

]]></Node>
<StgValue><ssdm name="Td0_addr_70"/></StgValue>
</operation>

<operation id="1186" st_id="51" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="32" op_0_bw="8">
<![CDATA[
:973 %Td0_load_70 = load i8 %Td0_addr_70

]]></Node>
<StgValue><ssdm name="Td0_load_70"/></StgValue>
</operation>

<operation id="1187" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="64" op_0_bw="8">
<![CDATA[
:975 %zext_ln166_7 = zext i8 %xor_ln153_55

]]></Node>
<StgValue><ssdm name="zext_ln166_7"/></StgValue>
</operation>

<operation id="1188" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:976 %Td0_addr_71 = getelementptr i32 %Td0, i64 0, i64 %zext_ln166_7

]]></Node>
<StgValue><ssdm name="Td0_addr_71"/></StgValue>
</operation>

<operation id="1189" st_id="51" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="32" op_0_bw="8">
<![CDATA[
:977 %Td0_load_71 = load i8 %Td0_addr_71

]]></Node>
<StgValue><ssdm name="Td0_load_71"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="1190" st_id="52" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:918 %tmp_47 = call i32 @rotr, i32 %Td0_load_65, i5 8

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="1191" st_id="52" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:923 %tmp_48 = call i32 @rotr, i32 %Td0_load_66, i5 16

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="1192" st_id="52" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:927 %tmp_49 = call i32 @rotr, i32 %Td0_load_67, i5 24

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="1193" st_id="52" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="32" op_0_bw="8">
<![CDATA[
:968 %Td0_load_69 = load i8 %Td0_addr_69

]]></Node>
<StgValue><ssdm name="Td0_load_69"/></StgValue>
</operation>

<operation id="1194" st_id="52" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="32" op_0_bw="8">
<![CDATA[
:973 %Td0_load_70 = load i8 %Td0_addr_70

]]></Node>
<StgValue><ssdm name="Td0_load_70"/></StgValue>
</operation>

<operation id="1195" st_id="52" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="32" op_0_bw="8">
<![CDATA[
:977 %Td0_load_71 = load i8 %Td0_addr_71

]]></Node>
<StgValue><ssdm name="Td0_load_71"/></StgValue>
</operation>

<operation id="1196" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="64" op_0_bw="8">
<![CDATA[
:1017 %zext_ln166_9 = zext i8 %trunc_ln166_32

]]></Node>
<StgValue><ssdm name="zext_ln166_9"/></StgValue>
</operation>

<operation id="1197" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1018 %Td0_addr_73 = getelementptr i32 %Td0, i64 0, i64 %zext_ln166_9

]]></Node>
<StgValue><ssdm name="Td0_addr_73"/></StgValue>
</operation>

<operation id="1198" st_id="52" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="32" op_0_bw="8">
<![CDATA[
:1019 %Td0_load_73 = load i8 %Td0_addr_73

]]></Node>
<StgValue><ssdm name="Td0_load_73"/></StgValue>
</operation>

<operation id="1199" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="64" op_0_bw="8">
<![CDATA[
:1022 %zext_ln166_10 = zext i8 %trunc_ln166_33

]]></Node>
<StgValue><ssdm name="zext_ln166_10"/></StgValue>
</operation>

<operation id="1200" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1023 %Td0_addr_74 = getelementptr i32 %Td0, i64 0, i64 %zext_ln166_10

]]></Node>
<StgValue><ssdm name="Td0_addr_74"/></StgValue>
</operation>

<operation id="1201" st_id="52" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="32" op_0_bw="8">
<![CDATA[
:1024 %Td0_load_74 = load i8 %Td0_addr_74

]]></Node>
<StgValue><ssdm name="Td0_load_74"/></StgValue>
</operation>

<operation id="1202" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="64" op_0_bw="8">
<![CDATA[
:1026 %zext_ln166_11 = zext i8 %xor_ln153_57

]]></Node>
<StgValue><ssdm name="zext_ln166_11"/></StgValue>
</operation>

<operation id="1203" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1027 %Td0_addr_75 = getelementptr i32 %Td0, i64 0, i64 %zext_ln166_11

]]></Node>
<StgValue><ssdm name="Td0_addr_75"/></StgValue>
</operation>

<operation id="1204" st_id="52" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="32" op_0_bw="8">
<![CDATA[
:1028 %Td0_load_75 = load i8 %Td0_addr_75

]]></Node>
<StgValue><ssdm name="Td0_load_75"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="1205" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="64" op_0_bw="8">
<![CDATA[
:911 %zext_ln166 = zext i8 %lshr_ln4

]]></Node>
<StgValue><ssdm name="zext_ln166"/></StgValue>
</operation>

<operation id="1206" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:912 %Td0_addr_64 = getelementptr i32 %Td0, i64 0, i64 %zext_ln166

]]></Node>
<StgValue><ssdm name="Td0_addr_64"/></StgValue>
</operation>

<operation id="1207" st_id="53" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="32" op_0_bw="8">
<![CDATA[
:913 %Td0_load_64 = load i8 %Td0_addr_64

]]></Node>
<StgValue><ssdm name="Td0_load_64"/></StgValue>
</operation>

<operation id="1208" st_id="53" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:918 %tmp_47 = call i32 @rotr, i32 %Td0_load_65, i5 8

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="1209" st_id="53" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:923 %tmp_48 = call i32 @rotr, i32 %Td0_load_66, i5 16

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="1210" st_id="53" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:927 %tmp_49 = call i32 @rotr, i32 %Td0_load_67, i5 24

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="1211" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:928 %rk_addr_20 = getelementptr i32 %rk, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="rk_addr_20"/></StgValue>
</operation>

<operation id="1212" st_id="53" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="32" op_0_bw="6">
<![CDATA[
:929 %rk_load_20 = load i6 %rk_addr_20

]]></Node>
<StgValue><ssdm name="rk_load_20"/></StgValue>
</operation>

<operation id="1213" st_id="53" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:969 %tmp_50 = call i32 @rotr, i32 %Td0_load_69, i5 8

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="1214" st_id="53" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:974 %tmp_51 = call i32 @rotr, i32 %Td0_load_70, i5 16

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="1215" st_id="53" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:978 %tmp_52 = call i32 @rotr, i32 %Td0_load_71, i5 24

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="1216" st_id="53" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="32" op_0_bw="8">
<![CDATA[
:1019 %Td0_load_73 = load i8 %Td0_addr_73

]]></Node>
<StgValue><ssdm name="Td0_load_73"/></StgValue>
</operation>

<operation id="1217" st_id="53" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="32" op_0_bw="8">
<![CDATA[
:1024 %Td0_load_74 = load i8 %Td0_addr_74

]]></Node>
<StgValue><ssdm name="Td0_load_74"/></StgValue>
</operation>

<operation id="1218" st_id="53" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="32" op_0_bw="8">
<![CDATA[
:1028 %Td0_load_75 = load i8 %Td0_addr_75

]]></Node>
<StgValue><ssdm name="Td0_load_75"/></StgValue>
</operation>

<operation id="1219" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="64" op_0_bw="8">
<![CDATA[
:1068 %zext_ln166_13 = zext i8 %trunc_ln166_49

]]></Node>
<StgValue><ssdm name="zext_ln166_13"/></StgValue>
</operation>

<operation id="1220" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1069 %Td0_addr_77 = getelementptr i32 %Td0, i64 0, i64 %zext_ln166_13

]]></Node>
<StgValue><ssdm name="Td0_addr_77"/></StgValue>
</operation>

<operation id="1221" st_id="53" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="32" op_0_bw="8">
<![CDATA[
:1070 %Td0_load_77 = load i8 %Td0_addr_77

]]></Node>
<StgValue><ssdm name="Td0_load_77"/></StgValue>
</operation>

<operation id="1222" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="64" op_0_bw="8">
<![CDATA[
:1073 %zext_ln166_14 = zext i8 %trunc_ln166_50

]]></Node>
<StgValue><ssdm name="zext_ln166_14"/></StgValue>
</operation>

<operation id="1223" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1074 %Td0_addr_78 = getelementptr i32 %Td0, i64 0, i64 %zext_ln166_14

]]></Node>
<StgValue><ssdm name="Td0_addr_78"/></StgValue>
</operation>

<operation id="1224" st_id="53" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="32" op_0_bw="8">
<![CDATA[
:1075 %Td0_load_78 = load i8 %Td0_addr_78

]]></Node>
<StgValue><ssdm name="Td0_load_78"/></StgValue>
</operation>

<operation id="1225" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="64" op_0_bw="8">
<![CDATA[
:1077 %zext_ln166_15 = zext i8 %xor_ln153_48

]]></Node>
<StgValue><ssdm name="zext_ln166_15"/></StgValue>
</operation>

<operation id="1226" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1078 %Td0_addr_79 = getelementptr i32 %Td0, i64 0, i64 %zext_ln166_15

]]></Node>
<StgValue><ssdm name="Td0_addr_79"/></StgValue>
</operation>

<operation id="1227" st_id="53" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="32" op_0_bw="8">
<![CDATA[
:1079 %Td0_load_79 = load i8 %Td0_addr_79

]]></Node>
<StgValue><ssdm name="Td0_load_79"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="1228" st_id="54" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="32" op_0_bw="8">
<![CDATA[
:913 %Td0_load_64 = load i8 %Td0_addr_64

]]></Node>
<StgValue><ssdm name="Td0_load_64"/></StgValue>
</operation>

<operation id="1229" st_id="54" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="32" op_0_bw="6">
<![CDATA[
:929 %rk_load_20 = load i6 %rk_addr_20

]]></Node>
<StgValue><ssdm name="rk_load_20"/></StgValue>
</operation>

<operation id="1230" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="16" op_0_bw="32">
<![CDATA[
:932 %trunc_ln166_3 = trunc i32 %rk_load_20

]]></Node>
<StgValue><ssdm name="trunc_ln166_3"/></StgValue>
</operation>

<operation id="1231" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="16" op_0_bw="32">
<![CDATA[
:933 %trunc_ln166_4 = trunc i32 %Td0_load_64

]]></Node>
<StgValue><ssdm name="trunc_ln166_4"/></StgValue>
</operation>

<operation id="1232" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="16" op_0_bw="32">
<![CDATA[
:939 %trunc_ln166_9 = trunc i32 %tmp_47

]]></Node>
<StgValue><ssdm name="trunc_ln166_9"/></StgValue>
</operation>

<operation id="1233" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="16" op_0_bw="32">
<![CDATA[
:940 %trunc_ln166_10 = trunc i32 %tmp_49

]]></Node>
<StgValue><ssdm name="trunc_ln166_10"/></StgValue>
</operation>

<operation id="1234" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="16" op_0_bw="32">
<![CDATA[
:946 %trunc_ln166_14 = trunc i32 %tmp_48

]]></Node>
<StgValue><ssdm name="trunc_ln166_14"/></StgValue>
</operation>

<operation id="1235" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:947 %xor_ln166_3 = xor i16 %trunc_ln166_10, i16 %trunc_ln166_9

]]></Node>
<StgValue><ssdm name="xor_ln166_3"/></StgValue>
</operation>

<operation id="1236" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:953 %xor_ln166_8 = xor i16 %trunc_ln166_4, i16 %trunc_ln166_3

]]></Node>
<StgValue><ssdm name="xor_ln166_8"/></StgValue>
</operation>

<operation id="1237" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:954 %xor_ln166_9 = xor i16 %xor_ln166_3, i16 %trunc_ln166_14

]]></Node>
<StgValue><ssdm name="xor_ln166_9"/></StgValue>
</operation>

<operation id="1238" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:959 %xor_ln153_61 = xor i16 %xor_ln166_9, i16 %xor_ln166_8

]]></Node>
<StgValue><ssdm name="xor_ln153_61"/></StgValue>
</operation>

<operation id="1239" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="64" op_0_bw="8">
<![CDATA[
:962 %zext_ln166_4 = zext i8 %lshr_ln166_3

]]></Node>
<StgValue><ssdm name="zext_ln166_4"/></StgValue>
</operation>

<operation id="1240" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:963 %Td0_addr_68 = getelementptr i32 %Td0, i64 0, i64 %zext_ln166_4

]]></Node>
<StgValue><ssdm name="Td0_addr_68"/></StgValue>
</operation>

<operation id="1241" st_id="54" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="32" op_0_bw="8">
<![CDATA[
:964 %Td0_load_68 = load i8 %Td0_addr_68

]]></Node>
<StgValue><ssdm name="Td0_load_68"/></StgValue>
</operation>

<operation id="1242" st_id="54" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:969 %tmp_50 = call i32 @rotr, i32 %Td0_load_69, i5 8

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="1243" st_id="54" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:974 %tmp_51 = call i32 @rotr, i32 %Td0_load_70, i5 16

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="1244" st_id="54" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:978 %tmp_52 = call i32 @rotr, i32 %Td0_load_71, i5 24

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="1245" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:979 %rk_addr_21 = getelementptr i32 %rk, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="rk_addr_21"/></StgValue>
</operation>

<operation id="1246" st_id="54" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="32" op_0_bw="6">
<![CDATA[
:980 %rk_load_21 = load i6 %rk_addr_21

]]></Node>
<StgValue><ssdm name="rk_load_21"/></StgValue>
</operation>

<operation id="1247" st_id="54" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:1020 %tmp_53 = call i32 @rotr, i32 %Td0_load_73, i5 8

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="1248" st_id="54" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:1025 %tmp_54 = call i32 @rotr, i32 %Td0_load_74, i5 16

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="1249" st_id="54" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:1029 %tmp_55 = call i32 @rotr, i32 %Td0_load_75, i5 24

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="1250" st_id="54" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="32" op_0_bw="8">
<![CDATA[
:1070 %Td0_load_77 = load i8 %Td0_addr_77

]]></Node>
<StgValue><ssdm name="Td0_load_77"/></StgValue>
</operation>

<operation id="1251" st_id="54" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="32" op_0_bw="8">
<![CDATA[
:1075 %Td0_load_78 = load i8 %Td0_addr_78

]]></Node>
<StgValue><ssdm name="Td0_load_78"/></StgValue>
</operation>

<operation id="1252" st_id="54" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="32" op_0_bw="8">
<![CDATA[
:1079 %Td0_load_79 = load i8 %Td0_addr_79

]]></Node>
<StgValue><ssdm name="Td0_load_79"/></StgValue>
</operation>

<operation id="1253" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1225 %trunc_ln167_33 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %xor_ln153_61, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln167_33"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="1254" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="8" op_0_bw="32">
<![CDATA[
:930 %trunc_ln166 = trunc i32 %rk_load_20

]]></Node>
<StgValue><ssdm name="trunc_ln166"/></StgValue>
</operation>

<operation id="1255" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="8" op_0_bw="32">
<![CDATA[
:931 %trunc_ln166_2 = trunc i32 %Td0_load_64

]]></Node>
<StgValue><ssdm name="trunc_ln166_2"/></StgValue>
</operation>

<operation id="1256" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="24" op_0_bw="32">
<![CDATA[
:934 %trunc_ln166_5 = trunc i32 %rk_load_20

]]></Node>
<StgValue><ssdm name="trunc_ln166_5"/></StgValue>
</operation>

<operation id="1257" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="24" op_0_bw="32">
<![CDATA[
:935 %trunc_ln166_6 = trunc i32 %Td0_load_64

]]></Node>
<StgValue><ssdm name="trunc_ln166_6"/></StgValue>
</operation>

<operation id="1258" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:936 %xor_ln166 = xor i32 %Td0_load_64, i32 %rk_load_20

]]></Node>
<StgValue><ssdm name="xor_ln166"/></StgValue>
</operation>

<operation id="1259" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="24" op_0_bw="32">
<![CDATA[
:937 %trunc_ln166_7 = trunc i32 %tmp_47

]]></Node>
<StgValue><ssdm name="trunc_ln166_7"/></StgValue>
</operation>

<operation id="1260" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="24" op_0_bw="32">
<![CDATA[
:938 %trunc_ln166_8 = trunc i32 %tmp_49

]]></Node>
<StgValue><ssdm name="trunc_ln166_8"/></StgValue>
</operation>

<operation id="1261" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="8" op_0_bw="32">
<![CDATA[
:941 %trunc_ln166_11 = trunc i32 %tmp_47

]]></Node>
<StgValue><ssdm name="trunc_ln166_11"/></StgValue>
</operation>

<operation id="1262" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="8" op_0_bw="32">
<![CDATA[
:942 %trunc_ln166_12 = trunc i32 %tmp_49

]]></Node>
<StgValue><ssdm name="trunc_ln166_12"/></StgValue>
</operation>

<operation id="1263" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:943 %xor_ln166_1 = xor i32 %tmp_49, i32 %tmp_47

]]></Node>
<StgValue><ssdm name="xor_ln166_1"/></StgValue>
</operation>

<operation id="1264" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="8" op_0_bw="32">
<![CDATA[
:944 %trunc_ln166_13 = trunc i32 %tmp_48

]]></Node>
<StgValue><ssdm name="trunc_ln166_13"/></StgValue>
</operation>

<operation id="1265" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:945 %xor_ln166_2 = xor i8 %trunc_ln166_12, i8 %trunc_ln166_11

]]></Node>
<StgValue><ssdm name="xor_ln166_2"/></StgValue>
</operation>

<operation id="1266" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="24" op_0_bw="32">
<![CDATA[
:948 %trunc_ln166_15 = trunc i32 %tmp_48

]]></Node>
<StgValue><ssdm name="trunc_ln166_15"/></StgValue>
</operation>

<operation id="1267" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:949 %xor_ln166_4 = xor i24 %trunc_ln166_8, i24 %trunc_ln166_7

]]></Node>
<StgValue><ssdm name="xor_ln166_4"/></StgValue>
</operation>

<operation id="1268" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:950 %xor_ln166_5 = xor i32 %xor_ln166_1, i32 %tmp_48

]]></Node>
<StgValue><ssdm name="xor_ln166_5"/></StgValue>
</operation>

<operation id="1269" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:951 %xor_ln166_6 = xor i24 %trunc_ln166_6, i24 %trunc_ln166_5

]]></Node>
<StgValue><ssdm name="xor_ln166_6"/></StgValue>
</operation>

<operation id="1270" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:952 %xor_ln166_7 = xor i24 %xor_ln166_4, i24 %trunc_ln166_15

]]></Node>
<StgValue><ssdm name="xor_ln166_7"/></StgValue>
</operation>

<operation id="1271" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:955 %xor_ln166_10 = xor i8 %trunc_ln166_2, i8 %trunc_ln166

]]></Node>
<StgValue><ssdm name="xor_ln166_10"/></StgValue>
</operation>

<operation id="1272" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:956 %xor_ln166_11 = xor i8 %xor_ln166_2, i8 %trunc_ln166_13

]]></Node>
<StgValue><ssdm name="xor_ln166_11"/></StgValue>
</operation>

<operation id="1273" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:957 %t0_2 = xor i32 %xor_ln166_5, i32 %xor_ln166

]]></Node>
<StgValue><ssdm name="t0_2"/></StgValue>
</operation>

<operation id="1274" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:958 %xor_ln153_60 = xor i8 %xor_ln166_11, i8 %xor_ln166_10

]]></Node>
<StgValue><ssdm name="xor_ln153_60"/></StgValue>
</operation>

<operation id="1275" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:960 %xor_ln153_62 = xor i24 %xor_ln166_7, i24 %xor_ln166_6

]]></Node>
<StgValue><ssdm name="xor_ln153_62"/></StgValue>
</operation>

<operation id="1276" st_id="55" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="32" op_0_bw="8">
<![CDATA[
:964 %Td0_load_68 = load i8 %Td0_addr_68

]]></Node>
<StgValue><ssdm name="Td0_load_68"/></StgValue>
</operation>

<operation id="1277" st_id="55" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="32" op_0_bw="6">
<![CDATA[
:980 %rk_load_21 = load i6 %rk_addr_21

]]></Node>
<StgValue><ssdm name="rk_load_21"/></StgValue>
</operation>

<operation id="1278" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="16" op_0_bw="32">
<![CDATA[
:981 %trunc_ln166_17 = trunc i32 %rk_load_21

]]></Node>
<StgValue><ssdm name="trunc_ln166_17"/></StgValue>
</operation>

<operation id="1279" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="16" op_0_bw="32">
<![CDATA[
:982 %trunc_ln166_18 = trunc i32 %Td0_load_68

]]></Node>
<StgValue><ssdm name="trunc_ln166_18"/></StgValue>
</operation>

<operation id="1280" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="16" op_0_bw="32">
<![CDATA[
:992 %trunc_ln166_27 = trunc i32 %tmp_50

]]></Node>
<StgValue><ssdm name="trunc_ln166_27"/></StgValue>
</operation>

<operation id="1281" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="16" op_0_bw="32">
<![CDATA[
:993 %trunc_ln166_28 = trunc i32 %tmp_52

]]></Node>
<StgValue><ssdm name="trunc_ln166_28"/></StgValue>
</operation>

<operation id="1282" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="16" op_0_bw="32">
<![CDATA[
:995 %trunc_ln166_29 = trunc i32 %tmp_51

]]></Node>
<StgValue><ssdm name="trunc_ln166_29"/></StgValue>
</operation>

<operation id="1283" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:996 %xor_ln166_15 = xor i16 %trunc_ln166_28, i16 %trunc_ln166_27

]]></Node>
<StgValue><ssdm name="xor_ln166_15"/></StgValue>
</operation>

<operation id="1284" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1006 %xor_ln166_23 = xor i16 %trunc_ln166_18, i16 %trunc_ln166_17

]]></Node>
<StgValue><ssdm name="xor_ln166_23"/></StgValue>
</operation>

<operation id="1285" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1007 %xor_ln166_24 = xor i16 %xor_ln166_15, i16 %trunc_ln166_29

]]></Node>
<StgValue><ssdm name="xor_ln166_24"/></StgValue>
</operation>

<operation id="1286" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1009 %xor_ln153_63 = xor i16 %xor_ln166_24, i16 %xor_ln166_23

]]></Node>
<StgValue><ssdm name="xor_ln153_63"/></StgValue>
</operation>

<operation id="1287" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="64" op_0_bw="8">
<![CDATA[
:1013 %zext_ln166_8 = zext i8 %lshr_ln166_6

]]></Node>
<StgValue><ssdm name="zext_ln166_8"/></StgValue>
</operation>

<operation id="1288" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1014 %Td0_addr_72 = getelementptr i32 %Td0, i64 0, i64 %zext_ln166_8

]]></Node>
<StgValue><ssdm name="Td0_addr_72"/></StgValue>
</operation>

<operation id="1289" st_id="55" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="32" op_0_bw="8">
<![CDATA[
:1015 %Td0_load_72 = load i8 %Td0_addr_72

]]></Node>
<StgValue><ssdm name="Td0_load_72"/></StgValue>
</operation>

<operation id="1290" st_id="55" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:1020 %tmp_53 = call i32 @rotr, i32 %Td0_load_73, i5 8

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="1291" st_id="55" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:1025 %tmp_54 = call i32 @rotr, i32 %Td0_load_74, i5 16

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="1292" st_id="55" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:1029 %tmp_55 = call i32 @rotr, i32 %Td0_load_75, i5 24

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="1293" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1030 %rk_addr_22 = getelementptr i32 %rk, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="rk_addr_22"/></StgValue>
</operation>

<operation id="1294" st_id="55" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="32" op_0_bw="6">
<![CDATA[
:1031 %rk_load_22 = load i6 %rk_addr_22

]]></Node>
<StgValue><ssdm name="rk_load_22"/></StgValue>
</operation>

<operation id="1295" st_id="55" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:1071 %tmp_56 = call i32 @rotr, i32 %Td0_load_77, i5 8

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="1296" st_id="55" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:1076 %tmp_57 = call i32 @rotr, i32 %Td0_load_78, i5 16

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="1297" st_id="55" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:1080 %tmp_58 = call i32 @rotr, i32 %Td0_load_79, i5 24

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="1298" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1114 %lshr_ln5 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %t0_2, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln5"/></StgValue>
</operation>

<operation id="1299" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1169 %trunc_ln167_s = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %xor_ln153_62, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln167_s"/></StgValue>
</operation>

<operation id="1300" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1276 %trunc_ln167_50 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %xor_ln153_63, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln167_50"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="1301" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="24" op_0_bw="32">
<![CDATA[
:983 %trunc_ln166_19 = trunc i32 %rk_load_21

]]></Node>
<StgValue><ssdm name="trunc_ln166_19"/></StgValue>
</operation>

<operation id="1302" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="24" op_0_bw="32">
<![CDATA[
:984 %trunc_ln166_20 = trunc i32 %Td0_load_68

]]></Node>
<StgValue><ssdm name="trunc_ln166_20"/></StgValue>
</operation>

<operation id="1303" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="8" op_0_bw="32">
<![CDATA[
:985 %trunc_ln166_21 = trunc i32 %rk_load_21

]]></Node>
<StgValue><ssdm name="trunc_ln166_21"/></StgValue>
</operation>

<operation id="1304" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="8" op_0_bw="32">
<![CDATA[
:986 %trunc_ln166_22 = trunc i32 %Td0_load_68

]]></Node>
<StgValue><ssdm name="trunc_ln166_22"/></StgValue>
</operation>

<operation id="1305" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:987 %xor_ln166_13 = xor i32 %Td0_load_68, i32 %rk_load_21

]]></Node>
<StgValue><ssdm name="xor_ln166_13"/></StgValue>
</operation>

<operation id="1306" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="8" op_0_bw="32">
<![CDATA[
:988 %trunc_ln166_23 = trunc i32 %tmp_50

]]></Node>
<StgValue><ssdm name="trunc_ln166_23"/></StgValue>
</operation>

<operation id="1307" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="8" op_0_bw="32">
<![CDATA[
:989 %trunc_ln166_24 = trunc i32 %tmp_52

]]></Node>
<StgValue><ssdm name="trunc_ln166_24"/></StgValue>
</operation>

<operation id="1308" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="24" op_0_bw="32">
<![CDATA[
:990 %trunc_ln166_25 = trunc i32 %tmp_50

]]></Node>
<StgValue><ssdm name="trunc_ln166_25"/></StgValue>
</operation>

<operation id="1309" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="24" op_0_bw="32">
<![CDATA[
:991 %trunc_ln166_26 = trunc i32 %tmp_52

]]></Node>
<StgValue><ssdm name="trunc_ln166_26"/></StgValue>
</operation>

<operation id="1310" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:994 %xor_ln166_14 = xor i32 %tmp_52, i32 %tmp_50

]]></Node>
<StgValue><ssdm name="xor_ln166_14"/></StgValue>
</operation>

<operation id="1311" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="24" op_0_bw="32">
<![CDATA[
:997 %trunc_ln166_30 = trunc i32 %tmp_51

]]></Node>
<StgValue><ssdm name="trunc_ln166_30"/></StgValue>
</operation>

<operation id="1312" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:998 %xor_ln166_16 = xor i24 %trunc_ln166_26, i24 %trunc_ln166_25

]]></Node>
<StgValue><ssdm name="xor_ln166_16"/></StgValue>
</operation>

<operation id="1313" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="8" op_0_bw="32">
<![CDATA[
:999 %trunc_ln166_31 = trunc i32 %tmp_51

]]></Node>
<StgValue><ssdm name="trunc_ln166_31"/></StgValue>
</operation>

<operation id="1314" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1000 %xor_ln166_17 = xor i8 %trunc_ln166_24, i8 %trunc_ln166_23

]]></Node>
<StgValue><ssdm name="xor_ln166_17"/></StgValue>
</operation>

<operation id="1315" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1001 %xor_ln166_18 = xor i32 %xor_ln166_14, i32 %tmp_51

]]></Node>
<StgValue><ssdm name="xor_ln166_18"/></StgValue>
</operation>

<operation id="1316" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1002 %xor_ln166_19 = xor i8 %trunc_ln166_22, i8 %trunc_ln166_21

]]></Node>
<StgValue><ssdm name="xor_ln166_19"/></StgValue>
</operation>

<operation id="1317" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1003 %xor_ln166_20 = xor i8 %xor_ln166_17, i8 %trunc_ln166_31

]]></Node>
<StgValue><ssdm name="xor_ln166_20"/></StgValue>
</operation>

<operation id="1318" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:1004 %xor_ln166_21 = xor i24 %trunc_ln166_20, i24 %trunc_ln166_19

]]></Node>
<StgValue><ssdm name="xor_ln166_21"/></StgValue>
</operation>

<operation id="1319" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:1005 %xor_ln166_22 = xor i24 %xor_ln166_16, i24 %trunc_ln166_30

]]></Node>
<StgValue><ssdm name="xor_ln166_22"/></StgValue>
</operation>

<operation id="1320" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1008 %t1_2 = xor i32 %xor_ln166_18, i32 %xor_ln166_13

]]></Node>
<StgValue><ssdm name="t1_2"/></StgValue>
</operation>

<operation id="1321" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:1010 %xor_ln153_64 = xor i24 %xor_ln166_22, i24 %xor_ln166_21

]]></Node>
<StgValue><ssdm name="xor_ln153_64"/></StgValue>
</operation>

<operation id="1322" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1011 %xor_ln153_65 = xor i8 %xor_ln166_20, i8 %xor_ln166_19

]]></Node>
<StgValue><ssdm name="xor_ln153_65"/></StgValue>
</operation>

<operation id="1323" st_id="56" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="32" op_0_bw="8">
<![CDATA[
:1015 %Td0_load_72 = load i8 %Td0_addr_72

]]></Node>
<StgValue><ssdm name="Td0_load_72"/></StgValue>
</operation>

<operation id="1324" st_id="56" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="32" op_0_bw="6">
<![CDATA[
:1031 %rk_load_22 = load i6 %rk_addr_22

]]></Node>
<StgValue><ssdm name="rk_load_22"/></StgValue>
</operation>

<operation id="1325" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="16" op_0_bw="32">
<![CDATA[
:1036 %trunc_ln166_38 = trunc i32 %rk_load_22

]]></Node>
<StgValue><ssdm name="trunc_ln166_38"/></StgValue>
</operation>

<operation id="1326" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="16" op_0_bw="32">
<![CDATA[
:1037 %trunc_ln166_39 = trunc i32 %Td0_load_72

]]></Node>
<StgValue><ssdm name="trunc_ln166_39"/></StgValue>
</operation>

<operation id="1327" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="16" op_0_bw="32">
<![CDATA[
:1039 %trunc_ln166_40 = trunc i32 %tmp_53

]]></Node>
<StgValue><ssdm name="trunc_ln166_40"/></StgValue>
</operation>

<operation id="1328" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="16" op_0_bw="32">
<![CDATA[
:1040 %trunc_ln166_41 = trunc i32 %tmp_55

]]></Node>
<StgValue><ssdm name="trunc_ln166_41"/></StgValue>
</operation>

<operation id="1329" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="16" op_0_bw="32">
<![CDATA[
:1050 %trunc_ln166_48 = trunc i32 %tmp_54

]]></Node>
<StgValue><ssdm name="trunc_ln166_48"/></StgValue>
</operation>

<operation id="1330" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1051 %xor_ln166_30 = xor i16 %trunc_ln166_41, i16 %trunc_ln166_40

]]></Node>
<StgValue><ssdm name="xor_ln166_30"/></StgValue>
</operation>

<operation id="1331" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1053 %xor_ln166_32 = xor i16 %trunc_ln166_39, i16 %trunc_ln166_38

]]></Node>
<StgValue><ssdm name="xor_ln166_32"/></StgValue>
</operation>

<operation id="1332" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1054 %xor_ln166_33 = xor i16 %xor_ln166_30, i16 %trunc_ln166_48

]]></Node>
<StgValue><ssdm name="xor_ln166_33"/></StgValue>
</operation>

<operation id="1333" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1062 %xor_ln153_68 = xor i16 %xor_ln166_33, i16 %xor_ln166_32

]]></Node>
<StgValue><ssdm name="xor_ln153_68"/></StgValue>
</operation>

<operation id="1334" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="64" op_0_bw="8">
<![CDATA[
:1064 %zext_ln166_12 = zext i8 %lshr_ln166_9

]]></Node>
<StgValue><ssdm name="zext_ln166_12"/></StgValue>
</operation>

<operation id="1335" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1065 %Td0_addr_76 = getelementptr i32 %Td0, i64 0, i64 %zext_ln166_12

]]></Node>
<StgValue><ssdm name="Td0_addr_76"/></StgValue>
</operation>

<operation id="1336" st_id="56" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="32" op_0_bw="8">
<![CDATA[
:1066 %Td0_load_76 = load i8 %Td0_addr_76

]]></Node>
<StgValue><ssdm name="Td0_load_76"/></StgValue>
</operation>

<operation id="1337" st_id="56" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:1071 %tmp_56 = call i32 @rotr, i32 %Td0_load_77, i5 8

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="1338" st_id="56" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:1076 %tmp_57 = call i32 @rotr, i32 %Td0_load_78, i5 16

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="1339" st_id="56" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:1080 %tmp_58 = call i32 @rotr, i32 %Td0_load_79, i5 24

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="1340" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1081 %rk_addr_23 = getelementptr i32 %rk, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="rk_addr_23"/></StgValue>
</operation>

<operation id="1341" st_id="56" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="32" op_0_bw="6">
<![CDATA[
:1082 %rk_load_23 = load i6 %rk_addr_23

]]></Node>
<StgValue><ssdm name="rk_load_23"/></StgValue>
</operation>

<operation id="1342" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1123 %trunc_ln167_1 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %xor_ln153_68, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln167_1"/></StgValue>
</operation>

<operation id="1343" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1165 %lshr_ln167_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %t1_2, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln167_3"/></StgValue>
</operation>

<operation id="1344" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1220 %trunc_ln167_32 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %xor_ln153_64, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln167_32"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="1345" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="24" op_0_bw="32">
<![CDATA[
:1032 %trunc_ln166_34 = trunc i32 %rk_load_22

]]></Node>
<StgValue><ssdm name="trunc_ln166_34"/></StgValue>
</operation>

<operation id="1346" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="24" op_0_bw="32">
<![CDATA[
:1033 %trunc_ln166_35 = trunc i32 %Td0_load_72

]]></Node>
<StgValue><ssdm name="trunc_ln166_35"/></StgValue>
</operation>

<operation id="1347" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="8" op_0_bw="32">
<![CDATA[
:1034 %trunc_ln166_36 = trunc i32 %rk_load_22

]]></Node>
<StgValue><ssdm name="trunc_ln166_36"/></StgValue>
</operation>

<operation id="1348" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="8" op_0_bw="32">
<![CDATA[
:1035 %trunc_ln166_37 = trunc i32 %Td0_load_72

]]></Node>
<StgValue><ssdm name="trunc_ln166_37"/></StgValue>
</operation>

<operation id="1349" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1038 %xor_ln166_26 = xor i32 %Td0_load_72, i32 %rk_load_22

]]></Node>
<StgValue><ssdm name="xor_ln166_26"/></StgValue>
</operation>

<operation id="1350" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="8" op_0_bw="32">
<![CDATA[
:1041 %trunc_ln166_42 = trunc i32 %tmp_53

]]></Node>
<StgValue><ssdm name="trunc_ln166_42"/></StgValue>
</operation>

<operation id="1351" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="8" op_0_bw="32">
<![CDATA[
:1042 %trunc_ln166_43 = trunc i32 %tmp_55

]]></Node>
<StgValue><ssdm name="trunc_ln166_43"/></StgValue>
</operation>

<operation id="1352" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="24" op_0_bw="32">
<![CDATA[
:1043 %trunc_ln166_44 = trunc i32 %tmp_53

]]></Node>
<StgValue><ssdm name="trunc_ln166_44"/></StgValue>
</operation>

<operation id="1353" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="24" op_0_bw="32">
<![CDATA[
:1044 %trunc_ln166_45 = trunc i32 %tmp_55

]]></Node>
<StgValue><ssdm name="trunc_ln166_45"/></StgValue>
</operation>

<operation id="1354" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1045 %xor_ln166_27 = xor i32 %tmp_55, i32 %tmp_53

]]></Node>
<StgValue><ssdm name="xor_ln166_27"/></StgValue>
</operation>

<operation id="1355" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="24" op_0_bw="32">
<![CDATA[
:1046 %trunc_ln166_46 = trunc i32 %tmp_54

]]></Node>
<StgValue><ssdm name="trunc_ln166_46"/></StgValue>
</operation>

<operation id="1356" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:1047 %xor_ln166_28 = xor i24 %trunc_ln166_45, i24 %trunc_ln166_44

]]></Node>
<StgValue><ssdm name="xor_ln166_28"/></StgValue>
</operation>

<operation id="1357" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="8" op_0_bw="32">
<![CDATA[
:1048 %trunc_ln166_47 = trunc i32 %tmp_54

]]></Node>
<StgValue><ssdm name="trunc_ln166_47"/></StgValue>
</operation>

<operation id="1358" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1049 %xor_ln166_29 = xor i8 %trunc_ln166_43, i8 %trunc_ln166_42

]]></Node>
<StgValue><ssdm name="xor_ln166_29"/></StgValue>
</operation>

<operation id="1359" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1052 %xor_ln166_31 = xor i32 %xor_ln166_27, i32 %tmp_54

]]></Node>
<StgValue><ssdm name="xor_ln166_31"/></StgValue>
</operation>

<operation id="1360" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1055 %xor_ln166_34 = xor i8 %trunc_ln166_37, i8 %trunc_ln166_36

]]></Node>
<StgValue><ssdm name="xor_ln166_34"/></StgValue>
</operation>

<operation id="1361" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1056 %xor_ln166_35 = xor i8 %xor_ln166_29, i8 %trunc_ln166_47

]]></Node>
<StgValue><ssdm name="xor_ln166_35"/></StgValue>
</operation>

<operation id="1362" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:1057 %xor_ln166_36 = xor i24 %trunc_ln166_35, i24 %trunc_ln166_34

]]></Node>
<StgValue><ssdm name="xor_ln166_36"/></StgValue>
</operation>

<operation id="1363" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:1058 %xor_ln166_37 = xor i24 %xor_ln166_28, i24 %trunc_ln166_46

]]></Node>
<StgValue><ssdm name="xor_ln166_37"/></StgValue>
</operation>

<operation id="1364" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1059 %t2_2 = xor i32 %xor_ln166_31, i32 %xor_ln166_26

]]></Node>
<StgValue><ssdm name="t2_2"/></StgValue>
</operation>

<operation id="1365" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:1060 %xor_ln153_66 = xor i24 %xor_ln166_37, i24 %xor_ln166_36

]]></Node>
<StgValue><ssdm name="xor_ln153_66"/></StgValue>
</operation>

<operation id="1366" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1061 %xor_ln153_67 = xor i8 %xor_ln166_35, i8 %xor_ln166_34

]]></Node>
<StgValue><ssdm name="xor_ln153_67"/></StgValue>
</operation>

<operation id="1367" st_id="57" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="32" op_0_bw="8">
<![CDATA[
:1066 %Td0_load_76 = load i8 %Td0_addr_76

]]></Node>
<StgValue><ssdm name="Td0_load_76"/></StgValue>
</operation>

<operation id="1368" st_id="57" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="32" op_0_bw="6">
<![CDATA[
:1082 %rk_load_23 = load i6 %rk_addr_23

]]></Node>
<StgValue><ssdm name="rk_load_23"/></StgValue>
</operation>

<operation id="1369" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="16" op_0_bw="32">
<![CDATA[
:1085 %trunc_ln166_53 = trunc i32 %rk_load_23

]]></Node>
<StgValue><ssdm name="trunc_ln166_53"/></StgValue>
</operation>

<operation id="1370" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="16" op_0_bw="32">
<![CDATA[
:1086 %trunc_ln166_54 = trunc i32 %Td0_load_76

]]></Node>
<StgValue><ssdm name="trunc_ln166_54"/></StgValue>
</operation>

<operation id="1371" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="16" op_0_bw="32">
<![CDATA[
:1092 %trunc_ln166_59 = trunc i32 %tmp_56

]]></Node>
<StgValue><ssdm name="trunc_ln166_59"/></StgValue>
</operation>

<operation id="1372" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="16" op_0_bw="32">
<![CDATA[
:1093 %trunc_ln166_60 = trunc i32 %tmp_58

]]></Node>
<StgValue><ssdm name="trunc_ln166_60"/></StgValue>
</operation>

<operation id="1373" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="16" op_0_bw="32">
<![CDATA[
:1099 %trunc_ln166_64 = trunc i32 %tmp_57

]]></Node>
<StgValue><ssdm name="trunc_ln166_64"/></StgValue>
</operation>

<operation id="1374" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1100 %xor_ln166_42 = xor i16 %trunc_ln166_60, i16 %trunc_ln166_59

]]></Node>
<StgValue><ssdm name="xor_ln166_42"/></StgValue>
</operation>

<operation id="1375" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1106 %xor_ln166_47 = xor i16 %trunc_ln166_54, i16 %trunc_ln166_53

]]></Node>
<StgValue><ssdm name="xor_ln166_47"/></StgValue>
</operation>

<operation id="1376" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1107 %xor_ln166_48 = xor i16 %xor_ln166_42, i16 %trunc_ln166_64

]]></Node>
<StgValue><ssdm name="xor_ln166_48"/></StgValue>
</operation>

<operation id="1377" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1112 %xor_ln153_70 = xor i16 %xor_ln166_48, i16 %xor_ln166_47

]]></Node>
<StgValue><ssdm name="xor_ln153_70"/></StgValue>
</operation>

<operation id="1378" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1174 %trunc_ln167_16 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %xor_ln153_70, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln167_16"/></StgValue>
</operation>

<operation id="1379" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1216 %lshr_ln167_6 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %t2_2, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln167_6"/></StgValue>
</operation>

<operation id="1380" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1271 %trunc_ln167_49 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %xor_ln153_66, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln167_49"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="1381" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="8" op_0_bw="32">
<![CDATA[
:1083 %trunc_ln166_51 = trunc i32 %rk_load_23

]]></Node>
<StgValue><ssdm name="trunc_ln166_51"/></StgValue>
</operation>

<operation id="1382" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="8" op_0_bw="32">
<![CDATA[
:1084 %trunc_ln166_52 = trunc i32 %Td0_load_76

]]></Node>
<StgValue><ssdm name="trunc_ln166_52"/></StgValue>
</operation>

<operation id="1383" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="24" op_0_bw="32">
<![CDATA[
:1087 %trunc_ln166_55 = trunc i32 %rk_load_23

]]></Node>
<StgValue><ssdm name="trunc_ln166_55"/></StgValue>
</operation>

<operation id="1384" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="24" op_0_bw="32">
<![CDATA[
:1088 %trunc_ln166_56 = trunc i32 %Td0_load_76

]]></Node>
<StgValue><ssdm name="trunc_ln166_56"/></StgValue>
</operation>

<operation id="1385" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1089 %xor_ln166_39 = xor i32 %Td0_load_76, i32 %rk_load_23

]]></Node>
<StgValue><ssdm name="xor_ln166_39"/></StgValue>
</operation>

<operation id="1386" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="24" op_0_bw="32">
<![CDATA[
:1090 %trunc_ln166_57 = trunc i32 %tmp_56

]]></Node>
<StgValue><ssdm name="trunc_ln166_57"/></StgValue>
</operation>

<operation id="1387" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="24" op_0_bw="32">
<![CDATA[
:1091 %trunc_ln166_58 = trunc i32 %tmp_58

]]></Node>
<StgValue><ssdm name="trunc_ln166_58"/></StgValue>
</operation>

<operation id="1388" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="8" op_0_bw="32">
<![CDATA[
:1094 %trunc_ln166_61 = trunc i32 %tmp_56

]]></Node>
<StgValue><ssdm name="trunc_ln166_61"/></StgValue>
</operation>

<operation id="1389" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="8" op_0_bw="32">
<![CDATA[
:1095 %trunc_ln166_62 = trunc i32 %tmp_58

]]></Node>
<StgValue><ssdm name="trunc_ln166_62"/></StgValue>
</operation>

<operation id="1390" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1096 %xor_ln166_40 = xor i32 %tmp_58, i32 %tmp_56

]]></Node>
<StgValue><ssdm name="xor_ln166_40"/></StgValue>
</operation>

<operation id="1391" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="8" op_0_bw="32">
<![CDATA[
:1097 %trunc_ln166_63 = trunc i32 %tmp_57

]]></Node>
<StgValue><ssdm name="trunc_ln166_63"/></StgValue>
</operation>

<operation id="1392" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1098 %xor_ln166_41 = xor i8 %trunc_ln166_62, i8 %trunc_ln166_61

]]></Node>
<StgValue><ssdm name="xor_ln166_41"/></StgValue>
</operation>

<operation id="1393" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="24" op_0_bw="32">
<![CDATA[
:1101 %trunc_ln166_65 = trunc i32 %tmp_57

]]></Node>
<StgValue><ssdm name="trunc_ln166_65"/></StgValue>
</operation>

<operation id="1394" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:1102 %xor_ln166_43 = xor i24 %trunc_ln166_58, i24 %trunc_ln166_57

]]></Node>
<StgValue><ssdm name="xor_ln166_43"/></StgValue>
</operation>

<operation id="1395" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1103 %xor_ln166_44 = xor i32 %xor_ln166_40, i32 %tmp_57

]]></Node>
<StgValue><ssdm name="xor_ln166_44"/></StgValue>
</operation>

<operation id="1396" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:1104 %xor_ln166_45 = xor i24 %trunc_ln166_56, i24 %trunc_ln166_55

]]></Node>
<StgValue><ssdm name="xor_ln166_45"/></StgValue>
</operation>

<operation id="1397" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:1105 %xor_ln166_46 = xor i24 %xor_ln166_43, i24 %trunc_ln166_65

]]></Node>
<StgValue><ssdm name="xor_ln166_46"/></StgValue>
</operation>

<operation id="1398" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1108 %xor_ln166_49 = xor i8 %trunc_ln166_52, i8 %trunc_ln166_51

]]></Node>
<StgValue><ssdm name="xor_ln166_49"/></StgValue>
</operation>

<operation id="1399" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1109 %xor_ln166_50 = xor i8 %xor_ln166_41, i8 %trunc_ln166_63

]]></Node>
<StgValue><ssdm name="xor_ln166_50"/></StgValue>
</operation>

<operation id="1400" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1110 %t3_2 = xor i32 %xor_ln166_44, i32 %xor_ln166_39

]]></Node>
<StgValue><ssdm name="t3_2"/></StgValue>
</operation>

<operation id="1401" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1111 %xor_ln153_69 = xor i8 %xor_ln166_50, i8 %xor_ln166_49

]]></Node>
<StgValue><ssdm name="xor_ln153_69"/></StgValue>
</operation>

<operation id="1402" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:1113 %xor_ln153_71 = xor i24 %xor_ln166_46, i24 %xor_ln166_45

]]></Node>
<StgValue><ssdm name="xor_ln153_71"/></StgValue>
</operation>

<operation id="1403" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1118 %trunc_ln9 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %xor_ln153_71, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln9"/></StgValue>
</operation>

<operation id="1404" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1267 %lshr_ln167_9 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %t3_2, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln167_9"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="1405" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="64" op_0_bw="8">
<![CDATA[
:1119 %zext_ln167_1 = zext i8 %trunc_ln9

]]></Node>
<StgValue><ssdm name="zext_ln167_1"/></StgValue>
</operation>

<operation id="1406" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1120 %Td0_addr_81 = getelementptr i32 %Td0, i64 0, i64 %zext_ln167_1

]]></Node>
<StgValue><ssdm name="Td0_addr_81"/></StgValue>
</operation>

<operation id="1407" st_id="59" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="32" op_0_bw="8">
<![CDATA[
:1121 %Td0_load_81 = load i8 %Td0_addr_81

]]></Node>
<StgValue><ssdm name="Td0_load_81"/></StgValue>
</operation>

<operation id="1408" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="64" op_0_bw="8">
<![CDATA[
:1124 %zext_ln167_2 = zext i8 %trunc_ln167_1

]]></Node>
<StgValue><ssdm name="zext_ln167_2"/></StgValue>
</operation>

<operation id="1409" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1125 %Td0_addr_82 = getelementptr i32 %Td0, i64 0, i64 %zext_ln167_2

]]></Node>
<StgValue><ssdm name="Td0_addr_82"/></StgValue>
</operation>

<operation id="1410" st_id="59" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="32" op_0_bw="8">
<![CDATA[
:1126 %Td0_load_82 = load i8 %Td0_addr_82

]]></Node>
<StgValue><ssdm name="Td0_load_82"/></StgValue>
</operation>

<operation id="1411" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="64" op_0_bw="8">
<![CDATA[
:1128 %zext_ln167_3 = zext i8 %xor_ln153_65

]]></Node>
<StgValue><ssdm name="zext_ln167_3"/></StgValue>
</operation>

<operation id="1412" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1129 %Td0_addr_83 = getelementptr i32 %Td0, i64 0, i64 %zext_ln167_3

]]></Node>
<StgValue><ssdm name="Td0_addr_83"/></StgValue>
</operation>

<operation id="1413" st_id="59" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="32" op_0_bw="8">
<![CDATA[
:1130 %Td0_load_83 = load i8 %Td0_addr_83

]]></Node>
<StgValue><ssdm name="Td0_load_83"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="1414" st_id="60" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="32" op_0_bw="8">
<![CDATA[
:1121 %Td0_load_81 = load i8 %Td0_addr_81

]]></Node>
<StgValue><ssdm name="Td0_load_81"/></StgValue>
</operation>

<operation id="1415" st_id="60" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="32" op_0_bw="8">
<![CDATA[
:1126 %Td0_load_82 = load i8 %Td0_addr_82

]]></Node>
<StgValue><ssdm name="Td0_load_82"/></StgValue>
</operation>

<operation id="1416" st_id="60" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="32" op_0_bw="8">
<![CDATA[
:1130 %Td0_load_83 = load i8 %Td0_addr_83

]]></Node>
<StgValue><ssdm name="Td0_load_83"/></StgValue>
</operation>

<operation id="1417" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="64" op_0_bw="8">
<![CDATA[
:1170 %zext_ln167_5 = zext i8 %trunc_ln167_s

]]></Node>
<StgValue><ssdm name="zext_ln167_5"/></StgValue>
</operation>

<operation id="1418" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1171 %Td0_addr_85 = getelementptr i32 %Td0, i64 0, i64 %zext_ln167_5

]]></Node>
<StgValue><ssdm name="Td0_addr_85"/></StgValue>
</operation>

<operation id="1419" st_id="60" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="32" op_0_bw="8">
<![CDATA[
:1172 %Td0_load_85 = load i8 %Td0_addr_85

]]></Node>
<StgValue><ssdm name="Td0_load_85"/></StgValue>
</operation>

<operation id="1420" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="64" op_0_bw="8">
<![CDATA[
:1175 %zext_ln167_6 = zext i8 %trunc_ln167_16

]]></Node>
<StgValue><ssdm name="zext_ln167_6"/></StgValue>
</operation>

<operation id="1421" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1176 %Td0_addr_86 = getelementptr i32 %Td0, i64 0, i64 %zext_ln167_6

]]></Node>
<StgValue><ssdm name="Td0_addr_86"/></StgValue>
</operation>

<operation id="1422" st_id="60" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="32" op_0_bw="8">
<![CDATA[
:1177 %Td0_load_86 = load i8 %Td0_addr_86

]]></Node>
<StgValue><ssdm name="Td0_load_86"/></StgValue>
</operation>

<operation id="1423" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="64" op_0_bw="8">
<![CDATA[
:1179 %zext_ln167_7 = zext i8 %xor_ln153_67

]]></Node>
<StgValue><ssdm name="zext_ln167_7"/></StgValue>
</operation>

<operation id="1424" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1180 %Td0_addr_87 = getelementptr i32 %Td0, i64 0, i64 %zext_ln167_7

]]></Node>
<StgValue><ssdm name="Td0_addr_87"/></StgValue>
</operation>

<operation id="1425" st_id="60" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="32" op_0_bw="8">
<![CDATA[
:1181 %Td0_load_87 = load i8 %Td0_addr_87

]]></Node>
<StgValue><ssdm name="Td0_load_87"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="1426" st_id="61" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:1122 %tmp_59 = call i32 @rotr, i32 %Td0_load_81, i5 8

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="1427" st_id="61" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:1127 %tmp_60 = call i32 @rotr, i32 %Td0_load_82, i5 16

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="1428" st_id="61" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:1131 %tmp_61 = call i32 @rotr, i32 %Td0_load_83, i5 24

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="1429" st_id="61" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="32" op_0_bw="8">
<![CDATA[
:1172 %Td0_load_85 = load i8 %Td0_addr_85

]]></Node>
<StgValue><ssdm name="Td0_load_85"/></StgValue>
</operation>

<operation id="1430" st_id="61" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="32" op_0_bw="8">
<![CDATA[
:1177 %Td0_load_86 = load i8 %Td0_addr_86

]]></Node>
<StgValue><ssdm name="Td0_load_86"/></StgValue>
</operation>

<operation id="1431" st_id="61" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="32" op_0_bw="8">
<![CDATA[
:1181 %Td0_load_87 = load i8 %Td0_addr_87

]]></Node>
<StgValue><ssdm name="Td0_load_87"/></StgValue>
</operation>

<operation id="1432" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="64" op_0_bw="8">
<![CDATA[
:1221 %zext_ln167_9 = zext i8 %trunc_ln167_32

]]></Node>
<StgValue><ssdm name="zext_ln167_9"/></StgValue>
</operation>

<operation id="1433" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1222 %Td0_addr_89 = getelementptr i32 %Td0, i64 0, i64 %zext_ln167_9

]]></Node>
<StgValue><ssdm name="Td0_addr_89"/></StgValue>
</operation>

<operation id="1434" st_id="61" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="32" op_0_bw="8">
<![CDATA[
:1223 %Td0_load_89 = load i8 %Td0_addr_89

]]></Node>
<StgValue><ssdm name="Td0_load_89"/></StgValue>
</operation>

<operation id="1435" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="64" op_0_bw="8">
<![CDATA[
:1226 %zext_ln167_10 = zext i8 %trunc_ln167_33

]]></Node>
<StgValue><ssdm name="zext_ln167_10"/></StgValue>
</operation>

<operation id="1436" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1227 %Td0_addr_90 = getelementptr i32 %Td0, i64 0, i64 %zext_ln167_10

]]></Node>
<StgValue><ssdm name="Td0_addr_90"/></StgValue>
</operation>

<operation id="1437" st_id="61" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="32" op_0_bw="8">
<![CDATA[
:1228 %Td0_load_90 = load i8 %Td0_addr_90

]]></Node>
<StgValue><ssdm name="Td0_load_90"/></StgValue>
</operation>

<operation id="1438" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="64" op_0_bw="8">
<![CDATA[
:1230 %zext_ln167_11 = zext i8 %xor_ln153_69

]]></Node>
<StgValue><ssdm name="zext_ln167_11"/></StgValue>
</operation>

<operation id="1439" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1231 %Td0_addr_91 = getelementptr i32 %Td0, i64 0, i64 %zext_ln167_11

]]></Node>
<StgValue><ssdm name="Td0_addr_91"/></StgValue>
</operation>

<operation id="1440" st_id="61" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="32" op_0_bw="8">
<![CDATA[
:1232 %Td0_load_91 = load i8 %Td0_addr_91

]]></Node>
<StgValue><ssdm name="Td0_load_91"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="1441" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="64" op_0_bw="8">
<![CDATA[
:1115 %zext_ln167 = zext i8 %lshr_ln5

]]></Node>
<StgValue><ssdm name="zext_ln167"/></StgValue>
</operation>

<operation id="1442" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1116 %Td0_addr_80 = getelementptr i32 %Td0, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="Td0_addr_80"/></StgValue>
</operation>

<operation id="1443" st_id="62" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="32" op_0_bw="8">
<![CDATA[
:1117 %Td0_load_80 = load i8 %Td0_addr_80

]]></Node>
<StgValue><ssdm name="Td0_load_80"/></StgValue>
</operation>

<operation id="1444" st_id="62" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:1122 %tmp_59 = call i32 @rotr, i32 %Td0_load_81, i5 8

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="1445" st_id="62" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:1127 %tmp_60 = call i32 @rotr, i32 %Td0_load_82, i5 16

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="1446" st_id="62" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:1131 %tmp_61 = call i32 @rotr, i32 %Td0_load_83, i5 24

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="1447" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1132 %rk_addr_24 = getelementptr i32 %rk, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="rk_addr_24"/></StgValue>
</operation>

<operation id="1448" st_id="62" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="32" op_0_bw="6">
<![CDATA[
:1133 %rk_load_24 = load i6 %rk_addr_24

]]></Node>
<StgValue><ssdm name="rk_load_24"/></StgValue>
</operation>

<operation id="1449" st_id="62" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:1173 %tmp_62 = call i32 @rotr, i32 %Td0_load_85, i5 8

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="1450" st_id="62" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:1178 %tmp_63 = call i32 @rotr, i32 %Td0_load_86, i5 16

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="1451" st_id="62" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:1182 %tmp_64 = call i32 @rotr, i32 %Td0_load_87, i5 24

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="1452" st_id="62" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="32" op_0_bw="8">
<![CDATA[
:1223 %Td0_load_89 = load i8 %Td0_addr_89

]]></Node>
<StgValue><ssdm name="Td0_load_89"/></StgValue>
</operation>

<operation id="1453" st_id="62" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="32" op_0_bw="8">
<![CDATA[
:1228 %Td0_load_90 = load i8 %Td0_addr_90

]]></Node>
<StgValue><ssdm name="Td0_load_90"/></StgValue>
</operation>

<operation id="1454" st_id="62" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="32" op_0_bw="8">
<![CDATA[
:1232 %Td0_load_91 = load i8 %Td0_addr_91

]]></Node>
<StgValue><ssdm name="Td0_load_91"/></StgValue>
</operation>

<operation id="1455" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="64" op_0_bw="8">
<![CDATA[
:1272 %zext_ln167_13 = zext i8 %trunc_ln167_49

]]></Node>
<StgValue><ssdm name="zext_ln167_13"/></StgValue>
</operation>

<operation id="1456" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1273 %Td0_addr_93 = getelementptr i32 %Td0, i64 0, i64 %zext_ln167_13

]]></Node>
<StgValue><ssdm name="Td0_addr_93"/></StgValue>
</operation>

<operation id="1457" st_id="62" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="32" op_0_bw="8">
<![CDATA[
:1274 %Td0_load_93 = load i8 %Td0_addr_93

]]></Node>
<StgValue><ssdm name="Td0_load_93"/></StgValue>
</operation>

<operation id="1458" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="64" op_0_bw="8">
<![CDATA[
:1277 %zext_ln167_14 = zext i8 %trunc_ln167_50

]]></Node>
<StgValue><ssdm name="zext_ln167_14"/></StgValue>
</operation>

<operation id="1459" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1278 %Td0_addr_94 = getelementptr i32 %Td0, i64 0, i64 %zext_ln167_14

]]></Node>
<StgValue><ssdm name="Td0_addr_94"/></StgValue>
</operation>

<operation id="1460" st_id="62" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="32" op_0_bw="8">
<![CDATA[
:1279 %Td0_load_94 = load i8 %Td0_addr_94

]]></Node>
<StgValue><ssdm name="Td0_load_94"/></StgValue>
</operation>

<operation id="1461" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="64" op_0_bw="8">
<![CDATA[
:1281 %zext_ln167_15 = zext i8 %xor_ln153_60

]]></Node>
<StgValue><ssdm name="zext_ln167_15"/></StgValue>
</operation>

<operation id="1462" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1282 %Td0_addr_95 = getelementptr i32 %Td0, i64 0, i64 %zext_ln167_15

]]></Node>
<StgValue><ssdm name="Td0_addr_95"/></StgValue>
</operation>

<operation id="1463" st_id="62" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="32" op_0_bw="8">
<![CDATA[
:1283 %Td0_load_95 = load i8 %Td0_addr_95

]]></Node>
<StgValue><ssdm name="Td0_load_95"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="1464" st_id="63" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="32" op_0_bw="8">
<![CDATA[
:1117 %Td0_load_80 = load i8 %Td0_addr_80

]]></Node>
<StgValue><ssdm name="Td0_load_80"/></StgValue>
</operation>

<operation id="1465" st_id="63" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="32" op_0_bw="6">
<![CDATA[
:1133 %rk_load_24 = load i6 %rk_addr_24

]]></Node>
<StgValue><ssdm name="rk_load_24"/></StgValue>
</operation>

<operation id="1466" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="16" op_0_bw="32">
<![CDATA[
:1136 %trunc_ln167_3 = trunc i32 %rk_load_24

]]></Node>
<StgValue><ssdm name="trunc_ln167_3"/></StgValue>
</operation>

<operation id="1467" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="16" op_0_bw="32">
<![CDATA[
:1137 %trunc_ln167_4 = trunc i32 %Td0_load_80

]]></Node>
<StgValue><ssdm name="trunc_ln167_4"/></StgValue>
</operation>

<operation id="1468" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="16" op_0_bw="32">
<![CDATA[
:1143 %trunc_ln167_9 = trunc i32 %tmp_59

]]></Node>
<StgValue><ssdm name="trunc_ln167_9"/></StgValue>
</operation>

<operation id="1469" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="16" op_0_bw="32">
<![CDATA[
:1144 %trunc_ln167_10 = trunc i32 %tmp_61

]]></Node>
<StgValue><ssdm name="trunc_ln167_10"/></StgValue>
</operation>

<operation id="1470" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="16" op_0_bw="32">
<![CDATA[
:1150 %trunc_ln167_14 = trunc i32 %tmp_60

]]></Node>
<StgValue><ssdm name="trunc_ln167_14"/></StgValue>
</operation>

<operation id="1471" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1151 %xor_ln167_3 = xor i16 %trunc_ln167_10, i16 %trunc_ln167_9

]]></Node>
<StgValue><ssdm name="xor_ln167_3"/></StgValue>
</operation>

<operation id="1472" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1157 %xor_ln167_8 = xor i16 %trunc_ln167_4, i16 %trunc_ln167_3

]]></Node>
<StgValue><ssdm name="xor_ln167_8"/></StgValue>
</operation>

<operation id="1473" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1158 %xor_ln167_9 = xor i16 %xor_ln167_3, i16 %trunc_ln167_14

]]></Node>
<StgValue><ssdm name="xor_ln167_9"/></StgValue>
</operation>

<operation id="1474" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1163 %xor_ln153_73 = xor i16 %xor_ln167_9, i16 %xor_ln167_8

]]></Node>
<StgValue><ssdm name="xor_ln153_73"/></StgValue>
</operation>

<operation id="1475" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="64" op_0_bw="8">
<![CDATA[
:1166 %zext_ln167_4 = zext i8 %lshr_ln167_3

]]></Node>
<StgValue><ssdm name="zext_ln167_4"/></StgValue>
</operation>

<operation id="1476" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1167 %Td0_addr_84 = getelementptr i32 %Td0, i64 0, i64 %zext_ln167_4

]]></Node>
<StgValue><ssdm name="Td0_addr_84"/></StgValue>
</operation>

<operation id="1477" st_id="63" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="32" op_0_bw="8">
<![CDATA[
:1168 %Td0_load_84 = load i8 %Td0_addr_84

]]></Node>
<StgValue><ssdm name="Td0_load_84"/></StgValue>
</operation>

<operation id="1478" st_id="63" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:1173 %tmp_62 = call i32 @rotr, i32 %Td0_load_85, i5 8

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="1479" st_id="63" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:1178 %tmp_63 = call i32 @rotr, i32 %Td0_load_86, i5 16

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="1480" st_id="63" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:1182 %tmp_64 = call i32 @rotr, i32 %Td0_load_87, i5 24

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="1481" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1183 %rk_addr_25 = getelementptr i32 %rk, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="rk_addr_25"/></StgValue>
</operation>

<operation id="1482" st_id="63" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="32" op_0_bw="6">
<![CDATA[
:1184 %rk_load_25 = load i6 %rk_addr_25

]]></Node>
<StgValue><ssdm name="rk_load_25"/></StgValue>
</operation>

<operation id="1483" st_id="63" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:1224 %tmp_65 = call i32 @rotr, i32 %Td0_load_89, i5 8

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="1484" st_id="63" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:1229 %tmp_66 = call i32 @rotr, i32 %Td0_load_90, i5 16

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="1485" st_id="63" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:1233 %tmp_67 = call i32 @rotr, i32 %Td0_load_91, i5 24

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="1486" st_id="63" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="32" op_0_bw="8">
<![CDATA[
:1274 %Td0_load_93 = load i8 %Td0_addr_93

]]></Node>
<StgValue><ssdm name="Td0_load_93"/></StgValue>
</operation>

<operation id="1487" st_id="63" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="32" op_0_bw="8">
<![CDATA[
:1279 %Td0_load_94 = load i8 %Td0_addr_94

]]></Node>
<StgValue><ssdm name="Td0_load_94"/></StgValue>
</operation>

<operation id="1488" st_id="63" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="32" op_0_bw="8">
<![CDATA[
:1283 %Td0_load_95 = load i8 %Td0_addr_95

]]></Node>
<StgValue><ssdm name="Td0_load_95"/></StgValue>
</operation>

<operation id="1489" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1437" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1429 %trunc_ln168_33 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %xor_ln153_73, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln168_33"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="1490" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="8" op_0_bw="32">
<![CDATA[
:1134 %trunc_ln167 = trunc i32 %rk_load_24

]]></Node>
<StgValue><ssdm name="trunc_ln167"/></StgValue>
</operation>

<operation id="1491" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="8" op_0_bw="32">
<![CDATA[
:1135 %trunc_ln167_2 = trunc i32 %Td0_load_80

]]></Node>
<StgValue><ssdm name="trunc_ln167_2"/></StgValue>
</operation>

<operation id="1492" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="24" op_0_bw="32">
<![CDATA[
:1138 %trunc_ln167_5 = trunc i32 %rk_load_24

]]></Node>
<StgValue><ssdm name="trunc_ln167_5"/></StgValue>
</operation>

<operation id="1493" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="24" op_0_bw="32">
<![CDATA[
:1139 %trunc_ln167_6 = trunc i32 %Td0_load_80

]]></Node>
<StgValue><ssdm name="trunc_ln167_6"/></StgValue>
</operation>

<operation id="1494" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1140 %xor_ln167 = xor i32 %Td0_load_80, i32 %rk_load_24

]]></Node>
<StgValue><ssdm name="xor_ln167"/></StgValue>
</operation>

<operation id="1495" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="24" op_0_bw="32">
<![CDATA[
:1141 %trunc_ln167_7 = trunc i32 %tmp_59

]]></Node>
<StgValue><ssdm name="trunc_ln167_7"/></StgValue>
</operation>

<operation id="1496" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="24" op_0_bw="32">
<![CDATA[
:1142 %trunc_ln167_8 = trunc i32 %tmp_61

]]></Node>
<StgValue><ssdm name="trunc_ln167_8"/></StgValue>
</operation>

<operation id="1497" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="8" op_0_bw="32">
<![CDATA[
:1145 %trunc_ln167_11 = trunc i32 %tmp_59

]]></Node>
<StgValue><ssdm name="trunc_ln167_11"/></StgValue>
</operation>

<operation id="1498" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="8" op_0_bw="32">
<![CDATA[
:1146 %trunc_ln167_12 = trunc i32 %tmp_61

]]></Node>
<StgValue><ssdm name="trunc_ln167_12"/></StgValue>
</operation>

<operation id="1499" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1147 %xor_ln167_1 = xor i32 %tmp_61, i32 %tmp_59

]]></Node>
<StgValue><ssdm name="xor_ln167_1"/></StgValue>
</operation>

<operation id="1500" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="8" op_0_bw="32">
<![CDATA[
:1148 %trunc_ln167_13 = trunc i32 %tmp_60

]]></Node>
<StgValue><ssdm name="trunc_ln167_13"/></StgValue>
</operation>

<operation id="1501" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1149 %xor_ln167_2 = xor i8 %trunc_ln167_12, i8 %trunc_ln167_11

]]></Node>
<StgValue><ssdm name="xor_ln167_2"/></StgValue>
</operation>

<operation id="1502" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="24" op_0_bw="32">
<![CDATA[
:1152 %trunc_ln167_15 = trunc i32 %tmp_60

]]></Node>
<StgValue><ssdm name="trunc_ln167_15"/></StgValue>
</operation>

<operation id="1503" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:1153 %xor_ln167_4 = xor i24 %trunc_ln167_8, i24 %trunc_ln167_7

]]></Node>
<StgValue><ssdm name="xor_ln167_4"/></StgValue>
</operation>

<operation id="1504" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1154 %xor_ln167_5 = xor i32 %xor_ln167_1, i32 %tmp_60

]]></Node>
<StgValue><ssdm name="xor_ln167_5"/></StgValue>
</operation>

<operation id="1505" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:1155 %xor_ln167_6 = xor i24 %trunc_ln167_6, i24 %trunc_ln167_5

]]></Node>
<StgValue><ssdm name="xor_ln167_6"/></StgValue>
</operation>

<operation id="1506" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:1156 %xor_ln167_7 = xor i24 %xor_ln167_4, i24 %trunc_ln167_15

]]></Node>
<StgValue><ssdm name="xor_ln167_7"/></StgValue>
</operation>

<operation id="1507" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1159 %xor_ln167_10 = xor i8 %trunc_ln167_2, i8 %trunc_ln167

]]></Node>
<StgValue><ssdm name="xor_ln167_10"/></StgValue>
</operation>

<operation id="1508" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1160 %xor_ln167_11 = xor i8 %xor_ln167_2, i8 %trunc_ln167_13

]]></Node>
<StgValue><ssdm name="xor_ln167_11"/></StgValue>
</operation>

<operation id="1509" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1161 %s0_3 = xor i32 %xor_ln167_5, i32 %xor_ln167

]]></Node>
<StgValue><ssdm name="s0_3"/></StgValue>
</operation>

<operation id="1510" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1162 %xor_ln153_72 = xor i8 %xor_ln167_11, i8 %xor_ln167_10

]]></Node>
<StgValue><ssdm name="xor_ln153_72"/></StgValue>
</operation>

<operation id="1511" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:1164 %xor_ln153_74 = xor i24 %xor_ln167_7, i24 %xor_ln167_6

]]></Node>
<StgValue><ssdm name="xor_ln153_74"/></StgValue>
</operation>

<operation id="1512" st_id="64" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="32" op_0_bw="8">
<![CDATA[
:1168 %Td0_load_84 = load i8 %Td0_addr_84

]]></Node>
<StgValue><ssdm name="Td0_load_84"/></StgValue>
</operation>

<operation id="1513" st_id="64" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="32" op_0_bw="6">
<![CDATA[
:1184 %rk_load_25 = load i6 %rk_addr_25

]]></Node>
<StgValue><ssdm name="rk_load_25"/></StgValue>
</operation>

<operation id="1514" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="16" op_0_bw="32">
<![CDATA[
:1185 %trunc_ln167_17 = trunc i32 %rk_load_25

]]></Node>
<StgValue><ssdm name="trunc_ln167_17"/></StgValue>
</operation>

<operation id="1515" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="16" op_0_bw="32">
<![CDATA[
:1186 %trunc_ln167_18 = trunc i32 %Td0_load_84

]]></Node>
<StgValue><ssdm name="trunc_ln167_18"/></StgValue>
</operation>

<operation id="1516" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="16" op_0_bw="32">
<![CDATA[
:1196 %trunc_ln167_27 = trunc i32 %tmp_62

]]></Node>
<StgValue><ssdm name="trunc_ln167_27"/></StgValue>
</operation>

<operation id="1517" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="16" op_0_bw="32">
<![CDATA[
:1197 %trunc_ln167_28 = trunc i32 %tmp_64

]]></Node>
<StgValue><ssdm name="trunc_ln167_28"/></StgValue>
</operation>

<operation id="1518" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="16" op_0_bw="32">
<![CDATA[
:1199 %trunc_ln167_29 = trunc i32 %tmp_63

]]></Node>
<StgValue><ssdm name="trunc_ln167_29"/></StgValue>
</operation>

<operation id="1519" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1200 %xor_ln167_15 = xor i16 %trunc_ln167_28, i16 %trunc_ln167_27

]]></Node>
<StgValue><ssdm name="xor_ln167_15"/></StgValue>
</operation>

<operation id="1520" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1210 %xor_ln167_23 = xor i16 %trunc_ln167_18, i16 %trunc_ln167_17

]]></Node>
<StgValue><ssdm name="xor_ln167_23"/></StgValue>
</operation>

<operation id="1521" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1211 %xor_ln167_24 = xor i16 %xor_ln167_15, i16 %trunc_ln167_29

]]></Node>
<StgValue><ssdm name="xor_ln167_24"/></StgValue>
</operation>

<operation id="1522" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1213 %xor_ln153_75 = xor i16 %xor_ln167_24, i16 %xor_ln167_23

]]></Node>
<StgValue><ssdm name="xor_ln153_75"/></StgValue>
</operation>

<operation id="1523" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="64" op_0_bw="8">
<![CDATA[
:1217 %zext_ln167_8 = zext i8 %lshr_ln167_6

]]></Node>
<StgValue><ssdm name="zext_ln167_8"/></StgValue>
</operation>

<operation id="1524" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1218 %Td0_addr_88 = getelementptr i32 %Td0, i64 0, i64 %zext_ln167_8

]]></Node>
<StgValue><ssdm name="Td0_addr_88"/></StgValue>
</operation>

<operation id="1525" st_id="64" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="32" op_0_bw="8">
<![CDATA[
:1219 %Td0_load_88 = load i8 %Td0_addr_88

]]></Node>
<StgValue><ssdm name="Td0_load_88"/></StgValue>
</operation>

<operation id="1526" st_id="64" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:1224 %tmp_65 = call i32 @rotr, i32 %Td0_load_89, i5 8

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="1527" st_id="64" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:1229 %tmp_66 = call i32 @rotr, i32 %Td0_load_90, i5 16

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="1528" st_id="64" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:1233 %tmp_67 = call i32 @rotr, i32 %Td0_load_91, i5 24

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="1529" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1234 %rk_addr_26 = getelementptr i32 %rk, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="rk_addr_26"/></StgValue>
</operation>

<operation id="1530" st_id="64" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="32" op_0_bw="6">
<![CDATA[
:1235 %rk_load_26 = load i6 %rk_addr_26

]]></Node>
<StgValue><ssdm name="rk_load_26"/></StgValue>
</operation>

<operation id="1531" st_id="64" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:1275 %tmp_68 = call i32 @rotr, i32 %Td0_load_93, i5 8

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="1532" st_id="64" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:1280 %tmp_69 = call i32 @rotr, i32 %Td0_load_94, i5 16

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="1533" st_id="64" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:1284 %tmp_70 = call i32 @rotr, i32 %Td0_load_95, i5 24

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="1534" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1318 %lshr_ln6 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %s0_3, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln6"/></StgValue>
</operation>

<operation id="1535" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1373 %trunc_ln168_s = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %xor_ln153_74, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln168_s"/></StgValue>
</operation>

<operation id="1536" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1480 %trunc_ln168_50 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %xor_ln153_75, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln168_50"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="1537" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="24" op_0_bw="32">
<![CDATA[
:1187 %trunc_ln167_19 = trunc i32 %rk_load_25

]]></Node>
<StgValue><ssdm name="trunc_ln167_19"/></StgValue>
</operation>

<operation id="1538" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="24" op_0_bw="32">
<![CDATA[
:1188 %trunc_ln167_20 = trunc i32 %Td0_load_84

]]></Node>
<StgValue><ssdm name="trunc_ln167_20"/></StgValue>
</operation>

<operation id="1539" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="8" op_0_bw="32">
<![CDATA[
:1189 %trunc_ln167_21 = trunc i32 %rk_load_25

]]></Node>
<StgValue><ssdm name="trunc_ln167_21"/></StgValue>
</operation>

<operation id="1540" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="8" op_0_bw="32">
<![CDATA[
:1190 %trunc_ln167_22 = trunc i32 %Td0_load_84

]]></Node>
<StgValue><ssdm name="trunc_ln167_22"/></StgValue>
</operation>

<operation id="1541" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1191 %xor_ln167_13 = xor i32 %Td0_load_84, i32 %rk_load_25

]]></Node>
<StgValue><ssdm name="xor_ln167_13"/></StgValue>
</operation>

<operation id="1542" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="8" op_0_bw="32">
<![CDATA[
:1192 %trunc_ln167_23 = trunc i32 %tmp_62

]]></Node>
<StgValue><ssdm name="trunc_ln167_23"/></StgValue>
</operation>

<operation id="1543" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="8" op_0_bw="32">
<![CDATA[
:1193 %trunc_ln167_24 = trunc i32 %tmp_64

]]></Node>
<StgValue><ssdm name="trunc_ln167_24"/></StgValue>
</operation>

<operation id="1544" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="24" op_0_bw="32">
<![CDATA[
:1194 %trunc_ln167_25 = trunc i32 %tmp_62

]]></Node>
<StgValue><ssdm name="trunc_ln167_25"/></StgValue>
</operation>

<operation id="1545" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="24" op_0_bw="32">
<![CDATA[
:1195 %trunc_ln167_26 = trunc i32 %tmp_64

]]></Node>
<StgValue><ssdm name="trunc_ln167_26"/></StgValue>
</operation>

<operation id="1546" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1198 %xor_ln167_14 = xor i32 %tmp_64, i32 %tmp_62

]]></Node>
<StgValue><ssdm name="xor_ln167_14"/></StgValue>
</operation>

<operation id="1547" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="24" op_0_bw="32">
<![CDATA[
:1201 %trunc_ln167_30 = trunc i32 %tmp_63

]]></Node>
<StgValue><ssdm name="trunc_ln167_30"/></StgValue>
</operation>

<operation id="1548" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:1202 %xor_ln167_16 = xor i24 %trunc_ln167_26, i24 %trunc_ln167_25

]]></Node>
<StgValue><ssdm name="xor_ln167_16"/></StgValue>
</operation>

<operation id="1549" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="8" op_0_bw="32">
<![CDATA[
:1203 %trunc_ln167_31 = trunc i32 %tmp_63

]]></Node>
<StgValue><ssdm name="trunc_ln167_31"/></StgValue>
</operation>

<operation id="1550" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1204 %xor_ln167_17 = xor i8 %trunc_ln167_24, i8 %trunc_ln167_23

]]></Node>
<StgValue><ssdm name="xor_ln167_17"/></StgValue>
</operation>

<operation id="1551" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1205 %xor_ln167_18 = xor i32 %xor_ln167_14, i32 %tmp_63

]]></Node>
<StgValue><ssdm name="xor_ln167_18"/></StgValue>
</operation>

<operation id="1552" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1206 %xor_ln167_19 = xor i8 %trunc_ln167_22, i8 %trunc_ln167_21

]]></Node>
<StgValue><ssdm name="xor_ln167_19"/></StgValue>
</operation>

<operation id="1553" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1207 %xor_ln167_20 = xor i8 %xor_ln167_17, i8 %trunc_ln167_31

]]></Node>
<StgValue><ssdm name="xor_ln167_20"/></StgValue>
</operation>

<operation id="1554" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:1208 %xor_ln167_21 = xor i24 %trunc_ln167_20, i24 %trunc_ln167_19

]]></Node>
<StgValue><ssdm name="xor_ln167_21"/></StgValue>
</operation>

<operation id="1555" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:1209 %xor_ln167_22 = xor i24 %xor_ln167_16, i24 %trunc_ln167_30

]]></Node>
<StgValue><ssdm name="xor_ln167_22"/></StgValue>
</operation>

<operation id="1556" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1212 %s1_3 = xor i32 %xor_ln167_18, i32 %xor_ln167_13

]]></Node>
<StgValue><ssdm name="s1_3"/></StgValue>
</operation>

<operation id="1557" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:1214 %xor_ln153_76 = xor i24 %xor_ln167_22, i24 %xor_ln167_21

]]></Node>
<StgValue><ssdm name="xor_ln153_76"/></StgValue>
</operation>

<operation id="1558" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1215 %xor_ln153_77 = xor i8 %xor_ln167_20, i8 %xor_ln167_19

]]></Node>
<StgValue><ssdm name="xor_ln153_77"/></StgValue>
</operation>

<operation id="1559" st_id="65" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="32" op_0_bw="8">
<![CDATA[
:1219 %Td0_load_88 = load i8 %Td0_addr_88

]]></Node>
<StgValue><ssdm name="Td0_load_88"/></StgValue>
</operation>

<operation id="1560" st_id="65" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="32" op_0_bw="6">
<![CDATA[
:1235 %rk_load_26 = load i6 %rk_addr_26

]]></Node>
<StgValue><ssdm name="rk_load_26"/></StgValue>
</operation>

<operation id="1561" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="16" op_0_bw="32">
<![CDATA[
:1240 %trunc_ln167_38 = trunc i32 %rk_load_26

]]></Node>
<StgValue><ssdm name="trunc_ln167_38"/></StgValue>
</operation>

<operation id="1562" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="16" op_0_bw="32">
<![CDATA[
:1241 %trunc_ln167_39 = trunc i32 %Td0_load_88

]]></Node>
<StgValue><ssdm name="trunc_ln167_39"/></StgValue>
</operation>

<operation id="1563" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="16" op_0_bw="32">
<![CDATA[
:1243 %trunc_ln167_40 = trunc i32 %tmp_65

]]></Node>
<StgValue><ssdm name="trunc_ln167_40"/></StgValue>
</operation>

<operation id="1564" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="16" op_0_bw="32">
<![CDATA[
:1244 %trunc_ln167_41 = trunc i32 %tmp_67

]]></Node>
<StgValue><ssdm name="trunc_ln167_41"/></StgValue>
</operation>

<operation id="1565" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="16" op_0_bw="32">
<![CDATA[
:1254 %trunc_ln167_48 = trunc i32 %tmp_66

]]></Node>
<StgValue><ssdm name="trunc_ln167_48"/></StgValue>
</operation>

<operation id="1566" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1255 %xor_ln167_30 = xor i16 %trunc_ln167_41, i16 %trunc_ln167_40

]]></Node>
<StgValue><ssdm name="xor_ln167_30"/></StgValue>
</operation>

<operation id="1567" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1257 %xor_ln167_32 = xor i16 %trunc_ln167_39, i16 %trunc_ln167_38

]]></Node>
<StgValue><ssdm name="xor_ln167_32"/></StgValue>
</operation>

<operation id="1568" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1258 %xor_ln167_33 = xor i16 %xor_ln167_30, i16 %trunc_ln167_48

]]></Node>
<StgValue><ssdm name="xor_ln167_33"/></StgValue>
</operation>

<operation id="1569" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1266 %xor_ln153_80 = xor i16 %xor_ln167_33, i16 %xor_ln167_32

]]></Node>
<StgValue><ssdm name="xor_ln153_80"/></StgValue>
</operation>

<operation id="1570" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="64" op_0_bw="8">
<![CDATA[
:1268 %zext_ln167_12 = zext i8 %lshr_ln167_9

]]></Node>
<StgValue><ssdm name="zext_ln167_12"/></StgValue>
</operation>

<operation id="1571" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1269 %Td0_addr_92 = getelementptr i32 %Td0, i64 0, i64 %zext_ln167_12

]]></Node>
<StgValue><ssdm name="Td0_addr_92"/></StgValue>
</operation>

<operation id="1572" st_id="65" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="32" op_0_bw="8">
<![CDATA[
:1270 %Td0_load_92 = load i8 %Td0_addr_92

]]></Node>
<StgValue><ssdm name="Td0_load_92"/></StgValue>
</operation>

<operation id="1573" st_id="65" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:1275 %tmp_68 = call i32 @rotr, i32 %Td0_load_93, i5 8

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="1574" st_id="65" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:1280 %tmp_69 = call i32 @rotr, i32 %Td0_load_94, i5 16

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="1575" st_id="65" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:1284 %tmp_70 = call i32 @rotr, i32 %Td0_load_95, i5 24

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="1576" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1285 %rk_addr_27 = getelementptr i32 %rk, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="rk_addr_27"/></StgValue>
</operation>

<operation id="1577" st_id="65" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="32" op_0_bw="6">
<![CDATA[
:1286 %rk_load_27 = load i6 %rk_addr_27

]]></Node>
<StgValue><ssdm name="rk_load_27"/></StgValue>
</operation>

<operation id="1578" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1327 %trunc_ln168_1 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %xor_ln153_80, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln168_1"/></StgValue>
</operation>

<operation id="1579" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1369 %lshr_ln168_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %s1_3, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln168_3"/></StgValue>
</operation>

<operation id="1580" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1424 %trunc_ln168_32 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %xor_ln153_76, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln168_32"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="1581" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="24" op_0_bw="32">
<![CDATA[
:1236 %trunc_ln167_34 = trunc i32 %rk_load_26

]]></Node>
<StgValue><ssdm name="trunc_ln167_34"/></StgValue>
</operation>

<operation id="1582" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="24" op_0_bw="32">
<![CDATA[
:1237 %trunc_ln167_35 = trunc i32 %Td0_load_88

]]></Node>
<StgValue><ssdm name="trunc_ln167_35"/></StgValue>
</operation>

<operation id="1583" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="8" op_0_bw="32">
<![CDATA[
:1238 %trunc_ln167_36 = trunc i32 %rk_load_26

]]></Node>
<StgValue><ssdm name="trunc_ln167_36"/></StgValue>
</operation>

<operation id="1584" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="8" op_0_bw="32">
<![CDATA[
:1239 %trunc_ln167_37 = trunc i32 %Td0_load_88

]]></Node>
<StgValue><ssdm name="trunc_ln167_37"/></StgValue>
</operation>

<operation id="1585" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1242 %xor_ln167_26 = xor i32 %Td0_load_88, i32 %rk_load_26

]]></Node>
<StgValue><ssdm name="xor_ln167_26"/></StgValue>
</operation>

<operation id="1586" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="8" op_0_bw="32">
<![CDATA[
:1245 %trunc_ln167_42 = trunc i32 %tmp_65

]]></Node>
<StgValue><ssdm name="trunc_ln167_42"/></StgValue>
</operation>

<operation id="1587" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="8" op_0_bw="32">
<![CDATA[
:1246 %trunc_ln167_43 = trunc i32 %tmp_67

]]></Node>
<StgValue><ssdm name="trunc_ln167_43"/></StgValue>
</operation>

<operation id="1588" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="24" op_0_bw="32">
<![CDATA[
:1247 %trunc_ln167_44 = trunc i32 %tmp_65

]]></Node>
<StgValue><ssdm name="trunc_ln167_44"/></StgValue>
</operation>

<operation id="1589" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="24" op_0_bw="32">
<![CDATA[
:1248 %trunc_ln167_45 = trunc i32 %tmp_67

]]></Node>
<StgValue><ssdm name="trunc_ln167_45"/></StgValue>
</operation>

<operation id="1590" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1249 %xor_ln167_27 = xor i32 %tmp_67, i32 %tmp_65

]]></Node>
<StgValue><ssdm name="xor_ln167_27"/></StgValue>
</operation>

<operation id="1591" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="24" op_0_bw="32">
<![CDATA[
:1250 %trunc_ln167_46 = trunc i32 %tmp_66

]]></Node>
<StgValue><ssdm name="trunc_ln167_46"/></StgValue>
</operation>

<operation id="1592" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:1251 %xor_ln167_28 = xor i24 %trunc_ln167_45, i24 %trunc_ln167_44

]]></Node>
<StgValue><ssdm name="xor_ln167_28"/></StgValue>
</operation>

<operation id="1593" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="8" op_0_bw="32">
<![CDATA[
:1252 %trunc_ln167_47 = trunc i32 %tmp_66

]]></Node>
<StgValue><ssdm name="trunc_ln167_47"/></StgValue>
</operation>

<operation id="1594" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1253 %xor_ln167_29 = xor i8 %trunc_ln167_43, i8 %trunc_ln167_42

]]></Node>
<StgValue><ssdm name="xor_ln167_29"/></StgValue>
</operation>

<operation id="1595" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1256 %xor_ln167_31 = xor i32 %xor_ln167_27, i32 %tmp_66

]]></Node>
<StgValue><ssdm name="xor_ln167_31"/></StgValue>
</operation>

<operation id="1596" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1259 %xor_ln167_34 = xor i8 %trunc_ln167_37, i8 %trunc_ln167_36

]]></Node>
<StgValue><ssdm name="xor_ln167_34"/></StgValue>
</operation>

<operation id="1597" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1260 %xor_ln167_35 = xor i8 %xor_ln167_29, i8 %trunc_ln167_47

]]></Node>
<StgValue><ssdm name="xor_ln167_35"/></StgValue>
</operation>

<operation id="1598" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:1261 %xor_ln167_36 = xor i24 %trunc_ln167_35, i24 %trunc_ln167_34

]]></Node>
<StgValue><ssdm name="xor_ln167_36"/></StgValue>
</operation>

<operation id="1599" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:1262 %xor_ln167_37 = xor i24 %xor_ln167_28, i24 %trunc_ln167_46

]]></Node>
<StgValue><ssdm name="xor_ln167_37"/></StgValue>
</operation>

<operation id="1600" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1263 %s2_3 = xor i32 %xor_ln167_31, i32 %xor_ln167_26

]]></Node>
<StgValue><ssdm name="s2_3"/></StgValue>
</operation>

<operation id="1601" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:1264 %xor_ln153_78 = xor i24 %xor_ln167_37, i24 %xor_ln167_36

]]></Node>
<StgValue><ssdm name="xor_ln153_78"/></StgValue>
</operation>

<operation id="1602" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1265 %xor_ln153_79 = xor i8 %xor_ln167_35, i8 %xor_ln167_34

]]></Node>
<StgValue><ssdm name="xor_ln153_79"/></StgValue>
</operation>

<operation id="1603" st_id="66" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="32" op_0_bw="8">
<![CDATA[
:1270 %Td0_load_92 = load i8 %Td0_addr_92

]]></Node>
<StgValue><ssdm name="Td0_load_92"/></StgValue>
</operation>

<operation id="1604" st_id="66" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="32" op_0_bw="6">
<![CDATA[
:1286 %rk_load_27 = load i6 %rk_addr_27

]]></Node>
<StgValue><ssdm name="rk_load_27"/></StgValue>
</operation>

<operation id="1605" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="16" op_0_bw="32">
<![CDATA[
:1289 %trunc_ln167_53 = trunc i32 %rk_load_27

]]></Node>
<StgValue><ssdm name="trunc_ln167_53"/></StgValue>
</operation>

<operation id="1606" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="16" op_0_bw="32">
<![CDATA[
:1290 %trunc_ln167_54 = trunc i32 %Td0_load_92

]]></Node>
<StgValue><ssdm name="trunc_ln167_54"/></StgValue>
</operation>

<operation id="1607" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="16" op_0_bw="32">
<![CDATA[
:1296 %trunc_ln167_59 = trunc i32 %tmp_68

]]></Node>
<StgValue><ssdm name="trunc_ln167_59"/></StgValue>
</operation>

<operation id="1608" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="16" op_0_bw="32">
<![CDATA[
:1297 %trunc_ln167_60 = trunc i32 %tmp_70

]]></Node>
<StgValue><ssdm name="trunc_ln167_60"/></StgValue>
</operation>

<operation id="1609" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="16" op_0_bw="32">
<![CDATA[
:1303 %trunc_ln167_64 = trunc i32 %tmp_69

]]></Node>
<StgValue><ssdm name="trunc_ln167_64"/></StgValue>
</operation>

<operation id="1610" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1304 %xor_ln167_42 = xor i16 %trunc_ln167_60, i16 %trunc_ln167_59

]]></Node>
<StgValue><ssdm name="xor_ln167_42"/></StgValue>
</operation>

<operation id="1611" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1310 %xor_ln167_47 = xor i16 %trunc_ln167_54, i16 %trunc_ln167_53

]]></Node>
<StgValue><ssdm name="xor_ln167_47"/></StgValue>
</operation>

<operation id="1612" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1311 %xor_ln167_48 = xor i16 %xor_ln167_42, i16 %trunc_ln167_64

]]></Node>
<StgValue><ssdm name="xor_ln167_48"/></StgValue>
</operation>

<operation id="1613" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1316 %xor_ln153_82 = xor i16 %xor_ln167_48, i16 %xor_ln167_47

]]></Node>
<StgValue><ssdm name="xor_ln153_82"/></StgValue>
</operation>

<operation id="1614" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1378 %trunc_ln168_16 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %xor_ln153_82, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln168_16"/></StgValue>
</operation>

<operation id="1615" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1428" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1420 %lshr_ln168_6 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %s2_3, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln168_6"/></StgValue>
</operation>

<operation id="1616" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1475 %trunc_ln168_49 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %xor_ln153_78, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln168_49"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="1617" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="8" op_0_bw="32">
<![CDATA[
:1287 %trunc_ln167_51 = trunc i32 %rk_load_27

]]></Node>
<StgValue><ssdm name="trunc_ln167_51"/></StgValue>
</operation>

<operation id="1618" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="8" op_0_bw="32">
<![CDATA[
:1288 %trunc_ln167_52 = trunc i32 %Td0_load_92

]]></Node>
<StgValue><ssdm name="trunc_ln167_52"/></StgValue>
</operation>

<operation id="1619" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="24" op_0_bw="32">
<![CDATA[
:1291 %trunc_ln167_55 = trunc i32 %rk_load_27

]]></Node>
<StgValue><ssdm name="trunc_ln167_55"/></StgValue>
</operation>

<operation id="1620" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="24" op_0_bw="32">
<![CDATA[
:1292 %trunc_ln167_56 = trunc i32 %Td0_load_92

]]></Node>
<StgValue><ssdm name="trunc_ln167_56"/></StgValue>
</operation>

<operation id="1621" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1293 %xor_ln167_39 = xor i32 %Td0_load_92, i32 %rk_load_27

]]></Node>
<StgValue><ssdm name="xor_ln167_39"/></StgValue>
</operation>

<operation id="1622" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="24" op_0_bw="32">
<![CDATA[
:1294 %trunc_ln167_57 = trunc i32 %tmp_68

]]></Node>
<StgValue><ssdm name="trunc_ln167_57"/></StgValue>
</operation>

<operation id="1623" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="24" op_0_bw="32">
<![CDATA[
:1295 %trunc_ln167_58 = trunc i32 %tmp_70

]]></Node>
<StgValue><ssdm name="trunc_ln167_58"/></StgValue>
</operation>

<operation id="1624" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="8" op_0_bw="32">
<![CDATA[
:1298 %trunc_ln167_61 = trunc i32 %tmp_68

]]></Node>
<StgValue><ssdm name="trunc_ln167_61"/></StgValue>
</operation>

<operation id="1625" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="8" op_0_bw="32">
<![CDATA[
:1299 %trunc_ln167_62 = trunc i32 %tmp_70

]]></Node>
<StgValue><ssdm name="trunc_ln167_62"/></StgValue>
</operation>

<operation id="1626" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1300 %xor_ln167_40 = xor i32 %tmp_70, i32 %tmp_68

]]></Node>
<StgValue><ssdm name="xor_ln167_40"/></StgValue>
</operation>

<operation id="1627" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="8" op_0_bw="32">
<![CDATA[
:1301 %trunc_ln167_63 = trunc i32 %tmp_69

]]></Node>
<StgValue><ssdm name="trunc_ln167_63"/></StgValue>
</operation>

<operation id="1628" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1302 %xor_ln167_41 = xor i8 %trunc_ln167_62, i8 %trunc_ln167_61

]]></Node>
<StgValue><ssdm name="xor_ln167_41"/></StgValue>
</operation>

<operation id="1629" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="24" op_0_bw="32">
<![CDATA[
:1305 %trunc_ln167_65 = trunc i32 %tmp_69

]]></Node>
<StgValue><ssdm name="trunc_ln167_65"/></StgValue>
</operation>

<operation id="1630" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:1306 %xor_ln167_43 = xor i24 %trunc_ln167_58, i24 %trunc_ln167_57

]]></Node>
<StgValue><ssdm name="xor_ln167_43"/></StgValue>
</operation>

<operation id="1631" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1307 %xor_ln167_44 = xor i32 %xor_ln167_40, i32 %tmp_69

]]></Node>
<StgValue><ssdm name="xor_ln167_44"/></StgValue>
</operation>

<operation id="1632" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:1308 %xor_ln167_45 = xor i24 %trunc_ln167_56, i24 %trunc_ln167_55

]]></Node>
<StgValue><ssdm name="xor_ln167_45"/></StgValue>
</operation>

<operation id="1633" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:1309 %xor_ln167_46 = xor i24 %xor_ln167_43, i24 %trunc_ln167_65

]]></Node>
<StgValue><ssdm name="xor_ln167_46"/></StgValue>
</operation>

<operation id="1634" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1312 %xor_ln167_49 = xor i8 %trunc_ln167_52, i8 %trunc_ln167_51

]]></Node>
<StgValue><ssdm name="xor_ln167_49"/></StgValue>
</operation>

<operation id="1635" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1313 %xor_ln167_50 = xor i8 %xor_ln167_41, i8 %trunc_ln167_63

]]></Node>
<StgValue><ssdm name="xor_ln167_50"/></StgValue>
</operation>

<operation id="1636" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1314 %s3_3 = xor i32 %xor_ln167_44, i32 %xor_ln167_39

]]></Node>
<StgValue><ssdm name="s3_3"/></StgValue>
</operation>

<operation id="1637" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1315 %xor_ln153_81 = xor i8 %xor_ln167_50, i8 %xor_ln167_49

]]></Node>
<StgValue><ssdm name="xor_ln153_81"/></StgValue>
</operation>

<operation id="1638" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:1317 %xor_ln153_83 = xor i24 %xor_ln167_46, i24 %xor_ln167_45

]]></Node>
<StgValue><ssdm name="xor_ln153_83"/></StgValue>
</operation>

<operation id="1639" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1322 %trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %xor_ln153_83, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="1640" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1479" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1471 %lshr_ln168_9 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %s3_3, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln168_9"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="1641" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="64" op_0_bw="8">
<![CDATA[
:1323 %zext_ln168_1 = zext i8 %trunc_ln

]]></Node>
<StgValue><ssdm name="zext_ln168_1"/></StgValue>
</operation>

<operation id="1642" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1324 %Td0_addr_97 = getelementptr i32 %Td0, i64 0, i64 %zext_ln168_1

]]></Node>
<StgValue><ssdm name="Td0_addr_97"/></StgValue>
</operation>

<operation id="1643" st_id="68" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="32" op_0_bw="8">
<![CDATA[
:1325 %Td0_load_97 = load i8 %Td0_addr_97

]]></Node>
<StgValue><ssdm name="Td0_load_97"/></StgValue>
</operation>

<operation id="1644" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="64" op_0_bw="8">
<![CDATA[
:1328 %zext_ln168_2 = zext i8 %trunc_ln168_1

]]></Node>
<StgValue><ssdm name="zext_ln168_2"/></StgValue>
</operation>

<operation id="1645" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1329 %Td0_addr_98 = getelementptr i32 %Td0, i64 0, i64 %zext_ln168_2

]]></Node>
<StgValue><ssdm name="Td0_addr_98"/></StgValue>
</operation>

<operation id="1646" st_id="68" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="32" op_0_bw="8">
<![CDATA[
:1330 %Td0_load_98 = load i8 %Td0_addr_98

]]></Node>
<StgValue><ssdm name="Td0_load_98"/></StgValue>
</operation>

<operation id="1647" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="64" op_0_bw="8">
<![CDATA[
:1332 %zext_ln168_3 = zext i8 %xor_ln153_77

]]></Node>
<StgValue><ssdm name="zext_ln168_3"/></StgValue>
</operation>

<operation id="1648" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1333 %Td0_addr_99 = getelementptr i32 %Td0, i64 0, i64 %zext_ln168_3

]]></Node>
<StgValue><ssdm name="Td0_addr_99"/></StgValue>
</operation>

<operation id="1649" st_id="68" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="32" op_0_bw="8">
<![CDATA[
:1334 %Td0_load_99 = load i8 %Td0_addr_99

]]></Node>
<StgValue><ssdm name="Td0_load_99"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="1650" st_id="69" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="32" op_0_bw="8">
<![CDATA[
:1325 %Td0_load_97 = load i8 %Td0_addr_97

]]></Node>
<StgValue><ssdm name="Td0_load_97"/></StgValue>
</operation>

<operation id="1651" st_id="69" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="32" op_0_bw="8">
<![CDATA[
:1330 %Td0_load_98 = load i8 %Td0_addr_98

]]></Node>
<StgValue><ssdm name="Td0_load_98"/></StgValue>
</operation>

<operation id="1652" st_id="69" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="32" op_0_bw="8">
<![CDATA[
:1334 %Td0_load_99 = load i8 %Td0_addr_99

]]></Node>
<StgValue><ssdm name="Td0_load_99"/></StgValue>
</operation>

<operation id="1653" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="64" op_0_bw="8">
<![CDATA[
:1374 %zext_ln168_5 = zext i8 %trunc_ln168_s

]]></Node>
<StgValue><ssdm name="zext_ln168_5"/></StgValue>
</operation>

<operation id="1654" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1375 %Td0_addr_101 = getelementptr i32 %Td0, i64 0, i64 %zext_ln168_5

]]></Node>
<StgValue><ssdm name="Td0_addr_101"/></StgValue>
</operation>

<operation id="1655" st_id="69" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="32" op_0_bw="8">
<![CDATA[
:1376 %Td0_load_101 = load i8 %Td0_addr_101

]]></Node>
<StgValue><ssdm name="Td0_load_101"/></StgValue>
</operation>

<operation id="1656" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1387" bw="64" op_0_bw="8">
<![CDATA[
:1379 %zext_ln168_6 = zext i8 %trunc_ln168_16

]]></Node>
<StgValue><ssdm name="zext_ln168_6"/></StgValue>
</operation>

<operation id="1657" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1380 %Td0_addr_102 = getelementptr i32 %Td0, i64 0, i64 %zext_ln168_6

]]></Node>
<StgValue><ssdm name="Td0_addr_102"/></StgValue>
</operation>

<operation id="1658" st_id="69" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="32" op_0_bw="8">
<![CDATA[
:1381 %Td0_load_102 = load i8 %Td0_addr_102

]]></Node>
<StgValue><ssdm name="Td0_load_102"/></StgValue>
</operation>

<operation id="1659" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="64" op_0_bw="8">
<![CDATA[
:1383 %zext_ln168_7 = zext i8 %xor_ln153_79

]]></Node>
<StgValue><ssdm name="zext_ln168_7"/></StgValue>
</operation>

<operation id="1660" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1384 %Td0_addr_103 = getelementptr i32 %Td0, i64 0, i64 %zext_ln168_7

]]></Node>
<StgValue><ssdm name="Td0_addr_103"/></StgValue>
</operation>

<operation id="1661" st_id="69" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="32" op_0_bw="8">
<![CDATA[
:1385 %Td0_load_103 = load i8 %Td0_addr_103

]]></Node>
<StgValue><ssdm name="Td0_load_103"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="1662" st_id="70" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:1326 %tmp_71 = call i32 @rotr, i32 %Td0_load_97, i5 8

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="1663" st_id="70" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:1331 %tmp_72 = call i32 @rotr, i32 %Td0_load_98, i5 16

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="1664" st_id="70" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:1335 %tmp_73 = call i32 @rotr, i32 %Td0_load_99, i5 24

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="1665" st_id="70" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="32" op_0_bw="8">
<![CDATA[
:1376 %Td0_load_101 = load i8 %Td0_addr_101

]]></Node>
<StgValue><ssdm name="Td0_load_101"/></StgValue>
</operation>

<operation id="1666" st_id="70" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="32" op_0_bw="8">
<![CDATA[
:1381 %Td0_load_102 = load i8 %Td0_addr_102

]]></Node>
<StgValue><ssdm name="Td0_load_102"/></StgValue>
</operation>

<operation id="1667" st_id="70" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="32" op_0_bw="8">
<![CDATA[
:1385 %Td0_load_103 = load i8 %Td0_addr_103

]]></Node>
<StgValue><ssdm name="Td0_load_103"/></StgValue>
</operation>

<operation id="1668" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1433" bw="64" op_0_bw="8">
<![CDATA[
:1425 %zext_ln168_9 = zext i8 %trunc_ln168_32

]]></Node>
<StgValue><ssdm name="zext_ln168_9"/></StgValue>
</operation>

<operation id="1669" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1426 %Td0_addr_105 = getelementptr i32 %Td0, i64 0, i64 %zext_ln168_9

]]></Node>
<StgValue><ssdm name="Td0_addr_105"/></StgValue>
</operation>

<operation id="1670" st_id="70" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1435" bw="32" op_0_bw="8">
<![CDATA[
:1427 %Td0_load_105 = load i8 %Td0_addr_105

]]></Node>
<StgValue><ssdm name="Td0_load_105"/></StgValue>
</operation>

<operation id="1671" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="64" op_0_bw="8">
<![CDATA[
:1430 %zext_ln168_10 = zext i8 %trunc_ln168_33

]]></Node>
<StgValue><ssdm name="zext_ln168_10"/></StgValue>
</operation>

<operation id="1672" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1439" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1431 %Td0_addr_106 = getelementptr i32 %Td0, i64 0, i64 %zext_ln168_10

]]></Node>
<StgValue><ssdm name="Td0_addr_106"/></StgValue>
</operation>

<operation id="1673" st_id="70" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1440" bw="32" op_0_bw="8">
<![CDATA[
:1432 %Td0_load_106 = load i8 %Td0_addr_106

]]></Node>
<StgValue><ssdm name="Td0_load_106"/></StgValue>
</operation>

<operation id="1674" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1442" bw="64" op_0_bw="8">
<![CDATA[
:1434 %zext_ln168_11 = zext i8 %xor_ln153_81

]]></Node>
<StgValue><ssdm name="zext_ln168_11"/></StgValue>
</operation>

<operation id="1675" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1443" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1435 %Td0_addr_107 = getelementptr i32 %Td0, i64 0, i64 %zext_ln168_11

]]></Node>
<StgValue><ssdm name="Td0_addr_107"/></StgValue>
</operation>

<operation id="1676" st_id="70" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1444" bw="32" op_0_bw="8">
<![CDATA[
:1436 %Td0_load_107 = load i8 %Td0_addr_107

]]></Node>
<StgValue><ssdm name="Td0_load_107"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="1677" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="64" op_0_bw="8">
<![CDATA[
:1319 %zext_ln168 = zext i8 %lshr_ln6

]]></Node>
<StgValue><ssdm name="zext_ln168"/></StgValue>
</operation>

<operation id="1678" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1320 %Td0_addr_96 = getelementptr i32 %Td0, i64 0, i64 %zext_ln168

]]></Node>
<StgValue><ssdm name="Td0_addr_96"/></StgValue>
</operation>

<operation id="1679" st_id="71" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="32" op_0_bw="8">
<![CDATA[
:1321 %Td0_load_96 = load i8 %Td0_addr_96

]]></Node>
<StgValue><ssdm name="Td0_load_96"/></StgValue>
</operation>

<operation id="1680" st_id="71" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:1326 %tmp_71 = call i32 @rotr, i32 %Td0_load_97, i5 8

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="1681" st_id="71" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:1331 %tmp_72 = call i32 @rotr, i32 %Td0_load_98, i5 16

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="1682" st_id="71" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:1335 %tmp_73 = call i32 @rotr, i32 %Td0_load_99, i5 24

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="1683" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1336 %rk_addr_28 = getelementptr i32 %rk, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="rk_addr_28"/></StgValue>
</operation>

<operation id="1684" st_id="71" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="32" op_0_bw="6">
<![CDATA[
:1337 %rk_load_28 = load i6 %rk_addr_28

]]></Node>
<StgValue><ssdm name="rk_load_28"/></StgValue>
</operation>

<operation id="1685" st_id="71" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:1377 %tmp_74 = call i32 @rotr, i32 %Td0_load_101, i5 8

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="1686" st_id="71" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:1382 %tmp_75 = call i32 @rotr, i32 %Td0_load_102, i5 16

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="1687" st_id="71" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:1386 %tmp_76 = call i32 @rotr, i32 %Td0_load_103, i5 24

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="1688" st_id="71" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1435" bw="32" op_0_bw="8">
<![CDATA[
:1427 %Td0_load_105 = load i8 %Td0_addr_105

]]></Node>
<StgValue><ssdm name="Td0_load_105"/></StgValue>
</operation>

<operation id="1689" st_id="71" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1440" bw="32" op_0_bw="8">
<![CDATA[
:1432 %Td0_load_106 = load i8 %Td0_addr_106

]]></Node>
<StgValue><ssdm name="Td0_load_106"/></StgValue>
</operation>

<operation id="1690" st_id="71" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1444" bw="32" op_0_bw="8">
<![CDATA[
:1436 %Td0_load_107 = load i8 %Td0_addr_107

]]></Node>
<StgValue><ssdm name="Td0_load_107"/></StgValue>
</operation>

<operation id="1691" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="64" op_0_bw="8">
<![CDATA[
:1476 %zext_ln168_13 = zext i8 %trunc_ln168_49

]]></Node>
<StgValue><ssdm name="zext_ln168_13"/></StgValue>
</operation>

<operation id="1692" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1477 %Td0_addr_109 = getelementptr i32 %Td0, i64 0, i64 %zext_ln168_13

]]></Node>
<StgValue><ssdm name="Td0_addr_109"/></StgValue>
</operation>

<operation id="1693" st_id="71" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="32" op_0_bw="8">
<![CDATA[
:1478 %Td0_load_109 = load i8 %Td0_addr_109

]]></Node>
<StgValue><ssdm name="Td0_load_109"/></StgValue>
</operation>

<operation id="1694" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="64" op_0_bw="8">
<![CDATA[
:1481 %zext_ln168_14 = zext i8 %trunc_ln168_50

]]></Node>
<StgValue><ssdm name="zext_ln168_14"/></StgValue>
</operation>

<operation id="1695" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1482 %Td0_addr_110 = getelementptr i32 %Td0, i64 0, i64 %zext_ln168_14

]]></Node>
<StgValue><ssdm name="Td0_addr_110"/></StgValue>
</operation>

<operation id="1696" st_id="71" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="32" op_0_bw="8">
<![CDATA[
:1483 %Td0_load_110 = load i8 %Td0_addr_110

]]></Node>
<StgValue><ssdm name="Td0_load_110"/></StgValue>
</operation>

<operation id="1697" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1493" bw="64" op_0_bw="8">
<![CDATA[
:1485 %zext_ln168_15 = zext i8 %xor_ln153_72

]]></Node>
<StgValue><ssdm name="zext_ln168_15"/></StgValue>
</operation>

<operation id="1698" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1486 %Td0_addr_111 = getelementptr i32 %Td0, i64 0, i64 %zext_ln168_15

]]></Node>
<StgValue><ssdm name="Td0_addr_111"/></StgValue>
</operation>

<operation id="1699" st_id="71" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1495" bw="32" op_0_bw="8">
<![CDATA[
:1487 %Td0_load_111 = load i8 %Td0_addr_111

]]></Node>
<StgValue><ssdm name="Td0_load_111"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="1700" st_id="72" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="32" op_0_bw="8">
<![CDATA[
:1321 %Td0_load_96 = load i8 %Td0_addr_96

]]></Node>
<StgValue><ssdm name="Td0_load_96"/></StgValue>
</operation>

<operation id="1701" st_id="72" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="32" op_0_bw="6">
<![CDATA[
:1337 %rk_load_28 = load i6 %rk_addr_28

]]></Node>
<StgValue><ssdm name="rk_load_28"/></StgValue>
</operation>

<operation id="1702" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="16" op_0_bw="32">
<![CDATA[
:1340 %trunc_ln168_3 = trunc i32 %rk_load_28

]]></Node>
<StgValue><ssdm name="trunc_ln168_3"/></StgValue>
</operation>

<operation id="1703" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="16" op_0_bw="32">
<![CDATA[
:1341 %trunc_ln168_4 = trunc i32 %Td0_load_96

]]></Node>
<StgValue><ssdm name="trunc_ln168_4"/></StgValue>
</operation>

<operation id="1704" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="16" op_0_bw="32">
<![CDATA[
:1347 %trunc_ln168_9 = trunc i32 %tmp_71

]]></Node>
<StgValue><ssdm name="trunc_ln168_9"/></StgValue>
</operation>

<operation id="1705" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="16" op_0_bw="32">
<![CDATA[
:1348 %trunc_ln168_10 = trunc i32 %tmp_73

]]></Node>
<StgValue><ssdm name="trunc_ln168_10"/></StgValue>
</operation>

<operation id="1706" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="16" op_0_bw="32">
<![CDATA[
:1354 %trunc_ln168_14 = trunc i32 %tmp_72

]]></Node>
<StgValue><ssdm name="trunc_ln168_14"/></StgValue>
</operation>

<operation id="1707" st_id="72" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1355 %xor_ln168_3 = xor i16 %trunc_ln168_10, i16 %trunc_ln168_9

]]></Node>
<StgValue><ssdm name="xor_ln168_3"/></StgValue>
</operation>

<operation id="1708" st_id="72" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1361 %xor_ln168_8 = xor i16 %trunc_ln168_4, i16 %trunc_ln168_3

]]></Node>
<StgValue><ssdm name="xor_ln168_8"/></StgValue>
</operation>

<operation id="1709" st_id="72" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1362 %xor_ln168_9 = xor i16 %xor_ln168_3, i16 %trunc_ln168_14

]]></Node>
<StgValue><ssdm name="xor_ln168_9"/></StgValue>
</operation>

<operation id="1710" st_id="72" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1367 %xor_ln153_85 = xor i16 %xor_ln168_9, i16 %xor_ln168_8

]]></Node>
<StgValue><ssdm name="xor_ln153_85"/></StgValue>
</operation>

<operation id="1711" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1378" bw="64" op_0_bw="8">
<![CDATA[
:1370 %zext_ln168_4 = zext i8 %lshr_ln168_3

]]></Node>
<StgValue><ssdm name="zext_ln168_4"/></StgValue>
</operation>

<operation id="1712" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1371 %Td0_addr_100 = getelementptr i32 %Td0, i64 0, i64 %zext_ln168_4

]]></Node>
<StgValue><ssdm name="Td0_addr_100"/></StgValue>
</operation>

<operation id="1713" st_id="72" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="32" op_0_bw="8">
<![CDATA[
:1372 %Td0_load_100 = load i8 %Td0_addr_100

]]></Node>
<StgValue><ssdm name="Td0_load_100"/></StgValue>
</operation>

<operation id="1714" st_id="72" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:1377 %tmp_74 = call i32 @rotr, i32 %Td0_load_101, i5 8

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="1715" st_id="72" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:1382 %tmp_75 = call i32 @rotr, i32 %Td0_load_102, i5 16

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="1716" st_id="72" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:1386 %tmp_76 = call i32 @rotr, i32 %Td0_load_103, i5 24

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="1717" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1387 %rk_addr_29 = getelementptr i32 %rk, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="rk_addr_29"/></StgValue>
</operation>

<operation id="1718" st_id="72" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="32" op_0_bw="6">
<![CDATA[
:1388 %rk_load_29 = load i6 %rk_addr_29

]]></Node>
<StgValue><ssdm name="rk_load_29"/></StgValue>
</operation>

<operation id="1719" st_id="72" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:1428 %tmp_77 = call i32 @rotr, i32 %Td0_load_105, i5 8

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="1720" st_id="72" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1441" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:1433 %tmp_78 = call i32 @rotr, i32 %Td0_load_106, i5 16

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="1721" st_id="72" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1445" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:1437 %tmp_79 = call i32 @rotr, i32 %Td0_load_107, i5 24

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="1722" st_id="72" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="32" op_0_bw="8">
<![CDATA[
:1478 %Td0_load_109 = load i8 %Td0_addr_109

]]></Node>
<StgValue><ssdm name="Td0_load_109"/></StgValue>
</operation>

<operation id="1723" st_id="72" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="32" op_0_bw="8">
<![CDATA[
:1483 %Td0_load_110 = load i8 %Td0_addr_110

]]></Node>
<StgValue><ssdm name="Td0_load_110"/></StgValue>
</operation>

<operation id="1724" st_id="72" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1495" bw="32" op_0_bw="8">
<![CDATA[
:1487 %Td0_load_111 = load i8 %Td0_addr_111

]]></Node>
<StgValue><ssdm name="Td0_load_111"/></StgValue>
</operation>

<operation id="1725" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1641" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1633 %trunc_ln169_33 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %xor_ln153_85, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln169_33"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="1726" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="8" op_0_bw="32">
<![CDATA[
:1338 %trunc_ln168 = trunc i32 %rk_load_28

]]></Node>
<StgValue><ssdm name="trunc_ln168"/></StgValue>
</operation>

<operation id="1727" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="8" op_0_bw="32">
<![CDATA[
:1339 %trunc_ln168_2 = trunc i32 %Td0_load_96

]]></Node>
<StgValue><ssdm name="trunc_ln168_2"/></StgValue>
</operation>

<operation id="1728" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="24" op_0_bw="32">
<![CDATA[
:1342 %trunc_ln168_5 = trunc i32 %rk_load_28

]]></Node>
<StgValue><ssdm name="trunc_ln168_5"/></StgValue>
</operation>

<operation id="1729" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="24" op_0_bw="32">
<![CDATA[
:1343 %trunc_ln168_6 = trunc i32 %Td0_load_96

]]></Node>
<StgValue><ssdm name="trunc_ln168_6"/></StgValue>
</operation>

<operation id="1730" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1344 %xor_ln168 = xor i32 %Td0_load_96, i32 %rk_load_28

]]></Node>
<StgValue><ssdm name="xor_ln168"/></StgValue>
</operation>

<operation id="1731" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="24" op_0_bw="32">
<![CDATA[
:1345 %trunc_ln168_7 = trunc i32 %tmp_71

]]></Node>
<StgValue><ssdm name="trunc_ln168_7"/></StgValue>
</operation>

<operation id="1732" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1354" bw="24" op_0_bw="32">
<![CDATA[
:1346 %trunc_ln168_8 = trunc i32 %tmp_73

]]></Node>
<StgValue><ssdm name="trunc_ln168_8"/></StgValue>
</operation>

<operation id="1733" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="8" op_0_bw="32">
<![CDATA[
:1349 %trunc_ln168_11 = trunc i32 %tmp_71

]]></Node>
<StgValue><ssdm name="trunc_ln168_11"/></StgValue>
</operation>

<operation id="1734" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="8" op_0_bw="32">
<![CDATA[
:1350 %trunc_ln168_12 = trunc i32 %tmp_73

]]></Node>
<StgValue><ssdm name="trunc_ln168_12"/></StgValue>
</operation>

<operation id="1735" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1351 %xor_ln168_1 = xor i32 %tmp_73, i32 %tmp_71

]]></Node>
<StgValue><ssdm name="xor_ln168_1"/></StgValue>
</operation>

<operation id="1736" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="8" op_0_bw="32">
<![CDATA[
:1352 %trunc_ln168_13 = trunc i32 %tmp_72

]]></Node>
<StgValue><ssdm name="trunc_ln168_13"/></StgValue>
</operation>

<operation id="1737" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1353 %xor_ln168_2 = xor i8 %trunc_ln168_12, i8 %trunc_ln168_11

]]></Node>
<StgValue><ssdm name="xor_ln168_2"/></StgValue>
</operation>

<operation id="1738" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="24" op_0_bw="32">
<![CDATA[
:1356 %trunc_ln168_15 = trunc i32 %tmp_72

]]></Node>
<StgValue><ssdm name="trunc_ln168_15"/></StgValue>
</operation>

<operation id="1739" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:1357 %xor_ln168_4 = xor i24 %trunc_ln168_8, i24 %trunc_ln168_7

]]></Node>
<StgValue><ssdm name="xor_ln168_4"/></StgValue>
</operation>

<operation id="1740" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1358 %xor_ln168_5 = xor i32 %xor_ln168_1, i32 %tmp_72

]]></Node>
<StgValue><ssdm name="xor_ln168_5"/></StgValue>
</operation>

<operation id="1741" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:1359 %xor_ln168_6 = xor i24 %trunc_ln168_6, i24 %trunc_ln168_5

]]></Node>
<StgValue><ssdm name="xor_ln168_6"/></StgValue>
</operation>

<operation id="1742" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:1360 %xor_ln168_7 = xor i24 %xor_ln168_4, i24 %trunc_ln168_15

]]></Node>
<StgValue><ssdm name="xor_ln168_7"/></StgValue>
</operation>

<operation id="1743" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1363 %xor_ln168_10 = xor i8 %trunc_ln168_2, i8 %trunc_ln168

]]></Node>
<StgValue><ssdm name="xor_ln168_10"/></StgValue>
</operation>

<operation id="1744" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1364 %xor_ln168_11 = xor i8 %xor_ln168_2, i8 %trunc_ln168_13

]]></Node>
<StgValue><ssdm name="xor_ln168_11"/></StgValue>
</operation>

<operation id="1745" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1365 %t0_3 = xor i32 %xor_ln168_5, i32 %xor_ln168

]]></Node>
<StgValue><ssdm name="t0_3"/></StgValue>
</operation>

<operation id="1746" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1366 %xor_ln153_84 = xor i8 %xor_ln168_11, i8 %xor_ln168_10

]]></Node>
<StgValue><ssdm name="xor_ln153_84"/></StgValue>
</operation>

<operation id="1747" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:1368 %xor_ln153_86 = xor i24 %xor_ln168_7, i24 %xor_ln168_6

]]></Node>
<StgValue><ssdm name="xor_ln153_86"/></StgValue>
</operation>

<operation id="1748" st_id="73" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="32" op_0_bw="8">
<![CDATA[
:1372 %Td0_load_100 = load i8 %Td0_addr_100

]]></Node>
<StgValue><ssdm name="Td0_load_100"/></StgValue>
</operation>

<operation id="1749" st_id="73" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="32" op_0_bw="6">
<![CDATA[
:1388 %rk_load_29 = load i6 %rk_addr_29

]]></Node>
<StgValue><ssdm name="rk_load_29"/></StgValue>
</operation>

<operation id="1750" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="16" op_0_bw="32">
<![CDATA[
:1389 %trunc_ln168_17 = trunc i32 %rk_load_29

]]></Node>
<StgValue><ssdm name="trunc_ln168_17"/></StgValue>
</operation>

<operation id="1751" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="16" op_0_bw="32">
<![CDATA[
:1390 %trunc_ln168_18 = trunc i32 %Td0_load_100

]]></Node>
<StgValue><ssdm name="trunc_ln168_18"/></StgValue>
</operation>

<operation id="1752" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="16" op_0_bw="32">
<![CDATA[
:1400 %trunc_ln168_27 = trunc i32 %tmp_74

]]></Node>
<StgValue><ssdm name="trunc_ln168_27"/></StgValue>
</operation>

<operation id="1753" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1409" bw="16" op_0_bw="32">
<![CDATA[
:1401 %trunc_ln168_28 = trunc i32 %tmp_76

]]></Node>
<StgValue><ssdm name="trunc_ln168_28"/></StgValue>
</operation>

<operation id="1754" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1411" bw="16" op_0_bw="32">
<![CDATA[
:1403 %trunc_ln168_29 = trunc i32 %tmp_75

]]></Node>
<StgValue><ssdm name="trunc_ln168_29"/></StgValue>
</operation>

<operation id="1755" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1412" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1404 %xor_ln168_15 = xor i16 %trunc_ln168_28, i16 %trunc_ln168_27

]]></Node>
<StgValue><ssdm name="xor_ln168_15"/></StgValue>
</operation>

<operation id="1756" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1414 %xor_ln168_23 = xor i16 %trunc_ln168_18, i16 %trunc_ln168_17

]]></Node>
<StgValue><ssdm name="xor_ln168_23"/></StgValue>
</operation>

<operation id="1757" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1423" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1415 %xor_ln168_24 = xor i16 %xor_ln168_15, i16 %trunc_ln168_29

]]></Node>
<StgValue><ssdm name="xor_ln168_24"/></StgValue>
</operation>

<operation id="1758" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1425" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1417 %xor_ln153_87 = xor i16 %xor_ln168_24, i16 %xor_ln168_23

]]></Node>
<StgValue><ssdm name="xor_ln153_87"/></StgValue>
</operation>

<operation id="1759" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1429" bw="64" op_0_bw="8">
<![CDATA[
:1421 %zext_ln168_8 = zext i8 %lshr_ln168_6

]]></Node>
<StgValue><ssdm name="zext_ln168_8"/></StgValue>
</operation>

<operation id="1760" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1430" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1422 %Td0_addr_104 = getelementptr i32 %Td0, i64 0, i64 %zext_ln168_8

]]></Node>
<StgValue><ssdm name="Td0_addr_104"/></StgValue>
</operation>

<operation id="1761" st_id="73" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1431" bw="32" op_0_bw="8">
<![CDATA[
:1423 %Td0_load_104 = load i8 %Td0_addr_104

]]></Node>
<StgValue><ssdm name="Td0_load_104"/></StgValue>
</operation>

<operation id="1762" st_id="73" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:1428 %tmp_77 = call i32 @rotr, i32 %Td0_load_105, i5 8

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="1763" st_id="73" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1441" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:1433 %tmp_78 = call i32 @rotr, i32 %Td0_load_106, i5 16

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="1764" st_id="73" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1445" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:1437 %tmp_79 = call i32 @rotr, i32 %Td0_load_107, i5 24

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="1765" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1446" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1438 %rk_addr_30 = getelementptr i32 %rk, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="rk_addr_30"/></StgValue>
</operation>

<operation id="1766" st_id="73" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1447" bw="32" op_0_bw="6">
<![CDATA[
:1439 %rk_load_30 = load i6 %rk_addr_30

]]></Node>
<StgValue><ssdm name="rk_load_30"/></StgValue>
</operation>

<operation id="1767" st_id="73" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1487" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:1479 %tmp_80 = call i32 @rotr, i32 %Td0_load_109, i5 8

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="1768" st_id="73" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:1484 %tmp_81 = call i32 @rotr, i32 %Td0_load_110, i5 16

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="1769" st_id="73" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1496" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:1488 %tmp_82 = call i32 @rotr, i32 %Td0_load_111, i5 24

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="1770" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1530" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1522 %lshr_ln7 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %t0_3, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln7"/></StgValue>
</operation>

<operation id="1771" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1577 %trunc_ln169_s = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %xor_ln153_86, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln169_s"/></StgValue>
</operation>

<operation id="1772" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1692" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1684 %trunc_ln169_50 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %xor_ln153_87, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln169_50"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="1773" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="24" op_0_bw="32">
<![CDATA[
:1391 %trunc_ln168_19 = trunc i32 %rk_load_29

]]></Node>
<StgValue><ssdm name="trunc_ln168_19"/></StgValue>
</operation>

<operation id="1774" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="24" op_0_bw="32">
<![CDATA[
:1392 %trunc_ln168_20 = trunc i32 %Td0_load_100

]]></Node>
<StgValue><ssdm name="trunc_ln168_20"/></StgValue>
</operation>

<operation id="1775" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="8" op_0_bw="32">
<![CDATA[
:1393 %trunc_ln168_21 = trunc i32 %rk_load_29

]]></Node>
<StgValue><ssdm name="trunc_ln168_21"/></StgValue>
</operation>

<operation id="1776" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1402" bw="8" op_0_bw="32">
<![CDATA[
:1394 %trunc_ln168_22 = trunc i32 %Td0_load_100

]]></Node>
<StgValue><ssdm name="trunc_ln168_22"/></StgValue>
</operation>

<operation id="1777" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1395 %xor_ln168_13 = xor i32 %Td0_load_100, i32 %rk_load_29

]]></Node>
<StgValue><ssdm name="xor_ln168_13"/></StgValue>
</operation>

<operation id="1778" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="8" op_0_bw="32">
<![CDATA[
:1396 %trunc_ln168_23 = trunc i32 %tmp_74

]]></Node>
<StgValue><ssdm name="trunc_ln168_23"/></StgValue>
</operation>

<operation id="1779" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="8" op_0_bw="32">
<![CDATA[
:1397 %trunc_ln168_24 = trunc i32 %tmp_76

]]></Node>
<StgValue><ssdm name="trunc_ln168_24"/></StgValue>
</operation>

<operation id="1780" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="24" op_0_bw="32">
<![CDATA[
:1398 %trunc_ln168_25 = trunc i32 %tmp_74

]]></Node>
<StgValue><ssdm name="trunc_ln168_25"/></StgValue>
</operation>

<operation id="1781" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1407" bw="24" op_0_bw="32">
<![CDATA[
:1399 %trunc_ln168_26 = trunc i32 %tmp_76

]]></Node>
<StgValue><ssdm name="trunc_ln168_26"/></StgValue>
</operation>

<operation id="1782" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1402 %xor_ln168_14 = xor i32 %tmp_76, i32 %tmp_74

]]></Node>
<StgValue><ssdm name="xor_ln168_14"/></StgValue>
</operation>

<operation id="1783" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="24" op_0_bw="32">
<![CDATA[
:1405 %trunc_ln168_30 = trunc i32 %tmp_75

]]></Node>
<StgValue><ssdm name="trunc_ln168_30"/></StgValue>
</operation>

<operation id="1784" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:1406 %xor_ln168_16 = xor i24 %trunc_ln168_26, i24 %trunc_ln168_25

]]></Node>
<StgValue><ssdm name="xor_ln168_16"/></StgValue>
</operation>

<operation id="1785" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1415" bw="8" op_0_bw="32">
<![CDATA[
:1407 %trunc_ln168_31 = trunc i32 %tmp_75

]]></Node>
<StgValue><ssdm name="trunc_ln168_31"/></StgValue>
</operation>

<operation id="1786" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1408 %xor_ln168_17 = xor i8 %trunc_ln168_24, i8 %trunc_ln168_23

]]></Node>
<StgValue><ssdm name="xor_ln168_17"/></StgValue>
</operation>

<operation id="1787" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1409 %xor_ln168_18 = xor i32 %xor_ln168_14, i32 %tmp_75

]]></Node>
<StgValue><ssdm name="xor_ln168_18"/></StgValue>
</operation>

<operation id="1788" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1410 %xor_ln168_19 = xor i8 %trunc_ln168_22, i8 %trunc_ln168_21

]]></Node>
<StgValue><ssdm name="xor_ln168_19"/></StgValue>
</operation>

<operation id="1789" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1411 %xor_ln168_20 = xor i8 %xor_ln168_17, i8 %trunc_ln168_31

]]></Node>
<StgValue><ssdm name="xor_ln168_20"/></StgValue>
</operation>

<operation id="1790" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:1412 %xor_ln168_21 = xor i24 %trunc_ln168_20, i24 %trunc_ln168_19

]]></Node>
<StgValue><ssdm name="xor_ln168_21"/></StgValue>
</operation>

<operation id="1791" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:1413 %xor_ln168_22 = xor i24 %xor_ln168_16, i24 %trunc_ln168_30

]]></Node>
<StgValue><ssdm name="xor_ln168_22"/></StgValue>
</operation>

<operation id="1792" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1416 %t1_3 = xor i32 %xor_ln168_18, i32 %xor_ln168_13

]]></Node>
<StgValue><ssdm name="t1_3"/></StgValue>
</operation>

<operation id="1793" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1426" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:1418 %xor_ln153_88 = xor i24 %xor_ln168_22, i24 %xor_ln168_21

]]></Node>
<StgValue><ssdm name="xor_ln153_88"/></StgValue>
</operation>

<operation id="1794" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1427" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1419 %xor_ln153_89 = xor i8 %xor_ln168_20, i8 %xor_ln168_19

]]></Node>
<StgValue><ssdm name="xor_ln153_89"/></StgValue>
</operation>

<operation id="1795" st_id="74" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1431" bw="32" op_0_bw="8">
<![CDATA[
:1423 %Td0_load_104 = load i8 %Td0_addr_104

]]></Node>
<StgValue><ssdm name="Td0_load_104"/></StgValue>
</operation>

<operation id="1796" st_id="74" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1447" bw="32" op_0_bw="6">
<![CDATA[
:1439 %rk_load_30 = load i6 %rk_addr_30

]]></Node>
<StgValue><ssdm name="rk_load_30"/></StgValue>
</operation>

<operation id="1797" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="16" op_0_bw="32">
<![CDATA[
:1444 %trunc_ln168_38 = trunc i32 %rk_load_30

]]></Node>
<StgValue><ssdm name="trunc_ln168_38"/></StgValue>
</operation>

<operation id="1798" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="16" op_0_bw="32">
<![CDATA[
:1445 %trunc_ln168_39 = trunc i32 %Td0_load_104

]]></Node>
<StgValue><ssdm name="trunc_ln168_39"/></StgValue>
</operation>

<operation id="1799" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1455" bw="16" op_0_bw="32">
<![CDATA[
:1447 %trunc_ln168_40 = trunc i32 %tmp_77

]]></Node>
<StgValue><ssdm name="trunc_ln168_40"/></StgValue>
</operation>

<operation id="1800" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1456" bw="16" op_0_bw="32">
<![CDATA[
:1448 %trunc_ln168_41 = trunc i32 %tmp_79

]]></Node>
<StgValue><ssdm name="trunc_ln168_41"/></StgValue>
</operation>

<operation id="1801" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="16" op_0_bw="32">
<![CDATA[
:1458 %trunc_ln168_48 = trunc i32 %tmp_78

]]></Node>
<StgValue><ssdm name="trunc_ln168_48"/></StgValue>
</operation>

<operation id="1802" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1459 %xor_ln168_30 = xor i16 %trunc_ln168_41, i16 %trunc_ln168_40

]]></Node>
<StgValue><ssdm name="xor_ln168_30"/></StgValue>
</operation>

<operation id="1803" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1469" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1461 %xor_ln168_32 = xor i16 %trunc_ln168_39, i16 %trunc_ln168_38

]]></Node>
<StgValue><ssdm name="xor_ln168_32"/></StgValue>
</operation>

<operation id="1804" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1470" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1462 %xor_ln168_33 = xor i16 %xor_ln168_30, i16 %trunc_ln168_48

]]></Node>
<StgValue><ssdm name="xor_ln168_33"/></StgValue>
</operation>

<operation id="1805" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1478" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1470 %xor_ln153_92 = xor i16 %xor_ln168_33, i16 %xor_ln168_32

]]></Node>
<StgValue><ssdm name="xor_ln153_92"/></StgValue>
</operation>

<operation id="1806" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="64" op_0_bw="8">
<![CDATA[
:1472 %zext_ln168_12 = zext i8 %lshr_ln168_9

]]></Node>
<StgValue><ssdm name="zext_ln168_12"/></StgValue>
</operation>

<operation id="1807" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1473 %Td0_addr_108 = getelementptr i32 %Td0, i64 0, i64 %zext_ln168_12

]]></Node>
<StgValue><ssdm name="Td0_addr_108"/></StgValue>
</operation>

<operation id="1808" st_id="74" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="32" op_0_bw="8">
<![CDATA[
:1474 %Td0_load_108 = load i8 %Td0_addr_108

]]></Node>
<StgValue><ssdm name="Td0_load_108"/></StgValue>
</operation>

<operation id="1809" st_id="74" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1487" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:1479 %tmp_80 = call i32 @rotr, i32 %Td0_load_109, i5 8

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="1810" st_id="74" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:1484 %tmp_81 = call i32 @rotr, i32 %Td0_load_110, i5 16

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="1811" st_id="74" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1496" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:1488 %tmp_82 = call i32 @rotr, i32 %Td0_load_111, i5 24

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="1812" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1497" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1489 %rk_addr_31 = getelementptr i32 %rk, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="rk_addr_31"/></StgValue>
</operation>

<operation id="1813" st_id="74" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1498" bw="32" op_0_bw="6">
<![CDATA[
:1490 %rk_load_31 = load i6 %rk_addr_31

]]></Node>
<StgValue><ssdm name="rk_load_31"/></StgValue>
</operation>

<operation id="1814" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1539" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1531 %trunc_ln169_1 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %xor_ln153_92, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln169_1"/></StgValue>
</operation>

<operation id="1815" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1581" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1573 %lshr_ln169_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %t1_3, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln169_3"/></StgValue>
</operation>

<operation id="1816" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1636" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1628 %trunc_ln169_32 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %xor_ln153_88, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln169_32"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="1817" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1448" bw="24" op_0_bw="32">
<![CDATA[
:1440 %trunc_ln168_34 = trunc i32 %rk_load_30

]]></Node>
<StgValue><ssdm name="trunc_ln168_34"/></StgValue>
</operation>

<operation id="1818" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="24" op_0_bw="32">
<![CDATA[
:1441 %trunc_ln168_35 = trunc i32 %Td0_load_104

]]></Node>
<StgValue><ssdm name="trunc_ln168_35"/></StgValue>
</operation>

<operation id="1819" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="8" op_0_bw="32">
<![CDATA[
:1442 %trunc_ln168_36 = trunc i32 %rk_load_30

]]></Node>
<StgValue><ssdm name="trunc_ln168_36"/></StgValue>
</operation>

<operation id="1820" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="8" op_0_bw="32">
<![CDATA[
:1443 %trunc_ln168_37 = trunc i32 %Td0_load_104

]]></Node>
<StgValue><ssdm name="trunc_ln168_37"/></StgValue>
</operation>

<operation id="1821" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1446 %xor_ln168_26 = xor i32 %Td0_load_104, i32 %rk_load_30

]]></Node>
<StgValue><ssdm name="xor_ln168_26"/></StgValue>
</operation>

<operation id="1822" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1457" bw="8" op_0_bw="32">
<![CDATA[
:1449 %trunc_ln168_42 = trunc i32 %tmp_77

]]></Node>
<StgValue><ssdm name="trunc_ln168_42"/></StgValue>
</operation>

<operation id="1823" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="8" op_0_bw="32">
<![CDATA[
:1450 %trunc_ln168_43 = trunc i32 %tmp_79

]]></Node>
<StgValue><ssdm name="trunc_ln168_43"/></StgValue>
</operation>

<operation id="1824" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1459" bw="24" op_0_bw="32">
<![CDATA[
:1451 %trunc_ln168_44 = trunc i32 %tmp_77

]]></Node>
<StgValue><ssdm name="trunc_ln168_44"/></StgValue>
</operation>

<operation id="1825" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="24" op_0_bw="32">
<![CDATA[
:1452 %trunc_ln168_45 = trunc i32 %tmp_79

]]></Node>
<StgValue><ssdm name="trunc_ln168_45"/></StgValue>
</operation>

<operation id="1826" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1453 %xor_ln168_27 = xor i32 %tmp_79, i32 %tmp_77

]]></Node>
<StgValue><ssdm name="xor_ln168_27"/></StgValue>
</operation>

<operation id="1827" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="24" op_0_bw="32">
<![CDATA[
:1454 %trunc_ln168_46 = trunc i32 %tmp_78

]]></Node>
<StgValue><ssdm name="trunc_ln168_46"/></StgValue>
</operation>

<operation id="1828" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1463" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:1455 %xor_ln168_28 = xor i24 %trunc_ln168_45, i24 %trunc_ln168_44

]]></Node>
<StgValue><ssdm name="xor_ln168_28"/></StgValue>
</operation>

<operation id="1829" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="8" op_0_bw="32">
<![CDATA[
:1456 %trunc_ln168_47 = trunc i32 %tmp_78

]]></Node>
<StgValue><ssdm name="trunc_ln168_47"/></StgValue>
</operation>

<operation id="1830" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1457 %xor_ln168_29 = xor i8 %trunc_ln168_43, i8 %trunc_ln168_42

]]></Node>
<StgValue><ssdm name="xor_ln168_29"/></StgValue>
</operation>

<operation id="1831" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1460 %xor_ln168_31 = xor i32 %xor_ln168_27, i32 %tmp_78

]]></Node>
<StgValue><ssdm name="xor_ln168_31"/></StgValue>
</operation>

<operation id="1832" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1463 %xor_ln168_34 = xor i8 %trunc_ln168_37, i8 %trunc_ln168_36

]]></Node>
<StgValue><ssdm name="xor_ln168_34"/></StgValue>
</operation>

<operation id="1833" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1472" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1464 %xor_ln168_35 = xor i8 %xor_ln168_29, i8 %trunc_ln168_47

]]></Node>
<StgValue><ssdm name="xor_ln168_35"/></StgValue>
</operation>

<operation id="1834" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:1465 %xor_ln168_36 = xor i24 %trunc_ln168_35, i24 %trunc_ln168_34

]]></Node>
<StgValue><ssdm name="xor_ln168_36"/></StgValue>
</operation>

<operation id="1835" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:1466 %xor_ln168_37 = xor i24 %xor_ln168_28, i24 %trunc_ln168_46

]]></Node>
<StgValue><ssdm name="xor_ln168_37"/></StgValue>
</operation>

<operation id="1836" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1467 %t2_3 = xor i32 %xor_ln168_31, i32 %xor_ln168_26

]]></Node>
<StgValue><ssdm name="t2_3"/></StgValue>
</operation>

<operation id="1837" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:1468 %xor_ln153_90 = xor i24 %xor_ln168_37, i24 %xor_ln168_36

]]></Node>
<StgValue><ssdm name="xor_ln153_90"/></StgValue>
</operation>

<operation id="1838" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1469 %xor_ln153_91 = xor i8 %xor_ln168_35, i8 %xor_ln168_34

]]></Node>
<StgValue><ssdm name="xor_ln153_91"/></StgValue>
</operation>

<operation id="1839" st_id="75" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="32" op_0_bw="8">
<![CDATA[
:1474 %Td0_load_108 = load i8 %Td0_addr_108

]]></Node>
<StgValue><ssdm name="Td0_load_108"/></StgValue>
</operation>

<operation id="1840" st_id="75" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1498" bw="32" op_0_bw="6">
<![CDATA[
:1490 %rk_load_31 = load i6 %rk_addr_31

]]></Node>
<StgValue><ssdm name="rk_load_31"/></StgValue>
</operation>

<operation id="1841" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="16" op_0_bw="32">
<![CDATA[
:1493 %trunc_ln168_53 = trunc i32 %rk_load_31

]]></Node>
<StgValue><ssdm name="trunc_ln168_53"/></StgValue>
</operation>

<operation id="1842" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="16" op_0_bw="32">
<![CDATA[
:1494 %trunc_ln168_54 = trunc i32 %Td0_load_108

]]></Node>
<StgValue><ssdm name="trunc_ln168_54"/></StgValue>
</operation>

<operation id="1843" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="16" op_0_bw="32">
<![CDATA[
:1500 %trunc_ln168_59 = trunc i32 %tmp_80

]]></Node>
<StgValue><ssdm name="trunc_ln168_59"/></StgValue>
</operation>

<operation id="1844" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1509" bw="16" op_0_bw="32">
<![CDATA[
:1501 %trunc_ln168_60 = trunc i32 %tmp_82

]]></Node>
<StgValue><ssdm name="trunc_ln168_60"/></StgValue>
</operation>

<operation id="1845" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1515" bw="16" op_0_bw="32">
<![CDATA[
:1507 %trunc_ln168_64 = trunc i32 %tmp_81

]]></Node>
<StgValue><ssdm name="trunc_ln168_64"/></StgValue>
</operation>

<operation id="1846" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1508 %xor_ln168_42 = xor i16 %trunc_ln168_60, i16 %trunc_ln168_59

]]></Node>
<StgValue><ssdm name="xor_ln168_42"/></StgValue>
</operation>

<operation id="1847" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1522" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1514 %xor_ln168_47 = xor i16 %trunc_ln168_54, i16 %trunc_ln168_53

]]></Node>
<StgValue><ssdm name="xor_ln168_47"/></StgValue>
</operation>

<operation id="1848" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1523" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1515 %xor_ln168_48 = xor i16 %xor_ln168_42, i16 %trunc_ln168_64

]]></Node>
<StgValue><ssdm name="xor_ln168_48"/></StgValue>
</operation>

<operation id="1849" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1528" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1520 %xor_ln153_94 = xor i16 %xor_ln168_48, i16 %xor_ln168_47

]]></Node>
<StgValue><ssdm name="xor_ln153_94"/></StgValue>
</operation>

<operation id="1850" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1590" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1582 %trunc_ln169_16 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %xor_ln153_94, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln169_16"/></StgValue>
</operation>

<operation id="1851" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1632" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1624 %lshr_ln169_6 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %t2_3, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln169_6"/></StgValue>
</operation>

<operation id="1852" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1687" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1679 %trunc_ln169_49 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %xor_ln153_90, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln169_49"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="1853" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1499" bw="8" op_0_bw="32">
<![CDATA[
:1491 %trunc_ln168_51 = trunc i32 %rk_load_31

]]></Node>
<StgValue><ssdm name="trunc_ln168_51"/></StgValue>
</operation>

<operation id="1854" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="8" op_0_bw="32">
<![CDATA[
:1492 %trunc_ln168_52 = trunc i32 %Td0_load_108

]]></Node>
<StgValue><ssdm name="trunc_ln168_52"/></StgValue>
</operation>

<operation id="1855" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1503" bw="24" op_0_bw="32">
<![CDATA[
:1495 %trunc_ln168_55 = trunc i32 %rk_load_31

]]></Node>
<StgValue><ssdm name="trunc_ln168_55"/></StgValue>
</operation>

<operation id="1856" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1504" bw="24" op_0_bw="32">
<![CDATA[
:1496 %trunc_ln168_56 = trunc i32 %Td0_load_108

]]></Node>
<StgValue><ssdm name="trunc_ln168_56"/></StgValue>
</operation>

<operation id="1857" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1505" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1497 %xor_ln168_39 = xor i32 %Td0_load_108, i32 %rk_load_31

]]></Node>
<StgValue><ssdm name="xor_ln168_39"/></StgValue>
</operation>

<operation id="1858" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1506" bw="24" op_0_bw="32">
<![CDATA[
:1498 %trunc_ln168_57 = trunc i32 %tmp_80

]]></Node>
<StgValue><ssdm name="trunc_ln168_57"/></StgValue>
</operation>

<operation id="1859" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1507" bw="24" op_0_bw="32">
<![CDATA[
:1499 %trunc_ln168_58 = trunc i32 %tmp_82

]]></Node>
<StgValue><ssdm name="trunc_ln168_58"/></StgValue>
</operation>

<operation id="1860" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="8" op_0_bw="32">
<![CDATA[
:1502 %trunc_ln168_61 = trunc i32 %tmp_80

]]></Node>
<StgValue><ssdm name="trunc_ln168_61"/></StgValue>
</operation>

<operation id="1861" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1511" bw="8" op_0_bw="32">
<![CDATA[
:1503 %trunc_ln168_62 = trunc i32 %tmp_82

]]></Node>
<StgValue><ssdm name="trunc_ln168_62"/></StgValue>
</operation>

<operation id="1862" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1504 %xor_ln168_40 = xor i32 %tmp_82, i32 %tmp_80

]]></Node>
<StgValue><ssdm name="xor_ln168_40"/></StgValue>
</operation>

<operation id="1863" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="8" op_0_bw="32">
<![CDATA[
:1505 %trunc_ln168_63 = trunc i32 %tmp_81

]]></Node>
<StgValue><ssdm name="trunc_ln168_63"/></StgValue>
</operation>

<operation id="1864" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1514" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1506 %xor_ln168_41 = xor i8 %trunc_ln168_62, i8 %trunc_ln168_61

]]></Node>
<StgValue><ssdm name="xor_ln168_41"/></StgValue>
</operation>

<operation id="1865" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="24" op_0_bw="32">
<![CDATA[
:1509 %trunc_ln168_65 = trunc i32 %tmp_81

]]></Node>
<StgValue><ssdm name="trunc_ln168_65"/></StgValue>
</operation>

<operation id="1866" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:1510 %xor_ln168_43 = xor i24 %trunc_ln168_58, i24 %trunc_ln168_57

]]></Node>
<StgValue><ssdm name="xor_ln168_43"/></StgValue>
</operation>

<operation id="1867" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1511 %xor_ln168_44 = xor i32 %xor_ln168_40, i32 %tmp_81

]]></Node>
<StgValue><ssdm name="xor_ln168_44"/></StgValue>
</operation>

<operation id="1868" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1520" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:1512 %xor_ln168_45 = xor i24 %trunc_ln168_56, i24 %trunc_ln168_55

]]></Node>
<StgValue><ssdm name="xor_ln168_45"/></StgValue>
</operation>

<operation id="1869" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1521" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:1513 %xor_ln168_46 = xor i24 %xor_ln168_43, i24 %trunc_ln168_65

]]></Node>
<StgValue><ssdm name="xor_ln168_46"/></StgValue>
</operation>

<operation id="1870" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1524" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1516 %xor_ln168_49 = xor i8 %trunc_ln168_52, i8 %trunc_ln168_51

]]></Node>
<StgValue><ssdm name="xor_ln168_49"/></StgValue>
</operation>

<operation id="1871" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1525" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1517 %xor_ln168_50 = xor i8 %xor_ln168_41, i8 %trunc_ln168_63

]]></Node>
<StgValue><ssdm name="xor_ln168_50"/></StgValue>
</operation>

<operation id="1872" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1518 %t3_3 = xor i32 %xor_ln168_44, i32 %xor_ln168_39

]]></Node>
<StgValue><ssdm name="t3_3"/></StgValue>
</operation>

<operation id="1873" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1519 %xor_ln153_93 = xor i8 %xor_ln168_50, i8 %xor_ln168_49

]]></Node>
<StgValue><ssdm name="xor_ln153_93"/></StgValue>
</operation>

<operation id="1874" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:1521 %xor_ln153_95 = xor i24 %xor_ln168_46, i24 %xor_ln168_45

]]></Node>
<StgValue><ssdm name="xor_ln153_95"/></StgValue>
</operation>

<operation id="1875" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1534" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1526 %trunc_ln1 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %xor_ln153_95, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="1876" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1683" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1675 %lshr_ln169_9 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %t3_3, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln169_9"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="1877" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1535" bw="64" op_0_bw="8">
<![CDATA[
:1527 %zext_ln169_1 = zext i8 %trunc_ln1

]]></Node>
<StgValue><ssdm name="zext_ln169_1"/></StgValue>
</operation>

<operation id="1878" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1528 %Td0_addr_113 = getelementptr i32 %Td0, i64 0, i64 %zext_ln169_1

]]></Node>
<StgValue><ssdm name="Td0_addr_113"/></StgValue>
</operation>

<operation id="1879" st_id="77" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1537" bw="32" op_0_bw="8">
<![CDATA[
:1529 %Td0_load_113 = load i8 %Td0_addr_113

]]></Node>
<StgValue><ssdm name="Td0_load_113"/></StgValue>
</operation>

<operation id="1880" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1540" bw="64" op_0_bw="8">
<![CDATA[
:1532 %zext_ln169_2 = zext i8 %trunc_ln169_1

]]></Node>
<StgValue><ssdm name="zext_ln169_2"/></StgValue>
</operation>

<operation id="1881" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1541" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1533 %Td0_addr_114 = getelementptr i32 %Td0, i64 0, i64 %zext_ln169_2

]]></Node>
<StgValue><ssdm name="Td0_addr_114"/></StgValue>
</operation>

<operation id="1882" st_id="77" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1542" bw="32" op_0_bw="8">
<![CDATA[
:1534 %Td0_load_114 = load i8 %Td0_addr_114

]]></Node>
<StgValue><ssdm name="Td0_load_114"/></StgValue>
</operation>

<operation id="1883" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1544" bw="64" op_0_bw="8">
<![CDATA[
:1536 %zext_ln169_3 = zext i8 %xor_ln153_89

]]></Node>
<StgValue><ssdm name="zext_ln169_3"/></StgValue>
</operation>

<operation id="1884" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1545" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1537 %Td0_addr_115 = getelementptr i32 %Td0, i64 0, i64 %zext_ln169_3

]]></Node>
<StgValue><ssdm name="Td0_addr_115"/></StgValue>
</operation>

<operation id="1885" st_id="77" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1546" bw="32" op_0_bw="8">
<![CDATA[
:1538 %Td0_load_115 = load i8 %Td0_addr_115

]]></Node>
<StgValue><ssdm name="Td0_load_115"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="1886" st_id="78" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1537" bw="32" op_0_bw="8">
<![CDATA[
:1529 %Td0_load_113 = load i8 %Td0_addr_113

]]></Node>
<StgValue><ssdm name="Td0_load_113"/></StgValue>
</operation>

<operation id="1887" st_id="78" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1542" bw="32" op_0_bw="8">
<![CDATA[
:1534 %Td0_load_114 = load i8 %Td0_addr_114

]]></Node>
<StgValue><ssdm name="Td0_load_114"/></StgValue>
</operation>

<operation id="1888" st_id="78" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1546" bw="32" op_0_bw="8">
<![CDATA[
:1538 %Td0_load_115 = load i8 %Td0_addr_115

]]></Node>
<StgValue><ssdm name="Td0_load_115"/></StgValue>
</operation>

<operation id="1889" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="64" op_0_bw="8">
<![CDATA[
:1578 %zext_ln169_5 = zext i8 %trunc_ln169_s

]]></Node>
<StgValue><ssdm name="zext_ln169_5"/></StgValue>
</operation>

<operation id="1890" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1579 %Td0_addr_117 = getelementptr i32 %Td0, i64 0, i64 %zext_ln169_5

]]></Node>
<StgValue><ssdm name="Td0_addr_117"/></StgValue>
</operation>

<operation id="1891" st_id="78" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="32" op_0_bw="8">
<![CDATA[
:1580 %Td0_load_117 = load i8 %Td0_addr_117

]]></Node>
<StgValue><ssdm name="Td0_load_117"/></StgValue>
</operation>

<operation id="1892" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="64" op_0_bw="8">
<![CDATA[
:1583 %zext_ln169_6 = zext i8 %trunc_ln169_16

]]></Node>
<StgValue><ssdm name="zext_ln169_6"/></StgValue>
</operation>

<operation id="1893" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1592" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1584 %Td0_addr_118 = getelementptr i32 %Td0, i64 0, i64 %zext_ln169_6

]]></Node>
<StgValue><ssdm name="Td0_addr_118"/></StgValue>
</operation>

<operation id="1894" st_id="78" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1593" bw="32" op_0_bw="8">
<![CDATA[
:1585 %Td0_load_118 = load i8 %Td0_addr_118

]]></Node>
<StgValue><ssdm name="Td0_load_118"/></StgValue>
</operation>

<operation id="1895" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="64" op_0_bw="8">
<![CDATA[
:1587 %zext_ln169_7 = zext i8 %xor_ln153_91

]]></Node>
<StgValue><ssdm name="zext_ln169_7"/></StgValue>
</operation>

<operation id="1896" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1596" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1588 %Td0_addr_119 = getelementptr i32 %Td0, i64 0, i64 %zext_ln169_7

]]></Node>
<StgValue><ssdm name="Td0_addr_119"/></StgValue>
</operation>

<operation id="1897" st_id="78" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="32" op_0_bw="8">
<![CDATA[
:1589 %Td0_load_119 = load i8 %Td0_addr_119

]]></Node>
<StgValue><ssdm name="Td0_load_119"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="1898" st_id="79" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1538" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:1530 %tmp_83 = call i32 @rotr, i32 %Td0_load_113, i5 8

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="1899" st_id="79" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1543" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:1535 %tmp_84 = call i32 @rotr, i32 %Td0_load_114, i5 16

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="1900" st_id="79" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1547" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:1539 %tmp_85 = call i32 @rotr, i32 %Td0_load_115, i5 24

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="1901" st_id="79" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="32" op_0_bw="8">
<![CDATA[
:1580 %Td0_load_117 = load i8 %Td0_addr_117

]]></Node>
<StgValue><ssdm name="Td0_load_117"/></StgValue>
</operation>

<operation id="1902" st_id="79" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1593" bw="32" op_0_bw="8">
<![CDATA[
:1585 %Td0_load_118 = load i8 %Td0_addr_118

]]></Node>
<StgValue><ssdm name="Td0_load_118"/></StgValue>
</operation>

<operation id="1903" st_id="79" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="32" op_0_bw="8">
<![CDATA[
:1589 %Td0_load_119 = load i8 %Td0_addr_119

]]></Node>
<StgValue><ssdm name="Td0_load_119"/></StgValue>
</operation>

<operation id="1904" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1637" bw="64" op_0_bw="8">
<![CDATA[
:1629 %zext_ln169_9 = zext i8 %trunc_ln169_32

]]></Node>
<StgValue><ssdm name="zext_ln169_9"/></StgValue>
</operation>

<operation id="1905" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1630 %Td0_addr_121 = getelementptr i32 %Td0, i64 0, i64 %zext_ln169_9

]]></Node>
<StgValue><ssdm name="Td0_addr_121"/></StgValue>
</operation>

<operation id="1906" st_id="79" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1639" bw="32" op_0_bw="8">
<![CDATA[
:1631 %Td0_load_121 = load i8 %Td0_addr_121

]]></Node>
<StgValue><ssdm name="Td0_load_121"/></StgValue>
</operation>

<operation id="1907" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1642" bw="64" op_0_bw="8">
<![CDATA[
:1634 %zext_ln169_10 = zext i8 %trunc_ln169_33

]]></Node>
<StgValue><ssdm name="zext_ln169_10"/></StgValue>
</operation>

<operation id="1908" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1643" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1635 %Td0_addr_122 = getelementptr i32 %Td0, i64 0, i64 %zext_ln169_10

]]></Node>
<StgValue><ssdm name="Td0_addr_122"/></StgValue>
</operation>

<operation id="1909" st_id="79" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1644" bw="32" op_0_bw="8">
<![CDATA[
:1636 %Td0_load_122 = load i8 %Td0_addr_122

]]></Node>
<StgValue><ssdm name="Td0_load_122"/></StgValue>
</operation>

<operation id="1910" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1646" bw="64" op_0_bw="8">
<![CDATA[
:1638 %zext_ln169_11 = zext i8 %xor_ln153_93

]]></Node>
<StgValue><ssdm name="zext_ln169_11"/></StgValue>
</operation>

<operation id="1911" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1647" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1639 %Td0_addr_123 = getelementptr i32 %Td0, i64 0, i64 %zext_ln169_11

]]></Node>
<StgValue><ssdm name="Td0_addr_123"/></StgValue>
</operation>

<operation id="1912" st_id="79" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1648" bw="32" op_0_bw="8">
<![CDATA[
:1640 %Td0_load_123 = load i8 %Td0_addr_123

]]></Node>
<StgValue><ssdm name="Td0_load_123"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="1913" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1531" bw="64" op_0_bw="8">
<![CDATA[
:1523 %zext_ln169 = zext i8 %lshr_ln7

]]></Node>
<StgValue><ssdm name="zext_ln169"/></StgValue>
</operation>

<operation id="1914" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1524 %Td0_addr_112 = getelementptr i32 %Td0, i64 0, i64 %zext_ln169

]]></Node>
<StgValue><ssdm name="Td0_addr_112"/></StgValue>
</operation>

<operation id="1915" st_id="80" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1533" bw="32" op_0_bw="8">
<![CDATA[
:1525 %Td0_load_112 = load i8 %Td0_addr_112

]]></Node>
<StgValue><ssdm name="Td0_load_112"/></StgValue>
</operation>

<operation id="1916" st_id="80" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1538" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:1530 %tmp_83 = call i32 @rotr, i32 %Td0_load_113, i5 8

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="1917" st_id="80" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1543" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:1535 %tmp_84 = call i32 @rotr, i32 %Td0_load_114, i5 16

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="1918" st_id="80" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1547" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:1539 %tmp_85 = call i32 @rotr, i32 %Td0_load_115, i5 24

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="1919" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1548" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1540 %rk_addr_32 = getelementptr i32 %rk, i64 0, i64 32

]]></Node>
<StgValue><ssdm name="rk_addr_32"/></StgValue>
</operation>

<operation id="1920" st_id="80" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1549" bw="32" op_0_bw="6">
<![CDATA[
:1541 %rk_load_32 = load i6 %rk_addr_32

]]></Node>
<StgValue><ssdm name="rk_load_32"/></StgValue>
</operation>

<operation id="1921" st_id="80" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:1581 %tmp_86 = call i32 @rotr, i32 %Td0_load_117, i5 8

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="1922" st_id="80" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1594" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:1586 %tmp_87 = call i32 @rotr, i32 %Td0_load_118, i5 16

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="1923" st_id="80" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:1590 %tmp_88 = call i32 @rotr, i32 %Td0_load_119, i5 24

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="1924" st_id="80" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1639" bw="32" op_0_bw="8">
<![CDATA[
:1631 %Td0_load_121 = load i8 %Td0_addr_121

]]></Node>
<StgValue><ssdm name="Td0_load_121"/></StgValue>
</operation>

<operation id="1925" st_id="80" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1644" bw="32" op_0_bw="8">
<![CDATA[
:1636 %Td0_load_122 = load i8 %Td0_addr_122

]]></Node>
<StgValue><ssdm name="Td0_load_122"/></StgValue>
</operation>

<operation id="1926" st_id="80" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1648" bw="32" op_0_bw="8">
<![CDATA[
:1640 %Td0_load_123 = load i8 %Td0_addr_123

]]></Node>
<StgValue><ssdm name="Td0_load_123"/></StgValue>
</operation>

<operation id="1927" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1688" bw="64" op_0_bw="8">
<![CDATA[
:1680 %zext_ln169_13 = zext i8 %trunc_ln169_49

]]></Node>
<StgValue><ssdm name="zext_ln169_13"/></StgValue>
</operation>

<operation id="1928" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1681 %Td0_addr_125 = getelementptr i32 %Td0, i64 0, i64 %zext_ln169_13

]]></Node>
<StgValue><ssdm name="Td0_addr_125"/></StgValue>
</operation>

<operation id="1929" st_id="80" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1690" bw="32" op_0_bw="8">
<![CDATA[
:1682 %Td0_load_125 = load i8 %Td0_addr_125

]]></Node>
<StgValue><ssdm name="Td0_load_125"/></StgValue>
</operation>

<operation id="1930" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1693" bw="64" op_0_bw="8">
<![CDATA[
:1685 %zext_ln169_14 = zext i8 %trunc_ln169_50

]]></Node>
<StgValue><ssdm name="zext_ln169_14"/></StgValue>
</operation>

<operation id="1931" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1694" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1686 %Td0_addr_126 = getelementptr i32 %Td0, i64 0, i64 %zext_ln169_14

]]></Node>
<StgValue><ssdm name="Td0_addr_126"/></StgValue>
</operation>

<operation id="1932" st_id="80" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="32" op_0_bw="8">
<![CDATA[
:1687 %Td0_load_126 = load i8 %Td0_addr_126

]]></Node>
<StgValue><ssdm name="Td0_load_126"/></StgValue>
</operation>

<operation id="1933" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1697" bw="64" op_0_bw="8">
<![CDATA[
:1689 %zext_ln169_15 = zext i8 %xor_ln153_84

]]></Node>
<StgValue><ssdm name="zext_ln169_15"/></StgValue>
</operation>

<operation id="1934" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1698" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1690 %Td0_addr_127 = getelementptr i32 %Td0, i64 0, i64 %zext_ln169_15

]]></Node>
<StgValue><ssdm name="Td0_addr_127"/></StgValue>
</operation>

<operation id="1935" st_id="80" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1699" bw="32" op_0_bw="8">
<![CDATA[
:1691 %Td0_load_127 = load i8 %Td0_addr_127

]]></Node>
<StgValue><ssdm name="Td0_load_127"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="1936" st_id="81" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1533" bw="32" op_0_bw="8">
<![CDATA[
:1525 %Td0_load_112 = load i8 %Td0_addr_112

]]></Node>
<StgValue><ssdm name="Td0_load_112"/></StgValue>
</operation>

<operation id="1937" st_id="81" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1549" bw="32" op_0_bw="6">
<![CDATA[
:1541 %rk_load_32 = load i6 %rk_addr_32

]]></Node>
<StgValue><ssdm name="rk_load_32"/></StgValue>
</operation>

<operation id="1938" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1552" bw="16" op_0_bw="32">
<![CDATA[
:1544 %trunc_ln169_3 = trunc i32 %rk_load_32

]]></Node>
<StgValue><ssdm name="trunc_ln169_3"/></StgValue>
</operation>

<operation id="1939" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="16" op_0_bw="32">
<![CDATA[
:1545 %trunc_ln169_4 = trunc i32 %Td0_load_112

]]></Node>
<StgValue><ssdm name="trunc_ln169_4"/></StgValue>
</operation>

<operation id="1940" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1559" bw="16" op_0_bw="32">
<![CDATA[
:1551 %trunc_ln169_9 = trunc i32 %tmp_83

]]></Node>
<StgValue><ssdm name="trunc_ln169_9"/></StgValue>
</operation>

<operation id="1941" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1560" bw="16" op_0_bw="32">
<![CDATA[
:1552 %trunc_ln169_10 = trunc i32 %tmp_85

]]></Node>
<StgValue><ssdm name="trunc_ln169_10"/></StgValue>
</operation>

<operation id="1942" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1566" bw="16" op_0_bw="32">
<![CDATA[
:1558 %trunc_ln169_14 = trunc i32 %tmp_84

]]></Node>
<StgValue><ssdm name="trunc_ln169_14"/></StgValue>
</operation>

<operation id="1943" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1567" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1559 %xor_ln169_3 = xor i16 %trunc_ln169_10, i16 %trunc_ln169_9

]]></Node>
<StgValue><ssdm name="xor_ln169_3"/></StgValue>
</operation>

<operation id="1944" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1573" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1565 %xor_ln169_8 = xor i16 %trunc_ln169_4, i16 %trunc_ln169_3

]]></Node>
<StgValue><ssdm name="xor_ln169_8"/></StgValue>
</operation>

<operation id="1945" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1574" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1566 %xor_ln169_9 = xor i16 %xor_ln169_3, i16 %trunc_ln169_14

]]></Node>
<StgValue><ssdm name="xor_ln169_9"/></StgValue>
</operation>

<operation id="1946" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1579" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1571 %xor_ln153_97 = xor i16 %xor_ln169_9, i16 %xor_ln169_8

]]></Node>
<StgValue><ssdm name="xor_ln153_97"/></StgValue>
</operation>

<operation id="1947" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="64" op_0_bw="8">
<![CDATA[
:1574 %zext_ln169_4 = zext i8 %lshr_ln169_3

]]></Node>
<StgValue><ssdm name="zext_ln169_4"/></StgValue>
</operation>

<operation id="1948" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1583" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1575 %Td0_addr_116 = getelementptr i32 %Td0, i64 0, i64 %zext_ln169_4

]]></Node>
<StgValue><ssdm name="Td0_addr_116"/></StgValue>
</operation>

<operation id="1949" st_id="81" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1584" bw="32" op_0_bw="8">
<![CDATA[
:1576 %Td0_load_116 = load i8 %Td0_addr_116

]]></Node>
<StgValue><ssdm name="Td0_load_116"/></StgValue>
</operation>

<operation id="1950" st_id="81" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:1581 %tmp_86 = call i32 @rotr, i32 %Td0_load_117, i5 8

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="1951" st_id="81" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1594" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:1586 %tmp_87 = call i32 @rotr, i32 %Td0_load_118, i5 16

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="1952" st_id="81" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:1590 %tmp_88 = call i32 @rotr, i32 %Td0_load_119, i5 24

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="1953" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1599" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1591 %rk_addr_33 = getelementptr i32 %rk, i64 0, i64 33

]]></Node>
<StgValue><ssdm name="rk_addr_33"/></StgValue>
</operation>

<operation id="1954" st_id="81" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="32" op_0_bw="6">
<![CDATA[
:1592 %rk_load_33 = load i6 %rk_addr_33

]]></Node>
<StgValue><ssdm name="rk_load_33"/></StgValue>
</operation>

<operation id="1955" st_id="81" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1640" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:1632 %tmp_89 = call i32 @rotr, i32 %Td0_load_121, i5 8

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="1956" st_id="81" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1645" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:1637 %tmp_90 = call i32 @rotr, i32 %Td0_load_122, i5 16

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="1957" st_id="81" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1649" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:1641 %tmp_91 = call i32 @rotr, i32 %Td0_load_123, i5 24

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="1958" st_id="81" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1690" bw="32" op_0_bw="8">
<![CDATA[
:1682 %Td0_load_125 = load i8 %Td0_addr_125

]]></Node>
<StgValue><ssdm name="Td0_load_125"/></StgValue>
</operation>

<operation id="1959" st_id="81" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="32" op_0_bw="8">
<![CDATA[
:1687 %Td0_load_126 = load i8 %Td0_addr_126

]]></Node>
<StgValue><ssdm name="Td0_load_126"/></StgValue>
</operation>

<operation id="1960" st_id="81" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1699" bw="32" op_0_bw="8">
<![CDATA[
:1691 %Td0_load_127 = load i8 %Td0_addr_127

]]></Node>
<StgValue><ssdm name="Td0_load_127"/></StgValue>
</operation>

<operation id="1961" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1837 %trunc_ln170_33 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %xor_ln153_97, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln170_33"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="1962" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1550" bw="8" op_0_bw="32">
<![CDATA[
:1542 %trunc_ln169 = trunc i32 %rk_load_32

]]></Node>
<StgValue><ssdm name="trunc_ln169"/></StgValue>
</operation>

<operation id="1963" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1551" bw="8" op_0_bw="32">
<![CDATA[
:1543 %trunc_ln169_2 = trunc i32 %Td0_load_112

]]></Node>
<StgValue><ssdm name="trunc_ln169_2"/></StgValue>
</operation>

<operation id="1964" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1554" bw="24" op_0_bw="32">
<![CDATA[
:1546 %trunc_ln169_5 = trunc i32 %rk_load_32

]]></Node>
<StgValue><ssdm name="trunc_ln169_5"/></StgValue>
</operation>

<operation id="1965" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1555" bw="24" op_0_bw="32">
<![CDATA[
:1547 %trunc_ln169_6 = trunc i32 %Td0_load_112

]]></Node>
<StgValue><ssdm name="trunc_ln169_6"/></StgValue>
</operation>

<operation id="1966" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1556" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1548 %xor_ln169 = xor i32 %Td0_load_112, i32 %rk_load_32

]]></Node>
<StgValue><ssdm name="xor_ln169"/></StgValue>
</operation>

<operation id="1967" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1557" bw="24" op_0_bw="32">
<![CDATA[
:1549 %trunc_ln169_7 = trunc i32 %tmp_83

]]></Node>
<StgValue><ssdm name="trunc_ln169_7"/></StgValue>
</operation>

<operation id="1968" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1558" bw="24" op_0_bw="32">
<![CDATA[
:1550 %trunc_ln169_8 = trunc i32 %tmp_85

]]></Node>
<StgValue><ssdm name="trunc_ln169_8"/></StgValue>
</operation>

<operation id="1969" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1561" bw="8" op_0_bw="32">
<![CDATA[
:1553 %trunc_ln169_11 = trunc i32 %tmp_83

]]></Node>
<StgValue><ssdm name="trunc_ln169_11"/></StgValue>
</operation>

<operation id="1970" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1562" bw="8" op_0_bw="32">
<![CDATA[
:1554 %trunc_ln169_12 = trunc i32 %tmp_85

]]></Node>
<StgValue><ssdm name="trunc_ln169_12"/></StgValue>
</operation>

<operation id="1971" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1555 %xor_ln169_1 = xor i32 %tmp_85, i32 %tmp_83

]]></Node>
<StgValue><ssdm name="xor_ln169_1"/></StgValue>
</operation>

<operation id="1972" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1564" bw="8" op_0_bw="32">
<![CDATA[
:1556 %trunc_ln169_13 = trunc i32 %tmp_84

]]></Node>
<StgValue><ssdm name="trunc_ln169_13"/></StgValue>
</operation>

<operation id="1973" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1565" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1557 %xor_ln169_2 = xor i8 %trunc_ln169_12, i8 %trunc_ln169_11

]]></Node>
<StgValue><ssdm name="xor_ln169_2"/></StgValue>
</operation>

<operation id="1974" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1568" bw="24" op_0_bw="32">
<![CDATA[
:1560 %trunc_ln169_15 = trunc i32 %tmp_84

]]></Node>
<StgValue><ssdm name="trunc_ln169_15"/></StgValue>
</operation>

<operation id="1975" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1569" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:1561 %xor_ln169_4 = xor i24 %trunc_ln169_8, i24 %trunc_ln169_7

]]></Node>
<StgValue><ssdm name="xor_ln169_4"/></StgValue>
</operation>

<operation id="1976" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1562 %xor_ln169_5 = xor i32 %xor_ln169_1, i32 %tmp_84

]]></Node>
<StgValue><ssdm name="xor_ln169_5"/></StgValue>
</operation>

<operation id="1977" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1571" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:1563 %xor_ln169_6 = xor i24 %trunc_ln169_6, i24 %trunc_ln169_5

]]></Node>
<StgValue><ssdm name="xor_ln169_6"/></StgValue>
</operation>

<operation id="1978" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1572" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:1564 %xor_ln169_7 = xor i24 %xor_ln169_4, i24 %trunc_ln169_15

]]></Node>
<StgValue><ssdm name="xor_ln169_7"/></StgValue>
</operation>

<operation id="1979" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1575" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1567 %xor_ln169_10 = xor i8 %trunc_ln169_2, i8 %trunc_ln169

]]></Node>
<StgValue><ssdm name="xor_ln169_10"/></StgValue>
</operation>

<operation id="1980" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1568 %xor_ln169_11 = xor i8 %xor_ln169_2, i8 %trunc_ln169_13

]]></Node>
<StgValue><ssdm name="xor_ln169_11"/></StgValue>
</operation>

<operation id="1981" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1577" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1569 %s0_4 = xor i32 %xor_ln169_5, i32 %xor_ln169

]]></Node>
<StgValue><ssdm name="s0_4"/></StgValue>
</operation>

<operation id="1982" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1570 %xor_ln153_96 = xor i8 %xor_ln169_11, i8 %xor_ln169_10

]]></Node>
<StgValue><ssdm name="xor_ln153_96"/></StgValue>
</operation>

<operation id="1983" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:1572 %xor_ln153_98 = xor i24 %xor_ln169_7, i24 %xor_ln169_6

]]></Node>
<StgValue><ssdm name="xor_ln153_98"/></StgValue>
</operation>

<operation id="1984" st_id="82" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1584" bw="32" op_0_bw="8">
<![CDATA[
:1576 %Td0_load_116 = load i8 %Td0_addr_116

]]></Node>
<StgValue><ssdm name="Td0_load_116"/></StgValue>
</operation>

<operation id="1985" st_id="82" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="32" op_0_bw="6">
<![CDATA[
:1592 %rk_load_33 = load i6 %rk_addr_33

]]></Node>
<StgValue><ssdm name="rk_load_33"/></StgValue>
</operation>

<operation id="1986" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1601" bw="16" op_0_bw="32">
<![CDATA[
:1593 %trunc_ln169_17 = trunc i32 %rk_load_33

]]></Node>
<StgValue><ssdm name="trunc_ln169_17"/></StgValue>
</operation>

<operation id="1987" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="16" op_0_bw="32">
<![CDATA[
:1594 %trunc_ln169_18 = trunc i32 %Td0_load_116

]]></Node>
<StgValue><ssdm name="trunc_ln169_18"/></StgValue>
</operation>

<operation id="1988" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="16" op_0_bw="32">
<![CDATA[
:1604 %trunc_ln169_27 = trunc i32 %tmp_86

]]></Node>
<StgValue><ssdm name="trunc_ln169_27"/></StgValue>
</operation>

<operation id="1989" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1613" bw="16" op_0_bw="32">
<![CDATA[
:1605 %trunc_ln169_28 = trunc i32 %tmp_88

]]></Node>
<StgValue><ssdm name="trunc_ln169_28"/></StgValue>
</operation>

<operation id="1990" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1615" bw="16" op_0_bw="32">
<![CDATA[
:1607 %trunc_ln169_29 = trunc i32 %tmp_87

]]></Node>
<StgValue><ssdm name="trunc_ln169_29"/></StgValue>
</operation>

<operation id="1991" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1616" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1608 %xor_ln169_15 = xor i16 %trunc_ln169_28, i16 %trunc_ln169_27

]]></Node>
<StgValue><ssdm name="xor_ln169_15"/></StgValue>
</operation>

<operation id="1992" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1618 %xor_ln169_23 = xor i16 %trunc_ln169_18, i16 %trunc_ln169_17

]]></Node>
<StgValue><ssdm name="xor_ln169_23"/></StgValue>
</operation>

<operation id="1993" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1627" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1619 %xor_ln169_24 = xor i16 %xor_ln169_15, i16 %trunc_ln169_29

]]></Node>
<StgValue><ssdm name="xor_ln169_24"/></StgValue>
</operation>

<operation id="1994" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1629" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1621 %xor_ln153_99 = xor i16 %xor_ln169_24, i16 %xor_ln169_23

]]></Node>
<StgValue><ssdm name="xor_ln153_99"/></StgValue>
</operation>

<operation id="1995" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1633" bw="64" op_0_bw="8">
<![CDATA[
:1625 %zext_ln169_8 = zext i8 %lshr_ln169_6

]]></Node>
<StgValue><ssdm name="zext_ln169_8"/></StgValue>
</operation>

<operation id="1996" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1634" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1626 %Td0_addr_120 = getelementptr i32 %Td0, i64 0, i64 %zext_ln169_8

]]></Node>
<StgValue><ssdm name="Td0_addr_120"/></StgValue>
</operation>

<operation id="1997" st_id="82" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1635" bw="32" op_0_bw="8">
<![CDATA[
:1627 %Td0_load_120 = load i8 %Td0_addr_120

]]></Node>
<StgValue><ssdm name="Td0_load_120"/></StgValue>
</operation>

<operation id="1998" st_id="82" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1640" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:1632 %tmp_89 = call i32 @rotr, i32 %Td0_load_121, i5 8

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="1999" st_id="82" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1645" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:1637 %tmp_90 = call i32 @rotr, i32 %Td0_load_122, i5 16

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="2000" st_id="82" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1649" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:1641 %tmp_91 = call i32 @rotr, i32 %Td0_load_123, i5 24

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="2001" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1650" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1642 %rk_addr_34 = getelementptr i32 %rk, i64 0, i64 34

]]></Node>
<StgValue><ssdm name="rk_addr_34"/></StgValue>
</operation>

<operation id="2002" st_id="82" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1651" bw="32" op_0_bw="6">
<![CDATA[
:1643 %rk_load_34 = load i6 %rk_addr_34

]]></Node>
<StgValue><ssdm name="rk_load_34"/></StgValue>
</operation>

<operation id="2003" st_id="82" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1691" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:1683 %tmp_92 = call i32 @rotr, i32 %Td0_load_125, i5 8

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="2004" st_id="82" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1696" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:1688 %tmp_93 = call i32 @rotr, i32 %Td0_load_126, i5 16

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="2005" st_id="82" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1700" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:1692 %tmp_94 = call i32 @rotr, i32 %Td0_load_127, i5 24

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="2006" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1734" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1726 %lshr_ln8 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %s0_4, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln8"/></StgValue>
</operation>

<operation id="2007" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1789" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1781 %trunc_ln170_s = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %xor_ln153_98, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln170_s"/></StgValue>
</operation>

<operation id="2008" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1896" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1888 %trunc_ln170_50 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %xor_ln153_99, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln170_50"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="2009" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1603" bw="24" op_0_bw="32">
<![CDATA[
:1595 %trunc_ln169_19 = trunc i32 %rk_load_33

]]></Node>
<StgValue><ssdm name="trunc_ln169_19"/></StgValue>
</operation>

<operation id="2010" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="24" op_0_bw="32">
<![CDATA[
:1596 %trunc_ln169_20 = trunc i32 %Td0_load_116

]]></Node>
<StgValue><ssdm name="trunc_ln169_20"/></StgValue>
</operation>

<operation id="2011" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1605" bw="8" op_0_bw="32">
<![CDATA[
:1597 %trunc_ln169_21 = trunc i32 %rk_load_33

]]></Node>
<StgValue><ssdm name="trunc_ln169_21"/></StgValue>
</operation>

<operation id="2012" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="8" op_0_bw="32">
<![CDATA[
:1598 %trunc_ln169_22 = trunc i32 %Td0_load_116

]]></Node>
<StgValue><ssdm name="trunc_ln169_22"/></StgValue>
</operation>

<operation id="2013" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1599 %xor_ln169_13 = xor i32 %Td0_load_116, i32 %rk_load_33

]]></Node>
<StgValue><ssdm name="xor_ln169_13"/></StgValue>
</operation>

<operation id="2014" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1608" bw="8" op_0_bw="32">
<![CDATA[
:1600 %trunc_ln169_23 = trunc i32 %tmp_86

]]></Node>
<StgValue><ssdm name="trunc_ln169_23"/></StgValue>
</operation>

<operation id="2015" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1609" bw="8" op_0_bw="32">
<![CDATA[
:1601 %trunc_ln169_24 = trunc i32 %tmp_88

]]></Node>
<StgValue><ssdm name="trunc_ln169_24"/></StgValue>
</operation>

<operation id="2016" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1610" bw="24" op_0_bw="32">
<![CDATA[
:1602 %trunc_ln169_25 = trunc i32 %tmp_86

]]></Node>
<StgValue><ssdm name="trunc_ln169_25"/></StgValue>
</operation>

<operation id="2017" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1611" bw="24" op_0_bw="32">
<![CDATA[
:1603 %trunc_ln169_26 = trunc i32 %tmp_88

]]></Node>
<StgValue><ssdm name="trunc_ln169_26"/></StgValue>
</operation>

<operation id="2018" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1614" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1606 %xor_ln169_14 = xor i32 %tmp_88, i32 %tmp_86

]]></Node>
<StgValue><ssdm name="xor_ln169_14"/></StgValue>
</operation>

<operation id="2019" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1617" bw="24" op_0_bw="32">
<![CDATA[
:1609 %trunc_ln169_30 = trunc i32 %tmp_87

]]></Node>
<StgValue><ssdm name="trunc_ln169_30"/></StgValue>
</operation>

<operation id="2020" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:1610 %xor_ln169_16 = xor i24 %trunc_ln169_26, i24 %trunc_ln169_25

]]></Node>
<StgValue><ssdm name="xor_ln169_16"/></StgValue>
</operation>

<operation id="2021" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="8" op_0_bw="32">
<![CDATA[
:1611 %trunc_ln169_31 = trunc i32 %tmp_87

]]></Node>
<StgValue><ssdm name="trunc_ln169_31"/></StgValue>
</operation>

<operation id="2022" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1620" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1612 %xor_ln169_17 = xor i8 %trunc_ln169_24, i8 %trunc_ln169_23

]]></Node>
<StgValue><ssdm name="xor_ln169_17"/></StgValue>
</operation>

<operation id="2023" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1613 %xor_ln169_18 = xor i32 %xor_ln169_14, i32 %tmp_87

]]></Node>
<StgValue><ssdm name="xor_ln169_18"/></StgValue>
</operation>

<operation id="2024" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1622" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1614 %xor_ln169_19 = xor i8 %trunc_ln169_22, i8 %trunc_ln169_21

]]></Node>
<StgValue><ssdm name="xor_ln169_19"/></StgValue>
</operation>

<operation id="2025" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1623" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1615 %xor_ln169_20 = xor i8 %xor_ln169_17, i8 %trunc_ln169_31

]]></Node>
<StgValue><ssdm name="xor_ln169_20"/></StgValue>
</operation>

<operation id="2026" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1624" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:1616 %xor_ln169_21 = xor i24 %trunc_ln169_20, i24 %trunc_ln169_19

]]></Node>
<StgValue><ssdm name="xor_ln169_21"/></StgValue>
</operation>

<operation id="2027" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1625" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:1617 %xor_ln169_22 = xor i24 %xor_ln169_16, i24 %trunc_ln169_30

]]></Node>
<StgValue><ssdm name="xor_ln169_22"/></StgValue>
</operation>

<operation id="2028" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1628" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1620 %s1_4 = xor i32 %xor_ln169_18, i32 %xor_ln169_13

]]></Node>
<StgValue><ssdm name="s1_4"/></StgValue>
</operation>

<operation id="2029" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1630" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:1622 %xor_ln153_100 = xor i24 %xor_ln169_22, i24 %xor_ln169_21

]]></Node>
<StgValue><ssdm name="xor_ln153_100"/></StgValue>
</operation>

<operation id="2030" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1631" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1623 %xor_ln153_101 = xor i8 %xor_ln169_20, i8 %xor_ln169_19

]]></Node>
<StgValue><ssdm name="xor_ln153_101"/></StgValue>
</operation>

<operation id="2031" st_id="83" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1635" bw="32" op_0_bw="8">
<![CDATA[
:1627 %Td0_load_120 = load i8 %Td0_addr_120

]]></Node>
<StgValue><ssdm name="Td0_load_120"/></StgValue>
</operation>

<operation id="2032" st_id="83" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1651" bw="32" op_0_bw="6">
<![CDATA[
:1643 %rk_load_34 = load i6 %rk_addr_34

]]></Node>
<StgValue><ssdm name="rk_load_34"/></StgValue>
</operation>

<operation id="2033" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1656" bw="16" op_0_bw="32">
<![CDATA[
:1648 %trunc_ln169_38 = trunc i32 %rk_load_34

]]></Node>
<StgValue><ssdm name="trunc_ln169_38"/></StgValue>
</operation>

<operation id="2034" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1657" bw="16" op_0_bw="32">
<![CDATA[
:1649 %trunc_ln169_39 = trunc i32 %Td0_load_120

]]></Node>
<StgValue><ssdm name="trunc_ln169_39"/></StgValue>
</operation>

<operation id="2035" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1659" bw="16" op_0_bw="32">
<![CDATA[
:1651 %trunc_ln169_40 = trunc i32 %tmp_89

]]></Node>
<StgValue><ssdm name="trunc_ln169_40"/></StgValue>
</operation>

<operation id="2036" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1660" bw="16" op_0_bw="32">
<![CDATA[
:1652 %trunc_ln169_41 = trunc i32 %tmp_91

]]></Node>
<StgValue><ssdm name="trunc_ln169_41"/></StgValue>
</operation>

<operation id="2037" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1670" bw="16" op_0_bw="32">
<![CDATA[
:1662 %trunc_ln169_48 = trunc i32 %tmp_90

]]></Node>
<StgValue><ssdm name="trunc_ln169_48"/></StgValue>
</operation>

<operation id="2038" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1671" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1663 %xor_ln169_30 = xor i16 %trunc_ln169_41, i16 %trunc_ln169_40

]]></Node>
<StgValue><ssdm name="xor_ln169_30"/></StgValue>
</operation>

<operation id="2039" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1673" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1665 %xor_ln169_32 = xor i16 %trunc_ln169_39, i16 %trunc_ln169_38

]]></Node>
<StgValue><ssdm name="xor_ln169_32"/></StgValue>
</operation>

<operation id="2040" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1674" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1666 %xor_ln169_33 = xor i16 %xor_ln169_30, i16 %trunc_ln169_48

]]></Node>
<StgValue><ssdm name="xor_ln169_33"/></StgValue>
</operation>

<operation id="2041" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1682" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1674 %xor_ln153_104 = xor i16 %xor_ln169_33, i16 %xor_ln169_32

]]></Node>
<StgValue><ssdm name="xor_ln153_104"/></StgValue>
</operation>

<operation id="2042" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1684" bw="64" op_0_bw="8">
<![CDATA[
:1676 %zext_ln169_12 = zext i8 %lshr_ln169_9

]]></Node>
<StgValue><ssdm name="zext_ln169_12"/></StgValue>
</operation>

<operation id="2043" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1685" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1677 %Td0_addr_124 = getelementptr i32 %Td0, i64 0, i64 %zext_ln169_12

]]></Node>
<StgValue><ssdm name="Td0_addr_124"/></StgValue>
</operation>

<operation id="2044" st_id="83" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1686" bw="32" op_0_bw="8">
<![CDATA[
:1678 %Td0_load_124 = load i8 %Td0_addr_124

]]></Node>
<StgValue><ssdm name="Td0_load_124"/></StgValue>
</operation>

<operation id="2045" st_id="83" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1691" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:1683 %tmp_92 = call i32 @rotr, i32 %Td0_load_125, i5 8

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="2046" st_id="83" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1696" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:1688 %tmp_93 = call i32 @rotr, i32 %Td0_load_126, i5 16

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="2047" st_id="83" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1700" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:1692 %tmp_94 = call i32 @rotr, i32 %Td0_load_127, i5 24

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="2048" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1701" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1693 %rk_addr_35 = getelementptr i32 %rk, i64 0, i64 35

]]></Node>
<StgValue><ssdm name="rk_addr_35"/></StgValue>
</operation>

<operation id="2049" st_id="83" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1702" bw="32" op_0_bw="6">
<![CDATA[
:1694 %rk_load_35 = load i6 %rk_addr_35

]]></Node>
<StgValue><ssdm name="rk_load_35"/></StgValue>
</operation>

<operation id="2050" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1743" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1735 %trunc_ln170_1 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %xor_ln153_104, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln170_1"/></StgValue>
</operation>

<operation id="2051" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1785" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1777 %lshr_ln170_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %s1_4, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln170_3"/></StgValue>
</operation>

<operation id="2052" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1840" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1832 %trunc_ln170_32 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %xor_ln153_100, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln170_32"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="2053" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1652" bw="24" op_0_bw="32">
<![CDATA[
:1644 %trunc_ln169_34 = trunc i32 %rk_load_34

]]></Node>
<StgValue><ssdm name="trunc_ln169_34"/></StgValue>
</operation>

<operation id="2054" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1653" bw="24" op_0_bw="32">
<![CDATA[
:1645 %trunc_ln169_35 = trunc i32 %Td0_load_120

]]></Node>
<StgValue><ssdm name="trunc_ln169_35"/></StgValue>
</operation>

<operation id="2055" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1654" bw="8" op_0_bw="32">
<![CDATA[
:1646 %trunc_ln169_36 = trunc i32 %rk_load_34

]]></Node>
<StgValue><ssdm name="trunc_ln169_36"/></StgValue>
</operation>

<operation id="2056" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="8" op_0_bw="32">
<![CDATA[
:1647 %trunc_ln169_37 = trunc i32 %Td0_load_120

]]></Node>
<StgValue><ssdm name="trunc_ln169_37"/></StgValue>
</operation>

<operation id="2057" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1658" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1650 %xor_ln169_26 = xor i32 %Td0_load_120, i32 %rk_load_34

]]></Node>
<StgValue><ssdm name="xor_ln169_26"/></StgValue>
</operation>

<operation id="2058" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1661" bw="8" op_0_bw="32">
<![CDATA[
:1653 %trunc_ln169_42 = trunc i32 %tmp_89

]]></Node>
<StgValue><ssdm name="trunc_ln169_42"/></StgValue>
</operation>

<operation id="2059" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1662" bw="8" op_0_bw="32">
<![CDATA[
:1654 %trunc_ln169_43 = trunc i32 %tmp_91

]]></Node>
<StgValue><ssdm name="trunc_ln169_43"/></StgValue>
</operation>

<operation id="2060" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1663" bw="24" op_0_bw="32">
<![CDATA[
:1655 %trunc_ln169_44 = trunc i32 %tmp_89

]]></Node>
<StgValue><ssdm name="trunc_ln169_44"/></StgValue>
</operation>

<operation id="2061" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1664" bw="24" op_0_bw="32">
<![CDATA[
:1656 %trunc_ln169_45 = trunc i32 %tmp_91

]]></Node>
<StgValue><ssdm name="trunc_ln169_45"/></StgValue>
</operation>

<operation id="2062" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1665" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1657 %xor_ln169_27 = xor i32 %tmp_91, i32 %tmp_89

]]></Node>
<StgValue><ssdm name="xor_ln169_27"/></StgValue>
</operation>

<operation id="2063" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="24" op_0_bw="32">
<![CDATA[
:1658 %trunc_ln169_46 = trunc i32 %tmp_90

]]></Node>
<StgValue><ssdm name="trunc_ln169_46"/></StgValue>
</operation>

<operation id="2064" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1667" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:1659 %xor_ln169_28 = xor i24 %trunc_ln169_45, i24 %trunc_ln169_44

]]></Node>
<StgValue><ssdm name="xor_ln169_28"/></StgValue>
</operation>

<operation id="2065" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1668" bw="8" op_0_bw="32">
<![CDATA[
:1660 %trunc_ln169_47 = trunc i32 %tmp_90

]]></Node>
<StgValue><ssdm name="trunc_ln169_47"/></StgValue>
</operation>

<operation id="2066" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1669" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1661 %xor_ln169_29 = xor i8 %trunc_ln169_43, i8 %trunc_ln169_42

]]></Node>
<StgValue><ssdm name="xor_ln169_29"/></StgValue>
</operation>

<operation id="2067" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1664 %xor_ln169_31 = xor i32 %xor_ln169_27, i32 %tmp_90

]]></Node>
<StgValue><ssdm name="xor_ln169_31"/></StgValue>
</operation>

<operation id="2068" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1675" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1667 %xor_ln169_34 = xor i8 %trunc_ln169_37, i8 %trunc_ln169_36

]]></Node>
<StgValue><ssdm name="xor_ln169_34"/></StgValue>
</operation>

<operation id="2069" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1668 %xor_ln169_35 = xor i8 %xor_ln169_29, i8 %trunc_ln169_47

]]></Node>
<StgValue><ssdm name="xor_ln169_35"/></StgValue>
</operation>

<operation id="2070" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1677" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:1669 %xor_ln169_36 = xor i24 %trunc_ln169_35, i24 %trunc_ln169_34

]]></Node>
<StgValue><ssdm name="xor_ln169_36"/></StgValue>
</operation>

<operation id="2071" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1678" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:1670 %xor_ln169_37 = xor i24 %xor_ln169_28, i24 %trunc_ln169_46

]]></Node>
<StgValue><ssdm name="xor_ln169_37"/></StgValue>
</operation>

<operation id="2072" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1679" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1671 %s2_4 = xor i32 %xor_ln169_31, i32 %xor_ln169_26

]]></Node>
<StgValue><ssdm name="s2_4"/></StgValue>
</operation>

<operation id="2073" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1680" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:1672 %xor_ln153_102 = xor i24 %xor_ln169_37, i24 %xor_ln169_36

]]></Node>
<StgValue><ssdm name="xor_ln153_102"/></StgValue>
</operation>

<operation id="2074" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1681" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1673 %xor_ln153_103 = xor i8 %xor_ln169_35, i8 %xor_ln169_34

]]></Node>
<StgValue><ssdm name="xor_ln153_103"/></StgValue>
</operation>

<operation id="2075" st_id="84" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1686" bw="32" op_0_bw="8">
<![CDATA[
:1678 %Td0_load_124 = load i8 %Td0_addr_124

]]></Node>
<StgValue><ssdm name="Td0_load_124"/></StgValue>
</operation>

<operation id="2076" st_id="84" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1702" bw="32" op_0_bw="6">
<![CDATA[
:1694 %rk_load_35 = load i6 %rk_addr_35

]]></Node>
<StgValue><ssdm name="rk_load_35"/></StgValue>
</operation>

<operation id="2077" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1705" bw="16" op_0_bw="32">
<![CDATA[
:1697 %trunc_ln169_53 = trunc i32 %rk_load_35

]]></Node>
<StgValue><ssdm name="trunc_ln169_53"/></StgValue>
</operation>

<operation id="2078" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="16" op_0_bw="32">
<![CDATA[
:1698 %trunc_ln169_54 = trunc i32 %Td0_load_124

]]></Node>
<StgValue><ssdm name="trunc_ln169_54"/></StgValue>
</operation>

<operation id="2079" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1712" bw="16" op_0_bw="32">
<![CDATA[
:1704 %trunc_ln169_59 = trunc i32 %tmp_92

]]></Node>
<StgValue><ssdm name="trunc_ln169_59"/></StgValue>
</operation>

<operation id="2080" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1713" bw="16" op_0_bw="32">
<![CDATA[
:1705 %trunc_ln169_60 = trunc i32 %tmp_94

]]></Node>
<StgValue><ssdm name="trunc_ln169_60"/></StgValue>
</operation>

<operation id="2081" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1719" bw="16" op_0_bw="32">
<![CDATA[
:1711 %trunc_ln169_64 = trunc i32 %tmp_93

]]></Node>
<StgValue><ssdm name="trunc_ln169_64"/></StgValue>
</operation>

<operation id="2082" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1720" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1712 %xor_ln169_42 = xor i16 %trunc_ln169_60, i16 %trunc_ln169_59

]]></Node>
<StgValue><ssdm name="xor_ln169_42"/></StgValue>
</operation>

<operation id="2083" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1726" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1718 %xor_ln169_47 = xor i16 %trunc_ln169_54, i16 %trunc_ln169_53

]]></Node>
<StgValue><ssdm name="xor_ln169_47"/></StgValue>
</operation>

<operation id="2084" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1727" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1719 %xor_ln169_48 = xor i16 %xor_ln169_42, i16 %trunc_ln169_64

]]></Node>
<StgValue><ssdm name="xor_ln169_48"/></StgValue>
</operation>

<operation id="2085" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1732" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1724 %xor_ln153_106 = xor i16 %xor_ln169_48, i16 %xor_ln169_47

]]></Node>
<StgValue><ssdm name="xor_ln153_106"/></StgValue>
</operation>

<operation id="2086" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1786 %trunc_ln170_16 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %xor_ln153_106, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln170_16"/></StgValue>
</operation>

<operation id="2087" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1836" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1828 %lshr_ln170_6 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %s2_4, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln170_6"/></StgValue>
</operation>

<operation id="2088" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1891" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1883 %trunc_ln170_49 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %xor_ln153_102, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln170_49"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="2089" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1703" bw="8" op_0_bw="32">
<![CDATA[
:1695 %trunc_ln169_51 = trunc i32 %rk_load_35

]]></Node>
<StgValue><ssdm name="trunc_ln169_51"/></StgValue>
</operation>

<operation id="2090" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="8" op_0_bw="32">
<![CDATA[
:1696 %trunc_ln169_52 = trunc i32 %Td0_load_124

]]></Node>
<StgValue><ssdm name="trunc_ln169_52"/></StgValue>
</operation>

<operation id="2091" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1707" bw="24" op_0_bw="32">
<![CDATA[
:1699 %trunc_ln169_55 = trunc i32 %rk_load_35

]]></Node>
<StgValue><ssdm name="trunc_ln169_55"/></StgValue>
</operation>

<operation id="2092" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1708" bw="24" op_0_bw="32">
<![CDATA[
:1700 %trunc_ln169_56 = trunc i32 %Td0_load_124

]]></Node>
<StgValue><ssdm name="trunc_ln169_56"/></StgValue>
</operation>

<operation id="2093" st_id="85" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1709" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1701 %xor_ln169_39 = xor i32 %Td0_load_124, i32 %rk_load_35

]]></Node>
<StgValue><ssdm name="xor_ln169_39"/></StgValue>
</operation>

<operation id="2094" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1710" bw="24" op_0_bw="32">
<![CDATA[
:1702 %trunc_ln169_57 = trunc i32 %tmp_92

]]></Node>
<StgValue><ssdm name="trunc_ln169_57"/></StgValue>
</operation>

<operation id="2095" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1711" bw="24" op_0_bw="32">
<![CDATA[
:1703 %trunc_ln169_58 = trunc i32 %tmp_94

]]></Node>
<StgValue><ssdm name="trunc_ln169_58"/></StgValue>
</operation>

<operation id="2096" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1714" bw="8" op_0_bw="32">
<![CDATA[
:1706 %trunc_ln169_61 = trunc i32 %tmp_92

]]></Node>
<StgValue><ssdm name="trunc_ln169_61"/></StgValue>
</operation>

<operation id="2097" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1715" bw="8" op_0_bw="32">
<![CDATA[
:1707 %trunc_ln169_62 = trunc i32 %tmp_94

]]></Node>
<StgValue><ssdm name="trunc_ln169_62"/></StgValue>
</operation>

<operation id="2098" st_id="85" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1716" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1708 %xor_ln169_40 = xor i32 %tmp_94, i32 %tmp_92

]]></Node>
<StgValue><ssdm name="xor_ln169_40"/></StgValue>
</operation>

<operation id="2099" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1717" bw="8" op_0_bw="32">
<![CDATA[
:1709 %trunc_ln169_63 = trunc i32 %tmp_93

]]></Node>
<StgValue><ssdm name="trunc_ln169_63"/></StgValue>
</operation>

<operation id="2100" st_id="85" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1718" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1710 %xor_ln169_41 = xor i8 %trunc_ln169_62, i8 %trunc_ln169_61

]]></Node>
<StgValue><ssdm name="xor_ln169_41"/></StgValue>
</operation>

<operation id="2101" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1721" bw="24" op_0_bw="32">
<![CDATA[
:1713 %trunc_ln169_65 = trunc i32 %tmp_93

]]></Node>
<StgValue><ssdm name="trunc_ln169_65"/></StgValue>
</operation>

<operation id="2102" st_id="85" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1722" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:1714 %xor_ln169_43 = xor i24 %trunc_ln169_58, i24 %trunc_ln169_57

]]></Node>
<StgValue><ssdm name="xor_ln169_43"/></StgValue>
</operation>

<operation id="2103" st_id="85" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1715 %xor_ln169_44 = xor i32 %xor_ln169_40, i32 %tmp_93

]]></Node>
<StgValue><ssdm name="xor_ln169_44"/></StgValue>
</operation>

<operation id="2104" st_id="85" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1724" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:1716 %xor_ln169_45 = xor i24 %trunc_ln169_56, i24 %trunc_ln169_55

]]></Node>
<StgValue><ssdm name="xor_ln169_45"/></StgValue>
</operation>

<operation id="2105" st_id="85" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1725" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:1717 %xor_ln169_46 = xor i24 %xor_ln169_43, i24 %trunc_ln169_65

]]></Node>
<StgValue><ssdm name="xor_ln169_46"/></StgValue>
</operation>

<operation id="2106" st_id="85" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1728" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1720 %xor_ln169_49 = xor i8 %trunc_ln169_52, i8 %trunc_ln169_51

]]></Node>
<StgValue><ssdm name="xor_ln169_49"/></StgValue>
</operation>

<operation id="2107" st_id="85" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1729" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1721 %xor_ln169_50 = xor i8 %xor_ln169_41, i8 %trunc_ln169_63

]]></Node>
<StgValue><ssdm name="xor_ln169_50"/></StgValue>
</operation>

<operation id="2108" st_id="85" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1730" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1722 %s3_4 = xor i32 %xor_ln169_44, i32 %xor_ln169_39

]]></Node>
<StgValue><ssdm name="s3_4"/></StgValue>
</operation>

<operation id="2109" st_id="85" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1731" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1723 %xor_ln153_105 = xor i8 %xor_ln169_50, i8 %xor_ln169_49

]]></Node>
<StgValue><ssdm name="xor_ln153_105"/></StgValue>
</operation>

<operation id="2110" st_id="85" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1733" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:1725 %xor_ln153_107 = xor i24 %xor_ln169_46, i24 %xor_ln169_45

]]></Node>
<StgValue><ssdm name="xor_ln153_107"/></StgValue>
</operation>

<operation id="2111" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1738" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1730 %trunc_ln2 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %xor_ln153_107, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="2112" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1887" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1879 %lshr_ln170_9 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %s3_4, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln170_9"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="2113" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1739" bw="64" op_0_bw="8">
<![CDATA[
:1731 %zext_ln170_1 = zext i8 %trunc_ln2

]]></Node>
<StgValue><ssdm name="zext_ln170_1"/></StgValue>
</operation>

<operation id="2114" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1740" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1732 %Td0_addr_129 = getelementptr i32 %Td0, i64 0, i64 %zext_ln170_1

]]></Node>
<StgValue><ssdm name="Td0_addr_129"/></StgValue>
</operation>

<operation id="2115" st_id="86" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1741" bw="32" op_0_bw="8">
<![CDATA[
:1733 %Td0_load_129 = load i8 %Td0_addr_129

]]></Node>
<StgValue><ssdm name="Td0_load_129"/></StgValue>
</operation>

<operation id="2116" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1744" bw="64" op_0_bw="8">
<![CDATA[
:1736 %zext_ln170_2 = zext i8 %trunc_ln170_1

]]></Node>
<StgValue><ssdm name="zext_ln170_2"/></StgValue>
</operation>

<operation id="2117" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1745" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1737 %Td0_addr_130 = getelementptr i32 %Td0, i64 0, i64 %zext_ln170_2

]]></Node>
<StgValue><ssdm name="Td0_addr_130"/></StgValue>
</operation>

<operation id="2118" st_id="86" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1746" bw="32" op_0_bw="8">
<![CDATA[
:1738 %Td0_load_130 = load i8 %Td0_addr_130

]]></Node>
<StgValue><ssdm name="Td0_load_130"/></StgValue>
</operation>

<operation id="2119" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1748" bw="64" op_0_bw="8">
<![CDATA[
:1740 %zext_ln170_3 = zext i8 %xor_ln153_101

]]></Node>
<StgValue><ssdm name="zext_ln170_3"/></StgValue>
</operation>

<operation id="2120" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1749" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1741 %Td0_addr_131 = getelementptr i32 %Td0, i64 0, i64 %zext_ln170_3

]]></Node>
<StgValue><ssdm name="Td0_addr_131"/></StgValue>
</operation>

<operation id="2121" st_id="86" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1750" bw="32" op_0_bw="8">
<![CDATA[
:1742 %Td0_load_131 = load i8 %Td0_addr_131

]]></Node>
<StgValue><ssdm name="Td0_load_131"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="2122" st_id="87" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1741" bw="32" op_0_bw="8">
<![CDATA[
:1733 %Td0_load_129 = load i8 %Td0_addr_129

]]></Node>
<StgValue><ssdm name="Td0_load_129"/></StgValue>
</operation>

<operation id="2123" st_id="87" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1746" bw="32" op_0_bw="8">
<![CDATA[
:1738 %Td0_load_130 = load i8 %Td0_addr_130

]]></Node>
<StgValue><ssdm name="Td0_load_130"/></StgValue>
</operation>

<operation id="2124" st_id="87" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1750" bw="32" op_0_bw="8">
<![CDATA[
:1742 %Td0_load_131 = load i8 %Td0_addr_131

]]></Node>
<StgValue><ssdm name="Td0_load_131"/></StgValue>
</operation>

<operation id="2125" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1790" bw="64" op_0_bw="8">
<![CDATA[
:1782 %zext_ln170_5 = zext i8 %trunc_ln170_s

]]></Node>
<StgValue><ssdm name="zext_ln170_5"/></StgValue>
</operation>

<operation id="2126" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1791" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1783 %Td0_addr_133 = getelementptr i32 %Td0, i64 0, i64 %zext_ln170_5

]]></Node>
<StgValue><ssdm name="Td0_addr_133"/></StgValue>
</operation>

<operation id="2127" st_id="87" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1792" bw="32" op_0_bw="8">
<![CDATA[
:1784 %Td0_load_133 = load i8 %Td0_addr_133

]]></Node>
<StgValue><ssdm name="Td0_load_133"/></StgValue>
</operation>

<operation id="2128" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1795" bw="64" op_0_bw="8">
<![CDATA[
:1787 %zext_ln170_6 = zext i8 %trunc_ln170_16

]]></Node>
<StgValue><ssdm name="zext_ln170_6"/></StgValue>
</operation>

<operation id="2129" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1796" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1788 %Td0_addr_134 = getelementptr i32 %Td0, i64 0, i64 %zext_ln170_6

]]></Node>
<StgValue><ssdm name="Td0_addr_134"/></StgValue>
</operation>

<operation id="2130" st_id="87" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1797" bw="32" op_0_bw="8">
<![CDATA[
:1789 %Td0_load_134 = load i8 %Td0_addr_134

]]></Node>
<StgValue><ssdm name="Td0_load_134"/></StgValue>
</operation>

<operation id="2131" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1799" bw="64" op_0_bw="8">
<![CDATA[
:1791 %zext_ln170_7 = zext i8 %xor_ln153_103

]]></Node>
<StgValue><ssdm name="zext_ln170_7"/></StgValue>
</operation>

<operation id="2132" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1800" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1792 %Td0_addr_135 = getelementptr i32 %Td0, i64 0, i64 %zext_ln170_7

]]></Node>
<StgValue><ssdm name="Td0_addr_135"/></StgValue>
</operation>

<operation id="2133" st_id="87" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1801" bw="32" op_0_bw="8">
<![CDATA[
:1793 %Td0_load_135 = load i8 %Td0_addr_135

]]></Node>
<StgValue><ssdm name="Td0_load_135"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="2134" st_id="88" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1742" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:1734 %tmp_95 = call i32 @rotr, i32 %Td0_load_129, i5 8

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="2135" st_id="88" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1747" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:1739 %tmp_96 = call i32 @rotr, i32 %Td0_load_130, i5 16

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="2136" st_id="88" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1751" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:1743 %tmp_97 = call i32 @rotr, i32 %Td0_load_131, i5 24

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="2137" st_id="88" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1792" bw="32" op_0_bw="8">
<![CDATA[
:1784 %Td0_load_133 = load i8 %Td0_addr_133

]]></Node>
<StgValue><ssdm name="Td0_load_133"/></StgValue>
</operation>

<operation id="2138" st_id="88" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1797" bw="32" op_0_bw="8">
<![CDATA[
:1789 %Td0_load_134 = load i8 %Td0_addr_134

]]></Node>
<StgValue><ssdm name="Td0_load_134"/></StgValue>
</operation>

<operation id="2139" st_id="88" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1801" bw="32" op_0_bw="8">
<![CDATA[
:1793 %Td0_load_135 = load i8 %Td0_addr_135

]]></Node>
<StgValue><ssdm name="Td0_load_135"/></StgValue>
</operation>

<operation id="2140" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1841" bw="64" op_0_bw="8">
<![CDATA[
:1833 %zext_ln170_9 = zext i8 %trunc_ln170_32

]]></Node>
<StgValue><ssdm name="zext_ln170_9"/></StgValue>
</operation>

<operation id="2141" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1834 %Td0_addr_137 = getelementptr i32 %Td0, i64 0, i64 %zext_ln170_9

]]></Node>
<StgValue><ssdm name="Td0_addr_137"/></StgValue>
</operation>

<operation id="2142" st_id="88" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1843" bw="32" op_0_bw="8">
<![CDATA[
:1835 %Td0_load_137 = load i8 %Td0_addr_137

]]></Node>
<StgValue><ssdm name="Td0_load_137"/></StgValue>
</operation>

<operation id="2143" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1846" bw="64" op_0_bw="8">
<![CDATA[
:1838 %zext_ln170_10 = zext i8 %trunc_ln170_33

]]></Node>
<StgValue><ssdm name="zext_ln170_10"/></StgValue>
</operation>

<operation id="2144" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1847" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1839 %Td0_addr_138 = getelementptr i32 %Td0, i64 0, i64 %zext_ln170_10

]]></Node>
<StgValue><ssdm name="Td0_addr_138"/></StgValue>
</operation>

<operation id="2145" st_id="88" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1848" bw="32" op_0_bw="8">
<![CDATA[
:1840 %Td0_load_138 = load i8 %Td0_addr_138

]]></Node>
<StgValue><ssdm name="Td0_load_138"/></StgValue>
</operation>

<operation id="2146" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1850" bw="64" op_0_bw="8">
<![CDATA[
:1842 %zext_ln170_11 = zext i8 %xor_ln153_105

]]></Node>
<StgValue><ssdm name="zext_ln170_11"/></StgValue>
</operation>

<operation id="2147" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1851" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1843 %Td0_addr_139 = getelementptr i32 %Td0, i64 0, i64 %zext_ln170_11

]]></Node>
<StgValue><ssdm name="Td0_addr_139"/></StgValue>
</operation>

<operation id="2148" st_id="88" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1852" bw="32" op_0_bw="8">
<![CDATA[
:1844 %Td0_load_139 = load i8 %Td0_addr_139

]]></Node>
<StgValue><ssdm name="Td0_load_139"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="2149" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1735" bw="64" op_0_bw="8">
<![CDATA[
:1727 %zext_ln170 = zext i8 %lshr_ln8

]]></Node>
<StgValue><ssdm name="zext_ln170"/></StgValue>
</operation>

<operation id="2150" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1736" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1728 %Td0_addr_128 = getelementptr i32 %Td0, i64 0, i64 %zext_ln170

]]></Node>
<StgValue><ssdm name="Td0_addr_128"/></StgValue>
</operation>

<operation id="2151" st_id="89" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1737" bw="32" op_0_bw="8">
<![CDATA[
:1729 %Td0_load_128 = load i8 %Td0_addr_128

]]></Node>
<StgValue><ssdm name="Td0_load_128"/></StgValue>
</operation>

<operation id="2152" st_id="89" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1742" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:1734 %tmp_95 = call i32 @rotr, i32 %Td0_load_129, i5 8

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="2153" st_id="89" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1747" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:1739 %tmp_96 = call i32 @rotr, i32 %Td0_load_130, i5 16

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="2154" st_id="89" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1751" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:1743 %tmp_97 = call i32 @rotr, i32 %Td0_load_131, i5 24

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="2155" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1752" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1744 %rk_addr_36 = getelementptr i32 %rk, i64 0, i64 36

]]></Node>
<StgValue><ssdm name="rk_addr_36"/></StgValue>
</operation>

<operation id="2156" st_id="89" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1753" bw="32" op_0_bw="6">
<![CDATA[
:1745 %rk_load_36 = load i6 %rk_addr_36

]]></Node>
<StgValue><ssdm name="rk_load_36"/></StgValue>
</operation>

<operation id="2157" st_id="89" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1793" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:1785 %tmp_98 = call i32 @rotr, i32 %Td0_load_133, i5 8

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="2158" st_id="89" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1798" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:1790 %tmp_99 = call i32 @rotr, i32 %Td0_load_134, i5 16

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="2159" st_id="89" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1802" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:1794 %tmp_100 = call i32 @rotr, i32 %Td0_load_135, i5 24

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="2160" st_id="89" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1843" bw="32" op_0_bw="8">
<![CDATA[
:1835 %Td0_load_137 = load i8 %Td0_addr_137

]]></Node>
<StgValue><ssdm name="Td0_load_137"/></StgValue>
</operation>

<operation id="2161" st_id="89" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1848" bw="32" op_0_bw="8">
<![CDATA[
:1840 %Td0_load_138 = load i8 %Td0_addr_138

]]></Node>
<StgValue><ssdm name="Td0_load_138"/></StgValue>
</operation>

<operation id="2162" st_id="89" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1852" bw="32" op_0_bw="8">
<![CDATA[
:1844 %Td0_load_139 = load i8 %Td0_addr_139

]]></Node>
<StgValue><ssdm name="Td0_load_139"/></StgValue>
</operation>

<operation id="2163" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1892" bw="64" op_0_bw="8">
<![CDATA[
:1884 %zext_ln170_13 = zext i8 %trunc_ln170_49

]]></Node>
<StgValue><ssdm name="zext_ln170_13"/></StgValue>
</operation>

<operation id="2164" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1893" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1885 %Td0_addr_141 = getelementptr i32 %Td0, i64 0, i64 %zext_ln170_13

]]></Node>
<StgValue><ssdm name="Td0_addr_141"/></StgValue>
</operation>

<operation id="2165" st_id="89" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1894" bw="32" op_0_bw="8">
<![CDATA[
:1886 %Td0_load_141 = load i8 %Td0_addr_141

]]></Node>
<StgValue><ssdm name="Td0_load_141"/></StgValue>
</operation>

<operation id="2166" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1897" bw="64" op_0_bw="8">
<![CDATA[
:1889 %zext_ln170_14 = zext i8 %trunc_ln170_50

]]></Node>
<StgValue><ssdm name="zext_ln170_14"/></StgValue>
</operation>

<operation id="2167" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1898" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1890 %Td0_addr_142 = getelementptr i32 %Td0, i64 0, i64 %zext_ln170_14

]]></Node>
<StgValue><ssdm name="Td0_addr_142"/></StgValue>
</operation>

<operation id="2168" st_id="89" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1899" bw="32" op_0_bw="8">
<![CDATA[
:1891 %Td0_load_142 = load i8 %Td0_addr_142

]]></Node>
<StgValue><ssdm name="Td0_load_142"/></StgValue>
</operation>

<operation id="2169" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1901" bw="64" op_0_bw="8">
<![CDATA[
:1893 %zext_ln170_15 = zext i8 %xor_ln153_96

]]></Node>
<StgValue><ssdm name="zext_ln170_15"/></StgValue>
</operation>

<operation id="2170" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1902" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1894 %Td0_addr_143 = getelementptr i32 %Td0, i64 0, i64 %zext_ln170_15

]]></Node>
<StgValue><ssdm name="Td0_addr_143"/></StgValue>
</operation>

<operation id="2171" st_id="89" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1903" bw="32" op_0_bw="8">
<![CDATA[
:1895 %Td0_load_143 = load i8 %Td0_addr_143

]]></Node>
<StgValue><ssdm name="Td0_load_143"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="2172" st_id="90" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1737" bw="32" op_0_bw="8">
<![CDATA[
:1729 %Td0_load_128 = load i8 %Td0_addr_128

]]></Node>
<StgValue><ssdm name="Td0_load_128"/></StgValue>
</operation>

<operation id="2173" st_id="90" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1753" bw="32" op_0_bw="6">
<![CDATA[
:1745 %rk_load_36 = load i6 %rk_addr_36

]]></Node>
<StgValue><ssdm name="rk_load_36"/></StgValue>
</operation>

<operation id="2174" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1756" bw="16" op_0_bw="32">
<![CDATA[
:1748 %trunc_ln170_3 = trunc i32 %rk_load_36

]]></Node>
<StgValue><ssdm name="trunc_ln170_3"/></StgValue>
</operation>

<operation id="2175" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="16" op_0_bw="32">
<![CDATA[
:1749 %trunc_ln170_4 = trunc i32 %Td0_load_128

]]></Node>
<StgValue><ssdm name="trunc_ln170_4"/></StgValue>
</operation>

<operation id="2176" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1763" bw="16" op_0_bw="32">
<![CDATA[
:1755 %trunc_ln170_9 = trunc i32 %tmp_95

]]></Node>
<StgValue><ssdm name="trunc_ln170_9"/></StgValue>
</operation>

<operation id="2177" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1764" bw="16" op_0_bw="32">
<![CDATA[
:1756 %trunc_ln170_10 = trunc i32 %tmp_97

]]></Node>
<StgValue><ssdm name="trunc_ln170_10"/></StgValue>
</operation>

<operation id="2178" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1770" bw="16" op_0_bw="32">
<![CDATA[
:1762 %trunc_ln170_14 = trunc i32 %tmp_96

]]></Node>
<StgValue><ssdm name="trunc_ln170_14"/></StgValue>
</operation>

<operation id="2179" st_id="90" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1771" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1763 %xor_ln170_3 = xor i16 %trunc_ln170_10, i16 %trunc_ln170_9

]]></Node>
<StgValue><ssdm name="xor_ln170_3"/></StgValue>
</operation>

<operation id="2180" st_id="90" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1777" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1769 %xor_ln170_8 = xor i16 %trunc_ln170_4, i16 %trunc_ln170_3

]]></Node>
<StgValue><ssdm name="xor_ln170_8"/></StgValue>
</operation>

<operation id="2181" st_id="90" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1778" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1770 %xor_ln170_9 = xor i16 %xor_ln170_3, i16 %trunc_ln170_14

]]></Node>
<StgValue><ssdm name="xor_ln170_9"/></StgValue>
</operation>

<operation id="2182" st_id="90" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1783" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1775 %xor_ln153_109 = xor i16 %xor_ln170_9, i16 %xor_ln170_8

]]></Node>
<StgValue><ssdm name="xor_ln153_109"/></StgValue>
</operation>

<operation id="2183" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1786" bw="64" op_0_bw="8">
<![CDATA[
:1778 %zext_ln170_4 = zext i8 %lshr_ln170_3

]]></Node>
<StgValue><ssdm name="zext_ln170_4"/></StgValue>
</operation>

<operation id="2184" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1787" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1779 %Td0_addr_132 = getelementptr i32 %Td0, i64 0, i64 %zext_ln170_4

]]></Node>
<StgValue><ssdm name="Td0_addr_132"/></StgValue>
</operation>

<operation id="2185" st_id="90" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1788" bw="32" op_0_bw="8">
<![CDATA[
:1780 %Td0_load_132 = load i8 %Td0_addr_132

]]></Node>
<StgValue><ssdm name="Td0_load_132"/></StgValue>
</operation>

<operation id="2186" st_id="90" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1793" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:1785 %tmp_98 = call i32 @rotr, i32 %Td0_load_133, i5 8

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="2187" st_id="90" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1798" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:1790 %tmp_99 = call i32 @rotr, i32 %Td0_load_134, i5 16

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="2188" st_id="90" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1802" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:1794 %tmp_100 = call i32 @rotr, i32 %Td0_load_135, i5 24

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="2189" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1803" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1795 %rk_addr_37 = getelementptr i32 %rk, i64 0, i64 37

]]></Node>
<StgValue><ssdm name="rk_addr_37"/></StgValue>
</operation>

<operation id="2190" st_id="90" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1804" bw="32" op_0_bw="6">
<![CDATA[
:1796 %rk_load_37 = load i6 %rk_addr_37

]]></Node>
<StgValue><ssdm name="rk_load_37"/></StgValue>
</operation>

<operation id="2191" st_id="90" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1844" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:1836 %tmp_101 = call i32 @rotr, i32 %Td0_load_137, i5 8

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="2192" st_id="90" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1849" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:1841 %tmp_102 = call i32 @rotr, i32 %Td0_load_138, i5 16

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="2193" st_id="90" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1853" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:1845 %tmp_103 = call i32 @rotr, i32 %Td0_load_139, i5 24

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="2194" st_id="90" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1894" bw="32" op_0_bw="8">
<![CDATA[
:1886 %Td0_load_141 = load i8 %Td0_addr_141

]]></Node>
<StgValue><ssdm name="Td0_load_141"/></StgValue>
</operation>

<operation id="2195" st_id="90" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1899" bw="32" op_0_bw="8">
<![CDATA[
:1891 %Td0_load_142 = load i8 %Td0_addr_142

]]></Node>
<StgValue><ssdm name="Td0_load_142"/></StgValue>
</operation>

<operation id="2196" st_id="90" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1903" bw="32" op_0_bw="8">
<![CDATA[
:1895 %Td0_load_143 = load i8 %Td0_addr_143

]]></Node>
<StgValue><ssdm name="Td0_load_143"/></StgValue>
</operation>

<operation id="2197" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2022" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2014 %trunc_ln179_2 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %xor_ln153_109, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln179_2"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="2198" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1754" bw="8" op_0_bw="32">
<![CDATA[
:1746 %trunc_ln170 = trunc i32 %rk_load_36

]]></Node>
<StgValue><ssdm name="trunc_ln170"/></StgValue>
</operation>

<operation id="2199" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1755" bw="8" op_0_bw="32">
<![CDATA[
:1747 %trunc_ln170_2 = trunc i32 %Td0_load_128

]]></Node>
<StgValue><ssdm name="trunc_ln170_2"/></StgValue>
</operation>

<operation id="2200" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="24" op_0_bw="32">
<![CDATA[
:1750 %trunc_ln170_5 = trunc i32 %rk_load_36

]]></Node>
<StgValue><ssdm name="trunc_ln170_5"/></StgValue>
</operation>

<operation id="2201" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1759" bw="24" op_0_bw="32">
<![CDATA[
:1751 %trunc_ln170_6 = trunc i32 %Td0_load_128

]]></Node>
<StgValue><ssdm name="trunc_ln170_6"/></StgValue>
</operation>

<operation id="2202" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1760" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1752 %xor_ln170 = xor i32 %Td0_load_128, i32 %rk_load_36

]]></Node>
<StgValue><ssdm name="xor_ln170"/></StgValue>
</operation>

<operation id="2203" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1761" bw="24" op_0_bw="32">
<![CDATA[
:1753 %trunc_ln170_7 = trunc i32 %tmp_95

]]></Node>
<StgValue><ssdm name="trunc_ln170_7"/></StgValue>
</operation>

<operation id="2204" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1762" bw="24" op_0_bw="32">
<![CDATA[
:1754 %trunc_ln170_8 = trunc i32 %tmp_97

]]></Node>
<StgValue><ssdm name="trunc_ln170_8"/></StgValue>
</operation>

<operation id="2205" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1765" bw="8" op_0_bw="32">
<![CDATA[
:1757 %trunc_ln170_11 = trunc i32 %tmp_95

]]></Node>
<StgValue><ssdm name="trunc_ln170_11"/></StgValue>
</operation>

<operation id="2206" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1766" bw="8" op_0_bw="32">
<![CDATA[
:1758 %trunc_ln170_12 = trunc i32 %tmp_97

]]></Node>
<StgValue><ssdm name="trunc_ln170_12"/></StgValue>
</operation>

<operation id="2207" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1767" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1759 %xor_ln170_1 = xor i32 %tmp_97, i32 %tmp_95

]]></Node>
<StgValue><ssdm name="xor_ln170_1"/></StgValue>
</operation>

<operation id="2208" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1768" bw="8" op_0_bw="32">
<![CDATA[
:1760 %trunc_ln170_13 = trunc i32 %tmp_96

]]></Node>
<StgValue><ssdm name="trunc_ln170_13"/></StgValue>
</operation>

<operation id="2209" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1769" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1761 %xor_ln170_2 = xor i8 %trunc_ln170_12, i8 %trunc_ln170_11

]]></Node>
<StgValue><ssdm name="xor_ln170_2"/></StgValue>
</operation>

<operation id="2210" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1772" bw="24" op_0_bw="32">
<![CDATA[
:1764 %trunc_ln170_15 = trunc i32 %tmp_96

]]></Node>
<StgValue><ssdm name="trunc_ln170_15"/></StgValue>
</operation>

<operation id="2211" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1773" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:1765 %xor_ln170_4 = xor i24 %trunc_ln170_8, i24 %trunc_ln170_7

]]></Node>
<StgValue><ssdm name="xor_ln170_4"/></StgValue>
</operation>

<operation id="2212" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1774" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1766 %xor_ln170_5 = xor i32 %xor_ln170_1, i32 %tmp_96

]]></Node>
<StgValue><ssdm name="xor_ln170_5"/></StgValue>
</operation>

<operation id="2213" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1775" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:1767 %xor_ln170_6 = xor i24 %trunc_ln170_6, i24 %trunc_ln170_5

]]></Node>
<StgValue><ssdm name="xor_ln170_6"/></StgValue>
</operation>

<operation id="2214" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:1768 %xor_ln170_7 = xor i24 %xor_ln170_4, i24 %trunc_ln170_15

]]></Node>
<StgValue><ssdm name="xor_ln170_7"/></StgValue>
</operation>

<operation id="2215" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1779" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1771 %xor_ln170_10 = xor i8 %trunc_ln170_2, i8 %trunc_ln170

]]></Node>
<StgValue><ssdm name="xor_ln170_10"/></StgValue>
</operation>

<operation id="2216" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1780" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1772 %xor_ln170_11 = xor i8 %xor_ln170_2, i8 %trunc_ln170_13

]]></Node>
<StgValue><ssdm name="xor_ln170_11"/></StgValue>
</operation>

<operation id="2217" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1781" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1773 %t0_4 = xor i32 %xor_ln170_5, i32 %xor_ln170

]]></Node>
<StgValue><ssdm name="t0_4"/></StgValue>
</operation>

<operation id="2218" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1782" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1774 %xor_ln153_108 = xor i8 %xor_ln170_11, i8 %xor_ln170_10

]]></Node>
<StgValue><ssdm name="xor_ln153_108"/></StgValue>
</operation>

<operation id="2219" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1784" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:1776 %xor_ln153_110 = xor i24 %xor_ln170_7, i24 %xor_ln170_6

]]></Node>
<StgValue><ssdm name="xor_ln153_110"/></StgValue>
</operation>

<operation id="2220" st_id="91" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1788" bw="32" op_0_bw="8">
<![CDATA[
:1780 %Td0_load_132 = load i8 %Td0_addr_132

]]></Node>
<StgValue><ssdm name="Td0_load_132"/></StgValue>
</operation>

<operation id="2221" st_id="91" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1804" bw="32" op_0_bw="6">
<![CDATA[
:1796 %rk_load_37 = load i6 %rk_addr_37

]]></Node>
<StgValue><ssdm name="rk_load_37"/></StgValue>
</operation>

<operation id="2222" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1805" bw="16" op_0_bw="32">
<![CDATA[
:1797 %trunc_ln170_17 = trunc i32 %rk_load_37

]]></Node>
<StgValue><ssdm name="trunc_ln170_17"/></StgValue>
</operation>

<operation id="2223" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1806" bw="16" op_0_bw="32">
<![CDATA[
:1798 %trunc_ln170_18 = trunc i32 %Td0_load_132

]]></Node>
<StgValue><ssdm name="trunc_ln170_18"/></StgValue>
</operation>

<operation id="2224" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1816" bw="16" op_0_bw="32">
<![CDATA[
:1808 %trunc_ln170_27 = trunc i32 %tmp_98

]]></Node>
<StgValue><ssdm name="trunc_ln170_27"/></StgValue>
</operation>

<operation id="2225" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1817" bw="16" op_0_bw="32">
<![CDATA[
:1809 %trunc_ln170_28 = trunc i32 %tmp_100

]]></Node>
<StgValue><ssdm name="trunc_ln170_28"/></StgValue>
</operation>

<operation id="2226" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1819" bw="16" op_0_bw="32">
<![CDATA[
:1811 %trunc_ln170_29 = trunc i32 %tmp_99

]]></Node>
<StgValue><ssdm name="trunc_ln170_29"/></StgValue>
</operation>

<operation id="2227" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1820" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1812 %xor_ln170_15 = xor i16 %trunc_ln170_28, i16 %trunc_ln170_27

]]></Node>
<StgValue><ssdm name="xor_ln170_15"/></StgValue>
</operation>

<operation id="2228" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1830" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1822 %xor_ln170_23 = xor i16 %trunc_ln170_18, i16 %trunc_ln170_17

]]></Node>
<StgValue><ssdm name="xor_ln170_23"/></StgValue>
</operation>

<operation id="2229" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1831" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1823 %xor_ln170_24 = xor i16 %xor_ln170_15, i16 %trunc_ln170_29

]]></Node>
<StgValue><ssdm name="xor_ln170_24"/></StgValue>
</operation>

<operation id="2230" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1833" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1825 %xor_ln153_111 = xor i16 %xor_ln170_24, i16 %xor_ln170_23

]]></Node>
<StgValue><ssdm name="xor_ln153_111"/></StgValue>
</operation>

<operation id="2231" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1837" bw="64" op_0_bw="8">
<![CDATA[
:1829 %zext_ln170_8 = zext i8 %lshr_ln170_6

]]></Node>
<StgValue><ssdm name="zext_ln170_8"/></StgValue>
</operation>

<operation id="2232" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1838" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1830 %Td0_addr_136 = getelementptr i32 %Td0, i64 0, i64 %zext_ln170_8

]]></Node>
<StgValue><ssdm name="Td0_addr_136"/></StgValue>
</operation>

<operation id="2233" st_id="91" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1839" bw="32" op_0_bw="8">
<![CDATA[
:1831 %Td0_load_136 = load i8 %Td0_addr_136

]]></Node>
<StgValue><ssdm name="Td0_load_136"/></StgValue>
</operation>

<operation id="2234" st_id="91" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1844" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:1836 %tmp_101 = call i32 @rotr, i32 %Td0_load_137, i5 8

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="2235" st_id="91" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1849" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:1841 %tmp_102 = call i32 @rotr, i32 %Td0_load_138, i5 16

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="2236" st_id="91" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1853" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:1845 %tmp_103 = call i32 @rotr, i32 %Td0_load_139, i5 24

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="2237" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1854" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1846 %rk_addr_38 = getelementptr i32 %rk, i64 0, i64 38

]]></Node>
<StgValue><ssdm name="rk_addr_38"/></StgValue>
</operation>

<operation id="2238" st_id="91" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1855" bw="32" op_0_bw="6">
<![CDATA[
:1847 %rk_load_38 = load i6 %rk_addr_38

]]></Node>
<StgValue><ssdm name="rk_load_38"/></StgValue>
</operation>

<operation id="2239" st_id="91" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1895" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:1887 %tmp_104 = call i32 @rotr, i32 %Td0_load_141, i5 8

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="2240" st_id="91" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1900" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:1892 %tmp_105 = call i32 @rotr, i32 %Td0_load_142, i5 16

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="2241" st_id="91" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1904" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:1896 %tmp_106 = call i32 @rotr, i32 %Td0_load_143, i5 24

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="2242" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1938" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1930 %lshr_ln9 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %t0_4, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln9"/></StgValue>
</operation>

<operation id="2243" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1980" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1972 %trunc_ln177_1 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %xor_ln153_110, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln177_1"/></StgValue>
</operation>

<operation id="2244" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2060" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2052 %trunc_ln181_2 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %xor_ln153_111, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln181_2"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="2245" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1807" bw="24" op_0_bw="32">
<![CDATA[
:1799 %trunc_ln170_19 = trunc i32 %rk_load_37

]]></Node>
<StgValue><ssdm name="trunc_ln170_19"/></StgValue>
</operation>

<operation id="2246" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="24" op_0_bw="32">
<![CDATA[
:1800 %trunc_ln170_20 = trunc i32 %Td0_load_132

]]></Node>
<StgValue><ssdm name="trunc_ln170_20"/></StgValue>
</operation>

<operation id="2247" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1809" bw="8" op_0_bw="32">
<![CDATA[
:1801 %trunc_ln170_21 = trunc i32 %rk_load_37

]]></Node>
<StgValue><ssdm name="trunc_ln170_21"/></StgValue>
</operation>

<operation id="2248" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1810" bw="8" op_0_bw="32">
<![CDATA[
:1802 %trunc_ln170_22 = trunc i32 %Td0_load_132

]]></Node>
<StgValue><ssdm name="trunc_ln170_22"/></StgValue>
</operation>

<operation id="2249" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1811" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1803 %xor_ln170_13 = xor i32 %Td0_load_132, i32 %rk_load_37

]]></Node>
<StgValue><ssdm name="xor_ln170_13"/></StgValue>
</operation>

<operation id="2250" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1812" bw="8" op_0_bw="32">
<![CDATA[
:1804 %trunc_ln170_23 = trunc i32 %tmp_98

]]></Node>
<StgValue><ssdm name="trunc_ln170_23"/></StgValue>
</operation>

<operation id="2251" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="8" op_0_bw="32">
<![CDATA[
:1805 %trunc_ln170_24 = trunc i32 %tmp_100

]]></Node>
<StgValue><ssdm name="trunc_ln170_24"/></StgValue>
</operation>

<operation id="2252" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1814" bw="24" op_0_bw="32">
<![CDATA[
:1806 %trunc_ln170_25 = trunc i32 %tmp_98

]]></Node>
<StgValue><ssdm name="trunc_ln170_25"/></StgValue>
</operation>

<operation id="2253" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1815" bw="24" op_0_bw="32">
<![CDATA[
:1807 %trunc_ln170_26 = trunc i32 %tmp_100

]]></Node>
<StgValue><ssdm name="trunc_ln170_26"/></StgValue>
</operation>

<operation id="2254" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1818" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1810 %xor_ln170_14 = xor i32 %tmp_100, i32 %tmp_98

]]></Node>
<StgValue><ssdm name="xor_ln170_14"/></StgValue>
</operation>

<operation id="2255" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1821" bw="24" op_0_bw="32">
<![CDATA[
:1813 %trunc_ln170_30 = trunc i32 %tmp_99

]]></Node>
<StgValue><ssdm name="trunc_ln170_30"/></StgValue>
</operation>

<operation id="2256" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1822" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:1814 %xor_ln170_16 = xor i24 %trunc_ln170_26, i24 %trunc_ln170_25

]]></Node>
<StgValue><ssdm name="xor_ln170_16"/></StgValue>
</operation>

<operation id="2257" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1823" bw="8" op_0_bw="32">
<![CDATA[
:1815 %trunc_ln170_31 = trunc i32 %tmp_99

]]></Node>
<StgValue><ssdm name="trunc_ln170_31"/></StgValue>
</operation>

<operation id="2258" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1816 %xor_ln170_17 = xor i8 %trunc_ln170_24, i8 %trunc_ln170_23

]]></Node>
<StgValue><ssdm name="xor_ln170_17"/></StgValue>
</operation>

<operation id="2259" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1817 %xor_ln170_18 = xor i32 %xor_ln170_14, i32 %tmp_99

]]></Node>
<StgValue><ssdm name="xor_ln170_18"/></StgValue>
</operation>

<operation id="2260" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1826" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1818 %xor_ln170_19 = xor i8 %trunc_ln170_22, i8 %trunc_ln170_21

]]></Node>
<StgValue><ssdm name="xor_ln170_19"/></StgValue>
</operation>

<operation id="2261" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1827" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1819 %xor_ln170_20 = xor i8 %xor_ln170_17, i8 %trunc_ln170_31

]]></Node>
<StgValue><ssdm name="xor_ln170_20"/></StgValue>
</operation>

<operation id="2262" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1828" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:1820 %xor_ln170_21 = xor i24 %trunc_ln170_20, i24 %trunc_ln170_19

]]></Node>
<StgValue><ssdm name="xor_ln170_21"/></StgValue>
</operation>

<operation id="2263" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1829" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:1821 %xor_ln170_22 = xor i24 %xor_ln170_16, i24 %trunc_ln170_30

]]></Node>
<StgValue><ssdm name="xor_ln170_22"/></StgValue>
</operation>

<operation id="2264" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1832" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1824 %t1_4 = xor i32 %xor_ln170_18, i32 %xor_ln170_13

]]></Node>
<StgValue><ssdm name="t1_4"/></StgValue>
</operation>

<operation id="2265" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1834" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:1826 %xor_ln153_112 = xor i24 %xor_ln170_22, i24 %xor_ln170_21

]]></Node>
<StgValue><ssdm name="xor_ln153_112"/></StgValue>
</operation>

<operation id="2266" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1835" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1827 %xor_ln153_113 = xor i8 %xor_ln170_20, i8 %xor_ln170_19

]]></Node>
<StgValue><ssdm name="xor_ln153_113"/></StgValue>
</operation>

<operation id="2267" st_id="92" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1839" bw="32" op_0_bw="8">
<![CDATA[
:1831 %Td0_load_136 = load i8 %Td0_addr_136

]]></Node>
<StgValue><ssdm name="Td0_load_136"/></StgValue>
</operation>

<operation id="2268" st_id="92" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1855" bw="32" op_0_bw="6">
<![CDATA[
:1847 %rk_load_38 = load i6 %rk_addr_38

]]></Node>
<StgValue><ssdm name="rk_load_38"/></StgValue>
</operation>

<operation id="2269" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1860" bw="16" op_0_bw="32">
<![CDATA[
:1852 %trunc_ln170_38 = trunc i32 %rk_load_38

]]></Node>
<StgValue><ssdm name="trunc_ln170_38"/></StgValue>
</operation>

<operation id="2270" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1861" bw="16" op_0_bw="32">
<![CDATA[
:1853 %trunc_ln170_39 = trunc i32 %Td0_load_136

]]></Node>
<StgValue><ssdm name="trunc_ln170_39"/></StgValue>
</operation>

<operation id="2271" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1863" bw="16" op_0_bw="32">
<![CDATA[
:1855 %trunc_ln170_40 = trunc i32 %tmp_101

]]></Node>
<StgValue><ssdm name="trunc_ln170_40"/></StgValue>
</operation>

<operation id="2272" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1864" bw="16" op_0_bw="32">
<![CDATA[
:1856 %trunc_ln170_41 = trunc i32 %tmp_103

]]></Node>
<StgValue><ssdm name="trunc_ln170_41"/></StgValue>
</operation>

<operation id="2273" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1874" bw="16" op_0_bw="32">
<![CDATA[
:1866 %trunc_ln170_48 = trunc i32 %tmp_102

]]></Node>
<StgValue><ssdm name="trunc_ln170_48"/></StgValue>
</operation>

<operation id="2274" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1875" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1867 %xor_ln170_30 = xor i16 %trunc_ln170_41, i16 %trunc_ln170_40

]]></Node>
<StgValue><ssdm name="xor_ln170_30"/></StgValue>
</operation>

<operation id="2275" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1877" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1869 %xor_ln170_32 = xor i16 %trunc_ln170_39, i16 %trunc_ln170_38

]]></Node>
<StgValue><ssdm name="xor_ln170_32"/></StgValue>
</operation>

<operation id="2276" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1878" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1870 %xor_ln170_33 = xor i16 %xor_ln170_30, i16 %trunc_ln170_48

]]></Node>
<StgValue><ssdm name="xor_ln170_33"/></StgValue>
</operation>

<operation id="2277" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1878 %xor_ln153_116 = xor i16 %xor_ln170_33, i16 %xor_ln170_32

]]></Node>
<StgValue><ssdm name="xor_ln153_116"/></StgValue>
</operation>

<operation id="2278" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1888" bw="64" op_0_bw="8">
<![CDATA[
:1880 %zext_ln170_12 = zext i8 %lshr_ln170_9

]]></Node>
<StgValue><ssdm name="zext_ln170_12"/></StgValue>
</operation>

<operation id="2279" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1889" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1881 %Td0_addr_140 = getelementptr i32 %Td0, i64 0, i64 %zext_ln170_12

]]></Node>
<StgValue><ssdm name="Td0_addr_140"/></StgValue>
</operation>

<operation id="2280" st_id="92" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1890" bw="32" op_0_bw="8">
<![CDATA[
:1882 %Td0_load_140 = load i8 %Td0_addr_140

]]></Node>
<StgValue><ssdm name="Td0_load_140"/></StgValue>
</operation>

<operation id="2281" st_id="92" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1895" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:1887 %tmp_104 = call i32 @rotr, i32 %Td0_load_141, i5 8

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="2282" st_id="92" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1900" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:1892 %tmp_105 = call i32 @rotr, i32 %Td0_load_142, i5 16

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="2283" st_id="92" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1904" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="5">
<![CDATA[
:1896 %tmp_106 = call i32 @rotr, i32 %Td0_load_143, i5 24

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="2284" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1905" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1897 %rk_addr_39 = getelementptr i32 %rk, i64 0, i64 39

]]></Node>
<StgValue><ssdm name="rk_addr_39"/></StgValue>
</operation>

<operation id="2285" st_id="92" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1906" bw="32" op_0_bw="6">
<![CDATA[
:1898 %rk_load_39 = load i6 %rk_addr_39

]]></Node>
<StgValue><ssdm name="rk_load_39"/></StgValue>
</operation>

<operation id="2286" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1946" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1938 %trunc_ln175_2 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %xor_ln153_116, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln175_2"/></StgValue>
</operation>

<operation id="2287" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1976" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1968 %lshr_ln10 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %t1_4, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln10"/></StgValue>
</operation>

<operation id="2288" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2018" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2010 %trunc_ln179_1 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %xor_ln153_112, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln179_1"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="2289" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1856" bw="24" op_0_bw="32">
<![CDATA[
:1848 %trunc_ln170_34 = trunc i32 %rk_load_38

]]></Node>
<StgValue><ssdm name="trunc_ln170_34"/></StgValue>
</operation>

<operation id="2290" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1857" bw="24" op_0_bw="32">
<![CDATA[
:1849 %trunc_ln170_35 = trunc i32 %Td0_load_136

]]></Node>
<StgValue><ssdm name="trunc_ln170_35"/></StgValue>
</operation>

<operation id="2291" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1858" bw="8" op_0_bw="32">
<![CDATA[
:1850 %trunc_ln170_36 = trunc i32 %rk_load_38

]]></Node>
<StgValue><ssdm name="trunc_ln170_36"/></StgValue>
</operation>

<operation id="2292" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1859" bw="8" op_0_bw="32">
<![CDATA[
:1851 %trunc_ln170_37 = trunc i32 %Td0_load_136

]]></Node>
<StgValue><ssdm name="trunc_ln170_37"/></StgValue>
</operation>

<operation id="2293" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1862" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1854 %xor_ln170_26 = xor i32 %Td0_load_136, i32 %rk_load_38

]]></Node>
<StgValue><ssdm name="xor_ln170_26"/></StgValue>
</operation>

<operation id="2294" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1865" bw="8" op_0_bw="32">
<![CDATA[
:1857 %trunc_ln170_42 = trunc i32 %tmp_101

]]></Node>
<StgValue><ssdm name="trunc_ln170_42"/></StgValue>
</operation>

<operation id="2295" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1866" bw="8" op_0_bw="32">
<![CDATA[
:1858 %trunc_ln170_43 = trunc i32 %tmp_103

]]></Node>
<StgValue><ssdm name="trunc_ln170_43"/></StgValue>
</operation>

<operation id="2296" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1867" bw="24" op_0_bw="32">
<![CDATA[
:1859 %trunc_ln170_44 = trunc i32 %tmp_101

]]></Node>
<StgValue><ssdm name="trunc_ln170_44"/></StgValue>
</operation>

<operation id="2297" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1868" bw="24" op_0_bw="32">
<![CDATA[
:1860 %trunc_ln170_45 = trunc i32 %tmp_103

]]></Node>
<StgValue><ssdm name="trunc_ln170_45"/></StgValue>
</operation>

<operation id="2298" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1869" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1861 %xor_ln170_27 = xor i32 %tmp_103, i32 %tmp_101

]]></Node>
<StgValue><ssdm name="xor_ln170_27"/></StgValue>
</operation>

<operation id="2299" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1870" bw="24" op_0_bw="32">
<![CDATA[
:1862 %trunc_ln170_46 = trunc i32 %tmp_102

]]></Node>
<StgValue><ssdm name="trunc_ln170_46"/></StgValue>
</operation>

<operation id="2300" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1871" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:1863 %xor_ln170_28 = xor i24 %trunc_ln170_45, i24 %trunc_ln170_44

]]></Node>
<StgValue><ssdm name="xor_ln170_28"/></StgValue>
</operation>

<operation id="2301" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1872" bw="8" op_0_bw="32">
<![CDATA[
:1864 %trunc_ln170_47 = trunc i32 %tmp_102

]]></Node>
<StgValue><ssdm name="trunc_ln170_47"/></StgValue>
</operation>

<operation id="2302" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1873" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1865 %xor_ln170_29 = xor i8 %trunc_ln170_43, i8 %trunc_ln170_42

]]></Node>
<StgValue><ssdm name="xor_ln170_29"/></StgValue>
</operation>

<operation id="2303" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1868 %xor_ln170_31 = xor i32 %xor_ln170_27, i32 %tmp_102

]]></Node>
<StgValue><ssdm name="xor_ln170_31"/></StgValue>
</operation>

<operation id="2304" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1879" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1871 %xor_ln170_34 = xor i8 %trunc_ln170_37, i8 %trunc_ln170_36

]]></Node>
<StgValue><ssdm name="xor_ln170_34"/></StgValue>
</operation>

<operation id="2305" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1880" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1872 %xor_ln170_35 = xor i8 %xor_ln170_29, i8 %trunc_ln170_47

]]></Node>
<StgValue><ssdm name="xor_ln170_35"/></StgValue>
</operation>

<operation id="2306" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1881" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:1873 %xor_ln170_36 = xor i24 %trunc_ln170_35, i24 %trunc_ln170_34

]]></Node>
<StgValue><ssdm name="xor_ln170_36"/></StgValue>
</operation>

<operation id="2307" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1882" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:1874 %xor_ln170_37 = xor i24 %xor_ln170_28, i24 %trunc_ln170_46

]]></Node>
<StgValue><ssdm name="xor_ln170_37"/></StgValue>
</operation>

<operation id="2308" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1883" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1875 %t2_4 = xor i32 %xor_ln170_31, i32 %xor_ln170_26

]]></Node>
<StgValue><ssdm name="t2_4"/></StgValue>
</operation>

<operation id="2309" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1884" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:1876 %xor_ln153_114 = xor i24 %xor_ln170_37, i24 %xor_ln170_36

]]></Node>
<StgValue><ssdm name="xor_ln153_114"/></StgValue>
</operation>

<operation id="2310" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1885" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1877 %xor_ln153_115 = xor i8 %xor_ln170_35, i8 %xor_ln170_34

]]></Node>
<StgValue><ssdm name="xor_ln153_115"/></StgValue>
</operation>

<operation id="2311" st_id="93" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1890" bw="32" op_0_bw="8">
<![CDATA[
:1882 %Td0_load_140 = load i8 %Td0_addr_140

]]></Node>
<StgValue><ssdm name="Td0_load_140"/></StgValue>
</operation>

<operation id="2312" st_id="93" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1906" bw="32" op_0_bw="6">
<![CDATA[
:1898 %rk_load_39 = load i6 %rk_addr_39

]]></Node>
<StgValue><ssdm name="rk_load_39"/></StgValue>
</operation>

<operation id="2313" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1909" bw="16" op_0_bw="32">
<![CDATA[
:1901 %trunc_ln170_53 = trunc i32 %rk_load_39

]]></Node>
<StgValue><ssdm name="trunc_ln170_53"/></StgValue>
</operation>

<operation id="2314" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1910" bw="16" op_0_bw="32">
<![CDATA[
:1902 %trunc_ln170_54 = trunc i32 %Td0_load_140

]]></Node>
<StgValue><ssdm name="trunc_ln170_54"/></StgValue>
</operation>

<operation id="2315" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1916" bw="16" op_0_bw="32">
<![CDATA[
:1908 %trunc_ln170_59 = trunc i32 %tmp_104

]]></Node>
<StgValue><ssdm name="trunc_ln170_59"/></StgValue>
</operation>

<operation id="2316" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1917" bw="16" op_0_bw="32">
<![CDATA[
:1909 %trunc_ln170_60 = trunc i32 %tmp_106

]]></Node>
<StgValue><ssdm name="trunc_ln170_60"/></StgValue>
</operation>

<operation id="2317" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1923" bw="16" op_0_bw="32">
<![CDATA[
:1915 %trunc_ln170_64 = trunc i32 %tmp_105

]]></Node>
<StgValue><ssdm name="trunc_ln170_64"/></StgValue>
</operation>

<operation id="2318" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1924" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1916 %xor_ln170_42 = xor i16 %trunc_ln170_60, i16 %trunc_ln170_59

]]></Node>
<StgValue><ssdm name="xor_ln170_42"/></StgValue>
</operation>

<operation id="2319" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1930" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1922 %xor_ln170_47 = xor i16 %trunc_ln170_54, i16 %trunc_ln170_53

]]></Node>
<StgValue><ssdm name="xor_ln170_47"/></StgValue>
</operation>

<operation id="2320" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1931" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1923 %xor_ln170_48 = xor i16 %xor_ln170_42, i16 %trunc_ln170_64

]]></Node>
<StgValue><ssdm name="xor_ln170_48"/></StgValue>
</operation>

<operation id="2321" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1936" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1928 %xor_ln153_118 = xor i16 %xor_ln170_48, i16 %xor_ln170_47

]]></Node>
<StgValue><ssdm name="xor_ln153_118"/></StgValue>
</operation>

<operation id="2322" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1984" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1976 %trunc_ln177_2 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %xor_ln153_118, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln177_2"/></StgValue>
</operation>

<operation id="2323" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2014" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2006 %lshr_ln11 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %t2_4, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln11"/></StgValue>
</operation>

<operation id="2324" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2056" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2048 %trunc_ln181_1 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %xor_ln153_114, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln181_1"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="2325" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1907" bw="8" op_0_bw="32">
<![CDATA[
:1899 %trunc_ln170_51 = trunc i32 %rk_load_39

]]></Node>
<StgValue><ssdm name="trunc_ln170_51"/></StgValue>
</operation>

<operation id="2326" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1908" bw="8" op_0_bw="32">
<![CDATA[
:1900 %trunc_ln170_52 = trunc i32 %Td0_load_140

]]></Node>
<StgValue><ssdm name="trunc_ln170_52"/></StgValue>
</operation>

<operation id="2327" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1911" bw="24" op_0_bw="32">
<![CDATA[
:1903 %trunc_ln170_55 = trunc i32 %rk_load_39

]]></Node>
<StgValue><ssdm name="trunc_ln170_55"/></StgValue>
</operation>

<operation id="2328" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1912" bw="24" op_0_bw="32">
<![CDATA[
:1904 %trunc_ln170_56 = trunc i32 %Td0_load_140

]]></Node>
<StgValue><ssdm name="trunc_ln170_56"/></StgValue>
</operation>

<operation id="2329" st_id="94" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1913" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1905 %xor_ln170_39 = xor i32 %Td0_load_140, i32 %rk_load_39

]]></Node>
<StgValue><ssdm name="xor_ln170_39"/></StgValue>
</operation>

<operation id="2330" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1914" bw="24" op_0_bw="32">
<![CDATA[
:1906 %trunc_ln170_57 = trunc i32 %tmp_104

]]></Node>
<StgValue><ssdm name="trunc_ln170_57"/></StgValue>
</operation>

<operation id="2331" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1915" bw="24" op_0_bw="32">
<![CDATA[
:1907 %trunc_ln170_58 = trunc i32 %tmp_106

]]></Node>
<StgValue><ssdm name="trunc_ln170_58"/></StgValue>
</operation>

<operation id="2332" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1918" bw="8" op_0_bw="32">
<![CDATA[
:1910 %trunc_ln170_61 = trunc i32 %tmp_104

]]></Node>
<StgValue><ssdm name="trunc_ln170_61"/></StgValue>
</operation>

<operation id="2333" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1919" bw="8" op_0_bw="32">
<![CDATA[
:1911 %trunc_ln170_62 = trunc i32 %tmp_106

]]></Node>
<StgValue><ssdm name="trunc_ln170_62"/></StgValue>
</operation>

<operation id="2334" st_id="94" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1920" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1912 %xor_ln170_40 = xor i32 %tmp_106, i32 %tmp_104

]]></Node>
<StgValue><ssdm name="xor_ln170_40"/></StgValue>
</operation>

<operation id="2335" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1921" bw="8" op_0_bw="32">
<![CDATA[
:1913 %trunc_ln170_63 = trunc i32 %tmp_105

]]></Node>
<StgValue><ssdm name="trunc_ln170_63"/></StgValue>
</operation>

<operation id="2336" st_id="94" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1922" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1914 %xor_ln170_41 = xor i8 %trunc_ln170_62, i8 %trunc_ln170_61

]]></Node>
<StgValue><ssdm name="xor_ln170_41"/></StgValue>
</operation>

<operation id="2337" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1925" bw="24" op_0_bw="32">
<![CDATA[
:1917 %trunc_ln170_65 = trunc i32 %tmp_105

]]></Node>
<StgValue><ssdm name="trunc_ln170_65"/></StgValue>
</operation>

<operation id="2338" st_id="94" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1926" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:1918 %xor_ln170_43 = xor i24 %trunc_ln170_58, i24 %trunc_ln170_57

]]></Node>
<StgValue><ssdm name="xor_ln170_43"/></StgValue>
</operation>

<operation id="2339" st_id="94" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1927" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1919 %xor_ln170_44 = xor i32 %xor_ln170_40, i32 %tmp_105

]]></Node>
<StgValue><ssdm name="xor_ln170_44"/></StgValue>
</operation>

<operation id="2340" st_id="94" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1928" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:1920 %xor_ln170_45 = xor i24 %trunc_ln170_56, i24 %trunc_ln170_55

]]></Node>
<StgValue><ssdm name="xor_ln170_45"/></StgValue>
</operation>

<operation id="2341" st_id="94" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1929" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:1921 %xor_ln170_46 = xor i24 %xor_ln170_43, i24 %trunc_ln170_65

]]></Node>
<StgValue><ssdm name="xor_ln170_46"/></StgValue>
</operation>

<operation id="2342" st_id="94" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1932" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1924 %xor_ln170_49 = xor i8 %trunc_ln170_52, i8 %trunc_ln170_51

]]></Node>
<StgValue><ssdm name="xor_ln170_49"/></StgValue>
</operation>

<operation id="2343" st_id="94" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1933" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1925 %xor_ln170_50 = xor i8 %xor_ln170_41, i8 %trunc_ln170_63

]]></Node>
<StgValue><ssdm name="xor_ln170_50"/></StgValue>
</operation>

<operation id="2344" st_id="94" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1926 %t3_4 = xor i32 %xor_ln170_44, i32 %xor_ln170_39

]]></Node>
<StgValue><ssdm name="t3_4"/></StgValue>
</operation>

<operation id="2345" st_id="94" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1935" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1927 %xor_ln153_117 = xor i8 %xor_ln170_50, i8 %xor_ln170_49

]]></Node>
<StgValue><ssdm name="xor_ln153_117"/></StgValue>
</operation>

<operation id="2346" st_id="94" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1937" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:1929 %xor_ln153_119 = xor i24 %xor_ln170_46, i24 %xor_ln170_45

]]></Node>
<StgValue><ssdm name="xor_ln153_119"/></StgValue>
</operation>

<operation id="2347" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1942" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1934 %trunc_ln175_1 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %xor_ln153_119, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln175_1"/></StgValue>
</operation>

<operation id="2348" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2052" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2044 %lshr_ln12 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %t3_4, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln12"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="2349" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1939" bw="64" op_0_bw="8">
<![CDATA[
:1931 %zext_ln175 = zext i8 %lshr_ln9

]]></Node>
<StgValue><ssdm name="zext_ln175"/></StgValue>
</operation>

<operation id="2350" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1940" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1932 %Td4s_addr = getelementptr i8 %Td4s, i64 0, i64 %zext_ln175

]]></Node>
<StgValue><ssdm name="Td4s_addr"/></StgValue>
</operation>

<operation id="2351" st_id="95" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1941" bw="8" op_0_bw="8">
<![CDATA[
:1933 %Td4s_load = load i8 %Td4s_addr

]]></Node>
<StgValue><ssdm name="Td4s_load"/></StgValue>
</operation>

<operation id="2352" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1943" bw="64" op_0_bw="8">
<![CDATA[
:1935 %zext_ln175_1 = zext i8 %trunc_ln175_1

]]></Node>
<StgValue><ssdm name="zext_ln175_1"/></StgValue>
</operation>

<operation id="2353" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1944" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1936 %Td4s_addr_1 = getelementptr i8 %Td4s, i64 0, i64 %zext_ln175_1

]]></Node>
<StgValue><ssdm name="Td4s_addr_1"/></StgValue>
</operation>

<operation id="2354" st_id="95" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1945" bw="8" op_0_bw="8">
<![CDATA[
:1937 %Td4s_load_1 = load i8 %Td4s_addr_1

]]></Node>
<StgValue><ssdm name="Td4s_load_1"/></StgValue>
</operation>

<operation id="2355" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1947" bw="64" op_0_bw="8">
<![CDATA[
:1939 %zext_ln175_2 = zext i8 %trunc_ln175_2

]]></Node>
<StgValue><ssdm name="zext_ln175_2"/></StgValue>
</operation>

<operation id="2356" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1948" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1940 %Td4s_addr_2 = getelementptr i8 %Td4s, i64 0, i64 %zext_ln175_2

]]></Node>
<StgValue><ssdm name="Td4s_addr_2"/></StgValue>
</operation>

<operation id="2357" st_id="95" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1949" bw="8" op_0_bw="8">
<![CDATA[
:1941 %Td4s_load_2 = load i8 %Td4s_addr_2

]]></Node>
<StgValue><ssdm name="Td4s_load_2"/></StgValue>
</operation>

<operation id="2358" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1950" bw="64" op_0_bw="8">
<![CDATA[
:1942 %zext_ln175_3 = zext i8 %xor_ln153_113

]]></Node>
<StgValue><ssdm name="zext_ln175_3"/></StgValue>
</operation>

<operation id="2359" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1951" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1943 %Td4s_addr_3 = getelementptr i8 %Td4s, i64 0, i64 %zext_ln175_3

]]></Node>
<StgValue><ssdm name="Td4s_addr_3"/></StgValue>
</operation>

<operation id="2360" st_id="95" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1952" bw="8" op_0_bw="8">
<![CDATA[
:1944 %Td4s_load_3 = load i8 %Td4s_addr_3

]]></Node>
<StgValue><ssdm name="Td4s_load_3"/></StgValue>
</operation>

<operation id="2361" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1954" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1946 %rk_addr_40 = getelementptr i32 %rk, i64 0, i64 40

]]></Node>
<StgValue><ssdm name="rk_addr_40"/></StgValue>
</operation>

<operation id="2362" st_id="95" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1955" bw="32" op_0_bw="6">
<![CDATA[
:1947 %rk_load_40 = load i6 %rk_addr_40

]]></Node>
<StgValue><ssdm name="rk_load_40"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="2363" st_id="96" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1941" bw="8" op_0_bw="8">
<![CDATA[
:1933 %Td4s_load = load i8 %Td4s_addr

]]></Node>
<StgValue><ssdm name="Td4s_load"/></StgValue>
</operation>

<operation id="2364" st_id="96" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1945" bw="8" op_0_bw="8">
<![CDATA[
:1937 %Td4s_load_1 = load i8 %Td4s_addr_1

]]></Node>
<StgValue><ssdm name="Td4s_load_1"/></StgValue>
</operation>

<operation id="2365" st_id="96" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1949" bw="8" op_0_bw="8">
<![CDATA[
:1941 %Td4s_load_2 = load i8 %Td4s_addr_2

]]></Node>
<StgValue><ssdm name="Td4s_load_2"/></StgValue>
</operation>

<operation id="2366" st_id="96" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1952" bw="8" op_0_bw="8">
<![CDATA[
:1944 %Td4s_load_3 = load i8 %Td4s_addr_3

]]></Node>
<StgValue><ssdm name="Td4s_load_3"/></StgValue>
</operation>

<operation id="2367" st_id="96" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1955" bw="32" op_0_bw="6">
<![CDATA[
:1947 %rk_load_40 = load i6 %rk_addr_40

]]></Node>
<StgValue><ssdm name="rk_load_40"/></StgValue>
</operation>

<operation id="2368" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1956" bw="8" op_0_bw="32">
<![CDATA[
:1948 %trunc_ln175 = trunc i32 %rk_load_40

]]></Node>
<StgValue><ssdm name="trunc_ln175"/></StgValue>
</operation>

<operation id="2369" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1958" bw="24" op_0_bw="32">
<![CDATA[
:1950 %trunc_ln175_3 = trunc i32 %rk_load_40

]]></Node>
<StgValue><ssdm name="trunc_ln175_3"/></StgValue>
</operation>

<operation id="2370" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1959" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
:1951 %tmp_116 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %Td4s_load_2, i8 %Td4s_load_3

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="2371" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1960" bw="16" op_0_bw="32">
<![CDATA[
:1952 %trunc_ln175_4 = trunc i32 %rk_load_40

]]></Node>
<StgValue><ssdm name="trunc_ln175_4"/></StgValue>
</operation>

<operation id="2372" st_id="96" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1962" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1954 %xor_ln153_120 = xor i16 %trunc_ln175_4, i16 %tmp_116

]]></Node>
<StgValue><ssdm name="xor_ln153_120"/></StgValue>
</operation>

<operation id="2373" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1970" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1962 %trunc_ln176_2 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %xor_ln153_120, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln176_2"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="2374" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1953" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
:1945 %or_ln175_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %Td4s_load, i8 %Td4s_load_1, i8 %Td4s_load_2, i8 %Td4s_load_3

]]></Node>
<StgValue><ssdm name="or_ln175_2"/></StgValue>
</operation>

<operation id="2375" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1957" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
:1949 %tmp_115 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8, i8 %Td4s_load_1, i8 %Td4s_load_2, i8 %Td4s_load_3

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="2376" st_id="97" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1961" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1953 %s0_5 = xor i32 %rk_load_40, i32 %or_ln175_2

]]></Node>
<StgValue><ssdm name="s0_5"/></StgValue>
</operation>

<operation id="2377" st_id="97" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1963" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:1955 %xor_ln153_121 = xor i24 %trunc_ln175_3, i24 %tmp_115

]]></Node>
<StgValue><ssdm name="xor_ln153_121"/></StgValue>
</operation>

<operation id="2378" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1964" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1956 %trunc_ln3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %s0_5, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>

<operation id="2379" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1965" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1957 %pt_addr = getelementptr i8 %pt, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pt_addr"/></StgValue>
</operation>

<operation id="2380" st_id="97" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1966" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:1958 %store_ln176 = store i8 %trunc_ln3, i4 %pt_addr

]]></Node>
<StgValue><ssdm name="store_ln176"/></StgValue>
</operation>

<operation id="2381" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1967" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1959 %trunc_ln176_1 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %xor_ln153_121, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln176_1"/></StgValue>
</operation>

<operation id="2382" st_id="97" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1973" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1965 %xor_ln176 = xor i8 %Td4s_load_3, i8 %trunc_ln175

]]></Node>
<StgValue><ssdm name="xor_ln176"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="2383" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1968" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1960 %pt_addr_1 = getelementptr i8 %pt, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="pt_addr_1"/></StgValue>
</operation>

<operation id="2384" st_id="98" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1969" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:1961 %store_ln176 = store i8 %trunc_ln176_1, i4 %pt_addr_1

]]></Node>
<StgValue><ssdm name="store_ln176"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="2385" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1971" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1963 %pt_addr_2 = getelementptr i8 %pt, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="pt_addr_2"/></StgValue>
</operation>

<operation id="2386" st_id="99" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1972" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:1964 %store_ln176 = store i8 %trunc_ln176_2, i4 %pt_addr_2

]]></Node>
<StgValue><ssdm name="store_ln176"/></StgValue>
</operation>

<operation id="2387" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1977" bw="64" op_0_bw="8">
<![CDATA[
:1969 %zext_ln177 = zext i8 %lshr_ln10

]]></Node>
<StgValue><ssdm name="zext_ln177"/></StgValue>
</operation>

<operation id="2388" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1978" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1970 %Td4s_addr_4 = getelementptr i8 %Td4s, i64 0, i64 %zext_ln177

]]></Node>
<StgValue><ssdm name="Td4s_addr_4"/></StgValue>
</operation>

<operation id="2389" st_id="99" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1979" bw="8" op_0_bw="8">
<![CDATA[
:1971 %Td4s_load_4 = load i8 %Td4s_addr_4

]]></Node>
<StgValue><ssdm name="Td4s_load_4"/></StgValue>
</operation>

<operation id="2390" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1981" bw="64" op_0_bw="8">
<![CDATA[
:1973 %zext_ln177_1 = zext i8 %trunc_ln177_1

]]></Node>
<StgValue><ssdm name="zext_ln177_1"/></StgValue>
</operation>

<operation id="2391" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1982" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1974 %Td4s_addr_5 = getelementptr i8 %Td4s, i64 0, i64 %zext_ln177_1

]]></Node>
<StgValue><ssdm name="Td4s_addr_5"/></StgValue>
</operation>

<operation id="2392" st_id="99" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1983" bw="8" op_0_bw="8">
<![CDATA[
:1975 %Td4s_load_5 = load i8 %Td4s_addr_5

]]></Node>
<StgValue><ssdm name="Td4s_load_5"/></StgValue>
</operation>

<operation id="2393" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1985" bw="64" op_0_bw="8">
<![CDATA[
:1977 %zext_ln177_2 = zext i8 %trunc_ln177_2

]]></Node>
<StgValue><ssdm name="zext_ln177_2"/></StgValue>
</operation>

<operation id="2394" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1986" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1978 %Td4s_addr_6 = getelementptr i8 %Td4s, i64 0, i64 %zext_ln177_2

]]></Node>
<StgValue><ssdm name="Td4s_addr_6"/></StgValue>
</operation>

<operation id="2395" st_id="99" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1987" bw="8" op_0_bw="8">
<![CDATA[
:1979 %Td4s_load_6 = load i8 %Td4s_addr_6

]]></Node>
<StgValue><ssdm name="Td4s_load_6"/></StgValue>
</operation>

<operation id="2396" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1988" bw="64" op_0_bw="8">
<![CDATA[
:1980 %zext_ln177_3 = zext i8 %xor_ln153_115

]]></Node>
<StgValue><ssdm name="zext_ln177_3"/></StgValue>
</operation>

<operation id="2397" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1989" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1981 %Td4s_addr_7 = getelementptr i8 %Td4s, i64 0, i64 %zext_ln177_3

]]></Node>
<StgValue><ssdm name="Td4s_addr_7"/></StgValue>
</operation>

<operation id="2398" st_id="99" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1990" bw="8" op_0_bw="8">
<![CDATA[
:1982 %Td4s_load_7 = load i8 %Td4s_addr_7

]]></Node>
<StgValue><ssdm name="Td4s_load_7"/></StgValue>
</operation>

<operation id="2399" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1992" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1984 %rk_addr_41 = getelementptr i32 %rk, i64 0, i64 41

]]></Node>
<StgValue><ssdm name="rk_addr_41"/></StgValue>
</operation>

<operation id="2400" st_id="99" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1993" bw="32" op_0_bw="6">
<![CDATA[
:1985 %rk_load_41 = load i6 %rk_addr_41

]]></Node>
<StgValue><ssdm name="rk_load_41"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="2401" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1974" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1966 %pt_addr_3 = getelementptr i8 %pt, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="pt_addr_3"/></StgValue>
</operation>

<operation id="2402" st_id="100" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1975" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:1967 %store_ln176 = store i8 %xor_ln176, i4 %pt_addr_3

]]></Node>
<StgValue><ssdm name="store_ln176"/></StgValue>
</operation>

<operation id="2403" st_id="100" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1979" bw="8" op_0_bw="8">
<![CDATA[
:1971 %Td4s_load_4 = load i8 %Td4s_addr_4

]]></Node>
<StgValue><ssdm name="Td4s_load_4"/></StgValue>
</operation>

<operation id="2404" st_id="100" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1983" bw="8" op_0_bw="8">
<![CDATA[
:1975 %Td4s_load_5 = load i8 %Td4s_addr_5

]]></Node>
<StgValue><ssdm name="Td4s_load_5"/></StgValue>
</operation>

<operation id="2405" st_id="100" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1987" bw="8" op_0_bw="8">
<![CDATA[
:1979 %Td4s_load_6 = load i8 %Td4s_addr_6

]]></Node>
<StgValue><ssdm name="Td4s_load_6"/></StgValue>
</operation>

<operation id="2406" st_id="100" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1990" bw="8" op_0_bw="8">
<![CDATA[
:1982 %Td4s_load_7 = load i8 %Td4s_addr_7

]]></Node>
<StgValue><ssdm name="Td4s_load_7"/></StgValue>
</operation>

<operation id="2407" st_id="100" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1993" bw="32" op_0_bw="6">
<![CDATA[
:1985 %rk_load_41 = load i6 %rk_addr_41

]]></Node>
<StgValue><ssdm name="rk_load_41"/></StgValue>
</operation>

<operation id="2408" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1994" bw="8" op_0_bw="32">
<![CDATA[
:1986 %trunc_ln177 = trunc i32 %rk_load_41

]]></Node>
<StgValue><ssdm name="trunc_ln177"/></StgValue>
</operation>

<operation id="2409" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1996" bw="24" op_0_bw="32">
<![CDATA[
:1988 %trunc_ln177_3 = trunc i32 %rk_load_41

]]></Node>
<StgValue><ssdm name="trunc_ln177_3"/></StgValue>
</operation>

<operation id="2410" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1997" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
:1989 %tmp_118 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %Td4s_load_6, i8 %Td4s_load_7

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="2411" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1998" bw="16" op_0_bw="32">
<![CDATA[
:1990 %trunc_ln177_4 = trunc i32 %rk_load_41

]]></Node>
<StgValue><ssdm name="trunc_ln177_4"/></StgValue>
</operation>

<operation id="2412" st_id="100" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2000" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1992 %xor_ln153_122 = xor i16 %trunc_ln177_4, i16 %tmp_118

]]></Node>
<StgValue><ssdm name="xor_ln153_122"/></StgValue>
</operation>

<operation id="2413" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2008" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2000 %trunc_ln178_2 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %xor_ln153_122, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln178_2"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="2414" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1991" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
:1983 %or_ln177_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %Td4s_load_4, i8 %Td4s_load_5, i8 %Td4s_load_6, i8 %Td4s_load_7

]]></Node>
<StgValue><ssdm name="or_ln177_2"/></StgValue>
</operation>

<operation id="2415" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1995" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
:1987 %tmp_117 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8, i8 %Td4s_load_5, i8 %Td4s_load_6, i8 %Td4s_load_7

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="2416" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1999" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1991 %s1_5 = xor i32 %rk_load_41, i32 %or_ln177_2

]]></Node>
<StgValue><ssdm name="s1_5"/></StgValue>
</operation>

<operation id="2417" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2001" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:1993 %xor_ln153_123 = xor i24 %trunc_ln177_3, i24 %tmp_117

]]></Node>
<StgValue><ssdm name="xor_ln153_123"/></StgValue>
</operation>

<operation id="2418" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2002" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1994 %trunc_ln10 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %s1_5, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln10"/></StgValue>
</operation>

<operation id="2419" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2003" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1995 %pt_addr_4 = getelementptr i8 %pt, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="pt_addr_4"/></StgValue>
</operation>

<operation id="2420" st_id="101" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2004" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:1996 %store_ln178 = store i8 %trunc_ln10, i4 %pt_addr_4

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="2421" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2005" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1997 %trunc_ln178_1 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %xor_ln153_123, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln178_1"/></StgValue>
</operation>

<operation id="2422" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2011" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2003 %xor_ln178 = xor i8 %Td4s_load_7, i8 %trunc_ln177

]]></Node>
<StgValue><ssdm name="xor_ln178"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="2423" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2006" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1998 %pt_addr_5 = getelementptr i8 %pt, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="pt_addr_5"/></StgValue>
</operation>

<operation id="2424" st_id="102" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2007" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:1999 %store_ln178 = store i8 %trunc_ln178_1, i4 %pt_addr_5

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="2425" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2009" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2001 %pt_addr_6 = getelementptr i8 %pt, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="pt_addr_6"/></StgValue>
</operation>

<operation id="2426" st_id="103" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2010" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:2002 %store_ln178 = store i8 %trunc_ln178_2, i4 %pt_addr_6

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="2427" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2015" bw="64" op_0_bw="8">
<![CDATA[
:2007 %zext_ln179 = zext i8 %lshr_ln11

]]></Node>
<StgValue><ssdm name="zext_ln179"/></StgValue>
</operation>

<operation id="2428" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2016" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2008 %Td4s_addr_8 = getelementptr i8 %Td4s, i64 0, i64 %zext_ln179

]]></Node>
<StgValue><ssdm name="Td4s_addr_8"/></StgValue>
</operation>

<operation id="2429" st_id="103" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2017" bw="8" op_0_bw="8">
<![CDATA[
:2009 %Td4s_load_8 = load i8 %Td4s_addr_8

]]></Node>
<StgValue><ssdm name="Td4s_load_8"/></StgValue>
</operation>

<operation id="2430" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2019" bw="64" op_0_bw="8">
<![CDATA[
:2011 %zext_ln179_1 = zext i8 %trunc_ln179_1

]]></Node>
<StgValue><ssdm name="zext_ln179_1"/></StgValue>
</operation>

<operation id="2431" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2020" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2012 %Td4s_addr_9 = getelementptr i8 %Td4s, i64 0, i64 %zext_ln179_1

]]></Node>
<StgValue><ssdm name="Td4s_addr_9"/></StgValue>
</operation>

<operation id="2432" st_id="103" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2021" bw="8" op_0_bw="8">
<![CDATA[
:2013 %Td4s_load_9 = load i8 %Td4s_addr_9

]]></Node>
<StgValue><ssdm name="Td4s_load_9"/></StgValue>
</operation>

<operation id="2433" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2023" bw="64" op_0_bw="8">
<![CDATA[
:2015 %zext_ln179_2 = zext i8 %trunc_ln179_2

]]></Node>
<StgValue><ssdm name="zext_ln179_2"/></StgValue>
</operation>

<operation id="2434" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2024" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2016 %Td4s_addr_10 = getelementptr i8 %Td4s, i64 0, i64 %zext_ln179_2

]]></Node>
<StgValue><ssdm name="Td4s_addr_10"/></StgValue>
</operation>

<operation id="2435" st_id="103" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2025" bw="8" op_0_bw="8">
<![CDATA[
:2017 %Td4s_load_10 = load i8 %Td4s_addr_10

]]></Node>
<StgValue><ssdm name="Td4s_load_10"/></StgValue>
</operation>

<operation id="2436" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2026" bw="64" op_0_bw="8">
<![CDATA[
:2018 %zext_ln179_3 = zext i8 %xor_ln153_117

]]></Node>
<StgValue><ssdm name="zext_ln179_3"/></StgValue>
</operation>

<operation id="2437" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2027" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2019 %Td4s_addr_11 = getelementptr i8 %Td4s, i64 0, i64 %zext_ln179_3

]]></Node>
<StgValue><ssdm name="Td4s_addr_11"/></StgValue>
</operation>

<operation id="2438" st_id="103" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2028" bw="8" op_0_bw="8">
<![CDATA[
:2020 %Td4s_load_11 = load i8 %Td4s_addr_11

]]></Node>
<StgValue><ssdm name="Td4s_load_11"/></StgValue>
</operation>

<operation id="2439" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2030" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2022 %rk_addr_42 = getelementptr i32 %rk, i64 0, i64 42

]]></Node>
<StgValue><ssdm name="rk_addr_42"/></StgValue>
</operation>

<operation id="2440" st_id="103" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2031" bw="32" op_0_bw="6">
<![CDATA[
:2023 %rk_load_42 = load i6 %rk_addr_42

]]></Node>
<StgValue><ssdm name="rk_load_42"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="2441" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2012" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2004 %pt_addr_7 = getelementptr i8 %pt, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="pt_addr_7"/></StgValue>
</operation>

<operation id="2442" st_id="104" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2013" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:2005 %store_ln178 = store i8 %xor_ln178, i4 %pt_addr_7

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="2443" st_id="104" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2017" bw="8" op_0_bw="8">
<![CDATA[
:2009 %Td4s_load_8 = load i8 %Td4s_addr_8

]]></Node>
<StgValue><ssdm name="Td4s_load_8"/></StgValue>
</operation>

<operation id="2444" st_id="104" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2021" bw="8" op_0_bw="8">
<![CDATA[
:2013 %Td4s_load_9 = load i8 %Td4s_addr_9

]]></Node>
<StgValue><ssdm name="Td4s_load_9"/></StgValue>
</operation>

<operation id="2445" st_id="104" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2025" bw="8" op_0_bw="8">
<![CDATA[
:2017 %Td4s_load_10 = load i8 %Td4s_addr_10

]]></Node>
<StgValue><ssdm name="Td4s_load_10"/></StgValue>
</operation>

<operation id="2446" st_id="104" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2028" bw="8" op_0_bw="8">
<![CDATA[
:2020 %Td4s_load_11 = load i8 %Td4s_addr_11

]]></Node>
<StgValue><ssdm name="Td4s_load_11"/></StgValue>
</operation>

<operation id="2447" st_id="104" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2031" bw="32" op_0_bw="6">
<![CDATA[
:2023 %rk_load_42 = load i6 %rk_addr_42

]]></Node>
<StgValue><ssdm name="rk_load_42"/></StgValue>
</operation>

<operation id="2448" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2032" bw="8" op_0_bw="32">
<![CDATA[
:2024 %trunc_ln179 = trunc i32 %rk_load_42

]]></Node>
<StgValue><ssdm name="trunc_ln179"/></StgValue>
</operation>

<operation id="2449" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2034" bw="24" op_0_bw="32">
<![CDATA[
:2026 %trunc_ln179_3 = trunc i32 %rk_load_42

]]></Node>
<StgValue><ssdm name="trunc_ln179_3"/></StgValue>
</operation>

<operation id="2450" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2035" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
:2027 %tmp_120 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %Td4s_load_10, i8 %Td4s_load_11

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="2451" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2036" bw="16" op_0_bw="32">
<![CDATA[
:2028 %trunc_ln179_4 = trunc i32 %rk_load_42

]]></Node>
<StgValue><ssdm name="trunc_ln179_4"/></StgValue>
</operation>

<operation id="2452" st_id="104" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2038" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2030 %xor_ln153_124 = xor i16 %trunc_ln179_4, i16 %tmp_120

]]></Node>
<StgValue><ssdm name="xor_ln153_124"/></StgValue>
</operation>

<operation id="2453" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2046" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2038 %trunc_ln180_2 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %xor_ln153_124, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln180_2"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="2454" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2029" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
:2021 %or_ln179_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %Td4s_load_8, i8 %Td4s_load_9, i8 %Td4s_load_10, i8 %Td4s_load_11

]]></Node>
<StgValue><ssdm name="or_ln179_2"/></StgValue>
</operation>

<operation id="2455" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2033" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
:2025 %tmp_119 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8, i8 %Td4s_load_9, i8 %Td4s_load_10, i8 %Td4s_load_11

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="2456" st_id="105" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2037" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2029 %s2_5 = xor i32 %rk_load_42, i32 %or_ln179_2

]]></Node>
<StgValue><ssdm name="s2_5"/></StgValue>
</operation>

<operation id="2457" st_id="105" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2039" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:2031 %xor_ln153_125 = xor i24 %trunc_ln179_3, i24 %tmp_119

]]></Node>
<StgValue><ssdm name="xor_ln153_125"/></StgValue>
</operation>

<operation id="2458" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2040" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2032 %trunc_ln11 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %s2_5, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln11"/></StgValue>
</operation>

<operation id="2459" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2041" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2033 %pt_addr_8 = getelementptr i8 %pt, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="pt_addr_8"/></StgValue>
</operation>

<operation id="2460" st_id="105" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2042" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:2034 %store_ln180 = store i8 %trunc_ln11, i4 %pt_addr_8

]]></Node>
<StgValue><ssdm name="store_ln180"/></StgValue>
</operation>

<operation id="2461" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2043" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2035 %trunc_ln180_1 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %xor_ln153_125, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln180_1"/></StgValue>
</operation>

<operation id="2462" st_id="105" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2049" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2041 %xor_ln180 = xor i8 %Td4s_load_11, i8 %trunc_ln179

]]></Node>
<StgValue><ssdm name="xor_ln180"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="2463" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2044" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2036 %pt_addr_9 = getelementptr i8 %pt, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="pt_addr_9"/></StgValue>
</operation>

<operation id="2464" st_id="106" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2045" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:2037 %store_ln180 = store i8 %trunc_ln180_1, i4 %pt_addr_9

]]></Node>
<StgValue><ssdm name="store_ln180"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="2465" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2047" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2039 %pt_addr_10 = getelementptr i8 %pt, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="pt_addr_10"/></StgValue>
</operation>

<operation id="2466" st_id="107" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2048" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:2040 %store_ln180 = store i8 %trunc_ln180_2, i4 %pt_addr_10

]]></Node>
<StgValue><ssdm name="store_ln180"/></StgValue>
</operation>

<operation id="2467" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2053" bw="64" op_0_bw="8">
<![CDATA[
:2045 %zext_ln181 = zext i8 %lshr_ln12

]]></Node>
<StgValue><ssdm name="zext_ln181"/></StgValue>
</operation>

<operation id="2468" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2054" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2046 %Td4s_addr_12 = getelementptr i8 %Td4s, i64 0, i64 %zext_ln181

]]></Node>
<StgValue><ssdm name="Td4s_addr_12"/></StgValue>
</operation>

<operation id="2469" st_id="107" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2055" bw="8" op_0_bw="8">
<![CDATA[
:2047 %Td4s_load_12 = load i8 %Td4s_addr_12

]]></Node>
<StgValue><ssdm name="Td4s_load_12"/></StgValue>
</operation>

<operation id="2470" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2057" bw="64" op_0_bw="8">
<![CDATA[
:2049 %zext_ln181_1 = zext i8 %trunc_ln181_1

]]></Node>
<StgValue><ssdm name="zext_ln181_1"/></StgValue>
</operation>

<operation id="2471" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2058" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2050 %Td4s_addr_13 = getelementptr i8 %Td4s, i64 0, i64 %zext_ln181_1

]]></Node>
<StgValue><ssdm name="Td4s_addr_13"/></StgValue>
</operation>

<operation id="2472" st_id="107" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2059" bw="8" op_0_bw="8">
<![CDATA[
:2051 %Td4s_load_13 = load i8 %Td4s_addr_13

]]></Node>
<StgValue><ssdm name="Td4s_load_13"/></StgValue>
</operation>

<operation id="2473" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2061" bw="64" op_0_bw="8">
<![CDATA[
:2053 %zext_ln181_2 = zext i8 %trunc_ln181_2

]]></Node>
<StgValue><ssdm name="zext_ln181_2"/></StgValue>
</operation>

<operation id="2474" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2062" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2054 %Td4s_addr_14 = getelementptr i8 %Td4s, i64 0, i64 %zext_ln181_2

]]></Node>
<StgValue><ssdm name="Td4s_addr_14"/></StgValue>
</operation>

<operation id="2475" st_id="107" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2063" bw="8" op_0_bw="8">
<![CDATA[
:2055 %Td4s_load_14 = load i8 %Td4s_addr_14

]]></Node>
<StgValue><ssdm name="Td4s_load_14"/></StgValue>
</operation>

<operation id="2476" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2064" bw="64" op_0_bw="8">
<![CDATA[
:2056 %zext_ln181_3 = zext i8 %xor_ln153_108

]]></Node>
<StgValue><ssdm name="zext_ln181_3"/></StgValue>
</operation>

<operation id="2477" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2065" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2057 %Td4s_addr_15 = getelementptr i8 %Td4s, i64 0, i64 %zext_ln181_3

]]></Node>
<StgValue><ssdm name="Td4s_addr_15"/></StgValue>
</operation>

<operation id="2478" st_id="107" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2066" bw="8" op_0_bw="8">
<![CDATA[
:2058 %Td4s_load_15 = load i8 %Td4s_addr_15

]]></Node>
<StgValue><ssdm name="Td4s_load_15"/></StgValue>
</operation>

<operation id="2479" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2068" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2060 %rk_addr_43 = getelementptr i32 %rk, i64 0, i64 43

]]></Node>
<StgValue><ssdm name="rk_addr_43"/></StgValue>
</operation>

<operation id="2480" st_id="107" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2069" bw="32" op_0_bw="6">
<![CDATA[
:2061 %rk_load_43 = load i6 %rk_addr_43

]]></Node>
<StgValue><ssdm name="rk_load_43"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="2481" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2050" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2042 %pt_addr_11 = getelementptr i8 %pt, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="pt_addr_11"/></StgValue>
</operation>

<operation id="2482" st_id="108" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2051" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:2043 %store_ln180 = store i8 %xor_ln180, i4 %pt_addr_11

]]></Node>
<StgValue><ssdm name="store_ln180"/></StgValue>
</operation>

<operation id="2483" st_id="108" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2055" bw="8" op_0_bw="8">
<![CDATA[
:2047 %Td4s_load_12 = load i8 %Td4s_addr_12

]]></Node>
<StgValue><ssdm name="Td4s_load_12"/></StgValue>
</operation>

<operation id="2484" st_id="108" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2059" bw="8" op_0_bw="8">
<![CDATA[
:2051 %Td4s_load_13 = load i8 %Td4s_addr_13

]]></Node>
<StgValue><ssdm name="Td4s_load_13"/></StgValue>
</operation>

<operation id="2485" st_id="108" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2063" bw="8" op_0_bw="8">
<![CDATA[
:2055 %Td4s_load_14 = load i8 %Td4s_addr_14

]]></Node>
<StgValue><ssdm name="Td4s_load_14"/></StgValue>
</operation>

<operation id="2486" st_id="108" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2066" bw="8" op_0_bw="8">
<![CDATA[
:2058 %Td4s_load_15 = load i8 %Td4s_addr_15

]]></Node>
<StgValue><ssdm name="Td4s_load_15"/></StgValue>
</operation>

<operation id="2487" st_id="108" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2069" bw="32" op_0_bw="6">
<![CDATA[
:2061 %rk_load_43 = load i6 %rk_addr_43

]]></Node>
<StgValue><ssdm name="rk_load_43"/></StgValue>
</operation>

<operation id="2488" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2070" bw="8" op_0_bw="32">
<![CDATA[
:2062 %trunc_ln181 = trunc i32 %rk_load_43

]]></Node>
<StgValue><ssdm name="trunc_ln181"/></StgValue>
</operation>

<operation id="2489" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2072" bw="24" op_0_bw="32">
<![CDATA[
:2064 %trunc_ln181_3 = trunc i32 %rk_load_43

]]></Node>
<StgValue><ssdm name="trunc_ln181_3"/></StgValue>
</operation>

<operation id="2490" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2073" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
:2065 %tmp_122 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %Td4s_load_14, i8 %Td4s_load_15

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="2491" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2074" bw="16" op_0_bw="32">
<![CDATA[
:2066 %trunc_ln181_4 = trunc i32 %rk_load_43

]]></Node>
<StgValue><ssdm name="trunc_ln181_4"/></StgValue>
</operation>

<operation id="2492" st_id="108" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2076" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2068 %xor_ln153_126 = xor i16 %trunc_ln181_4, i16 %tmp_122

]]></Node>
<StgValue><ssdm name="xor_ln153_126"/></StgValue>
</operation>

<operation id="2493" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2084" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2076 %trunc_ln182_2 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %xor_ln153_126, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln182_2"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="2494" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2067" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
:2059 %or_ln181_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %Td4s_load_12, i8 %Td4s_load_13, i8 %Td4s_load_14, i8 %Td4s_load_15

]]></Node>
<StgValue><ssdm name="or_ln181_2"/></StgValue>
</operation>

<operation id="2495" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2071" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
:2063 %tmp_121 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8, i8 %Td4s_load_13, i8 %Td4s_load_14, i8 %Td4s_load_15

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="2496" st_id="109" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2075" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2067 %s3_5 = xor i32 %rk_load_43, i32 %or_ln181_2

]]></Node>
<StgValue><ssdm name="s3_5"/></StgValue>
</operation>

<operation id="2497" st_id="109" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2077" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:2069 %xor_ln153_127 = xor i24 %trunc_ln181_3, i24 %tmp_121

]]></Node>
<StgValue><ssdm name="xor_ln153_127"/></StgValue>
</operation>

<operation id="2498" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2078" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2070 %trunc_ln12 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %s3_5, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln12"/></StgValue>
</operation>

<operation id="2499" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2079" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2071 %pt_addr_12 = getelementptr i8 %pt, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="pt_addr_12"/></StgValue>
</operation>

<operation id="2500" st_id="109" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2080" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:2072 %store_ln182 = store i8 %trunc_ln12, i4 %pt_addr_12

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="2501" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2081" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2073 %trunc_ln182_1 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %xor_ln153_127, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln182_1"/></StgValue>
</operation>

<operation id="2502" st_id="109" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2087" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2079 %xor_ln182 = xor i8 %Td4s_load_15, i8 %trunc_ln181

]]></Node>
<StgValue><ssdm name="xor_ln182"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="2503" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2082" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2074 %pt_addr_13 = getelementptr i8 %pt, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="pt_addr_13"/></StgValue>
</operation>

<operation id="2504" st_id="110" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2083" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:2075 %store_ln182 = store i8 %trunc_ln182_1, i4 %pt_addr_13

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="2505" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2085" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2077 %pt_addr_14 = getelementptr i8 %pt, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="pt_addr_14"/></StgValue>
</operation>

<operation id="2506" st_id="111" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2086" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:2078 %store_ln182 = store i8 %trunc_ln182_2, i4 %pt_addr_14

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="2507" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_6

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="2508" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rk, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2509" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:2 %empty = specmemcore i32 @_ssdm_op_SpecMemCore, i32 %rk, i32 666, i32 17, i32 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="2510" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rk, void @empty_3, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2511" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %rk

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="2512" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ct, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_4, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2513" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:6 %empty_15 = specmemcore i32 @_ssdm_op_SpecMemCore, i8 %ct, i32 666, i32 17, i32 1

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="2514" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ct, void @empty_3, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2515" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:8 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %ct

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="2516" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pt, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2517" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:10 %empty_16 = specmemcore i32 @_ssdm_op_SpecMemCore, i8 %pt, i32 666, i32 17, i32 1

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="2518" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pt, void @empty_3, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2519" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:12 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %pt

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="2520" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2521" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2088" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2080 %pt_addr_15 = getelementptr i8 %pt, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="pt_addr_15"/></StgValue>
</operation>

<operation id="2522" st_id="112" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2089" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:2081 %store_ln182 = store i8 %xor_ln182, i4 %pt_addr_15

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="2523" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2090" bw="0">
<![CDATA[
:2082 %ret_ln183 = ret

]]></Node>
<StgValue><ssdm name="ret_ln183"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
