// Seed: 438212533
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  assign module_1.id_1 = 0;
  input wire id_1;
  wire id_6 = id_1;
  assign id_6 = (-1);
endmodule
program module_1;
  integer id_1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  parameter id_2 = {1, -1 == 1, -1 == 1, !1, 1};
  assign id_1 = -1 != id_1;
endprogram
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_3
  );
  logic id_4;
endmodule
