Simple implementation of a MIPs core in Verilog.