$date
	Tue Jul 30 02:49:04 2024
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module tb_alu $end
$var wire 8 ! dut_res [7:0] $end
$var wire 1 " dut_carry $end
$var reg 8 # dut_a [7:0] $end
$var reg 8 $ dut_b [7:0] $end
$var reg 3 % dut_op [2:0] $end
$scope module uut $end
$var wire 8 & i_a [7:0] $end
$var wire 8 ' i_b [7:0] $end
$var wire 3 ( i_op [2:0] $end
$var reg 1 " o_carry $end
$var reg 8 ) o_res [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10000 )
b0 (
b1 '
b1111 &
b0 %
b1 $
b1111 #
0"
b10000 !
$end
#100
1"
b11111111 !
b11111111 )
b1 %
b1 (
b11 $
b11 '
b10 #
b10 &
#200
b0 !
b0 )
0"
b10 %
b10 (
b11110000 $
b11110000 '
b1111 #
b1111 &
#300
b11111111 !
b11111111 )
b11 %
b11 (
#400
b100 %
b100 (
#500
b11110000 !
b11110000 )
b101 %
b101 (
b0 $
b0 '
#600
b11 !
b11 )
b110 %
b110 (
b10 $
b10 '
#700
b111100 !
b111100 )
b111 %
b111 (
#800
