

================================================================
== Vitis HLS Report for 'finalStage'
================================================================
* Date:           Wed Mar  5 03:43:41 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        baseline
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: spartan7
* Target device:  xc7s100-fgga676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.625 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max   | min |   max  |   Type  |
    +---------+---------+-----------+----------+-----+--------+---------+
    |        1|   430000|  10.000 ns|  4.300 ms|    1|  430000|       no|
    +---------+---------+-----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip    |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  |    Count   | Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------------+----------+
        |- readResult  |     8999|   429999|   18 ~ 86|          -|          -|  500 ~ 5000|        no|
        +--------------+---------+---------+----------+-----------+-----------+------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    239|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   54|    9974|   7375|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    587|    -|
|Register         |        -|    -|     950|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   54|   10924|   8201|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      240|  160|  128000|  64000|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   33|       8|     12|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+-----------------------+---------+----+------+------+-----+
    |          Instance         |         Module        | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------+-----------------------+---------+----+------+------+-----+
    |mul_128s_64s_128_5_1_U60   |mul_128s_64s_128_5_1   |        0|  26|   441|   256|    0|
    |mul_64s_44s_96_5_1_U58     |mul_64s_44s_96_5_1     |        0|  12|   441|   256|    0|
    |mul_64s_64s_128_5_1_U59    |mul_64s_64s_128_5_1    |        0|  16|   441|   256|    0|
    |sdiv_64ns_13s_64_68_1_U61  |sdiv_64ns_13s_64_68_1  |        0|   0|  8651|  6607|    0|
    +---------------------------+-----------------------+---------+----+------+------+-----+
    |Total                      |                       |        0|  54|  9974|  7375|    0|
    +---------------------------+-----------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+-----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |add_ln188_fu_394_p2               |         +|   0|  0|   20|          13|           3|
    |r_n_fu_380_p2                     |         +|   0|  0|   19|          12|           1|
    |sub_ln181_1_fu_347_p2             |         -|   0|  0|  103|          96|          96|
    |sub_ln181_fu_333_p2               |         -|   0|  0|   71|          64|          64|
    |ap_block_state87_io               |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op230_write_state87  |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op233_read_state87   |       and|   0|  0|    2|           1|           1|
    |grp_nbreadreq_fu_152_p3           |       and|   0|  0|    2|           1|           0|
    |tmp_s_nbreadreq_fu_191_p3         |       and|   0|  0|    2|           1|           0|
    |icmp_ln186_fu_293_p2              |      icmp|   0|  0|   10|           2|           1|
    |ap_block_state1                   |        or|   0|  0|    2|           1|           1|
    |ap_block_state2                   |        or|   0|  0|    2|           1|           1|
    |ap_block_state87                  |        or|   0|  0|    2|           1|           1|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |Total                             |          |   0|  0|  239|         195|         171|
    +----------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------------+-----+-----------+-----+-----------+
    |              Name             | LUT | Input Size| Bits| Total Bits|
    +-------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                      |  449|         88|    1|         88|
    |ap_done                        |    9|          2|    1|          2|
    |ap_sig_allocacmp_r_n_1_load_1  |    9|          2|   12|         24|
    |grp_load_fu_221_p1             |   15|          3|   12|         36|
    |last3_blk_n                    |    9|          2|    1|          2|
    |output_r_TDATA_blk_n           |    9|          2|    1|          2|
    |r_a_1_fu_130                   |    9|          2|   64|        128|
    |r_b_1_fu_134                   |    9|          2|   64|        128|
    |r_n_1_fu_126                   |   15|          3|   12|         36|
    |r_sigmaA_1_fu_138              |    9|          2|   64|        128|
    |r_sigmaB_1_fu_142              |    9|          2|   64|        128|
    |resultStream_blk_n             |    9|          2|    1|          2|
    |sigmaSquaredDiv1_blk_n         |    9|          2|    1|          2|
    |x2_blk_n                       |    9|          2|    1|          2|
    |y2_blk_n                       |    9|          2|    1|          2|
    +-------------------------------+-----+-----------+-----+-----------+
    |Total                          |  587|        118|  300|        710|
    +-------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+-----+----+-----+-----------+
    |              Name             |  FF | LUT| Bits| Const Bits|
    +-------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                      |   87|   0|   87|          0|
    |ap_done_reg                    |    1|   0|    1|          0|
    |icmp_ln186_reg_582             |    1|   0|    1|          0|
    |mul_ln181_reg_599              |   96|   0|   96|          0|
    |mul_ln182_reg_623              |  128|   0|  128|          0|
    |n                              |   12|   0|   12|          0|
    |r_a_1_fu_130                   |   64|   0|   64|          0|
    |r_b_1_fu_134                   |   64|   0|   64|          0|
    |r_n_1_fu_126                   |   12|   0|   12|          0|
    |r_n_reg_633                    |   12|   0|   12|          0|
    |r_sigmaA_1_fu_138              |   64|   0|   64|          0|
    |r_sigmaB_1_fu_142              |   64|   0|   64|          0|
    |sext_ln182_reg_612             |  128|   0|  128|          0|
    |sigmaSquaredDiv1_read_reg_577  |   64|   0|   64|          0|
    |tmp_reg_527                    |    1|   0|    1|          0|
    |trunc_ln3_reg_628              |   64|   0|   64|          0|
    |trunc_ln_reg_607               |   64|   0|   64|          0|
    |x2_read_reg_572                |   12|   0|   12|          0|
    |y2_read_reg_567                |   12|   0|   12|          0|
    +-------------------------------+-----+----+-----+-----------+
    |Total                          |  950|   0|  950|          0|
    +-------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                           |   in|    1|  ap_ctrl_hs|        finalStage|  return value|
|ap_rst                           |   in|    1|  ap_ctrl_hs|        finalStage|  return value|
|ap_start                         |   in|    1|  ap_ctrl_hs|        finalStage|  return value|
|ap_done                          |  out|    1|  ap_ctrl_hs|        finalStage|  return value|
|ap_continue                      |   in|    1|  ap_ctrl_hs|        finalStage|  return value|
|ap_idle                          |  out|    1|  ap_ctrl_hs|        finalStage|  return value|
|ap_ready                         |  out|    1|  ap_ctrl_hs|        finalStage|  return value|
|resultStream_dout                |   in|  332|     ap_fifo|      resultStream|       pointer|
|resultStream_num_data_valid      |   in|    5|     ap_fifo|      resultStream|       pointer|
|resultStream_fifo_cap            |   in|    5|     ap_fifo|      resultStream|       pointer|
|resultStream_empty_n             |   in|    1|     ap_fifo|      resultStream|       pointer|
|resultStream_read                |  out|    1|     ap_fifo|      resultStream|       pointer|
|x2_dout                          |   in|   12|     ap_fifo|                x2|       pointer|
|x2_num_data_valid                |   in|    5|     ap_fifo|                x2|       pointer|
|x2_fifo_cap                      |   in|    5|     ap_fifo|                x2|       pointer|
|x2_empty_n                       |   in|    1|     ap_fifo|                x2|       pointer|
|x2_read                          |  out|    1|     ap_fifo|                x2|       pointer|
|y2_dout                          |   in|   12|     ap_fifo|                y2|       pointer|
|y2_num_data_valid                |   in|    5|     ap_fifo|                y2|       pointer|
|y2_fifo_cap                      |   in|    5|     ap_fifo|                y2|       pointer|
|y2_empty_n                       |   in|    1|     ap_fifo|                y2|       pointer|
|y2_read                          |  out|    1|     ap_fifo|                y2|       pointer|
|sigmaSquaredDiv1_dout            |   in|   64|     ap_fifo|  sigmaSquaredDiv1|       pointer|
|sigmaSquaredDiv1_num_data_valid  |   in|    5|     ap_fifo|  sigmaSquaredDiv1|       pointer|
|sigmaSquaredDiv1_fifo_cap        |   in|    5|     ap_fifo|  sigmaSquaredDiv1|       pointer|
|sigmaSquaredDiv1_empty_n         |   in|    1|     ap_fifo|  sigmaSquaredDiv1|       pointer|
|sigmaSquaredDiv1_read            |  out|    1|     ap_fifo|  sigmaSquaredDiv1|       pointer|
|last3_dout                       |   in|    2|     ap_fifo|             last3|       pointer|
|last3_num_data_valid             |   in|    5|     ap_fifo|             last3|       pointer|
|last3_fifo_cap                   |   in|    5|     ap_fifo|             last3|       pointer|
|last3_empty_n                    |   in|    1|     ap_fifo|             last3|       pointer|
|last3_read                       |  out|    1|     ap_fifo|             last3|       pointer|
|output_r_TDATA                   |  out|  384|        axis|          output_r|       pointer|
|output_r_TVALID                  |  out|    1|        axis|          output_r|       pointer|
|output_r_TREADY                  |   in|    1|        axis|          output_r|       pointer|
+---------------------------------+-----+-----+------------+------------------+--------------+

