// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.2
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _exp_generic_float_s_HH_
#define _exp_generic_float_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "forward_kernel_mul_37ns_10s_46_6.h"
#include "forward_kernel_mac_muladd_13ns_13s_16s_25_2.h"
#include "forward_kernel_mul_mul_18ns_18ns_36_3.h"
#include "exp_generic_float_s_hls_exp_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V.h"
#include "exp_generic_float_s_hls_exp_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V.h"

namespace ap_rtl {

struct exp_generic_float_s : public sc_module {
    // Port declarations 8
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<32> > x;
    sc_out< sc_lv<32> > ap_return;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    exp_generic_float_s(sc_module_name name);
    SC_HAS_PROCESS(exp_generic_float_s);

    ~exp_generic_float_s();

    sc_trace_file* mVcdFile;

    exp_generic_float_s_hls_exp_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V* hls_exp_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V_U;
    exp_generic_float_s_hls_exp_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V* hls_exp_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V_U;
    forward_kernel_mul_37ns_10s_46_6<1,6,37,10,46>* forward_kernel_mul_37ns_10s_46_6_U1;
    forward_kernel_mac_muladd_13ns_13s_16s_25_2<1,2,13,13,16,25>* forward_kernel_mac_muladd_13ns_13s_16s_25_2_U2;
    forward_kernel_mul_mul_18ns_18ns_36_3<1,3,18,18,36>* forward_kernel_mul_mul_18ns_18ns_36_3_U3;
    sc_signal< sc_lv<1> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter11;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter12;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter13;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter14;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter15;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter16;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter17;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter18;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter19;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter20;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter10;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter11;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter12;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter13;
    sc_signal< bool > ap_block_state15_pp0_stage0_iter14;
    sc_signal< bool > ap_block_state16_pp0_stage0_iter15;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter16;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter17;
    sc_signal< bool > ap_block_state19_pp0_stage0_iter18;
    sc_signal< bool > ap_block_state20_pp0_stage0_iter19;
    sc_signal< bool > ap_block_state21_pp0_stage0_iter20;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<9> > hls_exp_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V_address0;
    sc_signal< sc_logic > hls_exp_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V_ce0;
    sc_signal< sc_lv<27> > hls_exp_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V_q0;
    sc_signal< sc_lv<5> > hls_exp_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V_address0;
    sc_signal< sc_logic > hls_exp_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V_ce0;
    sc_signal< sc_lv<8> > hls_exp_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V_q0;
    sc_signal< sc_lv<1> > p_Result_s_fu_188_p3;
    sc_signal< sc_lv<1> > p_Result_s_reg_908;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter1_p_Result_s_reg_908;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter2_p_Result_s_reg_908;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter3_p_Result_s_reg_908;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter4_p_Result_s_reg_908;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter5_p_Result_s_reg_908;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter6_p_Result_s_reg_908;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter7_p_Result_s_reg_908;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter8_p_Result_s_reg_908;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter9_p_Result_s_reg_908;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter10_p_Result_s_reg_908;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter11_p_Result_s_reg_908;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter12_p_Result_s_reg_908;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter13_p_Result_s_reg_908;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter14_p_Result_s_reg_908;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter15_p_Result_s_reg_908;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter16_p_Result_s_reg_908;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter17_p_Result_s_reg_908;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter18_p_Result_s_reg_908;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter19_p_Result_s_reg_908;
    sc_signal< sc_lv<1> > not_demorgan_fu_222_p2;
    sc_signal< sc_lv<1> > not_demorgan_reg_915;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter1_not_demorgan_reg_915;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter2_not_demorgan_reg_915;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter3_not_demorgan_reg_915;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter4_not_demorgan_reg_915;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter5_not_demorgan_reg_915;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter6_not_demorgan_reg_915;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter7_not_demorgan_reg_915;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter8_not_demorgan_reg_915;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter9_not_demorgan_reg_915;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter10_not_demorgan_reg_915;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter11_not_demorgan_reg_915;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter12_not_demorgan_reg_915;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter13_not_demorgan_reg_915;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter14_not_demorgan_reg_915;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter15_not_demorgan_reg_915;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter16_not_demorgan_reg_915;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter17_not_demorgan_reg_915;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter18_not_demorgan_reg_915;
    sc_signal< sc_lv<1> > tmp_4_i_i_fu_234_p2;
    sc_signal< sc_lv<1> > tmp_4_i_i_reg_921;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter1_tmp_4_i_i_reg_921;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter2_tmp_4_i_i_reg_921;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter3_tmp_4_i_i_reg_921;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter4_tmp_4_i_i_reg_921;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter5_tmp_4_i_i_reg_921;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter6_tmp_4_i_i_reg_921;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter7_tmp_4_i_i_reg_921;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter8_tmp_4_i_i_reg_921;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter9_tmp_4_i_i_reg_921;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter10_tmp_4_i_i_reg_921;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter11_tmp_4_i_i_reg_921;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter12_tmp_4_i_i_reg_921;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter13_tmp_4_i_i_reg_921;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter14_tmp_4_i_i_reg_921;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter15_tmp_4_i_i_reg_921;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter16_tmp_4_i_i_reg_921;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter17_tmp_4_i_i_reg_921;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter18_tmp_4_i_i_reg_921;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter19_tmp_4_i_i_reg_921;
    sc_signal< sc_lv<25> > p_Val2_8_fu_264_p3;
    sc_signal< sc_lv<25> > p_Val2_8_reg_928;
    sc_signal< sc_lv<1> > isNeg_fu_272_p3;
    sc_signal< sc_lv<1> > isNeg_reg_933;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter1_isNeg_reg_933;
    sc_signal< sc_lv<9> > sh_assign_1_fu_290_p3;
    sc_signal< sc_lv<9> > sh_assign_1_reg_939;
    sc_signal< sc_lv<1> > tmp_25_fu_298_p2;
    sc_signal< sc_lv<1> > tmp_25_reg_945;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter1_tmp_25_reg_945;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter2_tmp_25_reg_945;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter3_tmp_25_reg_945;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter4_tmp_25_reg_945;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter5_tmp_25_reg_945;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter6_tmp_25_reg_945;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter7_tmp_25_reg_945;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter8_tmp_25_reg_945;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter9_tmp_25_reg_945;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter10_tmp_25_reg_945;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter11_tmp_25_reg_945;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter12_tmp_25_reg_945;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter13_tmp_25_reg_945;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter14_tmp_25_reg_945;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter15_tmp_25_reg_945;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter16_tmp_25_reg_945;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter17_tmp_25_reg_945;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter18_tmp_25_reg_945;
    sc_signal< sc_lv<1> > tmp_78_reg_953;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter1_tmp_78_reg_953;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter2_tmp_78_reg_953;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter3_tmp_78_reg_953;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter4_tmp_78_reg_953;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter5_tmp_78_reg_953;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter6_tmp_78_reg_953;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter7_tmp_78_reg_953;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter8_tmp_78_reg_953;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter9_tmp_78_reg_953;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter10_tmp_78_reg_953;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter11_tmp_78_reg_953;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter12_tmp_78_reg_953;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter13_tmp_78_reg_953;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter14_tmp_78_reg_953;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter15_tmp_78_reg_953;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter16_tmp_78_reg_953;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter17_tmp_78_reg_953;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter18_tmp_78_reg_953;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter19_tmp_78_reg_953;
    sc_signal< sc_lv<36> > p_Val2_25_cast1_fu_319_p1;
    sc_signal< sc_lv<36> > p_Val2_25_cast1_reg_959;
    sc_signal< sc_lv<32> > sh_assign_1_cast_fu_323_p1;
    sc_signal< sc_lv<32> > sh_assign_1_cast_reg_964;
    sc_signal< sc_lv<36> > p_Val2_9_fu_349_p3;
    sc_signal< sc_lv<36> > p_Val2_9_reg_970;
    sc_signal< sc_lv<36> > ap_reg_pp0_iter2_p_Val2_9_reg_970;
    sc_signal< sc_lv<36> > ap_reg_pp0_iter3_p_Val2_9_reg_970;
    sc_signal< sc_lv<36> > ap_reg_pp0_iter4_p_Val2_9_reg_970;
    sc_signal< sc_lv<36> > ap_reg_pp0_iter5_p_Val2_9_reg_970;
    sc_signal< sc_lv<36> > ap_reg_pp0_iter6_p_Val2_9_reg_970;
    sc_signal< sc_lv<36> > ap_reg_pp0_iter7_p_Val2_9_reg_970;
    sc_signal< sc_lv<36> > ap_reg_pp0_iter8_p_Val2_9_reg_970;
    sc_signal< sc_lv<36> > ap_reg_pp0_iter9_p_Val2_9_reg_970;
    sc_signal< sc_lv<36> > ap_reg_pp0_iter10_p_Val2_9_reg_970;
    sc_signal< sc_lv<32> > tmp_1_reg_975;
    sc_signal< sc_lv<13> > tmp_7_reg_981;
    sc_signal< sc_lv<1> > tmp_72_reg_986;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter2_tmp_72_reg_986;
    sc_signal< sc_lv<1> > tmp_26_fu_410_p2;
    sc_signal< sc_lv<1> > tmp_26_reg_996;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter3_tmp_26_reg_996;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter4_tmp_26_reg_996;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter5_tmp_26_reg_996;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter6_tmp_26_reg_996;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter7_tmp_26_reg_996;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter8_tmp_26_reg_996;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter9_tmp_26_reg_996;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter10_tmp_26_reg_996;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter11_tmp_26_reg_996;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter12_tmp_26_reg_996;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter13_tmp_26_reg_996;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter14_tmp_26_reg_996;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter15_tmp_26_reg_996;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter16_tmp_26_reg_996;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter17_tmp_26_reg_996;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter18_tmp_26_reg_996;
    sc_signal< sc_lv<25> > grp_fu_893_p3;
    sc_signal< sc_lv<25> > r_V_reg_1001;
    sc_signal< sc_lv<15> > tmp_74_fu_426_p1;
    sc_signal< sc_lv<15> > tmp_74_reg_1007;
    sc_signal< sc_lv<10> > r_exp_V_3_fu_464_p3;
    sc_signal< sc_lv<10> > r_exp_V_3_reg_1012;
    sc_signal< sc_lv<10> > ap_reg_pp0_iter5_r_exp_V_3_reg_1012;
    sc_signal< sc_lv<10> > ap_reg_pp0_iter6_r_exp_V_3_reg_1012;
    sc_signal< sc_lv<10> > ap_reg_pp0_iter7_r_exp_V_3_reg_1012;
    sc_signal< sc_lv<10> > ap_reg_pp0_iter8_r_exp_V_3_reg_1012;
    sc_signal< sc_lv<10> > ap_reg_pp0_iter9_r_exp_V_3_reg_1012;
    sc_signal< sc_lv<10> > ap_reg_pp0_iter10_r_exp_V_3_reg_1012;
    sc_signal< sc_lv<10> > ap_reg_pp0_iter11_r_exp_V_3_reg_1012;
    sc_signal< sc_lv<10> > ap_reg_pp0_iter12_r_exp_V_3_reg_1012;
    sc_signal< sc_lv<10> > ap_reg_pp0_iter13_r_exp_V_3_reg_1012;
    sc_signal< sc_lv<10> > ap_reg_pp0_iter14_r_exp_V_3_reg_1012;
    sc_signal< sc_lv<10> > ap_reg_pp0_iter15_r_exp_V_3_reg_1012;
    sc_signal< sc_lv<10> > ap_reg_pp0_iter16_r_exp_V_3_reg_1012;
    sc_signal< sc_lv<10> > ap_reg_pp0_iter17_r_exp_V_3_reg_1012;
    sc_signal< sc_lv<36> > tmp_48_reg_1024;
    sc_signal< sc_lv<9> > m_diff_hi_V_reg_1029;
    sc_signal< sc_lv<9> > ap_reg_pp0_iter12_m_diff_hi_V_reg_1029;
    sc_signal< sc_lv<18> > p_Val2_15_fu_521_p1;
    sc_signal< sc_lv<18> > p_Val2_15_reg_1034;
    sc_signal< sc_lv<18> > ap_reg_pp0_iter12_p_Val2_15_reg_1034;
    sc_signal< sc_lv<18> > ap_reg_pp0_iter13_p_Val2_15_reg_1034;
    sc_signal< sc_lv<5> > Z2_ind_V_reg_1039;
    sc_signal< sc_lv<8> > p_Val2_16_reg_1054;
    sc_signal< sc_lv<27> > p_Val2_17_reg_1059;
    sc_signal< sc_lv<27> > ap_reg_pp0_iter15_p_Val2_17_reg_1059;
    sc_signal< sc_lv<27> > ap_reg_pp0_iter16_p_Val2_17_reg_1059;
    sc_signal< sc_lv<18> > exp_Z1P_m_1_V_reg_1064;
    sc_signal< sc_lv<18> > tmp_19_reg_1069;
    sc_signal< sc_lv<28> > p_Val2_6_fu_584_p2;
    sc_signal< sc_lv<28> > p_Val2_6_reg_1084;
    sc_signal< sc_lv<36> > grp_fu_902_p2;
    sc_signal< sc_lv<36> > p_Val2_1_reg_1089;
    sc_signal< sc_lv<45> > p_Val2_10_fu_600_p2;
    sc_signal< sc_lv<45> > p_Val2_10_reg_1094;
    sc_signal< sc_lv<1> > tmp_76_fu_606_p3;
    sc_signal< sc_lv<1> > tmp_76_reg_1100;
    sc_signal< sc_lv<10> > r_exp_V_2_fu_619_p3;
    sc_signal< sc_lv<10> > r_exp_V_2_reg_1105;
    sc_signal< sc_lv<3> > tmp_77_reg_1110;
    sc_signal< sc_lv<8> > tmp_79_fu_636_p1;
    sc_signal< sc_lv<8> > tmp_79_reg_1115;
    sc_signal< sc_lv<1> > sel_tmp1_fu_700_p2;
    sc_signal< sc_lv<1> > sel_tmp1_reg_1120;
    sc_signal< sc_lv<1> > sel_tmp10_fu_732_p2;
    sc_signal< sc_lv<1> > sel_tmp10_reg_1126;
    sc_signal< sc_lv<1> > tmp35_fu_766_p2;
    sc_signal< sc_lv<1> > tmp35_reg_1132;
    sc_signal< sc_lv<32> > tmp_39_fu_789_p3;
    sc_signal< sc_lv<32> > tmp_39_reg_1137;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_lv<64> > tmp_i1_fu_535_p1;
    sc_signal< sc_lv<64> > tmp_17_fu_539_p1;
    sc_signal< sc_lv<32> > p_Val2_s_fu_184_p1;
    sc_signal< sc_lv<8> > loc_V_fu_196_p4;
    sc_signal< sc_lv<23> > loc_V_1_fu_206_p1;
    sc_signal< sc_lv<1> > tmp_i_i_fu_210_p2;
    sc_signal< sc_lv<1> > tmp_1_i_i_fu_216_p2;
    sc_signal< sc_lv<1> > tmp_3_i_i_fu_228_p2;
    sc_signal< sc_lv<9> > tmp_i_cast_fu_240_p1;
    sc_signal< sc_lv<25> > p_Result_5_fu_250_p3;
    sc_signal< sc_lv<25> > p_Val2_7_fu_258_p2;
    sc_signal< sc_lv<9> > m_exp_fu_244_p2;
    sc_signal< sc_lv<8> > tmp_8_fu_280_p2;
    sc_signal< sc_lv<9> > tmp_8_cast_fu_286_p1;
    sc_signal< sc_lv<29> > p_Val2_18_fu_312_p3;
    sc_signal< sc_lv<29> > sh_assign_1_cast_cast_fu_326_p1;
    sc_signal< sc_lv<29> > tmp_5_fu_333_p2;
    sc_signal< sc_lv<36> > tmp_9_fu_329_p1;
    sc_signal< sc_lv<36> > tmp_5_cast_fu_339_p1;
    sc_signal< sc_lv<36> > tmp_6_fu_343_p2;
    sc_signal< sc_lv<32> > tmp_2_fu_384_p2;
    sc_signal< sc_lv<32> > tmp_3_fu_388_p2;
    sc_signal< sc_lv<32> > tmp_47_fu_395_p3;
    sc_signal< sc_lv<36> > tmp_14_fu_402_p3;
    sc_signal< sc_lv<16> > tmp_10_fu_415_p3;
    sc_signal< sc_lv<10> > tmp_11_fu_429_p4;
    sc_signal< sc_lv<1> > tmp_12_fu_445_p2;
    sc_signal< sc_lv<10> > ret_V_2_fu_450_p2;
    sc_signal< sc_lv<1> > tmp_73_fu_438_p3;
    sc_signal< sc_lv<10> > p_s_fu_456_p3;
    sc_signal< sc_lv<37> > grp_fu_475_p0;
    sc_signal< sc_lv<46> > grp_fu_475_p2;
    sc_signal< sc_lv<37> > tmp_16_fu_494_p3;
    sc_signal< sc_lv<38> > tmp_15_fu_491_p1;
    sc_signal< sc_lv<38> > tmp_21_cast_fu_501_p1;
    sc_signal< sc_lv<38> > p_Val2_5_fu_505_p2;
    sc_signal< sc_lv<19> > tmp_6_i_fu_543_p1;
    sc_signal< sc_lv<19> > tmp_7_i_fu_546_p1;
    sc_signal< sc_lv<19> > p_Val2_4_fu_549_p2;
    sc_signal< sc_lv<28> > tmp_20_fu_581_p1;
    sc_signal< sc_lv<45> > tmp_21_fu_590_p3;
    sc_signal< sc_lv<45> > tmp_28_cast_fu_597_p1;
    sc_signal< sc_lv<10> > r_exp_V_fu_614_p2;
    sc_signal< sc_lv<1> > icmp_fu_645_p2;
    sc_signal< sc_lv<23> > tmp_29_fu_660_p4;
    sc_signal< sc_lv<23> > tmp_30_fu_669_p4;
    sc_signal< sc_lv<8> > out_exp_V_fu_685_p2;
    sc_signal< sc_lv<23> > loc_V_2_fu_678_p3;
    sc_signal< sc_lv<1> > not_Result_i4_fu_640_p2;
    sc_signal< sc_lv<1> > tmp_fu_705_p2;
    sc_signal< sc_lv<1> > or_cond_fu_650_p2;
    sc_signal< sc_lv<1> > sel_tmp8_fu_721_p2;
    sc_signal< sc_lv<1> > sel_tmp6_fu_716_p2;
    sc_signal< sc_lv<1> > sel_tmp9_fu_726_p2;
    sc_signal< sc_lv<1> > sel_tmp12_fu_738_p2;
    sc_signal< sc_lv<1> > sel_tmp44_demorgan_fu_749_p2;
    sc_signal< sc_lv<1> > sel_tmp13_fu_744_p2;
    sc_signal< sc_lv<1> > sel_tmp14_fu_754_p2;
    sc_signal< sc_lv<1> > tmp_28_fu_655_p2;
    sc_signal< sc_lv<1> > sel_tmp15_fu_760_p2;
    sc_signal< sc_lv<32> > p_Result_6_fu_690_p4;
    sc_signal< sc_lv<1> > sel_tmp2_fu_711_p2;
    sc_signal< sc_lv<1> > tmp_38_fu_784_p2;
    sc_signal< sc_lv<32> > tmp_37_fu_776_p3;
    sc_signal< sc_lv<32> > tmp_36_fu_772_p1;
    sc_signal< sc_lv<1> > x_is_ninf_fu_797_p2;
    sc_signal< sc_lv<1> > tmp_4_i_i_not_fu_806_p2;
    sc_signal< sc_lv<1> > sel_tmp3_fu_816_p2;
    sc_signal< sc_lv<1> > tmp32_fu_822_p2;
    sc_signal< sc_lv<1> > sel_tmp_fu_811_p2;
    sc_signal< sc_lv<1> > sel_tmp5_fu_833_p2;
    sc_signal< sc_lv<1> > tmp33_fu_838_p2;
    sc_signal< sc_lv<1> > sel_tmp4_fu_827_p2;
    sc_signal< sc_lv<1> > sel_tmp11_fu_843_p2;
    sc_signal< sc_lv<1> > sel_tmp7_fu_801_p2;
    sc_signal< sc_lv<1> > tmp_41_fu_861_p2;
    sc_signal< sc_lv<32> > tmp_40_fu_853_p3;
    sc_signal< sc_lv<1> > tmp34_fu_849_p2;
    sc_signal< sc_lv<1> > sel_tmp16_fu_874_p2;
    sc_signal< sc_lv<1> > tmp_43_fu_879_p2;
    sc_signal< sc_lv<32> > tmp_42_fu_867_p3;
    sc_signal< sc_lv<13> > grp_fu_893_p0;
    sc_signal< sc_lv<18> > grp_fu_902_p0;
    sc_signal< sc_lv<18> > grp_fu_902_p1;
    sc_signal< sc_lv<1> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0_0to19;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<36> > grp_fu_902_p00;
    sc_signal< sc_lv<36> > grp_fu_902_p10;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<1> ap_ST_fsm_pp0_stage0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<23> ap_const_lv23_0;
    static const sc_lv<9> ap_const_lv9_181;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<25> ap_const_lv25_0;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<8> ap_const_lv8_7F;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_23;
    static const sc_lv<15> ap_const_lv15_4000;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<15> ap_const_lv15_0;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<46> ap_const_lv46_B17217F7D;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_2D;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<28> ap_const_lv28_4;
    static const sc_lv<17> ap_const_lv17_0;
    static const sc_lv<32> ap_const_lv32_2B;
    static const sc_lv<10> ap_const_lv10_3FF;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<10> ap_const_lv10_382;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_2A;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_29;
    static const sc_lv<32> ap_const_lv32_7F800000;
    static const sc_lv<32> ap_const_lv32_7FFFFFFF;
    static const sc_lv<25> ap_const_lv25_B8A;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state10_pp0_stage0_iter9();
    void thread_ap_block_state11_pp0_stage0_iter10();
    void thread_ap_block_state12_pp0_stage0_iter11();
    void thread_ap_block_state13_pp0_stage0_iter12();
    void thread_ap_block_state14_pp0_stage0_iter13();
    void thread_ap_block_state15_pp0_stage0_iter14();
    void thread_ap_block_state16_pp0_stage0_iter15();
    void thread_ap_block_state17_pp0_stage0_iter16();
    void thread_ap_block_state18_pp0_stage0_iter17();
    void thread_ap_block_state19_pp0_stage0_iter18();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state20_pp0_stage0_iter19();
    void thread_ap_block_state21_pp0_stage0_iter20();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_block_state3_pp0_stage0_iter2();
    void thread_ap_block_state4_pp0_stage0_iter3();
    void thread_ap_block_state5_pp0_stage0_iter4();
    void thread_ap_block_state6_pp0_stage0_iter5();
    void thread_ap_block_state7_pp0_stage0_iter6();
    void thread_ap_block_state8_pp0_stage0_iter7();
    void thread_ap_block_state9_pp0_stage0_iter8();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to19();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_ap_return();
    void thread_grp_fu_475_p0();
    void thread_grp_fu_893_p0();
    void thread_grp_fu_902_p0();
    void thread_grp_fu_902_p00();
    void thread_grp_fu_902_p1();
    void thread_grp_fu_902_p10();
    void thread_hls_exp_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V_address0();
    void thread_hls_exp_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V_ce0();
    void thread_hls_exp_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V_address0();
    void thread_hls_exp_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V_ce0();
    void thread_icmp_fu_645_p2();
    void thread_isNeg_fu_272_p3();
    void thread_loc_V_1_fu_206_p1();
    void thread_loc_V_2_fu_678_p3();
    void thread_loc_V_fu_196_p4();
    void thread_m_exp_fu_244_p2();
    void thread_not_Result_i4_fu_640_p2();
    void thread_not_demorgan_fu_222_p2();
    void thread_or_cond_fu_650_p2();
    void thread_out_exp_V_fu_685_p2();
    void thread_p_Result_5_fu_250_p3();
    void thread_p_Result_6_fu_690_p4();
    void thread_p_Result_s_fu_188_p3();
    void thread_p_Val2_10_fu_600_p2();
    void thread_p_Val2_15_fu_521_p1();
    void thread_p_Val2_18_fu_312_p3();
    void thread_p_Val2_25_cast1_fu_319_p1();
    void thread_p_Val2_4_fu_549_p2();
    void thread_p_Val2_5_fu_505_p2();
    void thread_p_Val2_6_fu_584_p2();
    void thread_p_Val2_7_fu_258_p2();
    void thread_p_Val2_8_fu_264_p3();
    void thread_p_Val2_9_fu_349_p3();
    void thread_p_Val2_s_fu_184_p1();
    void thread_p_s_fu_456_p3();
    void thread_r_exp_V_2_fu_619_p3();
    void thread_r_exp_V_3_fu_464_p3();
    void thread_r_exp_V_fu_614_p2();
    void thread_ret_V_2_fu_450_p2();
    void thread_sel_tmp10_fu_732_p2();
    void thread_sel_tmp11_fu_843_p2();
    void thread_sel_tmp12_fu_738_p2();
    void thread_sel_tmp13_fu_744_p2();
    void thread_sel_tmp14_fu_754_p2();
    void thread_sel_tmp15_fu_760_p2();
    void thread_sel_tmp16_fu_874_p2();
    void thread_sel_tmp1_fu_700_p2();
    void thread_sel_tmp2_fu_711_p2();
    void thread_sel_tmp3_fu_816_p2();
    void thread_sel_tmp44_demorgan_fu_749_p2();
    void thread_sel_tmp4_fu_827_p2();
    void thread_sel_tmp5_fu_833_p2();
    void thread_sel_tmp6_fu_716_p2();
    void thread_sel_tmp7_fu_801_p2();
    void thread_sel_tmp8_fu_721_p2();
    void thread_sel_tmp9_fu_726_p2();
    void thread_sel_tmp_fu_811_p2();
    void thread_sh_assign_1_cast_cast_fu_326_p1();
    void thread_sh_assign_1_cast_fu_323_p1();
    void thread_sh_assign_1_fu_290_p3();
    void thread_tmp32_fu_822_p2();
    void thread_tmp33_fu_838_p2();
    void thread_tmp34_fu_849_p2();
    void thread_tmp35_fu_766_p2();
    void thread_tmp_10_fu_415_p3();
    void thread_tmp_11_fu_429_p4();
    void thread_tmp_12_fu_445_p2();
    void thread_tmp_14_fu_402_p3();
    void thread_tmp_15_fu_491_p1();
    void thread_tmp_16_fu_494_p3();
    void thread_tmp_17_fu_539_p1();
    void thread_tmp_1_i_i_fu_216_p2();
    void thread_tmp_20_fu_581_p1();
    void thread_tmp_21_cast_fu_501_p1();
    void thread_tmp_21_fu_590_p3();
    void thread_tmp_25_fu_298_p2();
    void thread_tmp_26_fu_410_p2();
    void thread_tmp_28_cast_fu_597_p1();
    void thread_tmp_28_fu_655_p2();
    void thread_tmp_29_fu_660_p4();
    void thread_tmp_2_fu_384_p2();
    void thread_tmp_30_fu_669_p4();
    void thread_tmp_36_fu_772_p1();
    void thread_tmp_37_fu_776_p3();
    void thread_tmp_38_fu_784_p2();
    void thread_tmp_39_fu_789_p3();
    void thread_tmp_3_fu_388_p2();
    void thread_tmp_3_i_i_fu_228_p2();
    void thread_tmp_40_fu_853_p3();
    void thread_tmp_41_fu_861_p2();
    void thread_tmp_42_fu_867_p3();
    void thread_tmp_43_fu_879_p2();
    void thread_tmp_47_fu_395_p3();
    void thread_tmp_4_i_i_fu_234_p2();
    void thread_tmp_4_i_i_not_fu_806_p2();
    void thread_tmp_5_cast_fu_339_p1();
    void thread_tmp_5_fu_333_p2();
    void thread_tmp_6_fu_343_p2();
    void thread_tmp_6_i_fu_543_p1();
    void thread_tmp_73_fu_438_p3();
    void thread_tmp_74_fu_426_p1();
    void thread_tmp_76_fu_606_p3();
    void thread_tmp_79_fu_636_p1();
    void thread_tmp_7_i_fu_546_p1();
    void thread_tmp_8_cast_fu_286_p1();
    void thread_tmp_8_fu_280_p2();
    void thread_tmp_9_fu_329_p1();
    void thread_tmp_fu_705_p2();
    void thread_tmp_i1_fu_535_p1();
    void thread_tmp_i_cast_fu_240_p1();
    void thread_tmp_i_i_fu_210_p2();
    void thread_x_is_ninf_fu_797_p2();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
