+ define_corners nom_typ_1p20V_25C
Reading timing models for corner nom_typ_1p20V_25C…
Reading cell library for the 'nom_typ_1p20V_25C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_typ_1p20V_25C.lib'…
Reading top-level netlist at '/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/runs/RUN_2025-12-12_17-31-27/06-yosys-synthesis/DigitalSine.nl.v'…
Linking design 'DigitalSine' from netlist…
Reading design constraints file at '/nix/store/sfc122jplczjy5i6pd5radwb3k94mh33-python3.12-librelane-3.0.0.dev45/lib/python3.12/site-packages/librelane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 1
[INFO] Setting input delay to: 1
[INFO] Setting load to: 0.006
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.15
[INFO] Setting timing derate to: 5%
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.014404    0.052951    0.242213    0.242213 v _300_/Q (sg13g2_dfrbpq_1)
                                                         sign (net)
                      0.052951    0.000000    0.242213 v _214_/A (sg13g2_xnor2_1)
     1    0.001430    0.026237    0.062985    0.305198 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.026237    0.000000    0.305198 v _300_/D (sg13g2_dfrbpq_1)
                                              0.305198   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                 -0.009257    0.240743   library hold time
                                              0.240743   data required time
---------------------------------------------------------------------------------------------
                                              0.240743   data required time
                                             -0.305198   data arrival time
---------------------------------------------------------------------------------------------
                                              0.064456   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _293_/CLK (sg13g2_dfrbpq_1)
    14    0.047564    0.150610    0.317948    0.317948 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.150610    0.000000    0.317948 v _192_/A (sg13g2_xnor2_1)
     1    0.001430    0.026485    0.092423    0.410372 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.026485    0.000000    0.410372 v _294_/D (sg13g2_dfrbpq_1)
                                              0.410372   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.009337    0.240663   library hold time
                                              0.240663   data required time
---------------------------------------------------------------------------------------------
                                              0.240663   data required time
                                             -0.410372   data arrival time
---------------------------------------------------------------------------------------------
                                              0.169709   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _296_/CLK (sg13g2_dfrbpq_1)
    12    0.037538    0.120718    0.295747    0.295747 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.120718    0.000000    0.295747 v _199_/A (sg13g2_xnor2_1)
     2    0.008208    0.063748    0.117588    0.413335 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.063748    0.000000    0.413335 v _200_/B (sg13g2_xor2_1)
     1    0.001430    0.023339    0.058008    0.471342 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.023339    0.000000    0.471342 v _296_/D (sg13g2_dfrbpq_1)
                                              0.471342   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.008330    0.241670   library hold time
                                              0.241670   data required time
---------------------------------------------------------------------------------------------
                                              0.241670   data required time
                                             -0.471342   data arrival time
---------------------------------------------------------------------------------------------
                                              0.229672   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _301_/CLK (sg13g2_dfrbpq_1)
    13    0.050567    0.159571    0.324594    0.324594 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.159571    0.000000    0.324594 v _218_/A1 (sg13g2_o21ai_1)
     1    0.002919    0.041488    0.124837    0.449431 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.041488    0.000000    0.449431 ^ _219_/A (sg13g2_inv_1)
     1    0.001430    0.015927    0.026843    0.476273 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.015927    0.000000    0.476273 v _301_/D (sg13g2_dfrbpq_1)
                                              0.476273   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.005958    0.244042   library hold time
                                              0.244042   data required time
---------------------------------------------------------------------------------------------
                                              0.244042   data required time
                                             -0.476273   data arrival time
---------------------------------------------------------------------------------------------
                                              0.232231   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _296_/CLK (sg13g2_dfrbpq_1)
    12    0.037538    0.120718    0.295747    0.295747 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.120718    0.000000    0.295747 v _198_/A (sg13g2_nand2_1)
     1    0.003300    0.043921    0.056524    0.352271 ^ _198_/Y (sg13g2_nand2_1)
                                                         _030_ (net)
                      0.043921    0.000000    0.352271 ^ _203_/B1 (sg13g2_o21ai_1)
     2    0.008058    0.060967    0.069089    0.421360 v _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.060967    0.000000    0.421360 v _204_/B (sg13g2_xor2_1)
     1    0.001430    0.023478    0.056952    0.478312 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.023478    0.000000    0.478312 v _297_/D (sg13g2_dfrbpq_1)
                                              0.478312   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.008374    0.241626   library hold time
                                              0.241626   data required time
---------------------------------------------------------------------------------------------
                                              0.241626   data required time
                                             -0.478312   data arrival time
---------------------------------------------------------------------------------------------
                                              0.236687   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _293_/CLK (sg13g2_dfrbpq_1)
    14    0.047564    0.150610    0.317948    0.317948 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.150610    0.000000    0.317948 v _128_/A (sg13g2_inv_1)
     5    0.014362    0.088362    0.108775    0.426723 ^ _128_/Y (sg13g2_inv_1)
                                                         DPATH.SUM.ha_0.S (net)
                      0.088362    0.000000    0.426723 ^ _293_/D (sg13g2_dfrbpq_1)
                                              0.426723   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.063566    0.186434   library hold time
                                              0.186434   data required time
---------------------------------------------------------------------------------------------
                                              0.186434   data required time
                                             -0.426723   data arrival time
---------------------------------------------------------------------------------------------
                                              0.240289   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _301_/CLK (sg13g2_dfrbpq_1)
    13    0.050567    0.159571    0.324594    0.324594 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.159571    0.000000    0.324594 v _210_/A (sg13g2_xnor2_1)
     1    0.005067    0.048107    0.113143    0.437737 v _210_/Y (sg13g2_xnor2_1)
                                                         _039_ (net)
                      0.048107    0.000000    0.437737 v _211_/B (sg13g2_xnor2_1)
     1    0.001430    0.025401    0.053390    0.491127 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.025401    0.000000    0.491127 v _299_/D (sg13g2_dfrbpq_1)
                                              0.491127   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                 -0.008990    0.241010   library hold time
                                              0.241010   data required time
---------------------------------------------------------------------------------------------
                                              0.241010   data required time
                                             -0.491127   data arrival time
---------------------------------------------------------------------------------------------
                                              0.250117   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _295_/CLK (sg13g2_dfrbpq_1)
    15    0.048394    0.153086    0.319784    0.319784 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.153086    0.000000    0.319784 v _195_/A (sg13g2_xor2_1)
     2    0.008058    0.044308    0.122713    0.442497 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.044308    0.000000    0.442497 v _196_/B (sg13g2_xor2_1)
     1    0.001430    0.023702    0.050628    0.493125 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.023702    0.000000    0.493125 v _295_/D (sg13g2_dfrbpq_1)
                                              0.493125   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                 -0.008446    0.241554   library hold time
                                              0.241554   data required time
---------------------------------------------------------------------------------------------
                                              0.241554   data required time
                                             -0.493125   data arrival time
---------------------------------------------------------------------------------------------
                                              0.251571   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _301_/CLK (sg13g2_dfrbpq_1)
    13    0.050567    0.159571    0.324594    0.324594 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.159571    0.000000    0.324594 v _206_/B (sg13g2_xnor2_1)
     2    0.008956    0.070075    0.122467    0.447062 v _206_/Y (sg13g2_xnor2_1)
                                                         _036_ (net)
                      0.070075    0.000000    0.447062 v _208_/A (sg13g2_xor2_1)
     1    0.001430    0.023477    0.065347    0.512409 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.023477    0.000000    0.512409 v _298_/D (sg13g2_dfrbpq_1)
                                              0.512409   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.008374    0.241626   library hold time
                                              0.241626   data required time
---------------------------------------------------------------------------------------------
                                              0.241626   data required time
                                             -0.512409   data arrival time
---------------------------------------------------------------------------------------------
                                              0.270783   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _293_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  1.000000    1.000000 v input external delay
     9    0.025341    0.033545    0.017504    1.017504 v rst (in)
                                                         rst (net)
                      0.033545    0.000000    1.017504 v _129_/A (sg13g2_inv_1)
     1    0.005097    0.031719    0.036835    1.054339 ^ _129_/Y (sg13g2_inv_1)
                                                         _000_ (net)
                      0.031719    0.000000    1.054339 ^ _293_/RESET_B (sg13g2_dfrbpq_1)
                                              1.054339   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.087606    0.162394   library removal time
                                              0.162394   data required time
---------------------------------------------------------------------------------------------
                                              0.162394   data required time
                                             -1.054339   data arrival time
---------------------------------------------------------------------------------------------
                                              0.891945   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _294_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  1.000000    1.000000 v input external delay
     9    0.025341    0.033545    0.017504    1.017504 v rst (in)
                                                         rst (net)
                      0.033545    0.000000    1.017504 v _285_/A (sg13g2_inv_1)
     1    0.005097    0.031719    0.036835    1.054339 ^ _285_/Y (sg13g2_inv_1)
                                                         _001_ (net)
                      0.031719    0.000000    1.054339 ^ _294_/RESET_B (sg13g2_dfrbpq_1)
                                              1.054339   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.087606    0.162394   library removal time
                                              0.162394   data required time
---------------------------------------------------------------------------------------------
                                              0.162394   data required time
                                             -1.054339   data arrival time
---------------------------------------------------------------------------------------------
                                              0.891945   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _295_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  1.000000    1.000000 v input external delay
     9    0.025341    0.033545    0.017504    1.017504 v rst (in)
                                                         rst (net)
                      0.033545    0.000000    1.017504 v _286_/A (sg13g2_inv_1)
     1    0.005097    0.031719    0.036835    1.054339 ^ _286_/Y (sg13g2_inv_1)
                                                         _002_ (net)
                      0.031719    0.000000    1.054339 ^ _295_/RESET_B (sg13g2_dfrbpq_1)
                                              1.054339   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                 -0.087606    0.162394   library removal time
                                              0.162394   data required time
---------------------------------------------------------------------------------------------
                                              0.162394   data required time
                                             -1.054339   data arrival time
---------------------------------------------------------------------------------------------
                                              0.891945   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _296_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  1.000000    1.000000 v input external delay
     9    0.025341    0.033545    0.017504    1.017504 v rst (in)
                                                         rst (net)
                      0.033545    0.000000    1.017504 v _287_/A (sg13g2_inv_1)
     1    0.005097    0.031719    0.036835    1.054339 ^ _287_/Y (sg13g2_inv_1)
                                                         _003_ (net)
                      0.031719    0.000000    1.054339 ^ _296_/RESET_B (sg13g2_dfrbpq_1)
                                              1.054339   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.087606    0.162394   library removal time
                                              0.162394   data required time
---------------------------------------------------------------------------------------------
                                              0.162394   data required time
                                             -1.054339   data arrival time
---------------------------------------------------------------------------------------------
                                              0.891945   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _297_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  1.000000    1.000000 v input external delay
     9    0.025341    0.033545    0.017504    1.017504 v rst (in)
                                                         rst (net)
                      0.033545    0.000000    1.017504 v _288_/A (sg13g2_inv_1)
     1    0.005097    0.031719    0.036835    1.054339 ^ _288_/Y (sg13g2_inv_1)
                                                         _004_ (net)
                      0.031719    0.000000    1.054339 ^ _297_/RESET_B (sg13g2_dfrbpq_1)
                                              1.054339   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.087606    0.162394   library removal time
                                              0.162394   data required time
---------------------------------------------------------------------------------------------
                                              0.162394   data required time
                                             -1.054339   data arrival time
---------------------------------------------------------------------------------------------
                                              0.891945   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _298_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  1.000000    1.000000 v input external delay
     9    0.025341    0.033545    0.017504    1.017504 v rst (in)
                                                         rst (net)
                      0.033545    0.000000    1.017504 v _289_/A (sg13g2_inv_1)
     1    0.005097    0.031719    0.036835    1.054339 ^ _289_/Y (sg13g2_inv_1)
                                                         _005_ (net)
                      0.031719    0.000000    1.054339 ^ _298_/RESET_B (sg13g2_dfrbpq_1)
                                              1.054339   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.087606    0.162394   library removal time
                                              0.162394   data required time
---------------------------------------------------------------------------------------------
                                              0.162394   data required time
                                             -1.054339   data arrival time
---------------------------------------------------------------------------------------------
                                              0.891945   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _299_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  1.000000    1.000000 v input external delay
     9    0.025341    0.033545    0.017504    1.017504 v rst (in)
                                                         rst (net)
                      0.033545    0.000000    1.017504 v _290_/A (sg13g2_inv_1)
     1    0.005097    0.031719    0.036835    1.054339 ^ _290_/Y (sg13g2_inv_1)
                                                         _006_ (net)
                      0.031719    0.000000    1.054339 ^ _299_/RESET_B (sg13g2_dfrbpq_1)
                                              1.054339   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                 -0.087606    0.162394   library removal time
                                              0.162394   data required time
---------------------------------------------------------------------------------------------
                                              0.162394   data required time
                                             -1.054339   data arrival time
---------------------------------------------------------------------------------------------
                                              0.891945   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _300_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  1.000000    1.000000 v input external delay
     9    0.025341    0.033545    0.017504    1.017504 v rst (in)
                                                         rst (net)
                      0.033545    0.000000    1.017504 v _291_/A (sg13g2_inv_1)
     1    0.005097    0.031719    0.036835    1.054339 ^ _291_/Y (sg13g2_inv_1)
                                                         _007_ (net)
                      0.031719    0.000000    1.054339 ^ _300_/RESET_B (sg13g2_dfrbpq_1)
                                              1.054339   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                 -0.087606    0.162394   library removal time
                                              0.162394   data required time
---------------------------------------------------------------------------------------------
                                              0.162394   data required time
                                             -1.054339   data arrival time
---------------------------------------------------------------------------------------------
                                              0.891945   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _301_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  1.000000    1.000000 v input external delay
     9    0.025341    0.033545    0.017504    1.017504 v rst (in)
                                                         rst (net)
                      0.033545    0.000000    1.017504 v _292_/A (sg13g2_inv_1)
     1    0.005097    0.031719    0.036835    1.054339 ^ _292_/Y (sg13g2_inv_1)
                                                         _008_ (net)
                      0.031719    0.000000    1.054339 ^ _301_/RESET_B (sg13g2_dfrbpq_1)
                                              1.054339   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.087606    0.162394   library removal time
                                              0.162394   data required time
---------------------------------------------------------------------------------------------
                                              0.162394   data required time
                                             -1.054339   data arrival time
---------------------------------------------------------------------------------------------
                                              0.891945   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.014404    0.052951    0.242213    0.242213 v _300_/Q (sg13g2_dfrbpq_1)
                                                         sign (net)
                      0.052951    0.000000    0.242213 v sign (out)
                                              0.242213   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.242213   data arrival time
---------------------------------------------------------------------------------------------
                                              0.992213   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.014404    0.052951    0.242213    0.242213 v _300_/Q (sg13g2_dfrbpq_1)
                                                         sign (net)
                      0.052951    0.000000    0.242213 v _127_/A (sg13g2_inv_1)
     1    0.006000    0.038980    0.045692    0.287906 ^ _127_/Y (sg13g2_inv_1)
                                                         signB (net)
                      0.038980    0.000000    0.287906 ^ signB (out)
                                              0.287906   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.287906   data arrival time
---------------------------------------------------------------------------------------------
                                              1.037906   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.073142    0.227017    0.374515    0.374515 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.227017    0.000000    0.374515 v _170_/A (sg13g2_nand2_1)
     1    0.006000    0.040748    0.086013    0.460528 ^ _170_/Y (sg13g2_nand2_1)
                                                         sine_out[24] (net)
                      0.040748    0.000000    0.460528 ^ sine_out[24] (out)
                                              0.460528   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.460528   data arrival time
---------------------------------------------------------------------------------------------
                                              1.210528   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.073142    0.227017    0.374515    0.374515 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.227017    0.000000    0.374515 v _172_/A (sg13g2_nand2_1)
     1    0.006000    0.040748    0.086013    0.460528 ^ _172_/Y (sg13g2_nand2_1)
                                                         sine_out[25] (net)
                      0.040748    0.000000    0.460528 ^ sine_out[25] (out)
                                              0.460528   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.460528   data arrival time
---------------------------------------------------------------------------------------------
                                              1.210528   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.073142    0.227017    0.374515    0.374515 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.227017    0.000000    0.374515 v _175_/A (sg13g2_nand2_1)
     1    0.006000    0.040315    0.086013    0.460528 ^ _175_/Y (sg13g2_nand2_1)
                                                         sine_out[26] (net)
                      0.040315    0.000000    0.460528 ^ sine_out[26] (out)
                                              0.460528   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.460528   data arrival time
---------------------------------------------------------------------------------------------
                                              1.210528   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.073142    0.227017    0.374515    0.374515 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.227017    0.000000    0.374515 v _180_/A (sg13g2_nand2_1)
     1    0.006000    0.043334    0.086013    0.460528 ^ _180_/Y (sg13g2_nand2_1)
                                                         sine_out[28] (net)
                      0.043334    0.000000    0.460528 ^ sine_out[28] (out)
                                              0.460528   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.460528   data arrival time
---------------------------------------------------------------------------------------------
                                              1.210528   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _295_/CLK (sg13g2_dfrbpq_1)
    15    0.048394    0.153086    0.319784    0.319784 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.153086    0.000000    0.319784 v _187_/A1 (sg13g2_o21ai_1)
     1    0.006000    0.046561    0.146241    0.466025 ^ _187_/Y (sg13g2_o21ai_1)
                                                         sine_out[31] (net)
                      0.046561    0.000000    0.466025 ^ sine_out[31] (out)
                                              0.466025   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.466025   data arrival time
---------------------------------------------------------------------------------------------
                                              1.216025   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.073142    0.227017    0.374515    0.374515 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.227017    0.000000    0.374515 v _176_/B1 (sg13g2_o21ai_1)
     1    0.006000    0.076364    0.098636    0.473151 ^ _176_/Y (sg13g2_o21ai_1)
                                                         sine_out[27] (net)
                      0.076364    0.000000    0.473151 ^ sine_out[27] (out)
                                              0.473151   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.473151   data arrival time
---------------------------------------------------------------------------------------------
                                              1.223151   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.073142    0.227017    0.374515    0.374515 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.227017    0.000000    0.374515 v _148_/B1 (sg13g2_a21oi_1)
     1    0.006000    0.080658    0.101850    0.476365 ^ _148_/Y (sg13g2_a21oi_1)
                                                         sine_out[16] (net)
                      0.080658    0.000000    0.476365 ^ sine_out[16] (out)
                                              0.476365   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.476365   data arrival time
---------------------------------------------------------------------------------------------
                                              1.226365   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.073142    0.227017    0.374515    0.374515 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.227017    0.000000    0.374515 v _157_/B1 (sg13g2_a21oi_1)
     1    0.006000    0.079034    0.101850    0.476365 ^ _157_/Y (sg13g2_a21oi_1)
                                                         sine_out[18] (net)
                      0.079034    0.000000    0.476365 ^ sine_out[18] (out)
                                              0.476365   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.476365   data arrival time
---------------------------------------------------------------------------------------------
                                              1.226365   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.073142    0.227017    0.374515    0.374515 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.227017    0.000000    0.374515 v _162_/B1 (sg13g2_a21oi_1)
     1    0.006000    0.070470    0.101850    0.476365 ^ _162_/Y (sg13g2_a21oi_1)
                                                         sine_out[20] (net)
                      0.070470    0.000000    0.476365 ^ sine_out[20] (out)
                                              0.476365   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.476365   data arrival time
---------------------------------------------------------------------------------------------
                                              1.226365   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.073142    0.227017    0.374515    0.374515 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.227017    0.000000    0.374515 v _164_/B1 (sg13g2_a21oi_1)
     1    0.006000    0.070470    0.101850    0.476365 ^ _164_/Y (sg13g2_a21oi_1)
                                                         sine_out[21] (net)
                      0.070470    0.000000    0.476365 ^ sine_out[21] (out)
                                              0.476365   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.476365   data arrival time
---------------------------------------------------------------------------------------------
                                              1.226365   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.073142    0.227017    0.374515    0.374515 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.227017    0.000000    0.374515 v _165_/B1 (sg13g2_a21oi_1)
     1    0.006000    0.070470    0.101850    0.476365 ^ _165_/Y (sg13g2_a21oi_1)
                                                         sine_out[22] (net)
                      0.070470    0.000000    0.476365 ^ sine_out[22] (out)
                                              0.476365   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.476365   data arrival time
---------------------------------------------------------------------------------------------
                                              1.226365   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _296_/CLK (sg13g2_dfrbpq_1)
    12    0.037538    0.120718    0.295747    0.295747 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.120718    0.000000    0.295747 v _215_/B (sg13g2_nand3_1)
     2    0.005602    0.058877    0.079329    0.375076 ^ _215_/Y (sg13g2_nand3_1)
                                                         _041_ (net)
                      0.058877    0.000000    0.375076 ^ _284_/B (sg13g2_and2_1)
     1    0.006000    0.038817    0.102287    0.477363 ^ _284_/X (sg13g2_and2_1)
                                                         sine_out[12] (net)
                      0.038817    0.000000    0.477363 ^ sine_out[12] (out)
                                              0.477363   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.477363   data arrival time
---------------------------------------------------------------------------------------------
                                              1.227363   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.073142    0.227017    0.374515    0.374515 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.227017    0.000000    0.374515 v _160_/A (sg13g2_nor2_1)
     1    0.006000    0.070109    0.120367    0.494882 ^ _160_/Y (sg13g2_nor2_1)
                                                         sine_out[19] (net)
                      0.070109    0.000000    0.494882 ^ sine_out[19] (out)
                                              0.494882   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.494882   data arrival time
---------------------------------------------------------------------------------------------
                                              1.244882   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.073142    0.227017    0.374515    0.374515 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.227017    0.000000    0.374515 v _167_/A (sg13g2_nor2_1)
     1    0.006000    0.070093    0.120367    0.494882 ^ _167_/Y (sg13g2_nor2_1)
                                                         sine_out[23] (net)
                      0.070093    0.000000    0.494882 ^ sine_out[23] (out)
                                              0.494882   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.494882   data arrival time
---------------------------------------------------------------------------------------------
                                              1.244882   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.073142    0.227017    0.374515    0.374515 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.227017    0.000000    0.374515 v _281_/A (sg13g2_nor2_1)
     1    0.006000    0.072772    0.120367    0.494882 ^ _281_/Y (sg13g2_nor2_1)
                                                         sine_out[8] (net)
                      0.072772    0.000000    0.494882 ^ sine_out[8] (out)
                                              0.494882   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.494882   data arrival time
---------------------------------------------------------------------------------------------
                                              1.244882   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _298_/CLK (sg13g2_dfrbpq_1)
    25    0.074085    0.229842    0.376599    0.376599 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.229842    0.000000    0.376599 v _275_/A (sg13g2_nor2_1)
     1    0.006000    0.073236    0.120783    0.497382 ^ _275_/Y (sg13g2_nor2_1)
                                                         sine_out[3] (net)
                      0.073236    0.000000    0.497382 ^ sine_out[3] (out)
                                              0.497382   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.497382   data arrival time
---------------------------------------------------------------------------------------------
                                              1.247382   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.073142    0.227017    0.374515    0.374515 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.227017    0.000000    0.374515 v _274_/B2 (sg13g2_a22oi_1)
     1    0.006000    0.075791    0.124526    0.499040 ^ _274_/Y (sg13g2_a22oi_1)
                                                         sine_out[1] (net)
                      0.075791    0.000000    0.499040 ^ sine_out[1] (out)
                                              0.499040   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.499040   data arrival time
---------------------------------------------------------------------------------------------
                                              1.249040   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.073142    0.227017    0.374515    0.374515 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.227017    0.000000    0.374515 v _155_/C1 (sg13g2_a221oi_1)
     1    0.006000    0.101503    0.128221    0.502736 ^ _155_/Y (sg13g2_a221oi_1)
                                                         sine_out[17] (net)
                      0.101503    0.000000    0.502736 ^ sine_out[17] (out)
                                              0.502736   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.502736   data arrival time
---------------------------------------------------------------------------------------------
                                              1.252736   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _298_/CLK (sg13g2_dfrbpq_1)
    25    0.074085    0.229842    0.376599    0.376599 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.229842    0.000000    0.376599 v _212_/A (sg13g2_nor2_1)
     2    0.009100    0.097043    0.143514    0.520113 ^ _212_/Y (sg13g2_nor2_1)
                                                         sine_out[2] (net)
                      0.097043    0.000000    0.520113 ^ sine_out[2] (out)
                                              0.520113   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.520113   data arrival time
---------------------------------------------------------------------------------------------
                                              1.270113   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _296_/CLK (sg13g2_dfrbpq_1)
    12    0.037538    0.120718    0.295747    0.295747 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.120718    0.000000    0.295747 v _137_/A (sg13g2_nand3_1)
     5    0.015276    0.091128    0.110350    0.406097 ^ _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.091128    0.000000    0.406097 ^ _138_/B (sg13g2_nor2_1)
     2    0.005848    0.039183    0.057906    0.464003 v _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.039183    0.000000    0.464003 v _279_/B (sg13g2_nor2_1)
     1    0.006000    0.071049    0.071775    0.535778 ^ _279_/Y (sg13g2_nor2_1)
                                                         sine_out[7] (net)
                      0.071049    0.000000    0.535778 ^ sine_out[7] (out)
                                              0.535778   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.535778   data arrival time
---------------------------------------------------------------------------------------------
                                              1.285778   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.086546    0.267167    0.404130    0.404130 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.267167    0.000000    0.404130 v _282_/A1 (sg13g2_a21oi_1)
     1    0.006000    0.060408    0.135194    0.539324 ^ _282_/Y (sg13g2_a21oi_1)
                                                         sine_out[10] (net)
                      0.060408    0.000000    0.539324 ^ sine_out[10] (out)
                                              0.539324   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.539324   data arrival time
---------------------------------------------------------------------------------------------
                                              1.289324   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.086546    0.267167    0.404130    0.404130 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.267167    0.000000    0.404130 v _283_/A1 (sg13g2_a21oi_1)
     1    0.006000    0.060408    0.135194    0.539324 ^ _283_/Y (sg13g2_a21oi_1)
                                                         sine_out[11] (net)
                      0.060408    0.000000    0.539324 ^ sine_out[11] (out)
                                              0.539324   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.539324   data arrival time
---------------------------------------------------------------------------------------------
                                              1.289324   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.086546    0.267167    0.404130    0.404130 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.267167    0.000000    0.404130 v _139_/A1 (sg13g2_a21oi_1)
     1    0.006000    0.060408    0.135194    0.539324 ^ _139_/Y (sg13g2_a21oi_1)
                                                         sine_out[13] (net)
                      0.060408    0.000000    0.539324 ^ sine_out[13] (out)
                                              0.539324   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.539324   data arrival time
---------------------------------------------------------------------------------------------
                                              1.289324   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.086546    0.267167    0.404130    0.404130 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.267167    0.000000    0.404130 v _280_/A1 (sg13g2_a21oi_1)
     1    0.006000    0.060408    0.135194    0.539324 ^ _280_/Y (sg13g2_a21oi_1)
                                                         sine_out[9] (net)
                      0.060408    0.000000    0.539324 ^ sine_out[9] (out)
                                              0.539324   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.539324   data arrival time
---------------------------------------------------------------------------------------------
                                              1.289324   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _296_/CLK (sg13g2_dfrbpq_1)
    12    0.037538    0.120718    0.295747    0.295747 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.120718    0.000000    0.295747 v _222_/B1 (sg13g2_a21oi_1)
     2    0.008144    0.080791    0.093628    0.389375 ^ _222_/Y (sg13g2_a21oi_1)
                                                         _047_ (net)
                      0.080791    0.000000    0.389375 ^ _241_/A (sg13g2_nand2_1)
     1    0.002858    0.032497    0.057346    0.446720 v _241_/Y (sg13g2_nand2_1)
                                                         _066_ (net)
                      0.032497    0.000000    0.446720 v _242_/C (sg13g2_nand3_1)
     1    0.003175    0.033796    0.043291    0.490012 ^ _242_/Y (sg13g2_nand3_1)
                                                         _067_ (net)
                      0.033796    0.000000    0.490012 ^ _256_/B1 (sg13g2_a22oi_1)
     1    0.006000    0.050714    0.065126    0.555138 v _256_/Y (sg13g2_a22oi_1)
                                                         sine_out[0] (net)
                      0.050714    0.000000    0.555138 v sine_out[0] (out)
                                              0.555138   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.555138   data arrival time
---------------------------------------------------------------------------------------------
                                              1.305138   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _295_/CLK (sg13g2_dfrbpq_1)
    15    0.048394    0.153086    0.319784    0.319784 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.153086    0.000000    0.319784 v _146_/B1 (sg13g2_o21ai_1)
     4    0.012112    0.091835    0.115951    0.435735 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.091835    0.000000    0.435735 ^ _147_/B (sg13g2_nand2_1)
     2    0.005706    0.051825    0.080166    0.515902 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.051825    0.000000    0.515902 v _149_/B (sg13g2_nand2_1)
     1    0.006000    0.043846    0.053344    0.569246 ^ _149_/Y (sg13g2_nand2_1)
                                                         sine_out[15] (net)
                      0.043846    0.000000    0.569246 ^ sine_out[15] (out)
                                              0.569246   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.569246   data arrival time
---------------------------------------------------------------------------------------------
                                              1.319246   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.086546    0.267167    0.404130    0.404130 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.267167    0.000000    0.404130 v _189_/A1 (sg13g2_o21ai_1)
     1    0.006000    0.046561    0.170843    0.574972 ^ _189_/Y (sg13g2_o21ai_1)
                                                         sine_out[32] (net)
                      0.046561    0.000000    0.574972 ^ sine_out[32] (out)
                                              0.574972   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.574972   data arrival time
---------------------------------------------------------------------------------------------
                                              1.324972   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _298_/CLK (sg13g2_dfrbpq_1)
    25    0.074085    0.229842    0.376599    0.376599 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.229842    0.000000    0.376599 v _181_/A (sg13g2_and2_1)
     4    0.011855    0.051638    0.150573    0.527171 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.051638    0.000000    0.527171 v _184_/B1 (sg13g2_a21oi_1)
     1    0.006000    0.056817    0.061803    0.588974 ^ _184_/Y (sg13g2_a21oi_1)
                                                         sine_out[29] (net)
                      0.056817    0.000000    0.588974 ^ sine_out[29] (out)
                                              0.588974   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.588974   data arrival time
---------------------------------------------------------------------------------------------
                                              1.338974   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _298_/CLK (sg13g2_dfrbpq_1)
    25    0.074085    0.229842    0.376599    0.376599 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.229842    0.000000    0.376599 v _181_/A (sg13g2_and2_1)
     4    0.011855    0.051638    0.150573    0.527171 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.051638    0.000000    0.527171 v _186_/B1 (sg13g2_a21oi_1)
     1    0.006000    0.056817    0.061803    0.588974 ^ _186_/Y (sg13g2_a21oi_1)
                                                         sine_out[30] (net)
                      0.056817    0.000000    0.588974 ^ sine_out[30] (out)
                                              0.588974   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.588974   data arrival time
---------------------------------------------------------------------------------------------
                                              1.338974   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _295_/CLK (sg13g2_dfrbpq_1)
    15    0.050456    0.211525    0.352504    0.352504 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.211525    0.000000    0.352504 ^ _140_/B (sg13g2_nor2_1)
     5    0.014397    0.087901    0.122935    0.475439 v _140_/Y (sg13g2_nor2_1)
                                                         _109_ (net)
                      0.087901    0.000000    0.475439 v _144_/A (sg13g2_nand2_1)
     2    0.006089    0.041890    0.060310    0.535749 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.041890    0.000000    0.535749 ^ _145_/B (sg13g2_nand2_1)
     1    0.006000    0.047983    0.064017    0.599766 v _145_/Y (sg13g2_nand2_1)
                                                         sine_out[14] (net)
                      0.047983    0.000000    0.599766 v sine_out[14] (out)
                                              0.599766   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.599766   data arrival time
---------------------------------------------------------------------------------------------
                                              1.349766   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _295_/CLK (sg13g2_dfrbpq_1)
    15    0.048394    0.153086    0.319784    0.319784 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.153086    0.000000    0.319784 v _146_/B1 (sg13g2_o21ai_1)
     4    0.012112    0.091835    0.115951    0.435735 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.091835    0.000000    0.435735 ^ _185_/B (sg13g2_nor2_1)
     5    0.014879    0.064872    0.088413    0.524148 v _185_/Y (sg13g2_nor2_1)
                                                         _022_ (net)
                      0.064872    0.000000    0.524148 v _278_/B (sg13g2_nor2_1)
     1    0.006000    0.074000    0.080222    0.604370 ^ _278_/Y (sg13g2_nor2_1)
                                                         sine_out[6] (net)
                      0.074000    0.000000    0.604370 ^ sine_out[6] (out)
                                              0.604370   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.604370   data arrival time
---------------------------------------------------------------------------------------------
                                              1.354370   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _295_/CLK (sg13g2_dfrbpq_1)
    15    0.048394    0.153086    0.319784    0.319784 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.153086    0.000000    0.319784 v _132_/B (sg13g2_nand2_1)
     4    0.012517    0.086030    0.111854    0.431638 ^ _132_/Y (sg13g2_nand2_1)
                                                         _102_ (net)
                      0.086030    0.000000    0.431638 ^ _163_/A2 (sg13g2_o21ai_1)
     4    0.011894    0.084308    0.110272    0.541910 v _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.084308    0.000000    0.541910 v _276_/B (sg13g2_nor2_1)
     1    0.006000    0.074000    0.086613    0.628523 ^ _276_/Y (sg13g2_nor2_1)
                                                         sine_out[4] (net)
                      0.074000    0.000000    0.628523 ^ sine_out[4] (out)
                                              0.628523   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.628523   data arrival time
---------------------------------------------------------------------------------------------
                                              1.378523   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _296_/CLK (sg13g2_dfrbpq_1)
    12    0.037538    0.120718    0.295747    0.295747 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.120718    0.000000    0.295747 v _125_/A (sg13g2_inv_1)
    10    0.029611    0.138487    0.156417    0.452163 ^ _125_/Y (sg13g2_inv_1)
                                                         _098_ (net)
                      0.138487    0.000000    0.452163 ^ _152_/A (sg13g2_nor2_1)
     4    0.011785    0.067944    0.099464    0.551627 v _152_/Y (sg13g2_nor2_1)
                                                         _118_ (net)
                      0.067944    0.000000    0.551627 v _277_/B (sg13g2_nor2_1)
     1    0.006000    0.074000    0.081232    0.632859 ^ _277_/Y (sg13g2_nor2_1)
                                                         sine_out[5] (net)
                      0.074000    0.000000    0.632859 ^ sine_out[5] (out)
                                              0.632859   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.632859   data arrival time
---------------------------------------------------------------------------------------------
                                              1.382859   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.088209    0.363435    0.457063    0.457063 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.363435    0.000000    0.457063 ^ _142_/A (sg13g2_or2_1)
     7    0.021371    0.098913    0.221022    0.678085 ^ _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.098913    0.000000    0.678085 ^ _259_/B (sg13g2_or2_1)
     1    0.003300    0.027031    0.093816    0.771901 ^ _259_/X (sg13g2_or2_1)
                                                         _083_ (net)
                      0.027031    0.000000    0.771901 ^ _260_/B1 (sg13g2_o21ai_1)
     1    0.002808    0.078137    0.040600    0.812501 v _260_/Y (sg13g2_o21ai_1)
                                                         _084_ (net)
                      0.078137    0.000000    0.812501 v _261_/B1 (sg13g2_a21oi_1)
     1    0.002993    0.072269    0.077463    0.889964 ^ _261_/Y (sg13g2_a21oi_1)
                                                         _085_ (net)
                      0.072269    0.000000    0.889964 ^ _262_/B (sg13g2_nor2_1)
     1    0.003032    0.067572    0.042811    0.932775 v _262_/Y (sg13g2_nor2_1)
                                                         _086_ (net)
                      0.067572    0.000000    0.932775 v _265_/B (sg13g2_nor3_1)
     1    0.003147    0.094579    0.106395    1.039171 ^ _265_/Y (sg13g2_nor3_1)
                                                         _089_ (net)
                      0.094579    0.000000    1.039171 ^ _274_/A2 (sg13g2_a22oi_1)
     1    0.006000    0.115370    0.100541    1.139712 v _274_/Y (sg13g2_a22oi_1)
                                                         sine_out[1] (net)
                      0.115370    0.000000    1.139712 v sine_out[1] (out)
                                              1.139712   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.139712   data arrival time
---------------------------------------------------------------------------------------------
                                              2.610289   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.053539    0.223886    0.361047    0.361047 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.223886    0.000000    0.361047 ^ _140_/A (sg13g2_nor2_1)
     5    0.014397    0.094002    0.134473    0.495520 v _140_/Y (sg13g2_nor2_1)
                                                         _109_ (net)
                      0.094002    0.000000    0.495520 v _224_/B (sg13g2_nand2_1)
     2    0.005396    0.056701    0.067208    0.562729 ^ _224_/Y (sg13g2_nand2_1)
                                                         _049_ (net)
                      0.056701    0.000000    0.562729 ^ _243_/C (sg13g2_nand3_1)
     2    0.006196    0.085271    0.101746    0.664475 v _243_/Y (sg13g2_nand3_1)
                                                         _068_ (net)
                      0.085271    0.000000    0.664475 v _247_/A2 (sg13g2_o21ai_1)
     1    0.002976    0.075603    0.098022    0.762497 ^ _247_/Y (sg13g2_o21ai_1)
                                                         _072_ (net)
                      0.075603    0.000000    0.762497 ^ _248_/C (sg13g2_nor3_1)
     1    0.003012    0.075701    0.047005    0.809502 v _248_/Y (sg13g2_nor3_1)
                                                         _073_ (net)
                      0.075701    0.000000    0.809502 v _255_/B (sg13g2_nor4_1)
     1    0.003079    0.124626    0.154167    0.963669 ^ _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.124626    0.000000    0.963669 ^ _256_/B2 (sg13g2_a22oi_1)
     1    0.006000    0.079486    0.091479    1.055149 v _256_/Y (sg13g2_a22oi_1)
                                                         sine_out[0] (net)
                      0.079486    0.000000    1.055149 v sine_out[0] (out)
                                              1.055149   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.055149   data arrival time
---------------------------------------------------------------------------------------------
                                              2.694852   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.086546    0.267167    0.404130    0.404130 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.267167    0.000000    0.404130 v _142_/A (sg13g2_or2_1)
     7    0.020179    0.081240    0.219677    0.623807 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.081240    0.000000    0.623807 v _143_/B (sg13g2_nor2_1)
     2    0.006024    0.091025    0.085755    0.709562 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.091025    0.000000    0.709562 ^ _144_/B (sg13g2_nand2_1)
     2    0.005706    0.068135    0.079884    0.789446 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.068135    0.000000    0.789446 v _212_/B (sg13g2_nor2_1)
     2    0.009100    0.114749    0.100718    0.890164 ^ _212_/Y (sg13g2_nor2_1)
                                                         sine_out[2] (net)
                      0.114749    0.000000    0.890164 ^ sine_out[2] (out)
                                              0.890164   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.890164   data arrival time
---------------------------------------------------------------------------------------------
                                              2.859836   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.088209    0.363435    0.457063    0.457063 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.363435    0.000000    0.457063 ^ _142_/A (sg13g2_or2_1)
     7    0.021371    0.098913    0.221022    0.678085 ^ _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.098913    0.000000    0.678085 ^ _143_/B (sg13g2_nor2_1)
     2    0.005704    0.077814    0.059764    0.737849 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.077814    0.000000    0.737849 v _144_/B (sg13g2_nand2_1)
     2    0.006089    0.049427    0.063532    0.801381 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.049427    0.000000    0.801381 ^ _145_/B (sg13g2_nand2_1)
     1    0.006000    0.057429    0.066662    0.868043 v _145_/Y (sg13g2_nand2_1)
                                                         sine_out[14] (net)
                      0.057429    0.000000    0.868043 v sine_out[14] (out)
                                              0.868043   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.868043   data arrival time
---------------------------------------------------------------------------------------------
                                              2.881958   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.086546    0.267167    0.404130    0.404130 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.267167    0.000000    0.404130 v _142_/A (sg13g2_or2_1)
     7    0.020179    0.081240    0.219677    0.623807 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.081240    0.000000    0.623807 v _143_/B (sg13g2_nor2_1)
     2    0.006024    0.091025    0.085755    0.709562 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.091025    0.000000    0.709562 ^ _147_/A (sg13g2_nand2_1)
     2    0.005706    0.061712    0.074691    0.784253 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.061712    0.000000    0.784253 v _275_/B (sg13g2_nor2_1)
     1    0.006000    0.091204    0.079183    0.863436 ^ _275_/Y (sg13g2_nor2_1)
                                                         sine_out[3] (net)
                      0.091204    0.000000    0.863436 ^ sine_out[3] (out)
                                              0.863436   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.863436   data arrival time
---------------------------------------------------------------------------------------------
                                              2.886564   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.088209    0.363435    0.457063    0.457063 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.363435    0.000000    0.457063 ^ _142_/A (sg13g2_or2_1)
     7    0.021371    0.098913    0.221022    0.678085 ^ _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.098913    0.000000    0.678085 ^ _143_/B (sg13g2_nor2_1)
     2    0.005704    0.077814    0.059764    0.737849 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.077814    0.000000    0.737849 v _147_/A (sg13g2_nand2_1)
     2    0.006089    0.054921    0.056959    0.794808 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.054921    0.000000    0.794808 ^ _149_/B (sg13g2_nand2_1)
     1    0.006000    0.057429    0.068589    0.863397 v _149_/Y (sg13g2_nand2_1)
                                                         sine_out[15] (net)
                      0.057429    0.000000    0.863397 v sine_out[15] (out)
                                              0.863397   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.863397   data arrival time
---------------------------------------------------------------------------------------------
                                              2.886603   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.088209    0.363435    0.457063    0.457063 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.363435    0.000000    0.457063 ^ _142_/A (sg13g2_or2_1)
     7    0.021371    0.098913    0.221022    0.678085 ^ _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.098913    0.000000    0.678085 ^ _168_/B (sg13g2_nor2_1)
     2    0.005720    0.077680    0.059819    0.737904 v _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.077680    0.000000    0.737904 v _171_/B (sg13g2_nand2_1)
     1    0.003096    0.041239    0.053194    0.791098 ^ _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.041239    0.000000    0.791098 ^ _172_/B (sg13g2_nand2_1)
     1    0.006000    0.092979    0.063789    0.854886 v _172_/Y (sg13g2_nand2_1)
                                                         sine_out[25] (net)
                      0.092979    0.000000    0.854886 v sine_out[25] (out)
                                              0.854886   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.854886   data arrival time
---------------------------------------------------------------------------------------------
                                              2.895113   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.088209    0.363435    0.457063    0.457063 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.363435    0.000000    0.457063 ^ _142_/A (sg13g2_or2_1)
     7    0.021371    0.098913    0.221022    0.678085 ^ _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.098913    0.000000    0.678085 ^ _168_/B (sg13g2_nor2_1)
     2    0.005720    0.077680    0.059819    0.737904 v _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.077680    0.000000    0.737904 v _169_/B (sg13g2_nand2_1)
     1    0.003096    0.038695    0.053194    0.791098 ^ _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.038695    0.000000    0.791098 ^ _170_/B (sg13g2_nand2_1)
     1    0.006000    0.092979    0.062896    0.853994 v _170_/Y (sg13g2_nand2_1)
                                                         sine_out[24] (net)
                      0.092979    0.000000    0.853994 v sine_out[24] (out)
                                              0.853994   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.853994   data arrival time
---------------------------------------------------------------------------------------------
                                              2.896006   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.088209    0.363435    0.457063    0.457063 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.363435    0.000000    0.457063 ^ _151_/B (sg13g2_nand2_1)
     5    0.014595    0.143130    0.192898    0.649961 v _151_/Y (sg13g2_nand2_1)
                                                         _117_ (net)
                      0.143130    0.000000    0.649961 v _159_/B1 (sg13g2_a21oi_1)
     1    0.002993    0.072685    0.094958    0.744918 ^ _159_/Y (sg13g2_a21oi_1)
                                                         _123_ (net)
                      0.072685    0.000000    0.744918 ^ _160_/B (sg13g2_nor2_1)
     1    0.006000    0.078927    0.052078    0.796996 v _160_/Y (sg13g2_nor2_1)
                                                         sine_out[19] (net)
                      0.078927    0.000000    0.796996 v sine_out[19] (out)
                                              0.796996   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.796996   data arrival time
---------------------------------------------------------------------------------------------
                                              2.953004   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.053539    0.223886    0.361047    0.361047 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.223886    0.000000    0.361047 ^ _132_/A (sg13g2_nand2_1)
     4    0.011969    0.112593    0.143765    0.504812 v _132_/Y (sg13g2_nand2_1)
                                                         _102_ (net)
                      0.112593    0.000000    0.504812 v _163_/A2 (sg13g2_o21ai_1)
     4    0.012170    0.162810    0.175452    0.680264 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.162810    0.000000    0.680264 ^ _282_/A2 (sg13g2_a21oi_1)
     1    0.006000    0.110754    0.114283    0.794548 v _282_/Y (sg13g2_a21oi_1)
                                                         sine_out[10] (net)
                      0.110754    0.000000    0.794548 v sine_out[10] (out)
                                              0.794548   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.794548   data arrival time
---------------------------------------------------------------------------------------------
                                              2.955452   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.053539    0.223886    0.361047    0.361047 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.223886    0.000000    0.361047 ^ _132_/A (sg13g2_nand2_1)
     4    0.011969    0.112593    0.143765    0.504812 v _132_/Y (sg13g2_nand2_1)
                                                         _102_ (net)
                      0.112593    0.000000    0.504812 v _163_/A2 (sg13g2_o21ai_1)
     4    0.012170    0.162810    0.175452    0.680264 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.162810    0.000000    0.680264 ^ _164_/A2 (sg13g2_a21oi_1)
     1    0.006000    0.089659    0.114283    0.794548 v _164_/Y (sg13g2_a21oi_1)
                                                         sine_out[21] (net)
                      0.089659    0.000000    0.794548 v sine_out[21] (out)
                                              0.794548   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.794548   data arrival time
---------------------------------------------------------------------------------------------
                                              2.955452   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.053539    0.223886    0.361047    0.361047 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.223886    0.000000    0.361047 ^ _132_/A (sg13g2_nand2_1)
     4    0.011969    0.112593    0.143765    0.504812 v _132_/Y (sg13g2_nand2_1)
                                                         _102_ (net)
                      0.112593    0.000000    0.504812 v _163_/A2 (sg13g2_o21ai_1)
     4    0.012170    0.162810    0.175452    0.680264 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.162810    0.000000    0.680264 ^ _184_/A1 (sg13g2_a21oi_1)
     1    0.006000    0.078784    0.111834    0.792098 v _184_/Y (sg13g2_a21oi_1)
                                                         sine_out[29] (net)
                      0.078784    0.000000    0.792098 v sine_out[29] (out)
                                              0.792098   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.792098   data arrival time
---------------------------------------------------------------------------------------------
                                              2.957902   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.053539    0.223886    0.361047    0.361047 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.223886    0.000000    0.361047 ^ _146_/A1 (sg13g2_o21ai_1)
     4    0.011553    0.108823    0.155691    0.516738 v _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.108823    0.000000    0.516738 v _185_/B (sg13g2_nor2_1)
     5    0.015622    0.153923    0.156988    0.673726 ^ _185_/Y (sg13g2_nor2_1)
                                                         _022_ (net)
                      0.153923    0.000000    0.673726 ^ _186_/A2 (sg13g2_a21oi_1)
     1    0.006000    0.069655    0.111766    0.785492 v _186_/Y (sg13g2_a21oi_1)
                                                         sine_out[30] (net)
                      0.069655    0.000000    0.785492 v sine_out[30] (out)
                                              0.785492   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.785492   data arrival time
---------------------------------------------------------------------------------------------
                                              2.964507   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _296_/CLK (sg13g2_dfrbpq_1)
    12    0.038697    0.164375    0.319910    0.319910 ^ _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.164375    0.000000    0.319910 ^ _125_/A (sg13g2_inv_1)
    10    0.028982    0.121023    0.163209    0.483119 v _125_/Y (sg13g2_inv_1)
                                                         _098_ (net)
                      0.121023    0.000000    0.483119 v _161_/A (sg13g2_nand2_1)
     3    0.009288    0.065882    0.081481    0.564599 ^ _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.065882    0.000000    0.564599 ^ _177_/B (sg13g2_nand2_1)
     3    0.008593    0.115899    0.084072    0.648671 v _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.115899    0.000000    0.648671 v _179_/A (sg13g2_nand2_1)
     2    0.006089    0.053288    0.067132    0.715803 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.053288    0.000000    0.715803 ^ _180_/B (sg13g2_nand2_1)
     1    0.006000    0.092979    0.068017    0.783819 v _180_/Y (sg13g2_nand2_1)
                                                         sine_out[28] (net)
                      0.092979    0.000000    0.783819 v sine_out[28] (out)
                                              0.783819   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.783819   data arrival time
---------------------------------------------------------------------------------------------
                                              2.966181   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _296_/CLK (sg13g2_dfrbpq_1)
    12    0.037538    0.120718    0.295747    0.295747 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.120718    0.000000    0.295747 v _125_/A (sg13g2_inv_1)
    10    0.029611    0.138487    0.156417    0.452163 ^ _125_/Y (sg13g2_inv_1)
                                                         _098_ (net)
                      0.138487    0.000000    0.452163 ^ _161_/A (sg13g2_nand2_1)
     3    0.008867    0.081216    0.103773    0.555936 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.081216    0.000000    0.555936 v _177_/B (sg13g2_nand2_1)
     3    0.008970    0.090441    0.074835    0.630771 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.090441    0.000000    0.630771 ^ _179_/A (sg13g2_nand2_1)
     2    0.005706    0.056828    0.074491    0.705262 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.056828    0.000000    0.705262 v _281_/B (sg13g2_nor2_1)
     1    0.006000    0.090846    0.077577    0.782838 ^ _281_/Y (sg13g2_nor2_1)
                                                         sine_out[8] (net)
                      0.090846    0.000000    0.782838 ^ sine_out[8] (out)
                                              0.782838   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.782838   data arrival time
---------------------------------------------------------------------------------------------
                                              2.967161   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.088209    0.363435    0.457063    0.457063 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.363435    0.000000    0.457063 ^ _151_/B (sg13g2_nand2_1)
     5    0.014595    0.143130    0.192898    0.649961 v _151_/Y (sg13g2_nand2_1)
                                                         _117_ (net)
                      0.143130    0.000000    0.649961 v _166_/B (sg13g2_nor2_1)
     1    0.002993    0.066184    0.079752    0.729713 ^ _166_/Y (sg13g2_nor2_1)
                                                         _010_ (net)
                      0.066184    0.000000    0.729713 ^ _167_/B (sg13g2_nor2_1)
     1    0.006000    0.078927    0.049845    0.779558 v _167_/Y (sg13g2_nor2_1)
                                                         sine_out[23] (net)
                      0.078927    0.000000    0.779558 v sine_out[23] (out)
                                              0.779558   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.779558   data arrival time
---------------------------------------------------------------------------------------------
                                              2.970443   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.088209    0.363435    0.457063    0.457063 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.363435    0.000000    0.457063 ^ _142_/A (sg13g2_or2_1)
     7    0.021371    0.098913    0.221022    0.678085 ^ _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.098913    0.000000    0.678085 ^ _148_/A2 (sg13g2_a21oi_1)
     1    0.006000    0.102832    0.096184    0.774269 v _148_/Y (sg13g2_a21oi_1)
                                                         sine_out[16] (net)
                      0.102832    0.000000    0.774269 v sine_out[16] (out)
                                              0.774269   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.774269   data arrival time
---------------------------------------------------------------------------------------------
                                              2.975731   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.053539    0.223886    0.361047    0.361047 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.223886    0.000000    0.361047 ^ _146_/A1 (sg13g2_o21ai_1)
     4    0.011553    0.108823    0.155691    0.516738 v _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.108823    0.000000    0.516738 v _185_/B (sg13g2_nor2_1)
     5    0.015622    0.153923    0.156988    0.673726 ^ _185_/Y (sg13g2_nor2_1)
                                                         _022_ (net)
                      0.153923    0.000000    0.673726 ^ _189_/A2 (sg13g2_o21ai_1)
     1    0.006000    0.096080    0.098354    0.772081 v _189_/Y (sg13g2_o21ai_1)
                                                         sine_out[32] (net)
                      0.096080    0.000000    0.772081 v sine_out[32] (out)
                                              0.772081   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.772081   data arrival time
---------------------------------------------------------------------------------------------
                                              2.977919   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.053539    0.223886    0.361047    0.361047 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.223886    0.000000    0.361047 ^ _137_/B (sg13g2_nand3_1)
     5    0.014758    0.163653    0.207075    0.568123 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.163653    0.000000    0.568123 v _138_/B (sg13g2_nor2_1)
     2    0.006089    0.092207    0.106046    0.674169 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.092207    0.000000    0.674169 ^ _139_/A2 (sg13g2_a21oi_1)
     1    0.006000    0.110754    0.093800    0.767969 v _139_/Y (sg13g2_a21oi_1)
                                                         sine_out[13] (net)
                      0.110754    0.000000    0.767969 v sine_out[13] (out)
                                              0.767969   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.767969   data arrival time
---------------------------------------------------------------------------------------------
                                              2.982031   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.088209    0.363435    0.457063    0.457063 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.363435    0.000000    0.457063 ^ _142_/A (sg13g2_or2_1)
     7    0.021371    0.098913    0.221022    0.678085 ^ _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.098913    0.000000    0.678085 ^ _187_/A2 (sg13g2_o21ai_1)
     1    0.006000    0.076574    0.086753    0.764838 v _187_/Y (sg13g2_o21ai_1)
                                                         sine_out[31] (net)
                      0.076574    0.000000    0.764838 v sine_out[31] (out)
                                              0.764838   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.764838   data arrival time
---------------------------------------------------------------------------------------------
                                              2.985162   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.053539    0.223886    0.361047    0.361047 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.223886    0.000000    0.361047 ^ _132_/A (sg13g2_nand2_1)
     4    0.011969    0.112593    0.143765    0.504812 v _132_/Y (sg13g2_nand2_1)
                                                         _102_ (net)
                      0.112593    0.000000    0.504812 v _163_/A2 (sg13g2_o21ai_1)
     4    0.012170    0.162810    0.175452    0.680264 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.162810    0.000000    0.680264 ^ _276_/B (sg13g2_nor2_1)
     1    0.006000    0.052160    0.074395    0.754659 v _276_/Y (sg13g2_nor2_1)
                                                         sine_out[4] (net)
                      0.052160    0.000000    0.754659 v sine_out[4] (out)
                                              0.754659   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.754659   data arrival time
---------------------------------------------------------------------------------------------
                                              2.995341   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.051896    0.163534    0.327533    0.327533 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.163534    0.000000    0.327533 v _140_/A (sg13g2_nor2_1)
     5    0.015040    0.156373    0.171244    0.498778 ^ _140_/Y (sg13g2_nor2_1)
                                                         _109_ (net)
                      0.156373    0.000000    0.498778 ^ _152_/B (sg13g2_nor2_1)
     4    0.011785    0.068988    0.097393    0.596171 v _152_/Y (sg13g2_nor2_1)
                                                         _118_ (net)
                      0.068988    0.000000    0.596171 v _155_/B1 (sg13g2_a221oi_1)
     1    0.006000    0.156589    0.157924    0.754095 ^ _155_/Y (sg13g2_a221oi_1)
                                                         sine_out[17] (net)
                      0.156589    0.000000    0.754095 ^ sine_out[17] (out)
                                              0.754095   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.754095   data arrival time
---------------------------------------------------------------------------------------------
                                              2.995905   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.053539    0.223886    0.361047    0.361047 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.223886    0.000000    0.361047 ^ _146_/A1 (sg13g2_o21ai_1)
     4    0.011553    0.108823    0.155691    0.516738 v _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.108823    0.000000    0.516738 v _185_/B (sg13g2_nor2_1)
     5    0.015622    0.153923    0.156988    0.673726 ^ _185_/Y (sg13g2_nor2_1)
                                                         _022_ (net)
                      0.153923    0.000000    0.673726 ^ _278_/B (sg13g2_nor2_1)
     1    0.006000    0.050614    0.072502    0.746228 v _278_/Y (sg13g2_nor2_1)
                                                         sine_out[6] (net)
                      0.050614    0.000000    0.746228 v sine_out[6] (out)
                                              0.746228   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.746228   data arrival time
---------------------------------------------------------------------------------------------
                                              3.003772   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.053539    0.223886    0.361047    0.361047 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.223886    0.000000    0.361047 ^ _137_/B (sg13g2_nand3_1)
     5    0.014758    0.163653    0.207075    0.568123 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.163653    0.000000    0.568123 v _156_/B (sg13g2_nand2b_1)
     2    0.006623    0.068198    0.089308    0.657431 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.068198    0.000000    0.657431 ^ _157_/A2 (sg13g2_a21oi_1)
     1    0.006000    0.102832    0.084348    0.741779 v _157_/Y (sg13g2_a21oi_1)
                                                         sine_out[18] (net)
                      0.102832    0.000000    0.741779 v sine_out[18] (out)
                                              0.741779   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.741779   data arrival time
---------------------------------------------------------------------------------------------
                                              3.008221   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.053539    0.223886    0.361047    0.361047 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.223886    0.000000    0.361047 ^ _137_/B (sg13g2_nand3_1)
     5    0.014758    0.163653    0.207075    0.568123 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.163653    0.000000    0.568123 v _156_/B (sg13g2_nand2b_1)
     2    0.006623    0.068198    0.089308    0.657431 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.068198    0.000000    0.657431 ^ _176_/A2 (sg13g2_o21ai_1)
     1    0.006000    0.092704    0.076841    0.734272 v _176_/Y (sg13g2_o21ai_1)
                                                         sine_out[27] (net)
                      0.092704    0.000000    0.734272 v sine_out[27] (out)
                                              0.734272   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.734272   data arrival time
---------------------------------------------------------------------------------------------
                                              3.015728   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.053539    0.223886    0.361047    0.361047 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.223886    0.000000    0.361047 ^ _137_/B (sg13g2_nand3_1)
     5    0.014758    0.163653    0.207075    0.568123 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.163653    0.000000    0.568123 v _138_/B (sg13g2_nor2_1)
     2    0.006089    0.092207    0.106046    0.674169 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.092207    0.000000    0.674169 ^ _279_/B (sg13g2_nor2_1)
     1    0.006000    0.039815    0.058782    0.732951 v _279_/Y (sg13g2_nor2_1)
                                                         sine_out[7] (net)
                      0.039815    0.000000    0.732951 v sine_out[7] (out)
                                              0.732951   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.732951   data arrival time
---------------------------------------------------------------------------------------------
                                              3.017048   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.088209    0.363435    0.457063    0.457063 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.363435    0.000000    0.457063 ^ _215_/A (sg13g2_nand3_1)
     2    0.005515    0.123566    0.153919    0.610982 v _215_/Y (sg13g2_nand3_1)
                                                         _041_ (net)
                      0.123566    0.000000    0.610982 v _284_/B (sg13g2_and2_1)
     1    0.006000    0.032538    0.118525    0.729507 v _284_/X (sg13g2_and2_1)
                                                         sine_out[12] (net)
                      0.032538    0.000000    0.729507 v sine_out[12] (out)
                                              0.729507   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.729507   data arrival time
---------------------------------------------------------------------------------------------
                                              3.020493   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.053539    0.223886    0.361047    0.361047 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.223886    0.000000    0.361047 ^ _140_/A (sg13g2_nor2_1)
     5    0.014397    0.094002    0.134473    0.495520 v _140_/Y (sg13g2_nor2_1)
                                                         _109_ (net)
                      0.094002    0.000000    0.495520 v _152_/B (sg13g2_nor2_1)
     4    0.012101    0.125731    0.129143    0.624663 ^ _152_/Y (sg13g2_nor2_1)
                                                         _118_ (net)
                      0.125731    0.000000    0.624663 ^ _283_/A2 (sg13g2_a21oi_1)
     1    0.006000    0.110754    0.103781    0.728444 v _283_/Y (sg13g2_a21oi_1)
                                                         sine_out[11] (net)
                      0.110754    0.000000    0.728444 v sine_out[11] (out)
                                              0.728444   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.728444   data arrival time
---------------------------------------------------------------------------------------------
                                              3.021556   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.053539    0.223886    0.361047    0.361047 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.223886    0.000000    0.361047 ^ _140_/A (sg13g2_nor2_1)
     5    0.014397    0.094002    0.134473    0.495520 v _140_/Y (sg13g2_nor2_1)
                                                         _109_ (net)
                      0.094002    0.000000    0.495520 v _152_/B (sg13g2_nor2_1)
     4    0.012101    0.125731    0.129143    0.624663 ^ _152_/Y (sg13g2_nor2_1)
                                                         _118_ (net)
                      0.125731    0.000000    0.624663 ^ _165_/A2 (sg13g2_a21oi_1)
     1    0.006000    0.089659    0.103781    0.728444 v _165_/Y (sg13g2_a21oi_1)
                                                         sine_out[22] (net)
                      0.089659    0.000000    0.728444 v sine_out[22] (out)
                                              0.728444   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.728444   data arrival time
---------------------------------------------------------------------------------------------
                                              3.021556   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.088209    0.363435    0.457063    0.457063 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.363435    0.000000    0.457063 ^ _150_/B (sg13g2_and2_1)
     3    0.008958    0.057849    0.184174    0.641237 ^ _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.057849    0.000000    0.641237 ^ _162_/A1 (sg13g2_a21oi_1)
     1    0.006000    0.089659    0.076756    0.717993 v _162_/Y (sg13g2_a21oi_1)
                                                         sine_out[20] (net)
                      0.089659    0.000000    0.717993 v sine_out[20] (out)
                                              0.717993   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.717993   data arrival time
---------------------------------------------------------------------------------------------
                                              3.032007   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.051896    0.163534    0.327533    0.327533 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.163534    0.000000    0.327533 v _141_/A (sg13g2_or2_1)
     3    0.008668    0.047473    0.162732    0.490265 v _141_/X (sg13g2_or2_1)
                                                         _110_ (net)
                      0.047473    0.000000    0.490265 v _173_/A2 (sg13g2_o21ai_1)
     2    0.006211    0.108076    0.106635    0.596899 ^ _173_/Y (sg13g2_o21ai_1)
                                                         _014_ (net)
                      0.108076    0.000000    0.596899 ^ _174_/B (sg13g2_nand2_1)
     1    0.002860    0.041172    0.070771    0.667670 v _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.041172    0.000000    0.667670 v _175_/B (sg13g2_nand2_1)
     1    0.006000    0.071249    0.049294    0.716964 ^ _175_/Y (sg13g2_nand2_1)
                                                         sine_out[26] (net)
                      0.071249    0.000000    0.716964 ^ sine_out[26] (out)
                                              0.716964   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.716964   data arrival time
---------------------------------------------------------------------------------------------
                                              3.033036   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _298_/CLK (sg13g2_dfrbpq_1)
    25    0.074085    0.229842    0.376599    0.376599 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.229842    0.000000    0.376599 v _130_/A (sg13g2_nor2_1)
     2    0.005688    0.098729    0.118496    0.495095 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.098729    0.000000    0.495095 ^ _136_/B (sg13g2_nand2b_1)
     4    0.012277    0.089328    0.115556    0.610650 v _136_/Y (sg13g2_nand2b_1)
                                                         _106_ (net)
                      0.089328    0.000000    0.610650 v _277_/A (sg13g2_nor2_1)
     1    0.006000    0.076204    0.094149    0.704799 ^ _277_/Y (sg13g2_nor2_1)
                                                         sine_out[5] (net)
                      0.076204    0.000000    0.704799 ^ sine_out[5] (out)
                                              0.704799   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.704799   data arrival time
---------------------------------------------------------------------------------------------
                                              3.045201   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _298_/CLK (sg13g2_dfrbpq_1)
    25    0.074677    0.308866    0.419599    0.419599 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.308866    0.000000    0.419599 ^ _131_/A (sg13g2_or2_1)
     6    0.017650    0.085307    0.198903    0.618502 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.085307    0.000000    0.618502 ^ _280_/B1 (sg13g2_a21oi_1)
     1    0.006000    0.110754    0.057176    0.675678 v _280_/Y (sg13g2_a21oi_1)
                                                         sine_out[9] (net)
                      0.110754    0.000000    0.675678 v sine_out[9] (out)
                                              0.675678   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.675678   data arrival time
---------------------------------------------------------------------------------------------
                                              3.074322   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.053539    0.223886    0.361047    0.361047 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.223886    0.000000    0.361047 ^ _191_/A (sg13g2_xnor2_1)
     2    0.008221    0.088142    0.144588    0.505635 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.088142    0.000000    0.505635 v _193_/A2 (sg13g2_o21ai_1)
     2    0.008800    0.129139    0.141610    0.647246 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.129139    0.000000    0.647246 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.008956    0.087933    0.117328    0.764574 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.087933    0.000000    0.764574 v _203_/A1 (sg13g2_o21ai_1)
     2    0.008313    0.123903    0.144495    0.909069 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.123903    0.000000    0.909069 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.008208    0.085000    0.113888    1.022957 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.085000    0.000000    1.022957 v _209_/A2 (sg13g2_o21ai_1)
     1    0.005655    0.100061    0.117432    1.140389 ^ _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.100061    0.000000    1.140389 ^ _211_/A (sg13g2_xnor2_1)
     1    0.001410    0.059544    0.106119    1.246508 ^ _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.059544    0.000000    1.246508 ^ _299_/D (sg13g2_dfrbpq_1)
                                              1.246508   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                              4.750000 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                 -0.106354    4.643646   library setup time
                                              4.643646   data required time
---------------------------------------------------------------------------------------------
                                              4.643646   data required time
                                             -1.246508   data arrival time
---------------------------------------------------------------------------------------------
                                              3.397138   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.014574    0.069271    0.251428    0.251428 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         sign (net)
                      0.069271    0.000000    0.251428 ^ _127_/A (sg13g2_inv_1)
     1    0.006000    0.034254    0.048169    0.299596 v _127_/Y (sg13g2_inv_1)
                                                         signB (net)
                      0.034254    0.000000    0.299596 v signB (out)
                                              0.299596   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.299596   data arrival time
---------------------------------------------------------------------------------------------
                                              3.450404   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.014574    0.069271    0.251428    0.251428 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         sign (net)
                      0.069271    0.000000    0.251428 ^ sign (out)
                                              0.251428   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.251428   data arrival time
---------------------------------------------------------------------------------------------
                                              3.498572   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.053539    0.223886    0.361047    0.361047 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.223886    0.000000    0.361047 ^ _191_/A (sg13g2_xnor2_1)
     2    0.008221    0.088142    0.144588    0.505635 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.088142    0.000000    0.505635 v _193_/A2 (sg13g2_o21ai_1)
     2    0.008800    0.129139    0.141610    0.647246 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.129139    0.000000    0.647246 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.008956    0.087933    0.117328    0.764574 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.087933    0.000000    0.764574 v _203_/A1 (sg13g2_o21ai_1)
     2    0.008313    0.123903    0.144495    0.909069 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.123903    0.000000    0.909069 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.008208    0.085000    0.113888    1.022957 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.085000    0.000000    1.022957 v _208_/B (sg13g2_xor2_1)
     1    0.001430    0.045564    0.108728    1.131685 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.045564    0.000000    1.131685 v _298_/D (sg13g2_dfrbpq_1)
                                              1.131685   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                              4.750000 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.088661    4.661339   library setup time
                                              4.661339   data required time
---------------------------------------------------------------------------------------------
                                              4.661339   data required time
                                             -1.131685   data arrival time
---------------------------------------------------------------------------------------------
                                              3.529654   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.086546    0.267167    0.404130    0.404130 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.267167    0.000000    0.404130 v _142_/A (sg13g2_or2_1)
     7    0.020179    0.081240    0.219677    0.623807 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.081240    0.000000    0.623807 v _143_/B (sg13g2_nor2_1)
     2    0.006024    0.091025    0.085755    0.709562 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.091025    0.000000    0.709562 ^ _144_/B (sg13g2_nand2_1)
     2    0.005706    0.068135    0.079884    0.789446 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.068135    0.000000    0.789446 v _212_/B (sg13g2_nor2_1)
     2    0.009100    0.114749    0.100718    0.890164 ^ _212_/Y (sg13g2_nor2_1)
                                                         sine_out[2] (net)
                      0.114749    0.000000    0.890164 ^ _213_/C (sg13g2_nand3_1)
     2    0.008187    0.121611    0.132783    1.022947 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.121611    0.000000    1.022947 v _214_/B (sg13g2_xnor2_1)
     1    0.001430    0.034302    0.112480    1.135427 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.034302    0.000000    1.135427 v _300_/D (sg13g2_dfrbpq_1)
                                              1.135427   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                              4.750000 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                 -0.084583    4.665417   library setup time
                                              4.665417   data required time
---------------------------------------------------------------------------------------------
                                              4.665417   data required time
                                             -1.135427   data arrival time
---------------------------------------------------------------------------------------------
                                              3.529990   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.086546    0.267167    0.404130    0.404130 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.267167    0.000000    0.404130 v _142_/A (sg13g2_or2_1)
     7    0.020179    0.081240    0.219677    0.623807 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.081240    0.000000    0.623807 v _143_/B (sg13g2_nor2_1)
     2    0.006024    0.091025    0.085755    0.709562 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.091025    0.000000    0.709562 ^ _144_/B (sg13g2_nand2_1)
     2    0.005706    0.068135    0.079884    0.789446 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.068135    0.000000    0.789446 v _212_/B (sg13g2_nor2_1)
     2    0.009100    0.114749    0.100718    0.890164 ^ _212_/Y (sg13g2_nor2_1)
                                                         sine_out[2] (net)
                      0.114749    0.000000    0.890164 ^ _213_/C (sg13g2_nand3_1)
     2    0.008187    0.121611    0.132783    1.022947 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.121611    0.000000    1.022947 v _218_/B1 (sg13g2_o21ai_1)
     1    0.002919    0.079026    0.063027    1.085974 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.079026    0.000000    1.085974 ^ _219_/A (sg13g2_inv_1)
     1    0.001430    0.023010    0.036611    1.122584 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.023010    0.000000    1.122584 v _301_/D (sg13g2_dfrbpq_1)
                                              1.122584   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                              4.750000 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.080495    4.669505   library setup time
                                              4.669505   data required time
---------------------------------------------------------------------------------------------
                                              4.669505   data required time
                                             -1.122584   data arrival time
---------------------------------------------------------------------------------------------
                                              3.546921   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _293_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  1.000000    1.000000 v input external delay
     9    0.025341    0.033545    0.017504    1.017504 v rst (in)
                                                         rst (net)
                      0.033545    0.000000    1.017504 v _129_/A (sg13g2_inv_1)
     1    0.005097    0.031719    0.036835    1.054339 ^ _129_/Y (sg13g2_inv_1)
                                                         _000_ (net)
                      0.031719    0.000000    1.054339 ^ _293_/RESET_B (sg13g2_dfrbpq_1)
                                              1.054339   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                              4.750000 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.105355    4.644645   library recovery time
                                              4.644645   data required time
---------------------------------------------------------------------------------------------
                                              4.644645   data required time
                                             -1.054339   data arrival time
---------------------------------------------------------------------------------------------
                                              3.590306   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _294_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  1.000000    1.000000 v input external delay
     9    0.025341    0.033545    0.017504    1.017504 v rst (in)
                                                         rst (net)
                      0.033545    0.000000    1.017504 v _285_/A (sg13g2_inv_1)
     1    0.005097    0.031719    0.036835    1.054339 ^ _285_/Y (sg13g2_inv_1)
                                                         _001_ (net)
                      0.031719    0.000000    1.054339 ^ _294_/RESET_B (sg13g2_dfrbpq_1)
                                              1.054339   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                              4.750000 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.105355    4.644645   library recovery time
                                              4.644645   data required time
---------------------------------------------------------------------------------------------
                                              4.644645   data required time
                                             -1.054339   data arrival time
---------------------------------------------------------------------------------------------
                                              3.590306   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _295_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  1.000000    1.000000 v input external delay
     9    0.025341    0.033545    0.017504    1.017504 v rst (in)
                                                         rst (net)
                      0.033545    0.000000    1.017504 v _286_/A (sg13g2_inv_1)
     1    0.005097    0.031719    0.036835    1.054339 ^ _286_/Y (sg13g2_inv_1)
                                                         _002_ (net)
                      0.031719    0.000000    1.054339 ^ _295_/RESET_B (sg13g2_dfrbpq_1)
                                              1.054339   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                              4.750000 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                 -0.105355    4.644645   library recovery time
                                              4.644645   data required time
---------------------------------------------------------------------------------------------
                                              4.644645   data required time
                                             -1.054339   data arrival time
---------------------------------------------------------------------------------------------
                                              3.590306   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _296_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  1.000000    1.000000 v input external delay
     9    0.025341    0.033545    0.017504    1.017504 v rst (in)
                                                         rst (net)
                      0.033545    0.000000    1.017504 v _287_/A (sg13g2_inv_1)
     1    0.005097    0.031719    0.036835    1.054339 ^ _287_/Y (sg13g2_inv_1)
                                                         _003_ (net)
                      0.031719    0.000000    1.054339 ^ _296_/RESET_B (sg13g2_dfrbpq_1)
                                              1.054339   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                              4.750000 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.105355    4.644645   library recovery time
                                              4.644645   data required time
---------------------------------------------------------------------------------------------
                                              4.644645   data required time
                                             -1.054339   data arrival time
---------------------------------------------------------------------------------------------
                                              3.590306   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _297_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  1.000000    1.000000 v input external delay
     9    0.025341    0.033545    0.017504    1.017504 v rst (in)
                                                         rst (net)
                      0.033545    0.000000    1.017504 v _288_/A (sg13g2_inv_1)
     1    0.005097    0.031719    0.036835    1.054339 ^ _288_/Y (sg13g2_inv_1)
                                                         _004_ (net)
                      0.031719    0.000000    1.054339 ^ _297_/RESET_B (sg13g2_dfrbpq_1)
                                              1.054339   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                              4.750000 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.105355    4.644645   library recovery time
                                              4.644645   data required time
---------------------------------------------------------------------------------------------
                                              4.644645   data required time
                                             -1.054339   data arrival time
---------------------------------------------------------------------------------------------
                                              3.590306   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _298_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  1.000000    1.000000 v input external delay
     9    0.025341    0.033545    0.017504    1.017504 v rst (in)
                                                         rst (net)
                      0.033545    0.000000    1.017504 v _289_/A (sg13g2_inv_1)
     1    0.005097    0.031719    0.036835    1.054339 ^ _289_/Y (sg13g2_inv_1)
                                                         _005_ (net)
                      0.031719    0.000000    1.054339 ^ _298_/RESET_B (sg13g2_dfrbpq_1)
                                              1.054339   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                              4.750000 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.105355    4.644645   library recovery time
                                              4.644645   data required time
---------------------------------------------------------------------------------------------
                                              4.644645   data required time
                                             -1.054339   data arrival time
---------------------------------------------------------------------------------------------
                                              3.590306   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _299_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  1.000000    1.000000 v input external delay
     9    0.025341    0.033545    0.017504    1.017504 v rst (in)
                                                         rst (net)
                      0.033545    0.000000    1.017504 v _290_/A (sg13g2_inv_1)
     1    0.005097    0.031719    0.036835    1.054339 ^ _290_/Y (sg13g2_inv_1)
                                                         _006_ (net)
                      0.031719    0.000000    1.054339 ^ _299_/RESET_B (sg13g2_dfrbpq_1)
                                              1.054339   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                              4.750000 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                 -0.105355    4.644645   library recovery time
                                              4.644645   data required time
---------------------------------------------------------------------------------------------
                                              4.644645   data required time
                                             -1.054339   data arrival time
---------------------------------------------------------------------------------------------
                                              3.590306   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _300_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  1.000000    1.000000 v input external delay
     9    0.025341    0.033545    0.017504    1.017504 v rst (in)
                                                         rst (net)
                      0.033545    0.000000    1.017504 v _291_/A (sg13g2_inv_1)
     1    0.005097    0.031719    0.036835    1.054339 ^ _291_/Y (sg13g2_inv_1)
                                                         _007_ (net)
                      0.031719    0.000000    1.054339 ^ _300_/RESET_B (sg13g2_dfrbpq_1)
                                              1.054339   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                              4.750000 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                 -0.105355    4.644645   library recovery time
                                              4.644645   data required time
---------------------------------------------------------------------------------------------
                                              4.644645   data required time
                                             -1.054339   data arrival time
---------------------------------------------------------------------------------------------
                                              3.590306   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _301_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  1.000000    1.000000 v input external delay
     9    0.025341    0.033545    0.017504    1.017504 v rst (in)
                                                         rst (net)
                      0.033545    0.000000    1.017504 v _292_/A (sg13g2_inv_1)
     1    0.005097    0.031719    0.036835    1.054339 ^ _292_/Y (sg13g2_inv_1)
                                                         _008_ (net)
                      0.031719    0.000000    1.054339 ^ _301_/RESET_B (sg13g2_dfrbpq_1)
                                              1.054339   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                              4.750000 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.105355    4.644645   library recovery time
                                              4.644645   data required time
---------------------------------------------------------------------------------------------
                                              4.644645   data required time
                                             -1.054339   data arrival time
---------------------------------------------------------------------------------------------
                                              3.590306   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.053539    0.223886    0.361047    0.361047 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.223886    0.000000    0.361047 ^ _191_/A (sg13g2_xnor2_1)
     2    0.008221    0.088142    0.144588    0.505635 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.088142    0.000000    0.505635 v _193_/A2 (sg13g2_o21ai_1)
     2    0.008800    0.129139    0.141610    0.647246 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.129139    0.000000    0.647246 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.008956    0.087933    0.117328    0.764574 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.087933    0.000000    0.764574 v _203_/A1 (sg13g2_o21ai_1)
     2    0.008313    0.123903    0.144495    0.909069 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.123903    0.000000    0.909069 ^ _204_/B (sg13g2_xor2_1)
     1    0.001410    0.049791    0.116076    1.025145 ^ _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.049791    0.000000    1.025145 ^ _297_/D (sg13g2_dfrbpq_1)
                                              1.025145   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                              4.750000 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.103267    4.646733   library setup time
                                              4.646733   data required time
---------------------------------------------------------------------------------------------
                                              4.646733   data required time
                                             -1.025145   data arrival time
---------------------------------------------------------------------------------------------
                                              3.621588   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.053539    0.223886    0.361047    0.361047 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.223886    0.000000    0.361047 ^ _191_/A (sg13g2_xnor2_1)
     2    0.008221    0.088142    0.144588    0.505635 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.088142    0.000000    0.505635 v _193_/A2 (sg13g2_o21ai_1)
     2    0.008800    0.129139    0.141610    0.647246 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.129139    0.000000    0.647246 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.008956    0.087933    0.117328    0.764574 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.087933    0.000000    0.764574 v _200_/A (sg13g2_xor2_1)
     1    0.001430    0.050483    0.114566    0.879139 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.050483    0.000000    0.879139 v _296_/D (sg13g2_dfrbpq_1)
                                              0.879139   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                              4.750000 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.090442    4.659559   library setup time
                                              4.659559   data required time
---------------------------------------------------------------------------------------------
                                              4.659559   data required time
                                             -0.879139   data arrival time
---------------------------------------------------------------------------------------------
                                              3.780419   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.053539    0.223886    0.361047    0.361047 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.223886    0.000000    0.361047 ^ _191_/A (sg13g2_xnor2_1)
     2    0.008221    0.088142    0.144588    0.505635 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.088142    0.000000    0.505635 v _193_/A2 (sg13g2_o21ai_1)
     2    0.008800    0.129139    0.141610    0.647246 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.129139    0.000000    0.647246 ^ _196_/A (sg13g2_xor2_1)
     1    0.001410    0.049258    0.121603    0.768849 ^ _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.049258    0.000000    0.768849 ^ _295_/D (sg13g2_dfrbpq_1)
                                              0.768849   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                              4.750000 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                 -0.103098    4.646902   library setup time
                                              4.646902   data required time
---------------------------------------------------------------------------------------------
                                              4.646902   data required time
                                             -0.768849   data arrival time
---------------------------------------------------------------------------------------------
                                              3.878053   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.053539    0.223886    0.361047    0.361047 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.223886    0.000000    0.361047 ^ _191_/A (sg13g2_xnor2_1)
     2    0.008637    0.130295    0.159485    0.520532 ^ _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.130295    0.000000    0.520532 ^ _192_/B (sg13g2_xnor2_1)
     1    0.001410    0.063067    0.110881    0.631413 ^ _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.063067    0.000000    0.631413 ^ _294_/D (sg13g2_dfrbpq_1)
                                              0.631413   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                              4.750000 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.107469    4.642531   library setup time
                                              4.642531   data required time
---------------------------------------------------------------------------------------------
                                              4.642531   data required time
                                             -0.631413   data arrival time
---------------------------------------------------------------------------------------------
                                              4.011118   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _293_/CLK (sg13g2_dfrbpq_1)
    14    0.049459    0.207527    0.349740    0.349740 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.207527    0.000000    0.349740 ^ _128_/A (sg13g2_inv_1)
     5    0.014126    0.084757    0.117529    0.467269 v _128_/Y (sg13g2_inv_1)
                                                         DPATH.SUM.ha_0.S (net)
                      0.084757    0.000000    0.467269 v _293_/D (sg13g2_dfrbpq_1)
                                              0.467269   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                              4.750000 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.102850    4.647150   library setup time
                                              4.647150   data required time
---------------------------------------------------------------------------------------------
                                              4.647150   data required time
                                             -0.467269   data arrival time
---------------------------------------------------------------------------------------------
                                              4.179882   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: rst (input port clocked by clk)
Endpoint: _293_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  1.000000    1.000000 v input external delay
     9    0.025341    0.033545    0.017504    1.017504 v rst (in)
                                                         rst (net)
                      0.033545    0.000000    1.017504 v _129_/A (sg13g2_inv_1)
     1    0.005097    0.031719    0.036835    1.054339 ^ _129_/Y (sg13g2_inv_1)
                                                         _000_ (net)
                      0.031719    0.000000    1.054339 ^ _293_/RESET_B (sg13g2_dfrbpq_1)
                                              1.054339   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                              4.750000 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.105355    4.644645   library recovery time
                                              4.644645   data required time
---------------------------------------------------------------------------------------------
                                              4.644645   data required time
                                             -1.054339   data arrival time
---------------------------------------------------------------------------------------------
                                              3.590306   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.088209    0.363435    0.457063    0.457063 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.363435    0.000000    0.457063 ^ _142_/A (sg13g2_or2_1)
     7    0.021371    0.098913    0.221022    0.678085 ^ _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.098913    0.000000    0.678085 ^ _259_/B (sg13g2_or2_1)
     1    0.003300    0.027031    0.093816    0.771901 ^ _259_/X (sg13g2_or2_1)
                                                         _083_ (net)
                      0.027031    0.000000    0.771901 ^ _260_/B1 (sg13g2_o21ai_1)
     1    0.002808    0.078137    0.040600    0.812501 v _260_/Y (sg13g2_o21ai_1)
                                                         _084_ (net)
                      0.078137    0.000000    0.812501 v _261_/B1 (sg13g2_a21oi_1)
     1    0.002993    0.072269    0.077463    0.889964 ^ _261_/Y (sg13g2_a21oi_1)
                                                         _085_ (net)
                      0.072269    0.000000    0.889964 ^ _262_/B (sg13g2_nor2_1)
     1    0.003032    0.067572    0.042811    0.932775 v _262_/Y (sg13g2_nor2_1)
                                                         _086_ (net)
                      0.067572    0.000000    0.932775 v _265_/B (sg13g2_nor3_1)
     1    0.003147    0.094579    0.106395    1.039171 ^ _265_/Y (sg13g2_nor3_1)
                                                         _089_ (net)
                      0.094579    0.000000    1.039171 ^ _274_/A2 (sg13g2_a22oi_1)
     1    0.006000    0.115370    0.100541    1.139712 v _274_/Y (sg13g2_a22oi_1)
                                                         sine_out[1] (net)
                      0.115370    0.000000    1.139712 v sine_out[1] (out)
                                              1.139712   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.139712   data arrival time
---------------------------------------------------------------------------------------------
                                              2.610289   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
_297_/Q                                   8     29    -21 (VIOLATED)
_298_/Q                                   8     25    -17 (VIOLATED)
_299_/Q                                   8     25    -17 (VIOLATED)
_294_/Q                                   8     16     -8 (VIOLATED)
_295_/Q                                   8     15     -7 (VIOLATED)
_293_/Q                                   8     14     -6 (VIOLATED)
_301_/Q                                   8     13     -5 (VIOLATED)
_296_/Q                                   8     12     -4 (VIOLATED)
_125_/Y                                   8     10     -2 (VIOLATED)
rst                                       8      9        (VIOLATED)



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 179 unannotated drivers.
 clk
 rst
 _125_/Y
 _126_/Y
 _127_/Y
 _128_/Y
 _129_/Y
 _130_/Y
 _131_/X
 _132_/Y
 _133_/Y
 _134_/Y
 _135_/Y
 _136_/Y
 _137_/Y
 _138_/Y
 _139_/Y
 _140_/Y
 _141_/X
 _142_/X
 _143_/Y
 _144_/Y
 _145_/Y
 _146_/Y
 _147_/Y
 _148_/Y
 _149_/Y
 _150_/X
 _151_/Y
 _152_/Y
 _153_/Y
 _154_/Y
 _155_/Y
 _156_/Y
 _157_/Y
 _158_/Y
 _159_/Y
 _160_/Y
 _161_/Y
 _162_/Y
 _163_/Y
 _164_/Y
 _165_/Y
 _166_/Y
 _167_/Y
 _168_/Y
 _169_/Y
 _170_/Y
 _171_/Y
 _172_/Y
 _173_/Y
 _174_/Y
 _175_/Y
 _176_/Y
 _177_/Y
 _178_/Y
 _179_/Y
 _180_/Y
 _181_/X
 _182_/Y
 _183_/X
 _184_/Y
 _185_/Y
 _186_/Y
 _187_/Y
 _188_/Y
 _189_/Y
 _190_/Y
 _191_/Y
 _192_/Y
 _193_/Y
 _194_/X
 _195_/X
 _196_/X
 _197_/Y
 _198_/Y
 _199_/Y
 _200_/X
 _201_/X
 _202_/X
 _203_/Y
 _204_/X
 _205_/Y
 _206_/Y
 _207_/Y
 _208_/X
 _209_/Y
 _210_/Y
 _211_/Y
 _212_/Y
 _213_/Y
 _214_/Y
 _215_/Y
 _216_/Y
 _217_/Y
 _218_/Y
 _219_/Y
 _220_/X
 _221_/Y
 _222_/Y
 _223_/X
 _224_/Y
 _225_/Y
 _226_/X
 _227_/Y
 _228_/Y
 _229_/Y
 _230_/Y
 _231_/Y
 _232_/Y
 _233_/Y
 _234_/Y
 _235_/Y
 _236_/Y
 _237_/Y
 _238_/Y
 _239_/X
 _240_/Y
 _241_/Y
 _242_/Y
 _243_/Y
 _244_/Y
 _245_/Y
 _246_/Y
 _247_/Y
 _248_/Y
 _249_/Y
 _250_/Y
 _251_/Y
 _252_/Y
 _253_/Y
 _254_/Y
 _255_/Y
 _256_/Y
 _257_/Y
 _258_/Y
 _259_/X
 _260_/Y
 _261_/Y
 _262_/Y
 _263_/Y
 _264_/Y
 _265_/Y
 _266_/X
 _267_/Y
 _268_/Y
 _269_/Y
 _270_/Y
 _271_/Y
 _272_/Y
 _273_/Y
 _274_/Y
 _275_/Y
 _276_/Y
 _277_/Y
 _278_/Y
 _279_/Y
 _280_/Y
 _281_/Y
 _282_/Y
 _283_/Y
 _284_/X
 _285_/Y
 _286_/Y
 _287_/Y
 _288_/Y
 _289_/Y
 _290_/Y
 _291_/Y
 _292_/Y
 _293_/Q
 _294_/Q
 _295_/Q
 _296_/Q
 _297_/Q
 _298_/Q
 _299_/Q
 _300_/Q
 _301_/Q
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
%OL_METRIC_I design__max_slew_violation__count__corner:nom_typ_1p20V_25C 0
max fanout violation count 10
%OL_METRIC_I design__max_fanout_violation__count__corner:nom_typ_1p20V_25C 10
max cap violation count 0
%OL_METRIC_I design__max_cap_violation__count__corner:nom_typ_1p20V_25C 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           9.215247e-05 0.000000e+00 4.413533e-09 9.215689e-05  99.0%
Combinational        2.859721e-07 6.605181e-07 1.875832e-08 9.652485e-07   1.0%
Clock                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                9.243844e-05 6.605181e-07 2.317185e-08 9.312213e-05 100.0%
                            99.3%         0.7%         0.0%
%OL_METRIC_F power__internal__total 9.243843669537455e-5
%OL_METRIC_F power__switching__total 6.605180828955781e-7
%OL_METRIC_F power__leakage__total 2.317185376909947e-8
%OL_METRIC_F power__total 9.312212932854891e-5

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
%OL_METRIC_F clock__skew__worst_hold__corner:nom_typ_1p20V_25C -0.25
======================= nom_typ_1p20V_25C Corner ===================================

Clock clk
0.021739 source latency _293_/CLK ^
-0.021739 target latency _293_/CLK ^
-0.250000 clock uncertainty
0.000000 CRPR
--------------
-0.250000 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
%OL_METRIC_F clock__skew__worst_setup__corner:nom_typ_1p20V_25C 0.25
======================= nom_typ_1p20V_25C Corner ===================================

Clock clk
0.021739 source latency _293_/CLK ^
-0.021739 target latency _293_/CLK ^
0.250000 clock uncertainty
0.000000 CRPR
--------------
0.250000 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__ws__corner:nom_typ_1p20V_25C 0.0644557758743867
nom_typ_1p20V_25C: 0.0644557758743867
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__ws__corner:nom_typ_1p20V_25C 2.6102885036735617
nom_typ_1p20V_25C: 2.6102885036735617
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__tns__corner:nom_typ_1p20V_25C 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__tns__corner:nom_typ_1p20V_25C 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__wns__corner:nom_typ_1p20V_25C 0
nom_typ_1p20V_25C: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__wns__corner:nom_typ_1p20V_25C 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
%OL_METRIC_I timing__hold_vio__count__corner:nom_typ_1p20V_25C 0
%OL_METRIC_F timing__hold_r2r__ws__corner:nom_typ_1p20V_25C 0.064456
%OL_METRIC_I timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C 0
%OL_METRIC_I timing__setup_vio__count__corner:nom_typ_1p20V_25C 0
%OL_METRIC_F timing__setup_r2r__ws__corner:nom_typ_1p20V_25C 3.397138
%OL_METRIC_I timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
clk
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: clk 
Generated: no
Virtual: no
Propagated: no
Period: 5.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                   5.000000    0.000000  2.500000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.021739         network latency _293_/CLK
        0.021739 network latency _293_/CLK
---------------
0.021739 0.021739 latency
        0.000000 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.015770         network latency _293_/CLK
        0.015770 network latency _293_/CLK
---------------
0.015770 0.015770 latency
        0.000000 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 1.60 fmax = 623.88
%OL_END_REPORT
Writing SDF files for all corners…
