// Seed: 2970428094
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd79
) (
    input tri id_0,
    input supply1 _id_1,
    output supply0 id_2,
    input supply0 id_3,
    output wor id_4,
    output uwire id_5,
    output wand id_6,
    input tri id_7,
    output supply1 id_8,
    input uwire id_9,
    output wand id_10
);
  wire [1 'b0 : (  id_1  )] id_12;
  integer [-1 : 1 'b0] id_13;
  assign id_12 = id_13;
  module_0 modCall_1 (
      id_12,
      id_12
  );
  logic id_14 = -1;
endmodule
