#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Nov 30 09:30:33 2022
# Process ID: 20784
# Current directory: E:/ENEE245 Verilog code/Lab 5/ha_2bit_count
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12276 E:\ENEE245 Verilog code\Lab 5\ha_2bit_count\ha_2bit_count.xpr
# Log file: E:/ENEE245 Verilog code/Lab 5/ha_2bit_count/vivado.log
# Journal file: E:/ENEE245 Verilog code/Lab 5/ha_2bit_count\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/ENEE245 Verilog code/Lab 5/ha_2bit_count/ha_2bit_count.xpr}
INFO: [Project 1-313] Project file moved from 'G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 5/ha_2bit_count' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 832.520 ; gain = 159.320
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
[Wed Nov 30 09:32:40 2022] Launched synth_1...
Run output will be captured here: E:/ENEE245 Verilog code/Lab 5/ha_2bit_count/ha_2bit_count.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:21 . Memory (MB): peak = 832.520 ; gain = 0.000
launch_runs impl_1 -jobs 8
[Wed Nov 30 09:34:47 2022] Launched impl_1...
Run output will be captured here: E:/ENEE245 Verilog code/Lab 5/ha_2bit_count/ha_2bit_count.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 832.520 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Nov 30 09:37:23 2022] Launched impl_1...
Run output will be captured here: E:/ENEE245 Verilog code/Lab 5/ha_2bit_count/ha_2bit_count.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 840.461 ; gain = 0.000
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-00:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 840.461 ; gain = 0.000
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A8AD18A
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/ENEE245 Verilog code/Lab 5/ha_2bit_count/ha_2bit_count.runs/impl_1/board_ha_2bit_count.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
set_property is_enabled false [get_files  {{E:/ENEE245 Verilog code/Lab 5/ha_2bit_count/ha_2bit_count.srcs/constrs_1/new/leds.xdc}}]
set_property is_enabled true [get_files  {{E:/ENEE245 Verilog code/Lab 5/ha_2bit_count/ha_2bit_count.srcs/constrs_1/new/pmod.xdc}}]
reset_run synth_1
launch_runs synth_1 -jobs 8
[Wed Nov 30 09:42:45 2022] Launched synth_1...
Run output will be captured here: E:/ENEE245 Verilog code/Lab 5/ha_2bit_count/ha_2bit_count.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 2106.387 ; gain = 0.000
launch_runs impl_1 -jobs 8
[Wed Nov 30 09:46:21 2022] Launched impl_1...
Run output will be captured here: E:/ENEE245 Verilog code/Lab 5/ha_2bit_count/ha_2bit_count.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:21 . Memory (MB): peak = 2106.387 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35ticpg236-1L
Top: board_ha_2bit_count
INFO: [Device 21-403] Loading part xc7a35ticpg236-1L
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2598.219 ; gain = 239.582
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'board_ha_2bit_count' [E:/ENEE245 Verilog code/Lab 5/ha_2bit_count/ha_2bit_count.srcs/sources_1/new/board_ha_2bit_count.v:23]
INFO: [Synth 8-6157] synthesizing module 'ha_2bit_count' [E:/ENEE245 Verilog code/Lab 5/ha_2bit_count/ha_2bit_count.srcs/sources_1/new/ha_2bit_count.v:23]
INFO: [Synth 8-6157] synthesizing module 'n_bit_count' [E:/ENEE245 Verilog code/Lab 5/ha_2bit_count/ha_2bit_count.srcs/sources_1/imports/Lab 5/n_bit_count/n_bit_count.srcs/sources_1/new/n_bit_count.v:3]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'n_bit_count' (1#1) [E:/ENEE245 Verilog code/Lab 5/ha_2bit_count/ha_2bit_count.srcs/sources_1/imports/Lab 5/n_bit_count/n_bit_count.srcs/sources_1/new/n_bit_count.v:3]
INFO: [Synth 8-6157] synthesizing module 'half_add' [E:/ENEE245 Verilog code/Lab 5/ha_2bit_count/ha_2bit_count.srcs/sources_1/imports/Lab 5/half_add/half_add.srcs/sources_1/new/half_add.v:3]
INFO: [Synth 8-6155] done synthesizing module 'half_add' (2#1) [E:/ENEE245 Verilog code/Lab 5/ha_2bit_count/ha_2bit_count.srcs/sources_1/imports/Lab 5/half_add/half_add.srcs/sources_1/new/half_add.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ha_2bit_count' (3#1) [E:/ENEE245 Verilog code/Lab 5/ha_2bit_count/ha_2bit_count.srcs/sources_1/new/ha_2bit_count.v:23]
WARNING: [Synth 8-3848] Net led in module/entity board_ha_2bit_count does not have driver. [E:/ENEE245 Verilog code/Lab 5/ha_2bit_count/ha_2bit_count.srcs/sources_1/new/board_ha_2bit_count.v:26]
INFO: [Synth 8-6155] done synthesizing module 'board_ha_2bit_count' (4#1) [E:/ENEE245 Verilog code/Lab 5/ha_2bit_count/ha_2bit_count.srcs/sources_1/new/board_ha_2bit_count.v:23]
WARNING: [Synth 8-3331] design board_ha_2bit_count has unconnected port led[3]
WARNING: [Synth 8-3331] design board_ha_2bit_count has unconnected port led[2]
WARNING: [Synth 8-3331] design board_ha_2bit_count has unconnected port led[1]
WARNING: [Synth 8-3331] design board_ha_2bit_count has unconnected port led[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 2640.895 ; gain = 282.258
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 2658.727 ; gain = 300.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 2658.727 ; gain = 300.090
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2658.727 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/ENEE245 Verilog code/Lab 5/ha_2bit_count/ha_2bit_count.srcs/constrs_1/new/pmod.xdc]
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [E:/ENEE245 Verilog code/Lab 5/ha_2bit_count/ha_2bit_count.srcs/constrs_1/new/pmod.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/ENEE245 Verilog code/Lab 5/ha_2bit_count/ha_2bit_count.srcs/constrs_1/new/pmod.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [E:/ENEE245 Verilog code/Lab 5/ha_2bit_count/ha_2bit_count.srcs/constrs_1/new/pmod.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/ENEE245 Verilog code/Lab 5/ha_2bit_count/ha_2bit_count.srcs/constrs_1/new/pmod.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [E:/ENEE245 Verilog code/Lab 5/ha_2bit_count/ha_2bit_count.srcs/constrs_1/new/pmod.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/ENEE245 Verilog code/Lab 5/ha_2bit_count/ha_2bit_count.srcs/constrs_1/new/pmod.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [E:/ENEE245 Verilog code/Lab 5/ha_2bit_count/ha_2bit_count.srcs/constrs_1/new/pmod.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/ENEE245 Verilog code/Lab 5/ha_2bit_count/ha_2bit_count.srcs/constrs_1/new/pmod.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [E:/ENEE245 Verilog code/Lab 5/ha_2bit_count/ha_2bit_count.srcs/constrs_1/new/pmod.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2710.926 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 2838.766 ; gain = 480.129
12 Infos, 9 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:59 . Memory (MB): peak = 2838.766 ; gain = 732.379
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Nov 30 09:57:59 2022] Launched impl_1...
Run output will be captured here: E:/ENEE245 Verilog code/Lab 5/ha_2bit_count/ha_2bit_count.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 2868.402 ; gain = 0.258
close_design
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2882.605 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 3281.902 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 3281.902 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3281.902 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3351.840 ; gain = 469.234
reset_run synth_1
launch_runs synth_1 -jobs 8
[Wed Nov 30 10:00:00 2022] Launched synth_1...
Run output will be captured here: E:/ENEE245 Verilog code/Lab 5/ha_2bit_count/ha_2bit_count.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 3426.938 ; gain = 1.516
launch_runs impl_1 -jobs 8
[Wed Nov 30 10:02:09 2022] Launched impl_1...
Run output will be captured here: E:/ENEE245 Verilog code/Lab 5/ha_2bit_count/ha_2bit_count.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 3426.938 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Nov 30 10:04:33 2022] Launched impl_1...
Run output will be captured here: E:/ENEE245 Verilog code/Lab 5/ha_2bit_count/ha_2bit_count.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 3426.938 ; gain = 0.000
close_design
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-00:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3427.012 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A8AD18A
set_property PROGRAM.FILE {E:/ENEE245 Verilog code/Lab 5/ha_2bit_count/ha_2bit_count.runs/impl_1/board_ha_2bit_count.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/ENEE245 Verilog code/Lab 5/ha_2bit_count/ha_2bit_count.runs/impl_1/board_ha_2bit_count.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A8AD18A
close_project
close_project: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 3427.012 ; gain = 0.000
open_project {E:/ENEE245 Verilog code/Lab 5/fa_3bit_count/fa_3bit_count.xpr}
INFO: [Project 1-313] Project file moved from 'G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 5/fa_3bit_count' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  {{E:/ENEE245 Verilog code/Lab 5/fa_3bit_count/fa_3bit_count.srcs/constrs_1/new/leds.xdc}}]
launch_runs synth_1 -jobs 8
[Wed Nov 30 10:09:45 2022] Launched synth_1...
Run output will be captured here: E:/ENEE245 Verilog code/Lab 5/fa_3bit_count/fa_3bit_count.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:21 . Memory (MB): peak = 3427.012 ; gain = 0.000
reset_run synth_1
launch_runs synth_1 -jobs 8
[Wed Nov 30 10:12:12 2022] Launched synth_1...
Run output will be captured here: E:/ENEE245 Verilog code/Lab 5/fa_3bit_count/fa_3bit_count.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 3427.012 ; gain = 0.000
launch_runs impl_1 -jobs 8
[Wed Nov 30 10:14:58 2022] Launched impl_1...
Run output will be captured here: E:/ENEE245 Verilog code/Lab 5/fa_3bit_count/fa_3bit_count.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:22 . Memory (MB): peak = 3427.012 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Nov 30 10:17:41 2022] Launched impl_1...
Run output will be captured here: E:/ENEE245 Verilog code/Lab 5/fa_3bit_count/fa_3bit_count.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:22 . Memory (MB): peak = 3427.012 ; gain = 0.000
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-00:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3427.012 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A8AD18A
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/ENEE245 Verilog code/Lab 5/fa_3bit_count/fa_3bit_count.runs/impl_1/board_fa_3bit_count.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_project
close_project: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 3427.012 ; gain = 0.000
open_project {E:/ENEE245 Verilog code/Lab 6/hex_to_7seg/hex_to_7seg.xpr}
INFO: [Project 1-313] Project file moved from 'G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 6/hex_to_7seg' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
set_property top board_decoder_7seg [current_fileset]
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
[Wed Nov 30 10:26:21 2022] Launched synth_1...
Run output will be captured here: E:/ENEE245 Verilog code/Lab 6/hex_to_7seg/hex_to_7seg.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:21 . Memory (MB): peak = 3427.012 ; gain = 0.000
launch_runs impl_1 -jobs 8
[Wed Nov 30 10:28:51 2022] Launched impl_1...
Run output will be captured here: E:/ENEE245 Verilog code/Lab 6/hex_to_7seg/hex_to_7seg.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:22 . Memory (MB): peak = 3427.012 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Nov 30 10:32:14 2022] Launched impl_1...
Run output will be captured here: E:/ENEE245 Verilog code/Lab 6/hex_to_7seg/hex_to_7seg.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 3427.012 ; gain = 0.000
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-00:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3427.012 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A8AD18A
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/ENEE245 Verilog code/Lab 6/hex_to_7seg/hex_to_7seg.runs/impl_1/board_decoder_7seg.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
launch_runs synth_1 -jobs 8
[Wed Nov 30 10:45:08 2022] Launched synth_1...
Run output will be captured here: E:/ENEE245 Verilog code/Lab 6/hex_to_7seg/hex_to_7seg.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:20 . Memory (MB): peak = 3428.484 ; gain = 0.000
launch_runs impl_1 -jobs 8
[Wed Nov 30 10:47:06 2022] Launched impl_1...
Run output will be captured here: E:/ENEE245 Verilog code/Lab 6/hex_to_7seg/hex_to_7seg.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 3428.484 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Nov 30 10:49:20 2022] Launched impl_1...
Run output will be captured here: E:/ENEE245 Verilog code/Lab 6/hex_to_7seg/hex_to_7seg.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:20 . Memory (MB): peak = 3428.484 ; gain = 0.000
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-00:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3428.484 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A8AD18A
set_property PROGRAM.FILE {E:/ENEE245 Verilog code/Lab 6/hex_to_7seg/hex_to_7seg.runs/impl_1/board_decoder_7seg.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/ENEE245 Verilog code/Lab 6/hex_to_7seg/hex_to_7seg.runs/impl_1/board_decoder_7seg.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
launch_runs synth_1 -jobs 8
[Wed Nov 30 11:08:31 2022] Launched synth_1...
Run output will be captured here: E:/ENEE245 Verilog code/Lab 6/hex_to_7seg/hex_to_7seg.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:21 . Memory (MB): peak = 3484.320 ; gain = 19.633
launch_runs impl_1 -jobs 8
[Wed Nov 30 11:10:36 2022] Launched impl_1...
Run output will be captured here: E:/ENEE245 Verilog code/Lab 6/hex_to_7seg/hex_to_7seg.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:21 . Memory (MB): peak = 3484.633 ; gain = 0.312
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3498.520 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 3568.766 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 3568.766 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3568.766 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Nov 30 11:12:51 2022] Launched impl_1...
Run output will be captured here: E:/ENEE245 Verilog code/Lab 6/hex_to_7seg/hex_to_7seg.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 3568.766 ; gain = 0.000
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-00:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3568.766 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A8AD18A
set_property PROGRAM.FILE {E:/ENEE245 Verilog code/Lab 6/hex_to_7seg/hex_to_7seg.runs/impl_1/board_decoder_7seg.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/ENEE245 Verilog code/Lab 6/hex_to_7seg/hex_to_7seg.runs/impl_1/board_decoder_7seg.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
set_property top board_hex_to_7seg [current_fileset]
set_property is_enabled true [get_files  {{E:/ENEE245 Verilog code/Lab 6/hex_to_7seg/hex_to_7seg.srcs/constrs_1/new/display_4dig.xdc}}]
set_property is_enabled false [get_files  {{E:/ENEE245 Verilog code/Lab 6/hex_to_7seg/hex_to_7seg.srcs/constrs_1/new/7seg.xdc}}]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
[Wed Nov 30 11:21:49 2022] Launched synth_1...
Run output will be captured here: E:/ENEE245 Verilog code/Lab 6/hex_to_7seg/hex_to_7seg.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 3755.812 ; gain = 0.000
launch_runs impl_1 -jobs 8
[Wed Nov 30 11:24:06 2022] Launched impl_1...
Run output will be captured here: E:/ENEE245 Verilog code/Lab 6/hex_to_7seg/hex_to_7seg.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 3755.812 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Nov 30 11:26:45 2022] Launched impl_1...
Run output will be captured here: E:/ENEE245 Verilog code/Lab 6/hex_to_7seg/hex_to_7seg.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:21 . Memory (MB): peak = 3755.812 ; gain = 0.000
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-00:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3755.812 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A8AD18A
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/ENEE245 Verilog code/Lab 6/hex_to_7seg/hex_to_7seg.runs/impl_1/board_hex_to_7seg.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
launch_runs synth_1 -jobs 8
[Wed Nov 30 11:33:58 2022] Launched synth_1...
Run output will be captured here: E:/ENEE245 Verilog code/Lab 6/hex_to_7seg/hex_to_7seg.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 3755.812 ; gain = 0.000
launch_runs impl_1 -jobs 8
[Wed Nov 30 11:36:16 2022] Launched impl_1...
Run output will be captured here: E:/ENEE245 Verilog code/Lab 6/hex_to_7seg/hex_to_7seg.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 3755.812 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Nov 30 11:39:14 2022] Launched impl_1...
Run output will be captured here: E:/ENEE245 Verilog code/Lab 6/hex_to_7seg/hex_to_7seg.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 3755.812 ; gain = 0.000
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-00:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3755.812 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A8AD18A
set_property PROGRAM.FILE {E:/ENEE245 Verilog code/Lab 6/hex_to_7seg/hex_to_7seg.runs/impl_1/board_hex_to_7seg.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/ENEE245 Verilog code/Lab 6/hex_to_7seg/hex_to_7seg.runs/impl_1/board_hex_to_7seg.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
close_design
reset_run synth_1
launch_runs synth_1 -jobs 8
[Wed Nov 30 11:45:07 2022] Launched synth_1...
Run output will be captured here: E:/ENEE245 Verilog code/Lab 6/hex_to_7seg/hex_to_7seg.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:21 . Memory (MB): peak = 3911.312 ; gain = 0.000
launch_runs impl_1 -jobs 8
[Wed Nov 30 11:48:33 2022] Launched impl_1...
Run output will be captured here: E:/ENEE245 Verilog code/Lab 6/hex_to_7seg/hex_to_7seg.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 3911.312 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Nov 30 11:51:32 2022] Launched impl_1...
Run output will be captured here: E:/ENEE245 Verilog code/Lab 6/hex_to_7seg/hex_to_7seg.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:21 . Memory (MB): peak = 3911.312 ; gain = 0.000
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-00:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3911.312 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A8AD18A
set_property PROGRAM.FILE {E:/ENEE245 Verilog code/Lab 6/hex_to_7seg/hex_to_7seg.runs/impl_1/board_hex_to_7seg.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/ENEE245 Verilog code/Lab 6/hex_to_7seg/hex_to_7seg.runs/impl_1/board_hex_to_7seg.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
set_property is_enabled true [get_files  {{E:/ENEE245 Verilog code/Lab 6/hex_to_7seg/hex_to_7seg.srcs/constrs_1/new/pmod_4dig.xdc}}]
set_property is_enabled false [get_files  {{E:/ENEE245 Verilog code/Lab 6/hex_to_7seg/hex_to_7seg.srcs/constrs_1/new/display_4dig.xdc}}]
close_project
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
close_project: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 3911.312 ; gain = 0.000
INFO: [Common 17-344] 'close_project' was cancelled
open_project {E:/ENEE245 Verilog code/Lab 6/hex_to_7seg/hex_to_7seg.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
[Wed Nov 30 11:58:41 2022] Launched synth_1...
Run output will be captured here: E:/ENEE245 Verilog code/Lab 6/hex_to_7seg/hex_to_7seg.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:20 . Memory (MB): peak = 3911.312 ; gain = 0.000
launch_runs impl_1 -jobs 8
[Wed Nov 30 12:00:41 2022] Launched impl_1...
Run output will be captured here: E:/ENEE245 Verilog code/Lab 6/hex_to_7seg/hex_to_7seg.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:20 . Memory (MB): peak = 3911.312 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Nov 30 12:03:07 2022] Launched impl_1...
Run output will be captured here: E:/ENEE245 Verilog code/Lab 6/hex_to_7seg/hex_to_7seg.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:20 . Memory (MB): peak = 3911.312 ; gain = 0.000
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-00:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3911.312 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A8AD18A
set_property PROGRAM.FILE {E:/ENEE245 Verilog code/Lab 6/hex_to_7seg/hex_to_7seg.runs/impl_1/board_hex_to_7seg.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/ENEE245 Verilog code/Lab 6/hex_to_7seg/hex_to_7seg.runs/impl_1/board_hex_to_7seg.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov 30 12:25:26 2022...
