// Seed: 4216186547
module module_0 (
    output wire id_0,
    input  wand id_1,
    input  tri  id_2,
    input  tri  id_3
);
  id_5(
      .id_0(id_0), .id_1(1), .id_2(1), .id_3(id_2), .id_4(1)
  );
endmodule
module module_1 (
    input supply1 id_0,
    input supply0 id_1,
    output wire id_2,
    output tri id_3,
    input supply1 id_4,
    input wor id_5,
    output tri0 id_6,
    output tri1 id_7,
    input tri0 id_8,
    output wire id_9,
    output logic id_10,
    input wor id_11,
    input supply0 id_12,
    output supply0 id_13,
    input tri1 id_14,
    input wor id_15,
    input tri id_16,
    input uwire id_17,
    input tri0 id_18,
    input wand id_19,
    input tri0 id_20,
    input wand id_21,
    output wire id_22,
    input wor id_23
);
  wire id_25;
  module_0(
      id_3, id_1, id_18, id_19
  );
  always_comb @(negedge 1 or 1) @(id_1 or posedge id_21 or posedge id_23) id_10 <= 1;
  wire id_26;
  wire id_27;
  id_28(
      .id_0(1),
      .id_1(id_12 - !id_0),
      .id_2(1'd0),
      .id_3(1'b0),
      .id_4(1 == 1'b0),
      .id_5(1),
      .id_6(id_19 == 1)
  );
endmodule
