# //  Questa Sim-64
# //  Version 2025.1_2 linux_x86_64 Apr  7 2025
# //
# // Unpublished work. Copyright 2025 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
vcom -reportprogress 300 -work work /home/zevang/Documents/CPRE3810_Fall_2025/Lab2/MyFirstRISCVDatapath/tb_mux2t1_32bits.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 18:38:03 on Sep 27,2025
# vcom -reportprogress 300 -work work /home/zevang/Documents/CPRE3810_Fall_2025/Lab2/MyFirstRISCVDatapath/tb_mux2t1_32bits.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_mux2t1_32bits
# -- Compiling architecture sim of tb_mux2t1_32bits
# End time: 18:38:03 on Sep 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/zevang/Documents/CPRE3810_Fall_2025/Lab2/MyFirstRISCVDatapath/tb_RISCV_Datapath.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 18:38:05 on Sep 27,2025
# vcom -reportprogress 300 -work work /home/zevang/Documents/CPRE3810_Fall_2025/Lab2/MyFirstRISCVDatapath/tb_RISCV_Datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_RISCV_Datapath
# -- Compiling architecture tb of tb_RISCV_Datapath
# -- Loading entity RISCV_Datapath
# End time: 18:38:05 on Sep 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_mux2t1_32bits
# vsim work.tb_mux2t1_32bits 
# Start time: 18:38:22 on Sep 27,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_mux2t1_32bits(sim)#1
add wave -position insertpoint  \
sim:/tb_mux2t1_32bits/i_D \
sim:/tb_mux2t1_32bits/i_imm \
sim:/tb_mux2t1_32bits/o_O \
sim:/tb_mux2t1_32bits/ALUSrc
run 500
quit -sim
# End time: 18:39:28 on Sep 27,2025, Elapsed time: 0:01:06
# Errors: 0, Warnings: 0
# Load canceled
vcom -reportprogress 300 -work work /home/zevang/Documents/CPRE3810_Fall_2025/Lab2/MyFirstRISCVDatapath/tb_ALU_ALUSrc.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 18:40:21 on Sep 27,2025
# vcom -reportprogress 300 -work work /home/zevang/Documents/CPRE3810_Fall_2025/Lab2/MyFirstRISCVDatapath/tb_ALU_ALUSrc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity tb_ALU_ALUSrc
# -- Compiling architecture sim of tb_ALU_ALUSrc
# ** Error: /home/zevang/Documents/CPRE3810_Fall_2025/Lab2/MyFirstRISCVDatapath/tb_ALU_ALUSrc.vhd(56): near "``": tool directives are not supported before VHDL 2008
# ** Error: /home/zevang/Documents/CPRE3810_Fall_2025/Lab2/MyFirstRISCVDatapath/tb_ALU_ALUSrc.vhd(62): near "``": tool directives are not supported before VHDL 2008
# ** Error: /home/zevang/Documents/CPRE3810_Fall_2025/Lab2/MyFirstRISCVDatapath/tb_ALU_ALUSrc.vhd(63): near "EOF": syntax error
# End time: 18:40:21 on Sep 27,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
vcom -reportprogress 300 -work work /home/zevang/Documents/CPRE3810_Fall_2025/Lab2/MyFirstRISCVDatapath/tb_ALU_ALUSrc.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 18:40:59 on Sep 27,2025
# vcom -reportprogress 300 -work work /home/zevang/Documents/CPRE3810_Fall_2025/Lab2/MyFirstRISCVDatapath/tb_ALU_ALUSrc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity tb_ALU_ALUSrc
# -- Compiling architecture sim of tb_ALU_ALUSrc
# ** Error: /home/zevang/Documents/CPRE3810_Fall_2025/Lab2/MyFirstRISCVDatapath/tb_ALU_ALUSrc.vhd(56): near "``": tool directives are not supported before VHDL 2008
# ** Error: /home/zevang/Documents/CPRE3810_Fall_2025/Lab2/MyFirstRISCVDatapath/tb_ALU_ALUSrc.vhd(63): near "EOF": syntax error
# End time: 18:40:59 on Sep 27,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work /home/zevang/Documents/CPRE3810_Fall_2025/Lab2/MyFirstRISCVDatapath/tb_ALU_ALUSrc.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 18:41:35 on Sep 27,2025
# vcom -reportprogress 300 -work work /home/zevang/Documents/CPRE3810_Fall_2025/Lab2/MyFirstRISCVDatapath/tb_ALU_ALUSrc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity tb_ALU_ALUSrc
# -- Compiling architecture sim of tb_ALU_ALUSrc
# ** Error: /home/zevang/Documents/CPRE3810_Fall_2025/Lab2/MyFirstRISCVDatapath/tb_ALU_ALUSrc.vhd(64): Type error resolving infix expression "<=" as type ieee.std_logic_1164.STD_LOGIC.
# ** Note: /home/zevang/Documents/CPRE3810_Fall_2025/Lab2/MyFirstRISCVDatapath/tb_ALU_ALUSrc.vhd(89): VHDL Compiler exiting
# End time: 18:41:35 on Sep 27,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/zevang/Documents/CPRE3810_Fall_2025/Lab2/MyFirstRISCVDatapath/tb_ALU_ALUSrc.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 18:41:47 on Sep 27,2025
# vcom -reportprogress 300 -work work /home/zevang/Documents/CPRE3810_Fall_2025/Lab2/MyFirstRISCVDatapath/tb_ALU_ALUSrc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity tb_ALU_ALUSrc
# -- Compiling architecture sim of tb_ALU_ALUSrc
# ** Error: /home/zevang/Documents/CPRE3810_Fall_2025/Lab2/MyFirstRISCVDatapath/tb_ALU_ALUSrc.vhd(64): Type error resolving infix expression "<=" as type ieee.std_logic_1164.STD_LOGIC.
# ** Note: /home/zevang/Documents/CPRE3810_Fall_2025/Lab2/MyFirstRISCVDatapath/tb_ALU_ALUSrc.vhd(89): VHDL Compiler exiting
# End time: 18:41:47 on Sep 27,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/zevang/Documents/CPRE3810_Fall_2025/Lab2/MyFirstRISCVDatapath/tb_ALU_ALUSrc.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 18:42:20 on Sep 27,2025
# vcom -reportprogress 300 -work work /home/zevang/Documents/CPRE3810_Fall_2025/Lab2/MyFirstRISCVDatapath/tb_ALU_ALUSrc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity tb_ALU_ALUSrc
# -- Compiling architecture sim of tb_ALU_ALUSrc
# End time: 18:42:20 on Sep 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_alu_alusrc
# vsim work.tb_alu_alusrc 
# Start time: 18:42:46 on Sep 27,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_alu_alusrc(sim)#1
# Loading work.mux2t1_n(structural)#1
# Loading work.carry_adder_n(structural)#1
add wave -position insertpoint  \
sim:/tb_alu_alusrc/gCLK_HPER \
sim:/tb_alu_alusrc/sA_i \
sim:/tb_alu_alusrc/sB_i \
sim:/tb_alu_alusrc/sImm \
sim:/tb_alu_alusrc/sALUSrc \
sim:/tb_alu_alusrc/snAdd_Sub \
sim:/tb_alu_alusrc/sC_out \
sim:/tb_alu_alusrc/sS_i
run 500
quit -sim
# End time: 18:43:24 on Sep 27,2025, Elapsed time: 0:00:38
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/zevang/Documents/CPRE3810_Fall_2025/Lab2/MyFirstRISCVDatapath/RISCV_Datapath.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 18:44:29 on Sep 27,2025
# vcom -reportprogress 300 -work work /home/zevang/Documents/CPRE3810_Fall_2025/Lab2/MyFirstRISCVDatapath/RISCV_Datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RISCV_Datapath
# -- Compiling architecture structural of RISCV_Datapath
# End time: 18:44:29 on Sep 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/zevang/Documents/CPRE3810_Fall_2025/Lab2/MyFirstRISCVDatapath/tb_RISCV_Datapath.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 18:44:33 on Sep 27,2025
# vcom -reportprogress 300 -work work /home/zevang/Documents/CPRE3810_Fall_2025/Lab2/MyFirstRISCVDatapath/tb_RISCV_Datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_RISCV_Datapath
# -- Compiling architecture tb of tb_RISCV_Datapath
# ** Error: /home/zevang/Documents/CPRE3810_Fall_2025/Lab2/MyFirstRISCVDatapath/tb_RISCV_Datapath.vhd(60): Visible name 'RISCV_Datapath' is not an entity. Use expanded name.
# ** Note: /home/zevang/Documents/CPRE3810_Fall_2025/Lab2/MyFirstRISCVDatapath/tb_RISCV_Datapath.vhd(179): VHDL Compiler exiting
# End time: 18:44:33 on Sep 27,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/zevang/Documents/CPRE3810_Fall_2025/Lab2/MyFirstRISCVDatapath/tb_RISCV_Datapath.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 18:44:48 on Sep 27,2025
# vcom -reportprogress 300 -work work /home/zevang/Documents/CPRE3810_Fall_2025/Lab2/MyFirstRISCVDatapath/tb_RISCV_Datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_RISCV_Datapath
# -- Compiling architecture tb of tb_RISCV_Datapath
# -- Loading entity RISCV_Datapath
# End time: 18:44:48 on Sep 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
