// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition"

// DATE "11/23/2022 00:40:12"

// 
// Device: Altera EP3C16F484C6 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module CDC (
	rst_n,
	clk1,
	clk2,
	in_valid,
	in_account,
	in_A,
	in_T,
	ready,
	out_valid,
	out_account,
	out_result);
input 	rst_n;
input 	clk1;
input 	clk2;
input 	in_valid;
input 	[7:0] in_account;
input 	[7:0] in_A;
input 	[7:0] in_T;
output 	ready;
output 	out_valid;
output 	[7:0] out_account;
output 	[16:0] out_result;

// Design Ports Information
// ready	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_valid	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_account[0]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_account[1]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_account[2]	=>  Location: PIN_G4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_account[3]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_account[4]	=>  Location: PIN_G3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_account[5]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_account[6]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_account[7]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_result[0]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_result[1]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_result[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_result[3]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_result[4]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_result[5]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_result[6]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_result[7]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_result[8]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_result[9]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_result[10]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_result[11]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_result[12]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_result[13]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_result[14]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_result[15]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_result[16]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk1	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst_n	=>  Location: PIN_T2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk2	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_valid	=>  Location: PIN_G9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_account[0]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_account[1]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_account[2]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_account[3]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_account[4]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_account[5]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_account[6]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_account[7]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_A[0]	=>  Location: PIN_H18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_A[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_A[2]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_A[3]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_A[4]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_A[5]	=>  Location: PIN_H11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_A[6]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_A[7]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_T[0]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_T[1]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_T[2]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_T[3]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_T[4]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_T[5]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_T[6]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_T[7]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("LAB2_min_1200mv_0c_v_fast.sdo");
// synopsys translate_on

wire \Mult0|auto_generated|mac_out2~0 ;
wire \Mult0|auto_generated|mac_out2~1 ;
wire \ready~output_o ;
wire \out_valid~output_o ;
wire \out_account[0]~output_o ;
wire \out_account[1]~output_o ;
wire \out_account[2]~output_o ;
wire \out_account[3]~output_o ;
wire \out_account[4]~output_o ;
wire \out_account[5]~output_o ;
wire \out_account[6]~output_o ;
wire \out_account[7]~output_o ;
wire \out_result[0]~output_o ;
wire \out_result[1]~output_o ;
wire \out_result[2]~output_o ;
wire \out_result[3]~output_o ;
wire \out_result[4]~output_o ;
wire \out_result[5]~output_o ;
wire \out_result[6]~output_o ;
wire \out_result[7]~output_o ;
wire \out_result[8]~output_o ;
wire \out_result[9]~output_o ;
wire \out_result[10]~output_o ;
wire \out_result[11]~output_o ;
wire \out_result[12]~output_o ;
wire \out_result[13]~output_o ;
wire \out_result[14]~output_o ;
wire \out_result[15]~output_o ;
wire \out_result[16]~output_o ;
wire \clk1~input_o ;
wire \clk1~inputclkctrl_outclk ;
wire \clk2~input_o ;
wire \clk2~inputclkctrl_outclk ;
wire \in_valid~input_o ;
wire \fifo_inAccount|wptr_full_m0|Add0~4_combout ;
wire \rst_n~input_o ;
wire \rst_n~inputclkctrl_outclk ;
wire \fifo_inAccount|wptr_full_m0|Add0~3_combout ;
wire \fifo_inAccount|wptr_full_m0|Add0~0_combout ;
wire \fifo_inAccount|wptr_full_m0|Add0~5_combout ;
wire \fifo_inAccount|wptr_full_m0|wptr[1]~feeder_combout ;
wire \fifo_inAccount|rptr_empty_m0|Add0~4_combout ;
wire \fifo_inAccount|rptr_empty_m0|rbin[0]~0_combout ;
wire \fifo_inAccount|rptr_empty_m0|Add0~5_combout ;
wire \fifo_inAccount|rptr_empty_m0|Equal0~2_combout ;
wire \fifo_inAccount|wptr_full_m0|Add0~1_combout ;
wire \fifo_inAccount|wptr_full_m0|wbin[3]~feeder_combout ;
wire \fifo_inAccount|wptr_full_m0|Add0~2_combout ;
wire \fifo_inAccount|wptr_full_m0|wbin[4]~feeder_combout ;
wire \fifo_inAccount|sync_w2r_m0|rq1_wptr[4]~feeder_combout ;
wire \fifo_inAccount|rptr_empty_m0|Add0~0_combout ;
wire \fifo_inAccount|rptr_empty_m0|rbin[2]~feeder_combout ;
wire \fifo_inAccount|rptr_empty_m0|Add0~1_combout ;
wire \fifo_inAccount|rptr_empty_m0|Add0~2_combout ;
wire \fifo_inAccount|rptr_empty_m0|rbin[3]~feeder_combout ;
wire \fifo_inAccount|rptr_empty_m0|Add0~3_combout ;
wire \fifo_inAccount|sync_w2r_m0|rq1_wptr[3]~feeder_combout ;
wire \fifo_inAccount|rptr_empty_m0|Equal0~0_combout ;
wire \fifo_inAccount|sync_w2r_m0|rq1_wptr[2]~feeder_combout ;
wire \fifo_inAccount|rptr_empty_m0|Equal0~1_combout ;
wire \fifo_inAccount|rptr_empty_m0|Equal0~3_combout ;
wire \fifo_inAccount|rptr_empty_m0|rempty~q ;
wire \fifo_inAccount|sync_r2w_m0|wq1_rptr[1]~feeder_combout ;
wire \fifo_inAccount|sync_r2w_m0|wq1_rptr[2]~feeder_combout ;
wire \fifo_inAccount|wptr_full_m0|Equal0~1_combout ;
wire \fifo_inAccount|rptr_empty_m0|rptr[0]~feeder_combout ;
wire \fifo_inAccount|sync_r2w_m0|wq1_rptr[0]~feeder_combout ;
wire \fifo_inAccount|wptr_full_m0|Equal0~2_combout ;
wire \fifo_inAccount|sync_r2w_m0|wq1_rptr[4]~feeder_combout ;
wire \fifo_inAccount|wptr_full_m0|Equal0~0_combout ;
wire \fifo_inAccount|wptr_full_m0|Equal0~3_combout ;
wire \fifo_inAccount|wptr_full_m0|wfull~q ;
wire \ready~0_combout ;
wire \ready~reg0_q ;
wire \queue_counter[0]~1_combout ;
wire \queue_counter[1]~2_combout ;
wire \queue_counter[2]~0_combout ;
wire \always2~0_combout ;
wire \out_valid~reg0_q ;
wire \account_queue_rtl_0|auto_generated|cntr3|counter_comb_bita0~combout ;
wire \account_queue_rtl_0|auto_generated|cntr3|counter_comb_bita0~COUT ;
wire \account_queue_rtl_0|auto_generated|cntr3|counter_comb_bita1~combout ;
wire \account_queue_rtl_0|auto_generated|cntr3|counter_comb_bita1~COUT ;
wire \account_queue_rtl_0|auto_generated|cntr3|counter_comb_bita2~combout ;
wire \account_queue_rtl_0|auto_generated|cntr3|counter_comb_bita2~COUT ;
wire \account_queue_rtl_0|auto_generated|cntr3|counter_comb_bita2~0_combout ;
wire \account_queue_rtl_0|auto_generated|dffe4~feeder_combout ;
wire \account_queue_rtl_0|auto_generated|dffe4~q ;
wire \fifo_inAccount|fifomem_m0|mem~0feeder_combout ;
wire \fifo_inAccount|fifomem_m0|mem~0_q ;
wire \in_account[0]~input_o ;
wire \fifo_inAccount|fifomem_m0|mem~17_combout ;
wire \fifo_inAccount|fifomem_m0|mem~18_combout ;
wire \fifo_inAccount|fifomem_m0|mem~1_q ;
wire \fifo_inAccount|fifomem_m0|always0~0_combout ;
wire \fifo_inAccount|rptr_empty_m0|Add0~4_wirecell_combout ;
wire \in_account[1]~input_o ;
wire \in_account[2]~input_o ;
wire \in_account[3]~input_o ;
wire \in_account[4]~input_o ;
wire \in_account[5]~input_o ;
wire \in_account[6]~input_o ;
wire \in_account[7]~input_o ;
wire \in_A[0]~input_o ;
wire \in_A[1]~input_o ;
wire \in_A[2]~input_o ;
wire \in_A[3]~input_o ;
wire \in_A[4]~input_o ;
wire \in_A[5]~input_o ;
wire \in_A[6]~input_o ;
wire \in_A[7]~input_o ;
wire \in_T[0]~input_o ;
wire \in_T[1]~input_o ;
wire \in_T[2]~input_o ;
wire \in_T[3]~input_o ;
wire \in_T[4]~input_o ;
wire \in_T[5]~input_o ;
wire \in_T[6]~input_o ;
wire \in_T[7]~input_o ;
wire \fifo_inAccount|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \fifo_inAccount|fifomem_m0|mem~9_combout ;
wire \account_queue_rtl_0|auto_generated|cntr1|counter_comb_bita0~combout ;
wire \account_queue_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT ;
wire \account_queue_rtl_0|auto_generated|cntr1|counter_comb_bita1~combout ;
wire \fifo_inAccount|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a1 ;
wire \fifo_inAccount|fifomem_m0|mem~2_q ;
wire \fifo_inAccount|fifomem_m0|mem~10_combout ;
wire \fifo_inAccount|fifomem_m0|mem~3_q ;
wire \fifo_inAccount|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a2 ;
wire \fifo_inAccount|fifomem_m0|mem~11_combout ;
wire \fifo_inAccount|fifomem_m0|mem~4_q ;
wire \fifo_inAccount|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a3 ;
wire \fifo_inAccount|fifomem_m0|mem~12_combout ;
wire \fifo_inAccount|fifomem_m0|mem~5_q ;
wire \fifo_inAccount|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a4 ;
wire \fifo_inAccount|fifomem_m0|mem~13_combout ;
wire \fifo_inAccount|fifomem_m0|mem~6_q ;
wire \fifo_inAccount|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a5 ;
wire \fifo_inAccount|fifomem_m0|mem~14_combout ;
wire \fifo_inAccount|fifomem_m0|mem~7_q ;
wire \fifo_inAccount|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a6 ;
wire \fifo_inAccount|fifomem_m0|mem~15_combout ;
wire \fifo_inAccount|fifomem_m0|mem~8_q ;
wire \fifo_inAccount|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a7 ;
wire \fifo_inAccount|fifomem_m0|mem~16_combout ;
wire \account_queue_rtl_0|auto_generated|altsyncram2|ram_block5a0~portbdataout ;
wire \account_queue_rtl_0|auto_generated|altsyncram2|ram_block5a1 ;
wire \account_queue_rtl_0|auto_generated|altsyncram2|ram_block5a2 ;
wire \account_queue_rtl_0|auto_generated|altsyncram2|ram_block5a3 ;
wire \account_queue_rtl_0|auto_generated|altsyncram2|ram_block5a4 ;
wire \account_queue_rtl_0|auto_generated|altsyncram2|ram_block5a5 ;
wire \account_queue_rtl_0|auto_generated|altsyncram2|ram_block5a6 ;
wire \account_queue_rtl_0|auto_generated|altsyncram2|ram_block5a7 ;
wire \result_queue_rtl_0|auto_generated|cntr3|counter_comb_bita0~combout ;
wire \result_queue_rtl_0|auto_generated|cntr3|counter_comb_bita0~COUT ;
wire \result_queue_rtl_0|auto_generated|cntr3|counter_comb_bita1~combout ;
wire \result_queue_rtl_0|auto_generated|cntr3|counter_comb_bita1~COUT ;
wire \result_queue_rtl_0|auto_generated|cntr3|counter_comb_bita1~0_combout ;
wire \result_queue_rtl_0|auto_generated|dffe4~feeder_combout ;
wire \result_queue_rtl_0|auto_generated|dffe4~q ;
wire \fifo_inA|fifomem_m0|mem~0feeder_combout ;
wire \fifo_inA|fifomem_m0|mem~0_q ;
wire \fifo_inA|fifomem_m0|mem~1_q ;
wire \fifo_inA|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a0 ;
wire \fifo_inA|fifomem_m0|mem~9_combout ;
wire \fifo_inA|fifomem_m0|mem~2_q ;
wire \fifo_inA|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a1 ;
wire \fifo_inA|fifomem_m0|mem~10_combout ;
wire \fifo_inA|fifomem_m0|mem~3_q ;
wire \fifo_inA|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a2 ;
wire \fifo_inA|fifomem_m0|mem~11_combout ;
wire \fifo_inA|fifomem_m0|mem~4_q ;
wire \fifo_inA|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a3 ;
wire \fifo_inA|fifomem_m0|mem~12_combout ;
wire \fifo_inA|fifomem_m0|mem~5_q ;
wire \fifo_inA|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a4 ;
wire \fifo_inA|fifomem_m0|mem~13_combout ;
wire \fifo_inA|fifomem_m0|mem~6_q ;
wire \fifo_inA|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a5 ;
wire \fifo_inA|fifomem_m0|mem~14_combout ;
wire \fifo_inA|fifomem_m0|mem~7_q ;
wire \fifo_inA|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a6 ;
wire \fifo_inA|fifomem_m0|mem~15_combout ;
wire \fifo_inA|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a7 ;
wire \fifo_inA|fifomem_m0|mem~8_q ;
wire \fifo_inA|fifomem_m0|mem~16_combout ;
wire \fifo_inT|fifomem_m0|mem~0feeder_combout ;
wire \fifo_inT|fifomem_m0|mem~0_q ;
wire \fifo_inT|fifomem_m0|mem~1_q ;
wire \fifo_inT|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a0 ;
wire \fifo_inT|fifomem_m0|mem~9_combout ;
wire \fifo_inT|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a1 ;
wire \fifo_inT|fifomem_m0|mem~2_q ;
wire \fifo_inT|fifomem_m0|mem~10_combout ;
wire \fifo_inT|fifomem_m0|mem~3_q ;
wire \fifo_inT|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a2 ;
wire \fifo_inT|fifomem_m0|mem~11_combout ;
wire \fifo_inT|fifomem_m0|mem~4_q ;
wire \fifo_inT|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a3 ;
wire \fifo_inT|fifomem_m0|mem~12_combout ;
wire \fifo_inT|fifomem_m0|mem~5_q ;
wire \fifo_inT|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a4 ;
wire \fifo_inT|fifomem_m0|mem~13_combout ;
wire \fifo_inT|fifomem_m0|mem~6_q ;
wire \fifo_inT|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a5 ;
wire \fifo_inT|fifomem_m0|mem~14_combout ;
wire \fifo_inT|fifomem_m0|mem~7_q ;
wire \fifo_inT|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a6 ;
wire \fifo_inT|fifomem_m0|mem~15_combout ;
wire \fifo_inT|fifomem_m0|mem~8_q ;
wire \fifo_inT|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a7 ;
wire \fifo_inT|fifomem_m0|mem~16_combout ;
wire \Mult0|auto_generated|mac_mult1~dataout ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT1 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT2 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT3 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT4 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT5 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT6 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT7 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT8 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT9 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT10 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT11 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT12 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT13 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT14 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT15 ;
wire \Mult0|auto_generated|mac_mult1~0 ;
wire \Mult0|auto_generated|mac_mult1~1 ;
wire \result_queue[0][0] ;
wire \result_queue_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~0_combout ;
wire \result_queue_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~1 ;
wire \result_queue_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~2_combout ;
wire \result_queue_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~3 ;
wire \result_queue_rtl_0|auto_generated|cntr1|add_sub6_result_int[2]~4_combout ;
wire \result_queue_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1_combout ;
wire \result_queue_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0_combout ;
wire \result_queue[0][1] ;
wire \result_queue[0][2] ;
wire \result_queue[0][3] ;
wire \result_queue[0][4] ;
wire \result_queue[0][5] ;
wire \result_queue[0][6] ;
wire \result_queue[0][7] ;
wire \result_queue[0][8] ;
wire \result_queue[0][9] ;
wire \result_queue[0][10] ;
wire \result_queue[0][11] ;
wire \result_queue[0][12] ;
wire \result_queue[0][13] ;
wire \result_queue[0][14] ;
wire \result_queue[0][15] ;
wire \result_queue_rtl_0|auto_generated|altsyncram2|ram_block5a0~portbdataout ;
wire \result_queue_rtl_0|auto_generated|altsyncram2|ram_block5a1 ;
wire \result_queue_rtl_0|auto_generated|altsyncram2|ram_block5a2 ;
wire \result_queue_rtl_0|auto_generated|altsyncram2|ram_block5a3 ;
wire \result_queue_rtl_0|auto_generated|altsyncram2|ram_block5a4 ;
wire \result_queue_rtl_0|auto_generated|altsyncram2|ram_block5a5 ;
wire \result_queue_rtl_0|auto_generated|altsyncram2|ram_block5a6 ;
wire \result_queue_rtl_0|auto_generated|altsyncram2|ram_block5a7 ;
wire \result_queue_rtl_0|auto_generated|altsyncram2|ram_block5a8 ;
wire \result_queue_rtl_0|auto_generated|altsyncram2|ram_block5a9 ;
wire \result_queue_rtl_0|auto_generated|altsyncram2|ram_block5a10 ;
wire \result_queue_rtl_0|auto_generated|altsyncram2|ram_block5a11 ;
wire \result_queue_rtl_0|auto_generated|altsyncram2|ram_block5a12 ;
wire \result_queue_rtl_0|auto_generated|altsyncram2|ram_block5a13 ;
wire \result_queue_rtl_0|auto_generated|altsyncram2|ram_block5a14 ;
wire \result_queue_rtl_0|auto_generated|altsyncram2|ram_block5a15 ;
wire [1:0] \account_queue_rtl_0|auto_generated|cntr1|counter_reg_bit ;
wire [2:0] \account_queue_rtl_0|auto_generated|cntr3|counter_reg_bit ;
wire [2:0] queue_counter;
wire [4:0] \fifo_inAccount|rptr_empty_m0|rbin ;
wire [4:0] \fifo_inAccount|sync_w2r_m0|rq2_wptr ;
wire [4:0] \fifo_inAccount|sync_w2r_m0|rq1_wptr ;
wire [4:0] \fifo_inAccount|rptr_empty_m0|rgraynext ;
wire [4:0] \fifo_inAccount|wptr_full_m0|wptr ;
wire [4:0] \fifo_inAccount|wptr_full_m0|wgraynext ;
wire [4:0] \fifo_inAccount|sync_r2w_m0|wq1_rptr ;
wire [1:0] \result_queue_rtl_0|auto_generated|cntr1|counter_reg_bit ;
wire [4:0] \fifo_inAccount|rptr_empty_m0|rptr ;
wire [4:0] \fifo_inAccount|sync_r2w_m0|wq2_rptr ;
wire [1:0] \result_queue_rtl_0|auto_generated|cntr3|counter_reg_bit ;
wire [4:0] \fifo_inAccount|wptr_full_m0|wbin ;

wire [35:0] \account_queue_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus ;
wire [35:0] \result_queue_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus ;
wire [35:0] \fifo_inAccount|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [17:0] \Mult0|auto_generated|mac_out2_DATAOUT_bus ;
wire [17:0] \Mult0|auto_generated|mac_mult1_DATAOUT_bus ;

assign \account_queue_rtl_0|auto_generated|altsyncram2|ram_block5a0~portbdataout  = \account_queue_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus [0];
assign \account_queue_rtl_0|auto_generated|altsyncram2|ram_block5a1  = \account_queue_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus [1];
assign \account_queue_rtl_0|auto_generated|altsyncram2|ram_block5a2  = \account_queue_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus [2];
assign \account_queue_rtl_0|auto_generated|altsyncram2|ram_block5a3  = \account_queue_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus [3];
assign \account_queue_rtl_0|auto_generated|altsyncram2|ram_block5a4  = \account_queue_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus [4];
assign \account_queue_rtl_0|auto_generated|altsyncram2|ram_block5a5  = \account_queue_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus [5];
assign \account_queue_rtl_0|auto_generated|altsyncram2|ram_block5a6  = \account_queue_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus [6];
assign \account_queue_rtl_0|auto_generated|altsyncram2|ram_block5a7  = \account_queue_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus [7];

assign \result_queue_rtl_0|auto_generated|altsyncram2|ram_block5a0~portbdataout  = \result_queue_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus [0];
assign \result_queue_rtl_0|auto_generated|altsyncram2|ram_block5a1  = \result_queue_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus [1];
assign \result_queue_rtl_0|auto_generated|altsyncram2|ram_block5a2  = \result_queue_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus [2];
assign \result_queue_rtl_0|auto_generated|altsyncram2|ram_block5a3  = \result_queue_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus [3];
assign \result_queue_rtl_0|auto_generated|altsyncram2|ram_block5a4  = \result_queue_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus [4];
assign \result_queue_rtl_0|auto_generated|altsyncram2|ram_block5a5  = \result_queue_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus [5];
assign \result_queue_rtl_0|auto_generated|altsyncram2|ram_block5a6  = \result_queue_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus [6];
assign \result_queue_rtl_0|auto_generated|altsyncram2|ram_block5a7  = \result_queue_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus [7];
assign \result_queue_rtl_0|auto_generated|altsyncram2|ram_block5a8  = \result_queue_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus [8];
assign \result_queue_rtl_0|auto_generated|altsyncram2|ram_block5a9  = \result_queue_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus [9];
assign \result_queue_rtl_0|auto_generated|altsyncram2|ram_block5a10  = \result_queue_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus [10];
assign \result_queue_rtl_0|auto_generated|altsyncram2|ram_block5a11  = \result_queue_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus [11];
assign \result_queue_rtl_0|auto_generated|altsyncram2|ram_block5a12  = \result_queue_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus [12];
assign \result_queue_rtl_0|auto_generated|altsyncram2|ram_block5a13  = \result_queue_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus [13];
assign \result_queue_rtl_0|auto_generated|altsyncram2|ram_block5a14  = \result_queue_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus [14];
assign \result_queue_rtl_0|auto_generated|altsyncram2|ram_block5a15  = \result_queue_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus [15];

assign \fifo_inAccount|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \fifo_inAccount|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \fifo_inAccount|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a1  = \fifo_inAccount|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \fifo_inAccount|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a2  = \fifo_inAccount|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \fifo_inAccount|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a3  = \fifo_inAccount|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \fifo_inAccount|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a4  = \fifo_inAccount|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \fifo_inAccount|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a5  = \fifo_inAccount|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \fifo_inAccount|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a6  = \fifo_inAccount|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \fifo_inAccount|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a7  = \fifo_inAccount|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \fifo_inA|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a0  = \fifo_inAccount|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \fifo_inA|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a1  = \fifo_inAccount|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \fifo_inA|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a2  = \fifo_inAccount|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \fifo_inA|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a3  = \fifo_inAccount|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \fifo_inA|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a4  = \fifo_inAccount|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \fifo_inA|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a5  = \fifo_inAccount|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \fifo_inA|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a6  = \fifo_inAccount|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \fifo_inA|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a7  = \fifo_inAccount|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \fifo_inT|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a0  = \fifo_inAccount|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \fifo_inT|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a1  = \fifo_inAccount|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \fifo_inT|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a2  = \fifo_inAccount|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \fifo_inT|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a3  = \fifo_inAccount|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \fifo_inT|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a4  = \fifo_inAccount|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \fifo_inT|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a5  = \fifo_inAccount|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \fifo_inT|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a6  = \fifo_inAccount|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \fifo_inT|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a7  = \fifo_inAccount|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];

assign \Mult0|auto_generated|mac_out2~0  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [0];
assign \Mult0|auto_generated|mac_out2~1  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [1];
assign \result_queue[0][0]  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [2];
assign \result_queue[0][1]  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [3];
assign \result_queue[0][2]  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [4];
assign \result_queue[0][3]  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [5];
assign \result_queue[0][4]  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [6];
assign \result_queue[0][5]  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [7];
assign \result_queue[0][6]  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [8];
assign \result_queue[0][7]  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [9];
assign \result_queue[0][8]  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [10];
assign \result_queue[0][9]  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [11];
assign \result_queue[0][10]  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [12];
assign \result_queue[0][11]  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [13];
assign \result_queue[0][12]  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [14];
assign \result_queue[0][13]  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [15];
assign \result_queue[0][14]  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [16];
assign \result_queue[0][15]  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [17];

assign \Mult0|auto_generated|mac_mult1~0  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \Mult0|auto_generated|mac_mult1~1  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \Mult0|auto_generated|mac_mult1~dataout  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \Mult0|auto_generated|mac_mult1~DATAOUT1  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \Mult0|auto_generated|mac_mult1~DATAOUT2  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \Mult0|auto_generated|mac_mult1~DATAOUT3  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \Mult0|auto_generated|mac_mult1~DATAOUT4  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \Mult0|auto_generated|mac_mult1~DATAOUT5  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \Mult0|auto_generated|mac_mult1~DATAOUT6  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \Mult0|auto_generated|mac_mult1~DATAOUT7  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \Mult0|auto_generated|mac_mult1~DATAOUT8  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \Mult0|auto_generated|mac_mult1~DATAOUT9  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \Mult0|auto_generated|mac_mult1~DATAOUT10  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \Mult0|auto_generated|mac_mult1~DATAOUT11  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \Mult0|auto_generated|mac_mult1~DATAOUT12  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \Mult0|auto_generated|mac_mult1~DATAOUT13  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \Mult0|auto_generated|mac_mult1~DATAOUT14  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \Mult0|auto_generated|mac_mult1~DATAOUT15  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [17];

// Location: IOOBUF_X11_Y29_N2
cycloneiii_io_obuf \ready~output (
	.i(\ready~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ready~output_o ),
	.obar());
// synopsys translate_off
defparam \ready~output .bus_hold = "false";
defparam \ready~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y29_N16
cycloneiii_io_obuf \out_valid~output (
	.i(\out_valid~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_valid~output_o ),
	.obar());
// synopsys translate_off
defparam \out_valid~output .bus_hold = "false";
defparam \out_valid~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y29_N9
cycloneiii_io_obuf \out_account[0]~output (
	.i(\account_queue_rtl_0|auto_generated|altsyncram2|ram_block5a0~portbdataout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_account[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_account[0]~output .bus_hold = "false";
defparam \out_account[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y29_N16
cycloneiii_io_obuf \out_account[1]~output (
	.i(\account_queue_rtl_0|auto_generated|altsyncram2|ram_block5a1 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_account[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_account[1]~output .bus_hold = "false";
defparam \out_account[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N9
cycloneiii_io_obuf \out_account[2]~output (
	.i(\account_queue_rtl_0|auto_generated|altsyncram2|ram_block5a2 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_account[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_account[2]~output .bus_hold = "false";
defparam \out_account[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y29_N9
cycloneiii_io_obuf \out_account[3]~output (
	.i(\account_queue_rtl_0|auto_generated|altsyncram2|ram_block5a3 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_account[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_account[3]~output .bus_hold = "false";
defparam \out_account[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
cycloneiii_io_obuf \out_account[4]~output (
	.i(\account_queue_rtl_0|auto_generated|altsyncram2|ram_block5a4 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_account[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_account[4]~output .bus_hold = "false";
defparam \out_account[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y29_N16
cycloneiii_io_obuf \out_account[5]~output (
	.i(\account_queue_rtl_0|auto_generated|altsyncram2|ram_block5a5 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_account[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_account[5]~output .bus_hold = "false";
defparam \out_account[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y29_N30
cycloneiii_io_obuf \out_account[6]~output (
	.i(\account_queue_rtl_0|auto_generated|altsyncram2|ram_block5a6 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_account[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_account[6]~output .bus_hold = "false";
defparam \out_account[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y29_N23
cycloneiii_io_obuf \out_account[7]~output (
	.i(\account_queue_rtl_0|auto_generated|altsyncram2|ram_block5a7 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_account[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_account[7]~output .bus_hold = "false";
defparam \out_account[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N30
cycloneiii_io_obuf \out_result[0]~output (
	.i(\result_queue_rtl_0|auto_generated|altsyncram2|ram_block5a0~portbdataout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_result[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_result[0]~output .bus_hold = "false";
defparam \out_result[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y29_N9
cycloneiii_io_obuf \out_result[1]~output (
	.i(\result_queue_rtl_0|auto_generated|altsyncram2|ram_block5a1 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_result[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_result[1]~output .bus_hold = "false";
defparam \out_result[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y29_N30
cycloneiii_io_obuf \out_result[2]~output (
	.i(\result_queue_rtl_0|auto_generated|altsyncram2|ram_block5a2 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_result[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_result[2]~output .bus_hold = "false";
defparam \out_result[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y29_N30
cycloneiii_io_obuf \out_result[3]~output (
	.i(\result_queue_rtl_0|auto_generated|altsyncram2|ram_block5a3 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_result[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_result[3]~output .bus_hold = "false";
defparam \out_result[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N2
cycloneiii_io_obuf \out_result[4]~output (
	.i(\result_queue_rtl_0|auto_generated|altsyncram2|ram_block5a4 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_result[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_result[4]~output .bus_hold = "false";
defparam \out_result[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N23
cycloneiii_io_obuf \out_result[5]~output (
	.i(\result_queue_rtl_0|auto_generated|altsyncram2|ram_block5a5 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_result[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_result[5]~output .bus_hold = "false";
defparam \out_result[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y29_N2
cycloneiii_io_obuf \out_result[6]~output (
	.i(\result_queue_rtl_0|auto_generated|altsyncram2|ram_block5a6 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_result[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_result[6]~output .bus_hold = "false";
defparam \out_result[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y29_N2
cycloneiii_io_obuf \out_result[7]~output (
	.i(\result_queue_rtl_0|auto_generated|altsyncram2|ram_block5a7 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_result[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_result[7]~output .bus_hold = "false";
defparam \out_result[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y29_N16
cycloneiii_io_obuf \out_result[8]~output (
	.i(\result_queue_rtl_0|auto_generated|altsyncram2|ram_block5a8 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_result[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_result[8]~output .bus_hold = "false";
defparam \out_result[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y29_N23
cycloneiii_io_obuf \out_result[9]~output (
	.i(\result_queue_rtl_0|auto_generated|altsyncram2|ram_block5a9 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_result[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_result[9]~output .bus_hold = "false";
defparam \out_result[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y29_N23
cycloneiii_io_obuf \out_result[10]~output (
	.i(\result_queue_rtl_0|auto_generated|altsyncram2|ram_block5a10 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_result[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_result[10]~output .bus_hold = "false";
defparam \out_result[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y29_N16
cycloneiii_io_obuf \out_result[11]~output (
	.i(\result_queue_rtl_0|auto_generated|altsyncram2|ram_block5a11 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_result[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_result[11]~output .bus_hold = "false";
defparam \out_result[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y29_N16
cycloneiii_io_obuf \out_result[12]~output (
	.i(\result_queue_rtl_0|auto_generated|altsyncram2|ram_block5a12 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_result[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_result[12]~output .bus_hold = "false";
defparam \out_result[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y29_N16
cycloneiii_io_obuf \out_result[13]~output (
	.i(\result_queue_rtl_0|auto_generated|altsyncram2|ram_block5a13 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_result[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_result[13]~output .bus_hold = "false";
defparam \out_result[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y29_N9
cycloneiii_io_obuf \out_result[14]~output (
	.i(\result_queue_rtl_0|auto_generated|altsyncram2|ram_block5a14 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_result[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_result[14]~output .bus_hold = "false";
defparam \out_result[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y29_N2
cycloneiii_io_obuf \out_result[15]~output (
	.i(\result_queue_rtl_0|auto_generated|altsyncram2|ram_block5a15 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_result[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_result[15]~output .bus_hold = "false";
defparam \out_result[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N9
cycloneiii_io_obuf \out_result[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_result[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_result[16]~output .bus_hold = "false";
defparam \out_result[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y14_N8
cycloneiii_io_ibuf \clk1~input (
	.i(clk1),
	.ibar(gnd),
	.o(\clk1~input_o ));
// synopsys translate_off
defparam \clk1~input .bus_hold = "false";
defparam \clk1~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneiii_clkctrl \clk1~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk1~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk1~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk1~inputclkctrl .clock_type = "global clock";
defparam \clk1~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X0_Y14_N1
cycloneiii_io_ibuf \clk2~input (
	.i(clk2),
	.ibar(gnd),
	.o(\clk2~input_o ));
// synopsys translate_off
defparam \clk2~input .bus_hold = "false";
defparam \clk2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneiii_clkctrl \clk2~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk2~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk2~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk2~inputclkctrl .clock_type = "global clock";
defparam \clk2~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X9_Y29_N22
cycloneiii_io_ibuf \in_valid~input (
	.i(in_valid),
	.ibar(gnd),
	.o(\in_valid~input_o ));
// synopsys translate_off
defparam \in_valid~input .bus_hold = "false";
defparam \in_valid~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N20
cycloneiii_lcell_comb \fifo_inAccount|wptr_full_m0|Add0~4 (
// Equation(s):
// \fifo_inAccount|wptr_full_m0|Add0~4_combout  = \fifo_inAccount|wptr_full_m0|wbin [0] $ (((\in_valid~input_o  & !\fifo_inAccount|wptr_full_m0|wfull~q )))

	.dataa(gnd),
	.datab(\in_valid~input_o ),
	.datac(\fifo_inAccount|wptr_full_m0|wbin [0]),
	.datad(\fifo_inAccount|wptr_full_m0|wfull~q ),
	.cin(gnd),
	.combout(\fifo_inAccount|wptr_full_m0|Add0~4_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_inAccount|wptr_full_m0|Add0~4 .lut_mask = 16'hF03C;
defparam \fifo_inAccount|wptr_full_m0|Add0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y14_N15
cycloneiii_io_ibuf \rst_n~input (
	.i(rst_n),
	.ibar(gnd),
	.o(\rst_n~input_o ));
// synopsys translate_off
defparam \rst_n~input .bus_hold = "false";
defparam \rst_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneiii_clkctrl \rst_n~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\rst_n~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rst_n~inputclkctrl_outclk ));
// synopsys translate_off
defparam \rst_n~inputclkctrl .clock_type = "global clock";
defparam \rst_n~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X20_Y23_N21
dffeas \fifo_inAccount|wptr_full_m0|wbin[0] (
	.clk(\clk1~inputclkctrl_outclk ),
	.d(\fifo_inAccount|wptr_full_m0|Add0~4_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_inAccount|wptr_full_m0|wbin [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_inAccount|wptr_full_m0|wbin[0] .is_wysiwyg = "true";
defparam \fifo_inAccount|wptr_full_m0|wbin[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N22
cycloneiii_lcell_comb \fifo_inAccount|wptr_full_m0|Add0~3 (
// Equation(s):
// \fifo_inAccount|wptr_full_m0|Add0~3_combout  = \fifo_inAccount|wptr_full_m0|wbin [1] $ (((\in_valid~input_o  & (!\fifo_inAccount|wptr_full_m0|wfull~q  & \fifo_inAccount|wptr_full_m0|wbin [0]))))

	.dataa(\in_valid~input_o ),
	.datab(\fifo_inAccount|wptr_full_m0|wfull~q ),
	.datac(\fifo_inAccount|wptr_full_m0|wbin [1]),
	.datad(\fifo_inAccount|wptr_full_m0|wbin [0]),
	.cin(gnd),
	.combout(\fifo_inAccount|wptr_full_m0|Add0~3_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_inAccount|wptr_full_m0|Add0~3 .lut_mask = 16'hD2F0;
defparam \fifo_inAccount|wptr_full_m0|Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y23_N23
dffeas \fifo_inAccount|wptr_full_m0|wbin[1] (
	.clk(\clk1~inputclkctrl_outclk ),
	.d(\fifo_inAccount|wptr_full_m0|Add0~3_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_inAccount|wptr_full_m0|wbin [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_inAccount|wptr_full_m0|wbin[1] .is_wysiwyg = "true";
defparam \fifo_inAccount|wptr_full_m0|wbin[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N10
cycloneiii_lcell_comb \fifo_inAccount|wptr_full_m0|Add0~0 (
// Equation(s):
// \fifo_inAccount|wptr_full_m0|Add0~0_combout  = (\fifo_inAccount|wptr_full_m0|wbin [1] & (\in_valid~input_o  & (!\fifo_inAccount|wptr_full_m0|wfull~q  & \fifo_inAccount|wptr_full_m0|wbin [0])))

	.dataa(\fifo_inAccount|wptr_full_m0|wbin [1]),
	.datab(\in_valid~input_o ),
	.datac(\fifo_inAccount|wptr_full_m0|wfull~q ),
	.datad(\fifo_inAccount|wptr_full_m0|wbin [0]),
	.cin(gnd),
	.combout(\fifo_inAccount|wptr_full_m0|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_inAccount|wptr_full_m0|Add0~0 .lut_mask = 16'h0800;
defparam \fifo_inAccount|wptr_full_m0|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N28
cycloneiii_lcell_comb \fifo_inAccount|wptr_full_m0|Add0~5 (
// Equation(s):
// \fifo_inAccount|wptr_full_m0|Add0~5_combout  = \fifo_inAccount|wptr_full_m0|wbin [2] $ (\fifo_inAccount|wptr_full_m0|Add0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\fifo_inAccount|wptr_full_m0|wbin [2]),
	.datad(\fifo_inAccount|wptr_full_m0|Add0~0_combout ),
	.cin(gnd),
	.combout(\fifo_inAccount|wptr_full_m0|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_inAccount|wptr_full_m0|Add0~5 .lut_mask = 16'h0FF0;
defparam \fifo_inAccount|wptr_full_m0|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y23_N29
dffeas \fifo_inAccount|wptr_full_m0|wbin[2] (
	.clk(\clk1~inputclkctrl_outclk ),
	.d(\fifo_inAccount|wptr_full_m0|Add0~5_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_inAccount|wptr_full_m0|wbin [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_inAccount|wptr_full_m0|wbin[2] .is_wysiwyg = "true";
defparam \fifo_inAccount|wptr_full_m0|wbin[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N24
cycloneiii_lcell_comb \fifo_inAccount|wptr_full_m0|wgraynext[1] (
// Equation(s):
// \fifo_inAccount|wptr_full_m0|wgraynext [1] = \fifo_inAccount|wptr_full_m0|Add0~0_combout  $ (\fifo_inAccount|wptr_full_m0|wbin [2] $ (\fifo_inAccount|wptr_full_m0|Add0~3_combout ))

	.dataa(\fifo_inAccount|wptr_full_m0|Add0~0_combout ),
	.datab(\fifo_inAccount|wptr_full_m0|wbin [2]),
	.datac(gnd),
	.datad(\fifo_inAccount|wptr_full_m0|Add0~3_combout ),
	.cin(gnd),
	.combout(\fifo_inAccount|wptr_full_m0|wgraynext [1]),
	.cout());
// synopsys translate_off
defparam \fifo_inAccount|wptr_full_m0|wgraynext[1] .lut_mask = 16'h9966;
defparam \fifo_inAccount|wptr_full_m0|wgraynext[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N30
cycloneiii_lcell_comb \fifo_inAccount|wptr_full_m0|wptr[1]~feeder (
// Equation(s):
// \fifo_inAccount|wptr_full_m0|wptr[1]~feeder_combout  = \fifo_inAccount|wptr_full_m0|wgraynext [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fifo_inAccount|wptr_full_m0|wgraynext [1]),
	.cin(gnd),
	.combout(\fifo_inAccount|wptr_full_m0|wptr[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_inAccount|wptr_full_m0|wptr[1]~feeder .lut_mask = 16'hFF00;
defparam \fifo_inAccount|wptr_full_m0|wptr[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y23_N31
dffeas \fifo_inAccount|wptr_full_m0|wptr[1] (
	.clk(\clk1~inputclkctrl_outclk ),
	.d(\fifo_inAccount|wptr_full_m0|wptr[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_inAccount|wptr_full_m0|wptr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_inAccount|wptr_full_m0|wptr[1] .is_wysiwyg = "true";
defparam \fifo_inAccount|wptr_full_m0|wptr[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y23_N17
dffeas \fifo_inAccount|sync_w2r_m0|rq1_wptr[1] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fifo_inAccount|wptr_full_m0|wptr [1]),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_inAccount|sync_w2r_m0|rq1_wptr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_inAccount|sync_w2r_m0|rq1_wptr[1] .is_wysiwyg = "true";
defparam \fifo_inAccount|sync_w2r_m0|rq1_wptr[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y23_N29
dffeas \fifo_inAccount|sync_w2r_m0|rq2_wptr[1] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fifo_inAccount|sync_w2r_m0|rq1_wptr [1]),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_inAccount|sync_w2r_m0|rq2_wptr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_inAccount|sync_w2r_m0|rq2_wptr[1] .is_wysiwyg = "true";
defparam \fifo_inAccount|sync_w2r_m0|rq2_wptr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N14
cycloneiii_lcell_comb \fifo_inAccount|wptr_full_m0|wgraynext[0] (
// Equation(s):
// \fifo_inAccount|wptr_full_m0|wgraynext [0] = \fifo_inAccount|wptr_full_m0|wbin [1] $ (((\fifo_inAccount|wptr_full_m0|wbin [0]) # ((!\fifo_inAccount|wptr_full_m0|wfull~q  & \in_valid~input_o ))))

	.dataa(\fifo_inAccount|wptr_full_m0|wbin [0]),
	.datab(\fifo_inAccount|wptr_full_m0|wfull~q ),
	.datac(\in_valid~input_o ),
	.datad(\fifo_inAccount|wptr_full_m0|wbin [1]),
	.cin(gnd),
	.combout(\fifo_inAccount|wptr_full_m0|wgraynext [0]),
	.cout());
// synopsys translate_off
defparam \fifo_inAccount|wptr_full_m0|wgraynext[0] .lut_mask = 16'h45BA;
defparam \fifo_inAccount|wptr_full_m0|wgraynext[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y23_N15
dffeas \fifo_inAccount|wptr_full_m0|wptr[0] (
	.clk(\clk1~inputclkctrl_outclk ),
	.d(\fifo_inAccount|wptr_full_m0|wgraynext [0]),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_inAccount|wptr_full_m0|wptr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_inAccount|wptr_full_m0|wptr[0] .is_wysiwyg = "true";
defparam \fifo_inAccount|wptr_full_m0|wptr[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y23_N25
dffeas \fifo_inAccount|sync_w2r_m0|rq1_wptr[0] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fifo_inAccount|wptr_full_m0|wptr [0]),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_inAccount|sync_w2r_m0|rq1_wptr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_inAccount|sync_w2r_m0|rq1_wptr[0] .is_wysiwyg = "true";
defparam \fifo_inAccount|sync_w2r_m0|rq1_wptr[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y23_N9
dffeas \fifo_inAccount|sync_w2r_m0|rq2_wptr[0] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fifo_inAccount|sync_w2r_m0|rq1_wptr [0]),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_inAccount|sync_w2r_m0|rq2_wptr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_inAccount|sync_w2r_m0|rq2_wptr[0] .is_wysiwyg = "true";
defparam \fifo_inAccount|sync_w2r_m0|rq2_wptr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N6
cycloneiii_lcell_comb \fifo_inAccount|rptr_empty_m0|Add0~4 (
// Equation(s):
// \fifo_inAccount|rptr_empty_m0|Add0~4_combout  = \fifo_inAccount|rptr_empty_m0|rbin [0] $ (!\fifo_inAccount|rptr_empty_m0|rempty~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\fifo_inAccount|rptr_empty_m0|rbin [0]),
	.datad(\fifo_inAccount|rptr_empty_m0|rempty~q ),
	.cin(gnd),
	.combout(\fifo_inAccount|rptr_empty_m0|Add0~4_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_inAccount|rptr_empty_m0|Add0~4 .lut_mask = 16'hF00F;
defparam \fifo_inAccount|rptr_empty_m0|Add0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N22
cycloneiii_lcell_comb \fifo_inAccount|rptr_empty_m0|rbin[0]~0 (
// Equation(s):
// \fifo_inAccount|rptr_empty_m0|rbin[0]~0_combout  = !\fifo_inAccount|rptr_empty_m0|Add0~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fifo_inAccount|rptr_empty_m0|Add0~4_combout ),
	.cin(gnd),
	.combout(\fifo_inAccount|rptr_empty_m0|rbin[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_inAccount|rptr_empty_m0|rbin[0]~0 .lut_mask = 16'h00FF;
defparam \fifo_inAccount|rptr_empty_m0|rbin[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y23_N23
dffeas \fifo_inAccount|rptr_empty_m0|rbin[0] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\fifo_inAccount|rptr_empty_m0|rbin[0]~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_inAccount|rptr_empty_m0|rbin [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_inAccount|rptr_empty_m0|rbin[0] .is_wysiwyg = "true";
defparam \fifo_inAccount|rptr_empty_m0|rbin[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N4
cycloneiii_lcell_comb \fifo_inAccount|rptr_empty_m0|Add0~5 (
// Equation(s):
// \fifo_inAccount|rptr_empty_m0|Add0~5_combout  = \fifo_inAccount|rptr_empty_m0|rbin [1] $ (((\fifo_inAccount|rptr_empty_m0|rempty~q  & \fifo_inAccount|rptr_empty_m0|rbin [0])))

	.dataa(\fifo_inAccount|rptr_empty_m0|rempty~q ),
	.datab(gnd),
	.datac(\fifo_inAccount|rptr_empty_m0|rbin [0]),
	.datad(\fifo_inAccount|rptr_empty_m0|rbin [1]),
	.cin(gnd),
	.combout(\fifo_inAccount|rptr_empty_m0|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_inAccount|rptr_empty_m0|Add0~5 .lut_mask = 16'h5FA0;
defparam \fifo_inAccount|rptr_empty_m0|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y23_N25
dffeas \fifo_inAccount|rptr_empty_m0|rbin[1] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fifo_inAccount|rptr_empty_m0|Add0~5_combout ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_inAccount|rptr_empty_m0|rbin [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_inAccount|rptr_empty_m0|rbin[1] .is_wysiwyg = "true";
defparam \fifo_inAccount|rptr_empty_m0|rbin[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N12
cycloneiii_lcell_comb \fifo_inAccount|rptr_empty_m0|rgraynext[0] (
// Equation(s):
// \fifo_inAccount|rptr_empty_m0|rgraynext [0] = \fifo_inAccount|rptr_empty_m0|rbin [1] $ (((\fifo_inAccount|rptr_empty_m0|rbin [0]) # (\fifo_inAccount|rptr_empty_m0|rempty~q )))

	.dataa(\fifo_inAccount|rptr_empty_m0|rbin [0]),
	.datab(\fifo_inAccount|rptr_empty_m0|rbin [1]),
	.datac(gnd),
	.datad(\fifo_inAccount|rptr_empty_m0|rempty~q ),
	.cin(gnd),
	.combout(\fifo_inAccount|rptr_empty_m0|rgraynext [0]),
	.cout());
// synopsys translate_off
defparam \fifo_inAccount|rptr_empty_m0|rgraynext[0] .lut_mask = 16'h3366;
defparam \fifo_inAccount|rptr_empty_m0|rgraynext[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N8
cycloneiii_lcell_comb \fifo_inAccount|rptr_empty_m0|Equal0~2 (
// Equation(s):
// \fifo_inAccount|rptr_empty_m0|Equal0~2_combout  = (\fifo_inAccount|rptr_empty_m0|rgraynext [1] & (\fifo_inAccount|sync_w2r_m0|rq2_wptr [1] & (\fifo_inAccount|sync_w2r_m0|rq2_wptr [0] $ (!\fifo_inAccount|rptr_empty_m0|rgraynext [0])))) # 
// (!\fifo_inAccount|rptr_empty_m0|rgraynext [1] & (!\fifo_inAccount|sync_w2r_m0|rq2_wptr [1] & (\fifo_inAccount|sync_w2r_m0|rq2_wptr [0] $ (!\fifo_inAccount|rptr_empty_m0|rgraynext [0]))))

	.dataa(\fifo_inAccount|rptr_empty_m0|rgraynext [1]),
	.datab(\fifo_inAccount|sync_w2r_m0|rq2_wptr [1]),
	.datac(\fifo_inAccount|sync_w2r_m0|rq2_wptr [0]),
	.datad(\fifo_inAccount|rptr_empty_m0|rgraynext [0]),
	.cin(gnd),
	.combout(\fifo_inAccount|rptr_empty_m0|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_inAccount|rptr_empty_m0|Equal0~2 .lut_mask = 16'h9009;
defparam \fifo_inAccount|rptr_empty_m0|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N16
cycloneiii_lcell_comb \fifo_inAccount|wptr_full_m0|Add0~1 (
// Equation(s):
// \fifo_inAccount|wptr_full_m0|Add0~1_combout  = \fifo_inAccount|wptr_full_m0|wbin [3] $ (((\fifo_inAccount|wptr_full_m0|wbin [2] & \fifo_inAccount|wptr_full_m0|Add0~0_combout )))

	.dataa(\fifo_inAccount|wptr_full_m0|wbin [3]),
	.datab(\fifo_inAccount|wptr_full_m0|wbin [2]),
	.datac(gnd),
	.datad(\fifo_inAccount|wptr_full_m0|Add0~0_combout ),
	.cin(gnd),
	.combout(\fifo_inAccount|wptr_full_m0|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_inAccount|wptr_full_m0|Add0~1 .lut_mask = 16'h66AA;
defparam \fifo_inAccount|wptr_full_m0|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N4
cycloneiii_lcell_comb \fifo_inAccount|wptr_full_m0|wbin[3]~feeder (
// Equation(s):
// \fifo_inAccount|wptr_full_m0|wbin[3]~feeder_combout  = \fifo_inAccount|wptr_full_m0|Add0~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fifo_inAccount|wptr_full_m0|Add0~1_combout ),
	.cin(gnd),
	.combout(\fifo_inAccount|wptr_full_m0|wbin[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_inAccount|wptr_full_m0|wbin[3]~feeder .lut_mask = 16'hFF00;
defparam \fifo_inAccount|wptr_full_m0|wbin[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y23_N5
dffeas \fifo_inAccount|wptr_full_m0|wbin[3] (
	.clk(\clk1~inputclkctrl_outclk ),
	.d(\fifo_inAccount|wptr_full_m0|wbin[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_inAccount|wptr_full_m0|wbin [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_inAccount|wptr_full_m0|wbin[3] .is_wysiwyg = "true";
defparam \fifo_inAccount|wptr_full_m0|wbin[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N18
cycloneiii_lcell_comb \fifo_inAccount|wptr_full_m0|Add0~2 (
// Equation(s):
// \fifo_inAccount|wptr_full_m0|Add0~2_combout  = \fifo_inAccount|wptr_full_m0|wbin [4] $ (((\fifo_inAccount|wptr_full_m0|wbin [2] & (\fifo_inAccount|wptr_full_m0|wbin [3] & \fifo_inAccount|wptr_full_m0|Add0~0_combout ))))

	.dataa(\fifo_inAccount|wptr_full_m0|wbin [4]),
	.datab(\fifo_inAccount|wptr_full_m0|wbin [2]),
	.datac(\fifo_inAccount|wptr_full_m0|wbin [3]),
	.datad(\fifo_inAccount|wptr_full_m0|Add0~0_combout ),
	.cin(gnd),
	.combout(\fifo_inAccount|wptr_full_m0|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_inAccount|wptr_full_m0|Add0~2 .lut_mask = 16'h6AAA;
defparam \fifo_inAccount|wptr_full_m0|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N16
cycloneiii_lcell_comb \fifo_inAccount|wptr_full_m0|wbin[4]~feeder (
// Equation(s):
// \fifo_inAccount|wptr_full_m0|wbin[4]~feeder_combout  = \fifo_inAccount|wptr_full_m0|Add0~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fifo_inAccount|wptr_full_m0|Add0~2_combout ),
	.cin(gnd),
	.combout(\fifo_inAccount|wptr_full_m0|wbin[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_inAccount|wptr_full_m0|wbin[4]~feeder .lut_mask = 16'hFF00;
defparam \fifo_inAccount|wptr_full_m0|wbin[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y23_N17
dffeas \fifo_inAccount|wptr_full_m0|wbin[4] (
	.clk(\clk1~inputclkctrl_outclk ),
	.d(\fifo_inAccount|wptr_full_m0|wbin[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_inAccount|wptr_full_m0|wbin [4]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_inAccount|wptr_full_m0|wbin[4] .is_wysiwyg = "true";
defparam \fifo_inAccount|wptr_full_m0|wbin[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N28
cycloneiii_lcell_comb \fifo_inAccount|sync_w2r_m0|rq1_wptr[4]~feeder (
// Equation(s):
// \fifo_inAccount|sync_w2r_m0|rq1_wptr[4]~feeder_combout  = \fifo_inAccount|wptr_full_m0|wbin [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fifo_inAccount|wptr_full_m0|wbin [4]),
	.cin(gnd),
	.combout(\fifo_inAccount|sync_w2r_m0|rq1_wptr[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_inAccount|sync_w2r_m0|rq1_wptr[4]~feeder .lut_mask = 16'hFF00;
defparam \fifo_inAccount|sync_w2r_m0|rq1_wptr[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y23_N29
dffeas \fifo_inAccount|sync_w2r_m0|rq1_wptr[4] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\fifo_inAccount|sync_w2r_m0|rq1_wptr[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_inAccount|sync_w2r_m0|rq1_wptr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_inAccount|sync_w2r_m0|rq1_wptr[4] .is_wysiwyg = "true";
defparam \fifo_inAccount|sync_w2r_m0|rq1_wptr[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y23_N1
dffeas \fifo_inAccount|sync_w2r_m0|rq2_wptr[4] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fifo_inAccount|sync_w2r_m0|rq1_wptr [4]),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_inAccount|sync_w2r_m0|rq2_wptr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_inAccount|sync_w2r_m0|rq2_wptr[4] .is_wysiwyg = "true";
defparam \fifo_inAccount|sync_w2r_m0|rq2_wptr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N0
cycloneiii_lcell_comb \fifo_inAccount|rptr_empty_m0|Add0~0 (
// Equation(s):
// \fifo_inAccount|rptr_empty_m0|Add0~0_combout  = \fifo_inAccount|rptr_empty_m0|rbin [2] $ (((\fifo_inAccount|rptr_empty_m0|rempty~q  & (\fifo_inAccount|rptr_empty_m0|rbin [0] & \fifo_inAccount|rptr_empty_m0|rbin [1]))))

	.dataa(\fifo_inAccount|rptr_empty_m0|rempty~q ),
	.datab(\fifo_inAccount|rptr_empty_m0|rbin [2]),
	.datac(\fifo_inAccount|rptr_empty_m0|rbin [0]),
	.datad(\fifo_inAccount|rptr_empty_m0|rbin [1]),
	.cin(gnd),
	.combout(\fifo_inAccount|rptr_empty_m0|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_inAccount|rptr_empty_m0|Add0~0 .lut_mask = 16'h6CCC;
defparam \fifo_inAccount|rptr_empty_m0|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N2
cycloneiii_lcell_comb \fifo_inAccount|rptr_empty_m0|rbin[2]~feeder (
// Equation(s):
// \fifo_inAccount|rptr_empty_m0|rbin[2]~feeder_combout  = \fifo_inAccount|rptr_empty_m0|Add0~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fifo_inAccount|rptr_empty_m0|Add0~0_combout ),
	.cin(gnd),
	.combout(\fifo_inAccount|rptr_empty_m0|rbin[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_inAccount|rptr_empty_m0|rbin[2]~feeder .lut_mask = 16'hFF00;
defparam \fifo_inAccount|rptr_empty_m0|rbin[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y23_N3
dffeas \fifo_inAccount|rptr_empty_m0|rbin[2] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\fifo_inAccount|rptr_empty_m0|rbin[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_inAccount|rptr_empty_m0|rbin [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_inAccount|rptr_empty_m0|rbin[2] .is_wysiwyg = "true";
defparam \fifo_inAccount|rptr_empty_m0|rbin[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N14
cycloneiii_lcell_comb \fifo_inAccount|rptr_empty_m0|Add0~1 (
// Equation(s):
// \fifo_inAccount|rptr_empty_m0|Add0~1_combout  = (\fifo_inAccount|rptr_empty_m0|rempty~q  & (\fifo_inAccount|rptr_empty_m0|rbin [2] & (\fifo_inAccount|rptr_empty_m0|rbin [0] & \fifo_inAccount|rptr_empty_m0|rbin [1])))

	.dataa(\fifo_inAccount|rptr_empty_m0|rempty~q ),
	.datab(\fifo_inAccount|rptr_empty_m0|rbin [2]),
	.datac(\fifo_inAccount|rptr_empty_m0|rbin [0]),
	.datad(\fifo_inAccount|rptr_empty_m0|rbin [1]),
	.cin(gnd),
	.combout(\fifo_inAccount|rptr_empty_m0|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_inAccount|rptr_empty_m0|Add0~1 .lut_mask = 16'h8000;
defparam \fifo_inAccount|rptr_empty_m0|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y23_N19
dffeas \fifo_inAccount|rptr_empty_m0|rbin[4] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fifo_inAccount|rptr_empty_m0|Add0~3_combout ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_inAccount|rptr_empty_m0|rbin [4]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_inAccount|rptr_empty_m0|rbin[4] .is_wysiwyg = "true";
defparam \fifo_inAccount|rptr_empty_m0|rbin[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N20
cycloneiii_lcell_comb \fifo_inAccount|rptr_empty_m0|Add0~2 (
// Equation(s):
// \fifo_inAccount|rptr_empty_m0|Add0~2_combout  = \fifo_inAccount|rptr_empty_m0|Add0~1_combout  $ (\fifo_inAccount|rptr_empty_m0|rbin [3])

	.dataa(\fifo_inAccount|rptr_empty_m0|Add0~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\fifo_inAccount|rptr_empty_m0|rbin [3]),
	.cin(gnd),
	.combout(\fifo_inAccount|rptr_empty_m0|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_inAccount|rptr_empty_m0|Add0~2 .lut_mask = 16'h55AA;
defparam \fifo_inAccount|rptr_empty_m0|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N10
cycloneiii_lcell_comb \fifo_inAccount|rptr_empty_m0|rbin[3]~feeder (
// Equation(s):
// \fifo_inAccount|rptr_empty_m0|rbin[3]~feeder_combout  = \fifo_inAccount|rptr_empty_m0|Add0~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fifo_inAccount|rptr_empty_m0|Add0~2_combout ),
	.cin(gnd),
	.combout(\fifo_inAccount|rptr_empty_m0|rbin[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_inAccount|rptr_empty_m0|rbin[3]~feeder .lut_mask = 16'hFF00;
defparam \fifo_inAccount|rptr_empty_m0|rbin[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y23_N11
dffeas \fifo_inAccount|rptr_empty_m0|rbin[3] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\fifo_inAccount|rptr_empty_m0|rbin[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_inAccount|rptr_empty_m0|rbin [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_inAccount|rptr_empty_m0|rbin[3] .is_wysiwyg = "true";
defparam \fifo_inAccount|rptr_empty_m0|rbin[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N0
cycloneiii_lcell_comb \fifo_inAccount|rptr_empty_m0|Add0~3 (
// Equation(s):
// \fifo_inAccount|rptr_empty_m0|Add0~3_combout  = \fifo_inAccount|rptr_empty_m0|rbin [4] $ (((\fifo_inAccount|rptr_empty_m0|Add0~1_combout  & \fifo_inAccount|rptr_empty_m0|rbin [3])))

	.dataa(\fifo_inAccount|rptr_empty_m0|Add0~1_combout ),
	.datab(\fifo_inAccount|rptr_empty_m0|rbin [4]),
	.datac(gnd),
	.datad(\fifo_inAccount|rptr_empty_m0|rbin [3]),
	.cin(gnd),
	.combout(\fifo_inAccount|rptr_empty_m0|Add0~3_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_inAccount|rptr_empty_m0|Add0~3 .lut_mask = 16'h66CC;
defparam \fifo_inAccount|rptr_empty_m0|Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N24
cycloneiii_lcell_comb \fifo_inAccount|wptr_full_m0|wgraynext[3] (
// Equation(s):
// \fifo_inAccount|wptr_full_m0|wgraynext [3] = \fifo_inAccount|wptr_full_m0|wbin [4] $ (((\fifo_inAccount|wptr_full_m0|wbin [3]) # ((\fifo_inAccount|wptr_full_m0|wbin [2] & \fifo_inAccount|wptr_full_m0|Add0~0_combout ))))

	.dataa(\fifo_inAccount|wptr_full_m0|wbin [4]),
	.datab(\fifo_inAccount|wptr_full_m0|wbin [2]),
	.datac(\fifo_inAccount|wptr_full_m0|wbin [3]),
	.datad(\fifo_inAccount|wptr_full_m0|Add0~0_combout ),
	.cin(gnd),
	.combout(\fifo_inAccount|wptr_full_m0|wgraynext [3]),
	.cout());
// synopsys translate_off
defparam \fifo_inAccount|wptr_full_m0|wgraynext[3] .lut_mask = 16'h565A;
defparam \fifo_inAccount|wptr_full_m0|wgraynext[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y23_N25
dffeas \fifo_inAccount|wptr_full_m0|wptr[3] (
	.clk(\clk1~inputclkctrl_outclk ),
	.d(\fifo_inAccount|wptr_full_m0|wgraynext [3]),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_inAccount|wptr_full_m0|wptr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_inAccount|wptr_full_m0|wptr[3] .is_wysiwyg = "true";
defparam \fifo_inAccount|wptr_full_m0|wptr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N10
cycloneiii_lcell_comb \fifo_inAccount|sync_w2r_m0|rq1_wptr[3]~feeder (
// Equation(s):
// \fifo_inAccount|sync_w2r_m0|rq1_wptr[3]~feeder_combout  = \fifo_inAccount|wptr_full_m0|wptr [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fifo_inAccount|wptr_full_m0|wptr [3]),
	.cin(gnd),
	.combout(\fifo_inAccount|sync_w2r_m0|rq1_wptr[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_inAccount|sync_w2r_m0|rq1_wptr[3]~feeder .lut_mask = 16'hFF00;
defparam \fifo_inAccount|sync_w2r_m0|rq1_wptr[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y23_N11
dffeas \fifo_inAccount|sync_w2r_m0|rq1_wptr[3] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\fifo_inAccount|sync_w2r_m0|rq1_wptr[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_inAccount|sync_w2r_m0|rq1_wptr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_inAccount|sync_w2r_m0|rq1_wptr[3] .is_wysiwyg = "true";
defparam \fifo_inAccount|sync_w2r_m0|rq1_wptr[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y23_N5
dffeas \fifo_inAccount|sync_w2r_m0|rq2_wptr[3] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fifo_inAccount|sync_w2r_m0|rq1_wptr [3]),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_inAccount|sync_w2r_m0|rq2_wptr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_inAccount|sync_w2r_m0|rq2_wptr[3] .is_wysiwyg = "true";
defparam \fifo_inAccount|sync_w2r_m0|rq2_wptr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N4
cycloneiii_lcell_comb \fifo_inAccount|rptr_empty_m0|Equal0~0 (
// Equation(s):
// \fifo_inAccount|rptr_empty_m0|Equal0~0_combout  = \fifo_inAccount|rptr_empty_m0|rbin [4] $ (\fifo_inAccount|sync_w2r_m0|rq2_wptr [3] $ (((\fifo_inAccount|rptr_empty_m0|Add0~1_combout ) # (\fifo_inAccount|rptr_empty_m0|rbin [3]))))

	.dataa(\fifo_inAccount|rptr_empty_m0|Add0~1_combout ),
	.datab(\fifo_inAccount|rptr_empty_m0|rbin [4]),
	.datac(\fifo_inAccount|sync_w2r_m0|rq2_wptr [3]),
	.datad(\fifo_inAccount|rptr_empty_m0|rbin [3]),
	.cin(gnd),
	.combout(\fifo_inAccount|rptr_empty_m0|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_inAccount|rptr_empty_m0|Equal0~0 .lut_mask = 16'hC396;
defparam \fifo_inAccount|rptr_empty_m0|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N6
cycloneiii_lcell_comb \fifo_inAccount|wptr_full_m0|wgraynext[2] (
// Equation(s):
// \fifo_inAccount|wptr_full_m0|wgraynext [2] = \fifo_inAccount|wptr_full_m0|wbin [3] $ (((\fifo_inAccount|wptr_full_m0|wbin [2]) # (\fifo_inAccount|wptr_full_m0|Add0~0_combout )))

	.dataa(gnd),
	.datab(\fifo_inAccount|wptr_full_m0|wbin [2]),
	.datac(\fifo_inAccount|wptr_full_m0|wbin [3]),
	.datad(\fifo_inAccount|wptr_full_m0|Add0~0_combout ),
	.cin(gnd),
	.combout(\fifo_inAccount|wptr_full_m0|wgraynext [2]),
	.cout());
// synopsys translate_off
defparam \fifo_inAccount|wptr_full_m0|wgraynext[2] .lut_mask = 16'h0F3C;
defparam \fifo_inAccount|wptr_full_m0|wgraynext[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y23_N7
dffeas \fifo_inAccount|wptr_full_m0|wptr[2] (
	.clk(\clk1~inputclkctrl_outclk ),
	.d(\fifo_inAccount|wptr_full_m0|wgraynext [2]),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_inAccount|wptr_full_m0|wptr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_inAccount|wptr_full_m0|wptr[2] .is_wysiwyg = "true";
defparam \fifo_inAccount|wptr_full_m0|wptr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N20
cycloneiii_lcell_comb \fifo_inAccount|sync_w2r_m0|rq1_wptr[2]~feeder (
// Equation(s):
// \fifo_inAccount|sync_w2r_m0|rq1_wptr[2]~feeder_combout  = \fifo_inAccount|wptr_full_m0|wptr [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fifo_inAccount|wptr_full_m0|wptr [2]),
	.cin(gnd),
	.combout(\fifo_inAccount|sync_w2r_m0|rq1_wptr[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_inAccount|sync_w2r_m0|rq1_wptr[2]~feeder .lut_mask = 16'hFF00;
defparam \fifo_inAccount|sync_w2r_m0|rq1_wptr[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y23_N21
dffeas \fifo_inAccount|sync_w2r_m0|rq1_wptr[2] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\fifo_inAccount|sync_w2r_m0|rq1_wptr[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_inAccount|sync_w2r_m0|rq1_wptr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_inAccount|sync_w2r_m0|rq1_wptr[2] .is_wysiwyg = "true";
defparam \fifo_inAccount|sync_w2r_m0|rq1_wptr[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y23_N13
dffeas \fifo_inAccount|sync_w2r_m0|rq2_wptr[2] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fifo_inAccount|sync_w2r_m0|rq1_wptr [2]),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_inAccount|sync_w2r_m0|rq2_wptr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_inAccount|sync_w2r_m0|rq2_wptr[2] .is_wysiwyg = "true";
defparam \fifo_inAccount|sync_w2r_m0|rq2_wptr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N12
cycloneiii_lcell_comb \fifo_inAccount|rptr_empty_m0|Equal0~1 (
// Equation(s):
// \fifo_inAccount|rptr_empty_m0|Equal0~1_combout  = (!\fifo_inAccount|rptr_empty_m0|Equal0~0_combout  & (\fifo_inAccount|rptr_empty_m0|Add0~0_combout  $ (\fifo_inAccount|sync_w2r_m0|rq2_wptr [2] $ (!\fifo_inAccount|rptr_empty_m0|Add0~2_combout ))))

	.dataa(\fifo_inAccount|rptr_empty_m0|Add0~0_combout ),
	.datab(\fifo_inAccount|rptr_empty_m0|Equal0~0_combout ),
	.datac(\fifo_inAccount|sync_w2r_m0|rq2_wptr [2]),
	.datad(\fifo_inAccount|rptr_empty_m0|Add0~2_combout ),
	.cin(gnd),
	.combout(\fifo_inAccount|rptr_empty_m0|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_inAccount|rptr_empty_m0|Equal0~1 .lut_mask = 16'h1221;
defparam \fifo_inAccount|rptr_empty_m0|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N14
cycloneiii_lcell_comb \fifo_inAccount|rptr_empty_m0|Equal0~3 (
// Equation(s):
// \fifo_inAccount|rptr_empty_m0|Equal0~3_combout  = ((\fifo_inAccount|sync_w2r_m0|rq2_wptr [4] $ (\fifo_inAccount|rptr_empty_m0|Add0~3_combout )) # (!\fifo_inAccount|rptr_empty_m0|Equal0~1_combout )) # (!\fifo_inAccount|rptr_empty_m0|Equal0~2_combout )

	.dataa(\fifo_inAccount|rptr_empty_m0|Equal0~2_combout ),
	.datab(\fifo_inAccount|sync_w2r_m0|rq2_wptr [4]),
	.datac(\fifo_inAccount|rptr_empty_m0|Add0~3_combout ),
	.datad(\fifo_inAccount|rptr_empty_m0|Equal0~1_combout ),
	.cin(gnd),
	.combout(\fifo_inAccount|rptr_empty_m0|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_inAccount|rptr_empty_m0|Equal0~3 .lut_mask = 16'h7DFF;
defparam \fifo_inAccount|rptr_empty_m0|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y23_N15
dffeas \fifo_inAccount|rptr_empty_m0|rempty (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\fifo_inAccount|rptr_empty_m0|Equal0~3_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_inAccount|rptr_empty_m0|rempty~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_inAccount|rptr_empty_m0|rempty .is_wysiwyg = "true";
defparam \fifo_inAccount|rptr_empty_m0|rempty .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N26
cycloneiii_lcell_comb \fifo_inAccount|rptr_empty_m0|rgraynext[1] (
// Equation(s):
// \fifo_inAccount|rptr_empty_m0|rgraynext [1] = \fifo_inAccount|rptr_empty_m0|rbin [2] $ (((\fifo_inAccount|rptr_empty_m0|rbin [1]) # ((\fifo_inAccount|rptr_empty_m0|rempty~q  & \fifo_inAccount|rptr_empty_m0|rbin [0]))))

	.dataa(\fifo_inAccount|rptr_empty_m0|rempty~q ),
	.datab(\fifo_inAccount|rptr_empty_m0|rbin [2]),
	.datac(\fifo_inAccount|rptr_empty_m0|rbin [0]),
	.datad(\fifo_inAccount|rptr_empty_m0|rbin [1]),
	.cin(gnd),
	.combout(\fifo_inAccount|rptr_empty_m0|rgraynext [1]),
	.cout());
// synopsys translate_off
defparam \fifo_inAccount|rptr_empty_m0|rgraynext[1] .lut_mask = 16'h336C;
defparam \fifo_inAccount|rptr_empty_m0|rgraynext[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y23_N17
dffeas \fifo_inAccount|rptr_empty_m0|rptr[1] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fifo_inAccount|rptr_empty_m0|rgraynext [1]),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_inAccount|rptr_empty_m0|rptr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_inAccount|rptr_empty_m0|rptr[1] .is_wysiwyg = "true";
defparam \fifo_inAccount|rptr_empty_m0|rptr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N20
cycloneiii_lcell_comb \fifo_inAccount|sync_r2w_m0|wq1_rptr[1]~feeder (
// Equation(s):
// \fifo_inAccount|sync_r2w_m0|wq1_rptr[1]~feeder_combout  = \fifo_inAccount|rptr_empty_m0|rptr [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fifo_inAccount|rptr_empty_m0|rptr [1]),
	.cin(gnd),
	.combout(\fifo_inAccount|sync_r2w_m0|wq1_rptr[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_inAccount|sync_r2w_m0|wq1_rptr[1]~feeder .lut_mask = 16'hFF00;
defparam \fifo_inAccount|sync_r2w_m0|wq1_rptr[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y23_N21
dffeas \fifo_inAccount|sync_r2w_m0|wq1_rptr[1] (
	.clk(\clk1~inputclkctrl_outclk ),
	.d(\fifo_inAccount|sync_r2w_m0|wq1_rptr[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_inAccount|sync_r2w_m0|wq1_rptr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_inAccount|sync_r2w_m0|wq1_rptr[1] .is_wysiwyg = "true";
defparam \fifo_inAccount|sync_r2w_m0|wq1_rptr[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y23_N13
dffeas \fifo_inAccount|sync_r2w_m0|wq2_rptr[1] (
	.clk(\clk1~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fifo_inAccount|sync_r2w_m0|wq1_rptr [1]),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_inAccount|sync_r2w_m0|wq2_rptr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_inAccount|sync_r2w_m0|wq2_rptr[1] .is_wysiwyg = "true";
defparam \fifo_inAccount|sync_r2w_m0|wq2_rptr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N6
cycloneiii_lcell_comb \fifo_inAccount|rptr_empty_m0|rgraynext[2] (
// Equation(s):
// \fifo_inAccount|rptr_empty_m0|rgraynext [2] = \fifo_inAccount|rptr_empty_m0|Add0~1_combout  $ (\fifo_inAccount|rptr_empty_m0|Add0~0_combout  $ (\fifo_inAccount|rptr_empty_m0|rbin [3]))

	.dataa(\fifo_inAccount|rptr_empty_m0|Add0~1_combout ),
	.datab(gnd),
	.datac(\fifo_inAccount|rptr_empty_m0|Add0~0_combout ),
	.datad(\fifo_inAccount|rptr_empty_m0|rbin [3]),
	.cin(gnd),
	.combout(\fifo_inAccount|rptr_empty_m0|rgraynext [2]),
	.cout());
// synopsys translate_off
defparam \fifo_inAccount|rptr_empty_m0|rgraynext[2] .lut_mask = 16'hA55A;
defparam \fifo_inAccount|rptr_empty_m0|rgraynext[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y23_N7
dffeas \fifo_inAccount|rptr_empty_m0|rptr[2] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\fifo_inAccount|rptr_empty_m0|rgraynext [2]),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_inAccount|rptr_empty_m0|rptr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_inAccount|rptr_empty_m0|rptr[2] .is_wysiwyg = "true";
defparam \fifo_inAccount|rptr_empty_m0|rptr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N16
cycloneiii_lcell_comb \fifo_inAccount|sync_r2w_m0|wq1_rptr[2]~feeder (
// Equation(s):
// \fifo_inAccount|sync_r2w_m0|wq1_rptr[2]~feeder_combout  = \fifo_inAccount|rptr_empty_m0|rptr [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fifo_inAccount|rptr_empty_m0|rptr [2]),
	.cin(gnd),
	.combout(\fifo_inAccount|sync_r2w_m0|wq1_rptr[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_inAccount|sync_r2w_m0|wq1_rptr[2]~feeder .lut_mask = 16'hFF00;
defparam \fifo_inAccount|sync_r2w_m0|wq1_rptr[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y23_N17
dffeas \fifo_inAccount|sync_r2w_m0|wq1_rptr[2] (
	.clk(\clk1~inputclkctrl_outclk ),
	.d(\fifo_inAccount|sync_r2w_m0|wq1_rptr[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_inAccount|sync_r2w_m0|wq1_rptr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_inAccount|sync_r2w_m0|wq1_rptr[2] .is_wysiwyg = "true";
defparam \fifo_inAccount|sync_r2w_m0|wq1_rptr[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y23_N13
dffeas \fifo_inAccount|sync_r2w_m0|wq2_rptr[2] (
	.clk(\clk1~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fifo_inAccount|sync_r2w_m0|wq1_rptr [2]),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_inAccount|sync_r2w_m0|wq2_rptr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_inAccount|sync_r2w_m0|wq2_rptr[2] .is_wysiwyg = "true";
defparam \fifo_inAccount|sync_r2w_m0|wq2_rptr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N12
cycloneiii_lcell_comb \fifo_inAccount|wptr_full_m0|Equal0~1 (
// Equation(s):
// \fifo_inAccount|wptr_full_m0|Equal0~1_combout  = \fifo_inAccount|wptr_full_m0|wbin [3] $ (\fifo_inAccount|sync_r2w_m0|wq2_rptr [2] $ (((\fifo_inAccount|wptr_full_m0|wbin [2]) # (\fifo_inAccount|wptr_full_m0|Add0~0_combout ))))

	.dataa(\fifo_inAccount|wptr_full_m0|wbin [3]),
	.datab(\fifo_inAccount|wptr_full_m0|wbin [2]),
	.datac(\fifo_inAccount|sync_r2w_m0|wq2_rptr [2]),
	.datad(\fifo_inAccount|wptr_full_m0|Add0~0_combout ),
	.cin(gnd),
	.combout(\fifo_inAccount|wptr_full_m0|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_inAccount|wptr_full_m0|Equal0~1 .lut_mask = 16'hA596;
defparam \fifo_inAccount|wptr_full_m0|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N18
cycloneiii_lcell_comb \fifo_inAccount|rptr_empty_m0|rptr[0]~feeder (
// Equation(s):
// \fifo_inAccount|rptr_empty_m0|rptr[0]~feeder_combout  = \fifo_inAccount|rptr_empty_m0|rgraynext [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fifo_inAccount|rptr_empty_m0|rgraynext [0]),
	.cin(gnd),
	.combout(\fifo_inAccount|rptr_empty_m0|rptr[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_inAccount|rptr_empty_m0|rptr[0]~feeder .lut_mask = 16'hFF00;
defparam \fifo_inAccount|rptr_empty_m0|rptr[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y23_N19
dffeas \fifo_inAccount|rptr_empty_m0|rptr[0] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\fifo_inAccount|rptr_empty_m0|rptr[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_inAccount|rptr_empty_m0|rptr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_inAccount|rptr_empty_m0|rptr[0] .is_wysiwyg = "true";
defparam \fifo_inAccount|rptr_empty_m0|rptr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N10
cycloneiii_lcell_comb \fifo_inAccount|sync_r2w_m0|wq1_rptr[0]~feeder (
// Equation(s):
// \fifo_inAccount|sync_r2w_m0|wq1_rptr[0]~feeder_combout  = \fifo_inAccount|rptr_empty_m0|rptr [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fifo_inAccount|rptr_empty_m0|rptr [0]),
	.cin(gnd),
	.combout(\fifo_inAccount|sync_r2w_m0|wq1_rptr[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_inAccount|sync_r2w_m0|wq1_rptr[0]~feeder .lut_mask = 16'hFF00;
defparam \fifo_inAccount|sync_r2w_m0|wq1_rptr[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y23_N11
dffeas \fifo_inAccount|sync_r2w_m0|wq1_rptr[0] (
	.clk(\clk1~inputclkctrl_outclk ),
	.d(\fifo_inAccount|sync_r2w_m0|wq1_rptr[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_inAccount|sync_r2w_m0|wq1_rptr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_inAccount|sync_r2w_m0|wq1_rptr[0] .is_wysiwyg = "true";
defparam \fifo_inAccount|sync_r2w_m0|wq1_rptr[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y23_N9
dffeas \fifo_inAccount|sync_r2w_m0|wq2_rptr[0] (
	.clk(\clk1~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fifo_inAccount|sync_r2w_m0|wq1_rptr [0]),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_inAccount|sync_r2w_m0|wq2_rptr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_inAccount|sync_r2w_m0|wq2_rptr[0] .is_wysiwyg = "true";
defparam \fifo_inAccount|sync_r2w_m0|wq2_rptr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N8
cycloneiii_lcell_comb \fifo_inAccount|wptr_full_m0|Equal0~2 (
// Equation(s):
// \fifo_inAccount|wptr_full_m0|Equal0~2_combout  = (!\fifo_inAccount|wptr_full_m0|Equal0~1_combout  & (\fifo_inAccount|wptr_full_m0|Add0~4_combout  $ (\fifo_inAccount|sync_r2w_m0|wq2_rptr [0] $ (!\fifo_inAccount|wptr_full_m0|Add0~3_combout ))))

	.dataa(\fifo_inAccount|wptr_full_m0|Equal0~1_combout ),
	.datab(\fifo_inAccount|wptr_full_m0|Add0~4_combout ),
	.datac(\fifo_inAccount|sync_r2w_m0|wq2_rptr [0]),
	.datad(\fifo_inAccount|wptr_full_m0|Add0~3_combout ),
	.cin(gnd),
	.combout(\fifo_inAccount|wptr_full_m0|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_inAccount|wptr_full_m0|Equal0~2 .lut_mask = 16'h1441;
defparam \fifo_inAccount|wptr_full_m0|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N22
cycloneiii_lcell_comb \fifo_inAccount|rptr_empty_m0|rgraynext[3] (
// Equation(s):
// \fifo_inAccount|rptr_empty_m0|rgraynext [3] = \fifo_inAccount|rptr_empty_m0|rbin [4] $ (((\fifo_inAccount|rptr_empty_m0|Add0~1_combout ) # (\fifo_inAccount|rptr_empty_m0|rbin [3])))

	.dataa(\fifo_inAccount|rptr_empty_m0|Add0~1_combout ),
	.datab(\fifo_inAccount|rptr_empty_m0|rbin [4]),
	.datac(gnd),
	.datad(\fifo_inAccount|rptr_empty_m0|rbin [3]),
	.cin(gnd),
	.combout(\fifo_inAccount|rptr_empty_m0|rgraynext [3]),
	.cout());
// synopsys translate_off
defparam \fifo_inAccount|rptr_empty_m0|rgraynext[3] .lut_mask = 16'h3366;
defparam \fifo_inAccount|rptr_empty_m0|rgraynext[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y23_N23
dffeas \fifo_inAccount|rptr_empty_m0|rptr[3] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\fifo_inAccount|rptr_empty_m0|rgraynext [3]),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_inAccount|rptr_empty_m0|rptr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_inAccount|rptr_empty_m0|rptr[3] .is_wysiwyg = "true";
defparam \fifo_inAccount|rptr_empty_m0|rptr[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y23_N21
dffeas \fifo_inAccount|sync_r2w_m0|wq1_rptr[3] (
	.clk(\clk1~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fifo_inAccount|rptr_empty_m0|rptr [3]),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_inAccount|sync_r2w_m0|wq1_rptr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_inAccount|sync_r2w_m0|wq1_rptr[3] .is_wysiwyg = "true";
defparam \fifo_inAccount|sync_r2w_m0|wq1_rptr[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y23_N1
dffeas \fifo_inAccount|sync_r2w_m0|wq2_rptr[3] (
	.clk(\clk1~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fifo_inAccount|sync_r2w_m0|wq1_rptr [3]),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_inAccount|sync_r2w_m0|wq2_rptr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_inAccount|sync_r2w_m0|wq2_rptr[3] .is_wysiwyg = "true";
defparam \fifo_inAccount|sync_r2w_m0|wq2_rptr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N26
cycloneiii_lcell_comb \fifo_inAccount|sync_r2w_m0|wq1_rptr[4]~feeder (
// Equation(s):
// \fifo_inAccount|sync_r2w_m0|wq1_rptr[4]~feeder_combout  = \fifo_inAccount|rptr_empty_m0|rbin [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fifo_inAccount|rptr_empty_m0|rbin [4]),
	.cin(gnd),
	.combout(\fifo_inAccount|sync_r2w_m0|wq1_rptr[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_inAccount|sync_r2w_m0|wq1_rptr[4]~feeder .lut_mask = 16'hFF00;
defparam \fifo_inAccount|sync_r2w_m0|wq1_rptr[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y23_N27
dffeas \fifo_inAccount|sync_r2w_m0|wq1_rptr[4] (
	.clk(\clk1~inputclkctrl_outclk ),
	.d(\fifo_inAccount|sync_r2w_m0|wq1_rptr[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_inAccount|sync_r2w_m0|wq1_rptr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_inAccount|sync_r2w_m0|wq1_rptr[4] .is_wysiwyg = "true";
defparam \fifo_inAccount|sync_r2w_m0|wq1_rptr[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y23_N19
dffeas \fifo_inAccount|sync_r2w_m0|wq2_rptr[4] (
	.clk(\clk1~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fifo_inAccount|sync_r2w_m0|wq1_rptr [4]),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_inAccount|sync_r2w_m0|wq2_rptr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_inAccount|sync_r2w_m0|wq2_rptr[4] .is_wysiwyg = "true";
defparam \fifo_inAccount|sync_r2w_m0|wq2_rptr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N18
cycloneiii_lcell_comb \fifo_inAccount|wptr_full_m0|Equal0~0 (
// Equation(s):
// \fifo_inAccount|wptr_full_m0|Equal0~0_combout  = (\fifo_inAccount|sync_r2w_m0|wq2_rptr [4] & (!\fifo_inAccount|wptr_full_m0|Add0~2_combout  & (\fifo_inAccount|sync_r2w_m0|wq2_rptr [3] $ (\fifo_inAccount|wptr_full_m0|Add0~1_combout )))) # 
// (!\fifo_inAccount|sync_r2w_m0|wq2_rptr [4] & (\fifo_inAccount|wptr_full_m0|Add0~2_combout  & (\fifo_inAccount|sync_r2w_m0|wq2_rptr [3] $ (!\fifo_inAccount|wptr_full_m0|Add0~1_combout ))))

	.dataa(\fifo_inAccount|sync_r2w_m0|wq2_rptr [3]),
	.datab(\fifo_inAccount|wptr_full_m0|Add0~1_combout ),
	.datac(\fifo_inAccount|sync_r2w_m0|wq2_rptr [4]),
	.datad(\fifo_inAccount|wptr_full_m0|Add0~2_combout ),
	.cin(gnd),
	.combout(\fifo_inAccount|wptr_full_m0|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_inAccount|wptr_full_m0|Equal0~0 .lut_mask = 16'h0960;
defparam \fifo_inAccount|wptr_full_m0|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N26
cycloneiii_lcell_comb \fifo_inAccount|wptr_full_m0|Equal0~3 (
// Equation(s):
// \fifo_inAccount|wptr_full_m0|Equal0~3_combout  = (\fifo_inAccount|wptr_full_m0|Equal0~2_combout  & (\fifo_inAccount|wptr_full_m0|Equal0~0_combout  & (\fifo_inAccount|sync_r2w_m0|wq2_rptr [1] $ (!\fifo_inAccount|wptr_full_m0|wgraynext [1]))))

	.dataa(\fifo_inAccount|sync_r2w_m0|wq2_rptr [1]),
	.datab(\fifo_inAccount|wptr_full_m0|wgraynext [1]),
	.datac(\fifo_inAccount|wptr_full_m0|Equal0~2_combout ),
	.datad(\fifo_inAccount|wptr_full_m0|Equal0~0_combout ),
	.cin(gnd),
	.combout(\fifo_inAccount|wptr_full_m0|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_inAccount|wptr_full_m0|Equal0~3 .lut_mask = 16'h9000;
defparam \fifo_inAccount|wptr_full_m0|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y23_N27
dffeas \fifo_inAccount|wptr_full_m0|wfull (
	.clk(\clk1~inputclkctrl_outclk ),
	.d(\fifo_inAccount|wptr_full_m0|Equal0~3_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_inAccount|wptr_full_m0|wfull~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_inAccount|wptr_full_m0|wfull .is_wysiwyg = "true";
defparam \fifo_inAccount|wptr_full_m0|wfull .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N28
cycloneiii_lcell_comb \ready~0 (
// Equation(s):
// \ready~0_combout  = !\fifo_inAccount|wptr_full_m0|wfull~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fifo_inAccount|wptr_full_m0|wfull~q ),
	.cin(gnd),
	.combout(\ready~0_combout ),
	.cout());
// synopsys translate_off
defparam \ready~0 .lut_mask = 16'h00FF;
defparam \ready~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y23_N29
dffeas \ready~reg0 (
	.clk(\clk1~inputclkctrl_outclk ),
	.d(\ready~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ready~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ready~reg0 .is_wysiwyg = "true";
defparam \ready~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N2
cycloneiii_lcell_comb \queue_counter[0]~1 (
// Equation(s):
// \queue_counter[0]~1_combout  = (queue_counter[0] & ((\fifo_inAccount|rptr_empty_m0|rempty~q ) # ((queue_counter[2] & !queue_counter[1])))) # (!queue_counter[0] & (((!\fifo_inAccount|rptr_empty_m0|rempty~q ))))

	.dataa(queue_counter[2]),
	.datab(queue_counter[1]),
	.datac(queue_counter[0]),
	.datad(\fifo_inAccount|rptr_empty_m0|rempty~q ),
	.cin(gnd),
	.combout(\queue_counter[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \queue_counter[0]~1 .lut_mask = 16'hF02F;
defparam \queue_counter[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y23_N3
dffeas \queue_counter[0] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\queue_counter[0]~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(queue_counter[0]),
	.prn(vcc));
// synopsys translate_off
defparam \queue_counter[0] .is_wysiwyg = "true";
defparam \queue_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N8
cycloneiii_lcell_comb \queue_counter[1]~2 (
// Equation(s):
// \queue_counter[1]~2_combout  = (\fifo_inAccount|rptr_empty_m0|rempty~q  & (((queue_counter[1])))) # (!\fifo_inAccount|rptr_empty_m0|rempty~q  & ((queue_counter[1] & ((!queue_counter[0]))) # (!queue_counter[1] & (!queue_counter[2] & queue_counter[0]))))

	.dataa(queue_counter[2]),
	.datab(\fifo_inAccount|rptr_empty_m0|rempty~q ),
	.datac(queue_counter[1]),
	.datad(queue_counter[0]),
	.cin(gnd),
	.combout(\queue_counter[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \queue_counter[1]~2 .lut_mask = 16'hC1F0;
defparam \queue_counter[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y23_N9
dffeas \queue_counter[1] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\queue_counter[1]~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(queue_counter[1]),
	.prn(vcc));
// synopsys translate_off
defparam \queue_counter[1] .is_wysiwyg = "true";
defparam \queue_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N30
cycloneiii_lcell_comb \queue_counter[2]~0 (
// Equation(s):
// \queue_counter[2]~0_combout  = queue_counter[2] $ (((queue_counter[1] & (!\fifo_inAccount|rptr_empty_m0|rempty~q  & queue_counter[0]))))

	.dataa(queue_counter[1]),
	.datab(\fifo_inAccount|rptr_empty_m0|rempty~q ),
	.datac(queue_counter[2]),
	.datad(queue_counter[0]),
	.cin(gnd),
	.combout(\queue_counter[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \queue_counter[2]~0 .lut_mask = 16'hD2F0;
defparam \queue_counter[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y23_N31
dffeas \queue_counter[2] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\queue_counter[2]~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(queue_counter[2]),
	.prn(vcc));
// synopsys translate_off
defparam \queue_counter[2] .is_wysiwyg = "true";
defparam \queue_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N24
cycloneiii_lcell_comb \always2~0 (
// Equation(s):
// \always2~0_combout  = (queue_counter[2] & (!queue_counter[1] & (\fifo_inAccount|rptr_empty_m0|rempty~q  & queue_counter[0])))

	.dataa(queue_counter[2]),
	.datab(queue_counter[1]),
	.datac(\fifo_inAccount|rptr_empty_m0|rempty~q ),
	.datad(queue_counter[0]),
	.cin(gnd),
	.combout(\always2~0_combout ),
	.cout());
// synopsys translate_off
defparam \always2~0 .lut_mask = 16'h2000;
defparam \always2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y23_N25
dffeas \out_valid~reg0 (
	.clk(\clk1~inputclkctrl_outclk ),
	.d(\always2~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_valid~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_valid~reg0 .is_wysiwyg = "true";
defparam \out_valid~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N16
cycloneiii_lcell_comb \account_queue_rtl_0|auto_generated|cntr3|counter_comb_bita0 (
// Equation(s):
// \account_queue_rtl_0|auto_generated|cntr3|counter_comb_bita0~combout  = !\account_queue_rtl_0|auto_generated|cntr3|counter_reg_bit [0]
// \account_queue_rtl_0|auto_generated|cntr3|counter_comb_bita0~COUT  = CARRY(!\account_queue_rtl_0|auto_generated|cntr3|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\account_queue_rtl_0|auto_generated|cntr3|counter_reg_bit [0]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\account_queue_rtl_0|auto_generated|cntr3|counter_comb_bita0~combout ),
	.cout(\account_queue_rtl_0|auto_generated|cntr3|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \account_queue_rtl_0|auto_generated|cntr3|counter_comb_bita0 .lut_mask = 16'h3333;
defparam \account_queue_rtl_0|auto_generated|cntr3|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y23_N17
dffeas \account_queue_rtl_0|auto_generated|cntr3|counter_reg_bit[0] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\account_queue_rtl_0|auto_generated|cntr3|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\account_queue_rtl_0|auto_generated|cntr3|counter_comb_bita2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\account_queue_rtl_0|auto_generated|cntr3|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \account_queue_rtl_0|auto_generated|cntr3|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \account_queue_rtl_0|auto_generated|cntr3|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N18
cycloneiii_lcell_comb \account_queue_rtl_0|auto_generated|cntr3|counter_comb_bita1 (
// Equation(s):
// \account_queue_rtl_0|auto_generated|cntr3|counter_comb_bita1~combout  = (\account_queue_rtl_0|auto_generated|cntr3|counter_reg_bit [1] & ((GND) # (!\account_queue_rtl_0|auto_generated|cntr3|counter_comb_bita0~COUT ))) # 
// (!\account_queue_rtl_0|auto_generated|cntr3|counter_reg_bit [1] & (\account_queue_rtl_0|auto_generated|cntr3|counter_comb_bita0~COUT  $ (GND)))
// \account_queue_rtl_0|auto_generated|cntr3|counter_comb_bita1~COUT  = CARRY((\account_queue_rtl_0|auto_generated|cntr3|counter_reg_bit [1]) # (!\account_queue_rtl_0|auto_generated|cntr3|counter_comb_bita0~COUT ))

	.dataa(gnd),
	.datab(\account_queue_rtl_0|auto_generated|cntr3|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\account_queue_rtl_0|auto_generated|cntr3|counter_comb_bita0~COUT ),
	.combout(\account_queue_rtl_0|auto_generated|cntr3|counter_comb_bita1~combout ),
	.cout(\account_queue_rtl_0|auto_generated|cntr3|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \account_queue_rtl_0|auto_generated|cntr3|counter_comb_bita1 .lut_mask = 16'h3CCF;
defparam \account_queue_rtl_0|auto_generated|cntr3|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y23_N19
dffeas \account_queue_rtl_0|auto_generated|cntr3|counter_reg_bit[1] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\account_queue_rtl_0|auto_generated|cntr3|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\account_queue_rtl_0|auto_generated|cntr3|counter_comb_bita2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\account_queue_rtl_0|auto_generated|cntr3|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \account_queue_rtl_0|auto_generated|cntr3|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \account_queue_rtl_0|auto_generated|cntr3|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N20
cycloneiii_lcell_comb \account_queue_rtl_0|auto_generated|cntr3|counter_comb_bita2 (
// Equation(s):
// \account_queue_rtl_0|auto_generated|cntr3|counter_comb_bita2~combout  = (\account_queue_rtl_0|auto_generated|cntr3|counter_reg_bit [2] & (\account_queue_rtl_0|auto_generated|cntr3|counter_comb_bita1~COUT  $ (GND))) # 
// (!\account_queue_rtl_0|auto_generated|cntr3|counter_reg_bit [2] & (!\account_queue_rtl_0|auto_generated|cntr3|counter_comb_bita1~COUT  & VCC))
// \account_queue_rtl_0|auto_generated|cntr3|counter_comb_bita2~COUT  = CARRY((\account_queue_rtl_0|auto_generated|cntr3|counter_reg_bit [2] & !\account_queue_rtl_0|auto_generated|cntr3|counter_comb_bita1~COUT ))

	.dataa(gnd),
	.datab(\account_queue_rtl_0|auto_generated|cntr3|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\account_queue_rtl_0|auto_generated|cntr3|counter_comb_bita1~COUT ),
	.combout(\account_queue_rtl_0|auto_generated|cntr3|counter_comb_bita2~combout ),
	.cout(\account_queue_rtl_0|auto_generated|cntr3|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \account_queue_rtl_0|auto_generated|cntr3|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \account_queue_rtl_0|auto_generated|cntr3|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y23_N21
dffeas \account_queue_rtl_0|auto_generated|cntr3|counter_reg_bit[2] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\account_queue_rtl_0|auto_generated|cntr3|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\account_queue_rtl_0|auto_generated|cntr3|counter_comb_bita2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\account_queue_rtl_0|auto_generated|cntr3|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \account_queue_rtl_0|auto_generated|cntr3|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \account_queue_rtl_0|auto_generated|cntr3|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N22
cycloneiii_lcell_comb \account_queue_rtl_0|auto_generated|cntr3|counter_comb_bita2~0 (
// Equation(s):
// \account_queue_rtl_0|auto_generated|cntr3|counter_comb_bita2~0_combout  = \account_queue_rtl_0|auto_generated|cntr3|counter_comb_bita2~COUT 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\account_queue_rtl_0|auto_generated|cntr3|counter_comb_bita2~COUT ),
	.combout(\account_queue_rtl_0|auto_generated|cntr3|counter_comb_bita2~0_combout ),
	.cout());
// synopsys translate_off
defparam \account_queue_rtl_0|auto_generated|cntr3|counter_comb_bita2~0 .lut_mask = 16'hF0F0;
defparam \account_queue_rtl_0|auto_generated|cntr3|counter_comb_bita2~0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N28
cycloneiii_lcell_comb \account_queue_rtl_0|auto_generated|dffe4~feeder (
// Equation(s):
// \account_queue_rtl_0|auto_generated|dffe4~feeder_combout  = \account_queue_rtl_0|auto_generated|cntr3|counter_comb_bita2~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\account_queue_rtl_0|auto_generated|cntr3|counter_comb_bita2~0_combout ),
	.cin(gnd),
	.combout(\account_queue_rtl_0|auto_generated|dffe4~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \account_queue_rtl_0|auto_generated|dffe4~feeder .lut_mask = 16'hFF00;
defparam \account_queue_rtl_0|auto_generated|dffe4~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y23_N29
dffeas \account_queue_rtl_0|auto_generated|dffe4 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\account_queue_rtl_0|auto_generated|dffe4~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\account_queue_rtl_0|auto_generated|dffe4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \account_queue_rtl_0|auto_generated|dffe4 .is_wysiwyg = "true";
defparam \account_queue_rtl_0|auto_generated|dffe4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y23_N10
cycloneiii_lcell_comb \fifo_inAccount|fifomem_m0|mem~0feeder (
// Equation(s):
// \fifo_inAccount|fifomem_m0|mem~0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fifo_inAccount|fifomem_m0|mem~0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_inAccount|fifomem_m0|mem~0feeder .lut_mask = 16'hFFFF;
defparam \fifo_inAccount|fifomem_m0|mem~0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y23_N11
dffeas \fifo_inAccount|fifomem_m0|mem~0 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\fifo_inAccount|fifomem_m0|mem~0feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_inAccount|fifomem_m0|mem~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_inAccount|fifomem_m0|mem~0 .is_wysiwyg = "true";
defparam \fifo_inAccount|fifomem_m0|mem~0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y29_N22
cycloneiii_io_ibuf \in_account[0]~input (
	.i(in_account[0]),
	.ibar(gnd),
	.o(\in_account[0]~input_o ));
// synopsys translate_off
defparam \in_account[0]~input .bus_hold = "false";
defparam \in_account[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N2
cycloneiii_lcell_comb \fifo_inAccount|fifomem_m0|mem~17 (
// Equation(s):
// \fifo_inAccount|fifomem_m0|mem~17_combout  = (\in_valid~input_o  & (!\fifo_inAccount|wptr_full_m0|wbin [3] & (!\fifo_inAccount|wptr_full_m0|wfull~q  & !\fifo_inAccount|wptr_full_m0|wbin [2])))

	.dataa(\in_valid~input_o ),
	.datab(\fifo_inAccount|wptr_full_m0|wbin [3]),
	.datac(\fifo_inAccount|wptr_full_m0|wfull~q ),
	.datad(\fifo_inAccount|wptr_full_m0|wbin [2]),
	.cin(gnd),
	.combout(\fifo_inAccount|fifomem_m0|mem~17_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_inAccount|fifomem_m0|mem~17 .lut_mask = 16'h0002;
defparam \fifo_inAccount|fifomem_m0|mem~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N0
cycloneiii_lcell_comb \fifo_inAccount|fifomem_m0|mem~18 (
// Equation(s):
// \fifo_inAccount|fifomem_m0|mem~18_combout  = (!\fifo_inAccount|wptr_full_m0|wbin [1] & (!\fifo_inAccount|wptr_full_m0|wbin [0] & \fifo_inAccount|fifomem_m0|mem~17_combout ))

	.dataa(\fifo_inAccount|wptr_full_m0|wbin [1]),
	.datab(\fifo_inAccount|wptr_full_m0|wbin [0]),
	.datac(gnd),
	.datad(\fifo_inAccount|fifomem_m0|mem~17_combout ),
	.cin(gnd),
	.combout(\fifo_inAccount|fifomem_m0|mem~18_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_inAccount|fifomem_m0|mem~18 .lut_mask = 16'h1100;
defparam \fifo_inAccount|fifomem_m0|mem~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y23_N25
dffeas \fifo_inAccount|fifomem_m0|mem~1 (
	.clk(\clk1~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\in_account[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_inAccount|fifomem_m0|mem~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_inAccount|fifomem_m0|mem~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_inAccount|fifomem_m0|mem~1 .is_wysiwyg = "true";
defparam \fifo_inAccount|fifomem_m0|mem~1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N6
cycloneiii_lcell_comb \fifo_inAccount|fifomem_m0|always0~0 (
// Equation(s):
// \fifo_inAccount|fifomem_m0|always0~0_combout  = (!\fifo_inAccount|wptr_full_m0|wfull~q  & \in_valid~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\fifo_inAccount|wptr_full_m0|wfull~q ),
	.datad(\in_valid~input_o ),
	.cin(gnd),
	.combout(\fifo_inAccount|fifomem_m0|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_inAccount|fifomem_m0|always0~0 .lut_mask = 16'h0F00;
defparam \fifo_inAccount|fifomem_m0|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N28
cycloneiii_lcell_comb \fifo_inAccount|rptr_empty_m0|Add0~4_wirecell (
// Equation(s):
// \fifo_inAccount|rptr_empty_m0|Add0~4_wirecell_combout  = !\fifo_inAccount|rptr_empty_m0|Add0~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fifo_inAccount|rptr_empty_m0|Add0~4_combout ),
	.cin(gnd),
	.combout(\fifo_inAccount|rptr_empty_m0|Add0~4_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_inAccount|rptr_empty_m0|Add0~4_wirecell .lut_mask = 16'h00FF;
defparam \fifo_inAccount|rptr_empty_m0|Add0~4_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X14_Y29_N15
cycloneiii_io_ibuf \in_account[1]~input (
	.i(in_account[1]),
	.ibar(gnd),
	.o(\in_account[1]~input_o ));
// synopsys translate_off
defparam \in_account[1]~input .bus_hold = "false";
defparam \in_account[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y29_N8
cycloneiii_io_ibuf \in_account[2]~input (
	.i(in_account[2]),
	.ibar(gnd),
	.o(\in_account[2]~input_o ));
// synopsys translate_off
defparam \in_account[2]~input .bus_hold = "false";
defparam \in_account[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y29_N8
cycloneiii_io_ibuf \in_account[3]~input (
	.i(in_account[3]),
	.ibar(gnd),
	.o(\in_account[3]~input_o ));
// synopsys translate_off
defparam \in_account[3]~input .bus_hold = "false";
defparam \in_account[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y29_N8
cycloneiii_io_ibuf \in_account[4]~input (
	.i(in_account[4]),
	.ibar(gnd),
	.o(\in_account[4]~input_o ));
// synopsys translate_off
defparam \in_account[4]~input .bus_hold = "false";
defparam \in_account[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y29_N22
cycloneiii_io_ibuf \in_account[5]~input (
	.i(in_account[5]),
	.ibar(gnd),
	.o(\in_account[5]~input_o ));
// synopsys translate_off
defparam \in_account[5]~input .bus_hold = "false";
defparam \in_account[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y29_N1
cycloneiii_io_ibuf \in_account[6]~input (
	.i(in_account[6]),
	.ibar(gnd),
	.o(\in_account[6]~input_o ));
// synopsys translate_off
defparam \in_account[6]~input .bus_hold = "false";
defparam \in_account[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y29_N29
cycloneiii_io_ibuf \in_account[7]~input (
	.i(in_account[7]),
	.ibar(gnd),
	.o(\in_account[7]~input_o ));
// synopsys translate_off
defparam \in_account[7]~input .bus_hold = "false";
defparam \in_account[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y23_N1
cycloneiii_io_ibuf \in_A[0]~input (
	.i(in_A[0]),
	.ibar(gnd),
	.o(\in_A[0]~input_o ));
// synopsys translate_off
defparam \in_A[0]~input .bus_hold = "false";
defparam \in_A[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y29_N8
cycloneiii_io_ibuf \in_A[1]~input (
	.i(in_A[1]),
	.ibar(gnd),
	.o(\in_A[1]~input_o ));
// synopsys translate_off
defparam \in_A[1]~input .bus_hold = "false";
defparam \in_A[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X21_Y29_N22
cycloneiii_io_ibuf \in_A[2]~input (
	.i(in_A[2]),
	.ibar(gnd),
	.o(\in_A[2]~input_o ));
// synopsys translate_off
defparam \in_A[2]~input .bus_hold = "false";
defparam \in_A[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N15
cycloneiii_io_ibuf \in_A[3]~input (
	.i(in_A[3]),
	.ibar(gnd),
	.o(\in_A[3]~input_o ));
// synopsys translate_off
defparam \in_A[3]~input .bus_hold = "false";
defparam \in_A[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y23_N22
cycloneiii_io_ibuf \in_A[4]~input (
	.i(in_A[4]),
	.ibar(gnd),
	.o(\in_A[4]~input_o ));
// synopsys translate_off
defparam \in_A[4]~input .bus_hold = "false";
defparam \in_A[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X19_Y29_N29
cycloneiii_io_ibuf \in_A[5]~input (
	.i(in_A[5]),
	.ibar(gnd),
	.o(\in_A[5]~input_o ));
// synopsys translate_off
defparam \in_A[5]~input .bus_hold = "false";
defparam \in_A[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y29_N8
cycloneiii_io_ibuf \in_A[6]~input (
	.i(in_A[6]),
	.ibar(gnd),
	.o(\in_A[6]~input_o ));
// synopsys translate_off
defparam \in_A[6]~input .bus_hold = "false";
defparam \in_A[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y29_N15
cycloneiii_io_ibuf \in_A[7]~input (
	.i(in_A[7]),
	.ibar(gnd),
	.o(\in_A[7]~input_o ));
// synopsys translate_off
defparam \in_A[7]~input .bus_hold = "false";
defparam \in_A[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X21_Y29_N29
cycloneiii_io_ibuf \in_T[0]~input (
	.i(in_T[0]),
	.ibar(gnd),
	.o(\in_T[0]~input_o ));
// synopsys translate_off
defparam \in_T[0]~input .bus_hold = "false";
defparam \in_T[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y29_N1
cycloneiii_io_ibuf \in_T[1]~input (
	.i(in_T[1]),
	.ibar(gnd),
	.o(\in_T[1]~input_o ));
// synopsys translate_off
defparam \in_T[1]~input .bus_hold = "false";
defparam \in_T[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y29_N22
cycloneiii_io_ibuf \in_T[2]~input (
	.i(in_T[2]),
	.ibar(gnd),
	.o(\in_T[2]~input_o ));
// synopsys translate_off
defparam \in_T[2]~input .bus_hold = "false";
defparam \in_T[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X21_Y29_N8
cycloneiii_io_ibuf \in_T[3]~input (
	.i(in_T[3]),
	.ibar(gnd),
	.o(\in_T[3]~input_o ));
// synopsys translate_off
defparam \in_T[3]~input .bus_hold = "false";
defparam \in_T[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y29_N29
cycloneiii_io_ibuf \in_T[4]~input (
	.i(in_T[4]),
	.ibar(gnd),
	.o(\in_T[4]~input_o ));
// synopsys translate_off
defparam \in_T[4]~input .bus_hold = "false";
defparam \in_T[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y29_N29
cycloneiii_io_ibuf \in_T[5]~input (
	.i(in_T[5]),
	.ibar(gnd),
	.o(\in_T[5]~input_o ));
// synopsys translate_off
defparam \in_T[5]~input .bus_hold = "false";
defparam \in_T[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y23_N8
cycloneiii_io_ibuf \in_T[6]~input (
	.i(in_T[6]),
	.ibar(gnd),
	.o(\in_T[6]~input_o ));
// synopsys translate_off
defparam \in_T[6]~input .bus_hold = "false";
defparam \in_T[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X21_Y29_N1
cycloneiii_io_ibuf \in_T[7]~input (
	.i(in_T[7]),
	.ibar(gnd),
	.o(\in_T[7]~input_o ));
// synopsys translate_off
defparam \in_T[7]~input .bus_hold = "false";
defparam \in_T[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X25_Y23_N0
cycloneiii_ram_block \fifo_inAccount|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\fifo_inAccount|fifomem_m0|always0~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputclkctrl_outclk ),
	.clk1(\clk2~inputclkctrl_outclk ),
	.ena0(\fifo_inAccount|fifomem_m0|always0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\in_T[7]~input_o ,\in_T[6]~input_o ,\in_T[5]~input_o ,\in_T[4]~input_o ,\in_T[3]~input_o ,\in_T[2]~input_o ,\in_T[1]~input_o ,\in_T[0]~input_o ,\in_A[7]~input_o ,\in_A[6]~input_o ,\in_A[5]~input_o ,\in_A[4]~input_o ,
\in_A[3]~input_o ,\in_A[2]~input_o ,\in_A[1]~input_o ,\in_A[0]~input_o ,\in_account[7]~input_o ,\in_account[6]~input_o ,\in_account[5]~input_o ,\in_account[4]~input_o ,\in_account[3]~input_o ,\in_account[2]~input_o ,\in_account[1]~input_o ,\in_account[0]~input_o }),
	.portaaddr({\fifo_inAccount|wptr_full_m0|wbin [3],\fifo_inAccount|wptr_full_m0|wbin [2],\fifo_inAccount|wptr_full_m0|wbin [1],\fifo_inAccount|wptr_full_m0|wbin [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\fifo_inAccount|rptr_empty_m0|Add0~2_combout ,\fifo_inAccount|rptr_empty_m0|Add0~0_combout ,\fifo_inAccount|rptr_empty_m0|Add0~5_combout ,\fifo_inAccount|rptr_empty_m0|Add0~4_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_inAccount|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fifo_inAccount|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \fifo_inAccount|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \fifo_inAccount|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \fifo_inAccount|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "AFIFO:fifo_inAccount|fifomem:fifomem_m0|altsyncram:mem_rtl_0|altsyncram_jrc1:auto_generated|ALTSYNCRAM";
defparam \fifo_inAccount|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \fifo_inAccount|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \fifo_inAccount|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \fifo_inAccount|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 4;
defparam \fifo_inAccount|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \fifo_inAccount|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \fifo_inAccount|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \fifo_inAccount|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \fifo_inAccount|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \fifo_inAccount|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \fifo_inAccount|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 15;
defparam \fifo_inAccount|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16;
defparam \fifo_inAccount|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \fifo_inAccount|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fifo_inAccount|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \fifo_inAccount|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \fifo_inAccount|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 4;
defparam \fifo_inAccount|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \fifo_inAccount|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \fifo_inAccount|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \fifo_inAccount|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \fifo_inAccount|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \fifo_inAccount|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 15;
defparam \fifo_inAccount|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 16;
defparam \fifo_inAccount|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \fifo_inAccount|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fifo_inAccount|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \fifo_inAccount|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X15_Y23_N24
cycloneiii_lcell_comb \fifo_inAccount|fifomem_m0|mem~9 (
// Equation(s):
// \fifo_inAccount|fifomem_m0|mem~9_combout  = (\fifo_inAccount|fifomem_m0|mem~0_q  & ((\fifo_inAccount|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # (!\fifo_inAccount|fifomem_m0|mem~0_q  & (\fifo_inAccount|fifomem_m0|mem~1_q ))

	.dataa(\fifo_inAccount|fifomem_m0|mem~0_q ),
	.datab(gnd),
	.datac(\fifo_inAccount|fifomem_m0|mem~1_q ),
	.datad(\fifo_inAccount|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\fifo_inAccount|fifomem_m0|mem~9_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_inAccount|fifomem_m0|mem~9 .lut_mask = 16'hFA50;
defparam \fifo_inAccount|fifomem_m0|mem~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N10
cycloneiii_lcell_comb \account_queue_rtl_0|auto_generated|cntr1|counter_comb_bita0 (
// Equation(s):
// \account_queue_rtl_0|auto_generated|cntr1|counter_comb_bita0~combout  = \account_queue_rtl_0|auto_generated|cntr1|counter_reg_bit [0] $ (VCC)
// \account_queue_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT  = CARRY(\account_queue_rtl_0|auto_generated|cntr1|counter_reg_bit [0])

	.dataa(\account_queue_rtl_0|auto_generated|cntr1|counter_reg_bit [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\account_queue_rtl_0|auto_generated|cntr1|counter_comb_bita0~combout ),
	.cout(\account_queue_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \account_queue_rtl_0|auto_generated|cntr1|counter_comb_bita0 .lut_mask = 16'h55AA;
defparam \account_queue_rtl_0|auto_generated|cntr1|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y23_N11
dffeas \account_queue_rtl_0|auto_generated|cntr1|counter_reg_bit[0] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\account_queue_rtl_0|auto_generated|cntr1|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\account_queue_rtl_0|auto_generated|cntr1|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \account_queue_rtl_0|auto_generated|cntr1|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \account_queue_rtl_0|auto_generated|cntr1|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N12
cycloneiii_lcell_comb \account_queue_rtl_0|auto_generated|cntr1|counter_comb_bita1 (
// Equation(s):
// \account_queue_rtl_0|auto_generated|cntr1|counter_comb_bita1~combout  = \account_queue_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT  $ (\account_queue_rtl_0|auto_generated|cntr1|counter_reg_bit [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\account_queue_rtl_0|auto_generated|cntr1|counter_reg_bit [1]),
	.cin(\account_queue_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT ),
	.combout(\account_queue_rtl_0|auto_generated|cntr1|counter_comb_bita1~combout ),
	.cout());
// synopsys translate_off
defparam \account_queue_rtl_0|auto_generated|cntr1|counter_comb_bita1 .lut_mask = 16'h0FF0;
defparam \account_queue_rtl_0|auto_generated|cntr1|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y23_N13
dffeas \account_queue_rtl_0|auto_generated|cntr1|counter_reg_bit[1] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\account_queue_rtl_0|auto_generated|cntr1|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\account_queue_rtl_0|auto_generated|cntr1|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \account_queue_rtl_0|auto_generated|cntr1|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \account_queue_rtl_0|auto_generated|cntr1|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y23_N13
dffeas \fifo_inAccount|fifomem_m0|mem~2 (
	.clk(\clk1~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\in_account[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_inAccount|fifomem_m0|mem~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_inAccount|fifomem_m0|mem~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_inAccount|fifomem_m0|mem~2 .is_wysiwyg = "true";
defparam \fifo_inAccount|fifomem_m0|mem~2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y23_N12
cycloneiii_lcell_comb \fifo_inAccount|fifomem_m0|mem~10 (
// Equation(s):
// \fifo_inAccount|fifomem_m0|mem~10_combout  = (\fifo_inAccount|fifomem_m0|mem~0_q  & (\fifo_inAccount|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a1 )) # (!\fifo_inAccount|fifomem_m0|mem~0_q  & ((\fifo_inAccount|fifomem_m0|mem~2_q )))

	.dataa(\fifo_inAccount|fifomem_m0|mem~0_q ),
	.datab(\fifo_inAccount|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a1 ),
	.datac(\fifo_inAccount|fifomem_m0|mem~2_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fifo_inAccount|fifomem_m0|mem~10_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_inAccount|fifomem_m0|mem~10 .lut_mask = 16'hD8D8;
defparam \fifo_inAccount|fifomem_m0|mem~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y23_N3
dffeas \fifo_inAccount|fifomem_m0|mem~3 (
	.clk(\clk1~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\in_account[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_inAccount|fifomem_m0|mem~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_inAccount|fifomem_m0|mem~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_inAccount|fifomem_m0|mem~3 .is_wysiwyg = "true";
defparam \fifo_inAccount|fifomem_m0|mem~3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y23_N2
cycloneiii_lcell_comb \fifo_inAccount|fifomem_m0|mem~11 (
// Equation(s):
// \fifo_inAccount|fifomem_m0|mem~11_combout  = (\fifo_inAccount|fifomem_m0|mem~0_q  & ((\fifo_inAccount|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a2 ))) # (!\fifo_inAccount|fifomem_m0|mem~0_q  & (\fifo_inAccount|fifomem_m0|mem~3_q ))

	.dataa(\fifo_inAccount|fifomem_m0|mem~0_q ),
	.datab(gnd),
	.datac(\fifo_inAccount|fifomem_m0|mem~3_q ),
	.datad(\fifo_inAccount|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\fifo_inAccount|fifomem_m0|mem~11_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_inAccount|fifomem_m0|mem~11 .lut_mask = 16'hFA50;
defparam \fifo_inAccount|fifomem_m0|mem~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y23_N9
dffeas \fifo_inAccount|fifomem_m0|mem~4 (
	.clk(\clk1~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\in_account[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_inAccount|fifomem_m0|mem~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_inAccount|fifomem_m0|mem~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_inAccount|fifomem_m0|mem~4 .is_wysiwyg = "true";
defparam \fifo_inAccount|fifomem_m0|mem~4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y23_N8
cycloneiii_lcell_comb \fifo_inAccount|fifomem_m0|mem~12 (
// Equation(s):
// \fifo_inAccount|fifomem_m0|mem~12_combout  = (\fifo_inAccount|fifomem_m0|mem~0_q  & ((\fifo_inAccount|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a3 ))) # (!\fifo_inAccount|fifomem_m0|mem~0_q  & (\fifo_inAccount|fifomem_m0|mem~4_q ))

	.dataa(\fifo_inAccount|fifomem_m0|mem~0_q ),
	.datab(gnd),
	.datac(\fifo_inAccount|fifomem_m0|mem~4_q ),
	.datad(\fifo_inAccount|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\fifo_inAccount|fifomem_m0|mem~12_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_inAccount|fifomem_m0|mem~12 .lut_mask = 16'hFA50;
defparam \fifo_inAccount|fifomem_m0|mem~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y23_N23
dffeas \fifo_inAccount|fifomem_m0|mem~5 (
	.clk(\clk1~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\in_account[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_inAccount|fifomem_m0|mem~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_inAccount|fifomem_m0|mem~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_inAccount|fifomem_m0|mem~5 .is_wysiwyg = "true";
defparam \fifo_inAccount|fifomem_m0|mem~5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y23_N22
cycloneiii_lcell_comb \fifo_inAccount|fifomem_m0|mem~13 (
// Equation(s):
// \fifo_inAccount|fifomem_m0|mem~13_combout  = (\fifo_inAccount|fifomem_m0|mem~0_q  & ((\fifo_inAccount|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a4 ))) # (!\fifo_inAccount|fifomem_m0|mem~0_q  & (\fifo_inAccount|fifomem_m0|mem~5_q ))

	.dataa(\fifo_inAccount|fifomem_m0|mem~0_q ),
	.datab(gnd),
	.datac(\fifo_inAccount|fifomem_m0|mem~5_q ),
	.datad(\fifo_inAccount|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\fifo_inAccount|fifomem_m0|mem~13_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_inAccount|fifomem_m0|mem~13 .lut_mask = 16'hFA50;
defparam \fifo_inAccount|fifomem_m0|mem~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y23_N21
dffeas \fifo_inAccount|fifomem_m0|mem~6 (
	.clk(\clk1~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\in_account[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_inAccount|fifomem_m0|mem~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_inAccount|fifomem_m0|mem~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_inAccount|fifomem_m0|mem~6 .is_wysiwyg = "true";
defparam \fifo_inAccount|fifomem_m0|mem~6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y23_N20
cycloneiii_lcell_comb \fifo_inAccount|fifomem_m0|mem~14 (
// Equation(s):
// \fifo_inAccount|fifomem_m0|mem~14_combout  = (\fifo_inAccount|fifomem_m0|mem~0_q  & ((\fifo_inAccount|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a5 ))) # (!\fifo_inAccount|fifomem_m0|mem~0_q  & (\fifo_inAccount|fifomem_m0|mem~6_q ))

	.dataa(\fifo_inAccount|fifomem_m0|mem~0_q ),
	.datab(gnd),
	.datac(\fifo_inAccount|fifomem_m0|mem~6_q ),
	.datad(\fifo_inAccount|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\fifo_inAccount|fifomem_m0|mem~14_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_inAccount|fifomem_m0|mem~14 .lut_mask = 16'hFA50;
defparam \fifo_inAccount|fifomem_m0|mem~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y23_N15
dffeas \fifo_inAccount|fifomem_m0|mem~7 (
	.clk(\clk1~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\in_account[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_inAccount|fifomem_m0|mem~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_inAccount|fifomem_m0|mem~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_inAccount|fifomem_m0|mem~7 .is_wysiwyg = "true";
defparam \fifo_inAccount|fifomem_m0|mem~7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y23_N14
cycloneiii_lcell_comb \fifo_inAccount|fifomem_m0|mem~15 (
// Equation(s):
// \fifo_inAccount|fifomem_m0|mem~15_combout  = (\fifo_inAccount|fifomem_m0|mem~0_q  & ((\fifo_inAccount|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a6 ))) # (!\fifo_inAccount|fifomem_m0|mem~0_q  & (\fifo_inAccount|fifomem_m0|mem~7_q ))

	.dataa(\fifo_inAccount|fifomem_m0|mem~0_q ),
	.datab(gnd),
	.datac(\fifo_inAccount|fifomem_m0|mem~7_q ),
	.datad(\fifo_inAccount|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\fifo_inAccount|fifomem_m0|mem~15_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_inAccount|fifomem_m0|mem~15 .lut_mask = 16'hFA50;
defparam \fifo_inAccount|fifomem_m0|mem~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y23_N5
dffeas \fifo_inAccount|fifomem_m0|mem~8 (
	.clk(\clk1~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\in_account[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_inAccount|fifomem_m0|mem~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_inAccount|fifomem_m0|mem~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_inAccount|fifomem_m0|mem~8 .is_wysiwyg = "true";
defparam \fifo_inAccount|fifomem_m0|mem~8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y23_N4
cycloneiii_lcell_comb \fifo_inAccount|fifomem_m0|mem~16 (
// Equation(s):
// \fifo_inAccount|fifomem_m0|mem~16_combout  = (\fifo_inAccount|fifomem_m0|mem~0_q  & ((\fifo_inAccount|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a7 ))) # (!\fifo_inAccount|fifomem_m0|mem~0_q  & (\fifo_inAccount|fifomem_m0|mem~8_q ))

	.dataa(\fifo_inAccount|fifomem_m0|mem~0_q ),
	.datab(gnd),
	.datac(\fifo_inAccount|fifomem_m0|mem~8_q ),
	.datad(\fifo_inAccount|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\fifo_inAccount|fifomem_m0|mem~16_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_inAccount|fifomem_m0|mem~16 .lut_mask = 16'hFA50;
defparam \fifo_inAccount|fifomem_m0|mem~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X13_Y23_N0
cycloneiii_ram_block \account_queue_rtl_0|auto_generated|altsyncram2|ram_block5a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk2~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\account_queue_rtl_0|auto_generated|dffe4~q ),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\fifo_inAccount|fifomem_m0|mem~16_combout ,\fifo_inAccount|fifomem_m0|mem~15_combout ,\fifo_inAccount|fifomem_m0|mem~14_combout ,\fifo_inAccount|fifomem_m0|mem~13_combout ,
\fifo_inAccount|fifomem_m0|mem~12_combout ,\fifo_inAccount|fifomem_m0|mem~11_combout ,\fifo_inAccount|fifomem_m0|mem~10_combout ,\fifo_inAccount|fifomem_m0|mem~9_combout }),
	.portaaddr({\account_queue_rtl_0|auto_generated|cntr1|counter_reg_bit [1],\account_queue_rtl_0|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\account_queue_rtl_0|auto_generated|cntr1|counter_reg_bit [1],\account_queue_rtl_0|auto_generated|cntr1|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\account_queue_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \account_queue_rtl_0|auto_generated|altsyncram2|ram_block5a0 .data_interleave_offset_in_bits = 1;
defparam \account_queue_rtl_0|auto_generated|altsyncram2|ram_block5a0 .data_interleave_width_in_bits = 1;
defparam \account_queue_rtl_0|auto_generated|altsyncram2|ram_block5a0 .logical_ram_name = "altshift_taps:account_queue_rtl_0|shift_taps_phm:auto_generated|altsyncram_rta1:altsyncram2|ALTSYNCRAM";
defparam \account_queue_rtl_0|auto_generated|altsyncram2|ram_block5a0 .mixed_port_feed_through_mode = "old";
defparam \account_queue_rtl_0|auto_generated|altsyncram2|ram_block5a0 .operation_mode = "dual_port";
defparam \account_queue_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_a_address_clear = "none";
defparam \account_queue_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_a_address_width = 2;
defparam \account_queue_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_a_byte_enable_clock = "none";
defparam \account_queue_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_a_data_out_clear = "none";
defparam \account_queue_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_a_data_out_clock = "none";
defparam \account_queue_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_a_data_width = 36;
defparam \account_queue_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_a_first_address = 0;
defparam \account_queue_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_a_first_bit_number = 0;
defparam \account_queue_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_a_last_address = 3;
defparam \account_queue_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_a_logical_ram_depth = 4;
defparam \account_queue_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_a_logical_ram_width = 8;
defparam \account_queue_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \account_queue_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_b_address_clear = "none";
defparam \account_queue_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_b_address_clock = "clock0";
defparam \account_queue_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_b_address_width = 2;
defparam \account_queue_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_b_data_out_clear = "clear0";
defparam \account_queue_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_b_data_out_clock = "clock0";
defparam \account_queue_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_b_data_width = 36;
defparam \account_queue_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_b_first_address = 0;
defparam \account_queue_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_b_first_bit_number = 0;
defparam \account_queue_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_b_last_address = 3;
defparam \account_queue_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_b_logical_ram_depth = 4;
defparam \account_queue_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_b_logical_ram_width = 8;
defparam \account_queue_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \account_queue_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_b_read_enable_clock = "clock0";
defparam \account_queue_rtl_0|auto_generated|altsyncram2|ram_block5a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N22
cycloneiii_lcell_comb \result_queue_rtl_0|auto_generated|cntr3|counter_comb_bita0 (
// Equation(s):
// \result_queue_rtl_0|auto_generated|cntr3|counter_comb_bita0~combout  = \result_queue_rtl_0|auto_generated|cntr3|counter_reg_bit [0] $ (VCC)
// \result_queue_rtl_0|auto_generated|cntr3|counter_comb_bita0~COUT  = CARRY(\result_queue_rtl_0|auto_generated|cntr3|counter_reg_bit [0])

	.dataa(\result_queue_rtl_0|auto_generated|cntr3|counter_reg_bit [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\result_queue_rtl_0|auto_generated|cntr3|counter_comb_bita0~combout ),
	.cout(\result_queue_rtl_0|auto_generated|cntr3|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \result_queue_rtl_0|auto_generated|cntr3|counter_comb_bita0 .lut_mask = 16'h55AA;
defparam \result_queue_rtl_0|auto_generated|cntr3|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y24_N23
dffeas \result_queue_rtl_0|auto_generated|cntr3|counter_reg_bit[0] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\result_queue_rtl_0|auto_generated|cntr3|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\result_queue_rtl_0|auto_generated|cntr3|counter_comb_bita1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\result_queue_rtl_0|auto_generated|cntr3|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \result_queue_rtl_0|auto_generated|cntr3|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \result_queue_rtl_0|auto_generated|cntr3|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N24
cycloneiii_lcell_comb \result_queue_rtl_0|auto_generated|cntr3|counter_comb_bita1 (
// Equation(s):
// \result_queue_rtl_0|auto_generated|cntr3|counter_comb_bita1~combout  = (\result_queue_rtl_0|auto_generated|cntr3|counter_reg_bit [1] & (!\result_queue_rtl_0|auto_generated|cntr3|counter_comb_bita0~COUT )) # 
// (!\result_queue_rtl_0|auto_generated|cntr3|counter_reg_bit [1] & ((\result_queue_rtl_0|auto_generated|cntr3|counter_comb_bita0~COUT ) # (GND)))
// \result_queue_rtl_0|auto_generated|cntr3|counter_comb_bita1~COUT  = CARRY((!\result_queue_rtl_0|auto_generated|cntr3|counter_comb_bita0~COUT ) # (!\result_queue_rtl_0|auto_generated|cntr3|counter_reg_bit [1]))

	.dataa(gnd),
	.datab(\result_queue_rtl_0|auto_generated|cntr3|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\result_queue_rtl_0|auto_generated|cntr3|counter_comb_bita0~COUT ),
	.combout(\result_queue_rtl_0|auto_generated|cntr3|counter_comb_bita1~combout ),
	.cout(\result_queue_rtl_0|auto_generated|cntr3|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \result_queue_rtl_0|auto_generated|cntr3|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \result_queue_rtl_0|auto_generated|cntr3|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y24_N25
dffeas \result_queue_rtl_0|auto_generated|cntr3|counter_reg_bit[1] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\result_queue_rtl_0|auto_generated|cntr3|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\result_queue_rtl_0|auto_generated|cntr3|counter_comb_bita1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\result_queue_rtl_0|auto_generated|cntr3|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \result_queue_rtl_0|auto_generated|cntr3|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \result_queue_rtl_0|auto_generated|cntr3|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N26
cycloneiii_lcell_comb \result_queue_rtl_0|auto_generated|cntr3|counter_comb_bita1~0 (
// Equation(s):
// \result_queue_rtl_0|auto_generated|cntr3|counter_comb_bita1~0_combout  = !\result_queue_rtl_0|auto_generated|cntr3|counter_comb_bita1~COUT 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\result_queue_rtl_0|auto_generated|cntr3|counter_comb_bita1~COUT ),
	.combout(\result_queue_rtl_0|auto_generated|cntr3|counter_comb_bita1~0_combout ),
	.cout());
// synopsys translate_off
defparam \result_queue_rtl_0|auto_generated|cntr3|counter_comb_bita1~0 .lut_mask = 16'h0F0F;
defparam \result_queue_rtl_0|auto_generated|cntr3|counter_comb_bita1~0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N8
cycloneiii_lcell_comb \result_queue_rtl_0|auto_generated|dffe4~feeder (
// Equation(s):
// \result_queue_rtl_0|auto_generated|dffe4~feeder_combout  = \result_queue_rtl_0|auto_generated|cntr3|counter_comb_bita1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\result_queue_rtl_0|auto_generated|cntr3|counter_comb_bita1~0_combout ),
	.cin(gnd),
	.combout(\result_queue_rtl_0|auto_generated|dffe4~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \result_queue_rtl_0|auto_generated|dffe4~feeder .lut_mask = 16'hFF00;
defparam \result_queue_rtl_0|auto_generated|dffe4~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y24_N9
dffeas \result_queue_rtl_0|auto_generated|dffe4 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\result_queue_rtl_0|auto_generated|dffe4~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\result_queue_rtl_0|auto_generated|dffe4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \result_queue_rtl_0|auto_generated|dffe4 .is_wysiwyg = "true";
defparam \result_queue_rtl_0|auto_generated|dffe4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N30
cycloneiii_lcell_comb \fifo_inA|fifomem_m0|mem~0feeder (
// Equation(s):
// \fifo_inA|fifomem_m0|mem~0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fifo_inA|fifomem_m0|mem~0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_inA|fifomem_m0|mem~0feeder .lut_mask = 16'hFFFF;
defparam \fifo_inA|fifomem_m0|mem~0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y23_N31
dffeas \fifo_inA|fifomem_m0|mem~0 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\fifo_inA|fifomem_m0|mem~0feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_inA|fifomem_m0|mem~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_inA|fifomem_m0|mem~0 .is_wysiwyg = "true";
defparam \fifo_inA|fifomem_m0|mem~0 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y23_N21
dffeas \fifo_inA|fifomem_m0|mem~1 (
	.clk(\clk1~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\in_A[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_inAccount|fifomem_m0|mem~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_inA|fifomem_m0|mem~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_inA|fifomem_m0|mem~1 .is_wysiwyg = "true";
defparam \fifo_inA|fifomem_m0|mem~1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N20
cycloneiii_lcell_comb \fifo_inA|fifomem_m0|mem~9 (
// Equation(s):
// \fifo_inA|fifomem_m0|mem~9_combout  = (\fifo_inA|fifomem_m0|mem~0_q  & ((\fifo_inA|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a0 ))) # (!\fifo_inA|fifomem_m0|mem~0_q  & (\fifo_inA|fifomem_m0|mem~1_q ))

	.dataa(\fifo_inA|fifomem_m0|mem~0_q ),
	.datab(gnd),
	.datac(\fifo_inA|fifomem_m0|mem~1_q ),
	.datad(\fifo_inA|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a0 ),
	.cin(gnd),
	.combout(\fifo_inA|fifomem_m0|mem~9_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_inA|fifomem_m0|mem~9 .lut_mask = 16'hFA50;
defparam \fifo_inA|fifomem_m0|mem~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y23_N13
dffeas \fifo_inA|fifomem_m0|mem~2 (
	.clk(\clk1~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\in_A[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_inAccount|fifomem_m0|mem~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_inA|fifomem_m0|mem~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_inA|fifomem_m0|mem~2 .is_wysiwyg = "true";
defparam \fifo_inA|fifomem_m0|mem~2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N12
cycloneiii_lcell_comb \fifo_inA|fifomem_m0|mem~10 (
// Equation(s):
// \fifo_inA|fifomem_m0|mem~10_combout  = (\fifo_inA|fifomem_m0|mem~0_q  & ((\fifo_inA|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a1 ))) # (!\fifo_inA|fifomem_m0|mem~0_q  & (\fifo_inA|fifomem_m0|mem~2_q ))

	.dataa(\fifo_inA|fifomem_m0|mem~0_q ),
	.datab(gnd),
	.datac(\fifo_inA|fifomem_m0|mem~2_q ),
	.datad(\fifo_inA|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\fifo_inA|fifomem_m0|mem~10_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_inA|fifomem_m0|mem~10 .lut_mask = 16'hFA50;
defparam \fifo_inA|fifomem_m0|mem~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y23_N27
dffeas \fifo_inA|fifomem_m0|mem~3 (
	.clk(\clk1~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\in_A[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_inAccount|fifomem_m0|mem~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_inA|fifomem_m0|mem~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_inA|fifomem_m0|mem~3 .is_wysiwyg = "true";
defparam \fifo_inA|fifomem_m0|mem~3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N26
cycloneiii_lcell_comb \fifo_inA|fifomem_m0|mem~11 (
// Equation(s):
// \fifo_inA|fifomem_m0|mem~11_combout  = (\fifo_inA|fifomem_m0|mem~0_q  & ((\fifo_inA|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a2 ))) # (!\fifo_inA|fifomem_m0|mem~0_q  & (\fifo_inA|fifomem_m0|mem~3_q ))

	.dataa(\fifo_inA|fifomem_m0|mem~0_q ),
	.datab(gnd),
	.datac(\fifo_inA|fifomem_m0|mem~3_q ),
	.datad(\fifo_inA|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\fifo_inA|fifomem_m0|mem~11_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_inA|fifomem_m0|mem~11 .lut_mask = 16'hFA50;
defparam \fifo_inA|fifomem_m0|mem~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y23_N5
dffeas \fifo_inA|fifomem_m0|mem~4 (
	.clk(\clk1~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\in_A[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_inAccount|fifomem_m0|mem~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_inA|fifomem_m0|mem~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_inA|fifomem_m0|mem~4 .is_wysiwyg = "true";
defparam \fifo_inA|fifomem_m0|mem~4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N4
cycloneiii_lcell_comb \fifo_inA|fifomem_m0|mem~12 (
// Equation(s):
// \fifo_inA|fifomem_m0|mem~12_combout  = (\fifo_inA|fifomem_m0|mem~0_q  & ((\fifo_inA|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a3 ))) # (!\fifo_inA|fifomem_m0|mem~0_q  & (\fifo_inA|fifomem_m0|mem~4_q ))

	.dataa(\fifo_inA|fifomem_m0|mem~0_q ),
	.datab(gnd),
	.datac(\fifo_inA|fifomem_m0|mem~4_q ),
	.datad(\fifo_inA|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\fifo_inA|fifomem_m0|mem~12_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_inA|fifomem_m0|mem~12 .lut_mask = 16'hFA50;
defparam \fifo_inA|fifomem_m0|mem~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y23_N15
dffeas \fifo_inA|fifomem_m0|mem~5 (
	.clk(\clk1~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\in_A[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_inAccount|fifomem_m0|mem~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_inA|fifomem_m0|mem~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_inA|fifomem_m0|mem~5 .is_wysiwyg = "true";
defparam \fifo_inA|fifomem_m0|mem~5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N14
cycloneiii_lcell_comb \fifo_inA|fifomem_m0|mem~13 (
// Equation(s):
// \fifo_inA|fifomem_m0|mem~13_combout  = (\fifo_inA|fifomem_m0|mem~0_q  & ((\fifo_inA|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a4 ))) # (!\fifo_inA|fifomem_m0|mem~0_q  & (\fifo_inA|fifomem_m0|mem~5_q ))

	.dataa(\fifo_inA|fifomem_m0|mem~0_q ),
	.datab(gnd),
	.datac(\fifo_inA|fifomem_m0|mem~5_q ),
	.datad(\fifo_inA|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\fifo_inA|fifomem_m0|mem~13_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_inA|fifomem_m0|mem~13 .lut_mask = 16'hFA50;
defparam \fifo_inA|fifomem_m0|mem~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y23_N1
dffeas \fifo_inA|fifomem_m0|mem~6 (
	.clk(\clk1~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\in_A[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_inAccount|fifomem_m0|mem~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_inA|fifomem_m0|mem~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_inA|fifomem_m0|mem~6 .is_wysiwyg = "true";
defparam \fifo_inA|fifomem_m0|mem~6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N0
cycloneiii_lcell_comb \fifo_inA|fifomem_m0|mem~14 (
// Equation(s):
// \fifo_inA|fifomem_m0|mem~14_combout  = (\fifo_inA|fifomem_m0|mem~0_q  & ((\fifo_inA|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a5 ))) # (!\fifo_inA|fifomem_m0|mem~0_q  & (\fifo_inA|fifomem_m0|mem~6_q ))

	.dataa(\fifo_inA|fifomem_m0|mem~0_q ),
	.datab(gnd),
	.datac(\fifo_inA|fifomem_m0|mem~6_q ),
	.datad(\fifo_inA|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\fifo_inA|fifomem_m0|mem~14_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_inA|fifomem_m0|mem~14 .lut_mask = 16'hFA50;
defparam \fifo_inA|fifomem_m0|mem~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y23_N7
dffeas \fifo_inA|fifomem_m0|mem~7 (
	.clk(\clk1~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\in_A[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_inAccount|fifomem_m0|mem~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_inA|fifomem_m0|mem~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_inA|fifomem_m0|mem~7 .is_wysiwyg = "true";
defparam \fifo_inA|fifomem_m0|mem~7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N6
cycloneiii_lcell_comb \fifo_inA|fifomem_m0|mem~15 (
// Equation(s):
// \fifo_inA|fifomem_m0|mem~15_combout  = (\fifo_inA|fifomem_m0|mem~0_q  & ((\fifo_inA|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a6 ))) # (!\fifo_inA|fifomem_m0|mem~0_q  & (\fifo_inA|fifomem_m0|mem~7_q ))

	.dataa(\fifo_inA|fifomem_m0|mem~0_q ),
	.datab(gnd),
	.datac(\fifo_inA|fifomem_m0|mem~7_q ),
	.datad(\fifo_inA|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\fifo_inA|fifomem_m0|mem~15_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_inA|fifomem_m0|mem~15 .lut_mask = 16'hFA50;
defparam \fifo_inA|fifomem_m0|mem~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y23_N17
dffeas \fifo_inA|fifomem_m0|mem~8 (
	.clk(\clk1~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\in_A[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_inAccount|fifomem_m0|mem~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_inA|fifomem_m0|mem~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_inA|fifomem_m0|mem~8 .is_wysiwyg = "true";
defparam \fifo_inA|fifomem_m0|mem~8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N16
cycloneiii_lcell_comb \fifo_inA|fifomem_m0|mem~16 (
// Equation(s):
// \fifo_inA|fifomem_m0|mem~16_combout  = (\fifo_inA|fifomem_m0|mem~0_q  & (\fifo_inA|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a7 )) # (!\fifo_inA|fifomem_m0|mem~0_q  & ((\fifo_inA|fifomem_m0|mem~8_q )))

	.dataa(\fifo_inA|fifomem_m0|mem~0_q ),
	.datab(\fifo_inA|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a7 ),
	.datac(\fifo_inA|fifomem_m0|mem~8_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fifo_inA|fifomem_m0|mem~16_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_inA|fifomem_m0|mem~16 .lut_mask = 16'hD8D8;
defparam \fifo_inA|fifomem_m0|mem~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N20
cycloneiii_lcell_comb \fifo_inT|fifomem_m0|mem~0feeder (
// Equation(s):
// \fifo_inT|fifomem_m0|mem~0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fifo_inT|fifomem_m0|mem~0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_inT|fifomem_m0|mem~0feeder .lut_mask = 16'hFFFF;
defparam \fifo_inT|fifomem_m0|mem~0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y23_N21
dffeas \fifo_inT|fifomem_m0|mem~0 (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\fifo_inT|fifomem_m0|mem~0feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_inT|fifomem_m0|mem~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_inT|fifomem_m0|mem~0 .is_wysiwyg = "true";
defparam \fifo_inT|fifomem_m0|mem~0 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y23_N3
dffeas \fifo_inT|fifomem_m0|mem~1 (
	.clk(\clk1~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\in_T[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_inAccount|fifomem_m0|mem~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_inT|fifomem_m0|mem~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_inT|fifomem_m0|mem~1 .is_wysiwyg = "true";
defparam \fifo_inT|fifomem_m0|mem~1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N2
cycloneiii_lcell_comb \fifo_inT|fifomem_m0|mem~9 (
// Equation(s):
// \fifo_inT|fifomem_m0|mem~9_combout  = (\fifo_inT|fifomem_m0|mem~0_q  & ((\fifo_inT|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a0 ))) # (!\fifo_inT|fifomem_m0|mem~0_q  & (\fifo_inT|fifomem_m0|mem~1_q ))

	.dataa(gnd),
	.datab(\fifo_inT|fifomem_m0|mem~0_q ),
	.datac(\fifo_inT|fifomem_m0|mem~1_q ),
	.datad(\fifo_inT|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a0 ),
	.cin(gnd),
	.combout(\fifo_inT|fifomem_m0|mem~9_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_inT|fifomem_m0|mem~9 .lut_mask = 16'hFC30;
defparam \fifo_inT|fifomem_m0|mem~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y23_N9
dffeas \fifo_inT|fifomem_m0|mem~2 (
	.clk(\clk1~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\in_T[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_inAccount|fifomem_m0|mem~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_inT|fifomem_m0|mem~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_inT|fifomem_m0|mem~2 .is_wysiwyg = "true";
defparam \fifo_inT|fifomem_m0|mem~2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N8
cycloneiii_lcell_comb \fifo_inT|fifomem_m0|mem~10 (
// Equation(s):
// \fifo_inT|fifomem_m0|mem~10_combout  = (\fifo_inT|fifomem_m0|mem~0_q  & (\fifo_inT|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a1 )) # (!\fifo_inT|fifomem_m0|mem~0_q  & ((\fifo_inT|fifomem_m0|mem~2_q )))

	.dataa(\fifo_inT|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a1 ),
	.datab(gnd),
	.datac(\fifo_inT|fifomem_m0|mem~2_q ),
	.datad(\fifo_inT|fifomem_m0|mem~0_q ),
	.cin(gnd),
	.combout(\fifo_inT|fifomem_m0|mem~10_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_inT|fifomem_m0|mem~10 .lut_mask = 16'hAAF0;
defparam \fifo_inT|fifomem_m0|mem~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y23_N19
dffeas \fifo_inT|fifomem_m0|mem~3 (
	.clk(\clk1~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\in_T[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_inAccount|fifomem_m0|mem~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_inT|fifomem_m0|mem~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_inT|fifomem_m0|mem~3 .is_wysiwyg = "true";
defparam \fifo_inT|fifomem_m0|mem~3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N18
cycloneiii_lcell_comb \fifo_inT|fifomem_m0|mem~11 (
// Equation(s):
// \fifo_inT|fifomem_m0|mem~11_combout  = (\fifo_inT|fifomem_m0|mem~0_q  & ((\fifo_inT|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a2 ))) # (!\fifo_inT|fifomem_m0|mem~0_q  & (\fifo_inT|fifomem_m0|mem~3_q ))

	.dataa(gnd),
	.datab(\fifo_inT|fifomem_m0|mem~0_q ),
	.datac(\fifo_inT|fifomem_m0|mem~3_q ),
	.datad(\fifo_inT|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\fifo_inT|fifomem_m0|mem~11_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_inT|fifomem_m0|mem~11 .lut_mask = 16'hFC30;
defparam \fifo_inT|fifomem_m0|mem~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y23_N29
dffeas \fifo_inT|fifomem_m0|mem~4 (
	.clk(\clk1~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\in_T[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_inAccount|fifomem_m0|mem~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_inT|fifomem_m0|mem~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_inT|fifomem_m0|mem~4 .is_wysiwyg = "true";
defparam \fifo_inT|fifomem_m0|mem~4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N28
cycloneiii_lcell_comb \fifo_inT|fifomem_m0|mem~12 (
// Equation(s):
// \fifo_inT|fifomem_m0|mem~12_combout  = (\fifo_inT|fifomem_m0|mem~0_q  & ((\fifo_inT|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a3 ))) # (!\fifo_inT|fifomem_m0|mem~0_q  & (\fifo_inT|fifomem_m0|mem~4_q ))

	.dataa(gnd),
	.datab(\fifo_inT|fifomem_m0|mem~0_q ),
	.datac(\fifo_inT|fifomem_m0|mem~4_q ),
	.datad(\fifo_inT|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\fifo_inT|fifomem_m0|mem~12_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_inT|fifomem_m0|mem~12 .lut_mask = 16'hFC30;
defparam \fifo_inT|fifomem_m0|mem~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y23_N31
dffeas \fifo_inT|fifomem_m0|mem~5 (
	.clk(\clk1~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\in_T[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_inAccount|fifomem_m0|mem~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_inT|fifomem_m0|mem~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_inT|fifomem_m0|mem~5 .is_wysiwyg = "true";
defparam \fifo_inT|fifomem_m0|mem~5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N30
cycloneiii_lcell_comb \fifo_inT|fifomem_m0|mem~13 (
// Equation(s):
// \fifo_inT|fifomem_m0|mem~13_combout  = (\fifo_inT|fifomem_m0|mem~0_q  & ((\fifo_inT|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a4 ))) # (!\fifo_inT|fifomem_m0|mem~0_q  & (\fifo_inT|fifomem_m0|mem~5_q ))

	.dataa(gnd),
	.datab(\fifo_inT|fifomem_m0|mem~0_q ),
	.datac(\fifo_inT|fifomem_m0|mem~5_q ),
	.datad(\fifo_inT|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\fifo_inT|fifomem_m0|mem~13_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_inT|fifomem_m0|mem~13 .lut_mask = 16'hFC30;
defparam \fifo_inT|fifomem_m0|mem~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y23_N11
dffeas \fifo_inT|fifomem_m0|mem~6 (
	.clk(\clk1~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\in_T[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_inAccount|fifomem_m0|mem~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_inT|fifomem_m0|mem~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_inT|fifomem_m0|mem~6 .is_wysiwyg = "true";
defparam \fifo_inT|fifomem_m0|mem~6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N10
cycloneiii_lcell_comb \fifo_inT|fifomem_m0|mem~14 (
// Equation(s):
// \fifo_inT|fifomem_m0|mem~14_combout  = (\fifo_inT|fifomem_m0|mem~0_q  & ((\fifo_inT|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a5 ))) # (!\fifo_inT|fifomem_m0|mem~0_q  & (\fifo_inT|fifomem_m0|mem~6_q ))

	.dataa(gnd),
	.datab(\fifo_inT|fifomem_m0|mem~0_q ),
	.datac(\fifo_inT|fifomem_m0|mem~6_q ),
	.datad(\fifo_inT|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\fifo_inT|fifomem_m0|mem~14_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_inT|fifomem_m0|mem~14 .lut_mask = 16'hFC30;
defparam \fifo_inT|fifomem_m0|mem~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y23_N25
dffeas \fifo_inT|fifomem_m0|mem~7 (
	.clk(\clk1~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\in_T[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_inAccount|fifomem_m0|mem~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_inT|fifomem_m0|mem~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_inT|fifomem_m0|mem~7 .is_wysiwyg = "true";
defparam \fifo_inT|fifomem_m0|mem~7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N24
cycloneiii_lcell_comb \fifo_inT|fifomem_m0|mem~15 (
// Equation(s):
// \fifo_inT|fifomem_m0|mem~15_combout  = (\fifo_inT|fifomem_m0|mem~0_q  & ((\fifo_inT|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a6 ))) # (!\fifo_inT|fifomem_m0|mem~0_q  & (\fifo_inT|fifomem_m0|mem~7_q ))

	.dataa(gnd),
	.datab(\fifo_inT|fifomem_m0|mem~0_q ),
	.datac(\fifo_inT|fifomem_m0|mem~7_q ),
	.datad(\fifo_inT|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\fifo_inT|fifomem_m0|mem~15_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_inT|fifomem_m0|mem~15 .lut_mask = 16'hFC30;
defparam \fifo_inT|fifomem_m0|mem~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y23_N23
dffeas \fifo_inT|fifomem_m0|mem~8 (
	.clk(\clk1~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\in_T[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_inAccount|fifomem_m0|mem~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_inT|fifomem_m0|mem~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_inT|fifomem_m0|mem~8 .is_wysiwyg = "true";
defparam \fifo_inT|fifomem_m0|mem~8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N22
cycloneiii_lcell_comb \fifo_inT|fifomem_m0|mem~16 (
// Equation(s):
// \fifo_inT|fifomem_m0|mem~16_combout  = (\fifo_inT|fifomem_m0|mem~0_q  & ((\fifo_inT|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a7 ))) # (!\fifo_inT|fifomem_m0|mem~0_q  & (\fifo_inT|fifomem_m0|mem~8_q ))

	.dataa(gnd),
	.datab(\fifo_inT|fifomem_m0|mem~0_q ),
	.datac(\fifo_inT|fifomem_m0|mem~8_q ),
	.datad(\fifo_inT|fifomem_m0|mem_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\fifo_inT|fifomem_m0|mem~16_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_inT|fifomem_m0|mem~16 .lut_mask = 16'hFC30;
defparam \fifo_inT|fifomem_m0|mem~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DSPMULT_X18_Y23_N0
cycloneiii_mac_mult \Mult0|auto_generated|mac_mult1 (
	.signa(gnd),
	.signb(gnd),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\fifo_inA|fifomem_m0|mem~16_combout ,\fifo_inA|fifomem_m0|mem~15_combout ,\fifo_inA|fifomem_m0|mem~14_combout ,\fifo_inA|fifomem_m0|mem~13_combout ,\fifo_inA|fifomem_m0|mem~12_combout ,\fifo_inA|fifomem_m0|mem~11_combout ,\fifo_inA|fifomem_m0|mem~10_combout ,
\fifo_inA|fifomem_m0|mem~9_combout ,gnd}),
	.datab({\fifo_inT|fifomem_m0|mem~16_combout ,\fifo_inT|fifomem_m0|mem~15_combout ,\fifo_inT|fifomem_m0|mem~14_combout ,\fifo_inT|fifomem_m0|mem~13_combout ,\fifo_inT|fifomem_m0|mem~12_combout ,\fifo_inT|fifomem_m0|mem~11_combout ,\fifo_inT|fifomem_m0|mem~10_combout ,
\fifo_inT|fifomem_m0|mem~9_combout ,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\Mult0|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \Mult0|auto_generated|mac_mult1 .dataa_clock = "none";
defparam \Mult0|auto_generated|mac_mult1 .dataa_width = 9;
defparam \Mult0|auto_generated|mac_mult1 .datab_clock = "none";
defparam \Mult0|auto_generated|mac_mult1 .datab_width = 9;
defparam \Mult0|auto_generated|mac_mult1 .signa_clock = "none";
defparam \Mult0|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X18_Y23_N2
cycloneiii_mac_out \Mult0|auto_generated|mac_out2 (
	.clk(\clk2~inputclkctrl_outclk ),
	.aclr(!\rst_n~inputclkctrl_outclk ),
	.ena(vcc),
	.dataa({\Mult0|auto_generated|mac_mult1~DATAOUT15 ,\Mult0|auto_generated|mac_mult1~DATAOUT14 ,\Mult0|auto_generated|mac_mult1~DATAOUT13 ,\Mult0|auto_generated|mac_mult1~DATAOUT12 ,\Mult0|auto_generated|mac_mult1~DATAOUT11 ,\Mult0|auto_generated|mac_mult1~DATAOUT10 ,
\Mult0|auto_generated|mac_mult1~DATAOUT9 ,\Mult0|auto_generated|mac_mult1~DATAOUT8 ,\Mult0|auto_generated|mac_mult1~DATAOUT7 ,\Mult0|auto_generated|mac_mult1~DATAOUT6 ,\Mult0|auto_generated|mac_mult1~DATAOUT5 ,\Mult0|auto_generated|mac_mult1~DATAOUT4 ,
\Mult0|auto_generated|mac_mult1~DATAOUT3 ,\Mult0|auto_generated|mac_mult1~DATAOUT2 ,\Mult0|auto_generated|mac_mult1~DATAOUT1 ,\Mult0|auto_generated|mac_mult1~dataout ,\Mult0|auto_generated|mac_mult1~1 ,\Mult0|auto_generated|mac_mult1~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\Mult0|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \Mult0|auto_generated|mac_out2 .dataa_width = 18;
defparam \Mult0|auto_generated|mac_out2 .output_clock = "0";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N12
cycloneiii_lcell_comb \result_queue_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~0 (
// Equation(s):
// \result_queue_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~0_combout  = \result_queue_rtl_0|auto_generated|cntr1|counter_reg_bit [0] $ (VCC)
// \result_queue_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~1  = CARRY(\result_queue_rtl_0|auto_generated|cntr1|counter_reg_bit [0])

	.dataa(\result_queue_rtl_0|auto_generated|cntr1|counter_reg_bit [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\result_queue_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~0_combout ),
	.cout(\result_queue_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~1 ));
// synopsys translate_off
defparam \result_queue_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~0 .lut_mask = 16'h55AA;
defparam \result_queue_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N14
cycloneiii_lcell_comb \result_queue_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~2 (
// Equation(s):
// \result_queue_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~2_combout  = (\result_queue_rtl_0|auto_generated|cntr1|counter_reg_bit [1] & (!\result_queue_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~1 )) # 
// (!\result_queue_rtl_0|auto_generated|cntr1|counter_reg_bit [1] & ((\result_queue_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~1 ) # (GND)))
// \result_queue_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~3  = CARRY((!\result_queue_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~1 ) # (!\result_queue_rtl_0|auto_generated|cntr1|counter_reg_bit [1]))

	.dataa(gnd),
	.datab(\result_queue_rtl_0|auto_generated|cntr1|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\result_queue_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~1 ),
	.combout(\result_queue_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~2_combout ),
	.cout(\result_queue_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~3 ));
// synopsys translate_off
defparam \result_queue_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~2 .lut_mask = 16'h3C3F;
defparam \result_queue_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N16
cycloneiii_lcell_comb \result_queue_rtl_0|auto_generated|cntr1|add_sub6_result_int[2]~4 (
// Equation(s):
// \result_queue_rtl_0|auto_generated|cntr1|add_sub6_result_int[2]~4_combout  = !\result_queue_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~3 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\result_queue_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~3 ),
	.combout(\result_queue_rtl_0|auto_generated|cntr1|add_sub6_result_int[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \result_queue_rtl_0|auto_generated|cntr1|add_sub6_result_int[2]~4 .lut_mask = 16'h0F0F;
defparam \result_queue_rtl_0|auto_generated|cntr1|add_sub6_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N0
cycloneiii_lcell_comb \result_queue_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1 (
// Equation(s):
// \result_queue_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1_combout  = (\result_queue_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~2_combout  & (!\result_queue_rtl_0|auto_generated|cntr1|add_sub6_result_int[2]~4_combout  & 
// ((\result_queue_rtl_0|auto_generated|cntr1|counter_reg_bit [0]) # (!\result_queue_rtl_0|auto_generated|cntr1|counter_reg_bit [1]))))

	.dataa(\result_queue_rtl_0|auto_generated|cntr1|counter_reg_bit [0]),
	.datab(\result_queue_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~2_combout ),
	.datac(\result_queue_rtl_0|auto_generated|cntr1|counter_reg_bit [1]),
	.datad(\result_queue_rtl_0|auto_generated|cntr1|add_sub6_result_int[2]~4_combout ),
	.cin(gnd),
	.combout(\result_queue_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \result_queue_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1 .lut_mask = 16'h008C;
defparam \result_queue_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y24_N1
dffeas \result_queue_rtl_0|auto_generated|cntr1|counter_reg_bit[1] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\result_queue_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\result_queue_rtl_0|auto_generated|cntr1|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \result_queue_rtl_0|auto_generated|cntr1|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \result_queue_rtl_0|auto_generated|cntr1|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N10
cycloneiii_lcell_comb \result_queue_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0 (
// Equation(s):
// \result_queue_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0_combout  = (\result_queue_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~0_combout  & (!\result_queue_rtl_0|auto_generated|cntr1|add_sub6_result_int[2]~4_combout  & 
// ((\result_queue_rtl_0|auto_generated|cntr1|counter_reg_bit [0]) # (!\result_queue_rtl_0|auto_generated|cntr1|counter_reg_bit [1]))))

	.dataa(\result_queue_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~0_combout ),
	.datab(\result_queue_rtl_0|auto_generated|cntr1|counter_reg_bit [1]),
	.datac(\result_queue_rtl_0|auto_generated|cntr1|counter_reg_bit [0]),
	.datad(\result_queue_rtl_0|auto_generated|cntr1|add_sub6_result_int[2]~4_combout ),
	.cin(gnd),
	.combout(\result_queue_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \result_queue_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0 .lut_mask = 16'h00A2;
defparam \result_queue_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y24_N11
dffeas \result_queue_rtl_0|auto_generated|cntr1|counter_reg_bit[0] (
	.clk(\clk2~inputclkctrl_outclk ),
	.d(\result_queue_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\result_queue_rtl_0|auto_generated|cntr1|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \result_queue_rtl_0|auto_generated|cntr1|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \result_queue_rtl_0|auto_generated|cntr1|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X25_Y24_N0
cycloneiii_ram_block \result_queue_rtl_0|auto_generated|altsyncram2|ram_block5a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk2~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\result_queue_rtl_0|auto_generated|dffe4~q ),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\result_queue[0][15] ,\result_queue[0][14] ,\result_queue[0][13] ,\result_queue[0][12] ,\result_queue[0][11] ,\result_queue[0][10] ,\result_queue[0][9] ,\result_queue[0][8] ,\result_queue[0][7] ,
\result_queue[0][6] ,\result_queue[0][5] ,\result_queue[0][4] ,\result_queue[0][3] ,\result_queue[0][2] ,\result_queue[0][1] ,\result_queue[0][0] }),
	.portaaddr({\result_queue_rtl_0|auto_generated|cntr1|counter_reg_bit [1],\result_queue_rtl_0|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\result_queue_rtl_0|auto_generated|cntr1|counter_reg_bit [1],\result_queue_rtl_0|auto_generated|cntr1|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\result_queue_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \result_queue_rtl_0|auto_generated|altsyncram2|ram_block5a0 .data_interleave_offset_in_bits = 1;
defparam \result_queue_rtl_0|auto_generated|altsyncram2|ram_block5a0 .data_interleave_width_in_bits = 1;
defparam \result_queue_rtl_0|auto_generated|altsyncram2|ram_block5a0 .logical_ram_name = "altshift_taps:result_queue_rtl_0|shift_taps_7jm:auto_generated|altsyncram_n0b1:altsyncram2|ALTSYNCRAM";
defparam \result_queue_rtl_0|auto_generated|altsyncram2|ram_block5a0 .mixed_port_feed_through_mode = "old";
defparam \result_queue_rtl_0|auto_generated|altsyncram2|ram_block5a0 .operation_mode = "dual_port";
defparam \result_queue_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_a_address_clear = "none";
defparam \result_queue_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_a_address_width = 2;
defparam \result_queue_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_a_byte_enable_clock = "none";
defparam \result_queue_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_a_data_out_clear = "none";
defparam \result_queue_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_a_data_out_clock = "none";
defparam \result_queue_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_a_data_width = 36;
defparam \result_queue_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_a_first_address = 0;
defparam \result_queue_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_a_first_bit_number = 0;
defparam \result_queue_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_a_last_address = 3;
defparam \result_queue_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_a_logical_ram_depth = 3;
defparam \result_queue_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_a_logical_ram_width = 16;
defparam \result_queue_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \result_queue_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_b_address_clear = "none";
defparam \result_queue_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_b_address_clock = "clock0";
defparam \result_queue_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_b_address_width = 2;
defparam \result_queue_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_b_data_out_clear = "clear0";
defparam \result_queue_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_b_data_out_clock = "clock0";
defparam \result_queue_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_b_data_width = 36;
defparam \result_queue_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_b_first_address = 0;
defparam \result_queue_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_b_first_bit_number = 0;
defparam \result_queue_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_b_last_address = 3;
defparam \result_queue_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_b_logical_ram_depth = 3;
defparam \result_queue_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_b_logical_ram_width = 16;
defparam \result_queue_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \result_queue_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_b_read_enable_clock = "clock0";
defparam \result_queue_rtl_0|auto_generated|altsyncram2|ram_block5a0 .ram_block_type = "M9K";
// synopsys translate_on

assign ready = \ready~output_o ;

assign out_valid = \out_valid~output_o ;

assign out_account[0] = \out_account[0]~output_o ;

assign out_account[1] = \out_account[1]~output_o ;

assign out_account[2] = \out_account[2]~output_o ;

assign out_account[3] = \out_account[3]~output_o ;

assign out_account[4] = \out_account[4]~output_o ;

assign out_account[5] = \out_account[5]~output_o ;

assign out_account[6] = \out_account[6]~output_o ;

assign out_account[7] = \out_account[7]~output_o ;

assign out_result[0] = \out_result[0]~output_o ;

assign out_result[1] = \out_result[1]~output_o ;

assign out_result[2] = \out_result[2]~output_o ;

assign out_result[3] = \out_result[3]~output_o ;

assign out_result[4] = \out_result[4]~output_o ;

assign out_result[5] = \out_result[5]~output_o ;

assign out_result[6] = \out_result[6]~output_o ;

assign out_result[7] = \out_result[7]~output_o ;

assign out_result[8] = \out_result[8]~output_o ;

assign out_result[9] = \out_result[9]~output_o ;

assign out_result[10] = \out_result[10]~output_o ;

assign out_result[11] = \out_result[11]~output_o ;

assign out_result[12] = \out_result[12]~output_o ;

assign out_result[13] = \out_result[13]~output_o ;

assign out_result[14] = \out_result[14]~output_o ;

assign out_result[15] = \out_result[15]~output_o ;

assign out_result[16] = \out_result[16]~output_o ;

endmodule
