;redcode
;assert 1
	SPL 0, #9
	CMP -7, <-430
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @127, 6
	SUB @21, 6
	DJN 606, #2
	SUB @0, @2
	SUB 121, 100
	MOV 61, <20
	ADD 250, 60
	MOV 5, <20
	ADD 250, 60
	JMN 1, @-1
	ADD 210, 60
	SUB @0, @802
	SUB @21, 6
	SUB -1, <-20
	MOV 7, <-20
	ADD 270, 60
	SLT 121, -1
	SUB @121, 103
	MOV -7, <-20
	MOV -7, <-20
	JMZ 61, @20
	DJN -1, @-20
	SUB @25, 6
	SLT 121, 0
	MOV @121, 103
	SLT 121, 0
	SUB @121, 103
	JMZ -1, @-20
	SLT 0, @43
	MOV -1, <-20
	SUB 2, @600
	SUB 2, @600
	SUB @121, 103
	MOV -1, <-20
	DJN -1, @20
	SUB @121, 106
	JMN <121, 106
	JMN <121, 106
	JMN 2, #600
	MOV #12, @203
	ADD 270, 1
	CMP -7, <-430
	JMN <121, 106
	CMP -7, <-430
	JMN <121, 106
	CMP -7, <-430
	SPL 0, #9
