Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_22 -L cic_compiler_v4_0_16 -L sim_rst_gen_v1_0_2 -L fir_compiler_v7_2_18 -L xlslice_v1_0_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'event_tlast_unexpected' is not connected on this instance [/home/guido/Github/EBAZ4205_SDR_spectrum/CIC_FIR_2C_/CIC_FIR_2C_.ip_user_files/bd/design_1/sim/design_1.v:69]
WARNING: [VRFC 10-5021] port 'm_axis_data_tvalid' is not connected on this instance [/home/guido/Github/EBAZ4205_SDR_spectrum/CIC_FIR_2C_/CIC_FIR_2C_.ip_user_files/bd/design_1/sim/design_1.v:83]
WARNING: [VRFC 10-5021] port 'm_axis_data_tvalid' is not connected on this instance [/home/guido/Github/EBAZ4205_SDR_spectrum/CIC_FIR_2C_/CIC_FIR_2C_.ip_user_files/bd/design_1/sim/design_1.v:86]
WARNING: [VRFC 10-5021] port 's_axis_data_tready' is not connected on this instance [/home/guido/Github/EBAZ4205_SDR_spectrum/CIC_FIR_2C_/CIC_FIR_2C_.ip_user_files/bd/design_1/sim/design_1.v:89]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package cic_compiler_v4_0_16.cic_compiler_v4_0_16_viv_comp
Compiling package ieee.std_logic_signed
Compiling package ieee.math_real
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package ieee.std_logic_textio
Compiling package unisim.vcomponents
Compiling package cic_compiler_v4_0_16.toolbox_pkg
Compiling package cic_compiler_v4_0_16.cic_compiler_v4_0_16_pkg
Compiling package cic_compiler_v4_0_16.cic_compiler_v4_0_16_hdl_comps
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xbip_utils_v3_0_10.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_22.dds_compiler_v6_0_22_viv_comp
Compiling package dds_compiler_v6_0_22.pkg_dds_compiler_v6_0_22
Compiling package dds_compiler_v6_0_22.dds_compiler_v6_0_22_hdl_comps
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package dds_compiler_v6_0_22.pkg_betas
Compiling package dds_compiler_v6_0_22.pkg_alphas
Compiling package fir_compiler_v7_2_18.fir_compiler_v7_2_18_viv_comp
Compiling package fir_compiler_v7_2_18.globals_pkg
Compiling package fir_compiler_v7_2_18.components
Compiling architecture behavior of entity xil_defaultlib.AXI_Stream_Generator [\AXI_Stream_Generator(data_0="00...]
Compiling module xil_defaultlib.design_1_AXI_Stream_Generator_0_...
Compiling architecture behavioral of entity xil_defaultlib.ValidControl [validcontrol_default]
Compiling module xil_defaultlib.design_1_ValidControl_0_0
Compiling architecture rtl of entity xil_defaultlib.axis2c_combine [axis2c_combine_default]
Compiling module xil_defaultlib.design_1_axis2c_combine_0_0
Compiling architecture behavioral of entity xil_defaultlib.axis2c_splitter [axis2c_splitter_default]
Compiling module xil_defaultlib.design_1_axis2c_splitter_0_0
Compiling module xil_defaultlib.design_1_axis2c_splitter_CIC_0
Compiling architecture synth of entity cic_compiler_v4_0_16.dec_shifter [\dec_shifter(in_width=40,shft_ra...]
Compiling architecture synth of entity cic_compiler_v4_0_16.dec_scaler [\dec_scaler(in_width=40,rate_wid...]
Compiling architecture struct_all of entity cic_compiler_v4_0_16.delay_bit [\delay_bit(delay_len=1,family=(p...]
Compiling architecture implementation of entity cic_compiler_v4_0_16.dpr_ram [\dpr_ram(param=((p_dsp48e1,false...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111001010")(0...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdrse_v of entity unisim.FDRSE [fdrse_default]
Compiling architecture muxcy_d_v of entity unisim.MUXCY_D [muxcy_d_default]
Compiling architecture rtl of entity cic_compiler_v4_0_16.counter [\counter(width=2,const_vals=(-3,...]
Compiling architecture arch1 of entity cic_compiler_v4_0_16.compare_dualval [\compare_dualval(value1=0,value2...]
Compiling architecture struct_all of entity cic_compiler_v4_0_16.twopage_address [\twopage_address(param=((p_dsp48...]
Compiling architecture rtl of entity cic_compiler_v4_0_16.counter [\counter(width=1,const_vals=(-1,...]
Compiling architecture arch1 of entity cic_compiler_v4_0_16.compare [\compare(value=0,family=(p_dsp48...]
Compiling architecture rtl of entity cic_compiler_v4_0_16.counter [\counter(width=1,const_vals=(0,-...]
Compiling architecture struct_all of entity cic_compiler_v4_0_16.chan_cnt [\chan_cnt(family=(p_dsp48e1,fals...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,dreg=0,inmodere...]
Compiling architecture struct_all of entity cic_compiler_v4_0_16.delay [\delay(delay_len=0,family=(p_dsp...]
Compiling architecture struct_all of entity cic_compiler_v4_0_16.delay [\delay(delay_len=0,family=(p_dsp...]
Compiling architecture struct_all of entity cic_compiler_v4_0_16.emb_calc [\emb_calc(param=((p_dsp48e1,fals...]
Compiling architecture struct_all of entity cic_compiler_v4_0_16.delay_bit [\delay_bit(delay_len=0,family=(p...]
Compiling architecture struct_all of entity cic_compiler_v4_0_16.delay [\delay(delay_len=0,family=(p_dsp...]
Compiling architecture struct_all of entity cic_compiler_v4_0_16.delay_bit [\delay_bit(delay_len=2,family=(p...]
Compiling architecture synth of entity cic_compiler_v4_0_16.int_comb_stage_unfolded [\int_comb_stage_unfolded(c_int_o...]
Compiling architecture struct_all of entity cic_compiler_v4_0_16.emb_calc [\emb_calc(param=((p_dsp48e1,fals...]
Compiling architecture struct_all of entity cic_compiler_v4_0_16.delay [\delay(delay_len=0,family=(p_dsp...]
Compiling architecture synth of entity cic_compiler_v4_0_16.int_comb_stage_unfolded [\int_comb_stage_unfolded(c_int_o...]
Compiling architecture struct_all of entity cic_compiler_v4_0_16.emb_calc [\emb_calc(param=((p_dsp48e1,fals...]
Compiling architecture struct_all of entity cic_compiler_v4_0_16.delay [\delay(delay_len=0,family=(p_dsp...]
Compiling architecture struct_all of entity cic_compiler_v4_0_16.delay_bit [\delay_bit(delay_len=3,family=(p...]
Compiling architecture synth of entity cic_compiler_v4_0_16.int_comb_stage_unfolded [\int_comb_stage_unfolded(c_int_o...]
Compiling architecture synth of entity cic_compiler_v4_0_16.int_comb_section [\int_comb_section(c_int_or_comb=...]
Compiling architecture struct_all of entity cic_compiler_v4_0_16.delay [\delay(delay_len=0,family=(p_dsp...]
Compiling architecture struct_all of entity cic_compiler_v4_0_16.delay [\delay(delay_len=1,family=(p_dsp...]
Compiling architecture struct_all of entity cic_compiler_v4_0_16.emb_calc [\emb_calc(param=((p_dsp48e1,fals...]
Compiling architecture struct_all of entity cic_compiler_v4_0_16.delay [\delay(delay_len=4,family=(p_dsp...]
Compiling architecture struct_all of entity cic_compiler_v4_0_16.delay_bit [\delay_bit(delay_len=5,family=(p...]
Compiling architecture synth of entity cic_compiler_v4_0_16.int_comb_stage_folded [\int_comb_stage_folded(c_int_or_...]
Compiling architecture synth of entity cic_compiler_v4_0_16.int_comb_section [\int_comb_section(c_int_or_comb=...]
Compiling architecture synth of entity cic_compiler_v4_0_16.decimate [\decimate(c_num_stages=3,c_input...]
Compiling architecture synth of entity cic_compiler_v4_0_16.cic_compiler_v4_0_16_viv [\cic_compiler_v4_0_16_viv(c_comp...]
Compiling architecture xilinx of entity cic_compiler_v4_0_16.cic_compiler_v4_0_16 [\cic_compiler_v4_0_16(c_componen...]
Compiling architecture design_1_cic_compiler_0_0_arch of entity xil_defaultlib.design_1_cic_compiler_0_0 [design_1_cic_compiler_0_0_defaul...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_22.dds_compiler_v6_0_22_rdy [\dds_compiler_v6_0_22_rdy(c_has_...]
Compiling architecture synth of entity dds_compiler_v6_0_22.dither_wrap [\dither_wrap(ci_phase_err_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_22.pipe_add [\pipe_add(c_width=28,c_seg_width...]
Compiling architecture synth of entity dds_compiler_v6_0_22.accum [\accum(c_xdevicefamily="zynq",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_22.sin_cos [\sin_cos(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_22.dds_compiler_v6_0_22_core [\dds_compiler_v6_0_22_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_22.dds_compiler_v6_0_22_viv [\dds_compiler_v6_0_22_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_22.dds_compiler_v6_0_22 [\dds_compiler_v6_0_22(c_xdevicef...]
Compiling architecture design_1_dds_compiler_0_1_arch of entity xil_defaultlib.design_1_dds_compiler_0_1 [design_1_dds_compiler_0_1_defaul...]
Compiling architecture synth of entity dds_compiler_v6_0_22.accum [\accum(c_xdevicefamily="zynq",c_...]
Compiling architecture synth of entity dds_compiler_v6_0_22.dds_compiler_v6_0_22_core [\dds_compiler_v6_0_22_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_22.dds_compiler_v6_0_22_viv [\dds_compiler_v6_0_22_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_22.dds_compiler_v6_0_22 [\dds_compiler_v6_0_22(c_xdevicef...]
Compiling architecture design_1_dds_compiler_0_0_arch of entity xil_defaultlib.design_1_dds_compiler_0_0 [design_1_dds_compiler_0_0_defaul...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=18,has_ifx=t...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_ifx_slave [\glb_ifx_slave(width=18,has_ifx=...]
Compiling architecture synth of entity fir_compiler_v7_2_18.delay [\delay(c_delay_len=3,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_18.cntrl_delay [\cntrl_delay(c_delay_len=0,c_mem...]
Compiling architecture synth of entity fir_compiler_v7_2_18.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_18.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_18.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_18.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_18.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_18.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_18.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_18.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_18.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_18.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_18.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_18.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_18.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_18.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_18.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_18.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_18.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_18.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_18.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_18.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_18.delay [\delay(c_delay_len=3,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_18.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_18.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111111111111...]
Compiling architecture synth of entity fir_compiler_v7_2_18.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_18.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_18.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_18.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_18.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_18.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_18.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_18.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_18.delay [\delay(c_delay_len=5,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_18.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_18.fir_compiler_v7_2_18_viv [\fir_compiler_v7_2_18_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_18.fir_compiler_v7_2_18 [\fir_compiler_v7_2_18(c_xdevicef...]
Compiling architecture design_1_fir_compiler_0_0_arch of entity xil_defaultlib.design_1_fir_compiler_0_0 [design_1_fir_compiler_0_0_defaul...]
Compiling architecture beh of entity xil_defaultlib.myclkgen [myclkgen_default]
Compiling module xil_defaultlib.design_1_myclkgen_0_0
Compiling module sim_rst_gen_v1_0_2.sim_rst_gen_v1_0_2_sim_rst_gen(R...
Compiling module xil_defaultlib.design_1_sim_rst_gen_0_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot design_1_wrapper_behav
