Circuit: *** SPICE deck for cell NAND{sch} from library NAND

V3: Removing PWL point (1e-009,0.8)
V2: Removing PWL point (1e-009,0.8)
WARNING: Node NAND2@1_B is floating.
WARNING: Node NAND2@2_B is floating.
WARNING: Node NAND2@3_B is floating.
WARNING: Node NAND2@4_B is floating.
WARNING: Node NAND2@5_B is floating.
WARNING: Node NAND2@6_B is floating.
WARNING: Node NAND2@7_B is floating.
WARNING: Node NAND2@8_B is floating.

Direct Newton iteration for .op point succeeded.

delay_b_fix_a_fall_to_y=2.3637e-011 FROM 2.5e-010 TO 2.73637e-010
delay_b_fix_a_rise_to_y=2.51748e-011 FROM 8.5e-010 TO 8.75175e-010
delay_a_fix_b_fall_to_y=2.51461e-011 FROM 1.25e-009 TO 1.27515e-009
delay_a_fix_b_rise_to_y=2.98116e-011 FROM 1.85e-009 TO 1.87981e-009


Date: Tue Sep 21 20:33:19 2021
Total elapsed time: 0.166 seconds.

tnom = 27
temp = 27
method = modified trap
totiter = 2173
traniter = 2155
tranpoints = 1068
accept = 1068
rejected = 0
matrix size = 176
fillins = 72
solver = Normal
Thread vector: 81.8/24.4[3] 7.0/3.3[3] 3.9/2.1[3] 2.0/2.3[1]  2592/500
Matrix Compiler1: 31.54 KB object code size  6.3/3.6/[2.2]
Matrix Compiler2: 22.95 KB object code size  3.1/3.0/[2.3]

