INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Gavin/OneDrive/Desktop/System Verilog/Executing Code/Coding_Exercise_A22/Coding_Exercise_A22/Coding_Exercise_A22.srcs/sim_1/new/test_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-311] analyzing module test_tb
