{"vcs1":{"timestamp_begin":1728228773.717816412, "rt":8.90, "ut":7.74, "st":0.50}}
{"vcselab":{"timestamp_begin":1728228782.720867512, "rt":1.47, "ut":0.35, "st":0.20}}
{"link":{"timestamp_begin":1728228784.286850923, "rt":0.59, "ut":0.18, "st":0.28}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1728228773.085442143}
{"VCS_COMP_START_TIME": 1728228773.085442143}
{"VCS_COMP_END_TIME": 1728228786.628462008}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 368236}}
{"stitch_vcselab": {"peak_mem": 239832}}
