/* */
/*###############################################################################*/
/*#                                                    */
/*#        Technology     : TSMC 16nm CMOS Logic FinFet (FFC) HKMG*/
/*#        Memory Type    : TSMC 16nm FFC Two Port Register File with d130 bit cell*/
/*#        Library Name   : ts6n16ffcllsvta64x32m4fw (user specify : ts6n16ffcllsvta64x32m4fw)*/
/*#        Library Version: 170a*/
/*#        Generated Time : 2025/06/18, 11:59:49*/
/*###############################################################################*/
/*# STATEMENT OF USE                                                             */
/*#                                                                              */
/*#  This information contains confidential and proprietary information of TSMC. */
/*# No part of this information may be reproduced, transmitted, transcribed,     */
/*# stored in a retrieval system, or translated into any human or computer       */
/*# language, in any form or by any means, electronic, mechanical, magnetic,     */
/*# optical, chemical, manual, or otherwise, without the prior written permission*/
/*# of TSMC. This information was prepared for informational purpose and is for  */
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the */
/*# inforrmation at any time and without notice.                                 */
/**/
/*###############################################################################*/
/*#*Template Version : S_03_44602***************************************************************/
/*#**********************************************************************************************/



library(ts6n16ffcllsvta64x32m4fw_ssgnp0p675vm40c) {
    technology (cmos) ;
    delay_model         : table_lookup ;
    date                : "2025/06/18, 11:59:49" ;
    comment             : "Copyright TSMC" ;
    revision            : v1.0 ;
    simulation          : true ;
    nom_process         : 1 ;
    nom_temperature     : -40.000000 ;
    nom_voltage         : 0.675000 ;

    voltage_map(VDD, 0.675000);  
    voltage_map(VSS, 0.0);
    operating_conditions("ssgnp0p675vm40c"){
        process     : 1 ;
        temperature : -40.000000 ;
        voltage     : 0.675000 ;
        tree_type   : "balanced_tree" ;
    }
    default_operating_conditions    : ssgnp0p675vm40c ;
    default_fanout_load             : 1 ;
    default_inout_pin_cap           : 0.0 ;
    default_input_pin_cap           : 1.0 ;
    default_output_pin_cap          : 0.0 ;
    default_cell_leakage_power      : 0.0 ;
    default_leakage_power_density   : 0.0 ;
    
    slew_lower_threshold_pct_rise   :  10 ;
    slew_upper_threshold_pct_rise   :  90 ;
    slew_derate_from_library        : 1.00 ;
    input_threshold_pct_fall        : 50 ;
    output_threshold_pct_fall       : 50 ;
    input_threshold_pct_rise        : 50 ;
    output_threshold_pct_rise       : 50 ;
    slew_lower_threshold_pct_fall   : 10 ;
    slew_upper_threshold_pct_fall   : 90 ;
    k_volt_cell_leakage_power       : 0.0 ;
    k_temp_cell_leakage_power       : 0.0 ;
    k_process_cell_leakage_power    : 0.0 ;
    k_volt_internal_power           : 0.0 ;
    k_temp_internal_power           : 0.0 ;
    k_process_internal_power        : 0.0 ;

    capacitive_load_unit (1,pf) ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;
    pulling_resistance_unit : "1kohm" ;
    library_features(report_delay_calculation) ;
    library_features(report_power_calculation) ;
    define_cell_area (pad_drivers,pad_driver_sites) ;
    
    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }

    /* LIBRARY_DEFINES */
    /* LIBRARY_ATTRIBUTE */
    define(functional_peak_current, cell, float);
    lu_table_template (clktree_constraint_template) {
         variable_1 : input_net_transition ;
         index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
    } 
    lu_table_template (clktran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
    }
    lu_table_template (sram_load_template) {
         variable_1 : total_output_net_capacitance ;
         index_1 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template (sig2sram_constraint_template) {
         variable_1 : related_pin_transition ;
         variable_2 : constrained_pin_transition ;
         index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
         index_2 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
    }
    lu_table_template (sig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    } 
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    power_lut_template(sram_power_template) {
         variable_1 : total_output_net_capacitance ;
         index_1 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template (waveform_template_name) {
        variable_1 : input_net_transition;
        variable_2 : normalized_voltage;
        index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" );
        index_2 ( "0.000000, 0.065000, 0.215835, 0.342510, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1.000000" );
    }
    /* LIBRARY_TEMPLATE */

    normalized_driver_waveform (waveform_template_name) {
        index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" );
        index_2 ( "0.000000, 0.065000, 0.215835, 0.342510, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1.000000" );
        values ( \
              "0.000000, 0.001300, 0.004317, 0.006850, 0.009405, 0.011749, 0.015113, 0.018411, 0.018856, 0.019210, 0.019483, 0.019686, 0.019909, 0.020000",\
              "0.000000, 0.005687, 0.018886, 0.029970, 0.041149, 0.051402, 0.066121, 0.080548, 0.082494, 0.084044, 0.085238, 0.086125, 0.087102, 0.087500",\
              "0.000000, 0.011619, 0.038581, 0.061224, 0.084061, 0.105006, 0.135076, 0.164548, 0.168523, 0.171690, 0.174129, 0.175941, 0.177936, 0.178750",\
              "0.000000, 0.023481, 0.077970, 0.123732, 0.169886, 0.212215, 0.272986, 0.332548, 0.340581, 0.346983, 0.351910, 0.355573, 0.359606, 0.361250",\
              "0.000000, 0.047125, 0.156480, 0.248320, 0.340947, 0.425899, 0.547862, 0.667397, 0.683518, 0.696367, 0.706256, 0.713606, 0.721700, 0.725000"\
               );
    }



    type (AA_5_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 6 ;
        bit_from  : 5 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    type (AB_5_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 6 ;
        bit_from  : 5 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    type (D_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    type (BWEB_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }

    
    type (Q_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    
   type (RCT_1_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
   type (WCT_1_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
   type (KP_2_0) {
        base_type : array;
        data_type : bit;
        bit_width : 3;
        bit_from  : 2;
        bit_to    : 0;
        downto    : true;
    }


    
cell(TS6N16FFCLLSVTA64X32M4FW) {
    is_macro_cell : true;
    memory() {
        type            : ram ;
        address_width   : 6 ;
        word_width      : 32 ;
    }
    functional_peak_current : 38245.500000;
    interface_timing     : TRUE ;
    bus_naming_style     : "%s[%d]" ;
    area                 : 1912.749600 ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;

    pg_pin(VDD) {
        voltage_name : VDD;
        direction : input;
        pg_type : primary_power;
    }
    pg_pin(VSS) {
        voltage_name : VSS;
        direction : input;
        pg_type : primary_ground;
    }
    
    bus(RCT) {
        bus_type : RCT_1_0 ;
        direction : input;
        max_transition  : 0.580000 ;
        capacitance : 0.007256;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.355144, 1.380014, 1.411753, 1.466671, 1.562094" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.355144, 1.380014, 1.411753, 1.466671, 1.562094" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.219630, 1.242012, 1.270578, 1.320004, 1.405885" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.219630, 1.242012, 1.270578, 1.320004, 1.405885" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.355144, 1.380014, 1.411753, 1.466671, 1.562094" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.355144, 1.380014, 1.411753, 1.466671, 1.562094" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.219630, 1.242012, 1.270578, 1.320004, 1.405885" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.219630, 1.242012, 1.270578, 1.320004, 1.405885" ) ;
            }
        }
        pin(RCT[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.003112") ;
            }
            fall_power("scalar") {
                values ("0.003112") ;
            }
        }  
        }
    }
    bus(WCT) {
        bus_type : WCT_1_0 ;
        direction : input;
        max_transition  : 0.580000 ;
        capacitance : 0.007067;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.355144, 1.380014, 1.411753, 1.466671, 1.562094" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.355144, 1.380014, 1.411753, 1.466671, 1.562094" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.219630, 1.242012, 1.270578, 1.320004, 1.405885" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.219630, 1.242012, 1.270578, 1.320004, 1.405885" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.355144, 1.380014, 1.411753, 1.466671, 1.562094" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.355144, 1.380014, 1.411753, 1.466671, 1.562094" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.219630, 1.242012, 1.270578, 1.320004, 1.405885" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.219630, 1.242012, 1.270578, 1.320004, 1.405885" ) ;
            }
        }
        pin(WCT[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.003112") ;
            }
            fall_power("scalar") {
                values ("0.003112") ;
            }
        }  
        }
    }
    bus(KP) {
        bus_type : KP_2_0 ;
        direction : input;
        max_transition  : 0.580000 ;
        capacitance : 0.001671;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.355144, 1.380014, 1.411753, 1.466671, 1.562094" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.355144, 1.380014, 1.411753, 1.466671, 1.562094" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.219630, 1.242012, 1.270578, 1.320004, 1.405885" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.219630, 1.242012, 1.270578, 1.320004, 1.405885" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.355144, 1.380014, 1.411753, 1.466671, 1.562094" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.355144, 1.380014, 1.411753, 1.466671, 1.562094" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.219630, 1.242012, 1.270578, 1.320004, 1.405885" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.219630, 1.242012, 1.270578, 1.320004, 1.405885" ) ;
            }
        }
        pin(KP[2:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.003112") ;
            }
            fall_power("scalar") {
                values ("0.003112") ;
            }
        }  
        }
    }
 
 
    pin(CLKW) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.580000 ;
        capacitance     : 0.004025 ;
        clock           : true ;
        pin_func_type   : active_rising ;

       timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
       }
       timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }               
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLKW" ;
            when : "!WEB" ;
            sdf_cond : "check_web" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.231374, 0.256243, 0.287983, 0.342901, 0.438325" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.463883, 0.488752, 0.520492, 0.575410, 0.670833" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLKW" ;
            when : "!WEB" ;
            sdf_cond : "check_web" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "1.355144, 1.380014, 1.411753, 1.466671, 1.562094" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "1.355144, 1.380014, 1.411753, 1.466671, 1.562094" ) ;
            }
        }


        
        timing() {
            timing_type   : recovery_rising ;
            related_pin   : "CLKR" ;
            when          : "(!WEB & !REB)" ;
            sdf_cond      : "check_twrcc" ;
            
            rise_constraint("scalar") {
                values ("1.355140" ) ;
            }
        }

        



        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB &(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]) ";
            rise_power("scalar") {
                values ("0.935806") ;
            }
            fall_power("scalar") {
                values ("0.103978") ;
            }
        }
        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB &(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) ";
            rise_power("scalar") {
                values ("0.883143") ;
            }
            fall_power("scalar") {
                values ("0.098127") ;
            }
        }
        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB & (!(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) & !(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]))  ";
            rise_power("scalar") {
                values ("0.909475") ;
            }
            fall_power("scalar") {
                values ("0.101053") ;
            }
        }
        
        internal_power () {
            related_pg_pin : VDD;
            when : "WEB";
            rise_power("scalar") {
                values ("0.004974") ;
            }
            fall_power("scalar") {
                values ("0.000000") ;
            }
        }
        

    }   /* pin(CLKW) */
    
    pin(WEB) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.580000 ;
        capacitance     : 0.001828 ;
        
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
             
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.352860, 0.376220, 0.409827, 0.474330, 0.586370",\
              "0.328657, 0.352017, 0.385624, 0.450127, 0.562167",\
              "0.299281, 0.322642, 0.356248, 0.420752, 0.532791",\
              "0.249993, 0.273354, 0.306960, 0.371464, 0.483503",\
              "0.172118, 0.195478, 0.229085, 0.293588, 0.405628"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.352860, 0.376220, 0.409827, 0.474330, 0.586370",\
              "0.328657, 0.352017, 0.385624, 0.450127, 0.562167",\
              "0.299281, 0.322642, 0.356248, 0.420752, 0.532791",\
              "0.249993, 0.273354, 0.306960, 0.371464, 0.483503",\
              "0.172118, 0.195478, 0.229085, 0.293588, 0.405628"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
             
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.177154, 0.166598, 0.151729, 0.128241, 0.093548",\
              "0.211110, 0.200555, 0.185685, 0.162197, 0.127505",\
              "0.253996, 0.243441, 0.228571, 0.205083, 0.170391",\
              "0.328056, 0.317501, 0.302632, 0.279143, 0.244451",\
              "0.456110, 0.445555, 0.430685, 0.407197, 0.372505"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) { 
                values ( \
              "0.177154, 0.166598, 0.151729, 0.128241, 0.093548",\
              "0.211110, 0.200555, 0.185685, 0.162197, 0.127505",\
              "0.253996, 0.243441, 0.228571, 0.205083, 0.170391",\
              "0.328056, 0.317501, 0.302632, 0.279143, 0.244451",\
              "0.456110, 0.445555, 0.430685, 0.407197, 0.372505"\
               ) ;
            }
        }

        
        

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.003112") ;
            }
            fall_power("scalar") {
                values ("0.003112") ;
            }
        }  

        
    }   /* pin(WEB) */
    
    
    bus(AA) {
        bus_type        : AA_5_0 ;
        direction       : input ;
        max_transition  : 0.580000 ;
        capacitance     : 0.001242 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.255523, 0.278124, 0.309222, 0.369030, 0.473785",\
              "0.231383, 0.253984, 0.285082, 0.344891, 0.449645",\
              "0.200746, 0.223346, 0.254445, 0.314253, 0.419008",\
              "0.147582, 0.170182, 0.201281, 0.261089, 0.365844",\
              "0.056285, 0.078885, 0.109984, 0.169792, 0.274547"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.255523, 0.278124, 0.309222, 0.369030, 0.473785",\
              "0.231383, 0.253984, 0.285082, 0.344891, 0.449645",\
              "0.200746, 0.223346, 0.254445, 0.314253, 0.419008",\
              "0.147582, 0.170182, 0.201281, 0.261089, 0.365844",\
              "0.056285, 0.078885, 0.109984, 0.169792, 0.274547"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.350074, 0.339985, 0.325609, 0.301997, 0.267939",\
              "0.384030, 0.373942, 0.359566, 0.335953, 0.301895",\
              "0.426916, 0.416828, 0.402452, 0.378839, 0.344782",\
              "0.500977, 0.490889, 0.476512, 0.452900, 0.418841",\
              "0.636934, 0.625836, 0.610022, 0.584048, 0.546895"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.350074, 0.339985, 0.325609, 0.301997, 0.267939",\
              "0.384030, 0.373942, 0.359566, 0.335953, 0.301895",\
              "0.426916, 0.416828, 0.402452, 0.378839, 0.344782",\
              "0.500977, 0.490889, 0.476512, 0.452900, 0.418841",\
              "0.636934, 0.625836, 0.610022, 0.584048, 0.546895"\
               ) ;
            }
        }

        
        pin(AA[5:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.024010") ;
            }
            fall_power("scalar") {
                values ("0.024010") ;
            }
        }   
        }
    }   /* bus(AA) */
    
    
    
    
    bus(D) {
        bus_type        : D_31_0 ;
        direction       : input ;
        max_transition  : 0.580000 ;
        capacitance     : 0.001588 ;
        memory_write() {
            address     : AA ;
            clocked_on  : CLKW ;
        }
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.177468, 0.204154, 0.239568, 0.307020, 0.426022",\
              "0.153328, 0.180014, 0.215428, 0.282880, 0.401882",\
              "0.122691, 0.149377, 0.184791, 0.252242, 0.371245",\
              "0.069527, 0.096212, 0.131627, 0.199078, 0.318080",\
              "0.000000, 0.004915, 0.040330, 0.107781, 0.226783"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.177468, 0.204154, 0.239568, 0.307020, 0.426022",\
              "0.153328, 0.180014, 0.215428, 0.282880, 0.401882",\
              "0.122691, 0.149377, 0.184791, 0.252242, 0.371245",\
              "0.069527, 0.096212, 0.131627, 0.199078, 0.318080",\
              "0.000000, 0.004915, 0.040330, 0.107781, 0.226783"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.452435, 0.425394, 0.390334, 0.323339, 0.213390",\
              "0.476690, 0.449649, 0.414589, 0.347594, 0.237644",\
              "0.507323, 0.480282, 0.445221, 0.378226, 0.268277",\
              "0.561245, 0.533182, 0.498122, 0.431127, 0.321177",\
              "0.661859, 0.632114, 0.593548, 0.522594, 0.412644"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.452435, 0.425394, 0.390334, 0.323339, 0.213390",\
              "0.476690, 0.449649, 0.414589, 0.347594, 0.237644",\
              "0.507323, 0.480282, 0.445221, 0.378226, 0.268277",\
              "0.561245, 0.533182, 0.498122, 0.431127, 0.321177",\
              "0.661859, 0.632114, 0.593548, 0.522594, 0.412644"\
               ) ;
            }
        }
        
        
        pin(D[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.008426") ;
            }
            fall_power("scalar") {
                values ("0.008426") ;
            }
        }
        }

    }   /* bus(D) */
    
    

    
    
    bus(BWEB) {
        bus_type        : BWEB_31_0 ;
        direction       : input ;
        max_transition  : 0.580000 ;
        capacitance     : 0.001673 ;
        
       timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.198949, 0.226208, 0.261049, 0.328500, 0.448665",\
              "0.174746, 0.202005, 0.236846, 0.304297, 0.424461",\
              "0.145370, 0.172628, 0.207470, 0.274921, 0.395086",\
              "0.096082, 0.123341, 0.158182, 0.225633, 0.345798",\
              "0.018207, 0.045465, 0.080307, 0.147758, 0.267923"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.198949, 0.226208, 0.261049, 0.328500, 0.448665",\
              "0.174746, 0.202005, 0.236846, 0.304297, 0.424461",\
              "0.145370, 0.172628, 0.207470, 0.274921, 0.395086",\
              "0.096082, 0.123341, 0.158182, 0.225633, 0.345798",\
              "0.018207, 0.045465, 0.080307, 0.147758, 0.267923"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.364455, 0.339728, 0.307989, 0.250144, 0.149525",\
              "0.388710, 0.363983, 0.332244, 0.274398, 0.173780",\
              "0.419343, 0.394616, 0.362876, 0.305032, 0.204412",\
              "0.472243, 0.447516, 0.415776, 0.357932, 0.257312",\
              "0.565081, 0.538983, 0.507243, 0.449398, 0.348780"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.364455, 0.339728, 0.307989, 0.250144, 0.149525",\
              "0.388710, 0.363983, 0.332244, 0.274398, 0.173780",\
              "0.419343, 0.394616, 0.362876, 0.305032, 0.204412",\
              "0.472243, 0.447516, 0.415776, 0.357932, 0.257312",\
              "0.565081, 0.538983, 0.507243, 0.449398, 0.348780"\
               ) ;
            }
        }

        
        pin(BWEB[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.005813") ;
            }
            fall_power("scalar") {
                values ("0.005813") ;
            }
        }
        }
  
    }   /* bus(BWEB) */
    
    
    
    pin(CLKR) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.580000 ;
        capacitance     : 0.004020 ;
        clock           : true ;
        pin_func_type   : active_rising ;
        timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }               
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLKR" ;
            when : "!REB" ;
            sdf_cond : "check_reb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.100000, 0.100000, 0.100000, 0.100000, 0.111912" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.428817, 0.440002, 0.448494, 0.459141, 0.473130" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLKR" ;
            when : "!REB" ;
            sdf_cond : "check_reb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.976024, 0.987209, 0.995701, 1.006348, 1.160000" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.976024, 0.987209, 0.995701, 1.006348, 1.160000" ) ;
            }
        }

        timing() {
            
            timing_type   : recovery_rising ;
            related_pin   : "CLKW" ;
            when          : "(!WEB & !REB)" ;
            sdf_cond      : "check_trwcc" ;
            
            rise_constraint("scalar") {
                values ( "0.976024" ) ;
            }
        }
        
        


        internal_power () {
            related_pg_pin : VDD;
            when : "!REB";

            rise_power("scalar") {
                values ("0.526622") ;
            }
            fall_power("scalar") {
                values ("0.789932") ;
            }
        }
        
        
        internal_power () {
            related_pg_pin : VDD;
            when : "REB";
            rise_power("scalar") {
                values ("0.005401") ;
            }
            fall_power("scalar") {
                values ("0.000000") ;
            }
        }
        
    }   /* pin(CLKR) */
    
    
    pin(REB) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
         direction       : input ;
        max_transition  : 0.580000 ;
        capacitance     : 0.001817 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.390512, 0.416192, 0.449174, 0.513004, 0.624848",\
              "0.362674, 0.388354, 0.421337, 0.485167, 0.597011",\
              "0.332959, 0.358639, 0.391622, 0.455452, 0.567296",\
              "0.282712, 0.308392, 0.341375, 0.405204, 0.517048",\
              "0.197816, 0.223496, 0.256479, 0.320309, 0.432153"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.390512, 0.416192, 0.449174, 0.513004, 0.624848",\
              "0.362674, 0.388354, 0.421337, 0.485167, 0.597011",\
              "0.332959, 0.358639, 0.391622, 0.455452, 0.567296",\
              "0.282712, 0.308392, 0.341375, 0.405204, 0.517048",\
              "0.197816, 0.223496, 0.256479, 0.320309, 0.432153"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.168230, 0.157581, 0.142845, 0.118938, 0.083951",\
              "0.183761, 0.173112, 0.158376, 0.134469, 0.099482",\
              "0.195646, 0.184998, 0.170262, 0.146355, 0.111368",\
              "0.210107, 0.199458, 0.184722, 0.160816, 0.125829",\
              "0.229865, 0.219216, 0.204480, 0.180573, 0.145586"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) { 
                values ( \
              "0.168230, 0.157581, 0.142845, 0.118938, 0.083951",\
              "0.183761, 0.173112, 0.158376, 0.134469, 0.099482",\
              "0.195646, 0.184998, 0.170262, 0.146355, 0.111368",\
              "0.210107, 0.199458, 0.184722, 0.160816, 0.125829",\
              "0.229865, 0.219216, 0.204480, 0.180573, 0.145586"\
               ) ;
            }
        }       
        

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.003565") ;
            }
            fall_power("scalar") {
                values ("0.003565") ;
            }
        }  
    }   /* pin(REB) */
    
    
    bus(AB) {
        bus_type        : AB_5_0 ;
        direction       : input ;
        max_transition  : 0.580000 ;
        capacitance     : 0.001239 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
            when            :"(!REB)" ;
            sdf_cond        :"RE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.264622, 0.282612, 0.304237, 0.339279, 0.389987",\
              "0.253526, 0.271515, 0.293140, 0.328182, 0.378890",\
              "0.245020, 0.263009, 0.284634, 0.319676, 0.370385",\
              "0.234656, 0.252645, 0.274271, 0.309312, 0.360021",\
              "0.220539, 0.238528, 0.260153, 0.295195, 0.345903"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.264622, 0.282612, 0.304237, 0.339279, 0.389987",\
              "0.253526, 0.271515, 0.293140, 0.328182, 0.378890",\
              "0.245020, 0.263009, 0.284634, 0.319676, 0.370385",\
              "0.234656, 0.252645, 0.274271, 0.309312, 0.360021",\
              "0.220539, 0.238528, 0.260153, 0.295195, 0.345903"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
            when            :"(!REB)" ;
            sdf_cond        :"RE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.180618, 0.172330, 0.164256, 0.152570, 0.136994",\
              "0.196148, 0.187861, 0.179787, 0.168101, 0.152524",\
              "0.208034, 0.199747, 0.191673, 0.179987, 0.164410",\
              "0.222495, 0.214208, 0.206134, 0.194448, 0.178871",\
              "0.242253, 0.233965, 0.225891, 0.214206, 0.198629"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.180618, 0.172330, 0.164256, 0.152570, 0.136994",\
              "0.196148, 0.187861, 0.179787, 0.168101, 0.152524",\
              "0.208034, 0.199747, 0.191673, 0.179987, 0.164410",\
              "0.222495, 0.214208, 0.206134, 0.194448, 0.178871",\
              "0.242253, 0.233965, 0.225891, 0.214206, 0.198629"\
               ) ;
            }
        }

        
        pin(AB[5:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.024010") ;
            }
            fall_power("scalar") {
                values ("0.024010") ;
            }
        }  
        }

    }   /* bus(AB) */
    
    


    
    bus(Q) {
        bus_type        : Q_31_0 ;
        direction       : output ;
        max_capacitance : 0.219700 ;
        memory_read() {
            address     : AB ;
        }
        timing() {
            related_pin   : "CLKR" ;
            timing_type   : rising_edge ;
            timing_sense  : non_unate ;

            when          : "!REB" ;
            sdf_cond      : "!REB" ;

            cell_rise(sig2sram_delay_template) {
                values ( \
              "0.447800, 0.501056, 0.557061, 0.659675, 0.859149",\
              "0.458985, 0.512241, 0.568246, 0.670861, 0.870334",\
              "0.467477, 0.520733, 0.576738, 0.679353, 0.878826",\
              "0.478124, 0.531380, 0.587384, 0.689999, 0.889473",\
              "0.492113, 0.545369, 0.601374, 0.703989, 0.903462"\
               ) ;
            }
            
            cell_fall(sig2sram_delay_template) {
                values ( \
              "0.447800, 0.501056, 0.557061, 0.659675, 0.859149",\
              "0.458985, 0.512241, 0.568246, 0.670861, 0.870334",\
              "0.467477, 0.520733, 0.576738, 0.679353, 0.878826",\
              "0.478124, 0.531380, 0.587384, 0.689999, 0.889473",\
              "0.492113, 0.545369, 0.601374, 0.703989, 0.903462"\
               ) ;
            }
            
            retaining_rise(sig2sram_delay_template) {
                values ( \
              "0.270365, 0.301018, 0.333001, 0.394424, 0.516437",\
              "0.281018, 0.311671, 0.343654, 0.405076, 0.527090",\
              "0.289105, 0.319758, 0.351741, 0.413164, 0.535177",\
              "0.299245, 0.329898, 0.361881, 0.423303, 0.545317",\
              "0.312568, 0.343221, 0.375204, 0.436627, 0.558640"\
               ) ;
            }
            
            retaining_fall(sig2sram_delay_template) {
                values ( \
              "0.270365, 0.301018, 0.333001, 0.394424, 0.516437",\
              "0.281018, 0.311671, 0.343654, 0.405076, 0.527090",\
              "0.289105, 0.319758, 0.351741, 0.413164, 0.535177",\
              "0.299245, 0.329898, 0.361881, 0.423303, 0.545317",\
              "0.312568, 0.343221, 0.375204, 0.436627, 0.558640"\
               ) ;
            }
            
            rise_transition(sram_load_template) {
                values ( "0.034156, 0.108689, 0.200105, 0.383933, 0.759030" ) ;

            }
            
            fall_transition(sram_load_template) {
                values ( "0.034156, 0.108689, 0.200105, 0.383933, 0.759030" ) ;

            }
            
            retain_rise_slew(sram_load_template) {
                values ( "0.019462, 0.069855, 0.126997, 0.243954, 0.473405" ) ;
            }
            
            retain_fall_slew(sram_load_template) {
                values ( "0.019462, 0.069855, 0.126997, 0.243954, 0.473405" ) ;
            }
        }




        pin(Q[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
            power_down_function : "!VDD + VSS";
        internal_power () {
            related_pg_pin : VDD;
            rise_power(sram_power_template) {
                values ("0.002666, 0.002666, 0.002666, 0.002666, 0.002666") ;
            }
            fall_power(sram_power_template) {
                values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000") ;
            }
        }
    }
} /* bus(Q) */
    
    
    





    



  leakage_power () {
    related_pg_pin : VDD;
    value : 0.053808;
  }
  


}   /* cell() */

}   /* library() */

