[
    {
        "offset": 0,
        "fields": [
            { "bits": [15,12],  "name": "out_cnt",              "attr": "rw", "default": "0", "desc": "adc lvds sampler clock cycle delay" },
            { "bits": 9,        "name": "rx_dac_gain",          "attr": "rw", "default": "0", "desc": "dac gain" },
            { "bits": 8,        "name": "is_10_bit",            "attr": "rw", "default": "0", "desc": "adc digital length" },
            { "bits": [5,0],    "name": "adc_clk_dly",          "attr": "rw", "default": "0", "desc": "adc lvds sampler clock fractional delay" }
        ]
    },
    {
        "offset": "'hc",
        "fields": [
			{ "bits": [31,28],  "name": "ld_dac_en",    "attr":"rw",  "default": "0", "desc": "Laser dac digital value enable" },
            { "bits": [11,0],  "name": "ld_dac_val",    "attr":"rw",  "default": "0", "desc": "Laser dac digital value" }
        ]
    },
    {
        "offset": "'h10",
        "fields": [
            { "bits": [27,16], "name": "adc_chb_result",    "attr":"ro",  "default": "0", "desc": "The adc channel B sampled result" },
            { "bits": [11,0],  "name": "adc_cha_result",    "attr":"ro",  "default": "0", "desc": "The adc channel A sampled result" }
        ]
    },
    {
        "offset": "'h14",
        "fields": [
            { "bits": [27,16], "name": "adc_fco_result",    "attr":"ro",  "default": "0", "desc": "The adc fco sampled result" },
            { "bits": [11,0],  "name": "adc_dco_result",    "attr":"ro",  "default": "0", "desc": "The adc dco sampled result" }
        ]
    },
    {
        "offset": "'h20",
        "fields": [
            { "bits": 31,  "name": "adc_spi_wr_en",    "attr":"wo",  "default": "0", "desc": "write 1 to trigger adc spi write" },
            { "bits": 30,  "name": "adc_spi_rd_en",    "attr":"wo",  "default": "0", "desc": "write 1 to wr_en and rd_en at the same time to trigger adc spi read" },
            { "bits": 29,  "name": "adc_spi_busy",     "attr":"ro",  "default": "0", "desc": "adc spi interface busy status" },
            { "bits": [23,0],  "name": "adc_spi_wdata",    "attr":"rw",  "default": "0", "desc": "The data need to be written to spi of adc" }
        ]
    },
    {
        "offset": "'h24",
        "fields": [
            { "bits": [12,8],  "name": "adc_spi_wr_len",     "attr":"rw",  "default": "0", "desc": "adc spi write length; when do write, should be 24, when do read, should be 16" },
            { "bits": [7,0],  "name": "adc_spi_rdata",     "attr":"ro",  "default": "0", "desc": "adc spi read data" }
        ]
    },
    {
        "offset": "'h28",
        "fields": [
            { "bits": 31,  "name": "rx_dac_spi_wr_en",    "attr":"wo",  "default": "0", "desc": "write 1 to trigger rx_dac spi write" },
            { "bits": 29,  "name": "rx_dac_spi_busy",     "attr":"ro",  "default": "0", "desc": "rx_dac spi interface busy status" },
            { "bits": [23,0],  "name": "rx_dac_spi_wdata",    "attr":"rw",  "default": "0", "desc": "The data need to be written to spi of rx_dac" }
        ]
    },
    {
        "offset": "'h2c",
        "fields": [
            { "bits": 30,  "name": "l_adc_spi_rd_en",    "attr":"wo",  "default": "0", "desc": "write 1 to trigger l_adc spi read" },
            { "bits": 29,  "name": "l_adc_spi_busy",     "attr":"ro",  "default": "0", "desc": "l_adc spi interface busy status" },
            { "bits": [27,14],  "name": "l_adc_spi_rdata1",    "attr":"ro",  "default": "0", "desc": "The chb data read back from spi" },
            { "bits": [13,0],  "name": "l_adc_spi_rdata",    "attr":"ro",  "default": "0", "desc": "The cha data read back from spi" }
        ]
    },
    {
        "offset": "'h40",
        "fields": [
            { "bits": [31,0], "name": "timer_l",    "attr":"ro",  "default": "0", "desc": "The timer LSB. Clock cycles from timer_rst" }
        ]
    },
    {
        "offset": "'h44",
        "fields": [
            { "bits": 31,  "name": "timer_rst",    "attr":"wo",  "default": "0", "desc": "write 1 to reset timer_l and timer_h" },
            { "bits": 30,  "name": "timer_stop",    "attr":"rw",  "default": "0", "desc": "write 1 to stop timer_l and timer_h" },
            { "bits": [29,0], "name": "timer_h",    "attr":"ro",  "default": "0", "desc": "The timer MSB. Clock cycles from timer_rst" }
        ]
    }
]
