SETPROJECT c:\cpugen\applications\cpu16bit\xilinx
SET OverwriteFiles=true
SET SimulationOutputProducts = Verilog VHDL
SET XilinxFamily = Spartan3
EXECUTE ram.xcp
