\hypertarget{structMPU__Type}{}\section{M\+P\+U\+\_\+\+Type Struct Reference}
\label{structMPU__Type}\index{M\+P\+U\+\_\+\+Type@{M\+P\+U\+\_\+\+Type}}


{\ttfamily \#include $<$M\+K64\+F12.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structMPU__Type_a2e4d19626a870bb11f40ff09359fae44}{C\+E\+SR}
\item 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+0} \mbox{[}12\mbox{]}\hypertarget{structMPU__Type_a194b7be6b30b8e71bfde7c8f7f653a02}{}\label{structMPU__Type_a194b7be6b30b8e71bfde7c8f7f653a02}

\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I} uint32\_t \hyperlink{structMPU__Type_a42d8704b2a791eba1d1bc2166e755a77}{EAR}\\
\>\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I} uint32\_t \hyperlink{structMPU__Type_a3adbf6d9dac1f29825896fa67d40a4ef}{EDR}\\
\} {\bfseries SP} \mbox{[}5\mbox{]}\hypertarget{structMPU__Type_ad75589c804f275a7bf66b297e5733b55}{}\label{structMPU__Type_ad75589c804f275a7bf66b297e5733b55}
\\

\end{tabbing}\item 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+1} \mbox{[}968\mbox{]}\hypertarget{structMPU__Type_ae772a672c918e4378b659f5630f1bc95}{}\label{structMPU__Type_ae772a672c918e4378b659f5630f1bc95}

\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structMPU__Type_a288c0fa35bf00f08891834e510832946}{W\+O\+RD} \mbox{[}12\mbox{]}\mbox{[}4\mbox{]}
\item 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+2} \mbox{[}832\mbox{]}\hypertarget{structMPU__Type_a55995236bd8780376b7a7368f8d742b4}{}\label{structMPU__Type_a55995236bd8780376b7a7368f8d742b4}

\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structMPU__Type_aef0fd019f3b3fef54756a7df6cc61cd5}{R\+G\+D\+A\+AC} \mbox{[}12\mbox{]}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I} uint32\_t \hyperlink{structMPU__Type_a42d8704b2a791eba1d1bc2166e755a77}{EAR}\\
\>\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I} uint32\_t \hyperlink{structMPU__Type_a3adbf6d9dac1f29825896fa67d40a4ef}{EDR}\\
\} {\bfseries SP} \mbox{[}5\mbox{]}\hypertarget{structMPU__Type_aaa910093a90686134659fbd32250f41c}{}\label{structMPU__Type_aaa910093a90686134659fbd32250f41c}
\\

\end{tabbing}\end{DoxyCompactItemize}


\subsection{Detailed Description}
M\+PU -\/ Register Layout Typedef 

\subsection{Member Data Documentation}
\index{M\+P\+U\+\_\+\+Type@{M\+P\+U\+\_\+\+Type}!C\+E\+SR@{C\+E\+SR}}
\index{C\+E\+SR@{C\+E\+SR}!M\+P\+U\+\_\+\+Type@{M\+P\+U\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{C\+E\+SR}{CESR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t M\+P\+U\+\_\+\+Type\+::\+C\+E\+SR}\hypertarget{structMPU__Type_a2e4d19626a870bb11f40ff09359fae44}{}\label{structMPU__Type_a2e4d19626a870bb11f40ff09359fae44}
Control/\+Error Status Register, offset\+: 0x0 \index{M\+P\+U\+\_\+\+Type@{M\+P\+U\+\_\+\+Type}!E\+AR@{E\+AR}}
\index{E\+AR@{E\+AR}!M\+P\+U\+\_\+\+Type@{M\+P\+U\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{E\+AR}{EAR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t M\+P\+U\+\_\+\+Type\+::\+E\+AR}\hypertarget{structMPU__Type_a42d8704b2a791eba1d1bc2166e755a77}{}\label{structMPU__Type_a42d8704b2a791eba1d1bc2166e755a77}
Error Address Register, slave port n, array offset\+: 0x10, array step\+: 0x8 \index{M\+P\+U\+\_\+\+Type@{M\+P\+U\+\_\+\+Type}!E\+DR@{E\+DR}}
\index{E\+DR@{E\+DR}!M\+P\+U\+\_\+\+Type@{M\+P\+U\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{E\+DR}{EDR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t M\+P\+U\+\_\+\+Type\+::\+E\+DR}\hypertarget{structMPU__Type_a3adbf6d9dac1f29825896fa67d40a4ef}{}\label{structMPU__Type_a3adbf6d9dac1f29825896fa67d40a4ef}
Error Detail Register, slave port n, array offset\+: 0x14, array step\+: 0x8 \index{M\+P\+U\+\_\+\+Type@{M\+P\+U\+\_\+\+Type}!R\+G\+D\+A\+AC@{R\+G\+D\+A\+AC}}
\index{R\+G\+D\+A\+AC@{R\+G\+D\+A\+AC}!M\+P\+U\+\_\+\+Type@{M\+P\+U\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{R\+G\+D\+A\+AC}{RGDAAC}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t M\+P\+U\+\_\+\+Type\+::\+R\+G\+D\+A\+AC}\hypertarget{structMPU__Type_aef0fd019f3b3fef54756a7df6cc61cd5}{}\label{structMPU__Type_aef0fd019f3b3fef54756a7df6cc61cd5}
Region Descriptor Alternate Access Control n, array offset\+: 0x800, array step\+: 0x4 \index{M\+P\+U\+\_\+\+Type@{M\+P\+U\+\_\+\+Type}!W\+O\+RD@{W\+O\+RD}}
\index{W\+O\+RD@{W\+O\+RD}!M\+P\+U\+\_\+\+Type@{M\+P\+U\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{W\+O\+RD}{WORD}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t M\+P\+U\+\_\+\+Type\+::\+W\+O\+RD}\hypertarget{structMPU__Type_a288c0fa35bf00f08891834e510832946}{}\label{structMPU__Type_a288c0fa35bf00f08891834e510832946}
Region Descriptor n, Word 0..Region Descriptor n, Word 3, array offset\+: 0x400, array step\+: index$\ast$0x10, index2$\ast$0x4 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/M\+K64\+F12.\+h\end{DoxyCompactItemize}
