

================================================================
== Vivado HLS Report for 'Echo'
================================================================
* Date:           Sun Apr 28 11:06:53 2019

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        Echo
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z100ffg900-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.59|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   12|   12|   13|   13|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|     303|     301|
|FIFO             |        -|      -|       -|       -|
|Instance         |        0|      5|     454|     879|
|Memory           |       16|      -|       0|       0|
|Multiplexer      |        -|      -|       -|     179|
|Register         |        -|      -|     505|       -|
+-----------------+---------+-------+--------+--------+
|Total            |       16|      5|    1262|    1359|
+-----------------+---------+-------+--------+--------+
|Available        |     1510|   2020|  554800|  277400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        1|   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Echo_CTRL_BUS_s_axi_U    |Echo_CTRL_BUS_s_axi   |        0|      0|  106|  168|
    |Echo_fadd_32ns_32bkb_U1  |Echo_fadd_32ns_32bkb  |        0|      2|  205|  390|
    |Echo_fmul_32ns_32cud_U2  |Echo_fmul_32ns_32cud  |        0|      3|  143|  321|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|      5|  454|  879|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +------------+---------------+---------+---+----+------+-----+------+-------------+
    |   Memory   |     Module    | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------+---------------+---------+---+----+------+-----+------+-------------+
    |buffer_r_U  |Echo_buffer_r  |       16|  0|   0|  4800|   32|     1|       153600|
    +------------+---------------+---------+---+----+------+-----+------+-------------+
    |Total       |               |       16|  0|   0|  4800|   32|     1|       153600|
    +------------+---------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+-----+----+------------+------------+
    |          Variable Name         | Operation| DSP48E|  FF | LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+-----+----+------------+------------+
    |tmp_1_fu_258_p2                 |     +    |      0|  101|  37|          32|           1|
    |tmp_3_fu_239_p2                 |     +    |      0|  101|  37|          32|           1|
    |grp_fu_153_p2                   |     -    |      0|  101|  37|          13|          32|
    |value_in_V_0_load_A             |    and   |      0|    0|   2|           1|           1|
    |value_in_V_0_load_B             |    and   |      0|    0|   2|           1|           1|
    |value_out_V_1_load_A            |    and   |      0|    0|   2|           1|           1|
    |value_out_V_1_load_B            |    and   |      0|    0|   2|           1|           1|
    |tmp_4_fu_189_p2                 |   icmp   |      0|    0|  16|          32|          32|
    |tmp_6_fu_252_p2                 |   icmp   |      0|    0|  16|          32|          13|
    |tmp_s_fu_234_p2                 |   icmp   |      0|    0|  16|          32|          13|
    |value_in_V_0_state_cmp_full     |   icmp   |      0|    0|   1|           2|           1|
    |value_out_V_1_state_cmp_full    |   icmp   |      0|    0|   1|           2|           1|
    |delaycheck_flag_s_fu_216_p2     |    or    |      0|    0|   2|           1|           1|
    |readBuffer_loc_tmp_5_fu_194_p3  |  select  |      0|    0|  32|           1|          32|
    |storemerge5_fu_264_p3           |  select  |      0|    0|  32|           1|          32|
    |storemerge_fu_244_p3            |  select  |      0|    0|  32|           1|          32|
    |writeBuffer_load_s_fu_222_p3    |  select  |      0|    0|  32|           1|          32|
    |not_tmp_4_fu_211_p2             |    xor   |      0|    0|   2|           1|           2|
    +--------------------------------+----------+-------+-----+----+------------+------------+
    |Total                           |          |      0|  303| 301|         187|         229|
    +--------------------------------+----------+-------+-----+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  65|         14|    1|         14|
    |buffer_r_address0        |  15|          3|   13|         39|
    |delaycheck_loc_reg_121   |   9|          2|   32|         64|
    |grp_fu_153_p1            |  15|          3|   32|         96|
    |readBuffer_loc_reg_111   |   9|          2|   32|         64|
    |value_in_V_0_data_out    |   9|          2|   32|         64|
    |value_in_V_0_state       |  15|          3|    2|          6|
    |value_in_V_TDATA_blk_n   |   9|          2|    1|          2|
    |value_out_V_1_data_out   |   9|          2|   32|         64|
    |value_out_V_1_state      |  15|          3|    2|          6|
    |value_out_V_TDATA_blk_n  |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 179|         38|  180|        421|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |  13|   0|   13|          0|
    |buffer_load_reg_330           |  32|   0|   32|          0|
    |current_value_reg_345         |  32|   0|   32|          0|
    |delay_read_reg_294            |  32|   0|   32|          0|
    |delaycheck                    |  32|   0|   32|          0|
    |delaycheck_flag_reg_130       |   1|   0|    1|          0|
    |delaycheck_loc_reg_121        |  32|   0|   32|          0|
    |guard_variable_for_E          |   1|   0|    1|          0|
    |guard_variable_for_E_1        |   1|   0|    1|          0|
    |readBuffer                    |  32|   0|   32|          0|
    |readBuffer_loc_reg_111        |  32|   0|   32|          0|
    |readBuffer_loc_tmp_5_reg_319  |  32|   0|   32|          0|
    |scale_read_reg_289            |  32|   0|   32|          0|
    |tmp_4_reg_313                 |   1|   0|    1|          0|
    |tmp_8_reg_335                 |  32|   0|   32|          0|
    |value_in_V_0_payload_A        |  32|   0|   32|          0|
    |value_in_V_0_payload_B        |  32|   0|   32|          0|
    |value_in_V_0_sel_rd           |   1|   0|    1|          0|
    |value_in_V_0_sel_wr           |   1|   0|    1|          0|
    |value_in_V_0_state            |   2|   0|    2|          0|
    |value_out_V_1_payload_A       |  32|   0|   32|          0|
    |value_out_V_1_payload_B       |  32|   0|   32|          0|
    |value_out_V_1_sel_rd          |   1|   0|    1|          0|
    |value_out_V_1_sel_wr          |   1|   0|    1|          0|
    |value_out_V_1_state           |   2|   0|    2|          0|
    |writeBuffer                   |  32|   0|   32|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 505|   0|  505|          0|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+--------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|   Protocol   | Source Object|    C Type    |
+------------------------+-----+-----+--------------+--------------+--------------+
|s_axi_CTRL_BUS_AWVALID  |  in |    1|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_AWREADY  | out |    1|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_AWADDR   |  in |    5|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_WVALID   |  in |    1|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_WREADY   | out |    1|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_WDATA    |  in |   32|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_WSTRB    |  in |    4|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_ARVALID  |  in |    1|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_ARREADY  | out |    1|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_ARADDR   |  in |    5|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_RVALID   | out |    1|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_RREADY   |  in |    1|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_RDATA    | out |   32|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_RRESP    | out |    2|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_BVALID   | out |    1|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_BREADY   |  in |    1|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_BRESP    | out |    2|     s_axi    |   CTRL_BUS   |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_none |     Echo     | return value |
|ap_rst_n                |  in |    1| ap_ctrl_none |     Echo     | return value |
|value_in_V_TDATA        |  in |   32|     axis     |  value_in_V  |    pointer   |
|value_in_V_TVALID       |  in |    1|     axis     |  value_in_V  |    pointer   |
|value_in_V_TREADY       | out |    1|     axis     |  value_in_V  |    pointer   |
|value_out_V_TDATA       | out |   32|     axis     |  value_out_V |    pointer   |
|value_out_V_TVALID      | out |    1|     axis     |  value_out_V |    pointer   |
|value_out_V_TREADY      |  in |    1|     axis     |  value_out_V |    pointer   |
+------------------------+-----+-----+--------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 13
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
* FSM state operations: 

 <State 1>: 5.49ns
ST_1: StgValue_14 (11)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(float* %value_in_V), !map !20

ST_1: StgValue_15 (12)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(float* %value_out_V), !map !26

ST_1: StgValue_16 (13)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32 %delay), !map !30

ST_1: StgValue_17 (14)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(float %scale), !map !36

ST_1: StgValue_18 (15)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @Echo_str) nounwind

ST_1: scale_read (16)  [1/1] 1.00ns
:5  %scale_read = call float @_ssdm_op_Read.s_axilite.float(float %scale)

ST_1: delay_read (17)  [1/1] 1.00ns
:6  %delay_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %delay)

ST_1: StgValue_21 (18)  [1/1] 0.00ns  loc: src/Echo.cpp:23
:7  call void (...)* @_ssdm_op_SpecLatency(i32 12, i32 65535, [1 x i8]* @p_str) nounwind

ST_1: StgValue_22 (19)  [1/1] 0.00ns  loc: src/Echo.cpp:25
:8  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_1: StgValue_23 (20)  [1/1] 0.00ns  loc: src/Echo.cpp:26
:9  call void (...)* @_ssdm_op_SpecInterface(i32 %delay, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [9 x i8]* @p_str3, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_1: StgValue_24 (21)  [1/1] 0.00ns  loc: src/Echo.cpp:27
:10  call void (...)* @_ssdm_op_SpecInterface(float %scale, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [9 x i8]* @p_str3, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_1: StgValue_25 (22)  [1/1] 0.00ns  loc: src/Echo.cpp:29
:11  call void (...)* @_ssdm_op_SpecInterface(float* %value_in_V, [5 x i8]* @p_str4, i32 1, i32 1, [5 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_1: StgValue_26 (23)  [1/1] 0.00ns  loc: src/Echo.cpp:30
:12  call void (...)* @_ssdm_op_SpecInterface(float* %value_out_V, [5 x i8]* @p_str4, i32 1, i32 1, [5 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_1: guard_variable_for_E (24)  [1/1] 0.00ns
:13  %guard_variable_for_E = load i1* @guard_variable_for_E, align 1

ST_1: readBuffer_load (25)  [1/1] 0.00ns  loc: src/Echo.cpp:48
:14  %readBuffer_load = load i32* @readBuffer, align 4

ST_1: StgValue_29 (26)  [1/1] 1.59ns  loc: src/Echo.cpp:33
:15  br i1 %guard_variable_for_E, label %._crit_edge, label %codeRepl1

ST_1: tmp_2_i (28)  [1/1] 2.90ns  loc: src/Echo.cpp:33
codeRepl1:0  %tmp_2_i = sub nsw i32 4800, %delay_read

ST_1: StgValue_31 (29)  [1/1] 0.00ns  loc: src/Echo.cpp:33
codeRepl1:1  store i1 true, i1* @guard_variable_for_E, align 1

ST_1: StgValue_32 (30)  [1/1] 1.59ns
codeRepl1:2  br label %._crit_edge

ST_1: readBuffer_loc (32)  [1/1] 0.00ns  loc: src/Echo.cpp:33
._crit_edge:0  %readBuffer_loc = phi i32 [ %tmp_2_i, %codeRepl1 ], [ %readBuffer_load, %0 ]

ST_1: guard_variable_for_E_1 (33)  [1/1] 0.00ns
._crit_edge:1  %guard_variable_for_E_1 = load i1* @guard_variable_for_E_1, align 1

ST_1: delaycheck_load (34)  [1/1] 0.00ns  loc: src/Echo.cpp:38
._crit_edge:2  %delaycheck_load = load i32* @delaycheck, align 4

ST_1: StgValue_36 (35)  [1/1] 1.59ns  loc: src/Echo.cpp:36
._crit_edge:3  br i1 %guard_variable_for_E_1, label %._crit_edge6, label %codeRepl

ST_1: StgValue_37 (37)  [1/1] 0.00ns  loc: src/Echo.cpp:36
codeRepl:0  store i1 true, i1* @guard_variable_for_E_1, align 1

ST_1: StgValue_38 (38)  [1/1] 1.59ns
codeRepl:1  br label %._crit_edge6


 <State 2>: 8.59ns
ST_2: delaycheck_loc (41)  [1/1] 0.00ns  loc: src/Echo.cpp:38 (grouped into LUT with out node tmp_4)
._crit_edge6:1  %delaycheck_loc = phi i32 [ %delay_read, %codeRepl ], [ %delaycheck_load, %._crit_edge ]

ST_2: tmp_4 (42)  [1/1] 3.26ns  loc: src/Echo.cpp:38 (out node of the LUT)
._crit_edge6:2  %tmp_4 = icmp eq i32 %delaycheck_loc, %delay_read

ST_2: tmp_5 (44)  [1/1] 2.90ns  loc: src/Echo.cpp:40
._crit_edge6:4  %tmp_5 = sub nsw i32 4800, %delay_read

ST_2: readBuffer_loc_tmp_5 (45)  [1/1] 2.07ns  loc: src/Echo.cpp:38
._crit_edge6:5  %readBuffer_loc_tmp_5 = select i1 %tmp_4, i32 %readBuffer_loc, i32 %tmp_5

ST_2: tmp_7 (50)  [1/1] 0.00ns  loc: src/Echo.cpp:48
._crit_edge6:10  %tmp_7 = sext i32 %readBuffer_loc_tmp_5 to i64

ST_2: buffer_addr (51)  [1/1] 0.00ns  loc: src/Echo.cpp:48
._crit_edge6:11  %buffer_addr = getelementptr inbounds [4800 x float]* @buffer_r, i64 0, i64 %tmp_7

ST_2: buffer_load (52)  [2/2] 3.25ns  loc: src/Echo.cpp:48
._crit_edge6:12  %buffer_load = load float* %buffer_addr, align 4


 <State 3>: 3.25ns
ST_3: buffer_load (52)  [1/2] 3.25ns  loc: src/Echo.cpp:48
._crit_edge6:12  %buffer_load = load float* %buffer_addr, align 4


 <State 4>: 5.70ns
ST_4: tmp_8 (53)  [4/4] 5.70ns  loc: src/Echo.cpp:48
._crit_edge6:13  %tmp_8 = fmul float %buffer_load, %scale_read


 <State 5>: 5.70ns
ST_5: tmp_8 (53)  [3/4] 5.70ns  loc: src/Echo.cpp:48
._crit_edge6:13  %tmp_8 = fmul float %buffer_load, %scale_read


 <State 6>: 5.70ns
ST_6: tmp_8 (53)  [2/4] 5.70ns  loc: src/Echo.cpp:48
._crit_edge6:13  %tmp_8 = fmul float %buffer_load, %scale_read


 <State 7>: 5.70ns
ST_7: tmp_2 (49)  [2/2] 0.00ns  loc: src/Echo.cpp:46
._crit_edge6:9  %tmp_2 = call float @_ssdm_op_Read.axis.volatile.floatP(float* %value_in_V)

ST_7: tmp_8 (53)  [1/4] 5.70ns  loc: src/Echo.cpp:48
._crit_edge6:13  %tmp_8 = fmul float %buffer_load, %scale_read


 <State 8>: 7.26ns
ST_8: tmp_2 (49)  [1/2] 0.00ns  loc: src/Echo.cpp:46
._crit_edge6:9  %tmp_2 = call float @_ssdm_op_Read.axis.volatile.floatP(float* %value_in_V)

ST_8: current_value (54)  [5/5] 7.26ns  loc: src/Echo.cpp:48
._crit_edge6:14  %current_value = fadd float %tmp_2, %tmp_8


 <State 9>: 7.26ns
ST_9: current_value (54)  [4/5] 7.26ns  loc: src/Echo.cpp:48
._crit_edge6:14  %current_value = fadd float %tmp_2, %tmp_8


 <State 10>: 7.26ns
ST_10: current_value (54)  [3/5] 7.26ns  loc: src/Echo.cpp:48
._crit_edge6:14  %current_value = fadd float %tmp_2, %tmp_8


 <State 11>: 7.26ns
ST_11: current_value (54)  [2/5] 7.26ns  loc: src/Echo.cpp:48
._crit_edge6:14  %current_value = fadd float %tmp_2, %tmp_8


 <State 12>: 7.26ns
ST_12: current_value (54)  [1/5] 7.26ns  loc: src/Echo.cpp:48
._crit_edge6:14  %current_value = fadd float %tmp_2, %tmp_8

ST_12: StgValue_58 (58)  [2/2] 0.00ns  loc: src/Echo.cpp:52
._crit_edge6:18  call void @_ssdm_op_Write.axis.volatile.floatP(float* %value_out_V, float %current_value)


 <State 13>: 7.40ns
ST_13: delaycheck_flag (40)  [1/1] 0.00ns (grouped into LUT with out node delaycheck_flag_s)
._crit_edge6:0  %delaycheck_flag = phi i1 [ true, %codeRepl ], [ false, %._crit_edge ]

ST_13: writeBuffer_load (43)  [1/1] 0.00ns  loc: src/Echo.cpp:50
._crit_edge6:3  %writeBuffer_load = load i32* @writeBuffer, align 4

ST_13: not_tmp_4 (46)  [1/1] 0.00ns  loc: src/Echo.cpp:38 (grouped into LUT with out node delaycheck_flag_s)
._crit_edge6:6  %not_tmp_4 = xor i1 %tmp_4, true

ST_13: delaycheck_flag_s (47)  [1/1] 2.07ns  loc: src/Echo.cpp:38 (out node of the LUT)
._crit_edge6:7  %delaycheck_flag_s = or i1 %delaycheck_flag, %not_tmp_4

ST_13: writeBuffer_load_s (48)  [1/1] 2.07ns  loc: src/Echo.cpp:38
._crit_edge6:8  %writeBuffer_load_s = select i1 %tmp_4, i32 %writeBuffer_load, i32 0

ST_13: tmp_9 (55)  [1/1] 0.00ns  loc: src/Echo.cpp:50
._crit_edge6:15  %tmp_9 = sext i32 %writeBuffer_load_s to i64

ST_13: buffer_addr_1 (56)  [1/1] 0.00ns  loc: src/Echo.cpp:50
._crit_edge6:16  %buffer_addr_1 = getelementptr inbounds [4800 x float]* @buffer_r, i64 0, i64 %tmp_9

ST_13: StgValue_66 (57)  [1/1] 3.25ns  loc: src/Echo.cpp:50
._crit_edge6:17  store float %current_value, float* %buffer_addr_1, align 4

ST_13: StgValue_67 (58)  [1/2] 0.00ns  loc: src/Echo.cpp:52
._crit_edge6:18  call void @_ssdm_op_Write.axis.volatile.floatP(float* %value_out_V, float %current_value)

ST_13: tmp_s (59)  [1/1] 3.26ns  loc: src/Echo.cpp:54
._crit_edge6:19  %tmp_s = icmp slt i32 %readBuffer_loc_tmp_5, 4800

ST_13: tmp_3 (60)  [1/1] 2.90ns  loc: src/Echo.cpp:55
._crit_edge6:20  %tmp_3 = add nsw i32 %readBuffer_loc_tmp_5, 1

ST_13: storemerge (61)  [1/1] 2.07ns  loc: src/Echo.cpp:54
._crit_edge6:21  %storemerge = select i1 %tmp_s, i32 %tmp_3, i32 0

ST_13: tmp_6 (62)  [1/1] 3.26ns  loc: src/Echo.cpp:59
._crit_edge6:22  %tmp_6 = icmp slt i32 %writeBuffer_load_s, 4800

ST_13: tmp_1 (63)  [1/1] 2.90ns  loc: src/Echo.cpp:60
._crit_edge6:23  %tmp_1 = add nsw i32 %writeBuffer_load_s, 1

ST_13: storemerge5 (64)  [1/1] 2.07ns  loc: src/Echo.cpp:59
._crit_edge6:24  %storemerge5 = select i1 %tmp_6, i32 %tmp_1, i32 0

ST_13: StgValue_74 (65)  [1/1] 0.00ns  loc: src/Echo.cpp:41
._crit_edge6:25  store i32 %storemerge5, i32* @writeBuffer, align 4

ST_13: StgValue_75 (66)  [1/1] 0.00ns  loc: src/Echo.cpp:38
._crit_edge6:26  br i1 %delaycheck_flag_s, label %mergeST2, label %._crit_edge7.new3

ST_13: StgValue_76 (68)  [1/1] 0.00ns  loc: src/Echo.cpp:36
mergeST2:0  store i32 %delay_read, i32* @delaycheck, align 4

ST_13: StgValue_77 (69)  [1/1] 0.00ns
mergeST2:1  br label %._crit_edge7.new3

ST_13: StgValue_78 (71)  [1/1] 0.00ns  loc: src/Echo.cpp:33
._crit_edge7.new3:0  store i32 %storemerge, i32* @readBuffer, align 4

ST_13: StgValue_79 (72)  [1/1] 0.00ns  loc: src/Echo.cpp:65
._crit_edge7.new3:1  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ value_in_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ value_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ delay]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ guard_variable_for_E]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ readBuffer]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ guard_variable_for_E_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ delaycheck]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ writeBuffer]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ buffer_r]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_14            (specbitsmap  ) [ 00000000000000]
StgValue_15            (specbitsmap  ) [ 00000000000000]
StgValue_16            (specbitsmap  ) [ 00000000000000]
StgValue_17            (specbitsmap  ) [ 00000000000000]
StgValue_18            (spectopmodule) [ 00000000000000]
scale_read             (read         ) [ 00111111000000]
delay_read             (read         ) [ 01111111111111]
StgValue_21            (speclatency  ) [ 00000000000000]
StgValue_22            (specinterface) [ 00000000000000]
StgValue_23            (specinterface) [ 00000000000000]
StgValue_24            (specinterface) [ 00000000000000]
StgValue_25            (specinterface) [ 00000000000000]
StgValue_26            (specinterface) [ 00000000000000]
guard_variable_for_E   (load         ) [ 01000000000000]
readBuffer_load        (load         ) [ 00000000000000]
StgValue_29            (br           ) [ 00000000000000]
tmp_2_i                (sub          ) [ 00000000000000]
StgValue_31            (store        ) [ 00000000000000]
StgValue_32            (br           ) [ 00000000000000]
readBuffer_loc         (phi          ) [ 00100000000000]
guard_variable_for_E_1 (load         ) [ 01000000000000]
delaycheck_load        (load         ) [ 01100000000000]
StgValue_36            (br           ) [ 01111111111111]
StgValue_37            (store        ) [ 00000000000000]
StgValue_38            (br           ) [ 01111111111111]
delaycheck_loc         (phi          ) [ 00100000000000]
tmp_4                  (icmp         ) [ 00011111111111]
tmp_5                  (sub          ) [ 00000000000000]
readBuffer_loc_tmp_5   (select       ) [ 00011111111111]
tmp_7                  (sext         ) [ 00000000000000]
buffer_addr            (getelementptr) [ 00010000000000]
buffer_load            (load         ) [ 00001111000000]
tmp_8                  (fmul         ) [ 00000000111110]
tmp_2                  (read         ) [ 00000000011110]
current_value          (fadd         ) [ 00000000000001]
delaycheck_flag        (phi          ) [ 00000000000001]
writeBuffer_load       (load         ) [ 00000000000000]
not_tmp_4              (xor          ) [ 00000000000000]
delaycheck_flag_s      (or           ) [ 00000000000001]
writeBuffer_load_s     (select       ) [ 00000000000000]
tmp_9                  (sext         ) [ 00000000000000]
buffer_addr_1          (getelementptr) [ 00000000000000]
StgValue_66            (store        ) [ 00000000000000]
StgValue_67            (write        ) [ 00000000000000]
tmp_s                  (icmp         ) [ 00000000000000]
tmp_3                  (add          ) [ 00000000000000]
storemerge             (select       ) [ 00000000000000]
tmp_6                  (icmp         ) [ 00000000000000]
tmp_1                  (add          ) [ 00000000000000]
storemerge5            (select       ) [ 00000000000000]
StgValue_74            (store        ) [ 00000000000000]
StgValue_75            (br           ) [ 00000000000000]
StgValue_76            (store        ) [ 00000000000000]
StgValue_77            (br           ) [ 00000000000000]
StgValue_78            (store        ) [ 00000000000000]
StgValue_79            (ret          ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="value_in_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="value_in_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="value_out_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="value_out_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="delay">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delay"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="scale">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="guard_variable_for_E">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="guard_variable_for_E"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="readBuffer">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="readBuffer"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="guard_variable_for_E_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="guard_variable_for_E_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="delaycheck">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delaycheck"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="writeBuffer">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="writeBuffer"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="buffer_r">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_r"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Echo_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.float"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLatency"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="12"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="scale_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="delay_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="delay_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_2/7 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_write_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="0" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="0" index="2" bw="32" slack="0"/>
<pin id="88" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_58/12 "/>
</bind>
</comp>

<comp id="91" class="1004" name="buffer_addr_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="32" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="32" slack="0"/>
<pin id="95" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_addr/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_access_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="13" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="1"/>
<pin id="101" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buffer_load/2 StgValue_66/13 "/>
</bind>
</comp>

<comp id="103" class="1004" name="buffer_addr_1_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="32" slack="0"/>
<pin id="107" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_addr_1/13 "/>
</bind>
</comp>

<comp id="111" class="1005" name="readBuffer_loc_reg_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="1"/>
<pin id="113" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="readBuffer_loc (phireg) "/>
</bind>
</comp>

<comp id="114" class="1004" name="readBuffer_loc_phi_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="32" slack="0"/>
<pin id="118" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="readBuffer_loc/1 "/>
</bind>
</comp>

<comp id="121" class="1005" name="delaycheck_loc_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="123" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="delaycheck_loc (phireg) "/>
</bind>
</comp>

<comp id="124" class="1004" name="delaycheck_loc_phi_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="1"/>
<pin id="126" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="32" slack="1"/>
<pin id="128" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="delaycheck_loc/2 "/>
</bind>
</comp>

<comp id="130" class="1005" name="delaycheck_flag_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="12"/>
<pin id="132" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opset="delaycheck_flag (phireg) "/>
</bind>
</comp>

<comp id="135" class="1004" name="delaycheck_flag_phi_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="12"/>
<pin id="137" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="1" slack="12"/>
<pin id="139" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="delaycheck_flag/13 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="32" slack="1"/>
<pin id="146" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="current_value/8 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="1"/>
<pin id="151" dir="0" index="1" bw="32" slack="3"/>
<pin id="152" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="14" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="0"/>
<pin id="156" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_2_i/1 tmp_5/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="guard_variable_for_E_load_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="guard_variable_for_E/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="readBuffer_load_load_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="readBuffer_load/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="StgValue_31_store_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_31/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="guard_variable_for_E_1_load_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="0"/>
<pin id="177" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="guard_variable_for_E_1/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="delaycheck_load_load_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="0"/>
<pin id="181" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="delaycheck_load/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="StgValue_37_store_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_37/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="tmp_4_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="0"/>
<pin id="191" dir="0" index="1" bw="32" slack="1"/>
<pin id="192" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="readBuffer_loc_tmp_5_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="1"/>
<pin id="197" dir="0" index="2" bw="32" slack="0"/>
<pin id="198" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="readBuffer_loc_tmp_5/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="tmp_7_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="writeBuffer_load_load_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="0"/>
<pin id="209" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="writeBuffer_load/13 "/>
</bind>
</comp>

<comp id="211" class="1004" name="not_tmp_4_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="11"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_tmp_4/13 "/>
</bind>
</comp>

<comp id="216" class="1004" name="delaycheck_flag_s_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="delaycheck_flag_s/13 "/>
</bind>
</comp>

<comp id="222" class="1004" name="writeBuffer_load_s_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="11"/>
<pin id="224" dir="0" index="1" bw="32" slack="0"/>
<pin id="225" dir="0" index="2" bw="32" slack="0"/>
<pin id="226" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="writeBuffer_load_s/13 "/>
</bind>
</comp>

<comp id="229" class="1004" name="tmp_9_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="0"/>
<pin id="231" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_9/13 "/>
</bind>
</comp>

<comp id="234" class="1004" name="tmp_s_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="11"/>
<pin id="236" dir="0" index="1" bw="32" slack="0"/>
<pin id="237" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/13 "/>
</bind>
</comp>

<comp id="239" class="1004" name="tmp_3_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="11"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3/13 "/>
</bind>
</comp>

<comp id="244" class="1004" name="storemerge_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="0"/>
<pin id="247" dir="0" index="2" bw="32" slack="0"/>
<pin id="248" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge/13 "/>
</bind>
</comp>

<comp id="252" class="1004" name="tmp_6_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="0"/>
<pin id="255" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6/13 "/>
</bind>
</comp>

<comp id="258" class="1004" name="tmp_1_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_1/13 "/>
</bind>
</comp>

<comp id="264" class="1004" name="storemerge5_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="32" slack="0"/>
<pin id="267" dir="0" index="2" bw="32" slack="0"/>
<pin id="268" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge5/13 "/>
</bind>
</comp>

<comp id="272" class="1004" name="StgValue_74_store_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="0"/>
<pin id="274" dir="0" index="1" bw="32" slack="0"/>
<pin id="275" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_74/13 "/>
</bind>
</comp>

<comp id="278" class="1004" name="StgValue_76_store_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="12"/>
<pin id="280" dir="0" index="1" bw="32" slack="0"/>
<pin id="281" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_76/13 "/>
</bind>
</comp>

<comp id="283" class="1004" name="StgValue_78_store_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="0"/>
<pin id="285" dir="0" index="1" bw="32" slack="0"/>
<pin id="286" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_78/13 "/>
</bind>
</comp>

<comp id="289" class="1005" name="scale_read_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="3"/>
<pin id="291" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="scale_read "/>
</bind>
</comp>

<comp id="294" class="1005" name="delay_read_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="1"/>
<pin id="296" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="delay_read "/>
</bind>
</comp>

<comp id="308" class="1005" name="delaycheck_load_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="1"/>
<pin id="310" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="delaycheck_load "/>
</bind>
</comp>

<comp id="313" class="1005" name="tmp_4_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="11"/>
<pin id="315" dir="1" index="1" bw="1" slack="11"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="319" class="1005" name="readBuffer_loc_tmp_5_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="11"/>
<pin id="321" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="readBuffer_loc_tmp_5 "/>
</bind>
</comp>

<comp id="325" class="1005" name="buffer_addr_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="13" slack="1"/>
<pin id="327" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="buffer_addr "/>
</bind>
</comp>

<comp id="330" class="1005" name="buffer_load_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="1"/>
<pin id="332" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buffer_load "/>
</bind>
</comp>

<comp id="335" class="1005" name="tmp_8_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="1"/>
<pin id="337" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="340" class="1005" name="tmp_2_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="1"/>
<pin id="342" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="345" class="1005" name="current_value_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="1"/>
<pin id="347" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="current_value "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="70"><net_src comp="26" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="6" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="28" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="60" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="89"><net_src comp="62" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="2" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="18" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="58" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="102"><net_src comp="91" pin="3"/><net_sink comp="98" pin=0"/></net>

<net id="108"><net_src comp="18" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="58" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="110"><net_src comp="103" pin="3"/><net_sink comp="98" pin=0"/></net>

<net id="120"><net_src comp="114" pin="4"/><net_sink comp="111" pin=0"/></net>

<net id="133"><net_src comp="56" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="134"><net_src comp="64" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="141"><net_src comp="130" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="142"><net_src comp="130" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="147"><net_src comp="143" pin="2"/><net_sink comp="84" pin=2"/></net>

<net id="148"><net_src comp="78" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="157"><net_src comp="54" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="72" pin="2"/><net_sink comp="153" pin=1"/></net>

<net id="159"><net_src comp="153" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="163"><net_src comp="8" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="10" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="173"><net_src comp="56" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="8" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="178"><net_src comp="12" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="182"><net_src comp="14" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="187"><net_src comp="56" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="12" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="193"><net_src comp="124" pin="4"/><net_sink comp="189" pin=0"/></net>

<net id="199"><net_src comp="189" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="111" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="201"><net_src comp="153" pin="2"/><net_sink comp="194" pin=2"/></net>

<net id="205"><net_src comp="194" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="210"><net_src comp="16" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="215"><net_src comp="56" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="220"><net_src comp="135" pin="4"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="211" pin="2"/><net_sink comp="216" pin=1"/></net>

<net id="227"><net_src comp="207" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="228"><net_src comp="40" pin="0"/><net_sink comp="222" pin=2"/></net>

<net id="232"><net_src comp="222" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="238"><net_src comp="54" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="243"><net_src comp="50" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="249"><net_src comp="234" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="239" pin="2"/><net_sink comp="244" pin=1"/></net>

<net id="251"><net_src comp="40" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="256"><net_src comp="222" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="54" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="222" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="50" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="269"><net_src comp="252" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="258" pin="2"/><net_sink comp="264" pin=1"/></net>

<net id="271"><net_src comp="40" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="276"><net_src comp="264" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="16" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="14" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="287"><net_src comp="244" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="10" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="292"><net_src comp="66" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="297"><net_src comp="72" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="299"><net_src comp="294" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="300"><net_src comp="294" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="301"><net_src comp="294" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="311"><net_src comp="179" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="316"><net_src comp="189" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="318"><net_src comp="313" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="322"><net_src comp="194" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="324"><net_src comp="319" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="328"><net_src comp="91" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="333"><net_src comp="98" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="338"><net_src comp="149" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="343"><net_src comp="78" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="348"><net_src comp="143" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="350"><net_src comp="345" pin="1"/><net_sink comp="84" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: value_out_V | {13 }
	Port: guard_variable_for_E | {1 }
	Port: readBuffer | {13 }
	Port: guard_variable_for_E_1 | {1 }
	Port: delaycheck | {13 }
	Port: writeBuffer | {13 }
	Port: buffer_r | {13 }
 - Input state : 
	Port: Echo : value_in_V | {7 }
	Port: Echo : delay | {1 }
	Port: Echo : scale | {1 }
	Port: Echo : guard_variable_for_E | {1 }
	Port: Echo : readBuffer | {1 }
	Port: Echo : guard_variable_for_E_1 | {1 }
	Port: Echo : delaycheck | {1 }
	Port: Echo : writeBuffer | {13 }
	Port: Echo : buffer_r | {2 3 }
  - Chain level:
	State 1
		StgValue_29 : 1
		readBuffer_loc : 2
		StgValue_36 : 1
	State 2
		tmp_4 : 1
		readBuffer_loc_tmp_5 : 2
		tmp_7 : 3
		buffer_addr : 4
		buffer_load : 5
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		StgValue_58 : 1
	State 13
		writeBuffer_load_s : 1
		tmp_9 : 2
		buffer_addr_1 : 3
		StgValue_66 : 4
		storemerge : 1
		tmp_6 : 2
		tmp_1 : 2
		storemerge5 : 3
		StgValue_74 : 4
		StgValue_78 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|   fadd   |          grp_fu_143         |    2    |   205   |   390   |
|----------|-----------------------------|---------|---------|---------|
|   fmul   |          grp_fu_149         |    3    |   143   |   321   |
|----------|-----------------------------|---------|---------|---------|
|    add   |         tmp_3_fu_239        |    0    |   101   |    37   |
|          |         tmp_1_fu_258        |    0    |   101   |    37   |
|----------|-----------------------------|---------|---------|---------|
|    sub   |          grp_fu_153         |    0    |   101   |    37   |
|----------|-----------------------------|---------|---------|---------|
|          | readBuffer_loc_tmp_5_fu_194 |    0    |    0    |    32   |
|  select  |  writeBuffer_load_s_fu_222  |    0    |    0    |    32   |
|          |      storemerge_fu_244      |    0    |    0    |    32   |
|          |      storemerge5_fu_264     |    0    |    0    |    32   |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_4_fu_189        |    0    |    0    |    16   |
|   icmp   |         tmp_s_fu_234        |    0    |    0    |    16   |
|          |         tmp_6_fu_252        |    0    |    0    |    16   |
|----------|-----------------------------|---------|---------|---------|
|    xor   |       not_tmp_4_fu_211      |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|    or    |   delaycheck_flag_s_fu_216  |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |    scale_read_read_fu_66    |    0    |    0    |    0    |
|   read   |    delay_read_read_fu_72    |    0    |    0    |    0    |
|          |        grp_read_fu_78       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |       grp_write_fu_84       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   sext   |         tmp_7_fu_202        |    0    |    0    |    0    |
|          |         tmp_9_fu_229        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    5    |   651   |   1002  |
|----------|-----------------------------|---------|---------|---------|

Memories:
+--------+--------+--------+--------+
|        |  BRAM  |   FF   |   LUT  |
+--------+--------+--------+--------+
|buffer_r|   16   |    0   |    0   |
+--------+--------+--------+--------+
|  Total |   16   |    0   |    0   |
+--------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|     buffer_addr_reg_325    |   13   |
|     buffer_load_reg_330    |   32   |
|    current_value_reg_345   |   32   |
|     delay_read_reg_294     |   32   |
|   delaycheck_flag_reg_130  |    1   |
|   delaycheck_load_reg_308  |   32   |
|   delaycheck_loc_reg_121   |   32   |
|   readBuffer_loc_reg_111   |   32   |
|readBuffer_loc_tmp_5_reg_319|   32   |
|     scale_read_reg_289     |   32   |
|        tmp_2_reg_340       |   32   |
|        tmp_4_reg_313       |    1   |
|        tmp_8_reg_335       |   32   |
+----------------------------+--------+
|            Total           |   335  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------|------|------|------|--------||---------||---------|
|           Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------|------|------|------|--------||---------||---------|
|     grp_write_fu_84     |  p2  |   2  |  32  |   64   ||    9    |
|     grp_access_fu_98    |  p0  |   3  |  13  |   39   ||    15   |
| delaycheck_flag_reg_130 |  p0  |   2  |   1  |    2   |
|        grp_fu_143       |  p0  |   2  |  32  |   64   ||    9    |
|        grp_fu_153       |  p1  |   2  |  32  |   64   ||    9    |
|-------------------------|------|------|------|--------||---------||---------|
|          Total          |      |      |      |   233  ||  8.125  ||    42   |
|-------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    5   |    -   |   651  |  1002  |
|   Memory  |   16   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    8   |    -   |   42   |
|  Register |    -   |    -   |    -   |   335  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   16   |    5   |    8   |   986  |  1044  |
+-----------+--------+--------+--------+--------+--------+
