# Summary

Date : 2023-04-25 12:37:29

Directory d:\\TLProject\\Verilog\\cpu\\TL_RISCV_CPU\\src

Total : 20 files,  448 codes, 4 comments, 50 blanks, all 502 lines

Summary / [Details](details.md) / [Diff Summary](diff.md) / [Diff Details](diff-details.md)

## Languages
| language | files | code | comment | blank | total |
| :--- | ---: | ---: | ---: | ---: | ---: |
| Verilog | 20 | 448 | 4 | 50 | 502 |

## Directories
| path | files | code | comment | blank | total |
| :--- | ---: | ---: | ---: | ---: | ---: |
| . | 20 | 448 | 4 | 50 | 502 |
| . (Files) | 11 | 310 | 4 | 33 | 347 |
| tb | 9 | 138 | 0 | 17 | 155 |

Summary / [Details](details.md) / [Diff Summary](diff.md) / [Diff Details](diff-details.md)