*************************************************************

Copyright (c) 2014 by PANGO MICROSYSTEMS, INC
ALL RIGHTS RESERVED.

THE SOURCE CODE CONTAINED HEREIN IS PROPRIETARY TO PANGO MICROSYSTEMS, INC.
IT SHALL NOT BE REPRODUCED OR DISCLOSED IN WHOLE OR IN PART OR USED BY
PARTIES WITHOUT WRITTEN AUTHORIZATION FROM THE OWNER.

  Operator  [GTP_PREADD_MULTADDSUM9]

  Author    [Peifu Shen]

  Abstract  []

  Revision History:

***************************************************************************/

implementation impl of GTP_PREADD_MULTADDSUM9 
{
    string SIB1_EN = "FALSE";
    string SIB3_EN = "FALSE";
    wire cpo[31:0];


    operator gopAPM32 maddsum9o
    parameter map
    (
        CTRL_IRBYP_1_OP7 => (INREG_EN == "FALSE") ? 1'h1 : 1'b0,
        CTRL_IRBYP_2_OPA => (INREG_EN == "FALSE") ? 1'h1 : 1'b0,
        CTRL_IRBYP_3_OPB => (INREG_EN == "FALSE") ? 1'h1 : 1'b0,
        CTRL_IRBYP_4_OP8 => (INREG_EN == "FALSE") ? 1'h1 : 1'b0,
        CTRL_PRBYP_1_OP7 => (PIPEREG_EN == "FALSE") ? 1'b1 : 1'b0,
        CTRL_PRBYP_2_OP8 => (PIPEREG_EN == "FALSE") ? 1'b1 : 1'b0,
        IREG_BYP => (INREG_EN == "FALSE") ? 1'b1 : 1'b0,
        AREG_BYP => (PREREG_EN == "FALSE") ? 1'b1 : 1'b0,
        MREG_BYP => (PIPEREG_EN == "FALSE") ? 1'b1 : 1'b0,
        OREG_BYP => (OUTREG_EN == "FALSE") ? 1'b1 : 1'b0,
        IREG_SYNC => (SYNC_RST == "FALSE") ? 1'b0 : 1'b1,
        AREG_SYNC => (SYNC_RST == "FALSE") ? 1'b0 : 1'b1,
        MREG_SYNC => (SYNC_RST == "FALSE") ? 1'b0 : 1'b1,
        OREG_SYNC => (SYNC_RST == "FALSE") ? 1'b0 : 1'b1,
        OP_PRAD_A => 9,
        OP_PRAD_B => 9,
        ALU_MODE => "ADD9",
        OPCD         => {2'b01, SUM_ADDSUB_OP, ADDSUB_OP[0], 7'b010_0101},
        OPCD_DYN_SEL => {2'b00, DYN_SUM_ADDSUB_OP, DYN_ADDSUB_OP[0], 7'h00},
        SOURCEB   => (SIB1_EN == "FALSE") ? 2'b00 : 2'b10,
        IRB_SHFEN => (SIB1_EN == "FALSE") ? 2'b00 : 2'b01,
        GRS_DISABLED => (GRS_EN == "FALSE") ? 1'b1 : 1'b0
    )
    port map
    (
        CLK => CLK,
        CE  => CE,
        RST => RST,
        OP_PRAD => PREADDSUB[1:0],
        OP_POST_7 => ADDSUB[0],
        OP_POST_8 => SUM_ADDSUB,
        DXA      => A0,
        DYA[7:0] => B0,
        DZA[7:0] => C0,
        DXA_SIGNED => A_SIGNED[0],
        DYA_SIGNED => B_SIGNED[0],
        DZA_SIGNED => C_SIGNED[0],
        DXB      => A1,
        DYB[7:0] => B1,
        DZB[7:0] => C1,
        DXB_SIGNED => A_SIGNED[0],
        DYB_SIGNED => B_SIGNED[0],
        DZB_SIGNED => C_SIGNED[0],
        DP[19:0]  => P,
        CPI => cpo
    );

    operator gopAPM32 maddsum9i
    parameter map
    (
        CTRL_IRBYP_1_OP7 => (INREG_EN == "FALSE") ? 1'h1 : 1'b0,
        CTRL_IRBYP_2_OPA => (INREG_EN == "FALSE") ? 1'h1 : 1'b0,
        CTRL_IRBYP_3_OPB => (INREG_EN == "FALSE") ? 1'h1 : 1'b0,
        CTRL_PRBYP_1_OP7 => (PIPEREG_EN == "FALSE") ? 1'b1 : 1'b0,
        IREG_BYP => (INREG_EN == "FALSE") ? 1'b1 : 1'b0,
        AREG_BYP => (PREREG_EN == "FALSE") ? 1'b1 : 1'b0,
        MREG_BYP => (PIPEREG_EN == "FALSE") ? 1'b1 : 1'b0,
        OREG_BYP => 1'b1,
        IREG_SYNC => (SYNC_RST == "FALSE") ? 1'b0 : 1'b1,
        AREG_SYNC => (SYNC_RST == "FALSE") ? 1'b0 : 1'b1,
        MREG_SYNC => (SYNC_RST == "FALSE") ? 1'b0 : 1'b1,
        OREG_SYNC => 1'b0,
        OP_PRAD_A => 9,
        OP_PRAD_B => 9,
        ALU_MODE => "ADD9",
        OR2CASCADE_EN => 1'b1,
        OPCD         => {3'b010, ADDSUB_OP[1], 7'b000_0101},
        OPCD_DYN_SEL => {3'b000, DYN_ADDSUB_OP[1], 7'h00},
        SOURCEB   => (SIB3_EN == "FALSE") ? 2'b00 : 2'b10,
        IRB_SHFEN => (SIB3_EN == "FALSE") ? 2'b00 : 2'b01,
        GRS_DISABLED => (GRS_EN == "FALSE") ? 1'b1 : 1'b0
    )
    port map
    (
        CLK => CLK,
        CE  => CE,
        RST => RST,
        OP_PRAD => PREADDSUB[3:2],
        OP_POST_7 => ADDSUB[1],
        DXA      => A2,
        DYA[7:0] => B2,
        DZA[7:0] => C2,
        DXA_SIGNED => A_SIGNED[1],
        DYA_SIGNED => B_SIGNED[1],
        DZA_SIGNED => C_SIGNED[1],
        DXB      => A3,
        DYB[7:0] => B3,
        DZB[7:0] => C3,
        DXB_SIGNED => A_SIGNED[1],
        DYB_SIGNED => B_SIGNED[1],
        DZB_SIGNED => C_SIGNED[1],
        CPO => cpo
    );
};

