#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x23ec6e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x23ec870 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x23e53a0 .functor NOT 1, L_0x241d970, C4<0>, C4<0>, C4<0>;
L_0x241d6d0 .functor XOR 1, L_0x241d570, L_0x241d630, C4<0>, C4<0>;
L_0x241d860 .functor XOR 1, L_0x241d6d0, L_0x241d790, C4<0>, C4<0>;
v0x241a820_0 .net *"_ivl_10", 0 0, L_0x241d790;  1 drivers
v0x241a920_0 .net *"_ivl_12", 0 0, L_0x241d860;  1 drivers
v0x241aa00_0 .net *"_ivl_2", 0 0, L_0x241d4d0;  1 drivers
v0x241aac0_0 .net *"_ivl_4", 0 0, L_0x241d570;  1 drivers
v0x241aba0_0 .net *"_ivl_6", 0 0, L_0x241d630;  1 drivers
v0x241acd0_0 .net *"_ivl_8", 0 0, L_0x241d6d0;  1 drivers
v0x241adb0_0 .var "clk", 0 0;
v0x241ae50_0 .net "f_dut", 0 0, L_0x241d370;  1 drivers
v0x241aef0_0 .net "f_ref", 0 0, L_0x241bfd0;  1 drivers
v0x241af90_0 .var/2u "stats1", 159 0;
v0x241b030_0 .var/2u "strobe", 0 0;
v0x241b0d0_0 .net "tb_match", 0 0, L_0x241d970;  1 drivers
v0x241b190_0 .net "tb_mismatch", 0 0, L_0x23e53a0;  1 drivers
v0x241b250_0 .net "wavedrom_enable", 0 0, v0x2418c20_0;  1 drivers
v0x241b2f0_0 .net "wavedrom_title", 511 0, v0x2418ce0_0;  1 drivers
v0x241b3c0_0 .net "x1", 0 0, v0x2418da0_0;  1 drivers
v0x241b460_0 .net "x2", 0 0, v0x2418e40_0;  1 drivers
v0x241b610_0 .net "x3", 0 0, v0x2418f30_0;  1 drivers
L_0x241d4d0 .concat [ 1 0 0 0], L_0x241bfd0;
L_0x241d570 .concat [ 1 0 0 0], L_0x241bfd0;
L_0x241d630 .concat [ 1 0 0 0], L_0x241d370;
L_0x241d790 .concat [ 1 0 0 0], L_0x241bfd0;
L_0x241d970 .cmp/eeq 1, L_0x241d4d0, L_0x241d860;
S_0x23eca00 .scope module, "good1" "reference_module" 3 95, 3 4 0, S_0x23ec870;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x23d8e70 .functor NOT 1, v0x2418f30_0, C4<0>, C4<0>, C4<0>;
L_0x23ed120 .functor AND 1, L_0x23d8e70, v0x2418e40_0, C4<1>, C4<1>;
L_0x23e5410 .functor NOT 1, v0x2418da0_0, C4<0>, C4<0>, C4<0>;
L_0x241b8b0 .functor AND 1, L_0x23ed120, L_0x23e5410, C4<1>, C4<1>;
L_0x241b980 .functor NOT 1, v0x2418f30_0, C4<0>, C4<0>, C4<0>;
L_0x241b9f0 .functor AND 1, L_0x241b980, v0x2418e40_0, C4<1>, C4<1>;
L_0x241baa0 .functor AND 1, L_0x241b9f0, v0x2418da0_0, C4<1>, C4<1>;
L_0x241bb60 .functor OR 1, L_0x241b8b0, L_0x241baa0, C4<0>, C4<0>;
L_0x241bcc0 .functor NOT 1, v0x2418e40_0, C4<0>, C4<0>, C4<0>;
L_0x241bd30 .functor AND 1, v0x2418f30_0, L_0x241bcc0, C4<1>, C4<1>;
L_0x241be50 .functor AND 1, L_0x241bd30, v0x2418da0_0, C4<1>, C4<1>;
L_0x241bec0 .functor OR 1, L_0x241bb60, L_0x241be50, C4<0>, C4<0>;
L_0x241c040 .functor AND 1, v0x2418f30_0, v0x2418e40_0, C4<1>, C4<1>;
L_0x241c0b0 .functor AND 1, L_0x241c040, v0x2418da0_0, C4<1>, C4<1>;
L_0x241bfd0 .functor OR 1, L_0x241bec0, L_0x241c0b0, C4<0>, C4<0>;
v0x23e5610_0 .net *"_ivl_0", 0 0, L_0x23d8e70;  1 drivers
v0x23e56b0_0 .net *"_ivl_10", 0 0, L_0x241b9f0;  1 drivers
v0x23d8ee0_0 .net *"_ivl_12", 0 0, L_0x241baa0;  1 drivers
v0x2417580_0 .net *"_ivl_14", 0 0, L_0x241bb60;  1 drivers
v0x2417660_0 .net *"_ivl_16", 0 0, L_0x241bcc0;  1 drivers
v0x2417790_0 .net *"_ivl_18", 0 0, L_0x241bd30;  1 drivers
v0x2417870_0 .net *"_ivl_2", 0 0, L_0x23ed120;  1 drivers
v0x2417950_0 .net *"_ivl_20", 0 0, L_0x241be50;  1 drivers
v0x2417a30_0 .net *"_ivl_22", 0 0, L_0x241bec0;  1 drivers
v0x2417ba0_0 .net *"_ivl_24", 0 0, L_0x241c040;  1 drivers
v0x2417c80_0 .net *"_ivl_26", 0 0, L_0x241c0b0;  1 drivers
v0x2417d60_0 .net *"_ivl_4", 0 0, L_0x23e5410;  1 drivers
v0x2417e40_0 .net *"_ivl_6", 0 0, L_0x241b8b0;  1 drivers
v0x2417f20_0 .net *"_ivl_8", 0 0, L_0x241b980;  1 drivers
v0x2418000_0 .net "f", 0 0, L_0x241bfd0;  alias, 1 drivers
v0x24180c0_0 .net "x1", 0 0, v0x2418da0_0;  alias, 1 drivers
v0x2418180_0 .net "x2", 0 0, v0x2418e40_0;  alias, 1 drivers
v0x2418240_0 .net "x3", 0 0, v0x2418f30_0;  alias, 1 drivers
S_0x2418380 .scope module, "stim1" "stimulus_gen" 3 89, 3 19 0, S_0x23ec870;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x3";
    .port_info 2 /OUTPUT 1 "x2";
    .port_info 3 /OUTPUT 1 "x1";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0x2418b60_0 .net "clk", 0 0, v0x241adb0_0;  1 drivers
v0x2418c20_0 .var "wavedrom_enable", 0 0;
v0x2418ce0_0 .var "wavedrom_title", 511 0;
v0x2418da0_0 .var "x1", 0 0;
v0x2418e40_0 .var "x2", 0 0;
v0x2418f30_0 .var "x3", 0 0;
E_0x23e7580/0 .event negedge, v0x2418b60_0;
E_0x23e7580/1 .event posedge, v0x2418b60_0;
E_0x23e7580 .event/or E_0x23e7580/0, E_0x23e7580/1;
E_0x23e7310 .event negedge, v0x2418b60_0;
E_0x23d29f0 .event posedge, v0x2418b60_0;
S_0x2418660 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x2418380;
 .timescale -12 -12;
v0x2418860_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x2418960 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x2418380;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x2419030 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x23ec870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x241c2e0 .functor NOT 1, v0x2418f30_0, C4<0>, C4<0>, C4<0>;
L_0x241c460 .functor NOT 1, v0x2418e40_0, C4<0>, C4<0>, C4<0>;
L_0x241c600 .functor AND 1, L_0x241c2e0, L_0x241c460, C4<1>, C4<1>;
L_0x241c710 .functor NOT 1, v0x2418da0_0, C4<0>, C4<0>, C4<0>;
L_0x241c8c0 .functor AND 1, L_0x241c600, L_0x241c710, C4<1>, C4<1>;
L_0x241c9d0 .functor NOT 1, v0x2418f30_0, C4<0>, C4<0>, C4<0>;
L_0x241ca80 .functor AND 1, L_0x241c9d0, v0x2418e40_0, C4<1>, C4<1>;
L_0x241cb40 .functor AND 1, L_0x241ca80, v0x2418da0_0, C4<1>, C4<1>;
L_0x241cc50 .functor OR 1, L_0x241c8c0, L_0x241cb40, C4<0>, C4<0>;
L_0x241cd60 .functor NOT 1, v0x2418e40_0, C4<0>, C4<0>, C4<0>;
L_0x241ce30 .functor AND 1, v0x2418f30_0, L_0x241cd60, C4<1>, C4<1>;
L_0x241cea0 .functor AND 1, L_0x241ce30, v0x2418da0_0, C4<1>, C4<1>;
L_0x241cfd0 .functor OR 1, L_0x241cc50, L_0x241cea0, C4<0>, C4<0>;
L_0x241d0e0 .functor AND 1, v0x2418f30_0, v0x2418e40_0, C4<1>, C4<1>;
L_0x241cf60 .functor NOT 1, v0x2418da0_0, C4<0>, C4<0>, C4<0>;
L_0x241d1d0 .functor AND 1, L_0x241d0e0, L_0x241cf60, C4<1>, C4<1>;
L_0x241d370 .functor OR 1, L_0x241cfd0, L_0x241d1d0, C4<0>, C4<0>;
v0x2419240_0 .net *"_ivl_0", 0 0, L_0x241c2e0;  1 drivers
v0x2419320_0 .net *"_ivl_10", 0 0, L_0x241c9d0;  1 drivers
v0x2419400_0 .net *"_ivl_12", 0 0, L_0x241ca80;  1 drivers
v0x24194f0_0 .net *"_ivl_14", 0 0, L_0x241cb40;  1 drivers
v0x24195d0_0 .net *"_ivl_16", 0 0, L_0x241cc50;  1 drivers
v0x2419700_0 .net *"_ivl_18", 0 0, L_0x241cd60;  1 drivers
v0x24197e0_0 .net *"_ivl_2", 0 0, L_0x241c460;  1 drivers
v0x24198c0_0 .net *"_ivl_20", 0 0, L_0x241ce30;  1 drivers
v0x24199a0_0 .net *"_ivl_22", 0 0, L_0x241cea0;  1 drivers
v0x2419b10_0 .net *"_ivl_24", 0 0, L_0x241cfd0;  1 drivers
v0x2419bf0_0 .net *"_ivl_26", 0 0, L_0x241d0e0;  1 drivers
v0x2419cd0_0 .net *"_ivl_28", 0 0, L_0x241cf60;  1 drivers
v0x2419db0_0 .net *"_ivl_30", 0 0, L_0x241d1d0;  1 drivers
v0x2419e90_0 .net *"_ivl_4", 0 0, L_0x241c600;  1 drivers
v0x2419f70_0 .net *"_ivl_6", 0 0, L_0x241c710;  1 drivers
v0x241a050_0 .net *"_ivl_8", 0 0, L_0x241c8c0;  1 drivers
v0x241a130_0 .net "f", 0 0, L_0x241d370;  alias, 1 drivers
v0x241a300_0 .net "x1", 0 0, v0x2418da0_0;  alias, 1 drivers
v0x241a3a0_0 .net "x2", 0 0, v0x2418e40_0;  alias, 1 drivers
v0x241a490_0 .net "x3", 0 0, v0x2418f30_0;  alias, 1 drivers
S_0x241a600 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 109, 3 109 0, S_0x23ec870;
 .timescale -12 -12;
E_0x23e77d0 .event anyedge, v0x241b030_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x241b030_0;
    %nor/r;
    %assign/vec4 v0x241b030_0, 0;
    %wait E_0x23e77d0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2418380;
T_3 ;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x2418da0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2418e40_0, 0;
    %assign/vec4 v0x2418f30_0, 0;
    %wait E_0x23e7310;
    %pushi/vec4 8, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x23d29f0;
    %load/vec4 v0x2418f30_0;
    %load/vec4 v0x2418e40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x2418da0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x2418da0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2418e40_0, 0;
    %assign/vec4 v0x2418f30_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x23e7310;
    %fork TD_tb.stim1.wavedrom_stop, S_0x2418960;
    %join;
    %pushi/vec4 40, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x23e7580;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_func 3 46 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x2418da0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2418e40_0, 0;
    %assign/vec4 v0x2418f30_0, 0;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x23ec870;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x241adb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x241b030_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x23ec870;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x241adb0_0;
    %inv;
    %store/vec4 v0x241adb0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x23ec870;
T_6 ;
    %vpi_call/w 3 81 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 82 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2418b60_0, v0x241b190_0, v0x241b610_0, v0x241b460_0, v0x241b3c0_0, v0x241aef0_0, v0x241ae50_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x23ec870;
T_7 ;
    %load/vec4 v0x241af90_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x241af90_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x241af90_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_7.1 ;
    %load/vec4 v0x241af90_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x241af90_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 121 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 122 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x241af90_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x241af90_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 123 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x23ec870;
T_8 ;
    %wait E_0x23e7580;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x241af90_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x241af90_0, 4, 32;
    %load/vec4 v0x241b0d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x241af90_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x241af90_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x241af90_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x241af90_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x241aef0_0;
    %load/vec4 v0x241aef0_0;
    %load/vec4 v0x241ae50_0;
    %xor;
    %load/vec4 v0x241aef0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x241af90_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x241af90_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x241af90_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x241af90_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/truthtable1/truthtable1_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can1_depth10/human/truthtable1/iter2/response0/top_module.sv";
