#Program: Synplify Pro 8.1
#OS: Windows_NT

$ Start of Compile
#Wed Nov 15 21:51:44 2006

Synplicity VHDL Compiler, version 3.1.0, Build 049R, built May  3 2005
Copyright (C) 1994-2005, Synplicity Inc.  All Rights Reserved

VHDL syntax check successful!
@N:"D:\Designs\GA_eval\vhd\top_ga_tsp.vhd":39:7:39:12|Synthesizing work.ga_tsp.str 
@N:"D:\Designs\GA_eval\vhd\delay_regs.vhd":35:7:35:16|Synthesizing work.delay_regs.rtl 
Post processing for work.delay_regs.rtl
@N:"D:\Designs\GA_eval\vhd\delay_regs.vhd":35:7:35:16|Synthesizing work.delay_regs.rtl 
Post processing for work.delay_regs.rtl
@N:"D:\Designs\GA_eval\vhd\delay_regs.vhd":35:7:35:16|Synthesizing work.delay_regs.rtl 
Post processing for work.delay_regs.rtl
@N:"D:\Designs\GA_eval\vhd\delay_regs.vhd":35:7:35:16|Synthesizing work.delay_regs.rtl 
Post processing for work.delay_regs.rtl
@N:"D:\Designs\GA_eval\vhd\delay_regs.vhd":35:7:35:16|Synthesizing work.delay_regs.rtl 
Post processing for work.delay_regs.rtl
@N:"D:\Designs\GA_eval\vhd\delay_regs.vhd":35:7:35:16|Synthesizing work.delay_regs.rtl 
Post processing for work.delay_regs.rtl
@N:"D:\Designs\GA_eval\vhd\control_tsp.vhd":31:7:31:17|Synthesizing work.control_tsp.rtl 
@N: CD231 :"D:\Designs\GA_eval\vhd\control_tsp.vhd":75:17:75:18|Using onehot encoding for type type_sreg (clear_ram_s="100000000")
Post processing for work.control_tsp.rtl
@W: CL111 :"D:\Designs\GA_eval\vhd\control_tsp.vhd":921:4:921:5|All reachable assignments to cnt_parents(6) assign '0', register removed by optimization
@W: CL111 :"D:\Designs\GA_eval\vhd\control_tsp.vhd":921:4:921:5|All reachable assignments to cnt_parents(7) assign '0', register removed by optimization
@W: CL111 :"D:\Designs\GA_eval\vhd\control_tsp.vhd":921:4:921:5|All reachable assignments to cnt_parents(8) assign '0', register removed by optimization
@W: CL111 :"D:\Designs\GA_eval\vhd\control_tsp.vhd":921:4:921:5|All reachable assignments to cnt_parents(9) assign '0', register removed by optimization
@W: CL111 :"D:\Designs\GA_eval\vhd\control_tsp.vhd":921:4:921:5|All reachable assignments to cnt_parents(10) assign '0', register removed by optimization
@W: CL111 :"D:\Designs\GA_eval\vhd\control_tsp.vhd":921:4:921:5|All reachable assignments to cnt_parents(11) assign '0', register removed by optimization
@W: CL111 :"D:\Designs\GA_eval\vhd\control_tsp.vhd":921:4:921:5|All reachable assignments to cnt_parents(12) assign '0', register removed by optimization
@W: CL111 :"D:\Designs\GA_eval\vhd\control_tsp.vhd":921:4:921:5|All reachable assignments to cnt_parents(13) assign '0', register removed by optimization
@W: CL111 :"D:\Designs\GA_eval\vhd\control_tsp.vhd":921:4:921:5|All reachable assignments to cnt_parents(14) assign '0', register removed by optimization
@W: CL111 :"D:\Designs\GA_eval\vhd\control_tsp.vhd":921:4:921:5|All reachable assignments to cnt_parents(15) assign '0', register removed by optimization
@W: CL111 :"D:\Designs\GA_eval\vhd\control_tsp.vhd":921:4:921:5|All reachable assignments to cnt_parents(16) assign '0', register removed by optimization
@W: CL111 :"D:\Designs\GA_eval\vhd\control_tsp.vhd":921:4:921:5|All reachable assignments to cnt_parents(17) assign '0', register removed by optimization
@W: CL111 :"D:\Designs\GA_eval\vhd\control_tsp.vhd":921:4:921:5|All reachable assignments to cnt_parents(18) assign '0', register removed by optimization
@W: CL111 :"D:\Designs\GA_eval\vhd\control_tsp.vhd":921:4:921:5|All reachable assignments to cnt_parents(19) assign '0', register removed by optimization
@W: CL111 :"D:\Designs\GA_eval\vhd\control_tsp.vhd":921:4:921:5|All reachable assignments to cnt_parents(20) assign '0', register removed by optimization
@W: CL111 :"D:\Designs\GA_eval\vhd\control_tsp.vhd":921:4:921:5|All reachable assignments to cnt_parents(21) assign '0', register removed by optimization
@W: CL111 :"D:\Designs\GA_eval\vhd\control_tsp.vhd":921:4:921:5|All reachable assignments to cnt_parents(22) assign '0', register removed by optimization
@W: CL111 :"D:\Designs\GA_eval\vhd\control_tsp.vhd":921:4:921:5|All reachable assignments to cnt_parents(23) assign '0', register removed by optimization
@W: CL111 :"D:\Designs\GA_eval\vhd\control_tsp.vhd":921:4:921:5|All reachable assignments to cnt_parents(24) assign '0', register removed by optimization
@W: CL111 :"D:\Designs\GA_eval\vhd\control_tsp.vhd":921:4:921:5|All reachable assignments to cnt_parents(25) assign '0', register removed by optimization
@W: CL111 :"D:\Designs\GA_eval\vhd\control_tsp.vhd":921:4:921:5|All reachable assignments to cnt_parents(26) assign '0', register removed by optimization
@W: CL111 :"D:\Designs\GA_eval\vhd\control_tsp.vhd":921:4:921:5|All reachable assignments to cnt_parents(27) assign '0', register removed by optimization
@W: CL111 :"D:\Designs\GA_eval\vhd\control_tsp.vhd":921:4:921:5|All reachable assignments to cnt_parents(28) assign '0', register removed by optimization
@W: CL111 :"D:\Designs\GA_eval\vhd\control_tsp.vhd":921:4:921:5|All reachable assignments to cnt_parents(29) assign '0', register removed by optimization
@W: CL111 :"D:\Designs\GA_eval\vhd\control_tsp.vhd":921:4:921:5|All reachable assignments to cnt_parents(30) assign '0', register removed by optimization
@W: CL111 :"D:\Designs\GA_eval\vhd\control_tsp.vhd":921:4:921:5|All reachable assignments to cnt_parents(31) assign '0', register removed by optimization
@W: CL208 :"D:\Designs\GA_eval\vhd\control_tsp.vhd":921:4:921:5|All reachable assignments to bit 6 of cnt_parents(31 downto 0) assign 0, register removed by optimization
@W: CL208 :"D:\Designs\GA_eval\vhd\control_tsp.vhd":921:4:921:5|All reachable assignments to bit 7 of cnt_parents(31 downto 0) assign 0, register removed by optimization
@W: CL208 :"D:\Designs\GA_eval\vhd\control_tsp.vhd":921:4:921:5|All reachable assignments to bit 8 of cnt_parents(31 downto 0) assign 0, register removed by optimization
@W: CL208 :"D:\Designs\GA_eval\vhd\control_tsp.vhd":921:4:921:5|All reachable assignments to bit 9 of cnt_parents(31 downto 0) assign 0, register removed by optimization
@W: CL208 :"D:\Designs\GA_eval\vhd\control_tsp.vhd":921:4:921:5|All reachable assignments to bit 10 of cnt_parents(31 downto 0) assign 0, register removed by optimization
@W: CL208 :"D:\Designs\GA_eval\vhd\control_tsp.vhd":921:4:921:5|All reachable assignments to bit 11 of cnt_parents(31 downto 0) assign 0, register removed by optimization
@W: CL208 :"D:\Designs\GA_eval\vhd\control_tsp.vhd":921:4:921:5|All reachable assignments to bit 12 of cnt_parents(31 downto 0) assign 0, register removed by optimization
@W: CL208 :"D:\Designs\GA_eval\vhd\control_tsp.vhd":921:4:921:5|All reachable assignments to bit 13 of cnt_parents(31 downto 0) assign 0, register removed by optimization
@W: CL208 :"D:\Designs\GA_eval\vhd\control_tsp.vhd":921:4:921:5|All reachable assignments to bit 14 of cnt_parents(31 downto 0) assign 0, register removed by optimization
@W: CL208 :"D:\Designs\GA_eval\vhd\control_tsp.vhd":921:4:921:5|All reachable assignments to bit 15 of cnt_parents(31 downto 0) assign 0, register removed by optimization
@W: CL208 :"D:\Designs\GA_eval\vhd\control_tsp.vhd":921:4:921:5|All reachable assignments to bit 16 of cnt_parents(31 downto 0) assign 0, register removed by optimization
@W: CL208 :"D:\Designs\GA_eval\vhd\control_tsp.vhd":921:4:921:5|All reachable assignments to bit 17 of cnt_parents(31 downto 0) assign 0, register removed by optimization
@W: CL208 :"D:\Designs\GA_eval\vhd\control_tsp.vhd":921:4:921:5|All reachable assignments to bit 18 of cnt_parents(31 downto 0) assign 0, register removed by optimization
@W: CL208 :"D:\Designs\GA_eval\vhd\control_tsp.vhd":921:4:921:5|All reachable assignments to bit 19 of cnt_parents(31 downto 0) assign 0, register removed by optimization
@W: CL208 :"D:\Designs\GA_eval\vhd\control_tsp.vhd":921:4:921:5|All reachable assignments to bit 20 of cnt_parents(31 downto 0) assign 0, register removed by optimization
@W: CL208 :"D:\Designs\GA_eval\vhd\control_tsp.vhd":921:4:921:5|All reachable assignments to bit 21 of cnt_parents(31 downto 0) assign 0, register removed by optimization
@W: CL208 :"D:\Designs\GA_eval\vhd\control_tsp.vhd":921:4:921:5|All reachable assignments to bit 22 of cnt_parents(31 downto 0) assign 0, register removed by optimization
@W: CL208 :"D:\Designs\GA_eval\vhd\control_tsp.vhd":921:4:921:5|All reachable assignments to bit 23 of cnt_parents(31 downto 0) assign 0, register removed by optimization
@W: CL208 :"D:\Designs\GA_eval\vhd\control_tsp.vhd":921:4:921:5|All reachable assignments to bit 24 of cnt_parents(31 downto 0) assign 0, register removed by optimization
@W: CL208 :"D:\Designs\GA_eval\vhd\control_tsp.vhd":921:4:921:5|All reachable assignments to bit 25 of cnt_parents(31 downto 0) assign 0, register removed by optimization
@W: CL208 :"D:\Designs\GA_eval\vhd\control_tsp.vhd":921:4:921:5|All reachable assignments to bit 26 of cnt_parents(31 downto 0) assign 0, register removed by optimization
@W: CL208 :"D:\Designs\GA_eval\vhd\control_tsp.vhd":921:4:921:5|All reachable assignments to bit 27 of cnt_parents(31 downto 0) assign 0, register removed by optimization
@W: CL208 :"D:\Designs\GA_eval\vhd\control_tsp.vhd":921:4:921:5|All reachable assignments to bit 28 of cnt_parents(31 downto 0) assign 0, register removed by optimization
@W: CL208 :"D:\Designs\GA_eval\vhd\control_tsp.vhd":921:4:921:5|All reachable assignments to bit 29 of cnt_parents(31 downto 0) assign 0, register removed by optimization
@W: CL208 :"D:\Designs\GA_eval\vhd\control_tsp.vhd":921:4:921:5|All reachable assignments to bit 30 of cnt_parents(31 downto 0) assign 0, register removed by optimization
@W: CL208 :"D:\Designs\GA_eval\vhd\control_tsp.vhd":921:4:921:5|All reachable assignments to bit 31 of cnt_parents(31 downto 0) assign 0, register removed by optimization
@N: CL177 :"D:\Designs\GA_eval\vhd\control_tsp.vhd":921:4:921:5|Sharing sequential element run1.
@W: CL171 :"D:\Designs\GA_eval\vhd\control_tsp.vhd":921:4:921:5|Pruning Register bit <31> of index(31 downto 0)  
@W: CL171 :"D:\Designs\GA_eval\vhd\control_tsp.vhd":921:4:921:5|Pruning Register bit <30> of index(31 downto 0)  
@W: CL171 :"D:\Designs\GA_eval\vhd\control_tsp.vhd":921:4:921:5|Pruning Register bit <29> of index(31 downto 0)  
@W: CL171 :"D:\Designs\GA_eval\vhd\control_tsp.vhd":921:4:921:5|Pruning Register bit <28> of index(31 downto 0)  
@W: CL171 :"D:\Designs\GA_eval\vhd\control_tsp.vhd":921:4:921:5|Pruning Register bit <27> of index(31 downto 0)  
@W: CL171 :"D:\Designs\GA_eval\vhd\control_tsp.vhd":921:4:921:5|Pruning Register bit <26> of index(31 downto 0)  
@W: CL171 :"D:\Designs\GA_eval\vhd\control_tsp.vhd":921:4:921:5|Pruning Register bit <25> of index(31 downto 0)  
@W: CL171 :"D:\Designs\GA_eval\vhd\control_tsp.vhd":921:4:921:5|Pruning Register bit <24> of index(31 downto 0)  
@W: CL171 :"D:\Designs\GA_eval\vhd\control_tsp.vhd":921:4:921:5|Pruning Register bit <23> of index(31 downto 0)  
@W: CL171 :"D:\Designs\GA_eval\vhd\control_tsp.vhd":921:4:921:5|Pruning Register bit <22> of index(31 downto 0)  
@W: CL171 :"D:\Designs\GA_eval\vhd\control_tsp.vhd":921:4:921:5|Pruning Register bit <21> of index(31 downto 0)  
@W: CL171 :"D:\Designs\GA_eval\vhd\control_tsp.vhd":921:4:921:5|Pruning Register bit <20> of index(31 downto 0)  
@W: CL171 :"D:\Designs\GA_eval\vhd\control_tsp.vhd":921:4:921:5|Pruning Register bit <19> of index(31 downto 0)  
@W: CL171 :"D:\Designs\GA_eval\vhd\control_tsp.vhd":921:4:921:5|Pruning Register bit <18> of index(31 downto 0)  
@W: CL171 :"D:\Designs\GA_eval\vhd\control_tsp.vhd":921:4:921:5|Pruning Register bit <17> of index(31 downto 0)  
@W: CL171 :"D:\Designs\GA_eval\vhd\control_tsp.vhd":921:4:921:5|Pruning Register bit <16> of index(31 downto 0)  
@W: CL171 :"D:\Designs\GA_eval\vhd\control_tsp.vhd":921:4:921:5|Pruning Register bit <15> of index(31 downto 0)  
@W: CL171 :"D:\Designs\GA_eval\vhd\control_tsp.vhd":921:4:921:5|Pruning Register bit <14> of index(31 downto 0)  
@W: CL171 :"D:\Designs\GA_eval\vhd\control_tsp.vhd":921:4:921:5|Pruning Register bit <13> of index(31 downto 0)  
@W: CL171 :"D:\Designs\GA_eval\vhd\control_tsp.vhd":921:4:921:5|Pruning Register bit <12> of index(31 downto 0)  
@W: CL171 :"D:\Designs\GA_eval\vhd\control_tsp.vhd":921:4:921:5|Pruning Register bit <11> of index(31 downto 0)  
@W: CL171 :"D:\Designs\GA_eval\vhd\control_tsp.vhd":921:4:921:5|Pruning Register bit <10> of index(31 downto 0)  
@W: CL171 :"D:\Designs\GA_eval\vhd\control_tsp.vhd":921:4:921:5|Pruning Register bit <9> of index(31 downto 0)  
@W: CL171 :"D:\Designs\GA_eval\vhd\control_tsp.vhd":921:4:921:5|Pruning Register bit <8> of index(31 downto 0)  
@W: CL171 :"D:\Designs\GA_eval\vhd\control_tsp.vhd":921:4:921:5|Pruning Register bit <31> of addr_rom(31 downto 0)  
@W: CL171 :"D:\Designs\GA_eval\vhd\control_tsp.vhd":921:4:921:5|Pruning Register bit <30> of addr_rom(31 downto 0)  
@W: CL171 :"D:\Designs\GA_eval\vhd\control_tsp.vhd":921:4:921:5|Pruning Register bit <29> of addr_rom(31 downto 0)  
@W: CL171 :"D:\Designs\GA_eval\vhd\control_tsp.vhd":921:4:921:5|Pruning Register bit <28> of addr_rom(31 downto 0)  
@W: CL171 :"D:\Designs\GA_eval\vhd\control_tsp.vhd":921:4:921:5|Pruning Register bit <27> of addr_rom(31 downto 0)  
@W: CL171 :"D:\Designs\GA_eval\vhd\control_tsp.vhd":921:4:921:5|Pruning Register bit <26> of addr_rom(31 downto 0)  
@W: CL171 :"D:\Designs\GA_eval\vhd\control_tsp.vhd":921:4:921:5|Pruning Register bit <25> of addr_rom(31 downto 0)  
@W: CL171 :"D:\Designs\GA_eval\vhd\control_tsp.vhd":921:4:921:5|Pruning Register bit <24> of addr_rom(31 downto 0)  
@W: CL171 :"D:\Designs\GA_eval\vhd\control_tsp.vhd":921:4:921:5|Pruning Register bit <23> of addr_rom(31 downto 0)  
@W: CL171 :"D:\Designs\GA_eval\vhd\control_tsp.vhd":921:4:921:5|Pruning Register bit <22> of addr_rom(31 downto 0)  
@W: CL171 :"D:\Designs\GA_eval\vhd\control_tsp.vhd":921:4:921:5|Pruning Register bit <21> of addr_rom(31 downto 0)  
@W: CL171 :"D:\Designs\GA_eval\vhd\control_tsp.vhd":921:4:921:5|Pruning Register bit <20> of addr_rom(31 downto 0)  
@W: CL171 :"D:\Designs\GA_eval\vhd\control_tsp.vhd":921:4:921:5|Pruning Register bit <19> of addr_rom(31 downto 0)  
@W: CL171 :"D:\Designs\GA_eval\vhd\control_tsp.vhd":921:4:921:5|Pruning Register bit <18> of addr_rom(31 downto 0)  
@W: CL171 :"D:\Designs\GA_eval\vhd\control_tsp.vhd":921:4:921:5|Pruning Register bit <17> of addr_rom(31 downto 0)  
@W: CL171 :"D:\Designs\GA_eval\vhd\control_tsp.vhd":921:4:921:5|Pruning Register bit <16> of addr_rom(31 downto 0)  
@W: CL171 :"D:\Designs\GA_eval\vhd\control_tsp.vhd":921:4:921:5|Pruning Register bit <15> of addr_rom(31 downto 0)  
@W: CL171 :"D:\Designs\GA_eval\vhd\control_tsp.vhd":921:4:921:5|Pruning Register bit <14> of addr_rom(31 downto 0)  
@W: CL171 :"D:\Designs\GA_eval\vhd\control_tsp.vhd":921:4:921:5|Pruning Register bit <13> of addr_rom(31 downto 0)  
@W: CL171 :"D:\Designs\GA_eval\vhd\control_tsp.vhd":921:4:921:5|Pruning Register bit <12> of addr_rom(31 downto 0)  
@W: CL171 :"D:\Designs\GA_eval\vhd\control_tsp.vhd":921:4:921:5|Pruning Register bit <11> of addr_rom(31 downto 0)  
@W: CL171 :"D:\Designs\GA_eval\vhd\control_tsp.vhd":921:4:921:5|Pruning Register bit <10> of addr_rom(31 downto 0)  
@W: CL171 :"D:\Designs\GA_eval\vhd\control_tsp.vhd":921:4:921:5|Pruning Register bit <9> of addr_rom(31 downto 0)  
@W: CL171 :"D:\Designs\GA_eval\vhd\control_tsp.vhd":921:4:921:5|Pruning Register bit <8> of addr_rom(31 downto 0)  
@W: CL189 :"D:\Designs\GA_eval\vhd\control_tsp.vhd":921:4:921:5|Register bit addr_rom(7) is always 0, optimizing ...
@W: CL189 :"D:\Designs\GA_eval\vhd\control_tsp.vhd":921:4:921:5|Register bit index(7) is always 0, optimizing ...
@W: CL171 :"D:\Designs\GA_eval\vhd\control_tsp.vhd":921:4:921:5|Pruning Register bit <7> of index(7 downto 0)  
@W: CL171 :"D:\Designs\GA_eval\vhd\control_tsp.vhd":921:4:921:5|Pruning Register bit <7> of addr_rom(7 downto 0)  
@N: CL201 :"D:\Designs\GA_eval\vhd\control_tsp.vhd":143:4:143:5|Trying to extract state machine for register notify_cnt_p
Extracted state machine for register notify_cnt_p
State machine has 9 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0101
   0110
   0111
   1000
   1001
@N: CL201 :"D:\Designs\GA_eval\vhd\control_tsp.vhd":134:4:134:5|Trying to extract state machine for register sreg
Extracted state machine for register sreg
State machine has 9 reachable states with original encodings of:
   000000001
   000000010
   000000100
   000001000
   000010000
   000100000
   001000000
   010000000
   100000000
@N:"D:\Designs\GA_eval\vhd\spram1.vhd":37:7:37:12|Synthesizing work.spram1.rtl 
Post processing for work.spram1.rtl
@W: CL170 :"D:\Designs\GA_eval\vhd\spram1.vhd":86:4:86:5|Pruning bit <6> of add_r(6 downto 0) - not in use ... 
@N: CL134 :"D:\Designs\GA_eval\vhd\spram1.vhd":57:9:57:12|Found RAM data, depth=64, width=21
@W:"D:\Designs\GA_eval\vhd\spram1.vhd":44:4:44:6|Input port bit <6> of add(6 downto 0) is unused 
@N:"D:\Designs\GA_eval\vhd\spram1.vhd":37:7:37:12|Synthesizing work.spram1.rtl 
Post processing for work.spram1.rtl
@W: CL170 :"D:\Designs\GA_eval\vhd\spram1.vhd":86:4:86:5|Pruning bit <5> of add_r(5 downto 0) - not in use ... 
@N: CL134 :"D:\Designs\GA_eval\vhd\spram1.vhd":57:9:57:12|Found RAM data, depth=32, width=37
@W:"D:\Designs\GA_eval\vhd\spram1.vhd":44:4:44:6|Input port bit <5> of add(5 downto 0) is unused 
@N:"D:\Designs\GA_eval\vhd\mutation_tsp.vhd":38:7:38:18|Synthesizing work.mutation_tsp.rtl 
Post processing for work.mutation_tsp.rtl
@N:"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":36:7:36:19|Synthesizing work.crossover_tsp.rtl 
@W:"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":140:35:140:51|Index value 0 to 7 could be out of prefix range 0 to 6 
Post processing for work.crossover_tsp.rtl
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <31> of index_7(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <30> of index_7(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <29> of index_7(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <28> of index_7(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <27> of index_7(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <26> of index_7(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <25> of index_7(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <24> of index_7(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <23> of index_7(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <22> of index_7(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <21> of index_7(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <20> of index_7(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <19> of index_7(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <18> of index_7(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <17> of index_7(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <16> of index_7(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <15> of index_7(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <14> of index_7(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <13> of index_7(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <12> of index_7(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <11> of index_7(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <10> of index_7(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <9> of index_7(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <8> of index_7(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <7> of index_7(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <6> of index_7(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <5> of index_7(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <4> of index_7(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <3> of index_7(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <31> of index_6(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <30> of index_6(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <29> of index_6(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <28> of index_6(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <27> of index_6(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <26> of index_6(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <25> of index_6(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <24> of index_6(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <23> of index_6(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <22> of index_6(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <21> of index_6(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <20> of index_6(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <19> of index_6(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <18> of index_6(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <17> of index_6(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <16> of index_6(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <15> of index_6(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <14> of index_6(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <13> of index_6(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <12> of index_6(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <11> of index_6(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <10> of index_6(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <9> of index_6(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <8> of index_6(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <7> of index_6(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <6> of index_6(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <5> of index_6(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <4> of index_6(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <3> of index_6(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <31> of index_5(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <30> of index_5(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <29> of index_5(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <28> of index_5(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <27> of index_5(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <26> of index_5(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <25> of index_5(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <24> of index_5(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <23> of index_5(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <22> of index_5(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <21> of index_5(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <20> of index_5(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <19> of index_5(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <18> of index_5(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <17> of index_5(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <16> of index_5(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <15> of index_5(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <14> of index_5(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <13> of index_5(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <12> of index_5(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <11> of index_5(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <10> of index_5(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <9> of index_5(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <8> of index_5(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <7> of index_5(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <6> of index_5(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <5> of index_5(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <4> of index_5(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <3> of index_5(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <31> of index_4(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <30> of index_4(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <29> of index_4(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <28> of index_4(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <27> of index_4(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <26> of index_4(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <25> of index_4(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <24> of index_4(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <23> of index_4(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <22> of index_4(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <21> of index_4(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <20> of index_4(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <19> of index_4(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <18> of index_4(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <17> of index_4(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <16> of index_4(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <15> of index_4(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <14> of index_4(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <13> of index_4(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <12> of index_4(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <11> of index_4(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <10> of index_4(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <9> of index_4(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <8> of index_4(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <7> of index_4(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <6> of index_4(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <5> of index_4(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <4> of index_4(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <3> of index_4(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <31> of index_3(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <30> of index_3(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <29> of index_3(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <28> of index_3(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <27> of index_3(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <26> of index_3(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <25> of index_3(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <24> of index_3(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <23> of index_3(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <22> of index_3(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <21> of index_3(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <20> of index_3(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <19> of index_3(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <18> of index_3(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <17> of index_3(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <16> of index_3(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <15> of index_3(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <14> of index_3(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <13> of index_3(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <12> of index_3(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <11> of index_3(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <10> of index_3(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <9> of index_3(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <8> of index_3(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <7> of index_3(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <6> of index_3(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <5> of index_3(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <4> of index_3(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <3> of index_3(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <31> of index_2(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <30> of index_2(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <29> of index_2(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <28> of index_2(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <27> of index_2(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <26> of index_2(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <25> of index_2(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <24> of index_2(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <23> of index_2(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <22> of index_2(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <21> of index_2(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <20> of index_2(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <19> of index_2(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <18> of index_2(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <17> of index_2(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <16> of index_2(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <15> of index_2(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <14> of index_2(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <13> of index_2(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <12> of index_2(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <11> of index_2(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <10> of index_2(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <9> of index_2(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <8> of index_2(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <7> of index_2(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <6> of index_2(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <5> of index_2(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <4> of index_2(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <3> of index_2(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <31> of index_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <30> of index_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <29> of index_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <28> of index_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <27> of index_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <26> of index_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <25> of index_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <24> of index_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <23> of index_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <22> of index_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <21> of index_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <20> of index_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <19> of index_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <18> of index_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <17> of index_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <16> of index_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <15> of index_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <14> of index_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <13> of index_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <12> of index_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <11> of index_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <10> of index_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <9> of index_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <8> of index_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <7> of index_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <6> of index_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <5> of index_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <4> of index_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <3> of index_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <31> of pool_int_6(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <30> of pool_int_6(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <29> of pool_int_6(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <28> of pool_int_6(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <27> of pool_int_6(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <26> of pool_int_6(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <25> of pool_int_6(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <24> of pool_int_6(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <23> of pool_int_6(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <22> of pool_int_6(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <21> of pool_int_6(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <20> of pool_int_6(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <19> of pool_int_6(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <18> of pool_int_6(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <17> of pool_int_6(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <16> of pool_int_6(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <15> of pool_int_6(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <14> of pool_int_6(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <13> of pool_int_6(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <12> of pool_int_6(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <11> of pool_int_6(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <10> of pool_int_6(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <9> of pool_int_6(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <8> of pool_int_6(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <7> of pool_int_6(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <6> of pool_int_6(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <5> of pool_int_6(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <4> of pool_int_6(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <3> of pool_int_6(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <31> of pool_int_5(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <30> of pool_int_5(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <29> of pool_int_5(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <28> of pool_int_5(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <27> of pool_int_5(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <26> of pool_int_5(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <25> of pool_int_5(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <24> of pool_int_5(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <23> of pool_int_5(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <22> of pool_int_5(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <21> of pool_int_5(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <20> of pool_int_5(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <19> of pool_int_5(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <18> of pool_int_5(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <17> of pool_int_5(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <16> of pool_int_5(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <15> of pool_int_5(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <14> of pool_int_5(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <13> of pool_int_5(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <12> of pool_int_5(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <11> of pool_int_5(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <10> of pool_int_5(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <9> of pool_int_5(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <8> of pool_int_5(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <7> of pool_int_5(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <6> of pool_int_5(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <5> of pool_int_5(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <4> of pool_int_5(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <3> of pool_int_5(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <31> of pool_int_4(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <30> of pool_int_4(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <29> of pool_int_4(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <28> of pool_int_4(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <27> of pool_int_4(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <26> of pool_int_4(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <25> of pool_int_4(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <24> of pool_int_4(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <23> of pool_int_4(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <22> of pool_int_4(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <21> of pool_int_4(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <20> of pool_int_4(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <19> of pool_int_4(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <18> of pool_int_4(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <17> of pool_int_4(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <16> of pool_int_4(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <15> of pool_int_4(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <14> of pool_int_4(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <13> of pool_int_4(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <12> of pool_int_4(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <11> of pool_int_4(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <10> of pool_int_4(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <9> of pool_int_4(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <8> of pool_int_4(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <7> of pool_int_4(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <6> of pool_int_4(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <5> of pool_int_4(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <4> of pool_int_4(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <3> of pool_int_4(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <31> of pool_int_3(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <30> of pool_int_3(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <29> of pool_int_3(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <28> of pool_int_3(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <27> of pool_int_3(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <26> of pool_int_3(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <25> of pool_int_3(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <24> of pool_int_3(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <23> of pool_int_3(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <22> of pool_int_3(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <21> of pool_int_3(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <20> of pool_int_3(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <19> of pool_int_3(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <18> of pool_int_3(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <17> of pool_int_3(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <16> of pool_int_3(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <15> of pool_int_3(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <14> of pool_int_3(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <13> of pool_int_3(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <12> of pool_int_3(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <11> of pool_int_3(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <10> of pool_int_3(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <9> of pool_int_3(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <8> of pool_int_3(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <7> of pool_int_3(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <6> of pool_int_3(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <5> of pool_int_3(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <4> of pool_int_3(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <3> of pool_int_3(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <31> of pool_int_2(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <30> of pool_int_2(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <29> of pool_int_2(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <28> of pool_int_2(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <27> of pool_int_2(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <26> of pool_int_2(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <25> of pool_int_2(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <24> of pool_int_2(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <23> of pool_int_2(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <22> of pool_int_2(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <21> of pool_int_2(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <20> of pool_int_2(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <19> of pool_int_2(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <18> of pool_int_2(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <17> of pool_int_2(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <16> of pool_int_2(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <15> of pool_int_2(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <14> of pool_int_2(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <13> of pool_int_2(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <12> of pool_int_2(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <11> of pool_int_2(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <10> of pool_int_2(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <9> of pool_int_2(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <8> of pool_int_2(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <7> of pool_int_2(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <6> of pool_int_2(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <5> of pool_int_2(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <4> of pool_int_2(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <3> of pool_int_2(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <31> of pool_int_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <30> of pool_int_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <29> of pool_int_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <28> of pool_int_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <27> of pool_int_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <26> of pool_int_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <25> of pool_int_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <24> of pool_int_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <23> of pool_int_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <22> of pool_int_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <21> of pool_int_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <20> of pool_int_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <19> of pool_int_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <18> of pool_int_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <17> of pool_int_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <16> of pool_int_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <15> of pool_int_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <14> of pool_int_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <13> of pool_int_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <12> of pool_int_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <11> of pool_int_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <10> of pool_int_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <9> of pool_int_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <8> of pool_int_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <7> of pool_int_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <6> of pool_int_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <5> of pool_int_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <4> of pool_int_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <3> of pool_int_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <31> of pool_int_0(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <30> of pool_int_0(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <29> of pool_int_0(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <28> of pool_int_0(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <27> of pool_int_0(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <26> of pool_int_0(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <25> of pool_int_0(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <24> of pool_int_0(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <23> of pool_int_0(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <22> of pool_int_0(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <21> of pool_int_0(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <20> of pool_int_0(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <19> of pool_int_0(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <18> of pool_int_0(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <17> of pool_int_0(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <16> of pool_int_0(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <15> of pool_int_0(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <14> of pool_int_0(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <13> of pool_int_0(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <12> of pool_int_0(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <11> of pool_int_0(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <10> of pool_int_0(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <9> of pool_int_0(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <8> of pool_int_0(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <7> of pool_int_0(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <6> of pool_int_0(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <5> of pool_int_0(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <4> of pool_int_0(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <3> of pool_int_0(31 downto 0) - not in use ... 
@W: CL190 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Optimizing register bit pool_int_0(1) to a constant 0
@W: CL190 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Optimizing register bit pool_int_0(2) to a constant 0
@W: CL190 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Optimizing register bit pool_int_1(0) to a constant 0
@W: CL190 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Optimizing register bit pool_int_1(2) to a constant 0
@W: CL190 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Optimizing register bit pool_int_2(2) to a constant 0
@W: CL190 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Optimizing register bit pool_int_3(0) to a constant 0
@W: CL190 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Optimizing register bit pool_int_3(1) to a constant 0
@W: CL190 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Optimizing register bit pool_int_4(1) to a constant 0
@W: CL190 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Optimizing register bit pool_int_5(0) to a constant 0
@W: CL190 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Optimizing register bit temp2(0) to a constant 0
@W: CL190 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Optimizing register bit temp2(1) to a constant 0
@W: CL190 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Optimizing register bit temp2(2) to a constant 0
@N: CL201 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Trying to extract state machine for register cont1
Extracted state machine for register cont1
State machine has 6 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
@W: CL171 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning Register bit <2> of pool_int_5(2 downto 1)  
@W: CL171 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning Register bit <1> of pool_int_2(1 downto 0)  
@W: CL171 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning Register bit <2> of pool_int_6(2 downto 0)  
@W: CL171 :"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning Register bit <1> of pool_int_6(2 downto 0)  
@W:"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":44:4:44:14|Input port bit <2> of crosspoints(5 downto 0) is unused 
@W:"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":44:4:44:14|Input port bit <1> of crosspoints(5 downto 0) is unused 
@W:"D:\Designs\GA_eval\vhd\crossover_TSP.vhd":44:4:44:14|Input port bit <0> of crosspoints(5 downto 0) is unused 
@N:"D:\Designs\GA_eval\vhd\selection.vhd":37:7:37:15|Synthesizing work.selection.rtl 
Post processing for work.selection.rtl
@N:"D:\Designs\GA_eval\vhd\top_fit_eval_tsp.vhd":37:7:37:18|Synthesizing work.fit_eval_tsp.str 
@N:"D:\Designs\GA_eval\vhd\coordinates_rom_p.vhd":34:7:34:23|Synthesizing work.coordinates_rom_p.rtl 
Post processing for work.coordinates_rom_p.rtl
@N:"D:\Designs\GA_eval\vhd\fix_elite_tsp.vhd":37:7:37:19|Synthesizing work.fix_elite_tsp.rtl 
@W: CG296 :"D:\Designs\GA_eval\vhd\fix_elite_tsp.vhd":80:12:80:18|Incomplete sensitivity list - assuming completeness
@W: CG290 :"D:\Designs\GA_eval\vhd\fix_elite_tsp.vhd":85:13:85:17|Referenced variable sum_p is not in sensitivity list
Post processing for work.fix_elite_tsp.rtl
@W: CL169 :"D:\Designs\GA_eval\vhd\fix_elite_tsp.vhd":96:4:96:5|Pruning Register temp1_0(15 downto 0)  
@W: CL169 :"D:\Designs\GA_eval\vhd\fix_elite_tsp.vhd":96:4:96:5|Pruning Register temp_indexs_1_0(31 downto 0)  
@N: CL201 :"D:\Designs\GA_eval\vhd\fix_elite_tsp.vhd":96:4:96:5|Trying to extract state machine for register count_cycle
Extracted state machine for register count_cycle
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@N:"D:\Designs\GA_eval\vhd\fitness_calc_TSP.vhd":37:7:37:18|Synthesizing work.fit_calc_tsp.rtl 
Post processing for work.fit_calc_tsp.rtl
Post processing for work.fit_eval_tsp.str
@N:"D:\Designs\GA_eval\vhd\rng.vhd":40:7:40:9|Synthesizing work.rng.rtl 
Post processing for work.rng.rtl
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <31> of LFSR.taps_array_4_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <30> of LFSR.taps_array_4_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <29> of LFSR.taps_array_4_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <28> of LFSR.taps_array_4_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <27> of LFSR.taps_array_4_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <26> of LFSR.taps_array_4_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <25> of LFSR.taps_array_4_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <24> of LFSR.taps_array_4_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <23> of LFSR.taps_array_4_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <22> of LFSR.taps_array_4_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <21> of LFSR.taps_array_4_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <20> of LFSR.taps_array_4_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <19> of LFSR.taps_array_4_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <18> of LFSR.taps_array_4_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <17> of LFSR.taps_array_4_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <16> of LFSR.taps_array_4_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <15> of LFSR.taps_array_4_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <14> of LFSR.taps_array_4_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <13> of LFSR.taps_array_4_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <12> of LFSR.taps_array_4_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <11> of LFSR.taps_array_4_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <10> of LFSR.taps_array_4_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <9> of LFSR.taps_array_4_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <8> of LFSR.taps_array_4_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <7> of LFSR.taps_array_4_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <6> of LFSR.taps_array_4_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <5> of LFSR.taps_array_4_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <4> of LFSR.taps_array_4_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <3> of LFSR.taps_array_4_1(31 downto 0) - not in use ... 
@W: CL113 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Feedback mux created for signal lfsr_reg[3:0].
@W: CL111 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|All reachable assignments to taps_array_4(1) assign '0', register removed by optimization
@W: CL111 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|All reachable assignments to taps_array_4(2) assign '0', register removed by optimization
@W: CL208 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|All reachable assignments to bit 1 of taps_array_4(2 downto 0) assign 0, register removed by optimization
@W: CL208 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|All reachable assignments to bit 2 of taps_array_4(2 downto 0) assign 0, register removed by optimization
@W:"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Register taps_array_4(0) is asynchronously set and not assigned a value on the clock, optimizing to 1 ... 
@N:"D:\Designs\GA_eval\vhd\rng.vhd":40:7:40:9|Synthesizing work.rng.rtl 
Post processing for work.rng.rtl
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <31> of LFSR.taps_array_6_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <30> of LFSR.taps_array_6_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <29> of LFSR.taps_array_6_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <28> of LFSR.taps_array_6_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <27> of LFSR.taps_array_6_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <26> of LFSR.taps_array_6_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <25> of LFSR.taps_array_6_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <24> of LFSR.taps_array_6_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <23> of LFSR.taps_array_6_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <22> of LFSR.taps_array_6_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <21> of LFSR.taps_array_6_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <20> of LFSR.taps_array_6_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <19> of LFSR.taps_array_6_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <18> of LFSR.taps_array_6_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <17> of LFSR.taps_array_6_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <16> of LFSR.taps_array_6_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <15> of LFSR.taps_array_6_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <14> of LFSR.taps_array_6_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <13> of LFSR.taps_array_6_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <12> of LFSR.taps_array_6_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <11> of LFSR.taps_array_6_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <10> of LFSR.taps_array_6_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <9> of LFSR.taps_array_6_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <8> of LFSR.taps_array_6_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <7> of LFSR.taps_array_6_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <6> of LFSR.taps_array_6_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <5> of LFSR.taps_array_6_1(31 downto 0) - not in use ... 
@W: CL113 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Feedback mux created for signal lfsr_reg[5:0].
@W: CL111 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|All reachable assignments to taps_array_6(1) assign '0', register removed by optimization
@W: CL111 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|All reachable assignments to taps_array_6(2) assign '0', register removed by optimization
@W: CL111 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|All reachable assignments to taps_array_6(3) assign '0', register removed by optimization
@W: CL111 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|All reachable assignments to taps_array_6(4) assign '0', register removed by optimization
@W: CL208 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|All reachable assignments to bit 1 of taps_array_6(4 downto 0) assign 0, register removed by optimization
@W: CL208 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|All reachable assignments to bit 2 of taps_array_6(4 downto 0) assign 0, register removed by optimization
@W: CL208 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|All reachable assignments to bit 3 of taps_array_6(4 downto 0) assign 0, register removed by optimization
@W: CL208 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|All reachable assignments to bit 4 of taps_array_6(4 downto 0) assign 0, register removed by optimization
@W:"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Register taps_array_6(0) is asynchronously set and not assigned a value on the clock, optimizing to 1 ... 
@N:"D:\Designs\GA_eval\vhd\rng.vhd":40:7:40:9|Synthesizing work.rng.rtl 
Post processing for work.rng.rtl
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <31> of LFSR.taps_array_8_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <30> of LFSR.taps_array_8_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <29> of LFSR.taps_array_8_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <28> of LFSR.taps_array_8_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <27> of LFSR.taps_array_8_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <26> of LFSR.taps_array_8_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <25> of LFSR.taps_array_8_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <24> of LFSR.taps_array_8_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <23> of LFSR.taps_array_8_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <22> of LFSR.taps_array_8_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <21> of LFSR.taps_array_8_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <20> of LFSR.taps_array_8_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <19> of LFSR.taps_array_8_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <18> of LFSR.taps_array_8_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <17> of LFSR.taps_array_8_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <16> of LFSR.taps_array_8_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <15> of LFSR.taps_array_8_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <14> of LFSR.taps_array_8_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <13> of LFSR.taps_array_8_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <12> of LFSR.taps_array_8_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <11> of LFSR.taps_array_8_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <10> of LFSR.taps_array_8_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <9> of LFSR.taps_array_8_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <8> of LFSR.taps_array_8_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <7> of LFSR.taps_array_8_1(31 downto 0) - not in use ... 
@W: CL113 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Feedback mux created for signal lfsr_reg[7:0].
@W: CL111 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|All reachable assignments to taps_array_8(0) assign '0', register removed by optimization
@W: CL111 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|All reachable assignments to taps_array_8(4) assign '0', register removed by optimization
@W: CL111 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|All reachable assignments to taps_array_8(5) assign '0', register removed by optimization
@W: CL111 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|All reachable assignments to taps_array_8(6) assign '0', register removed by optimization
@W: CL208 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|All reachable assignments to bit 0 of taps_array_8(6 downto 0) assign 0, register removed by optimization
@W: CL208 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|All reachable assignments to bit 4 of taps_array_8(6 downto 0) assign 0, register removed by optimization
@W: CL208 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|All reachable assignments to bit 5 of taps_array_8(6 downto 0) assign 0, register removed by optimization
@W: CL208 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|All reachable assignments to bit 6 of taps_array_8(6 downto 0) assign 0, register removed by optimization
@W:"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Register taps_array_8(3 downto 1) is asynchronously set and not assigned a value on the clock, optimizing to 1 ... 
@N:"D:\Designs\GA_eval\vhd\init_generation_rom_p.vhd":35:7:35:27|Synthesizing work.init_generation_rom_p.rtl 
Post processing for work.init_generation_rom_p.rtl
Post processing for work.ga_tsp.str
@END
Process took 0h:00m:11s realtime, 0h:00m:11s cputime
# Wed Nov 15 21:51:55 2006

###########################################################[
Version 8.1
Synplicity Xilinx Technology Mapper, Version 8.1.0, Build 540R, Built May  9 2005
Copyright (C) 1994-2005, Synplicity Inc.  All Rights Reserved
Reading constraint file: D:\Designs\GA_eval\syn\GA_TSP\ga_tsp.sdc
Adding property syn_reference_clock1, value "clk,r=0.0,f=5.0,u=0.0,p=10.0,clockgroup=default_clkgroup_0,rd=0.0,fd=0.0,v=0" to view:work.ga_tsp(str)
Adding property syn_netlist_hierarchy, value 1 to view:work.ga_tsp(str)
Adding property syn_useioff, value 1 to view:work.ga_tsp(str)
Reading constraint file: D:\Designs\GA_eval\syn\GA_TSP\rev_1\top_ga_tsp_fsm.sdc
@N|Using encoding styles selected by FSM Explorer.
Data created on Tue Nov 07 17:48:33 2006
Reading Xilinx I/O pad type table from file <C:\EDA\Synplicity_81\fpga_81\lib/xilinx/x_io_tbl.txt> 
Reading Xilinx Rocket I/O parameter type table from file <C:\EDA\Synplicity_81\fpga_81\lib/xilinx/gttype.txt> 
Adding property syn_clock, value "rise_offset=0.0,fall_offset=0.0,rs=0.0,fs=0.0,improve=0.0,route=0.0,rref=clk:r,fref=clk:f", to port clk
Adding property syn_encoding in cell control_tsp, value "onehot", to instance U10.sreg[0:8]
Adding property syn_encoding in cell control_tsp, value "onehot", to instance U10.notify_cnt_p[0:8]


Automatic dissolve at startup in view:work.ga_tsp(str) of U17(delay_regsZ0)
Automatic dissolve at startup in view:work.ga_tsp(str) of U16(delay_regsZ0)
Automatic dissolve at startup in view:work.ga_tsp(str) of U15(delay_regsZ1)
Automatic dissolve at startup in view:work.ga_tsp(str) of U14(delay_regsZ2)
Automatic dissolve at startup in view:work.ga_tsp(str) of U13(delay_regsZ3)
Automatic dissolve at startup in view:work.ga_tsp(str) of U12(delay_regsZ4)
Automatic dissolve at startup in view:work.ga_tsp(str) of U11(delay_regsZ5)
Automatic dissolve at startup in view:work.ga_tsp(str) of U9(spram1Z0)
Automatic dissolve at startup in view:work.ga_tsp(str) of U8(spram1Z1)
@N: MO106 :"d:\designs\ga_eval\vhd\init_generation_rom_p.vhd":53:14:53:38|Found ROM, 'un1_addr[20]', 32 words by 1 bits 
@N: MO106 :"d:\designs\ga_eval\vhd\init_generation_rom_p.vhd":53:14:53:38|Found ROM, 'un1_addr[19]', 32 words by 1 bits 
@N: MO106 :"d:\designs\ga_eval\vhd\init_generation_rom_p.vhd":53:14:53:38|Found ROM, 'un1_addr[18]', 32 words by 1 bits 
@N: MO106 :"d:\designs\ga_eval\vhd\init_generation_rom_p.vhd":53:14:53:38|Found ROM, 'un1_addr[17]', 32 words by 1 bits 
@N: MO106 :"d:\designs\ga_eval\vhd\init_generation_rom_p.vhd":53:14:53:38|Found ROM, 'un1_addr[16]', 32 words by 1 bits 
@N: MO106 :"d:\designs\ga_eval\vhd\init_generation_rom_p.vhd":53:14:53:38|Found ROM, 'un1_addr[15]', 32 words by 1 bits 
@N: MO106 :"d:\designs\ga_eval\vhd\init_generation_rom_p.vhd":53:14:53:38|Found ROM, 'un1_addr[14]', 32 words by 1 bits 
@N: MO106 :"d:\designs\ga_eval\vhd\init_generation_rom_p.vhd":53:14:53:38|Found ROM, 'un1_addr[13]', 32 words by 1 bits 
@N: MO106 :"d:\designs\ga_eval\vhd\init_generation_rom_p.vhd":53:14:53:38|Found ROM, 'un1_addr[12]', 32 words by 1 bits 
@N: MO106 :"d:\designs\ga_eval\vhd\init_generation_rom_p.vhd":53:14:53:38|Found ROM, 'un1_addr[11]', 32 words by 1 bits 
@N: MO106 :"d:\designs\ga_eval\vhd\init_generation_rom_p.vhd":53:14:53:38|Found ROM, 'un1_addr[10]', 32 words by 1 bits 
@N: MO106 :"d:\designs\ga_eval\vhd\init_generation_rom_p.vhd":53:14:53:38|Found ROM, 'un1_addr[9]', 32 words by 1 bits 
@N: MO106 :"d:\designs\ga_eval\vhd\init_generation_rom_p.vhd":53:14:53:38|Found ROM, 'un1_addr[8]', 32 words by 1 bits 
@N: MO106 :"d:\designs\ga_eval\vhd\init_generation_rom_p.vhd":53:14:53:38|Found ROM, 'un1_addr[7]', 32 words by 1 bits 
@N: MO106 :"d:\designs\ga_eval\vhd\init_generation_rom_p.vhd":53:14:53:38|Found ROM, 'un1_addr[6]', 32 words by 1 bits 
@N: MO106 :"d:\designs\ga_eval\vhd\init_generation_rom_p.vhd":53:14:53:38|Found ROM, 'un1_addr[5]', 32 words by 1 bits 
@N: MO106 :"d:\designs\ga_eval\vhd\init_generation_rom_p.vhd":53:14:53:38|Found ROM, 'un1_addr[4]', 32 words by 1 bits 
@N: MO106 :"d:\designs\ga_eval\vhd\init_generation_rom_p.vhd":53:14:53:38|Found ROM, 'un1_addr[3]', 32 words by 1 bits 
@N: MO106 :"d:\designs\ga_eval\vhd\init_generation_rom_p.vhd":53:14:53:38|Found ROM, 'un1_addr[2]', 32 words by 1 bits 
@N: MO106 :"d:\designs\ga_eval\vhd\init_generation_rom_p.vhd":53:14:53:38|Found ROM, 'un1_addr[1]', 32 words by 1 bits 
@N: MO106 :"d:\designs\ga_eval\vhd\init_generation_rom_p.vhd":53:14:53:38|Found ROM, 'un1_addr[0]', 32 words by 1 bits 
@W: BN132 :"d:\designs\ga_eval\vhd\fix_elite_tsp.vhd":96:4:96:5|Removing sequential instance U4.U1.temp_indexs_1_1[31:0],  because it is equivalent to instance U4.U1.temp_indexs_2_0[31:0]
@W: BN132 :"d:\designs\ga_eval\vhd\fix_elite_tsp.vhd":96:4:96:5|Removing sequential instance U4.U1.temp1_1[15:0],  because it is equivalent to instance U4.U1.temp2_0[15:0]
@W: BN132 :"d:\designs\ga_eval\vhd\spram1.vhd":69:4:69:5|Removing sequential instance U9.data_out_cl_19[20],  because it is equivalent to instance U9.data_out_cl_20[20]
@W: BN132 :"d:\designs\ga_eval\vhd\spram1.vhd":69:4:69:5|Removing sequential instance U9.data_out_cl_18[20],  because it is equivalent to instance U9.data_out_cl_20[20]
@W: BN132 :"d:\designs\ga_eval\vhd\spram1.vhd":69:4:69:5|Removing sequential instance U9.data_out_cl_17[20],  because it is equivalent to instance U9.data_out_cl_20[20]
@W: BN132 :"d:\designs\ga_eval\vhd\spram1.vhd":69:4:69:5|Removing sequential instance U9.data_out_cl_16[20],  because it is equivalent to instance U9.data_out_cl_20[20]
@W: BN132 :"d:\designs\ga_eval\vhd\spram1.vhd":69:4:69:5|Removing sequential instance U9.data_out_cl_15[20],  because it is equivalent to instance U9.data_out_cl_20[20]
@W: BN132 :"d:\designs\ga_eval\vhd\spram1.vhd":69:4:69:5|Removing sequential instance U9.data_out_cl_14[20],  because it is equivalent to instance U9.data_out_cl_20[20]
@W: BN132 :"d:\designs\ga_eval\vhd\spram1.vhd":69:4:69:5|Removing sequential instance U9.data_out_cl_13[20],  because it is equivalent to instance U9.data_out_cl_20[20]
@W: BN132 :"d:\designs\ga_eval\vhd\spram1.vhd":69:4:69:5|Removing sequential instance U9.data_out_cl_12[20],  because it is equivalent to instance U9.data_out_cl_20[20]
@W: BN132 :"d:\designs\ga_eval\vhd\spram1.vhd":69:4:69:5|Removing sequential instance U9.data_out_cl_11[20],  because it is equivalent to instance U9.data_out_cl_20[20]
@W: BN132 :"d:\designs\ga_eval\vhd\spram1.vhd":69:4:69:5|Removing sequential instance U9.data_out_cl_10[20],  because it is equivalent to instance U9.data_out_cl_20[20]
@W: BN132 :"d:\designs\ga_eval\vhd\spram1.vhd":69:4:69:5|Removing sequential instance U9.data_out_cl_9[20],  because it is equivalent to instance U9.data_out_cl_20[20]
@W: BN132 :"d:\designs\ga_eval\vhd\spram1.vhd":69:4:69:5|Removing sequential instance U9.data_out_cl_8[20],  because it is equivalent to instance U9.data_out_cl_20[20]
@W: BN132 :"d:\designs\ga_eval\vhd\spram1.vhd":69:4:69:5|Removing sequential instance U9.data_out_cl_7[20],  because it is equivalent to instance U9.data_out_cl_20[20]
@W: BN132 :"d:\designs\ga_eval\vhd\spram1.vhd":69:4:69:5|Removing sequential instance U9.data_out_cl_6[20],  because it is equivalent to instance U9.data_out_cl_20[20]
@W: BN132 :"d:\designs\ga_eval\vhd\spram1.vhd":69:4:69:5|Removing sequential instance U9.data_out_cl_5[20],  because it is equivalent to instance U9.data_out_cl_20[20]
@W: BN132 :"d:\designs\ga_eval\vhd\spram1.vhd":69:4:69:5|Removing sequential instance U9.data_out_cl_4[20],  because it is equivalent to instance U9.data_out_cl_20[20]
@W: BN132 :"d:\designs\ga_eval\vhd\spram1.vhd":69:4:69:5|Removing sequential instance U9.data_out_cl_3[20],  because it is equivalent to instance U9.data_out_cl_20[20]
@W: BN132 :"d:\designs\ga_eval\vhd\spram1.vhd":69:4:69:5|Removing sequential instance U9.data_out_cl_2[20],  because it is equivalent to instance U9.data_out_cl_20[20]
@W: BN132 :"d:\designs\ga_eval\vhd\spram1.vhd":69:4:69:5|Removing sequential instance U9.data_out_cl_1[20],  because it is equivalent to instance U9.data_out_cl_20[20]
@W: BN132 :"d:\designs\ga_eval\vhd\spram1.vhd":69:4:69:5|Removing sequential instance U9.data_out_cl[20],  because it is equivalent to instance U9.data_out_cl_20[20]
@W: BN132 :"d:\designs\ga_eval\vhd\spram1.vhd":69:4:69:5|Removing sequential instance U8.data_out_cl_35[36],  because it is equivalent to instance U8.data_out_cl_36[36]
@W: BN132 :"d:\designs\ga_eval\vhd\spram1.vhd":69:4:69:5|Removing sequential instance U8.data_out_cl_34[36],  because it is equivalent to instance U8.data_out_cl_36[36]
@W: BN132 :"d:\designs\ga_eval\vhd\spram1.vhd":69:4:69:5|Removing sequential instance U8.data_out_cl_33[36],  because it is equivalent to instance U8.data_out_cl_36[36]
@W: BN132 :"d:\designs\ga_eval\vhd\spram1.vhd":69:4:69:5|Removing sequential instance U8.data_out_cl_32[36],  because it is equivalent to instance U8.data_out_cl_36[36]
@W: BN132 :"d:\designs\ga_eval\vhd\spram1.vhd":69:4:69:5|Removing sequential instance U8.data_out_cl_31[36],  because it is equivalent to instance U8.data_out_cl_36[36]
@W: BN132 :"d:\designs\ga_eval\vhd\spram1.vhd":69:4:69:5|Removing sequential instance U8.data_out_cl_30[36],  because it is equivalent to instance U8.data_out_cl_36[36]
@W: BN132 :"d:\designs\ga_eval\vhd\spram1.vhd":69:4:69:5|Removing sequential instance U8.data_out_cl_29[36],  because it is equivalent to instance U8.data_out_cl_36[36]
@W: BN132 :"d:\designs\ga_eval\vhd\spram1.vhd":69:4:69:5|Removing sequential instance U8.data_out_cl_28[36],  because it is equivalent to instance U8.data_out_cl_36[36]
@W: BN132 :"d:\designs\ga_eval\vhd\spram1.vhd":69:4:69:5|Removing sequential instance U8.data_out_cl_27[36],  because it is equivalent to instance U8.data_out_cl_36[36]
@W: BN132 :"d:\designs\ga_eval\vhd\spram1.vhd":69:4:69:5|Removing sequential instance U8.data_out_cl_26[36],  because it is equivalent to instance U8.data_out_cl_36[36]
@W: BN132 :"d:\designs\ga_eval\vhd\spram1.vhd":69:4:69:5|Removing sequential instance U8.data_out_cl_25[36],  because it is equivalent to instance U8.data_out_cl_36[36]
@W: BN132 :"d:\designs\ga_eval\vhd\spram1.vhd":69:4:69:5|Removing sequential instance U8.data_out_cl_24[36],  because it is equivalent to instance U8.data_out_cl_36[36]
@W: BN132 :"d:\designs\ga_eval\vhd\spram1.vhd":69:4:69:5|Removing sequential instance U8.data_out_cl_23[36],  because it is equivalent to instance U8.data_out_cl_36[36]
@W: BN132 :"d:\designs\ga_eval\vhd\spram1.vhd":69:4:69:5|Removing sequential instance U8.data_out_cl_22[36],  because it is equivalent to instance U8.data_out_cl_36[36]
@W: BN132 :"d:\designs\ga_eval\vhd\spram1.vhd":69:4:69:5|Removing sequential instance U8.data_out_cl_21[36],  because it is equivalent to instance U8.data_out_cl_36[36]
@W: BN132 :"d:\designs\ga_eval\vhd\spram1.vhd":69:4:69:5|Removing sequential instance U8.data_out_cl_20[36],  because it is equivalent to instance U8.data_out_cl_36[36]
@W: BN132 :"d:\designs\ga_eval\vhd\spram1.vhd":69:4:69:5|Removing sequential instance U8.data_out_cl_19[36],  because it is equivalent to instance U8.data_out_cl_36[36]
@W: BN132 :"d:\designs\ga_eval\vhd\spram1.vhd":69:4:69:5|Removing sequential instance U8.data_out_cl_18[36],  because it is equivalent to instance U8.data_out_cl_36[36]
@W: BN132 :"d:\designs\ga_eval\vhd\spram1.vhd":69:4:69:5|Removing sequential instance U8.data_out_cl_17[36],  because it is equivalent to instance U8.data_out_cl_36[36]
@W: BN132 :"d:\designs\ga_eval\vhd\spram1.vhd":69:4:69:5|Removing sequential instance U8.data_out_cl_16[36],  because it is equivalent to instance U8.data_out_cl_36[36]
@W: BN132 :"d:\designs\ga_eval\vhd\spram1.vhd":69:4:69:5|Removing sequential instance U8.data_out_cl_15[36],  because it is equivalent to instance U8.data_out_cl_36[36]
@W: BN132 :"d:\designs\ga_eval\vhd\spram1.vhd":69:4:69:5|Removing sequential instance U8.data_out_cl_14[36],  because it is equivalent to instance U8.data_out_cl_36[36]
@W: BN132 :"d:\designs\ga_eval\vhd\spram1.vhd":69:4:69:5|Removing sequential instance U8.data_out_cl_13[36],  because it is equivalent to instance U8.data_out_cl_36[36]
@W: BN132 :"d:\designs\ga_eval\vhd\spram1.vhd":69:4:69:5|Removing sequential instance U8.data_out_cl_12[36],  because it is equivalent to instance U8.data_out_cl_36[36]
@W: BN132 :"d:\designs\ga_eval\vhd\spram1.vhd":69:4:69:5|Removing sequential instance U8.data_out_cl_11[36],  because it is equivalent to instance U8.data_out_cl_36[36]
@W: BN132 :"d:\designs\ga_eval\vhd\spram1.vhd":69:4:69:5|Removing sequential instance U8.data_out_cl_10[36],  because it is equivalent to instance U8.data_out_cl_36[36]
@W: BN132 :"d:\designs\ga_eval\vhd\spram1.vhd":69:4:69:5|Removing sequential instance U8.data_out_cl_9[36],  because it is equivalent to instance U8.data_out_cl_36[36]
@W: BN132 :"d:\designs\ga_eval\vhd\spram1.vhd":69:4:69:5|Removing sequential instance U8.data_out_cl_8[36],  because it is equivalent to instance U8.data_out_cl_36[36]
@W: BN132 :"d:\designs\ga_eval\vhd\spram1.vhd":69:4:69:5|Removing sequential instance U8.data_out_cl_7[36],  because it is equivalent to instance U8.data_out_cl_36[36]
@W: BN132 :"d:\designs\ga_eval\vhd\spram1.vhd":69:4:69:5|Removing sequential instance U8.data_out_cl_6[36],  because it is equivalent to instance U8.data_out_cl_36[36]
@W: BN132 :"d:\designs\ga_eval\vhd\spram1.vhd":69:4:69:5|Removing sequential instance U8.data_out_cl_5[36],  because it is equivalent to instance U8.data_out_cl_36[36]
@W: BN132 :"d:\designs\ga_eval\vhd\spram1.vhd":69:4:69:5|Removing sequential instance U8.data_out_cl_4[36],  because it is equivalent to instance U8.data_out_cl_36[36]
@W: BN132 :"d:\designs\ga_eval\vhd\spram1.vhd":69:4:69:5|Removing sequential instance U8.data_out_cl_3[36],  because it is equivalent to instance U8.data_out_cl_36[36]
@W: BN132 :"d:\designs\ga_eval\vhd\spram1.vhd":69:4:69:5|Removing sequential instance U8.data_out_cl_2[36],  because it is equivalent to instance U8.data_out_cl_36[36]
@W: BN132 :"d:\designs\ga_eval\vhd\spram1.vhd":69:4:69:5|Removing sequential instance U8.data_out_cl_1[36],  because it is equivalent to instance U8.data_out_cl_36[36]
@W: BN132 :"d:\designs\ga_eval\vhd\spram1.vhd":69:4:69:5|Removing sequential instance U8.data_out_cl[36],  because it is equivalent to instance U8.data_out_cl_36[36]
@W: BN116 :"d:\designs\ga_eval\vhd\fitness_calc_tsp.vhd":82:4:82:5|Removing sequential instance dist_2[5:0] of view:PrimLib.dffr(prim) because there are no references to its outputs 
NRtlRetiming done on dist_1[5:0]
RTL optimization done.
@W: BN116 :"d:\designs\ga_eval\vhd\spram1.vhd":57:9:57:12|Removing sequential instance I_4 of view:VIRTEX.RAM32X2S(PRIM) because there are no references to its outputs 
@W: BN132 :"d:\designs\ga_eval\vhd\fitness_calc_tsp.vhd":82:4:82:5|Removing instance U4.U0.fit[0],  because it is equivalent to instance U4.U0.gene_score[0]
@W: BN132 :"d:\designs\ga_eval\vhd\fitness_calc_tsp.vhd":82:4:82:5|Removing instance U4.U0.fit[1],  because it is equivalent to instance U4.U0.gene_score[1]
@W: BN132 :"d:\designs\ga_eval\vhd\fitness_calc_tsp.vhd":82:4:82:5|Removing instance U4.U0.fit[2],  because it is equivalent to instance U4.U0.gene_score[2]
@W: BN132 :"d:\designs\ga_eval\vhd\fitness_calc_tsp.vhd":82:4:82:5|Removing instance U4.U0.fit[3],  because it is equivalent to instance U4.U0.gene_score[3]
@W: BN132 :"d:\designs\ga_eval\vhd\fitness_calc_tsp.vhd":82:4:82:5|Removing instance U4.U0.fit[4],  because it is equivalent to instance U4.U0.gene_score[4]
@W: BN132 :"d:\designs\ga_eval\vhd\fitness_calc_tsp.vhd":82:4:82:5|Removing instance U4.U0.fit[5],  because it is equivalent to instance U4.U0.gene_score[5]
@W: BN132 :"d:\designs\ga_eval\vhd\fitness_calc_tsp.vhd":82:4:82:5|Removing instance U4.U0.fit[6],  because it is equivalent to instance U4.U0.gene_score[6]
@W: BN132 :"d:\designs\ga_eval\vhd\fitness_calc_tsp.vhd":82:4:82:5|Removing instance U4.U0.fit[7],  because it is equivalent to instance U4.U0.gene_score[7]
@W: BN132 :"d:\designs\ga_eval\vhd\fitness_calc_tsp.vhd":82:4:82:5|Removing instance U4.U0.fit[8],  because it is equivalent to instance U4.U0.gene_score[8]
@W: BN132 :"d:\designs\ga_eval\vhd\fitness_calc_tsp.vhd":82:4:82:5|Removing instance U4.U0.fit[9],  because it is equivalent to instance U4.U0.gene_score[9]
@W: BN132 :"d:\designs\ga_eval\vhd\fitness_calc_tsp.vhd":82:4:82:5|Removing instance U4.U0.fit[10],  because it is equivalent to instance U4.U0.gene_score[10]
@W: BN132 :"d:\designs\ga_eval\vhd\fitness_calc_tsp.vhd":82:4:82:5|Removing instance U4.U0.fit[11],  because it is equivalent to instance U4.U0.gene_score[11]
@W: BN132 :"d:\designs\ga_eval\vhd\fitness_calc_tsp.vhd":82:4:82:5|Removing instance U4.U0.fit[12],  because it is equivalent to instance U4.U0.gene_score[12]
@W: BN132 :"d:\designs\ga_eval\vhd\fitness_calc_tsp.vhd":82:4:82:5|Removing instance U4.U0.fit[13],  because it is equivalent to instance U4.U0.gene_score[13]
@W: BN132 :"d:\designs\ga_eval\vhd\fitness_calc_tsp.vhd":82:4:82:5|Removing instance U4.U0.fit[14],  because it is equivalent to instance U4.U0.gene_score[14]
@W: BN132 :"d:\designs\ga_eval\vhd\fitness_calc_tsp.vhd":82:4:82:5|Removing instance U4.U0.fit[15],  because it is equivalent to instance U4.U0.gene_score[15]
Encoding state machine work.fix_elite_tsp(rtl)-count_cycle[0:3]
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: FO125 :"d:\designs\ga_eval\vhd\fix_elite_tsp.vhd":117:6:117:7|Found addmux in view:work.fix_elite_tsp(rtl) inst fit_sum_6[20:0]  
@N: FO125 :"d:\designs\ga_eval\vhd\fix_elite_tsp.vhd":117:6:117:7|Found addmux in view:work.fix_elite_tsp(rtl) inst un1_sum_p[20:0]  
@N: MF179 :"d:\designs\ga_eval\vhd\fix_elite_tsp.vhd":143:53:143:72|Found 16 bit by 16 bit '==' comparator, 'loop1.un16_valid'
@N: FO125 :"d:\designs\ga_eval\vhd\selection.vhd":89:6:89:7|Found addmux in view:work.selection(rtl) inst cumSum_p1_4[20:0]  
@N: MF179 :|Found 25 bit by 25 bit '==' comparator, 'selection.un17_data_valid'
Encoding state machine work.crossover_TSP(rtl)-cont1[0:5]
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
Encoding state machine work.control_tsp(rtl)-notify_cnt_p[0:8]
original code -> new code
   0000 -> 000000001
   0001 -> 000000010
   0010 -> 000000100
   0011 -> 000001000
   0101 -> 000010000
   0110 -> 000100000
   0111 -> 001000000
   1000 -> 010000000
   1001 -> 100000000
Encoding state machine work.control_tsp(rtl)-sreg[0:8]
original code -> new code
   000000001 -> 000000001
   000000010 -> 000000010
   000000100 -> 000000100
   000001000 -> 000001000
   000010000 -> 000010000
   000100000 -> 000100000
   001000000 -> 001000000
   010000000 -> 010000000
   100000000 -> 100000000
@N:"d:\designs\ga_eval\vhd\control_tsp.vhd":143:4:143:5|Found counter in view:work.control_tsp(rtl) inst count_sel_wr_p1[5:0]
@N:"d:\designs\ga_eval\vhd\control_tsp.vhd":143:4:143:5|Found counter in view:work.control_tsp(rtl) inst count_parents_p1[5:0]
@N:"d:\designs\ga_eval\vhd\control_tsp.vhd":143:4:143:5|Found counter in view:work.control_tsp(rtl) inst count_sel_rd_p1[5:0]
@N:"d:\designs\ga_eval\vhd\control_tsp.vhd":143:4:143:5|Found counter in view:work.control_tsp(rtl) inst count_gen_p1[5:0]
@N: MF179 :|Found 32 bit by 32 bit '==' comparator, 'loop0.un7_dummy_cnt_adapt'
@N: MF179 :|Found 32 bit by 32 bit '==' comparator, 'loop1.un20_dummy_cnt_adapt'
Automatic dissolve during optimization of view:work.fit_eval_tsp(str) of U2(coordinates_rom_p)
Automatic dissolve during optimization of view:work.ga_tsp(str) of U4(fit_eval_tsp)
Auto Dissolve of U5 (inst of view:work.selection(rtl))
@W: BN116 :"d:\designs\ga_eval\vhd\spram1.vhd":69:4:69:5|Removing sequential instance U8.data_out_cl_36[36] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\spram1.vhd":69:4:69:5|Removing sequential instance U9.data_out_cl_20[20] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1[6] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1[5] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 

Clock Buffers:
  Inserting Clock buffer for port clk,	TNM=clk

@N: MF168 :"d:\designs\ga_eval\vhd\fitness_calc_tsp.vhd":156:40:156:52|Pipelining of module un1_temp1[11:6]
@N: MF169 :"d:\designs\ga_eval\vhd\top_fit_eval_tsp.vhd":82:2:82:3|register U0 has been pushed in.
@N: MF169 :"d:\designs\ga_eval\vhd\fitness_calc_tsp.vhd":82:4:82:5|register dist_1[5:0] has been pushed in.
@N: MF168 :"d:\designs\ga_eval\vhd\fitness_calc_tsp.vhd":156:24:156:36|Pipelining of module un1_temp2[11:6]
@N: MF169 :"d:\designs\ga_eval\vhd\top_fit_eval_tsp.vhd":82:2:82:3|register U0 has been pushed in.
@N: MF169 :"d:\designs\ga_eval\vhd\fitness_calc_tsp.vhd":82:4:82:5|register dist_1[5:0] has been pushed in.
@N: FO125 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Found addmux in view:work.ga_tsp(str) inst U5.scalFitSum_i_m3[7:0]  
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:0m:21s		    -5.15ns		1857 /       965
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[2] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[1] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\fitness_calc_tsp.vhd":82:4:82:5|Removing sequential instance U4.U0.fit_n[15] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\fitness_calc_tsp.vhd":82:4:82:5|Removing sequential instance U4.U0.fit_n[14] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\fitness_calc_tsp.vhd":82:4:82:5|Removing sequential instance U4.U0.fit_n[13] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\fitness_calc_tsp.vhd":82:4:82:5|Removing sequential instance U4.U0.fit_n[12] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\fitness_calc_tsp.vhd":82:4:82:5|Removing sequential instance U4.U0.fit_n[11] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\fitness_calc_tsp.vhd":82:4:82:5|Removing sequential instance U4.U0.fit_n[10] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\fitness_calc_tsp.vhd":82:4:82:5|Removing sequential instance U4.U0.fit_n[9] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\fitness_calc_tsp.vhd":82:4:82:5|Removing sequential instance U4.U0.fit_n[8] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
   2		0h:0m:22s		    -4.64ns		1858 /       974
@W: BN116 :"d:\designs\ga_eval\vhd\fitness_calc_tsp.vhd":82:4:82:5|Removing sequential instance U4.U0.fit_n[7] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\fitness_calc_tsp.vhd":82:4:82:5|Removing sequential instance U4.U0.fit_n[6] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\fitness_calc_tsp.vhd":82:4:82:5|Removing sequential instance U4.U0.fit_n[5] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\fitness_calc_tsp.vhd":82:4:82:5|Removing sequential instance U4.U0.fit_n[4] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\fitness_calc_tsp.vhd":82:4:82:5|Removing sequential instance U4.U0.fit_n[3] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
   3		0h:0m:22s		    -4.64ns		1858 /       979
   4		0h:0m:22s		    -4.64ns		1858 /       979
   5		0h:0m:22s		    -4.64ns		1858 /       979
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U5.selParent_p_ret_20 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U5.selParent_p_ret_19 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U5.selParent_p_ret_18 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U5.selParent_p_ret_17 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U5.selParent_p_ret_16 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U5.selParent_p_ret_15 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U5.selParent_p_ret_14 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U5.selParent_p_ret_13 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U5.selParent_p_ret_12 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U5.selParent_p_ret_11 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U5.selParent_p_ret_10 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U5.selParent_p_ret_9 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U5.selParent_p_ret_8 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U5.selParent_p_ret_7 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U5.selParent_p_ret_6 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U5.selParent_p_ret_5 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U5.selParent_p_ret_4 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U5.selParent_p_ret_3 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U5.selParent_p_ret_2 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U5.selParent_p_ret_1 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U5.selParent_p_ret of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\selection.vhd":75:4:75:5|Removing sequential instance U5.temp_rd of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\selection.vhd":75:4:75:5|Removing sequential instance U5.selParent_p[20] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\selection.vhd":75:4:75:5|Removing sequential instance U5.selParent_p[19] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\selection.vhd":75:4:75:5|Removing sequential instance U5.selParent_p[18] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\selection.vhd":75:4:75:5|Removing sequential instance U5.selParent_p[17] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\selection.vhd":75:4:75:5|Removing sequential instance U5.selParent_p[16] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\selection.vhd":75:4:75:5|Removing sequential instance U5.selParent_p[15] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\selection.vhd":75:4:75:5|Removing sequential instance U5.selParent_p[14] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\selection.vhd":75:4:75:5|Removing sequential instance U5.selParent_p[13] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\selection.vhd":75:4:75:5|Removing sequential instance U5.selParent_p[12] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\selection.vhd":75:4:75:5|Removing sequential instance U5.selParent_p[11] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\selection.vhd":75:4:75:5|Removing sequential instance U5.selParent_p[10] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\selection.vhd":75:4:75:5|Removing sequential instance U5.selParent_p[9] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\selection.vhd":75:4:75:5|Removing sequential instance U5.selParent_p[8] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\selection.vhd":75:4:75:5|Removing sequential instance U5.selParent_p[7] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\selection.vhd":75:4:75:5|Removing sequential instance U5.selParent_p[6] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\selection.vhd":75:4:75:5|Removing sequential instance U5.selParent_p[5] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\selection.vhd":75:4:75:5|Removing sequential instance U5.selParent_p[4] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\selection.vhd":75:4:75:5|Removing sequential instance U5.selParent_p[3] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\selection.vhd":75:4:75:5|Removing sequential instance U5.selParent_p[2] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\selection.vhd":75:4:75:5|Removing sequential instance U5.selParent_p[1] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\selection.vhd":75:4:75:5|Removing sequential instance U5.selParent_p[0] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
   6		0h:0m:22s		    -3.77ns		1879 /      1004
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U4.U0.fit_n_ret_12 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U4.U0.fit_n_ret_11 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U4.U0.fit_n_ret_10 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U4.U0.fit_n_ret_9 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U4.U0.fit_n_ret_8 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U4.U0.fit_n_ret_7 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U4.U0.fit_n_ret_6 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U4.U0.fit_n_ret_5 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U4.U0.fit_n_ret_4 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U4.U0.fit_n_ret_3 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U4.U0.fit_n_ret_2 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U4.U0.fit_n_ret_1 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U4.U0.fit_n_ret of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\fitness_calc_tsp.vhd":82:4:82:5|Removing sequential instance U4.U0.fit_n[2] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\fitness_calc_tsp.vhd":82:4:82:5|Removing sequential instance U4.U0.fit_n[1] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\fitness_calc_tsp.vhd":82:4:82:5|Removing sequential instance U4.U0.fit_n[0] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
   7		0h:0m:22s		    -3.04ns		1879 /      1019
   8		0h:0m:23s		    -3.04ns		1880 /      1019
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[3] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret_0[1] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
   9		0h:0m:23s		    -3.04ns		1880 /      1020
------------------------------------------------------------

@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":143:4:143:5|Removing sequential instance U10.count_offs_p1_0[5] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":143:4:143:5|Removing sequential instance U10.count_offs_p1_0[4] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":143:4:143:5|Removing sequential instance U10.count_offs_p1_0[3] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":143:4:143:5|Removing sequential instance U10.count_offs_p1_0[2] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":143:4:143:5|Removing sequential instance U10.count_offs_p1_0[1] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":143:4:143:5|Removing sequential instance U10.count_offs_p1_1[0] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":143:4:143:5|Removing sequential instance U10.count_offs_p1_0[0] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":143:4:143:5|Removing sequential instance U10.count_offs_p1_ret[0] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":182:4:182:5|Removing sequential instance U10.incr_p1_ret[0] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":143:4:143:5|Removing sequential instance U10.count_offs_p1_ret[1] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":182:4:182:5|Removing sequential instance U10.incr_p1_ret[1] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":143:4:143:5|Removing sequential instance U10.count_offs_p1_ret[2] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":182:4:182:5|Removing sequential instance U10.incr_p1_ret[2] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":143:4:143:5|Removing sequential instance U10.count_offs_p1_ret[3] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":182:4:182:5|Removing sequential instance U10.incr_p1_ret[3] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":143:4:143:5|Removing sequential instance U10.count_offs_p1_ret[4] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":182:4:182:5|Removing sequential instance U10.incr_p1_ret[4] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":143:4:143:5|Removing sequential instance U10.count_offs_p1_ret[5] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":182:4:182:5|Removing sequential instance U10.incr_p1_ret[5] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":143:4:143:5|Removing sequential instance U10.count_offs_p1[0] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":143:4:143:5|Removing sequential instance U10.count_offs_p1[1] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":143:4:143:5|Removing sequential instance U10.count_offs_p1[2] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":143:4:143:5|Removing sequential instance U10.count_offs_p1[3] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":143:4:143:5|Removing sequential instance U10.count_offs_p1[4] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":143:4:143:5|Removing sequential instance U10.count_offs_p1[5] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\selection.vhd":75:4:75:5|Removing sequential instance U5.done_t of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\mutation_tsp.vhd":70:4:70:5|Removing sequential instance U7.mutout_p1[20] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[4] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[1] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[2] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[1] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[0] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[3] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[1] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[0] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":143:4:143:5|Removing sequential instance U10.count_gen_p1_ret[5] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":143:4:143:5|Removing sequential instance U10.count_gen_p1_ret[4] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":143:4:143:5|Removing sequential instance U10.count_gen_p1_ret[3] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":143:4:143:5|Removing sequential instance U10.count_gen_p1_ret[2] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[3] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[0] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[3] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[1] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\mutation_tsp.vhd":70:4:70:5|Removing sequential instance U7.mutout_p1[18] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\mutation_tsp.vhd":70:4:70:5|Removing sequential instance U7.mutout_p1[19] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\mutation_tsp.vhd":70:4:70:5|Removing sequential instance U7.mutout_p1[12] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\mutation_tsp.vhd":70:4:70:5|Removing sequential instance U7.mutout_p1[13] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\mutation_tsp.vhd":70:4:70:5|Removing sequential instance U7.mutout_p1[14] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[3] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[1] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[0] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[4] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[2] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[1] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[0] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[4] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[1] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[3] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[1] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[4] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[2] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[0] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[4] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[2] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\spram1.vhd":86:4:86:5|Removing sequential instance U8.add_r[4] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\spram1.vhd":86:4:86:5|Removing sequential instance U8.add_r[1] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\spram1.vhd":86:4:86:5|Removing sequential instance U8.add_r[2] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\spram1.vhd":86:4:86:5|Removing sequential instance U8.add_r[3] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[4] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[3] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\fitness_calc_tsp.vhd":82:4:82:5|Removing sequential instance U4.U0.dist_1[2] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\fitness_calc_tsp.vhd":82:4:82:5|Removing sequential instance U4.U0.dist_1[5] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\fitness_calc_tsp.vhd":82:4:82:5|Removing sequential instance U4.U0.dist_1[1] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U10.count_offs_p1_ret_9_ret of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U10.count_offs_p1_ret_12_ret of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\fitness_calc_tsp.vhd":82:4:82:5|Removing sequential instance U4.U0.dist_1[4] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\fitness_calc_tsp.vhd":82:4:82:5|Removing sequential instance U4.U0.dist_1[0] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\fitness_calc_tsp.vhd":82:4:82:5|Removing sequential instance U4.U0.dist_1[3] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U7.mutout_p1_ret of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance fit_n_ret_8 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance fit_n_ret_6 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\mutation_tsp.vhd":70:4:70:5|Removing sequential instance U7.mutout_p1[1] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\mutation_tsp.vhd":70:4:70:5|Removing sequential instance U7.mutout_p1[2] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\mutation_tsp.vhd":70:4:70:5|Removing sequential instance U7.mutout_p1[0] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance fit_n_ret_7 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance fit_n_ret_4 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[4] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[3] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U10.count_offs_p1_ret_5_ret of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U10.count_offs_p1_ret_7_ret of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[4] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[3] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[1] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[0] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance fit_n_ret_5 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance fit_n_ret_2 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":143:4:143:5|Removing sequential instance U10.count_gen_p1_ret[1] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":143:4:143:5|Removing sequential instance U10.count_gen_p1_ret[0] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U10.count_gen_p1_ret of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance fit_n_ret_3 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance fit_n_ret of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[4] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[2] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U7.mutout_p1_ret of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance fit_n_ret_1 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U7.mutout_p1_ret_8 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U7.mutout_p1_ret_9 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U7.mutout_p1_ret_10 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[4] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[3] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[0] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[4] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[3] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[1] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[0] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U10.add_r_ret of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U10.add_r_ret_0 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U10.add_r_ret_3 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[4] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[2] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[1] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[0] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[4] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[2] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U0.addr_rom_1_ret_3 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[4] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[2] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[1] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[0] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[4] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[3] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[2] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[0] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[4] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[2] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[4] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[1] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[0] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[4] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[3] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[1] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[0] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[3] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[1] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[0] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[4] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[2] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[0] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U0.addr_rom_1_ret_1_ret of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U10.add_r_ret_4 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U7.mutout_p1_ret_1 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[4] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[2] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[1] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[0] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[4] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[3] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[0] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U0.addr_rom_1_ret of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[4] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[1] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[4] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[2] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[1] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[0] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[4] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[3] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[2] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[1] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[4] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[3] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[2] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[1] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[4] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[3] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[2] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[1] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[2] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[1] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[4] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[3] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[1] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[0] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[4] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[3] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[1] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[0] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U10.count_offs_p1_ret_5_ret of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U10.count_offs_p1_ret_7_ret of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U10.count_offs_p1_ret_9_ret of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U10.count_offs_p1_ret_12_ret of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U7.mutout_p1_ret_3_1 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[2] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[0] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[4] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[2] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[1] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[0] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[3] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[2] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[1] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[0] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[4] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[3] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[2] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[1] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[3] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[2] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[0] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U0.addr_rom_1_ret_0_ret of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\spram1.vhd":86:4:86:5|Removing sequential instance U8.add_r[0] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":143:4:143:5|Removing sequential instance U10.count_sel_wr_p1_ret[5] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":143:4:143:5|Removing sequential instance U10.count_sel_wr_p1_ret[4] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":143:4:143:5|Removing sequential instance U10.count_sel_wr_p1_ret[2] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":143:4:143:5|Removing sequential instance U10.count_sel_wr_p1_ret[0] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[3] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[0] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[2] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.addr_rom_1_ret[1] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U0.addr_rom_1_ret_2_ret of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U0.m9_6_sn.addr_rom_1_ret of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":143:4:143:5|Removing sequential instance U10.count_parents_p1_ret[3] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":143:4:143:5|Removing sequential instance U10.count_parents_p1_ret[2] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":143:4:143:5|Removing sequential instance U10.count_parents_p1_ret[1] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":143:4:143:5|Removing sequential instance U10.count_parents_p1_ret[0] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U10.count_offs_p1_ret_1_0_ret of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U10.count_offs_p1_ret_1_ret of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U10.count_offs_p1_ret_3_ret of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U10.count_offs_p1_ret_1_1 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.decode_ret of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.cnt_parents_1_ret[5] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.cnt_parents_1_ret[4] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_tsp.vhd":921:4:921:5|Removing sequential instance U10.cnt_parents_1_ret[3] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U7.mutout_p1_ret_12 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U10.add_r_ret_1_4 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U10.add_r_ret_1_3 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U10.add_r_ret of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance mutout_p1_ret_10 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U7.mutout_p1_ret_2_10 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U4.U0.fit_n_ret_0 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U4.U0.fit_n_ret_1_6 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U4.U0.fit_n_ret_3_1 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U4.U0.fit_n_ret_2_5 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U4.U0.fit_n_ret_1_4 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U4.U0.fit_n_ret_5_0 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U4.U0.fit_n_ret_4_0 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U4.U0.fit_n_ret_1_2 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U7.mutout_p1_ret_2_7 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U7.mutout_p1_ret_2_6 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U4.U0.fit_n_ret_6_0 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U4.U0.fit_n_ret_1_0 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U4.U0.fit_n_ret_8_0 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U4.dist_1_ret_2 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U4.dist_1_ret_1 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U4.dist_1_ret of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U4.U0.dist_1_ret of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U10.add_r_ret_1_1 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U10.add_r_ret_1_0 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U10.add_r_ret_1 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U7.mutout_p1_ret_2_3 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U7.mutout_p1_ret_2_2 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U7.mutout_p1_ret_5_0 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U7.mutout_p1_ret_4_0 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance mutout_p1_ret_3_0 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U7.mutout_p1_ret_3_0 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U7.mutout_p1_ret_2_1 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U7.mutout_p1_ret_1_1 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U7.mutout_p1_ret_7 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U7.mutout_p1_ret_5 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U7.mutout_p1_ret_4 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U7.mutout_p1_ret_3 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U7.mutout_p1_ret_2_0 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U7.mutout_p1_ret_1_0 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U7.mutout_p1_ret_0 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U4.U0.fit_n_ret_18 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U4.U0.fit_n_ret_17 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U4.U0.fit_n_ret_15 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
Timing driven replication report
@N: FX235 :"d:\designs\ga_eval\vhd\crossover_tsp.vhd":83:4:83:5|Instance "U6.temp1[20]" with 15 loads has been replicated 1 time(s) to improve timing 
@N: FX235 :"d:\designs\ga_eval\vhd\crossover_tsp.vhd":83:4:83:5|Instance "U6.temp1[19]" with 15 loads has been replicated 1 time(s) to improve timing 
@N: FX235 :"d:\designs\ga_eval\vhd\fitness_calc_tsp.vhd":122:4:122:5|Instance "U4.U0.addr_rom_1_0_a2_0_a2[2]" with 4 loads has been replicated 3 time(s) to improve timing 
Added 2 Registers via timing driven replication
Added 3 LUTs via timing driven replication

Timing driven replication report
No replication required.

Timing driven replication report
No replication required.

Timing driven replication report
No replication required.

Timing driven replication report
No replication required.

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:0m:27s		    -2.55ns		1889 /      1149
   2		0h:0m:27s		    -2.55ns		1889 /      1149
   3		0h:0m:27s		    -2.55ns		1889 /      1149
Timing driven replication report
No replication required.

   4		0h:0m:27s		    -2.55ns		1889 /      1149
   5		0h:0m:27s		    -2.55ns		1889 /      1149
   6		0h:0m:27s		    -2.55ns		1889 /      1149
------------------------------------------------------------

Timing driven replication report
No replication required.

Timing driven replication report
No replication required.

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:0m:28s		    -2.55ns		1889 /      1149
   2		0h:0m:28s		    -2.55ns		1889 /      1149
   3		0h:0m:28s		    -2.55ns		1889 /      1149
Timing driven replication report
No replication required.

   4		0h:0m:28s		    -2.55ns		1889 /      1149
   5		0h:0m:28s		    -2.55ns		1889 /      1149
   6		0h:0m:28s		    -2.55ns		1889 /      1149
------------------------------------------------------------

Net buffering Report for view:work.ga_tsp(str):
No nets needed buffering.

@N: MF197 |Retiming summary : 237 registers retimed to 371 

		#####  BEGIN RETIMING REPORT  #####

Retiming summary : 237 registers retimed to 371

Original and Pipelined registers replaced by retiming :
		U4.U0.dist_1[0]
		U4.U0.dist_1[1]
		U4.U0.dist_1[2]
		U4.U0.dist_1[3]
		U4.U0.dist_1[4]
		U4.U0.dist_1[5]
		U4.U0.dist_2[0]
		U4.U0.dist_2[1]
		U4.U0.dist_2[2]
		U4.U0.dist_2[3]
		U4.U0.dist_2[4]
		U4.U0.dist_2[5]
		U4.U0.fit_n[0]
		U4.U0.fit_n[1]
		U4.U0.fit_n[2]
		U4.U0.fit_n[3]
		U4.U0.fit_n[4]
		U4.U0.fit_n[5]
		U4.U0.fit_n[6]
		U4.U0.fit_n[7]
		U4.U0.fit_n[8]
		U4.U0.fit_n[9]
		U4.U0.fit_n[10]
		U4.U0.fit_n[11]
		U4.U0.fit_n[12]
		U4.U0.fit_n[13]
		U4.U0.fit_n[14]
		U4.U0.fit_n[15]
		U5.done_t
		U5.selParent_p[0]
		U5.selParent_p[1]
		U5.selParent_p[2]
		U5.selParent_p[3]
		U5.selParent_p[4]
		U5.selParent_p[5]
		U5.selParent_p[6]
		U5.selParent_p[7]
		U5.selParent_p[8]
		U5.selParent_p[9]
		U5.selParent_p[10]
		U5.selParent_p[11]
		U5.selParent_p[12]
		U5.selParent_p[13]
		U5.selParent_p[14]
		U5.selParent_p[15]
		U5.selParent_p[16]
		U5.selParent_p[17]
		U5.selParent_p[18]
		U5.selParent_p[19]
		U5.selParent_p[20]
		U5.temp_rd
		U7.mutout_p1[0]
		U7.mutout_p1[1]
		U7.mutout_p1[2]
		U7.mutout_p1[12]
		U7.mutout_p1[13]
		U7.mutout_p1[14]
		U7.mutout_p1[18]
		U7.mutout_p1[19]
		U7.mutout_p1[20]
		U8.add_r[0]
		U8.add_r[1]
		U8.add_r[2]
		U8.add_r[3]
		U8.add_r[4]
		U10.addr_rom_1[5]
		U10.addr_rom_1[6]
		U10.addr_rom_1_ret[0]
		U10.addr_rom_1_ret[1]
		U10.addr_rom_1_ret[2]
		U10.addr_rom_1_ret[3]
		U10.addr_rom_1_ret[4]
		U10.addr_rom_1_ret_0[0]
		U10.addr_rom_1_ret_0[1]
		U10.addr_rom_1_ret_0[2]
		U10.addr_rom_1_ret_0[3]
		U10.addr_rom_1_ret_0[4]
		U10.addr_rom_1_ret_1[0]
		U10.addr_rom_1_ret_1[1]
		U10.addr_rom_1_ret_1[2]
		U10.addr_rom_1_ret_1[3]
		U10.addr_rom_1_ret_1[4]
		U10.addr_rom_1_ret_2[0]
		U10.addr_rom_1_ret_2[1]
		U10.addr_rom_1_ret_2[2]
		U10.addr_rom_1_ret_2[3]
		U10.addr_rom_1_ret_2[4]
		U10.addr_rom_1_ret_3[0]
		U10.addr_rom_1_ret_3[1]
		U10.addr_rom_1_ret_3[2]
		U10.addr_rom_1_ret_3[3]
		U10.addr_rom_1_ret_3[4]
		U10.addr_rom_1_ret_4[0]
		U10.addr_rom_1_ret_4[1]
		U10.addr_rom_1_ret_4[2]
		U10.addr_rom_1_ret_4[3]
		U10.addr_rom_1_ret_4[4]
		U10.addr_rom_1_ret_5[0]
		U10.addr_rom_1_ret_5[1]
		U10.addr_rom_1_ret_5[2]
		U10.addr_rom_1_ret_5[3]
		U10.addr_rom_1_ret_5[4]
		U10.addr_rom_1_ret_6[0]
		U10.addr_rom_1_ret_6[1]
		U10.addr_rom_1_ret_6[2]
		U10.addr_rom_1_ret_6[3]
		U10.addr_rom_1_ret_6[4]
		U10.addr_rom_1_ret_7[0]
		U10.addr_rom_1_ret_7[1]
		U10.addr_rom_1_ret_7[2]
		U10.addr_rom_1_ret_7[3]
		U10.addr_rom_1_ret_7[4]
		U10.addr_rom_1_ret_8[0]
		U10.addr_rom_1_ret_8[1]
		U10.addr_rom_1_ret_8[2]
		U10.addr_rom_1_ret_8[3]
		U10.addr_rom_1_ret_8[4]
		U10.addr_rom_1_ret_9[0]
		U10.addr_rom_1_ret_9[1]
		U10.addr_rom_1_ret_9[2]
		U10.addr_rom_1_ret_9[3]
		U10.addr_rom_1_ret_9[4]
		U10.addr_rom_1_ret_10[0]
		U10.addr_rom_1_ret_10[1]
		U10.addr_rom_1_ret_10[2]
		U10.addr_rom_1_ret_10[3]
		U10.addr_rom_1_ret_10[4]
		U10.addr_rom_1_ret_11[0]
		U10.addr_rom_1_ret_11[1]
		U10.addr_rom_1_ret_11[2]
		U10.addr_rom_1_ret_11[3]
		U10.addr_rom_1_ret_11[4]
		U10.addr_rom_1_ret_12[0]
		U10.addr_rom_1_ret_12[1]
		U10.addr_rom_1_ret_12[2]
		U10.addr_rom_1_ret_12[3]
		U10.addr_rom_1_ret_12[4]
		U10.addr_rom_1_ret_13[0]
		U10.addr_rom_1_ret_13[1]
		U10.addr_rom_1_ret_13[2]
		U10.addr_rom_1_ret_13[3]
		U10.addr_rom_1_ret_13[4]
		U10.addr_rom_1_ret_14[0]
		U10.addr_rom_1_ret_14[1]
		U10.addr_rom_1_ret_14[2]
		U10.addr_rom_1_ret_14[3]
		U10.addr_rom_1_ret_14[4]
		U10.addr_rom_1_ret_15[0]
		U10.addr_rom_1_ret_15[1]
		U10.addr_rom_1_ret_15[2]
		U10.addr_rom_1_ret_15[3]
		U10.addr_rom_1_ret_15[4]
		U10.addr_rom_1_ret_16[0]
		U10.addr_rom_1_ret_16[1]
		U10.addr_rom_1_ret_16[2]
		U10.addr_rom_1_ret_16[3]
		U10.addr_rom_1_ret_16[4]
		U10.addr_rom_1_ret_17[0]
		U10.addr_rom_1_ret_17[1]
		U10.addr_rom_1_ret_17[2]
		U10.addr_rom_1_ret_17[3]
		U10.addr_rom_1_ret_17[4]
		U10.addr_rom_1_ret_18[0]
		U10.addr_rom_1_ret_18[1]
		U10.addr_rom_1_ret_18[2]
		U10.addr_rom_1_ret_18[3]
		U10.addr_rom_1_ret_18[4]
		U10.addr_rom_1_ret_19[0]
		U10.addr_rom_1_ret_19[1]
		U10.addr_rom_1_ret_19[2]
		U10.addr_rom_1_ret_19[3]
		U10.addr_rom_1_ret_19[4]
		U10.addr_rom_1_ret_20[0]
		U10.addr_rom_1_ret_20[1]
		U10.addr_rom_1_ret_20[2]
		U10.addr_rom_1_ret_20[3]
		U10.addr_rom_1_ret_20[4]
		U10.addr_rom_1_ret_21[0]
		U10.addr_rom_1_ret_21[1]
		U10.addr_rom_1_ret_21[2]
		U10.addr_rom_1_ret_21[3]
		U10.addr_rom_1_ret_21[4]
		U10.addr_rom_1_ret_22[0]
		U10.addr_rom_1_ret_22[1]
		U10.addr_rom_1_ret_22[2]
		U10.addr_rom_1_ret_22[3]
		U10.addr_rom_1_ret_22[4]
		U10.addr_rom_1_ret_23[0]
		U10.addr_rom_1_ret_23[1]
		U10.addr_rom_1_ret_23[4]
		U10.addr_rom_1_ret_24[0]
		U10.addr_rom_1_ret_24[1]
		U10.addr_rom_1_ret_24[4]
		U10.addr_rom_1_ret_25[1]
		U10.addr_rom_1_ret_25[4]
		U10.addr_rom_1_ret_26[1]
		U10.addr_rom_1_ret_26[4]
		U10.addr_rom_1_ret_27[1]
		U10.addr_rom_1_ret_27[4]
		U10.addr_rom_1_ret_28[1]
		U10.addr_rom_1_ret_28[4]
		U10.cnt_parents_1_ret[3]
		U10.cnt_parents_1_ret[4]
		U10.cnt_parents_1_ret[5]
		U10.count_gen_p1_ret[0]
		U10.count_gen_p1_ret[1]
		U10.count_gen_p1_ret[2]
		U10.count_gen_p1_ret[3]
		U10.count_gen_p1_ret[4]
		U10.count_gen_p1_ret[5]
		U10.count_offs_p1[0]
		U10.count_offs_p1[1]
		U10.count_offs_p1[2]
		U10.count_offs_p1[3]
		U10.count_offs_p1[4]
		U10.count_offs_p1[5]
		U10.count_offs_p1_ret[0]
		U10.count_offs_p1_ret[1]
		U10.count_offs_p1_ret[2]
		U10.count_offs_p1_ret[3]
		U10.count_offs_p1_ret[4]
		U10.count_offs_p1_ret[5]
		U10.count_parents_p1_ret[0]
		U10.count_parents_p1_ret[1]
		U10.count_parents_p1_ret[2]
		U10.count_parents_p1_ret[3]
		U10.count_sel_wr_p1_ret[0]
		U10.count_sel_wr_p1_ret[2]
		U10.count_sel_wr_p1_ret[4]
		U10.count_sel_wr_p1_ret[5]
		U10.decode_ret
		U10.incr_p1_ret[0]
		U10.incr_p1_ret[1]
		U10.incr_p1_ret[2]
		U10.incr_p1_ret[3]
		U10.incr_p1_ret[4]
		U10.incr_p1_ret[5]

New registers created by retiming :
		U0.addr_rom_1_ret
		U0.addr_rom_1_ret_0
		U0.addr_rom_1_ret_0_ret
		U0.addr_rom_1_ret_1
		U0.addr_rom_1_ret_1_ret
		U0.addr_rom_1_ret_2
		U0.addr_rom_1_ret_2_ret
		U0.addr_rom_1_ret_3
		U0.addr_rom_1_ret_3_0
		U0.addr_rom_1_ret_4
		U0.addr_rom_1_ret_5
		U0.addr_rom_1_ret_6
		U0.addr_rom_1_ret_7
		U0.addr_rom_1_ret_8
		U0.addr_rom_1_ret_9
		U0.addr_rom_1_ret_10
		U0.addr_rom_1_ret_11
		U0.addr_rom_1_ret_12
		U0.addr_rom_1_ret_13
		U0.addr_rom_1_ret_14
		U0.addr_rom_1_ret_15
		U0.addr_rom_1_ret_16
		U0.addr_rom_1_ret_17
		U0.addr_rom_1_ret_18
		U0.addr_rom_1_ret_19
		U0.addr_rom_1_ret_20
		U0.addr_rom_1_ret_21
		U0.addr_rom_1_ret_22
		U0.addr_rom_1_ret_23
		U0.addr_rom_1_ret_24
		U0.addr_rom_1_ret_25
		U0.addr_rom_1_ret_26
		U0.addr_rom_1_ret_27
		U0.addr_rom_1_ret_28
		U0.addr_rom_1_ret_29
		U0.addr_rom_1_ret_30
		U0.addr_rom_1_ret_31
		U0.addr_rom_1_ret_32
		U0.addr_rom_1_ret_33
		U0.addr_rom_1_ret_34
		U0.addr_rom_1_ret_35
		U0.addr_rom_1_ret_36
		U0.addr_rom_1_ret_37
		U0.addr_rom_1_ret_38
		U0.m9_6_sn.addr_rom_1_ret
		U0.m9_6_sn.addr_rom_1_ret_0
		U4.U0.addr_rom_1_ret
		U4.U0.dist_1_ret
		U4.U0.dist_1_ret_0
		U4.U0.dist_1_ret_1
		U4.U0.dist_1_ret_2
		U4.U0.dist_1_ret_3
		U4.U0.dist_1_ret_4
		U4.U0.fit_n_ret
		U4.U0.fit_n_ret_0
		U4.U0.fit_n_ret_1
		U4.U0.fit_n_ret_1_0
		U4.U0.fit_n_ret_1_1
		U4.U0.fit_n_ret_1_2
		U4.U0.fit_n_ret_1_3
		U4.U0.fit_n_ret_1_4
		U4.U0.fit_n_ret_1_5
		U4.U0.fit_n_ret_1_6
		U4.U0.fit_n_ret_1_7
		U4.U0.fit_n_ret_1_8
		U4.U0.fit_n_ret_2
		U4.U0.fit_n_ret_2_0
		U4.U0.fit_n_ret_2_1
		U4.U0.fit_n_ret_2_2
		U4.U0.fit_n_ret_2_3
		U4.U0.fit_n_ret_2_4
		U4.U0.fit_n_ret_2_5
		U4.U0.fit_n_ret_2_6
		U4.U0.fit_n_ret_2_7
		U4.U0.fit_n_ret_2_8
		U4.U0.fit_n_ret_3
		U4.U0.fit_n_ret_3_0
		U4.U0.fit_n_ret_3_1
		U4.U0.fit_n_ret_3_2
		U4.U0.fit_n_ret_4
		U4.U0.fit_n_ret_4_0
		U4.U0.fit_n_ret_5
		U4.U0.fit_n_ret_5_0
		U4.U0.fit_n_ret_6
		U4.U0.fit_n_ret_6_0
		U4.U0.fit_n_ret_7
		U4.U0.fit_n_ret_7_0
		U4.U0.fit_n_ret_8
		U4.U0.fit_n_ret_8_0
		U4.U0.fit_n_ret_9
		U4.U0.fit_n_ret_10
		U4.U0.fit_n_ret_11
		U4.U0.fit_n_ret_12
		U4.U0.fit_n_ret_13
		U4.U0.fit_n_ret_14
		U4.U0.fit_n_ret_15
		U4.U0.fit_n_ret_16
		U4.U0.fit_n_ret_17
		U4.U0.fit_n_ret_18
		U4.U0.fit_n_ret_19
		U4.U0.fit_n_ret_20
		U4.U0.fit_n_ret_21
		U4.U0.fit_n_ret_22
		U4.U0.fit_n_ret_23
		U4.U0.fit_n_ret_24
		U4.U0.fit_n_ret_25
		U4.U0.fit_n_ret_26
		U4.U0.fit_n_ret_27
		U4.U0.fit_n_ret_28
		U4.U0.fit_n_ret_29
		U4.U0.fit_n_ret_30
		U4.U0.fit_n_ret_31
		U4.U0.fit_n_ret_32
		U4.U0.fit_n_ret_33
		U4.U1.decode_ret
		U4.U2.dist_1_ret
		U4.dist_1_ret
		U4.dist_1_ret_0
		U4.dist_1_ret_1
		U4.dist_1_ret_1_0
		U4.dist_1_ret_1_1
		U4.dist_1_ret_1_2
		U4.dist_1_ret_1_3
		U4.dist_1_ret_1_4
		U4.dist_1_ret_2
		U4.dist_1_ret_2_0
		U4.dist_1_ret_2_1
		U4.dist_1_ret_2_2
		U4.dist_1_ret_2_3
		U4.dist_1_ret_3
		U4.dist_1_ret_4
		U4.dist_1_ret_5
		U4.dist_1_ret_6
		U5.done_t_ret
		U5.selParent_p_ret
		U5.selParent_p_ret_0
		U5.selParent_p_ret_1
		U5.selParent_p_ret_1_0
		U5.selParent_p_ret_2
		U5.selParent_p_ret_2_0
		U5.selParent_p_ret_3
		U5.selParent_p_ret_3_0
		U5.selParent_p_ret_4
		U5.selParent_p_ret_4_0
		U5.selParent_p_ret_5
		U5.selParent_p_ret_5_0
		U5.selParent_p_ret_6
		U5.selParent_p_ret_6_0
		U5.selParent_p_ret_7
		U5.selParent_p_ret_7_0
		U5.selParent_p_ret_8
		U5.selParent_p_ret_8_0
		U5.selParent_p_ret_9
		U5.selParent_p_ret_9_0
		U5.selParent_p_ret_10
		U5.selParent_p_ret_10_0
		U5.selParent_p_ret_11
		U5.selParent_p_ret_11_0
		U5.selParent_p_ret_12
		U5.selParent_p_ret_12_0
		U5.selParent_p_ret_13
		U5.selParent_p_ret_13_0
		U5.selParent_p_ret_14
		U5.selParent_p_ret_14_0
		U5.selParent_p_ret_15
		U5.selParent_p_ret_15_0
		U5.selParent_p_ret_16
		U5.selParent_p_ret_16_0
		U5.selParent_p_ret_17
		U5.selParent_p_ret_17_0
		U5.selParent_p_ret_18
		U5.selParent_p_ret_18_0
		U5.selParent_p_ret_19
		U5.selParent_p_ret_19_0
		U5.selParent_p_ret_19_1
		U5.selParent_p_ret_20
		U5.selParent_p_ret_20_0
		U5.selParent_p_ret_21
		U5.selection.done_t_ret
		U5.selection.done_t_ret_1
		U5.selection.selParent_p_ret_19
		U5.selection.un17_data_valid_0.selParent_p_ret_19
		U7.mutation_tsp.mutout_p1_ret
		U7.mutout_p1_ret
		U7.mutout_p1_ret_0
		U7.mutout_p1_ret_1
		U7.mutout_p1_ret_1_0
		U7.mutout_p1_ret_1_1
		U7.mutout_p1_ret_1_2
		U7.mutout_p1_ret_1_3
		U7.mutout_p1_ret_1_4
		U7.mutout_p1_ret_1_5
		U7.mutout_p1_ret_1_6
		U7.mutout_p1_ret_1_7
		U7.mutout_p1_ret_1_8
		U7.mutout_p1_ret_1_9
		U7.mutout_p1_ret_1_10
		U7.mutout_p1_ret_1_11
		U7.mutout_p1_ret_1_12
		U7.mutout_p1_ret_2
		U7.mutout_p1_ret_2_0
		U7.mutout_p1_ret_2_1
		U7.mutout_p1_ret_2_2
		U7.mutout_p1_ret_2_3
		U7.mutout_p1_ret_2_4
		U7.mutout_p1_ret_2_5
		U7.mutout_p1_ret_2_6
		U7.mutout_p1_ret_2_7
		U7.mutout_p1_ret_2_8
		U7.mutout_p1_ret_2_9
		U7.mutout_p1_ret_2_10
		U7.mutout_p1_ret_2_11
		U7.mutout_p1_ret_2_12
		U7.mutout_p1_ret_2_13
		U7.mutout_p1_ret_2_14
		U7.mutout_p1_ret_3
		U7.mutout_p1_ret_3_0
		U7.mutout_p1_ret_3_1
		U7.mutout_p1_ret_3_2
		U7.mutout_p1_ret_3_3
		U7.mutout_p1_ret_4
		U7.mutout_p1_ret_4_0
		U7.mutout_p1_ret_4_1
		U7.mutout_p1_ret_5
		U7.mutout_p1_ret_5_0
		U7.mutout_p1_ret_6
		U7.mutout_p1_ret_6_0
		U7.mutout_p1_ret_7
		U7.mutout_p1_ret_8
		U7.mutout_p1_ret_9
		U7.mutout_p1_ret_10
		U7.mutout_p1_ret_11
		U7.mutout_p1_ret_12
		U7.mutout_p1_ret_13
		U7.mutout_p1_ret_14
		U7.mutout_p1_ret_15
		U8.selParent_p_ret
		U8.selParent_p_ret_1
		U8.selParent_p_ret_2
		U8.selParent_p_ret_3
		U8.selParent_p_ret_4
		U8.selParent_p_ret_5
		U8.selParent_p_ret_6
		U8.selParent_p_ret_7
		U8.selParent_p_ret_8
		U8.selParent_p_ret_9
		U8.selParent_p_ret_10
		U8.selParent_p_ret_11
		U8.selParent_p_ret_12
		U8.selParent_p_ret_13
		U8.selParent_p_ret_14
		U8.selParent_p_ret_15
		U8.selParent_p_ret_16
		U8.selParent_p_ret_17
		U8.selParent_p_ret_18
		U8.selParent_p_ret_19
		U8.selParent_p_ret_20
		U10.add_r_ret
		U10.add_r_ret_0
		U10.add_r_ret_1
		U10.add_r_ret_1_0
		U10.add_r_ret_1_1
		U10.add_r_ret_1_2
		U10.add_r_ret_1_3
		U10.add_r_ret_1_4
		U10.add_r_ret_1_5
		U10.add_r_ret_1_6
		U10.add_r_ret_2
		U10.add_r_ret_2_0
		U10.add_r_ret_2_1
		U10.add_r_ret_2_2
		U10.add_r_ret_2_3
		U10.add_r_ret_2_4
		U10.add_r_ret_2_5
		U10.add_r_ret_2_6
		U10.add_r_ret_2_7
		U10.add_r_ret_3
		U10.add_r_ret_3_0
		U10.add_r_ret_4
		U10.add_r_ret_5
		U10.add_r_ret_6
		U10.count_gen_p1_ret
		U10.count_gen_p1_ret_1
		U10.count_offs_p1_0
		U10.count_offs_p1_1
		U10.count_offs_p1_ret
		U10.count_offs_p1_ret_1
		U10.count_offs_p1_ret_1_0
		U10.count_offs_p1_ret_1_0_ret
		U10.count_offs_p1_ret_1_1
		U10.count_offs_p1_ret_1_2
		U10.count_offs_p1_ret_1_ret
		U10.count_offs_p1_ret_2
		U10.count_offs_p1_ret_2_0
		U10.count_offs_p1_ret_3
		U10.count_offs_p1_ret_3_ret
		U10.count_offs_p1_ret_4
		U10.count_offs_p1_ret_5
		U10.count_offs_p1_ret_5_ret
		U10.count_offs_p1_ret_5_ret_0
		U10.count_offs_p1_ret_6
		U10.count_offs_p1_ret_7
		U10.count_offs_p1_ret_7_ret
		U10.count_offs_p1_ret_7_ret_0
		U10.count_offs_p1_ret_8
		U10.count_offs_p1_ret_9
		U10.count_offs_p1_ret_9_ret
		U10.count_offs_p1_ret_9_ret_0
		U10.count_offs_p1_ret_10
		U10.count_offs_p1_ret_11
		U10.count_offs_p1_ret_12
		U10.count_offs_p1_ret_12_ret
		U10.count_offs_p1_ret_12_ret_0
		U10.count_parents_p1_ret
		U10.count_sel_wr_p1_ret
		U10.fit_n_ret
		U10.fit_n_ret_1
		U10.fit_n_ret_2
		U10.fit_n_ret_3
		U10.fit_n_ret_4
		U10.fit_n_ret_5
		U10.fit_n_ret_6
		U10.fit_n_ret_7
		U10.fit_n_ret_8
		U10.fit_n_ret_9
		U10.fit_n_ret_10
		U10.fit_n_ret_11
		U10.fit_n_ret_12
		U10.fit_n_ret_13
		U10.selParent_p_ret_19
		add_r_ret
		add_r_ret_0
		add_r_ret_1
		add_r_ret_2
		fit_n_ret
		fit_n_ret_1
		fit_n_ret_2
		fit_n_ret_3
		fit_n_ret_4
		fit_n_ret_5
		fit_n_ret_6
		fit_n_ret_7
		fit_n_ret_8
		mutout_p1_ret
		mutout_p1_ret_0
		mutout_p1_ret_1
		mutout_p1_ret_1_0
		mutout_p1_ret_1_1
		mutout_p1_ret_1_2
		mutout_p1_ret_2
		mutout_p1_ret_2_0
		mutout_p1_ret_2_1
		mutout_p1_ret_3
		mutout_p1_ret_3_0
		mutout_p1_ret_3_1
		mutout_p1_ret_3_1_0
		mutout_p1_ret_4
		mutout_p1_ret_4_0
		mutout_p1_ret_4_1
		mutout_p1_ret_5
		mutout_p1_ret_5_0
		mutout_p1_ret_6
		mutout_p1_ret_6_0
		mutout_p1_ret_7
		mutout_p1_ret_10
		mutout_p1_ret_12


		#####   END RETIMING REPORT  #####

Writing Analyst data base D:\Designs\GA_eval\syn\GA_TSP\rev_1\top_ga_tsp.srm
@N|Writing default property annotation file D:\Designs\GA_eval\syn\GA_TSP\rev_1\top_ga_tsp.map.
Writing EDIF Netlist and constraint files
Found clock clk with period 10.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Nov 15 21:52:28 2006
#


Top view:               ga_tsp
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\Designs\GA_eval\syn\GA_TSP\ga_tsp.sdc
                       D:\Designs\GA_eval\syn\GA_TSP\rev_1\top_ga_tsp_fsm.sdc
                       
@N: MT195 |This timing report estimates place and route data. Please look at the place and route timing report for final timing..

@N: MT197 |Clock constraints cover only FF-to-FF paths associated with the clock..



Performance Summary 
*******************


Worst slack in design: -2.533

                   Requested     Estimated     Requested     Estimated                Clock        Clock             
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group             
---------------------------------------------------------------------------------------------------------------------
clk                100.0 MHz     79.8 MHz      10.000        12.533        -2.533     declared     default_clkgroup_0
=====================================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
clk       clk     |  10.000      -2.533  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

		No IO constraint found 



====================================
Detailed Report for Clock: clk
====================================



Starting Points with Worst Slack
********************************

                         Starting                                              Arrival           
Instance                 Reference     Type     Pin     Net                    Time        Slack 
                         Clock                                                                   
-------------------------------------------------------------------------------------------------
U3.parallel_out_1[0]     clk           FDCP     Q       out_rng_3_dummy[0]     0.720       -2.533
U3.parallel_out_1[1]     clk           FDCP     Q       out_rng_3_dummy[1]     0.720       -2.533
U3.parallel_out_1[2]     clk           FDCP     Q       out_rng_3_dummy[2]     0.720       -2.533
U3.parallel_out_1[3]     clk           FDCP     Q       out_rng_3_dummy[3]     0.720       -2.533
U4.U1.fit_sum[0]         clk           FDCE     Q       fit_sum_dummy[0]       0.720       -2.496
U4.U1.fit_sum[1]         clk           FDCE     Q       fit_sum_dummy[1]       0.720       -2.496
U4.U1.fit_sum[2]         clk           FDCE     Q       fit_sum_dummy[2]       0.720       -2.496
U4.U1.fit_sum[3]         clk           FDCE     Q       fit_sum_dummy[3]       0.720       -2.496
U4.U1.fit_sum[4]         clk           FDCE     Q       fit_sum_dummy[4]       0.720       -2.496
U4.U1.fit_sum[5]         clk           FDCE     Q       fit_sum_dummy[5]       0.720       -2.496
=================================================================================================


Ending Points with Worst Slack
******************************

                                                      Starting                                                Required           
Instance                                              Reference     Type     Pin     Net                      Time         Slack 
                                                      Clock                                                                      
---------------------------------------------------------------------------------------------------------------------------------
U5.selection.done_t_ret                               clk           FDCE     D       un17_data_valid_reti     9.797        -2.533
U5.selection.un17_data_valid_0.selParent_p_ret_19     clk           FDC      D       un17_data_valid_reti     9.797        -2.533
U5.selection.done_t_ret_1                             clk           FDCE     D       un20_data_valid_reti     9.797        -2.293
U5.selection.selParent_p_ret_19                       clk           FDC      D       un20_data_valid_reti     9.797        -2.293
U6.temp1[4]                                           clk           FDC      D       N_426_i                  9.889        -1.674
U4.dist_1_ret_1_0                                     clk           FDC      D       addr_dummy[1]            9.797        -1.434
U4.dist_1_ret_1_1                                     clk           FDC      D       addr_dummy[1]            9.797        -1.434
U4.dist_1_ret_1_2                                     clk           FDC      D       addr_dummy[1]            9.797        -1.434
U4.dist_1_ret_1_4                                     clk           FDC      D       addr_dummy[1]            9.797        -1.434
U4.dist_1_ret_5                                       clk           FDC      D       addr_dummy[1]            9.797        -1.434
=================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
    Requested Period:                        10.000
    - Setup time:                            0.203
    = Required time:                         9.797

    - Propagation time:                      12.330
    = Slack (critical) :                     -2.533

    Number of logic level(s):                17
    Starting point:                          U3.parallel_out_1[0] / Q
    Ending point:                            U5.selection.done_t_ret / D
    The start point is clocked by            clk [rising] on pin C
    The end   point is clocked by            clk [rising] on pin C

Instance / Net                                         Pin       Pin               Arrival     No. of    
Name                                     Type          Name      Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U3.parallel_out_1[0]                     FDCP          Q         Out     0.720     0.720       -         
out_rng_3_dummy[0]                       Net           -         -       0.879     -           2         
U5.selection.scalfitsum_1_0[20:0]        MULT18X18     B[0]      In      -         1.599       -         
U5.selection.scalfitsum_1_0[20:0]        MULT18X18     P[20]     Out     4.699     6.298       -         
scalfitsum_1[20]                         Net           -         -       0.710     -           2         
U5.scalFitSum_i_m3_axb_3                 LUT4          I2        In      -         7.008       -         
U5.scalFitSum_i_m3_axb_3                 LUT4          O         Out     0.579     7.587       -         
scalFitSum_i_m3_axb_3                    Net           -         -       0.000     -           2         
U5.scalFitSum_i_m3_cry_3_0               MUXCY_L       S         In      -         7.587       -         
U5.scalFitSum_i_m3_cry_3_0               MUXCY_L       LO        Out     0.480     8.068       -         
scalFitSum_i_m3_cry_3                    Net           -         -       0.000     -           2         
U5.scalFitSum_i_m3_cry_4                 MUXCY_L       CI        In      -         8.068       -         
U5.scalFitSum_i_m3_cry_4                 MUXCY_L       LO        Out     0.060     8.127       -         
scalFitSum_i_m3_cry_4                    Net           -         -       0.000     -           2         
U5.scalFitSum_i_m3_cry_5                 MUXCY_L       CI        In      -         8.127       -         
U5.scalFitSum_i_m3_cry_5                 MUXCY_L       LO        Out     0.060     8.188       -         
scalFitSum_i_m3_cry_5                    Net           -         -       0.000     -           2         
U5.scalFitSum_i_m3_cry_6                 MUXCY_L       CI        In      -         8.188       -         
U5.scalFitSum_i_m3_cry_6                 MUXCY_L       LO        Out     0.060     8.248       -         
scalFitSum_i_m3_cry_6                    Net           -         -       0.000     -           1         
U5.scalFitSum_i_m3_s_7                   XORCY         CI        In      -         8.248       -         
U5.scalFitSum_i_m3_s_7                   XORCY         O         Out     0.883     9.131       -         
scalFitSum_i_m3_s_7                      Net           -         -       0.879     -           4         
U5.selection.un17_data_valid_0.I_36      LUT4          I1        In      -         10.010      -         
U5.selection.un17_data_valid_0.I_36      LUT4          O         Out     0.579     10.589      -         
N_73                                     Net           -         -       0.000     -           1         
U5.selection.un17_data_valid_0.I_28      MUXCY_L       S         In      -         10.589      -         
U5.selection.un17_data_valid_0.I_28      MUXCY_L       LO        Out     0.480     11.070      -         
data_tmp[4]                              Net           -         -       0.000     -           1         
U5.selection.un17_data_valid_0.I_82      MUXCY_L       CI        In      -         11.070      -         
U5.selection.un17_data_valid_0.I_82      MUXCY_L       LO        Out     0.060     11.130      -         
data_tmp[5]                              Net           -         -       0.000     -           1         
U5.selection.un17_data_valid_0.I_55      MUXCY_L       CI        In      -         11.130      -         
U5.selection.un17_data_valid_0.I_55      MUXCY_L       LO        Out     0.060     11.190      -         
data_tmp[6]                              Net           -         -       0.000     -           1         
U5.selection.un17_data_valid_0.I_64      MUXCY_L       CI        In      -         11.190      -         
U5.selection.un17_data_valid_0.I_64      MUXCY_L       LO        Out     0.060     11.249      -         
data_tmp[7]                              Net           -         -       0.000     -           1         
U5.selection.un17_data_valid_0.I_37      MUXCY_L       CI        In      -         11.249      -         
U5.selection.un17_data_valid_0.I_37      MUXCY_L       LO        Out     0.060     11.310      -         
data_tmp[8]                              Net           -         -       0.000     -           1         
U5.selection.un17_data_valid_0.I_91      MUXCY_L       CI        In      -         11.310      -         
U5.selection.un17_data_valid_0.I_91      MUXCY_L       LO        Out     0.060     11.370      -         
data_tmp[9]                              Net           -         -       0.000     -           1         
U5.selection.un17_data_valid_0.I_100     MUXCY_L       CI        In      -         11.370      -         
U5.selection.un17_data_valid_0.I_100     MUXCY_L       LO        Out     0.060     11.430      -         
data_tmp[10]                             Net           -         -       0.000     -           1         
U5.selection.un17_data_valid_0.I_73      MUXCY_L       CI        In      -         11.430      -         
U5.selection.un17_data_valid_0.I_73      MUXCY_L       LO        Out     0.060     11.490      -         
data_tmp[11]                             Net           -         -       0.000     -           1         
U5.selection.un17_data_valid_0.I_109     MUXCY         CI        In      -         11.490      -         
U5.selection.un17_data_valid_0.I_109     MUXCY         O         Out     0.060     11.550      -         
un17_data_valid_reti                     Net           -         -       0.781     -           2         
U5.selection.done_t_ret                  FDCE          D         In      -         12.330      -         
=========================================================================================================
Total path delay (propagation time + setup) of 12.533 is 9.285(74.1%) logic and 3.249(25.9%) route.


Path information for path number 2: 
    Requested Period:                        10.000
    - Setup time:                            0.203
    = Required time:                         9.797

    - Propagation time:                      12.330
    = Slack (critical) :                     -2.533

    Number of logic level(s):                17
    Starting point:                          U3.parallel_out_1[1] / Q
    Ending point:                            U5.selection.done_t_ret / D
    The start point is clocked by            clk [rising] on pin C
    The end   point is clocked by            clk [rising] on pin C

Instance / Net                                         Pin       Pin               Arrival     No. of    
Name                                     Type          Name      Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U3.parallel_out_1[1]                     FDCP          Q         Out     0.720     0.720       -         
out_rng_3_dummy[1]                       Net           -         -       0.879     -           2         
U5.selection.scalfitsum_1_0[20:0]        MULT18X18     B[1]      In      -         1.599       -         
U5.selection.scalfitsum_1_0[20:0]        MULT18X18     P[20]     Out     4.699     6.298       -         
scalfitsum_1[20]                         Net           -         -       0.710     -           2         
U5.scalFitSum_i_m3_axb_3                 LUT4          I2        In      -         7.008       -         
U5.scalFitSum_i_m3_axb_3                 LUT4          O         Out     0.579     7.587       -         
scalFitSum_i_m3_axb_3                    Net           -         -       0.000     -           2         
U5.scalFitSum_i_m3_cry_3_0               MUXCY_L       S         In      -         7.587       -         
U5.scalFitSum_i_m3_cry_3_0               MUXCY_L       LO        Out     0.480     8.068       -         
scalFitSum_i_m3_cry_3                    Net           -         -       0.000     -           2         
U5.scalFitSum_i_m3_cry_4                 MUXCY_L       CI        In      -         8.068       -         
U5.scalFitSum_i_m3_cry_4                 MUXCY_L       LO        Out     0.060     8.127       -         
scalFitSum_i_m3_cry_4                    Net           -         -       0.000     -           2         
U5.scalFitSum_i_m3_cry_5                 MUXCY_L       CI        In      -         8.127       -         
U5.scalFitSum_i_m3_cry_5                 MUXCY_L       LO        Out     0.060     8.188       -         
scalFitSum_i_m3_cry_5                    Net           -         -       0.000     -           2         
U5.scalFitSum_i_m3_cry_6                 MUXCY_L       CI        In      -         8.188       -         
U5.scalFitSum_i_m3_cry_6                 MUXCY_L       LO        Out     0.060     8.248       -         
scalFitSum_i_m3_cry_6                    Net           -         -       0.000     -           1         
U5.scalFitSum_i_m3_s_7                   XORCY         CI        In      -         8.248       -         
U5.scalFitSum_i_m3_s_7                   XORCY         O         Out     0.883     9.131       -         
scalFitSum_i_m3_s_7                      Net           -         -       0.879     -           4         
U5.selection.un17_data_valid_0.I_36      LUT4          I1        In      -         10.010      -         
U5.selection.un17_data_valid_0.I_36      LUT4          O         Out     0.579     10.589      -         
N_73                                     Net           -         -       0.000     -           1         
U5.selection.un17_data_valid_0.I_28      MUXCY_L       S         In      -         10.589      -         
U5.selection.un17_data_valid_0.I_28      MUXCY_L       LO        Out     0.480     11.070      -         
data_tmp[4]                              Net           -         -       0.000     -           1         
U5.selection.un17_data_valid_0.I_82      MUXCY_L       CI        In      -         11.070      -         
U5.selection.un17_data_valid_0.I_82      MUXCY_L       LO        Out     0.060     11.130      -         
data_tmp[5]                              Net           -         -       0.000     -           1         
U5.selection.un17_data_valid_0.I_55      MUXCY_L       CI        In      -         11.130      -         
U5.selection.un17_data_valid_0.I_55      MUXCY_L       LO        Out     0.060     11.190      -         
data_tmp[6]                              Net           -         -       0.000     -           1         
U5.selection.un17_data_valid_0.I_64      MUXCY_L       CI        In      -         11.190      -         
U5.selection.un17_data_valid_0.I_64      MUXCY_L       LO        Out     0.060     11.249      -         
data_tmp[7]                              Net           -         -       0.000     -           1         
U5.selection.un17_data_valid_0.I_37      MUXCY_L       CI        In      -         11.249      -         
U5.selection.un17_data_valid_0.I_37      MUXCY_L       LO        Out     0.060     11.310      -         
data_tmp[8]                              Net           -         -       0.000     -           1         
U5.selection.un17_data_valid_0.I_91      MUXCY_L       CI        In      -         11.310      -         
U5.selection.un17_data_valid_0.I_91      MUXCY_L       LO        Out     0.060     11.370      -         
data_tmp[9]                              Net           -         -       0.000     -           1         
U5.selection.un17_data_valid_0.I_100     MUXCY_L       CI        In      -         11.370      -         
U5.selection.un17_data_valid_0.I_100     MUXCY_L       LO        Out     0.060     11.430      -         
data_tmp[10]                             Net           -         -       0.000     -           1         
U5.selection.un17_data_valid_0.I_73      MUXCY_L       CI        In      -         11.430      -         
U5.selection.un17_data_valid_0.I_73      MUXCY_L       LO        Out     0.060     11.490      -         
data_tmp[11]                             Net           -         -       0.000     -           1         
U5.selection.un17_data_valid_0.I_109     MUXCY         CI        In      -         11.490      -         
U5.selection.un17_data_valid_0.I_109     MUXCY         O         Out     0.060     11.550      -         
un17_data_valid_reti                     Net           -         -       0.781     -           2         
U5.selection.done_t_ret                  FDCE          D         In      -         12.330      -         
=========================================================================================================
Total path delay (propagation time + setup) of 12.533 is 9.285(74.1%) logic and 3.249(25.9%) route.


Path information for path number 3: 
    Requested Period:                        10.000
    - Setup time:                            0.203
    = Required time:                         9.797

    - Propagation time:                      12.330
    = Slack (critical) :                     -2.533

    Number of logic level(s):                17
    Starting point:                          U3.parallel_out_1[2] / Q
    Ending point:                            U5.selection.done_t_ret / D
    The start point is clocked by            clk [rising] on pin C
    The end   point is clocked by            clk [rising] on pin C

Instance / Net                                         Pin       Pin               Arrival     No. of    
Name                                     Type          Name      Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U3.parallel_out_1[2]                     FDCP          Q         Out     0.720     0.720       -         
out_rng_3_dummy[2]                       Net           -         -       0.879     -           2         
U5.selection.scalfitsum_1_0[20:0]        MULT18X18     B[2]      In      -         1.599       -         
U5.selection.scalfitsum_1_0[20:0]        MULT18X18     P[20]     Out     4.699     6.298       -         
scalfitsum_1[20]                         Net           -         -       0.710     -           2         
U5.scalFitSum_i_m3_axb_3                 LUT4          I2        In      -         7.008       -         
U5.scalFitSum_i_m3_axb_3                 LUT4          O         Out     0.579     7.587       -         
scalFitSum_i_m3_axb_3                    Net           -         -       0.000     -           2         
U5.scalFitSum_i_m3_cry_3_0               MUXCY_L       S         In      -         7.587       -         
U5.scalFitSum_i_m3_cry_3_0               MUXCY_L       LO        Out     0.480     8.068       -         
scalFitSum_i_m3_cry_3                    Net           -         -       0.000     -           2         
U5.scalFitSum_i_m3_cry_4                 MUXCY_L       CI        In      -         8.068       -         
U5.scalFitSum_i_m3_cry_4                 MUXCY_L       LO        Out     0.060     8.127       -         
scalFitSum_i_m3_cry_4                    Net           -         -       0.000     -           2         
U5.scalFitSum_i_m3_cry_5                 MUXCY_L       CI        In      -         8.127       -         
U5.scalFitSum_i_m3_cry_5                 MUXCY_L       LO        Out     0.060     8.188       -         
scalFitSum_i_m3_cry_5                    Net           -         -       0.000     -           2         
U5.scalFitSum_i_m3_cry_6                 MUXCY_L       CI        In      -         8.188       -         
U5.scalFitSum_i_m3_cry_6                 MUXCY_L       LO        Out     0.060     8.248       -         
scalFitSum_i_m3_cry_6                    Net           -         -       0.000     -           1         
U5.scalFitSum_i_m3_s_7                   XORCY         CI        In      -         8.248       -         
U5.scalFitSum_i_m3_s_7                   XORCY         O         Out     0.883     9.131       -         
scalFitSum_i_m3_s_7                      Net           -         -       0.879     -           4         
U5.selection.un17_data_valid_0.I_36      LUT4          I1        In      -         10.010      -         
U5.selection.un17_data_valid_0.I_36      LUT4          O         Out     0.579     10.589      -         
N_73                                     Net           -         -       0.000     -           1         
U5.selection.un17_data_valid_0.I_28      MUXCY_L       S         In      -         10.589      -         
U5.selection.un17_data_valid_0.I_28      MUXCY_L       LO        Out     0.480     11.070      -         
data_tmp[4]                              Net           -         -       0.000     -           1         
U5.selection.un17_data_valid_0.I_82      MUXCY_L       CI        In      -         11.070      -         
U5.selection.un17_data_valid_0.I_82      MUXCY_L       LO        Out     0.060     11.130      -         
data_tmp[5]                              Net           -         -       0.000     -           1         
U5.selection.un17_data_valid_0.I_55      MUXCY_L       CI        In      -         11.130      -         
U5.selection.un17_data_valid_0.I_55      MUXCY_L       LO        Out     0.060     11.190      -         
data_tmp[6]                              Net           -         -       0.000     -           1         
U5.selection.un17_data_valid_0.I_64      MUXCY_L       CI        In      -         11.190      -         
U5.selection.un17_data_valid_0.I_64      MUXCY_L       LO        Out     0.060     11.249      -         
data_tmp[7]                              Net           -         -       0.000     -           1         
U5.selection.un17_data_valid_0.I_37      MUXCY_L       CI        In      -         11.249      -         
U5.selection.un17_data_valid_0.I_37      MUXCY_L       LO        Out     0.060     11.310      -         
data_tmp[8]                              Net           -         -       0.000     -           1         
U5.selection.un17_data_valid_0.I_91      MUXCY_L       CI        In      -         11.310      -         
U5.selection.un17_data_valid_0.I_91      MUXCY_L       LO        Out     0.060     11.370      -         
data_tmp[9]                              Net           -         -       0.000     -           1         
U5.selection.un17_data_valid_0.I_100     MUXCY_L       CI        In      -         11.370      -         
U5.selection.un17_data_valid_0.I_100     MUXCY_L       LO        Out     0.060     11.430      -         
data_tmp[10]                             Net           -         -       0.000     -           1         
U5.selection.un17_data_valid_0.I_73      MUXCY_L       CI        In      -         11.430      -         
U5.selection.un17_data_valid_0.I_73      MUXCY_L       LO        Out     0.060     11.490      -         
data_tmp[11]                             Net           -         -       0.000     -           1         
U5.selection.un17_data_valid_0.I_109     MUXCY         CI        In      -         11.490      -         
U5.selection.un17_data_valid_0.I_109     MUXCY         O         Out     0.060     11.550      -         
un17_data_valid_reti                     Net           -         -       0.781     -           2         
U5.selection.done_t_ret                  FDCE          D         In      -         12.330      -         
=========================================================================================================
Total path delay (propagation time + setup) of 12.533 is 9.285(74.1%) logic and 3.249(25.9%) route.


Path information for path number 4: 
    Requested Period:                        10.000
    - Setup time:                            0.203
    = Required time:                         9.797

    - Propagation time:                      12.330
    = Slack (critical) :                     -2.533

    Number of logic level(s):                17
    Starting point:                          U3.parallel_out_1[3] / Q
    Ending point:                            U5.selection.done_t_ret / D
    The start point is clocked by            clk [rising] on pin C
    The end   point is clocked by            clk [rising] on pin C

Instance / Net                                         Pin       Pin               Arrival     No. of    
Name                                     Type          Name      Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U3.parallel_out_1[3]                     FDCP          Q         Out     0.720     0.720       -         
out_rng_3_dummy[3]                       Net           -         -       0.879     -           2         
U5.selection.scalfitsum_1_0[20:0]        MULT18X18     B[3]      In      -         1.599       -         
U5.selection.scalfitsum_1_0[20:0]        MULT18X18     P[20]     Out     4.699     6.298       -         
scalfitsum_1[20]                         Net           -         -       0.710     -           2         
U5.scalFitSum_i_m3_axb_3                 LUT4          I2        In      -         7.008       -         
U5.scalFitSum_i_m3_axb_3                 LUT4          O         Out     0.579     7.587       -         
scalFitSum_i_m3_axb_3                    Net           -         -       0.000     -           2         
U5.scalFitSum_i_m3_cry_3_0               MUXCY_L       S         In      -         7.587       -         
U5.scalFitSum_i_m3_cry_3_0               MUXCY_L       LO        Out     0.480     8.068       -         
scalFitSum_i_m3_cry_3                    Net           -         -       0.000     -           2         
U5.scalFitSum_i_m3_cry_4                 MUXCY_L       CI        In      -         8.068       -         
U5.scalFitSum_i_m3_cry_4                 MUXCY_L       LO        Out     0.060     8.127       -         
scalFitSum_i_m3_cry_4                    Net           -         -       0.000     -           2         
U5.scalFitSum_i_m3_cry_5                 MUXCY_L       CI        In      -         8.127       -         
U5.scalFitSum_i_m3_cry_5                 MUXCY_L       LO        Out     0.060     8.188       -         
scalFitSum_i_m3_cry_5                    Net           -         -       0.000     -           2         
U5.scalFitSum_i_m3_cry_6                 MUXCY_L       CI        In      -         8.188       -         
U5.scalFitSum_i_m3_cry_6                 MUXCY_L       LO        Out     0.060     8.248       -         
scalFitSum_i_m3_cry_6                    Net           -         -       0.000     -           1         
U5.scalFitSum_i_m3_s_7                   XORCY         CI        In      -         8.248       -         
U5.scalFitSum_i_m3_s_7                   XORCY         O         Out     0.883     9.131       -         
scalFitSum_i_m3_s_7                      Net           -         -       0.879     -           4         
U5.selection.un17_data_valid_0.I_36      LUT4          I1        In      -         10.010      -         
U5.selection.un17_data_valid_0.I_36      LUT4          O         Out     0.579     10.589      -         
N_73                                     Net           -         -       0.000     -           1         
U5.selection.un17_data_valid_0.I_28      MUXCY_L       S         In      -         10.589      -         
U5.selection.un17_data_valid_0.I_28      MUXCY_L       LO        Out     0.480     11.070      -         
data_tmp[4]                              Net           -         -       0.000     -           1         
U5.selection.un17_data_valid_0.I_82      MUXCY_L       CI        In      -         11.070      -         
U5.selection.un17_data_valid_0.I_82      MUXCY_L       LO        Out     0.060     11.130      -         
data_tmp[5]                              Net           -         -       0.000     -           1         
U5.selection.un17_data_valid_0.I_55      MUXCY_L       CI        In      -         11.130      -         
U5.selection.un17_data_valid_0.I_55      MUXCY_L       LO        Out     0.060     11.190      -         
data_tmp[6]                              Net           -         -       0.000     -           1         
U5.selection.un17_data_valid_0.I_64      MUXCY_L       CI        In      -         11.190      -         
U5.selection.un17_data_valid_0.I_64      MUXCY_L       LO        Out     0.060     11.249      -         
data_tmp[7]                              Net           -         -       0.000     -           1         
U5.selection.un17_data_valid_0.I_37      MUXCY_L       CI        In      -         11.249      -         
U5.selection.un17_data_valid_0.I_37      MUXCY_L       LO        Out     0.060     11.310      -         
data_tmp[8]                              Net           -         -       0.000     -           1         
U5.selection.un17_data_valid_0.I_91      MUXCY_L       CI        In      -         11.310      -         
U5.selection.un17_data_valid_0.I_91      MUXCY_L       LO        Out     0.060     11.370      -         
data_tmp[9]                              Net           -         -       0.000     -           1         
U5.selection.un17_data_valid_0.I_100     MUXCY_L       CI        In      -         11.370      -         
U5.selection.un17_data_valid_0.I_100     MUXCY_L       LO        Out     0.060     11.430      -         
data_tmp[10]                             Net           -         -       0.000     -           1         
U5.selection.un17_data_valid_0.I_73      MUXCY_L       CI        In      -         11.430      -         
U5.selection.un17_data_valid_0.I_73      MUXCY_L       LO        Out     0.060     11.490      -         
data_tmp[11]                             Net           -         -       0.000     -           1         
U5.selection.un17_data_valid_0.I_109     MUXCY         CI        In      -         11.490      -         
U5.selection.un17_data_valid_0.I_109     MUXCY         O         Out     0.060     11.550      -         
un17_data_valid_reti                     Net           -         -       0.781     -           2         
U5.selection.done_t_ret                  FDCE          D         In      -         12.330      -         
=========================================================================================================
Total path delay (propagation time + setup) of 12.533 is 9.285(74.1%) logic and 3.249(25.9%) route.


Path information for path number 5: 
    Requested Period:                        10.000
    - Setup time:                            0.203
    = Required time:                         9.797

    - Propagation time:                      12.330
    = Slack (critical) :                     -2.533

    Number of logic level(s):                17
    Starting point:                          U3.parallel_out_1[0] / Q
    Ending point:                            U5.selection.un17_data_valid_0.selParent_p_ret_19 / D
    The start point is clocked by            clk [rising] on pin C
    The end   point is clocked by            clk [rising] on pin C

Instance / Net                                                      Pin       Pin               Arrival     No. of    
Name                                                  Type          Name      Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
U3.parallel_out_1[0]                                  FDCP          Q         Out     0.720     0.720       -         
out_rng_3_dummy[0]                                    Net           -         -       0.879     -           2         
U5.selection.scalfitsum_1_0[20:0]                     MULT18X18     B[0]      In      -         1.599       -         
U5.selection.scalfitsum_1_0[20:0]                     MULT18X18     P[20]     Out     4.699     6.298       -         
scalfitsum_1[20]                                      Net           -         -       0.710     -           2         
U5.scalFitSum_i_m3_axb_3                              LUT4          I2        In      -         7.008       -         
U5.scalFitSum_i_m3_axb_3                              LUT4          O         Out     0.579     7.587       -         
scalFitSum_i_m3_axb_3                                 Net           -         -       0.000     -           2         
U5.scalFitSum_i_m3_cry_3_0                            MUXCY_L       S         In      -         7.587       -         
U5.scalFitSum_i_m3_cry_3_0                            MUXCY_L       LO        Out     0.480     8.068       -         
scalFitSum_i_m3_cry_3                                 Net           -         -       0.000     -           2         
U5.scalFitSum_i_m3_cry_4                              MUXCY_L       CI        In      -         8.068       -         
U5.scalFitSum_i_m3_cry_4                              MUXCY_L       LO        Out     0.060     8.127       -         
scalFitSum_i_m3_cry_4                                 Net           -         -       0.000     -           2         
U5.scalFitSum_i_m3_cry_5                              MUXCY_L       CI        In      -         8.127       -         
U5.scalFitSum_i_m3_cry_5                              MUXCY_L       LO        Out     0.060     8.188       -         
scalFitSum_i_m3_cry_5                                 Net           -         -       0.000     -           2         
U5.scalFitSum_i_m3_cry_6                              MUXCY_L       CI        In      -         8.188       -         
U5.scalFitSum_i_m3_cry_6                              MUXCY_L       LO        Out     0.060     8.248       -         
scalFitSum_i_m3_cry_6                                 Net           -         -       0.000     -           1         
U5.scalFitSum_i_m3_s_7                                XORCY         CI        In      -         8.248       -         
U5.scalFitSum_i_m3_s_7                                XORCY         O         Out     0.883     9.131       -         
scalFitSum_i_m3_s_7                                   Net           -         -       0.879     -           4         
U5.selection.un17_data_valid_0.I_36                   LUT4          I1        In      -         10.010      -         
U5.selection.un17_data_valid_0.I_36                   LUT4          O         Out     0.579     10.589      -         
N_73                                                  Net           -         -       0.000     -           1         
U5.selection.un17_data_valid_0.I_28                   MUXCY_L       S         In      -         10.589      -         
U5.selection.un17_data_valid_0.I_28                   MUXCY_L       LO        Out     0.480     11.070      -         
data_tmp[4]                                           Net           -         -       0.000     -           1         
U5.selection.un17_data_valid_0.I_82                   MUXCY_L       CI        In      -         11.070      -         
U5.selection.un17_data_valid_0.I_82                   MUXCY_L       LO        Out     0.060     11.130      -         
data_tmp[5]                                           Net           -         -       0.000     -           1         
U5.selection.un17_data_valid_0.I_55                   MUXCY_L       CI        In      -         11.130      -         
U5.selection.un17_data_valid_0.I_55                   MUXCY_L       LO        Out     0.060     11.190      -         
data_tmp[6]                                           Net           -         -       0.000     -           1         
U5.selection.un17_data_valid_0.I_64                   MUXCY_L       CI        In      -         11.190      -         
U5.selection.un17_data_valid_0.I_64                   MUXCY_L       LO        Out     0.060     11.249      -         
data_tmp[7]                                           Net           -         -       0.000     -           1         
U5.selection.un17_data_valid_0.I_37                   MUXCY_L       CI        In      -         11.249      -         
U5.selection.un17_data_valid_0.I_37                   MUXCY_L       LO        Out     0.060     11.310      -         
data_tmp[8]                                           Net           -         -       0.000     -           1         
U5.selection.un17_data_valid_0.I_91                   MUXCY_L       CI        In      -         11.310      -         
U5.selection.un17_data_valid_0.I_91                   MUXCY_L       LO        Out     0.060     11.370      -         
data_tmp[9]                                           Net           -         -       0.000     -           1         
U5.selection.un17_data_valid_0.I_100                  MUXCY_L       CI        In      -         11.370      -         
U5.selection.un17_data_valid_0.I_100                  MUXCY_L       LO        Out     0.060     11.430      -         
data_tmp[10]                                          Net           -         -       0.000     -           1         
U5.selection.un17_data_valid_0.I_73                   MUXCY_L       CI        In      -         11.430      -         
U5.selection.un17_data_valid_0.I_73                   MUXCY_L       LO        Out     0.060     11.490      -         
data_tmp[11]                                          Net           -         -       0.000     -           1         
U5.selection.un17_data_valid_0.I_109                  MUXCY         CI        In      -         11.490      -         
U5.selection.un17_data_valid_0.I_109                  MUXCY         O         Out     0.060     11.550      -         
un17_data_valid_reti                                  Net           -         -       0.781     -           2         
U5.selection.un17_data_valid_0.selParent_p_ret_19     FDC           D         In      -         12.330      -         
======================================================================================================================
Total path delay (propagation time + setup) of 12.533 is 9.285(74.1%) logic and 3.249(25.9%) route.



##### END OF TIMING REPORT #####]

---------------------------------------
Resource Usage Report for ga_tsp 

Mapping to part: xc3s1500fg676-4
Cell usage:
FD              1 use
FDC             333 uses
FDCE            720 uses
FDCP            18 uses
FDCPE           18 uses
FDP             24 uses
FDPE            10 uses
FDR             12 uses
FDRE            13 uses
GND             6 uses
MULT18X18       4 uses
MULT_AND        36 uses
MUXCY           23 uses
MUXCY_L         305 uses
MUXF5           27 uses
MUXF6           2 uses
RAM32X2S        19 uses
RAM64X1S        21 uses
VCC             4 uses
XORCY           117 uses
LUT1            70 uses
LUT2            605 uses
LUT3            539 uses
LUT4            668 uses

I/O primitives: 58
IBUF           20 uses
OBUF           38 uses

BUFGP          1 use

I/O Register bits:                  57
Register bits not including I/Os:   1092 (4%)

RAM/ROM usage summary
Single Port Rams (RAM32X2S): 19
Single Port Rams (RAM64X1S): 21


Block Multipliers: 4 of 32 (12%)

Global Clock Buffers: 1 of 8 (12%)


Mapping Summary:
Total  LUTs: 2042 (7%)

Mapper successful!
Process took 0h:0m:31s realtime, 0h:0m:31s cputime
###########################################################]
