//NOR Gate Data Flow Code <VLDH>

library ieee;
use ieee.std_logic_1164.all;

entity nand gate is
port (A,B:in std_logic; Y:out std_logic);

architecture arc_nor of norgate is
begin
Y<= A nor B;
end