# ChipQuest_application

# Amit Suryavanshi ‚Äì Application for Synopsys R&D Engineering Internship (Noida)

## üéØ Objective
I am seeking an opportunity with the Synopsys R&D Engineering team to **apply my skills in Digital Design, Verification** to real-world challenges.  
I want to **showcase my talent**, demonstrate my commitment to learning, and contribute to high-impact projects by applying concepts I have mastered during my **KVLSI training** and self-driven coding practice.

---

## üõ†Ô∏è Skills & Expertise
- **Programming:** C, Verilog, SystemVerilog, UVM, Python
- **Digital Design:** RTL design, FSMs, FPGA prototyping etc.,
- **Verification:** Functional verification, testbench development, constrained random testing
- **Tools & Platforms:** Vivado, ModelSim, GTKWave, Linux, Git/GitHub
- **Domain Knowledge:** Computer Architecture, High-Level Synthesis (initial level), Embedded Systems(basics)

---

## üìö Training & Hands-on Experience
All my K-VLSI training work and self-practice projects are organized in a single repository for easy access:  

| Repository | Description | Domains Covered |
|------------|-------------|-----------------|
| [amit_kvlsi_iiitb](https://github.com/amitvsuryavanshi04/amit_kvlsi_iiitb) | Consolidated repository containing my complete KVLSI coursework, assignments, and practice codes from IIIT-B PG Diploma in VLSI | **Verilog HDL, SystemVerilog, Functional Verification (UVM basics), High-Level Synthesis, Embedded Systems Design, Digital System Design** |

This repository includes:
- **FutureWiz_Daily_Verilog_Codes** ‚Äì Daily Verilog practice with modules & testbenches  
- **FutureWiz_System_Verilog** ‚Äì SystemVerilog practice codes  
- **KVLS602 ‚Äì High Level Synthesis** ‚Äì HLS design exercises  
- **KVLS701 ‚Äì Functional Verification of SoCs** ‚Äì SoC verification assignments  
- **KVLS864 ‚Äì Embedded Systems Design** ‚Äì PSoC lab implementations  
- **T2_24_25_System_Design_Using_Verilog** ‚Äì Digital system design projects  
- **Training Photos** ‚Äì Visual documentation of my KVLSI journey

---

## üìå Why I am a Good Fit for Synopsys
- Proven consistency in **design and verification coding practice** over several months
- Ability to **learn and apply** advanced concepts quickly from KVLSI coursework
- Hands-on exposure to **industry-relevant tools** and project workflows
- Strong foundation in **Digital Design & Verification**, aligned with Synopsys R&D requirements

---

## üì¨ Contact
<p align="left">
  <a href="mailto:amitvsuryavanshi04@gmail.com">
    <img src="https://img.icons8.com/color/48/000000/gmail-new.png" alt="Gmail" width="30" height="30"/>
  </a>
  <strong>Email:</strong> (mailto: amitvsuryavanshi04@gmail.com)  
  <br>
  <a href="https://www.linkedin.com/in/amit-suryavanshi-668713241/">
    <img src="https://img.icons8.com/color/48/000000/linkedin.png" alt="LinkedIn" width="30" height="30"/>
  </a>
  <strong>LinkedIn:</strong> (https://www.linkedin.com/in/amit-suryavanshi-668713241/)  
  <br>
  <a href="https://github.com/amitvsuryavanshi04">
    <img src="https://img.icons8.com/color/48/000000/github.png" alt="GitHub" width="30" height="30"/>
  </a>
  <strong>GitHub:</strong> (https://github.com/amitvsuryavanshi04)
</p>
