Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.4 (lin64) Build 1071353 Tue Nov 18 16:48:31 MST 2014
| Date         : Wed Sep 30 15:18:17 2015
| Host         : rcswrka27 running 64-bit Ubuntu 10.04.4 LTS
| Command      : report_clock_utilization -file Test_AXI_Master_simple_v1_0_hw_1_wrapper_clock_utilization_placed.rpt
| Design       : Test_AXI_Master_simple_v1_0_hw_1_wrapper
| Device       : xc7z010
----------------------------------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Details of Global Clocks
3. Details of Regional Clocks
4. Details of Multi-Regional Clocks
5. Details of I/O Clocks
6. Details of Local Clocks
7. Clock Regions : Key Resource Utilization
8. Net wise resources used in clock region X0Y0
9. Net wise resources used in clock region X1Y0
10. Net wise resources used in clock region X0Y1
11. Net wise resources used in clock region X1Y1

1. Clock Primitive Utilization
------------------------------

+-------+------+-----------+-----------+
| Type  | Used | Available | Num Fixed |
+-------+------+-----------+-----------+
| BUFG  |    6 |        32 |         0 |
| BUFH  |    0 |        48 |         0 |
| BUFIO |    0 |         8 |         0 |
| MMCM  |    1 |         2 |         0 |
| PLL   |    0 |         2 |         0 |
| BUFR  |    0 |         8 |         0 |
| BUFMR |    0 |         4 |         0 |
+-------+------+-----------+-----------+


2. Details of Global Clocks
---------------------------

+-------+------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------+---------------+-----------+
|       |                                                                                                |                                                                                                         |   Num Loads  |       |               |           |
+-------+------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------+-------+-------+---------------+-----------+
| Index | BUFG Cell                                                                                      | Net Name                                                                                                | BELs | Sites | Fixed | MaxDelay (ns) | Skew (ns) |
+-------+------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------+-------+-------+---------------+-----------+
|     1 | Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkf_buf                                       | Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkfbout_buf_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 |    1 |     1 |    no |         1.735 |     0.087 |
|     2 | dbg_hub/inst/u_bufg_icon_update                                                                | dbg_hub/inst/UPDATE                                                                                     |    1 |     1 |    no |         1.773 |     0.106 |
|     3 | Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkout1_buf                                    | Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out1                                                |  223 |    66 |    no |         2.151 |     0.481 |
|     4 | Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkout2_buf                                    | Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out2                                                |  301 |   175 |    no |         1.895 |     0.236 |
|     5 | dbg_hub/inst/u_bufg_icon                                                                       | dbg_hub/inst/idrck                                                                                      |  457 |   115 |    no |         1.908 |     0.241 |
|     6 | Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG | Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0                                  | 4102 |  1207 |    no |         1.904 |     0.281 |
+-------+------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------+-------+-------+---------------+-----------+


+-------+---------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+-------+---------------+-----------+
|       |                                                               |                                                                                                     |   Num Loads  |       |               |           |
+-------+---------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------+-------+-------+---------------+-----------+
| Index | MMCM Cell                                                     | Net Name                                                                                            | BELs | Sites | Fixed | MaxDelay (ns) | Skew (ns) |
+-------+---------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------+-------+-------+---------------+-----------+
|     1 | Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst | Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 |    1 |     1 |    no |         1.760 |     0.088 |
|     2 | Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst | Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 |    1 |     1 |    no |         1.760 |     0.088 |
|     3 | Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst | Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkfbout_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 |    1 |     1 |    no |         1.760 |     0.088 |
+-------+---------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------+-------+-------+---------------+-----------+


3. Details of Regional Clocks
-----------------------------

4. Details of Multi-Regional Clocks
-----------------------------------

5. Details of I/O Clocks
------------------------

6. Details of Local Clocks
--------------------------

7. Clock Regions : Key Resource Utilization
-------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E1   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    2 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 | 2210 |  8800 |  235 |  1600 |    1 |    20 |    0 |    10 |    0 |    20 |
| X1Y0              |    4 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    1 |    50 | 1552 |  8800 |  248 |  1400 |    0 |    40 |    0 |    20 |    0 |    20 |
| X0Y1              |    2 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |  741 |  8800 |    1 |  1600 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y1              |    4 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |   93 |  8800 |    0 |  1400 |    0 |    40 |    0 |    20 |    0 |    20 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* RAMB36 site can be used as two RAMB18/FIFO18 sites


8. Net wise resources used in clock region X0Y0
-----------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+------------------------------------------------------------------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs |  FFs | LUTMs | DSP48E1s |                             Clock Net Name                             |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+------------------------------------------------------------------------+
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   54 |    24 |        0 | dbg_hub/inst/idrck                                                     |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         2 |       0 |       0 | 2156 |   211 |        0 | Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+------------------------------------------------------------------------+


9. Net wise resources used in clock region X1Y0
-----------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+------------------------------------------------------------------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |                             Clock Net Name                             |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+------------------------------------------------------------------------+
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   1 |     0 |        0 | dbg_hub/inst/UPDATE                                                    |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       1 | 202 |    16 |        0 | Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out1               |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 | 379 |     0 |        0 | dbg_hub/inst/idrck                                                     |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 | 970 |   232 |        0 | Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+------------------------------------------------------------------------+


10. Net wise resources used in clock region X0Y1
------------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+------------------------------------------------------------------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |                             Clock Net Name                             |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+------------------------------------------------------------------------+
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 | 299 |     0 |        0 | Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out2               |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 | 442 |     1 |        0 | Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+------------------------------------------------------------------------+


11. Net wise resources used in clock region X1Y1
------------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+---------------------------------------------------------------------------------------------------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |                                              Clock Net Name                                             |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+---------------------------------------------------------------------------------------------------------+
| BUFG        |     ---     |   no  |         1 |        0 |       0 |         0 |       0 |       0 |   0 |     0 |        0 | Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkfbout_buf_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   2 |     0 |        0 | Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out2                                                |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   4 |     0 |        0 | Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out1                                                |
| BUFG        |     ---     |   no  |         1 |        0 |       0 |         0 |       0 |       0 |  87 |     0 |        0 | Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0                                  |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+---------------------------------------------------------------------------------------------------------+



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y30 [get_cells Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkout1_buf]
set_property LOC BUFGCTRL_X0Y29 [get_cells Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkout2_buf]
set_property LOC BUFGCTRL_X0Y31 [get_cells Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkf_buf]
set_property LOC BUFGCTRL_X0Y15 [get_cells Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG]
set_property LOC BUFGCTRL_X0Y21 [get_cells dbg_hub/inst/u_bufg_icon_update]
set_property LOC BUFGCTRL_X0Y20 [get_cells dbg_hub/inst/u_bufg_icon]

# Location of IO Clock Primitives

# Location of MMCM Clock Primitives
set_property LOC MMCME2_ADV_X0Y1 [get_cells Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst]

# Location of BUFH Clock Primitives

# Location of BUFR Clock Primitives

# Location of BUFMR Clock Primitives

# Location of PLL Clock Primitives

# Location of IO Primitives which is load of clock spine

# Location of clock ports

# Clock net "Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out1" driven by instance "Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkout1_buf" located at site "BUFGCTRL_X0Y30"
#startgroup
create_pblock CLKAG_Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out1
add_cells_to_pblock [get_pblocks  CLKAG_Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out1"}]]]
resize_pblock [get_pblocks CLKAG_Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out1] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out2" driven by instance "Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkout2_buf" located at site "BUFGCTRL_X0Y29"
#startgroup
create_pblock CLKAG_Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out2
add_cells_to_pblock [get_pblocks  CLKAG_Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out2] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out2"}]]]
resize_pblock [get_pblocks CLKAG_Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out2] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0" driven by instance "Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG" located at site "BUFGCTRL_X0Y15"
#startgroup
create_pblock CLKAG_Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0
add_cells_to_pblock [get_pblocks  CLKAG_Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL && NAME!=Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst} -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0"}]]]
resize_pblock [get_pblocks CLKAG_Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "dbg_hub/inst/UPDATE" driven by instance "dbg_hub/inst/u_bufg_icon_update" located at site "BUFGCTRL_X0Y21"
#startgroup
create_pblock CLKAG_dbg_hub/inst/UPDATE
add_cells_to_pblock [get_pblocks  CLKAG_dbg_hub/inst/UPDATE] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="dbg_hub/inst/UPDATE"}]]]
resize_pblock [get_pblocks CLKAG_dbg_hub/inst/UPDATE] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "dbg_hub/inst/idrck" driven by instance "dbg_hub/inst/u_bufg_icon" located at site "BUFGCTRL_X0Y20"
#startgroup
create_pblock CLKAG_dbg_hub/inst/idrck
add_cells_to_pblock [get_pblocks  CLKAG_dbg_hub/inst/idrck] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="dbg_hub/inst/idrck"}]]]
resize_pblock [get_pblocks CLKAG_dbg_hub/inst/idrck] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup
