// Seed: 2211113816
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_7;
  assign id_1 = 1 & id_2;
  wire id_8;
  assign id_4 = 1 > 1;
  uwire   id_9;
  supply1 id_10;
  assign id_4 = id_10;
  assign id_1 = "" & 1;
  wire id_11;
  assign id_9 = 1'b0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_5 = {1, 1'd0};
  module_0(
      id_3, id_1, id_1, id_5, id_1, id_4
  );
endmodule
