// Seed: 18548896
module module_0 (
    id_1
);
  output wire id_1;
  uwire id_2, id_3, id_4, id_5;
  supply1 id_6 = id_2;
  assign id_1 = 1;
  assign id_5 = 1;
  wire id_7, id_8;
  wire id_9;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  always id_7 <= 1;
  module_0(
      id_1
  );
  wire id_9;
  assign id_7 = 1;
  nor (id_7, id_6, id_5);
endmodule
