
adxl345-application-implement.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000061d0  08000140  08000140  00001140  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000460  08006310  08006310  00007310  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006770  08006770  000081ec  2**0
                  CONTENTS
  4 .ARM          00000008  08006770  08006770  00007770  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006778  08006778  000081ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006778  08006778  00007778  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800677c  0800677c  0000777c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001ec  20000000  08006780  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001f0  200001ec  0800696c  000081ec  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200003dc  0800696c  000083dc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000081ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   00006203  00000000  00000000  00008215  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001677  00000000  00000000  0000e418  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000006e8  00000000  00000000  0000fa90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000052e  00000000  00000000  00010178  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000160ef  00000000  00000000  000106a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00008e6d  00000000  00000000  00026795  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000860ff  00000000  00000000  0002f602  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b5701  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002cc0  00000000  00000000  000b5744  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006a  00000000  00000000  000b8404  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	@ (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	@ (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	@ (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	200001ec 	.word	0x200001ec
 800015c:	00000000 	.word	0x00000000
 8000160:	080062f8 	.word	0x080062f8

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	@ (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	@ (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	@ (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	200001f0 	.word	0x200001f0
 800017c:	080062f8 	.word	0x080062f8

08000180 <strlen>:
 8000180:	4603      	mov	r3, r0
 8000182:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000186:	2a00      	cmp	r2, #0
 8000188:	d1fb      	bne.n	8000182 <strlen+0x2>
 800018a:	1a18      	subs	r0, r3, r0
 800018c:	3801      	subs	r0, #1
 800018e:	4770      	bx	lr

08000190 <__aeabi_drsub>:
 8000190:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000194:	e002      	b.n	800019c <__adddf3>
 8000196:	bf00      	nop

08000198 <__aeabi_dsub>:
 8000198:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800019c <__adddf3>:
 800019c:	b530      	push	{r4, r5, lr}
 800019e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001a6:	ea94 0f05 	teq	r4, r5
 80001aa:	bf08      	it	eq
 80001ac:	ea90 0f02 	teqeq	r0, r2
 80001b0:	bf1f      	itttt	ne
 80001b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001c2:	f000 80e2 	beq.w	800038a <__adddf3+0x1ee>
 80001c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001ce:	bfb8      	it	lt
 80001d0:	426d      	neglt	r5, r5
 80001d2:	dd0c      	ble.n	80001ee <__adddf3+0x52>
 80001d4:	442c      	add	r4, r5
 80001d6:	ea80 0202 	eor.w	r2, r0, r2
 80001da:	ea81 0303 	eor.w	r3, r1, r3
 80001de:	ea82 0000 	eor.w	r0, r2, r0
 80001e2:	ea83 0101 	eor.w	r1, r3, r1
 80001e6:	ea80 0202 	eor.w	r2, r0, r2
 80001ea:	ea81 0303 	eor.w	r3, r1, r3
 80001ee:	2d36      	cmp	r5, #54	@ 0x36
 80001f0:	bf88      	it	hi
 80001f2:	bd30      	pophi	{r4, r5, pc}
 80001f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000200:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000204:	d002      	beq.n	800020c <__adddf3+0x70>
 8000206:	4240      	negs	r0, r0
 8000208:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800020c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000210:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000214:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000218:	d002      	beq.n	8000220 <__adddf3+0x84>
 800021a:	4252      	negs	r2, r2
 800021c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000220:	ea94 0f05 	teq	r4, r5
 8000224:	f000 80a7 	beq.w	8000376 <__adddf3+0x1da>
 8000228:	f1a4 0401 	sub.w	r4, r4, #1
 800022c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000230:	db0d      	blt.n	800024e <__adddf3+0xb2>
 8000232:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000236:	fa22 f205 	lsr.w	r2, r2, r5
 800023a:	1880      	adds	r0, r0, r2
 800023c:	f141 0100 	adc.w	r1, r1, #0
 8000240:	fa03 f20e 	lsl.w	r2, r3, lr
 8000244:	1880      	adds	r0, r0, r2
 8000246:	fa43 f305 	asr.w	r3, r3, r5
 800024a:	4159      	adcs	r1, r3
 800024c:	e00e      	b.n	800026c <__adddf3+0xd0>
 800024e:	f1a5 0520 	sub.w	r5, r5, #32
 8000252:	f10e 0e20 	add.w	lr, lr, #32
 8000256:	2a01      	cmp	r2, #1
 8000258:	fa03 fc0e 	lsl.w	ip, r3, lr
 800025c:	bf28      	it	cs
 800025e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000262:	fa43 f305 	asr.w	r3, r3, r5
 8000266:	18c0      	adds	r0, r0, r3
 8000268:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800026c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000270:	d507      	bpl.n	8000282 <__adddf3+0xe6>
 8000272:	f04f 0e00 	mov.w	lr, #0
 8000276:	f1dc 0c00 	rsbs	ip, ip, #0
 800027a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800027e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000282:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000286:	d31b      	bcc.n	80002c0 <__adddf3+0x124>
 8000288:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800028c:	d30c      	bcc.n	80002a8 <__adddf3+0x10c>
 800028e:	0849      	lsrs	r1, r1, #1
 8000290:	ea5f 0030 	movs.w	r0, r0, rrx
 8000294:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000298:	f104 0401 	add.w	r4, r4, #1
 800029c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002a4:	f080 809a 	bcs.w	80003dc <__adddf3+0x240>
 80002a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002ac:	bf08      	it	eq
 80002ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002b2:	f150 0000 	adcs.w	r0, r0, #0
 80002b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002ba:	ea41 0105 	orr.w	r1, r1, r5
 80002be:	bd30      	pop	{r4, r5, pc}
 80002c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002c4:	4140      	adcs	r0, r0
 80002c6:	eb41 0101 	adc.w	r1, r1, r1
 80002ca:	3c01      	subs	r4, #1
 80002cc:	bf28      	it	cs
 80002ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002d2:	d2e9      	bcs.n	80002a8 <__adddf3+0x10c>
 80002d4:	f091 0f00 	teq	r1, #0
 80002d8:	bf04      	itt	eq
 80002da:	4601      	moveq	r1, r0
 80002dc:	2000      	moveq	r0, #0
 80002de:	fab1 f381 	clz	r3, r1
 80002e2:	bf08      	it	eq
 80002e4:	3320      	addeq	r3, #32
 80002e6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ea:	f1b3 0220 	subs.w	r2, r3, #32
 80002ee:	da0c      	bge.n	800030a <__adddf3+0x16e>
 80002f0:	320c      	adds	r2, #12
 80002f2:	dd08      	ble.n	8000306 <__adddf3+0x16a>
 80002f4:	f102 0c14 	add.w	ip, r2, #20
 80002f8:	f1c2 020c 	rsb	r2, r2, #12
 80002fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000300:	fa21 f102 	lsr.w	r1, r1, r2
 8000304:	e00c      	b.n	8000320 <__adddf3+0x184>
 8000306:	f102 0214 	add.w	r2, r2, #20
 800030a:	bfd8      	it	le
 800030c:	f1c2 0c20 	rsble	ip, r2, #32
 8000310:	fa01 f102 	lsl.w	r1, r1, r2
 8000314:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000318:	bfdc      	itt	le
 800031a:	ea41 010c 	orrle.w	r1, r1, ip
 800031e:	4090      	lslle	r0, r2
 8000320:	1ae4      	subs	r4, r4, r3
 8000322:	bfa2      	ittt	ge
 8000324:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000328:	4329      	orrge	r1, r5
 800032a:	bd30      	popge	{r4, r5, pc}
 800032c:	ea6f 0404 	mvn.w	r4, r4
 8000330:	3c1f      	subs	r4, #31
 8000332:	da1c      	bge.n	800036e <__adddf3+0x1d2>
 8000334:	340c      	adds	r4, #12
 8000336:	dc0e      	bgt.n	8000356 <__adddf3+0x1ba>
 8000338:	f104 0414 	add.w	r4, r4, #20
 800033c:	f1c4 0220 	rsb	r2, r4, #32
 8000340:	fa20 f004 	lsr.w	r0, r0, r4
 8000344:	fa01 f302 	lsl.w	r3, r1, r2
 8000348:	ea40 0003 	orr.w	r0, r0, r3
 800034c:	fa21 f304 	lsr.w	r3, r1, r4
 8000350:	ea45 0103 	orr.w	r1, r5, r3
 8000354:	bd30      	pop	{r4, r5, pc}
 8000356:	f1c4 040c 	rsb	r4, r4, #12
 800035a:	f1c4 0220 	rsb	r2, r4, #32
 800035e:	fa20 f002 	lsr.w	r0, r0, r2
 8000362:	fa01 f304 	lsl.w	r3, r1, r4
 8000366:	ea40 0003 	orr.w	r0, r0, r3
 800036a:	4629      	mov	r1, r5
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	fa21 f004 	lsr.w	r0, r1, r4
 8000372:	4629      	mov	r1, r5
 8000374:	bd30      	pop	{r4, r5, pc}
 8000376:	f094 0f00 	teq	r4, #0
 800037a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800037e:	bf06      	itte	eq
 8000380:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000384:	3401      	addeq	r4, #1
 8000386:	3d01      	subne	r5, #1
 8000388:	e74e      	b.n	8000228 <__adddf3+0x8c>
 800038a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800038e:	bf18      	it	ne
 8000390:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000394:	d029      	beq.n	80003ea <__adddf3+0x24e>
 8000396:	ea94 0f05 	teq	r4, r5
 800039a:	bf08      	it	eq
 800039c:	ea90 0f02 	teqeq	r0, r2
 80003a0:	d005      	beq.n	80003ae <__adddf3+0x212>
 80003a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80003a6:	bf04      	itt	eq
 80003a8:	4619      	moveq	r1, r3
 80003aa:	4610      	moveq	r0, r2
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	ea91 0f03 	teq	r1, r3
 80003b2:	bf1e      	ittt	ne
 80003b4:	2100      	movne	r1, #0
 80003b6:	2000      	movne	r0, #0
 80003b8:	bd30      	popne	{r4, r5, pc}
 80003ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003be:	d105      	bne.n	80003cc <__adddf3+0x230>
 80003c0:	0040      	lsls	r0, r0, #1
 80003c2:	4149      	adcs	r1, r1
 80003c4:	bf28      	it	cs
 80003c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80003ca:	bd30      	pop	{r4, r5, pc}
 80003cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003d0:	bf3c      	itt	cc
 80003d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003d6:	bd30      	popcc	{r4, r5, pc}
 80003d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003e4:	f04f 0000 	mov.w	r0, #0
 80003e8:	bd30      	pop	{r4, r5, pc}
 80003ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ee:	bf1a      	itte	ne
 80003f0:	4619      	movne	r1, r3
 80003f2:	4610      	movne	r0, r2
 80003f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003f8:	bf1c      	itt	ne
 80003fa:	460b      	movne	r3, r1
 80003fc:	4602      	movne	r2, r0
 80003fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000402:	bf06      	itte	eq
 8000404:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000408:	ea91 0f03 	teqeq	r1, r3
 800040c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000410:	bd30      	pop	{r4, r5, pc}
 8000412:	bf00      	nop

08000414 <__aeabi_ui2d>:
 8000414:	f090 0f00 	teq	r0, #0
 8000418:	bf04      	itt	eq
 800041a:	2100      	moveq	r1, #0
 800041c:	4770      	bxeq	lr
 800041e:	b530      	push	{r4, r5, lr}
 8000420:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000424:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000428:	f04f 0500 	mov.w	r5, #0
 800042c:	f04f 0100 	mov.w	r1, #0
 8000430:	e750      	b.n	80002d4 <__adddf3+0x138>
 8000432:	bf00      	nop

08000434 <__aeabi_i2d>:
 8000434:	f090 0f00 	teq	r0, #0
 8000438:	bf04      	itt	eq
 800043a:	2100      	moveq	r1, #0
 800043c:	4770      	bxeq	lr
 800043e:	b530      	push	{r4, r5, lr}
 8000440:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000444:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000448:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800044c:	bf48      	it	mi
 800044e:	4240      	negmi	r0, r0
 8000450:	f04f 0100 	mov.w	r1, #0
 8000454:	e73e      	b.n	80002d4 <__adddf3+0x138>
 8000456:	bf00      	nop

08000458 <__aeabi_f2d>:
 8000458:	0042      	lsls	r2, r0, #1
 800045a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800045e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000462:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000466:	bf1f      	itttt	ne
 8000468:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800046c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000470:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000474:	4770      	bxne	lr
 8000476:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800047a:	bf08      	it	eq
 800047c:	4770      	bxeq	lr
 800047e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000482:	bf04      	itt	eq
 8000484:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000488:	4770      	bxeq	lr
 800048a:	b530      	push	{r4, r5, lr}
 800048c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000490:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000494:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000498:	e71c      	b.n	80002d4 <__adddf3+0x138>
 800049a:	bf00      	nop

0800049c <__aeabi_ul2d>:
 800049c:	ea50 0201 	orrs.w	r2, r0, r1
 80004a0:	bf08      	it	eq
 80004a2:	4770      	bxeq	lr
 80004a4:	b530      	push	{r4, r5, lr}
 80004a6:	f04f 0500 	mov.w	r5, #0
 80004aa:	e00a      	b.n	80004c2 <__aeabi_l2d+0x16>

080004ac <__aeabi_l2d>:
 80004ac:	ea50 0201 	orrs.w	r2, r0, r1
 80004b0:	bf08      	it	eq
 80004b2:	4770      	bxeq	lr
 80004b4:	b530      	push	{r4, r5, lr}
 80004b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80004ba:	d502      	bpl.n	80004c2 <__aeabi_l2d+0x16>
 80004bc:	4240      	negs	r0, r0
 80004be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004ce:	f43f aed8 	beq.w	8000282 <__adddf3+0xe6>
 80004d2:	f04f 0203 	mov.w	r2, #3
 80004d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004da:	bf18      	it	ne
 80004dc:	3203      	addne	r2, #3
 80004de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004e2:	bf18      	it	ne
 80004e4:	3203      	addne	r2, #3
 80004e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ea:	f1c2 0320 	rsb	r3, r2, #32
 80004ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80004f2:	fa20 f002 	lsr.w	r0, r0, r2
 80004f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004fa:	ea40 000e 	orr.w	r0, r0, lr
 80004fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000502:	4414      	add	r4, r2
 8000504:	e6bd      	b.n	8000282 <__adddf3+0xe6>
 8000506:	bf00      	nop

08000508 <__aeabi_dmul>:
 8000508:	b570      	push	{r4, r5, r6, lr}
 800050a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800050e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000512:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000516:	bf1d      	ittte	ne
 8000518:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800051c:	ea94 0f0c 	teqne	r4, ip
 8000520:	ea95 0f0c 	teqne	r5, ip
 8000524:	f000 f8de 	bleq	80006e4 <__aeabi_dmul+0x1dc>
 8000528:	442c      	add	r4, r5
 800052a:	ea81 0603 	eor.w	r6, r1, r3
 800052e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000532:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000536:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800053a:	bf18      	it	ne
 800053c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000540:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000544:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000548:	d038      	beq.n	80005bc <__aeabi_dmul+0xb4>
 800054a:	fba0 ce02 	umull	ip, lr, r0, r2
 800054e:	f04f 0500 	mov.w	r5, #0
 8000552:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000556:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800055a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800055e:	f04f 0600 	mov.w	r6, #0
 8000562:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000566:	f09c 0f00 	teq	ip, #0
 800056a:	bf18      	it	ne
 800056c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000570:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000574:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000578:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800057c:	d204      	bcs.n	8000588 <__aeabi_dmul+0x80>
 800057e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000582:	416d      	adcs	r5, r5
 8000584:	eb46 0606 	adc.w	r6, r6, r6
 8000588:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800058c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000590:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000594:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000598:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800059c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80005a0:	bf88      	it	hi
 80005a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80005a6:	d81e      	bhi.n	80005e6 <__aeabi_dmul+0xde>
 80005a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80005ac:	bf08      	it	eq
 80005ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005b2:	f150 0000 	adcs.w	r0, r0, #0
 80005b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005ba:	bd70      	pop	{r4, r5, r6, pc}
 80005bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80005c0:	ea46 0101 	orr.w	r1, r6, r1
 80005c4:	ea40 0002 	orr.w	r0, r0, r2
 80005c8:	ea81 0103 	eor.w	r1, r1, r3
 80005cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005d0:	bfc2      	ittt	gt
 80005d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005da:	bd70      	popgt	{r4, r5, r6, pc}
 80005dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005e0:	f04f 0e00 	mov.w	lr, #0
 80005e4:	3c01      	subs	r4, #1
 80005e6:	f300 80ab 	bgt.w	8000740 <__aeabi_dmul+0x238>
 80005ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005ee:	bfde      	ittt	le
 80005f0:	2000      	movle	r0, #0
 80005f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005f6:	bd70      	pople	{r4, r5, r6, pc}
 80005f8:	f1c4 0400 	rsb	r4, r4, #0
 80005fc:	3c20      	subs	r4, #32
 80005fe:	da35      	bge.n	800066c <__aeabi_dmul+0x164>
 8000600:	340c      	adds	r4, #12
 8000602:	dc1b      	bgt.n	800063c <__aeabi_dmul+0x134>
 8000604:	f104 0414 	add.w	r4, r4, #20
 8000608:	f1c4 0520 	rsb	r5, r4, #32
 800060c:	fa00 f305 	lsl.w	r3, r0, r5
 8000610:	fa20 f004 	lsr.w	r0, r0, r4
 8000614:	fa01 f205 	lsl.w	r2, r1, r5
 8000618:	ea40 0002 	orr.w	r0, r0, r2
 800061c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000620:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000624:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000628:	fa21 f604 	lsr.w	r6, r1, r4
 800062c:	eb42 0106 	adc.w	r1, r2, r6
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 040c 	rsb	r4, r4, #12
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f304 	lsl.w	r3, r0, r4
 8000648:	fa20 f005 	lsr.w	r0, r0, r5
 800064c:	fa01 f204 	lsl.w	r2, r1, r4
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000658:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800065c:	f141 0100 	adc.w	r1, r1, #0
 8000660:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000664:	bf08      	it	eq
 8000666:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800066a:	bd70      	pop	{r4, r5, r6, pc}
 800066c:	f1c4 0520 	rsb	r5, r4, #32
 8000670:	fa00 f205 	lsl.w	r2, r0, r5
 8000674:	ea4e 0e02 	orr.w	lr, lr, r2
 8000678:	fa20 f304 	lsr.w	r3, r0, r4
 800067c:	fa01 f205 	lsl.w	r2, r1, r5
 8000680:	ea43 0302 	orr.w	r3, r3, r2
 8000684:	fa21 f004 	lsr.w	r0, r1, r4
 8000688:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800068c:	fa21 f204 	lsr.w	r2, r1, r4
 8000690:	ea20 0002 	bic.w	r0, r0, r2
 8000694:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f094 0f00 	teq	r4, #0
 80006a8:	d10f      	bne.n	80006ca <__aeabi_dmul+0x1c2>
 80006aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80006ae:	0040      	lsls	r0, r0, #1
 80006b0:	eb41 0101 	adc.w	r1, r1, r1
 80006b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80006b8:	bf08      	it	eq
 80006ba:	3c01      	subeq	r4, #1
 80006bc:	d0f7      	beq.n	80006ae <__aeabi_dmul+0x1a6>
 80006be:	ea41 0106 	orr.w	r1, r1, r6
 80006c2:	f095 0f00 	teq	r5, #0
 80006c6:	bf18      	it	ne
 80006c8:	4770      	bxne	lr
 80006ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80006ce:	0052      	lsls	r2, r2, #1
 80006d0:	eb43 0303 	adc.w	r3, r3, r3
 80006d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006d8:	bf08      	it	eq
 80006da:	3d01      	subeq	r5, #1
 80006dc:	d0f7      	beq.n	80006ce <__aeabi_dmul+0x1c6>
 80006de:	ea43 0306 	orr.w	r3, r3, r6
 80006e2:	4770      	bx	lr
 80006e4:	ea94 0f0c 	teq	r4, ip
 80006e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ec:	bf18      	it	ne
 80006ee:	ea95 0f0c 	teqne	r5, ip
 80006f2:	d00c      	beq.n	800070e <__aeabi_dmul+0x206>
 80006f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006f8:	bf18      	it	ne
 80006fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006fe:	d1d1      	bne.n	80006a4 <__aeabi_dmul+0x19c>
 8000700:	ea81 0103 	eor.w	r1, r1, r3
 8000704:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000708:	f04f 0000 	mov.w	r0, #0
 800070c:	bd70      	pop	{r4, r5, r6, pc}
 800070e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000712:	bf06      	itte	eq
 8000714:	4610      	moveq	r0, r2
 8000716:	4619      	moveq	r1, r3
 8000718:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800071c:	d019      	beq.n	8000752 <__aeabi_dmul+0x24a>
 800071e:	ea94 0f0c 	teq	r4, ip
 8000722:	d102      	bne.n	800072a <__aeabi_dmul+0x222>
 8000724:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000728:	d113      	bne.n	8000752 <__aeabi_dmul+0x24a>
 800072a:	ea95 0f0c 	teq	r5, ip
 800072e:	d105      	bne.n	800073c <__aeabi_dmul+0x234>
 8000730:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000734:	bf1c      	itt	ne
 8000736:	4610      	movne	r0, r2
 8000738:	4619      	movne	r1, r3
 800073a:	d10a      	bne.n	8000752 <__aeabi_dmul+0x24a>
 800073c:	ea81 0103 	eor.w	r1, r1, r3
 8000740:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000744:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000748:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800074c:	f04f 0000 	mov.w	r0, #0
 8000750:	bd70      	pop	{r4, r5, r6, pc}
 8000752:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000756:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800075a:	bd70      	pop	{r4, r5, r6, pc}

0800075c <__aeabi_ddiv>:
 800075c:	b570      	push	{r4, r5, r6, lr}
 800075e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000762:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000766:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800076a:	bf1d      	ittte	ne
 800076c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000770:	ea94 0f0c 	teqne	r4, ip
 8000774:	ea95 0f0c 	teqne	r5, ip
 8000778:	f000 f8a7 	bleq	80008ca <__aeabi_ddiv+0x16e>
 800077c:	eba4 0405 	sub.w	r4, r4, r5
 8000780:	ea81 0e03 	eor.w	lr, r1, r3
 8000784:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000788:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800078c:	f000 8088 	beq.w	80008a0 <__aeabi_ddiv+0x144>
 8000790:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000794:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000798:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800079c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80007b4:	429d      	cmp	r5, r3
 80007b6:	bf08      	it	eq
 80007b8:	4296      	cmpeq	r6, r2
 80007ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80007be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80007c2:	d202      	bcs.n	80007ca <__aeabi_ddiv+0x6e>
 80007c4:	085b      	lsrs	r3, r3, #1
 80007c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ca:	1ab6      	subs	r6, r6, r2
 80007cc:	eb65 0503 	sbc.w	r5, r5, r3
 80007d0:	085b      	lsrs	r3, r3, #1
 80007d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000812:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000816:	bf22      	ittt	cs
 8000818:	1ab6      	subcs	r6, r6, r2
 800081a:	4675      	movcs	r5, lr
 800081c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000820:	085b      	lsrs	r3, r3, #1
 8000822:	ea4f 0232 	mov.w	r2, r2, rrx
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000838:	ea55 0e06 	orrs.w	lr, r5, r6
 800083c:	d018      	beq.n	8000870 <__aeabi_ddiv+0x114>
 800083e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000842:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000846:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800084a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800084e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000852:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000856:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800085a:	d1c0      	bne.n	80007de <__aeabi_ddiv+0x82>
 800085c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000860:	d10b      	bne.n	800087a <__aeabi_ddiv+0x11e>
 8000862:	ea41 0100 	orr.w	r1, r1, r0
 8000866:	f04f 0000 	mov.w	r0, #0
 800086a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800086e:	e7b6      	b.n	80007de <__aeabi_ddiv+0x82>
 8000870:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000874:	bf04      	itt	eq
 8000876:	4301      	orreq	r1, r0
 8000878:	2000      	moveq	r0, #0
 800087a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800087e:	bf88      	it	hi
 8000880:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000884:	f63f aeaf 	bhi.w	80005e6 <__aeabi_dmul+0xde>
 8000888:	ebb5 0c03 	subs.w	ip, r5, r3
 800088c:	bf04      	itt	eq
 800088e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000892:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000896:	f150 0000 	adcs.w	r0, r0, #0
 800089a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800089e:	bd70      	pop	{r4, r5, r6, pc}
 80008a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80008a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008ac:	bfc2      	ittt	gt
 80008ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008b6:	bd70      	popgt	{r4, r5, r6, pc}
 80008b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80008bc:	f04f 0e00 	mov.w	lr, #0
 80008c0:	3c01      	subs	r4, #1
 80008c2:	e690      	b.n	80005e6 <__aeabi_dmul+0xde>
 80008c4:	ea45 0e06 	orr.w	lr, r5, r6
 80008c8:	e68d      	b.n	80005e6 <__aeabi_dmul+0xde>
 80008ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008ce:	ea94 0f0c 	teq	r4, ip
 80008d2:	bf08      	it	eq
 80008d4:	ea95 0f0c 	teqeq	r5, ip
 80008d8:	f43f af3b 	beq.w	8000752 <__aeabi_dmul+0x24a>
 80008dc:	ea94 0f0c 	teq	r4, ip
 80008e0:	d10a      	bne.n	80008f8 <__aeabi_ddiv+0x19c>
 80008e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008e6:	f47f af34 	bne.w	8000752 <__aeabi_dmul+0x24a>
 80008ea:	ea95 0f0c 	teq	r5, ip
 80008ee:	f47f af25 	bne.w	800073c <__aeabi_dmul+0x234>
 80008f2:	4610      	mov	r0, r2
 80008f4:	4619      	mov	r1, r3
 80008f6:	e72c      	b.n	8000752 <__aeabi_dmul+0x24a>
 80008f8:	ea95 0f0c 	teq	r5, ip
 80008fc:	d106      	bne.n	800090c <__aeabi_ddiv+0x1b0>
 80008fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000902:	f43f aefd 	beq.w	8000700 <__aeabi_dmul+0x1f8>
 8000906:	4610      	mov	r0, r2
 8000908:	4619      	mov	r1, r3
 800090a:	e722      	b.n	8000752 <__aeabi_dmul+0x24a>
 800090c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000910:	bf18      	it	ne
 8000912:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000916:	f47f aec5 	bne.w	80006a4 <__aeabi_dmul+0x19c>
 800091a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800091e:	f47f af0d 	bne.w	800073c <__aeabi_dmul+0x234>
 8000922:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000926:	f47f aeeb 	bne.w	8000700 <__aeabi_dmul+0x1f8>
 800092a:	e712      	b.n	8000752 <__aeabi_dmul+0x24a>

0800092c <__gedf2>:
 800092c:	f04f 3cff 	mov.w	ip, #4294967295
 8000930:	e006      	b.n	8000940 <__cmpdf2+0x4>
 8000932:	bf00      	nop

08000934 <__ledf2>:
 8000934:	f04f 0c01 	mov.w	ip, #1
 8000938:	e002      	b.n	8000940 <__cmpdf2+0x4>
 800093a:	bf00      	nop

0800093c <__cmpdf2>:
 800093c:	f04f 0c01 	mov.w	ip, #1
 8000940:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000944:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000948:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800094c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000950:	bf18      	it	ne
 8000952:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000956:	d01b      	beq.n	8000990 <__cmpdf2+0x54>
 8000958:	b001      	add	sp, #4
 800095a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800095e:	bf0c      	ite	eq
 8000960:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000964:	ea91 0f03 	teqne	r1, r3
 8000968:	bf02      	ittt	eq
 800096a:	ea90 0f02 	teqeq	r0, r2
 800096e:	2000      	moveq	r0, #0
 8000970:	4770      	bxeq	lr
 8000972:	f110 0f00 	cmn.w	r0, #0
 8000976:	ea91 0f03 	teq	r1, r3
 800097a:	bf58      	it	pl
 800097c:	4299      	cmppl	r1, r3
 800097e:	bf08      	it	eq
 8000980:	4290      	cmpeq	r0, r2
 8000982:	bf2c      	ite	cs
 8000984:	17d8      	asrcs	r0, r3, #31
 8000986:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800098a:	f040 0001 	orr.w	r0, r0, #1
 800098e:	4770      	bx	lr
 8000990:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000994:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000998:	d102      	bne.n	80009a0 <__cmpdf2+0x64>
 800099a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800099e:	d107      	bne.n	80009b0 <__cmpdf2+0x74>
 80009a0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009a4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009a8:	d1d6      	bne.n	8000958 <__cmpdf2+0x1c>
 80009aa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009ae:	d0d3      	beq.n	8000958 <__cmpdf2+0x1c>
 80009b0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009b4:	4770      	bx	lr
 80009b6:	bf00      	nop

080009b8 <__aeabi_cdrcmple>:
 80009b8:	4684      	mov	ip, r0
 80009ba:	4610      	mov	r0, r2
 80009bc:	4662      	mov	r2, ip
 80009be:	468c      	mov	ip, r1
 80009c0:	4619      	mov	r1, r3
 80009c2:	4663      	mov	r3, ip
 80009c4:	e000      	b.n	80009c8 <__aeabi_cdcmpeq>
 80009c6:	bf00      	nop

080009c8 <__aeabi_cdcmpeq>:
 80009c8:	b501      	push	{r0, lr}
 80009ca:	f7ff ffb7 	bl	800093c <__cmpdf2>
 80009ce:	2800      	cmp	r0, #0
 80009d0:	bf48      	it	mi
 80009d2:	f110 0f00 	cmnmi.w	r0, #0
 80009d6:	bd01      	pop	{r0, pc}

080009d8 <__aeabi_dcmpeq>:
 80009d8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009dc:	f7ff fff4 	bl	80009c8 <__aeabi_cdcmpeq>
 80009e0:	bf0c      	ite	eq
 80009e2:	2001      	moveq	r0, #1
 80009e4:	2000      	movne	r0, #0
 80009e6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ea:	bf00      	nop

080009ec <__aeabi_dcmplt>:
 80009ec:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009f0:	f7ff ffea 	bl	80009c8 <__aeabi_cdcmpeq>
 80009f4:	bf34      	ite	cc
 80009f6:	2001      	movcc	r0, #1
 80009f8:	2000      	movcs	r0, #0
 80009fa:	f85d fb08 	ldr.w	pc, [sp], #8
 80009fe:	bf00      	nop

08000a00 <__aeabi_dcmple>:
 8000a00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a04:	f7ff ffe0 	bl	80009c8 <__aeabi_cdcmpeq>
 8000a08:	bf94      	ite	ls
 8000a0a:	2001      	movls	r0, #1
 8000a0c:	2000      	movhi	r0, #0
 8000a0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a12:	bf00      	nop

08000a14 <__aeabi_dcmpge>:
 8000a14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a18:	f7ff ffce 	bl	80009b8 <__aeabi_cdrcmple>
 8000a1c:	bf94      	ite	ls
 8000a1e:	2001      	movls	r0, #1
 8000a20:	2000      	movhi	r0, #0
 8000a22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a26:	bf00      	nop

08000a28 <__aeabi_dcmpgt>:
 8000a28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a2c:	f7ff ffc4 	bl	80009b8 <__aeabi_cdrcmple>
 8000a30:	bf34      	ite	cc
 8000a32:	2001      	movcc	r0, #1
 8000a34:	2000      	movcs	r0, #0
 8000a36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a3a:	bf00      	nop

08000a3c <__aeabi_dcmpun>:
 8000a3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a44:	d102      	bne.n	8000a4c <__aeabi_dcmpun+0x10>
 8000a46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a4a:	d10a      	bne.n	8000a62 <__aeabi_dcmpun+0x26>
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a54:	d102      	bne.n	8000a5c <__aeabi_dcmpun+0x20>
 8000a56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a5a:	d102      	bne.n	8000a62 <__aeabi_dcmpun+0x26>
 8000a5c:	f04f 0000 	mov.w	r0, #0
 8000a60:	4770      	bx	lr
 8000a62:	f04f 0001 	mov.w	r0, #1
 8000a66:	4770      	bx	lr

08000a68 <__aeabi_d2iz>:
 8000a68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a70:	d215      	bcs.n	8000a9e <__aeabi_d2iz+0x36>
 8000a72:	d511      	bpl.n	8000a98 <__aeabi_d2iz+0x30>
 8000a74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a7c:	d912      	bls.n	8000aa4 <__aeabi_d2iz+0x3c>
 8000a7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a92:	bf18      	it	ne
 8000a94:	4240      	negne	r0, r0
 8000a96:	4770      	bx	lr
 8000a98:	f04f 0000 	mov.w	r0, #0
 8000a9c:	4770      	bx	lr
 8000a9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aa2:	d105      	bne.n	8000ab0 <__aeabi_d2iz+0x48>
 8000aa4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000aa8:	bf08      	it	eq
 8000aaa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_d2f>:
 8000ab8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000abc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ac0:	bf24      	itt	cs
 8000ac2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000ac6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000aca:	d90d      	bls.n	8000ae8 <__aeabi_d2f+0x30>
 8000acc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ad0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ad4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ad8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000adc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ae0:	bf08      	it	eq
 8000ae2:	f020 0001 	biceq.w	r0, r0, #1
 8000ae6:	4770      	bx	lr
 8000ae8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000aec:	d121      	bne.n	8000b32 <__aeabi_d2f+0x7a>
 8000aee:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000af2:	bfbc      	itt	lt
 8000af4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000af8:	4770      	bxlt	lr
 8000afa:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000afe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b02:	f1c2 0218 	rsb	r2, r2, #24
 8000b06:	f1c2 0c20 	rsb	ip, r2, #32
 8000b0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b12:	bf18      	it	ne
 8000b14:	f040 0001 	orrne.w	r0, r0, #1
 8000b18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b24:	ea40 000c 	orr.w	r0, r0, ip
 8000b28:	fa23 f302 	lsr.w	r3, r3, r2
 8000b2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b30:	e7cc      	b.n	8000acc <__aeabi_d2f+0x14>
 8000b32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b36:	d107      	bne.n	8000b48 <__aeabi_d2f+0x90>
 8000b38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b3c:	bf1e      	ittt	ne
 8000b3e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b42:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b46:	4770      	bxne	lr
 8000b48:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b4c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b50:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b54:	4770      	bx	lr
 8000b56:	bf00      	nop

08000b58 <__aeabi_frsub>:
 8000b58:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b5c:	e002      	b.n	8000b64 <__addsf3>
 8000b5e:	bf00      	nop

08000b60 <__aeabi_fsub>:
 8000b60:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b64 <__addsf3>:
 8000b64:	0042      	lsls	r2, r0, #1
 8000b66:	bf1f      	itttt	ne
 8000b68:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b6c:	ea92 0f03 	teqne	r2, r3
 8000b70:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b74:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b78:	d06a      	beq.n	8000c50 <__addsf3+0xec>
 8000b7a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b7e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b82:	bfc1      	itttt	gt
 8000b84:	18d2      	addgt	r2, r2, r3
 8000b86:	4041      	eorgt	r1, r0
 8000b88:	4048      	eorgt	r0, r1
 8000b8a:	4041      	eorgt	r1, r0
 8000b8c:	bfb8      	it	lt
 8000b8e:	425b      	neglt	r3, r3
 8000b90:	2b19      	cmp	r3, #25
 8000b92:	bf88      	it	hi
 8000b94:	4770      	bxhi	lr
 8000b96:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000b9a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b9e:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000baa:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000bae:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4249      	negne	r1, r1
 8000bb6:	ea92 0f03 	teq	r2, r3
 8000bba:	d03f      	beq.n	8000c3c <__addsf3+0xd8>
 8000bbc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bc0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bc4:	eb10 000c 	adds.w	r0, r0, ip
 8000bc8:	f1c3 0320 	rsb	r3, r3, #32
 8000bcc:	fa01 f103 	lsl.w	r1, r1, r3
 8000bd0:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000bd4:	d502      	bpl.n	8000bdc <__addsf3+0x78>
 8000bd6:	4249      	negs	r1, r1
 8000bd8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bdc:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000be0:	d313      	bcc.n	8000c0a <__addsf3+0xa6>
 8000be2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000be6:	d306      	bcc.n	8000bf6 <__addsf3+0x92>
 8000be8:	0840      	lsrs	r0, r0, #1
 8000bea:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bee:	f102 0201 	add.w	r2, r2, #1
 8000bf2:	2afe      	cmp	r2, #254	@ 0xfe
 8000bf4:	d251      	bcs.n	8000c9a <__addsf3+0x136>
 8000bf6:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000bfa:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bfe:	bf08      	it	eq
 8000c00:	f020 0001 	biceq.w	r0, r0, #1
 8000c04:	ea40 0003 	orr.w	r0, r0, r3
 8000c08:	4770      	bx	lr
 8000c0a:	0049      	lsls	r1, r1, #1
 8000c0c:	eb40 0000 	adc.w	r0, r0, r0
 8000c10:	3a01      	subs	r2, #1
 8000c12:	bf28      	it	cs
 8000c14:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000c18:	d2ed      	bcs.n	8000bf6 <__addsf3+0x92>
 8000c1a:	fab0 fc80 	clz	ip, r0
 8000c1e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c22:	ebb2 020c 	subs.w	r2, r2, ip
 8000c26:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c2a:	bfaa      	itet	ge
 8000c2c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c30:	4252      	neglt	r2, r2
 8000c32:	4318      	orrge	r0, r3
 8000c34:	bfbc      	itt	lt
 8000c36:	40d0      	lsrlt	r0, r2
 8000c38:	4318      	orrlt	r0, r3
 8000c3a:	4770      	bx	lr
 8000c3c:	f092 0f00 	teq	r2, #0
 8000c40:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c44:	bf06      	itte	eq
 8000c46:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c4a:	3201      	addeq	r2, #1
 8000c4c:	3b01      	subne	r3, #1
 8000c4e:	e7b5      	b.n	8000bbc <__addsf3+0x58>
 8000c50:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c54:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c58:	bf18      	it	ne
 8000c5a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c5e:	d021      	beq.n	8000ca4 <__addsf3+0x140>
 8000c60:	ea92 0f03 	teq	r2, r3
 8000c64:	d004      	beq.n	8000c70 <__addsf3+0x10c>
 8000c66:	f092 0f00 	teq	r2, #0
 8000c6a:	bf08      	it	eq
 8000c6c:	4608      	moveq	r0, r1
 8000c6e:	4770      	bx	lr
 8000c70:	ea90 0f01 	teq	r0, r1
 8000c74:	bf1c      	itt	ne
 8000c76:	2000      	movne	r0, #0
 8000c78:	4770      	bxne	lr
 8000c7a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c7e:	d104      	bne.n	8000c8a <__addsf3+0x126>
 8000c80:	0040      	lsls	r0, r0, #1
 8000c82:	bf28      	it	cs
 8000c84:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c88:	4770      	bx	lr
 8000c8a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c8e:	bf3c      	itt	cc
 8000c90:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000c94:	4770      	bxcc	lr
 8000c96:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c9a:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000c9e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ca2:	4770      	bx	lr
 8000ca4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000ca8:	bf16      	itet	ne
 8000caa:	4608      	movne	r0, r1
 8000cac:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cb0:	4601      	movne	r1, r0
 8000cb2:	0242      	lsls	r2, r0, #9
 8000cb4:	bf06      	itte	eq
 8000cb6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cba:	ea90 0f01 	teqeq	r0, r1
 8000cbe:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000cc2:	4770      	bx	lr

08000cc4 <__aeabi_ui2f>:
 8000cc4:	f04f 0300 	mov.w	r3, #0
 8000cc8:	e004      	b.n	8000cd4 <__aeabi_i2f+0x8>
 8000cca:	bf00      	nop

08000ccc <__aeabi_i2f>:
 8000ccc:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000cd0:	bf48      	it	mi
 8000cd2:	4240      	negmi	r0, r0
 8000cd4:	ea5f 0c00 	movs.w	ip, r0
 8000cd8:	bf08      	it	eq
 8000cda:	4770      	bxeq	lr
 8000cdc:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000ce0:	4601      	mov	r1, r0
 8000ce2:	f04f 0000 	mov.w	r0, #0
 8000ce6:	e01c      	b.n	8000d22 <__aeabi_l2f+0x2a>

08000ce8 <__aeabi_ul2f>:
 8000ce8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cec:	bf08      	it	eq
 8000cee:	4770      	bxeq	lr
 8000cf0:	f04f 0300 	mov.w	r3, #0
 8000cf4:	e00a      	b.n	8000d0c <__aeabi_l2f+0x14>
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_l2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000d04:	d502      	bpl.n	8000d0c <__aeabi_l2f+0x14>
 8000d06:	4240      	negs	r0, r0
 8000d08:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d0c:	ea5f 0c01 	movs.w	ip, r1
 8000d10:	bf02      	ittt	eq
 8000d12:	4684      	moveq	ip, r0
 8000d14:	4601      	moveq	r1, r0
 8000d16:	2000      	moveq	r0, #0
 8000d18:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000d1c:	bf08      	it	eq
 8000d1e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000d22:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000d26:	fabc f28c 	clz	r2, ip
 8000d2a:	3a08      	subs	r2, #8
 8000d2c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d30:	db10      	blt.n	8000d54 <__aeabi_l2f+0x5c>
 8000d32:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d36:	4463      	add	r3, ip
 8000d38:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d3c:	f1c2 0220 	rsb	r2, r2, #32
 8000d40:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d44:	fa20 f202 	lsr.w	r2, r0, r2
 8000d48:	eb43 0002 	adc.w	r0, r3, r2
 8000d4c:	bf08      	it	eq
 8000d4e:	f020 0001 	biceq.w	r0, r0, #1
 8000d52:	4770      	bx	lr
 8000d54:	f102 0220 	add.w	r2, r2, #32
 8000d58:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d5c:	f1c2 0220 	rsb	r2, r2, #32
 8000d60:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d64:	fa21 f202 	lsr.w	r2, r1, r2
 8000d68:	eb43 0002 	adc.w	r0, r3, r2
 8000d6c:	bf08      	it	eq
 8000d6e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d72:	4770      	bx	lr

08000d74 <__gesf2>:
 8000d74:	f04f 3cff 	mov.w	ip, #4294967295
 8000d78:	e006      	b.n	8000d88 <__cmpsf2+0x4>
 8000d7a:	bf00      	nop

08000d7c <__lesf2>:
 8000d7c:	f04f 0c01 	mov.w	ip, #1
 8000d80:	e002      	b.n	8000d88 <__cmpsf2+0x4>
 8000d82:	bf00      	nop

08000d84 <__cmpsf2>:
 8000d84:	f04f 0c01 	mov.w	ip, #1
 8000d88:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000d8c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000d90:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000d94:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000d98:	bf18      	it	ne
 8000d9a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000d9e:	d011      	beq.n	8000dc4 <__cmpsf2+0x40>
 8000da0:	b001      	add	sp, #4
 8000da2:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000da6:	bf18      	it	ne
 8000da8:	ea90 0f01 	teqne	r0, r1
 8000dac:	bf58      	it	pl
 8000dae:	ebb2 0003 	subspl.w	r0, r2, r3
 8000db2:	bf88      	it	hi
 8000db4:	17c8      	asrhi	r0, r1, #31
 8000db6:	bf38      	it	cc
 8000db8:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000dbc:	bf18      	it	ne
 8000dbe:	f040 0001 	orrne.w	r0, r0, #1
 8000dc2:	4770      	bx	lr
 8000dc4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000dc8:	d102      	bne.n	8000dd0 <__cmpsf2+0x4c>
 8000dca:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000dce:	d105      	bne.n	8000ddc <__cmpsf2+0x58>
 8000dd0:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000dd4:	d1e4      	bne.n	8000da0 <__cmpsf2+0x1c>
 8000dd6:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000dda:	d0e1      	beq.n	8000da0 <__cmpsf2+0x1c>
 8000ddc:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000de0:	4770      	bx	lr
 8000de2:	bf00      	nop

08000de4 <__aeabi_cfrcmple>:
 8000de4:	4684      	mov	ip, r0
 8000de6:	4608      	mov	r0, r1
 8000de8:	4661      	mov	r1, ip
 8000dea:	e7ff      	b.n	8000dec <__aeabi_cfcmpeq>

08000dec <__aeabi_cfcmpeq>:
 8000dec:	b50f      	push	{r0, r1, r2, r3, lr}
 8000dee:	f7ff ffc9 	bl	8000d84 <__cmpsf2>
 8000df2:	2800      	cmp	r0, #0
 8000df4:	bf48      	it	mi
 8000df6:	f110 0f00 	cmnmi.w	r0, #0
 8000dfa:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000dfc <__aeabi_fcmpeq>:
 8000dfc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000e00:	f7ff fff4 	bl	8000dec <__aeabi_cfcmpeq>
 8000e04:	bf0c      	ite	eq
 8000e06:	2001      	moveq	r0, #1
 8000e08:	2000      	movne	r0, #0
 8000e0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000e0e:	bf00      	nop

08000e10 <__aeabi_fcmplt>:
 8000e10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000e14:	f7ff ffea 	bl	8000dec <__aeabi_cfcmpeq>
 8000e18:	bf34      	ite	cc
 8000e1a:	2001      	movcc	r0, #1
 8000e1c:	2000      	movcs	r0, #0
 8000e1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000e22:	bf00      	nop

08000e24 <__aeabi_fcmple>:
 8000e24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000e28:	f7ff ffe0 	bl	8000dec <__aeabi_cfcmpeq>
 8000e2c:	bf94      	ite	ls
 8000e2e:	2001      	movls	r0, #1
 8000e30:	2000      	movhi	r0, #0
 8000e32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000e36:	bf00      	nop

08000e38 <__aeabi_fcmpge>:
 8000e38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000e3c:	f7ff ffd2 	bl	8000de4 <__aeabi_cfrcmple>
 8000e40:	bf94      	ite	ls
 8000e42:	2001      	movls	r0, #1
 8000e44:	2000      	movhi	r0, #0
 8000e46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000e4a:	bf00      	nop

08000e4c <__aeabi_fcmpgt>:
 8000e4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000e50:	f7ff ffc8 	bl	8000de4 <__aeabi_cfrcmple>
 8000e54:	bf34      	ite	cc
 8000e56:	2001      	movcc	r0, #1
 8000e58:	2000      	movcs	r0, #0
 8000e5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000e5e:	bf00      	nop

08000e60 <__aeabi_uldivmod>:
 8000e60:	b953      	cbnz	r3, 8000e78 <__aeabi_uldivmod+0x18>
 8000e62:	b94a      	cbnz	r2, 8000e78 <__aeabi_uldivmod+0x18>
 8000e64:	2900      	cmp	r1, #0
 8000e66:	bf08      	it	eq
 8000e68:	2800      	cmpeq	r0, #0
 8000e6a:	bf1c      	itt	ne
 8000e6c:	f04f 31ff 	movne.w	r1, #4294967295
 8000e70:	f04f 30ff 	movne.w	r0, #4294967295
 8000e74:	f000 b968 	b.w	8001148 <__aeabi_idiv0>
 8000e78:	f1ad 0c08 	sub.w	ip, sp, #8
 8000e7c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000e80:	f000 f806 	bl	8000e90 <__udivmoddi4>
 8000e84:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000e88:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000e8c:	b004      	add	sp, #16
 8000e8e:	4770      	bx	lr

08000e90 <__udivmoddi4>:
 8000e90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000e94:	9d08      	ldr	r5, [sp, #32]
 8000e96:	460c      	mov	r4, r1
 8000e98:	2b00      	cmp	r3, #0
 8000e9a:	d14e      	bne.n	8000f3a <__udivmoddi4+0xaa>
 8000e9c:	4694      	mov	ip, r2
 8000e9e:	458c      	cmp	ip, r1
 8000ea0:	4686      	mov	lr, r0
 8000ea2:	fab2 f282 	clz	r2, r2
 8000ea6:	d962      	bls.n	8000f6e <__udivmoddi4+0xde>
 8000ea8:	b14a      	cbz	r2, 8000ebe <__udivmoddi4+0x2e>
 8000eaa:	f1c2 0320 	rsb	r3, r2, #32
 8000eae:	4091      	lsls	r1, r2
 8000eb0:	fa20 f303 	lsr.w	r3, r0, r3
 8000eb4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000eb8:	4319      	orrs	r1, r3
 8000eba:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ebe:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ec2:	fbb1 f4f7 	udiv	r4, r1, r7
 8000ec6:	fb07 1114 	mls	r1, r7, r4, r1
 8000eca:	fa1f f68c 	uxth.w	r6, ip
 8000ece:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000ed2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ed6:	fb04 f106 	mul.w	r1, r4, r6
 8000eda:	4299      	cmp	r1, r3
 8000edc:	d90a      	bls.n	8000ef4 <__udivmoddi4+0x64>
 8000ede:	eb1c 0303 	adds.w	r3, ip, r3
 8000ee2:	f104 30ff 	add.w	r0, r4, #4294967295
 8000ee6:	f080 8110 	bcs.w	800110a <__udivmoddi4+0x27a>
 8000eea:	4299      	cmp	r1, r3
 8000eec:	f240 810d 	bls.w	800110a <__udivmoddi4+0x27a>
 8000ef0:	3c02      	subs	r4, #2
 8000ef2:	4463      	add	r3, ip
 8000ef4:	1a59      	subs	r1, r3, r1
 8000ef6:	fbb1 f0f7 	udiv	r0, r1, r7
 8000efa:	fb07 1110 	mls	r1, r7, r0, r1
 8000efe:	fb00 f606 	mul.w	r6, r0, r6
 8000f02:	fa1f f38e 	uxth.w	r3, lr
 8000f06:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f0a:	429e      	cmp	r6, r3
 8000f0c:	d90a      	bls.n	8000f24 <__udivmoddi4+0x94>
 8000f0e:	eb1c 0303 	adds.w	r3, ip, r3
 8000f12:	f100 31ff 	add.w	r1, r0, #4294967295
 8000f16:	f080 80fa 	bcs.w	800110e <__udivmoddi4+0x27e>
 8000f1a:	429e      	cmp	r6, r3
 8000f1c:	f240 80f7 	bls.w	800110e <__udivmoddi4+0x27e>
 8000f20:	4463      	add	r3, ip
 8000f22:	3802      	subs	r0, #2
 8000f24:	2100      	movs	r1, #0
 8000f26:	1b9b      	subs	r3, r3, r6
 8000f28:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000f2c:	b11d      	cbz	r5, 8000f36 <__udivmoddi4+0xa6>
 8000f2e:	40d3      	lsrs	r3, r2
 8000f30:	2200      	movs	r2, #0
 8000f32:	e9c5 3200 	strd	r3, r2, [r5]
 8000f36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f3a:	428b      	cmp	r3, r1
 8000f3c:	d905      	bls.n	8000f4a <__udivmoddi4+0xba>
 8000f3e:	b10d      	cbz	r5, 8000f44 <__udivmoddi4+0xb4>
 8000f40:	e9c5 0100 	strd	r0, r1, [r5]
 8000f44:	2100      	movs	r1, #0
 8000f46:	4608      	mov	r0, r1
 8000f48:	e7f5      	b.n	8000f36 <__udivmoddi4+0xa6>
 8000f4a:	fab3 f183 	clz	r1, r3
 8000f4e:	2900      	cmp	r1, #0
 8000f50:	d146      	bne.n	8000fe0 <__udivmoddi4+0x150>
 8000f52:	42a3      	cmp	r3, r4
 8000f54:	d302      	bcc.n	8000f5c <__udivmoddi4+0xcc>
 8000f56:	4290      	cmp	r0, r2
 8000f58:	f0c0 80ee 	bcc.w	8001138 <__udivmoddi4+0x2a8>
 8000f5c:	1a86      	subs	r6, r0, r2
 8000f5e:	eb64 0303 	sbc.w	r3, r4, r3
 8000f62:	2001      	movs	r0, #1
 8000f64:	2d00      	cmp	r5, #0
 8000f66:	d0e6      	beq.n	8000f36 <__udivmoddi4+0xa6>
 8000f68:	e9c5 6300 	strd	r6, r3, [r5]
 8000f6c:	e7e3      	b.n	8000f36 <__udivmoddi4+0xa6>
 8000f6e:	2a00      	cmp	r2, #0
 8000f70:	f040 808f 	bne.w	8001092 <__udivmoddi4+0x202>
 8000f74:	eba1 040c 	sub.w	r4, r1, ip
 8000f78:	2101      	movs	r1, #1
 8000f7a:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f7e:	fa1f f78c 	uxth.w	r7, ip
 8000f82:	fbb4 f6f8 	udiv	r6, r4, r8
 8000f86:	fb08 4416 	mls	r4, r8, r6, r4
 8000f8a:	fb07 f006 	mul.w	r0, r7, r6
 8000f8e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000f92:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000f96:	4298      	cmp	r0, r3
 8000f98:	d908      	bls.n	8000fac <__udivmoddi4+0x11c>
 8000f9a:	eb1c 0303 	adds.w	r3, ip, r3
 8000f9e:	f106 34ff 	add.w	r4, r6, #4294967295
 8000fa2:	d202      	bcs.n	8000faa <__udivmoddi4+0x11a>
 8000fa4:	4298      	cmp	r0, r3
 8000fa6:	f200 80cb 	bhi.w	8001140 <__udivmoddi4+0x2b0>
 8000faa:	4626      	mov	r6, r4
 8000fac:	1a1c      	subs	r4, r3, r0
 8000fae:	fbb4 f0f8 	udiv	r0, r4, r8
 8000fb2:	fb08 4410 	mls	r4, r8, r0, r4
 8000fb6:	fb00 f707 	mul.w	r7, r0, r7
 8000fba:	fa1f f38e 	uxth.w	r3, lr
 8000fbe:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000fc2:	429f      	cmp	r7, r3
 8000fc4:	d908      	bls.n	8000fd8 <__udivmoddi4+0x148>
 8000fc6:	eb1c 0303 	adds.w	r3, ip, r3
 8000fca:	f100 34ff 	add.w	r4, r0, #4294967295
 8000fce:	d202      	bcs.n	8000fd6 <__udivmoddi4+0x146>
 8000fd0:	429f      	cmp	r7, r3
 8000fd2:	f200 80ae 	bhi.w	8001132 <__udivmoddi4+0x2a2>
 8000fd6:	4620      	mov	r0, r4
 8000fd8:	1bdb      	subs	r3, r3, r7
 8000fda:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000fde:	e7a5      	b.n	8000f2c <__udivmoddi4+0x9c>
 8000fe0:	f1c1 0720 	rsb	r7, r1, #32
 8000fe4:	408b      	lsls	r3, r1
 8000fe6:	fa22 fc07 	lsr.w	ip, r2, r7
 8000fea:	ea4c 0c03 	orr.w	ip, ip, r3
 8000fee:	fa24 f607 	lsr.w	r6, r4, r7
 8000ff2:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ff6:	fbb6 f8f9 	udiv	r8, r6, r9
 8000ffa:	fa1f fe8c 	uxth.w	lr, ip
 8000ffe:	fb09 6618 	mls	r6, r9, r8, r6
 8001002:	fa20 f307 	lsr.w	r3, r0, r7
 8001006:	408c      	lsls	r4, r1
 8001008:	fa00 fa01 	lsl.w	sl, r0, r1
 800100c:	fb08 f00e 	mul.w	r0, r8, lr
 8001010:	431c      	orrs	r4, r3
 8001012:	0c23      	lsrs	r3, r4, #16
 8001014:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8001018:	4298      	cmp	r0, r3
 800101a:	fa02 f201 	lsl.w	r2, r2, r1
 800101e:	d90a      	bls.n	8001036 <__udivmoddi4+0x1a6>
 8001020:	eb1c 0303 	adds.w	r3, ip, r3
 8001024:	f108 36ff 	add.w	r6, r8, #4294967295
 8001028:	f080 8081 	bcs.w	800112e <__udivmoddi4+0x29e>
 800102c:	4298      	cmp	r0, r3
 800102e:	d97e      	bls.n	800112e <__udivmoddi4+0x29e>
 8001030:	f1a8 0802 	sub.w	r8, r8, #2
 8001034:	4463      	add	r3, ip
 8001036:	1a1e      	subs	r6, r3, r0
 8001038:	fbb6 f3f9 	udiv	r3, r6, r9
 800103c:	fb09 6613 	mls	r6, r9, r3, r6
 8001040:	fb03 fe0e 	mul.w	lr, r3, lr
 8001044:	b2a4      	uxth	r4, r4
 8001046:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
 800104a:	45a6      	cmp	lr, r4
 800104c:	d908      	bls.n	8001060 <__udivmoddi4+0x1d0>
 800104e:	eb1c 0404 	adds.w	r4, ip, r4
 8001052:	f103 30ff 	add.w	r0, r3, #4294967295
 8001056:	d266      	bcs.n	8001126 <__udivmoddi4+0x296>
 8001058:	45a6      	cmp	lr, r4
 800105a:	d964      	bls.n	8001126 <__udivmoddi4+0x296>
 800105c:	3b02      	subs	r3, #2
 800105e:	4464      	add	r4, ip
 8001060:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 8001064:	fba0 8302 	umull	r8, r3, r0, r2
 8001068:	eba4 040e 	sub.w	r4, r4, lr
 800106c:	429c      	cmp	r4, r3
 800106e:	46c6      	mov	lr, r8
 8001070:	461e      	mov	r6, r3
 8001072:	d350      	bcc.n	8001116 <__udivmoddi4+0x286>
 8001074:	d04d      	beq.n	8001112 <__udivmoddi4+0x282>
 8001076:	b155      	cbz	r5, 800108e <__udivmoddi4+0x1fe>
 8001078:	ebba 030e 	subs.w	r3, sl, lr
 800107c:	eb64 0406 	sbc.w	r4, r4, r6
 8001080:	fa04 f707 	lsl.w	r7, r4, r7
 8001084:	40cb      	lsrs	r3, r1
 8001086:	431f      	orrs	r7, r3
 8001088:	40cc      	lsrs	r4, r1
 800108a:	e9c5 7400 	strd	r7, r4, [r5]
 800108e:	2100      	movs	r1, #0
 8001090:	e751      	b.n	8000f36 <__udivmoddi4+0xa6>
 8001092:	fa0c fc02 	lsl.w	ip, ip, r2
 8001096:	f1c2 0320 	rsb	r3, r2, #32
 800109a:	40d9      	lsrs	r1, r3
 800109c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80010a0:	fa20 f303 	lsr.w	r3, r0, r3
 80010a4:	fa00 fe02 	lsl.w	lr, r0, r2
 80010a8:	fbb1 f0f8 	udiv	r0, r1, r8
 80010ac:	fb08 1110 	mls	r1, r8, r0, r1
 80010b0:	4094      	lsls	r4, r2
 80010b2:	431c      	orrs	r4, r3
 80010b4:	fa1f f78c 	uxth.w	r7, ip
 80010b8:	0c23      	lsrs	r3, r4, #16
 80010ba:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80010be:	fb00 f107 	mul.w	r1, r0, r7
 80010c2:	4299      	cmp	r1, r3
 80010c4:	d908      	bls.n	80010d8 <__udivmoddi4+0x248>
 80010c6:	eb1c 0303 	adds.w	r3, ip, r3
 80010ca:	f100 36ff 	add.w	r6, r0, #4294967295
 80010ce:	d22c      	bcs.n	800112a <__udivmoddi4+0x29a>
 80010d0:	4299      	cmp	r1, r3
 80010d2:	d92a      	bls.n	800112a <__udivmoddi4+0x29a>
 80010d4:	3802      	subs	r0, #2
 80010d6:	4463      	add	r3, ip
 80010d8:	1a5b      	subs	r3, r3, r1
 80010da:	fbb3 f1f8 	udiv	r1, r3, r8
 80010de:	fb08 3311 	mls	r3, r8, r1, r3
 80010e2:	b2a4      	uxth	r4, r4
 80010e4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80010e8:	fb01 f307 	mul.w	r3, r1, r7
 80010ec:	42a3      	cmp	r3, r4
 80010ee:	d908      	bls.n	8001102 <__udivmoddi4+0x272>
 80010f0:	eb1c 0404 	adds.w	r4, ip, r4
 80010f4:	f101 36ff 	add.w	r6, r1, #4294967295
 80010f8:	d213      	bcs.n	8001122 <__udivmoddi4+0x292>
 80010fa:	42a3      	cmp	r3, r4
 80010fc:	d911      	bls.n	8001122 <__udivmoddi4+0x292>
 80010fe:	3902      	subs	r1, #2
 8001100:	4464      	add	r4, ip
 8001102:	1ae4      	subs	r4, r4, r3
 8001104:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8001108:	e73b      	b.n	8000f82 <__udivmoddi4+0xf2>
 800110a:	4604      	mov	r4, r0
 800110c:	e6f2      	b.n	8000ef4 <__udivmoddi4+0x64>
 800110e:	4608      	mov	r0, r1
 8001110:	e708      	b.n	8000f24 <__udivmoddi4+0x94>
 8001112:	45c2      	cmp	sl, r8
 8001114:	d2af      	bcs.n	8001076 <__udivmoddi4+0x1e6>
 8001116:	ebb8 0e02 	subs.w	lr, r8, r2
 800111a:	eb63 060c 	sbc.w	r6, r3, ip
 800111e:	3801      	subs	r0, #1
 8001120:	e7a9      	b.n	8001076 <__udivmoddi4+0x1e6>
 8001122:	4631      	mov	r1, r6
 8001124:	e7ed      	b.n	8001102 <__udivmoddi4+0x272>
 8001126:	4603      	mov	r3, r0
 8001128:	e79a      	b.n	8001060 <__udivmoddi4+0x1d0>
 800112a:	4630      	mov	r0, r6
 800112c:	e7d4      	b.n	80010d8 <__udivmoddi4+0x248>
 800112e:	46b0      	mov	r8, r6
 8001130:	e781      	b.n	8001036 <__udivmoddi4+0x1a6>
 8001132:	4463      	add	r3, ip
 8001134:	3802      	subs	r0, #2
 8001136:	e74f      	b.n	8000fd8 <__udivmoddi4+0x148>
 8001138:	4606      	mov	r6, r0
 800113a:	4623      	mov	r3, r4
 800113c:	4608      	mov	r0, r1
 800113e:	e711      	b.n	8000f64 <__udivmoddi4+0xd4>
 8001140:	3e02      	subs	r6, #2
 8001142:	4463      	add	r3, ip
 8001144:	e732      	b.n	8000fac <__udivmoddi4+0x11c>
 8001146:	bf00      	nop

08001148 <__aeabi_idiv0>:
 8001148:	4770      	bx	lr
 800114a:	bf00      	nop

0800114c <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 800114c:	b480      	push	{r7}
 800114e:	b083      	sub	sp, #12
 8001150:	af00      	add	r7, sp, #0
 8001152:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001154:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001158:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 800115c:	f003 0301 	and.w	r3, r3, #1
 8001160:	2b00      	cmp	r3, #0
 8001162:	d013      	beq.n	800118c <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8001164:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001168:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 800116c:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001170:	2b00      	cmp	r3, #0
 8001172:	d00b      	beq.n	800118c <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8001174:	e000      	b.n	8001178 <ITM_SendChar+0x2c>
    {
      __NOP();
 8001176:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8001178:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	2b00      	cmp	r3, #0
 8001180:	d0f9      	beq.n	8001176 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8001182:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001186:	687a      	ldr	r2, [r7, #4]
 8001188:	b2d2      	uxtb	r2, r2
 800118a:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 800118c:	687b      	ldr	r3, [r7, #4]
}
 800118e:	4618      	mov	r0, r3
 8001190:	370c      	adds	r7, #12
 8001192:	46bd      	mov	sp, r7
 8001194:	bc80      	pop	{r7}
 8001196:	4770      	bx	lr

08001198 <_write>:
void SystemClock_Config(void);
static void MX_GPIO_Init(void);
static void MX_SPI1_Init(void);
/* USER CODE BEGIN PFP */
int _write(int32_t file, uint8_t *ptr, int32_t len)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	b086      	sub	sp, #24
 800119c:	af00      	add	r7, sp, #0
 800119e:	60f8      	str	r0, [r7, #12]
 80011a0:	60b9      	str	r1, [r7, #8]
 80011a2:	607a      	str	r2, [r7, #4]
    for (int i = 0; i < len; i++)
 80011a4:	2300      	movs	r3, #0
 80011a6:	617b      	str	r3, [r7, #20]
 80011a8:	e009      	b.n	80011be <_write+0x26>
    {
        ITM_SendChar(*ptr++);
 80011aa:	68bb      	ldr	r3, [r7, #8]
 80011ac:	1c5a      	adds	r2, r3, #1
 80011ae:	60ba      	str	r2, [r7, #8]
 80011b0:	781b      	ldrb	r3, [r3, #0]
 80011b2:	4618      	mov	r0, r3
 80011b4:	f7ff ffca 	bl	800114c <ITM_SendChar>
    for (int i = 0; i < len; i++)
 80011b8:	697b      	ldr	r3, [r7, #20]
 80011ba:	3301      	adds	r3, #1
 80011bc:	617b      	str	r3, [r7, #20]
 80011be:	697a      	ldr	r2, [r7, #20]
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	429a      	cmp	r2, r3
 80011c4:	dbf1      	blt.n	80011aa <_write+0x12>
    }
    return len;
 80011c6:	687b      	ldr	r3, [r7, #4]
}
 80011c8:	4618      	mov	r0, r3
 80011ca:	3718      	adds	r7, #24
 80011cc:	46bd      	mov	sp, r7
 80011ce:	bd80      	pop	{r7, pc}

080011d0 <adxl_write>:
 * To read Polling.
 * - Write to
 */

void adxl_write (uint8_t Reg, uint8_t data)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b084      	sub	sp, #16
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	4603      	mov	r3, r0
 80011d8:	460a      	mov	r2, r1
 80011da:	71fb      	strb	r3, [r7, #7]
 80011dc:	4613      	mov	r3, r2
 80011de:	71bb      	strb	r3, [r7, #6]
	uint8_t writeBuf[2];
	writeBuf[0] = Reg|0x40;  // multi-byte write enabled
 80011e0:	79fb      	ldrb	r3, [r7, #7]
 80011e2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80011e6:	b2db      	uxtb	r3, r3
 80011e8:	733b      	strb	r3, [r7, #12]
	writeBuf[1] = data;
 80011ea:	79bb      	ldrb	r3, [r7, #6]
 80011ec:	737b      	strb	r3, [r7, #13]
	HAL_GPIO_WritePin (GPIOB, GPIO_PIN_6, GPIO_PIN_RESET); // pull the cs pin low to enable the slave
 80011ee:	2200      	movs	r2, #0
 80011f0:	2140      	movs	r1, #64	@ 0x40
 80011f2:	4809      	ldr	r0, [pc, #36]	@ (8001218 <adxl_write+0x48>)
 80011f4:	f001 f80c 	bl	8002210 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit (&hspi1, writeBuf, 2, 100);  // transmit the address and data
 80011f8:	f107 010c 	add.w	r1, r7, #12
 80011fc:	2364      	movs	r3, #100	@ 0x64
 80011fe:	2202      	movs	r2, #2
 8001200:	4806      	ldr	r0, [pc, #24]	@ (800121c <adxl_write+0x4c>)
 8001202:	f001 fe40 	bl	8002e86 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin (GPIOB, GPIO_PIN_6, GPIO_PIN_SET); // pull the cs pin high to disable the slave
 8001206:	2201      	movs	r2, #1
 8001208:	2140      	movs	r1, #64	@ 0x40
 800120a:	4803      	ldr	r0, [pc, #12]	@ (8001218 <adxl_write+0x48>)
 800120c:	f001 f800 	bl	8002210 <HAL_GPIO_WritePin>
}
 8001210:	bf00      	nop
 8001212:	3710      	adds	r7, #16
 8001214:	46bd      	mov	sp, r7
 8001216:	bd80      	pop	{r7, pc}
 8001218:	40020400 	.word	0x40020400
 800121c:	20000208 	.word	0x20000208

08001220 <adxl_read>:

void adxl_read (uint8_t Reg, uint8_t *Buffer, size_t len)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	b084      	sub	sp, #16
 8001224:	af00      	add	r7, sp, #0
 8001226:	4603      	mov	r3, r0
 8001228:	60b9      	str	r1, [r7, #8]
 800122a:	607a      	str	r2, [r7, #4]
 800122c:	73fb      	strb	r3, [r7, #15]
	Reg |= 0x80;  // read operation
 800122e:	7bfb      	ldrb	r3, [r7, #15]
 8001230:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001234:	b2db      	uxtb	r3, r3
 8001236:	73fb      	strb	r3, [r7, #15]
	Reg |= 0x40;  // multi-byte read
 8001238:	7bfb      	ldrb	r3, [r7, #15]
 800123a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800123e:	b2db      	uxtb	r3, r3
 8001240:	73fb      	strb	r3, [r7, #15]
	HAL_GPIO_WritePin (GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);  // pull the CS pin low to enable the slave
 8001242:	2200      	movs	r2, #0
 8001244:	2140      	movs	r1, #64	@ 0x40
 8001246:	480d      	ldr	r0, [pc, #52]	@ (800127c <adxl_read+0x5c>)
 8001248:	f000 ffe2 	bl	8002210 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit (&hspi1, &Reg, 1, 100);  // send the address from where you want to read data
 800124c:	f107 010f 	add.w	r1, r7, #15
 8001250:	2364      	movs	r3, #100	@ 0x64
 8001252:	2201      	movs	r2, #1
 8001254:	480a      	ldr	r0, [pc, #40]	@ (8001280 <adxl_read+0x60>)
 8001256:	f001 fe16 	bl	8002e86 <HAL_SPI_Transmit>
	HAL_SPI_Receive (&hspi1, Buffer, len, 100);  // read 6 BYTES of data
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	b29a      	uxth	r2, r3
 800125e:	2364      	movs	r3, #100	@ 0x64
 8001260:	68b9      	ldr	r1, [r7, #8]
 8001262:	4807      	ldr	r0, [pc, #28]	@ (8001280 <adxl_read+0x60>)
 8001264:	f001 ff52 	bl	800310c <HAL_SPI_Receive>
	HAL_GPIO_WritePin (GPIOB, GPIO_PIN_6, GPIO_PIN_SET);  // pull the CS pin high to disable the slave
 8001268:	2201      	movs	r2, #1
 800126a:	2140      	movs	r1, #64	@ 0x40
 800126c:	4803      	ldr	r0, [pc, #12]	@ (800127c <adxl_read+0x5c>)
 800126e:	f000 ffcf 	bl	8002210 <HAL_GPIO_WritePin>
}
 8001272:	bf00      	nop
 8001274:	3710      	adds	r7, #16
 8001276:	46bd      	mov	sp, r7
 8001278:	bd80      	pop	{r7, pc}
 800127a:	bf00      	nop
 800127c:	40020400 	.word	0x40020400
 8001280:	20000208 	.word	0x20000208

08001284 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	b084      	sub	sp, #16
 8001288:	af00      	add	r7, sp, #0
 800128a:	4603      	mov	r3, r0
 800128c:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin == GPIO_PIN_7)
 800128e:	88fb      	ldrh	r3, [r7, #6]
 8001290:	2b80      	cmp	r3, #128	@ 0x80
 8001292:	d12a      	bne.n	80012ea <HAL_GPIO_EXTI_Callback+0x66>
    {
//        printf("Interrupt detected\n");

        uint8_t int_source;
        adxl_read(INT_SOURCE, &int_source, 1);
 8001294:	4b17      	ldr	r3, [pc, #92]	@ (80012f4 <HAL_GPIO_EXTI_Callback+0x70>)
 8001296:	781b      	ldrb	r3, [r3, #0]
 8001298:	f107 010f 	add.w	r1, r7, #15
 800129c:	2201      	movs	r2, #1
 800129e:	4618      	mov	r0, r3
 80012a0:	f7ff ffbe 	bl	8001220 <adxl_read>

        if (int_source & (1 << 5))
 80012a4:	7bfb      	ldrb	r3, [r7, #15]
 80012a6:	f003 0320 	and.w	r3, r3, #32
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d003      	beq.n	80012b6 <HAL_GPIO_EXTI_Callback+0x32>
        {
            printf("Double Tap detected.\n");
 80012ae:	4812      	ldr	r0, [pc, #72]	@ (80012f8 <HAL_GPIO_EXTI_Callback+0x74>)
 80012b0:	f003 f8aa 	bl	8004408 <puts>
        else if (int_source & (1 << 3))
        {
            printf("Inactivity detected.\n");
        }
    }
}
 80012b4:	e019      	b.n	80012ea <HAL_GPIO_EXTI_Callback+0x66>
        else if (int_source & (1 << 6))
 80012b6:	7bfb      	ldrb	r3, [r7, #15]
 80012b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d003      	beq.n	80012c8 <HAL_GPIO_EXTI_Callback+0x44>
            printf("Single Tap detected.\n");
 80012c0:	480e      	ldr	r0, [pc, #56]	@ (80012fc <HAL_GPIO_EXTI_Callback+0x78>)
 80012c2:	f003 f8a1 	bl	8004408 <puts>
}
 80012c6:	e010      	b.n	80012ea <HAL_GPIO_EXTI_Callback+0x66>
        else if (int_source & (1 << 4))
 80012c8:	7bfb      	ldrb	r3, [r7, #15]
 80012ca:	f003 0310 	and.w	r3, r3, #16
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d003      	beq.n	80012da <HAL_GPIO_EXTI_Callback+0x56>
            printf("Activity detected.\n");
 80012d2:	480b      	ldr	r0, [pc, #44]	@ (8001300 <HAL_GPIO_EXTI_Callback+0x7c>)
 80012d4:	f003 f898 	bl	8004408 <puts>
}
 80012d8:	e007      	b.n	80012ea <HAL_GPIO_EXTI_Callback+0x66>
        else if (int_source & (1 << 3))
 80012da:	7bfb      	ldrb	r3, [r7, #15]
 80012dc:	f003 0308 	and.w	r3, r3, #8
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d002      	beq.n	80012ea <HAL_GPIO_EXTI_Callback+0x66>
            printf("Inactivity detected.\n");
 80012e4:	4807      	ldr	r0, [pc, #28]	@ (8001304 <HAL_GPIO_EXTI_Callback+0x80>)
 80012e6:	f003 f88f 	bl	8004408 <puts>
}
 80012ea:	bf00      	nop
 80012ec:	3710      	adds	r7, #16
 80012ee:	46bd      	mov	sp, r7
 80012f0:	bd80      	pop	{r7, pc}
 80012f2:	bf00      	nop
 80012f4:	20000010 	.word	0x20000010
 80012f8:	08006310 	.word	0x08006310
 80012fc:	08006328 	.word	0x08006328
 8001300:	08006340 	.word	0x08006340
 8001304:	08006354 	.word	0x08006354

08001308 <adxl_init>:

void adxl_init (void)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	af00      	add	r7, sp, #0
	adxl_read(DEVICE, &chipID, 1);
 800130c:	4b41      	ldr	r3, [pc, #260]	@ (8001414 <adxl_init+0x10c>)
 800130e:	781b      	ldrb	r3, [r3, #0]
 8001310:	2201      	movs	r2, #1
 8001312:	4941      	ldr	r1, [pc, #260]	@ (8001418 <adxl_init+0x110>)
 8001314:	4618      	mov	r0, r3
 8001316:	f7ff ff83 	bl	8001220 <adxl_read>
	if (chipID == 0xE5)
 800131a:	4b3f      	ldr	r3, [pc, #252]	@ (8001418 <adxl_init+0x110>)
 800131c:	781b      	ldrb	r3, [r3, #0]
 800131e:	2be5      	cmp	r3, #229	@ 0xe5
 8001320:	d175      	bne.n	800140e <adxl_init+0x106>
	{
		adxl_write (POWER_CTL, 0x00);		// Standby mode for initialize. (Reset all Bits.)
 8001322:	4b3e      	ldr	r3, [pc, #248]	@ (800141c <adxl_init+0x114>)
 8001324:	781b      	ldrb	r3, [r3, #0]
 8001326:	2100      	movs	r1, #0
 8001328:	4618      	mov	r0, r3
 800132a:	f7ff ff51 	bl	80011d0 <adxl_write>
		// 000[1][1011] = 0x1B = 200  Hz
		// 000[1][1010] = 0x0A = 100  Hz
		// 000[1][1001] = 0x09 = 50   Hz
		// 000[1][1000] = 0x08 = 25   Hz
		// 000[1][0111] = 0x07 = 12.5 Hz
		adxl_write (BW_RATE, 0x0D);			// Disable sleep mode and Output Data Rate 800Hz
 800132e:	4b3c      	ldr	r3, [pc, #240]	@ (8001420 <adxl_init+0x118>)
 8001330:	781b      	ldrb	r3, [r3, #0]
 8001332:	210d      	movs	r1, #13
 8001334:	4618      	mov	r0, r3
 8001336:	f7ff ff4b 	bl	80011d0 <adxl_write>
	////////// DATA FORMAT //////////
		// 00[0]01011		Set the interrupt to active high
		// 0000[1]011		Set in full resolution mode
		// 00001[0]11		Set in the right-justified mode
		// 000010[11]		Set the g range in // ±16 g
		adxl_write (DATA_FORMAT, 0x0B);
 800133a:	4b3a      	ldr	r3, [pc, #232]	@ (8001424 <adxl_init+0x11c>)
 800133c:	781b      	ldrb	r3, [r3, #0]
 800133e:	210b      	movs	r1, #11
 8001340:	4618      	mov	r0, r3
 8001342:	f7ff ff45 	bl	80011d0 <adxl_write>
	////////// OFFSET CALIBRATION //////////
		// The scale factor of offset is 15.6mg/LSB = 0.0156g/LSB
		// x_avg (100 samples) = -0.04989g
		// y_avg (100 samples) = -0.03662g
		// z_avg (100 samples) = 0.946931g
		adxl_write (OFSX, 0x03);			// Set offset x-axis 3 x 0.0156g = +0.0468g
 8001346:	4b38      	ldr	r3, [pc, #224]	@ (8001428 <adxl_init+0x120>)
 8001348:	781b      	ldrb	r3, [r3, #0]
 800134a:	2103      	movs	r1, #3
 800134c:	4618      	mov	r0, r3
 800134e:	f7ff ff3f 	bl	80011d0 <adxl_write>
		adxl_write (OFSY, 0x03);			// Set offset y-axis 3 x 0.0156g = +0.0468g
 8001352:	4b36      	ldr	r3, [pc, #216]	@ (800142c <adxl_init+0x124>)
 8001354:	781b      	ldrb	r3, [r3, #0]
 8001356:	2103      	movs	r1, #3
 8001358:	4618      	mov	r0, r3
 800135a:	f7ff ff39 	bl	80011d0 <adxl_write>
		adxl_write (OFSZ, 0x03);			// Set offset z-axis 3 x 0.0156g = +0.0468g
 800135e:	4b34      	ldr	r3, [pc, #208]	@ (8001430 <adxl_init+0x128>)
 8001360:	781b      	ldrb	r3, [r3, #0]
 8001362:	2103      	movs	r1, #3
 8001364:	4618      	mov	r0, r3
 8001366:	f7ff ff33 	bl	80011d0 <adxl_write>

	////////// TAP DETECTION //////////
		// Threshold tap, the scale factor is 62.5mg/LSB = 0.0625g/LSB
		adxl_write (THRESH_TAP, 0x18);		// Set threshold 24 x 0.0625 = 1.5g
 800136a:	4b32      	ldr	r3, [pc, #200]	@ (8001434 <adxl_init+0x12c>)
 800136c:	781b      	ldrb	r3, [r3, #0]
 800136e:	2118      	movs	r1, #24
 8001370:	4618      	mov	r0, r3
 8001372:	f7ff ff2d 	bl	80011d0 <adxl_write>
//		adxl_write (THRESH_TAP, 0xFF);		// Set threshold 255 x 0.0625 = 15.9375g (Maximum)
		// Tap duration, the scale factor is 625us/LSB = 0.625ms/LSB
		adxl_write (DUR, 0x50);				// Set duration 80 x 0.625ms = 50ms
 8001376:	4b30      	ldr	r3, [pc, #192]	@ (8001438 <adxl_init+0x130>)
 8001378:	781b      	ldrb	r3, [r3, #0]
 800137a:	2150      	movs	r1, #80	@ 0x50
 800137c:	4618      	mov	r0, r3
 800137e:	f7ff ff27 	bl	80011d0 <adxl_write>
		// Tap latency, the scale factor is 1.25ms/LSB
		adxl_write (Latent, 0x20);			// Set latency 32 x 1.25ms = 40ms
 8001382:	4b2e      	ldr	r3, [pc, #184]	@ (800143c <adxl_init+0x134>)
 8001384:	781b      	ldrb	r3, [r3, #0]
 8001386:	2120      	movs	r1, #32
 8001388:	4618      	mov	r0, r3
 800138a:	f7ff ff21 	bl	80011d0 <adxl_write>
		// Tap Window, the scale factor is 1.25ms/LSB
		adxl_write (Window, 0xF0);			// Set window 240 x 1.25ms = 300ms
 800138e:	4b2c      	ldr	r3, [pc, #176]	@ (8001440 <adxl_init+0x138>)
 8001390:	781b      	ldrb	r3, [r3, #0]
 8001392:	21f0      	movs	r1, #240	@ 0xf0
 8001394:	4618      	mov	r0, r3
 8001396:	f7ff ff1b 	bl	80011d0 <adxl_write>
		// Tap Axes control
		adxl_write (TAP_AXES, 0x01),		// Enable z-axis for detect tap function
 800139a:	4b2a      	ldr	r3, [pc, #168]	@ (8001444 <adxl_init+0x13c>)
 800139c:	781b      	ldrb	r3, [r3, #0]
 800139e:	2101      	movs	r1, #1
 80013a0:	4618      	mov	r0, r3
 80013a2:	f7ff ff15 	bl	80011d0 <adxl_write>

	////////// ACTIVITY ANS INACTIVITY DETECTION //////////
		// Threshold activity, the scale factor is 62.5mg/LSB = 0.0625g/LSB
		adxl_write (THRESH_ACT, 0x03);		// set threshold activity 3 x 0.0625g = 0.1875g
 80013a6:	4b28      	ldr	r3, [pc, #160]	@ (8001448 <adxl_init+0x140>)
 80013a8:	781b      	ldrb	r3, [r3, #0]
 80013aa:	2103      	movs	r1, #3
 80013ac:	4618      	mov	r0, r3
 80013ae:	f7ff ff0f 	bl	80011d0 <adxl_write>
//		adxl_write (THRESH_ACT, 0x05);		// set threshold activity 4 x 0.0625g = 0.25g
		// Threshold inactivity, The scale factor of is 62.5mg/LSB = 0.0625g/LSB
		adxl_write (THRESH_INACT, 0x02);	// set threshold inactivity 2 x 0.0625g = 0.125g
 80013b2:	4b26      	ldr	r3, [pc, #152]	@ (800144c <adxl_init+0x144>)
 80013b4:	781b      	ldrb	r3, [r3, #0]
 80013b6:	2102      	movs	r1, #2
 80013b8:	4618      	mov	r0, r3
 80013ba:	f7ff ff09 	bl	80011d0 <adxl_write>
//		adxl_write (THRESH_INACT, 0x05);	// set threshold inactivity 4 x 0.0625g = 0.25g
		// Time inactivity, the scale factor is 1sec/LSB
		adxl_write (TIME_INACT, 0x05);		// set time inactivity 5 x 1sec = 5sec
 80013be:	4b24      	ldr	r3, [pc, #144]	@ (8001450 <adxl_init+0x148>)
 80013c0:	781b      	ldrb	r3, [r3, #0]
 80013c2:	2105      	movs	r1, #5
 80013c4:	4618      	mov	r0, r3
 80013c6:	f7ff ff03 	bl	80011d0 <adxl_write>
		// Control activity detection axis
		// ACT_ACT_CTL 0x60: 0110 0000 DC-coupled and detected X and Y axis
		// ACT_INACT_CTL 0x06: 0000 0110 DC-coupled and detected X and Y axis
		adxl_write (ACT_INACT_CTL, 0x66);
 80013ca:	4b22      	ldr	r3, [pc, #136]	@ (8001454 <adxl_init+0x14c>)
 80013cc:	781b      	ldrb	r3, [r3, #0]
 80013ce:	2166      	movs	r1, #102	@ 0x66
 80013d0:	4618      	mov	r0, r3
 80013d2:	f7ff fefd 	bl	80011d0 <adxl_write>

	////////// INTERRUPTS //////////
		adxl_write (INT_ENABLE, 0x00);		// Clear interrupt functions
 80013d6:	4b20      	ldr	r3, [pc, #128]	@ (8001458 <adxl_init+0x150>)
 80013d8:	781b      	ldrb	r3, [r3, #0]
 80013da:	2100      	movs	r1, #0
 80013dc:	4618      	mov	r0, r3
 80013de:	f7ff fef7 	bl	80011d0 <adxl_write>
		adxl_write (INT_MAP, 0x78);			// Set Single-Double Tap and Activity-Inactivity INIT2
 80013e2:	4b1e      	ldr	r3, [pc, #120]	@ (800145c <adxl_init+0x154>)
 80013e4:	781b      	ldrb	r3, [r3, #0]
 80013e6:	2178      	movs	r1, #120	@ 0x78
 80013e8:	4618      	mov	r0, r3
 80013ea:	f7ff fef1 	bl	80011d0 <adxl_write>
		adxl_write (INT_ENABLE, 0x78);		// Enable interrupt tap, activity and inactivity functions
 80013ee:	4b1a      	ldr	r3, [pc, #104]	@ (8001458 <adxl_init+0x150>)
 80013f0:	781b      	ldrb	r3, [r3, #0]
 80013f2:	2178      	movs	r1, #120	@ 0x78
 80013f4:	4618      	mov	r0, r3
 80013f6:	f7ff feeb 	bl	80011d0 <adxl_write>

	////////// POWER CONTROL //////////
		// 00[1]11000		Enable the link bit
		// 001[1]1000		Enable the  AUTO-SLEEP bit
		// 0011[1]000		Change Power mode to Measurement mode
		adxl_write (POWER_CTL, 0x38);
 80013fa:	4b08      	ldr	r3, [pc, #32]	@ (800141c <adxl_init+0x114>)
 80013fc:	781b      	ldrb	r3, [r3, #0]
 80013fe:	2138      	movs	r1, #56	@ 0x38
 8001400:	4618      	mov	r0, r3
 8001402:	f7ff fee5 	bl	80011d0 <adxl_write>
		HAL_Delay(500);
 8001406:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800140a:	f000 fc41 	bl	8001c90 <HAL_Delay>
	}
}
 800140e:	bf00      	nop
 8001410:	bd80      	pop	{r7, pc}
 8001412:	bf00      	nop
 8001414:	20000280 	.word	0x20000280
 8001418:	20000270 	.word	0x20000270
 800141c:	2000000d 	.word	0x2000000d
 8001420:	2000000c 	.word	0x2000000c
 8001424:	20000011 	.word	0x20000011
 8001428:	20000001 	.word	0x20000001
 800142c:	20000002 	.word	0x20000002
 8001430:	20000003 	.word	0x20000003
 8001434:	20000000 	.word	0x20000000
 8001438:	20000004 	.word	0x20000004
 800143c:	20000005 	.word	0x20000005
 8001440:	20000006 	.word	0x20000006
 8001444:	2000000b 	.word	0x2000000b
 8001448:	20000007 	.word	0x20000007
 800144c:	20000008 	.word	0x20000008
 8001450:	20000009 	.word	0x20000009
 8001454:	2000000a 	.word	0x2000000a
 8001458:	2000000e 	.word	0x2000000e
 800145c:	2000000f 	.word	0x2000000f

08001460 <setBasePosition>:
char prevAxis = ' ';
const float CHANGE_THRESHOLD = 0.3; // Adjust this threshold as needed

// Modified setBasePosition function
void setBasePosition(float x, float y, float z)
{
 8001460:	b590      	push	{r4, r7, lr}
 8001462:	b08b      	sub	sp, #44	@ 0x2c
 8001464:	af00      	add	r7, sp, #0
 8001466:	60f8      	str	r0, [r7, #12]
 8001468:	60b9      	str	r1, [r7, #8]
 800146a:	607a      	str	r2, [r7, #4]
    float absX = fabs(x);
 800146c:	68fb      	ldr	r3, [r7, #12]
 800146e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001472:	61fb      	str	r3, [r7, #28]
    float absY = fabs(y);
 8001474:	68bb      	ldr	r3, [r7, #8]
 8001476:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800147a:	61bb      	str	r3, [r7, #24]
    float absZ = fabs(z);
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001482:	617b      	str	r3, [r7, #20]

    float currentBasePosition = 0;
 8001484:	f04f 0300 	mov.w	r3, #0
 8001488:	627b      	str	r3, [r7, #36]	@ 0x24
    char currentAxis = ' ';
 800148a:	2320      	movs	r3, #32
 800148c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

    // Determine dominant axis
    if (absX >= absY && absX >= absZ)
 8001490:	69b9      	ldr	r1, [r7, #24]
 8001492:	69f8      	ldr	r0, [r7, #28]
 8001494:	f7ff fcd0 	bl	8000e38 <__aeabi_fcmpge>
 8001498:	4603      	mov	r3, r0
 800149a:	2b00      	cmp	r3, #0
 800149c:	d00c      	beq.n	80014b8 <setBasePosition+0x58>
 800149e:	6979      	ldr	r1, [r7, #20]
 80014a0:	69f8      	ldr	r0, [r7, #28]
 80014a2:	f7ff fcc9 	bl	8000e38 <__aeabi_fcmpge>
 80014a6:	4603      	mov	r3, r0
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d005      	beq.n	80014b8 <setBasePosition+0x58>
    {
        currentBasePosition = x;
 80014ac:	68fb      	ldr	r3, [r7, #12]
 80014ae:	627b      	str	r3, [r7, #36]	@ 0x24
        currentAxis = 'X';
 80014b0:	2358      	movs	r3, #88	@ 0x58
 80014b2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80014b6:	e026      	b.n	8001506 <setBasePosition+0xa6>
    }
    else if (absY >= absX && absY >= absZ)
 80014b8:	69f9      	ldr	r1, [r7, #28]
 80014ba:	69b8      	ldr	r0, [r7, #24]
 80014bc:	f7ff fcbc 	bl	8000e38 <__aeabi_fcmpge>
 80014c0:	4603      	mov	r3, r0
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d00c      	beq.n	80014e0 <setBasePosition+0x80>
 80014c6:	6979      	ldr	r1, [r7, #20]
 80014c8:	69b8      	ldr	r0, [r7, #24]
 80014ca:	f7ff fcb5 	bl	8000e38 <__aeabi_fcmpge>
 80014ce:	4603      	mov	r3, r0
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d005      	beq.n	80014e0 <setBasePosition+0x80>
    {
        currentBasePosition = y;
 80014d4:	68bb      	ldr	r3, [r7, #8]
 80014d6:	627b      	str	r3, [r7, #36]	@ 0x24
        currentAxis = 'Y';
 80014d8:	2359      	movs	r3, #89	@ 0x59
 80014da:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80014de:	e012      	b.n	8001506 <setBasePosition+0xa6>
    }
    else if (absZ >= absX && absZ >= absY)
 80014e0:	69f9      	ldr	r1, [r7, #28]
 80014e2:	6978      	ldr	r0, [r7, #20]
 80014e4:	f7ff fca8 	bl	8000e38 <__aeabi_fcmpge>
 80014e8:	4603      	mov	r3, r0
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d00b      	beq.n	8001506 <setBasePosition+0xa6>
 80014ee:	69b9      	ldr	r1, [r7, #24]
 80014f0:	6978      	ldr	r0, [r7, #20]
 80014f2:	f7ff fca1 	bl	8000e38 <__aeabi_fcmpge>
 80014f6:	4603      	mov	r3, r0
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d004      	beq.n	8001506 <setBasePosition+0xa6>
    {
        currentBasePosition = z;
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	627b      	str	r3, [r7, #36]	@ 0x24
        currentAxis = 'Z';
 8001500:	235a      	movs	r3, #90	@ 0x5a
 8001502:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    }

    // Check if there's a significant change in position or axis
    if (currentAxis != prevAxis || fabs(currentBasePosition - prevBasePosition) > CHANGE_THRESHOLD)
 8001506:	4b17      	ldr	r3, [pc, #92]	@ (8001564 <setBasePosition+0x104>)
 8001508:	781b      	ldrb	r3, [r3, #0]
 800150a:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 800150e:	429a      	cmp	r2, r3
 8001510:	d111      	bne.n	8001536 <setBasePosition+0xd6>
 8001512:	4b15      	ldr	r3, [pc, #84]	@ (8001568 <setBasePosition+0x108>)
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	4619      	mov	r1, r3
 8001518:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800151a:	f7ff fb21 	bl	8000b60 <__aeabi_fsub>
 800151e:	4603      	mov	r3, r0
 8001520:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001524:	4a11      	ldr	r2, [pc, #68]	@ (800156c <setBasePosition+0x10c>)
 8001526:	4611      	mov	r1, r2
 8001528:	4618      	mov	r0, r3
 800152a:	f7ff fc8f 	bl	8000e4c <__aeabi_fcmpgt>
 800152e:	4603      	mov	r3, r0
 8001530:	2b00      	cmp	r3, #0
 8001532:	d100      	bne.n	8001536 <setBasePosition+0xd6>

        // Update previous values
        prevAxis = currentAxis;
        prevBasePosition = currentBasePosition;
    }
}
 8001534:	e011      	b.n	800155a <setBasePosition+0xfa>
        printf("Position Changed (%c) axis is now dominant: %.2f\n",
 8001536:	f897 4023 	ldrb.w	r4, [r7, #35]	@ 0x23
 800153a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800153c:	f7fe ff8c 	bl	8000458 <__aeabi_f2d>
 8001540:	4602      	mov	r2, r0
 8001542:	460b      	mov	r3, r1
 8001544:	4621      	mov	r1, r4
 8001546:	480a      	ldr	r0, [pc, #40]	@ (8001570 <setBasePosition+0x110>)
 8001548:	f002 fef6 	bl	8004338 <iprintf>
        prevAxis = currentAxis;
 800154c:	4a05      	ldr	r2, [pc, #20]	@ (8001564 <setBasePosition+0x104>)
 800154e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001552:	7013      	strb	r3, [r2, #0]
        prevBasePosition = currentBasePosition;
 8001554:	4a04      	ldr	r2, [pc, #16]	@ (8001568 <setBasePosition+0x108>)
 8001556:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001558:	6013      	str	r3, [r2, #0]
}
 800155a:	bf00      	nop
 800155c:	372c      	adds	r7, #44	@ 0x2c
 800155e:	46bd      	mov	sp, r7
 8001560:	bd90      	pop	{r4, r7, pc}
 8001562:	bf00      	nop
 8001564:	20000015 	.word	0x20000015
 8001568:	20000284 	.word	0x20000284
 800156c:	3e99999a 	.word	0x3e99999a
 8001570:	0800636c 	.word	0x0800636c
 8001574:	00000000 	.word	0x00000000

08001578 <adxl_read_data>:


void adxl_read_data (void)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	af00      	add	r7, sp, #0
	adxl_read (DATAX0, XData, 2);
 800157c:	4b48      	ldr	r3, [pc, #288]	@ (80016a0 <adxl_read_data+0x128>)
 800157e:	781b      	ldrb	r3, [r3, #0]
 8001580:	2202      	movs	r2, #2
 8001582:	4948      	ldr	r1, [pc, #288]	@ (80016a4 <adxl_read_data+0x12c>)
 8001584:	4618      	mov	r0, r3
 8001586:	f7ff fe4b 	bl	8001220 <adxl_read>
	adxl_read (DATAY0, YData, 2);
 800158a:	4b47      	ldr	r3, [pc, #284]	@ (80016a8 <adxl_read_data+0x130>)
 800158c:	781b      	ldrb	r3, [r3, #0]
 800158e:	2202      	movs	r2, #2
 8001590:	4946      	ldr	r1, [pc, #280]	@ (80016ac <adxl_read_data+0x134>)
 8001592:	4618      	mov	r0, r3
 8001594:	f7ff fe44 	bl	8001220 <adxl_read>
	adxl_read (DATAZ0, ZData, 2);
 8001598:	4b45      	ldr	r3, [pc, #276]	@ (80016b0 <adxl_read_data+0x138>)
 800159a:	781b      	ldrb	r3, [r3, #0]
 800159c:	2202      	movs	r2, #2
 800159e:	4945      	ldr	r1, [pc, #276]	@ (80016b4 <adxl_read_data+0x13c>)
 80015a0:	4618      	mov	r0, r3
 80015a2:	f7ff fe3d 	bl	8001220 <adxl_read>

	x = ((XData[1] << 8) | XData[0]);
 80015a6:	4b3f      	ldr	r3, [pc, #252]	@ (80016a4 <adxl_read_data+0x12c>)
 80015a8:	785b      	ldrb	r3, [r3, #1]
 80015aa:	021b      	lsls	r3, r3, #8
 80015ac:	b21a      	sxth	r2, r3
 80015ae:	4b3d      	ldr	r3, [pc, #244]	@ (80016a4 <adxl_read_data+0x12c>)
 80015b0:	781b      	ldrb	r3, [r3, #0]
 80015b2:	b21b      	sxth	r3, r3
 80015b4:	4313      	orrs	r3, r2
 80015b6:	b21a      	sxth	r2, r3
 80015b8:	4b3f      	ldr	r3, [pc, #252]	@ (80016b8 <adxl_read_data+0x140>)
 80015ba:	801a      	strh	r2, [r3, #0]
	y = ((YData[1] << 8) | YData[0]);
 80015bc:	4b3b      	ldr	r3, [pc, #236]	@ (80016ac <adxl_read_data+0x134>)
 80015be:	785b      	ldrb	r3, [r3, #1]
 80015c0:	021b      	lsls	r3, r3, #8
 80015c2:	b21a      	sxth	r2, r3
 80015c4:	4b39      	ldr	r3, [pc, #228]	@ (80016ac <adxl_read_data+0x134>)
 80015c6:	781b      	ldrb	r3, [r3, #0]
 80015c8:	b21b      	sxth	r3, r3
 80015ca:	4313      	orrs	r3, r2
 80015cc:	b21a      	sxth	r2, r3
 80015ce:	4b3b      	ldr	r3, [pc, #236]	@ (80016bc <adxl_read_data+0x144>)
 80015d0:	801a      	strh	r2, [r3, #0]
	z = ((ZData[1] << 8) | ZData[0]);
 80015d2:	4b38      	ldr	r3, [pc, #224]	@ (80016b4 <adxl_read_data+0x13c>)
 80015d4:	785b      	ldrb	r3, [r3, #1]
 80015d6:	021b      	lsls	r3, r3, #8
 80015d8:	b21a      	sxth	r2, r3
 80015da:	4b36      	ldr	r3, [pc, #216]	@ (80016b4 <adxl_read_data+0x13c>)
 80015dc:	781b      	ldrb	r3, [r3, #0]
 80015de:	b21b      	sxth	r3, r3
 80015e0:	4313      	orrs	r3, r2
 80015e2:	b21a      	sxth	r2, r3
 80015e4:	4b36      	ldr	r3, [pc, #216]	@ (80016c0 <adxl_read_data+0x148>)
 80015e6:	801a      	strh	r2, [r3, #0]

	// Convert into 'g'
	xg = (float)x*0.0039 ;
 80015e8:	4b33      	ldr	r3, [pc, #204]	@ (80016b8 <adxl_read_data+0x140>)
 80015ea:	f9b3 3000 	ldrsh.w	r3, [r3]
 80015ee:	4618      	mov	r0, r3
 80015f0:	f7ff fb6c 	bl	8000ccc <__aeabi_i2f>
 80015f4:	4603      	mov	r3, r0
 80015f6:	4618      	mov	r0, r3
 80015f8:	f7fe ff2e 	bl	8000458 <__aeabi_f2d>
 80015fc:	a326      	add	r3, pc, #152	@ (adr r3, 8001698 <adxl_read_data+0x120>)
 80015fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001602:	f7fe ff81 	bl	8000508 <__aeabi_dmul>
 8001606:	4602      	mov	r2, r0
 8001608:	460b      	mov	r3, r1
 800160a:	4610      	mov	r0, r2
 800160c:	4619      	mov	r1, r3
 800160e:	f7ff fa53 	bl	8000ab8 <__aeabi_d2f>
 8001612:	4603      	mov	r3, r0
 8001614:	4a2b      	ldr	r2, [pc, #172]	@ (80016c4 <adxl_read_data+0x14c>)
 8001616:	6013      	str	r3, [r2, #0]
	yg = (float)y*0.0039 ;
 8001618:	4b28      	ldr	r3, [pc, #160]	@ (80016bc <adxl_read_data+0x144>)
 800161a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800161e:	4618      	mov	r0, r3
 8001620:	f7ff fb54 	bl	8000ccc <__aeabi_i2f>
 8001624:	4603      	mov	r3, r0
 8001626:	4618      	mov	r0, r3
 8001628:	f7fe ff16 	bl	8000458 <__aeabi_f2d>
 800162c:	a31a      	add	r3, pc, #104	@ (adr r3, 8001698 <adxl_read_data+0x120>)
 800162e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001632:	f7fe ff69 	bl	8000508 <__aeabi_dmul>
 8001636:	4602      	mov	r2, r0
 8001638:	460b      	mov	r3, r1
 800163a:	4610      	mov	r0, r2
 800163c:	4619      	mov	r1, r3
 800163e:	f7ff fa3b 	bl	8000ab8 <__aeabi_d2f>
 8001642:	4603      	mov	r3, r0
 8001644:	4a20      	ldr	r2, [pc, #128]	@ (80016c8 <adxl_read_data+0x150>)
 8001646:	6013      	str	r3, [r2, #0]
	zg = (float)z*0.0039 ;
 8001648:	4b1d      	ldr	r3, [pc, #116]	@ (80016c0 <adxl_read_data+0x148>)
 800164a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800164e:	4618      	mov	r0, r3
 8001650:	f7ff fb3c 	bl	8000ccc <__aeabi_i2f>
 8001654:	4603      	mov	r3, r0
 8001656:	4618      	mov	r0, r3
 8001658:	f7fe fefe 	bl	8000458 <__aeabi_f2d>
 800165c:	a30e      	add	r3, pc, #56	@ (adr r3, 8001698 <adxl_read_data+0x120>)
 800165e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001662:	f7fe ff51 	bl	8000508 <__aeabi_dmul>
 8001666:	4602      	mov	r2, r0
 8001668:	460b      	mov	r3, r1
 800166a:	4610      	mov	r0, r2
 800166c:	4619      	mov	r1, r3
 800166e:	f7ff fa23 	bl	8000ab8 <__aeabi_d2f>
 8001672:	4603      	mov	r3, r0
 8001674:	4a15      	ldr	r2, [pc, #84]	@ (80016cc <adxl_read_data+0x154>)
 8001676:	6013      	str	r3, [r2, #0]

	setBasePosition(xg,yg,zg);
 8001678:	4b12      	ldr	r3, [pc, #72]	@ (80016c4 <adxl_read_data+0x14c>)
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	4a12      	ldr	r2, [pc, #72]	@ (80016c8 <adxl_read_data+0x150>)
 800167e:	6811      	ldr	r1, [r2, #0]
 8001680:	4a12      	ldr	r2, [pc, #72]	@ (80016cc <adxl_read_data+0x154>)
 8001682:	6812      	ldr	r2, [r2, #0]
 8001684:	4618      	mov	r0, r3
 8001686:	f7ff feeb 	bl	8001460 <setBasePosition>

	HAL_Delay(100);
 800168a:	2064      	movs	r0, #100	@ 0x64
 800168c:	f000 fb00 	bl	8001c90 <HAL_Delay>
}
 8001690:	bf00      	nop
 8001692:	bd80      	pop	{r7, pc}
 8001694:	f3af 8000 	nop.w
 8001698:	8e8a71de 	.word	0x8e8a71de
 800169c:	3f6ff2e4 	.word	0x3f6ff2e4
 80016a0:	20000012 	.word	0x20000012
 80016a4:	20000260 	.word	0x20000260
 80016a8:	20000013 	.word	0x20000013
 80016ac:	20000264 	.word	0x20000264
 80016b0:	20000014 	.word	0x20000014
 80016b4:	20000268 	.word	0x20000268
 80016b8:	2000026a 	.word	0x2000026a
 80016bc:	2000026c 	.word	0x2000026c
 80016c0:	2000026e 	.word	0x2000026e
 80016c4:	20000274 	.word	0x20000274
 80016c8:	20000278 	.word	0x20000278
 80016cc:	2000027c 	.word	0x2000027c

080016d0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80016d4:	f000 fa6d 	bl	8001bb2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80016d8:	f000 f80a 	bl	80016f0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80016dc:	f000 f88c 	bl	80017f8 <MX_GPIO_Init>
  MX_SPI1_Init();
 80016e0:	f000 f854 	bl	800178c <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  adxl_init();
 80016e4:	f7ff fe10 	bl	8001308 <adxl_init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  adxl_read_data();
 80016e8:	f7ff ff46 	bl	8001578 <adxl_read_data>
 80016ec:	e7fc      	b.n	80016e8 <main+0x18>
	...

080016f0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	b092      	sub	sp, #72	@ 0x48
 80016f4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80016f6:	f107 0314 	add.w	r3, r7, #20
 80016fa:	2234      	movs	r2, #52	@ 0x34
 80016fc:	2100      	movs	r1, #0
 80016fe:	4618      	mov	r0, r3
 8001700:	f002 ff62 	bl	80045c8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001704:	463b      	mov	r3, r7
 8001706:	2200      	movs	r2, #0
 8001708:	601a      	str	r2, [r3, #0]
 800170a:	605a      	str	r2, [r3, #4]
 800170c:	609a      	str	r2, [r3, #8]
 800170e:	60da      	str	r2, [r3, #12]
 8001710:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001712:	4b1d      	ldr	r3, [pc, #116]	@ (8001788 <SystemClock_Config+0x98>)
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	f423 53c0 	bic.w	r3, r3, #6144	@ 0x1800
 800171a:	4a1b      	ldr	r2, [pc, #108]	@ (8001788 <SystemClock_Config+0x98>)
 800171c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001720:	6013      	str	r3, [r2, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001722:	2302      	movs	r3, #2
 8001724:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001726:	2301      	movs	r3, #1
 8001728:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800172a:	2310      	movs	r3, #16
 800172c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800172e:	2302      	movs	r3, #2
 8001730:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001732:	2300      	movs	r3, #0
 8001734:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL4;
 8001736:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800173a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLL_DIV2;
 800173c:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001740:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001742:	f107 0314 	add.w	r3, r7, #20
 8001746:	4618      	mov	r0, r3
 8001748:	f000 fd92 	bl	8002270 <HAL_RCC_OscConfig>
 800174c:	4603      	mov	r3, r0
 800174e:	2b00      	cmp	r3, #0
 8001750:	d001      	beq.n	8001756 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8001752:	f000 f8b3 	bl	80018bc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001756:	230f      	movs	r3, #15
 8001758:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800175a:	2303      	movs	r3, #3
 800175c:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800175e:	2300      	movs	r3, #0
 8001760:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001762:	2300      	movs	r3, #0
 8001764:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001766:	2300      	movs	r3, #0
 8001768:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800176a:	463b      	mov	r3, r7
 800176c:	2101      	movs	r1, #1
 800176e:	4618      	mov	r0, r3
 8001770:	f001 f8ae 	bl	80028d0 <HAL_RCC_ClockConfig>
 8001774:	4603      	mov	r3, r0
 8001776:	2b00      	cmp	r3, #0
 8001778:	d001      	beq.n	800177e <SystemClock_Config+0x8e>
  {
    Error_Handler();
 800177a:	f000 f89f 	bl	80018bc <Error_Handler>
  }
}
 800177e:	bf00      	nop
 8001780:	3748      	adds	r7, #72	@ 0x48
 8001782:	46bd      	mov	sp, r7
 8001784:	bd80      	pop	{r7, pc}
 8001786:	bf00      	nop
 8001788:	40007000 	.word	0x40007000

0800178c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001790:	4b17      	ldr	r3, [pc, #92]	@ (80017f0 <MX_SPI1_Init+0x64>)
 8001792:	4a18      	ldr	r2, [pc, #96]	@ (80017f4 <MX_SPI1_Init+0x68>)
 8001794:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001796:	4b16      	ldr	r3, [pc, #88]	@ (80017f0 <MX_SPI1_Init+0x64>)
 8001798:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800179c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800179e:	4b14      	ldr	r3, [pc, #80]	@ (80017f0 <MX_SPI1_Init+0x64>)
 80017a0:	2200      	movs	r2, #0
 80017a2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80017a4:	4b12      	ldr	r3, [pc, #72]	@ (80017f0 <MX_SPI1_Init+0x64>)
 80017a6:	2200      	movs	r2, #0
 80017a8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80017aa:	4b11      	ldr	r3, [pc, #68]	@ (80017f0 <MX_SPI1_Init+0x64>)
 80017ac:	2202      	movs	r2, #2
 80017ae:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 80017b0:	4b0f      	ldr	r3, [pc, #60]	@ (80017f0 <MX_SPI1_Init+0x64>)
 80017b2:	2201      	movs	r2, #1
 80017b4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80017b6:	4b0e      	ldr	r3, [pc, #56]	@ (80017f0 <MX_SPI1_Init+0x64>)
 80017b8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80017bc:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80017be:	4b0c      	ldr	r3, [pc, #48]	@ (80017f0 <MX_SPI1_Init+0x64>)
 80017c0:	2218      	movs	r2, #24
 80017c2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80017c4:	4b0a      	ldr	r3, [pc, #40]	@ (80017f0 <MX_SPI1_Init+0x64>)
 80017c6:	2200      	movs	r2, #0
 80017c8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80017ca:	4b09      	ldr	r3, [pc, #36]	@ (80017f0 <MX_SPI1_Init+0x64>)
 80017cc:	2200      	movs	r2, #0
 80017ce:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80017d0:	4b07      	ldr	r3, [pc, #28]	@ (80017f0 <MX_SPI1_Init+0x64>)
 80017d2:	2200      	movs	r2, #0
 80017d4:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80017d6:	4b06      	ldr	r3, [pc, #24]	@ (80017f0 <MX_SPI1_Init+0x64>)
 80017d8:	220a      	movs	r2, #10
 80017da:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80017dc:	4804      	ldr	r0, [pc, #16]	@ (80017f0 <MX_SPI1_Init+0x64>)
 80017de:	f001 fac9 	bl	8002d74 <HAL_SPI_Init>
 80017e2:	4603      	mov	r3, r0
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d001      	beq.n	80017ec <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80017e8:	f000 f868 	bl	80018bc <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80017ec:	bf00      	nop
 80017ee:	bd80      	pop	{r7, pc}
 80017f0:	20000208 	.word	0x20000208
 80017f4:	40013000 	.word	0x40013000

080017f8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b088      	sub	sp, #32
 80017fc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017fe:	f107 030c 	add.w	r3, r7, #12
 8001802:	2200      	movs	r2, #0
 8001804:	601a      	str	r2, [r3, #0]
 8001806:	605a      	str	r2, [r3, #4]
 8001808:	609a      	str	r2, [r3, #8]
 800180a:	60da      	str	r2, [r3, #12]
 800180c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800180e:	4b28      	ldr	r3, [pc, #160]	@ (80018b0 <MX_GPIO_Init+0xb8>)
 8001810:	69db      	ldr	r3, [r3, #28]
 8001812:	4a27      	ldr	r2, [pc, #156]	@ (80018b0 <MX_GPIO_Init+0xb8>)
 8001814:	f043 0301 	orr.w	r3, r3, #1
 8001818:	61d3      	str	r3, [r2, #28]
 800181a:	4b25      	ldr	r3, [pc, #148]	@ (80018b0 <MX_GPIO_Init+0xb8>)
 800181c:	69db      	ldr	r3, [r3, #28]
 800181e:	f003 0301 	and.w	r3, r3, #1
 8001822:	60bb      	str	r3, [r7, #8]
 8001824:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001826:	4b22      	ldr	r3, [pc, #136]	@ (80018b0 <MX_GPIO_Init+0xb8>)
 8001828:	69db      	ldr	r3, [r3, #28]
 800182a:	4a21      	ldr	r2, [pc, #132]	@ (80018b0 <MX_GPIO_Init+0xb8>)
 800182c:	f043 0304 	orr.w	r3, r3, #4
 8001830:	61d3      	str	r3, [r2, #28]
 8001832:	4b1f      	ldr	r3, [pc, #124]	@ (80018b0 <MX_GPIO_Init+0xb8>)
 8001834:	69db      	ldr	r3, [r3, #28]
 8001836:	f003 0304 	and.w	r3, r3, #4
 800183a:	607b      	str	r3, [r7, #4]
 800183c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800183e:	4b1c      	ldr	r3, [pc, #112]	@ (80018b0 <MX_GPIO_Init+0xb8>)
 8001840:	69db      	ldr	r3, [r3, #28]
 8001842:	4a1b      	ldr	r2, [pc, #108]	@ (80018b0 <MX_GPIO_Init+0xb8>)
 8001844:	f043 0302 	orr.w	r3, r3, #2
 8001848:	61d3      	str	r3, [r2, #28]
 800184a:	4b19      	ldr	r3, [pc, #100]	@ (80018b0 <MX_GPIO_Init+0xb8>)
 800184c:	69db      	ldr	r3, [r3, #28]
 800184e:	f003 0302 	and.w	r3, r3, #2
 8001852:	603b      	str	r3, [r7, #0]
 8001854:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 8001856:	2200      	movs	r2, #0
 8001858:	2140      	movs	r1, #64	@ 0x40
 800185a:	4816      	ldr	r0, [pc, #88]	@ (80018b4 <MX_GPIO_Init+0xbc>)
 800185c:	f000 fcd8 	bl	8002210 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001860:	2380      	movs	r3, #128	@ 0x80
 8001862:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001864:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001868:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800186a:	2300      	movs	r3, #0
 800186c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800186e:	f107 030c 	add.w	r3, r7, #12
 8001872:	4619      	mov	r1, r3
 8001874:	4810      	ldr	r0, [pc, #64]	@ (80018b8 <MX_GPIO_Init+0xc0>)
 8001876:	f000 fb3b 	bl	8001ef0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 800187a:	2340      	movs	r3, #64	@ 0x40
 800187c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800187e:	2301      	movs	r3, #1
 8001880:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001882:	2300      	movs	r3, #0
 8001884:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001886:	2300      	movs	r3, #0
 8001888:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800188a:	f107 030c 	add.w	r3, r7, #12
 800188e:	4619      	mov	r1, r3
 8001890:	4808      	ldr	r0, [pc, #32]	@ (80018b4 <MX_GPIO_Init+0xbc>)
 8001892:	f000 fb2d 	bl	8001ef0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001896:	2200      	movs	r2, #0
 8001898:	2100      	movs	r1, #0
 800189a:	2017      	movs	r0, #23
 800189c:	f000 faf1 	bl	8001e82 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80018a0:	2017      	movs	r0, #23
 80018a2:	f000 fb0a 	bl	8001eba <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80018a6:	bf00      	nop
 80018a8:	3720      	adds	r7, #32
 80018aa:	46bd      	mov	sp, r7
 80018ac:	bd80      	pop	{r7, pc}
 80018ae:	bf00      	nop
 80018b0:	40023800 	.word	0x40023800
 80018b4:	40020400 	.word	0x40020400
 80018b8:	40020800 	.word	0x40020800

080018bc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80018bc:	b480      	push	{r7}
 80018be:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80018c0:	b672      	cpsid	i
}
 80018c2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80018c4:	bf00      	nop
 80018c6:	e7fd      	b.n	80018c4 <Error_Handler+0x8>

080018c8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80018c8:	b480      	push	{r7}
 80018ca:	b085      	sub	sp, #20
 80018cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_COMP_CLK_ENABLE();
 80018ce:	4b14      	ldr	r3, [pc, #80]	@ (8001920 <HAL_MspInit+0x58>)
 80018d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018d2:	4a13      	ldr	r2, [pc, #76]	@ (8001920 <HAL_MspInit+0x58>)
 80018d4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80018d8:	6253      	str	r3, [r2, #36]	@ 0x24
 80018da:	4b11      	ldr	r3, [pc, #68]	@ (8001920 <HAL_MspInit+0x58>)
 80018dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018de:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80018e2:	60fb      	str	r3, [r7, #12]
 80018e4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018e6:	4b0e      	ldr	r3, [pc, #56]	@ (8001920 <HAL_MspInit+0x58>)
 80018e8:	6a1b      	ldr	r3, [r3, #32]
 80018ea:	4a0d      	ldr	r2, [pc, #52]	@ (8001920 <HAL_MspInit+0x58>)
 80018ec:	f043 0301 	orr.w	r3, r3, #1
 80018f0:	6213      	str	r3, [r2, #32]
 80018f2:	4b0b      	ldr	r3, [pc, #44]	@ (8001920 <HAL_MspInit+0x58>)
 80018f4:	6a1b      	ldr	r3, [r3, #32]
 80018f6:	f003 0301 	and.w	r3, r3, #1
 80018fa:	60bb      	str	r3, [r7, #8]
 80018fc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80018fe:	4b08      	ldr	r3, [pc, #32]	@ (8001920 <HAL_MspInit+0x58>)
 8001900:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001902:	4a07      	ldr	r2, [pc, #28]	@ (8001920 <HAL_MspInit+0x58>)
 8001904:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001908:	6253      	str	r3, [r2, #36]	@ 0x24
 800190a:	4b05      	ldr	r3, [pc, #20]	@ (8001920 <HAL_MspInit+0x58>)
 800190c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800190e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001912:	607b      	str	r3, [r7, #4]
 8001914:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001916:	bf00      	nop
 8001918:	3714      	adds	r7, #20
 800191a:	46bd      	mov	sp, r7
 800191c:	bc80      	pop	{r7}
 800191e:	4770      	bx	lr
 8001920:	40023800 	.word	0x40023800

08001924 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	b08a      	sub	sp, #40	@ 0x28
 8001928:	af00      	add	r7, sp, #0
 800192a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800192c:	f107 0314 	add.w	r3, r7, #20
 8001930:	2200      	movs	r2, #0
 8001932:	601a      	str	r2, [r3, #0]
 8001934:	605a      	str	r2, [r3, #4]
 8001936:	609a      	str	r2, [r3, #8]
 8001938:	60da      	str	r2, [r3, #12]
 800193a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	4a17      	ldr	r2, [pc, #92]	@ (80019a0 <HAL_SPI_MspInit+0x7c>)
 8001942:	4293      	cmp	r3, r2
 8001944:	d127      	bne.n	8001996 <HAL_SPI_MspInit+0x72>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001946:	4b17      	ldr	r3, [pc, #92]	@ (80019a4 <HAL_SPI_MspInit+0x80>)
 8001948:	6a1b      	ldr	r3, [r3, #32]
 800194a:	4a16      	ldr	r2, [pc, #88]	@ (80019a4 <HAL_SPI_MspInit+0x80>)
 800194c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001950:	6213      	str	r3, [r2, #32]
 8001952:	4b14      	ldr	r3, [pc, #80]	@ (80019a4 <HAL_SPI_MspInit+0x80>)
 8001954:	6a1b      	ldr	r3, [r3, #32]
 8001956:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800195a:	613b      	str	r3, [r7, #16]
 800195c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800195e:	4b11      	ldr	r3, [pc, #68]	@ (80019a4 <HAL_SPI_MspInit+0x80>)
 8001960:	69db      	ldr	r3, [r3, #28]
 8001962:	4a10      	ldr	r2, [pc, #64]	@ (80019a4 <HAL_SPI_MspInit+0x80>)
 8001964:	f043 0301 	orr.w	r3, r3, #1
 8001968:	61d3      	str	r3, [r2, #28]
 800196a:	4b0e      	ldr	r3, [pc, #56]	@ (80019a4 <HAL_SPI_MspInit+0x80>)
 800196c:	69db      	ldr	r3, [r3, #28]
 800196e:	f003 0301 	and.w	r3, r3, #1
 8001972:	60fb      	str	r3, [r7, #12]
 8001974:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001976:	23e0      	movs	r3, #224	@ 0xe0
 8001978:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800197a:	2302      	movs	r3, #2
 800197c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800197e:	2300      	movs	r3, #0
 8001980:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001982:	2303      	movs	r3, #3
 8001984:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001986:	2305      	movs	r3, #5
 8001988:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800198a:	f107 0314 	add.w	r3, r7, #20
 800198e:	4619      	mov	r1, r3
 8001990:	4805      	ldr	r0, [pc, #20]	@ (80019a8 <HAL_SPI_MspInit+0x84>)
 8001992:	f000 faad 	bl	8001ef0 <HAL_GPIO_Init>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001996:	bf00      	nop
 8001998:	3728      	adds	r7, #40	@ 0x28
 800199a:	46bd      	mov	sp, r7
 800199c:	bd80      	pop	{r7, pc}
 800199e:	bf00      	nop
 80019a0:	40013000 	.word	0x40013000
 80019a4:	40023800 	.word	0x40023800
 80019a8:	40020000 	.word	0x40020000

080019ac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80019ac:	b480      	push	{r7}
 80019ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80019b0:	bf00      	nop
 80019b2:	e7fd      	b.n	80019b0 <NMI_Handler+0x4>

080019b4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80019b4:	b480      	push	{r7}
 80019b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80019b8:	bf00      	nop
 80019ba:	e7fd      	b.n	80019b8 <HardFault_Handler+0x4>

080019bc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80019bc:	b480      	push	{r7}
 80019be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80019c0:	bf00      	nop
 80019c2:	e7fd      	b.n	80019c0 <MemManage_Handler+0x4>

080019c4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80019c4:	b480      	push	{r7}
 80019c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80019c8:	bf00      	nop
 80019ca:	e7fd      	b.n	80019c8 <BusFault_Handler+0x4>

080019cc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80019cc:	b480      	push	{r7}
 80019ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80019d0:	bf00      	nop
 80019d2:	e7fd      	b.n	80019d0 <UsageFault_Handler+0x4>

080019d4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80019d4:	b480      	push	{r7}
 80019d6:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80019d8:	bf00      	nop
 80019da:	46bd      	mov	sp, r7
 80019dc:	bc80      	pop	{r7}
 80019de:	4770      	bx	lr

080019e0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80019e0:	b480      	push	{r7}
 80019e2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80019e4:	bf00      	nop
 80019e6:	46bd      	mov	sp, r7
 80019e8:	bc80      	pop	{r7}
 80019ea:	4770      	bx	lr

080019ec <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80019ec:	b480      	push	{r7}
 80019ee:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80019f0:	bf00      	nop
 80019f2:	46bd      	mov	sp, r7
 80019f4:	bc80      	pop	{r7}
 80019f6:	4770      	bx	lr

080019f8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80019fc:	f000 f92c 	bl	8001c58 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a00:	bf00      	nop
 8001a02:	bd80      	pop	{r7, pc}

08001a04 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 8001a08:	2080      	movs	r0, #128	@ 0x80
 8001a0a:	f000 fc19 	bl	8002240 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001a0e:	bf00      	nop
 8001a10:	bd80      	pop	{r7, pc}

08001a12 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001a12:	b480      	push	{r7}
 8001a14:	af00      	add	r7, sp, #0
  return 1;
 8001a16:	2301      	movs	r3, #1
}
 8001a18:	4618      	mov	r0, r3
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	bc80      	pop	{r7}
 8001a1e:	4770      	bx	lr

08001a20 <_kill>:

int _kill(int pid, int sig)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	b082      	sub	sp, #8
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	6078      	str	r0, [r7, #4]
 8001a28:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001a2a:	f002 fe1f 	bl	800466c <__errno>
 8001a2e:	4603      	mov	r3, r0
 8001a30:	2216      	movs	r2, #22
 8001a32:	601a      	str	r2, [r3, #0]
  return -1;
 8001a34:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a38:	4618      	mov	r0, r3
 8001a3a:	3708      	adds	r7, #8
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	bd80      	pop	{r7, pc}

08001a40 <_exit>:

void _exit (int status)
{
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b082      	sub	sp, #8
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001a48:	f04f 31ff 	mov.w	r1, #4294967295
 8001a4c:	6878      	ldr	r0, [r7, #4]
 8001a4e:	f7ff ffe7 	bl	8001a20 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001a52:	bf00      	nop
 8001a54:	e7fd      	b.n	8001a52 <_exit+0x12>

08001a56 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001a56:	b580      	push	{r7, lr}
 8001a58:	b086      	sub	sp, #24
 8001a5a:	af00      	add	r7, sp, #0
 8001a5c:	60f8      	str	r0, [r7, #12]
 8001a5e:	60b9      	str	r1, [r7, #8]
 8001a60:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a62:	2300      	movs	r3, #0
 8001a64:	617b      	str	r3, [r7, #20]
 8001a66:	e00a      	b.n	8001a7e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001a68:	f3af 8000 	nop.w
 8001a6c:	4601      	mov	r1, r0
 8001a6e:	68bb      	ldr	r3, [r7, #8]
 8001a70:	1c5a      	adds	r2, r3, #1
 8001a72:	60ba      	str	r2, [r7, #8]
 8001a74:	b2ca      	uxtb	r2, r1
 8001a76:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a78:	697b      	ldr	r3, [r7, #20]
 8001a7a:	3301      	adds	r3, #1
 8001a7c:	617b      	str	r3, [r7, #20]
 8001a7e:	697a      	ldr	r2, [r7, #20]
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	429a      	cmp	r2, r3
 8001a84:	dbf0      	blt.n	8001a68 <_read+0x12>
  }

  return len;
 8001a86:	687b      	ldr	r3, [r7, #4]
}
 8001a88:	4618      	mov	r0, r3
 8001a8a:	3718      	adds	r7, #24
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	bd80      	pop	{r7, pc}

08001a90 <_close>:
  }
  return len;
}

int _close(int file)
{
 8001a90:	b480      	push	{r7}
 8001a92:	b083      	sub	sp, #12
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001a98:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a9c:	4618      	mov	r0, r3
 8001a9e:	370c      	adds	r7, #12
 8001aa0:	46bd      	mov	sp, r7
 8001aa2:	bc80      	pop	{r7}
 8001aa4:	4770      	bx	lr

08001aa6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001aa6:	b480      	push	{r7}
 8001aa8:	b083      	sub	sp, #12
 8001aaa:	af00      	add	r7, sp, #0
 8001aac:	6078      	str	r0, [r7, #4]
 8001aae:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001ab0:	683b      	ldr	r3, [r7, #0]
 8001ab2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001ab6:	605a      	str	r2, [r3, #4]
  return 0;
 8001ab8:	2300      	movs	r3, #0
}
 8001aba:	4618      	mov	r0, r3
 8001abc:	370c      	adds	r7, #12
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	bc80      	pop	{r7}
 8001ac2:	4770      	bx	lr

08001ac4 <_isatty>:

int _isatty(int file)
{
 8001ac4:	b480      	push	{r7}
 8001ac6:	b083      	sub	sp, #12
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001acc:	2301      	movs	r3, #1
}
 8001ace:	4618      	mov	r0, r3
 8001ad0:	370c      	adds	r7, #12
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	bc80      	pop	{r7}
 8001ad6:	4770      	bx	lr

08001ad8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001ad8:	b480      	push	{r7}
 8001ada:	b085      	sub	sp, #20
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	60f8      	str	r0, [r7, #12]
 8001ae0:	60b9      	str	r1, [r7, #8]
 8001ae2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001ae4:	2300      	movs	r3, #0
}
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	3714      	adds	r7, #20
 8001aea:	46bd      	mov	sp, r7
 8001aec:	bc80      	pop	{r7}
 8001aee:	4770      	bx	lr

08001af0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001af0:	b580      	push	{r7, lr}
 8001af2:	b086      	sub	sp, #24
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001af8:	4a14      	ldr	r2, [pc, #80]	@ (8001b4c <_sbrk+0x5c>)
 8001afa:	4b15      	ldr	r3, [pc, #84]	@ (8001b50 <_sbrk+0x60>)
 8001afc:	1ad3      	subs	r3, r2, r3
 8001afe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b00:	697b      	ldr	r3, [r7, #20]
 8001b02:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b04:	4b13      	ldr	r3, [pc, #76]	@ (8001b54 <_sbrk+0x64>)
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d102      	bne.n	8001b12 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b0c:	4b11      	ldr	r3, [pc, #68]	@ (8001b54 <_sbrk+0x64>)
 8001b0e:	4a12      	ldr	r2, [pc, #72]	@ (8001b58 <_sbrk+0x68>)
 8001b10:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b12:	4b10      	ldr	r3, [pc, #64]	@ (8001b54 <_sbrk+0x64>)
 8001b14:	681a      	ldr	r2, [r3, #0]
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	4413      	add	r3, r2
 8001b1a:	693a      	ldr	r2, [r7, #16]
 8001b1c:	429a      	cmp	r2, r3
 8001b1e:	d207      	bcs.n	8001b30 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b20:	f002 fda4 	bl	800466c <__errno>
 8001b24:	4603      	mov	r3, r0
 8001b26:	220c      	movs	r2, #12
 8001b28:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001b2a:	f04f 33ff 	mov.w	r3, #4294967295
 8001b2e:	e009      	b.n	8001b44 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b30:	4b08      	ldr	r3, [pc, #32]	@ (8001b54 <_sbrk+0x64>)
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b36:	4b07      	ldr	r3, [pc, #28]	@ (8001b54 <_sbrk+0x64>)
 8001b38:	681a      	ldr	r2, [r3, #0]
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	4413      	add	r3, r2
 8001b3e:	4a05      	ldr	r2, [pc, #20]	@ (8001b54 <_sbrk+0x64>)
 8001b40:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001b42:	68fb      	ldr	r3, [r7, #12]
}
 8001b44:	4618      	mov	r0, r3
 8001b46:	3718      	adds	r7, #24
 8001b48:	46bd      	mov	sp, r7
 8001b4a:	bd80      	pop	{r7, pc}
 8001b4c:	20014000 	.word	0x20014000
 8001b50:	00000400 	.word	0x00000400
 8001b54:	20000288 	.word	0x20000288
 8001b58:	200003e0 	.word	0x200003e0

08001b5c <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001b5c:	b480      	push	{r7}
 8001b5e:	af00      	add	r7, sp, #0
    
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b60:	bf00      	nop
 8001b62:	46bd      	mov	sp, r7
 8001b64:	bc80      	pop	{r7}
 8001b66:	4770      	bx	lr

08001b68 <Reset_Handler>:
  .type Reset_Handler, %function
Reset_Handler:


/* Call the clock system initialization function.*/
    bl  SystemInit
 8001b68:	f7ff fff8 	bl	8001b5c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001b6c:	480b      	ldr	r0, [pc, #44]	@ (8001b9c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001b6e:	490c      	ldr	r1, [pc, #48]	@ (8001ba0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001b70:	4a0c      	ldr	r2, [pc, #48]	@ (8001ba4 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001b72:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b74:	e002      	b.n	8001b7c <LoopCopyDataInit>

08001b76 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b76:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b78:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b7a:	3304      	adds	r3, #4

08001b7c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b7c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b7e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b80:	d3f9      	bcc.n	8001b76 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b82:	4a09      	ldr	r2, [pc, #36]	@ (8001ba8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001b84:	4c09      	ldr	r4, [pc, #36]	@ (8001bac <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001b86:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b88:	e001      	b.n	8001b8e <LoopFillZerobss>

08001b8a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b8a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b8c:	3204      	adds	r2, #4

08001b8e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b8e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b90:	d3fb      	bcc.n	8001b8a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001b92:	f002 fd71 	bl	8004678 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001b96:	f7ff fd9b 	bl	80016d0 <main>
  bx lr
 8001b9a:	4770      	bx	lr
  ldr r0, =_sdata
 8001b9c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ba0:	200001ec 	.word	0x200001ec
  ldr r2, =_sidata
 8001ba4:	08006780 	.word	0x08006780
  ldr r2, =_sbss
 8001ba8:	200001ec 	.word	0x200001ec
  ldr r4, =_ebss
 8001bac:	200003dc 	.word	0x200003dc

08001bb0 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001bb0:	e7fe      	b.n	8001bb0 <ADC1_IRQHandler>

08001bb2 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001bb2:	b580      	push	{r7, lr}
 8001bb4:	b082      	sub	sp, #8
 8001bb6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001bb8:	2300      	movs	r3, #0
 8001bba:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001bbc:	2003      	movs	r0, #3
 8001bbe:	f000 f955 	bl	8001e6c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001bc2:	200f      	movs	r0, #15
 8001bc4:	f000 f80e 	bl	8001be4 <HAL_InitTick>
 8001bc8:	4603      	mov	r3, r0
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d002      	beq.n	8001bd4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001bce:	2301      	movs	r3, #1
 8001bd0:	71fb      	strb	r3, [r7, #7]
 8001bd2:	e001      	b.n	8001bd8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001bd4:	f7ff fe78 	bl	80018c8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001bd8:	79fb      	ldrb	r3, [r7, #7]
}
 8001bda:	4618      	mov	r0, r3
 8001bdc:	3708      	adds	r7, #8
 8001bde:	46bd      	mov	sp, r7
 8001be0:	bd80      	pop	{r7, pc}
	...

08001be4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	b084      	sub	sp, #16
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001bec:	2300      	movs	r3, #0
 8001bee:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001bf0:	4b16      	ldr	r3, [pc, #88]	@ (8001c4c <HAL_InitTick+0x68>)
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d022      	beq.n	8001c3e <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001bf8:	4b15      	ldr	r3, [pc, #84]	@ (8001c50 <HAL_InitTick+0x6c>)
 8001bfa:	681a      	ldr	r2, [r3, #0]
 8001bfc:	4b13      	ldr	r3, [pc, #76]	@ (8001c4c <HAL_InitTick+0x68>)
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001c04:	fbb1 f3f3 	udiv	r3, r1, r3
 8001c08:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	f000 f962 	bl	8001ed6 <HAL_SYSTICK_Config>
 8001c12:	4603      	mov	r3, r0
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d10f      	bne.n	8001c38 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	2b0f      	cmp	r3, #15
 8001c1c:	d809      	bhi.n	8001c32 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c1e:	2200      	movs	r2, #0
 8001c20:	6879      	ldr	r1, [r7, #4]
 8001c22:	f04f 30ff 	mov.w	r0, #4294967295
 8001c26:	f000 f92c 	bl	8001e82 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001c2a:	4a0a      	ldr	r2, [pc, #40]	@ (8001c54 <HAL_InitTick+0x70>)
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	6013      	str	r3, [r2, #0]
 8001c30:	e007      	b.n	8001c42 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8001c32:	2301      	movs	r3, #1
 8001c34:	73fb      	strb	r3, [r7, #15]
 8001c36:	e004      	b.n	8001c42 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001c38:	2301      	movs	r3, #1
 8001c3a:	73fb      	strb	r3, [r7, #15]
 8001c3c:	e001      	b.n	8001c42 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001c3e:	2301      	movs	r3, #1
 8001c40:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001c42:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c44:	4618      	mov	r0, r3
 8001c46:	3710      	adds	r7, #16
 8001c48:	46bd      	mov	sp, r7
 8001c4a:	bd80      	pop	{r7, pc}
 8001c4c:	20000020 	.word	0x20000020
 8001c50:	20000018 	.word	0x20000018
 8001c54:	2000001c 	.word	0x2000001c

08001c58 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c58:	b480      	push	{r7}
 8001c5a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001c5c:	4b05      	ldr	r3, [pc, #20]	@ (8001c74 <HAL_IncTick+0x1c>)
 8001c5e:	681a      	ldr	r2, [r3, #0]
 8001c60:	4b05      	ldr	r3, [pc, #20]	@ (8001c78 <HAL_IncTick+0x20>)
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	4413      	add	r3, r2
 8001c66:	4a03      	ldr	r2, [pc, #12]	@ (8001c74 <HAL_IncTick+0x1c>)
 8001c68:	6013      	str	r3, [r2, #0]
}
 8001c6a:	bf00      	nop
 8001c6c:	46bd      	mov	sp, r7
 8001c6e:	bc80      	pop	{r7}
 8001c70:	4770      	bx	lr
 8001c72:	bf00      	nop
 8001c74:	2000028c 	.word	0x2000028c
 8001c78:	20000020 	.word	0x20000020

08001c7c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c7c:	b480      	push	{r7}
 8001c7e:	af00      	add	r7, sp, #0
  return uwTick;
 8001c80:	4b02      	ldr	r3, [pc, #8]	@ (8001c8c <HAL_GetTick+0x10>)
 8001c82:	681b      	ldr	r3, [r3, #0]
}
 8001c84:	4618      	mov	r0, r3
 8001c86:	46bd      	mov	sp, r7
 8001c88:	bc80      	pop	{r7}
 8001c8a:	4770      	bx	lr
 8001c8c:	2000028c 	.word	0x2000028c

08001c90 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	b084      	sub	sp, #16
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001c98:	f7ff fff0 	bl	8001c7c <HAL_GetTick>
 8001c9c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001ca2:	68fb      	ldr	r3, [r7, #12]
 8001ca4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ca8:	d004      	beq.n	8001cb4 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8001caa:	4b09      	ldr	r3, [pc, #36]	@ (8001cd0 <HAL_Delay+0x40>)
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	68fa      	ldr	r2, [r7, #12]
 8001cb0:	4413      	add	r3, r2
 8001cb2:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001cb4:	bf00      	nop
 8001cb6:	f7ff ffe1 	bl	8001c7c <HAL_GetTick>
 8001cba:	4602      	mov	r2, r0
 8001cbc:	68bb      	ldr	r3, [r7, #8]
 8001cbe:	1ad3      	subs	r3, r2, r3
 8001cc0:	68fa      	ldr	r2, [r7, #12]
 8001cc2:	429a      	cmp	r2, r3
 8001cc4:	d8f7      	bhi.n	8001cb6 <HAL_Delay+0x26>
  {
  }
}
 8001cc6:	bf00      	nop
 8001cc8:	bf00      	nop
 8001cca:	3710      	adds	r7, #16
 8001ccc:	46bd      	mov	sp, r7
 8001cce:	bd80      	pop	{r7, pc}
 8001cd0:	20000020 	.word	0x20000020

08001cd4 <__NVIC_SetPriorityGrouping>:
{
 8001cd4:	b480      	push	{r7}
 8001cd6:	b085      	sub	sp, #20
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	f003 0307 	and.w	r3, r3, #7
 8001ce2:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ce4:	4b0c      	ldr	r3, [pc, #48]	@ (8001d18 <__NVIC_SetPriorityGrouping+0x44>)
 8001ce6:	68db      	ldr	r3, [r3, #12]
 8001ce8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001cea:	68ba      	ldr	r2, [r7, #8]
 8001cec:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001cf0:	4013      	ands	r3, r2
 8001cf2:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001cf8:	68bb      	ldr	r3, [r7, #8]
 8001cfa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001cfc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001d00:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001d04:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001d06:	4a04      	ldr	r2, [pc, #16]	@ (8001d18 <__NVIC_SetPriorityGrouping+0x44>)
 8001d08:	68bb      	ldr	r3, [r7, #8]
 8001d0a:	60d3      	str	r3, [r2, #12]
}
 8001d0c:	bf00      	nop
 8001d0e:	3714      	adds	r7, #20
 8001d10:	46bd      	mov	sp, r7
 8001d12:	bc80      	pop	{r7}
 8001d14:	4770      	bx	lr
 8001d16:	bf00      	nop
 8001d18:	e000ed00 	.word	0xe000ed00

08001d1c <__NVIC_GetPriorityGrouping>:
{
 8001d1c:	b480      	push	{r7}
 8001d1e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d20:	4b04      	ldr	r3, [pc, #16]	@ (8001d34 <__NVIC_GetPriorityGrouping+0x18>)
 8001d22:	68db      	ldr	r3, [r3, #12]
 8001d24:	0a1b      	lsrs	r3, r3, #8
 8001d26:	f003 0307 	and.w	r3, r3, #7
}
 8001d2a:	4618      	mov	r0, r3
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	bc80      	pop	{r7}
 8001d30:	4770      	bx	lr
 8001d32:	bf00      	nop
 8001d34:	e000ed00 	.word	0xe000ed00

08001d38 <__NVIC_EnableIRQ>:
{
 8001d38:	b480      	push	{r7}
 8001d3a:	b083      	sub	sp, #12
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	4603      	mov	r3, r0
 8001d40:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	db0b      	blt.n	8001d62 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d4a:	79fb      	ldrb	r3, [r7, #7]
 8001d4c:	f003 021f 	and.w	r2, r3, #31
 8001d50:	4906      	ldr	r1, [pc, #24]	@ (8001d6c <__NVIC_EnableIRQ+0x34>)
 8001d52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d56:	095b      	lsrs	r3, r3, #5
 8001d58:	2001      	movs	r0, #1
 8001d5a:	fa00 f202 	lsl.w	r2, r0, r2
 8001d5e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001d62:	bf00      	nop
 8001d64:	370c      	adds	r7, #12
 8001d66:	46bd      	mov	sp, r7
 8001d68:	bc80      	pop	{r7}
 8001d6a:	4770      	bx	lr
 8001d6c:	e000e100 	.word	0xe000e100

08001d70 <__NVIC_SetPriority>:
{
 8001d70:	b480      	push	{r7}
 8001d72:	b083      	sub	sp, #12
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	4603      	mov	r3, r0
 8001d78:	6039      	str	r1, [r7, #0]
 8001d7a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	db0a      	blt.n	8001d9a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d84:	683b      	ldr	r3, [r7, #0]
 8001d86:	b2da      	uxtb	r2, r3
 8001d88:	490c      	ldr	r1, [pc, #48]	@ (8001dbc <__NVIC_SetPriority+0x4c>)
 8001d8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d8e:	0112      	lsls	r2, r2, #4
 8001d90:	b2d2      	uxtb	r2, r2
 8001d92:	440b      	add	r3, r1
 8001d94:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8001d98:	e00a      	b.n	8001db0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d9a:	683b      	ldr	r3, [r7, #0]
 8001d9c:	b2da      	uxtb	r2, r3
 8001d9e:	4908      	ldr	r1, [pc, #32]	@ (8001dc0 <__NVIC_SetPriority+0x50>)
 8001da0:	79fb      	ldrb	r3, [r7, #7]
 8001da2:	f003 030f 	and.w	r3, r3, #15
 8001da6:	3b04      	subs	r3, #4
 8001da8:	0112      	lsls	r2, r2, #4
 8001daa:	b2d2      	uxtb	r2, r2
 8001dac:	440b      	add	r3, r1
 8001dae:	761a      	strb	r2, [r3, #24]
}
 8001db0:	bf00      	nop
 8001db2:	370c      	adds	r7, #12
 8001db4:	46bd      	mov	sp, r7
 8001db6:	bc80      	pop	{r7}
 8001db8:	4770      	bx	lr
 8001dba:	bf00      	nop
 8001dbc:	e000e100 	.word	0xe000e100
 8001dc0:	e000ed00 	.word	0xe000ed00

08001dc4 <NVIC_EncodePriority>:
{
 8001dc4:	b480      	push	{r7}
 8001dc6:	b089      	sub	sp, #36	@ 0x24
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	60f8      	str	r0, [r7, #12]
 8001dcc:	60b9      	str	r1, [r7, #8]
 8001dce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001dd0:	68fb      	ldr	r3, [r7, #12]
 8001dd2:	f003 0307 	and.w	r3, r3, #7
 8001dd6:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001dd8:	69fb      	ldr	r3, [r7, #28]
 8001dda:	f1c3 0307 	rsb	r3, r3, #7
 8001dde:	2b04      	cmp	r3, #4
 8001de0:	bf28      	it	cs
 8001de2:	2304      	movcs	r3, #4
 8001de4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001de6:	69fb      	ldr	r3, [r7, #28]
 8001de8:	3304      	adds	r3, #4
 8001dea:	2b06      	cmp	r3, #6
 8001dec:	d902      	bls.n	8001df4 <NVIC_EncodePriority+0x30>
 8001dee:	69fb      	ldr	r3, [r7, #28]
 8001df0:	3b03      	subs	r3, #3
 8001df2:	e000      	b.n	8001df6 <NVIC_EncodePriority+0x32>
 8001df4:	2300      	movs	r3, #0
 8001df6:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001df8:	f04f 32ff 	mov.w	r2, #4294967295
 8001dfc:	69bb      	ldr	r3, [r7, #24]
 8001dfe:	fa02 f303 	lsl.w	r3, r2, r3
 8001e02:	43da      	mvns	r2, r3
 8001e04:	68bb      	ldr	r3, [r7, #8]
 8001e06:	401a      	ands	r2, r3
 8001e08:	697b      	ldr	r3, [r7, #20]
 8001e0a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e0c:	f04f 31ff 	mov.w	r1, #4294967295
 8001e10:	697b      	ldr	r3, [r7, #20]
 8001e12:	fa01 f303 	lsl.w	r3, r1, r3
 8001e16:	43d9      	mvns	r1, r3
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e1c:	4313      	orrs	r3, r2
}
 8001e1e:	4618      	mov	r0, r3
 8001e20:	3724      	adds	r7, #36	@ 0x24
 8001e22:	46bd      	mov	sp, r7
 8001e24:	bc80      	pop	{r7}
 8001e26:	4770      	bx	lr

08001e28 <SysTick_Config>:
{
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	b082      	sub	sp, #8
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	3b01      	subs	r3, #1
 8001e34:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001e38:	d301      	bcc.n	8001e3e <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8001e3a:	2301      	movs	r3, #1
 8001e3c:	e00f      	b.n	8001e5e <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001e3e:	4a0a      	ldr	r2, [pc, #40]	@ (8001e68 <SysTick_Config+0x40>)
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	3b01      	subs	r3, #1
 8001e44:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001e46:	210f      	movs	r1, #15
 8001e48:	f04f 30ff 	mov.w	r0, #4294967295
 8001e4c:	f7ff ff90 	bl	8001d70 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001e50:	4b05      	ldr	r3, [pc, #20]	@ (8001e68 <SysTick_Config+0x40>)
 8001e52:	2200      	movs	r2, #0
 8001e54:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001e56:	4b04      	ldr	r3, [pc, #16]	@ (8001e68 <SysTick_Config+0x40>)
 8001e58:	2207      	movs	r2, #7
 8001e5a:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8001e5c:	2300      	movs	r3, #0
}
 8001e5e:	4618      	mov	r0, r3
 8001e60:	3708      	adds	r7, #8
 8001e62:	46bd      	mov	sp, r7
 8001e64:	bd80      	pop	{r7, pc}
 8001e66:	bf00      	nop
 8001e68:	e000e010 	.word	0xe000e010

08001e6c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	b082      	sub	sp, #8
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001e74:	6878      	ldr	r0, [r7, #4]
 8001e76:	f7ff ff2d 	bl	8001cd4 <__NVIC_SetPriorityGrouping>
}
 8001e7a:	bf00      	nop
 8001e7c:	3708      	adds	r7, #8
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	bd80      	pop	{r7, pc}

08001e82 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e82:	b580      	push	{r7, lr}
 8001e84:	b086      	sub	sp, #24
 8001e86:	af00      	add	r7, sp, #0
 8001e88:	4603      	mov	r3, r0
 8001e8a:	60b9      	str	r1, [r7, #8]
 8001e8c:	607a      	str	r2, [r7, #4]
 8001e8e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001e90:	2300      	movs	r3, #0
 8001e92:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001e94:	f7ff ff42 	bl	8001d1c <__NVIC_GetPriorityGrouping>
 8001e98:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001e9a:	687a      	ldr	r2, [r7, #4]
 8001e9c:	68b9      	ldr	r1, [r7, #8]
 8001e9e:	6978      	ldr	r0, [r7, #20]
 8001ea0:	f7ff ff90 	bl	8001dc4 <NVIC_EncodePriority>
 8001ea4:	4602      	mov	r2, r0
 8001ea6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001eaa:	4611      	mov	r1, r2
 8001eac:	4618      	mov	r0, r3
 8001eae:	f7ff ff5f 	bl	8001d70 <__NVIC_SetPriority>
}
 8001eb2:	bf00      	nop
 8001eb4:	3718      	adds	r7, #24
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	bd80      	pop	{r7, pc}

08001eba <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l1xx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001eba:	b580      	push	{r7, lr}
 8001ebc:	b082      	sub	sp, #8
 8001ebe:	af00      	add	r7, sp, #0
 8001ec0:	4603      	mov	r3, r0
 8001ec2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ec4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ec8:	4618      	mov	r0, r3
 8001eca:	f7ff ff35 	bl	8001d38 <__NVIC_EnableIRQ>
}
 8001ece:	bf00      	nop
 8001ed0:	3708      	adds	r7, #8
 8001ed2:	46bd      	mov	sp, r7
 8001ed4:	bd80      	pop	{r7, pc}

08001ed6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001ed6:	b580      	push	{r7, lr}
 8001ed8:	b082      	sub	sp, #8
 8001eda:	af00      	add	r7, sp, #0
 8001edc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001ede:	6878      	ldr	r0, [r7, #4]
 8001ee0:	f7ff ffa2 	bl	8001e28 <SysTick_Config>
 8001ee4:	4603      	mov	r3, r0
}
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	3708      	adds	r7, #8
 8001eea:	46bd      	mov	sp, r7
 8001eec:	bd80      	pop	{r7, pc}
	...

08001ef0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001ef0:	b480      	push	{r7}
 8001ef2:	b087      	sub	sp, #28
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	6078      	str	r0, [r7, #4]
 8001ef8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8001efa:	2300      	movs	r3, #0
 8001efc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8001efe:	2300      	movs	r3, #0
 8001f00:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00;
 8001f02:	2300      	movs	r3, #0
 8001f04:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8001f06:	e160      	b.n	80021ca <HAL_GPIO_Init+0x2da>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8001f08:	683b      	ldr	r3, [r7, #0]
 8001f0a:	681a      	ldr	r2, [r3, #0]
 8001f0c:	2101      	movs	r1, #1
 8001f0e:	697b      	ldr	r3, [r7, #20]
 8001f10:	fa01 f303 	lsl.w	r3, r1, r3
 8001f14:	4013      	ands	r3, r2
 8001f16:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	f000 8152 	beq.w	80021c4 <HAL_GPIO_Init+0x2d4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001f20:	683b      	ldr	r3, [r7, #0]
 8001f22:	685b      	ldr	r3, [r3, #4]
 8001f24:	f003 0303 	and.w	r3, r3, #3
 8001f28:	2b01      	cmp	r3, #1
 8001f2a:	d005      	beq.n	8001f38 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001f2c:	683b      	ldr	r3, [r7, #0]
 8001f2e:	685b      	ldr	r3, [r3, #4]
 8001f30:	f003 0303 	and.w	r3, r3, #3
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001f34:	2b02      	cmp	r3, #2
 8001f36:	d130      	bne.n	8001f9a <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	689b      	ldr	r3, [r3, #8]
 8001f3c:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8001f3e:	697b      	ldr	r3, [r7, #20]
 8001f40:	005b      	lsls	r3, r3, #1
 8001f42:	2203      	movs	r2, #3
 8001f44:	fa02 f303 	lsl.w	r3, r2, r3
 8001f48:	43db      	mvns	r3, r3
 8001f4a:	693a      	ldr	r2, [r7, #16]
 8001f4c:	4013      	ands	r3, r2
 8001f4e:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2));
 8001f50:	683b      	ldr	r3, [r7, #0]
 8001f52:	68da      	ldr	r2, [r3, #12]
 8001f54:	697b      	ldr	r3, [r7, #20]
 8001f56:	005b      	lsls	r3, r3, #1
 8001f58:	fa02 f303 	lsl.w	r3, r2, r3
 8001f5c:	693a      	ldr	r2, [r7, #16]
 8001f5e:	4313      	orrs	r3, r2
 8001f60:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	693a      	ldr	r2, [r7, #16]
 8001f66:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	685b      	ldr	r3, [r3, #4]
 8001f6c:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 8001f6e:	2201      	movs	r2, #1
 8001f70:	697b      	ldr	r3, [r7, #20]
 8001f72:	fa02 f303 	lsl.w	r3, r2, r3
 8001f76:	43db      	mvns	r3, r3
 8001f78:	693a      	ldr	r2, [r7, #16]
 8001f7a:	4013      	ands	r3, r2
 8001f7c:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, ((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001f7e:	683b      	ldr	r3, [r7, #0]
 8001f80:	685b      	ldr	r3, [r3, #4]
 8001f82:	091b      	lsrs	r3, r3, #4
 8001f84:	f003 0201 	and.w	r2, r3, #1
 8001f88:	697b      	ldr	r3, [r7, #20]
 8001f8a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f8e:	693a      	ldr	r2, [r7, #16]
 8001f90:	4313      	orrs	r3, r2
 8001f92:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	693a      	ldr	r2, [r7, #16]
 8001f98:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001f9a:	683b      	ldr	r3, [r7, #0]
 8001f9c:	685b      	ldr	r3, [r3, #4]
 8001f9e:	f003 0303 	and.w	r3, r3, #3
 8001fa2:	2b03      	cmp	r3, #3
 8001fa4:	d017      	beq.n	8001fd6 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	68db      	ldr	r3, [r3, #12]
 8001faa:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2));
 8001fac:	697b      	ldr	r3, [r7, #20]
 8001fae:	005b      	lsls	r3, r3, #1
 8001fb0:	2203      	movs	r2, #3
 8001fb2:	fa02 f303 	lsl.w	r3, r2, r3
 8001fb6:	43db      	mvns	r3, r3
 8001fb8:	693a      	ldr	r2, [r7, #16]
 8001fba:	4013      	ands	r3, r2
 8001fbc:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_Init->Pull) << (position * 2));
 8001fbe:	683b      	ldr	r3, [r7, #0]
 8001fc0:	689a      	ldr	r2, [r3, #8]
 8001fc2:	697b      	ldr	r3, [r7, #20]
 8001fc4:	005b      	lsls	r3, r3, #1
 8001fc6:	fa02 f303 	lsl.w	r3, r2, r3
 8001fca:	693a      	ldr	r2, [r7, #16]
 8001fcc:	4313      	orrs	r3, r2
 8001fce:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	693a      	ldr	r2, [r7, #16]
 8001fd4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001fd6:	683b      	ldr	r3, [r7, #0]
 8001fd8:	685b      	ldr	r3, [r3, #4]
 8001fda:	f003 0303 	and.w	r3, r3, #3
 8001fde:	2b02      	cmp	r3, #2
 8001fe0:	d123      	bne.n	800202a <HAL_GPIO_Init+0x13a>
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        /* Identify AFRL or AFRH register based on IO position*/
        temp = GPIOx->AFR[position >> 3];
 8001fe2:	697b      	ldr	r3, [r7, #20]
 8001fe4:	08da      	lsrs	r2, r3, #3
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	3208      	adds	r2, #8
 8001fea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001fee:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4));
 8001ff0:	697b      	ldr	r3, [r7, #20]
 8001ff2:	f003 0307 	and.w	r3, r3, #7
 8001ff6:	009b      	lsls	r3, r3, #2
 8001ff8:	220f      	movs	r2, #15
 8001ffa:	fa02 f303 	lsl.w	r3, r2, r3
 8001ffe:	43db      	mvns	r3, r3
 8002000:	693a      	ldr	r2, [r7, #16]
 8002002:	4013      	ands	r3, r2
 8002004:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4));
 8002006:	683b      	ldr	r3, [r7, #0]
 8002008:	691a      	ldr	r2, [r3, #16]
 800200a:	697b      	ldr	r3, [r7, #20]
 800200c:	f003 0307 	and.w	r3, r3, #7
 8002010:	009b      	lsls	r3, r3, #2
 8002012:	fa02 f303 	lsl.w	r3, r2, r3
 8002016:	693a      	ldr	r2, [r7, #16]
 8002018:	4313      	orrs	r3, r2
 800201a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 800201c:	697b      	ldr	r3, [r7, #20]
 800201e:	08da      	lsrs	r2, r3, #3
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	3208      	adds	r2, #8
 8002024:	6939      	ldr	r1, [r7, #16]
 8002026:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2));
 8002030:	697b      	ldr	r3, [r7, #20]
 8002032:	005b      	lsls	r3, r3, #1
 8002034:	2203      	movs	r2, #3
 8002036:	fa02 f303 	lsl.w	r3, r2, r3
 800203a:	43db      	mvns	r3, r3
 800203c:	693a      	ldr	r2, [r7, #16]
 800203e:	4013      	ands	r3, r2
 8002040:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002042:	683b      	ldr	r3, [r7, #0]
 8002044:	685b      	ldr	r3, [r3, #4]
 8002046:	f003 0203 	and.w	r2, r3, #3
 800204a:	697b      	ldr	r3, [r7, #20]
 800204c:	005b      	lsls	r3, r3, #1
 800204e:	fa02 f303 	lsl.w	r3, r2, r3
 8002052:	693a      	ldr	r2, [r7, #16]
 8002054:	4313      	orrs	r3, r2
 8002056:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	693a      	ldr	r2, [r7, #16]
 800205c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800205e:	683b      	ldr	r3, [r7, #0]
 8002060:	685b      	ldr	r3, [r3, #4]
 8002062:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002066:	2b00      	cmp	r3, #0
 8002068:	f000 80ac 	beq.w	80021c4 <HAL_GPIO_Init+0x2d4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800206c:	4b5e      	ldr	r3, [pc, #376]	@ (80021e8 <HAL_GPIO_Init+0x2f8>)
 800206e:	6a1b      	ldr	r3, [r3, #32]
 8002070:	4a5d      	ldr	r2, [pc, #372]	@ (80021e8 <HAL_GPIO_Init+0x2f8>)
 8002072:	f043 0301 	orr.w	r3, r3, #1
 8002076:	6213      	str	r3, [r2, #32]
 8002078:	4b5b      	ldr	r3, [pc, #364]	@ (80021e8 <HAL_GPIO_Init+0x2f8>)
 800207a:	6a1b      	ldr	r3, [r3, #32]
 800207c:	f003 0301 	and.w	r3, r3, #1
 8002080:	60bb      	str	r3, [r7, #8]
 8002082:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 8002084:	4a59      	ldr	r2, [pc, #356]	@ (80021ec <HAL_GPIO_Init+0x2fc>)
 8002086:	697b      	ldr	r3, [r7, #20]
 8002088:	089b      	lsrs	r3, r3, #2
 800208a:	3302      	adds	r3, #2
 800208c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002090:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
 8002092:	697b      	ldr	r3, [r7, #20]
 8002094:	f003 0303 	and.w	r3, r3, #3
 8002098:	009b      	lsls	r3, r3, #2
 800209a:	220f      	movs	r2, #15
 800209c:	fa02 f303 	lsl.w	r3, r2, r3
 80020a0:	43db      	mvns	r3, r3
 80020a2:	693a      	ldr	r2, [r7, #16]
 80020a4:	4013      	ands	r3, r2
 80020a6:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	4a51      	ldr	r2, [pc, #324]	@ (80021f0 <HAL_GPIO_Init+0x300>)
 80020ac:	4293      	cmp	r3, r2
 80020ae:	d025      	beq.n	80020fc <HAL_GPIO_Init+0x20c>
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	4a50      	ldr	r2, [pc, #320]	@ (80021f4 <HAL_GPIO_Init+0x304>)
 80020b4:	4293      	cmp	r3, r2
 80020b6:	d01f      	beq.n	80020f8 <HAL_GPIO_Init+0x208>
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	4a4f      	ldr	r2, [pc, #316]	@ (80021f8 <HAL_GPIO_Init+0x308>)
 80020bc:	4293      	cmp	r3, r2
 80020be:	d019      	beq.n	80020f4 <HAL_GPIO_Init+0x204>
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	4a4e      	ldr	r2, [pc, #312]	@ (80021fc <HAL_GPIO_Init+0x30c>)
 80020c4:	4293      	cmp	r3, r2
 80020c6:	d013      	beq.n	80020f0 <HAL_GPIO_Init+0x200>
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	4a4d      	ldr	r2, [pc, #308]	@ (8002200 <HAL_GPIO_Init+0x310>)
 80020cc:	4293      	cmp	r3, r2
 80020ce:	d00d      	beq.n	80020ec <HAL_GPIO_Init+0x1fc>
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	4a4c      	ldr	r2, [pc, #304]	@ (8002204 <HAL_GPIO_Init+0x314>)
 80020d4:	4293      	cmp	r3, r2
 80020d6:	d007      	beq.n	80020e8 <HAL_GPIO_Init+0x1f8>
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	4a4b      	ldr	r2, [pc, #300]	@ (8002208 <HAL_GPIO_Init+0x318>)
 80020dc:	4293      	cmp	r3, r2
 80020de:	d101      	bne.n	80020e4 <HAL_GPIO_Init+0x1f4>
 80020e0:	2306      	movs	r3, #6
 80020e2:	e00c      	b.n	80020fe <HAL_GPIO_Init+0x20e>
 80020e4:	2307      	movs	r3, #7
 80020e6:	e00a      	b.n	80020fe <HAL_GPIO_Init+0x20e>
 80020e8:	2305      	movs	r3, #5
 80020ea:	e008      	b.n	80020fe <HAL_GPIO_Init+0x20e>
 80020ec:	2304      	movs	r3, #4
 80020ee:	e006      	b.n	80020fe <HAL_GPIO_Init+0x20e>
 80020f0:	2303      	movs	r3, #3
 80020f2:	e004      	b.n	80020fe <HAL_GPIO_Init+0x20e>
 80020f4:	2302      	movs	r3, #2
 80020f6:	e002      	b.n	80020fe <HAL_GPIO_Init+0x20e>
 80020f8:	2301      	movs	r3, #1
 80020fa:	e000      	b.n	80020fe <HAL_GPIO_Init+0x20e>
 80020fc:	2300      	movs	r3, #0
 80020fe:	697a      	ldr	r2, [r7, #20]
 8002100:	f002 0203 	and.w	r2, r2, #3
 8002104:	0092      	lsls	r2, r2, #2
 8002106:	4093      	lsls	r3, r2
 8002108:	693a      	ldr	r2, [r7, #16]
 800210a:	4313      	orrs	r3, r2
 800210c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 800210e:	4937      	ldr	r1, [pc, #220]	@ (80021ec <HAL_GPIO_Init+0x2fc>)
 8002110:	697b      	ldr	r3, [r7, #20]
 8002112:	089b      	lsrs	r3, r3, #2
 8002114:	3302      	adds	r3, #2
 8002116:	693a      	ldr	r2, [r7, #16]
 8002118:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800211c:	4b3b      	ldr	r3, [pc, #236]	@ (800220c <HAL_GPIO_Init+0x31c>)
 800211e:	689b      	ldr	r3, [r3, #8]
 8002120:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	43db      	mvns	r3, r3
 8002126:	693a      	ldr	r2, [r7, #16]
 8002128:	4013      	ands	r3, r2
 800212a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800212c:	683b      	ldr	r3, [r7, #0]
 800212e:	685b      	ldr	r3, [r3, #4]
 8002130:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002134:	2b00      	cmp	r3, #0
 8002136:	d003      	beq.n	8002140 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(temp, iocurrent);
 8002138:	693a      	ldr	r2, [r7, #16]
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	4313      	orrs	r3, r2
 800213e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002140:	4a32      	ldr	r2, [pc, #200]	@ (800220c <HAL_GPIO_Init+0x31c>)
 8002142:	693b      	ldr	r3, [r7, #16]
 8002144:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002146:	4b31      	ldr	r3, [pc, #196]	@ (800220c <HAL_GPIO_Init+0x31c>)
 8002148:	68db      	ldr	r3, [r3, #12]
 800214a:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	43db      	mvns	r3, r3
 8002150:	693a      	ldr	r2, [r7, #16]
 8002152:	4013      	ands	r3, r2
 8002154:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002156:	683b      	ldr	r3, [r7, #0]
 8002158:	685b      	ldr	r3, [r3, #4]
 800215a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800215e:	2b00      	cmp	r3, #0
 8002160:	d003      	beq.n	800216a <HAL_GPIO_Init+0x27a>
        {
          SET_BIT(temp, iocurrent);
 8002162:	693a      	ldr	r2, [r7, #16]
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	4313      	orrs	r3, r2
 8002168:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800216a:	4a28      	ldr	r2, [pc, #160]	@ (800220c <HAL_GPIO_Init+0x31c>)
 800216c:	693b      	ldr	r3, [r7, #16]
 800216e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002170:	4b26      	ldr	r3, [pc, #152]	@ (800220c <HAL_GPIO_Init+0x31c>)
 8002172:	685b      	ldr	r3, [r3, #4]
 8002174:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	43db      	mvns	r3, r3
 800217a:	693a      	ldr	r2, [r7, #16]
 800217c:	4013      	ands	r3, r2
 800217e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002180:	683b      	ldr	r3, [r7, #0]
 8002182:	685b      	ldr	r3, [r3, #4]
 8002184:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002188:	2b00      	cmp	r3, #0
 800218a:	d003      	beq.n	8002194 <HAL_GPIO_Init+0x2a4>
        {
          SET_BIT(temp, iocurrent);
 800218c:	693a      	ldr	r2, [r7, #16]
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	4313      	orrs	r3, r2
 8002192:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002194:	4a1d      	ldr	r2, [pc, #116]	@ (800220c <HAL_GPIO_Init+0x31c>)
 8002196:	693b      	ldr	r3, [r7, #16]
 8002198:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800219a:	4b1c      	ldr	r3, [pc, #112]	@ (800220c <HAL_GPIO_Init+0x31c>)
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	43db      	mvns	r3, r3
 80021a4:	693a      	ldr	r2, [r7, #16]
 80021a6:	4013      	ands	r3, r2
 80021a8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80021aa:	683b      	ldr	r3, [r7, #0]
 80021ac:	685b      	ldr	r3, [r3, #4]
 80021ae:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d003      	beq.n	80021be <HAL_GPIO_Init+0x2ce>
        {
          SET_BIT(temp, iocurrent);
 80021b6:	693a      	ldr	r2, [r7, #16]
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	4313      	orrs	r3, r2
 80021bc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80021be:	4a13      	ldr	r2, [pc, #76]	@ (800220c <HAL_GPIO_Init+0x31c>)
 80021c0:	693b      	ldr	r3, [r7, #16]
 80021c2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80021c4:	697b      	ldr	r3, [r7, #20]
 80021c6:	3301      	adds	r3, #1
 80021c8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 80021ca:	683b      	ldr	r3, [r7, #0]
 80021cc:	681a      	ldr	r2, [r3, #0]
 80021ce:	697b      	ldr	r3, [r7, #20]
 80021d0:	fa22 f303 	lsr.w	r3, r2, r3
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	f47f ae97 	bne.w	8001f08 <HAL_GPIO_Init+0x18>
  }
}
 80021da:	bf00      	nop
 80021dc:	bf00      	nop
 80021de:	371c      	adds	r7, #28
 80021e0:	46bd      	mov	sp, r7
 80021e2:	bc80      	pop	{r7}
 80021e4:	4770      	bx	lr
 80021e6:	bf00      	nop
 80021e8:	40023800 	.word	0x40023800
 80021ec:	40010000 	.word	0x40010000
 80021f0:	40020000 	.word	0x40020000
 80021f4:	40020400 	.word	0x40020400
 80021f8:	40020800 	.word	0x40020800
 80021fc:	40020c00 	.word	0x40020c00
 8002200:	40021000 	.word	0x40021000
 8002204:	40021400 	.word	0x40021400
 8002208:	40021800 	.word	0x40021800
 800220c:	40010400 	.word	0x40010400

08002210 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002210:	b480      	push	{r7}
 8002212:	b083      	sub	sp, #12
 8002214:	af00      	add	r7, sp, #0
 8002216:	6078      	str	r0, [r7, #4]
 8002218:	460b      	mov	r3, r1
 800221a:	807b      	strh	r3, [r7, #2]
 800221c:	4613      	mov	r3, r2
 800221e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002220:	787b      	ldrb	r3, [r7, #1]
 8002222:	2b00      	cmp	r3, #0
 8002224:	d003      	beq.n	800222e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002226:	887a      	ldrh	r2, [r7, #2]
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
  }
}
 800222c:	e003      	b.n	8002236 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
 800222e:	887b      	ldrh	r3, [r7, #2]
 8002230:	041a      	lsls	r2, r3, #16
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	619a      	str	r2, [r3, #24]
}
 8002236:	bf00      	nop
 8002238:	370c      	adds	r7, #12
 800223a:	46bd      	mov	sp, r7
 800223c:	bc80      	pop	{r7}
 800223e:	4770      	bx	lr

08002240 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002240:	b580      	push	{r7, lr}
 8002242:	b082      	sub	sp, #8
 8002244:	af00      	add	r7, sp, #0
 8002246:	4603      	mov	r3, r0
 8002248:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800224a:	4b08      	ldr	r3, [pc, #32]	@ (800226c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800224c:	695a      	ldr	r2, [r3, #20]
 800224e:	88fb      	ldrh	r3, [r7, #6]
 8002250:	4013      	ands	r3, r2
 8002252:	2b00      	cmp	r3, #0
 8002254:	d006      	beq.n	8002264 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002256:	4a05      	ldr	r2, [pc, #20]	@ (800226c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002258:	88fb      	ldrh	r3, [r7, #6]
 800225a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800225c:	88fb      	ldrh	r3, [r7, #6]
 800225e:	4618      	mov	r0, r3
 8002260:	f7ff f810 	bl	8001284 <HAL_GPIO_EXTI_Callback>
  }
}
 8002264:	bf00      	nop
 8002266:	3708      	adds	r7, #8
 8002268:	46bd      	mov	sp, r7
 800226a:	bd80      	pop	{r7, pc}
 800226c:	40010400 	.word	0x40010400

08002270 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002270:	b580      	push	{r7, lr}
 8002272:	b088      	sub	sp, #32
 8002274:	af00      	add	r7, sp, #0
 8002276:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check the parameters */
  if(RCC_OscInitStruct == NULL)
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	2b00      	cmp	r3, #0
 800227c:	d101      	bne.n	8002282 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800227e:	2301      	movs	r3, #1
 8002280:	e31d      	b.n	80028be <HAL_RCC_OscConfig+0x64e>
  }

  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002282:	4b94      	ldr	r3, [pc, #592]	@ (80024d4 <HAL_RCC_OscConfig+0x264>)
 8002284:	689b      	ldr	r3, [r3, #8]
 8002286:	f003 030c 	and.w	r3, r3, #12
 800228a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800228c:	4b91      	ldr	r3, [pc, #580]	@ (80024d4 <HAL_RCC_OscConfig+0x264>)
 800228e:	689b      	ldr	r3, [r3, #8]
 8002290:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002294:	617b      	str	r3, [r7, #20]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	f003 0301 	and.w	r3, r3, #1
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d07b      	beq.n	800239a <HAL_RCC_OscConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80022a2:	69bb      	ldr	r3, [r7, #24]
 80022a4:	2b08      	cmp	r3, #8
 80022a6:	d006      	beq.n	80022b6 <HAL_RCC_OscConfig+0x46>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80022a8:	69bb      	ldr	r3, [r7, #24]
 80022aa:	2b0c      	cmp	r3, #12
 80022ac:	d10f      	bne.n	80022ce <HAL_RCC_OscConfig+0x5e>
 80022ae:	697b      	ldr	r3, [r7, #20]
 80022b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80022b4:	d10b      	bne.n	80022ce <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80022b6:	4b87      	ldr	r3, [pc, #540]	@ (80024d4 <HAL_RCC_OscConfig+0x264>)
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d06a      	beq.n	8002398 <HAL_RCC_OscConfig+0x128>
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	685b      	ldr	r3, [r3, #4]
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d166      	bne.n	8002398 <HAL_RCC_OscConfig+0x128>
      {
        return HAL_ERROR;
 80022ca:	2301      	movs	r3, #1
 80022cc:	e2f7      	b.n	80028be <HAL_RCC_OscConfig+0x64e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	685b      	ldr	r3, [r3, #4]
 80022d2:	2b01      	cmp	r3, #1
 80022d4:	d106      	bne.n	80022e4 <HAL_RCC_OscConfig+0x74>
 80022d6:	4b7f      	ldr	r3, [pc, #508]	@ (80024d4 <HAL_RCC_OscConfig+0x264>)
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	4a7e      	ldr	r2, [pc, #504]	@ (80024d4 <HAL_RCC_OscConfig+0x264>)
 80022dc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80022e0:	6013      	str	r3, [r2, #0]
 80022e2:	e02d      	b.n	8002340 <HAL_RCC_OscConfig+0xd0>
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	685b      	ldr	r3, [r3, #4]
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d10c      	bne.n	8002306 <HAL_RCC_OscConfig+0x96>
 80022ec:	4b79      	ldr	r3, [pc, #484]	@ (80024d4 <HAL_RCC_OscConfig+0x264>)
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	4a78      	ldr	r2, [pc, #480]	@ (80024d4 <HAL_RCC_OscConfig+0x264>)
 80022f2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80022f6:	6013      	str	r3, [r2, #0]
 80022f8:	4b76      	ldr	r3, [pc, #472]	@ (80024d4 <HAL_RCC_OscConfig+0x264>)
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	4a75      	ldr	r2, [pc, #468]	@ (80024d4 <HAL_RCC_OscConfig+0x264>)
 80022fe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002302:	6013      	str	r3, [r2, #0]
 8002304:	e01c      	b.n	8002340 <HAL_RCC_OscConfig+0xd0>
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	685b      	ldr	r3, [r3, #4]
 800230a:	2b05      	cmp	r3, #5
 800230c:	d10c      	bne.n	8002328 <HAL_RCC_OscConfig+0xb8>
 800230e:	4b71      	ldr	r3, [pc, #452]	@ (80024d4 <HAL_RCC_OscConfig+0x264>)
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	4a70      	ldr	r2, [pc, #448]	@ (80024d4 <HAL_RCC_OscConfig+0x264>)
 8002314:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002318:	6013      	str	r3, [r2, #0]
 800231a:	4b6e      	ldr	r3, [pc, #440]	@ (80024d4 <HAL_RCC_OscConfig+0x264>)
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	4a6d      	ldr	r2, [pc, #436]	@ (80024d4 <HAL_RCC_OscConfig+0x264>)
 8002320:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002324:	6013      	str	r3, [r2, #0]
 8002326:	e00b      	b.n	8002340 <HAL_RCC_OscConfig+0xd0>
 8002328:	4b6a      	ldr	r3, [pc, #424]	@ (80024d4 <HAL_RCC_OscConfig+0x264>)
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	4a69      	ldr	r2, [pc, #420]	@ (80024d4 <HAL_RCC_OscConfig+0x264>)
 800232e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002332:	6013      	str	r3, [r2, #0]
 8002334:	4b67      	ldr	r3, [pc, #412]	@ (80024d4 <HAL_RCC_OscConfig+0x264>)
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	4a66      	ldr	r2, [pc, #408]	@ (80024d4 <HAL_RCC_OscConfig+0x264>)
 800233a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800233e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	685b      	ldr	r3, [r3, #4]
 8002344:	2b00      	cmp	r3, #0
 8002346:	d013      	beq.n	8002370 <HAL_RCC_OscConfig+0x100>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002348:	f7ff fc98 	bl	8001c7c <HAL_GetTick>
 800234c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800234e:	e008      	b.n	8002362 <HAL_RCC_OscConfig+0xf2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002350:	f7ff fc94 	bl	8001c7c <HAL_GetTick>
 8002354:	4602      	mov	r2, r0
 8002356:	693b      	ldr	r3, [r7, #16]
 8002358:	1ad3      	subs	r3, r2, r3
 800235a:	2b64      	cmp	r3, #100	@ 0x64
 800235c:	d901      	bls.n	8002362 <HAL_RCC_OscConfig+0xf2>
          {
            return HAL_TIMEOUT;
 800235e:	2303      	movs	r3, #3
 8002360:	e2ad      	b.n	80028be <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002362:	4b5c      	ldr	r3, [pc, #368]	@ (80024d4 <HAL_RCC_OscConfig+0x264>)
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800236a:	2b00      	cmp	r3, #0
 800236c:	d0f0      	beq.n	8002350 <HAL_RCC_OscConfig+0xe0>
 800236e:	e014      	b.n	800239a <HAL_RCC_OscConfig+0x12a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002370:	f7ff fc84 	bl	8001c7c <HAL_GetTick>
 8002374:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002376:	e008      	b.n	800238a <HAL_RCC_OscConfig+0x11a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002378:	f7ff fc80 	bl	8001c7c <HAL_GetTick>
 800237c:	4602      	mov	r2, r0
 800237e:	693b      	ldr	r3, [r7, #16]
 8002380:	1ad3      	subs	r3, r2, r3
 8002382:	2b64      	cmp	r3, #100	@ 0x64
 8002384:	d901      	bls.n	800238a <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_TIMEOUT;
 8002386:	2303      	movs	r3, #3
 8002388:	e299      	b.n	80028be <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800238a:	4b52      	ldr	r3, [pc, #328]	@ (80024d4 <HAL_RCC_OscConfig+0x264>)
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002392:	2b00      	cmp	r3, #0
 8002394:	d1f0      	bne.n	8002378 <HAL_RCC_OscConfig+0x108>
 8002396:	e000      	b.n	800239a <HAL_RCC_OscConfig+0x12a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002398:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	f003 0302 	and.w	r3, r3, #2
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d05a      	beq.n	800245c <HAL_RCC_OscConfig+0x1ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 80023a6:	69bb      	ldr	r3, [r7, #24]
 80023a8:	2b04      	cmp	r3, #4
 80023aa:	d005      	beq.n	80023b8 <HAL_RCC_OscConfig+0x148>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80023ac:	69bb      	ldr	r3, [r7, #24]
 80023ae:	2b0c      	cmp	r3, #12
 80023b0:	d119      	bne.n	80023e6 <HAL_RCC_OscConfig+0x176>
 80023b2:	697b      	ldr	r3, [r7, #20]
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d116      	bne.n	80023e6 <HAL_RCC_OscConfig+0x176>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80023b8:	4b46      	ldr	r3, [pc, #280]	@ (80024d4 <HAL_RCC_OscConfig+0x264>)
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	f003 0302 	and.w	r3, r3, #2
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d005      	beq.n	80023d0 <HAL_RCC_OscConfig+0x160>
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	68db      	ldr	r3, [r3, #12]
 80023c8:	2b01      	cmp	r3, #1
 80023ca:	d001      	beq.n	80023d0 <HAL_RCC_OscConfig+0x160>
      {
        return HAL_ERROR;
 80023cc:	2301      	movs	r3, #1
 80023ce:	e276      	b.n	80028be <HAL_RCC_OscConfig+0x64e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023d0:	4b40      	ldr	r3, [pc, #256]	@ (80024d4 <HAL_RCC_OscConfig+0x264>)
 80023d2:	685b      	ldr	r3, [r3, #4]
 80023d4:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	691b      	ldr	r3, [r3, #16]
 80023dc:	021b      	lsls	r3, r3, #8
 80023de:	493d      	ldr	r1, [pc, #244]	@ (80024d4 <HAL_RCC_OscConfig+0x264>)
 80023e0:	4313      	orrs	r3, r2
 80023e2:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80023e4:	e03a      	b.n	800245c <HAL_RCC_OscConfig+0x1ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	68db      	ldr	r3, [r3, #12]
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d020      	beq.n	8002430 <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80023ee:	4b3a      	ldr	r3, [pc, #232]	@ (80024d8 <HAL_RCC_OscConfig+0x268>)
 80023f0:	2201      	movs	r2, #1
 80023f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023f4:	f7ff fc42 	bl	8001c7c <HAL_GetTick>
 80023f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80023fa:	e008      	b.n	800240e <HAL_RCC_OscConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80023fc:	f7ff fc3e 	bl	8001c7c <HAL_GetTick>
 8002400:	4602      	mov	r2, r0
 8002402:	693b      	ldr	r3, [r7, #16]
 8002404:	1ad3      	subs	r3, r2, r3
 8002406:	2b02      	cmp	r3, #2
 8002408:	d901      	bls.n	800240e <HAL_RCC_OscConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800240a:	2303      	movs	r3, #3
 800240c:	e257      	b.n	80028be <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800240e:	4b31      	ldr	r3, [pc, #196]	@ (80024d4 <HAL_RCC_OscConfig+0x264>)
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	f003 0302 	and.w	r3, r3, #2
 8002416:	2b00      	cmp	r3, #0
 8002418:	d0f0      	beq.n	80023fc <HAL_RCC_OscConfig+0x18c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800241a:	4b2e      	ldr	r3, [pc, #184]	@ (80024d4 <HAL_RCC_OscConfig+0x264>)
 800241c:	685b      	ldr	r3, [r3, #4]
 800241e:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	691b      	ldr	r3, [r3, #16]
 8002426:	021b      	lsls	r3, r3, #8
 8002428:	492a      	ldr	r1, [pc, #168]	@ (80024d4 <HAL_RCC_OscConfig+0x264>)
 800242a:	4313      	orrs	r3, r2
 800242c:	604b      	str	r3, [r1, #4]
 800242e:	e015      	b.n	800245c <HAL_RCC_OscConfig+0x1ec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002430:	4b29      	ldr	r3, [pc, #164]	@ (80024d8 <HAL_RCC_OscConfig+0x268>)
 8002432:	2200      	movs	r2, #0
 8002434:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002436:	f7ff fc21 	bl	8001c7c <HAL_GetTick>
 800243a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800243c:	e008      	b.n	8002450 <HAL_RCC_OscConfig+0x1e0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800243e:	f7ff fc1d 	bl	8001c7c <HAL_GetTick>
 8002442:	4602      	mov	r2, r0
 8002444:	693b      	ldr	r3, [r7, #16]
 8002446:	1ad3      	subs	r3, r2, r3
 8002448:	2b02      	cmp	r3, #2
 800244a:	d901      	bls.n	8002450 <HAL_RCC_OscConfig+0x1e0>
          {
            return HAL_TIMEOUT;
 800244c:	2303      	movs	r3, #3
 800244e:	e236      	b.n	80028be <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002450:	4b20      	ldr	r3, [pc, #128]	@ (80024d4 <HAL_RCC_OscConfig+0x264>)
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	f003 0302 	and.w	r3, r3, #2
 8002458:	2b00      	cmp	r3, #0
 800245a:	d1f0      	bne.n	800243e <HAL_RCC_OscConfig+0x1ce>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	f003 0310 	and.w	r3, r3, #16
 8002464:	2b00      	cmp	r3, #0
 8002466:	f000 80b8 	beq.w	80025da <HAL_RCC_OscConfig+0x36a>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800246a:	69bb      	ldr	r3, [r7, #24]
 800246c:	2b00      	cmp	r3, #0
 800246e:	d170      	bne.n	8002552 <HAL_RCC_OscConfig+0x2e2>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002470:	4b18      	ldr	r3, [pc, #96]	@ (80024d4 <HAL_RCC_OscConfig+0x264>)
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002478:	2b00      	cmp	r3, #0
 800247a:	d005      	beq.n	8002488 <HAL_RCC_OscConfig+0x218>
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	699b      	ldr	r3, [r3, #24]
 8002480:	2b00      	cmp	r3, #0
 8002482:	d101      	bne.n	8002488 <HAL_RCC_OscConfig+0x218>
      {
        return HAL_ERROR;
 8002484:	2301      	movs	r3, #1
 8002486:	e21a      	b.n	80028be <HAL_RCC_OscConfig+0x64e>
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	6a1a      	ldr	r2, [r3, #32]
 800248c:	4b11      	ldr	r3, [pc, #68]	@ (80024d4 <HAL_RCC_OscConfig+0x264>)
 800248e:	685b      	ldr	r3, [r3, #4]
 8002490:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 8002494:	429a      	cmp	r2, r3
 8002496:	d921      	bls.n	80024dc <HAL_RCC_OscConfig+0x26c>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	6a1b      	ldr	r3, [r3, #32]
 800249c:	4618      	mov	r0, r3
 800249e:	f000 fc09 	bl	8002cb4 <RCC_SetFlashLatencyFromMSIRange>
 80024a2:	4603      	mov	r3, r0
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d001      	beq.n	80024ac <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_ERROR;
 80024a8:	2301      	movs	r3, #1
 80024aa:	e208      	b.n	80028be <HAL_RCC_OscConfig+0x64e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80024ac:	4b09      	ldr	r3, [pc, #36]	@ (80024d4 <HAL_RCC_OscConfig+0x264>)
 80024ae:	685b      	ldr	r3, [r3, #4]
 80024b0:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	6a1b      	ldr	r3, [r3, #32]
 80024b8:	4906      	ldr	r1, [pc, #24]	@ (80024d4 <HAL_RCC_OscConfig+0x264>)
 80024ba:	4313      	orrs	r3, r2
 80024bc:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80024be:	4b05      	ldr	r3, [pc, #20]	@ (80024d4 <HAL_RCC_OscConfig+0x264>)
 80024c0:	685b      	ldr	r3, [r3, #4]
 80024c2:	f023 427f 	bic.w	r2, r3, #4278190080	@ 0xff000000
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	69db      	ldr	r3, [r3, #28]
 80024ca:	061b      	lsls	r3, r3, #24
 80024cc:	4901      	ldr	r1, [pc, #4]	@ (80024d4 <HAL_RCC_OscConfig+0x264>)
 80024ce:	4313      	orrs	r3, r2
 80024d0:	604b      	str	r3, [r1, #4]
 80024d2:	e020      	b.n	8002516 <HAL_RCC_OscConfig+0x2a6>
 80024d4:	40023800 	.word	0x40023800
 80024d8:	42470000 	.word	0x42470000
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80024dc:	4b99      	ldr	r3, [pc, #612]	@ (8002744 <HAL_RCC_OscConfig+0x4d4>)
 80024de:	685b      	ldr	r3, [r3, #4]
 80024e0:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	6a1b      	ldr	r3, [r3, #32]
 80024e8:	4996      	ldr	r1, [pc, #600]	@ (8002744 <HAL_RCC_OscConfig+0x4d4>)
 80024ea:	4313      	orrs	r3, r2
 80024ec:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80024ee:	4b95      	ldr	r3, [pc, #596]	@ (8002744 <HAL_RCC_OscConfig+0x4d4>)
 80024f0:	685b      	ldr	r3, [r3, #4]
 80024f2:	f023 427f 	bic.w	r2, r3, #4278190080	@ 0xff000000
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	69db      	ldr	r3, [r3, #28]
 80024fa:	061b      	lsls	r3, r3, #24
 80024fc:	4991      	ldr	r1, [pc, #580]	@ (8002744 <HAL_RCC_OscConfig+0x4d4>)
 80024fe:	4313      	orrs	r3, r2
 8002500:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	6a1b      	ldr	r3, [r3, #32]
 8002506:	4618      	mov	r0, r3
 8002508:	f000 fbd4 	bl	8002cb4 <RCC_SetFlashLatencyFromMSIRange>
 800250c:	4603      	mov	r3, r0
 800250e:	2b00      	cmp	r3, #0
 8002510:	d001      	beq.n	8002516 <HAL_RCC_OscConfig+0x2a6>
          {
            return HAL_ERROR;
 8002512:	2301      	movs	r3, #1
 8002514:	e1d3      	b.n	80028be <HAL_RCC_OscConfig+0x64e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	6a1b      	ldr	r3, [r3, #32]
 800251a:	0b5b      	lsrs	r3, r3, #13
 800251c:	3301      	adds	r3, #1
 800251e:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8002522:	fa02 f303 	lsl.w	r3, r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8002526:	4a87      	ldr	r2, [pc, #540]	@ (8002744 <HAL_RCC_OscConfig+0x4d4>)
 8002528:	6892      	ldr	r2, [r2, #8]
 800252a:	0912      	lsrs	r2, r2, #4
 800252c:	f002 020f 	and.w	r2, r2, #15
 8002530:	4985      	ldr	r1, [pc, #532]	@ (8002748 <HAL_RCC_OscConfig+0x4d8>)
 8002532:	5c8a      	ldrb	r2, [r1, r2]
 8002534:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8002536:	4a85      	ldr	r2, [pc, #532]	@ (800274c <HAL_RCC_OscConfig+0x4dc>)
 8002538:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800253a:	4b85      	ldr	r3, [pc, #532]	@ (8002750 <HAL_RCC_OscConfig+0x4e0>)
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	4618      	mov	r0, r3
 8002540:	f7ff fb50 	bl	8001be4 <HAL_InitTick>
 8002544:	4603      	mov	r3, r0
 8002546:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002548:	7bfb      	ldrb	r3, [r7, #15]
 800254a:	2b00      	cmp	r3, #0
 800254c:	d045      	beq.n	80025da <HAL_RCC_OscConfig+0x36a>
        {
          return status;
 800254e:	7bfb      	ldrb	r3, [r7, #15]
 8002550:	e1b5      	b.n	80028be <HAL_RCC_OscConfig+0x64e>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	699b      	ldr	r3, [r3, #24]
 8002556:	2b00      	cmp	r3, #0
 8002558:	d029      	beq.n	80025ae <HAL_RCC_OscConfig+0x33e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800255a:	4b7e      	ldr	r3, [pc, #504]	@ (8002754 <HAL_RCC_OscConfig+0x4e4>)
 800255c:	2201      	movs	r2, #1
 800255e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002560:	f7ff fb8c 	bl	8001c7c <HAL_GetTick>
 8002564:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002566:	e008      	b.n	800257a <HAL_RCC_OscConfig+0x30a>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002568:	f7ff fb88 	bl	8001c7c <HAL_GetTick>
 800256c:	4602      	mov	r2, r0
 800256e:	693b      	ldr	r3, [r7, #16]
 8002570:	1ad3      	subs	r3, r2, r3
 8002572:	2b02      	cmp	r3, #2
 8002574:	d901      	bls.n	800257a <HAL_RCC_OscConfig+0x30a>
          {
            return HAL_TIMEOUT;
 8002576:	2303      	movs	r3, #3
 8002578:	e1a1      	b.n	80028be <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800257a:	4b72      	ldr	r3, [pc, #456]	@ (8002744 <HAL_RCC_OscConfig+0x4d4>)
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002582:	2b00      	cmp	r3, #0
 8002584:	d0f0      	beq.n	8002568 <HAL_RCC_OscConfig+0x2f8>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002586:	4b6f      	ldr	r3, [pc, #444]	@ (8002744 <HAL_RCC_OscConfig+0x4d4>)
 8002588:	685b      	ldr	r3, [r3, #4]
 800258a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	6a1b      	ldr	r3, [r3, #32]
 8002592:	496c      	ldr	r1, [pc, #432]	@ (8002744 <HAL_RCC_OscConfig+0x4d4>)
 8002594:	4313      	orrs	r3, r2
 8002596:	604b      	str	r3, [r1, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002598:	4b6a      	ldr	r3, [pc, #424]	@ (8002744 <HAL_RCC_OscConfig+0x4d4>)
 800259a:	685b      	ldr	r3, [r3, #4]
 800259c:	f023 427f 	bic.w	r2, r3, #4278190080	@ 0xff000000
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	69db      	ldr	r3, [r3, #28]
 80025a4:	061b      	lsls	r3, r3, #24
 80025a6:	4967      	ldr	r1, [pc, #412]	@ (8002744 <HAL_RCC_OscConfig+0x4d4>)
 80025a8:	4313      	orrs	r3, r2
 80025aa:	604b      	str	r3, [r1, #4]
 80025ac:	e015      	b.n	80025da <HAL_RCC_OscConfig+0x36a>

      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80025ae:	4b69      	ldr	r3, [pc, #420]	@ (8002754 <HAL_RCC_OscConfig+0x4e4>)
 80025b0:	2200      	movs	r2, #0
 80025b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025b4:	f7ff fb62 	bl	8001c7c <HAL_GetTick>
 80025b8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80025ba:	e008      	b.n	80025ce <HAL_RCC_OscConfig+0x35e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80025bc:	f7ff fb5e 	bl	8001c7c <HAL_GetTick>
 80025c0:	4602      	mov	r2, r0
 80025c2:	693b      	ldr	r3, [r7, #16]
 80025c4:	1ad3      	subs	r3, r2, r3
 80025c6:	2b02      	cmp	r3, #2
 80025c8:	d901      	bls.n	80025ce <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 80025ca:	2303      	movs	r3, #3
 80025cc:	e177      	b.n	80028be <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80025ce:	4b5d      	ldr	r3, [pc, #372]	@ (8002744 <HAL_RCC_OscConfig+0x4d4>)
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d1f0      	bne.n	80025bc <HAL_RCC_OscConfig+0x34c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	f003 0308 	and.w	r3, r3, #8
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d030      	beq.n	8002648 <HAL_RCC_OscConfig+0x3d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	695b      	ldr	r3, [r3, #20]
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d016      	beq.n	800261c <HAL_RCC_OscConfig+0x3ac>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80025ee:	4b5a      	ldr	r3, [pc, #360]	@ (8002758 <HAL_RCC_OscConfig+0x4e8>)
 80025f0:	2201      	movs	r2, #1
 80025f2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025f4:	f7ff fb42 	bl	8001c7c <HAL_GetTick>
 80025f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80025fa:	e008      	b.n	800260e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80025fc:	f7ff fb3e 	bl	8001c7c <HAL_GetTick>
 8002600:	4602      	mov	r2, r0
 8002602:	693b      	ldr	r3, [r7, #16]
 8002604:	1ad3      	subs	r3, r2, r3
 8002606:	2b02      	cmp	r3, #2
 8002608:	d901      	bls.n	800260e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800260a:	2303      	movs	r3, #3
 800260c:	e157      	b.n	80028be <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800260e:	4b4d      	ldr	r3, [pc, #308]	@ (8002744 <HAL_RCC_OscConfig+0x4d4>)
 8002610:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002612:	f003 0302 	and.w	r3, r3, #2
 8002616:	2b00      	cmp	r3, #0
 8002618:	d0f0      	beq.n	80025fc <HAL_RCC_OscConfig+0x38c>
 800261a:	e015      	b.n	8002648 <HAL_RCC_OscConfig+0x3d8>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800261c:	4b4e      	ldr	r3, [pc, #312]	@ (8002758 <HAL_RCC_OscConfig+0x4e8>)
 800261e:	2200      	movs	r2, #0
 8002620:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002622:	f7ff fb2b 	bl	8001c7c <HAL_GetTick>
 8002626:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002628:	e008      	b.n	800263c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800262a:	f7ff fb27 	bl	8001c7c <HAL_GetTick>
 800262e:	4602      	mov	r2, r0
 8002630:	693b      	ldr	r3, [r7, #16]
 8002632:	1ad3      	subs	r3, r2, r3
 8002634:	2b02      	cmp	r3, #2
 8002636:	d901      	bls.n	800263c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8002638:	2303      	movs	r3, #3
 800263a:	e140      	b.n	80028be <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800263c:	4b41      	ldr	r3, [pc, #260]	@ (8002744 <HAL_RCC_OscConfig+0x4d4>)
 800263e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002640:	f003 0302 	and.w	r3, r3, #2
 8002644:	2b00      	cmp	r3, #0
 8002646:	d1f0      	bne.n	800262a <HAL_RCC_OscConfig+0x3ba>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	f003 0304 	and.w	r3, r3, #4
 8002650:	2b00      	cmp	r3, #0
 8002652:	f000 80b5 	beq.w	80027c0 <HAL_RCC_OscConfig+0x550>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002656:	2300      	movs	r3, #0
 8002658:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800265a:	4b3a      	ldr	r3, [pc, #232]	@ (8002744 <HAL_RCC_OscConfig+0x4d4>)
 800265c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800265e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002662:	2b00      	cmp	r3, #0
 8002664:	d10d      	bne.n	8002682 <HAL_RCC_OscConfig+0x412>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002666:	4b37      	ldr	r3, [pc, #220]	@ (8002744 <HAL_RCC_OscConfig+0x4d4>)
 8002668:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800266a:	4a36      	ldr	r2, [pc, #216]	@ (8002744 <HAL_RCC_OscConfig+0x4d4>)
 800266c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002670:	6253      	str	r3, [r2, #36]	@ 0x24
 8002672:	4b34      	ldr	r3, [pc, #208]	@ (8002744 <HAL_RCC_OscConfig+0x4d4>)
 8002674:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002676:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800267a:	60bb      	str	r3, [r7, #8]
 800267c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800267e:	2301      	movs	r3, #1
 8002680:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002682:	4b36      	ldr	r3, [pc, #216]	@ (800275c <HAL_RCC_OscConfig+0x4ec>)
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800268a:	2b00      	cmp	r3, #0
 800268c:	d118      	bne.n	80026c0 <HAL_RCC_OscConfig+0x450>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800268e:	4b33      	ldr	r3, [pc, #204]	@ (800275c <HAL_RCC_OscConfig+0x4ec>)
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	4a32      	ldr	r2, [pc, #200]	@ (800275c <HAL_RCC_OscConfig+0x4ec>)
 8002694:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002698:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800269a:	f7ff faef 	bl	8001c7c <HAL_GetTick>
 800269e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026a0:	e008      	b.n	80026b4 <HAL_RCC_OscConfig+0x444>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80026a2:	f7ff faeb 	bl	8001c7c <HAL_GetTick>
 80026a6:	4602      	mov	r2, r0
 80026a8:	693b      	ldr	r3, [r7, #16]
 80026aa:	1ad3      	subs	r3, r2, r3
 80026ac:	2b64      	cmp	r3, #100	@ 0x64
 80026ae:	d901      	bls.n	80026b4 <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 80026b0:	2303      	movs	r3, #3
 80026b2:	e104      	b.n	80028be <HAL_RCC_OscConfig+0x64e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026b4:	4b29      	ldr	r3, [pc, #164]	@ (800275c <HAL_RCC_OscConfig+0x4ec>)
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d0f0      	beq.n	80026a2 <HAL_RCC_OscConfig+0x432>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	689b      	ldr	r3, [r3, #8]
 80026c4:	2b01      	cmp	r3, #1
 80026c6:	d106      	bne.n	80026d6 <HAL_RCC_OscConfig+0x466>
 80026c8:	4b1e      	ldr	r3, [pc, #120]	@ (8002744 <HAL_RCC_OscConfig+0x4d4>)
 80026ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80026cc:	4a1d      	ldr	r2, [pc, #116]	@ (8002744 <HAL_RCC_OscConfig+0x4d4>)
 80026ce:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80026d2:	6353      	str	r3, [r2, #52]	@ 0x34
 80026d4:	e02d      	b.n	8002732 <HAL_RCC_OscConfig+0x4c2>
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	689b      	ldr	r3, [r3, #8]
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d10c      	bne.n	80026f8 <HAL_RCC_OscConfig+0x488>
 80026de:	4b19      	ldr	r3, [pc, #100]	@ (8002744 <HAL_RCC_OscConfig+0x4d4>)
 80026e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80026e2:	4a18      	ldr	r2, [pc, #96]	@ (8002744 <HAL_RCC_OscConfig+0x4d4>)
 80026e4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80026e8:	6353      	str	r3, [r2, #52]	@ 0x34
 80026ea:	4b16      	ldr	r3, [pc, #88]	@ (8002744 <HAL_RCC_OscConfig+0x4d4>)
 80026ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80026ee:	4a15      	ldr	r2, [pc, #84]	@ (8002744 <HAL_RCC_OscConfig+0x4d4>)
 80026f0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80026f4:	6353      	str	r3, [r2, #52]	@ 0x34
 80026f6:	e01c      	b.n	8002732 <HAL_RCC_OscConfig+0x4c2>
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	689b      	ldr	r3, [r3, #8]
 80026fc:	2b05      	cmp	r3, #5
 80026fe:	d10c      	bne.n	800271a <HAL_RCC_OscConfig+0x4aa>
 8002700:	4b10      	ldr	r3, [pc, #64]	@ (8002744 <HAL_RCC_OscConfig+0x4d4>)
 8002702:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002704:	4a0f      	ldr	r2, [pc, #60]	@ (8002744 <HAL_RCC_OscConfig+0x4d4>)
 8002706:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800270a:	6353      	str	r3, [r2, #52]	@ 0x34
 800270c:	4b0d      	ldr	r3, [pc, #52]	@ (8002744 <HAL_RCC_OscConfig+0x4d4>)
 800270e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002710:	4a0c      	ldr	r2, [pc, #48]	@ (8002744 <HAL_RCC_OscConfig+0x4d4>)
 8002712:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002716:	6353      	str	r3, [r2, #52]	@ 0x34
 8002718:	e00b      	b.n	8002732 <HAL_RCC_OscConfig+0x4c2>
 800271a:	4b0a      	ldr	r3, [pc, #40]	@ (8002744 <HAL_RCC_OscConfig+0x4d4>)
 800271c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800271e:	4a09      	ldr	r2, [pc, #36]	@ (8002744 <HAL_RCC_OscConfig+0x4d4>)
 8002720:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002724:	6353      	str	r3, [r2, #52]	@ 0x34
 8002726:	4b07      	ldr	r3, [pc, #28]	@ (8002744 <HAL_RCC_OscConfig+0x4d4>)
 8002728:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800272a:	4a06      	ldr	r2, [pc, #24]	@ (8002744 <HAL_RCC_OscConfig+0x4d4>)
 800272c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002730:	6353      	str	r3, [r2, #52]	@ 0x34
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	689b      	ldr	r3, [r3, #8]
 8002736:	2b00      	cmp	r3, #0
 8002738:	d024      	beq.n	8002784 <HAL_RCC_OscConfig+0x514>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800273a:	f7ff fa9f 	bl	8001c7c <HAL_GetTick>
 800273e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002740:	e019      	b.n	8002776 <HAL_RCC_OscConfig+0x506>
 8002742:	bf00      	nop
 8002744:	40023800 	.word	0x40023800
 8002748:	080063f0 	.word	0x080063f0
 800274c:	20000018 	.word	0x20000018
 8002750:	2000001c 	.word	0x2000001c
 8002754:	42470020 	.word	0x42470020
 8002758:	42470680 	.word	0x42470680
 800275c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002760:	f7ff fa8c 	bl	8001c7c <HAL_GetTick>
 8002764:	4602      	mov	r2, r0
 8002766:	693b      	ldr	r3, [r7, #16]
 8002768:	1ad3      	subs	r3, r2, r3
 800276a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800276e:	4293      	cmp	r3, r2
 8002770:	d901      	bls.n	8002776 <HAL_RCC_OscConfig+0x506>
        {
          return HAL_TIMEOUT;
 8002772:	2303      	movs	r3, #3
 8002774:	e0a3      	b.n	80028be <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002776:	4b54      	ldr	r3, [pc, #336]	@ (80028c8 <HAL_RCC_OscConfig+0x658>)
 8002778:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800277a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800277e:	2b00      	cmp	r3, #0
 8002780:	d0ee      	beq.n	8002760 <HAL_RCC_OscConfig+0x4f0>
 8002782:	e014      	b.n	80027ae <HAL_RCC_OscConfig+0x53e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002784:	f7ff fa7a 	bl	8001c7c <HAL_GetTick>
 8002788:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800278a:	e00a      	b.n	80027a2 <HAL_RCC_OscConfig+0x532>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800278c:	f7ff fa76 	bl	8001c7c <HAL_GetTick>
 8002790:	4602      	mov	r2, r0
 8002792:	693b      	ldr	r3, [r7, #16]
 8002794:	1ad3      	subs	r3, r2, r3
 8002796:	f241 3288 	movw	r2, #5000	@ 0x1388
 800279a:	4293      	cmp	r3, r2
 800279c:	d901      	bls.n	80027a2 <HAL_RCC_OscConfig+0x532>
        {
          return HAL_TIMEOUT;
 800279e:	2303      	movs	r3, #3
 80027a0:	e08d      	b.n	80028be <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80027a2:	4b49      	ldr	r3, [pc, #292]	@ (80028c8 <HAL_RCC_OscConfig+0x658>)
 80027a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80027a6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d1ee      	bne.n	800278c <HAL_RCC_OscConfig+0x51c>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80027ae:	7ffb      	ldrb	r3, [r7, #31]
 80027b0:	2b01      	cmp	r3, #1
 80027b2:	d105      	bne.n	80027c0 <HAL_RCC_OscConfig+0x550>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80027b4:	4b44      	ldr	r3, [pc, #272]	@ (80028c8 <HAL_RCC_OscConfig+0x658>)
 80027b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027b8:	4a43      	ldr	r2, [pc, #268]	@ (80028c8 <HAL_RCC_OscConfig+0x658>)
 80027ba:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80027be:	6253      	str	r3, [r2, #36]	@ 0x24
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d079      	beq.n	80028bc <HAL_RCC_OscConfig+0x64c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80027c8:	69bb      	ldr	r3, [r7, #24]
 80027ca:	2b0c      	cmp	r3, #12
 80027cc:	d056      	beq.n	800287c <HAL_RCC_OscConfig+0x60c>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027d2:	2b02      	cmp	r3, #2
 80027d4:	d13b      	bne.n	800284e <HAL_RCC_OscConfig+0x5de>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80027d6:	4b3d      	ldr	r3, [pc, #244]	@ (80028cc <HAL_RCC_OscConfig+0x65c>)
 80027d8:	2200      	movs	r2, #0
 80027da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027dc:	f7ff fa4e 	bl	8001c7c <HAL_GetTick>
 80027e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80027e2:	e008      	b.n	80027f6 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80027e4:	f7ff fa4a 	bl	8001c7c <HAL_GetTick>
 80027e8:	4602      	mov	r2, r0
 80027ea:	693b      	ldr	r3, [r7, #16]
 80027ec:	1ad3      	subs	r3, r2, r3
 80027ee:	2b02      	cmp	r3, #2
 80027f0:	d901      	bls.n	80027f6 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 80027f2:	2303      	movs	r3, #3
 80027f4:	e063      	b.n	80028be <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80027f6:	4b34      	ldr	r3, [pc, #208]	@ (80028c8 <HAL_RCC_OscConfig+0x658>)
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d1f0      	bne.n	80027e4 <HAL_RCC_OscConfig+0x574>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002802:	4b31      	ldr	r3, [pc, #196]	@ (80028c8 <HAL_RCC_OscConfig+0x658>)
 8002804:	689b      	ldr	r3, [r3, #8]
 8002806:	f423 027d 	bic.w	r2, r3, #16580608	@ 0xfd0000
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002812:	4319      	orrs	r1, r3
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002818:	430b      	orrs	r3, r1
 800281a:	492b      	ldr	r1, [pc, #172]	@ (80028c8 <HAL_RCC_OscConfig+0x658>)
 800281c:	4313      	orrs	r3, r2
 800281e:	608b      	str	r3, [r1, #8]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002820:	4b2a      	ldr	r3, [pc, #168]	@ (80028cc <HAL_RCC_OscConfig+0x65c>)
 8002822:	2201      	movs	r2, #1
 8002824:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002826:	f7ff fa29 	bl	8001c7c <HAL_GetTick>
 800282a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800282c:	e008      	b.n	8002840 <HAL_RCC_OscConfig+0x5d0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800282e:	f7ff fa25 	bl	8001c7c <HAL_GetTick>
 8002832:	4602      	mov	r2, r0
 8002834:	693b      	ldr	r3, [r7, #16]
 8002836:	1ad3      	subs	r3, r2, r3
 8002838:	2b02      	cmp	r3, #2
 800283a:	d901      	bls.n	8002840 <HAL_RCC_OscConfig+0x5d0>
          {
            return HAL_TIMEOUT;
 800283c:	2303      	movs	r3, #3
 800283e:	e03e      	b.n	80028be <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002840:	4b21      	ldr	r3, [pc, #132]	@ (80028c8 <HAL_RCC_OscConfig+0x658>)
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002848:	2b00      	cmp	r3, #0
 800284a:	d0f0      	beq.n	800282e <HAL_RCC_OscConfig+0x5be>
 800284c:	e036      	b.n	80028bc <HAL_RCC_OscConfig+0x64c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800284e:	4b1f      	ldr	r3, [pc, #124]	@ (80028cc <HAL_RCC_OscConfig+0x65c>)
 8002850:	2200      	movs	r2, #0
 8002852:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002854:	f7ff fa12 	bl	8001c7c <HAL_GetTick>
 8002858:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800285a:	e008      	b.n	800286e <HAL_RCC_OscConfig+0x5fe>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800285c:	f7ff fa0e 	bl	8001c7c <HAL_GetTick>
 8002860:	4602      	mov	r2, r0
 8002862:	693b      	ldr	r3, [r7, #16]
 8002864:	1ad3      	subs	r3, r2, r3
 8002866:	2b02      	cmp	r3, #2
 8002868:	d901      	bls.n	800286e <HAL_RCC_OscConfig+0x5fe>
          {
            return HAL_TIMEOUT;
 800286a:	2303      	movs	r3, #3
 800286c:	e027      	b.n	80028be <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800286e:	4b16      	ldr	r3, [pc, #88]	@ (80028c8 <HAL_RCC_OscConfig+0x658>)
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002876:	2b00      	cmp	r3, #0
 8002878:	d1f0      	bne.n	800285c <HAL_RCC_OscConfig+0x5ec>
 800287a:	e01f      	b.n	80028bc <HAL_RCC_OscConfig+0x64c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002880:	2b01      	cmp	r3, #1
 8002882:	d101      	bne.n	8002888 <HAL_RCC_OscConfig+0x618>
      {
        return HAL_ERROR;
 8002884:	2301      	movs	r3, #1
 8002886:	e01a      	b.n	80028be <HAL_RCC_OscConfig+0x64e>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002888:	4b0f      	ldr	r3, [pc, #60]	@ (80028c8 <HAL_RCC_OscConfig+0x658>)
 800288a:	689b      	ldr	r3, [r3, #8]
 800288c:	617b      	str	r3, [r7, #20]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800288e:	697b      	ldr	r3, [r7, #20]
 8002890:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002898:	429a      	cmp	r2, r3
 800289a:	d10d      	bne.n	80028b8 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 800289c:	697b      	ldr	r3, [r7, #20]
 800289e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80028a6:	429a      	cmp	r2, r3
 80028a8:	d106      	bne.n	80028b8 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 80028aa:	697b      	ldr	r3, [r7, #20]
 80028ac:	f403 0240 	and.w	r2, r3, #12582912	@ 0xc00000
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80028b4:	429a      	cmp	r2, r3
 80028b6:	d001      	beq.n	80028bc <HAL_RCC_OscConfig+0x64c>
        {
          return HAL_ERROR;
 80028b8:	2301      	movs	r3, #1
 80028ba:	e000      	b.n	80028be <HAL_RCC_OscConfig+0x64e>
        }
      }
    }
  }

  return HAL_OK;
 80028bc:	2300      	movs	r3, #0
}
 80028be:	4618      	mov	r0, r3
 80028c0:	3720      	adds	r7, #32
 80028c2:	46bd      	mov	sp, r7
 80028c4:	bd80      	pop	{r7, pc}
 80028c6:	bf00      	nop
 80028c8:	40023800 	.word	0x40023800
 80028cc:	42470060 	.word	0x42470060

080028d0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80028d0:	b580      	push	{r7, lr}
 80028d2:	b084      	sub	sp, #16
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	6078      	str	r0, [r7, #4]
 80028d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check the parameters */
  if(RCC_ClkInitStruct == NULL)
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d101      	bne.n	80028e4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80028e0:	2301      	movs	r3, #1
 80028e2:	e11a      	b.n	8002b1a <HAL_RCC_ClockConfig+0x24a>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80028e4:	4b8f      	ldr	r3, [pc, #572]	@ (8002b24 <HAL_RCC_ClockConfig+0x254>)
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	f003 0301 	and.w	r3, r3, #1
 80028ec:	683a      	ldr	r2, [r7, #0]
 80028ee:	429a      	cmp	r2, r3
 80028f0:	d919      	bls.n	8002926 <HAL_RCC_ClockConfig+0x56>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80028f2:	683b      	ldr	r3, [r7, #0]
 80028f4:	2b01      	cmp	r3, #1
 80028f6:	d105      	bne.n	8002904 <HAL_RCC_ClockConfig+0x34>
 80028f8:	4b8a      	ldr	r3, [pc, #552]	@ (8002b24 <HAL_RCC_ClockConfig+0x254>)
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	4a89      	ldr	r2, [pc, #548]	@ (8002b24 <HAL_RCC_ClockConfig+0x254>)
 80028fe:	f043 0304 	orr.w	r3, r3, #4
 8002902:	6013      	str	r3, [r2, #0]
 8002904:	4b87      	ldr	r3, [pc, #540]	@ (8002b24 <HAL_RCC_ClockConfig+0x254>)
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	f023 0201 	bic.w	r2, r3, #1
 800290c:	4985      	ldr	r1, [pc, #532]	@ (8002b24 <HAL_RCC_ClockConfig+0x254>)
 800290e:	683b      	ldr	r3, [r7, #0]
 8002910:	4313      	orrs	r3, r2
 8002912:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002914:	4b83      	ldr	r3, [pc, #524]	@ (8002b24 <HAL_RCC_ClockConfig+0x254>)
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	f003 0301 	and.w	r3, r3, #1
 800291c:	683a      	ldr	r2, [r7, #0]
 800291e:	429a      	cmp	r2, r3
 8002920:	d001      	beq.n	8002926 <HAL_RCC_ClockConfig+0x56>
    {
      return HAL_ERROR;
 8002922:	2301      	movs	r3, #1
 8002924:	e0f9      	b.n	8002b1a <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	f003 0302 	and.w	r3, r3, #2
 800292e:	2b00      	cmp	r3, #0
 8002930:	d008      	beq.n	8002944 <HAL_RCC_ClockConfig+0x74>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002932:	4b7d      	ldr	r3, [pc, #500]	@ (8002b28 <HAL_RCC_ClockConfig+0x258>)
 8002934:	689b      	ldr	r3, [r3, #8]
 8002936:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	689b      	ldr	r3, [r3, #8]
 800293e:	497a      	ldr	r1, [pc, #488]	@ (8002b28 <HAL_RCC_ClockConfig+0x258>)
 8002940:	4313      	orrs	r3, r2
 8002942:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	f003 0301 	and.w	r3, r3, #1
 800294c:	2b00      	cmp	r3, #0
 800294e:	f000 808e 	beq.w	8002a6e <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	685b      	ldr	r3, [r3, #4]
 8002956:	2b02      	cmp	r3, #2
 8002958:	d107      	bne.n	800296a <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800295a:	4b73      	ldr	r3, [pc, #460]	@ (8002b28 <HAL_RCC_ClockConfig+0x258>)
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002962:	2b00      	cmp	r3, #0
 8002964:	d121      	bne.n	80029aa <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8002966:	2301      	movs	r3, #1
 8002968:	e0d7      	b.n	8002b1a <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	685b      	ldr	r3, [r3, #4]
 800296e:	2b03      	cmp	r3, #3
 8002970:	d107      	bne.n	8002982 <HAL_RCC_ClockConfig+0xb2>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002972:	4b6d      	ldr	r3, [pc, #436]	@ (8002b28 <HAL_RCC_ClockConfig+0x258>)
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800297a:	2b00      	cmp	r3, #0
 800297c:	d115      	bne.n	80029aa <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 800297e:	2301      	movs	r3, #1
 8002980:	e0cb      	b.n	8002b1a <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	685b      	ldr	r3, [r3, #4]
 8002986:	2b01      	cmp	r3, #1
 8002988:	d107      	bne.n	800299a <HAL_RCC_ClockConfig+0xca>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800298a:	4b67      	ldr	r3, [pc, #412]	@ (8002b28 <HAL_RCC_ClockConfig+0x258>)
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	f003 0302 	and.w	r3, r3, #2
 8002992:	2b00      	cmp	r3, #0
 8002994:	d109      	bne.n	80029aa <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8002996:	2301      	movs	r3, #1
 8002998:	e0bf      	b.n	8002b1a <HAL_RCC_ClockConfig+0x24a>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800299a:	4b63      	ldr	r3, [pc, #396]	@ (8002b28 <HAL_RCC_ClockConfig+0x258>)
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d101      	bne.n	80029aa <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 80029a6:	2301      	movs	r3, #1
 80029a8:	e0b7      	b.n	8002b1a <HAL_RCC_ClockConfig+0x24a>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80029aa:	4b5f      	ldr	r3, [pc, #380]	@ (8002b28 <HAL_RCC_ClockConfig+0x258>)
 80029ac:	689b      	ldr	r3, [r3, #8]
 80029ae:	f023 0203 	bic.w	r2, r3, #3
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	685b      	ldr	r3, [r3, #4]
 80029b6:	495c      	ldr	r1, [pc, #368]	@ (8002b28 <HAL_RCC_ClockConfig+0x258>)
 80029b8:	4313      	orrs	r3, r2
 80029ba:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80029bc:	f7ff f95e 	bl	8001c7c <HAL_GetTick>
 80029c0:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	685b      	ldr	r3, [r3, #4]
 80029c6:	2b02      	cmp	r3, #2
 80029c8:	d112      	bne.n	80029f0 <HAL_RCC_ClockConfig+0x120>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80029ca:	e00a      	b.n	80029e2 <HAL_RCC_ClockConfig+0x112>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80029cc:	f7ff f956 	bl	8001c7c <HAL_GetTick>
 80029d0:	4602      	mov	r2, r0
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	1ad3      	subs	r3, r2, r3
 80029d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80029da:	4293      	cmp	r3, r2
 80029dc:	d901      	bls.n	80029e2 <HAL_RCC_ClockConfig+0x112>
        {
          return HAL_TIMEOUT;
 80029de:	2303      	movs	r3, #3
 80029e0:	e09b      	b.n	8002b1a <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80029e2:	4b51      	ldr	r3, [pc, #324]	@ (8002b28 <HAL_RCC_ClockConfig+0x258>)
 80029e4:	689b      	ldr	r3, [r3, #8]
 80029e6:	f003 030c 	and.w	r3, r3, #12
 80029ea:	2b08      	cmp	r3, #8
 80029ec:	d1ee      	bne.n	80029cc <HAL_RCC_ClockConfig+0xfc>
 80029ee:	e03e      	b.n	8002a6e <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	685b      	ldr	r3, [r3, #4]
 80029f4:	2b03      	cmp	r3, #3
 80029f6:	d112      	bne.n	8002a1e <HAL_RCC_ClockConfig+0x14e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80029f8:	e00a      	b.n	8002a10 <HAL_RCC_ClockConfig+0x140>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80029fa:	f7ff f93f 	bl	8001c7c <HAL_GetTick>
 80029fe:	4602      	mov	r2, r0
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	1ad3      	subs	r3, r2, r3
 8002a04:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a08:	4293      	cmp	r3, r2
 8002a0a:	d901      	bls.n	8002a10 <HAL_RCC_ClockConfig+0x140>
        {
          return HAL_TIMEOUT;
 8002a0c:	2303      	movs	r3, #3
 8002a0e:	e084      	b.n	8002b1a <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002a10:	4b45      	ldr	r3, [pc, #276]	@ (8002b28 <HAL_RCC_ClockConfig+0x258>)
 8002a12:	689b      	ldr	r3, [r3, #8]
 8002a14:	f003 030c 	and.w	r3, r3, #12
 8002a18:	2b0c      	cmp	r3, #12
 8002a1a:	d1ee      	bne.n	80029fa <HAL_RCC_ClockConfig+0x12a>
 8002a1c:	e027      	b.n	8002a6e <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	685b      	ldr	r3, [r3, #4]
 8002a22:	2b01      	cmp	r3, #1
 8002a24:	d11d      	bne.n	8002a62 <HAL_RCC_ClockConfig+0x192>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002a26:	e00a      	b.n	8002a3e <HAL_RCC_ClockConfig+0x16e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a28:	f7ff f928 	bl	8001c7c <HAL_GetTick>
 8002a2c:	4602      	mov	r2, r0
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	1ad3      	subs	r3, r2, r3
 8002a32:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a36:	4293      	cmp	r3, r2
 8002a38:	d901      	bls.n	8002a3e <HAL_RCC_ClockConfig+0x16e>
        {
          return HAL_TIMEOUT;
 8002a3a:	2303      	movs	r3, #3
 8002a3c:	e06d      	b.n	8002b1a <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002a3e:	4b3a      	ldr	r3, [pc, #232]	@ (8002b28 <HAL_RCC_ClockConfig+0x258>)
 8002a40:	689b      	ldr	r3, [r3, #8]
 8002a42:	f003 030c 	and.w	r3, r3, #12
 8002a46:	2b04      	cmp	r3, #4
 8002a48:	d1ee      	bne.n	8002a28 <HAL_RCC_ClockConfig+0x158>
 8002a4a:	e010      	b.n	8002a6e <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a4c:	f7ff f916 	bl	8001c7c <HAL_GetTick>
 8002a50:	4602      	mov	r2, r0
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	1ad3      	subs	r3, r2, r3
 8002a56:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a5a:	4293      	cmp	r3, r2
 8002a5c:	d901      	bls.n	8002a62 <HAL_RCC_ClockConfig+0x192>
        {
          return HAL_TIMEOUT;
 8002a5e:	2303      	movs	r3, #3
 8002a60:	e05b      	b.n	8002b1a <HAL_RCC_ClockConfig+0x24a>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8002a62:	4b31      	ldr	r3, [pc, #196]	@ (8002b28 <HAL_RCC_ClockConfig+0x258>)
 8002a64:	689b      	ldr	r3, [r3, #8]
 8002a66:	f003 030c 	and.w	r3, r3, #12
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d1ee      	bne.n	8002a4c <HAL_RCC_ClockConfig+0x17c>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002a6e:	4b2d      	ldr	r3, [pc, #180]	@ (8002b24 <HAL_RCC_ClockConfig+0x254>)
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	f003 0301 	and.w	r3, r3, #1
 8002a76:	683a      	ldr	r2, [r7, #0]
 8002a78:	429a      	cmp	r2, r3
 8002a7a:	d219      	bcs.n	8002ab0 <HAL_RCC_ClockConfig+0x1e0>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a7c:	683b      	ldr	r3, [r7, #0]
 8002a7e:	2b01      	cmp	r3, #1
 8002a80:	d105      	bne.n	8002a8e <HAL_RCC_ClockConfig+0x1be>
 8002a82:	4b28      	ldr	r3, [pc, #160]	@ (8002b24 <HAL_RCC_ClockConfig+0x254>)
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	4a27      	ldr	r2, [pc, #156]	@ (8002b24 <HAL_RCC_ClockConfig+0x254>)
 8002a88:	f043 0304 	orr.w	r3, r3, #4
 8002a8c:	6013      	str	r3, [r2, #0]
 8002a8e:	4b25      	ldr	r3, [pc, #148]	@ (8002b24 <HAL_RCC_ClockConfig+0x254>)
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	f023 0201 	bic.w	r2, r3, #1
 8002a96:	4923      	ldr	r1, [pc, #140]	@ (8002b24 <HAL_RCC_ClockConfig+0x254>)
 8002a98:	683b      	ldr	r3, [r7, #0]
 8002a9a:	4313      	orrs	r3, r2
 8002a9c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a9e:	4b21      	ldr	r3, [pc, #132]	@ (8002b24 <HAL_RCC_ClockConfig+0x254>)
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	f003 0301 	and.w	r3, r3, #1
 8002aa6:	683a      	ldr	r2, [r7, #0]
 8002aa8:	429a      	cmp	r2, r3
 8002aaa:	d001      	beq.n	8002ab0 <HAL_RCC_ClockConfig+0x1e0>
    {
      return HAL_ERROR;
 8002aac:	2301      	movs	r3, #1
 8002aae:	e034      	b.n	8002b1a <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	f003 0304 	and.w	r3, r3, #4
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d008      	beq.n	8002ace <HAL_RCC_ClockConfig+0x1fe>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002abc:	4b1a      	ldr	r3, [pc, #104]	@ (8002b28 <HAL_RCC_ClockConfig+0x258>)
 8002abe:	689b      	ldr	r3, [r3, #8]
 8002ac0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	68db      	ldr	r3, [r3, #12]
 8002ac8:	4917      	ldr	r1, [pc, #92]	@ (8002b28 <HAL_RCC_ClockConfig+0x258>)
 8002aca:	4313      	orrs	r3, r2
 8002acc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	f003 0308 	and.w	r3, r3, #8
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d009      	beq.n	8002aee <HAL_RCC_ClockConfig+0x21e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002ada:	4b13      	ldr	r3, [pc, #76]	@ (8002b28 <HAL_RCC_ClockConfig+0x258>)
 8002adc:	689b      	ldr	r3, [r3, #8]
 8002ade:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	691b      	ldr	r3, [r3, #16]
 8002ae6:	00db      	lsls	r3, r3, #3
 8002ae8:	490f      	ldr	r1, [pc, #60]	@ (8002b28 <HAL_RCC_ClockConfig+0x258>)
 8002aea:	4313      	orrs	r3, r2
 8002aec:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002aee:	f000 f823 	bl	8002b38 <HAL_RCC_GetSysClockFreq>
 8002af2:	4602      	mov	r2, r0
 8002af4:	4b0c      	ldr	r3, [pc, #48]	@ (8002b28 <HAL_RCC_ClockConfig+0x258>)
 8002af6:	689b      	ldr	r3, [r3, #8]
 8002af8:	091b      	lsrs	r3, r3, #4
 8002afa:	f003 030f 	and.w	r3, r3, #15
 8002afe:	490b      	ldr	r1, [pc, #44]	@ (8002b2c <HAL_RCC_ClockConfig+0x25c>)
 8002b00:	5ccb      	ldrb	r3, [r1, r3]
 8002b02:	fa22 f303 	lsr.w	r3, r2, r3
 8002b06:	4a0a      	ldr	r2, [pc, #40]	@ (8002b30 <HAL_RCC_ClockConfig+0x260>)
 8002b08:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002b0a:	4b0a      	ldr	r3, [pc, #40]	@ (8002b34 <HAL_RCC_ClockConfig+0x264>)
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	4618      	mov	r0, r3
 8002b10:	f7ff f868 	bl	8001be4 <HAL_InitTick>
 8002b14:	4603      	mov	r3, r0
 8002b16:	72fb      	strb	r3, [r7, #11]

  return status;
 8002b18:	7afb      	ldrb	r3, [r7, #11]
}
 8002b1a:	4618      	mov	r0, r3
 8002b1c:	3710      	adds	r7, #16
 8002b1e:	46bd      	mov	sp, r7
 8002b20:	bd80      	pop	{r7, pc}
 8002b22:	bf00      	nop
 8002b24:	40023c00 	.word	0x40023c00
 8002b28:	40023800 	.word	0x40023800
 8002b2c:	080063f0 	.word	0x080063f0
 8002b30:	20000018 	.word	0x20000018
 8002b34:	2000001c 	.word	0x2000001c

08002b38 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002b38:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002b3c:	b08e      	sub	sp, #56	@ 0x38
 8002b3e:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange, sysclockfreq;

  tmpreg = RCC->CFGR;
 8002b40:	4b58      	ldr	r3, [pc, #352]	@ (8002ca4 <HAL_RCC_GetSysClockFreq+0x16c>)
 8002b42:	689b      	ldr	r3, [r3, #8]
 8002b44:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002b46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b48:	f003 030c 	and.w	r3, r3, #12
 8002b4c:	2b0c      	cmp	r3, #12
 8002b4e:	d00d      	beq.n	8002b6c <HAL_RCC_GetSysClockFreq+0x34>
 8002b50:	2b0c      	cmp	r3, #12
 8002b52:	f200 8092 	bhi.w	8002c7a <HAL_RCC_GetSysClockFreq+0x142>
 8002b56:	2b04      	cmp	r3, #4
 8002b58:	d002      	beq.n	8002b60 <HAL_RCC_GetSysClockFreq+0x28>
 8002b5a:	2b08      	cmp	r3, #8
 8002b5c:	d003      	beq.n	8002b66 <HAL_RCC_GetSysClockFreq+0x2e>
 8002b5e:	e08c      	b.n	8002c7a <HAL_RCC_GetSysClockFreq+0x142>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002b60:	4b51      	ldr	r3, [pc, #324]	@ (8002ca8 <HAL_RCC_GetSysClockFreq+0x170>)
 8002b62:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 8002b64:	e097      	b.n	8002c96 <HAL_RCC_GetSysClockFreq+0x15e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002b66:	4b51      	ldr	r3, [pc, #324]	@ (8002cac <HAL_RCC_GetSysClockFreq+0x174>)
 8002b68:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 8002b6a:	e094      	b.n	8002c96 <HAL_RCC_GetSysClockFreq+0x15e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8002b6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b6e:	0c9b      	lsrs	r3, r3, #18
 8002b70:	f003 020f 	and.w	r2, r3, #15
 8002b74:	4b4e      	ldr	r3, [pc, #312]	@ (8002cb0 <HAL_RCC_GetSysClockFreq+0x178>)
 8002b76:	5c9b      	ldrb	r3, [r3, r2]
 8002b78:	62bb      	str	r3, [r7, #40]	@ 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8002b7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b7c:	0d9b      	lsrs	r3, r3, #22
 8002b7e:	f003 0303 	and.w	r3, r3, #3
 8002b82:	3301      	adds	r3, #1
 8002b84:	627b      	str	r3, [r7, #36]	@ 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002b86:	4b47      	ldr	r3, [pc, #284]	@ (8002ca4 <HAL_RCC_GetSysClockFreq+0x16c>)
 8002b88:	689b      	ldr	r3, [r3, #8]
 8002b8a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d021      	beq.n	8002bd6 <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8002b92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b94:	2200      	movs	r2, #0
 8002b96:	61bb      	str	r3, [r7, #24]
 8002b98:	61fa      	str	r2, [r7, #28]
 8002b9a:	4b44      	ldr	r3, [pc, #272]	@ (8002cac <HAL_RCC_GetSysClockFreq+0x174>)
 8002b9c:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 8002ba0:	464a      	mov	r2, r9
 8002ba2:	fb03 f202 	mul.w	r2, r3, r2
 8002ba6:	2300      	movs	r3, #0
 8002ba8:	4644      	mov	r4, r8
 8002baa:	fb04 f303 	mul.w	r3, r4, r3
 8002bae:	4413      	add	r3, r2
 8002bb0:	4a3e      	ldr	r2, [pc, #248]	@ (8002cac <HAL_RCC_GetSysClockFreq+0x174>)
 8002bb2:	4644      	mov	r4, r8
 8002bb4:	fba4 0102 	umull	r0, r1, r4, r2
 8002bb8:	440b      	add	r3, r1
 8002bba:	4619      	mov	r1, r3
 8002bbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bbe:	2200      	movs	r2, #0
 8002bc0:	613b      	str	r3, [r7, #16]
 8002bc2:	617a      	str	r2, [r7, #20]
 8002bc4:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002bc8:	f7fe f94a 	bl	8000e60 <__aeabi_uldivmod>
 8002bcc:	4602      	mov	r2, r0
 8002bce:	460b      	mov	r3, r1
 8002bd0:	4613      	mov	r3, r2
 8002bd2:	637b      	str	r3, [r7, #52]	@ 0x34
 8002bd4:	e04e      	b.n	8002c74 <HAL_RCC_GetSysClockFreq+0x13c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8002bd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002bd8:	2200      	movs	r2, #0
 8002bda:	469a      	mov	sl, r3
 8002bdc:	4693      	mov	fp, r2
 8002bde:	4652      	mov	r2, sl
 8002be0:	465b      	mov	r3, fp
 8002be2:	f04f 0000 	mov.w	r0, #0
 8002be6:	f04f 0100 	mov.w	r1, #0
 8002bea:	0159      	lsls	r1, r3, #5
 8002bec:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002bf0:	0150      	lsls	r0, r2, #5
 8002bf2:	4602      	mov	r2, r0
 8002bf4:	460b      	mov	r3, r1
 8002bf6:	ebb2 080a 	subs.w	r8, r2, sl
 8002bfa:	eb63 090b 	sbc.w	r9, r3, fp
 8002bfe:	f04f 0200 	mov.w	r2, #0
 8002c02:	f04f 0300 	mov.w	r3, #0
 8002c06:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8002c0a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8002c0e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8002c12:	ebb2 0408 	subs.w	r4, r2, r8
 8002c16:	eb63 0509 	sbc.w	r5, r3, r9
 8002c1a:	f04f 0200 	mov.w	r2, #0
 8002c1e:	f04f 0300 	mov.w	r3, #0
 8002c22:	00eb      	lsls	r3, r5, #3
 8002c24:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002c28:	00e2      	lsls	r2, r4, #3
 8002c2a:	4614      	mov	r4, r2
 8002c2c:	461d      	mov	r5, r3
 8002c2e:	eb14 030a 	adds.w	r3, r4, sl
 8002c32:	603b      	str	r3, [r7, #0]
 8002c34:	eb45 030b 	adc.w	r3, r5, fp
 8002c38:	607b      	str	r3, [r7, #4]
 8002c3a:	f04f 0200 	mov.w	r2, #0
 8002c3e:	f04f 0300 	mov.w	r3, #0
 8002c42:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002c46:	4629      	mov	r1, r5
 8002c48:	028b      	lsls	r3, r1, #10
 8002c4a:	4620      	mov	r0, r4
 8002c4c:	4629      	mov	r1, r5
 8002c4e:	4604      	mov	r4, r0
 8002c50:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 8002c54:	4601      	mov	r1, r0
 8002c56:	028a      	lsls	r2, r1, #10
 8002c58:	4610      	mov	r0, r2
 8002c5a:	4619      	mov	r1, r3
 8002c5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c5e:	2200      	movs	r2, #0
 8002c60:	60bb      	str	r3, [r7, #8]
 8002c62:	60fa      	str	r2, [r7, #12]
 8002c64:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002c68:	f7fe f8fa 	bl	8000e60 <__aeabi_uldivmod>
 8002c6c:	4602      	mov	r2, r0
 8002c6e:	460b      	mov	r3, r1
 8002c70:	4613      	mov	r3, r2
 8002c72:	637b      	str	r3, [r7, #52]	@ 0x34
      }
      sysclockfreq = pllvco;
 8002c74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002c76:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 8002c78:	e00d      	b.n	8002c96 <HAL_RCC_GetSysClockFreq+0x15e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8002c7a:	4b0a      	ldr	r3, [pc, #40]	@ (8002ca4 <HAL_RCC_GetSysClockFreq+0x16c>)
 8002c7c:	685b      	ldr	r3, [r3, #4]
 8002c7e:	0b5b      	lsrs	r3, r3, #13
 8002c80:	f003 0307 	and.w	r3, r3, #7
 8002c84:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8002c86:	6a3b      	ldr	r3, [r7, #32]
 8002c88:	3301      	adds	r3, #1
 8002c8a:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8002c8e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c92:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 8002c94:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002c96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
}
 8002c98:	4618      	mov	r0, r3
 8002c9a:	3738      	adds	r7, #56	@ 0x38
 8002c9c:	46bd      	mov	sp, r7
 8002c9e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002ca2:	bf00      	nop
 8002ca4:	40023800 	.word	0x40023800
 8002ca8:	00f42400 	.word	0x00f42400
 8002cac:	016e3600 	.word	0x016e3600
 8002cb0:	080063e4 	.word	0x080063e4

08002cb4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range
  * @param  MSIrange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_6
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSIrange)
{
 8002cb4:	b480      	push	{r7}
 8002cb6:	b087      	sub	sp, #28
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002cbc:	2300      	movs	r3, #0
 8002cbe:	613b      	str	r3, [r7, #16]

  /* HCLK can reach 4 MHz only if AHB prescaler = 1 */
  if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8002cc0:	4b29      	ldr	r3, [pc, #164]	@ (8002d68 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8002cc2:	689b      	ldr	r3, [r3, #8]
 8002cc4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d12c      	bne.n	8002d26 <RCC_SetFlashLatencyFromMSIRange+0x72>
  {
    if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002ccc:	4b26      	ldr	r3, [pc, #152]	@ (8002d68 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8002cce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cd0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d005      	beq.n	8002ce4 <RCC_SetFlashLatencyFromMSIRange+0x30>
    {
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8002cd8:	4b24      	ldr	r3, [pc, #144]	@ (8002d6c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	f403 53c0 	and.w	r3, r3, #6144	@ 0x1800
 8002ce0:	617b      	str	r3, [r7, #20]
 8002ce2:	e016      	b.n	8002d12 <RCC_SetFlashLatencyFromMSIRange+0x5e>
    }
    else
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002ce4:	4b20      	ldr	r3, [pc, #128]	@ (8002d68 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8002ce6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ce8:	4a1f      	ldr	r2, [pc, #124]	@ (8002d68 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8002cea:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002cee:	6253      	str	r3, [r2, #36]	@ 0x24
 8002cf0:	4b1d      	ldr	r3, [pc, #116]	@ (8002d68 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8002cf2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cf4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002cf8:	60fb      	str	r3, [r7, #12]
 8002cfa:	68fb      	ldr	r3, [r7, #12]
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8002cfc:	4b1b      	ldr	r3, [pc, #108]	@ (8002d6c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	f403 53c0 	and.w	r3, r3, #6144	@ 0x1800
 8002d04:	617b      	str	r3, [r7, #20]
      __HAL_RCC_PWR_CLK_DISABLE();
 8002d06:	4b18      	ldr	r3, [pc, #96]	@ (8002d68 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8002d08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d0a:	4a17      	ldr	r2, [pc, #92]	@ (8002d68 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8002d0c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002d10:	6253      	str	r3, [r2, #36]	@ 0x24
    }

    /* Check if need to set latency 1 only for Range 3 & HCLK = 4MHz */
    if((vos == PWR_REGULATOR_VOLTAGE_SCALE3) && (MSIrange == RCC_MSIRANGE_6))
 8002d12:	697b      	ldr	r3, [r7, #20]
 8002d14:	f5b3 5fc0 	cmp.w	r3, #6144	@ 0x1800
 8002d18:	d105      	bne.n	8002d26 <RCC_SetFlashLatencyFromMSIRange+0x72>
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8002d20:	d101      	bne.n	8002d26 <RCC_SetFlashLatencyFromMSIRange+0x72>
    {
      latency = FLASH_LATENCY_1; /* 1WS */
 8002d22:	2301      	movs	r3, #1
 8002d24:	613b      	str	r3, [r7, #16]
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002d26:	693b      	ldr	r3, [r7, #16]
 8002d28:	2b01      	cmp	r3, #1
 8002d2a:	d105      	bne.n	8002d38 <RCC_SetFlashLatencyFromMSIRange+0x84>
 8002d2c:	4b10      	ldr	r3, [pc, #64]	@ (8002d70 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	4a0f      	ldr	r2, [pc, #60]	@ (8002d70 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002d32:	f043 0304 	orr.w	r3, r3, #4
 8002d36:	6013      	str	r3, [r2, #0]
 8002d38:	4b0d      	ldr	r3, [pc, #52]	@ (8002d70 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	f023 0201 	bic.w	r2, r3, #1
 8002d40:	490b      	ldr	r1, [pc, #44]	@ (8002d70 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002d42:	693b      	ldr	r3, [r7, #16]
 8002d44:	4313      	orrs	r3, r2
 8002d46:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002d48:	4b09      	ldr	r3, [pc, #36]	@ (8002d70 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	f003 0301 	and.w	r3, r3, #1
 8002d50:	693a      	ldr	r2, [r7, #16]
 8002d52:	429a      	cmp	r2, r3
 8002d54:	d001      	beq.n	8002d5a <RCC_SetFlashLatencyFromMSIRange+0xa6>
  {
    return HAL_ERROR;
 8002d56:	2301      	movs	r3, #1
 8002d58:	e000      	b.n	8002d5c <RCC_SetFlashLatencyFromMSIRange+0xa8>
  }

  return HAL_OK;
 8002d5a:	2300      	movs	r3, #0
}
 8002d5c:	4618      	mov	r0, r3
 8002d5e:	371c      	adds	r7, #28
 8002d60:	46bd      	mov	sp, r7
 8002d62:	bc80      	pop	{r7}
 8002d64:	4770      	bx	lr
 8002d66:	bf00      	nop
 8002d68:	40023800 	.word	0x40023800
 8002d6c:	40007000 	.word	0x40007000
 8002d70:	40023c00 	.word	0x40023c00

08002d74 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002d74:	b580      	push	{r7, lr}
 8002d76:	b082      	sub	sp, #8
 8002d78:	af00      	add	r7, sp, #0
 8002d7a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d101      	bne.n	8002d86 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002d82:	2301      	movs	r3, #1
 8002d84:	e07b      	b.n	8002e7e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on all devices in stm32l1xx series.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE if TI mode is not supported */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d108      	bne.n	8002da0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	685b      	ldr	r3, [r3, #4]
 8002d92:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002d96:	d009      	beq.n	8002dac <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	2200      	movs	r2, #0
 8002d9c:	61da      	str	r2, [r3, #28]
 8002d9e:	e005      	b.n	8002dac <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	2200      	movs	r2, #0
 8002da4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	2200      	movs	r2, #0
 8002daa:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	2200      	movs	r2, #0
 8002db0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002db8:	b2db      	uxtb	r3, r3
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d106      	bne.n	8002dcc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	2200      	movs	r2, #0
 8002dc2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002dc6:	6878      	ldr	r0, [r7, #4]
 8002dc8:	f7fe fdac 	bl	8001924 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	2202      	movs	r2, #2
 8002dd0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	681a      	ldr	r2, [r3, #0]
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002de2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	685b      	ldr	r3, [r3, #4]
 8002de8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	689b      	ldr	r3, [r3, #8]
 8002df0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8002df4:	431a      	orrs	r2, r3
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	68db      	ldr	r3, [r3, #12]
 8002dfa:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002dfe:	431a      	orrs	r2, r3
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	691b      	ldr	r3, [r3, #16]
 8002e04:	f003 0302 	and.w	r3, r3, #2
 8002e08:	431a      	orrs	r2, r3
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	695b      	ldr	r3, [r3, #20]
 8002e0e:	f003 0301 	and.w	r3, r3, #1
 8002e12:	431a      	orrs	r2, r3
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	699b      	ldr	r3, [r3, #24]
 8002e18:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002e1c:	431a      	orrs	r2, r3
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	69db      	ldr	r3, [r3, #28]
 8002e22:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002e26:	431a      	orrs	r2, r3
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	6a1b      	ldr	r3, [r3, #32]
 8002e2c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e30:	ea42 0103 	orr.w	r1, r2, r3
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e38:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	430a      	orrs	r2, r1
 8002e42:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

#if defined(SPI_CR2_FRF)
  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	699b      	ldr	r3, [r3, #24]
 8002e48:	0c1b      	lsrs	r3, r3, #16
 8002e4a:	f003 0104 	and.w	r1, r3, #4
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e52:	f003 0210 	and.w	r2, r3, #16
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	430a      	orrs	r2, r1
 8002e5c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	69da      	ldr	r2, [r3, #28]
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002e6c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	2200      	movs	r2, #0
 8002e72:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	2201      	movs	r2, #1
 8002e78:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8002e7c:	2300      	movs	r3, #0
}
 8002e7e:	4618      	mov	r0, r3
 8002e80:	3708      	adds	r7, #8
 8002e82:	46bd      	mov	sp, r7
 8002e84:	bd80      	pop	{r7, pc}

08002e86 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002e86:	b580      	push	{r7, lr}
 8002e88:	b088      	sub	sp, #32
 8002e8a:	af00      	add	r7, sp, #0
 8002e8c:	60f8      	str	r0, [r7, #12]
 8002e8e:	60b9      	str	r1, [r7, #8]
 8002e90:	603b      	str	r3, [r7, #0]
 8002e92:	4613      	mov	r3, r2
 8002e94:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002e96:	2300      	movs	r3, #0
 8002e98:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002ea0:	2b01      	cmp	r3, #1
 8002ea2:	d101      	bne.n	8002ea8 <HAL_SPI_Transmit+0x22>
 8002ea4:	2302      	movs	r3, #2
 8002ea6:	e12d      	b.n	8003104 <HAL_SPI_Transmit+0x27e>
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	2201      	movs	r2, #1
 8002eac:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002eb0:	f7fe fee4 	bl	8001c7c <HAL_GetTick>
 8002eb4:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8002eb6:	88fb      	ldrh	r3, [r7, #6]
 8002eb8:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002ec0:	b2db      	uxtb	r3, r3
 8002ec2:	2b01      	cmp	r3, #1
 8002ec4:	d002      	beq.n	8002ecc <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8002ec6:	2302      	movs	r3, #2
 8002ec8:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002eca:	e116      	b.n	80030fa <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 8002ecc:	68bb      	ldr	r3, [r7, #8]
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d002      	beq.n	8002ed8 <HAL_SPI_Transmit+0x52>
 8002ed2:	88fb      	ldrh	r3, [r7, #6]
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d102      	bne.n	8002ede <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8002ed8:	2301      	movs	r3, #1
 8002eda:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002edc:	e10d      	b.n	80030fa <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	2203      	movs	r2, #3
 8002ee2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	2200      	movs	r2, #0
 8002eea:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	68ba      	ldr	r2, [r7, #8]
 8002ef0:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	88fa      	ldrh	r2, [r7, #6]
 8002ef6:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	88fa      	ldrh	r2, [r7, #6]
 8002efc:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	2200      	movs	r2, #0
 8002f02:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	2200      	movs	r2, #0
 8002f08:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	2200      	movs	r2, #0
 8002f0e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	2200      	movs	r2, #0
 8002f14:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	2200      	movs	r2, #0
 8002f1a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	689b      	ldr	r3, [r3, #8]
 8002f20:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002f24:	d10f      	bne.n	8002f46 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	681a      	ldr	r2, [r3, #0]
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002f34:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	681a      	ldr	r2, [r3, #0]
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002f44:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f50:	2b40      	cmp	r3, #64	@ 0x40
 8002f52:	d007      	beq.n	8002f64 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	681a      	ldr	r2, [r3, #0]
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002f62:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	68db      	ldr	r3, [r3, #12]
 8002f68:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002f6c:	d14f      	bne.n	800300e <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	685b      	ldr	r3, [r3, #4]
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d002      	beq.n	8002f7c <HAL_SPI_Transmit+0xf6>
 8002f76:	8afb      	ldrh	r3, [r7, #22]
 8002f78:	2b01      	cmp	r3, #1
 8002f7a:	d142      	bne.n	8003002 <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f80:	881a      	ldrh	r2, [r3, #0]
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f8c:	1c9a      	adds	r2, r3, #2
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002f96:	b29b      	uxth	r3, r3
 8002f98:	3b01      	subs	r3, #1
 8002f9a:	b29a      	uxth	r2, r3
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002fa0:	e02f      	b.n	8003002 <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	689b      	ldr	r3, [r3, #8]
 8002fa8:	f003 0302 	and.w	r3, r3, #2
 8002fac:	2b02      	cmp	r3, #2
 8002fae:	d112      	bne.n	8002fd6 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fb4:	881a      	ldrh	r2, [r3, #0]
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fc0:	1c9a      	adds	r2, r3, #2
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002fca:	b29b      	uxth	r3, r3
 8002fcc:	3b01      	subs	r3, #1
 8002fce:	b29a      	uxth	r2, r3
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	86da      	strh	r2, [r3, #54]	@ 0x36
 8002fd4:	e015      	b.n	8003002 <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002fd6:	f7fe fe51 	bl	8001c7c <HAL_GetTick>
 8002fda:	4602      	mov	r2, r0
 8002fdc:	69bb      	ldr	r3, [r7, #24]
 8002fde:	1ad3      	subs	r3, r2, r3
 8002fe0:	683a      	ldr	r2, [r7, #0]
 8002fe2:	429a      	cmp	r2, r3
 8002fe4:	d803      	bhi.n	8002fee <HAL_SPI_Transmit+0x168>
 8002fe6:	683b      	ldr	r3, [r7, #0]
 8002fe8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fec:	d102      	bne.n	8002ff4 <HAL_SPI_Transmit+0x16e>
 8002fee:	683b      	ldr	r3, [r7, #0]
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d106      	bne.n	8003002 <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 8002ff4:	2303      	movs	r3, #3
 8002ff6:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	2201      	movs	r2, #1
 8002ffc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 8003000:	e07b      	b.n	80030fa <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003006:	b29b      	uxth	r3, r3
 8003008:	2b00      	cmp	r3, #0
 800300a:	d1ca      	bne.n	8002fa2 <HAL_SPI_Transmit+0x11c>
 800300c:	e050      	b.n	80030b0 <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	685b      	ldr	r3, [r3, #4]
 8003012:	2b00      	cmp	r3, #0
 8003014:	d002      	beq.n	800301c <HAL_SPI_Transmit+0x196>
 8003016:	8afb      	ldrh	r3, [r7, #22]
 8003018:	2b01      	cmp	r3, #1
 800301a:	d144      	bne.n	80030a6 <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	330c      	adds	r3, #12
 8003026:	7812      	ldrb	r2, [r2, #0]
 8003028:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800302e:	1c5a      	adds	r2, r3, #1
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003038:	b29b      	uxth	r3, r3
 800303a:	3b01      	subs	r3, #1
 800303c:	b29a      	uxth	r2, r3
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8003042:	e030      	b.n	80030a6 <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	689b      	ldr	r3, [r3, #8]
 800304a:	f003 0302 	and.w	r3, r3, #2
 800304e:	2b02      	cmp	r3, #2
 8003050:	d113      	bne.n	800307a <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	330c      	adds	r3, #12
 800305c:	7812      	ldrb	r2, [r2, #0]
 800305e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003064:	1c5a      	adds	r2, r3, #1
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800306e:	b29b      	uxth	r3, r3
 8003070:	3b01      	subs	r3, #1
 8003072:	b29a      	uxth	r2, r3
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003078:	e015      	b.n	80030a6 <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800307a:	f7fe fdff 	bl	8001c7c <HAL_GetTick>
 800307e:	4602      	mov	r2, r0
 8003080:	69bb      	ldr	r3, [r7, #24]
 8003082:	1ad3      	subs	r3, r2, r3
 8003084:	683a      	ldr	r2, [r7, #0]
 8003086:	429a      	cmp	r2, r3
 8003088:	d803      	bhi.n	8003092 <HAL_SPI_Transmit+0x20c>
 800308a:	683b      	ldr	r3, [r7, #0]
 800308c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003090:	d102      	bne.n	8003098 <HAL_SPI_Transmit+0x212>
 8003092:	683b      	ldr	r3, [r7, #0]
 8003094:	2b00      	cmp	r3, #0
 8003096:	d106      	bne.n	80030a6 <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 8003098:	2303      	movs	r3, #3
 800309a:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	2201      	movs	r2, #1
 80030a0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 80030a4:	e029      	b.n	80030fa <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80030aa:	b29b      	uxth	r3, r3
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d1c9      	bne.n	8003044 <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80030b0:	69ba      	ldr	r2, [r7, #24]
 80030b2:	6839      	ldr	r1, [r7, #0]
 80030b4:	68f8      	ldr	r0, [r7, #12]
 80030b6:	f000 fbdf 	bl	8003878 <SPI_EndRxTxTransaction>
 80030ba:	4603      	mov	r3, r0
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d002      	beq.n	80030c6 <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	2220      	movs	r2, #32
 80030c4:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	689b      	ldr	r3, [r3, #8]
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d10a      	bne.n	80030e4 <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80030ce:	2300      	movs	r3, #0
 80030d0:	613b      	str	r3, [r7, #16]
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	68db      	ldr	r3, [r3, #12]
 80030d8:	613b      	str	r3, [r7, #16]
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	689b      	ldr	r3, [r3, #8]
 80030e0:	613b      	str	r3, [r7, #16]
 80030e2:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d002      	beq.n	80030f2 <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 80030ec:	2301      	movs	r3, #1
 80030ee:	77fb      	strb	r3, [r7, #31]
 80030f0:	e003      	b.n	80030fa <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	2201      	movs	r2, #1
 80030f6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	2200      	movs	r2, #0
 80030fe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8003102:	7ffb      	ldrb	r3, [r7, #31]
}
 8003104:	4618      	mov	r0, r3
 8003106:	3720      	adds	r7, #32
 8003108:	46bd      	mov	sp, r7
 800310a:	bd80      	pop	{r7, pc}

0800310c <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800310c:	b580      	push	{r7, lr}
 800310e:	b088      	sub	sp, #32
 8003110:	af02      	add	r7, sp, #8
 8003112:	60f8      	str	r0, [r7, #12]
 8003114:	60b9      	str	r1, [r7, #8]
 8003116:	603b      	str	r3, [r7, #0]
 8003118:	4613      	mov	r3, r2
 800311a:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800311c:	2300      	movs	r3, #0
 800311e:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003126:	b2db      	uxtb	r3, r3
 8003128:	2b01      	cmp	r3, #1
 800312a:	d002      	beq.n	8003132 <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 800312c:	2302      	movs	r3, #2
 800312e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003130:	e0fb      	b.n	800332a <HAL_SPI_Receive+0x21e>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	685b      	ldr	r3, [r3, #4]
 8003136:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800313a:	d112      	bne.n	8003162 <HAL_SPI_Receive+0x56>
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	689b      	ldr	r3, [r3, #8]
 8003140:	2b00      	cmp	r3, #0
 8003142:	d10e      	bne.n	8003162 <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	2204      	movs	r2, #4
 8003148:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800314c:	88fa      	ldrh	r2, [r7, #6]
 800314e:	683b      	ldr	r3, [r7, #0]
 8003150:	9300      	str	r3, [sp, #0]
 8003152:	4613      	mov	r3, r2
 8003154:	68ba      	ldr	r2, [r7, #8]
 8003156:	68b9      	ldr	r1, [r7, #8]
 8003158:	68f8      	ldr	r0, [r7, #12]
 800315a:	f000 f8ef 	bl	800333c <HAL_SPI_TransmitReceive>
 800315e:	4603      	mov	r3, r0
 8003160:	e0e8      	b.n	8003334 <HAL_SPI_Receive+0x228>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003168:	2b01      	cmp	r3, #1
 800316a:	d101      	bne.n	8003170 <HAL_SPI_Receive+0x64>
 800316c:	2302      	movs	r3, #2
 800316e:	e0e1      	b.n	8003334 <HAL_SPI_Receive+0x228>
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	2201      	movs	r2, #1
 8003174:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003178:	f7fe fd80 	bl	8001c7c <HAL_GetTick>
 800317c:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 800317e:	68bb      	ldr	r3, [r7, #8]
 8003180:	2b00      	cmp	r3, #0
 8003182:	d002      	beq.n	800318a <HAL_SPI_Receive+0x7e>
 8003184:	88fb      	ldrh	r3, [r7, #6]
 8003186:	2b00      	cmp	r3, #0
 8003188:	d102      	bne.n	8003190 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800318a:	2301      	movs	r3, #1
 800318c:	75fb      	strb	r3, [r7, #23]
    goto error;
 800318e:	e0cc      	b.n	800332a <HAL_SPI_Receive+0x21e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	2204      	movs	r2, #4
 8003194:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	2200      	movs	r2, #0
 800319c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	68ba      	ldr	r2, [r7, #8]
 80031a2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	88fa      	ldrh	r2, [r7, #6]
 80031a8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	88fa      	ldrh	r2, [r7, #6]
 80031ae:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	2200      	movs	r2, #0
 80031b4:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	2200      	movs	r2, #0
 80031ba:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	2200      	movs	r2, #0
 80031c0:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	2200      	movs	r2, #0
 80031c6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	2200      	movs	r2, #0
 80031cc:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	689b      	ldr	r3, [r3, #8]
 80031d2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80031d6:	d10f      	bne.n	80031f8 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	681a      	ldr	r2, [r3, #0]
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80031e6:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	681a      	ldr	r2, [r3, #0]
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80031f6:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003202:	2b40      	cmp	r3, #64	@ 0x40
 8003204:	d007      	beq.n	8003216 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	681a      	ldr	r2, [r3, #0]
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003214:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	68db      	ldr	r3, [r3, #12]
 800321a:	2b00      	cmp	r3, #0
 800321c:	d16a      	bne.n	80032f4 <HAL_SPI_Receive+0x1e8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800321e:	e032      	b.n	8003286 <HAL_SPI_Receive+0x17a>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	689b      	ldr	r3, [r3, #8]
 8003226:	f003 0301 	and.w	r3, r3, #1
 800322a:	2b01      	cmp	r3, #1
 800322c:	d115      	bne.n	800325a <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	f103 020c 	add.w	r2, r3, #12
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800323a:	7812      	ldrb	r2, [r2, #0]
 800323c:	b2d2      	uxtb	r2, r2
 800323e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003244:	1c5a      	adds	r2, r3, #1
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800324e:	b29b      	uxth	r3, r3
 8003250:	3b01      	subs	r3, #1
 8003252:	b29a      	uxth	r2, r3
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003258:	e015      	b.n	8003286 <HAL_SPI_Receive+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800325a:	f7fe fd0f 	bl	8001c7c <HAL_GetTick>
 800325e:	4602      	mov	r2, r0
 8003260:	693b      	ldr	r3, [r7, #16]
 8003262:	1ad3      	subs	r3, r2, r3
 8003264:	683a      	ldr	r2, [r7, #0]
 8003266:	429a      	cmp	r2, r3
 8003268:	d803      	bhi.n	8003272 <HAL_SPI_Receive+0x166>
 800326a:	683b      	ldr	r3, [r7, #0]
 800326c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003270:	d102      	bne.n	8003278 <HAL_SPI_Receive+0x16c>
 8003272:	683b      	ldr	r3, [r7, #0]
 8003274:	2b00      	cmp	r3, #0
 8003276:	d106      	bne.n	8003286 <HAL_SPI_Receive+0x17a>
        {
          errorcode = HAL_TIMEOUT;
 8003278:	2303      	movs	r3, #3
 800327a:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	2201      	movs	r2, #1
 8003280:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 8003284:	e051      	b.n	800332a <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800328a:	b29b      	uxth	r3, r3
 800328c:	2b00      	cmp	r3, #0
 800328e:	d1c7      	bne.n	8003220 <HAL_SPI_Receive+0x114>
 8003290:	e035      	b.n	80032fe <HAL_SPI_Receive+0x1f2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	689b      	ldr	r3, [r3, #8]
 8003298:	f003 0301 	and.w	r3, r3, #1
 800329c:	2b01      	cmp	r3, #1
 800329e:	d113      	bne.n	80032c8 <HAL_SPI_Receive+0x1bc>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	68da      	ldr	r2, [r3, #12]
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80032aa:	b292      	uxth	r2, r2
 80032ac:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80032b2:	1c9a      	adds	r2, r3, #2
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80032bc:	b29b      	uxth	r3, r3
 80032be:	3b01      	subs	r3, #1
 80032c0:	b29a      	uxth	r2, r3
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80032c6:	e015      	b.n	80032f4 <HAL_SPI_Receive+0x1e8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80032c8:	f7fe fcd8 	bl	8001c7c <HAL_GetTick>
 80032cc:	4602      	mov	r2, r0
 80032ce:	693b      	ldr	r3, [r7, #16]
 80032d0:	1ad3      	subs	r3, r2, r3
 80032d2:	683a      	ldr	r2, [r7, #0]
 80032d4:	429a      	cmp	r2, r3
 80032d6:	d803      	bhi.n	80032e0 <HAL_SPI_Receive+0x1d4>
 80032d8:	683b      	ldr	r3, [r7, #0]
 80032da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032de:	d102      	bne.n	80032e6 <HAL_SPI_Receive+0x1da>
 80032e0:	683b      	ldr	r3, [r7, #0]
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d106      	bne.n	80032f4 <HAL_SPI_Receive+0x1e8>
        {
          errorcode = HAL_TIMEOUT;
 80032e6:	2303      	movs	r3, #3
 80032e8:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	2201      	movs	r2, #1
 80032ee:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 80032f2:	e01a      	b.n	800332a <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80032f8:	b29b      	uxth	r3, r3
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d1c9      	bne.n	8003292 <HAL_SPI_Receive+0x186>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80032fe:	693a      	ldr	r2, [r7, #16]
 8003300:	6839      	ldr	r1, [r7, #0]
 8003302:	68f8      	ldr	r0, [r7, #12]
 8003304:	f000 fa52 	bl	80037ac <SPI_EndRxTransaction>
 8003308:	4603      	mov	r3, r0
 800330a:	2b00      	cmp	r3, #0
 800330c:	d002      	beq.n	8003314 <HAL_SPI_Receive+0x208>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	2220      	movs	r2, #32
 8003312:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003318:	2b00      	cmp	r3, #0
 800331a:	d002      	beq.n	8003322 <HAL_SPI_Receive+0x216>
  {
    errorcode = HAL_ERROR;
 800331c:	2301      	movs	r3, #1
 800331e:	75fb      	strb	r3, [r7, #23]
 8003320:	e003      	b.n	800332a <HAL_SPI_Receive+0x21e>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	2201      	movs	r2, #1
 8003326:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

error :
  __HAL_UNLOCK(hspi);
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	2200      	movs	r2, #0
 800332e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8003332:	7dfb      	ldrb	r3, [r7, #23]
}
 8003334:	4618      	mov	r0, r3
 8003336:	3718      	adds	r7, #24
 8003338:	46bd      	mov	sp, r7
 800333a:	bd80      	pop	{r7, pc}

0800333c <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800333c:	b580      	push	{r7, lr}
 800333e:	b08c      	sub	sp, #48	@ 0x30
 8003340:	af00      	add	r7, sp, #0
 8003342:	60f8      	str	r0, [r7, #12]
 8003344:	60b9      	str	r1, [r7, #8]
 8003346:	607a      	str	r2, [r7, #4]
 8003348:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800334a:	2301      	movs	r3, #1
 800334c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800334e:	2300      	movs	r3, #0
 8003350:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800335a:	2b01      	cmp	r3, #1
 800335c:	d101      	bne.n	8003362 <HAL_SPI_TransmitReceive+0x26>
 800335e:	2302      	movs	r3, #2
 8003360:	e198      	b.n	8003694 <HAL_SPI_TransmitReceive+0x358>
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	2201      	movs	r2, #1
 8003366:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800336a:	f7fe fc87 	bl	8001c7c <HAL_GetTick>
 800336e:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003376:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  tmp_mode            = hspi->Init.Mode;
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	685b      	ldr	r3, [r3, #4]
 800337e:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8003380:	887b      	ldrh	r3, [r7, #2]
 8003382:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003384:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003388:	2b01      	cmp	r3, #1
 800338a:	d00f      	beq.n	80033ac <HAL_SPI_TransmitReceive+0x70>
 800338c:	69fb      	ldr	r3, [r7, #28]
 800338e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003392:	d107      	bne.n	80033a4 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	689b      	ldr	r3, [r3, #8]
 8003398:	2b00      	cmp	r3, #0
 800339a:	d103      	bne.n	80033a4 <HAL_SPI_TransmitReceive+0x68>
 800339c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80033a0:	2b04      	cmp	r3, #4
 80033a2:	d003      	beq.n	80033ac <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80033a4:	2302      	movs	r3, #2
 80033a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 80033aa:	e16d      	b.n	8003688 <HAL_SPI_TransmitReceive+0x34c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80033ac:	68bb      	ldr	r3, [r7, #8]
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d005      	beq.n	80033be <HAL_SPI_TransmitReceive+0x82>
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d002      	beq.n	80033be <HAL_SPI_TransmitReceive+0x82>
 80033b8:	887b      	ldrh	r3, [r7, #2]
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d103      	bne.n	80033c6 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80033be:	2301      	movs	r3, #1
 80033c0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 80033c4:	e160      	b.n	8003688 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80033cc:	b2db      	uxtb	r3, r3
 80033ce:	2b04      	cmp	r3, #4
 80033d0:	d003      	beq.n	80033da <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	2205      	movs	r2, #5
 80033d6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	2200      	movs	r2, #0
 80033de:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	687a      	ldr	r2, [r7, #4]
 80033e4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	887a      	ldrh	r2, [r7, #2]
 80033ea:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	887a      	ldrh	r2, [r7, #2]
 80033f0:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	68ba      	ldr	r2, [r7, #8]
 80033f6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	887a      	ldrh	r2, [r7, #2]
 80033fc:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	887a      	ldrh	r2, [r7, #2]
 8003402:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	2200      	movs	r2, #0
 8003408:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	2200      	movs	r2, #0
 800340e:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800341a:	2b40      	cmp	r3, #64	@ 0x40
 800341c:	d007      	beq.n	800342e <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	681a      	ldr	r2, [r3, #0]
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800342c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	68db      	ldr	r3, [r3, #12]
 8003432:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003436:	d17c      	bne.n	8003532 <HAL_SPI_TransmitReceive+0x1f6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	685b      	ldr	r3, [r3, #4]
 800343c:	2b00      	cmp	r3, #0
 800343e:	d002      	beq.n	8003446 <HAL_SPI_TransmitReceive+0x10a>
 8003440:	8b7b      	ldrh	r3, [r7, #26]
 8003442:	2b01      	cmp	r3, #1
 8003444:	d16a      	bne.n	800351c <HAL_SPI_TransmitReceive+0x1e0>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800344a:	881a      	ldrh	r2, [r3, #0]
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003456:	1c9a      	adds	r2, r3, #2
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003460:	b29b      	uxth	r3, r3
 8003462:	3b01      	subs	r3, #1
 8003464:	b29a      	uxth	r2, r3
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800346a:	e057      	b.n	800351c <HAL_SPI_TransmitReceive+0x1e0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	689b      	ldr	r3, [r3, #8]
 8003472:	f003 0302 	and.w	r3, r3, #2
 8003476:	2b02      	cmp	r3, #2
 8003478:	d11b      	bne.n	80034b2 <HAL_SPI_TransmitReceive+0x176>
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800347e:	b29b      	uxth	r3, r3
 8003480:	2b00      	cmp	r3, #0
 8003482:	d016      	beq.n	80034b2 <HAL_SPI_TransmitReceive+0x176>
 8003484:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003486:	2b01      	cmp	r3, #1
 8003488:	d113      	bne.n	80034b2 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800348e:	881a      	ldrh	r2, [r3, #0]
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800349a:	1c9a      	adds	r2, r3, #2
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80034a4:	b29b      	uxth	r3, r3
 80034a6:	3b01      	subs	r3, #1
 80034a8:	b29a      	uxth	r2, r3
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80034ae:	2300      	movs	r3, #0
 80034b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	689b      	ldr	r3, [r3, #8]
 80034b8:	f003 0301 	and.w	r3, r3, #1
 80034bc:	2b01      	cmp	r3, #1
 80034be:	d119      	bne.n	80034f4 <HAL_SPI_TransmitReceive+0x1b8>
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80034c4:	b29b      	uxth	r3, r3
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d014      	beq.n	80034f4 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	68da      	ldr	r2, [r3, #12]
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034d4:	b292      	uxth	r2, r2
 80034d6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034dc:	1c9a      	adds	r2, r3, #2
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80034e6:	b29b      	uxth	r3, r3
 80034e8:	3b01      	subs	r3, #1
 80034ea:	b29a      	uxth	r2, r3
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80034f0:	2301      	movs	r3, #1
 80034f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80034f4:	f7fe fbc2 	bl	8001c7c <HAL_GetTick>
 80034f8:	4602      	mov	r2, r0
 80034fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034fc:	1ad3      	subs	r3, r2, r3
 80034fe:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003500:	429a      	cmp	r2, r3
 8003502:	d80b      	bhi.n	800351c <HAL_SPI_TransmitReceive+0x1e0>
 8003504:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003506:	f1b3 3fff 	cmp.w	r3, #4294967295
 800350a:	d007      	beq.n	800351c <HAL_SPI_TransmitReceive+0x1e0>
      {
        errorcode = HAL_TIMEOUT;
 800350c:	2303      	movs	r3, #3
 800350e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	2201      	movs	r2, #1
 8003516:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        goto error;
 800351a:	e0b5      	b.n	8003688 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003520:	b29b      	uxth	r3, r3
 8003522:	2b00      	cmp	r3, #0
 8003524:	d1a2      	bne.n	800346c <HAL_SPI_TransmitReceive+0x130>
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800352a:	b29b      	uxth	r3, r3
 800352c:	2b00      	cmp	r3, #0
 800352e:	d19d      	bne.n	800346c <HAL_SPI_TransmitReceive+0x130>
 8003530:	e080      	b.n	8003634 <HAL_SPI_TransmitReceive+0x2f8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	685b      	ldr	r3, [r3, #4]
 8003536:	2b00      	cmp	r3, #0
 8003538:	d002      	beq.n	8003540 <HAL_SPI_TransmitReceive+0x204>
 800353a:	8b7b      	ldrh	r3, [r7, #26]
 800353c:	2b01      	cmp	r3, #1
 800353e:	d16f      	bne.n	8003620 <HAL_SPI_TransmitReceive+0x2e4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	330c      	adds	r3, #12
 800354a:	7812      	ldrb	r2, [r2, #0]
 800354c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003552:	1c5a      	adds	r2, r3, #1
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800355c:	b29b      	uxth	r3, r3
 800355e:	3b01      	subs	r3, #1
 8003560:	b29a      	uxth	r2, r3
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003566:	e05b      	b.n	8003620 <HAL_SPI_TransmitReceive+0x2e4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	689b      	ldr	r3, [r3, #8]
 800356e:	f003 0302 	and.w	r3, r3, #2
 8003572:	2b02      	cmp	r3, #2
 8003574:	d11c      	bne.n	80035b0 <HAL_SPI_TransmitReceive+0x274>
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800357a:	b29b      	uxth	r3, r3
 800357c:	2b00      	cmp	r3, #0
 800357e:	d017      	beq.n	80035b0 <HAL_SPI_TransmitReceive+0x274>
 8003580:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003582:	2b01      	cmp	r3, #1
 8003584:	d114      	bne.n	80035b0 <HAL_SPI_TransmitReceive+0x274>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	330c      	adds	r3, #12
 8003590:	7812      	ldrb	r2, [r2, #0]
 8003592:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003598:	1c5a      	adds	r2, r3, #1
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80035a2:	b29b      	uxth	r3, r3
 80035a4:	3b01      	subs	r3, #1
 80035a6:	b29a      	uxth	r2, r3
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80035ac:	2300      	movs	r3, #0
 80035ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	689b      	ldr	r3, [r3, #8]
 80035b6:	f003 0301 	and.w	r3, r3, #1
 80035ba:	2b01      	cmp	r3, #1
 80035bc:	d119      	bne.n	80035f2 <HAL_SPI_TransmitReceive+0x2b6>
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80035c2:	b29b      	uxth	r3, r3
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d014      	beq.n	80035f2 <HAL_SPI_TransmitReceive+0x2b6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	68da      	ldr	r2, [r3, #12]
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035d2:	b2d2      	uxtb	r2, r2
 80035d4:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035da:	1c5a      	adds	r2, r3, #1
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80035e4:	b29b      	uxth	r3, r3
 80035e6:	3b01      	subs	r3, #1
 80035e8:	b29a      	uxth	r2, r3
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80035ee:	2301      	movs	r3, #1
 80035f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80035f2:	f7fe fb43 	bl	8001c7c <HAL_GetTick>
 80035f6:	4602      	mov	r2, r0
 80035f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035fa:	1ad3      	subs	r3, r2, r3
 80035fc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80035fe:	429a      	cmp	r2, r3
 8003600:	d803      	bhi.n	800360a <HAL_SPI_TransmitReceive+0x2ce>
 8003602:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003604:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003608:	d102      	bne.n	8003610 <HAL_SPI_TransmitReceive+0x2d4>
 800360a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800360c:	2b00      	cmp	r3, #0
 800360e:	d107      	bne.n	8003620 <HAL_SPI_TransmitReceive+0x2e4>
      {
        errorcode = HAL_TIMEOUT;
 8003610:	2303      	movs	r3, #3
 8003612:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	2201      	movs	r2, #1
 800361a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        goto error;
 800361e:	e033      	b.n	8003688 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003624:	b29b      	uxth	r3, r3
 8003626:	2b00      	cmp	r3, #0
 8003628:	d19e      	bne.n	8003568 <HAL_SPI_TransmitReceive+0x22c>
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800362e:	b29b      	uxth	r3, r3
 8003630:	2b00      	cmp	r3, #0
 8003632:	d199      	bne.n	8003568 <HAL_SPI_TransmitReceive+0x22c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003634:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003636:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003638:	68f8      	ldr	r0, [r7, #12]
 800363a:	f000 f91d 	bl	8003878 <SPI_EndRxTxTransaction>
 800363e:	4603      	mov	r3, r0
 8003640:	2b00      	cmp	r3, #0
 8003642:	d006      	beq.n	8003652 <HAL_SPI_TransmitReceive+0x316>
  {
    errorcode = HAL_ERROR;
 8003644:	2301      	movs	r3, #1
 8003646:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	2220      	movs	r2, #32
 800364e:	655a      	str	r2, [r3, #84]	@ 0x54
    goto error;
 8003650:	e01a      	b.n	8003688 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	689b      	ldr	r3, [r3, #8]
 8003656:	2b00      	cmp	r3, #0
 8003658:	d10a      	bne.n	8003670 <HAL_SPI_TransmitReceive+0x334>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800365a:	2300      	movs	r3, #0
 800365c:	617b      	str	r3, [r7, #20]
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	68db      	ldr	r3, [r3, #12]
 8003664:	617b      	str	r3, [r7, #20]
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	689b      	ldr	r3, [r3, #8]
 800366c:	617b      	str	r3, [r7, #20]
 800366e:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003674:	2b00      	cmp	r3, #0
 8003676:	d003      	beq.n	8003680 <HAL_SPI_TransmitReceive+0x344>
  {
    errorcode = HAL_ERROR;
 8003678:	2301      	movs	r3, #1
 800367a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800367e:	e003      	b.n	8003688 <HAL_SPI_TransmitReceive+0x34c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	2201      	movs	r2, #1
 8003684:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }
  
error :
  __HAL_UNLOCK(hspi);
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	2200      	movs	r2, #0
 800368c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8003690:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
}
 8003694:	4618      	mov	r0, r3
 8003696:	3730      	adds	r7, #48	@ 0x30
 8003698:	46bd      	mov	sp, r7
 800369a:	bd80      	pop	{r7, pc}

0800369c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800369c:	b580      	push	{r7, lr}
 800369e:	b088      	sub	sp, #32
 80036a0:	af00      	add	r7, sp, #0
 80036a2:	60f8      	str	r0, [r7, #12]
 80036a4:	60b9      	str	r1, [r7, #8]
 80036a6:	603b      	str	r3, [r7, #0]
 80036a8:	4613      	mov	r3, r2
 80036aa:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80036ac:	f7fe fae6 	bl	8001c7c <HAL_GetTick>
 80036b0:	4602      	mov	r2, r0
 80036b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80036b4:	1a9b      	subs	r3, r3, r2
 80036b6:	683a      	ldr	r2, [r7, #0]
 80036b8:	4413      	add	r3, r2
 80036ba:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80036bc:	f7fe fade 	bl	8001c7c <HAL_GetTick>
 80036c0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80036c2:	4b39      	ldr	r3, [pc, #228]	@ (80037a8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	015b      	lsls	r3, r3, #5
 80036c8:	0d1b      	lsrs	r3, r3, #20
 80036ca:	69fa      	ldr	r2, [r7, #28]
 80036cc:	fb02 f303 	mul.w	r3, r2, r3
 80036d0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80036d2:	e054      	b.n	800377e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80036d4:	683b      	ldr	r3, [r7, #0]
 80036d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036da:	d050      	beq.n	800377e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80036dc:	f7fe face 	bl	8001c7c <HAL_GetTick>
 80036e0:	4602      	mov	r2, r0
 80036e2:	69bb      	ldr	r3, [r7, #24]
 80036e4:	1ad3      	subs	r3, r2, r3
 80036e6:	69fa      	ldr	r2, [r7, #28]
 80036e8:	429a      	cmp	r2, r3
 80036ea:	d902      	bls.n	80036f2 <SPI_WaitFlagStateUntilTimeout+0x56>
 80036ec:	69fb      	ldr	r3, [r7, #28]
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d13d      	bne.n	800376e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	685a      	ldr	r2, [r3, #4]
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003700:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	685b      	ldr	r3, [r3, #4]
 8003706:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800370a:	d111      	bne.n	8003730 <SPI_WaitFlagStateUntilTimeout+0x94>
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	689b      	ldr	r3, [r3, #8]
 8003710:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003714:	d004      	beq.n	8003720 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	689b      	ldr	r3, [r3, #8]
 800371a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800371e:	d107      	bne.n	8003730 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	681a      	ldr	r2, [r3, #0]
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800372e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003734:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003738:	d10f      	bne.n	800375a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	681a      	ldr	r2, [r3, #0]
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003748:	601a      	str	r2, [r3, #0]
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	681a      	ldr	r2, [r3, #0]
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003758:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	2201      	movs	r2, #1
 800375e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	2200      	movs	r2, #0
 8003766:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800376a:	2303      	movs	r3, #3
 800376c:	e017      	b.n	800379e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800376e:	697b      	ldr	r3, [r7, #20]
 8003770:	2b00      	cmp	r3, #0
 8003772:	d101      	bne.n	8003778 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003774:	2300      	movs	r3, #0
 8003776:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003778:	697b      	ldr	r3, [r7, #20]
 800377a:	3b01      	subs	r3, #1
 800377c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	689a      	ldr	r2, [r3, #8]
 8003784:	68bb      	ldr	r3, [r7, #8]
 8003786:	4013      	ands	r3, r2
 8003788:	68ba      	ldr	r2, [r7, #8]
 800378a:	429a      	cmp	r2, r3
 800378c:	bf0c      	ite	eq
 800378e:	2301      	moveq	r3, #1
 8003790:	2300      	movne	r3, #0
 8003792:	b2db      	uxtb	r3, r3
 8003794:	461a      	mov	r2, r3
 8003796:	79fb      	ldrb	r3, [r7, #7]
 8003798:	429a      	cmp	r2, r3
 800379a:	d19b      	bne.n	80036d4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800379c:	2300      	movs	r3, #0
}
 800379e:	4618      	mov	r0, r3
 80037a0:	3720      	adds	r7, #32
 80037a2:	46bd      	mov	sp, r7
 80037a4:	bd80      	pop	{r7, pc}
 80037a6:	bf00      	nop
 80037a8:	20000018 	.word	0x20000018

080037ac <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80037ac:	b580      	push	{r7, lr}
 80037ae:	b086      	sub	sp, #24
 80037b0:	af02      	add	r7, sp, #8
 80037b2:	60f8      	str	r0, [r7, #12]
 80037b4:	60b9      	str	r1, [r7, #8]
 80037b6:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	685b      	ldr	r3, [r3, #4]
 80037bc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80037c0:	d111      	bne.n	80037e6 <SPI_EndRxTransaction+0x3a>
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	689b      	ldr	r3, [r3, #8]
 80037c6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80037ca:	d004      	beq.n	80037d6 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	689b      	ldr	r3, [r3, #8]
 80037d0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80037d4:	d107      	bne.n	80037e6 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	681a      	ldr	r2, [r3, #0]
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80037e4:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	685b      	ldr	r3, [r3, #4]
 80037ea:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80037ee:	d12a      	bne.n	8003846 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	689b      	ldr	r3, [r3, #8]
 80037f4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80037f8:	d012      	beq.n	8003820 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	9300      	str	r3, [sp, #0]
 80037fe:	68bb      	ldr	r3, [r7, #8]
 8003800:	2200      	movs	r2, #0
 8003802:	2180      	movs	r1, #128	@ 0x80
 8003804:	68f8      	ldr	r0, [r7, #12]
 8003806:	f7ff ff49 	bl	800369c <SPI_WaitFlagStateUntilTimeout>
 800380a:	4603      	mov	r3, r0
 800380c:	2b00      	cmp	r3, #0
 800380e:	d02d      	beq.n	800386c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003814:	f043 0220 	orr.w	r2, r3, #32
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 800381c:	2303      	movs	r3, #3
 800381e:	e026      	b.n	800386e <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	9300      	str	r3, [sp, #0]
 8003824:	68bb      	ldr	r3, [r7, #8]
 8003826:	2200      	movs	r2, #0
 8003828:	2101      	movs	r1, #1
 800382a:	68f8      	ldr	r0, [r7, #12]
 800382c:	f7ff ff36 	bl	800369c <SPI_WaitFlagStateUntilTimeout>
 8003830:	4603      	mov	r3, r0
 8003832:	2b00      	cmp	r3, #0
 8003834:	d01a      	beq.n	800386c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800383a:	f043 0220 	orr.w	r2, r3, #32
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8003842:	2303      	movs	r3, #3
 8003844:	e013      	b.n	800386e <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	9300      	str	r3, [sp, #0]
 800384a:	68bb      	ldr	r3, [r7, #8]
 800384c:	2200      	movs	r2, #0
 800384e:	2101      	movs	r1, #1
 8003850:	68f8      	ldr	r0, [r7, #12]
 8003852:	f7ff ff23 	bl	800369c <SPI_WaitFlagStateUntilTimeout>
 8003856:	4603      	mov	r3, r0
 8003858:	2b00      	cmp	r3, #0
 800385a:	d007      	beq.n	800386c <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003860:	f043 0220 	orr.w	r2, r3, #32
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8003868:	2303      	movs	r3, #3
 800386a:	e000      	b.n	800386e <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800386c:	2300      	movs	r3, #0
}
 800386e:	4618      	mov	r0, r3
 8003870:	3710      	adds	r7, #16
 8003872:	46bd      	mov	sp, r7
 8003874:	bd80      	pop	{r7, pc}
	...

08003878 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003878:	b580      	push	{r7, lr}
 800387a:	b088      	sub	sp, #32
 800387c:	af02      	add	r7, sp, #8
 800387e:	60f8      	str	r0, [r7, #12]
 8003880:	60b9      	str	r1, [r7, #8]
 8003882:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003884:	4b1b      	ldr	r3, [pc, #108]	@ (80038f4 <SPI_EndRxTxTransaction+0x7c>)
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	4a1b      	ldr	r2, [pc, #108]	@ (80038f8 <SPI_EndRxTxTransaction+0x80>)
 800388a:	fba2 2303 	umull	r2, r3, r2, r3
 800388e:	0d5b      	lsrs	r3, r3, #21
 8003890:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003894:	fb02 f303 	mul.w	r3, r2, r3
 8003898:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	685b      	ldr	r3, [r3, #4]
 800389e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80038a2:	d112      	bne.n	80038ca <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	9300      	str	r3, [sp, #0]
 80038a8:	68bb      	ldr	r3, [r7, #8]
 80038aa:	2200      	movs	r2, #0
 80038ac:	2180      	movs	r1, #128	@ 0x80
 80038ae:	68f8      	ldr	r0, [r7, #12]
 80038b0:	f7ff fef4 	bl	800369c <SPI_WaitFlagStateUntilTimeout>
 80038b4:	4603      	mov	r3, r0
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d016      	beq.n	80038e8 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80038be:	f043 0220 	orr.w	r2, r3, #32
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80038c6:	2303      	movs	r3, #3
 80038c8:	e00f      	b.n	80038ea <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80038ca:	697b      	ldr	r3, [r7, #20]
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d00a      	beq.n	80038e6 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80038d0:	697b      	ldr	r3, [r7, #20]
 80038d2:	3b01      	subs	r3, #1
 80038d4:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	689b      	ldr	r3, [r3, #8]
 80038dc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80038e0:	2b80      	cmp	r3, #128	@ 0x80
 80038e2:	d0f2      	beq.n	80038ca <SPI_EndRxTxTransaction+0x52>
 80038e4:	e000      	b.n	80038e8 <SPI_EndRxTxTransaction+0x70>
        break;
 80038e6:	bf00      	nop
  }

  return HAL_OK;
 80038e8:	2300      	movs	r3, #0
}
 80038ea:	4618      	mov	r0, r3
 80038ec:	3718      	adds	r7, #24
 80038ee:	46bd      	mov	sp, r7
 80038f0:	bd80      	pop	{r7, pc}
 80038f2:	bf00      	nop
 80038f4:	20000018 	.word	0x20000018
 80038f8:	165e9f81 	.word	0x165e9f81

080038fc <__cvt>:
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003902:	461d      	mov	r5, r3
 8003904:	bfbb      	ittet	lt
 8003906:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 800390a:	461d      	movlt	r5, r3
 800390c:	2300      	movge	r3, #0
 800390e:	232d      	movlt	r3, #45	@ 0x2d
 8003910:	b088      	sub	sp, #32
 8003912:	4614      	mov	r4, r2
 8003914:	bfb8      	it	lt
 8003916:	4614      	movlt	r4, r2
 8003918:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800391a:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 800391c:	7013      	strb	r3, [r2, #0]
 800391e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8003920:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8003924:	f023 0820 	bic.w	r8, r3, #32
 8003928:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800392c:	d005      	beq.n	800393a <__cvt+0x3e>
 800392e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8003932:	d100      	bne.n	8003936 <__cvt+0x3a>
 8003934:	3601      	adds	r6, #1
 8003936:	2302      	movs	r3, #2
 8003938:	e000      	b.n	800393c <__cvt+0x40>
 800393a:	2303      	movs	r3, #3
 800393c:	aa07      	add	r2, sp, #28
 800393e:	9204      	str	r2, [sp, #16]
 8003940:	aa06      	add	r2, sp, #24
 8003942:	e9cd a202 	strd	sl, r2, [sp, #8]
 8003946:	e9cd 3600 	strd	r3, r6, [sp]
 800394a:	4622      	mov	r2, r4
 800394c:	462b      	mov	r3, r5
 800394e:	f000 ff53 	bl	80047f8 <_dtoa_r>
 8003952:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8003956:	4607      	mov	r7, r0
 8003958:	d119      	bne.n	800398e <__cvt+0x92>
 800395a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800395c:	07db      	lsls	r3, r3, #31
 800395e:	d50e      	bpl.n	800397e <__cvt+0x82>
 8003960:	eb00 0906 	add.w	r9, r0, r6
 8003964:	2200      	movs	r2, #0
 8003966:	2300      	movs	r3, #0
 8003968:	4620      	mov	r0, r4
 800396a:	4629      	mov	r1, r5
 800396c:	f7fd f834 	bl	80009d8 <__aeabi_dcmpeq>
 8003970:	b108      	cbz	r0, 8003976 <__cvt+0x7a>
 8003972:	f8cd 901c 	str.w	r9, [sp, #28]
 8003976:	2230      	movs	r2, #48	@ 0x30
 8003978:	9b07      	ldr	r3, [sp, #28]
 800397a:	454b      	cmp	r3, r9
 800397c:	d31e      	bcc.n	80039bc <__cvt+0xc0>
 800397e:	4638      	mov	r0, r7
 8003980:	9b07      	ldr	r3, [sp, #28]
 8003982:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8003984:	1bdb      	subs	r3, r3, r7
 8003986:	6013      	str	r3, [r2, #0]
 8003988:	b008      	add	sp, #32
 800398a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800398e:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8003992:	eb00 0906 	add.w	r9, r0, r6
 8003996:	d1e5      	bne.n	8003964 <__cvt+0x68>
 8003998:	7803      	ldrb	r3, [r0, #0]
 800399a:	2b30      	cmp	r3, #48	@ 0x30
 800399c:	d10a      	bne.n	80039b4 <__cvt+0xb8>
 800399e:	2200      	movs	r2, #0
 80039a0:	2300      	movs	r3, #0
 80039a2:	4620      	mov	r0, r4
 80039a4:	4629      	mov	r1, r5
 80039a6:	f7fd f817 	bl	80009d8 <__aeabi_dcmpeq>
 80039aa:	b918      	cbnz	r0, 80039b4 <__cvt+0xb8>
 80039ac:	f1c6 0601 	rsb	r6, r6, #1
 80039b0:	f8ca 6000 	str.w	r6, [sl]
 80039b4:	f8da 3000 	ldr.w	r3, [sl]
 80039b8:	4499      	add	r9, r3
 80039ba:	e7d3      	b.n	8003964 <__cvt+0x68>
 80039bc:	1c59      	adds	r1, r3, #1
 80039be:	9107      	str	r1, [sp, #28]
 80039c0:	701a      	strb	r2, [r3, #0]
 80039c2:	e7d9      	b.n	8003978 <__cvt+0x7c>

080039c4 <__exponent>:
 80039c4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80039c6:	2900      	cmp	r1, #0
 80039c8:	bfb6      	itet	lt
 80039ca:	232d      	movlt	r3, #45	@ 0x2d
 80039cc:	232b      	movge	r3, #43	@ 0x2b
 80039ce:	4249      	neglt	r1, r1
 80039d0:	2909      	cmp	r1, #9
 80039d2:	7002      	strb	r2, [r0, #0]
 80039d4:	7043      	strb	r3, [r0, #1]
 80039d6:	dd29      	ble.n	8003a2c <__exponent+0x68>
 80039d8:	f10d 0307 	add.w	r3, sp, #7
 80039dc:	461d      	mov	r5, r3
 80039de:	270a      	movs	r7, #10
 80039e0:	fbb1 f6f7 	udiv	r6, r1, r7
 80039e4:	461a      	mov	r2, r3
 80039e6:	fb07 1416 	mls	r4, r7, r6, r1
 80039ea:	3430      	adds	r4, #48	@ 0x30
 80039ec:	f802 4c01 	strb.w	r4, [r2, #-1]
 80039f0:	460c      	mov	r4, r1
 80039f2:	2c63      	cmp	r4, #99	@ 0x63
 80039f4:	4631      	mov	r1, r6
 80039f6:	f103 33ff 	add.w	r3, r3, #4294967295
 80039fa:	dcf1      	bgt.n	80039e0 <__exponent+0x1c>
 80039fc:	3130      	adds	r1, #48	@ 0x30
 80039fe:	1e94      	subs	r4, r2, #2
 8003a00:	f803 1c01 	strb.w	r1, [r3, #-1]
 8003a04:	4623      	mov	r3, r4
 8003a06:	1c41      	adds	r1, r0, #1
 8003a08:	42ab      	cmp	r3, r5
 8003a0a:	d30a      	bcc.n	8003a22 <__exponent+0x5e>
 8003a0c:	f10d 0309 	add.w	r3, sp, #9
 8003a10:	1a9b      	subs	r3, r3, r2
 8003a12:	42ac      	cmp	r4, r5
 8003a14:	bf88      	it	hi
 8003a16:	2300      	movhi	r3, #0
 8003a18:	3302      	adds	r3, #2
 8003a1a:	4403      	add	r3, r0
 8003a1c:	1a18      	subs	r0, r3, r0
 8003a1e:	b003      	add	sp, #12
 8003a20:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003a22:	f813 6b01 	ldrb.w	r6, [r3], #1
 8003a26:	f801 6f01 	strb.w	r6, [r1, #1]!
 8003a2a:	e7ed      	b.n	8003a08 <__exponent+0x44>
 8003a2c:	2330      	movs	r3, #48	@ 0x30
 8003a2e:	3130      	adds	r1, #48	@ 0x30
 8003a30:	7083      	strb	r3, [r0, #2]
 8003a32:	70c1      	strb	r1, [r0, #3]
 8003a34:	1d03      	adds	r3, r0, #4
 8003a36:	e7f1      	b.n	8003a1c <__exponent+0x58>

08003a38 <_printf_float>:
 8003a38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003a3c:	b091      	sub	sp, #68	@ 0x44
 8003a3e:	460c      	mov	r4, r1
 8003a40:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8003a44:	4616      	mov	r6, r2
 8003a46:	461f      	mov	r7, r3
 8003a48:	4605      	mov	r5, r0
 8003a4a:	f000 fdc5 	bl	80045d8 <_localeconv_r>
 8003a4e:	6803      	ldr	r3, [r0, #0]
 8003a50:	4618      	mov	r0, r3
 8003a52:	9308      	str	r3, [sp, #32]
 8003a54:	f7fc fb94 	bl	8000180 <strlen>
 8003a58:	2300      	movs	r3, #0
 8003a5a:	930e      	str	r3, [sp, #56]	@ 0x38
 8003a5c:	f8d8 3000 	ldr.w	r3, [r8]
 8003a60:	9009      	str	r0, [sp, #36]	@ 0x24
 8003a62:	3307      	adds	r3, #7
 8003a64:	f023 0307 	bic.w	r3, r3, #7
 8003a68:	f103 0208 	add.w	r2, r3, #8
 8003a6c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8003a70:	f8d4 b000 	ldr.w	fp, [r4]
 8003a74:	f8c8 2000 	str.w	r2, [r8]
 8003a78:	e9d3 8900 	ldrd	r8, r9, [r3]
 8003a7c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8003a80:	930b      	str	r3, [sp, #44]	@ 0x2c
 8003a82:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8003a86:	f04f 32ff 	mov.w	r2, #4294967295
 8003a8a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8003a8e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8003a92:	4b9c      	ldr	r3, [pc, #624]	@ (8003d04 <_printf_float+0x2cc>)
 8003a94:	f7fc ffd2 	bl	8000a3c <__aeabi_dcmpun>
 8003a98:	bb70      	cbnz	r0, 8003af8 <_printf_float+0xc0>
 8003a9a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8003a9e:	f04f 32ff 	mov.w	r2, #4294967295
 8003aa2:	4b98      	ldr	r3, [pc, #608]	@ (8003d04 <_printf_float+0x2cc>)
 8003aa4:	f7fc ffac 	bl	8000a00 <__aeabi_dcmple>
 8003aa8:	bb30      	cbnz	r0, 8003af8 <_printf_float+0xc0>
 8003aaa:	2200      	movs	r2, #0
 8003aac:	2300      	movs	r3, #0
 8003aae:	4640      	mov	r0, r8
 8003ab0:	4649      	mov	r1, r9
 8003ab2:	f7fc ff9b 	bl	80009ec <__aeabi_dcmplt>
 8003ab6:	b110      	cbz	r0, 8003abe <_printf_float+0x86>
 8003ab8:	232d      	movs	r3, #45	@ 0x2d
 8003aba:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003abe:	4a92      	ldr	r2, [pc, #584]	@ (8003d08 <_printf_float+0x2d0>)
 8003ac0:	4b92      	ldr	r3, [pc, #584]	@ (8003d0c <_printf_float+0x2d4>)
 8003ac2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8003ac6:	bf94      	ite	ls
 8003ac8:	4690      	movls	r8, r2
 8003aca:	4698      	movhi	r8, r3
 8003acc:	2303      	movs	r3, #3
 8003ace:	f04f 0900 	mov.w	r9, #0
 8003ad2:	6123      	str	r3, [r4, #16]
 8003ad4:	f02b 0304 	bic.w	r3, fp, #4
 8003ad8:	6023      	str	r3, [r4, #0]
 8003ada:	4633      	mov	r3, r6
 8003adc:	4621      	mov	r1, r4
 8003ade:	4628      	mov	r0, r5
 8003ae0:	9700      	str	r7, [sp, #0]
 8003ae2:	aa0f      	add	r2, sp, #60	@ 0x3c
 8003ae4:	f000 f9d4 	bl	8003e90 <_printf_common>
 8003ae8:	3001      	adds	r0, #1
 8003aea:	f040 8090 	bne.w	8003c0e <_printf_float+0x1d6>
 8003aee:	f04f 30ff 	mov.w	r0, #4294967295
 8003af2:	b011      	add	sp, #68	@ 0x44
 8003af4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003af8:	4642      	mov	r2, r8
 8003afa:	464b      	mov	r3, r9
 8003afc:	4640      	mov	r0, r8
 8003afe:	4649      	mov	r1, r9
 8003b00:	f7fc ff9c 	bl	8000a3c <__aeabi_dcmpun>
 8003b04:	b148      	cbz	r0, 8003b1a <_printf_float+0xe2>
 8003b06:	464b      	mov	r3, r9
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	bfb8      	it	lt
 8003b0c:	232d      	movlt	r3, #45	@ 0x2d
 8003b0e:	4a80      	ldr	r2, [pc, #512]	@ (8003d10 <_printf_float+0x2d8>)
 8003b10:	bfb8      	it	lt
 8003b12:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8003b16:	4b7f      	ldr	r3, [pc, #508]	@ (8003d14 <_printf_float+0x2dc>)
 8003b18:	e7d3      	b.n	8003ac2 <_printf_float+0x8a>
 8003b1a:	6863      	ldr	r3, [r4, #4]
 8003b1c:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8003b20:	1c5a      	adds	r2, r3, #1
 8003b22:	d13f      	bne.n	8003ba4 <_printf_float+0x16c>
 8003b24:	2306      	movs	r3, #6
 8003b26:	6063      	str	r3, [r4, #4]
 8003b28:	2200      	movs	r2, #0
 8003b2a:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8003b2e:	6023      	str	r3, [r4, #0]
 8003b30:	9206      	str	r2, [sp, #24]
 8003b32:	aa0e      	add	r2, sp, #56	@ 0x38
 8003b34:	e9cd a204 	strd	sl, r2, [sp, #16]
 8003b38:	aa0d      	add	r2, sp, #52	@ 0x34
 8003b3a:	9203      	str	r2, [sp, #12]
 8003b3c:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8003b40:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8003b44:	6863      	ldr	r3, [r4, #4]
 8003b46:	4642      	mov	r2, r8
 8003b48:	9300      	str	r3, [sp, #0]
 8003b4a:	4628      	mov	r0, r5
 8003b4c:	464b      	mov	r3, r9
 8003b4e:	910a      	str	r1, [sp, #40]	@ 0x28
 8003b50:	f7ff fed4 	bl	80038fc <__cvt>
 8003b54:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8003b56:	4680      	mov	r8, r0
 8003b58:	2947      	cmp	r1, #71	@ 0x47
 8003b5a:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8003b5c:	d128      	bne.n	8003bb0 <_printf_float+0x178>
 8003b5e:	1cc8      	adds	r0, r1, #3
 8003b60:	db02      	blt.n	8003b68 <_printf_float+0x130>
 8003b62:	6863      	ldr	r3, [r4, #4]
 8003b64:	4299      	cmp	r1, r3
 8003b66:	dd40      	ble.n	8003bea <_printf_float+0x1b2>
 8003b68:	f1aa 0a02 	sub.w	sl, sl, #2
 8003b6c:	fa5f fa8a 	uxtb.w	sl, sl
 8003b70:	4652      	mov	r2, sl
 8003b72:	3901      	subs	r1, #1
 8003b74:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8003b78:	910d      	str	r1, [sp, #52]	@ 0x34
 8003b7a:	f7ff ff23 	bl	80039c4 <__exponent>
 8003b7e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8003b80:	4681      	mov	r9, r0
 8003b82:	1813      	adds	r3, r2, r0
 8003b84:	2a01      	cmp	r2, #1
 8003b86:	6123      	str	r3, [r4, #16]
 8003b88:	dc02      	bgt.n	8003b90 <_printf_float+0x158>
 8003b8a:	6822      	ldr	r2, [r4, #0]
 8003b8c:	07d2      	lsls	r2, r2, #31
 8003b8e:	d501      	bpl.n	8003b94 <_printf_float+0x15c>
 8003b90:	3301      	adds	r3, #1
 8003b92:	6123      	str	r3, [r4, #16]
 8003b94:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d09e      	beq.n	8003ada <_printf_float+0xa2>
 8003b9c:	232d      	movs	r3, #45	@ 0x2d
 8003b9e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003ba2:	e79a      	b.n	8003ada <_printf_float+0xa2>
 8003ba4:	2947      	cmp	r1, #71	@ 0x47
 8003ba6:	d1bf      	bne.n	8003b28 <_printf_float+0xf0>
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d1bd      	bne.n	8003b28 <_printf_float+0xf0>
 8003bac:	2301      	movs	r3, #1
 8003bae:	e7ba      	b.n	8003b26 <_printf_float+0xee>
 8003bb0:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8003bb4:	d9dc      	bls.n	8003b70 <_printf_float+0x138>
 8003bb6:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8003bba:	d118      	bne.n	8003bee <_printf_float+0x1b6>
 8003bbc:	2900      	cmp	r1, #0
 8003bbe:	6863      	ldr	r3, [r4, #4]
 8003bc0:	dd0b      	ble.n	8003bda <_printf_float+0x1a2>
 8003bc2:	6121      	str	r1, [r4, #16]
 8003bc4:	b913      	cbnz	r3, 8003bcc <_printf_float+0x194>
 8003bc6:	6822      	ldr	r2, [r4, #0]
 8003bc8:	07d0      	lsls	r0, r2, #31
 8003bca:	d502      	bpl.n	8003bd2 <_printf_float+0x19a>
 8003bcc:	3301      	adds	r3, #1
 8003bce:	440b      	add	r3, r1
 8003bd0:	6123      	str	r3, [r4, #16]
 8003bd2:	f04f 0900 	mov.w	r9, #0
 8003bd6:	65a1      	str	r1, [r4, #88]	@ 0x58
 8003bd8:	e7dc      	b.n	8003b94 <_printf_float+0x15c>
 8003bda:	b913      	cbnz	r3, 8003be2 <_printf_float+0x1aa>
 8003bdc:	6822      	ldr	r2, [r4, #0]
 8003bde:	07d2      	lsls	r2, r2, #31
 8003be0:	d501      	bpl.n	8003be6 <_printf_float+0x1ae>
 8003be2:	3302      	adds	r3, #2
 8003be4:	e7f4      	b.n	8003bd0 <_printf_float+0x198>
 8003be6:	2301      	movs	r3, #1
 8003be8:	e7f2      	b.n	8003bd0 <_printf_float+0x198>
 8003bea:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8003bee:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8003bf0:	4299      	cmp	r1, r3
 8003bf2:	db05      	blt.n	8003c00 <_printf_float+0x1c8>
 8003bf4:	6823      	ldr	r3, [r4, #0]
 8003bf6:	6121      	str	r1, [r4, #16]
 8003bf8:	07d8      	lsls	r0, r3, #31
 8003bfa:	d5ea      	bpl.n	8003bd2 <_printf_float+0x19a>
 8003bfc:	1c4b      	adds	r3, r1, #1
 8003bfe:	e7e7      	b.n	8003bd0 <_printf_float+0x198>
 8003c00:	2900      	cmp	r1, #0
 8003c02:	bfcc      	ite	gt
 8003c04:	2201      	movgt	r2, #1
 8003c06:	f1c1 0202 	rsble	r2, r1, #2
 8003c0a:	4413      	add	r3, r2
 8003c0c:	e7e0      	b.n	8003bd0 <_printf_float+0x198>
 8003c0e:	6823      	ldr	r3, [r4, #0]
 8003c10:	055a      	lsls	r2, r3, #21
 8003c12:	d407      	bmi.n	8003c24 <_printf_float+0x1ec>
 8003c14:	6923      	ldr	r3, [r4, #16]
 8003c16:	4642      	mov	r2, r8
 8003c18:	4631      	mov	r1, r6
 8003c1a:	4628      	mov	r0, r5
 8003c1c:	47b8      	blx	r7
 8003c1e:	3001      	adds	r0, #1
 8003c20:	d12b      	bne.n	8003c7a <_printf_float+0x242>
 8003c22:	e764      	b.n	8003aee <_printf_float+0xb6>
 8003c24:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8003c28:	f240 80dc 	bls.w	8003de4 <_printf_float+0x3ac>
 8003c2c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8003c30:	2200      	movs	r2, #0
 8003c32:	2300      	movs	r3, #0
 8003c34:	f7fc fed0 	bl	80009d8 <__aeabi_dcmpeq>
 8003c38:	2800      	cmp	r0, #0
 8003c3a:	d033      	beq.n	8003ca4 <_printf_float+0x26c>
 8003c3c:	2301      	movs	r3, #1
 8003c3e:	4631      	mov	r1, r6
 8003c40:	4628      	mov	r0, r5
 8003c42:	4a35      	ldr	r2, [pc, #212]	@ (8003d18 <_printf_float+0x2e0>)
 8003c44:	47b8      	blx	r7
 8003c46:	3001      	adds	r0, #1
 8003c48:	f43f af51 	beq.w	8003aee <_printf_float+0xb6>
 8003c4c:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8003c50:	4543      	cmp	r3, r8
 8003c52:	db02      	blt.n	8003c5a <_printf_float+0x222>
 8003c54:	6823      	ldr	r3, [r4, #0]
 8003c56:	07d8      	lsls	r0, r3, #31
 8003c58:	d50f      	bpl.n	8003c7a <_printf_float+0x242>
 8003c5a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8003c5e:	4631      	mov	r1, r6
 8003c60:	4628      	mov	r0, r5
 8003c62:	47b8      	blx	r7
 8003c64:	3001      	adds	r0, #1
 8003c66:	f43f af42 	beq.w	8003aee <_printf_float+0xb6>
 8003c6a:	f04f 0900 	mov.w	r9, #0
 8003c6e:	f108 38ff 	add.w	r8, r8, #4294967295
 8003c72:	f104 0a1a 	add.w	sl, r4, #26
 8003c76:	45c8      	cmp	r8, r9
 8003c78:	dc09      	bgt.n	8003c8e <_printf_float+0x256>
 8003c7a:	6823      	ldr	r3, [r4, #0]
 8003c7c:	079b      	lsls	r3, r3, #30
 8003c7e:	f100 8102 	bmi.w	8003e86 <_printf_float+0x44e>
 8003c82:	68e0      	ldr	r0, [r4, #12]
 8003c84:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8003c86:	4298      	cmp	r0, r3
 8003c88:	bfb8      	it	lt
 8003c8a:	4618      	movlt	r0, r3
 8003c8c:	e731      	b.n	8003af2 <_printf_float+0xba>
 8003c8e:	2301      	movs	r3, #1
 8003c90:	4652      	mov	r2, sl
 8003c92:	4631      	mov	r1, r6
 8003c94:	4628      	mov	r0, r5
 8003c96:	47b8      	blx	r7
 8003c98:	3001      	adds	r0, #1
 8003c9a:	f43f af28 	beq.w	8003aee <_printf_float+0xb6>
 8003c9e:	f109 0901 	add.w	r9, r9, #1
 8003ca2:	e7e8      	b.n	8003c76 <_printf_float+0x23e>
 8003ca4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	dc38      	bgt.n	8003d1c <_printf_float+0x2e4>
 8003caa:	2301      	movs	r3, #1
 8003cac:	4631      	mov	r1, r6
 8003cae:	4628      	mov	r0, r5
 8003cb0:	4a19      	ldr	r2, [pc, #100]	@ (8003d18 <_printf_float+0x2e0>)
 8003cb2:	47b8      	blx	r7
 8003cb4:	3001      	adds	r0, #1
 8003cb6:	f43f af1a 	beq.w	8003aee <_printf_float+0xb6>
 8003cba:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8003cbe:	ea59 0303 	orrs.w	r3, r9, r3
 8003cc2:	d102      	bne.n	8003cca <_printf_float+0x292>
 8003cc4:	6823      	ldr	r3, [r4, #0]
 8003cc6:	07d9      	lsls	r1, r3, #31
 8003cc8:	d5d7      	bpl.n	8003c7a <_printf_float+0x242>
 8003cca:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8003cce:	4631      	mov	r1, r6
 8003cd0:	4628      	mov	r0, r5
 8003cd2:	47b8      	blx	r7
 8003cd4:	3001      	adds	r0, #1
 8003cd6:	f43f af0a 	beq.w	8003aee <_printf_float+0xb6>
 8003cda:	f04f 0a00 	mov.w	sl, #0
 8003cde:	f104 0b1a 	add.w	fp, r4, #26
 8003ce2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003ce4:	425b      	negs	r3, r3
 8003ce6:	4553      	cmp	r3, sl
 8003ce8:	dc01      	bgt.n	8003cee <_printf_float+0x2b6>
 8003cea:	464b      	mov	r3, r9
 8003cec:	e793      	b.n	8003c16 <_printf_float+0x1de>
 8003cee:	2301      	movs	r3, #1
 8003cf0:	465a      	mov	r2, fp
 8003cf2:	4631      	mov	r1, r6
 8003cf4:	4628      	mov	r0, r5
 8003cf6:	47b8      	blx	r7
 8003cf8:	3001      	adds	r0, #1
 8003cfa:	f43f aef8 	beq.w	8003aee <_printf_float+0xb6>
 8003cfe:	f10a 0a01 	add.w	sl, sl, #1
 8003d02:	e7ee      	b.n	8003ce2 <_printf_float+0x2aa>
 8003d04:	7fefffff 	.word	0x7fefffff
 8003d08:	08006400 	.word	0x08006400
 8003d0c:	08006404 	.word	0x08006404
 8003d10:	08006408 	.word	0x08006408
 8003d14:	0800640c 	.word	0x0800640c
 8003d18:	08006410 	.word	0x08006410
 8003d1c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003d1e:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8003d22:	4553      	cmp	r3, sl
 8003d24:	bfa8      	it	ge
 8003d26:	4653      	movge	r3, sl
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	4699      	mov	r9, r3
 8003d2c:	dc36      	bgt.n	8003d9c <_printf_float+0x364>
 8003d2e:	f04f 0b00 	mov.w	fp, #0
 8003d32:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003d36:	f104 021a 	add.w	r2, r4, #26
 8003d3a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003d3c:	930a      	str	r3, [sp, #40]	@ 0x28
 8003d3e:	eba3 0309 	sub.w	r3, r3, r9
 8003d42:	455b      	cmp	r3, fp
 8003d44:	dc31      	bgt.n	8003daa <_printf_float+0x372>
 8003d46:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003d48:	459a      	cmp	sl, r3
 8003d4a:	dc3a      	bgt.n	8003dc2 <_printf_float+0x38a>
 8003d4c:	6823      	ldr	r3, [r4, #0]
 8003d4e:	07da      	lsls	r2, r3, #31
 8003d50:	d437      	bmi.n	8003dc2 <_printf_float+0x38a>
 8003d52:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003d54:	ebaa 0903 	sub.w	r9, sl, r3
 8003d58:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8003d5a:	ebaa 0303 	sub.w	r3, sl, r3
 8003d5e:	4599      	cmp	r9, r3
 8003d60:	bfa8      	it	ge
 8003d62:	4699      	movge	r9, r3
 8003d64:	f1b9 0f00 	cmp.w	r9, #0
 8003d68:	dc33      	bgt.n	8003dd2 <_printf_float+0x39a>
 8003d6a:	f04f 0800 	mov.w	r8, #0
 8003d6e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003d72:	f104 0b1a 	add.w	fp, r4, #26
 8003d76:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003d78:	ebaa 0303 	sub.w	r3, sl, r3
 8003d7c:	eba3 0309 	sub.w	r3, r3, r9
 8003d80:	4543      	cmp	r3, r8
 8003d82:	f77f af7a 	ble.w	8003c7a <_printf_float+0x242>
 8003d86:	2301      	movs	r3, #1
 8003d88:	465a      	mov	r2, fp
 8003d8a:	4631      	mov	r1, r6
 8003d8c:	4628      	mov	r0, r5
 8003d8e:	47b8      	blx	r7
 8003d90:	3001      	adds	r0, #1
 8003d92:	f43f aeac 	beq.w	8003aee <_printf_float+0xb6>
 8003d96:	f108 0801 	add.w	r8, r8, #1
 8003d9a:	e7ec      	b.n	8003d76 <_printf_float+0x33e>
 8003d9c:	4642      	mov	r2, r8
 8003d9e:	4631      	mov	r1, r6
 8003da0:	4628      	mov	r0, r5
 8003da2:	47b8      	blx	r7
 8003da4:	3001      	adds	r0, #1
 8003da6:	d1c2      	bne.n	8003d2e <_printf_float+0x2f6>
 8003da8:	e6a1      	b.n	8003aee <_printf_float+0xb6>
 8003daa:	2301      	movs	r3, #1
 8003dac:	4631      	mov	r1, r6
 8003dae:	4628      	mov	r0, r5
 8003db0:	920a      	str	r2, [sp, #40]	@ 0x28
 8003db2:	47b8      	blx	r7
 8003db4:	3001      	adds	r0, #1
 8003db6:	f43f ae9a 	beq.w	8003aee <_printf_float+0xb6>
 8003dba:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8003dbc:	f10b 0b01 	add.w	fp, fp, #1
 8003dc0:	e7bb      	b.n	8003d3a <_printf_float+0x302>
 8003dc2:	4631      	mov	r1, r6
 8003dc4:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8003dc8:	4628      	mov	r0, r5
 8003dca:	47b8      	blx	r7
 8003dcc:	3001      	adds	r0, #1
 8003dce:	d1c0      	bne.n	8003d52 <_printf_float+0x31a>
 8003dd0:	e68d      	b.n	8003aee <_printf_float+0xb6>
 8003dd2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8003dd4:	464b      	mov	r3, r9
 8003dd6:	4631      	mov	r1, r6
 8003dd8:	4628      	mov	r0, r5
 8003dda:	4442      	add	r2, r8
 8003ddc:	47b8      	blx	r7
 8003dde:	3001      	adds	r0, #1
 8003de0:	d1c3      	bne.n	8003d6a <_printf_float+0x332>
 8003de2:	e684      	b.n	8003aee <_printf_float+0xb6>
 8003de4:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8003de8:	f1ba 0f01 	cmp.w	sl, #1
 8003dec:	dc01      	bgt.n	8003df2 <_printf_float+0x3ba>
 8003dee:	07db      	lsls	r3, r3, #31
 8003df0:	d536      	bpl.n	8003e60 <_printf_float+0x428>
 8003df2:	2301      	movs	r3, #1
 8003df4:	4642      	mov	r2, r8
 8003df6:	4631      	mov	r1, r6
 8003df8:	4628      	mov	r0, r5
 8003dfa:	47b8      	blx	r7
 8003dfc:	3001      	adds	r0, #1
 8003dfe:	f43f ae76 	beq.w	8003aee <_printf_float+0xb6>
 8003e02:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8003e06:	4631      	mov	r1, r6
 8003e08:	4628      	mov	r0, r5
 8003e0a:	47b8      	blx	r7
 8003e0c:	3001      	adds	r0, #1
 8003e0e:	f43f ae6e 	beq.w	8003aee <_printf_float+0xb6>
 8003e12:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8003e16:	2200      	movs	r2, #0
 8003e18:	2300      	movs	r3, #0
 8003e1a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8003e1e:	f7fc fddb 	bl	80009d8 <__aeabi_dcmpeq>
 8003e22:	b9c0      	cbnz	r0, 8003e56 <_printf_float+0x41e>
 8003e24:	4653      	mov	r3, sl
 8003e26:	f108 0201 	add.w	r2, r8, #1
 8003e2a:	4631      	mov	r1, r6
 8003e2c:	4628      	mov	r0, r5
 8003e2e:	47b8      	blx	r7
 8003e30:	3001      	adds	r0, #1
 8003e32:	d10c      	bne.n	8003e4e <_printf_float+0x416>
 8003e34:	e65b      	b.n	8003aee <_printf_float+0xb6>
 8003e36:	2301      	movs	r3, #1
 8003e38:	465a      	mov	r2, fp
 8003e3a:	4631      	mov	r1, r6
 8003e3c:	4628      	mov	r0, r5
 8003e3e:	47b8      	blx	r7
 8003e40:	3001      	adds	r0, #1
 8003e42:	f43f ae54 	beq.w	8003aee <_printf_float+0xb6>
 8003e46:	f108 0801 	add.w	r8, r8, #1
 8003e4a:	45d0      	cmp	r8, sl
 8003e4c:	dbf3      	blt.n	8003e36 <_printf_float+0x3fe>
 8003e4e:	464b      	mov	r3, r9
 8003e50:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8003e54:	e6e0      	b.n	8003c18 <_printf_float+0x1e0>
 8003e56:	f04f 0800 	mov.w	r8, #0
 8003e5a:	f104 0b1a 	add.w	fp, r4, #26
 8003e5e:	e7f4      	b.n	8003e4a <_printf_float+0x412>
 8003e60:	2301      	movs	r3, #1
 8003e62:	4642      	mov	r2, r8
 8003e64:	e7e1      	b.n	8003e2a <_printf_float+0x3f2>
 8003e66:	2301      	movs	r3, #1
 8003e68:	464a      	mov	r2, r9
 8003e6a:	4631      	mov	r1, r6
 8003e6c:	4628      	mov	r0, r5
 8003e6e:	47b8      	blx	r7
 8003e70:	3001      	adds	r0, #1
 8003e72:	f43f ae3c 	beq.w	8003aee <_printf_float+0xb6>
 8003e76:	f108 0801 	add.w	r8, r8, #1
 8003e7a:	68e3      	ldr	r3, [r4, #12]
 8003e7c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8003e7e:	1a5b      	subs	r3, r3, r1
 8003e80:	4543      	cmp	r3, r8
 8003e82:	dcf0      	bgt.n	8003e66 <_printf_float+0x42e>
 8003e84:	e6fd      	b.n	8003c82 <_printf_float+0x24a>
 8003e86:	f04f 0800 	mov.w	r8, #0
 8003e8a:	f104 0919 	add.w	r9, r4, #25
 8003e8e:	e7f4      	b.n	8003e7a <_printf_float+0x442>

08003e90 <_printf_common>:
 8003e90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003e94:	4616      	mov	r6, r2
 8003e96:	4698      	mov	r8, r3
 8003e98:	688a      	ldr	r2, [r1, #8]
 8003e9a:	690b      	ldr	r3, [r1, #16]
 8003e9c:	4607      	mov	r7, r0
 8003e9e:	4293      	cmp	r3, r2
 8003ea0:	bfb8      	it	lt
 8003ea2:	4613      	movlt	r3, r2
 8003ea4:	6033      	str	r3, [r6, #0]
 8003ea6:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003eaa:	460c      	mov	r4, r1
 8003eac:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003eb0:	b10a      	cbz	r2, 8003eb6 <_printf_common+0x26>
 8003eb2:	3301      	adds	r3, #1
 8003eb4:	6033      	str	r3, [r6, #0]
 8003eb6:	6823      	ldr	r3, [r4, #0]
 8003eb8:	0699      	lsls	r1, r3, #26
 8003eba:	bf42      	ittt	mi
 8003ebc:	6833      	ldrmi	r3, [r6, #0]
 8003ebe:	3302      	addmi	r3, #2
 8003ec0:	6033      	strmi	r3, [r6, #0]
 8003ec2:	6825      	ldr	r5, [r4, #0]
 8003ec4:	f015 0506 	ands.w	r5, r5, #6
 8003ec8:	d106      	bne.n	8003ed8 <_printf_common+0x48>
 8003eca:	f104 0a19 	add.w	sl, r4, #25
 8003ece:	68e3      	ldr	r3, [r4, #12]
 8003ed0:	6832      	ldr	r2, [r6, #0]
 8003ed2:	1a9b      	subs	r3, r3, r2
 8003ed4:	42ab      	cmp	r3, r5
 8003ed6:	dc2b      	bgt.n	8003f30 <_printf_common+0xa0>
 8003ed8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003edc:	6822      	ldr	r2, [r4, #0]
 8003ede:	3b00      	subs	r3, #0
 8003ee0:	bf18      	it	ne
 8003ee2:	2301      	movne	r3, #1
 8003ee4:	0692      	lsls	r2, r2, #26
 8003ee6:	d430      	bmi.n	8003f4a <_printf_common+0xba>
 8003ee8:	4641      	mov	r1, r8
 8003eea:	4638      	mov	r0, r7
 8003eec:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003ef0:	47c8      	blx	r9
 8003ef2:	3001      	adds	r0, #1
 8003ef4:	d023      	beq.n	8003f3e <_printf_common+0xae>
 8003ef6:	6823      	ldr	r3, [r4, #0]
 8003ef8:	6922      	ldr	r2, [r4, #16]
 8003efa:	f003 0306 	and.w	r3, r3, #6
 8003efe:	2b04      	cmp	r3, #4
 8003f00:	bf14      	ite	ne
 8003f02:	2500      	movne	r5, #0
 8003f04:	6833      	ldreq	r3, [r6, #0]
 8003f06:	f04f 0600 	mov.w	r6, #0
 8003f0a:	bf08      	it	eq
 8003f0c:	68e5      	ldreq	r5, [r4, #12]
 8003f0e:	f104 041a 	add.w	r4, r4, #26
 8003f12:	bf08      	it	eq
 8003f14:	1aed      	subeq	r5, r5, r3
 8003f16:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8003f1a:	bf08      	it	eq
 8003f1c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003f20:	4293      	cmp	r3, r2
 8003f22:	bfc4      	itt	gt
 8003f24:	1a9b      	subgt	r3, r3, r2
 8003f26:	18ed      	addgt	r5, r5, r3
 8003f28:	42b5      	cmp	r5, r6
 8003f2a:	d11a      	bne.n	8003f62 <_printf_common+0xd2>
 8003f2c:	2000      	movs	r0, #0
 8003f2e:	e008      	b.n	8003f42 <_printf_common+0xb2>
 8003f30:	2301      	movs	r3, #1
 8003f32:	4652      	mov	r2, sl
 8003f34:	4641      	mov	r1, r8
 8003f36:	4638      	mov	r0, r7
 8003f38:	47c8      	blx	r9
 8003f3a:	3001      	adds	r0, #1
 8003f3c:	d103      	bne.n	8003f46 <_printf_common+0xb6>
 8003f3e:	f04f 30ff 	mov.w	r0, #4294967295
 8003f42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003f46:	3501      	adds	r5, #1
 8003f48:	e7c1      	b.n	8003ece <_printf_common+0x3e>
 8003f4a:	2030      	movs	r0, #48	@ 0x30
 8003f4c:	18e1      	adds	r1, r4, r3
 8003f4e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003f52:	1c5a      	adds	r2, r3, #1
 8003f54:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003f58:	4422      	add	r2, r4
 8003f5a:	3302      	adds	r3, #2
 8003f5c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003f60:	e7c2      	b.n	8003ee8 <_printf_common+0x58>
 8003f62:	2301      	movs	r3, #1
 8003f64:	4622      	mov	r2, r4
 8003f66:	4641      	mov	r1, r8
 8003f68:	4638      	mov	r0, r7
 8003f6a:	47c8      	blx	r9
 8003f6c:	3001      	adds	r0, #1
 8003f6e:	d0e6      	beq.n	8003f3e <_printf_common+0xae>
 8003f70:	3601      	adds	r6, #1
 8003f72:	e7d9      	b.n	8003f28 <_printf_common+0x98>

08003f74 <_printf_i>:
 8003f74:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003f78:	7e0f      	ldrb	r7, [r1, #24]
 8003f7a:	4691      	mov	r9, r2
 8003f7c:	2f78      	cmp	r7, #120	@ 0x78
 8003f7e:	4680      	mov	r8, r0
 8003f80:	460c      	mov	r4, r1
 8003f82:	469a      	mov	sl, r3
 8003f84:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003f86:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003f8a:	d807      	bhi.n	8003f9c <_printf_i+0x28>
 8003f8c:	2f62      	cmp	r7, #98	@ 0x62
 8003f8e:	d80a      	bhi.n	8003fa6 <_printf_i+0x32>
 8003f90:	2f00      	cmp	r7, #0
 8003f92:	f000 80d3 	beq.w	800413c <_printf_i+0x1c8>
 8003f96:	2f58      	cmp	r7, #88	@ 0x58
 8003f98:	f000 80ba 	beq.w	8004110 <_printf_i+0x19c>
 8003f9c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003fa0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003fa4:	e03a      	b.n	800401c <_printf_i+0xa8>
 8003fa6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003faa:	2b15      	cmp	r3, #21
 8003fac:	d8f6      	bhi.n	8003f9c <_printf_i+0x28>
 8003fae:	a101      	add	r1, pc, #4	@ (adr r1, 8003fb4 <_printf_i+0x40>)
 8003fb0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003fb4:	0800400d 	.word	0x0800400d
 8003fb8:	08004021 	.word	0x08004021
 8003fbc:	08003f9d 	.word	0x08003f9d
 8003fc0:	08003f9d 	.word	0x08003f9d
 8003fc4:	08003f9d 	.word	0x08003f9d
 8003fc8:	08003f9d 	.word	0x08003f9d
 8003fcc:	08004021 	.word	0x08004021
 8003fd0:	08003f9d 	.word	0x08003f9d
 8003fd4:	08003f9d 	.word	0x08003f9d
 8003fd8:	08003f9d 	.word	0x08003f9d
 8003fdc:	08003f9d 	.word	0x08003f9d
 8003fe0:	08004123 	.word	0x08004123
 8003fe4:	0800404b 	.word	0x0800404b
 8003fe8:	080040dd 	.word	0x080040dd
 8003fec:	08003f9d 	.word	0x08003f9d
 8003ff0:	08003f9d 	.word	0x08003f9d
 8003ff4:	08004145 	.word	0x08004145
 8003ff8:	08003f9d 	.word	0x08003f9d
 8003ffc:	0800404b 	.word	0x0800404b
 8004000:	08003f9d 	.word	0x08003f9d
 8004004:	08003f9d 	.word	0x08003f9d
 8004008:	080040e5 	.word	0x080040e5
 800400c:	6833      	ldr	r3, [r6, #0]
 800400e:	1d1a      	adds	r2, r3, #4
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	6032      	str	r2, [r6, #0]
 8004014:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004018:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800401c:	2301      	movs	r3, #1
 800401e:	e09e      	b.n	800415e <_printf_i+0x1ea>
 8004020:	6833      	ldr	r3, [r6, #0]
 8004022:	6820      	ldr	r0, [r4, #0]
 8004024:	1d19      	adds	r1, r3, #4
 8004026:	6031      	str	r1, [r6, #0]
 8004028:	0606      	lsls	r6, r0, #24
 800402a:	d501      	bpl.n	8004030 <_printf_i+0xbc>
 800402c:	681d      	ldr	r5, [r3, #0]
 800402e:	e003      	b.n	8004038 <_printf_i+0xc4>
 8004030:	0645      	lsls	r5, r0, #25
 8004032:	d5fb      	bpl.n	800402c <_printf_i+0xb8>
 8004034:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004038:	2d00      	cmp	r5, #0
 800403a:	da03      	bge.n	8004044 <_printf_i+0xd0>
 800403c:	232d      	movs	r3, #45	@ 0x2d
 800403e:	426d      	negs	r5, r5
 8004040:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004044:	230a      	movs	r3, #10
 8004046:	4859      	ldr	r0, [pc, #356]	@ (80041ac <_printf_i+0x238>)
 8004048:	e011      	b.n	800406e <_printf_i+0xfa>
 800404a:	6821      	ldr	r1, [r4, #0]
 800404c:	6833      	ldr	r3, [r6, #0]
 800404e:	0608      	lsls	r0, r1, #24
 8004050:	f853 5b04 	ldr.w	r5, [r3], #4
 8004054:	d402      	bmi.n	800405c <_printf_i+0xe8>
 8004056:	0649      	lsls	r1, r1, #25
 8004058:	bf48      	it	mi
 800405a:	b2ad      	uxthmi	r5, r5
 800405c:	2f6f      	cmp	r7, #111	@ 0x6f
 800405e:	6033      	str	r3, [r6, #0]
 8004060:	bf14      	ite	ne
 8004062:	230a      	movne	r3, #10
 8004064:	2308      	moveq	r3, #8
 8004066:	4851      	ldr	r0, [pc, #324]	@ (80041ac <_printf_i+0x238>)
 8004068:	2100      	movs	r1, #0
 800406a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800406e:	6866      	ldr	r6, [r4, #4]
 8004070:	2e00      	cmp	r6, #0
 8004072:	bfa8      	it	ge
 8004074:	6821      	ldrge	r1, [r4, #0]
 8004076:	60a6      	str	r6, [r4, #8]
 8004078:	bfa4      	itt	ge
 800407a:	f021 0104 	bicge.w	r1, r1, #4
 800407e:	6021      	strge	r1, [r4, #0]
 8004080:	b90d      	cbnz	r5, 8004086 <_printf_i+0x112>
 8004082:	2e00      	cmp	r6, #0
 8004084:	d04b      	beq.n	800411e <_printf_i+0x1aa>
 8004086:	4616      	mov	r6, r2
 8004088:	fbb5 f1f3 	udiv	r1, r5, r3
 800408c:	fb03 5711 	mls	r7, r3, r1, r5
 8004090:	5dc7      	ldrb	r7, [r0, r7]
 8004092:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004096:	462f      	mov	r7, r5
 8004098:	42bb      	cmp	r3, r7
 800409a:	460d      	mov	r5, r1
 800409c:	d9f4      	bls.n	8004088 <_printf_i+0x114>
 800409e:	2b08      	cmp	r3, #8
 80040a0:	d10b      	bne.n	80040ba <_printf_i+0x146>
 80040a2:	6823      	ldr	r3, [r4, #0]
 80040a4:	07df      	lsls	r7, r3, #31
 80040a6:	d508      	bpl.n	80040ba <_printf_i+0x146>
 80040a8:	6923      	ldr	r3, [r4, #16]
 80040aa:	6861      	ldr	r1, [r4, #4]
 80040ac:	4299      	cmp	r1, r3
 80040ae:	bfde      	ittt	le
 80040b0:	2330      	movle	r3, #48	@ 0x30
 80040b2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80040b6:	f106 36ff 	addle.w	r6, r6, #4294967295
 80040ba:	1b92      	subs	r2, r2, r6
 80040bc:	6122      	str	r2, [r4, #16]
 80040be:	464b      	mov	r3, r9
 80040c0:	4621      	mov	r1, r4
 80040c2:	4640      	mov	r0, r8
 80040c4:	f8cd a000 	str.w	sl, [sp]
 80040c8:	aa03      	add	r2, sp, #12
 80040ca:	f7ff fee1 	bl	8003e90 <_printf_common>
 80040ce:	3001      	adds	r0, #1
 80040d0:	d14a      	bne.n	8004168 <_printf_i+0x1f4>
 80040d2:	f04f 30ff 	mov.w	r0, #4294967295
 80040d6:	b004      	add	sp, #16
 80040d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80040dc:	6823      	ldr	r3, [r4, #0]
 80040de:	f043 0320 	orr.w	r3, r3, #32
 80040e2:	6023      	str	r3, [r4, #0]
 80040e4:	2778      	movs	r7, #120	@ 0x78
 80040e6:	4832      	ldr	r0, [pc, #200]	@ (80041b0 <_printf_i+0x23c>)
 80040e8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80040ec:	6823      	ldr	r3, [r4, #0]
 80040ee:	6831      	ldr	r1, [r6, #0]
 80040f0:	061f      	lsls	r7, r3, #24
 80040f2:	f851 5b04 	ldr.w	r5, [r1], #4
 80040f6:	d402      	bmi.n	80040fe <_printf_i+0x18a>
 80040f8:	065f      	lsls	r7, r3, #25
 80040fa:	bf48      	it	mi
 80040fc:	b2ad      	uxthmi	r5, r5
 80040fe:	6031      	str	r1, [r6, #0]
 8004100:	07d9      	lsls	r1, r3, #31
 8004102:	bf44      	itt	mi
 8004104:	f043 0320 	orrmi.w	r3, r3, #32
 8004108:	6023      	strmi	r3, [r4, #0]
 800410a:	b11d      	cbz	r5, 8004114 <_printf_i+0x1a0>
 800410c:	2310      	movs	r3, #16
 800410e:	e7ab      	b.n	8004068 <_printf_i+0xf4>
 8004110:	4826      	ldr	r0, [pc, #152]	@ (80041ac <_printf_i+0x238>)
 8004112:	e7e9      	b.n	80040e8 <_printf_i+0x174>
 8004114:	6823      	ldr	r3, [r4, #0]
 8004116:	f023 0320 	bic.w	r3, r3, #32
 800411a:	6023      	str	r3, [r4, #0]
 800411c:	e7f6      	b.n	800410c <_printf_i+0x198>
 800411e:	4616      	mov	r6, r2
 8004120:	e7bd      	b.n	800409e <_printf_i+0x12a>
 8004122:	6833      	ldr	r3, [r6, #0]
 8004124:	6825      	ldr	r5, [r4, #0]
 8004126:	1d18      	adds	r0, r3, #4
 8004128:	6961      	ldr	r1, [r4, #20]
 800412a:	6030      	str	r0, [r6, #0]
 800412c:	062e      	lsls	r6, r5, #24
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	d501      	bpl.n	8004136 <_printf_i+0x1c2>
 8004132:	6019      	str	r1, [r3, #0]
 8004134:	e002      	b.n	800413c <_printf_i+0x1c8>
 8004136:	0668      	lsls	r0, r5, #25
 8004138:	d5fb      	bpl.n	8004132 <_printf_i+0x1be>
 800413a:	8019      	strh	r1, [r3, #0]
 800413c:	2300      	movs	r3, #0
 800413e:	4616      	mov	r6, r2
 8004140:	6123      	str	r3, [r4, #16]
 8004142:	e7bc      	b.n	80040be <_printf_i+0x14a>
 8004144:	6833      	ldr	r3, [r6, #0]
 8004146:	2100      	movs	r1, #0
 8004148:	1d1a      	adds	r2, r3, #4
 800414a:	6032      	str	r2, [r6, #0]
 800414c:	681e      	ldr	r6, [r3, #0]
 800414e:	6862      	ldr	r2, [r4, #4]
 8004150:	4630      	mov	r0, r6
 8004152:	f000 fab8 	bl	80046c6 <memchr>
 8004156:	b108      	cbz	r0, 800415c <_printf_i+0x1e8>
 8004158:	1b80      	subs	r0, r0, r6
 800415a:	6060      	str	r0, [r4, #4]
 800415c:	6863      	ldr	r3, [r4, #4]
 800415e:	6123      	str	r3, [r4, #16]
 8004160:	2300      	movs	r3, #0
 8004162:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004166:	e7aa      	b.n	80040be <_printf_i+0x14a>
 8004168:	4632      	mov	r2, r6
 800416a:	4649      	mov	r1, r9
 800416c:	4640      	mov	r0, r8
 800416e:	6923      	ldr	r3, [r4, #16]
 8004170:	47d0      	blx	sl
 8004172:	3001      	adds	r0, #1
 8004174:	d0ad      	beq.n	80040d2 <_printf_i+0x15e>
 8004176:	6823      	ldr	r3, [r4, #0]
 8004178:	079b      	lsls	r3, r3, #30
 800417a:	d413      	bmi.n	80041a4 <_printf_i+0x230>
 800417c:	68e0      	ldr	r0, [r4, #12]
 800417e:	9b03      	ldr	r3, [sp, #12]
 8004180:	4298      	cmp	r0, r3
 8004182:	bfb8      	it	lt
 8004184:	4618      	movlt	r0, r3
 8004186:	e7a6      	b.n	80040d6 <_printf_i+0x162>
 8004188:	2301      	movs	r3, #1
 800418a:	4632      	mov	r2, r6
 800418c:	4649      	mov	r1, r9
 800418e:	4640      	mov	r0, r8
 8004190:	47d0      	blx	sl
 8004192:	3001      	adds	r0, #1
 8004194:	d09d      	beq.n	80040d2 <_printf_i+0x15e>
 8004196:	3501      	adds	r5, #1
 8004198:	68e3      	ldr	r3, [r4, #12]
 800419a:	9903      	ldr	r1, [sp, #12]
 800419c:	1a5b      	subs	r3, r3, r1
 800419e:	42ab      	cmp	r3, r5
 80041a0:	dcf2      	bgt.n	8004188 <_printf_i+0x214>
 80041a2:	e7eb      	b.n	800417c <_printf_i+0x208>
 80041a4:	2500      	movs	r5, #0
 80041a6:	f104 0619 	add.w	r6, r4, #25
 80041aa:	e7f5      	b.n	8004198 <_printf_i+0x224>
 80041ac:	08006412 	.word	0x08006412
 80041b0:	08006423 	.word	0x08006423

080041b4 <std>:
 80041b4:	2300      	movs	r3, #0
 80041b6:	b510      	push	{r4, lr}
 80041b8:	4604      	mov	r4, r0
 80041ba:	e9c0 3300 	strd	r3, r3, [r0]
 80041be:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80041c2:	6083      	str	r3, [r0, #8]
 80041c4:	8181      	strh	r1, [r0, #12]
 80041c6:	6643      	str	r3, [r0, #100]	@ 0x64
 80041c8:	81c2      	strh	r2, [r0, #14]
 80041ca:	6183      	str	r3, [r0, #24]
 80041cc:	4619      	mov	r1, r3
 80041ce:	2208      	movs	r2, #8
 80041d0:	305c      	adds	r0, #92	@ 0x5c
 80041d2:	f000 f9f9 	bl	80045c8 <memset>
 80041d6:	4b0d      	ldr	r3, [pc, #52]	@ (800420c <std+0x58>)
 80041d8:	6224      	str	r4, [r4, #32]
 80041da:	6263      	str	r3, [r4, #36]	@ 0x24
 80041dc:	4b0c      	ldr	r3, [pc, #48]	@ (8004210 <std+0x5c>)
 80041de:	62a3      	str	r3, [r4, #40]	@ 0x28
 80041e0:	4b0c      	ldr	r3, [pc, #48]	@ (8004214 <std+0x60>)
 80041e2:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80041e4:	4b0c      	ldr	r3, [pc, #48]	@ (8004218 <std+0x64>)
 80041e6:	6323      	str	r3, [r4, #48]	@ 0x30
 80041e8:	4b0c      	ldr	r3, [pc, #48]	@ (800421c <std+0x68>)
 80041ea:	429c      	cmp	r4, r3
 80041ec:	d006      	beq.n	80041fc <std+0x48>
 80041ee:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80041f2:	4294      	cmp	r4, r2
 80041f4:	d002      	beq.n	80041fc <std+0x48>
 80041f6:	33d0      	adds	r3, #208	@ 0xd0
 80041f8:	429c      	cmp	r4, r3
 80041fa:	d105      	bne.n	8004208 <std+0x54>
 80041fc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004200:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004204:	f000 ba5c 	b.w	80046c0 <__retarget_lock_init_recursive>
 8004208:	bd10      	pop	{r4, pc}
 800420a:	bf00      	nop
 800420c:	08004419 	.word	0x08004419
 8004210:	0800443b 	.word	0x0800443b
 8004214:	08004473 	.word	0x08004473
 8004218:	08004497 	.word	0x08004497
 800421c:	20000290 	.word	0x20000290

08004220 <stdio_exit_handler>:
 8004220:	4a02      	ldr	r2, [pc, #8]	@ (800422c <stdio_exit_handler+0xc>)
 8004222:	4903      	ldr	r1, [pc, #12]	@ (8004230 <stdio_exit_handler+0x10>)
 8004224:	4803      	ldr	r0, [pc, #12]	@ (8004234 <stdio_exit_handler+0x14>)
 8004226:	f000 b869 	b.w	80042fc <_fwalk_sglue>
 800422a:	bf00      	nop
 800422c:	20000024 	.word	0x20000024
 8004230:	08006005 	.word	0x08006005
 8004234:	20000034 	.word	0x20000034

08004238 <cleanup_stdio>:
 8004238:	6841      	ldr	r1, [r0, #4]
 800423a:	4b0c      	ldr	r3, [pc, #48]	@ (800426c <cleanup_stdio+0x34>)
 800423c:	b510      	push	{r4, lr}
 800423e:	4299      	cmp	r1, r3
 8004240:	4604      	mov	r4, r0
 8004242:	d001      	beq.n	8004248 <cleanup_stdio+0x10>
 8004244:	f001 fede 	bl	8006004 <_fflush_r>
 8004248:	68a1      	ldr	r1, [r4, #8]
 800424a:	4b09      	ldr	r3, [pc, #36]	@ (8004270 <cleanup_stdio+0x38>)
 800424c:	4299      	cmp	r1, r3
 800424e:	d002      	beq.n	8004256 <cleanup_stdio+0x1e>
 8004250:	4620      	mov	r0, r4
 8004252:	f001 fed7 	bl	8006004 <_fflush_r>
 8004256:	68e1      	ldr	r1, [r4, #12]
 8004258:	4b06      	ldr	r3, [pc, #24]	@ (8004274 <cleanup_stdio+0x3c>)
 800425a:	4299      	cmp	r1, r3
 800425c:	d004      	beq.n	8004268 <cleanup_stdio+0x30>
 800425e:	4620      	mov	r0, r4
 8004260:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004264:	f001 bece 	b.w	8006004 <_fflush_r>
 8004268:	bd10      	pop	{r4, pc}
 800426a:	bf00      	nop
 800426c:	20000290 	.word	0x20000290
 8004270:	200002f8 	.word	0x200002f8
 8004274:	20000360 	.word	0x20000360

08004278 <global_stdio_init.part.0>:
 8004278:	b510      	push	{r4, lr}
 800427a:	4b0b      	ldr	r3, [pc, #44]	@ (80042a8 <global_stdio_init.part.0+0x30>)
 800427c:	4c0b      	ldr	r4, [pc, #44]	@ (80042ac <global_stdio_init.part.0+0x34>)
 800427e:	4a0c      	ldr	r2, [pc, #48]	@ (80042b0 <global_stdio_init.part.0+0x38>)
 8004280:	4620      	mov	r0, r4
 8004282:	601a      	str	r2, [r3, #0]
 8004284:	2104      	movs	r1, #4
 8004286:	2200      	movs	r2, #0
 8004288:	f7ff ff94 	bl	80041b4 <std>
 800428c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004290:	2201      	movs	r2, #1
 8004292:	2109      	movs	r1, #9
 8004294:	f7ff ff8e 	bl	80041b4 <std>
 8004298:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800429c:	2202      	movs	r2, #2
 800429e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80042a2:	2112      	movs	r1, #18
 80042a4:	f7ff bf86 	b.w	80041b4 <std>
 80042a8:	200003c8 	.word	0x200003c8
 80042ac:	20000290 	.word	0x20000290
 80042b0:	08004221 	.word	0x08004221

080042b4 <__sfp_lock_acquire>:
 80042b4:	4801      	ldr	r0, [pc, #4]	@ (80042bc <__sfp_lock_acquire+0x8>)
 80042b6:	f000 ba04 	b.w	80046c2 <__retarget_lock_acquire_recursive>
 80042ba:	bf00      	nop
 80042bc:	200003d1 	.word	0x200003d1

080042c0 <__sfp_lock_release>:
 80042c0:	4801      	ldr	r0, [pc, #4]	@ (80042c8 <__sfp_lock_release+0x8>)
 80042c2:	f000 b9ff 	b.w	80046c4 <__retarget_lock_release_recursive>
 80042c6:	bf00      	nop
 80042c8:	200003d1 	.word	0x200003d1

080042cc <__sinit>:
 80042cc:	b510      	push	{r4, lr}
 80042ce:	4604      	mov	r4, r0
 80042d0:	f7ff fff0 	bl	80042b4 <__sfp_lock_acquire>
 80042d4:	6a23      	ldr	r3, [r4, #32]
 80042d6:	b11b      	cbz	r3, 80042e0 <__sinit+0x14>
 80042d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80042dc:	f7ff bff0 	b.w	80042c0 <__sfp_lock_release>
 80042e0:	4b04      	ldr	r3, [pc, #16]	@ (80042f4 <__sinit+0x28>)
 80042e2:	6223      	str	r3, [r4, #32]
 80042e4:	4b04      	ldr	r3, [pc, #16]	@ (80042f8 <__sinit+0x2c>)
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d1f5      	bne.n	80042d8 <__sinit+0xc>
 80042ec:	f7ff ffc4 	bl	8004278 <global_stdio_init.part.0>
 80042f0:	e7f2      	b.n	80042d8 <__sinit+0xc>
 80042f2:	bf00      	nop
 80042f4:	08004239 	.word	0x08004239
 80042f8:	200003c8 	.word	0x200003c8

080042fc <_fwalk_sglue>:
 80042fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004300:	4607      	mov	r7, r0
 8004302:	4688      	mov	r8, r1
 8004304:	4614      	mov	r4, r2
 8004306:	2600      	movs	r6, #0
 8004308:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800430c:	f1b9 0901 	subs.w	r9, r9, #1
 8004310:	d505      	bpl.n	800431e <_fwalk_sglue+0x22>
 8004312:	6824      	ldr	r4, [r4, #0]
 8004314:	2c00      	cmp	r4, #0
 8004316:	d1f7      	bne.n	8004308 <_fwalk_sglue+0xc>
 8004318:	4630      	mov	r0, r6
 800431a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800431e:	89ab      	ldrh	r3, [r5, #12]
 8004320:	2b01      	cmp	r3, #1
 8004322:	d907      	bls.n	8004334 <_fwalk_sglue+0x38>
 8004324:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004328:	3301      	adds	r3, #1
 800432a:	d003      	beq.n	8004334 <_fwalk_sglue+0x38>
 800432c:	4629      	mov	r1, r5
 800432e:	4638      	mov	r0, r7
 8004330:	47c0      	blx	r8
 8004332:	4306      	orrs	r6, r0
 8004334:	3568      	adds	r5, #104	@ 0x68
 8004336:	e7e9      	b.n	800430c <_fwalk_sglue+0x10>

08004338 <iprintf>:
 8004338:	b40f      	push	{r0, r1, r2, r3}
 800433a:	b507      	push	{r0, r1, r2, lr}
 800433c:	4906      	ldr	r1, [pc, #24]	@ (8004358 <iprintf+0x20>)
 800433e:	ab04      	add	r3, sp, #16
 8004340:	6808      	ldr	r0, [r1, #0]
 8004342:	f853 2b04 	ldr.w	r2, [r3], #4
 8004346:	6881      	ldr	r1, [r0, #8]
 8004348:	9301      	str	r3, [sp, #4]
 800434a:	f001 fcc3 	bl	8005cd4 <_vfiprintf_r>
 800434e:	b003      	add	sp, #12
 8004350:	f85d eb04 	ldr.w	lr, [sp], #4
 8004354:	b004      	add	sp, #16
 8004356:	4770      	bx	lr
 8004358:	20000030 	.word	0x20000030

0800435c <_puts_r>:
 800435c:	6a03      	ldr	r3, [r0, #32]
 800435e:	b570      	push	{r4, r5, r6, lr}
 8004360:	4605      	mov	r5, r0
 8004362:	460e      	mov	r6, r1
 8004364:	6884      	ldr	r4, [r0, #8]
 8004366:	b90b      	cbnz	r3, 800436c <_puts_r+0x10>
 8004368:	f7ff ffb0 	bl	80042cc <__sinit>
 800436c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800436e:	07db      	lsls	r3, r3, #31
 8004370:	d405      	bmi.n	800437e <_puts_r+0x22>
 8004372:	89a3      	ldrh	r3, [r4, #12]
 8004374:	0598      	lsls	r0, r3, #22
 8004376:	d402      	bmi.n	800437e <_puts_r+0x22>
 8004378:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800437a:	f000 f9a2 	bl	80046c2 <__retarget_lock_acquire_recursive>
 800437e:	89a3      	ldrh	r3, [r4, #12]
 8004380:	0719      	lsls	r1, r3, #28
 8004382:	d502      	bpl.n	800438a <_puts_r+0x2e>
 8004384:	6923      	ldr	r3, [r4, #16]
 8004386:	2b00      	cmp	r3, #0
 8004388:	d135      	bne.n	80043f6 <_puts_r+0x9a>
 800438a:	4621      	mov	r1, r4
 800438c:	4628      	mov	r0, r5
 800438e:	f000 f8c5 	bl	800451c <__swsetup_r>
 8004392:	b380      	cbz	r0, 80043f6 <_puts_r+0x9a>
 8004394:	f04f 35ff 	mov.w	r5, #4294967295
 8004398:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800439a:	07da      	lsls	r2, r3, #31
 800439c:	d405      	bmi.n	80043aa <_puts_r+0x4e>
 800439e:	89a3      	ldrh	r3, [r4, #12]
 80043a0:	059b      	lsls	r3, r3, #22
 80043a2:	d402      	bmi.n	80043aa <_puts_r+0x4e>
 80043a4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80043a6:	f000 f98d 	bl	80046c4 <__retarget_lock_release_recursive>
 80043aa:	4628      	mov	r0, r5
 80043ac:	bd70      	pop	{r4, r5, r6, pc}
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	da04      	bge.n	80043bc <_puts_r+0x60>
 80043b2:	69a2      	ldr	r2, [r4, #24]
 80043b4:	429a      	cmp	r2, r3
 80043b6:	dc17      	bgt.n	80043e8 <_puts_r+0x8c>
 80043b8:	290a      	cmp	r1, #10
 80043ba:	d015      	beq.n	80043e8 <_puts_r+0x8c>
 80043bc:	6823      	ldr	r3, [r4, #0]
 80043be:	1c5a      	adds	r2, r3, #1
 80043c0:	6022      	str	r2, [r4, #0]
 80043c2:	7019      	strb	r1, [r3, #0]
 80043c4:	68a3      	ldr	r3, [r4, #8]
 80043c6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80043ca:	3b01      	subs	r3, #1
 80043cc:	60a3      	str	r3, [r4, #8]
 80043ce:	2900      	cmp	r1, #0
 80043d0:	d1ed      	bne.n	80043ae <_puts_r+0x52>
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	da11      	bge.n	80043fa <_puts_r+0x9e>
 80043d6:	4622      	mov	r2, r4
 80043d8:	210a      	movs	r1, #10
 80043da:	4628      	mov	r0, r5
 80043dc:	f000 f85f 	bl	800449e <__swbuf_r>
 80043e0:	3001      	adds	r0, #1
 80043e2:	d0d7      	beq.n	8004394 <_puts_r+0x38>
 80043e4:	250a      	movs	r5, #10
 80043e6:	e7d7      	b.n	8004398 <_puts_r+0x3c>
 80043e8:	4622      	mov	r2, r4
 80043ea:	4628      	mov	r0, r5
 80043ec:	f000 f857 	bl	800449e <__swbuf_r>
 80043f0:	3001      	adds	r0, #1
 80043f2:	d1e7      	bne.n	80043c4 <_puts_r+0x68>
 80043f4:	e7ce      	b.n	8004394 <_puts_r+0x38>
 80043f6:	3e01      	subs	r6, #1
 80043f8:	e7e4      	b.n	80043c4 <_puts_r+0x68>
 80043fa:	6823      	ldr	r3, [r4, #0]
 80043fc:	1c5a      	adds	r2, r3, #1
 80043fe:	6022      	str	r2, [r4, #0]
 8004400:	220a      	movs	r2, #10
 8004402:	701a      	strb	r2, [r3, #0]
 8004404:	e7ee      	b.n	80043e4 <_puts_r+0x88>
	...

08004408 <puts>:
 8004408:	4b02      	ldr	r3, [pc, #8]	@ (8004414 <puts+0xc>)
 800440a:	4601      	mov	r1, r0
 800440c:	6818      	ldr	r0, [r3, #0]
 800440e:	f7ff bfa5 	b.w	800435c <_puts_r>
 8004412:	bf00      	nop
 8004414:	20000030 	.word	0x20000030

08004418 <__sread>:
 8004418:	b510      	push	{r4, lr}
 800441a:	460c      	mov	r4, r1
 800441c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004420:	f000 f900 	bl	8004624 <_read_r>
 8004424:	2800      	cmp	r0, #0
 8004426:	bfab      	itete	ge
 8004428:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800442a:	89a3      	ldrhlt	r3, [r4, #12]
 800442c:	181b      	addge	r3, r3, r0
 800442e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004432:	bfac      	ite	ge
 8004434:	6563      	strge	r3, [r4, #84]	@ 0x54
 8004436:	81a3      	strhlt	r3, [r4, #12]
 8004438:	bd10      	pop	{r4, pc}

0800443a <__swrite>:
 800443a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800443e:	461f      	mov	r7, r3
 8004440:	898b      	ldrh	r3, [r1, #12]
 8004442:	4605      	mov	r5, r0
 8004444:	05db      	lsls	r3, r3, #23
 8004446:	460c      	mov	r4, r1
 8004448:	4616      	mov	r6, r2
 800444a:	d505      	bpl.n	8004458 <__swrite+0x1e>
 800444c:	2302      	movs	r3, #2
 800444e:	2200      	movs	r2, #0
 8004450:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004454:	f000 f8d4 	bl	8004600 <_lseek_r>
 8004458:	89a3      	ldrh	r3, [r4, #12]
 800445a:	4632      	mov	r2, r6
 800445c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004460:	81a3      	strh	r3, [r4, #12]
 8004462:	4628      	mov	r0, r5
 8004464:	463b      	mov	r3, r7
 8004466:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800446a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800446e:	f000 b8eb 	b.w	8004648 <_write_r>

08004472 <__sseek>:
 8004472:	b510      	push	{r4, lr}
 8004474:	460c      	mov	r4, r1
 8004476:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800447a:	f000 f8c1 	bl	8004600 <_lseek_r>
 800447e:	1c43      	adds	r3, r0, #1
 8004480:	89a3      	ldrh	r3, [r4, #12]
 8004482:	bf15      	itete	ne
 8004484:	6560      	strne	r0, [r4, #84]	@ 0x54
 8004486:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800448a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800448e:	81a3      	strheq	r3, [r4, #12]
 8004490:	bf18      	it	ne
 8004492:	81a3      	strhne	r3, [r4, #12]
 8004494:	bd10      	pop	{r4, pc}

08004496 <__sclose>:
 8004496:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800449a:	f000 b8a1 	b.w	80045e0 <_close_r>

0800449e <__swbuf_r>:
 800449e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80044a0:	460e      	mov	r6, r1
 80044a2:	4614      	mov	r4, r2
 80044a4:	4605      	mov	r5, r0
 80044a6:	b118      	cbz	r0, 80044b0 <__swbuf_r+0x12>
 80044a8:	6a03      	ldr	r3, [r0, #32]
 80044aa:	b90b      	cbnz	r3, 80044b0 <__swbuf_r+0x12>
 80044ac:	f7ff ff0e 	bl	80042cc <__sinit>
 80044b0:	69a3      	ldr	r3, [r4, #24]
 80044b2:	60a3      	str	r3, [r4, #8]
 80044b4:	89a3      	ldrh	r3, [r4, #12]
 80044b6:	071a      	lsls	r2, r3, #28
 80044b8:	d501      	bpl.n	80044be <__swbuf_r+0x20>
 80044ba:	6923      	ldr	r3, [r4, #16]
 80044bc:	b943      	cbnz	r3, 80044d0 <__swbuf_r+0x32>
 80044be:	4621      	mov	r1, r4
 80044c0:	4628      	mov	r0, r5
 80044c2:	f000 f82b 	bl	800451c <__swsetup_r>
 80044c6:	b118      	cbz	r0, 80044d0 <__swbuf_r+0x32>
 80044c8:	f04f 37ff 	mov.w	r7, #4294967295
 80044cc:	4638      	mov	r0, r7
 80044ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80044d0:	6823      	ldr	r3, [r4, #0]
 80044d2:	6922      	ldr	r2, [r4, #16]
 80044d4:	b2f6      	uxtb	r6, r6
 80044d6:	1a98      	subs	r0, r3, r2
 80044d8:	6963      	ldr	r3, [r4, #20]
 80044da:	4637      	mov	r7, r6
 80044dc:	4283      	cmp	r3, r0
 80044de:	dc05      	bgt.n	80044ec <__swbuf_r+0x4e>
 80044e0:	4621      	mov	r1, r4
 80044e2:	4628      	mov	r0, r5
 80044e4:	f001 fd8e 	bl	8006004 <_fflush_r>
 80044e8:	2800      	cmp	r0, #0
 80044ea:	d1ed      	bne.n	80044c8 <__swbuf_r+0x2a>
 80044ec:	68a3      	ldr	r3, [r4, #8]
 80044ee:	3b01      	subs	r3, #1
 80044f0:	60a3      	str	r3, [r4, #8]
 80044f2:	6823      	ldr	r3, [r4, #0]
 80044f4:	1c5a      	adds	r2, r3, #1
 80044f6:	6022      	str	r2, [r4, #0]
 80044f8:	701e      	strb	r6, [r3, #0]
 80044fa:	6962      	ldr	r2, [r4, #20]
 80044fc:	1c43      	adds	r3, r0, #1
 80044fe:	429a      	cmp	r2, r3
 8004500:	d004      	beq.n	800450c <__swbuf_r+0x6e>
 8004502:	89a3      	ldrh	r3, [r4, #12]
 8004504:	07db      	lsls	r3, r3, #31
 8004506:	d5e1      	bpl.n	80044cc <__swbuf_r+0x2e>
 8004508:	2e0a      	cmp	r6, #10
 800450a:	d1df      	bne.n	80044cc <__swbuf_r+0x2e>
 800450c:	4621      	mov	r1, r4
 800450e:	4628      	mov	r0, r5
 8004510:	f001 fd78 	bl	8006004 <_fflush_r>
 8004514:	2800      	cmp	r0, #0
 8004516:	d0d9      	beq.n	80044cc <__swbuf_r+0x2e>
 8004518:	e7d6      	b.n	80044c8 <__swbuf_r+0x2a>
	...

0800451c <__swsetup_r>:
 800451c:	b538      	push	{r3, r4, r5, lr}
 800451e:	4b29      	ldr	r3, [pc, #164]	@ (80045c4 <__swsetup_r+0xa8>)
 8004520:	4605      	mov	r5, r0
 8004522:	6818      	ldr	r0, [r3, #0]
 8004524:	460c      	mov	r4, r1
 8004526:	b118      	cbz	r0, 8004530 <__swsetup_r+0x14>
 8004528:	6a03      	ldr	r3, [r0, #32]
 800452a:	b90b      	cbnz	r3, 8004530 <__swsetup_r+0x14>
 800452c:	f7ff fece 	bl	80042cc <__sinit>
 8004530:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004534:	0719      	lsls	r1, r3, #28
 8004536:	d422      	bmi.n	800457e <__swsetup_r+0x62>
 8004538:	06da      	lsls	r2, r3, #27
 800453a:	d407      	bmi.n	800454c <__swsetup_r+0x30>
 800453c:	2209      	movs	r2, #9
 800453e:	602a      	str	r2, [r5, #0]
 8004540:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004544:	f04f 30ff 	mov.w	r0, #4294967295
 8004548:	81a3      	strh	r3, [r4, #12]
 800454a:	e033      	b.n	80045b4 <__swsetup_r+0x98>
 800454c:	0758      	lsls	r0, r3, #29
 800454e:	d512      	bpl.n	8004576 <__swsetup_r+0x5a>
 8004550:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004552:	b141      	cbz	r1, 8004566 <__swsetup_r+0x4a>
 8004554:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004558:	4299      	cmp	r1, r3
 800455a:	d002      	beq.n	8004562 <__swsetup_r+0x46>
 800455c:	4628      	mov	r0, r5
 800455e:	f000 ff13 	bl	8005388 <_free_r>
 8004562:	2300      	movs	r3, #0
 8004564:	6363      	str	r3, [r4, #52]	@ 0x34
 8004566:	89a3      	ldrh	r3, [r4, #12]
 8004568:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800456c:	81a3      	strh	r3, [r4, #12]
 800456e:	2300      	movs	r3, #0
 8004570:	6063      	str	r3, [r4, #4]
 8004572:	6923      	ldr	r3, [r4, #16]
 8004574:	6023      	str	r3, [r4, #0]
 8004576:	89a3      	ldrh	r3, [r4, #12]
 8004578:	f043 0308 	orr.w	r3, r3, #8
 800457c:	81a3      	strh	r3, [r4, #12]
 800457e:	6923      	ldr	r3, [r4, #16]
 8004580:	b94b      	cbnz	r3, 8004596 <__swsetup_r+0x7a>
 8004582:	89a3      	ldrh	r3, [r4, #12]
 8004584:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8004588:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800458c:	d003      	beq.n	8004596 <__swsetup_r+0x7a>
 800458e:	4621      	mov	r1, r4
 8004590:	4628      	mov	r0, r5
 8004592:	f001 fd84 	bl	800609e <__smakebuf_r>
 8004596:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800459a:	f013 0201 	ands.w	r2, r3, #1
 800459e:	d00a      	beq.n	80045b6 <__swsetup_r+0x9a>
 80045a0:	2200      	movs	r2, #0
 80045a2:	60a2      	str	r2, [r4, #8]
 80045a4:	6962      	ldr	r2, [r4, #20]
 80045a6:	4252      	negs	r2, r2
 80045a8:	61a2      	str	r2, [r4, #24]
 80045aa:	6922      	ldr	r2, [r4, #16]
 80045ac:	b942      	cbnz	r2, 80045c0 <__swsetup_r+0xa4>
 80045ae:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80045b2:	d1c5      	bne.n	8004540 <__swsetup_r+0x24>
 80045b4:	bd38      	pop	{r3, r4, r5, pc}
 80045b6:	0799      	lsls	r1, r3, #30
 80045b8:	bf58      	it	pl
 80045ba:	6962      	ldrpl	r2, [r4, #20]
 80045bc:	60a2      	str	r2, [r4, #8]
 80045be:	e7f4      	b.n	80045aa <__swsetup_r+0x8e>
 80045c0:	2000      	movs	r0, #0
 80045c2:	e7f7      	b.n	80045b4 <__swsetup_r+0x98>
 80045c4:	20000030 	.word	0x20000030

080045c8 <memset>:
 80045c8:	4603      	mov	r3, r0
 80045ca:	4402      	add	r2, r0
 80045cc:	4293      	cmp	r3, r2
 80045ce:	d100      	bne.n	80045d2 <memset+0xa>
 80045d0:	4770      	bx	lr
 80045d2:	f803 1b01 	strb.w	r1, [r3], #1
 80045d6:	e7f9      	b.n	80045cc <memset+0x4>

080045d8 <_localeconv_r>:
 80045d8:	4800      	ldr	r0, [pc, #0]	@ (80045dc <_localeconv_r+0x4>)
 80045da:	4770      	bx	lr
 80045dc:	20000170 	.word	0x20000170

080045e0 <_close_r>:
 80045e0:	b538      	push	{r3, r4, r5, lr}
 80045e2:	2300      	movs	r3, #0
 80045e4:	4d05      	ldr	r5, [pc, #20]	@ (80045fc <_close_r+0x1c>)
 80045e6:	4604      	mov	r4, r0
 80045e8:	4608      	mov	r0, r1
 80045ea:	602b      	str	r3, [r5, #0]
 80045ec:	f7fd fa50 	bl	8001a90 <_close>
 80045f0:	1c43      	adds	r3, r0, #1
 80045f2:	d102      	bne.n	80045fa <_close_r+0x1a>
 80045f4:	682b      	ldr	r3, [r5, #0]
 80045f6:	b103      	cbz	r3, 80045fa <_close_r+0x1a>
 80045f8:	6023      	str	r3, [r4, #0]
 80045fa:	bd38      	pop	{r3, r4, r5, pc}
 80045fc:	200003cc 	.word	0x200003cc

08004600 <_lseek_r>:
 8004600:	b538      	push	{r3, r4, r5, lr}
 8004602:	4604      	mov	r4, r0
 8004604:	4608      	mov	r0, r1
 8004606:	4611      	mov	r1, r2
 8004608:	2200      	movs	r2, #0
 800460a:	4d05      	ldr	r5, [pc, #20]	@ (8004620 <_lseek_r+0x20>)
 800460c:	602a      	str	r2, [r5, #0]
 800460e:	461a      	mov	r2, r3
 8004610:	f7fd fa62 	bl	8001ad8 <_lseek>
 8004614:	1c43      	adds	r3, r0, #1
 8004616:	d102      	bne.n	800461e <_lseek_r+0x1e>
 8004618:	682b      	ldr	r3, [r5, #0]
 800461a:	b103      	cbz	r3, 800461e <_lseek_r+0x1e>
 800461c:	6023      	str	r3, [r4, #0]
 800461e:	bd38      	pop	{r3, r4, r5, pc}
 8004620:	200003cc 	.word	0x200003cc

08004624 <_read_r>:
 8004624:	b538      	push	{r3, r4, r5, lr}
 8004626:	4604      	mov	r4, r0
 8004628:	4608      	mov	r0, r1
 800462a:	4611      	mov	r1, r2
 800462c:	2200      	movs	r2, #0
 800462e:	4d05      	ldr	r5, [pc, #20]	@ (8004644 <_read_r+0x20>)
 8004630:	602a      	str	r2, [r5, #0]
 8004632:	461a      	mov	r2, r3
 8004634:	f7fd fa0f 	bl	8001a56 <_read>
 8004638:	1c43      	adds	r3, r0, #1
 800463a:	d102      	bne.n	8004642 <_read_r+0x1e>
 800463c:	682b      	ldr	r3, [r5, #0]
 800463e:	b103      	cbz	r3, 8004642 <_read_r+0x1e>
 8004640:	6023      	str	r3, [r4, #0]
 8004642:	bd38      	pop	{r3, r4, r5, pc}
 8004644:	200003cc 	.word	0x200003cc

08004648 <_write_r>:
 8004648:	b538      	push	{r3, r4, r5, lr}
 800464a:	4604      	mov	r4, r0
 800464c:	4608      	mov	r0, r1
 800464e:	4611      	mov	r1, r2
 8004650:	2200      	movs	r2, #0
 8004652:	4d05      	ldr	r5, [pc, #20]	@ (8004668 <_write_r+0x20>)
 8004654:	602a      	str	r2, [r5, #0]
 8004656:	461a      	mov	r2, r3
 8004658:	f7fc fd9e 	bl	8001198 <_write>
 800465c:	1c43      	adds	r3, r0, #1
 800465e:	d102      	bne.n	8004666 <_write_r+0x1e>
 8004660:	682b      	ldr	r3, [r5, #0]
 8004662:	b103      	cbz	r3, 8004666 <_write_r+0x1e>
 8004664:	6023      	str	r3, [r4, #0]
 8004666:	bd38      	pop	{r3, r4, r5, pc}
 8004668:	200003cc 	.word	0x200003cc

0800466c <__errno>:
 800466c:	4b01      	ldr	r3, [pc, #4]	@ (8004674 <__errno+0x8>)
 800466e:	6818      	ldr	r0, [r3, #0]
 8004670:	4770      	bx	lr
 8004672:	bf00      	nop
 8004674:	20000030 	.word	0x20000030

08004678 <__libc_init_array>:
 8004678:	b570      	push	{r4, r5, r6, lr}
 800467a:	2600      	movs	r6, #0
 800467c:	4d0c      	ldr	r5, [pc, #48]	@ (80046b0 <__libc_init_array+0x38>)
 800467e:	4c0d      	ldr	r4, [pc, #52]	@ (80046b4 <__libc_init_array+0x3c>)
 8004680:	1b64      	subs	r4, r4, r5
 8004682:	10a4      	asrs	r4, r4, #2
 8004684:	42a6      	cmp	r6, r4
 8004686:	d109      	bne.n	800469c <__libc_init_array+0x24>
 8004688:	f001 fe36 	bl	80062f8 <_init>
 800468c:	2600      	movs	r6, #0
 800468e:	4d0a      	ldr	r5, [pc, #40]	@ (80046b8 <__libc_init_array+0x40>)
 8004690:	4c0a      	ldr	r4, [pc, #40]	@ (80046bc <__libc_init_array+0x44>)
 8004692:	1b64      	subs	r4, r4, r5
 8004694:	10a4      	asrs	r4, r4, #2
 8004696:	42a6      	cmp	r6, r4
 8004698:	d105      	bne.n	80046a6 <__libc_init_array+0x2e>
 800469a:	bd70      	pop	{r4, r5, r6, pc}
 800469c:	f855 3b04 	ldr.w	r3, [r5], #4
 80046a0:	4798      	blx	r3
 80046a2:	3601      	adds	r6, #1
 80046a4:	e7ee      	b.n	8004684 <__libc_init_array+0xc>
 80046a6:	f855 3b04 	ldr.w	r3, [r5], #4
 80046aa:	4798      	blx	r3
 80046ac:	3601      	adds	r6, #1
 80046ae:	e7f2      	b.n	8004696 <__libc_init_array+0x1e>
 80046b0:	08006778 	.word	0x08006778
 80046b4:	08006778 	.word	0x08006778
 80046b8:	08006778 	.word	0x08006778
 80046bc:	0800677c 	.word	0x0800677c

080046c0 <__retarget_lock_init_recursive>:
 80046c0:	4770      	bx	lr

080046c2 <__retarget_lock_acquire_recursive>:
 80046c2:	4770      	bx	lr

080046c4 <__retarget_lock_release_recursive>:
 80046c4:	4770      	bx	lr

080046c6 <memchr>:
 80046c6:	4603      	mov	r3, r0
 80046c8:	b510      	push	{r4, lr}
 80046ca:	b2c9      	uxtb	r1, r1
 80046cc:	4402      	add	r2, r0
 80046ce:	4293      	cmp	r3, r2
 80046d0:	4618      	mov	r0, r3
 80046d2:	d101      	bne.n	80046d8 <memchr+0x12>
 80046d4:	2000      	movs	r0, #0
 80046d6:	e003      	b.n	80046e0 <memchr+0x1a>
 80046d8:	7804      	ldrb	r4, [r0, #0]
 80046da:	3301      	adds	r3, #1
 80046dc:	428c      	cmp	r4, r1
 80046de:	d1f6      	bne.n	80046ce <memchr+0x8>
 80046e0:	bd10      	pop	{r4, pc}

080046e2 <quorem>:
 80046e2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80046e6:	6903      	ldr	r3, [r0, #16]
 80046e8:	690c      	ldr	r4, [r1, #16]
 80046ea:	4607      	mov	r7, r0
 80046ec:	42a3      	cmp	r3, r4
 80046ee:	db7e      	blt.n	80047ee <quorem+0x10c>
 80046f0:	3c01      	subs	r4, #1
 80046f2:	00a3      	lsls	r3, r4, #2
 80046f4:	f100 0514 	add.w	r5, r0, #20
 80046f8:	f101 0814 	add.w	r8, r1, #20
 80046fc:	9300      	str	r3, [sp, #0]
 80046fe:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004702:	9301      	str	r3, [sp, #4]
 8004704:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004708:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800470c:	3301      	adds	r3, #1
 800470e:	429a      	cmp	r2, r3
 8004710:	fbb2 f6f3 	udiv	r6, r2, r3
 8004714:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004718:	d32e      	bcc.n	8004778 <quorem+0x96>
 800471a:	f04f 0a00 	mov.w	sl, #0
 800471e:	46c4      	mov	ip, r8
 8004720:	46ae      	mov	lr, r5
 8004722:	46d3      	mov	fp, sl
 8004724:	f85c 3b04 	ldr.w	r3, [ip], #4
 8004728:	b298      	uxth	r0, r3
 800472a:	fb06 a000 	mla	r0, r6, r0, sl
 800472e:	0c1b      	lsrs	r3, r3, #16
 8004730:	0c02      	lsrs	r2, r0, #16
 8004732:	fb06 2303 	mla	r3, r6, r3, r2
 8004736:	f8de 2000 	ldr.w	r2, [lr]
 800473a:	b280      	uxth	r0, r0
 800473c:	b292      	uxth	r2, r2
 800473e:	1a12      	subs	r2, r2, r0
 8004740:	445a      	add	r2, fp
 8004742:	f8de 0000 	ldr.w	r0, [lr]
 8004746:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800474a:	b29b      	uxth	r3, r3
 800474c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8004750:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8004754:	b292      	uxth	r2, r2
 8004756:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800475a:	45e1      	cmp	r9, ip
 800475c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8004760:	f84e 2b04 	str.w	r2, [lr], #4
 8004764:	d2de      	bcs.n	8004724 <quorem+0x42>
 8004766:	9b00      	ldr	r3, [sp, #0]
 8004768:	58eb      	ldr	r3, [r5, r3]
 800476a:	b92b      	cbnz	r3, 8004778 <quorem+0x96>
 800476c:	9b01      	ldr	r3, [sp, #4]
 800476e:	3b04      	subs	r3, #4
 8004770:	429d      	cmp	r5, r3
 8004772:	461a      	mov	r2, r3
 8004774:	d32f      	bcc.n	80047d6 <quorem+0xf4>
 8004776:	613c      	str	r4, [r7, #16]
 8004778:	4638      	mov	r0, r7
 800477a:	f001 f97b 	bl	8005a74 <__mcmp>
 800477e:	2800      	cmp	r0, #0
 8004780:	db25      	blt.n	80047ce <quorem+0xec>
 8004782:	4629      	mov	r1, r5
 8004784:	2000      	movs	r0, #0
 8004786:	f858 2b04 	ldr.w	r2, [r8], #4
 800478a:	f8d1 c000 	ldr.w	ip, [r1]
 800478e:	fa1f fe82 	uxth.w	lr, r2
 8004792:	fa1f f38c 	uxth.w	r3, ip
 8004796:	eba3 030e 	sub.w	r3, r3, lr
 800479a:	4403      	add	r3, r0
 800479c:	0c12      	lsrs	r2, r2, #16
 800479e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80047a2:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80047a6:	b29b      	uxth	r3, r3
 80047a8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80047ac:	45c1      	cmp	r9, r8
 80047ae:	ea4f 4022 	mov.w	r0, r2, asr #16
 80047b2:	f841 3b04 	str.w	r3, [r1], #4
 80047b6:	d2e6      	bcs.n	8004786 <quorem+0xa4>
 80047b8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80047bc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80047c0:	b922      	cbnz	r2, 80047cc <quorem+0xea>
 80047c2:	3b04      	subs	r3, #4
 80047c4:	429d      	cmp	r5, r3
 80047c6:	461a      	mov	r2, r3
 80047c8:	d30b      	bcc.n	80047e2 <quorem+0x100>
 80047ca:	613c      	str	r4, [r7, #16]
 80047cc:	3601      	adds	r6, #1
 80047ce:	4630      	mov	r0, r6
 80047d0:	b003      	add	sp, #12
 80047d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80047d6:	6812      	ldr	r2, [r2, #0]
 80047d8:	3b04      	subs	r3, #4
 80047da:	2a00      	cmp	r2, #0
 80047dc:	d1cb      	bne.n	8004776 <quorem+0x94>
 80047de:	3c01      	subs	r4, #1
 80047e0:	e7c6      	b.n	8004770 <quorem+0x8e>
 80047e2:	6812      	ldr	r2, [r2, #0]
 80047e4:	3b04      	subs	r3, #4
 80047e6:	2a00      	cmp	r2, #0
 80047e8:	d1ef      	bne.n	80047ca <quorem+0xe8>
 80047ea:	3c01      	subs	r4, #1
 80047ec:	e7ea      	b.n	80047c4 <quorem+0xe2>
 80047ee:	2000      	movs	r0, #0
 80047f0:	e7ee      	b.n	80047d0 <quorem+0xee>
 80047f2:	0000      	movs	r0, r0
 80047f4:	0000      	movs	r0, r0
	...

080047f8 <_dtoa_r>:
 80047f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80047fc:	4614      	mov	r4, r2
 80047fe:	461d      	mov	r5, r3
 8004800:	69c7      	ldr	r7, [r0, #28]
 8004802:	b097      	sub	sp, #92	@ 0x5c
 8004804:	4683      	mov	fp, r0
 8004806:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800480a:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 800480c:	b97f      	cbnz	r7, 800482e <_dtoa_r+0x36>
 800480e:	2010      	movs	r0, #16
 8004810:	f000 fe02 	bl	8005418 <malloc>
 8004814:	4602      	mov	r2, r0
 8004816:	f8cb 001c 	str.w	r0, [fp, #28]
 800481a:	b920      	cbnz	r0, 8004826 <_dtoa_r+0x2e>
 800481c:	21ef      	movs	r1, #239	@ 0xef
 800481e:	4ba8      	ldr	r3, [pc, #672]	@ (8004ac0 <_dtoa_r+0x2c8>)
 8004820:	48a8      	ldr	r0, [pc, #672]	@ (8004ac4 <_dtoa_r+0x2cc>)
 8004822:	f001 fcb9 	bl	8006198 <__assert_func>
 8004826:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800482a:	6007      	str	r7, [r0, #0]
 800482c:	60c7      	str	r7, [r0, #12]
 800482e:	f8db 301c 	ldr.w	r3, [fp, #28]
 8004832:	6819      	ldr	r1, [r3, #0]
 8004834:	b159      	cbz	r1, 800484e <_dtoa_r+0x56>
 8004836:	685a      	ldr	r2, [r3, #4]
 8004838:	2301      	movs	r3, #1
 800483a:	4093      	lsls	r3, r2
 800483c:	604a      	str	r2, [r1, #4]
 800483e:	608b      	str	r3, [r1, #8]
 8004840:	4658      	mov	r0, fp
 8004842:	f000 fedf 	bl	8005604 <_Bfree>
 8004846:	2200      	movs	r2, #0
 8004848:	f8db 301c 	ldr.w	r3, [fp, #28]
 800484c:	601a      	str	r2, [r3, #0]
 800484e:	1e2b      	subs	r3, r5, #0
 8004850:	bfaf      	iteee	ge
 8004852:	2300      	movge	r3, #0
 8004854:	2201      	movlt	r2, #1
 8004856:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800485a:	9303      	strlt	r3, [sp, #12]
 800485c:	bfa8      	it	ge
 800485e:	6033      	strge	r3, [r6, #0]
 8004860:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8004864:	4b98      	ldr	r3, [pc, #608]	@ (8004ac8 <_dtoa_r+0x2d0>)
 8004866:	bfb8      	it	lt
 8004868:	6032      	strlt	r2, [r6, #0]
 800486a:	ea33 0308 	bics.w	r3, r3, r8
 800486e:	d112      	bne.n	8004896 <_dtoa_r+0x9e>
 8004870:	f242 730f 	movw	r3, #9999	@ 0x270f
 8004874:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8004876:	6013      	str	r3, [r2, #0]
 8004878:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800487c:	4323      	orrs	r3, r4
 800487e:	f000 8550 	beq.w	8005322 <_dtoa_r+0xb2a>
 8004882:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8004884:	f8df a244 	ldr.w	sl, [pc, #580]	@ 8004acc <_dtoa_r+0x2d4>
 8004888:	2b00      	cmp	r3, #0
 800488a:	f000 8552 	beq.w	8005332 <_dtoa_r+0xb3a>
 800488e:	f10a 0303 	add.w	r3, sl, #3
 8004892:	f000 bd4c 	b.w	800532e <_dtoa_r+0xb36>
 8004896:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800489a:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800489e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80048a2:	2200      	movs	r2, #0
 80048a4:	2300      	movs	r3, #0
 80048a6:	f7fc f897 	bl	80009d8 <__aeabi_dcmpeq>
 80048aa:	4607      	mov	r7, r0
 80048ac:	b158      	cbz	r0, 80048c6 <_dtoa_r+0xce>
 80048ae:	2301      	movs	r3, #1
 80048b0:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 80048b2:	6013      	str	r3, [r2, #0]
 80048b4:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80048b6:	b113      	cbz	r3, 80048be <_dtoa_r+0xc6>
 80048b8:	4b85      	ldr	r3, [pc, #532]	@ (8004ad0 <_dtoa_r+0x2d8>)
 80048ba:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80048bc:	6013      	str	r3, [r2, #0]
 80048be:	f8df a214 	ldr.w	sl, [pc, #532]	@ 8004ad4 <_dtoa_r+0x2dc>
 80048c2:	f000 bd36 	b.w	8005332 <_dtoa_r+0xb3a>
 80048c6:	ab14      	add	r3, sp, #80	@ 0x50
 80048c8:	9301      	str	r3, [sp, #4]
 80048ca:	ab15      	add	r3, sp, #84	@ 0x54
 80048cc:	9300      	str	r3, [sp, #0]
 80048ce:	4658      	mov	r0, fp
 80048d0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80048d4:	f001 f97e 	bl	8005bd4 <__d2b>
 80048d8:	f3c8 560a 	ubfx	r6, r8, #20, #11
 80048dc:	4681      	mov	r9, r0
 80048de:	2e00      	cmp	r6, #0
 80048e0:	d077      	beq.n	80049d2 <_dtoa_r+0x1da>
 80048e2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80048e6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80048e8:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80048ec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80048f0:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80048f4:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80048f8:	9712      	str	r7, [sp, #72]	@ 0x48
 80048fa:	4619      	mov	r1, r3
 80048fc:	2200      	movs	r2, #0
 80048fe:	4b76      	ldr	r3, [pc, #472]	@ (8004ad8 <_dtoa_r+0x2e0>)
 8004900:	f7fb fc4a 	bl	8000198 <__aeabi_dsub>
 8004904:	a368      	add	r3, pc, #416	@ (adr r3, 8004aa8 <_dtoa_r+0x2b0>)
 8004906:	e9d3 2300 	ldrd	r2, r3, [r3]
 800490a:	f7fb fdfd 	bl	8000508 <__aeabi_dmul>
 800490e:	a368      	add	r3, pc, #416	@ (adr r3, 8004ab0 <_dtoa_r+0x2b8>)
 8004910:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004914:	f7fb fc42 	bl	800019c <__adddf3>
 8004918:	4604      	mov	r4, r0
 800491a:	4630      	mov	r0, r6
 800491c:	460d      	mov	r5, r1
 800491e:	f7fb fd89 	bl	8000434 <__aeabi_i2d>
 8004922:	a365      	add	r3, pc, #404	@ (adr r3, 8004ab8 <_dtoa_r+0x2c0>)
 8004924:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004928:	f7fb fdee 	bl	8000508 <__aeabi_dmul>
 800492c:	4602      	mov	r2, r0
 800492e:	460b      	mov	r3, r1
 8004930:	4620      	mov	r0, r4
 8004932:	4629      	mov	r1, r5
 8004934:	f7fb fc32 	bl	800019c <__adddf3>
 8004938:	4604      	mov	r4, r0
 800493a:	460d      	mov	r5, r1
 800493c:	f7fc f894 	bl	8000a68 <__aeabi_d2iz>
 8004940:	2200      	movs	r2, #0
 8004942:	4607      	mov	r7, r0
 8004944:	2300      	movs	r3, #0
 8004946:	4620      	mov	r0, r4
 8004948:	4629      	mov	r1, r5
 800494a:	f7fc f84f 	bl	80009ec <__aeabi_dcmplt>
 800494e:	b140      	cbz	r0, 8004962 <_dtoa_r+0x16a>
 8004950:	4638      	mov	r0, r7
 8004952:	f7fb fd6f 	bl	8000434 <__aeabi_i2d>
 8004956:	4622      	mov	r2, r4
 8004958:	462b      	mov	r3, r5
 800495a:	f7fc f83d 	bl	80009d8 <__aeabi_dcmpeq>
 800495e:	b900      	cbnz	r0, 8004962 <_dtoa_r+0x16a>
 8004960:	3f01      	subs	r7, #1
 8004962:	2f16      	cmp	r7, #22
 8004964:	d853      	bhi.n	8004a0e <_dtoa_r+0x216>
 8004966:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800496a:	4b5c      	ldr	r3, [pc, #368]	@ (8004adc <_dtoa_r+0x2e4>)
 800496c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8004970:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004974:	f7fc f83a 	bl	80009ec <__aeabi_dcmplt>
 8004978:	2800      	cmp	r0, #0
 800497a:	d04a      	beq.n	8004a12 <_dtoa_r+0x21a>
 800497c:	2300      	movs	r3, #0
 800497e:	3f01      	subs	r7, #1
 8004980:	930f      	str	r3, [sp, #60]	@ 0x3c
 8004982:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8004984:	1b9b      	subs	r3, r3, r6
 8004986:	1e5a      	subs	r2, r3, #1
 8004988:	bf46      	itte	mi
 800498a:	f1c3 0801 	rsbmi	r8, r3, #1
 800498e:	2300      	movmi	r3, #0
 8004990:	f04f 0800 	movpl.w	r8, #0
 8004994:	9209      	str	r2, [sp, #36]	@ 0x24
 8004996:	bf48      	it	mi
 8004998:	9309      	strmi	r3, [sp, #36]	@ 0x24
 800499a:	2f00      	cmp	r7, #0
 800499c:	db3b      	blt.n	8004a16 <_dtoa_r+0x21e>
 800499e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80049a0:	970e      	str	r7, [sp, #56]	@ 0x38
 80049a2:	443b      	add	r3, r7
 80049a4:	9309      	str	r3, [sp, #36]	@ 0x24
 80049a6:	2300      	movs	r3, #0
 80049a8:	930a      	str	r3, [sp, #40]	@ 0x28
 80049aa:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80049ac:	2b09      	cmp	r3, #9
 80049ae:	d866      	bhi.n	8004a7e <_dtoa_r+0x286>
 80049b0:	2b05      	cmp	r3, #5
 80049b2:	bfc4      	itt	gt
 80049b4:	3b04      	subgt	r3, #4
 80049b6:	9320      	strgt	r3, [sp, #128]	@ 0x80
 80049b8:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80049ba:	bfc8      	it	gt
 80049bc:	2400      	movgt	r4, #0
 80049be:	f1a3 0302 	sub.w	r3, r3, #2
 80049c2:	bfd8      	it	le
 80049c4:	2401      	movle	r4, #1
 80049c6:	2b03      	cmp	r3, #3
 80049c8:	d864      	bhi.n	8004a94 <_dtoa_r+0x29c>
 80049ca:	e8df f003 	tbb	[pc, r3]
 80049ce:	382b      	.short	0x382b
 80049d0:	5636      	.short	0x5636
 80049d2:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80049d6:	441e      	add	r6, r3
 80049d8:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80049dc:	2b20      	cmp	r3, #32
 80049de:	bfc1      	itttt	gt
 80049e0:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80049e4:	fa08 f803 	lslgt.w	r8, r8, r3
 80049e8:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80049ec:	fa24 f303 	lsrgt.w	r3, r4, r3
 80049f0:	bfd6      	itet	le
 80049f2:	f1c3 0320 	rsble	r3, r3, #32
 80049f6:	ea48 0003 	orrgt.w	r0, r8, r3
 80049fa:	fa04 f003 	lslle.w	r0, r4, r3
 80049fe:	f7fb fd09 	bl	8000414 <__aeabi_ui2d>
 8004a02:	2201      	movs	r2, #1
 8004a04:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8004a08:	3e01      	subs	r6, #1
 8004a0a:	9212      	str	r2, [sp, #72]	@ 0x48
 8004a0c:	e775      	b.n	80048fa <_dtoa_r+0x102>
 8004a0e:	2301      	movs	r3, #1
 8004a10:	e7b6      	b.n	8004980 <_dtoa_r+0x188>
 8004a12:	900f      	str	r0, [sp, #60]	@ 0x3c
 8004a14:	e7b5      	b.n	8004982 <_dtoa_r+0x18a>
 8004a16:	427b      	negs	r3, r7
 8004a18:	930a      	str	r3, [sp, #40]	@ 0x28
 8004a1a:	2300      	movs	r3, #0
 8004a1c:	eba8 0807 	sub.w	r8, r8, r7
 8004a20:	930e      	str	r3, [sp, #56]	@ 0x38
 8004a22:	e7c2      	b.n	80049aa <_dtoa_r+0x1b2>
 8004a24:	2300      	movs	r3, #0
 8004a26:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004a28:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	dc35      	bgt.n	8004a9a <_dtoa_r+0x2a2>
 8004a2e:	2301      	movs	r3, #1
 8004a30:	461a      	mov	r2, r3
 8004a32:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8004a36:	9221      	str	r2, [sp, #132]	@ 0x84
 8004a38:	e00b      	b.n	8004a52 <_dtoa_r+0x25a>
 8004a3a:	2301      	movs	r3, #1
 8004a3c:	e7f3      	b.n	8004a26 <_dtoa_r+0x22e>
 8004a3e:	2300      	movs	r3, #0
 8004a40:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004a42:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004a44:	18fb      	adds	r3, r7, r3
 8004a46:	9308      	str	r3, [sp, #32]
 8004a48:	3301      	adds	r3, #1
 8004a4a:	2b01      	cmp	r3, #1
 8004a4c:	9307      	str	r3, [sp, #28]
 8004a4e:	bfb8      	it	lt
 8004a50:	2301      	movlt	r3, #1
 8004a52:	2100      	movs	r1, #0
 8004a54:	2204      	movs	r2, #4
 8004a56:	f8db 001c 	ldr.w	r0, [fp, #28]
 8004a5a:	f102 0514 	add.w	r5, r2, #20
 8004a5e:	429d      	cmp	r5, r3
 8004a60:	d91f      	bls.n	8004aa2 <_dtoa_r+0x2aa>
 8004a62:	6041      	str	r1, [r0, #4]
 8004a64:	4658      	mov	r0, fp
 8004a66:	f000 fd8d 	bl	8005584 <_Balloc>
 8004a6a:	4682      	mov	sl, r0
 8004a6c:	2800      	cmp	r0, #0
 8004a6e:	d139      	bne.n	8004ae4 <_dtoa_r+0x2ec>
 8004a70:	4602      	mov	r2, r0
 8004a72:	f240 11af 	movw	r1, #431	@ 0x1af
 8004a76:	4b1a      	ldr	r3, [pc, #104]	@ (8004ae0 <_dtoa_r+0x2e8>)
 8004a78:	e6d2      	b.n	8004820 <_dtoa_r+0x28>
 8004a7a:	2301      	movs	r3, #1
 8004a7c:	e7e0      	b.n	8004a40 <_dtoa_r+0x248>
 8004a7e:	2401      	movs	r4, #1
 8004a80:	2300      	movs	r3, #0
 8004a82:	940b      	str	r4, [sp, #44]	@ 0x2c
 8004a84:	9320      	str	r3, [sp, #128]	@ 0x80
 8004a86:	f04f 33ff 	mov.w	r3, #4294967295
 8004a8a:	2200      	movs	r2, #0
 8004a8c:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8004a90:	2312      	movs	r3, #18
 8004a92:	e7d0      	b.n	8004a36 <_dtoa_r+0x23e>
 8004a94:	2301      	movs	r3, #1
 8004a96:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004a98:	e7f5      	b.n	8004a86 <_dtoa_r+0x28e>
 8004a9a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004a9c:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8004aa0:	e7d7      	b.n	8004a52 <_dtoa_r+0x25a>
 8004aa2:	3101      	adds	r1, #1
 8004aa4:	0052      	lsls	r2, r2, #1
 8004aa6:	e7d8      	b.n	8004a5a <_dtoa_r+0x262>
 8004aa8:	636f4361 	.word	0x636f4361
 8004aac:	3fd287a7 	.word	0x3fd287a7
 8004ab0:	8b60c8b3 	.word	0x8b60c8b3
 8004ab4:	3fc68a28 	.word	0x3fc68a28
 8004ab8:	509f79fb 	.word	0x509f79fb
 8004abc:	3fd34413 	.word	0x3fd34413
 8004ac0:	08006441 	.word	0x08006441
 8004ac4:	08006458 	.word	0x08006458
 8004ac8:	7ff00000 	.word	0x7ff00000
 8004acc:	0800643d 	.word	0x0800643d
 8004ad0:	08006411 	.word	0x08006411
 8004ad4:	08006410 	.word	0x08006410
 8004ad8:	3ff80000 	.word	0x3ff80000
 8004adc:	08006550 	.word	0x08006550
 8004ae0:	080064b0 	.word	0x080064b0
 8004ae4:	f8db 301c 	ldr.w	r3, [fp, #28]
 8004ae8:	6018      	str	r0, [r3, #0]
 8004aea:	9b07      	ldr	r3, [sp, #28]
 8004aec:	2b0e      	cmp	r3, #14
 8004aee:	f200 80a4 	bhi.w	8004c3a <_dtoa_r+0x442>
 8004af2:	2c00      	cmp	r4, #0
 8004af4:	f000 80a1 	beq.w	8004c3a <_dtoa_r+0x442>
 8004af8:	2f00      	cmp	r7, #0
 8004afa:	dd33      	ble.n	8004b64 <_dtoa_r+0x36c>
 8004afc:	4b86      	ldr	r3, [pc, #536]	@ (8004d18 <_dtoa_r+0x520>)
 8004afe:	f007 020f 	and.w	r2, r7, #15
 8004b02:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004b06:	05f8      	lsls	r0, r7, #23
 8004b08:	e9d3 3400 	ldrd	r3, r4, [r3]
 8004b0c:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8004b10:	ea4f 1427 	mov.w	r4, r7, asr #4
 8004b14:	d516      	bpl.n	8004b44 <_dtoa_r+0x34c>
 8004b16:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004b1a:	4b80      	ldr	r3, [pc, #512]	@ (8004d1c <_dtoa_r+0x524>)
 8004b1c:	2603      	movs	r6, #3
 8004b1e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004b22:	f7fb fe1b 	bl	800075c <__aeabi_ddiv>
 8004b26:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004b2a:	f004 040f 	and.w	r4, r4, #15
 8004b2e:	4d7b      	ldr	r5, [pc, #492]	@ (8004d1c <_dtoa_r+0x524>)
 8004b30:	b954      	cbnz	r4, 8004b48 <_dtoa_r+0x350>
 8004b32:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004b36:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004b3a:	f7fb fe0f 	bl	800075c <__aeabi_ddiv>
 8004b3e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004b42:	e028      	b.n	8004b96 <_dtoa_r+0x39e>
 8004b44:	2602      	movs	r6, #2
 8004b46:	e7f2      	b.n	8004b2e <_dtoa_r+0x336>
 8004b48:	07e1      	lsls	r1, r4, #31
 8004b4a:	d508      	bpl.n	8004b5e <_dtoa_r+0x366>
 8004b4c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004b50:	e9d5 2300 	ldrd	r2, r3, [r5]
 8004b54:	f7fb fcd8 	bl	8000508 <__aeabi_dmul>
 8004b58:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004b5c:	3601      	adds	r6, #1
 8004b5e:	1064      	asrs	r4, r4, #1
 8004b60:	3508      	adds	r5, #8
 8004b62:	e7e5      	b.n	8004b30 <_dtoa_r+0x338>
 8004b64:	f000 80d2 	beq.w	8004d0c <_dtoa_r+0x514>
 8004b68:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004b6c:	427c      	negs	r4, r7
 8004b6e:	4b6a      	ldr	r3, [pc, #424]	@ (8004d18 <_dtoa_r+0x520>)
 8004b70:	f004 020f 	and.w	r2, r4, #15
 8004b74:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004b78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b7c:	f7fb fcc4 	bl	8000508 <__aeabi_dmul>
 8004b80:	2602      	movs	r6, #2
 8004b82:	2300      	movs	r3, #0
 8004b84:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004b88:	4d64      	ldr	r5, [pc, #400]	@ (8004d1c <_dtoa_r+0x524>)
 8004b8a:	1124      	asrs	r4, r4, #4
 8004b8c:	2c00      	cmp	r4, #0
 8004b8e:	f040 80b2 	bne.w	8004cf6 <_dtoa_r+0x4fe>
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d1d3      	bne.n	8004b3e <_dtoa_r+0x346>
 8004b96:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8004b9a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	f000 80b7 	beq.w	8004d10 <_dtoa_r+0x518>
 8004ba2:	2200      	movs	r2, #0
 8004ba4:	4620      	mov	r0, r4
 8004ba6:	4629      	mov	r1, r5
 8004ba8:	4b5d      	ldr	r3, [pc, #372]	@ (8004d20 <_dtoa_r+0x528>)
 8004baa:	f7fb ff1f 	bl	80009ec <__aeabi_dcmplt>
 8004bae:	2800      	cmp	r0, #0
 8004bb0:	f000 80ae 	beq.w	8004d10 <_dtoa_r+0x518>
 8004bb4:	9b07      	ldr	r3, [sp, #28]
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	f000 80aa 	beq.w	8004d10 <_dtoa_r+0x518>
 8004bbc:	9b08      	ldr	r3, [sp, #32]
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	dd37      	ble.n	8004c32 <_dtoa_r+0x43a>
 8004bc2:	1e7b      	subs	r3, r7, #1
 8004bc4:	4620      	mov	r0, r4
 8004bc6:	9304      	str	r3, [sp, #16]
 8004bc8:	2200      	movs	r2, #0
 8004bca:	4629      	mov	r1, r5
 8004bcc:	4b55      	ldr	r3, [pc, #340]	@ (8004d24 <_dtoa_r+0x52c>)
 8004bce:	f7fb fc9b 	bl	8000508 <__aeabi_dmul>
 8004bd2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004bd6:	9c08      	ldr	r4, [sp, #32]
 8004bd8:	3601      	adds	r6, #1
 8004bda:	4630      	mov	r0, r6
 8004bdc:	f7fb fc2a 	bl	8000434 <__aeabi_i2d>
 8004be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004be4:	f7fb fc90 	bl	8000508 <__aeabi_dmul>
 8004be8:	2200      	movs	r2, #0
 8004bea:	4b4f      	ldr	r3, [pc, #316]	@ (8004d28 <_dtoa_r+0x530>)
 8004bec:	f7fb fad6 	bl	800019c <__adddf3>
 8004bf0:	4605      	mov	r5, r0
 8004bf2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8004bf6:	2c00      	cmp	r4, #0
 8004bf8:	f040 809a 	bne.w	8004d30 <_dtoa_r+0x538>
 8004bfc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004c00:	2200      	movs	r2, #0
 8004c02:	4b4a      	ldr	r3, [pc, #296]	@ (8004d2c <_dtoa_r+0x534>)
 8004c04:	f7fb fac8 	bl	8000198 <__aeabi_dsub>
 8004c08:	4602      	mov	r2, r0
 8004c0a:	460b      	mov	r3, r1
 8004c0c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004c10:	462a      	mov	r2, r5
 8004c12:	4633      	mov	r3, r6
 8004c14:	f7fb ff08 	bl	8000a28 <__aeabi_dcmpgt>
 8004c18:	2800      	cmp	r0, #0
 8004c1a:	f040 828e 	bne.w	800513a <_dtoa_r+0x942>
 8004c1e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004c22:	462a      	mov	r2, r5
 8004c24:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8004c28:	f7fb fee0 	bl	80009ec <__aeabi_dcmplt>
 8004c2c:	2800      	cmp	r0, #0
 8004c2e:	f040 8127 	bne.w	8004e80 <_dtoa_r+0x688>
 8004c32:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8004c36:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8004c3a:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	f2c0 8163 	blt.w	8004f08 <_dtoa_r+0x710>
 8004c42:	2f0e      	cmp	r7, #14
 8004c44:	f300 8160 	bgt.w	8004f08 <_dtoa_r+0x710>
 8004c48:	4b33      	ldr	r3, [pc, #204]	@ (8004d18 <_dtoa_r+0x520>)
 8004c4a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8004c4e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8004c52:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8004c56:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	da03      	bge.n	8004c64 <_dtoa_r+0x46c>
 8004c5c:	9b07      	ldr	r3, [sp, #28]
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	f340 8100 	ble.w	8004e64 <_dtoa_r+0x66c>
 8004c64:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8004c68:	4656      	mov	r6, sl
 8004c6a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004c6e:	4620      	mov	r0, r4
 8004c70:	4629      	mov	r1, r5
 8004c72:	f7fb fd73 	bl	800075c <__aeabi_ddiv>
 8004c76:	f7fb fef7 	bl	8000a68 <__aeabi_d2iz>
 8004c7a:	4680      	mov	r8, r0
 8004c7c:	f7fb fbda 	bl	8000434 <__aeabi_i2d>
 8004c80:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004c84:	f7fb fc40 	bl	8000508 <__aeabi_dmul>
 8004c88:	4602      	mov	r2, r0
 8004c8a:	460b      	mov	r3, r1
 8004c8c:	4620      	mov	r0, r4
 8004c8e:	4629      	mov	r1, r5
 8004c90:	f7fb fa82 	bl	8000198 <__aeabi_dsub>
 8004c94:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8004c98:	9d07      	ldr	r5, [sp, #28]
 8004c9a:	f806 4b01 	strb.w	r4, [r6], #1
 8004c9e:	eba6 040a 	sub.w	r4, r6, sl
 8004ca2:	42a5      	cmp	r5, r4
 8004ca4:	4602      	mov	r2, r0
 8004ca6:	460b      	mov	r3, r1
 8004ca8:	f040 8116 	bne.w	8004ed8 <_dtoa_r+0x6e0>
 8004cac:	f7fb fa76 	bl	800019c <__adddf3>
 8004cb0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004cb4:	4604      	mov	r4, r0
 8004cb6:	460d      	mov	r5, r1
 8004cb8:	f7fb feb6 	bl	8000a28 <__aeabi_dcmpgt>
 8004cbc:	2800      	cmp	r0, #0
 8004cbe:	f040 80f8 	bne.w	8004eb2 <_dtoa_r+0x6ba>
 8004cc2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004cc6:	4620      	mov	r0, r4
 8004cc8:	4629      	mov	r1, r5
 8004cca:	f7fb fe85 	bl	80009d8 <__aeabi_dcmpeq>
 8004cce:	b118      	cbz	r0, 8004cd8 <_dtoa_r+0x4e0>
 8004cd0:	f018 0f01 	tst.w	r8, #1
 8004cd4:	f040 80ed 	bne.w	8004eb2 <_dtoa_r+0x6ba>
 8004cd8:	4649      	mov	r1, r9
 8004cda:	4658      	mov	r0, fp
 8004cdc:	f000 fc92 	bl	8005604 <_Bfree>
 8004ce0:	2300      	movs	r3, #0
 8004ce2:	7033      	strb	r3, [r6, #0]
 8004ce4:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8004ce6:	3701      	adds	r7, #1
 8004ce8:	601f      	str	r7, [r3, #0]
 8004cea:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	f000 8320 	beq.w	8005332 <_dtoa_r+0xb3a>
 8004cf2:	601e      	str	r6, [r3, #0]
 8004cf4:	e31d      	b.n	8005332 <_dtoa_r+0xb3a>
 8004cf6:	07e2      	lsls	r2, r4, #31
 8004cf8:	d505      	bpl.n	8004d06 <_dtoa_r+0x50e>
 8004cfa:	e9d5 2300 	ldrd	r2, r3, [r5]
 8004cfe:	f7fb fc03 	bl	8000508 <__aeabi_dmul>
 8004d02:	2301      	movs	r3, #1
 8004d04:	3601      	adds	r6, #1
 8004d06:	1064      	asrs	r4, r4, #1
 8004d08:	3508      	adds	r5, #8
 8004d0a:	e73f      	b.n	8004b8c <_dtoa_r+0x394>
 8004d0c:	2602      	movs	r6, #2
 8004d0e:	e742      	b.n	8004b96 <_dtoa_r+0x39e>
 8004d10:	9c07      	ldr	r4, [sp, #28]
 8004d12:	9704      	str	r7, [sp, #16]
 8004d14:	e761      	b.n	8004bda <_dtoa_r+0x3e2>
 8004d16:	bf00      	nop
 8004d18:	08006550 	.word	0x08006550
 8004d1c:	08006528 	.word	0x08006528
 8004d20:	3ff00000 	.word	0x3ff00000
 8004d24:	40240000 	.word	0x40240000
 8004d28:	401c0000 	.word	0x401c0000
 8004d2c:	40140000 	.word	0x40140000
 8004d30:	4b70      	ldr	r3, [pc, #448]	@ (8004ef4 <_dtoa_r+0x6fc>)
 8004d32:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8004d34:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8004d38:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8004d3c:	4454      	add	r4, sl
 8004d3e:	2900      	cmp	r1, #0
 8004d40:	d045      	beq.n	8004dce <_dtoa_r+0x5d6>
 8004d42:	2000      	movs	r0, #0
 8004d44:	496c      	ldr	r1, [pc, #432]	@ (8004ef8 <_dtoa_r+0x700>)
 8004d46:	f7fb fd09 	bl	800075c <__aeabi_ddiv>
 8004d4a:	4633      	mov	r3, r6
 8004d4c:	462a      	mov	r2, r5
 8004d4e:	f7fb fa23 	bl	8000198 <__aeabi_dsub>
 8004d52:	4656      	mov	r6, sl
 8004d54:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8004d58:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004d5c:	f7fb fe84 	bl	8000a68 <__aeabi_d2iz>
 8004d60:	4605      	mov	r5, r0
 8004d62:	f7fb fb67 	bl	8000434 <__aeabi_i2d>
 8004d66:	4602      	mov	r2, r0
 8004d68:	460b      	mov	r3, r1
 8004d6a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004d6e:	f7fb fa13 	bl	8000198 <__aeabi_dsub>
 8004d72:	4602      	mov	r2, r0
 8004d74:	460b      	mov	r3, r1
 8004d76:	3530      	adds	r5, #48	@ 0x30
 8004d78:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004d7c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8004d80:	f806 5b01 	strb.w	r5, [r6], #1
 8004d84:	f7fb fe32 	bl	80009ec <__aeabi_dcmplt>
 8004d88:	2800      	cmp	r0, #0
 8004d8a:	d163      	bne.n	8004e54 <_dtoa_r+0x65c>
 8004d8c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004d90:	2000      	movs	r0, #0
 8004d92:	495a      	ldr	r1, [pc, #360]	@ (8004efc <_dtoa_r+0x704>)
 8004d94:	f7fb fa00 	bl	8000198 <__aeabi_dsub>
 8004d98:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8004d9c:	f7fb fe26 	bl	80009ec <__aeabi_dcmplt>
 8004da0:	2800      	cmp	r0, #0
 8004da2:	f040 8087 	bne.w	8004eb4 <_dtoa_r+0x6bc>
 8004da6:	42a6      	cmp	r6, r4
 8004da8:	f43f af43 	beq.w	8004c32 <_dtoa_r+0x43a>
 8004dac:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8004db0:	2200      	movs	r2, #0
 8004db2:	4b53      	ldr	r3, [pc, #332]	@ (8004f00 <_dtoa_r+0x708>)
 8004db4:	f7fb fba8 	bl	8000508 <__aeabi_dmul>
 8004db8:	2200      	movs	r2, #0
 8004dba:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8004dbe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004dc2:	4b4f      	ldr	r3, [pc, #316]	@ (8004f00 <_dtoa_r+0x708>)
 8004dc4:	f7fb fba0 	bl	8000508 <__aeabi_dmul>
 8004dc8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004dcc:	e7c4      	b.n	8004d58 <_dtoa_r+0x560>
 8004dce:	4631      	mov	r1, r6
 8004dd0:	4628      	mov	r0, r5
 8004dd2:	f7fb fb99 	bl	8000508 <__aeabi_dmul>
 8004dd6:	4656      	mov	r6, sl
 8004dd8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8004ddc:	9413      	str	r4, [sp, #76]	@ 0x4c
 8004dde:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004de2:	f7fb fe41 	bl	8000a68 <__aeabi_d2iz>
 8004de6:	4605      	mov	r5, r0
 8004de8:	f7fb fb24 	bl	8000434 <__aeabi_i2d>
 8004dec:	4602      	mov	r2, r0
 8004dee:	460b      	mov	r3, r1
 8004df0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004df4:	f7fb f9d0 	bl	8000198 <__aeabi_dsub>
 8004df8:	4602      	mov	r2, r0
 8004dfa:	460b      	mov	r3, r1
 8004dfc:	3530      	adds	r5, #48	@ 0x30
 8004dfe:	f806 5b01 	strb.w	r5, [r6], #1
 8004e02:	42a6      	cmp	r6, r4
 8004e04:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004e08:	f04f 0200 	mov.w	r2, #0
 8004e0c:	d124      	bne.n	8004e58 <_dtoa_r+0x660>
 8004e0e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8004e12:	4b39      	ldr	r3, [pc, #228]	@ (8004ef8 <_dtoa_r+0x700>)
 8004e14:	f7fb f9c2 	bl	800019c <__adddf3>
 8004e18:	4602      	mov	r2, r0
 8004e1a:	460b      	mov	r3, r1
 8004e1c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004e20:	f7fb fe02 	bl	8000a28 <__aeabi_dcmpgt>
 8004e24:	2800      	cmp	r0, #0
 8004e26:	d145      	bne.n	8004eb4 <_dtoa_r+0x6bc>
 8004e28:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8004e2c:	2000      	movs	r0, #0
 8004e2e:	4932      	ldr	r1, [pc, #200]	@ (8004ef8 <_dtoa_r+0x700>)
 8004e30:	f7fb f9b2 	bl	8000198 <__aeabi_dsub>
 8004e34:	4602      	mov	r2, r0
 8004e36:	460b      	mov	r3, r1
 8004e38:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004e3c:	f7fb fdd6 	bl	80009ec <__aeabi_dcmplt>
 8004e40:	2800      	cmp	r0, #0
 8004e42:	f43f aef6 	beq.w	8004c32 <_dtoa_r+0x43a>
 8004e46:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8004e48:	1e73      	subs	r3, r6, #1
 8004e4a:	9313      	str	r3, [sp, #76]	@ 0x4c
 8004e4c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8004e50:	2b30      	cmp	r3, #48	@ 0x30
 8004e52:	d0f8      	beq.n	8004e46 <_dtoa_r+0x64e>
 8004e54:	9f04      	ldr	r7, [sp, #16]
 8004e56:	e73f      	b.n	8004cd8 <_dtoa_r+0x4e0>
 8004e58:	4b29      	ldr	r3, [pc, #164]	@ (8004f00 <_dtoa_r+0x708>)
 8004e5a:	f7fb fb55 	bl	8000508 <__aeabi_dmul>
 8004e5e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004e62:	e7bc      	b.n	8004dde <_dtoa_r+0x5e6>
 8004e64:	d10c      	bne.n	8004e80 <_dtoa_r+0x688>
 8004e66:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004e6a:	2200      	movs	r2, #0
 8004e6c:	4b25      	ldr	r3, [pc, #148]	@ (8004f04 <_dtoa_r+0x70c>)
 8004e6e:	f7fb fb4b 	bl	8000508 <__aeabi_dmul>
 8004e72:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004e76:	f7fb fdcd 	bl	8000a14 <__aeabi_dcmpge>
 8004e7a:	2800      	cmp	r0, #0
 8004e7c:	f000 815b 	beq.w	8005136 <_dtoa_r+0x93e>
 8004e80:	2400      	movs	r4, #0
 8004e82:	4625      	mov	r5, r4
 8004e84:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004e86:	4656      	mov	r6, sl
 8004e88:	43db      	mvns	r3, r3
 8004e8a:	9304      	str	r3, [sp, #16]
 8004e8c:	2700      	movs	r7, #0
 8004e8e:	4621      	mov	r1, r4
 8004e90:	4658      	mov	r0, fp
 8004e92:	f000 fbb7 	bl	8005604 <_Bfree>
 8004e96:	2d00      	cmp	r5, #0
 8004e98:	d0dc      	beq.n	8004e54 <_dtoa_r+0x65c>
 8004e9a:	b12f      	cbz	r7, 8004ea8 <_dtoa_r+0x6b0>
 8004e9c:	42af      	cmp	r7, r5
 8004e9e:	d003      	beq.n	8004ea8 <_dtoa_r+0x6b0>
 8004ea0:	4639      	mov	r1, r7
 8004ea2:	4658      	mov	r0, fp
 8004ea4:	f000 fbae 	bl	8005604 <_Bfree>
 8004ea8:	4629      	mov	r1, r5
 8004eaa:	4658      	mov	r0, fp
 8004eac:	f000 fbaa 	bl	8005604 <_Bfree>
 8004eb0:	e7d0      	b.n	8004e54 <_dtoa_r+0x65c>
 8004eb2:	9704      	str	r7, [sp, #16]
 8004eb4:	4633      	mov	r3, r6
 8004eb6:	461e      	mov	r6, r3
 8004eb8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004ebc:	2a39      	cmp	r2, #57	@ 0x39
 8004ebe:	d107      	bne.n	8004ed0 <_dtoa_r+0x6d8>
 8004ec0:	459a      	cmp	sl, r3
 8004ec2:	d1f8      	bne.n	8004eb6 <_dtoa_r+0x6be>
 8004ec4:	9a04      	ldr	r2, [sp, #16]
 8004ec6:	3201      	adds	r2, #1
 8004ec8:	9204      	str	r2, [sp, #16]
 8004eca:	2230      	movs	r2, #48	@ 0x30
 8004ecc:	f88a 2000 	strb.w	r2, [sl]
 8004ed0:	781a      	ldrb	r2, [r3, #0]
 8004ed2:	3201      	adds	r2, #1
 8004ed4:	701a      	strb	r2, [r3, #0]
 8004ed6:	e7bd      	b.n	8004e54 <_dtoa_r+0x65c>
 8004ed8:	2200      	movs	r2, #0
 8004eda:	4b09      	ldr	r3, [pc, #36]	@ (8004f00 <_dtoa_r+0x708>)
 8004edc:	f7fb fb14 	bl	8000508 <__aeabi_dmul>
 8004ee0:	2200      	movs	r2, #0
 8004ee2:	2300      	movs	r3, #0
 8004ee4:	4604      	mov	r4, r0
 8004ee6:	460d      	mov	r5, r1
 8004ee8:	f7fb fd76 	bl	80009d8 <__aeabi_dcmpeq>
 8004eec:	2800      	cmp	r0, #0
 8004eee:	f43f aebc 	beq.w	8004c6a <_dtoa_r+0x472>
 8004ef2:	e6f1      	b.n	8004cd8 <_dtoa_r+0x4e0>
 8004ef4:	08006550 	.word	0x08006550
 8004ef8:	3fe00000 	.word	0x3fe00000
 8004efc:	3ff00000 	.word	0x3ff00000
 8004f00:	40240000 	.word	0x40240000
 8004f04:	40140000 	.word	0x40140000
 8004f08:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8004f0a:	2a00      	cmp	r2, #0
 8004f0c:	f000 80db 	beq.w	80050c6 <_dtoa_r+0x8ce>
 8004f10:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8004f12:	2a01      	cmp	r2, #1
 8004f14:	f300 80bf 	bgt.w	8005096 <_dtoa_r+0x89e>
 8004f18:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8004f1a:	2a00      	cmp	r2, #0
 8004f1c:	f000 80b7 	beq.w	800508e <_dtoa_r+0x896>
 8004f20:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8004f24:	4646      	mov	r6, r8
 8004f26:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8004f28:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004f2a:	2101      	movs	r1, #1
 8004f2c:	441a      	add	r2, r3
 8004f2e:	4658      	mov	r0, fp
 8004f30:	4498      	add	r8, r3
 8004f32:	9209      	str	r2, [sp, #36]	@ 0x24
 8004f34:	f000 fc1a 	bl	800576c <__i2b>
 8004f38:	4605      	mov	r5, r0
 8004f3a:	b15e      	cbz	r6, 8004f54 <_dtoa_r+0x75c>
 8004f3c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	dd08      	ble.n	8004f54 <_dtoa_r+0x75c>
 8004f42:	42b3      	cmp	r3, r6
 8004f44:	bfa8      	it	ge
 8004f46:	4633      	movge	r3, r6
 8004f48:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004f4a:	eba8 0803 	sub.w	r8, r8, r3
 8004f4e:	1af6      	subs	r6, r6, r3
 8004f50:	1ad3      	subs	r3, r2, r3
 8004f52:	9309      	str	r3, [sp, #36]	@ 0x24
 8004f54:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004f56:	b1f3      	cbz	r3, 8004f96 <_dtoa_r+0x79e>
 8004f58:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	f000 80b7 	beq.w	80050ce <_dtoa_r+0x8d6>
 8004f60:	b18c      	cbz	r4, 8004f86 <_dtoa_r+0x78e>
 8004f62:	4629      	mov	r1, r5
 8004f64:	4622      	mov	r2, r4
 8004f66:	4658      	mov	r0, fp
 8004f68:	f000 fcbe 	bl	80058e8 <__pow5mult>
 8004f6c:	464a      	mov	r2, r9
 8004f6e:	4601      	mov	r1, r0
 8004f70:	4605      	mov	r5, r0
 8004f72:	4658      	mov	r0, fp
 8004f74:	f000 fc10 	bl	8005798 <__multiply>
 8004f78:	4649      	mov	r1, r9
 8004f7a:	9004      	str	r0, [sp, #16]
 8004f7c:	4658      	mov	r0, fp
 8004f7e:	f000 fb41 	bl	8005604 <_Bfree>
 8004f82:	9b04      	ldr	r3, [sp, #16]
 8004f84:	4699      	mov	r9, r3
 8004f86:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004f88:	1b1a      	subs	r2, r3, r4
 8004f8a:	d004      	beq.n	8004f96 <_dtoa_r+0x79e>
 8004f8c:	4649      	mov	r1, r9
 8004f8e:	4658      	mov	r0, fp
 8004f90:	f000 fcaa 	bl	80058e8 <__pow5mult>
 8004f94:	4681      	mov	r9, r0
 8004f96:	2101      	movs	r1, #1
 8004f98:	4658      	mov	r0, fp
 8004f9a:	f000 fbe7 	bl	800576c <__i2b>
 8004f9e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004fa0:	4604      	mov	r4, r0
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	f000 81c9 	beq.w	800533a <_dtoa_r+0xb42>
 8004fa8:	461a      	mov	r2, r3
 8004faa:	4601      	mov	r1, r0
 8004fac:	4658      	mov	r0, fp
 8004fae:	f000 fc9b 	bl	80058e8 <__pow5mult>
 8004fb2:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8004fb4:	4604      	mov	r4, r0
 8004fb6:	2b01      	cmp	r3, #1
 8004fb8:	f300 808f 	bgt.w	80050da <_dtoa_r+0x8e2>
 8004fbc:	9b02      	ldr	r3, [sp, #8]
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	f040 8087 	bne.w	80050d2 <_dtoa_r+0x8da>
 8004fc4:	9b03      	ldr	r3, [sp, #12]
 8004fc6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	f040 8083 	bne.w	80050d6 <_dtoa_r+0x8de>
 8004fd0:	9b03      	ldr	r3, [sp, #12]
 8004fd2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004fd6:	0d1b      	lsrs	r3, r3, #20
 8004fd8:	051b      	lsls	r3, r3, #20
 8004fda:	b12b      	cbz	r3, 8004fe8 <_dtoa_r+0x7f0>
 8004fdc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004fde:	f108 0801 	add.w	r8, r8, #1
 8004fe2:	3301      	adds	r3, #1
 8004fe4:	9309      	str	r3, [sp, #36]	@ 0x24
 8004fe6:	2301      	movs	r3, #1
 8004fe8:	930a      	str	r3, [sp, #40]	@ 0x28
 8004fea:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	f000 81aa 	beq.w	8005346 <_dtoa_r+0xb4e>
 8004ff2:	6923      	ldr	r3, [r4, #16]
 8004ff4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8004ff8:	6918      	ldr	r0, [r3, #16]
 8004ffa:	f000 fb6b 	bl	80056d4 <__hi0bits>
 8004ffe:	f1c0 0020 	rsb	r0, r0, #32
 8005002:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005004:	4418      	add	r0, r3
 8005006:	f010 001f 	ands.w	r0, r0, #31
 800500a:	d071      	beq.n	80050f0 <_dtoa_r+0x8f8>
 800500c:	f1c0 0320 	rsb	r3, r0, #32
 8005010:	2b04      	cmp	r3, #4
 8005012:	dd65      	ble.n	80050e0 <_dtoa_r+0x8e8>
 8005014:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005016:	f1c0 001c 	rsb	r0, r0, #28
 800501a:	4403      	add	r3, r0
 800501c:	4480      	add	r8, r0
 800501e:	4406      	add	r6, r0
 8005020:	9309      	str	r3, [sp, #36]	@ 0x24
 8005022:	f1b8 0f00 	cmp.w	r8, #0
 8005026:	dd05      	ble.n	8005034 <_dtoa_r+0x83c>
 8005028:	4649      	mov	r1, r9
 800502a:	4642      	mov	r2, r8
 800502c:	4658      	mov	r0, fp
 800502e:	f000 fcb5 	bl	800599c <__lshift>
 8005032:	4681      	mov	r9, r0
 8005034:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005036:	2b00      	cmp	r3, #0
 8005038:	dd05      	ble.n	8005046 <_dtoa_r+0x84e>
 800503a:	4621      	mov	r1, r4
 800503c:	461a      	mov	r2, r3
 800503e:	4658      	mov	r0, fp
 8005040:	f000 fcac 	bl	800599c <__lshift>
 8005044:	4604      	mov	r4, r0
 8005046:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005048:	2b00      	cmp	r3, #0
 800504a:	d053      	beq.n	80050f4 <_dtoa_r+0x8fc>
 800504c:	4621      	mov	r1, r4
 800504e:	4648      	mov	r0, r9
 8005050:	f000 fd10 	bl	8005a74 <__mcmp>
 8005054:	2800      	cmp	r0, #0
 8005056:	da4d      	bge.n	80050f4 <_dtoa_r+0x8fc>
 8005058:	1e7b      	subs	r3, r7, #1
 800505a:	4649      	mov	r1, r9
 800505c:	9304      	str	r3, [sp, #16]
 800505e:	220a      	movs	r2, #10
 8005060:	2300      	movs	r3, #0
 8005062:	4658      	mov	r0, fp
 8005064:	f000 faf0 	bl	8005648 <__multadd>
 8005068:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800506a:	4681      	mov	r9, r0
 800506c:	2b00      	cmp	r3, #0
 800506e:	f000 816c 	beq.w	800534a <_dtoa_r+0xb52>
 8005072:	2300      	movs	r3, #0
 8005074:	4629      	mov	r1, r5
 8005076:	220a      	movs	r2, #10
 8005078:	4658      	mov	r0, fp
 800507a:	f000 fae5 	bl	8005648 <__multadd>
 800507e:	9b08      	ldr	r3, [sp, #32]
 8005080:	4605      	mov	r5, r0
 8005082:	2b00      	cmp	r3, #0
 8005084:	dc61      	bgt.n	800514a <_dtoa_r+0x952>
 8005086:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005088:	2b02      	cmp	r3, #2
 800508a:	dc3b      	bgt.n	8005104 <_dtoa_r+0x90c>
 800508c:	e05d      	b.n	800514a <_dtoa_r+0x952>
 800508e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005090:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8005094:	e746      	b.n	8004f24 <_dtoa_r+0x72c>
 8005096:	9b07      	ldr	r3, [sp, #28]
 8005098:	1e5c      	subs	r4, r3, #1
 800509a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800509c:	42a3      	cmp	r3, r4
 800509e:	bfbf      	itttt	lt
 80050a0:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 80050a2:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 80050a4:	1ae3      	sublt	r3, r4, r3
 80050a6:	18d2      	addlt	r2, r2, r3
 80050a8:	bfa8      	it	ge
 80050aa:	1b1c      	subge	r4, r3, r4
 80050ac:	9b07      	ldr	r3, [sp, #28]
 80050ae:	bfbe      	ittt	lt
 80050b0:	940a      	strlt	r4, [sp, #40]	@ 0x28
 80050b2:	920e      	strlt	r2, [sp, #56]	@ 0x38
 80050b4:	2400      	movlt	r4, #0
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	bfb5      	itete	lt
 80050ba:	eba8 0603 	sublt.w	r6, r8, r3
 80050be:	4646      	movge	r6, r8
 80050c0:	2300      	movlt	r3, #0
 80050c2:	9b07      	ldrge	r3, [sp, #28]
 80050c4:	e730      	b.n	8004f28 <_dtoa_r+0x730>
 80050c6:	4646      	mov	r6, r8
 80050c8:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80050ca:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80050cc:	e735      	b.n	8004f3a <_dtoa_r+0x742>
 80050ce:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80050d0:	e75c      	b.n	8004f8c <_dtoa_r+0x794>
 80050d2:	2300      	movs	r3, #0
 80050d4:	e788      	b.n	8004fe8 <_dtoa_r+0x7f0>
 80050d6:	9b02      	ldr	r3, [sp, #8]
 80050d8:	e786      	b.n	8004fe8 <_dtoa_r+0x7f0>
 80050da:	2300      	movs	r3, #0
 80050dc:	930a      	str	r3, [sp, #40]	@ 0x28
 80050de:	e788      	b.n	8004ff2 <_dtoa_r+0x7fa>
 80050e0:	d09f      	beq.n	8005022 <_dtoa_r+0x82a>
 80050e2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80050e4:	331c      	adds	r3, #28
 80050e6:	441a      	add	r2, r3
 80050e8:	4498      	add	r8, r3
 80050ea:	441e      	add	r6, r3
 80050ec:	9209      	str	r2, [sp, #36]	@ 0x24
 80050ee:	e798      	b.n	8005022 <_dtoa_r+0x82a>
 80050f0:	4603      	mov	r3, r0
 80050f2:	e7f6      	b.n	80050e2 <_dtoa_r+0x8ea>
 80050f4:	9b07      	ldr	r3, [sp, #28]
 80050f6:	9704      	str	r7, [sp, #16]
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	dc20      	bgt.n	800513e <_dtoa_r+0x946>
 80050fc:	9308      	str	r3, [sp, #32]
 80050fe:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005100:	2b02      	cmp	r3, #2
 8005102:	dd1e      	ble.n	8005142 <_dtoa_r+0x94a>
 8005104:	9b08      	ldr	r3, [sp, #32]
 8005106:	2b00      	cmp	r3, #0
 8005108:	f47f aebc 	bne.w	8004e84 <_dtoa_r+0x68c>
 800510c:	4621      	mov	r1, r4
 800510e:	2205      	movs	r2, #5
 8005110:	4658      	mov	r0, fp
 8005112:	f000 fa99 	bl	8005648 <__multadd>
 8005116:	4601      	mov	r1, r0
 8005118:	4604      	mov	r4, r0
 800511a:	4648      	mov	r0, r9
 800511c:	f000 fcaa 	bl	8005a74 <__mcmp>
 8005120:	2800      	cmp	r0, #0
 8005122:	f77f aeaf 	ble.w	8004e84 <_dtoa_r+0x68c>
 8005126:	2331      	movs	r3, #49	@ 0x31
 8005128:	4656      	mov	r6, sl
 800512a:	f806 3b01 	strb.w	r3, [r6], #1
 800512e:	9b04      	ldr	r3, [sp, #16]
 8005130:	3301      	adds	r3, #1
 8005132:	9304      	str	r3, [sp, #16]
 8005134:	e6aa      	b.n	8004e8c <_dtoa_r+0x694>
 8005136:	9c07      	ldr	r4, [sp, #28]
 8005138:	9704      	str	r7, [sp, #16]
 800513a:	4625      	mov	r5, r4
 800513c:	e7f3      	b.n	8005126 <_dtoa_r+0x92e>
 800513e:	9b07      	ldr	r3, [sp, #28]
 8005140:	9308      	str	r3, [sp, #32]
 8005142:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005144:	2b00      	cmp	r3, #0
 8005146:	f000 8104 	beq.w	8005352 <_dtoa_r+0xb5a>
 800514a:	2e00      	cmp	r6, #0
 800514c:	dd05      	ble.n	800515a <_dtoa_r+0x962>
 800514e:	4629      	mov	r1, r5
 8005150:	4632      	mov	r2, r6
 8005152:	4658      	mov	r0, fp
 8005154:	f000 fc22 	bl	800599c <__lshift>
 8005158:	4605      	mov	r5, r0
 800515a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800515c:	2b00      	cmp	r3, #0
 800515e:	d05a      	beq.n	8005216 <_dtoa_r+0xa1e>
 8005160:	4658      	mov	r0, fp
 8005162:	6869      	ldr	r1, [r5, #4]
 8005164:	f000 fa0e 	bl	8005584 <_Balloc>
 8005168:	4606      	mov	r6, r0
 800516a:	b928      	cbnz	r0, 8005178 <_dtoa_r+0x980>
 800516c:	4602      	mov	r2, r0
 800516e:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8005172:	4b83      	ldr	r3, [pc, #524]	@ (8005380 <_dtoa_r+0xb88>)
 8005174:	f7ff bb54 	b.w	8004820 <_dtoa_r+0x28>
 8005178:	692a      	ldr	r2, [r5, #16]
 800517a:	f105 010c 	add.w	r1, r5, #12
 800517e:	3202      	adds	r2, #2
 8005180:	0092      	lsls	r2, r2, #2
 8005182:	300c      	adds	r0, #12
 8005184:	f000 fffa 	bl	800617c <memcpy>
 8005188:	2201      	movs	r2, #1
 800518a:	4631      	mov	r1, r6
 800518c:	4658      	mov	r0, fp
 800518e:	f000 fc05 	bl	800599c <__lshift>
 8005192:	462f      	mov	r7, r5
 8005194:	4605      	mov	r5, r0
 8005196:	f10a 0301 	add.w	r3, sl, #1
 800519a:	9307      	str	r3, [sp, #28]
 800519c:	9b08      	ldr	r3, [sp, #32]
 800519e:	4453      	add	r3, sl
 80051a0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80051a2:	9b02      	ldr	r3, [sp, #8]
 80051a4:	f003 0301 	and.w	r3, r3, #1
 80051a8:	930a      	str	r3, [sp, #40]	@ 0x28
 80051aa:	9b07      	ldr	r3, [sp, #28]
 80051ac:	4621      	mov	r1, r4
 80051ae:	3b01      	subs	r3, #1
 80051b0:	4648      	mov	r0, r9
 80051b2:	9302      	str	r3, [sp, #8]
 80051b4:	f7ff fa95 	bl	80046e2 <quorem>
 80051b8:	4639      	mov	r1, r7
 80051ba:	9008      	str	r0, [sp, #32]
 80051bc:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80051c0:	4648      	mov	r0, r9
 80051c2:	f000 fc57 	bl	8005a74 <__mcmp>
 80051c6:	462a      	mov	r2, r5
 80051c8:	9009      	str	r0, [sp, #36]	@ 0x24
 80051ca:	4621      	mov	r1, r4
 80051cc:	4658      	mov	r0, fp
 80051ce:	f000 fc6d 	bl	8005aac <__mdiff>
 80051d2:	68c2      	ldr	r2, [r0, #12]
 80051d4:	4606      	mov	r6, r0
 80051d6:	bb02      	cbnz	r2, 800521a <_dtoa_r+0xa22>
 80051d8:	4601      	mov	r1, r0
 80051da:	4648      	mov	r0, r9
 80051dc:	f000 fc4a 	bl	8005a74 <__mcmp>
 80051e0:	4602      	mov	r2, r0
 80051e2:	4631      	mov	r1, r6
 80051e4:	4658      	mov	r0, fp
 80051e6:	920c      	str	r2, [sp, #48]	@ 0x30
 80051e8:	f000 fa0c 	bl	8005604 <_Bfree>
 80051ec:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80051ee:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80051f0:	9e07      	ldr	r6, [sp, #28]
 80051f2:	ea43 0102 	orr.w	r1, r3, r2
 80051f6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80051f8:	4319      	orrs	r1, r3
 80051fa:	d110      	bne.n	800521e <_dtoa_r+0xa26>
 80051fc:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8005200:	d029      	beq.n	8005256 <_dtoa_r+0xa5e>
 8005202:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005204:	2b00      	cmp	r3, #0
 8005206:	dd02      	ble.n	800520e <_dtoa_r+0xa16>
 8005208:	9b08      	ldr	r3, [sp, #32]
 800520a:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800520e:	9b02      	ldr	r3, [sp, #8]
 8005210:	f883 8000 	strb.w	r8, [r3]
 8005214:	e63b      	b.n	8004e8e <_dtoa_r+0x696>
 8005216:	4628      	mov	r0, r5
 8005218:	e7bb      	b.n	8005192 <_dtoa_r+0x99a>
 800521a:	2201      	movs	r2, #1
 800521c:	e7e1      	b.n	80051e2 <_dtoa_r+0x9ea>
 800521e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005220:	2b00      	cmp	r3, #0
 8005222:	db04      	blt.n	800522e <_dtoa_r+0xa36>
 8005224:	9920      	ldr	r1, [sp, #128]	@ 0x80
 8005226:	430b      	orrs	r3, r1
 8005228:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800522a:	430b      	orrs	r3, r1
 800522c:	d120      	bne.n	8005270 <_dtoa_r+0xa78>
 800522e:	2a00      	cmp	r2, #0
 8005230:	dded      	ble.n	800520e <_dtoa_r+0xa16>
 8005232:	4649      	mov	r1, r9
 8005234:	2201      	movs	r2, #1
 8005236:	4658      	mov	r0, fp
 8005238:	f000 fbb0 	bl	800599c <__lshift>
 800523c:	4621      	mov	r1, r4
 800523e:	4681      	mov	r9, r0
 8005240:	f000 fc18 	bl	8005a74 <__mcmp>
 8005244:	2800      	cmp	r0, #0
 8005246:	dc03      	bgt.n	8005250 <_dtoa_r+0xa58>
 8005248:	d1e1      	bne.n	800520e <_dtoa_r+0xa16>
 800524a:	f018 0f01 	tst.w	r8, #1
 800524e:	d0de      	beq.n	800520e <_dtoa_r+0xa16>
 8005250:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8005254:	d1d8      	bne.n	8005208 <_dtoa_r+0xa10>
 8005256:	2339      	movs	r3, #57	@ 0x39
 8005258:	9a02      	ldr	r2, [sp, #8]
 800525a:	7013      	strb	r3, [r2, #0]
 800525c:	4633      	mov	r3, r6
 800525e:	461e      	mov	r6, r3
 8005260:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8005264:	3b01      	subs	r3, #1
 8005266:	2a39      	cmp	r2, #57	@ 0x39
 8005268:	d052      	beq.n	8005310 <_dtoa_r+0xb18>
 800526a:	3201      	adds	r2, #1
 800526c:	701a      	strb	r2, [r3, #0]
 800526e:	e60e      	b.n	8004e8e <_dtoa_r+0x696>
 8005270:	2a00      	cmp	r2, #0
 8005272:	dd07      	ble.n	8005284 <_dtoa_r+0xa8c>
 8005274:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8005278:	d0ed      	beq.n	8005256 <_dtoa_r+0xa5e>
 800527a:	9a02      	ldr	r2, [sp, #8]
 800527c:	f108 0301 	add.w	r3, r8, #1
 8005280:	7013      	strb	r3, [r2, #0]
 8005282:	e604      	b.n	8004e8e <_dtoa_r+0x696>
 8005284:	9b07      	ldr	r3, [sp, #28]
 8005286:	9a07      	ldr	r2, [sp, #28]
 8005288:	f803 8c01 	strb.w	r8, [r3, #-1]
 800528c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800528e:	4293      	cmp	r3, r2
 8005290:	d028      	beq.n	80052e4 <_dtoa_r+0xaec>
 8005292:	4649      	mov	r1, r9
 8005294:	2300      	movs	r3, #0
 8005296:	220a      	movs	r2, #10
 8005298:	4658      	mov	r0, fp
 800529a:	f000 f9d5 	bl	8005648 <__multadd>
 800529e:	42af      	cmp	r7, r5
 80052a0:	4681      	mov	r9, r0
 80052a2:	f04f 0300 	mov.w	r3, #0
 80052a6:	f04f 020a 	mov.w	r2, #10
 80052aa:	4639      	mov	r1, r7
 80052ac:	4658      	mov	r0, fp
 80052ae:	d107      	bne.n	80052c0 <_dtoa_r+0xac8>
 80052b0:	f000 f9ca 	bl	8005648 <__multadd>
 80052b4:	4607      	mov	r7, r0
 80052b6:	4605      	mov	r5, r0
 80052b8:	9b07      	ldr	r3, [sp, #28]
 80052ba:	3301      	adds	r3, #1
 80052bc:	9307      	str	r3, [sp, #28]
 80052be:	e774      	b.n	80051aa <_dtoa_r+0x9b2>
 80052c0:	f000 f9c2 	bl	8005648 <__multadd>
 80052c4:	4629      	mov	r1, r5
 80052c6:	4607      	mov	r7, r0
 80052c8:	2300      	movs	r3, #0
 80052ca:	220a      	movs	r2, #10
 80052cc:	4658      	mov	r0, fp
 80052ce:	f000 f9bb 	bl	8005648 <__multadd>
 80052d2:	4605      	mov	r5, r0
 80052d4:	e7f0      	b.n	80052b8 <_dtoa_r+0xac0>
 80052d6:	9b08      	ldr	r3, [sp, #32]
 80052d8:	2700      	movs	r7, #0
 80052da:	2b00      	cmp	r3, #0
 80052dc:	bfcc      	ite	gt
 80052de:	461e      	movgt	r6, r3
 80052e0:	2601      	movle	r6, #1
 80052e2:	4456      	add	r6, sl
 80052e4:	4649      	mov	r1, r9
 80052e6:	2201      	movs	r2, #1
 80052e8:	4658      	mov	r0, fp
 80052ea:	f000 fb57 	bl	800599c <__lshift>
 80052ee:	4621      	mov	r1, r4
 80052f0:	4681      	mov	r9, r0
 80052f2:	f000 fbbf 	bl	8005a74 <__mcmp>
 80052f6:	2800      	cmp	r0, #0
 80052f8:	dcb0      	bgt.n	800525c <_dtoa_r+0xa64>
 80052fa:	d102      	bne.n	8005302 <_dtoa_r+0xb0a>
 80052fc:	f018 0f01 	tst.w	r8, #1
 8005300:	d1ac      	bne.n	800525c <_dtoa_r+0xa64>
 8005302:	4633      	mov	r3, r6
 8005304:	461e      	mov	r6, r3
 8005306:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800530a:	2a30      	cmp	r2, #48	@ 0x30
 800530c:	d0fa      	beq.n	8005304 <_dtoa_r+0xb0c>
 800530e:	e5be      	b.n	8004e8e <_dtoa_r+0x696>
 8005310:	459a      	cmp	sl, r3
 8005312:	d1a4      	bne.n	800525e <_dtoa_r+0xa66>
 8005314:	9b04      	ldr	r3, [sp, #16]
 8005316:	3301      	adds	r3, #1
 8005318:	9304      	str	r3, [sp, #16]
 800531a:	2331      	movs	r3, #49	@ 0x31
 800531c:	f88a 3000 	strb.w	r3, [sl]
 8005320:	e5b5      	b.n	8004e8e <_dtoa_r+0x696>
 8005322:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005324:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8005384 <_dtoa_r+0xb8c>
 8005328:	b11b      	cbz	r3, 8005332 <_dtoa_r+0xb3a>
 800532a:	f10a 0308 	add.w	r3, sl, #8
 800532e:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8005330:	6013      	str	r3, [r2, #0]
 8005332:	4650      	mov	r0, sl
 8005334:	b017      	add	sp, #92	@ 0x5c
 8005336:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800533a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800533c:	2b01      	cmp	r3, #1
 800533e:	f77f ae3d 	ble.w	8004fbc <_dtoa_r+0x7c4>
 8005342:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005344:	930a      	str	r3, [sp, #40]	@ 0x28
 8005346:	2001      	movs	r0, #1
 8005348:	e65b      	b.n	8005002 <_dtoa_r+0x80a>
 800534a:	9b08      	ldr	r3, [sp, #32]
 800534c:	2b00      	cmp	r3, #0
 800534e:	f77f aed6 	ble.w	80050fe <_dtoa_r+0x906>
 8005352:	4656      	mov	r6, sl
 8005354:	4621      	mov	r1, r4
 8005356:	4648      	mov	r0, r9
 8005358:	f7ff f9c3 	bl	80046e2 <quorem>
 800535c:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8005360:	9b08      	ldr	r3, [sp, #32]
 8005362:	f806 8b01 	strb.w	r8, [r6], #1
 8005366:	eba6 020a 	sub.w	r2, r6, sl
 800536a:	4293      	cmp	r3, r2
 800536c:	ddb3      	ble.n	80052d6 <_dtoa_r+0xade>
 800536e:	4649      	mov	r1, r9
 8005370:	2300      	movs	r3, #0
 8005372:	220a      	movs	r2, #10
 8005374:	4658      	mov	r0, fp
 8005376:	f000 f967 	bl	8005648 <__multadd>
 800537a:	4681      	mov	r9, r0
 800537c:	e7ea      	b.n	8005354 <_dtoa_r+0xb5c>
 800537e:	bf00      	nop
 8005380:	080064b0 	.word	0x080064b0
 8005384:	08006434 	.word	0x08006434

08005388 <_free_r>:
 8005388:	b538      	push	{r3, r4, r5, lr}
 800538a:	4605      	mov	r5, r0
 800538c:	2900      	cmp	r1, #0
 800538e:	d040      	beq.n	8005412 <_free_r+0x8a>
 8005390:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005394:	1f0c      	subs	r4, r1, #4
 8005396:	2b00      	cmp	r3, #0
 8005398:	bfb8      	it	lt
 800539a:	18e4      	addlt	r4, r4, r3
 800539c:	f000 f8e6 	bl	800556c <__malloc_lock>
 80053a0:	4a1c      	ldr	r2, [pc, #112]	@ (8005414 <_free_r+0x8c>)
 80053a2:	6813      	ldr	r3, [r2, #0]
 80053a4:	b933      	cbnz	r3, 80053b4 <_free_r+0x2c>
 80053a6:	6063      	str	r3, [r4, #4]
 80053a8:	6014      	str	r4, [r2, #0]
 80053aa:	4628      	mov	r0, r5
 80053ac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80053b0:	f000 b8e2 	b.w	8005578 <__malloc_unlock>
 80053b4:	42a3      	cmp	r3, r4
 80053b6:	d908      	bls.n	80053ca <_free_r+0x42>
 80053b8:	6820      	ldr	r0, [r4, #0]
 80053ba:	1821      	adds	r1, r4, r0
 80053bc:	428b      	cmp	r3, r1
 80053be:	bf01      	itttt	eq
 80053c0:	6819      	ldreq	r1, [r3, #0]
 80053c2:	685b      	ldreq	r3, [r3, #4]
 80053c4:	1809      	addeq	r1, r1, r0
 80053c6:	6021      	streq	r1, [r4, #0]
 80053c8:	e7ed      	b.n	80053a6 <_free_r+0x1e>
 80053ca:	461a      	mov	r2, r3
 80053cc:	685b      	ldr	r3, [r3, #4]
 80053ce:	b10b      	cbz	r3, 80053d4 <_free_r+0x4c>
 80053d0:	42a3      	cmp	r3, r4
 80053d2:	d9fa      	bls.n	80053ca <_free_r+0x42>
 80053d4:	6811      	ldr	r1, [r2, #0]
 80053d6:	1850      	adds	r0, r2, r1
 80053d8:	42a0      	cmp	r0, r4
 80053da:	d10b      	bne.n	80053f4 <_free_r+0x6c>
 80053dc:	6820      	ldr	r0, [r4, #0]
 80053de:	4401      	add	r1, r0
 80053e0:	1850      	adds	r0, r2, r1
 80053e2:	4283      	cmp	r3, r0
 80053e4:	6011      	str	r1, [r2, #0]
 80053e6:	d1e0      	bne.n	80053aa <_free_r+0x22>
 80053e8:	6818      	ldr	r0, [r3, #0]
 80053ea:	685b      	ldr	r3, [r3, #4]
 80053ec:	4408      	add	r0, r1
 80053ee:	6010      	str	r0, [r2, #0]
 80053f0:	6053      	str	r3, [r2, #4]
 80053f2:	e7da      	b.n	80053aa <_free_r+0x22>
 80053f4:	d902      	bls.n	80053fc <_free_r+0x74>
 80053f6:	230c      	movs	r3, #12
 80053f8:	602b      	str	r3, [r5, #0]
 80053fa:	e7d6      	b.n	80053aa <_free_r+0x22>
 80053fc:	6820      	ldr	r0, [r4, #0]
 80053fe:	1821      	adds	r1, r4, r0
 8005400:	428b      	cmp	r3, r1
 8005402:	bf01      	itttt	eq
 8005404:	6819      	ldreq	r1, [r3, #0]
 8005406:	685b      	ldreq	r3, [r3, #4]
 8005408:	1809      	addeq	r1, r1, r0
 800540a:	6021      	streq	r1, [r4, #0]
 800540c:	6063      	str	r3, [r4, #4]
 800540e:	6054      	str	r4, [r2, #4]
 8005410:	e7cb      	b.n	80053aa <_free_r+0x22>
 8005412:	bd38      	pop	{r3, r4, r5, pc}
 8005414:	200003d8 	.word	0x200003d8

08005418 <malloc>:
 8005418:	4b02      	ldr	r3, [pc, #8]	@ (8005424 <malloc+0xc>)
 800541a:	4601      	mov	r1, r0
 800541c:	6818      	ldr	r0, [r3, #0]
 800541e:	f000 b825 	b.w	800546c <_malloc_r>
 8005422:	bf00      	nop
 8005424:	20000030 	.word	0x20000030

08005428 <sbrk_aligned>:
 8005428:	b570      	push	{r4, r5, r6, lr}
 800542a:	4e0f      	ldr	r6, [pc, #60]	@ (8005468 <sbrk_aligned+0x40>)
 800542c:	460c      	mov	r4, r1
 800542e:	6831      	ldr	r1, [r6, #0]
 8005430:	4605      	mov	r5, r0
 8005432:	b911      	cbnz	r1, 800543a <sbrk_aligned+0x12>
 8005434:	f000 fe92 	bl	800615c <_sbrk_r>
 8005438:	6030      	str	r0, [r6, #0]
 800543a:	4621      	mov	r1, r4
 800543c:	4628      	mov	r0, r5
 800543e:	f000 fe8d 	bl	800615c <_sbrk_r>
 8005442:	1c43      	adds	r3, r0, #1
 8005444:	d103      	bne.n	800544e <sbrk_aligned+0x26>
 8005446:	f04f 34ff 	mov.w	r4, #4294967295
 800544a:	4620      	mov	r0, r4
 800544c:	bd70      	pop	{r4, r5, r6, pc}
 800544e:	1cc4      	adds	r4, r0, #3
 8005450:	f024 0403 	bic.w	r4, r4, #3
 8005454:	42a0      	cmp	r0, r4
 8005456:	d0f8      	beq.n	800544a <sbrk_aligned+0x22>
 8005458:	1a21      	subs	r1, r4, r0
 800545a:	4628      	mov	r0, r5
 800545c:	f000 fe7e 	bl	800615c <_sbrk_r>
 8005460:	3001      	adds	r0, #1
 8005462:	d1f2      	bne.n	800544a <sbrk_aligned+0x22>
 8005464:	e7ef      	b.n	8005446 <sbrk_aligned+0x1e>
 8005466:	bf00      	nop
 8005468:	200003d4 	.word	0x200003d4

0800546c <_malloc_r>:
 800546c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005470:	1ccd      	adds	r5, r1, #3
 8005472:	f025 0503 	bic.w	r5, r5, #3
 8005476:	3508      	adds	r5, #8
 8005478:	2d0c      	cmp	r5, #12
 800547a:	bf38      	it	cc
 800547c:	250c      	movcc	r5, #12
 800547e:	2d00      	cmp	r5, #0
 8005480:	4606      	mov	r6, r0
 8005482:	db01      	blt.n	8005488 <_malloc_r+0x1c>
 8005484:	42a9      	cmp	r1, r5
 8005486:	d904      	bls.n	8005492 <_malloc_r+0x26>
 8005488:	230c      	movs	r3, #12
 800548a:	6033      	str	r3, [r6, #0]
 800548c:	2000      	movs	r0, #0
 800548e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005492:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005568 <_malloc_r+0xfc>
 8005496:	f000 f869 	bl	800556c <__malloc_lock>
 800549a:	f8d8 3000 	ldr.w	r3, [r8]
 800549e:	461c      	mov	r4, r3
 80054a0:	bb44      	cbnz	r4, 80054f4 <_malloc_r+0x88>
 80054a2:	4629      	mov	r1, r5
 80054a4:	4630      	mov	r0, r6
 80054a6:	f7ff ffbf 	bl	8005428 <sbrk_aligned>
 80054aa:	1c43      	adds	r3, r0, #1
 80054ac:	4604      	mov	r4, r0
 80054ae:	d158      	bne.n	8005562 <_malloc_r+0xf6>
 80054b0:	f8d8 4000 	ldr.w	r4, [r8]
 80054b4:	4627      	mov	r7, r4
 80054b6:	2f00      	cmp	r7, #0
 80054b8:	d143      	bne.n	8005542 <_malloc_r+0xd6>
 80054ba:	2c00      	cmp	r4, #0
 80054bc:	d04b      	beq.n	8005556 <_malloc_r+0xea>
 80054be:	6823      	ldr	r3, [r4, #0]
 80054c0:	4639      	mov	r1, r7
 80054c2:	4630      	mov	r0, r6
 80054c4:	eb04 0903 	add.w	r9, r4, r3
 80054c8:	f000 fe48 	bl	800615c <_sbrk_r>
 80054cc:	4581      	cmp	r9, r0
 80054ce:	d142      	bne.n	8005556 <_malloc_r+0xea>
 80054d0:	6821      	ldr	r1, [r4, #0]
 80054d2:	4630      	mov	r0, r6
 80054d4:	1a6d      	subs	r5, r5, r1
 80054d6:	4629      	mov	r1, r5
 80054d8:	f7ff ffa6 	bl	8005428 <sbrk_aligned>
 80054dc:	3001      	adds	r0, #1
 80054de:	d03a      	beq.n	8005556 <_malloc_r+0xea>
 80054e0:	6823      	ldr	r3, [r4, #0]
 80054e2:	442b      	add	r3, r5
 80054e4:	6023      	str	r3, [r4, #0]
 80054e6:	f8d8 3000 	ldr.w	r3, [r8]
 80054ea:	685a      	ldr	r2, [r3, #4]
 80054ec:	bb62      	cbnz	r2, 8005548 <_malloc_r+0xdc>
 80054ee:	f8c8 7000 	str.w	r7, [r8]
 80054f2:	e00f      	b.n	8005514 <_malloc_r+0xa8>
 80054f4:	6822      	ldr	r2, [r4, #0]
 80054f6:	1b52      	subs	r2, r2, r5
 80054f8:	d420      	bmi.n	800553c <_malloc_r+0xd0>
 80054fa:	2a0b      	cmp	r2, #11
 80054fc:	d917      	bls.n	800552e <_malloc_r+0xc2>
 80054fe:	1961      	adds	r1, r4, r5
 8005500:	42a3      	cmp	r3, r4
 8005502:	6025      	str	r5, [r4, #0]
 8005504:	bf18      	it	ne
 8005506:	6059      	strne	r1, [r3, #4]
 8005508:	6863      	ldr	r3, [r4, #4]
 800550a:	bf08      	it	eq
 800550c:	f8c8 1000 	streq.w	r1, [r8]
 8005510:	5162      	str	r2, [r4, r5]
 8005512:	604b      	str	r3, [r1, #4]
 8005514:	4630      	mov	r0, r6
 8005516:	f000 f82f 	bl	8005578 <__malloc_unlock>
 800551a:	f104 000b 	add.w	r0, r4, #11
 800551e:	1d23      	adds	r3, r4, #4
 8005520:	f020 0007 	bic.w	r0, r0, #7
 8005524:	1ac2      	subs	r2, r0, r3
 8005526:	bf1c      	itt	ne
 8005528:	1a1b      	subne	r3, r3, r0
 800552a:	50a3      	strne	r3, [r4, r2]
 800552c:	e7af      	b.n	800548e <_malloc_r+0x22>
 800552e:	6862      	ldr	r2, [r4, #4]
 8005530:	42a3      	cmp	r3, r4
 8005532:	bf0c      	ite	eq
 8005534:	f8c8 2000 	streq.w	r2, [r8]
 8005538:	605a      	strne	r2, [r3, #4]
 800553a:	e7eb      	b.n	8005514 <_malloc_r+0xa8>
 800553c:	4623      	mov	r3, r4
 800553e:	6864      	ldr	r4, [r4, #4]
 8005540:	e7ae      	b.n	80054a0 <_malloc_r+0x34>
 8005542:	463c      	mov	r4, r7
 8005544:	687f      	ldr	r7, [r7, #4]
 8005546:	e7b6      	b.n	80054b6 <_malloc_r+0x4a>
 8005548:	461a      	mov	r2, r3
 800554a:	685b      	ldr	r3, [r3, #4]
 800554c:	42a3      	cmp	r3, r4
 800554e:	d1fb      	bne.n	8005548 <_malloc_r+0xdc>
 8005550:	2300      	movs	r3, #0
 8005552:	6053      	str	r3, [r2, #4]
 8005554:	e7de      	b.n	8005514 <_malloc_r+0xa8>
 8005556:	230c      	movs	r3, #12
 8005558:	4630      	mov	r0, r6
 800555a:	6033      	str	r3, [r6, #0]
 800555c:	f000 f80c 	bl	8005578 <__malloc_unlock>
 8005560:	e794      	b.n	800548c <_malloc_r+0x20>
 8005562:	6005      	str	r5, [r0, #0]
 8005564:	e7d6      	b.n	8005514 <_malloc_r+0xa8>
 8005566:	bf00      	nop
 8005568:	200003d8 	.word	0x200003d8

0800556c <__malloc_lock>:
 800556c:	4801      	ldr	r0, [pc, #4]	@ (8005574 <__malloc_lock+0x8>)
 800556e:	f7ff b8a8 	b.w	80046c2 <__retarget_lock_acquire_recursive>
 8005572:	bf00      	nop
 8005574:	200003d0 	.word	0x200003d0

08005578 <__malloc_unlock>:
 8005578:	4801      	ldr	r0, [pc, #4]	@ (8005580 <__malloc_unlock+0x8>)
 800557a:	f7ff b8a3 	b.w	80046c4 <__retarget_lock_release_recursive>
 800557e:	bf00      	nop
 8005580:	200003d0 	.word	0x200003d0

08005584 <_Balloc>:
 8005584:	b570      	push	{r4, r5, r6, lr}
 8005586:	69c6      	ldr	r6, [r0, #28]
 8005588:	4604      	mov	r4, r0
 800558a:	460d      	mov	r5, r1
 800558c:	b976      	cbnz	r6, 80055ac <_Balloc+0x28>
 800558e:	2010      	movs	r0, #16
 8005590:	f7ff ff42 	bl	8005418 <malloc>
 8005594:	4602      	mov	r2, r0
 8005596:	61e0      	str	r0, [r4, #28]
 8005598:	b920      	cbnz	r0, 80055a4 <_Balloc+0x20>
 800559a:	216b      	movs	r1, #107	@ 0x6b
 800559c:	4b17      	ldr	r3, [pc, #92]	@ (80055fc <_Balloc+0x78>)
 800559e:	4818      	ldr	r0, [pc, #96]	@ (8005600 <_Balloc+0x7c>)
 80055a0:	f000 fdfa 	bl	8006198 <__assert_func>
 80055a4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80055a8:	6006      	str	r6, [r0, #0]
 80055aa:	60c6      	str	r6, [r0, #12]
 80055ac:	69e6      	ldr	r6, [r4, #28]
 80055ae:	68f3      	ldr	r3, [r6, #12]
 80055b0:	b183      	cbz	r3, 80055d4 <_Balloc+0x50>
 80055b2:	69e3      	ldr	r3, [r4, #28]
 80055b4:	68db      	ldr	r3, [r3, #12]
 80055b6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80055ba:	b9b8      	cbnz	r0, 80055ec <_Balloc+0x68>
 80055bc:	2101      	movs	r1, #1
 80055be:	fa01 f605 	lsl.w	r6, r1, r5
 80055c2:	1d72      	adds	r2, r6, #5
 80055c4:	4620      	mov	r0, r4
 80055c6:	0092      	lsls	r2, r2, #2
 80055c8:	f000 fe04 	bl	80061d4 <_calloc_r>
 80055cc:	b160      	cbz	r0, 80055e8 <_Balloc+0x64>
 80055ce:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80055d2:	e00e      	b.n	80055f2 <_Balloc+0x6e>
 80055d4:	2221      	movs	r2, #33	@ 0x21
 80055d6:	2104      	movs	r1, #4
 80055d8:	4620      	mov	r0, r4
 80055da:	f000 fdfb 	bl	80061d4 <_calloc_r>
 80055de:	69e3      	ldr	r3, [r4, #28]
 80055e0:	60f0      	str	r0, [r6, #12]
 80055e2:	68db      	ldr	r3, [r3, #12]
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d1e4      	bne.n	80055b2 <_Balloc+0x2e>
 80055e8:	2000      	movs	r0, #0
 80055ea:	bd70      	pop	{r4, r5, r6, pc}
 80055ec:	6802      	ldr	r2, [r0, #0]
 80055ee:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80055f2:	2300      	movs	r3, #0
 80055f4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80055f8:	e7f7      	b.n	80055ea <_Balloc+0x66>
 80055fa:	bf00      	nop
 80055fc:	08006441 	.word	0x08006441
 8005600:	080064c1 	.word	0x080064c1

08005604 <_Bfree>:
 8005604:	b570      	push	{r4, r5, r6, lr}
 8005606:	69c6      	ldr	r6, [r0, #28]
 8005608:	4605      	mov	r5, r0
 800560a:	460c      	mov	r4, r1
 800560c:	b976      	cbnz	r6, 800562c <_Bfree+0x28>
 800560e:	2010      	movs	r0, #16
 8005610:	f7ff ff02 	bl	8005418 <malloc>
 8005614:	4602      	mov	r2, r0
 8005616:	61e8      	str	r0, [r5, #28]
 8005618:	b920      	cbnz	r0, 8005624 <_Bfree+0x20>
 800561a:	218f      	movs	r1, #143	@ 0x8f
 800561c:	4b08      	ldr	r3, [pc, #32]	@ (8005640 <_Bfree+0x3c>)
 800561e:	4809      	ldr	r0, [pc, #36]	@ (8005644 <_Bfree+0x40>)
 8005620:	f000 fdba 	bl	8006198 <__assert_func>
 8005624:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005628:	6006      	str	r6, [r0, #0]
 800562a:	60c6      	str	r6, [r0, #12]
 800562c:	b13c      	cbz	r4, 800563e <_Bfree+0x3a>
 800562e:	69eb      	ldr	r3, [r5, #28]
 8005630:	6862      	ldr	r2, [r4, #4]
 8005632:	68db      	ldr	r3, [r3, #12]
 8005634:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005638:	6021      	str	r1, [r4, #0]
 800563a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800563e:	bd70      	pop	{r4, r5, r6, pc}
 8005640:	08006441 	.word	0x08006441
 8005644:	080064c1 	.word	0x080064c1

08005648 <__multadd>:
 8005648:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800564c:	4607      	mov	r7, r0
 800564e:	460c      	mov	r4, r1
 8005650:	461e      	mov	r6, r3
 8005652:	2000      	movs	r0, #0
 8005654:	690d      	ldr	r5, [r1, #16]
 8005656:	f101 0c14 	add.w	ip, r1, #20
 800565a:	f8dc 3000 	ldr.w	r3, [ip]
 800565e:	3001      	adds	r0, #1
 8005660:	b299      	uxth	r1, r3
 8005662:	fb02 6101 	mla	r1, r2, r1, r6
 8005666:	0c1e      	lsrs	r6, r3, #16
 8005668:	0c0b      	lsrs	r3, r1, #16
 800566a:	fb02 3306 	mla	r3, r2, r6, r3
 800566e:	b289      	uxth	r1, r1
 8005670:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8005674:	4285      	cmp	r5, r0
 8005676:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800567a:	f84c 1b04 	str.w	r1, [ip], #4
 800567e:	dcec      	bgt.n	800565a <__multadd+0x12>
 8005680:	b30e      	cbz	r6, 80056c6 <__multadd+0x7e>
 8005682:	68a3      	ldr	r3, [r4, #8]
 8005684:	42ab      	cmp	r3, r5
 8005686:	dc19      	bgt.n	80056bc <__multadd+0x74>
 8005688:	6861      	ldr	r1, [r4, #4]
 800568a:	4638      	mov	r0, r7
 800568c:	3101      	adds	r1, #1
 800568e:	f7ff ff79 	bl	8005584 <_Balloc>
 8005692:	4680      	mov	r8, r0
 8005694:	b928      	cbnz	r0, 80056a2 <__multadd+0x5a>
 8005696:	4602      	mov	r2, r0
 8005698:	21ba      	movs	r1, #186	@ 0xba
 800569a:	4b0c      	ldr	r3, [pc, #48]	@ (80056cc <__multadd+0x84>)
 800569c:	480c      	ldr	r0, [pc, #48]	@ (80056d0 <__multadd+0x88>)
 800569e:	f000 fd7b 	bl	8006198 <__assert_func>
 80056a2:	6922      	ldr	r2, [r4, #16]
 80056a4:	f104 010c 	add.w	r1, r4, #12
 80056a8:	3202      	adds	r2, #2
 80056aa:	0092      	lsls	r2, r2, #2
 80056ac:	300c      	adds	r0, #12
 80056ae:	f000 fd65 	bl	800617c <memcpy>
 80056b2:	4621      	mov	r1, r4
 80056b4:	4638      	mov	r0, r7
 80056b6:	f7ff ffa5 	bl	8005604 <_Bfree>
 80056ba:	4644      	mov	r4, r8
 80056bc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80056c0:	3501      	adds	r5, #1
 80056c2:	615e      	str	r6, [r3, #20]
 80056c4:	6125      	str	r5, [r4, #16]
 80056c6:	4620      	mov	r0, r4
 80056c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80056cc:	080064b0 	.word	0x080064b0
 80056d0:	080064c1 	.word	0x080064c1

080056d4 <__hi0bits>:
 80056d4:	4603      	mov	r3, r0
 80056d6:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80056da:	bf3a      	itte	cc
 80056dc:	0403      	lslcc	r3, r0, #16
 80056de:	2010      	movcc	r0, #16
 80056e0:	2000      	movcs	r0, #0
 80056e2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80056e6:	bf3c      	itt	cc
 80056e8:	021b      	lslcc	r3, r3, #8
 80056ea:	3008      	addcc	r0, #8
 80056ec:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80056f0:	bf3c      	itt	cc
 80056f2:	011b      	lslcc	r3, r3, #4
 80056f4:	3004      	addcc	r0, #4
 80056f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80056fa:	bf3c      	itt	cc
 80056fc:	009b      	lslcc	r3, r3, #2
 80056fe:	3002      	addcc	r0, #2
 8005700:	2b00      	cmp	r3, #0
 8005702:	db05      	blt.n	8005710 <__hi0bits+0x3c>
 8005704:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8005708:	f100 0001 	add.w	r0, r0, #1
 800570c:	bf08      	it	eq
 800570e:	2020      	moveq	r0, #32
 8005710:	4770      	bx	lr

08005712 <__lo0bits>:
 8005712:	6803      	ldr	r3, [r0, #0]
 8005714:	4602      	mov	r2, r0
 8005716:	f013 0007 	ands.w	r0, r3, #7
 800571a:	d00b      	beq.n	8005734 <__lo0bits+0x22>
 800571c:	07d9      	lsls	r1, r3, #31
 800571e:	d421      	bmi.n	8005764 <__lo0bits+0x52>
 8005720:	0798      	lsls	r0, r3, #30
 8005722:	bf49      	itett	mi
 8005724:	085b      	lsrmi	r3, r3, #1
 8005726:	089b      	lsrpl	r3, r3, #2
 8005728:	2001      	movmi	r0, #1
 800572a:	6013      	strmi	r3, [r2, #0]
 800572c:	bf5c      	itt	pl
 800572e:	2002      	movpl	r0, #2
 8005730:	6013      	strpl	r3, [r2, #0]
 8005732:	4770      	bx	lr
 8005734:	b299      	uxth	r1, r3
 8005736:	b909      	cbnz	r1, 800573c <__lo0bits+0x2a>
 8005738:	2010      	movs	r0, #16
 800573a:	0c1b      	lsrs	r3, r3, #16
 800573c:	b2d9      	uxtb	r1, r3
 800573e:	b909      	cbnz	r1, 8005744 <__lo0bits+0x32>
 8005740:	3008      	adds	r0, #8
 8005742:	0a1b      	lsrs	r3, r3, #8
 8005744:	0719      	lsls	r1, r3, #28
 8005746:	bf04      	itt	eq
 8005748:	091b      	lsreq	r3, r3, #4
 800574a:	3004      	addeq	r0, #4
 800574c:	0799      	lsls	r1, r3, #30
 800574e:	bf04      	itt	eq
 8005750:	089b      	lsreq	r3, r3, #2
 8005752:	3002      	addeq	r0, #2
 8005754:	07d9      	lsls	r1, r3, #31
 8005756:	d403      	bmi.n	8005760 <__lo0bits+0x4e>
 8005758:	085b      	lsrs	r3, r3, #1
 800575a:	f100 0001 	add.w	r0, r0, #1
 800575e:	d003      	beq.n	8005768 <__lo0bits+0x56>
 8005760:	6013      	str	r3, [r2, #0]
 8005762:	4770      	bx	lr
 8005764:	2000      	movs	r0, #0
 8005766:	4770      	bx	lr
 8005768:	2020      	movs	r0, #32
 800576a:	4770      	bx	lr

0800576c <__i2b>:
 800576c:	b510      	push	{r4, lr}
 800576e:	460c      	mov	r4, r1
 8005770:	2101      	movs	r1, #1
 8005772:	f7ff ff07 	bl	8005584 <_Balloc>
 8005776:	4602      	mov	r2, r0
 8005778:	b928      	cbnz	r0, 8005786 <__i2b+0x1a>
 800577a:	f240 1145 	movw	r1, #325	@ 0x145
 800577e:	4b04      	ldr	r3, [pc, #16]	@ (8005790 <__i2b+0x24>)
 8005780:	4804      	ldr	r0, [pc, #16]	@ (8005794 <__i2b+0x28>)
 8005782:	f000 fd09 	bl	8006198 <__assert_func>
 8005786:	2301      	movs	r3, #1
 8005788:	6144      	str	r4, [r0, #20]
 800578a:	6103      	str	r3, [r0, #16]
 800578c:	bd10      	pop	{r4, pc}
 800578e:	bf00      	nop
 8005790:	080064b0 	.word	0x080064b0
 8005794:	080064c1 	.word	0x080064c1

08005798 <__multiply>:
 8005798:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800579c:	4614      	mov	r4, r2
 800579e:	690a      	ldr	r2, [r1, #16]
 80057a0:	6923      	ldr	r3, [r4, #16]
 80057a2:	460f      	mov	r7, r1
 80057a4:	429a      	cmp	r2, r3
 80057a6:	bfa2      	ittt	ge
 80057a8:	4623      	movge	r3, r4
 80057aa:	460c      	movge	r4, r1
 80057ac:	461f      	movge	r7, r3
 80057ae:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80057b2:	f8d7 9010 	ldr.w	r9, [r7, #16]
 80057b6:	68a3      	ldr	r3, [r4, #8]
 80057b8:	6861      	ldr	r1, [r4, #4]
 80057ba:	eb0a 0609 	add.w	r6, sl, r9
 80057be:	42b3      	cmp	r3, r6
 80057c0:	b085      	sub	sp, #20
 80057c2:	bfb8      	it	lt
 80057c4:	3101      	addlt	r1, #1
 80057c6:	f7ff fedd 	bl	8005584 <_Balloc>
 80057ca:	b930      	cbnz	r0, 80057da <__multiply+0x42>
 80057cc:	4602      	mov	r2, r0
 80057ce:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80057d2:	4b43      	ldr	r3, [pc, #268]	@ (80058e0 <__multiply+0x148>)
 80057d4:	4843      	ldr	r0, [pc, #268]	@ (80058e4 <__multiply+0x14c>)
 80057d6:	f000 fcdf 	bl	8006198 <__assert_func>
 80057da:	f100 0514 	add.w	r5, r0, #20
 80057de:	462b      	mov	r3, r5
 80057e0:	2200      	movs	r2, #0
 80057e2:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80057e6:	4543      	cmp	r3, r8
 80057e8:	d321      	bcc.n	800582e <__multiply+0x96>
 80057ea:	f107 0114 	add.w	r1, r7, #20
 80057ee:	f104 0214 	add.w	r2, r4, #20
 80057f2:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 80057f6:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 80057fa:	9302      	str	r3, [sp, #8]
 80057fc:	1b13      	subs	r3, r2, r4
 80057fe:	3b15      	subs	r3, #21
 8005800:	f023 0303 	bic.w	r3, r3, #3
 8005804:	3304      	adds	r3, #4
 8005806:	f104 0715 	add.w	r7, r4, #21
 800580a:	42ba      	cmp	r2, r7
 800580c:	bf38      	it	cc
 800580e:	2304      	movcc	r3, #4
 8005810:	9301      	str	r3, [sp, #4]
 8005812:	9b02      	ldr	r3, [sp, #8]
 8005814:	9103      	str	r1, [sp, #12]
 8005816:	428b      	cmp	r3, r1
 8005818:	d80c      	bhi.n	8005834 <__multiply+0x9c>
 800581a:	2e00      	cmp	r6, #0
 800581c:	dd03      	ble.n	8005826 <__multiply+0x8e>
 800581e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8005822:	2b00      	cmp	r3, #0
 8005824:	d05a      	beq.n	80058dc <__multiply+0x144>
 8005826:	6106      	str	r6, [r0, #16]
 8005828:	b005      	add	sp, #20
 800582a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800582e:	f843 2b04 	str.w	r2, [r3], #4
 8005832:	e7d8      	b.n	80057e6 <__multiply+0x4e>
 8005834:	f8b1 a000 	ldrh.w	sl, [r1]
 8005838:	f1ba 0f00 	cmp.w	sl, #0
 800583c:	d023      	beq.n	8005886 <__multiply+0xee>
 800583e:	46a9      	mov	r9, r5
 8005840:	f04f 0c00 	mov.w	ip, #0
 8005844:	f104 0e14 	add.w	lr, r4, #20
 8005848:	f85e 7b04 	ldr.w	r7, [lr], #4
 800584c:	f8d9 3000 	ldr.w	r3, [r9]
 8005850:	fa1f fb87 	uxth.w	fp, r7
 8005854:	b29b      	uxth	r3, r3
 8005856:	fb0a 330b 	mla	r3, sl, fp, r3
 800585a:	4463      	add	r3, ip
 800585c:	f8d9 c000 	ldr.w	ip, [r9]
 8005860:	0c3f      	lsrs	r7, r7, #16
 8005862:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8005866:	fb0a c707 	mla	r7, sl, r7, ip
 800586a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800586e:	b29b      	uxth	r3, r3
 8005870:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8005874:	4572      	cmp	r2, lr
 8005876:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800587a:	f849 3b04 	str.w	r3, [r9], #4
 800587e:	d8e3      	bhi.n	8005848 <__multiply+0xb0>
 8005880:	9b01      	ldr	r3, [sp, #4]
 8005882:	f845 c003 	str.w	ip, [r5, r3]
 8005886:	9b03      	ldr	r3, [sp, #12]
 8005888:	3104      	adds	r1, #4
 800588a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800588e:	f1b9 0f00 	cmp.w	r9, #0
 8005892:	d021      	beq.n	80058d8 <__multiply+0x140>
 8005894:	46ae      	mov	lr, r5
 8005896:	f04f 0a00 	mov.w	sl, #0
 800589a:	682b      	ldr	r3, [r5, #0]
 800589c:	f104 0c14 	add.w	ip, r4, #20
 80058a0:	f8bc b000 	ldrh.w	fp, [ip]
 80058a4:	f8be 7002 	ldrh.w	r7, [lr, #2]
 80058a8:	b29b      	uxth	r3, r3
 80058aa:	fb09 770b 	mla	r7, r9, fp, r7
 80058ae:	4457      	add	r7, sl
 80058b0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80058b4:	f84e 3b04 	str.w	r3, [lr], #4
 80058b8:	f85c 3b04 	ldr.w	r3, [ip], #4
 80058bc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80058c0:	f8be 3000 	ldrh.w	r3, [lr]
 80058c4:	4562      	cmp	r2, ip
 80058c6:	fb09 330a 	mla	r3, r9, sl, r3
 80058ca:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 80058ce:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80058d2:	d8e5      	bhi.n	80058a0 <__multiply+0x108>
 80058d4:	9f01      	ldr	r7, [sp, #4]
 80058d6:	51eb      	str	r3, [r5, r7]
 80058d8:	3504      	adds	r5, #4
 80058da:	e79a      	b.n	8005812 <__multiply+0x7a>
 80058dc:	3e01      	subs	r6, #1
 80058de:	e79c      	b.n	800581a <__multiply+0x82>
 80058e0:	080064b0 	.word	0x080064b0
 80058e4:	080064c1 	.word	0x080064c1

080058e8 <__pow5mult>:
 80058e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80058ec:	4615      	mov	r5, r2
 80058ee:	f012 0203 	ands.w	r2, r2, #3
 80058f2:	4607      	mov	r7, r0
 80058f4:	460e      	mov	r6, r1
 80058f6:	d007      	beq.n	8005908 <__pow5mult+0x20>
 80058f8:	4c25      	ldr	r4, [pc, #148]	@ (8005990 <__pow5mult+0xa8>)
 80058fa:	3a01      	subs	r2, #1
 80058fc:	2300      	movs	r3, #0
 80058fe:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8005902:	f7ff fea1 	bl	8005648 <__multadd>
 8005906:	4606      	mov	r6, r0
 8005908:	10ad      	asrs	r5, r5, #2
 800590a:	d03d      	beq.n	8005988 <__pow5mult+0xa0>
 800590c:	69fc      	ldr	r4, [r7, #28]
 800590e:	b97c      	cbnz	r4, 8005930 <__pow5mult+0x48>
 8005910:	2010      	movs	r0, #16
 8005912:	f7ff fd81 	bl	8005418 <malloc>
 8005916:	4602      	mov	r2, r0
 8005918:	61f8      	str	r0, [r7, #28]
 800591a:	b928      	cbnz	r0, 8005928 <__pow5mult+0x40>
 800591c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8005920:	4b1c      	ldr	r3, [pc, #112]	@ (8005994 <__pow5mult+0xac>)
 8005922:	481d      	ldr	r0, [pc, #116]	@ (8005998 <__pow5mult+0xb0>)
 8005924:	f000 fc38 	bl	8006198 <__assert_func>
 8005928:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800592c:	6004      	str	r4, [r0, #0]
 800592e:	60c4      	str	r4, [r0, #12]
 8005930:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8005934:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005938:	b94c      	cbnz	r4, 800594e <__pow5mult+0x66>
 800593a:	f240 2171 	movw	r1, #625	@ 0x271
 800593e:	4638      	mov	r0, r7
 8005940:	f7ff ff14 	bl	800576c <__i2b>
 8005944:	2300      	movs	r3, #0
 8005946:	4604      	mov	r4, r0
 8005948:	f8c8 0008 	str.w	r0, [r8, #8]
 800594c:	6003      	str	r3, [r0, #0]
 800594e:	f04f 0900 	mov.w	r9, #0
 8005952:	07eb      	lsls	r3, r5, #31
 8005954:	d50a      	bpl.n	800596c <__pow5mult+0x84>
 8005956:	4631      	mov	r1, r6
 8005958:	4622      	mov	r2, r4
 800595a:	4638      	mov	r0, r7
 800595c:	f7ff ff1c 	bl	8005798 <__multiply>
 8005960:	4680      	mov	r8, r0
 8005962:	4631      	mov	r1, r6
 8005964:	4638      	mov	r0, r7
 8005966:	f7ff fe4d 	bl	8005604 <_Bfree>
 800596a:	4646      	mov	r6, r8
 800596c:	106d      	asrs	r5, r5, #1
 800596e:	d00b      	beq.n	8005988 <__pow5mult+0xa0>
 8005970:	6820      	ldr	r0, [r4, #0]
 8005972:	b938      	cbnz	r0, 8005984 <__pow5mult+0x9c>
 8005974:	4622      	mov	r2, r4
 8005976:	4621      	mov	r1, r4
 8005978:	4638      	mov	r0, r7
 800597a:	f7ff ff0d 	bl	8005798 <__multiply>
 800597e:	6020      	str	r0, [r4, #0]
 8005980:	f8c0 9000 	str.w	r9, [r0]
 8005984:	4604      	mov	r4, r0
 8005986:	e7e4      	b.n	8005952 <__pow5mult+0x6a>
 8005988:	4630      	mov	r0, r6
 800598a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800598e:	bf00      	nop
 8005990:	0800651c 	.word	0x0800651c
 8005994:	08006441 	.word	0x08006441
 8005998:	080064c1 	.word	0x080064c1

0800599c <__lshift>:
 800599c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80059a0:	460c      	mov	r4, r1
 80059a2:	4607      	mov	r7, r0
 80059a4:	4691      	mov	r9, r2
 80059a6:	6923      	ldr	r3, [r4, #16]
 80059a8:	6849      	ldr	r1, [r1, #4]
 80059aa:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80059ae:	68a3      	ldr	r3, [r4, #8]
 80059b0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80059b4:	f108 0601 	add.w	r6, r8, #1
 80059b8:	42b3      	cmp	r3, r6
 80059ba:	db0b      	blt.n	80059d4 <__lshift+0x38>
 80059bc:	4638      	mov	r0, r7
 80059be:	f7ff fde1 	bl	8005584 <_Balloc>
 80059c2:	4605      	mov	r5, r0
 80059c4:	b948      	cbnz	r0, 80059da <__lshift+0x3e>
 80059c6:	4602      	mov	r2, r0
 80059c8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80059cc:	4b27      	ldr	r3, [pc, #156]	@ (8005a6c <__lshift+0xd0>)
 80059ce:	4828      	ldr	r0, [pc, #160]	@ (8005a70 <__lshift+0xd4>)
 80059d0:	f000 fbe2 	bl	8006198 <__assert_func>
 80059d4:	3101      	adds	r1, #1
 80059d6:	005b      	lsls	r3, r3, #1
 80059d8:	e7ee      	b.n	80059b8 <__lshift+0x1c>
 80059da:	2300      	movs	r3, #0
 80059dc:	f100 0114 	add.w	r1, r0, #20
 80059e0:	f100 0210 	add.w	r2, r0, #16
 80059e4:	4618      	mov	r0, r3
 80059e6:	4553      	cmp	r3, sl
 80059e8:	db33      	blt.n	8005a52 <__lshift+0xb6>
 80059ea:	6920      	ldr	r0, [r4, #16]
 80059ec:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80059f0:	f104 0314 	add.w	r3, r4, #20
 80059f4:	f019 091f 	ands.w	r9, r9, #31
 80059f8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80059fc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8005a00:	d02b      	beq.n	8005a5a <__lshift+0xbe>
 8005a02:	468a      	mov	sl, r1
 8005a04:	2200      	movs	r2, #0
 8005a06:	f1c9 0e20 	rsb	lr, r9, #32
 8005a0a:	6818      	ldr	r0, [r3, #0]
 8005a0c:	fa00 f009 	lsl.w	r0, r0, r9
 8005a10:	4310      	orrs	r0, r2
 8005a12:	f84a 0b04 	str.w	r0, [sl], #4
 8005a16:	f853 2b04 	ldr.w	r2, [r3], #4
 8005a1a:	459c      	cmp	ip, r3
 8005a1c:	fa22 f20e 	lsr.w	r2, r2, lr
 8005a20:	d8f3      	bhi.n	8005a0a <__lshift+0x6e>
 8005a22:	ebac 0304 	sub.w	r3, ip, r4
 8005a26:	3b15      	subs	r3, #21
 8005a28:	f023 0303 	bic.w	r3, r3, #3
 8005a2c:	3304      	adds	r3, #4
 8005a2e:	f104 0015 	add.w	r0, r4, #21
 8005a32:	4584      	cmp	ip, r0
 8005a34:	bf38      	it	cc
 8005a36:	2304      	movcc	r3, #4
 8005a38:	50ca      	str	r2, [r1, r3]
 8005a3a:	b10a      	cbz	r2, 8005a40 <__lshift+0xa4>
 8005a3c:	f108 0602 	add.w	r6, r8, #2
 8005a40:	3e01      	subs	r6, #1
 8005a42:	4638      	mov	r0, r7
 8005a44:	4621      	mov	r1, r4
 8005a46:	612e      	str	r6, [r5, #16]
 8005a48:	f7ff fddc 	bl	8005604 <_Bfree>
 8005a4c:	4628      	mov	r0, r5
 8005a4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005a52:	f842 0f04 	str.w	r0, [r2, #4]!
 8005a56:	3301      	adds	r3, #1
 8005a58:	e7c5      	b.n	80059e6 <__lshift+0x4a>
 8005a5a:	3904      	subs	r1, #4
 8005a5c:	f853 2b04 	ldr.w	r2, [r3], #4
 8005a60:	459c      	cmp	ip, r3
 8005a62:	f841 2f04 	str.w	r2, [r1, #4]!
 8005a66:	d8f9      	bhi.n	8005a5c <__lshift+0xc0>
 8005a68:	e7ea      	b.n	8005a40 <__lshift+0xa4>
 8005a6a:	bf00      	nop
 8005a6c:	080064b0 	.word	0x080064b0
 8005a70:	080064c1 	.word	0x080064c1

08005a74 <__mcmp>:
 8005a74:	4603      	mov	r3, r0
 8005a76:	690a      	ldr	r2, [r1, #16]
 8005a78:	6900      	ldr	r0, [r0, #16]
 8005a7a:	b530      	push	{r4, r5, lr}
 8005a7c:	1a80      	subs	r0, r0, r2
 8005a7e:	d10e      	bne.n	8005a9e <__mcmp+0x2a>
 8005a80:	3314      	adds	r3, #20
 8005a82:	3114      	adds	r1, #20
 8005a84:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8005a88:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8005a8c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8005a90:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8005a94:	4295      	cmp	r5, r2
 8005a96:	d003      	beq.n	8005aa0 <__mcmp+0x2c>
 8005a98:	d205      	bcs.n	8005aa6 <__mcmp+0x32>
 8005a9a:	f04f 30ff 	mov.w	r0, #4294967295
 8005a9e:	bd30      	pop	{r4, r5, pc}
 8005aa0:	42a3      	cmp	r3, r4
 8005aa2:	d3f3      	bcc.n	8005a8c <__mcmp+0x18>
 8005aa4:	e7fb      	b.n	8005a9e <__mcmp+0x2a>
 8005aa6:	2001      	movs	r0, #1
 8005aa8:	e7f9      	b.n	8005a9e <__mcmp+0x2a>
	...

08005aac <__mdiff>:
 8005aac:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ab0:	4689      	mov	r9, r1
 8005ab2:	4606      	mov	r6, r0
 8005ab4:	4611      	mov	r1, r2
 8005ab6:	4648      	mov	r0, r9
 8005ab8:	4614      	mov	r4, r2
 8005aba:	f7ff ffdb 	bl	8005a74 <__mcmp>
 8005abe:	1e05      	subs	r5, r0, #0
 8005ac0:	d112      	bne.n	8005ae8 <__mdiff+0x3c>
 8005ac2:	4629      	mov	r1, r5
 8005ac4:	4630      	mov	r0, r6
 8005ac6:	f7ff fd5d 	bl	8005584 <_Balloc>
 8005aca:	4602      	mov	r2, r0
 8005acc:	b928      	cbnz	r0, 8005ada <__mdiff+0x2e>
 8005ace:	f240 2137 	movw	r1, #567	@ 0x237
 8005ad2:	4b3e      	ldr	r3, [pc, #248]	@ (8005bcc <__mdiff+0x120>)
 8005ad4:	483e      	ldr	r0, [pc, #248]	@ (8005bd0 <__mdiff+0x124>)
 8005ad6:	f000 fb5f 	bl	8006198 <__assert_func>
 8005ada:	2301      	movs	r3, #1
 8005adc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8005ae0:	4610      	mov	r0, r2
 8005ae2:	b003      	add	sp, #12
 8005ae4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ae8:	bfbc      	itt	lt
 8005aea:	464b      	movlt	r3, r9
 8005aec:	46a1      	movlt	r9, r4
 8005aee:	4630      	mov	r0, r6
 8005af0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8005af4:	bfba      	itte	lt
 8005af6:	461c      	movlt	r4, r3
 8005af8:	2501      	movlt	r5, #1
 8005afa:	2500      	movge	r5, #0
 8005afc:	f7ff fd42 	bl	8005584 <_Balloc>
 8005b00:	4602      	mov	r2, r0
 8005b02:	b918      	cbnz	r0, 8005b0c <__mdiff+0x60>
 8005b04:	f240 2145 	movw	r1, #581	@ 0x245
 8005b08:	4b30      	ldr	r3, [pc, #192]	@ (8005bcc <__mdiff+0x120>)
 8005b0a:	e7e3      	b.n	8005ad4 <__mdiff+0x28>
 8005b0c:	f100 0b14 	add.w	fp, r0, #20
 8005b10:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8005b14:	f109 0310 	add.w	r3, r9, #16
 8005b18:	60c5      	str	r5, [r0, #12]
 8005b1a:	f04f 0c00 	mov.w	ip, #0
 8005b1e:	f109 0514 	add.w	r5, r9, #20
 8005b22:	46d9      	mov	r9, fp
 8005b24:	6926      	ldr	r6, [r4, #16]
 8005b26:	f104 0e14 	add.w	lr, r4, #20
 8005b2a:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8005b2e:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8005b32:	9301      	str	r3, [sp, #4]
 8005b34:	9b01      	ldr	r3, [sp, #4]
 8005b36:	f85e 0b04 	ldr.w	r0, [lr], #4
 8005b3a:	f853 af04 	ldr.w	sl, [r3, #4]!
 8005b3e:	b281      	uxth	r1, r0
 8005b40:	9301      	str	r3, [sp, #4]
 8005b42:	fa1f f38a 	uxth.w	r3, sl
 8005b46:	1a5b      	subs	r3, r3, r1
 8005b48:	0c00      	lsrs	r0, r0, #16
 8005b4a:	4463      	add	r3, ip
 8005b4c:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8005b50:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8005b54:	b29b      	uxth	r3, r3
 8005b56:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8005b5a:	4576      	cmp	r6, lr
 8005b5c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8005b60:	f849 3b04 	str.w	r3, [r9], #4
 8005b64:	d8e6      	bhi.n	8005b34 <__mdiff+0x88>
 8005b66:	1b33      	subs	r3, r6, r4
 8005b68:	3b15      	subs	r3, #21
 8005b6a:	f023 0303 	bic.w	r3, r3, #3
 8005b6e:	3415      	adds	r4, #21
 8005b70:	3304      	adds	r3, #4
 8005b72:	42a6      	cmp	r6, r4
 8005b74:	bf38      	it	cc
 8005b76:	2304      	movcc	r3, #4
 8005b78:	441d      	add	r5, r3
 8005b7a:	445b      	add	r3, fp
 8005b7c:	461e      	mov	r6, r3
 8005b7e:	462c      	mov	r4, r5
 8005b80:	4544      	cmp	r4, r8
 8005b82:	d30e      	bcc.n	8005ba2 <__mdiff+0xf6>
 8005b84:	f108 0103 	add.w	r1, r8, #3
 8005b88:	1b49      	subs	r1, r1, r5
 8005b8a:	f021 0103 	bic.w	r1, r1, #3
 8005b8e:	3d03      	subs	r5, #3
 8005b90:	45a8      	cmp	r8, r5
 8005b92:	bf38      	it	cc
 8005b94:	2100      	movcc	r1, #0
 8005b96:	440b      	add	r3, r1
 8005b98:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8005b9c:	b199      	cbz	r1, 8005bc6 <__mdiff+0x11a>
 8005b9e:	6117      	str	r7, [r2, #16]
 8005ba0:	e79e      	b.n	8005ae0 <__mdiff+0x34>
 8005ba2:	46e6      	mov	lr, ip
 8005ba4:	f854 1b04 	ldr.w	r1, [r4], #4
 8005ba8:	fa1f fc81 	uxth.w	ip, r1
 8005bac:	44f4      	add	ip, lr
 8005bae:	0c08      	lsrs	r0, r1, #16
 8005bb0:	4471      	add	r1, lr
 8005bb2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8005bb6:	b289      	uxth	r1, r1
 8005bb8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8005bbc:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8005bc0:	f846 1b04 	str.w	r1, [r6], #4
 8005bc4:	e7dc      	b.n	8005b80 <__mdiff+0xd4>
 8005bc6:	3f01      	subs	r7, #1
 8005bc8:	e7e6      	b.n	8005b98 <__mdiff+0xec>
 8005bca:	bf00      	nop
 8005bcc:	080064b0 	.word	0x080064b0
 8005bd0:	080064c1 	.word	0x080064c1

08005bd4 <__d2b>:
 8005bd4:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8005bd8:	2101      	movs	r1, #1
 8005bda:	4690      	mov	r8, r2
 8005bdc:	4699      	mov	r9, r3
 8005bde:	9e08      	ldr	r6, [sp, #32]
 8005be0:	f7ff fcd0 	bl	8005584 <_Balloc>
 8005be4:	4604      	mov	r4, r0
 8005be6:	b930      	cbnz	r0, 8005bf6 <__d2b+0x22>
 8005be8:	4602      	mov	r2, r0
 8005bea:	f240 310f 	movw	r1, #783	@ 0x30f
 8005bee:	4b23      	ldr	r3, [pc, #140]	@ (8005c7c <__d2b+0xa8>)
 8005bf0:	4823      	ldr	r0, [pc, #140]	@ (8005c80 <__d2b+0xac>)
 8005bf2:	f000 fad1 	bl	8006198 <__assert_func>
 8005bf6:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8005bfa:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005bfe:	b10d      	cbz	r5, 8005c04 <__d2b+0x30>
 8005c00:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005c04:	9301      	str	r3, [sp, #4]
 8005c06:	f1b8 0300 	subs.w	r3, r8, #0
 8005c0a:	d024      	beq.n	8005c56 <__d2b+0x82>
 8005c0c:	4668      	mov	r0, sp
 8005c0e:	9300      	str	r3, [sp, #0]
 8005c10:	f7ff fd7f 	bl	8005712 <__lo0bits>
 8005c14:	e9dd 1200 	ldrd	r1, r2, [sp]
 8005c18:	b1d8      	cbz	r0, 8005c52 <__d2b+0x7e>
 8005c1a:	f1c0 0320 	rsb	r3, r0, #32
 8005c1e:	fa02 f303 	lsl.w	r3, r2, r3
 8005c22:	430b      	orrs	r3, r1
 8005c24:	40c2      	lsrs	r2, r0
 8005c26:	6163      	str	r3, [r4, #20]
 8005c28:	9201      	str	r2, [sp, #4]
 8005c2a:	9b01      	ldr	r3, [sp, #4]
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	bf0c      	ite	eq
 8005c30:	2201      	moveq	r2, #1
 8005c32:	2202      	movne	r2, #2
 8005c34:	61a3      	str	r3, [r4, #24]
 8005c36:	6122      	str	r2, [r4, #16]
 8005c38:	b1ad      	cbz	r5, 8005c66 <__d2b+0x92>
 8005c3a:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8005c3e:	4405      	add	r5, r0
 8005c40:	6035      	str	r5, [r6, #0]
 8005c42:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8005c46:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005c48:	6018      	str	r0, [r3, #0]
 8005c4a:	4620      	mov	r0, r4
 8005c4c:	b002      	add	sp, #8
 8005c4e:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8005c52:	6161      	str	r1, [r4, #20]
 8005c54:	e7e9      	b.n	8005c2a <__d2b+0x56>
 8005c56:	a801      	add	r0, sp, #4
 8005c58:	f7ff fd5b 	bl	8005712 <__lo0bits>
 8005c5c:	9b01      	ldr	r3, [sp, #4]
 8005c5e:	2201      	movs	r2, #1
 8005c60:	6163      	str	r3, [r4, #20]
 8005c62:	3020      	adds	r0, #32
 8005c64:	e7e7      	b.n	8005c36 <__d2b+0x62>
 8005c66:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8005c6a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8005c6e:	6030      	str	r0, [r6, #0]
 8005c70:	6918      	ldr	r0, [r3, #16]
 8005c72:	f7ff fd2f 	bl	80056d4 <__hi0bits>
 8005c76:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8005c7a:	e7e4      	b.n	8005c46 <__d2b+0x72>
 8005c7c:	080064b0 	.word	0x080064b0
 8005c80:	080064c1 	.word	0x080064c1

08005c84 <__sfputc_r>:
 8005c84:	6893      	ldr	r3, [r2, #8]
 8005c86:	b410      	push	{r4}
 8005c88:	3b01      	subs	r3, #1
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	6093      	str	r3, [r2, #8]
 8005c8e:	da07      	bge.n	8005ca0 <__sfputc_r+0x1c>
 8005c90:	6994      	ldr	r4, [r2, #24]
 8005c92:	42a3      	cmp	r3, r4
 8005c94:	db01      	blt.n	8005c9a <__sfputc_r+0x16>
 8005c96:	290a      	cmp	r1, #10
 8005c98:	d102      	bne.n	8005ca0 <__sfputc_r+0x1c>
 8005c9a:	bc10      	pop	{r4}
 8005c9c:	f7fe bbff 	b.w	800449e <__swbuf_r>
 8005ca0:	6813      	ldr	r3, [r2, #0]
 8005ca2:	1c58      	adds	r0, r3, #1
 8005ca4:	6010      	str	r0, [r2, #0]
 8005ca6:	7019      	strb	r1, [r3, #0]
 8005ca8:	4608      	mov	r0, r1
 8005caa:	bc10      	pop	{r4}
 8005cac:	4770      	bx	lr

08005cae <__sfputs_r>:
 8005cae:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005cb0:	4606      	mov	r6, r0
 8005cb2:	460f      	mov	r7, r1
 8005cb4:	4614      	mov	r4, r2
 8005cb6:	18d5      	adds	r5, r2, r3
 8005cb8:	42ac      	cmp	r4, r5
 8005cba:	d101      	bne.n	8005cc0 <__sfputs_r+0x12>
 8005cbc:	2000      	movs	r0, #0
 8005cbe:	e007      	b.n	8005cd0 <__sfputs_r+0x22>
 8005cc0:	463a      	mov	r2, r7
 8005cc2:	4630      	mov	r0, r6
 8005cc4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005cc8:	f7ff ffdc 	bl	8005c84 <__sfputc_r>
 8005ccc:	1c43      	adds	r3, r0, #1
 8005cce:	d1f3      	bne.n	8005cb8 <__sfputs_r+0xa>
 8005cd0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005cd4 <_vfiprintf_r>:
 8005cd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005cd8:	460d      	mov	r5, r1
 8005cda:	4614      	mov	r4, r2
 8005cdc:	4698      	mov	r8, r3
 8005cde:	4606      	mov	r6, r0
 8005ce0:	b09d      	sub	sp, #116	@ 0x74
 8005ce2:	b118      	cbz	r0, 8005cec <_vfiprintf_r+0x18>
 8005ce4:	6a03      	ldr	r3, [r0, #32]
 8005ce6:	b90b      	cbnz	r3, 8005cec <_vfiprintf_r+0x18>
 8005ce8:	f7fe faf0 	bl	80042cc <__sinit>
 8005cec:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005cee:	07d9      	lsls	r1, r3, #31
 8005cf0:	d405      	bmi.n	8005cfe <_vfiprintf_r+0x2a>
 8005cf2:	89ab      	ldrh	r3, [r5, #12]
 8005cf4:	059a      	lsls	r2, r3, #22
 8005cf6:	d402      	bmi.n	8005cfe <_vfiprintf_r+0x2a>
 8005cf8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005cfa:	f7fe fce2 	bl	80046c2 <__retarget_lock_acquire_recursive>
 8005cfe:	89ab      	ldrh	r3, [r5, #12]
 8005d00:	071b      	lsls	r3, r3, #28
 8005d02:	d501      	bpl.n	8005d08 <_vfiprintf_r+0x34>
 8005d04:	692b      	ldr	r3, [r5, #16]
 8005d06:	b99b      	cbnz	r3, 8005d30 <_vfiprintf_r+0x5c>
 8005d08:	4629      	mov	r1, r5
 8005d0a:	4630      	mov	r0, r6
 8005d0c:	f7fe fc06 	bl	800451c <__swsetup_r>
 8005d10:	b170      	cbz	r0, 8005d30 <_vfiprintf_r+0x5c>
 8005d12:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005d14:	07dc      	lsls	r4, r3, #31
 8005d16:	d504      	bpl.n	8005d22 <_vfiprintf_r+0x4e>
 8005d18:	f04f 30ff 	mov.w	r0, #4294967295
 8005d1c:	b01d      	add	sp, #116	@ 0x74
 8005d1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d22:	89ab      	ldrh	r3, [r5, #12]
 8005d24:	0598      	lsls	r0, r3, #22
 8005d26:	d4f7      	bmi.n	8005d18 <_vfiprintf_r+0x44>
 8005d28:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005d2a:	f7fe fccb 	bl	80046c4 <__retarget_lock_release_recursive>
 8005d2e:	e7f3      	b.n	8005d18 <_vfiprintf_r+0x44>
 8005d30:	2300      	movs	r3, #0
 8005d32:	9309      	str	r3, [sp, #36]	@ 0x24
 8005d34:	2320      	movs	r3, #32
 8005d36:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005d3a:	2330      	movs	r3, #48	@ 0x30
 8005d3c:	f04f 0901 	mov.w	r9, #1
 8005d40:	f8cd 800c 	str.w	r8, [sp, #12]
 8005d44:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8005ef0 <_vfiprintf_r+0x21c>
 8005d48:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005d4c:	4623      	mov	r3, r4
 8005d4e:	469a      	mov	sl, r3
 8005d50:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005d54:	b10a      	cbz	r2, 8005d5a <_vfiprintf_r+0x86>
 8005d56:	2a25      	cmp	r2, #37	@ 0x25
 8005d58:	d1f9      	bne.n	8005d4e <_vfiprintf_r+0x7a>
 8005d5a:	ebba 0b04 	subs.w	fp, sl, r4
 8005d5e:	d00b      	beq.n	8005d78 <_vfiprintf_r+0xa4>
 8005d60:	465b      	mov	r3, fp
 8005d62:	4622      	mov	r2, r4
 8005d64:	4629      	mov	r1, r5
 8005d66:	4630      	mov	r0, r6
 8005d68:	f7ff ffa1 	bl	8005cae <__sfputs_r>
 8005d6c:	3001      	adds	r0, #1
 8005d6e:	f000 80a7 	beq.w	8005ec0 <_vfiprintf_r+0x1ec>
 8005d72:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005d74:	445a      	add	r2, fp
 8005d76:	9209      	str	r2, [sp, #36]	@ 0x24
 8005d78:	f89a 3000 	ldrb.w	r3, [sl]
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	f000 809f 	beq.w	8005ec0 <_vfiprintf_r+0x1ec>
 8005d82:	2300      	movs	r3, #0
 8005d84:	f04f 32ff 	mov.w	r2, #4294967295
 8005d88:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005d8c:	f10a 0a01 	add.w	sl, sl, #1
 8005d90:	9304      	str	r3, [sp, #16]
 8005d92:	9307      	str	r3, [sp, #28]
 8005d94:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005d98:	931a      	str	r3, [sp, #104]	@ 0x68
 8005d9a:	4654      	mov	r4, sl
 8005d9c:	2205      	movs	r2, #5
 8005d9e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005da2:	4853      	ldr	r0, [pc, #332]	@ (8005ef0 <_vfiprintf_r+0x21c>)
 8005da4:	f7fe fc8f 	bl	80046c6 <memchr>
 8005da8:	9a04      	ldr	r2, [sp, #16]
 8005daa:	b9d8      	cbnz	r0, 8005de4 <_vfiprintf_r+0x110>
 8005dac:	06d1      	lsls	r1, r2, #27
 8005dae:	bf44      	itt	mi
 8005db0:	2320      	movmi	r3, #32
 8005db2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005db6:	0713      	lsls	r3, r2, #28
 8005db8:	bf44      	itt	mi
 8005dba:	232b      	movmi	r3, #43	@ 0x2b
 8005dbc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005dc0:	f89a 3000 	ldrb.w	r3, [sl]
 8005dc4:	2b2a      	cmp	r3, #42	@ 0x2a
 8005dc6:	d015      	beq.n	8005df4 <_vfiprintf_r+0x120>
 8005dc8:	4654      	mov	r4, sl
 8005dca:	2000      	movs	r0, #0
 8005dcc:	f04f 0c0a 	mov.w	ip, #10
 8005dd0:	9a07      	ldr	r2, [sp, #28]
 8005dd2:	4621      	mov	r1, r4
 8005dd4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005dd8:	3b30      	subs	r3, #48	@ 0x30
 8005dda:	2b09      	cmp	r3, #9
 8005ddc:	d94b      	bls.n	8005e76 <_vfiprintf_r+0x1a2>
 8005dde:	b1b0      	cbz	r0, 8005e0e <_vfiprintf_r+0x13a>
 8005de0:	9207      	str	r2, [sp, #28]
 8005de2:	e014      	b.n	8005e0e <_vfiprintf_r+0x13a>
 8005de4:	eba0 0308 	sub.w	r3, r0, r8
 8005de8:	fa09 f303 	lsl.w	r3, r9, r3
 8005dec:	4313      	orrs	r3, r2
 8005dee:	46a2      	mov	sl, r4
 8005df0:	9304      	str	r3, [sp, #16]
 8005df2:	e7d2      	b.n	8005d9a <_vfiprintf_r+0xc6>
 8005df4:	9b03      	ldr	r3, [sp, #12]
 8005df6:	1d19      	adds	r1, r3, #4
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	9103      	str	r1, [sp, #12]
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	bfbb      	ittet	lt
 8005e00:	425b      	neglt	r3, r3
 8005e02:	f042 0202 	orrlt.w	r2, r2, #2
 8005e06:	9307      	strge	r3, [sp, #28]
 8005e08:	9307      	strlt	r3, [sp, #28]
 8005e0a:	bfb8      	it	lt
 8005e0c:	9204      	strlt	r2, [sp, #16]
 8005e0e:	7823      	ldrb	r3, [r4, #0]
 8005e10:	2b2e      	cmp	r3, #46	@ 0x2e
 8005e12:	d10a      	bne.n	8005e2a <_vfiprintf_r+0x156>
 8005e14:	7863      	ldrb	r3, [r4, #1]
 8005e16:	2b2a      	cmp	r3, #42	@ 0x2a
 8005e18:	d132      	bne.n	8005e80 <_vfiprintf_r+0x1ac>
 8005e1a:	9b03      	ldr	r3, [sp, #12]
 8005e1c:	3402      	adds	r4, #2
 8005e1e:	1d1a      	adds	r2, r3, #4
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	9203      	str	r2, [sp, #12]
 8005e24:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005e28:	9305      	str	r3, [sp, #20]
 8005e2a:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8005ef4 <_vfiprintf_r+0x220>
 8005e2e:	2203      	movs	r2, #3
 8005e30:	4650      	mov	r0, sl
 8005e32:	7821      	ldrb	r1, [r4, #0]
 8005e34:	f7fe fc47 	bl	80046c6 <memchr>
 8005e38:	b138      	cbz	r0, 8005e4a <_vfiprintf_r+0x176>
 8005e3a:	2240      	movs	r2, #64	@ 0x40
 8005e3c:	9b04      	ldr	r3, [sp, #16]
 8005e3e:	eba0 000a 	sub.w	r0, r0, sl
 8005e42:	4082      	lsls	r2, r0
 8005e44:	4313      	orrs	r3, r2
 8005e46:	3401      	adds	r4, #1
 8005e48:	9304      	str	r3, [sp, #16]
 8005e4a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005e4e:	2206      	movs	r2, #6
 8005e50:	4829      	ldr	r0, [pc, #164]	@ (8005ef8 <_vfiprintf_r+0x224>)
 8005e52:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005e56:	f7fe fc36 	bl	80046c6 <memchr>
 8005e5a:	2800      	cmp	r0, #0
 8005e5c:	d03f      	beq.n	8005ede <_vfiprintf_r+0x20a>
 8005e5e:	4b27      	ldr	r3, [pc, #156]	@ (8005efc <_vfiprintf_r+0x228>)
 8005e60:	bb1b      	cbnz	r3, 8005eaa <_vfiprintf_r+0x1d6>
 8005e62:	9b03      	ldr	r3, [sp, #12]
 8005e64:	3307      	adds	r3, #7
 8005e66:	f023 0307 	bic.w	r3, r3, #7
 8005e6a:	3308      	adds	r3, #8
 8005e6c:	9303      	str	r3, [sp, #12]
 8005e6e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005e70:	443b      	add	r3, r7
 8005e72:	9309      	str	r3, [sp, #36]	@ 0x24
 8005e74:	e76a      	b.n	8005d4c <_vfiprintf_r+0x78>
 8005e76:	460c      	mov	r4, r1
 8005e78:	2001      	movs	r0, #1
 8005e7a:	fb0c 3202 	mla	r2, ip, r2, r3
 8005e7e:	e7a8      	b.n	8005dd2 <_vfiprintf_r+0xfe>
 8005e80:	2300      	movs	r3, #0
 8005e82:	f04f 0c0a 	mov.w	ip, #10
 8005e86:	4619      	mov	r1, r3
 8005e88:	3401      	adds	r4, #1
 8005e8a:	9305      	str	r3, [sp, #20]
 8005e8c:	4620      	mov	r0, r4
 8005e8e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005e92:	3a30      	subs	r2, #48	@ 0x30
 8005e94:	2a09      	cmp	r2, #9
 8005e96:	d903      	bls.n	8005ea0 <_vfiprintf_r+0x1cc>
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d0c6      	beq.n	8005e2a <_vfiprintf_r+0x156>
 8005e9c:	9105      	str	r1, [sp, #20]
 8005e9e:	e7c4      	b.n	8005e2a <_vfiprintf_r+0x156>
 8005ea0:	4604      	mov	r4, r0
 8005ea2:	2301      	movs	r3, #1
 8005ea4:	fb0c 2101 	mla	r1, ip, r1, r2
 8005ea8:	e7f0      	b.n	8005e8c <_vfiprintf_r+0x1b8>
 8005eaa:	ab03      	add	r3, sp, #12
 8005eac:	9300      	str	r3, [sp, #0]
 8005eae:	462a      	mov	r2, r5
 8005eb0:	4630      	mov	r0, r6
 8005eb2:	4b13      	ldr	r3, [pc, #76]	@ (8005f00 <_vfiprintf_r+0x22c>)
 8005eb4:	a904      	add	r1, sp, #16
 8005eb6:	f7fd fdbf 	bl	8003a38 <_printf_float>
 8005eba:	4607      	mov	r7, r0
 8005ebc:	1c78      	adds	r0, r7, #1
 8005ebe:	d1d6      	bne.n	8005e6e <_vfiprintf_r+0x19a>
 8005ec0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005ec2:	07d9      	lsls	r1, r3, #31
 8005ec4:	d405      	bmi.n	8005ed2 <_vfiprintf_r+0x1fe>
 8005ec6:	89ab      	ldrh	r3, [r5, #12]
 8005ec8:	059a      	lsls	r2, r3, #22
 8005eca:	d402      	bmi.n	8005ed2 <_vfiprintf_r+0x1fe>
 8005ecc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005ece:	f7fe fbf9 	bl	80046c4 <__retarget_lock_release_recursive>
 8005ed2:	89ab      	ldrh	r3, [r5, #12]
 8005ed4:	065b      	lsls	r3, r3, #25
 8005ed6:	f53f af1f 	bmi.w	8005d18 <_vfiprintf_r+0x44>
 8005eda:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005edc:	e71e      	b.n	8005d1c <_vfiprintf_r+0x48>
 8005ede:	ab03      	add	r3, sp, #12
 8005ee0:	9300      	str	r3, [sp, #0]
 8005ee2:	462a      	mov	r2, r5
 8005ee4:	4630      	mov	r0, r6
 8005ee6:	4b06      	ldr	r3, [pc, #24]	@ (8005f00 <_vfiprintf_r+0x22c>)
 8005ee8:	a904      	add	r1, sp, #16
 8005eea:	f7fe f843 	bl	8003f74 <_printf_i>
 8005eee:	e7e4      	b.n	8005eba <_vfiprintf_r+0x1e6>
 8005ef0:	08006618 	.word	0x08006618
 8005ef4:	0800661e 	.word	0x0800661e
 8005ef8:	08006622 	.word	0x08006622
 8005efc:	08003a39 	.word	0x08003a39
 8005f00:	08005caf 	.word	0x08005caf

08005f04 <__sflush_r>:
 8005f04:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005f08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f0a:	0716      	lsls	r6, r2, #28
 8005f0c:	4605      	mov	r5, r0
 8005f0e:	460c      	mov	r4, r1
 8005f10:	d454      	bmi.n	8005fbc <__sflush_r+0xb8>
 8005f12:	684b      	ldr	r3, [r1, #4]
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	dc02      	bgt.n	8005f1e <__sflush_r+0x1a>
 8005f18:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	dd48      	ble.n	8005fb0 <__sflush_r+0xac>
 8005f1e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005f20:	2e00      	cmp	r6, #0
 8005f22:	d045      	beq.n	8005fb0 <__sflush_r+0xac>
 8005f24:	2300      	movs	r3, #0
 8005f26:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8005f2a:	682f      	ldr	r7, [r5, #0]
 8005f2c:	6a21      	ldr	r1, [r4, #32]
 8005f2e:	602b      	str	r3, [r5, #0]
 8005f30:	d030      	beq.n	8005f94 <__sflush_r+0x90>
 8005f32:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8005f34:	89a3      	ldrh	r3, [r4, #12]
 8005f36:	0759      	lsls	r1, r3, #29
 8005f38:	d505      	bpl.n	8005f46 <__sflush_r+0x42>
 8005f3a:	6863      	ldr	r3, [r4, #4]
 8005f3c:	1ad2      	subs	r2, r2, r3
 8005f3e:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005f40:	b10b      	cbz	r3, 8005f46 <__sflush_r+0x42>
 8005f42:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005f44:	1ad2      	subs	r2, r2, r3
 8005f46:	2300      	movs	r3, #0
 8005f48:	4628      	mov	r0, r5
 8005f4a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005f4c:	6a21      	ldr	r1, [r4, #32]
 8005f4e:	47b0      	blx	r6
 8005f50:	1c43      	adds	r3, r0, #1
 8005f52:	89a3      	ldrh	r3, [r4, #12]
 8005f54:	d106      	bne.n	8005f64 <__sflush_r+0x60>
 8005f56:	6829      	ldr	r1, [r5, #0]
 8005f58:	291d      	cmp	r1, #29
 8005f5a:	d82b      	bhi.n	8005fb4 <__sflush_r+0xb0>
 8005f5c:	4a28      	ldr	r2, [pc, #160]	@ (8006000 <__sflush_r+0xfc>)
 8005f5e:	410a      	asrs	r2, r1
 8005f60:	07d6      	lsls	r6, r2, #31
 8005f62:	d427      	bmi.n	8005fb4 <__sflush_r+0xb0>
 8005f64:	2200      	movs	r2, #0
 8005f66:	6062      	str	r2, [r4, #4]
 8005f68:	6922      	ldr	r2, [r4, #16]
 8005f6a:	04d9      	lsls	r1, r3, #19
 8005f6c:	6022      	str	r2, [r4, #0]
 8005f6e:	d504      	bpl.n	8005f7a <__sflush_r+0x76>
 8005f70:	1c42      	adds	r2, r0, #1
 8005f72:	d101      	bne.n	8005f78 <__sflush_r+0x74>
 8005f74:	682b      	ldr	r3, [r5, #0]
 8005f76:	b903      	cbnz	r3, 8005f7a <__sflush_r+0x76>
 8005f78:	6560      	str	r0, [r4, #84]	@ 0x54
 8005f7a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005f7c:	602f      	str	r7, [r5, #0]
 8005f7e:	b1b9      	cbz	r1, 8005fb0 <__sflush_r+0xac>
 8005f80:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005f84:	4299      	cmp	r1, r3
 8005f86:	d002      	beq.n	8005f8e <__sflush_r+0x8a>
 8005f88:	4628      	mov	r0, r5
 8005f8a:	f7ff f9fd 	bl	8005388 <_free_r>
 8005f8e:	2300      	movs	r3, #0
 8005f90:	6363      	str	r3, [r4, #52]	@ 0x34
 8005f92:	e00d      	b.n	8005fb0 <__sflush_r+0xac>
 8005f94:	2301      	movs	r3, #1
 8005f96:	4628      	mov	r0, r5
 8005f98:	47b0      	blx	r6
 8005f9a:	4602      	mov	r2, r0
 8005f9c:	1c50      	adds	r0, r2, #1
 8005f9e:	d1c9      	bne.n	8005f34 <__sflush_r+0x30>
 8005fa0:	682b      	ldr	r3, [r5, #0]
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d0c6      	beq.n	8005f34 <__sflush_r+0x30>
 8005fa6:	2b1d      	cmp	r3, #29
 8005fa8:	d001      	beq.n	8005fae <__sflush_r+0xaa>
 8005faa:	2b16      	cmp	r3, #22
 8005fac:	d11d      	bne.n	8005fea <__sflush_r+0xe6>
 8005fae:	602f      	str	r7, [r5, #0]
 8005fb0:	2000      	movs	r0, #0
 8005fb2:	e021      	b.n	8005ff8 <__sflush_r+0xf4>
 8005fb4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005fb8:	b21b      	sxth	r3, r3
 8005fba:	e01a      	b.n	8005ff2 <__sflush_r+0xee>
 8005fbc:	690f      	ldr	r7, [r1, #16]
 8005fbe:	2f00      	cmp	r7, #0
 8005fc0:	d0f6      	beq.n	8005fb0 <__sflush_r+0xac>
 8005fc2:	0793      	lsls	r3, r2, #30
 8005fc4:	bf18      	it	ne
 8005fc6:	2300      	movne	r3, #0
 8005fc8:	680e      	ldr	r6, [r1, #0]
 8005fca:	bf08      	it	eq
 8005fcc:	694b      	ldreq	r3, [r1, #20]
 8005fce:	1bf6      	subs	r6, r6, r7
 8005fd0:	600f      	str	r7, [r1, #0]
 8005fd2:	608b      	str	r3, [r1, #8]
 8005fd4:	2e00      	cmp	r6, #0
 8005fd6:	ddeb      	ble.n	8005fb0 <__sflush_r+0xac>
 8005fd8:	4633      	mov	r3, r6
 8005fda:	463a      	mov	r2, r7
 8005fdc:	4628      	mov	r0, r5
 8005fde:	6a21      	ldr	r1, [r4, #32]
 8005fe0:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8005fe4:	47e0      	blx	ip
 8005fe6:	2800      	cmp	r0, #0
 8005fe8:	dc07      	bgt.n	8005ffa <__sflush_r+0xf6>
 8005fea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005fee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005ff2:	f04f 30ff 	mov.w	r0, #4294967295
 8005ff6:	81a3      	strh	r3, [r4, #12]
 8005ff8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005ffa:	4407      	add	r7, r0
 8005ffc:	1a36      	subs	r6, r6, r0
 8005ffe:	e7e9      	b.n	8005fd4 <__sflush_r+0xd0>
 8006000:	dfbffffe 	.word	0xdfbffffe

08006004 <_fflush_r>:
 8006004:	b538      	push	{r3, r4, r5, lr}
 8006006:	690b      	ldr	r3, [r1, #16]
 8006008:	4605      	mov	r5, r0
 800600a:	460c      	mov	r4, r1
 800600c:	b913      	cbnz	r3, 8006014 <_fflush_r+0x10>
 800600e:	2500      	movs	r5, #0
 8006010:	4628      	mov	r0, r5
 8006012:	bd38      	pop	{r3, r4, r5, pc}
 8006014:	b118      	cbz	r0, 800601e <_fflush_r+0x1a>
 8006016:	6a03      	ldr	r3, [r0, #32]
 8006018:	b90b      	cbnz	r3, 800601e <_fflush_r+0x1a>
 800601a:	f7fe f957 	bl	80042cc <__sinit>
 800601e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006022:	2b00      	cmp	r3, #0
 8006024:	d0f3      	beq.n	800600e <_fflush_r+0xa>
 8006026:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006028:	07d0      	lsls	r0, r2, #31
 800602a:	d404      	bmi.n	8006036 <_fflush_r+0x32>
 800602c:	0599      	lsls	r1, r3, #22
 800602e:	d402      	bmi.n	8006036 <_fflush_r+0x32>
 8006030:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006032:	f7fe fb46 	bl	80046c2 <__retarget_lock_acquire_recursive>
 8006036:	4628      	mov	r0, r5
 8006038:	4621      	mov	r1, r4
 800603a:	f7ff ff63 	bl	8005f04 <__sflush_r>
 800603e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006040:	4605      	mov	r5, r0
 8006042:	07da      	lsls	r2, r3, #31
 8006044:	d4e4      	bmi.n	8006010 <_fflush_r+0xc>
 8006046:	89a3      	ldrh	r3, [r4, #12]
 8006048:	059b      	lsls	r3, r3, #22
 800604a:	d4e1      	bmi.n	8006010 <_fflush_r+0xc>
 800604c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800604e:	f7fe fb39 	bl	80046c4 <__retarget_lock_release_recursive>
 8006052:	e7dd      	b.n	8006010 <_fflush_r+0xc>

08006054 <__swhatbuf_r>:
 8006054:	b570      	push	{r4, r5, r6, lr}
 8006056:	460c      	mov	r4, r1
 8006058:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800605c:	4615      	mov	r5, r2
 800605e:	2900      	cmp	r1, #0
 8006060:	461e      	mov	r6, r3
 8006062:	b096      	sub	sp, #88	@ 0x58
 8006064:	da0c      	bge.n	8006080 <__swhatbuf_r+0x2c>
 8006066:	89a3      	ldrh	r3, [r4, #12]
 8006068:	2100      	movs	r1, #0
 800606a:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800606e:	bf14      	ite	ne
 8006070:	2340      	movne	r3, #64	@ 0x40
 8006072:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8006076:	2000      	movs	r0, #0
 8006078:	6031      	str	r1, [r6, #0]
 800607a:	602b      	str	r3, [r5, #0]
 800607c:	b016      	add	sp, #88	@ 0x58
 800607e:	bd70      	pop	{r4, r5, r6, pc}
 8006080:	466a      	mov	r2, sp
 8006082:	f000 f849 	bl	8006118 <_fstat_r>
 8006086:	2800      	cmp	r0, #0
 8006088:	dbed      	blt.n	8006066 <__swhatbuf_r+0x12>
 800608a:	9901      	ldr	r1, [sp, #4]
 800608c:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8006090:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8006094:	4259      	negs	r1, r3
 8006096:	4159      	adcs	r1, r3
 8006098:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800609c:	e7eb      	b.n	8006076 <__swhatbuf_r+0x22>

0800609e <__smakebuf_r>:
 800609e:	898b      	ldrh	r3, [r1, #12]
 80060a0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80060a2:	079d      	lsls	r5, r3, #30
 80060a4:	4606      	mov	r6, r0
 80060a6:	460c      	mov	r4, r1
 80060a8:	d507      	bpl.n	80060ba <__smakebuf_r+0x1c>
 80060aa:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80060ae:	6023      	str	r3, [r4, #0]
 80060b0:	6123      	str	r3, [r4, #16]
 80060b2:	2301      	movs	r3, #1
 80060b4:	6163      	str	r3, [r4, #20]
 80060b6:	b003      	add	sp, #12
 80060b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80060ba:	466a      	mov	r2, sp
 80060bc:	ab01      	add	r3, sp, #4
 80060be:	f7ff ffc9 	bl	8006054 <__swhatbuf_r>
 80060c2:	9f00      	ldr	r7, [sp, #0]
 80060c4:	4605      	mov	r5, r0
 80060c6:	4639      	mov	r1, r7
 80060c8:	4630      	mov	r0, r6
 80060ca:	f7ff f9cf 	bl	800546c <_malloc_r>
 80060ce:	b948      	cbnz	r0, 80060e4 <__smakebuf_r+0x46>
 80060d0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80060d4:	059a      	lsls	r2, r3, #22
 80060d6:	d4ee      	bmi.n	80060b6 <__smakebuf_r+0x18>
 80060d8:	f023 0303 	bic.w	r3, r3, #3
 80060dc:	f043 0302 	orr.w	r3, r3, #2
 80060e0:	81a3      	strh	r3, [r4, #12]
 80060e2:	e7e2      	b.n	80060aa <__smakebuf_r+0xc>
 80060e4:	89a3      	ldrh	r3, [r4, #12]
 80060e6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80060ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80060ee:	81a3      	strh	r3, [r4, #12]
 80060f0:	9b01      	ldr	r3, [sp, #4]
 80060f2:	6020      	str	r0, [r4, #0]
 80060f4:	b15b      	cbz	r3, 800610e <__smakebuf_r+0x70>
 80060f6:	4630      	mov	r0, r6
 80060f8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80060fc:	f000 f81e 	bl	800613c <_isatty_r>
 8006100:	b128      	cbz	r0, 800610e <__smakebuf_r+0x70>
 8006102:	89a3      	ldrh	r3, [r4, #12]
 8006104:	f023 0303 	bic.w	r3, r3, #3
 8006108:	f043 0301 	orr.w	r3, r3, #1
 800610c:	81a3      	strh	r3, [r4, #12]
 800610e:	89a3      	ldrh	r3, [r4, #12]
 8006110:	431d      	orrs	r5, r3
 8006112:	81a5      	strh	r5, [r4, #12]
 8006114:	e7cf      	b.n	80060b6 <__smakebuf_r+0x18>
	...

08006118 <_fstat_r>:
 8006118:	b538      	push	{r3, r4, r5, lr}
 800611a:	2300      	movs	r3, #0
 800611c:	4d06      	ldr	r5, [pc, #24]	@ (8006138 <_fstat_r+0x20>)
 800611e:	4604      	mov	r4, r0
 8006120:	4608      	mov	r0, r1
 8006122:	4611      	mov	r1, r2
 8006124:	602b      	str	r3, [r5, #0]
 8006126:	f7fb fcbe 	bl	8001aa6 <_fstat>
 800612a:	1c43      	adds	r3, r0, #1
 800612c:	d102      	bne.n	8006134 <_fstat_r+0x1c>
 800612e:	682b      	ldr	r3, [r5, #0]
 8006130:	b103      	cbz	r3, 8006134 <_fstat_r+0x1c>
 8006132:	6023      	str	r3, [r4, #0]
 8006134:	bd38      	pop	{r3, r4, r5, pc}
 8006136:	bf00      	nop
 8006138:	200003cc 	.word	0x200003cc

0800613c <_isatty_r>:
 800613c:	b538      	push	{r3, r4, r5, lr}
 800613e:	2300      	movs	r3, #0
 8006140:	4d05      	ldr	r5, [pc, #20]	@ (8006158 <_isatty_r+0x1c>)
 8006142:	4604      	mov	r4, r0
 8006144:	4608      	mov	r0, r1
 8006146:	602b      	str	r3, [r5, #0]
 8006148:	f7fb fcbc 	bl	8001ac4 <_isatty>
 800614c:	1c43      	adds	r3, r0, #1
 800614e:	d102      	bne.n	8006156 <_isatty_r+0x1a>
 8006150:	682b      	ldr	r3, [r5, #0]
 8006152:	b103      	cbz	r3, 8006156 <_isatty_r+0x1a>
 8006154:	6023      	str	r3, [r4, #0]
 8006156:	bd38      	pop	{r3, r4, r5, pc}
 8006158:	200003cc 	.word	0x200003cc

0800615c <_sbrk_r>:
 800615c:	b538      	push	{r3, r4, r5, lr}
 800615e:	2300      	movs	r3, #0
 8006160:	4d05      	ldr	r5, [pc, #20]	@ (8006178 <_sbrk_r+0x1c>)
 8006162:	4604      	mov	r4, r0
 8006164:	4608      	mov	r0, r1
 8006166:	602b      	str	r3, [r5, #0]
 8006168:	f7fb fcc2 	bl	8001af0 <_sbrk>
 800616c:	1c43      	adds	r3, r0, #1
 800616e:	d102      	bne.n	8006176 <_sbrk_r+0x1a>
 8006170:	682b      	ldr	r3, [r5, #0]
 8006172:	b103      	cbz	r3, 8006176 <_sbrk_r+0x1a>
 8006174:	6023      	str	r3, [r4, #0]
 8006176:	bd38      	pop	{r3, r4, r5, pc}
 8006178:	200003cc 	.word	0x200003cc

0800617c <memcpy>:
 800617c:	440a      	add	r2, r1
 800617e:	4291      	cmp	r1, r2
 8006180:	f100 33ff 	add.w	r3, r0, #4294967295
 8006184:	d100      	bne.n	8006188 <memcpy+0xc>
 8006186:	4770      	bx	lr
 8006188:	b510      	push	{r4, lr}
 800618a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800618e:	4291      	cmp	r1, r2
 8006190:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006194:	d1f9      	bne.n	800618a <memcpy+0xe>
 8006196:	bd10      	pop	{r4, pc}

08006198 <__assert_func>:
 8006198:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800619a:	4614      	mov	r4, r2
 800619c:	461a      	mov	r2, r3
 800619e:	4b09      	ldr	r3, [pc, #36]	@ (80061c4 <__assert_func+0x2c>)
 80061a0:	4605      	mov	r5, r0
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	68d8      	ldr	r0, [r3, #12]
 80061a6:	b954      	cbnz	r4, 80061be <__assert_func+0x26>
 80061a8:	4b07      	ldr	r3, [pc, #28]	@ (80061c8 <__assert_func+0x30>)
 80061aa:	461c      	mov	r4, r3
 80061ac:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80061b0:	9100      	str	r1, [sp, #0]
 80061b2:	462b      	mov	r3, r5
 80061b4:	4905      	ldr	r1, [pc, #20]	@ (80061cc <__assert_func+0x34>)
 80061b6:	f000 f841 	bl	800623c <fiprintf>
 80061ba:	f000 f851 	bl	8006260 <abort>
 80061be:	4b04      	ldr	r3, [pc, #16]	@ (80061d0 <__assert_func+0x38>)
 80061c0:	e7f4      	b.n	80061ac <__assert_func+0x14>
 80061c2:	bf00      	nop
 80061c4:	20000030 	.word	0x20000030
 80061c8:	0800666e 	.word	0x0800666e
 80061cc:	08006640 	.word	0x08006640
 80061d0:	08006633 	.word	0x08006633

080061d4 <_calloc_r>:
 80061d4:	b570      	push	{r4, r5, r6, lr}
 80061d6:	fba1 5402 	umull	r5, r4, r1, r2
 80061da:	b93c      	cbnz	r4, 80061ec <_calloc_r+0x18>
 80061dc:	4629      	mov	r1, r5
 80061de:	f7ff f945 	bl	800546c <_malloc_r>
 80061e2:	4606      	mov	r6, r0
 80061e4:	b928      	cbnz	r0, 80061f2 <_calloc_r+0x1e>
 80061e6:	2600      	movs	r6, #0
 80061e8:	4630      	mov	r0, r6
 80061ea:	bd70      	pop	{r4, r5, r6, pc}
 80061ec:	220c      	movs	r2, #12
 80061ee:	6002      	str	r2, [r0, #0]
 80061f0:	e7f9      	b.n	80061e6 <_calloc_r+0x12>
 80061f2:	462a      	mov	r2, r5
 80061f4:	4621      	mov	r1, r4
 80061f6:	f7fe f9e7 	bl	80045c8 <memset>
 80061fa:	e7f5      	b.n	80061e8 <_calloc_r+0x14>

080061fc <__ascii_mbtowc>:
 80061fc:	b082      	sub	sp, #8
 80061fe:	b901      	cbnz	r1, 8006202 <__ascii_mbtowc+0x6>
 8006200:	a901      	add	r1, sp, #4
 8006202:	b142      	cbz	r2, 8006216 <__ascii_mbtowc+0x1a>
 8006204:	b14b      	cbz	r3, 800621a <__ascii_mbtowc+0x1e>
 8006206:	7813      	ldrb	r3, [r2, #0]
 8006208:	600b      	str	r3, [r1, #0]
 800620a:	7812      	ldrb	r2, [r2, #0]
 800620c:	1e10      	subs	r0, r2, #0
 800620e:	bf18      	it	ne
 8006210:	2001      	movne	r0, #1
 8006212:	b002      	add	sp, #8
 8006214:	4770      	bx	lr
 8006216:	4610      	mov	r0, r2
 8006218:	e7fb      	b.n	8006212 <__ascii_mbtowc+0x16>
 800621a:	f06f 0001 	mvn.w	r0, #1
 800621e:	e7f8      	b.n	8006212 <__ascii_mbtowc+0x16>

08006220 <__ascii_wctomb>:
 8006220:	4603      	mov	r3, r0
 8006222:	4608      	mov	r0, r1
 8006224:	b141      	cbz	r1, 8006238 <__ascii_wctomb+0x18>
 8006226:	2aff      	cmp	r2, #255	@ 0xff
 8006228:	d904      	bls.n	8006234 <__ascii_wctomb+0x14>
 800622a:	228a      	movs	r2, #138	@ 0x8a
 800622c:	f04f 30ff 	mov.w	r0, #4294967295
 8006230:	601a      	str	r2, [r3, #0]
 8006232:	4770      	bx	lr
 8006234:	2001      	movs	r0, #1
 8006236:	700a      	strb	r2, [r1, #0]
 8006238:	4770      	bx	lr
	...

0800623c <fiprintf>:
 800623c:	b40e      	push	{r1, r2, r3}
 800623e:	b503      	push	{r0, r1, lr}
 8006240:	4601      	mov	r1, r0
 8006242:	ab03      	add	r3, sp, #12
 8006244:	4805      	ldr	r0, [pc, #20]	@ (800625c <fiprintf+0x20>)
 8006246:	f853 2b04 	ldr.w	r2, [r3], #4
 800624a:	6800      	ldr	r0, [r0, #0]
 800624c:	9301      	str	r3, [sp, #4]
 800624e:	f7ff fd41 	bl	8005cd4 <_vfiprintf_r>
 8006252:	b002      	add	sp, #8
 8006254:	f85d eb04 	ldr.w	lr, [sp], #4
 8006258:	b003      	add	sp, #12
 800625a:	4770      	bx	lr
 800625c:	20000030 	.word	0x20000030

08006260 <abort>:
 8006260:	2006      	movs	r0, #6
 8006262:	b508      	push	{r3, lr}
 8006264:	f000 f82c 	bl	80062c0 <raise>
 8006268:	2001      	movs	r0, #1
 800626a:	f7fb fbe9 	bl	8001a40 <_exit>

0800626e <_raise_r>:
 800626e:	291f      	cmp	r1, #31
 8006270:	b538      	push	{r3, r4, r5, lr}
 8006272:	4605      	mov	r5, r0
 8006274:	460c      	mov	r4, r1
 8006276:	d904      	bls.n	8006282 <_raise_r+0x14>
 8006278:	2316      	movs	r3, #22
 800627a:	6003      	str	r3, [r0, #0]
 800627c:	f04f 30ff 	mov.w	r0, #4294967295
 8006280:	bd38      	pop	{r3, r4, r5, pc}
 8006282:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8006284:	b112      	cbz	r2, 800628c <_raise_r+0x1e>
 8006286:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800628a:	b94b      	cbnz	r3, 80062a0 <_raise_r+0x32>
 800628c:	4628      	mov	r0, r5
 800628e:	f000 f831 	bl	80062f4 <_getpid_r>
 8006292:	4622      	mov	r2, r4
 8006294:	4601      	mov	r1, r0
 8006296:	4628      	mov	r0, r5
 8006298:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800629c:	f000 b818 	b.w	80062d0 <_kill_r>
 80062a0:	2b01      	cmp	r3, #1
 80062a2:	d00a      	beq.n	80062ba <_raise_r+0x4c>
 80062a4:	1c59      	adds	r1, r3, #1
 80062a6:	d103      	bne.n	80062b0 <_raise_r+0x42>
 80062a8:	2316      	movs	r3, #22
 80062aa:	6003      	str	r3, [r0, #0]
 80062ac:	2001      	movs	r0, #1
 80062ae:	e7e7      	b.n	8006280 <_raise_r+0x12>
 80062b0:	2100      	movs	r1, #0
 80062b2:	4620      	mov	r0, r4
 80062b4:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80062b8:	4798      	blx	r3
 80062ba:	2000      	movs	r0, #0
 80062bc:	e7e0      	b.n	8006280 <_raise_r+0x12>
	...

080062c0 <raise>:
 80062c0:	4b02      	ldr	r3, [pc, #8]	@ (80062cc <raise+0xc>)
 80062c2:	4601      	mov	r1, r0
 80062c4:	6818      	ldr	r0, [r3, #0]
 80062c6:	f7ff bfd2 	b.w	800626e <_raise_r>
 80062ca:	bf00      	nop
 80062cc:	20000030 	.word	0x20000030

080062d0 <_kill_r>:
 80062d0:	b538      	push	{r3, r4, r5, lr}
 80062d2:	2300      	movs	r3, #0
 80062d4:	4d06      	ldr	r5, [pc, #24]	@ (80062f0 <_kill_r+0x20>)
 80062d6:	4604      	mov	r4, r0
 80062d8:	4608      	mov	r0, r1
 80062da:	4611      	mov	r1, r2
 80062dc:	602b      	str	r3, [r5, #0]
 80062de:	f7fb fb9f 	bl	8001a20 <_kill>
 80062e2:	1c43      	adds	r3, r0, #1
 80062e4:	d102      	bne.n	80062ec <_kill_r+0x1c>
 80062e6:	682b      	ldr	r3, [r5, #0]
 80062e8:	b103      	cbz	r3, 80062ec <_kill_r+0x1c>
 80062ea:	6023      	str	r3, [r4, #0]
 80062ec:	bd38      	pop	{r3, r4, r5, pc}
 80062ee:	bf00      	nop
 80062f0:	200003cc 	.word	0x200003cc

080062f4 <_getpid_r>:
 80062f4:	f7fb bb8d 	b.w	8001a12 <_getpid>

080062f8 <_init>:
 80062f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80062fa:	bf00      	nop
 80062fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80062fe:	bc08      	pop	{r3}
 8006300:	469e      	mov	lr, r3
 8006302:	4770      	bx	lr

08006304 <_fini>:
 8006304:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006306:	bf00      	nop
 8006308:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800630a:	bc08      	pop	{r3}
 800630c:	469e      	mov	lr, r3
 800630e:	4770      	bx	lr
