# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../aging-study.gen/sources_1/bd/design_1/ipshared/3242" \
"../../../../aging-study.srcs/sources_1/new/temp_catcher.v" \
"../../../../aging-study.srcs/sim_1/new/sim.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
