Classic Timing Analyzer report for plus_minus
Tue Dec 24 19:05:04 2013
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                  ;
+------------------------------+-------+---------------+-------------+------+-------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To    ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+-------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 22.465 ns   ; B[0] ; YD[1] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;       ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+-------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C35F672C8       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------+
; tpd                                                        ;
+-------+-------------------+-----------------+------+-------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To    ;
+-------+-------------------+-----------------+------+-------+
; N/A   ; None              ; 22.465 ns       ; B[0] ; YD[1] ;
; N/A   ; None              ; 22.320 ns       ; A[0] ; YD[1] ;
; N/A   ; None              ; 22.190 ns       ; B[0] ; YG[0] ;
; N/A   ; None              ; 22.045 ns       ; A[0] ; YG[0] ;
; N/A   ; None              ; 21.914 ns       ; B[0] ; YD[3] ;
; N/A   ; None              ; 21.769 ns       ; A[0] ; YD[3] ;
; N/A   ; None              ; 21.756 ns       ; B[1] ; YD[1] ;
; N/A   ; None              ; 21.722 ns       ; A[1] ; YD[1] ;
; N/A   ; None              ; 21.521 ns       ; B[0] ; YD[2] ;
; N/A   ; None              ; 21.483 ns       ; B[0] ; YG[1] ;
; N/A   ; None              ; 21.481 ns       ; B[1] ; YG[0] ;
; N/A   ; None              ; 21.447 ns       ; A[1] ; YG[0] ;
; N/A   ; None              ; 21.376 ns       ; A[0] ; YD[2] ;
; N/A   ; None              ; 21.338 ns       ; A[0] ; YG[1] ;
; N/A   ; None              ; 21.205 ns       ; B[1] ; YD[3] ;
; N/A   ; None              ; 21.171 ns       ; A[1] ; YD[3] ;
; N/A   ; None              ; 20.949 ns       ; A[2] ; YD[1] ;
; N/A   ; None              ; 20.923 ns       ; B[2] ; YD[1] ;
; N/A   ; None              ; 20.812 ns       ; B[1] ; YD[2] ;
; N/A   ; None              ; 20.778 ns       ; A[1] ; YD[2] ;
; N/A   ; None              ; 20.774 ns       ; B[1] ; YG[1] ;
; N/A   ; None              ; 20.740 ns       ; A[1] ; YG[1] ;
; N/A   ; None              ; 20.674 ns       ; A[2] ; YG[0] ;
; N/A   ; None              ; 20.648 ns       ; B[2] ; YG[0] ;
; N/A   ; None              ; 20.398 ns       ; A[2] ; YD[3] ;
; N/A   ; None              ; 20.372 ns       ; B[2] ; YD[3] ;
; N/A   ; None              ; 20.005 ns       ; A[2] ; YD[2] ;
; N/A   ; None              ; 19.979 ns       ; B[2] ; YD[2] ;
; N/A   ; None              ; 19.967 ns       ; A[2] ; YG[1] ;
; N/A   ; None              ; 19.941 ns       ; B[2] ; YG[1] ;
; N/A   ; None              ; 19.361 ns       ; A[3] ; YD[1] ;
; N/A   ; None              ; 19.086 ns       ; A[3] ; YG[0] ;
; N/A   ; None              ; 18.810 ns       ; A[3] ; YD[3] ;
; N/A   ; None              ; 18.417 ns       ; A[3] ; YD[2] ;
; N/A   ; None              ; 18.379 ns       ; A[3] ; YG[1] ;
; N/A   ; None              ; 17.962 ns       ; K    ; YD[1] ;
; N/A   ; None              ; 17.687 ns       ; K    ; YG[0] ;
; N/A   ; None              ; 17.411 ns       ; K    ; YD[3] ;
; N/A   ; None              ; 17.018 ns       ; K    ; YD[2] ;
; N/A   ; None              ; 16.980 ns       ; K    ; YG[1] ;
; N/A   ; None              ; 16.157 ns       ; B[0] ; SF    ;
; N/A   ; None              ; 16.012 ns       ; A[0] ; SF    ;
; N/A   ; None              ; 15.448 ns       ; B[1] ; SF    ;
; N/A   ; None              ; 15.414 ns       ; A[1] ; SF    ;
; N/A   ; None              ; 14.641 ns       ; A[2] ; SF    ;
; N/A   ; None              ; 14.615 ns       ; B[2] ; SF    ;
; N/A   ; None              ; 14.341 ns       ; A[0] ; YD[0] ;
; N/A   ; None              ; 14.060 ns       ; B[0] ; YD[0] ;
; N/A   ; None              ; 13.802 ns       ; B[3] ; YD[1] ;
; N/A   ; None              ; 13.527 ns       ; B[3] ; YG[0] ;
; N/A   ; None              ; 13.251 ns       ; B[3] ; YD[3] ;
; N/A   ; None              ; 13.007 ns       ; A[3] ; SF    ;
; N/A   ; None              ; 12.858 ns       ; B[3] ; YD[2] ;
; N/A   ; None              ; 12.820 ns       ; B[3] ; YG[1] ;
; N/A   ; None              ; 11.654 ns       ; K    ; SF    ;
; N/A   ; None              ; 7.494 ns        ; B[3] ; SF    ;
+-------+-------------------+-----------------+------+-------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Tue Dec 24 19:05:04 2013
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off plus_minus -c plus_minus --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Longest tpd from source pin "B[0]" to destination pin "YD[1]" is 22.465 ns
    Info: 1: + IC(0.000 ns) + CELL(0.914 ns) = 0.914 ns; Loc. = PIN_F12; Fanout = 3; PIN Node = 'B[0]'
    Info: 2: + IC(6.253 ns) + CELL(0.624 ns) = 7.791 ns; Loc. = LCCOMB_X30_Y28_N16; Fanout = 2; COMB Node = 'plus_minus_final:inst|plus_4:inst|plus_minus_1:inst|inst8~0'
    Info: 3: + IC(0.378 ns) + CELL(0.370 ns) = 8.539 ns; Loc. = LCCOMB_X30_Y28_N2; Fanout = 2; COMB Node = 'plus_minus_final:inst|plus_4:inst|plus_minus_1:inst10|inst8~0'
    Info: 4: + IC(1.162 ns) + CELL(0.370 ns) = 10.071 ns; Loc. = LCCOMB_X30_Y26_N8; Fanout = 6; COMB Node = 'plus_minus_final:inst|plus_4:inst|plus_minus_1:inst11|inst8~0'
    Info: 5: + IC(1.134 ns) + CELL(0.370 ns) = 11.575 ns; Loc. = LCCOMB_X30_Y28_N12; Fanout = 2; COMB Node = 'plus_minus_final:inst|inst11~0'
    Info: 6: + IC(1.074 ns) + CELL(0.206 ns) = 12.855 ns; Loc. = LCCOMB_X30_Y26_N10; Fanout = 4; COMB Node = 'plus_minus_final:inst|inst11'
    Info: 7: + IC(1.133 ns) + CELL(0.650 ns) = 14.638 ns; Loc. = LCCOMB_X30_Y28_N6; Fanout = 5; COMB Node = 'plus_minus_final:inst|plus_4:inst3|plus_minus_1:inst12|inst4'
    Info: 8: + IC(1.184 ns) + CELL(0.370 ns) = 16.192 ns; Loc. = LCCOMB_X30_Y26_N0; Fanout = 1; COMB Node = '74185:inst1|41~2'
    Info: 9: + IC(0.374 ns) + CELL(0.624 ns) = 17.190 ns; Loc. = LCCOMB_X30_Y26_N26; Fanout = 1; COMB Node = '74185:inst1|41~3'
    Info: 10: + IC(2.079 ns) + CELL(3.196 ns) = 22.465 ns; Loc. = PIN_G12; Fanout = 0; PIN Node = 'YD[1]'
    Info: Total cell delay = 7.694 ns ( 34.25 % )
    Info: Total interconnect delay = 14.771 ns ( 65.75 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 189 megabytes
    Info: Processing ended: Tue Dec 24 19:05:04 2013
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


