
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001896                       # Number of seconds simulated
sim_ticks                                  1895869500                       # Number of ticks simulated
final_tick                                 1895869500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 202609                       # Simulator instruction rate (inst/s)
host_op_rate                                   236278                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               84642261                       # Simulator tick rate (ticks/s)
host_mem_usage                                 653608                       # Number of bytes of host memory used
host_seconds                                    22.40                       # Real time elapsed on the host
sim_insts                                     4538148                       # Number of instructions simulated
sim_ops                                       5292292                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst          478784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           58560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             537344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       478784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        478784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        30656                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           30656                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             7481                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              915                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                8396                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           479                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                479                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          252540589                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           30888202                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             283428791                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     252540589                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        252540589                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        16169889                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             16169889                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        16169889                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         252540589                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          30888202                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            299598680                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        8397                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        479                       # Number of write requests accepted
system.mem_ctrls.readBursts                      8397                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      479                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 536128                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1280                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   28160                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  537408                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                30656                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     20                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    11                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               667                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2427                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1686                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               786                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                39                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                77                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               678                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1044                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                32                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               88                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               76                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                75                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                23                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                43                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                21                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               99                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               51                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    1895856500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  8397                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  479                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    7217                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     961                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     138                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      44                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1763                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    317.132161                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   203.546653                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   295.808229                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          527     29.89%     29.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          422     23.94%     53.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          242     13.73%     67.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          144      8.17%     75.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          111      6.30%     82.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           94      5.33%     87.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           60      3.40%     90.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           49      2.78%     93.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          114      6.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1763                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           25                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     333.200000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    178.514454                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    325.940946                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31              2      8.00%      8.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63             5     20.00%     28.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             3     12.00%     40.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            1      4.00%     44.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            1      4.00%     48.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            2      8.00%     56.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            1      4.00%     60.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            1      4.00%     64.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            2      8.00%     72.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            2      8.00%     80.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639            1      4.00%     84.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::736-767            1      4.00%     88.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-927            2      8.00%     96.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-991            1      4.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            25                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           25                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.600000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.580936                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.816497                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                5     20.00%     20.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               20     80.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            25                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     58576750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               215645500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   41885000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      6992.57                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25742.57                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       282.79                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        14.85                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    283.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     16.17                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.33                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.21                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.12                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.38                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     6671                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     368                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.63                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                78.63                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     213593.57                       # Average gap between requests
system.mem_ctrls.pageHitRate                    79.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 10100160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  5511000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                51004200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                 926640                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy            123580080                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           1121613795                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            151519500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy             1464255375                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            773.788969                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    246534500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      63180000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1583772500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                  3167640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1728375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                13431600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                1820880                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy            123580080                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            829847610                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            407473500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy             1381049685                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            729.806687                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    672681250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      63180000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1156501500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu.branchPred.lookups                 1462836                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1045497                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             74427                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               634257                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  581673                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             91.709354                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  186745                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               4277                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                   21                       # Number of system calls
system.cpu.numCycles                          3791740                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            1373177                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        8153459                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     1462836                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             768418                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1981918                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  161735                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   30                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           262                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles           70                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   1132237                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 29179                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            3436324                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.754880                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.310248                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1632884     47.52%     47.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   270659      7.88%     55.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   226219      6.58%     61.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   116788      3.40%     65.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   125978      3.67%     69.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    86437      2.52%     71.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   103103      3.00%     74.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   155563      4.53%     79.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   718693     20.91%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              3436324                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.385795                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.150321                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  1063325                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                778488                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1370103                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                145760                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  78648                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved               244311                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                  2293                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                8735307                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  4841                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  78648                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1145175                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  326567                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         213589                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   1431799                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                240546                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                8467211                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                    30                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 186440                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    138                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  24176                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            12072534                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              39552155                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         11542668                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups               462                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               7421138                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  4651396                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              17529                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           6427                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    502958                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               598250                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              551583                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             28973                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           236769                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    7963790                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                6464                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   6281919                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              6406                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         2677962                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      8682144                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             16                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       3436324                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.828093                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.939680                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1150782     33.49%     33.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              713159     20.75%     54.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              577898     16.82%     71.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              297239      8.65%     79.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              299204      8.71%     88.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              176187      5.13%     93.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              146107      4.25%     97.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               39130      1.14%     98.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               36618      1.07%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         3436324                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   72459     82.46%     82.46% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     82.46% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     82.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     82.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     82.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     82.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     82.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     82.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     82.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     82.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     82.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     82.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     82.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     82.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     82.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     82.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     82.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     82.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     82.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     82.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     82.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     82.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     82.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     82.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     82.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     82.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     82.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     82.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     82.46% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   6043      6.88%     89.34% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  9365     10.66%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               5148777     81.96%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               111521      1.78%     83.74% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     83.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     83.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     83.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     83.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     83.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     83.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     83.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     83.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     83.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     83.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     83.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     83.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     83.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     83.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     83.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     83.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     83.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     83.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd             181      0.00%     83.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     83.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     83.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     83.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv              14      0.00%     83.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc          14784      0.24%     83.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     83.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     83.98% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               556994      8.87%     92.84% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              449648      7.16%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                6281919                       # Type of FU issued
system.cpu.iq.rate                           1.656738                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       87867                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.013987                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           16093136                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          10647021                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      6121888                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                1299                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               1316                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses          624                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                6369133                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                     653                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            12106                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       197950                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          125                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       155625                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        43530                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            34                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  78648                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  307519                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   881                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             7970266                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             31296                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                598250                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               551583                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               6418                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    583                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   244                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            125                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          49284                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        39488                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                88772                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               6205408                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                528724                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             76511                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                            12                       # number of nop insts executed
system.cpu.iew.exec_refs                       967205                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   950179                       # Number of branches executed
system.cpu.iew.exec_stores                     438481                       # Number of stores executed
system.cpu.iew.exec_rate                     1.636559                       # Inst execution rate
system.cpu.iew.wb_sent                        6135801                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       6122512                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   4147240                       # num instructions producing a value
system.cpu.iew.wb_consumers                  11115701                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.614697                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.373097                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts         2677987                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            6448                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             72208                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      3058733                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.730224                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.133614                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1074363     35.12%     35.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       875647     28.63%     63.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       353348     11.55%     75.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       240987      7.88%     83.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       155039      5.07%     88.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        97654      3.19%     91.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        88867      2.91%     94.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        37264      1.22%     95.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       135564      4.43%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      3058733                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              4538148                       # Number of instructions committed
system.cpu.commit.committedOps                5292292                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         796258                       # Number of memory references committed
system.cpu.commit.loads                        400300                       # Number of loads committed
system.cpu.commit.membars                          46                       # Number of memory barriers committed
system.cpu.commit.branches                     809992                       # Number of branches committed
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   4765687                       # Number of committed integer instructions.
system.cpu.commit.function_calls               135110                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          4371990     82.61%     82.61% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          109260      2.06%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc        14784      0.28%     84.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     84.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.95% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          400300      7.56%     92.52% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         395958      7.48%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           5292292                       # Class of committed instruction
system.cpu.commit.bw_lim_events                135564                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     10886852                       # The number of ROB reads
system.cpu.rob.rob_writes                    16312210                       # The number of ROB writes
system.cpu.timesIdled                            5681                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          355416                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     4538148                       # Number of Instructions Simulated
system.cpu.committedOps                       5292292                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.835526                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.835526                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.196851                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.196851                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  7678349                       # number of integer regfile reads
system.cpu.int_regfile_writes                 4638364                       # number of integer regfile writes
system.cpu.fp_regfile_reads                       422                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      592                       # number of floating regfile writes
system.cpu.cc_regfile_reads                  19995134                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3909757                       # number of cc regfile writes
system.cpu.misc_regfile_reads                  939956                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   6427                       # number of misc regfile writes
system.cpu.dcache.tags.replacements               659                       # number of replacements
system.cpu.dcache.tags.tagsinuse           251.166838                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              791857                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               915                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            865.417486                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        1221077750                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   251.166838                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.981120                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.981120                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           88                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          120                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1591139                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1591139                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data       399227                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          399227                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       392538                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         392538                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data           47                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           47                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data           45                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           45                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data        791765                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           791765                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       791765                       # number of overall hits
system.cpu.dcache.overall_hits::total          791765                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          822                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           822                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         2430                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2430                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data         3252                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           3252                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         3252                       # number of overall misses
system.cpu.dcache.overall_misses::total          3252                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     44698000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     44698000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    129418248                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    129418248                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       175500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       175500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    174116248                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    174116248                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    174116248                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    174116248                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       400049                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       400049                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       394968                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       394968                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data           50                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           50                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data           45                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           45                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       795017                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       795017                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       795017                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       795017                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002055                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002055                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.006152                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006152                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.060000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.060000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.004090                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004090                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.004090                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004090                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 54377.128954                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 54377.128954                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 53258.538272                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 53258.538272                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        58500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        58500                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 53541.281673                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 53541.281673                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 53541.281673                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 53541.281673                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          686                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                12                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    57.166667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks          479                       # number of writebacks
system.cpu.dcache.writebacks::total               479                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          502                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          502                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data         1835                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1835                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         2337                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         2337                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         2337                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         2337                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          320                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          320                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          595                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          595                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          915                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          915                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          915                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          915                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     17031000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     17031000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     34484500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     34484500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     51515500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     51515500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     51515500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     51515500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000800                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000800                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.001506                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001506                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.001151                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001151                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.001151                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001151                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 53221.875000                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 53221.875000                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 57957.142857                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 57957.142857                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 56301.092896                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 56301.092896                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 56301.092896                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 56301.092896                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements              7352                       # number of replacements
system.cpu.icache.tags.tagsinuse           127.775702                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1120677                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              7480                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            149.823128                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle          10947750                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   127.775702                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.998248                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998248                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           98                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4536424                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4536424                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst      1120677                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1120677                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       1120677                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1120677                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      1120677                       # number of overall hits
system.cpu.icache.overall_hits::total         1120677                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        11559                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         11559                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        11559                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          11559                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        11559                       # number of overall misses
system.cpu.icache.overall_misses::total         11559                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    526058747                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    526058747                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    526058747                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    526058747                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    526058747                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    526058747                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      1132236                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1132236                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      1132236                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1132236                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      1132236                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1132236                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.010209                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.010209                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.010209                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.010209                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.010209                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.010209                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 45510.748940                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 45510.748940                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 45510.748940                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 45510.748940                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 45510.748940                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 45510.748940                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1194                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                19                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    62.842105                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         4077                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         4077                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         4077                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         4077                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         4077                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         4077                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         7482                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         7482                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         7482                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         7482                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         7482                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         7482                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    369564998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    369564998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    369564998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    369564998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    369564998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    369564998                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.006608                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006608                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.006608                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006608                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.006608                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006608                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 49393.878375                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 49393.878375                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 49393.878375                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 49393.878375                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 49393.878375                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 49393.878375                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                7802                       # Transaction distribution
system.membus.trans_dist::ReadResp               7800                       # Transaction distribution
system.membus.trans_dist::Writeback               479                       # Transaction distribution
system.membus.trans_dist::ReadExReq               595                       # Transaction distribution
system.membus.trans_dist::ReadExResp              595                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port        14962                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         2309                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  17271                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       478720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        89216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  567936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples              8876                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                    8876    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                8876                       # Request fanout histogram
system.membus.reqLayer0.occupancy             5396000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           20293500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy            2460500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
