# zsim stats
===
root: # Stats
 contention: # Contention simulation stats
  domain-0: # Domain stats
   time: 3130064181 # Weave simulation time
 time: # Simulator time breakdown
  init: 45207303657
  bound: 11522348770
  weave: 3354740287
  ff: 0
 trigger: 20000 # Reason for this stats dump
 phase: 27369 # Simulated phases
 westmere: # Core stats
  westmere-0: # Core stats
   cycles: 273690913 # Simulated unhalted cycles
   cCycles: 60384593 # Cycles due to contention stalls
   instrs: 100015060 # Simulated instructions
   uops: 113815428 # Retired micro-ops
   bbls: 14847479 # Basic blocks
   approxInstrs: 596117 # Instrs with approx uop decoding
   mispredBranches: 789673 # Mispredicted branches
   condBranches: 12876488 # conditional branches
 l1i: # Cache stats
  l1i-0: # Filter cache stats
   fhGETS: 19110966 # Filtered GETS hits
   fhGETX: 0 # Filtered GETX hits
   hGETS: 195 # GETS hits
   hGETX: 0 # GETX hits
   mGETS: 255478 # GETS misses
   mGETXIM: 0 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 0 # Clean evictions (from lower level)
   PUTX: 0 # Dirty evictions (from lower level)
   INV: 255463 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 31679272 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l1d: # Cache stats
  l1d-0: # Filter cache stats
   fhGETS: 25273755 # Filtered GETS hits
   fhGETX: 11340254 # Filtered GETX hits
   hGETS: 984829 # GETS hits
   hGETX: 1641719 # GETX hits
   mGETS: 2039147 # GETS misses
   mGETXIM: 1177145 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 0 # Clean evictions (from lower level)
   PUTX: 0 # Dirty evictions (from lower level)
   INV: 1028976 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 353689132 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l2: # Cache stats
  l2-0: # Cache stats
   hGETS: 312956 # GETS hits
   hGETX: 61543 # GETX hits
   mGETS: 1981669 # GETS misses
   mGETXIM: 1115602 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 660468 # Clean evictions (from lower level)
   PUTX: 1526369 # Dirty evictions (from lower level)
   INV: 2985686 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 350650704 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l3: # Cache stats
  l3-0: # Cache stats
   hGETS: 24664 # GETS hits
   hGETX: 2427 # GETX hits
   mGETS: 1957005 # GETS misses
   mGETXIM: 1113175 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 52762 # Clean evictions (from lower level)
   PUTX: 57035 # Dirty evictions (from lower level)
   INV: 0 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 276316200 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 mem: # Memory controller stats
  mem-0: # Memory controller stats
   rd: 696613 # Read requests
   wr: 463688 # Write requests
   rdlat: 96146045 # Total latency experienced by read requests
   wrlat: 72851394 # Total latency experienced by write requests
   rdhits: 33310 # Read row hits
   wrhits: 12549 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 6
    10: 1
    11: 3084
    12: 3415
    13: 588305
    14: 44111
    15: 17339
    16: 10288
    17: 4661
    18: 3479
    19: 3309
    20: 3500
    21: 3137
    22: 1333
    23: 1343
    24: 1155
    25: 702
    26: 278
    27: 257
    28: 355
    29: 351
    30: 330
    31: 386
    32: 395
    33: 442
    34: 486
    35: 513
    36: 483
    37: 420
    38: 355
    39: 411
    40: 404
    41: 413
    42: 406
    43: 183
    44: 97
    45: 112
    46: 107
    47: 129
    48: 71
    49: 16
    50: 16
    51: 5
    52: 2
    53: 4
    54: 5
    55: 5
    56: 4
    57: 2
    58: 1
    59: 0
    60: 0
    61: 1
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-1: # Memory controller stats
   rd: 848840 # Read requests
   wr: 472458 # Write requests
   rdlat: 116610744 # Total latency experienced by read requests
   wrlat: 74801687 # Total latency experienced by write requests
   rdhits: 34079 # Read row hits
   wrhits: 13442 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 1
    10: 5
    11: 3132
    12: 3560
    13: 732078
    14: 48637
    15: 18210
    16: 10858
    17: 4601
    18: 3591
    19: 3526
    20: 3692
    21: 3505
    22: 1460
    23: 1353
    24: 1175
    25: 672
    26: 319
    27: 301
    28: 442
    29: 424
    30: 514
    31: 471
    32: 459
    33: 534
    34: 540
    35: 607
    36: 551
    37: 479
    38: 489
    39: 439
    40: 476
    41: 486
    42: 465
    43: 211
    44: 90
    45: 101
    46: 108
    47: 119
    48: 64
    49: 32
    50: 12
    51: 16
    52: 12
    53: 5
    54: 6
    55: 0
    56: 1
    57: 2
    58: 1
    59: 0
    60: 1
    61: 0
    62: 0
    63: 2
    64: 5
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-2: # Memory controller stats
   rd: 753621 # Read requests
   wr: 479489 # Write requests
   rdlat: 103972764 # Total latency experienced by read requests
   wrlat: 76014524 # Total latency experienced by write requests
   rdhits: 34757 # Read row hits
   wrhits: 13839 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 1
    10: 4
    11: 3191
    12: 3538
    13: 638360
    14: 47010
    15: 18622
    16: 11122
    17: 4727
    18: 3734
    19: 3528
    20: 3760
    21: 3471
    22: 1429
    23: 1281
    24: 1119
    25: 673
    26: 273
    27: 238
    28: 308
    29: 378
    30: 407
    31: 404
    32: 379
    33: 462
    34: 556
    35: 601
    36: 562
    37: 448
    38: 423
    39: 442
    40: 439
    41: 420
    42: 436
    43: 228
    44: 106
    45: 132
    46: 88
    47: 139
    48: 88
    49: 28
    50: 20
    51: 12
    52: 10
    53: 4
    54: 7
    55: 3
    56: 0
    57: 0
    58: 0
    59: 0
    60: 2
    61: 3
    62: 1
    63: 1
    64: 3
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-3: # Memory controller stats
   rd: 771102 # Read requests
   wr: 553901 # Write requests
   rdlat: 107077959 # Total latency experienced by read requests
   wrlat: 94219520 # Total latency experienced by write requests
   rdhits: 36569 # Read row hits
   wrhits: 15117 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 6
    10: 1
    11: 3244
    12: 3598
    13: 618295
    14: 77681
    15: 20109
    16: 11869
    17: 6219
    18: 4503
    19: 4238
    20: 3839
    21: 3358
    22: 1857
    23: 1860
    24: 1477
    25: 752
    26: 286
    27: 261
    28: 341
    29: 335
    30: 416
    31: 419
    32: 418
    33: 463
    34: 516
    35: 583
    36: 535
    37: 419
    38: 435
    39: 432
    40: 423
    41: 474
    42: 468
    43: 254
    44: 117
    45: 114
    46: 124
    47: 153
    48: 94
    49: 32
    50: 24
    51: 11
    52: 12
    53: 6
    54: 9
    55: 7
    56: 7
    57: 5
    58: 1
    59: 0
    60: 2
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
 sched: # Scheduler stats
  thCr: 1 # Threads created
  thFn: 1 # Threads finished
  schedEvs: 1 # Schedule events
  waitEvs: 0 # Wait events
  handoffEvs: 0 # Handoff events
  sleepEvs: 0 # Sleep events
  idlePhases: 0 # Phases with no thread active
  idlePeriods: 0 # Periods with no thread active
  occHist: # Occupancy histogram
   0: 0
   1: 27369
  rqSzHist: # Run queue size histogram
   0: 27369
   1: 0
   2: 0
   3: 0
   4: 0
   5: 0
   6: 0
   7: 0
   8: 0
   9: 0
   10: 0
   11: 0
   12: 0
   13: 0
   14: 0
   15: 0
   16: 0
 procCycles: # Per-process unhalted core cycles
  0: 273690913
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
 procInstrs: # Per-process instructions
  0: 100015060
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
 heartbeats: # Per-process heartbeats
  0: 0
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
===
