// Seed: 3121729838
module module_0;
  uwire id_2;
  wire id_3, id_4;
  wire id_5;
  assign id_2 = 1;
  module_2 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
module module_1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_1;
  logic [7:0] id_2;
  wand id_3 = 1 ? -1 : id_2[-1];
  wire id_4;
endmodule
module module_2 ();
  wire id_1;
  assign module_3.type_24 = 0;
  assign id_2 = ~id_2;
endmodule
module module_3 (
    input uwire id_0,
    output tri id_1,
    input wor id_2,
    input supply0 id_3,
    input wand id_4,
    input wor id_5,
    input wand id_6,
    input wor id_7,
    output wand id_8,
    input tri1 id_9,
    input tri1 id_10,
    output tri id_11,
    output wire id_12
);
  assign id_12 = -1;
  module_2 modCall_1 ();
  assign id_1 = id_7;
  wire id_14, id_15;
endmodule
