============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Nov 28 2023  04:52:59 am
  Module:                 risc_v_Pad_Frame
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (4140 ps) Setup Check with Pin risc_v_top_i/mem_wb_datapath_ffd_q_reg[32]/clk->d
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/uart_IP_module_uart_val_reg[5][0]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/mem_wb_datapath_ffd_q_reg[32]/d
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+     150          200     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    5550          600     
                                              
             Setup:-     119                  
       Uncertainty:-     100                  
     Required Time:=    5331                  
      Launch Clock:-     600                  
         Data Path:-     592                  
             Slack:=    4140                  

#-------------------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/uart_IP_module_uart_val_reg[5][0]/clk -       -       R     (arrival)           3300    -   550     0     600    (-,-) 
  risc_v_top_i/uart_IP_module_uart_val_reg[5][0]/q   (u)     clk->q  R     unmapped_d_flop        1  1.0     0   335     935    (-,-) 
  risc_v_top_i/g15912/z                              (u)     in_0->z F     unmapped_complex2      1  1.0     0    86    1020    (-,-) 
  risc_v_top_i/g15907/z                              (u)     in_1->z R     unmapped_nand2         1  1.0     0    86    1106    (-,-) 
  risc_v_top_i/g15904/z                              (u)     in_1->z R     unmapped_or2           1  1.0     0    86    1192    (-,-) 
  risc_v_top_i/mem_wb_datapath_ffd_q_reg[32]/d       -       -       R     unmapped_d_flop        1    -     -     0    1192    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 2: MET (4311 ps) Setup Check with Pin risc_v_top_i/mem_wb_datapath_ffd_q_reg[39]/clk->d
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/uart_IP_module_uart_val_reg[4][7]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/mem_wb_datapath_ffd_q_reg[39]/d
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+     150          200     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    5550          600     
                                              
             Setup:-     119                  
       Uncertainty:-     100                  
     Required Time:=    5331                  
      Launch Clock:-     600                  
         Data Path:-     420                  
             Slack:=    4311                  

#-------------------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/uart_IP_module_uart_val_reg[4][7]/clk -       -       R     (arrival)           3300    -   550     0     600    (-,-) 
  risc_v_top_i/uart_IP_module_uart_val_reg[4][7]/q   (u)     clk->q  R     unmapped_d_flop        1  1.0     0   335     935    (-,-) 
  risc_v_top_i/g16274/z                              (u)     in_0->z R     unmapped_complex2      1  1.0     0    86    1020    (-,-) 
  risc_v_top_i/mem_wb_datapath_ffd_q_reg[39]/d       -       -       R     unmapped_d_flop        1    -     -     0    1020    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 3: MET (4311 ps) Setup Check with Pin risc_v_top_i/mem_wb_datapath_ffd_q_reg[38]/clk->d
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/uart_IP_module_uart_val_reg[4][6]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/mem_wb_datapath_ffd_q_reg[38]/d
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+     150          200     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    5550          600     
                                              
             Setup:-     119                  
       Uncertainty:-     100                  
     Required Time:=    5331                  
      Launch Clock:-     600                  
         Data Path:-     420                  
             Slack:=    4311                  

#-------------------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/uart_IP_module_uart_val_reg[4][6]/clk -       -       R     (arrival)           3300    -   550     0     600    (-,-) 
  risc_v_top_i/uart_IP_module_uart_val_reg[4][6]/q   (u)     clk->q  R     unmapped_d_flop        1  1.0     0   335     935    (-,-) 
  risc_v_top_i/g16272/z                              (u)     in_0->z R     unmapped_complex2      1  1.0     0    86    1020    (-,-) 
  risc_v_top_i/mem_wb_datapath_ffd_q_reg[38]/d       -       -       R     unmapped_d_flop        1    -     -     0    1020    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 4: MET (4311 ps) Setup Check with Pin risc_v_top_i/mem_wb_datapath_ffd_q_reg[37]/clk->d
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/uart_IP_module_uart_val_reg[4][5]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/mem_wb_datapath_ffd_q_reg[37]/d
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+     150          200     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    5550          600     
                                              
             Setup:-     119                  
       Uncertainty:-     100                  
     Required Time:=    5331                  
      Launch Clock:-     600                  
         Data Path:-     420                  
             Slack:=    4311                  

#-------------------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/uart_IP_module_uart_val_reg[4][5]/clk -       -       R     (arrival)           3300    -   550     0     600    (-,-) 
  risc_v_top_i/uart_IP_module_uart_val_reg[4][5]/q   (u)     clk->q  R     unmapped_d_flop        1  1.0     0   335     935    (-,-) 
  risc_v_top_i/g16268/z                              (u)     in_0->z R     unmapped_complex2      1  1.0     0    86    1020    (-,-) 
  risc_v_top_i/mem_wb_datapath_ffd_q_reg[37]/d       -       -       R     unmapped_d_flop        1    -     -     0    1020    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 5: MET (4311 ps) Setup Check with Pin risc_v_top_i/mem_wb_datapath_ffd_q_reg[36]/clk->d
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/uart_IP_module_uart_val_reg[4][4]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/mem_wb_datapath_ffd_q_reg[36]/d
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+     150          200     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    5550          600     
                                              
             Setup:-     119                  
       Uncertainty:-     100                  
     Required Time:=    5331                  
      Launch Clock:-     600                  
         Data Path:-     420                  
             Slack:=    4311                  

#-------------------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/uart_IP_module_uart_val_reg[4][4]/clk -       -       R     (arrival)           3300    -   550     0     600    (-,-) 
  risc_v_top_i/uart_IP_module_uart_val_reg[4][4]/q   (u)     clk->q  R     unmapped_d_flop        1  1.0     0   335     935    (-,-) 
  risc_v_top_i/g16270/z                              (u)     in_0->z R     unmapped_complex2      1  1.0     0    86    1020    (-,-) 
  risc_v_top_i/mem_wb_datapath_ffd_q_reg[36]/d       -       -       R     unmapped_d_flop        1    -     -     0    1020    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 6: MET (4311 ps) Setup Check with Pin risc_v_top_i/mem_wb_datapath_ffd_q_reg[35]/clk->d
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/uart_IP_module_uart_val_reg[4][3]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/mem_wb_datapath_ffd_q_reg[35]/d
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+     150          200     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    5550          600     
                                              
             Setup:-     119                  
       Uncertainty:-     100                  
     Required Time:=    5331                  
      Launch Clock:-     600                  
         Data Path:-     420                  
             Slack:=    4311                  

#-------------------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/uart_IP_module_uart_val_reg[4][3]/clk -       -       R     (arrival)           3300    -   550     0     600    (-,-) 
  risc_v_top_i/uart_IP_module_uart_val_reg[4][3]/q   (u)     clk->q  R     unmapped_d_flop        1  1.0     0   335     935    (-,-) 
  risc_v_top_i/g16271/z                              (u)     in_0->z R     unmapped_complex2      1  1.0     0    86    1020    (-,-) 
  risc_v_top_i/mem_wb_datapath_ffd_q_reg[35]/d       -       -       R     unmapped_d_flop        1    -     -     0    1020    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 7: MET (4311 ps) Setup Check with Pin risc_v_top_i/mem_wb_datapath_ffd_q_reg[34]/clk->d
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/uart_IP_module_uart_val_reg[4][2]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/mem_wb_datapath_ffd_q_reg[34]/d
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+     150          200     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    5550          600     
                                              
             Setup:-     119                  
       Uncertainty:-     100                  
     Required Time:=    5331                  
      Launch Clock:-     600                  
         Data Path:-     420                  
             Slack:=    4311                  

#-------------------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/uart_IP_module_uart_val_reg[4][2]/clk -       -       R     (arrival)           3300    -   550     0     600    (-,-) 
  risc_v_top_i/uart_IP_module_uart_val_reg[4][2]/q   (u)     clk->q  R     unmapped_d_flop        1  1.0     0   335     935    (-,-) 
  risc_v_top_i/g16273/z                              (u)     in_0->z R     unmapped_complex2      1  1.0     0    86    1020    (-,-) 
  risc_v_top_i/mem_wb_datapath_ffd_q_reg[34]/d       -       -       R     unmapped_d_flop        1    -     -     0    1020    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 8: MET (4311 ps) Setup Check with Pin risc_v_top_i/mem_wb_datapath_ffd_q_reg[33]/clk->d
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/uart_IP_module_uart_val_reg[4][1]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/mem_wb_datapath_ffd_q_reg[33]/d
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+     150          200     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    5550          600     
                                              
             Setup:-     119                  
       Uncertainty:-     100                  
     Required Time:=    5331                  
      Launch Clock:-     600                  
         Data Path:-     420                  
             Slack:=    4311                  

#-------------------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/uart_IP_module_uart_val_reg[4][1]/clk -       -       R     (arrival)           3300    -   550     0     600    (-,-) 
  risc_v_top_i/uart_IP_module_uart_val_reg[4][1]/q   (u)     clk->q  R     unmapped_d_flop        1  1.0     0   335     935    (-,-) 
  risc_v_top_i/g16269/z                              (u)     in_0->z R     unmapped_complex2      1  1.0     0    86    1020    (-,-) 
  risc_v_top_i/mem_wb_datapath_ffd_q_reg[33]/d       -       -       R     unmapped_d_flop        1    -     -     0    1020    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 9: MET (4340 ps) Setup Check with Pin risc_v_top_i/if_id_datapath_ffd_q_reg[2]/clk->d
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/ff_pc_q_reg[2]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/if_id_datapath_ffd_q_reg[2]/d
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+     150          200     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    5550          600     
                                              
             Setup:-     119                  
       Uncertainty:-     100                  
     Required Time:=    5331                  
      Launch Clock:-     600                  
         Data Path:-     392                  
             Slack:=    4340                  

#--------------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/ff_pc_q_reg[2]/clk            -       -      R     (arrival)         3300    -   550     0     600    (-,-) 
  risc_v_top_i/ff_pc_q_reg[2]/q              (u)     clk->q R     unmapped_d_flop      6  6.0     0   392     992    (-,-) 
  risc_v_top_i/if_id_datapath_ffd_q_reg[2]/d -       -      R     unmapped_d_flop      6    -     -     0     992    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 10: MET (4353 ps) Setup Check with Pin risc_v_top_i/if_id_datapath_ffd_q_reg[29]/clk->d
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/ff_pc_q_reg[29]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/if_id_datapath_ffd_q_reg[29]/d
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+     150          200     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    5550          600     
                                              
             Setup:-     119                  
       Uncertainty:-     100                  
     Required Time:=    5331                  
      Launch Clock:-     600                  
         Data Path:-     379                  
             Slack:=    4353                  

#---------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/ff_pc_q_reg[29]/clk            -       -      R     (arrival)         3300    -   550     0     600    (-,-) 
  risc_v_top_i/ff_pc_q_reg[29]/q              (u)     clk->q R     unmapped_d_flop      5  5.0     0   379     979    (-,-) 
  risc_v_top_i/if_id_datapath_ffd_q_reg[29]/d -       -      R     unmapped_d_flop      5    -     -     0     979    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 11: MET (4353 ps) Setup Check with Pin risc_v_top_i/if_id_datapath_ffd_q_reg[26]/clk->d
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/ff_pc_q_reg[26]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/if_id_datapath_ffd_q_reg[26]/d
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+     150          200     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    5550          600     
                                              
             Setup:-     119                  
       Uncertainty:-     100                  
     Required Time:=    5331                  
      Launch Clock:-     600                  
         Data Path:-     379                  
             Slack:=    4353                  

#---------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/ff_pc_q_reg[26]/clk            -       -      R     (arrival)         3300    -   550     0     600    (-,-) 
  risc_v_top_i/ff_pc_q_reg[26]/q              (u)     clk->q R     unmapped_d_flop      5  5.0     0   379     979    (-,-) 
  risc_v_top_i/if_id_datapath_ffd_q_reg[26]/d -       -      R     unmapped_d_flop      5    -     -     0     979    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 12: MET (4353 ps) Setup Check with Pin risc_v_top_i/if_id_datapath_ffd_q_reg[25]/clk->d
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/ff_pc_q_reg[25]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/if_id_datapath_ffd_q_reg[25]/d
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+     150          200     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    5550          600     
                                              
             Setup:-     119                  
       Uncertainty:-     100                  
     Required Time:=    5331                  
      Launch Clock:-     600                  
         Data Path:-     379                  
             Slack:=    4353                  

#---------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/ff_pc_q_reg[25]/clk            -       -      R     (arrival)         3300    -   550     0     600    (-,-) 
  risc_v_top_i/ff_pc_q_reg[25]/q              (u)     clk->q R     unmapped_d_flop      5  5.0     0   379     979    (-,-) 
  risc_v_top_i/if_id_datapath_ffd_q_reg[25]/d -       -      R     unmapped_d_flop      5    -     -     0     979    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 13: MET (4353 ps) Setup Check with Pin risc_v_top_i/if_id_datapath_ffd_q_reg[24]/clk->d
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/ff_pc_q_reg[24]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/if_id_datapath_ffd_q_reg[24]/d
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+     150          200     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    5550          600     
                                              
             Setup:-     119                  
       Uncertainty:-     100                  
     Required Time:=    5331                  
      Launch Clock:-     600                  
         Data Path:-     379                  
             Slack:=    4353                  

#---------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/ff_pc_q_reg[24]/clk            -       -      R     (arrival)         3300    -   550     0     600    (-,-) 
  risc_v_top_i/ff_pc_q_reg[24]/q              (u)     clk->q R     unmapped_d_flop      5  5.0     0   379     979    (-,-) 
  risc_v_top_i/if_id_datapath_ffd_q_reg[24]/d -       -      R     unmapped_d_flop      5    -     -     0     979    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 14: MET (4353 ps) Setup Check with Pin risc_v_top_i/if_id_datapath_ffd_q_reg[22]/clk->d
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/ff_pc_q_reg[22]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/if_id_datapath_ffd_q_reg[22]/d
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+     150          200     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    5550          600     
                                              
             Setup:-     119                  
       Uncertainty:-     100                  
     Required Time:=    5331                  
      Launch Clock:-     600                  
         Data Path:-     379                  
             Slack:=    4353                  

#---------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/ff_pc_q_reg[22]/clk            -       -      R     (arrival)         3300    -   550     0     600    (-,-) 
  risc_v_top_i/ff_pc_q_reg[22]/q              (u)     clk->q R     unmapped_d_flop      5  5.0     0   379     979    (-,-) 
  risc_v_top_i/if_id_datapath_ffd_q_reg[22]/d -       -      R     unmapped_d_flop      5    -     -     0     979    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 15: MET (4353 ps) Setup Check with Pin risc_v_top_i/if_id_datapath_ffd_q_reg[21]/clk->d
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/ff_pc_q_reg[21]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/if_id_datapath_ffd_q_reg[21]/d
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+     150          200     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    5550          600     
                                              
             Setup:-     119                  
       Uncertainty:-     100                  
     Required Time:=    5331                  
      Launch Clock:-     600                  
         Data Path:-     379                  
             Slack:=    4353                  

#---------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/ff_pc_q_reg[21]/clk            -       -      R     (arrival)         3300    -   550     0     600    (-,-) 
  risc_v_top_i/ff_pc_q_reg[21]/q              (u)     clk->q R     unmapped_d_flop      5  5.0     0   379     979    (-,-) 
  risc_v_top_i/if_id_datapath_ffd_q_reg[21]/d -       -      R     unmapped_d_flop      5    -     -     0     979    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 16: MET (4353 ps) Setup Check with Pin risc_v_top_i/if_id_datapath_ffd_q_reg[20]/clk->d
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/ff_pc_q_reg[20]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/if_id_datapath_ffd_q_reg[20]/d
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+     150          200     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    5550          600     
                                              
             Setup:-     119                  
       Uncertainty:-     100                  
     Required Time:=    5331                  
      Launch Clock:-     600                  
         Data Path:-     379                  
             Slack:=    4353                  

#---------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/ff_pc_q_reg[20]/clk            -       -      R     (arrival)         3300    -   550     0     600    (-,-) 
  risc_v_top_i/ff_pc_q_reg[20]/q              (u)     clk->q R     unmapped_d_flop      5  5.0     0   379     979    (-,-) 
  risc_v_top_i/if_id_datapath_ffd_q_reg[20]/d -       -      R     unmapped_d_flop      5    -     -     0     979    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 17: MET (4353 ps) Setup Check with Pin risc_v_top_i/if_id_datapath_ffd_q_reg[18]/clk->d
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/ff_pc_q_reg[18]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/if_id_datapath_ffd_q_reg[18]/d
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+     150          200     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    5550          600     
                                              
             Setup:-     119                  
       Uncertainty:-     100                  
     Required Time:=    5331                  
      Launch Clock:-     600                  
         Data Path:-     379                  
             Slack:=    4353                  

#---------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/ff_pc_q_reg[18]/clk            -       -      R     (arrival)         3300    -   550     0     600    (-,-) 
  risc_v_top_i/ff_pc_q_reg[18]/q              (u)     clk->q R     unmapped_d_flop      5  5.0     0   379     979    (-,-) 
  risc_v_top_i/if_id_datapath_ffd_q_reg[18]/d -       -      R     unmapped_d_flop      5    -     -     0     979    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 18: MET (4353 ps) Setup Check with Pin risc_v_top_i/if_id_datapath_ffd_q_reg[17]/clk->d
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/ff_pc_q_reg[17]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/if_id_datapath_ffd_q_reg[17]/d
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+     150          200     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    5550          600     
                                              
             Setup:-     119                  
       Uncertainty:-     100                  
     Required Time:=    5331                  
      Launch Clock:-     600                  
         Data Path:-     379                  
             Slack:=    4353                  

#---------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/ff_pc_q_reg[17]/clk            -       -      R     (arrival)         3300    -   550     0     600    (-,-) 
  risc_v_top_i/ff_pc_q_reg[17]/q              (u)     clk->q R     unmapped_d_flop      5  5.0     0   379     979    (-,-) 
  risc_v_top_i/if_id_datapath_ffd_q_reg[17]/d -       -      R     unmapped_d_flop      5    -     -     0     979    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 19: MET (4353 ps) Setup Check with Pin risc_v_top_i/if_id_datapath_ffd_q_reg[16]/clk->d
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/ff_pc_q_reg[16]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/if_id_datapath_ffd_q_reg[16]/d
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+     150          200     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    5550          600     
                                              
             Setup:-     119                  
       Uncertainty:-     100                  
     Required Time:=    5331                  
      Launch Clock:-     600                  
         Data Path:-     379                  
             Slack:=    4353                  

#---------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/ff_pc_q_reg[16]/clk            -       -      R     (arrival)         3300    -   550     0     600    (-,-) 
  risc_v_top_i/ff_pc_q_reg[16]/q              (u)     clk->q R     unmapped_d_flop      5  5.0     0   379     979    (-,-) 
  risc_v_top_i/if_id_datapath_ffd_q_reg[16]/d -       -      R     unmapped_d_flop      5    -     -     0     979    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 20: MET (4353 ps) Setup Check with Pin risc_v_top_i/if_id_datapath_ffd_q_reg[14]/clk->d
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/ff_pc_q_reg[14]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/if_id_datapath_ffd_q_reg[14]/d
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+     150          200     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    5550          600     
                                              
             Setup:-     119                  
       Uncertainty:-     100                  
     Required Time:=    5331                  
      Launch Clock:-     600                  
         Data Path:-     379                  
             Slack:=    4353                  

#---------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/ff_pc_q_reg[14]/clk            -       -      R     (arrival)         3300    -   550     0     600    (-,-) 
  risc_v_top_i/ff_pc_q_reg[14]/q              (u)     clk->q R     unmapped_d_flop      5  5.0     0   379     979    (-,-) 
  risc_v_top_i/if_id_datapath_ffd_q_reg[14]/d -       -      R     unmapped_d_flop      5    -     -     0     979    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 21: MET (4353 ps) Setup Check with Pin risc_v_top_i/if_id_datapath_ffd_q_reg[13]/clk->d
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/ff_pc_q_reg[13]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/if_id_datapath_ffd_q_reg[13]/d
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+     150          200     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    5550          600     
                                              
             Setup:-     119                  
       Uncertainty:-     100                  
     Required Time:=    5331                  
      Launch Clock:-     600                  
         Data Path:-     379                  
             Slack:=    4353                  

#---------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/ff_pc_q_reg[13]/clk            -       -      R     (arrival)         3300    -   550     0     600    (-,-) 
  risc_v_top_i/ff_pc_q_reg[13]/q              (u)     clk->q R     unmapped_d_flop      5  5.0     0   379     979    (-,-) 
  risc_v_top_i/if_id_datapath_ffd_q_reg[13]/d -       -      R     unmapped_d_flop      5    -     -     0     979    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 22: MET (4353 ps) Setup Check with Pin risc_v_top_i/if_id_datapath_ffd_q_reg[12]/clk->d
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/ff_pc_q_reg[12]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/if_id_datapath_ffd_q_reg[12]/d
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+     150          200     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    5550          600     
                                              
             Setup:-     119                  
       Uncertainty:-     100                  
     Required Time:=    5331                  
      Launch Clock:-     600                  
         Data Path:-     379                  
             Slack:=    4353                  

#---------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/ff_pc_q_reg[12]/clk            -       -      R     (arrival)         3300    -   550     0     600    (-,-) 
  risc_v_top_i/ff_pc_q_reg[12]/q              (u)     clk->q R     unmapped_d_flop      5  5.0     0   379     979    (-,-) 
  risc_v_top_i/if_id_datapath_ffd_q_reg[12]/d -       -      R     unmapped_d_flop      5    -     -     0     979    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 23: MET (4353 ps) Setup Check with Pin risc_v_top_i/if_id_datapath_ffd_q_reg[10]/clk->d
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/ff_pc_q_reg[10]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/if_id_datapath_ffd_q_reg[10]/d
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+     150          200     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    5550          600     
                                              
             Setup:-     119                  
       Uncertainty:-     100                  
     Required Time:=    5331                  
      Launch Clock:-     600                  
         Data Path:-     379                  
             Slack:=    4353                  

#---------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/ff_pc_q_reg[10]/clk            -       -      R     (arrival)         3300    -   550     0     600    (-,-) 
  risc_v_top_i/ff_pc_q_reg[10]/q              (u)     clk->q R     unmapped_d_flop      5  5.0     0   379     979    (-,-) 
  risc_v_top_i/if_id_datapath_ffd_q_reg[10]/d -       -      R     unmapped_d_flop      5    -     -     0     979    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 24: MET (4353 ps) Setup Check with Pin risc_v_top_i/if_id_datapath_ffd_q_reg[9]/clk->d
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/ff_pc_q_reg[9]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/if_id_datapath_ffd_q_reg[9]/d
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+     150          200     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    5550          600     
                                              
             Setup:-     119                  
       Uncertainty:-     100                  
     Required Time:=    5331                  
      Launch Clock:-     600                  
         Data Path:-     379                  
             Slack:=    4353                  

#--------------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/ff_pc_q_reg[9]/clk            -       -      R     (arrival)         3300    -   550     0     600    (-,-) 
  risc_v_top_i/ff_pc_q_reg[9]/q              (u)     clk->q R     unmapped_d_flop      5  5.0     0   379     979    (-,-) 
  risc_v_top_i/if_id_datapath_ffd_q_reg[9]/d -       -      R     unmapped_d_flop      5    -     -     0     979    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 25: MET (4353 ps) Setup Check with Pin risc_v_top_i/if_id_datapath_ffd_q_reg[8]/clk->d
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/ff_pc_q_reg[8]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/if_id_datapath_ffd_q_reg[8]/d
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+     150          200     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    5550          600     
                                              
             Setup:-     119                  
       Uncertainty:-     100                  
     Required Time:=    5331                  
      Launch Clock:-     600                  
         Data Path:-     379                  
             Slack:=    4353                  

#--------------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/ff_pc_q_reg[8]/clk            -       -      R     (arrival)         3300    -   550     0     600    (-,-) 
  risc_v_top_i/ff_pc_q_reg[8]/q              (u)     clk->q R     unmapped_d_flop      5  5.0     0   379     979    (-,-) 
  risc_v_top_i/if_id_datapath_ffd_q_reg[8]/d -       -      R     unmapped_d_flop      5    -     -     0     979    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 26: MET (4353 ps) Setup Check with Pin risc_v_top_i/if_id_datapath_ffd_q_reg[6]/clk->d
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/ff_pc_q_reg[6]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/if_id_datapath_ffd_q_reg[6]/d
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+     150          200     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    5550          600     
                                              
             Setup:-     119                  
       Uncertainty:-     100                  
     Required Time:=    5331                  
      Launch Clock:-     600                  
         Data Path:-     379                  
             Slack:=    4353                  

#--------------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/ff_pc_q_reg[6]/clk            -       -      R     (arrival)         3300    -   550     0     600    (-,-) 
  risc_v_top_i/ff_pc_q_reg[6]/q              (u)     clk->q R     unmapped_d_flop      5  5.0     0   379     979    (-,-) 
  risc_v_top_i/if_id_datapath_ffd_q_reg[6]/d -       -      R     unmapped_d_flop      5    -     -     0     979    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 27: MET (4353 ps) Setup Check with Pin risc_v_top_i/if_id_datapath_ffd_q_reg[5]/clk->d
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/ff_pc_q_reg[5]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/if_id_datapath_ffd_q_reg[5]/d
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+     150          200     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    5550          600     
                                              
             Setup:-     119                  
       Uncertainty:-     100                  
     Required Time:=    5331                  
      Launch Clock:-     600                  
         Data Path:-     379                  
             Slack:=    4353                  

#--------------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/ff_pc_q_reg[5]/clk            -       -      R     (arrival)         3300    -   550     0     600    (-,-) 
  risc_v_top_i/ff_pc_q_reg[5]/q              (u)     clk->q R     unmapped_d_flop      5  5.0     0   379     979    (-,-) 
  risc_v_top_i/if_id_datapath_ffd_q_reg[5]/d -       -      R     unmapped_d_flop      5    -     -     0     979    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 28: MET (4353 ps) Setup Check with Pin risc_v_top_i/if_id_datapath_ffd_q_reg[4]/clk->d
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/ff_pc_q_reg[4]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/if_id_datapath_ffd_q_reg[4]/d
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+     150          200     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    5550          600     
                                              
             Setup:-     119                  
       Uncertainty:-     100                  
     Required Time:=    5331                  
      Launch Clock:-     600                  
         Data Path:-     379                  
             Slack:=    4353                  

#--------------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/ff_pc_q_reg[4]/clk            -       -      R     (arrival)         3300    -   550     0     600    (-,-) 
  risc_v_top_i/ff_pc_q_reg[4]/q              (u)     clk->q R     unmapped_d_flop      5  5.0     0   379     979    (-,-) 
  risc_v_top_i/if_id_datapath_ffd_q_reg[4]/d -       -      R     unmapped_d_flop      5    -     -     0     979    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 29: MET (4359 ps) Setup Check with Pin risc_v_top_i/if_id_datapath_ffd_q_reg[30]/clk->d
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/ff_pc_q_reg[30]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/if_id_datapath_ffd_q_reg[30]/d
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+     150          200     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    5550          600     
                                              
             Setup:-     119                  
       Uncertainty:-     100                  
     Required Time:=    5331                  
      Launch Clock:-     600                  
         Data Path:-     372                  
             Slack:=    4359                  

#---------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/ff_pc_q_reg[30]/clk            -       -      R     (arrival)         3300    -   550     0     600    (-,-) 
  risc_v_top_i/ff_pc_q_reg[30]/q              (u)     clk->q R     unmapped_d_flop      4  4.0     0   372     972    (-,-) 
  risc_v_top_i/if_id_datapath_ffd_q_reg[30]/d -       -      R     unmapped_d_flop      4    -     -     0     972    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 30: MET (4359 ps) Setup Check with Pin risc_v_top_i/if_id_datapath_ffd_q_reg[28]/clk->d
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/ff_pc_q_reg[28]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/if_id_datapath_ffd_q_reg[28]/d
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+     150          200     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    5550          600     
                                              
             Setup:-     119                  
       Uncertainty:-     100                  
     Required Time:=    5331                  
      Launch Clock:-     600                  
         Data Path:-     372                  
             Slack:=    4359                  

#---------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/ff_pc_q_reg[28]/clk            -       -      R     (arrival)         3300    -   550     0     600    (-,-) 
  risc_v_top_i/ff_pc_q_reg[28]/q              (u)     clk->q R     unmapped_d_flop      4  4.0     0   372     972    (-,-) 
  risc_v_top_i/if_id_datapath_ffd_q_reg[28]/d -       -      R     unmapped_d_flop      4    -     -     0     972    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 31: MET (4359 ps) Setup Check with Pin risc_v_top_i/if_id_datapath_ffd_q_reg[27]/clk->d
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/ff_pc_q_reg[27]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/if_id_datapath_ffd_q_reg[27]/d
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+     150          200     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    5550          600     
                                              
             Setup:-     119                  
       Uncertainty:-     100                  
     Required Time:=    5331                  
      Launch Clock:-     600                  
         Data Path:-     372                  
             Slack:=    4359                  

#---------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/ff_pc_q_reg[27]/clk            -       -      R     (arrival)         3300    -   550     0     600    (-,-) 
  risc_v_top_i/ff_pc_q_reg[27]/q              (u)     clk->q R     unmapped_d_flop      4  4.0     0   372     972    (-,-) 
  risc_v_top_i/if_id_datapath_ffd_q_reg[27]/d -       -      R     unmapped_d_flop      4    -     -     0     972    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 32: MET (4359 ps) Setup Check with Pin risc_v_top_i/if_id_datapath_ffd_q_reg[23]/clk->d
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/ff_pc_q_reg[23]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/if_id_datapath_ffd_q_reg[23]/d
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+     150          200     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    5550          600     
                                              
             Setup:-     119                  
       Uncertainty:-     100                  
     Required Time:=    5331                  
      Launch Clock:-     600                  
         Data Path:-     372                  
             Slack:=    4359                  

#---------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/ff_pc_q_reg[23]/clk            -       -      R     (arrival)         3300    -   550     0     600    (-,-) 
  risc_v_top_i/ff_pc_q_reg[23]/q              (u)     clk->q R     unmapped_d_flop      4  4.0     0   372     972    (-,-) 
  risc_v_top_i/if_id_datapath_ffd_q_reg[23]/d -       -      R     unmapped_d_flop      4    -     -     0     972    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 33: MET (4359 ps) Setup Check with Pin risc_v_top_i/if_id_datapath_ffd_q_reg[19]/clk->d
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/ff_pc_q_reg[19]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/if_id_datapath_ffd_q_reg[19]/d
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+     150          200     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    5550          600     
                                              
             Setup:-     119                  
       Uncertainty:-     100                  
     Required Time:=    5331                  
      Launch Clock:-     600                  
         Data Path:-     372                  
             Slack:=    4359                  

#---------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/ff_pc_q_reg[19]/clk            -       -      R     (arrival)         3300    -   550     0     600    (-,-) 
  risc_v_top_i/ff_pc_q_reg[19]/q              (u)     clk->q R     unmapped_d_flop      4  4.0     0   372     972    (-,-) 
  risc_v_top_i/if_id_datapath_ffd_q_reg[19]/d -       -      R     unmapped_d_flop      4    -     -     0     972    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 34: MET (4359 ps) Setup Check with Pin risc_v_top_i/if_id_datapath_ffd_q_reg[15]/clk->d
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/ff_pc_q_reg[15]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/if_id_datapath_ffd_q_reg[15]/d
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+     150          200     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    5550          600     
                                              
             Setup:-     119                  
       Uncertainty:-     100                  
     Required Time:=    5331                  
      Launch Clock:-     600                  
         Data Path:-     372                  
             Slack:=    4359                  

#---------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/ff_pc_q_reg[15]/clk            -       -      R     (arrival)         3300    -   550     0     600    (-,-) 
  risc_v_top_i/ff_pc_q_reg[15]/q              (u)     clk->q R     unmapped_d_flop      4  4.0     0   372     972    (-,-) 
  risc_v_top_i/if_id_datapath_ffd_q_reg[15]/d -       -      R     unmapped_d_flop      4    -     -     0     972    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 35: MET (4359 ps) Setup Check with Pin risc_v_top_i/if_id_datapath_ffd_q_reg[11]/clk->d
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/ff_pc_q_reg[11]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/if_id_datapath_ffd_q_reg[11]/d
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+     150          200     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    5550          600     
                                              
             Setup:-     119                  
       Uncertainty:-     100                  
     Required Time:=    5331                  
      Launch Clock:-     600                  
         Data Path:-     372                  
             Slack:=    4359                  

#---------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/ff_pc_q_reg[11]/clk            -       -      R     (arrival)         3300    -   550     0     600    (-,-) 
  risc_v_top_i/ff_pc_q_reg[11]/q              (u)     clk->q R     unmapped_d_flop      4  4.0     0   372     972    (-,-) 
  risc_v_top_i/if_id_datapath_ffd_q_reg[11]/d -       -      R     unmapped_d_flop      4    -     -     0     972    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 36: MET (4359 ps) Setup Check with Pin risc_v_top_i/if_id_datapath_ffd_q_reg[7]/clk->d
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/ff_pc_q_reg[7]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/if_id_datapath_ffd_q_reg[7]/d
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+     150          200     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    5550          600     
                                              
             Setup:-     119                  
       Uncertainty:-     100                  
     Required Time:=    5331                  
      Launch Clock:-     600                  
         Data Path:-     372                  
             Slack:=    4359                  

#--------------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/ff_pc_q_reg[7]/clk            -       -      R     (arrival)         3300    -   550     0     600    (-,-) 
  risc_v_top_i/ff_pc_q_reg[7]/q              (u)     clk->q R     unmapped_d_flop      4  4.0     0   372     972    (-,-) 
  risc_v_top_i/if_id_datapath_ffd_q_reg[7]/d -       -      R     unmapped_d_flop      4    -     -     0     972    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 37: MET (4359 ps) Setup Check with Pin risc_v_top_i/if_id_datapath_ffd_q_reg[3]/clk->d
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/ff_pc_q_reg[3]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/if_id_datapath_ffd_q_reg[3]/d
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+     150          200     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    5550          600     
                                              
             Setup:-     119                  
       Uncertainty:-     100                  
     Required Time:=    5331                  
      Launch Clock:-     600                  
         Data Path:-     372                  
             Slack:=    4359                  

#--------------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/ff_pc_q_reg[3]/clk            -       -      R     (arrival)         3300    -   550     0     600    (-,-) 
  risc_v_top_i/ff_pc_q_reg[3]/q              (u)     clk->q R     unmapped_d_flop      4  4.0     0   372     972    (-,-) 
  risc_v_top_i/if_id_datapath_ffd_q_reg[3]/d -       -      R     unmapped_d_flop      4    -     -     0     972    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 38: MET (4368 ps) Setup Check with Pin risc_v_top_i/if_id_datapath_ffd_q_reg[31]/clk->d
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/ff_pc_q_reg[31]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/if_id_datapath_ffd_q_reg[31]/d
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+     150          200     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    5550          600     
                                              
             Setup:-     119                  
       Uncertainty:-     100                  
     Required Time:=    5331                  
      Launch Clock:-     600                  
         Data Path:-     364                  
             Slack:=    4368                  

#---------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/ff_pc_q_reg[31]/clk            -       -      R     (arrival)         3300    -   550     0     600    (-,-) 
  risc_v_top_i/ff_pc_q_reg[31]/q              (u)     clk->q R     unmapped_d_flop      3  3.0     0   364     964    (-,-) 
  risc_v_top_i/if_id_datapath_ffd_q_reg[31]/d -       -      R     unmapped_d_flop      3    -     -     0     964    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 39: MET (7883 ps) Setup Check with Pin risc_v_top_i/uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count_reg[12]/clk->d
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count_reg[0]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count_reg[12]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+     200          200     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=   10600          600     
                                              
             Setup:-     119                  
       Uncertainty:-     100                  
     Required Time:=   10381                  
      Launch Clock:-     600                  
         Data Path:-    1898                  
             Slack:=    7883                  

#-----------------------------------------------------------------------------------------------------------------------------------------------------------------
#                                 Timing Point                                   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count_reg[0]/clk -       -       R     (arrival)           3300    -   550     0     600    (-,-) 
  risc_v_top_i/uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6  6.0     0   392     992    (-,-) 
  risc_v_top_i/g16200/z                                                          (u)     in_0->z F     unmapped_nand2         3  3.0     0   115    1106    (-,-) 
  risc_v_top_i/g16101/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.0     0   115    1221    (-,-) 
  risc_v_top_i/g15282/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.0     0   115    1336    (-,-) 
  risc_v_top_i/g16048/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.0     0   115    1451    (-,-) 
  risc_v_top_i/g16000/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.0     0   115    1566    (-,-) 
  risc_v_top_i/g15976/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.0     0   115    1680    (-,-) 
  risc_v_top_i/g15952/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.0     0   115    1795    (-,-) 
  risc_v_top_i/g15940/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.0     0   115    1910    (-,-) 
  risc_v_top_i/g15292/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.0     0   115    2025    (-,-) 
  risc_v_top_i/g15278/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.0     0   115    2140    (-,-) 
  risc_v_top_i/g15364/z                                                          (u)     in_0->z F     unmapped_complex2      2  2.0     0   101    2241    (-,-) 
  risc_v_top_i/g15899/z                                                          (u)     in_0->z F     unmapped_or2           1  1.0     0    86    2327    (-,-) 
  risc_v_top_i/g15900/z                                                          (u)     in_1->z R     unmapped_nand2         1  1.0     0    86    2412    (-,-) 
  risc_v_top_i/g16276/z                                                          (u)     in_0->z R     unmapped_and2          1  1.0     0    86    2498    (-,-) 
  risc_v_top_i/uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count_reg[12]/d  -       -       R     unmapped_d_flop        1    -     -     0    2498    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 40: MET (8070 ps) Setup Check with Pin risc_v_top_i/uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count_reg[11]/clk->d
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count_reg[0]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count_reg[11]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+     200          200     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=   10600          600     
                                              
             Setup:-     119                  
       Uncertainty:-     100                  
     Required Time:=   10381                  
      Launch Clock:-     600                  
         Data Path:-    1711                  
             Slack:=    8070                  

#-----------------------------------------------------------------------------------------------------------------------------------------------------------------
#                                 Timing Point                                   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count_reg[0]/clk -       -       R     (arrival)           3300    -   550     0     600    (-,-) 
  risc_v_top_i/uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6  6.0     0   392     992    (-,-) 
  risc_v_top_i/g16200/z                                                          (u)     in_0->z F     unmapped_nand2         3  3.0     0   115    1106    (-,-) 
  risc_v_top_i/g16101/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.0     0   115    1221    (-,-) 
  risc_v_top_i/g15282/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.0     0   115    1336    (-,-) 
  risc_v_top_i/g16048/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.0     0   115    1451    (-,-) 
  risc_v_top_i/g16000/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.0     0   115    1566    (-,-) 
  risc_v_top_i/g15976/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.0     0   115    1680    (-,-) 
  risc_v_top_i/g15952/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.0     0   115    1795    (-,-) 
  risc_v_top_i/g15940/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.0     0   115    1910    (-,-) 
  risc_v_top_i/g15292/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.0     0   115    2025    (-,-) 
  risc_v_top_i/g15278/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.0     0   115    2140    (-,-) 
  risc_v_top_i/g15902/z                                                          (u)     in_0->z F     unmapped_or2           1  1.0     0    86    2225    (-,-) 
  risc_v_top_i/g15903/z                                                          (u)     in_1->z R     unmapped_nand2         1  1.0     0    86    2311    (-,-) 
  risc_v_top_i/uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count_reg[11]/d  -       -       R     unmapped_d_flop        1    -     -     0    2311    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 41: MET (8099 ps) Setup Check with Pin risc_v_top_i/uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count_reg[10]/clk->d
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count_reg[0]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count_reg[10]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+     200          200     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=   10600          600     
                                              
             Setup:-     119                  
       Uncertainty:-     100                  
     Required Time:=   10381                  
      Launch Clock:-     600                  
         Data Path:-    1682                  
             Slack:=    8099                  

#-----------------------------------------------------------------------------------------------------------------------------------------------------------------
#                                 Timing Point                                   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count_reg[0]/clk -       -       R     (arrival)           3300    -   550     0     600    (-,-) 
  risc_v_top_i/uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6  6.0     0   392     992    (-,-) 
  risc_v_top_i/g16200/z                                                          (u)     in_0->z F     unmapped_nand2         3  3.0     0   115    1106    (-,-) 
  risc_v_top_i/g16101/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.0     0   115    1221    (-,-) 
  risc_v_top_i/g15282/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.0     0   115    1336    (-,-) 
  risc_v_top_i/g16048/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.0     0   115    1451    (-,-) 
  risc_v_top_i/g16000/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.0     0   115    1566    (-,-) 
  risc_v_top_i/g15976/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.0     0   115    1680    (-,-) 
  risc_v_top_i/g15952/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.0     0   115    1795    (-,-) 
  risc_v_top_i/g15940/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.0     0   115    1910    (-,-) 
  risc_v_top_i/g15292/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.0     0   115    2025    (-,-) 
  risc_v_top_i/g15910/z                                                          (u)     in_0->z F     unmapped_or2           1  1.0     0    86    2110    (-,-) 
  risc_v_top_i/g15911/z                                                          (u)     in_1->z R     unmapped_nand2         1  1.0     0    86    2196    (-,-) 
  risc_v_top_i/g16275/z                                                          (u)     in_0->z R     unmapped_and2          1  1.0     0    86    2282    (-,-) 
  risc_v_top_i/uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count_reg[10]/d  -       -       R     unmapped_d_flop        1    -     -     0    2282    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 42: MET (8300 ps) Setup Check with Pin risc_v_top_i/uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count_reg[9]/clk->d
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count_reg[0]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count_reg[9]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+     200          200     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=   10600          600     
                                              
             Setup:-     119                  
       Uncertainty:-     100                  
     Required Time:=   10381                  
      Launch Clock:-     600                  
         Data Path:-    1481                  
             Slack:=    8300                  

#-----------------------------------------------------------------------------------------------------------------------------------------------------------------
#                                 Timing Point                                   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count_reg[0]/clk -       -       R     (arrival)           3300    -   550     0     600    (-,-) 
  risc_v_top_i/uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6  6.0     0   392     992    (-,-) 
  risc_v_top_i/g16200/z                                                          (u)     in_0->z F     unmapped_nand2         3  3.0     0   115    1106    (-,-) 
  risc_v_top_i/g16101/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.0     0   115    1221    (-,-) 
  risc_v_top_i/g15282/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.0     0   115    1336    (-,-) 
  risc_v_top_i/g16048/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.0     0   115    1451    (-,-) 
  risc_v_top_i/g16000/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.0     0   115    1566    (-,-) 
  risc_v_top_i/g15976/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.0     0   115    1680    (-,-) 
  risc_v_top_i/g15952/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.0     0   115    1795    (-,-) 
  risc_v_top_i/g15940/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.0     0   115    1910    (-,-) 
  risc_v_top_i/g15920/z                                                          (u)     in_0->z F     unmapped_or2           1  1.0     0    86    1996    (-,-) 
  risc_v_top_i/g15921/z                                                          (u)     in_1->z R     unmapped_nand2         1  1.0     0    86    2081    (-,-) 
  risc_v_top_i/uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count_reg[9]/d   -       -       R     unmapped_d_flop        1    -     -     0    2081    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 43: MET (8342 ps) Setup Check with Pin risc_v_top_i/ff_pc_q_reg[27]/clk->d
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/ff_pc_q_reg[4]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/ff_pc_q_reg[27]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+     200          200     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=   10600          600     
                                              
             Setup:-     119                  
       Uncertainty:-     100                  
     Required Time:=   10381                  
      Launch Clock:-     600                  
         Data Path:-    1439                  
             Slack:=    8342                  

#-------------------------------------------------------------------------------------------------------------------------------------------------------
#                            Timing Point                              Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/ff_pc_q_reg[4]/clk                                      -       -       R     (arrival)           3300    -   550     0     600    (-,-) 
  risc_v_top_i/ff_pc_q_reg[4]/q                                        (u)     clk->q  R     unmapped_d_flop        5  5.0     0   379     979    (-,-) 
  risc_v_top_i/adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16/g885/z (u)     in_1->z F     unmapped_nand2         1  1.0     0    86    1064    (-,-) 
  risc_v_top_i/adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16/g869/z (u)     in_1->z F     unmapped_or2           1  1.0     0    86    1150    (-,-) 
  risc_v_top_i/adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16/g867/z (u)     in_1->z F     unmapped_or2           5  5.0     0   130    1280    (-,-) 
  risc_v_top_i/adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16/g856/z (u)     in_0->z F     unmapped_or2           6  6.0     0   143    1422    (-,-) 
  risc_v_top_i/adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16/g841/z (u)     in_1->z F     unmapped_or2           3  3.0     0   115    1537    (-,-) 
  risc_v_top_i/adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16/g632/z (u)     in_0->z F     unmapped_complex2      3  3.0     0   115    1652    (-,-) 
  risc_v_top_i/adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16/g685/z (u)     in_0->z F     unmapped_complex2      3  3.0     0   115    1767    (-,-) 
  risc_v_top_i/adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16/g629/z (u)     in_0->z F     unmapped_complex2      2  2.0     0   101    1868    (-,-) 
  risc_v_top_i/adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16/g784/z (u)     in_0->z F     unmapped_or2           1  1.0     0    86    1954    (-,-) 
  risc_v_top_i/adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16/g785/z (u)     in_1->z R     unmapped_nand2         1  1.0     0    86    2039    (-,-) 
  risc_v_top_i/ff_pc_q_reg[27]/d                                       -       -       R     unmapped_d_flop        1    -     -     0    2039    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 44: MET (8342 ps) Setup Check with Pin risc_v_top_i/ff_pc_q_reg[23]/clk->d
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/ff_pc_q_reg[4]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/ff_pc_q_reg[23]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+     200          200     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=   10600          600     
                                              
             Setup:-     119                  
       Uncertainty:-     100                  
     Required Time:=   10381                  
      Launch Clock:-     600                  
         Data Path:-    1439                  
             Slack:=    8342                  

#-------------------------------------------------------------------------------------------------------------------------------------------------------
#                            Timing Point                              Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/ff_pc_q_reg[4]/clk                                      -       -       R     (arrival)           3300    -   550     0     600    (-,-) 
  risc_v_top_i/ff_pc_q_reg[4]/q                                        (u)     clk->q  R     unmapped_d_flop        5  5.0     0   379     979    (-,-) 
  risc_v_top_i/adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16/g885/z (u)     in_1->z F     unmapped_nand2         1  1.0     0    86    1064    (-,-) 
  risc_v_top_i/adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16/g869/z (u)     in_1->z F     unmapped_or2           1  1.0     0    86    1150    (-,-) 
  risc_v_top_i/adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16/g867/z (u)     in_1->z F     unmapped_or2           5  5.0     0   130    1280    (-,-) 
  risc_v_top_i/adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16/g856/z (u)     in_0->z F     unmapped_or2           6  6.0     0   143    1422    (-,-) 
  risc_v_top_i/adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16/g553/z (u)     in_1->z F     unmapped_or2           3  3.0     0   115    1537    (-,-) 
  risc_v_top_i/adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16/g635/z (u)     in_0->z F     unmapped_complex2      3  3.0     0   115    1652    (-,-) 
  risc_v_top_i/adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16/g705/z (u)     in_0->z F     unmapped_complex2      3  3.0     0   115    1767    (-,-) 
  risc_v_top_i/adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16/g633/z (u)     in_0->z F     unmapped_complex2      2  2.0     0   101    1868    (-,-) 
  risc_v_top_i/adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16/g781/z (u)     in_0->z F     unmapped_or2           1  1.0     0    86    1954    (-,-) 
  risc_v_top_i/adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16/g782/z (u)     in_1->z R     unmapped_nand2         1  1.0     0    86    2039    (-,-) 
  risc_v_top_i/ff_pc_q_reg[23]/d                                       -       -       R     unmapped_d_flop        1    -     -     0    2039    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 45: MET (8415 ps) Setup Check with Pin risc_v_top_i/uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count_reg[8]/clk->d
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count_reg[0]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count_reg[8]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+     200          200     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=   10600          600     
                                              
             Setup:-     119                  
       Uncertainty:-     100                  
     Required Time:=   10381                  
      Launch Clock:-     600                  
         Data Path:-    1367                  
             Slack:=    8415                  

#-----------------------------------------------------------------------------------------------------------------------------------------------------------------
#                                 Timing Point                                   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count_reg[0]/clk -       -       R     (arrival)           3300    -   550     0     600    (-,-) 
  risc_v_top_i/uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6  6.0     0   392     992    (-,-) 
  risc_v_top_i/g16200/z                                                          (u)     in_0->z F     unmapped_nand2         3  3.0     0   115    1106    (-,-) 
  risc_v_top_i/g16101/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.0     0   115    1221    (-,-) 
  risc_v_top_i/g15282/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.0     0   115    1336    (-,-) 
  risc_v_top_i/g16048/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.0     0   115    1451    (-,-) 
  risc_v_top_i/g16000/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.0     0   115    1566    (-,-) 
  risc_v_top_i/g15976/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.0     0   115    1680    (-,-) 
  risc_v_top_i/g15952/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.0     0   115    1795    (-,-) 
  risc_v_top_i/g15938/z                                                          (u)     in_1->z F     unmapped_or2           1  1.0     0    86    1881    (-,-) 
  risc_v_top_i/g15939/z                                                          (u)     in_1->z R     unmapped_nand2         1  1.0     0    86    1967    (-,-) 
  risc_v_top_i/uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count_reg[8]/d   -       -       R     unmapped_d_flop        1    -     -     0    1967    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 46: MET (8418 ps) Setup Check with Pin risc_v_top_i/uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta_reg[15]/clk->d
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta_reg[0]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta_reg[15]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+     200          200     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=   10600          600     
                                              
             Setup:-     119                  
       Uncertainty:-     100                  
     Required Time:=   10381                  
      Launch Clock:-     600                  
         Data Path:-    1364                  
             Slack:=    8418                  

#----------------------------------------------------------------------------------------------------------------------------------------------------------------------
#                                    Timing Point                                     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta_reg[0]/clk    -       -       R     (arrival)           3300    -   550     0     600    (-,-) 
  risc_v_top_i/uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta_reg[0]/q      (u)     clk->q  R     unmapped_d_flop        6  6.0     0   392     992    (-,-) 
  risc_v_top_i/uart_IP_module_UART_full_duplex_tx_uart_inc_delay_5ms_add_32_42/g265/z (u)     in_0->z F     unmapped_nand2         4  4.0     0   123    1115    (-,-) 
  risc_v_top_i/uart_IP_module_UART_full_duplex_tx_uart_inc_delay_5ms_add_32_42/g248/z (u)     in_1->z F     unmapped_or2           4  4.0     0   123    1238    (-,-) 
  risc_v_top_i/uart_IP_module_UART_full_duplex_tx_uart_inc_delay_5ms_add_32_42/g242/z (u)     in_1->z F     unmapped_or2           5  5.0     0   130    1367    (-,-) 
  risc_v_top_i/uart_IP_module_UART_full_duplex_tx_uart_inc_delay_5ms_add_32_42/g228/z (u)     in_1->z F     unmapped_or2           4  4.0     0   123    1490    (-,-) 
  risc_v_top_i/uart_IP_module_UART_full_duplex_tx_uart_inc_delay_5ms_add_32_42/g221/z (u)     in_1->z F     unmapped_or2           3  3.0     0   115    1605    (-,-) 
  risc_v_top_i/uart_IP_module_UART_full_duplex_tx_uart_inc_delay_5ms_add_32_42/g123/z (u)     in_0->z F     unmapped_complex2      2  2.0     0   101    1706    (-,-) 
  risc_v_top_i/uart_IP_module_UART_full_duplex_tx_uart_inc_delay_5ms_add_32_42/g196/z (u)     in_0->z F     unmapped_or2           1  1.0     0    86    1792    (-,-) 
  risc_v_top_i/uart_IP_module_UART_full_duplex_tx_uart_inc_delay_5ms_add_32_42/g197/z (u)     in_1->z R     unmapped_nand2         1  1.0     0    86    1878    (-,-) 
  risc_v_top_i/g16262/z                                                               (u)     in_1->z R     unmapped_and2          1  1.0     0    86    1964    (-,-) 
  risc_v_top_i/uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta_reg[15]/d     -       -       R     unmapped_d_flop        1    -     -     0    1964    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 47: MET (8426 ps) Setup Check with Pin risc_v_top_i/uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta_reg[11]/clk->d
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta_reg[0]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta_reg[11]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+     200          200     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=   10600          600     
                                              
             Setup:-     119                  
       Uncertainty:-     100                  
     Required Time:=   10381                  
      Launch Clock:-     600                  
         Data Path:-    1355                  
             Slack:=    8426                  

#----------------------------------------------------------------------------------------------------------------------------------------------------------------------
#                                    Timing Point                                     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta_reg[0]/clk    -       -       R     (arrival)           3300    -   550     0     600    (-,-) 
  risc_v_top_i/uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta_reg[0]/q      (u)     clk->q  R     unmapped_d_flop        6  6.0     0   392     992    (-,-) 
  risc_v_top_i/uart_IP_module_UART_full_duplex_tx_uart_inc_delay_5ms_add_32_42/g265/z (u)     in_0->z F     unmapped_nand2         4  4.0     0   123    1115    (-,-) 
  risc_v_top_i/uart_IP_module_UART_full_duplex_tx_uart_inc_delay_5ms_add_32_42/g248/z (u)     in_1->z F     unmapped_or2           4  4.0     0   123    1238    (-,-) 
  risc_v_top_i/uart_IP_module_UART_full_duplex_tx_uart_inc_delay_5ms_add_32_42/g242/z (u)     in_1->z F     unmapped_or2           5  5.0     0   130    1367    (-,-) 
  risc_v_top_i/uart_IP_module_UART_full_duplex_tx_uart_inc_delay_5ms_add_32_42/g229/z (u)     in_0->z F     unmapped_complex2      3  3.0     0   115    1482    (-,-) 
  risc_v_top_i/uart_IP_module_UART_full_duplex_tx_uart_inc_delay_5ms_add_32_42/g137/z (u)     in_0->z F     unmapped_complex2      3  3.0     0   115    1597    (-,-) 
  risc_v_top_i/uart_IP_module_UART_full_duplex_tx_uart_inc_delay_5ms_add_32_42/g127/z (u)     in_0->z F     unmapped_complex2      2  2.0     0   101    1698    (-,-) 
  risc_v_top_i/uart_IP_module_UART_full_duplex_tx_uart_inc_delay_5ms_add_32_42/g193/z (u)     in_0->z F     unmapped_or2           1  1.0     0    86    1784    (-,-) 
  risc_v_top_i/uart_IP_module_UART_full_duplex_tx_uart_inc_delay_5ms_add_32_42/g194/z (u)     in_1->z R     unmapped_nand2         1  1.0     0    86    1870    (-,-) 
  risc_v_top_i/g16248/z                                                               (u)     in_1->z R     unmapped_and2          1  1.0     0    86    1955    (-,-) 
  risc_v_top_i/uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta_reg[11]/d     -       -       R     unmapped_d_flop        1    -     -     0    1955    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 48: MET (8443 ps) Setup Check with Pin risc_v_top_i/ff_pc_q_reg[26]/clk->d
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/ff_pc_q_reg[4]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/ff_pc_q_reg[26]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+     200          200     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=   10600          600     
                                              
             Setup:-     119                  
       Uncertainty:-     100                  
     Required Time:=   10381                  
      Launch Clock:-     600                  
         Data Path:-    1338                  
             Slack:=    8443                  

#-------------------------------------------------------------------------------------------------------------------------------------------------------
#                            Timing Point                              Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/ff_pc_q_reg[4]/clk                                      -       -       R     (arrival)           3300    -   550     0     600    (-,-) 
  risc_v_top_i/ff_pc_q_reg[4]/q                                        (u)     clk->q  R     unmapped_d_flop        5  5.0     0   379     979    (-,-) 
  risc_v_top_i/adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16/g885/z (u)     in_1->z F     unmapped_nand2         1  1.0     0    86    1064    (-,-) 
  risc_v_top_i/adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16/g869/z (u)     in_1->z F     unmapped_or2           1  1.0     0    86    1150    (-,-) 
  risc_v_top_i/adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16/g867/z (u)     in_1->z F     unmapped_or2           5  5.0     0   130    1280    (-,-) 
  risc_v_top_i/adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16/g856/z (u)     in_0->z F     unmapped_or2           6  6.0     0   143    1422    (-,-) 
  risc_v_top_i/adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16/g841/z (u)     in_1->z F     unmapped_or2           3  3.0     0   115    1537    (-,-) 
  risc_v_top_i/adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16/g632/z (u)     in_0->z F     unmapped_complex2      3  3.0     0   115    1652    (-,-) 
  risc_v_top_i/adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16/g685/z (u)     in_0->z F     unmapped_complex2      3  3.0     0   115    1767    (-,-) 
  risc_v_top_i/adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16/g790/z (u)     in_0->z F     unmapped_or2           1  1.0     0    86    1852    (-,-) 
  risc_v_top_i/adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16/g791/z (u)     in_1->z R     unmapped_nand2         1  1.0     0    86    1938    (-,-) 
  risc_v_top_i/ff_pc_q_reg[26]/d                                       -       -       R     unmapped_d_flop        1    -     -     0    1938    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 49: MET (8443 ps) Setup Check with Pin risc_v_top_i/ff_pc_q_reg[22]/clk->d
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/ff_pc_q_reg[4]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/ff_pc_q_reg[22]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+     200          200     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=   10600          600     
                                              
             Setup:-     119                  
       Uncertainty:-     100                  
     Required Time:=   10381                  
      Launch Clock:-     600                  
         Data Path:-    1338                  
             Slack:=    8443                  

#-------------------------------------------------------------------------------------------------------------------------------------------------------
#                            Timing Point                              Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/ff_pc_q_reg[4]/clk                                      -       -       R     (arrival)           3300    -   550     0     600    (-,-) 
  risc_v_top_i/ff_pc_q_reg[4]/q                                        (u)     clk->q  R     unmapped_d_flop        5  5.0     0   379     979    (-,-) 
  risc_v_top_i/adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16/g885/z (u)     in_1->z F     unmapped_nand2         1  1.0     0    86    1064    (-,-) 
  risc_v_top_i/adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16/g869/z (u)     in_1->z F     unmapped_or2           1  1.0     0    86    1150    (-,-) 
  risc_v_top_i/adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16/g867/z (u)     in_1->z F     unmapped_or2           5  5.0     0   130    1280    (-,-) 
  risc_v_top_i/adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16/g856/z (u)     in_0->z F     unmapped_or2           6  6.0     0   143    1422    (-,-) 
  risc_v_top_i/adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16/g553/z (u)     in_1->z F     unmapped_or2           3  3.0     0   115    1537    (-,-) 
  risc_v_top_i/adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16/g635/z (u)     in_0->z F     unmapped_complex2      3  3.0     0   115    1652    (-,-) 
  risc_v_top_i/adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16/g705/z (u)     in_0->z F     unmapped_complex2      3  3.0     0   115    1767    (-,-) 
  risc_v_top_i/adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16/g793/z (u)     in_0->z F     unmapped_or2           1  1.0     0    86    1852    (-,-) 
  risc_v_top_i/adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16/g794/z (u)     in_1->z R     unmapped_nand2         1  1.0     0    86    1938    (-,-) 
  risc_v_top_i/ff_pc_q_reg[22]/d                                       -       -       R     unmapped_d_flop        1    -     -     0    1938    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 50: MET (8448 ps) Setup Check with Pin risc_v_top_i/ff_pc_q_reg[31]/clk->d
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/ff_pc_q_reg[4]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/ff_pc_q_reg[31]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+     200          200     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=   10600          600     
                                              
             Setup:-     119                  
       Uncertainty:-     100                  
     Required Time:=   10381                  
      Launch Clock:-     600                  
         Data Path:-    1333                  
             Slack:=    8448                  

#-------------------------------------------------------------------------------------------------------------------------------------------------------
#                            Timing Point                              Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/ff_pc_q_reg[4]/clk                                      -       -       R     (arrival)           3300    -   550     0     600    (-,-) 
  risc_v_top_i/ff_pc_q_reg[4]/q                                        (u)     clk->q  R     unmapped_d_flop        5  5.0     0   379     979    (-,-) 
  risc_v_top_i/adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16/g885/z (u)     in_1->z F     unmapped_nand2         1  1.0     0    86    1064    (-,-) 
  risc_v_top_i/adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16/g869/z (u)     in_1->z F     unmapped_or2           1  1.0     0    86    1150    (-,-) 
  risc_v_top_i/adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16/g867/z (u)     in_1->z F     unmapped_or2           5  5.0     0   130    1280    (-,-) 
  risc_v_top_i/adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16/g856/z (u)     in_0->z F     unmapped_or2           6  6.0     0   143    1422    (-,-) 
  risc_v_top_i/adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16/g851/z (u)     in_1->z F     unmapped_or2           3  3.0     0   115    1537    (-,-) 
  risc_v_top_i/adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16/g626/z (u)     in_0->z F     unmapped_complex2      4  4.0     0   123    1660    (-,-) 
  risc_v_top_i/adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16/g813/z (u)     in_0->z F     unmapped_or2           2  2.0     0   101    1761    (-,-) 
  risc_v_top_i/adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16/g787/z (u)     in_0->z F     unmapped_or2           1  1.0     0    86    1847    (-,-) 
  risc_v_top_i/adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16/g788/z (u)     in_1->z R     unmapped_nand2         1  1.0     0    86    1933    (-,-) 
  risc_v_top_i/ff_pc_q_reg[31]/d                                       -       -       R     unmapped_d_flop        1    -     -     0    1933    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).


