module TopModule (
  input [99:0] in,
  output reg [99:0] out
);

  // On every positive edge of the clock (or on reset/other trigger if applicable), 
  // reverse the bits of the input vector and assign to output.
  always @(*) begin
    integer i;
    for (i = 0; i < 100; i = i + 1) begin
      out[i] = in[99-i];
    end
  end

endmodule