iverilog -o sim rtl/clock_divider.v tb_clock_divider.v
./sim
