VERILOG_SOURCES = /code/rtl/Bitstream.sv
TOPLEVEL        = Bitstream
MODULE          = test_Bitstream
IMPROVEMENTS = cells
CELLS = 0
WIRES = 0
SIM             = icarus
TOPLEVEL_LANG   = verilog
PYTHONPATH      = /src
HASH            = 10-lint-code-review-bitstream-rtl