AMDGPU_FW_LOAD_PSP,VAR_0
AMDGPU_GPU_PAGE_ALIGN,FUNC_0
AMDGPU_UCODE_ID_UVD,VAR_1
AMDGPU_UVD_FIRMWARE_OFFSET,VAR_2
AMDGPU_UVD_HEAP_SIZE,VAR_3
AMDGPU_UVD_SESSION_SIZE,VAR_4
AMDGPU_UVD_STACK_SIZE,VAR_5
MMSCH_COMMAND__DIRECT_REG_POLLING,VAR_6
MMSCH_COMMAND__DIRECT_REG_READ_MODIFY_WRITE,VAR_7
MMSCH_COMMAND__DIRECT_REG_WRITE,VAR_8
MMSCH_COMMAND__END,VAR_9
MMSCH_V1_0_INSERT_DIRECT_POLL,FUNC_1
MMSCH_V1_0_INSERT_DIRECT_RD_MOD_WT,FUNC_2
MMSCH_V1_0_INSERT_DIRECT_WT,FUNC_3
MMSCH_VERSION,VAR_10
RB_BUFSZ,VAR_11
RB_NO_FETCH,VAR_12
REG_SET_FIELD,FUNC_4
SOC15_REG_OFFSET,FUNC_5
UVD,VAR_13
UVD_CGC_CTRL__DYN_CLOCK_MODE_MASK,VAR_14
UVD_LMI_CTRL2__STALL_ARB_UMC_MASK,VAR_15
UVD_LMI_CTRL__DATA_COHERENCY_EN_MASK,VAR_16
UVD_LMI_CTRL__REQ_MODE_MASK,VAR_17
UVD_LMI_CTRL__VCPU_DATA_COHERENCY_EN_MASK,VAR_18
UVD_LMI_CTRL__WRITE_CLEAN_TIMER_EN_MASK,VAR_19
UVD_LMI_CTRL__WRITE_CLEAN_TIMER__SHIFT,VAR_20
UVD_MASTINT_EN__SYS_EN_MASK,VAR_21
UVD_MASTINT_EN__VCPU_EN_MASK,VAR_22
UVD_RBC_RB_CNTL,VAR_23
UVD_SOFT_RESET__CSM_SOFT_RESET_MASK,VAR_24
UVD_SOFT_RESET__CXW_SOFT_RESET_MASK,VAR_25
UVD_SOFT_RESET__LBSI_SOFT_RESET_MASK,VAR_26
UVD_SOFT_RESET__LMI_SOFT_RESET_MASK,VAR_27
UVD_SOFT_RESET__LMI_UMC_SOFT_RESET_MASK,VAR_28
UVD_SOFT_RESET__RBC_SOFT_RESET_MASK,VAR_29
UVD_SOFT_RESET__TAP_SOFT_RESET_MASK,VAR_30
UVD_SOFT_RESET__VCPU_SOFT_RESET_MASK,VAR_31
UVD_STATUS__VCPU_REPORT__SHIFT,VAR_32
UVD_VCPU_CNTL__CLK_EN_MASK,VAR_33
lower_32_bits,FUNC_6
memcpy,FUNC_7
mmUVD_CGC_CTRL,VAR_34
mmUVD_GP_SCRATCH4,VAR_35
mmUVD_LMI_CTRL,VAR_36
mmUVD_LMI_CTRL2,VAR_37
mmUVD_LMI_VCPU_CACHE1_64BIT_BAR_HIGH,VAR_38
mmUVD_LMI_VCPU_CACHE1_64BIT_BAR_LOW,VAR_39
mmUVD_LMI_VCPU_CACHE2_64BIT_BAR_HIGH,VAR_40
mmUVD_LMI_VCPU_CACHE2_64BIT_BAR_LOW,VAR_41
mmUVD_LMI_VCPU_CACHE_64BIT_BAR_HIGH,VAR_42
mmUVD_LMI_VCPU_CACHE_64BIT_BAR_LOW,VAR_43
mmUVD_MASTINT_EN,VAR_44
mmUVD_RBC_RB_CNTL,VAR_45
mmUVD_RB_BASE_HI,VAR_46
mmUVD_RB_BASE_LO,VAR_47
mmUVD_RB_SIZE,VAR_48
mmUVD_SOFT_RESET,VAR_49
mmUVD_STATUS,VAR_50
mmUVD_VCPU_CACHE_OFFSET0,VAR_51
mmUVD_VCPU_CACHE_OFFSET1,VAR_52
mmUVD_VCPU_CACHE_OFFSET2,VAR_53
mmUVD_VCPU_CACHE_SIZE0,VAR_54
mmUVD_VCPU_CACHE_SIZE1,VAR_55
mmUVD_VCPU_CACHE_SIZE2,VAR_56
mmUVD_VCPU_CNTL,VAR_57
order_base_2,FUNC_8
upper_32_bits,FUNC_9
uvd_v7_0_mmsch_start,FUNC_10
uvd_v7_0_sriov_start,FUNC_11
adev,VAR_58
ring,VAR_59
offset,VAR_60
size,VAR_61
tmp,VAR_62
table_size,VAR_63
direct_wt,VAR_64
direct_rd_mod_wt,VAR_65
direct_poll,VAR_66
end,VAR_67
init_table,VAR_68
header,VAR_69
i,VAR_70
