static inline u32\r\nnv94_sor_soff(struct dcb_output *outp)\r\n{\r\nreturn (ffs(outp->or) - 1) * 0x800;\r\n}\r\nstatic inline u32\r\nnv94_sor_loff(struct dcb_output *outp)\r\n{\r\nreturn nv94_sor_soff(outp) + !(outp->sorconf.link & 1) * 0x80;\r\n}\r\nstatic inline u32\r\nnv94_sor_dp_lane_map(struct nv50_disp_priv *priv, u8 lane)\r\n{\r\nstatic const u8 nvaf[] = { 24, 16, 8, 0 };\r\nstatic const u8 nv94[] = { 16, 8, 0, 24 };\r\nif (nv_device(priv)->chipset == 0xaf)\r\nreturn nvaf[lane];\r\nreturn nv94[lane];\r\n}\r\nstatic int\r\nnv94_sor_dp_pattern(struct nouveau_disp *disp, struct dcb_output *outp,\r\nint head, int pattern)\r\n{\r\nstruct nv50_disp_priv *priv = (void *)disp;\r\nconst u32 loff = nv94_sor_loff(outp);\r\nnv_mask(priv, 0x61c10c + loff, 0x0f000000, pattern << 24);\r\nreturn 0;\r\n}\r\nstatic int\r\nnv94_sor_dp_lnk_ctl(struct nouveau_disp *disp, struct dcb_output *outp,\r\nint head, int link_nr, int link_bw, bool enh_frame)\r\n{\r\nstruct nv50_disp_priv *priv = (void *)disp;\r\nconst u32 soff = nv94_sor_soff(outp);\r\nconst u32 loff = nv94_sor_loff(outp);\r\nu32 dpctrl = 0x00000000;\r\nu32 clksor = 0x00000000;\r\nu32 lane = 0;\r\nint i;\r\ndpctrl |= ((1 << link_nr) - 1) << 16;\r\nif (enh_frame)\r\ndpctrl |= 0x00004000;\r\nif (link_bw > 0x06)\r\nclksor |= 0x00040000;\r\nfor (i = 0; i < link_nr; i++)\r\nlane |= 1 << (nv94_sor_dp_lane_map(priv, i) >> 3);\r\nnv_mask(priv, 0x614300 + soff, 0x000c0000, clksor);\r\nnv_mask(priv, 0x61c10c + loff, 0x001f4000, dpctrl);\r\nnv_mask(priv, 0x61c130 + loff, 0x0000000f, lane);\r\nreturn 0;\r\n}\r\nstatic int\r\nnv94_sor_dp_drv_ctl(struct nouveau_disp *disp, struct dcb_output *outp,\r\nint head, int lane, int swing, int preem)\r\n{\r\nstruct nouveau_bios *bios = nouveau_bios(disp);\r\nstruct nv50_disp_priv *priv = (void *)disp;\r\nconst u32 shift = nv94_sor_dp_lane_map(priv, lane);\r\nconst u32 loff = nv94_sor_loff(outp);\r\nu32 addr, data[3];\r\nu8 ver, hdr, cnt, len;\r\nstruct nvbios_dpout info;\r\nstruct nvbios_dpcfg ocfg;\r\naddr = nvbios_dpout_match(bios, outp->hasht, outp->hashm,\r\n&ver, &hdr, &cnt, &len, &info);\r\nif (!addr)\r\nreturn -ENODEV;\r\naddr = nvbios_dpcfg_match(bios, addr, 0, swing, preem,\r\n&ver, &hdr, &cnt, &len, &ocfg);\r\nif (!addr)\r\nreturn -EINVAL;\r\ndata[0] = nv_rd32(priv, 0x61c118 + loff) & ~(0x000000ff << shift);\r\ndata[1] = nv_rd32(priv, 0x61c120 + loff) & ~(0x000000ff << shift);\r\ndata[2] = nv_rd32(priv, 0x61c130 + loff) & ~(0x0000ff00);\r\nnv_wr32(priv, 0x61c118 + loff, data[0] | (ocfg.drv << shift));\r\nnv_wr32(priv, 0x61c120 + loff, data[1] | (ocfg.pre << shift));\r\nnv_wr32(priv, 0x61c130 + loff, data[2] | (ocfg.unk << 8));\r\nreturn 0;\r\n}
