Release 12.4 - xst M.81d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: digicode.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "digicode.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "digicode"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : digicode
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/m1/peyroux/Documents/M1S1/AEO/TP5/fpd.vhd" into library work
Parsing entity <fpd>.
Parsing architecture <Behavioral> of entity <fpd>.
Parsing VHDL file "/home/m1/peyroux/Documents/M1S1/AEO/TP5/clk_div.vhd" into library work
Parsing entity <clk_div>.
Parsing architecture <Behavioral> of entity <clk_div>.
Parsing VHDL file "/home/m1/peyroux/Documents/M1S1/AEO/TP5/shift.vhd" into library work
Parsing entity <shift>.
Parsing architecture <Behavioral> of entity <shift>.
Parsing VHDL file "/home/m1/peyroux/Documents/M1S1/AEO/TP5/fsm.vhd" into library work
Parsing entity <fsm>.
Parsing architecture <Behavioral> of entity <fsm>.
Parsing VHDL file "/home/m1/peyroux/Documents/M1S1/AEO/TP5/clkdiv.vhd" into library work
Parsing entity <clkdiv>.
Parsing architecture <clkdiv> of entity <clkdiv>.
Parsing VHDL file "/home/m1/peyroux/Documents/M1S1/AEO/TP5/btn_pulse.vhd" into library work
Parsing entity <btn_pulse>.
Parsing architecture <Behavioral> of entity <btn_pulse>.
Parsing VHDL file "/home/m1/peyroux/Documents/M1S1/AEO/TP5/digicode.vhdl" into library work
Parsing entity <digicode>.
Parsing architecture <Behavioral> of entity <digicode>.
WARNING:HDLCompiler:946 - "/home/m1/peyroux/Documents/M1S1/AEO/TP5/digicode.vhdl" Line 122: Actual for formal port btn is neither a static name nor a globally static expression

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <digicode> (architecture <Behavioral>) from library <work>.

Elaborating entity <clkdiv> (architecture <clkdiv>) from library <work>.

Elaborating entity <btn_pulse> (architecture <Behavioral>) from library <work>.

Elaborating entity <fsm> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "/home/m1/peyroux/Documents/M1S1/AEO/TP5/fsm.vhd" Line 109: chenillard should be on the sensitivity list of the process

Elaborating entity <shift> (architecture <Behavioral>) from library <work>.

Elaborating entity <clk_div> (architecture <Behavioral>) from library <work>.

Elaborating entity <fpd> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <fpd> (architecture <Behavioral>) with generics from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <digicode>.
    Related source file is "/home/m1/peyroux/Documents/M1S1/AEO/TP5/digicode.vhdl".
INFO:Xst:3010 - "/home/m1/peyroux/Documents/M1S1/AEO/TP5/digicode.vhdl" line 79: Output port <clk190> of the instance <clkE> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <digicode> synthesized.

Synthesizing Unit <clkdiv>.
    Related source file is "/home/m1/peyroux/Documents/M1S1/AEO/TP5/clkdiv.vhd".
    Found 24-bit register for signal <q>.
    Found 1-bit register for signal <E190>.
    Found 24-bit adder for signal <q[23]_GND_6_o_add_0_OUT> created at line 21.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
Unit <clkdiv> synthesized.

Synthesizing Unit <btn_pulse>.
    Related source file is "/home/m1/peyroux/Documents/M1S1/AEO/TP5/btn_pulse.vhd".
    Found 1-bit register for signal <q1>.
    Found 1-bit register for signal <q0>.
    Found 1-bit register for signal <q5>.
    Found 1-bit register for signal <q4>.
    Found 1-bit register for signal <q3>.
    Found 1-bit register for signal <q2>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <btn_pulse> synthesized.

Synthesizing Unit <fsm>.
    Related source file is "/home/m1/peyroux/Documents/M1S1/AEO/TP5/fsm.vhd".
    Found 28-bit register for signal <process1.cpt>.
    Found 8-bit register for signal <led>.
    Found 3-bit register for signal <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 20                                             |
    | Inputs             | 7                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | init                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 28-bit adder for signal <process1.cpt[27]_GND_9_o_add_3_OUT> created at line 62.
    Found 1-bit 4-to-1 multiplexer for signal <switch[7]_btn[3]_Mux_12_o> created at line 78.
    Found 1-bit 4-to-1 multiplexer for signal <switch[5]_btn[3]_Mux_14_o> created at line 81.
    Found 1-bit 4-to-1 multiplexer for signal <switch[3]_btn[3]_Mux_16_o> created at line 86.
    Found 1-bit 4-to-1 multiplexer for signal <switch[1]_btn[3]_Mux_18_o> created at line 91.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  36 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <fsm> synthesized.

Synthesizing Unit <shift>.
    Related source file is "/home/m1/peyroux/Documents/M1S1/AEO/TP5/shift.vhd".
    Summary:
	no macro.
Unit <shift> synthesized.

Synthesizing Unit <clk_div>.
    Related source file is "/home/m1/peyroux/Documents/M1S1/AEO/TP5/clk_div.vhd".
    Found 1-bit register for signal <clk_4hz_i>.
    Found 24-bit register for signal <counter>.
    Found 24-bit adder for signal <counter[23]_GND_11_o_add_0_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
Unit <clk_div> synthesized.

Synthesizing Unit <fpd_1>.
    Related source file is "/home/m1/peyroux/Documents/M1S1/AEO/TP5/fpd.vhd".
        init_value = '0'
    Found 1-bit register for signal <q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <fpd_1> synthesized.

Synthesizing Unit <fpd_2>.
    Related source file is "/home/m1/peyroux/Documents/M1S1/AEO/TP5/fpd.vhd".
        init_value = '1'
    Found 1-bit register for signal <q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <fpd_2> synthesized.
RTL-Simplification CPUSTAT: 0.00 
RTL-BasicInf CPUSTAT: 0.12 
RTL-BasicOpt CPUSTAT: 0.00 
RTL-Remain-Bus CPUSTAT: 0.00 

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 24-bit adder                                          : 2
 28-bit adder                                          : 1
# Registers                                            : 44
 1-bit register                                        : 40
 24-bit register                                       : 2
 28-bit register                                       : 1
 8-bit register                                        : 1
# Multiplexers                                         : 5
 1-bit 4-to-1 multiplexer                              : 4
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <clk_div>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <clk_div> synthesized (advanced).

Synthesizing (advanced) Unit <clkdiv>.
The following registers are absorbed into counter <q>: 1 register on signal <q>.
Unit <clkdiv> synthesized (advanced).

Synthesizing (advanced) Unit <fsm>.
The following registers are absorbed into counter <process1.cpt>: 1 register on signal <process1.cpt>.
Unit <fsm> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 24-bit adder                                          : 2
# Counters                                             : 3
 24-bit up counter                                     : 2
 28-bit up counter                                     : 1
# Registers                                            : 48
 Flip-Flops                                            : 48
# Multiplexers                                         : 5
 1-bit 4-to-1 multiplexer                              : 4
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <fsm1/FSM_0> on signal <state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 init  | 000
 s1    | 001
 s2    | 010
 s3    | 011
 s4    | 100
-------------------
WARNING:Xst:2677 - Node <clkE/q_19> of sequential type is unconnected in block <digicode>.
WARNING:Xst:2677 - Node <clkE/q_20> of sequential type is unconnected in block <digicode>.
WARNING:Xst:2677 - Node <clkE/q_21> of sequential type is unconnected in block <digicode>.
WARNING:Xst:2677 - Node <clkE/q_22> of sequential type is unconnected in block <digicode>.
WARNING:Xst:2677 - Node <clkE/q_23> of sequential type is unconnected in block <digicode>.

Optimizing unit <digicode> ...

Optimizing unit <fsm> ...

Optimizing unit <btn_pulse> ...

Optimizing unit <shift> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block digicode, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 122
 Flip-Flops                                            : 122

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : digicode.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 389
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 109
#      LUT2                        : 32
#      LUT3                        : 10
#      LUT4                        : 2
#      LUT5                        : 6
#      LUT6                        : 17
#      MUXCY                       : 109
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 96
# FlipFlops/Latches                : 122
#      FD                          : 60
#      FDC                         : 19
#      FDE                         : 15
#      FDRE                        : 28
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 21
#      IBUF                        : 13
#      OBUF                        : 8

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             122  out of  18224     0%  
 Number of Slice LUTs:                  181  out of   9112     1%  
    Number used as Logic:               181  out of   9112     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    214
   Number with an unused Flip Flop:      92  out of    214    42%  
   Number with an unused LUT:            33  out of    214    15%  
   Number of fully used LUT-FF pairs:    89  out of    214    41%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                          22
 Number of bonded IOBs:                  22  out of    232     9%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 114   |
shift1/CLK_MOD/clk_4hz_i           | NONE(shift1/FPD7/q)    | 8     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.115ns (Maximum Frequency: 195.511MHz)
   Minimum input arrival time before clock: 3.652ns
   Maximum output required time after clock: 3.597ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.115ns (frequency: 195.511MHz)
  Total number of paths / destination ports: 9522 / 199
-------------------------------------------------------------------------
Delay:               5.115ns (Levels of Logic = 10)
  Source:            shift1/CLK_MOD/counter_0 (FF)
  Destination:       shift1/CLK_MOD/counter_22 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: shift1/CLK_MOD/counter_0 to shift1/CLK_MOD/counter_22
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  shift1/CLK_MOD/counter_0 (shift1/CLK_MOD/counter_0)
     INV:I->O              1   0.206   0.000  shift1/CLK_MOD/Madd_counter[23]_GND_11_o_add_0_OUT_lut<0>_INV_0 (shift1/CLK_MOD/Madd_counter[23]_GND_11_o_add_0_OUT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  shift1/CLK_MOD/Madd_counter[23]_GND_11_o_add_0_OUT_cy<0> (shift1/CLK_MOD/Madd_counter[23]_GND_11_o_add_0_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  shift1/CLK_MOD/Madd_counter[23]_GND_11_o_add_0_OUT_cy<1> (shift1/CLK_MOD/Madd_counter[23]_GND_11_o_add_0_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  shift1/CLK_MOD/Madd_counter[23]_GND_11_o_add_0_OUT_cy<2> (shift1/CLK_MOD/Madd_counter[23]_GND_11_o_add_0_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  shift1/CLK_MOD/Madd_counter[23]_GND_11_o_add_0_OUT_cy<3> (shift1/CLK_MOD/Madd_counter[23]_GND_11_o_add_0_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  shift1/CLK_MOD/Madd_counter[23]_GND_11_o_add_0_OUT_cy<4> (shift1/CLK_MOD/Madd_counter[23]_GND_11_o_add_0_OUT_cy<4>)
     XORCY:CI->O           1   0.180   0.924  shift1/CLK_MOD/Madd_counter[23]_GND_11_o_add_0_OUT_xor<5> (shift1/CLK_MOD/counter[23]_GND_11_o_add_0_OUT<5>)
     LUT5:I0->O            2   0.203   0.845  shift1/CLK_MOD/counter[23]_PWR_11_o_equal_2_o<23>4 (shift1/CLK_MOD/counter[23]_PWR_11_o_equal_2_o<23>3)
     LUT6:I3->O           13   0.205   0.933  shift1/CLK_MOD/counter[23]_PWR_11_o_equal_2_o<23>7 (shift1/CLK_MOD/counter[23]_PWR_11_o_equal_2_o)
     LUT2:I1->O            1   0.205   0.000  shift1/CLK_MOD/counter_22_rstpot (shift1/CLK_MOD/counter_22_rstpot)
     FD:D                      0.102          shift1/CLK_MOD/counter_22
    ----------------------------------------
    Total                      5.115ns (1.796ns logic, 3.319ns route)
                                       (35.1% logic, 64.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'shift1/CLK_MOD/clk_4hz_i'
  Clock period: 1.165ns (frequency: 858.185MHz)
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               1.165ns (Levels of Logic = 0)
  Source:            shift1/FPD0/q (FF)
  Destination:       shift1/FPD7/q (FF)
  Source Clock:      shift1/CLK_MOD/clk_4hz_i rising
  Destination Clock: shift1/CLK_MOD/clk_4hz_i rising

  Data Path: shift1/FPD0/q to shift1/FPD7/q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  shift1/FPD0/q (shift1/FPD0/q)
     FD:D                      0.102          shift1/FPD7/q
    ----------------------------------------
    Total                      1.165ns (0.549ns logic, 0.616ns route)
                                       (47.1% logic, 52.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 15 / 8
-------------------------------------------------------------------------
Offset:              3.652ns (Levels of Logic = 4)
  Source:            switch<3> (PAD)
  Destination:       fsm1/state_FSM_FFd3 (FF)
  Destination Clock: clk rising

  Data Path: switch<3> to fsm1/state_FSM_FFd3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.944  switch_3_IBUF (switch_3_IBUF)
     LUT6:I0->O            2   0.203   0.845  fsm1/state_FSM_FFd3-In11 (fsm1/N01)
     LUT5:I2->O            1   0.205   0.000  fsm1/state_FSM_FFd3-In5_F (N8)
     MUXF7:I0->O           1   0.131   0.000  fsm1/state_FSM_FFd3-In5 (fsm1/state_FSM_FFd3-In)
     FD:D                      0.102          fsm1/state_FSM_FFd3
    ----------------------------------------
    Total                      3.652ns (1.863ns logic, 1.789ns route)
                                       (51.0% logic, 49.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            fsm1/led_7 (FF)
  Destination:       led<7> (PAD)
  Source Clock:      clk rising

  Data Path: fsm1/led_7 to led<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  fsm1/led_7 (fsm1/led_7)
     OBUF:I->O                 2.571          led_7_OBUF (led<7>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
clk                     |    5.115|         |         |         |
shift1/CLK_MOD/clk_4hz_i|    1.371|         |         |         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock shift1/CLK_MOD/clk_4hz_i
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
shift1/CLK_MOD/clk_4hz_i|    1.165|         |         |         |
------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 2.00 secs
Total CPU time to Xst completion: 2.66 secs
 
--> 


Total memory usage is 365552 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    7 (   0 filtered)
Number of infos    :    2 (   0 filtered)

