Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Apr 30 17:51:35 2020
| Host         : DESKTOP-TM8D8VH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     45.269        0.000                      0                  626        0.101        0.000                      0                  626        3.000        0.000                       0                   341  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
clk_in                           {0.000 5.000}        10.000          100.000         
  clk_out1_design_1_clk_wiz_0_0  {0.000 50.000}       100.000         10.000          
  clkfbout_design_1_clk_wiz_0_0  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in                                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0       45.269        0.000                      0                  626        0.101        0.000                      0                  626       49.500        0.000                       0                   337  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       45.269ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             45.269ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/Saturation_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        54.489ns  (logic 26.960ns (49.478%)  route 27.529ns (50.522%))
  Logic Levels:           64  (CARRY4=38 DSP48E1=4 LUT2=1 LUT3=5 LUT4=8 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 98.671 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=335, routed)         1.677    -0.681    design_1_i/BTNs_test_0/inst/clk
    SLICE_X32Y43         FDRE                                         r  design_1_i/BTNs_test_0/inst/Saturation_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.518    -0.163 r  design_1_i/BTNs_test_0/inst/Saturation_reg[2]/Q
                         net (fo=5, routed)           0.842     0.679    design_1_i/hsv_to_rgb_0/inst/Saturation[2]
    SLICE_X33Y42         LUT6 (Prop_lut6_I1_O)        0.124     0.803 f  design_1_i/hsv_to_rgb_0/inst/R4_i_10/O
                         net (fo=4, routed)           0.432     1.235    design_1_i/hsv_to_rgb_0/inst/R4_i_10_n_0
    SLICE_X33Y41         LUT4 (Prop_lut4_I2_O)        0.124     1.359 r  design_1_i/hsv_to_rgb_0/inst/R4_i_1/O
                         net (fo=23, routed)          0.926     2.285    design_1_i/hsv_to_rgb_0/inst/R4_i_1_n_0
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.321 r  design_1_i/hsv_to_rgb_0/inst/R4/PCOUT[47]
                         net (fo=1, routed)           0.002     6.323    design_1_i/hsv_to_rgb_0/inst/R4_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.841 r  design_1_i/hsv_to_rgb_0/inst/R4__0/P[0]
                         net (fo=24, routed)          2.655    10.496    design_1_i/hsv_to_rgb_0/inst/R4__0_n_105
    SLICE_X18Y32         LUT3 (Prop_lut3_I2_O)        0.152    10.648 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_266/O
                         net (fo=2, routed)           0.484    11.132    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_266_n_0
    SLICE_X18Y32         LUT4 (Prop_lut4_I3_O)        0.326    11.458 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_270/O
                         net (fo=1, routed)           0.000    11.458    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_270_n_0
    SLICE_X18Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.008 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_193/CO[3]
                         net (fo=1, routed)           0.000    12.008    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_193_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.321 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_102/O[3]
                         net (fo=2, routed)           1.000    13.320    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_102_n_4
    SLICE_X14Y33         LUT5 (Prop_lut5_I0_O)        0.306    13.626 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_52/O
                         net (fo=2, routed)           0.691    14.317    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_52_n_0
    SLICE_X16Y34         LUT6 (Prop_lut6_I0_O)        0.124    14.441 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_56/O
                         net (fo=1, routed)           0.000    14.441    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_56_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.954 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_21/CO[3]
                         net (fo=1, routed)           0.000    14.954    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_21_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.071 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.071    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_8_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.188 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.188    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_6_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.305 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.305    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.422 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.422    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_6_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.539 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__3_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.539    design_1_i/hsv_to_rgb_0/inst/R5_carry__3_i_6_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.862 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__4_i_6/O[1]
                         net (fo=13, routed)          1.303    17.165    design_1_i/hsv_to_rgb_0/inst/R5_carry__4_i_6_n_6
    SLICE_X24Y38         LUT3 (Prop_lut3_I2_O)        0.306    17.471 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_71/O
                         net (fo=1, routed)           0.535    18.007    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_71_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.392 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    18.392    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.614 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10/O[0]
                         net (fo=3, routed)           0.873    19.487    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10_n_7
    SLICE_X23Y39         LUT4 (Prop_lut4_I1_O)        0.299    19.786 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_47/O
                         net (fo=1, routed)           0.000    19.786    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_47_n_0
    SLICE_X23Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.318 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.318    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16_n_0
    SLICE_X23Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.475 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7/CO[1]
                         net (fo=54, routed)          1.940    22.415    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7_n_2
    SLICE_X32Y35         LUT6 (Prop_lut6_I4_O)        0.329    22.744 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_1/O
                         net (fo=1, routed)           0.000    22.744    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_1_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.120 r  design_1_i/hsv_to_rgb_0/inst/R5_carry/CO[3]
                         net (fo=1, routed)           0.000    23.120    design_1_i/hsv_to_rgb_0/inst/R5_carry_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.237 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.237    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.354 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.354    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.471 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2/CO[3]
                         net (fo=1, routed)           0.000    23.471    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.690 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__3/O[0]
                         net (fo=1, routed)           0.572    24.262    design_1_i/hsv_to_rgb_0/inst/R50_in[16]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    28.469 r  design_1_i/hsv_to_rgb_0/inst/R4__1/PCOUT[47]
                         net (fo=1, routed)           0.002    28.471    design_1_i/hsv_to_rgb_0/inst/R4__1_n_106
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    29.989 r  design_1_i/hsv_to_rgb_0/inst/R4__2/P[0]
                         net (fo=15, routed)          2.151    32.140    design_1_i/hsv_to_rgb_0/inst/R4__2_n_105
    SLICE_X30Y30         LUT3 (Prop_lut3_I1_O)        0.153    32.293 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__2_i_1/O
                         net (fo=4, routed)           0.723    33.016    design_1_i/hsv_to_rgb_0/inst/R3_carry__2_i_1_n_0
    SLICE_X30Y30         LUT4 (Prop_lut4_I3_O)        0.331    33.347 r  design_1_i/hsv_to_rgb_0/inst/R3__69_carry__2_i_1/O
                         net (fo=1, routed)           0.000    33.347    design_1_i/hsv_to_rgb_0/inst/R3__69_carry__2_i_1_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    33.723 r  design_1_i/hsv_to_rgb_0/inst/R3__69_carry__2/CO[3]
                         net (fo=1, routed)           0.000    33.723    design_1_i/hsv_to_rgb_0/inst/R3__69_carry__2_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.840 r  design_1_i/hsv_to_rgb_0/inst/R3__69_carry__3/CO[3]
                         net (fo=1, routed)           0.000    33.840    design_1_i/hsv_to_rgb_0/inst/R3__69_carry__3_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    34.155 r  design_1_i/hsv_to_rgb_0/inst/R3__69_carry__4/O[3]
                         net (fo=2, routed)           1.115    35.271    design_1_i/hsv_to_rgb_0/inst/R3__69_carry__4_n_4
    SLICE_X31Y32         LUT3 (Prop_lut3_I0_O)        0.337    35.608 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_1/O
                         net (fo=2, routed)           0.779    36.387    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_1_n_0
    SLICE_X31Y32         LUT4 (Prop_lut4_I3_O)        0.327    36.714 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_5/O
                         net (fo=1, routed)           0.000    36.714    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_5_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.115 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5/CO[3]
                         net (fo=1, routed)           0.000    37.115    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.229 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__6/CO[3]
                         net (fo=1, routed)           0.000    37.229    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__6_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.343 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__7/CO[3]
                         net (fo=1, routed)           0.000    37.343    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__7_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.457 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__8/CO[3]
                         net (fo=1, routed)           0.000    37.457    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__8_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    37.791 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__9/O[1]
                         net (fo=5, routed)           1.067    38.857    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__9_n_6
    SLICE_X34Y34         LUT2 (Prop_lut2_I1_O)        0.303    39.160 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4_i_1/O
                         net (fo=1, routed)           0.000    39.160    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4_i_1_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    39.536 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4/CO[3]
                         net (fo=1, routed)           0.000    39.536    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    39.755 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__5/O[0]
                         net (fo=3, routed)           1.121    40.876    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__5_n_7
    SLICE_X32Y33         LUT4 (Prop_lut4_I1_O)        0.295    41.171 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_i_7/O
                         net (fo=1, routed)           0.000    41.171    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_i_7_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.704 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    41.704    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.861 f  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6/CO[1]
                         net (fo=4, routed)           1.120    42.981    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6_n_2
    SLICE_X37Y36         LUT3 (Prop_lut3_I0_O)        0.332    43.313 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10/O
                         net (fo=55, routed)          1.844    45.157    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10_n_0
    SLICE_X33Y32         LUT6 (Prop_lut6_I4_O)        0.124    45.281 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0_i_7/O
                         net (fo=1, routed)           0.000    45.281    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0_i_7_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.831 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0/CO[3]
                         net (fo=1, routed)           0.000    45.831    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.945 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1/CO[3]
                         net (fo=1, routed)           0.000    45.945    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.059 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2/CO[3]
                         net (fo=1, routed)           0.000    46.059    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.173 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3/CO[3]
                         net (fo=1, routed)           0.000    46.173    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.287 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4/CO[3]
                         net (fo=1, routed)           0.000    46.287    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    46.515 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5/CO[2]
                         net (fo=8, routed)           1.227    47.742    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5_n_1
    SLICE_X35Y29         LUT4 (Prop_lut4_I1_O)        0.313    48.055 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_1/O
                         net (fo=1, routed)           0.000    48.055    design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_1_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    48.456 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry/CO[3]
                         net (fo=1, routed)           0.000    48.456    design_1_i/hsv_to_rgb_0/inst/R0__20_carry_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    48.769 f  design_1_i/hsv_to_rgb_0/inst/R0__20_carry__0/O[3]
                         net (fo=1, routed)           1.140    49.909    design_1_i/hsv_to_rgb_0/inst/data3[7]
    SLICE_X35Y39         LUT6 (Prop_lut6_I5_O)        0.306    50.215 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_11/O
                         net (fo=3, routed)           0.740    50.955    design_1_i/hsv_to_rgb_0/inst/R[7]_i_11_n_0
    SLICE_X36Y39         LUT5 (Prop_lut5_I2_O)        0.152    51.107 f  design_1_i/hsv_to_rgb_0/inst/R[7]_i_3/O
                         net (fo=3, routed)           1.086    52.193    design_1_i/hsv_to_rgb_0/inst/R[7]_i_3_n_0
    SLICE_X34Y40         LUT6 (Prop_lut6_I1_O)        0.332    52.525 f  design_1_i/hsv_to_rgb_0/inst/R[4]_i_2/O
                         net (fo=3, routed)           0.681    53.205    design_1_i/hsv_to_rgb_0/inst/R[4]_i_2_n_0
    SLICE_X34Y40         LUT4 (Prop_lut4_I0_O)        0.124    53.329 r  design_1_i/hsv_to_rgb_0/inst/R[3]_i_1/O
                         net (fo=1, routed)           0.478    53.808    design_1_i/hsv_to_rgb_0/inst/p_1_in[3]
    SLICE_X33Y41         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=335, routed)         1.502    98.671    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X33Y41         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[3]/C
                         clock pessimism              0.622    99.293    
                         clock uncertainty           -0.149    99.143    
    SLICE_X33Y41         FDRE (Setup_fdre_C_D)       -0.067    99.076    design_1_i/hsv_to_rgb_0/inst/R_reg[3]
  -------------------------------------------------------------------
                         required time                         99.076    
                         arrival time                         -53.808    
  -------------------------------------------------------------------
                         slack                                 45.269    

Slack (MET) :             45.792ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/Saturation_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/R_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        54.028ns  (logic 26.960ns (49.900%)  route 27.068ns (50.100%))
  Logic Levels:           64  (CARRY4=38 DSP48E1=4 LUT2=1 LUT3=5 LUT4=7 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 98.670 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=335, routed)         1.677    -0.681    design_1_i/BTNs_test_0/inst/clk
    SLICE_X32Y43         FDRE                                         r  design_1_i/BTNs_test_0/inst/Saturation_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.518    -0.163 r  design_1_i/BTNs_test_0/inst/Saturation_reg[2]/Q
                         net (fo=5, routed)           0.842     0.679    design_1_i/hsv_to_rgb_0/inst/Saturation[2]
    SLICE_X33Y42         LUT6 (Prop_lut6_I1_O)        0.124     0.803 f  design_1_i/hsv_to_rgb_0/inst/R4_i_10/O
                         net (fo=4, routed)           0.432     1.235    design_1_i/hsv_to_rgb_0/inst/R4_i_10_n_0
    SLICE_X33Y41         LUT4 (Prop_lut4_I2_O)        0.124     1.359 r  design_1_i/hsv_to_rgb_0/inst/R4_i_1/O
                         net (fo=23, routed)          0.926     2.285    design_1_i/hsv_to_rgb_0/inst/R4_i_1_n_0
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.321 r  design_1_i/hsv_to_rgb_0/inst/R4/PCOUT[47]
                         net (fo=1, routed)           0.002     6.323    design_1_i/hsv_to_rgb_0/inst/R4_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.841 r  design_1_i/hsv_to_rgb_0/inst/R4__0/P[0]
                         net (fo=24, routed)          2.655    10.496    design_1_i/hsv_to_rgb_0/inst/R4__0_n_105
    SLICE_X18Y32         LUT3 (Prop_lut3_I2_O)        0.152    10.648 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_266/O
                         net (fo=2, routed)           0.484    11.132    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_266_n_0
    SLICE_X18Y32         LUT4 (Prop_lut4_I3_O)        0.326    11.458 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_270/O
                         net (fo=1, routed)           0.000    11.458    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_270_n_0
    SLICE_X18Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.008 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_193/CO[3]
                         net (fo=1, routed)           0.000    12.008    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_193_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.321 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_102/O[3]
                         net (fo=2, routed)           1.000    13.320    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_102_n_4
    SLICE_X14Y33         LUT5 (Prop_lut5_I0_O)        0.306    13.626 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_52/O
                         net (fo=2, routed)           0.691    14.317    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_52_n_0
    SLICE_X16Y34         LUT6 (Prop_lut6_I0_O)        0.124    14.441 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_56/O
                         net (fo=1, routed)           0.000    14.441    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_56_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.954 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_21/CO[3]
                         net (fo=1, routed)           0.000    14.954    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_21_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.071 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.071    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_8_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.188 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.188    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_6_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.305 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.305    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.422 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.422    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_6_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.539 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__3_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.539    design_1_i/hsv_to_rgb_0/inst/R5_carry__3_i_6_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.862 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__4_i_6/O[1]
                         net (fo=13, routed)          1.303    17.165    design_1_i/hsv_to_rgb_0/inst/R5_carry__4_i_6_n_6
    SLICE_X24Y38         LUT3 (Prop_lut3_I2_O)        0.306    17.471 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_71/O
                         net (fo=1, routed)           0.535    18.007    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_71_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.392 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    18.392    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.614 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10/O[0]
                         net (fo=3, routed)           0.873    19.487    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10_n_7
    SLICE_X23Y39         LUT4 (Prop_lut4_I1_O)        0.299    19.786 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_47/O
                         net (fo=1, routed)           0.000    19.786    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_47_n_0
    SLICE_X23Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.318 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.318    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16_n_0
    SLICE_X23Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.475 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7/CO[1]
                         net (fo=54, routed)          1.940    22.415    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7_n_2
    SLICE_X32Y35         LUT6 (Prop_lut6_I4_O)        0.329    22.744 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_1/O
                         net (fo=1, routed)           0.000    22.744    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_1_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.120 r  design_1_i/hsv_to_rgb_0/inst/R5_carry/CO[3]
                         net (fo=1, routed)           0.000    23.120    design_1_i/hsv_to_rgb_0/inst/R5_carry_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.237 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.237    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.354 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.354    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.471 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2/CO[3]
                         net (fo=1, routed)           0.000    23.471    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.690 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__3/O[0]
                         net (fo=1, routed)           0.572    24.262    design_1_i/hsv_to_rgb_0/inst/R50_in[16]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    28.469 r  design_1_i/hsv_to_rgb_0/inst/R4__1/PCOUT[47]
                         net (fo=1, routed)           0.002    28.471    design_1_i/hsv_to_rgb_0/inst/R4__1_n_106
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    29.989 r  design_1_i/hsv_to_rgb_0/inst/R4__2/P[0]
                         net (fo=15, routed)          2.151    32.140    design_1_i/hsv_to_rgb_0/inst/R4__2_n_105
    SLICE_X30Y30         LUT3 (Prop_lut3_I1_O)        0.153    32.293 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__2_i_1/O
                         net (fo=4, routed)           0.723    33.016    design_1_i/hsv_to_rgb_0/inst/R3_carry__2_i_1_n_0
    SLICE_X30Y30         LUT4 (Prop_lut4_I3_O)        0.331    33.347 r  design_1_i/hsv_to_rgb_0/inst/R3__69_carry__2_i_1/O
                         net (fo=1, routed)           0.000    33.347    design_1_i/hsv_to_rgb_0/inst/R3__69_carry__2_i_1_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    33.723 r  design_1_i/hsv_to_rgb_0/inst/R3__69_carry__2/CO[3]
                         net (fo=1, routed)           0.000    33.723    design_1_i/hsv_to_rgb_0/inst/R3__69_carry__2_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.840 r  design_1_i/hsv_to_rgb_0/inst/R3__69_carry__3/CO[3]
                         net (fo=1, routed)           0.000    33.840    design_1_i/hsv_to_rgb_0/inst/R3__69_carry__3_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    34.155 r  design_1_i/hsv_to_rgb_0/inst/R3__69_carry__4/O[3]
                         net (fo=2, routed)           1.115    35.271    design_1_i/hsv_to_rgb_0/inst/R3__69_carry__4_n_4
    SLICE_X31Y32         LUT3 (Prop_lut3_I0_O)        0.337    35.608 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_1/O
                         net (fo=2, routed)           0.779    36.387    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_1_n_0
    SLICE_X31Y32         LUT4 (Prop_lut4_I3_O)        0.327    36.714 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_5/O
                         net (fo=1, routed)           0.000    36.714    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_5_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.115 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5/CO[3]
                         net (fo=1, routed)           0.000    37.115    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.229 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__6/CO[3]
                         net (fo=1, routed)           0.000    37.229    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__6_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.343 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__7/CO[3]
                         net (fo=1, routed)           0.000    37.343    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__7_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.457 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__8/CO[3]
                         net (fo=1, routed)           0.000    37.457    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__8_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    37.791 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__9/O[1]
                         net (fo=5, routed)           1.067    38.857    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__9_n_6
    SLICE_X34Y34         LUT2 (Prop_lut2_I1_O)        0.303    39.160 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4_i_1/O
                         net (fo=1, routed)           0.000    39.160    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4_i_1_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    39.536 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4/CO[3]
                         net (fo=1, routed)           0.000    39.536    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    39.755 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__5/O[0]
                         net (fo=3, routed)           1.121    40.876    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__5_n_7
    SLICE_X32Y33         LUT4 (Prop_lut4_I1_O)        0.295    41.171 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_i_7/O
                         net (fo=1, routed)           0.000    41.171    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_i_7_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.704 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    41.704    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.861 f  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6/CO[1]
                         net (fo=4, routed)           1.120    42.981    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6_n_2
    SLICE_X37Y36         LUT3 (Prop_lut3_I0_O)        0.332    43.313 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10/O
                         net (fo=55, routed)          1.844    45.157    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10_n_0
    SLICE_X33Y32         LUT6 (Prop_lut6_I4_O)        0.124    45.281 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0_i_7/O
                         net (fo=1, routed)           0.000    45.281    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0_i_7_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.831 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0/CO[3]
                         net (fo=1, routed)           0.000    45.831    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.945 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1/CO[3]
                         net (fo=1, routed)           0.000    45.945    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.059 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2/CO[3]
                         net (fo=1, routed)           0.000    46.059    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.173 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3/CO[3]
                         net (fo=1, routed)           0.000    46.173    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.287 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4/CO[3]
                         net (fo=1, routed)           0.000    46.287    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    46.515 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5/CO[2]
                         net (fo=8, routed)           1.227    47.742    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5_n_1
    SLICE_X35Y29         LUT4 (Prop_lut4_I1_O)        0.313    48.055 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_1/O
                         net (fo=1, routed)           0.000    48.055    design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_1_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    48.456 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry/CO[3]
                         net (fo=1, routed)           0.000    48.456    design_1_i/hsv_to_rgb_0/inst/R0__20_carry_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    48.769 f  design_1_i/hsv_to_rgb_0/inst/R0__20_carry__0/O[3]
                         net (fo=1, routed)           1.140    49.909    design_1_i/hsv_to_rgb_0/inst/data3[7]
    SLICE_X35Y39         LUT6 (Prop_lut6_I5_O)        0.306    50.215 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_11/O
                         net (fo=3, routed)           0.740    50.955    design_1_i/hsv_to_rgb_0/inst/R[7]_i_11_n_0
    SLICE_X36Y39         LUT5 (Prop_lut5_I2_O)        0.152    51.107 f  design_1_i/hsv_to_rgb_0/inst/R[7]_i_3/O
                         net (fo=3, routed)           0.969    52.076    design_1_i/hsv_to_rgb_0/inst/R[7]_i_3_n_0
    SLICE_X35Y41         LUT6 (Prop_lut6_I0_O)        0.332    52.408 f  design_1_i/hsv_to_rgb_0/inst/R[6]_i_2/O
                         net (fo=4, routed)           0.815    53.223    design_1_i/hsv_to_rgb_0/inst/R[6]_i_2_n_0
    SLICE_X35Y40         LUT6 (Prop_lut6_I0_O)        0.124    53.347 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_1/O
                         net (fo=1, routed)           0.000    53.347    design_1_i/hsv_to_rgb_0/inst/p_1_in[5]
    SLICE_X35Y40         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=335, routed)         1.501    98.670    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X35Y40         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]/C
                         clock pessimism              0.588    99.258    
                         clock uncertainty           -0.149    99.108    
    SLICE_X35Y40         FDRE (Setup_fdre_C_D)        0.031    99.139    design_1_i/hsv_to_rgb_0/inst/R_reg[5]
  -------------------------------------------------------------------
                         required time                         99.139    
                         arrival time                         -53.347    
  -------------------------------------------------------------------
                         slack                                 45.792    

Slack (MET) :             45.812ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/Saturation_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/R_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        54.006ns  (logic 26.960ns (49.920%)  route 27.046ns (50.080%))
  Logic Levels:           64  (CARRY4=38 DSP48E1=4 LUT2=1 LUT3=5 LUT4=7 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 98.670 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=335, routed)         1.677    -0.681    design_1_i/BTNs_test_0/inst/clk
    SLICE_X32Y43         FDRE                                         r  design_1_i/BTNs_test_0/inst/Saturation_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.518    -0.163 r  design_1_i/BTNs_test_0/inst/Saturation_reg[2]/Q
                         net (fo=5, routed)           0.842     0.679    design_1_i/hsv_to_rgb_0/inst/Saturation[2]
    SLICE_X33Y42         LUT6 (Prop_lut6_I1_O)        0.124     0.803 f  design_1_i/hsv_to_rgb_0/inst/R4_i_10/O
                         net (fo=4, routed)           0.432     1.235    design_1_i/hsv_to_rgb_0/inst/R4_i_10_n_0
    SLICE_X33Y41         LUT4 (Prop_lut4_I2_O)        0.124     1.359 r  design_1_i/hsv_to_rgb_0/inst/R4_i_1/O
                         net (fo=23, routed)          0.926     2.285    design_1_i/hsv_to_rgb_0/inst/R4_i_1_n_0
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.321 r  design_1_i/hsv_to_rgb_0/inst/R4/PCOUT[47]
                         net (fo=1, routed)           0.002     6.323    design_1_i/hsv_to_rgb_0/inst/R4_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.841 r  design_1_i/hsv_to_rgb_0/inst/R4__0/P[0]
                         net (fo=24, routed)          2.655    10.496    design_1_i/hsv_to_rgb_0/inst/R4__0_n_105
    SLICE_X18Y32         LUT3 (Prop_lut3_I2_O)        0.152    10.648 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_266/O
                         net (fo=2, routed)           0.484    11.132    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_266_n_0
    SLICE_X18Y32         LUT4 (Prop_lut4_I3_O)        0.326    11.458 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_270/O
                         net (fo=1, routed)           0.000    11.458    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_270_n_0
    SLICE_X18Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.008 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_193/CO[3]
                         net (fo=1, routed)           0.000    12.008    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_193_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.321 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_102/O[3]
                         net (fo=2, routed)           1.000    13.320    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_102_n_4
    SLICE_X14Y33         LUT5 (Prop_lut5_I0_O)        0.306    13.626 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_52/O
                         net (fo=2, routed)           0.691    14.317    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_52_n_0
    SLICE_X16Y34         LUT6 (Prop_lut6_I0_O)        0.124    14.441 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_56/O
                         net (fo=1, routed)           0.000    14.441    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_56_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.954 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_21/CO[3]
                         net (fo=1, routed)           0.000    14.954    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_21_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.071 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.071    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_8_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.188 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.188    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_6_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.305 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.305    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.422 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.422    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_6_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.539 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__3_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.539    design_1_i/hsv_to_rgb_0/inst/R5_carry__3_i_6_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.862 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__4_i_6/O[1]
                         net (fo=13, routed)          1.303    17.165    design_1_i/hsv_to_rgb_0/inst/R5_carry__4_i_6_n_6
    SLICE_X24Y38         LUT3 (Prop_lut3_I2_O)        0.306    17.471 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_71/O
                         net (fo=1, routed)           0.535    18.007    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_71_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.392 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    18.392    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.614 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10/O[0]
                         net (fo=3, routed)           0.873    19.487    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10_n_7
    SLICE_X23Y39         LUT4 (Prop_lut4_I1_O)        0.299    19.786 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_47/O
                         net (fo=1, routed)           0.000    19.786    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_47_n_0
    SLICE_X23Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.318 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.318    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16_n_0
    SLICE_X23Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.475 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7/CO[1]
                         net (fo=54, routed)          1.940    22.415    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7_n_2
    SLICE_X32Y35         LUT6 (Prop_lut6_I4_O)        0.329    22.744 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_1/O
                         net (fo=1, routed)           0.000    22.744    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_1_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.120 r  design_1_i/hsv_to_rgb_0/inst/R5_carry/CO[3]
                         net (fo=1, routed)           0.000    23.120    design_1_i/hsv_to_rgb_0/inst/R5_carry_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.237 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.237    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.354 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.354    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.471 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2/CO[3]
                         net (fo=1, routed)           0.000    23.471    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.690 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__3/O[0]
                         net (fo=1, routed)           0.572    24.262    design_1_i/hsv_to_rgb_0/inst/R50_in[16]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    28.469 r  design_1_i/hsv_to_rgb_0/inst/R4__1/PCOUT[47]
                         net (fo=1, routed)           0.002    28.471    design_1_i/hsv_to_rgb_0/inst/R4__1_n_106
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    29.989 r  design_1_i/hsv_to_rgb_0/inst/R4__2/P[0]
                         net (fo=15, routed)          2.151    32.140    design_1_i/hsv_to_rgb_0/inst/R4__2_n_105
    SLICE_X30Y30         LUT3 (Prop_lut3_I1_O)        0.153    32.293 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__2_i_1/O
                         net (fo=4, routed)           0.723    33.016    design_1_i/hsv_to_rgb_0/inst/R3_carry__2_i_1_n_0
    SLICE_X30Y30         LUT4 (Prop_lut4_I3_O)        0.331    33.347 r  design_1_i/hsv_to_rgb_0/inst/R3__69_carry__2_i_1/O
                         net (fo=1, routed)           0.000    33.347    design_1_i/hsv_to_rgb_0/inst/R3__69_carry__2_i_1_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    33.723 r  design_1_i/hsv_to_rgb_0/inst/R3__69_carry__2/CO[3]
                         net (fo=1, routed)           0.000    33.723    design_1_i/hsv_to_rgb_0/inst/R3__69_carry__2_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.840 r  design_1_i/hsv_to_rgb_0/inst/R3__69_carry__3/CO[3]
                         net (fo=1, routed)           0.000    33.840    design_1_i/hsv_to_rgb_0/inst/R3__69_carry__3_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    34.155 r  design_1_i/hsv_to_rgb_0/inst/R3__69_carry__4/O[3]
                         net (fo=2, routed)           1.115    35.271    design_1_i/hsv_to_rgb_0/inst/R3__69_carry__4_n_4
    SLICE_X31Y32         LUT3 (Prop_lut3_I0_O)        0.337    35.608 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_1/O
                         net (fo=2, routed)           0.779    36.387    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_1_n_0
    SLICE_X31Y32         LUT4 (Prop_lut4_I3_O)        0.327    36.714 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_5/O
                         net (fo=1, routed)           0.000    36.714    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_5_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.115 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5/CO[3]
                         net (fo=1, routed)           0.000    37.115    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.229 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__6/CO[3]
                         net (fo=1, routed)           0.000    37.229    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__6_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.343 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__7/CO[3]
                         net (fo=1, routed)           0.000    37.343    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__7_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.457 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__8/CO[3]
                         net (fo=1, routed)           0.000    37.457    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__8_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    37.791 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__9/O[1]
                         net (fo=5, routed)           1.067    38.857    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__9_n_6
    SLICE_X34Y34         LUT2 (Prop_lut2_I1_O)        0.303    39.160 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4_i_1/O
                         net (fo=1, routed)           0.000    39.160    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4_i_1_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    39.536 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4/CO[3]
                         net (fo=1, routed)           0.000    39.536    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    39.755 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__5/O[0]
                         net (fo=3, routed)           1.121    40.876    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__5_n_7
    SLICE_X32Y33         LUT4 (Prop_lut4_I1_O)        0.295    41.171 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_i_7/O
                         net (fo=1, routed)           0.000    41.171    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_i_7_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.704 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    41.704    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.861 f  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6/CO[1]
                         net (fo=4, routed)           1.120    42.981    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6_n_2
    SLICE_X37Y36         LUT3 (Prop_lut3_I0_O)        0.332    43.313 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10/O
                         net (fo=55, routed)          1.844    45.157    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10_n_0
    SLICE_X33Y32         LUT6 (Prop_lut6_I4_O)        0.124    45.281 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0_i_7/O
                         net (fo=1, routed)           0.000    45.281    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0_i_7_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.831 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0/CO[3]
                         net (fo=1, routed)           0.000    45.831    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.945 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1/CO[3]
                         net (fo=1, routed)           0.000    45.945    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.059 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2/CO[3]
                         net (fo=1, routed)           0.000    46.059    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.173 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3/CO[3]
                         net (fo=1, routed)           0.000    46.173    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.287 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4/CO[3]
                         net (fo=1, routed)           0.000    46.287    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    46.515 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5/CO[2]
                         net (fo=8, routed)           1.227    47.742    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5_n_1
    SLICE_X35Y29         LUT4 (Prop_lut4_I1_O)        0.313    48.055 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_1/O
                         net (fo=1, routed)           0.000    48.055    design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_1_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    48.456 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry/CO[3]
                         net (fo=1, routed)           0.000    48.456    design_1_i/hsv_to_rgb_0/inst/R0__20_carry_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    48.769 f  design_1_i/hsv_to_rgb_0/inst/R0__20_carry__0/O[3]
                         net (fo=1, routed)           1.140    49.909    design_1_i/hsv_to_rgb_0/inst/data3[7]
    SLICE_X35Y39         LUT6 (Prop_lut6_I5_O)        0.306    50.215 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_11/O
                         net (fo=3, routed)           0.740    50.955    design_1_i/hsv_to_rgb_0/inst/R[7]_i_11_n_0
    SLICE_X36Y39         LUT5 (Prop_lut5_I2_O)        0.152    51.107 f  design_1_i/hsv_to_rgb_0/inst/R[7]_i_3/O
                         net (fo=3, routed)           0.969    52.076    design_1_i/hsv_to_rgb_0/inst/R[7]_i_3_n_0
    SLICE_X35Y41         LUT6 (Prop_lut6_I0_O)        0.332    52.408 f  design_1_i/hsv_to_rgb_0/inst/R[6]_i_2/O
                         net (fo=4, routed)           0.793    53.201    design_1_i/hsv_to_rgb_0/inst/R[6]_i_2_n_0
    SLICE_X35Y40         LUT6 (Prop_lut6_I0_O)        0.124    53.325 r  design_1_i/hsv_to_rgb_0/inst/R[1]_i_1/O
                         net (fo=1, routed)           0.000    53.325    design_1_i/hsv_to_rgb_0/inst/p_1_in[1]
    SLICE_X35Y40         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=335, routed)         1.501    98.670    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X35Y40         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[1]/C
                         clock pessimism              0.588    99.258    
                         clock uncertainty           -0.149    99.108    
    SLICE_X35Y40         FDRE (Setup_fdre_C_D)        0.029    99.137    design_1_i/hsv_to_rgb_0/inst/R_reg[1]
  -------------------------------------------------------------------
                         required time                         99.137    
                         arrival time                         -53.325    
  -------------------------------------------------------------------
                         slack                                 45.812    

Slack (MET) :             45.816ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/Saturation_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/R_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        54.004ns  (logic 26.960ns (49.922%)  route 27.044ns (50.078%))
  Logic Levels:           64  (CARRY4=38 DSP48E1=4 LUT2=1 LUT3=5 LUT4=7 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 98.670 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=335, routed)         1.677    -0.681    design_1_i/BTNs_test_0/inst/clk
    SLICE_X32Y43         FDRE                                         r  design_1_i/BTNs_test_0/inst/Saturation_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.518    -0.163 r  design_1_i/BTNs_test_0/inst/Saturation_reg[2]/Q
                         net (fo=5, routed)           0.842     0.679    design_1_i/hsv_to_rgb_0/inst/Saturation[2]
    SLICE_X33Y42         LUT6 (Prop_lut6_I1_O)        0.124     0.803 f  design_1_i/hsv_to_rgb_0/inst/R4_i_10/O
                         net (fo=4, routed)           0.432     1.235    design_1_i/hsv_to_rgb_0/inst/R4_i_10_n_0
    SLICE_X33Y41         LUT4 (Prop_lut4_I2_O)        0.124     1.359 r  design_1_i/hsv_to_rgb_0/inst/R4_i_1/O
                         net (fo=23, routed)          0.926     2.285    design_1_i/hsv_to_rgb_0/inst/R4_i_1_n_0
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.321 r  design_1_i/hsv_to_rgb_0/inst/R4/PCOUT[47]
                         net (fo=1, routed)           0.002     6.323    design_1_i/hsv_to_rgb_0/inst/R4_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.841 r  design_1_i/hsv_to_rgb_0/inst/R4__0/P[0]
                         net (fo=24, routed)          2.655    10.496    design_1_i/hsv_to_rgb_0/inst/R4__0_n_105
    SLICE_X18Y32         LUT3 (Prop_lut3_I2_O)        0.152    10.648 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_266/O
                         net (fo=2, routed)           0.484    11.132    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_266_n_0
    SLICE_X18Y32         LUT4 (Prop_lut4_I3_O)        0.326    11.458 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_270/O
                         net (fo=1, routed)           0.000    11.458    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_270_n_0
    SLICE_X18Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.008 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_193/CO[3]
                         net (fo=1, routed)           0.000    12.008    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_193_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.321 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_102/O[3]
                         net (fo=2, routed)           1.000    13.320    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_102_n_4
    SLICE_X14Y33         LUT5 (Prop_lut5_I0_O)        0.306    13.626 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_52/O
                         net (fo=2, routed)           0.691    14.317    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_52_n_0
    SLICE_X16Y34         LUT6 (Prop_lut6_I0_O)        0.124    14.441 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_56/O
                         net (fo=1, routed)           0.000    14.441    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_56_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.954 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_21/CO[3]
                         net (fo=1, routed)           0.000    14.954    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_21_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.071 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.071    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_8_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.188 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.188    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_6_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.305 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.305    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.422 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.422    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_6_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.539 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__3_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.539    design_1_i/hsv_to_rgb_0/inst/R5_carry__3_i_6_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.862 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__4_i_6/O[1]
                         net (fo=13, routed)          1.303    17.165    design_1_i/hsv_to_rgb_0/inst/R5_carry__4_i_6_n_6
    SLICE_X24Y38         LUT3 (Prop_lut3_I2_O)        0.306    17.471 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_71/O
                         net (fo=1, routed)           0.535    18.007    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_71_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.392 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    18.392    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.614 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10/O[0]
                         net (fo=3, routed)           0.873    19.487    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10_n_7
    SLICE_X23Y39         LUT4 (Prop_lut4_I1_O)        0.299    19.786 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_47/O
                         net (fo=1, routed)           0.000    19.786    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_47_n_0
    SLICE_X23Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.318 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.318    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16_n_0
    SLICE_X23Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.475 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7/CO[1]
                         net (fo=54, routed)          1.940    22.415    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7_n_2
    SLICE_X32Y35         LUT6 (Prop_lut6_I4_O)        0.329    22.744 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_1/O
                         net (fo=1, routed)           0.000    22.744    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_1_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.120 r  design_1_i/hsv_to_rgb_0/inst/R5_carry/CO[3]
                         net (fo=1, routed)           0.000    23.120    design_1_i/hsv_to_rgb_0/inst/R5_carry_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.237 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.237    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.354 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.354    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.471 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2/CO[3]
                         net (fo=1, routed)           0.000    23.471    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.690 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__3/O[0]
                         net (fo=1, routed)           0.572    24.262    design_1_i/hsv_to_rgb_0/inst/R50_in[16]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    28.469 r  design_1_i/hsv_to_rgb_0/inst/R4__1/PCOUT[47]
                         net (fo=1, routed)           0.002    28.471    design_1_i/hsv_to_rgb_0/inst/R4__1_n_106
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    29.989 r  design_1_i/hsv_to_rgb_0/inst/R4__2/P[0]
                         net (fo=15, routed)          2.151    32.140    design_1_i/hsv_to_rgb_0/inst/R4__2_n_105
    SLICE_X30Y30         LUT3 (Prop_lut3_I1_O)        0.153    32.293 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__2_i_1/O
                         net (fo=4, routed)           0.723    33.016    design_1_i/hsv_to_rgb_0/inst/R3_carry__2_i_1_n_0
    SLICE_X30Y30         LUT4 (Prop_lut4_I3_O)        0.331    33.347 r  design_1_i/hsv_to_rgb_0/inst/R3__69_carry__2_i_1/O
                         net (fo=1, routed)           0.000    33.347    design_1_i/hsv_to_rgb_0/inst/R3__69_carry__2_i_1_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    33.723 r  design_1_i/hsv_to_rgb_0/inst/R3__69_carry__2/CO[3]
                         net (fo=1, routed)           0.000    33.723    design_1_i/hsv_to_rgb_0/inst/R3__69_carry__2_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.840 r  design_1_i/hsv_to_rgb_0/inst/R3__69_carry__3/CO[3]
                         net (fo=1, routed)           0.000    33.840    design_1_i/hsv_to_rgb_0/inst/R3__69_carry__3_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    34.155 r  design_1_i/hsv_to_rgb_0/inst/R3__69_carry__4/O[3]
                         net (fo=2, routed)           1.115    35.271    design_1_i/hsv_to_rgb_0/inst/R3__69_carry__4_n_4
    SLICE_X31Y32         LUT3 (Prop_lut3_I0_O)        0.337    35.608 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_1/O
                         net (fo=2, routed)           0.779    36.387    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_1_n_0
    SLICE_X31Y32         LUT4 (Prop_lut4_I3_O)        0.327    36.714 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_5/O
                         net (fo=1, routed)           0.000    36.714    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_5_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.115 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5/CO[3]
                         net (fo=1, routed)           0.000    37.115    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.229 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__6/CO[3]
                         net (fo=1, routed)           0.000    37.229    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__6_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.343 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__7/CO[3]
                         net (fo=1, routed)           0.000    37.343    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__7_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.457 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__8/CO[3]
                         net (fo=1, routed)           0.000    37.457    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__8_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    37.791 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__9/O[1]
                         net (fo=5, routed)           1.067    38.857    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__9_n_6
    SLICE_X34Y34         LUT2 (Prop_lut2_I1_O)        0.303    39.160 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4_i_1/O
                         net (fo=1, routed)           0.000    39.160    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4_i_1_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    39.536 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4/CO[3]
                         net (fo=1, routed)           0.000    39.536    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    39.755 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__5/O[0]
                         net (fo=3, routed)           1.121    40.876    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__5_n_7
    SLICE_X32Y33         LUT4 (Prop_lut4_I1_O)        0.295    41.171 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_i_7/O
                         net (fo=1, routed)           0.000    41.171    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_i_7_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.704 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    41.704    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.861 f  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6/CO[1]
                         net (fo=4, routed)           1.120    42.981    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6_n_2
    SLICE_X37Y36         LUT3 (Prop_lut3_I0_O)        0.332    43.313 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10/O
                         net (fo=55, routed)          1.844    45.157    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10_n_0
    SLICE_X33Y32         LUT6 (Prop_lut6_I4_O)        0.124    45.281 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0_i_7/O
                         net (fo=1, routed)           0.000    45.281    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0_i_7_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.831 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0/CO[3]
                         net (fo=1, routed)           0.000    45.831    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.945 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1/CO[3]
                         net (fo=1, routed)           0.000    45.945    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.059 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2/CO[3]
                         net (fo=1, routed)           0.000    46.059    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.173 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3/CO[3]
                         net (fo=1, routed)           0.000    46.173    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.287 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4/CO[3]
                         net (fo=1, routed)           0.000    46.287    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    46.515 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5/CO[2]
                         net (fo=8, routed)           1.227    47.742    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5_n_1
    SLICE_X35Y29         LUT4 (Prop_lut4_I1_O)        0.313    48.055 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_1/O
                         net (fo=1, routed)           0.000    48.055    design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_1_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    48.456 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry/CO[3]
                         net (fo=1, routed)           0.000    48.456    design_1_i/hsv_to_rgb_0/inst/R0__20_carry_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    48.769 f  design_1_i/hsv_to_rgb_0/inst/R0__20_carry__0/O[3]
                         net (fo=1, routed)           1.140    49.909    design_1_i/hsv_to_rgb_0/inst/data3[7]
    SLICE_X35Y39         LUT6 (Prop_lut6_I5_O)        0.306    50.215 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_11/O
                         net (fo=3, routed)           0.740    50.955    design_1_i/hsv_to_rgb_0/inst/R[7]_i_11_n_0
    SLICE_X36Y39         LUT5 (Prop_lut5_I2_O)        0.152    51.107 f  design_1_i/hsv_to_rgb_0/inst/R[7]_i_3/O
                         net (fo=3, routed)           0.969    52.076    design_1_i/hsv_to_rgb_0/inst/R[7]_i_3_n_0
    SLICE_X35Y41         LUT6 (Prop_lut6_I0_O)        0.332    52.408 f  design_1_i/hsv_to_rgb_0/inst/R[6]_i_2/O
                         net (fo=4, routed)           0.791    53.199    design_1_i/hsv_to_rgb_0/inst/R[6]_i_2_n_0
    SLICE_X35Y40         LUT6 (Prop_lut6_I0_O)        0.124    53.323 r  design_1_i/hsv_to_rgb_0/inst/R[2]_i_1/O
                         net (fo=1, routed)           0.000    53.323    design_1_i/hsv_to_rgb_0/inst/p_1_in[2]
    SLICE_X35Y40         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=335, routed)         1.501    98.670    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X35Y40         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[2]/C
                         clock pessimism              0.588    99.258    
                         clock uncertainty           -0.149    99.108    
    SLICE_X35Y40         FDRE (Setup_fdre_C_D)        0.031    99.139    design_1_i/hsv_to_rgb_0/inst/R_reg[2]
  -------------------------------------------------------------------
                         required time                         99.139    
                         arrival time                         -53.323    
  -------------------------------------------------------------------
                         slack                                 45.816    

Slack (MET) :             45.853ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/Saturation_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/R_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        54.014ns  (logic 26.960ns (49.913%)  route 27.054ns (50.087%))
  Logic Levels:           64  (CARRY4=38 DSP48E1=4 LUT2=1 LUT3=5 LUT4=8 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 98.670 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=335, routed)         1.677    -0.681    design_1_i/BTNs_test_0/inst/clk
    SLICE_X32Y43         FDRE                                         r  design_1_i/BTNs_test_0/inst/Saturation_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.518    -0.163 r  design_1_i/BTNs_test_0/inst/Saturation_reg[2]/Q
                         net (fo=5, routed)           0.842     0.679    design_1_i/hsv_to_rgb_0/inst/Saturation[2]
    SLICE_X33Y42         LUT6 (Prop_lut6_I1_O)        0.124     0.803 f  design_1_i/hsv_to_rgb_0/inst/R4_i_10/O
                         net (fo=4, routed)           0.432     1.235    design_1_i/hsv_to_rgb_0/inst/R4_i_10_n_0
    SLICE_X33Y41         LUT4 (Prop_lut4_I2_O)        0.124     1.359 r  design_1_i/hsv_to_rgb_0/inst/R4_i_1/O
                         net (fo=23, routed)          0.926     2.285    design_1_i/hsv_to_rgb_0/inst/R4_i_1_n_0
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.321 r  design_1_i/hsv_to_rgb_0/inst/R4/PCOUT[47]
                         net (fo=1, routed)           0.002     6.323    design_1_i/hsv_to_rgb_0/inst/R4_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.841 r  design_1_i/hsv_to_rgb_0/inst/R4__0/P[0]
                         net (fo=24, routed)          2.655    10.496    design_1_i/hsv_to_rgb_0/inst/R4__0_n_105
    SLICE_X18Y32         LUT3 (Prop_lut3_I2_O)        0.152    10.648 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_266/O
                         net (fo=2, routed)           0.484    11.132    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_266_n_0
    SLICE_X18Y32         LUT4 (Prop_lut4_I3_O)        0.326    11.458 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_270/O
                         net (fo=1, routed)           0.000    11.458    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_270_n_0
    SLICE_X18Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.008 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_193/CO[3]
                         net (fo=1, routed)           0.000    12.008    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_193_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.321 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_102/O[3]
                         net (fo=2, routed)           1.000    13.320    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_102_n_4
    SLICE_X14Y33         LUT5 (Prop_lut5_I0_O)        0.306    13.626 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_52/O
                         net (fo=2, routed)           0.691    14.317    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_52_n_0
    SLICE_X16Y34         LUT6 (Prop_lut6_I0_O)        0.124    14.441 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_56/O
                         net (fo=1, routed)           0.000    14.441    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_56_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.954 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_21/CO[3]
                         net (fo=1, routed)           0.000    14.954    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_21_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.071 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.071    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_8_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.188 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.188    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_6_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.305 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.305    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.422 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.422    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_6_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.539 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__3_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.539    design_1_i/hsv_to_rgb_0/inst/R5_carry__3_i_6_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.862 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__4_i_6/O[1]
                         net (fo=13, routed)          1.303    17.165    design_1_i/hsv_to_rgb_0/inst/R5_carry__4_i_6_n_6
    SLICE_X24Y38         LUT3 (Prop_lut3_I2_O)        0.306    17.471 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_71/O
                         net (fo=1, routed)           0.535    18.007    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_71_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.392 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    18.392    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.614 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10/O[0]
                         net (fo=3, routed)           0.873    19.487    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10_n_7
    SLICE_X23Y39         LUT4 (Prop_lut4_I1_O)        0.299    19.786 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_47/O
                         net (fo=1, routed)           0.000    19.786    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_47_n_0
    SLICE_X23Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.318 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.318    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16_n_0
    SLICE_X23Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.475 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7/CO[1]
                         net (fo=54, routed)          1.940    22.415    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7_n_2
    SLICE_X32Y35         LUT6 (Prop_lut6_I4_O)        0.329    22.744 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_1/O
                         net (fo=1, routed)           0.000    22.744    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_1_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.120 r  design_1_i/hsv_to_rgb_0/inst/R5_carry/CO[3]
                         net (fo=1, routed)           0.000    23.120    design_1_i/hsv_to_rgb_0/inst/R5_carry_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.237 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.237    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.354 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.354    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.471 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2/CO[3]
                         net (fo=1, routed)           0.000    23.471    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.690 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__3/O[0]
                         net (fo=1, routed)           0.572    24.262    design_1_i/hsv_to_rgb_0/inst/R50_in[16]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    28.469 r  design_1_i/hsv_to_rgb_0/inst/R4__1/PCOUT[47]
                         net (fo=1, routed)           0.002    28.471    design_1_i/hsv_to_rgb_0/inst/R4__1_n_106
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    29.989 r  design_1_i/hsv_to_rgb_0/inst/R4__2/P[0]
                         net (fo=15, routed)          2.151    32.140    design_1_i/hsv_to_rgb_0/inst/R4__2_n_105
    SLICE_X30Y30         LUT3 (Prop_lut3_I1_O)        0.153    32.293 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__2_i_1/O
                         net (fo=4, routed)           0.723    33.016    design_1_i/hsv_to_rgb_0/inst/R3_carry__2_i_1_n_0
    SLICE_X30Y30         LUT4 (Prop_lut4_I3_O)        0.331    33.347 r  design_1_i/hsv_to_rgb_0/inst/R3__69_carry__2_i_1/O
                         net (fo=1, routed)           0.000    33.347    design_1_i/hsv_to_rgb_0/inst/R3__69_carry__2_i_1_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    33.723 r  design_1_i/hsv_to_rgb_0/inst/R3__69_carry__2/CO[3]
                         net (fo=1, routed)           0.000    33.723    design_1_i/hsv_to_rgb_0/inst/R3__69_carry__2_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.840 r  design_1_i/hsv_to_rgb_0/inst/R3__69_carry__3/CO[3]
                         net (fo=1, routed)           0.000    33.840    design_1_i/hsv_to_rgb_0/inst/R3__69_carry__3_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    34.155 r  design_1_i/hsv_to_rgb_0/inst/R3__69_carry__4/O[3]
                         net (fo=2, routed)           1.115    35.271    design_1_i/hsv_to_rgb_0/inst/R3__69_carry__4_n_4
    SLICE_X31Y32         LUT3 (Prop_lut3_I0_O)        0.337    35.608 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_1/O
                         net (fo=2, routed)           0.779    36.387    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_1_n_0
    SLICE_X31Y32         LUT4 (Prop_lut4_I3_O)        0.327    36.714 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_5/O
                         net (fo=1, routed)           0.000    36.714    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_5_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.115 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5/CO[3]
                         net (fo=1, routed)           0.000    37.115    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.229 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__6/CO[3]
                         net (fo=1, routed)           0.000    37.229    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__6_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.343 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__7/CO[3]
                         net (fo=1, routed)           0.000    37.343    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__7_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.457 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__8/CO[3]
                         net (fo=1, routed)           0.000    37.457    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__8_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    37.791 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__9/O[1]
                         net (fo=5, routed)           1.067    38.857    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__9_n_6
    SLICE_X34Y34         LUT2 (Prop_lut2_I1_O)        0.303    39.160 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4_i_1/O
                         net (fo=1, routed)           0.000    39.160    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4_i_1_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    39.536 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4/CO[3]
                         net (fo=1, routed)           0.000    39.536    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    39.755 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__5/O[0]
                         net (fo=3, routed)           1.121    40.876    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__5_n_7
    SLICE_X32Y33         LUT4 (Prop_lut4_I1_O)        0.295    41.171 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_i_7/O
                         net (fo=1, routed)           0.000    41.171    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_i_7_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.704 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    41.704    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.861 f  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6/CO[1]
                         net (fo=4, routed)           1.120    42.981    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6_n_2
    SLICE_X37Y36         LUT3 (Prop_lut3_I0_O)        0.332    43.313 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10/O
                         net (fo=55, routed)          1.844    45.157    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10_n_0
    SLICE_X33Y32         LUT6 (Prop_lut6_I4_O)        0.124    45.281 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0_i_7/O
                         net (fo=1, routed)           0.000    45.281    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0_i_7_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.831 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0/CO[3]
                         net (fo=1, routed)           0.000    45.831    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.945 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1/CO[3]
                         net (fo=1, routed)           0.000    45.945    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.059 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2/CO[3]
                         net (fo=1, routed)           0.000    46.059    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.173 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3/CO[3]
                         net (fo=1, routed)           0.000    46.173    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.287 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4/CO[3]
                         net (fo=1, routed)           0.000    46.287    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    46.515 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5/CO[2]
                         net (fo=8, routed)           1.227    47.742    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5_n_1
    SLICE_X35Y29         LUT4 (Prop_lut4_I1_O)        0.313    48.055 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_1/O
                         net (fo=1, routed)           0.000    48.055    design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_1_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    48.456 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry/CO[3]
                         net (fo=1, routed)           0.000    48.456    design_1_i/hsv_to_rgb_0/inst/R0__20_carry_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    48.769 f  design_1_i/hsv_to_rgb_0/inst/R0__20_carry__0/O[3]
                         net (fo=1, routed)           1.140    49.909    design_1_i/hsv_to_rgb_0/inst/data3[7]
    SLICE_X35Y39         LUT6 (Prop_lut6_I5_O)        0.306    50.215 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_11/O
                         net (fo=3, routed)           0.740    50.955    design_1_i/hsv_to_rgb_0/inst/R[7]_i_11_n_0
    SLICE_X36Y39         LUT5 (Prop_lut5_I2_O)        0.152    51.107 f  design_1_i/hsv_to_rgb_0/inst/R[7]_i_3/O
                         net (fo=3, routed)           1.086    52.193    design_1_i/hsv_to_rgb_0/inst/R[7]_i_3_n_0
    SLICE_X34Y40         LUT6 (Prop_lut6_I1_O)        0.332    52.525 f  design_1_i/hsv_to_rgb_0/inst/R[4]_i_2/O
                         net (fo=3, routed)           0.684    53.208    design_1_i/hsv_to_rgb_0/inst/R[4]_i_2_n_0
    SLICE_X34Y40         LUT4 (Prop_lut4_I0_O)        0.124    53.332 r  design_1_i/hsv_to_rgb_0/inst/R[0]_i_1/O
                         net (fo=1, routed)           0.000    53.332    design_1_i/hsv_to_rgb_0/inst/p_1_in[0]
    SLICE_X34Y40         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=335, routed)         1.501    98.670    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X34Y40         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]/C
                         clock pessimism              0.588    99.258    
                         clock uncertainty           -0.149    99.108    
    SLICE_X34Y40         FDRE (Setup_fdre_C_D)        0.077    99.185    design_1_i/hsv_to_rgb_0/inst/R_reg[0]
  -------------------------------------------------------------------
                         required time                         99.185    
                         arrival time                         -53.332    
  -------------------------------------------------------------------
                         slack                                 45.853    

Slack (MET) :             45.868ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/Saturation_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/R_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        54.040ns  (logic 26.986ns (49.937%)  route 27.054ns (50.063%))
  Logic Levels:           64  (CARRY4=38 DSP48E1=4 LUT2=1 LUT3=5 LUT4=8 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 98.670 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=335, routed)         1.677    -0.681    design_1_i/BTNs_test_0/inst/clk
    SLICE_X32Y43         FDRE                                         r  design_1_i/BTNs_test_0/inst/Saturation_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.518    -0.163 r  design_1_i/BTNs_test_0/inst/Saturation_reg[2]/Q
                         net (fo=5, routed)           0.842     0.679    design_1_i/hsv_to_rgb_0/inst/Saturation[2]
    SLICE_X33Y42         LUT6 (Prop_lut6_I1_O)        0.124     0.803 f  design_1_i/hsv_to_rgb_0/inst/R4_i_10/O
                         net (fo=4, routed)           0.432     1.235    design_1_i/hsv_to_rgb_0/inst/R4_i_10_n_0
    SLICE_X33Y41         LUT4 (Prop_lut4_I2_O)        0.124     1.359 r  design_1_i/hsv_to_rgb_0/inst/R4_i_1/O
                         net (fo=23, routed)          0.926     2.285    design_1_i/hsv_to_rgb_0/inst/R4_i_1_n_0
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.321 r  design_1_i/hsv_to_rgb_0/inst/R4/PCOUT[47]
                         net (fo=1, routed)           0.002     6.323    design_1_i/hsv_to_rgb_0/inst/R4_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.841 r  design_1_i/hsv_to_rgb_0/inst/R4__0/P[0]
                         net (fo=24, routed)          2.655    10.496    design_1_i/hsv_to_rgb_0/inst/R4__0_n_105
    SLICE_X18Y32         LUT3 (Prop_lut3_I2_O)        0.152    10.648 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_266/O
                         net (fo=2, routed)           0.484    11.132    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_266_n_0
    SLICE_X18Y32         LUT4 (Prop_lut4_I3_O)        0.326    11.458 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_270/O
                         net (fo=1, routed)           0.000    11.458    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_270_n_0
    SLICE_X18Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.008 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_193/CO[3]
                         net (fo=1, routed)           0.000    12.008    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_193_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.321 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_102/O[3]
                         net (fo=2, routed)           1.000    13.320    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_102_n_4
    SLICE_X14Y33         LUT5 (Prop_lut5_I0_O)        0.306    13.626 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_52/O
                         net (fo=2, routed)           0.691    14.317    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_52_n_0
    SLICE_X16Y34         LUT6 (Prop_lut6_I0_O)        0.124    14.441 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_56/O
                         net (fo=1, routed)           0.000    14.441    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_56_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.954 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_21/CO[3]
                         net (fo=1, routed)           0.000    14.954    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_21_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.071 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.071    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_8_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.188 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.188    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_6_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.305 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.305    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.422 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.422    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_6_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.539 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__3_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.539    design_1_i/hsv_to_rgb_0/inst/R5_carry__3_i_6_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.862 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__4_i_6/O[1]
                         net (fo=13, routed)          1.303    17.165    design_1_i/hsv_to_rgb_0/inst/R5_carry__4_i_6_n_6
    SLICE_X24Y38         LUT3 (Prop_lut3_I2_O)        0.306    17.471 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_71/O
                         net (fo=1, routed)           0.535    18.007    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_71_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.392 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    18.392    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.614 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10/O[0]
                         net (fo=3, routed)           0.873    19.487    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10_n_7
    SLICE_X23Y39         LUT4 (Prop_lut4_I1_O)        0.299    19.786 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_47/O
                         net (fo=1, routed)           0.000    19.786    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_47_n_0
    SLICE_X23Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.318 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.318    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16_n_0
    SLICE_X23Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.475 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7/CO[1]
                         net (fo=54, routed)          1.940    22.415    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7_n_2
    SLICE_X32Y35         LUT6 (Prop_lut6_I4_O)        0.329    22.744 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_1/O
                         net (fo=1, routed)           0.000    22.744    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_1_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.120 r  design_1_i/hsv_to_rgb_0/inst/R5_carry/CO[3]
                         net (fo=1, routed)           0.000    23.120    design_1_i/hsv_to_rgb_0/inst/R5_carry_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.237 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.237    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.354 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.354    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.471 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2/CO[3]
                         net (fo=1, routed)           0.000    23.471    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.690 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__3/O[0]
                         net (fo=1, routed)           0.572    24.262    design_1_i/hsv_to_rgb_0/inst/R50_in[16]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    28.469 r  design_1_i/hsv_to_rgb_0/inst/R4__1/PCOUT[47]
                         net (fo=1, routed)           0.002    28.471    design_1_i/hsv_to_rgb_0/inst/R4__1_n_106
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    29.989 r  design_1_i/hsv_to_rgb_0/inst/R4__2/P[0]
                         net (fo=15, routed)          2.151    32.140    design_1_i/hsv_to_rgb_0/inst/R4__2_n_105
    SLICE_X30Y30         LUT3 (Prop_lut3_I1_O)        0.153    32.293 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__2_i_1/O
                         net (fo=4, routed)           0.723    33.016    design_1_i/hsv_to_rgb_0/inst/R3_carry__2_i_1_n_0
    SLICE_X30Y30         LUT4 (Prop_lut4_I3_O)        0.331    33.347 r  design_1_i/hsv_to_rgb_0/inst/R3__69_carry__2_i_1/O
                         net (fo=1, routed)           0.000    33.347    design_1_i/hsv_to_rgb_0/inst/R3__69_carry__2_i_1_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    33.723 r  design_1_i/hsv_to_rgb_0/inst/R3__69_carry__2/CO[3]
                         net (fo=1, routed)           0.000    33.723    design_1_i/hsv_to_rgb_0/inst/R3__69_carry__2_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.840 r  design_1_i/hsv_to_rgb_0/inst/R3__69_carry__3/CO[3]
                         net (fo=1, routed)           0.000    33.840    design_1_i/hsv_to_rgb_0/inst/R3__69_carry__3_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    34.155 r  design_1_i/hsv_to_rgb_0/inst/R3__69_carry__4/O[3]
                         net (fo=2, routed)           1.115    35.271    design_1_i/hsv_to_rgb_0/inst/R3__69_carry__4_n_4
    SLICE_X31Y32         LUT3 (Prop_lut3_I0_O)        0.337    35.608 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_1/O
                         net (fo=2, routed)           0.779    36.387    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_1_n_0
    SLICE_X31Y32         LUT4 (Prop_lut4_I3_O)        0.327    36.714 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_5/O
                         net (fo=1, routed)           0.000    36.714    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_5_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.115 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5/CO[3]
                         net (fo=1, routed)           0.000    37.115    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.229 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__6/CO[3]
                         net (fo=1, routed)           0.000    37.229    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__6_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.343 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__7/CO[3]
                         net (fo=1, routed)           0.000    37.343    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__7_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.457 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__8/CO[3]
                         net (fo=1, routed)           0.000    37.457    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__8_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    37.791 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__9/O[1]
                         net (fo=5, routed)           1.067    38.857    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__9_n_6
    SLICE_X34Y34         LUT2 (Prop_lut2_I1_O)        0.303    39.160 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4_i_1/O
                         net (fo=1, routed)           0.000    39.160    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4_i_1_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    39.536 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4/CO[3]
                         net (fo=1, routed)           0.000    39.536    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    39.755 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__5/O[0]
                         net (fo=3, routed)           1.121    40.876    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__5_n_7
    SLICE_X32Y33         LUT4 (Prop_lut4_I1_O)        0.295    41.171 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_i_7/O
                         net (fo=1, routed)           0.000    41.171    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_i_7_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.704 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    41.704    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.861 f  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6/CO[1]
                         net (fo=4, routed)           1.120    42.981    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6_n_2
    SLICE_X37Y36         LUT3 (Prop_lut3_I0_O)        0.332    43.313 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10/O
                         net (fo=55, routed)          1.844    45.157    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10_n_0
    SLICE_X33Y32         LUT6 (Prop_lut6_I4_O)        0.124    45.281 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0_i_7/O
                         net (fo=1, routed)           0.000    45.281    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0_i_7_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.831 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0/CO[3]
                         net (fo=1, routed)           0.000    45.831    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.945 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1/CO[3]
                         net (fo=1, routed)           0.000    45.945    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.059 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2/CO[3]
                         net (fo=1, routed)           0.000    46.059    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.173 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3/CO[3]
                         net (fo=1, routed)           0.000    46.173    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.287 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4/CO[3]
                         net (fo=1, routed)           0.000    46.287    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    46.515 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5/CO[2]
                         net (fo=8, routed)           1.227    47.742    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5_n_1
    SLICE_X35Y29         LUT4 (Prop_lut4_I1_O)        0.313    48.055 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_1/O
                         net (fo=1, routed)           0.000    48.055    design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_1_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    48.456 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry/CO[3]
                         net (fo=1, routed)           0.000    48.456    design_1_i/hsv_to_rgb_0/inst/R0__20_carry_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    48.769 f  design_1_i/hsv_to_rgb_0/inst/R0__20_carry__0/O[3]
                         net (fo=1, routed)           1.140    49.909    design_1_i/hsv_to_rgb_0/inst/data3[7]
    SLICE_X35Y39         LUT6 (Prop_lut6_I5_O)        0.306    50.215 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_11/O
                         net (fo=3, routed)           0.740    50.955    design_1_i/hsv_to_rgb_0/inst/R[7]_i_11_n_0
    SLICE_X36Y39         LUT5 (Prop_lut5_I2_O)        0.152    51.107 f  design_1_i/hsv_to_rgb_0/inst/R[7]_i_3/O
                         net (fo=3, routed)           1.086    52.193    design_1_i/hsv_to_rgb_0/inst/R[7]_i_3_n_0
    SLICE_X34Y40         LUT6 (Prop_lut6_I1_O)        0.332    52.525 f  design_1_i/hsv_to_rgb_0/inst/R[4]_i_2/O
                         net (fo=3, routed)           0.684    53.208    design_1_i/hsv_to_rgb_0/inst/R[4]_i_2_n_0
    SLICE_X34Y40         LUT4 (Prop_lut4_I0_O)        0.150    53.358 r  design_1_i/hsv_to_rgb_0/inst/R[4]_i_1/O
                         net (fo=1, routed)           0.000    53.358    design_1_i/hsv_to_rgb_0/inst/p_1_in[4]
    SLICE_X34Y40         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=335, routed)         1.501    98.670    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X34Y40         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[4]/C
                         clock pessimism              0.588    99.258    
                         clock uncertainty           -0.149    99.108    
    SLICE_X34Y40         FDRE (Setup_fdre_C_D)        0.118    99.226    design_1_i/hsv_to_rgb_0/inst/R_reg[4]
  -------------------------------------------------------------------
                         required time                         99.226    
                         arrival time                         -53.358    
  -------------------------------------------------------------------
                         slack                                 45.868    

Slack (MET) :             46.016ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/Saturation_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/R_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        53.805ns  (logic 26.960ns (50.107%)  route 26.845ns (49.893%))
  Logic Levels:           64  (CARRY4=38 DSP48E1=4 LUT2=1 LUT3=5 LUT4=7 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 98.670 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=335, routed)         1.677    -0.681    design_1_i/BTNs_test_0/inst/clk
    SLICE_X32Y43         FDRE                                         r  design_1_i/BTNs_test_0/inst/Saturation_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.518    -0.163 r  design_1_i/BTNs_test_0/inst/Saturation_reg[2]/Q
                         net (fo=5, routed)           0.842     0.679    design_1_i/hsv_to_rgb_0/inst/Saturation[2]
    SLICE_X33Y42         LUT6 (Prop_lut6_I1_O)        0.124     0.803 f  design_1_i/hsv_to_rgb_0/inst/R4_i_10/O
                         net (fo=4, routed)           0.432     1.235    design_1_i/hsv_to_rgb_0/inst/R4_i_10_n_0
    SLICE_X33Y41         LUT4 (Prop_lut4_I2_O)        0.124     1.359 r  design_1_i/hsv_to_rgb_0/inst/R4_i_1/O
                         net (fo=23, routed)          0.926     2.285    design_1_i/hsv_to_rgb_0/inst/R4_i_1_n_0
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.321 r  design_1_i/hsv_to_rgb_0/inst/R4/PCOUT[47]
                         net (fo=1, routed)           0.002     6.323    design_1_i/hsv_to_rgb_0/inst/R4_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.841 r  design_1_i/hsv_to_rgb_0/inst/R4__0/P[0]
                         net (fo=24, routed)          2.655    10.496    design_1_i/hsv_to_rgb_0/inst/R4__0_n_105
    SLICE_X18Y32         LUT3 (Prop_lut3_I2_O)        0.152    10.648 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_266/O
                         net (fo=2, routed)           0.484    11.132    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_266_n_0
    SLICE_X18Y32         LUT4 (Prop_lut4_I3_O)        0.326    11.458 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_270/O
                         net (fo=1, routed)           0.000    11.458    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_270_n_0
    SLICE_X18Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.008 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_193/CO[3]
                         net (fo=1, routed)           0.000    12.008    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_193_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.321 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_102/O[3]
                         net (fo=2, routed)           1.000    13.320    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_102_n_4
    SLICE_X14Y33         LUT5 (Prop_lut5_I0_O)        0.306    13.626 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_52/O
                         net (fo=2, routed)           0.691    14.317    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_52_n_0
    SLICE_X16Y34         LUT6 (Prop_lut6_I0_O)        0.124    14.441 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_56/O
                         net (fo=1, routed)           0.000    14.441    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_56_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.954 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_21/CO[3]
                         net (fo=1, routed)           0.000    14.954    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_21_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.071 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.071    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_8_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.188 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.188    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_6_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.305 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.305    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.422 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.422    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_6_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.539 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__3_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.539    design_1_i/hsv_to_rgb_0/inst/R5_carry__3_i_6_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.862 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__4_i_6/O[1]
                         net (fo=13, routed)          1.303    17.165    design_1_i/hsv_to_rgb_0/inst/R5_carry__4_i_6_n_6
    SLICE_X24Y38         LUT3 (Prop_lut3_I2_O)        0.306    17.471 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_71/O
                         net (fo=1, routed)           0.535    18.007    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_71_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.392 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    18.392    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.614 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10/O[0]
                         net (fo=3, routed)           0.873    19.487    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10_n_7
    SLICE_X23Y39         LUT4 (Prop_lut4_I1_O)        0.299    19.786 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_47/O
                         net (fo=1, routed)           0.000    19.786    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_47_n_0
    SLICE_X23Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.318 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.318    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16_n_0
    SLICE_X23Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.475 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7/CO[1]
                         net (fo=54, routed)          1.940    22.415    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7_n_2
    SLICE_X32Y35         LUT6 (Prop_lut6_I4_O)        0.329    22.744 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_1/O
                         net (fo=1, routed)           0.000    22.744    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_1_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.120 r  design_1_i/hsv_to_rgb_0/inst/R5_carry/CO[3]
                         net (fo=1, routed)           0.000    23.120    design_1_i/hsv_to_rgb_0/inst/R5_carry_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.237 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.237    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.354 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.354    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.471 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2/CO[3]
                         net (fo=1, routed)           0.000    23.471    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.690 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__3/O[0]
                         net (fo=1, routed)           0.572    24.262    design_1_i/hsv_to_rgb_0/inst/R50_in[16]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    28.469 r  design_1_i/hsv_to_rgb_0/inst/R4__1/PCOUT[47]
                         net (fo=1, routed)           0.002    28.471    design_1_i/hsv_to_rgb_0/inst/R4__1_n_106
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    29.989 r  design_1_i/hsv_to_rgb_0/inst/R4__2/P[0]
                         net (fo=15, routed)          2.151    32.140    design_1_i/hsv_to_rgb_0/inst/R4__2_n_105
    SLICE_X30Y30         LUT3 (Prop_lut3_I1_O)        0.153    32.293 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__2_i_1/O
                         net (fo=4, routed)           0.723    33.016    design_1_i/hsv_to_rgb_0/inst/R3_carry__2_i_1_n_0
    SLICE_X30Y30         LUT4 (Prop_lut4_I3_O)        0.331    33.347 r  design_1_i/hsv_to_rgb_0/inst/R3__69_carry__2_i_1/O
                         net (fo=1, routed)           0.000    33.347    design_1_i/hsv_to_rgb_0/inst/R3__69_carry__2_i_1_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    33.723 r  design_1_i/hsv_to_rgb_0/inst/R3__69_carry__2/CO[3]
                         net (fo=1, routed)           0.000    33.723    design_1_i/hsv_to_rgb_0/inst/R3__69_carry__2_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.840 r  design_1_i/hsv_to_rgb_0/inst/R3__69_carry__3/CO[3]
                         net (fo=1, routed)           0.000    33.840    design_1_i/hsv_to_rgb_0/inst/R3__69_carry__3_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    34.155 r  design_1_i/hsv_to_rgb_0/inst/R3__69_carry__4/O[3]
                         net (fo=2, routed)           1.115    35.271    design_1_i/hsv_to_rgb_0/inst/R3__69_carry__4_n_4
    SLICE_X31Y32         LUT3 (Prop_lut3_I0_O)        0.337    35.608 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_1/O
                         net (fo=2, routed)           0.779    36.387    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_1_n_0
    SLICE_X31Y32         LUT4 (Prop_lut4_I3_O)        0.327    36.714 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_5/O
                         net (fo=1, routed)           0.000    36.714    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_5_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.115 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5/CO[3]
                         net (fo=1, routed)           0.000    37.115    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.229 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__6/CO[3]
                         net (fo=1, routed)           0.000    37.229    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__6_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.343 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__7/CO[3]
                         net (fo=1, routed)           0.000    37.343    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__7_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.457 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__8/CO[3]
                         net (fo=1, routed)           0.000    37.457    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__8_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    37.791 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__9/O[1]
                         net (fo=5, routed)           1.067    38.857    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__9_n_6
    SLICE_X34Y34         LUT2 (Prop_lut2_I1_O)        0.303    39.160 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4_i_1/O
                         net (fo=1, routed)           0.000    39.160    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4_i_1_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    39.536 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4/CO[3]
                         net (fo=1, routed)           0.000    39.536    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    39.755 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__5/O[0]
                         net (fo=3, routed)           1.121    40.876    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__5_n_7
    SLICE_X32Y33         LUT4 (Prop_lut4_I1_O)        0.295    41.171 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_i_7/O
                         net (fo=1, routed)           0.000    41.171    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_i_7_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.704 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    41.704    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.861 f  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6/CO[1]
                         net (fo=4, routed)           1.120    42.981    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6_n_2
    SLICE_X37Y36         LUT3 (Prop_lut3_I0_O)        0.332    43.313 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10/O
                         net (fo=55, routed)          1.844    45.157    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10_n_0
    SLICE_X33Y32         LUT6 (Prop_lut6_I4_O)        0.124    45.281 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0_i_7/O
                         net (fo=1, routed)           0.000    45.281    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0_i_7_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.831 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0/CO[3]
                         net (fo=1, routed)           0.000    45.831    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.945 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1/CO[3]
                         net (fo=1, routed)           0.000    45.945    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.059 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2/CO[3]
                         net (fo=1, routed)           0.000    46.059    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.173 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3/CO[3]
                         net (fo=1, routed)           0.000    46.173    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.287 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4/CO[3]
                         net (fo=1, routed)           0.000    46.287    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    46.515 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5/CO[2]
                         net (fo=8, routed)           1.227    47.742    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5_n_1
    SLICE_X35Y29         LUT4 (Prop_lut4_I1_O)        0.313    48.055 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_1/O
                         net (fo=1, routed)           0.000    48.055    design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_1_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    48.456 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry/CO[3]
                         net (fo=1, routed)           0.000    48.456    design_1_i/hsv_to_rgb_0/inst/R0__20_carry_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    48.769 f  design_1_i/hsv_to_rgb_0/inst/R0__20_carry__0/O[3]
                         net (fo=1, routed)           1.140    49.909    design_1_i/hsv_to_rgb_0/inst/data3[7]
    SLICE_X35Y39         LUT6 (Prop_lut6_I5_O)        0.306    50.215 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_11/O
                         net (fo=3, routed)           0.740    50.955    design_1_i/hsv_to_rgb_0/inst/R[7]_i_11_n_0
    SLICE_X36Y39         LUT5 (Prop_lut5_I2_O)        0.152    51.107 f  design_1_i/hsv_to_rgb_0/inst/R[7]_i_3/O
                         net (fo=3, routed)           0.969    52.076    design_1_i/hsv_to_rgb_0/inst/R[7]_i_3_n_0
    SLICE_X35Y41         LUT6 (Prop_lut6_I0_O)        0.332    52.408 f  design_1_i/hsv_to_rgb_0/inst/R[6]_i_2/O
                         net (fo=4, routed)           0.592    53.000    design_1_i/hsv_to_rgb_0/inst/R[6]_i_2_n_0
    SLICE_X35Y40         LUT6 (Prop_lut6_I0_O)        0.124    53.124 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_1/O
                         net (fo=1, routed)           0.000    53.124    design_1_i/hsv_to_rgb_0/inst/p_1_in[6]
    SLICE_X35Y40         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=335, routed)         1.501    98.670    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X35Y40         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]/C
                         clock pessimism              0.588    99.258    
                         clock uncertainty           -0.149    99.108    
    SLICE_X35Y40         FDRE (Setup_fdre_C_D)        0.032    99.140    design_1_i/hsv_to_rgb_0/inst/R_reg[6]
  -------------------------------------------------------------------
                         required time                         99.140    
                         arrival time                         -53.124    
  -------------------------------------------------------------------
                         slack                                 46.016    

Slack (MET) :             46.182ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/Saturation_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/B_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        53.729ns  (logic 26.752ns (49.791%)  route 26.977ns (50.209%))
  Logic Levels:           64  (CARRY4=38 DSP48E1=4 LUT2=1 LUT3=5 LUT4=8 LUT5=2 LUT6=6)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 98.744 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=335, routed)         1.677    -0.681    design_1_i/BTNs_test_0/inst/clk
    SLICE_X32Y43         FDRE                                         r  design_1_i/BTNs_test_0/inst/Saturation_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.518    -0.163 r  design_1_i/BTNs_test_0/inst/Saturation_reg[2]/Q
                         net (fo=5, routed)           0.842     0.679    design_1_i/hsv_to_rgb_0/inst/Saturation[2]
    SLICE_X33Y42         LUT6 (Prop_lut6_I1_O)        0.124     0.803 f  design_1_i/hsv_to_rgb_0/inst/R4_i_10/O
                         net (fo=4, routed)           0.432     1.235    design_1_i/hsv_to_rgb_0/inst/R4_i_10_n_0
    SLICE_X33Y41         LUT4 (Prop_lut4_I2_O)        0.124     1.359 r  design_1_i/hsv_to_rgb_0/inst/R4_i_1/O
                         net (fo=23, routed)          0.926     2.285    design_1_i/hsv_to_rgb_0/inst/R4_i_1_n_0
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.321 r  design_1_i/hsv_to_rgb_0/inst/R4/PCOUT[47]
                         net (fo=1, routed)           0.002     6.323    design_1_i/hsv_to_rgb_0/inst/R4_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.841 r  design_1_i/hsv_to_rgb_0/inst/R4__0/P[0]
                         net (fo=24, routed)          2.655    10.496    design_1_i/hsv_to_rgb_0/inst/R4__0_n_105
    SLICE_X18Y32         LUT3 (Prop_lut3_I2_O)        0.152    10.648 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_266/O
                         net (fo=2, routed)           0.484    11.132    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_266_n_0
    SLICE_X18Y32         LUT4 (Prop_lut4_I3_O)        0.326    11.458 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_270/O
                         net (fo=1, routed)           0.000    11.458    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_270_n_0
    SLICE_X18Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.008 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_193/CO[3]
                         net (fo=1, routed)           0.000    12.008    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_193_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.321 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_102/O[3]
                         net (fo=2, routed)           1.000    13.320    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_102_n_4
    SLICE_X14Y33         LUT5 (Prop_lut5_I0_O)        0.306    13.626 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_52/O
                         net (fo=2, routed)           0.691    14.317    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_52_n_0
    SLICE_X16Y34         LUT6 (Prop_lut6_I0_O)        0.124    14.441 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_56/O
                         net (fo=1, routed)           0.000    14.441    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_56_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.954 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_21/CO[3]
                         net (fo=1, routed)           0.000    14.954    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_21_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.071 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.071    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_8_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.188 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.188    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_6_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.305 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.305    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.422 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.422    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_6_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.539 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__3_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.539    design_1_i/hsv_to_rgb_0/inst/R5_carry__3_i_6_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.862 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__4_i_6/O[1]
                         net (fo=13, routed)          1.303    17.165    design_1_i/hsv_to_rgb_0/inst/R5_carry__4_i_6_n_6
    SLICE_X24Y38         LUT3 (Prop_lut3_I2_O)        0.306    17.471 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_71/O
                         net (fo=1, routed)           0.535    18.007    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_71_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.392 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    18.392    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.614 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10/O[0]
                         net (fo=3, routed)           0.873    19.487    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10_n_7
    SLICE_X23Y39         LUT4 (Prop_lut4_I1_O)        0.299    19.786 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_47/O
                         net (fo=1, routed)           0.000    19.786    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_47_n_0
    SLICE_X23Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.318 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.318    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16_n_0
    SLICE_X23Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.475 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7/CO[1]
                         net (fo=54, routed)          1.940    22.415    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7_n_2
    SLICE_X32Y35         LUT6 (Prop_lut6_I4_O)        0.329    22.744 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_1/O
                         net (fo=1, routed)           0.000    22.744    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_1_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.120 r  design_1_i/hsv_to_rgb_0/inst/R5_carry/CO[3]
                         net (fo=1, routed)           0.000    23.120    design_1_i/hsv_to_rgb_0/inst/R5_carry_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.237 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.237    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.354 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.354    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.471 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2/CO[3]
                         net (fo=1, routed)           0.000    23.471    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.690 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__3/O[0]
                         net (fo=1, routed)           0.572    24.262    design_1_i/hsv_to_rgb_0/inst/R50_in[16]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    28.469 r  design_1_i/hsv_to_rgb_0/inst/R4__1/PCOUT[47]
                         net (fo=1, routed)           0.002    28.471    design_1_i/hsv_to_rgb_0/inst/R4__1_n_106
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    29.989 r  design_1_i/hsv_to_rgb_0/inst/R4__2/P[0]
                         net (fo=15, routed)          2.151    32.140    design_1_i/hsv_to_rgb_0/inst/R4__2_n_105
    SLICE_X30Y30         LUT3 (Prop_lut3_I1_O)        0.153    32.293 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__2_i_1/O
                         net (fo=4, routed)           0.723    33.016    design_1_i/hsv_to_rgb_0/inst/R3_carry__2_i_1_n_0
    SLICE_X30Y30         LUT4 (Prop_lut4_I3_O)        0.331    33.347 r  design_1_i/hsv_to_rgb_0/inst/R3__69_carry__2_i_1/O
                         net (fo=1, routed)           0.000    33.347    design_1_i/hsv_to_rgb_0/inst/R3__69_carry__2_i_1_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    33.723 r  design_1_i/hsv_to_rgb_0/inst/R3__69_carry__2/CO[3]
                         net (fo=1, routed)           0.000    33.723    design_1_i/hsv_to_rgb_0/inst/R3__69_carry__2_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.840 r  design_1_i/hsv_to_rgb_0/inst/R3__69_carry__3/CO[3]
                         net (fo=1, routed)           0.000    33.840    design_1_i/hsv_to_rgb_0/inst/R3__69_carry__3_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    34.155 r  design_1_i/hsv_to_rgb_0/inst/R3__69_carry__4/O[3]
                         net (fo=2, routed)           1.115    35.271    design_1_i/hsv_to_rgb_0/inst/R3__69_carry__4_n_4
    SLICE_X31Y32         LUT3 (Prop_lut3_I0_O)        0.337    35.608 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_1/O
                         net (fo=2, routed)           0.779    36.387    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_1_n_0
    SLICE_X31Y32         LUT4 (Prop_lut4_I3_O)        0.327    36.714 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_5/O
                         net (fo=1, routed)           0.000    36.714    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_5_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.115 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5/CO[3]
                         net (fo=1, routed)           0.000    37.115    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.229 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__6/CO[3]
                         net (fo=1, routed)           0.000    37.229    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__6_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.343 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__7/CO[3]
                         net (fo=1, routed)           0.000    37.343    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__7_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.457 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__8/CO[3]
                         net (fo=1, routed)           0.000    37.457    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__8_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    37.791 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__9/O[1]
                         net (fo=5, routed)           1.067    38.857    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__9_n_6
    SLICE_X34Y34         LUT2 (Prop_lut2_I1_O)        0.303    39.160 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4_i_1/O
                         net (fo=1, routed)           0.000    39.160    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4_i_1_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    39.536 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4/CO[3]
                         net (fo=1, routed)           0.000    39.536    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    39.755 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__5/O[0]
                         net (fo=3, routed)           1.121    40.876    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__5_n_7
    SLICE_X32Y33         LUT4 (Prop_lut4_I1_O)        0.295    41.171 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_i_7/O
                         net (fo=1, routed)           0.000    41.171    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_i_7_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.704 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    41.704    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.861 f  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6/CO[1]
                         net (fo=4, routed)           1.120    42.981    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6_n_2
    SLICE_X37Y36         LUT3 (Prop_lut3_I0_O)        0.332    43.313 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10/O
                         net (fo=55, routed)          1.844    45.157    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10_n_0
    SLICE_X33Y32         LUT6 (Prop_lut6_I4_O)        0.124    45.281 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0_i_7/O
                         net (fo=1, routed)           0.000    45.281    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0_i_7_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.831 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0/CO[3]
                         net (fo=1, routed)           0.000    45.831    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.945 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1/CO[3]
                         net (fo=1, routed)           0.000    45.945    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.059 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2/CO[3]
                         net (fo=1, routed)           0.000    46.059    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.173 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3/CO[3]
                         net (fo=1, routed)           0.000    46.173    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.287 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4/CO[3]
                         net (fo=1, routed)           0.000    46.287    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    46.515 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5/CO[2]
                         net (fo=8, routed)           1.227    47.742    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5_n_1
    SLICE_X35Y29         LUT4 (Prop_lut4_I1_O)        0.313    48.055 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_1/O
                         net (fo=1, routed)           0.000    48.055    design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_1_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    48.456 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry/CO[3]
                         net (fo=1, routed)           0.000    48.456    design_1_i/hsv_to_rgb_0/inst/R0__20_carry_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    48.769 f  design_1_i/hsv_to_rgb_0/inst/R0__20_carry__0/O[3]
                         net (fo=1, routed)           1.140    49.909    design_1_i/hsv_to_rgb_0/inst/data3[7]
    SLICE_X35Y39         LUT6 (Prop_lut6_I5_O)        0.306    50.215 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_11/O
                         net (fo=3, routed)           0.740    50.955    design_1_i/hsv_to_rgb_0/inst/R[7]_i_11_n_0
    SLICE_X36Y39         LUT5 (Prop_lut5_I0_O)        0.124    51.079 f  design_1_i/hsv_to_rgb_0/inst/B[7]_i_3/O
                         net (fo=3, routed)           1.014    52.093    design_1_i/hsv_to_rgb_0/inst/B[7]_i_3_n_0
    SLICE_X39Y38         LUT6 (Prop_lut6_I1_O)        0.124    52.217 f  design_1_i/hsv_to_rgb_0/inst/B[6]_i_2/O
                         net (fo=3, routed)           0.679    52.896    design_1_i/hsv_to_rgb_0/inst/B[6]_i_2_n_0
    SLICE_X39Y38         LUT4 (Prop_lut4_I0_O)        0.152    53.048 r  design_1_i/hsv_to_rgb_0/inst/B[0]_i_1/O
                         net (fo=1, routed)           0.000    53.048    design_1_i/hsv_to_rgb_0/inst/B[0]_i_1_n_0
    SLICE_X39Y38         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=335, routed)         1.575    98.744    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X39Y38         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[0]/C
                         clock pessimism              0.588    99.332    
                         clock uncertainty           -0.149    99.182    
    SLICE_X39Y38         FDRE (Setup_fdre_C_D)        0.047    99.229    design_1_i/hsv_to_rgb_0/inst/B_reg[0]
  -------------------------------------------------------------------
                         required time                         99.229    
                         arrival time                         -53.047    
  -------------------------------------------------------------------
                         slack                                 46.182    

Slack (MET) :             46.198ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/Saturation_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        53.698ns  (logic 26.874ns (50.047%)  route 26.824ns (49.953%))
  Logic Levels:           64  (CARRY4=38 DSP48E1=4 LUT2=1 LUT3=5 LUT4=8 LUT5=2 LUT6=6)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns = ( 98.745 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=335, routed)         1.677    -0.681    design_1_i/BTNs_test_0/inst/clk
    SLICE_X32Y43         FDRE                                         r  design_1_i/BTNs_test_0/inst/Saturation_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.518    -0.163 r  design_1_i/BTNs_test_0/inst/Saturation_reg[2]/Q
                         net (fo=5, routed)           0.842     0.679    design_1_i/hsv_to_rgb_0/inst/Saturation[2]
    SLICE_X33Y42         LUT6 (Prop_lut6_I1_O)        0.124     0.803 f  design_1_i/hsv_to_rgb_0/inst/R4_i_10/O
                         net (fo=4, routed)           0.432     1.235    design_1_i/hsv_to_rgb_0/inst/R4_i_10_n_0
    SLICE_X33Y41         LUT4 (Prop_lut4_I2_O)        0.124     1.359 r  design_1_i/hsv_to_rgb_0/inst/R4_i_1/O
                         net (fo=23, routed)          0.926     2.285    design_1_i/hsv_to_rgb_0/inst/R4_i_1_n_0
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.321 r  design_1_i/hsv_to_rgb_0/inst/R4/PCOUT[47]
                         net (fo=1, routed)           0.002     6.323    design_1_i/hsv_to_rgb_0/inst/R4_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.841 r  design_1_i/hsv_to_rgb_0/inst/R4__0/P[0]
                         net (fo=24, routed)          2.655    10.496    design_1_i/hsv_to_rgb_0/inst/R4__0_n_105
    SLICE_X18Y32         LUT3 (Prop_lut3_I2_O)        0.152    10.648 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_266/O
                         net (fo=2, routed)           0.484    11.132    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_266_n_0
    SLICE_X18Y32         LUT4 (Prop_lut4_I3_O)        0.326    11.458 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_270/O
                         net (fo=1, routed)           0.000    11.458    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_270_n_0
    SLICE_X18Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.008 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_193/CO[3]
                         net (fo=1, routed)           0.000    12.008    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_193_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.321 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_102/O[3]
                         net (fo=2, routed)           1.000    13.320    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_102_n_4
    SLICE_X14Y33         LUT5 (Prop_lut5_I0_O)        0.306    13.626 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_52/O
                         net (fo=2, routed)           0.691    14.317    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_52_n_0
    SLICE_X16Y34         LUT6 (Prop_lut6_I0_O)        0.124    14.441 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_56/O
                         net (fo=1, routed)           0.000    14.441    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_56_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.954 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_21/CO[3]
                         net (fo=1, routed)           0.000    14.954    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_21_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.071 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.071    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_8_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.188 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.188    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_6_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.305 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.305    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.422 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.422    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_6_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.539 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__3_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.539    design_1_i/hsv_to_rgb_0/inst/R5_carry__3_i_6_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.862 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__4_i_6/O[1]
                         net (fo=13, routed)          1.303    17.165    design_1_i/hsv_to_rgb_0/inst/R5_carry__4_i_6_n_6
    SLICE_X24Y38         LUT3 (Prop_lut3_I2_O)        0.306    17.471 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_71/O
                         net (fo=1, routed)           0.535    18.007    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_71_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.392 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    18.392    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.614 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10/O[0]
                         net (fo=3, routed)           0.873    19.487    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10_n_7
    SLICE_X23Y39         LUT4 (Prop_lut4_I1_O)        0.299    19.786 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_47/O
                         net (fo=1, routed)           0.000    19.786    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_47_n_0
    SLICE_X23Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.318 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.318    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16_n_0
    SLICE_X23Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.475 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7/CO[1]
                         net (fo=54, routed)          1.940    22.415    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7_n_2
    SLICE_X32Y35         LUT6 (Prop_lut6_I4_O)        0.329    22.744 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_1/O
                         net (fo=1, routed)           0.000    22.744    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_1_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.120 r  design_1_i/hsv_to_rgb_0/inst/R5_carry/CO[3]
                         net (fo=1, routed)           0.000    23.120    design_1_i/hsv_to_rgb_0/inst/R5_carry_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.237 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.237    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.354 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.354    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.471 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2/CO[3]
                         net (fo=1, routed)           0.000    23.471    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.690 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__3/O[0]
                         net (fo=1, routed)           0.572    24.262    design_1_i/hsv_to_rgb_0/inst/R50_in[16]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    28.469 r  design_1_i/hsv_to_rgb_0/inst/R4__1/PCOUT[47]
                         net (fo=1, routed)           0.002    28.471    design_1_i/hsv_to_rgb_0/inst/R4__1_n_106
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    29.989 r  design_1_i/hsv_to_rgb_0/inst/R4__2/P[0]
                         net (fo=15, routed)          2.151    32.140    design_1_i/hsv_to_rgb_0/inst/R4__2_n_105
    SLICE_X30Y30         LUT3 (Prop_lut3_I1_O)        0.153    32.293 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__2_i_1/O
                         net (fo=4, routed)           0.723    33.016    design_1_i/hsv_to_rgb_0/inst/R3_carry__2_i_1_n_0
    SLICE_X30Y30         LUT4 (Prop_lut4_I3_O)        0.331    33.347 r  design_1_i/hsv_to_rgb_0/inst/R3__69_carry__2_i_1/O
                         net (fo=1, routed)           0.000    33.347    design_1_i/hsv_to_rgb_0/inst/R3__69_carry__2_i_1_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    33.723 r  design_1_i/hsv_to_rgb_0/inst/R3__69_carry__2/CO[3]
                         net (fo=1, routed)           0.000    33.723    design_1_i/hsv_to_rgb_0/inst/R3__69_carry__2_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.840 r  design_1_i/hsv_to_rgb_0/inst/R3__69_carry__3/CO[3]
                         net (fo=1, routed)           0.000    33.840    design_1_i/hsv_to_rgb_0/inst/R3__69_carry__3_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    34.155 r  design_1_i/hsv_to_rgb_0/inst/R3__69_carry__4/O[3]
                         net (fo=2, routed)           1.115    35.271    design_1_i/hsv_to_rgb_0/inst/R3__69_carry__4_n_4
    SLICE_X31Y32         LUT3 (Prop_lut3_I0_O)        0.337    35.608 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_1/O
                         net (fo=2, routed)           0.779    36.387    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_1_n_0
    SLICE_X31Y32         LUT4 (Prop_lut4_I3_O)        0.327    36.714 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_5/O
                         net (fo=1, routed)           0.000    36.714    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_5_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.115 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5/CO[3]
                         net (fo=1, routed)           0.000    37.115    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.229 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__6/CO[3]
                         net (fo=1, routed)           0.000    37.229    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__6_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.343 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__7/CO[3]
                         net (fo=1, routed)           0.000    37.343    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__7_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.457 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__8/CO[3]
                         net (fo=1, routed)           0.000    37.457    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__8_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    37.791 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__9/O[1]
                         net (fo=5, routed)           1.067    38.857    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__9_n_6
    SLICE_X34Y34         LUT2 (Prop_lut2_I1_O)        0.303    39.160 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4_i_1/O
                         net (fo=1, routed)           0.000    39.160    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4_i_1_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    39.536 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4/CO[3]
                         net (fo=1, routed)           0.000    39.536    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    39.755 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__5/O[0]
                         net (fo=3, routed)           1.121    40.876    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__5_n_7
    SLICE_X32Y33         LUT4 (Prop_lut4_I1_O)        0.295    41.171 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_i_7/O
                         net (fo=1, routed)           0.000    41.171    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_i_7_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.704 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    41.704    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.861 f  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6/CO[1]
                         net (fo=4, routed)           1.120    42.981    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6_n_2
    SLICE_X37Y36         LUT3 (Prop_lut3_I0_O)        0.332    43.313 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10/O
                         net (fo=55, routed)          1.844    45.157    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10_n_0
    SLICE_X33Y32         LUT6 (Prop_lut6_I4_O)        0.124    45.281 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0_i_7/O
                         net (fo=1, routed)           0.000    45.281    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0_i_7_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.831 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0/CO[3]
                         net (fo=1, routed)           0.000    45.831    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.945 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1/CO[3]
                         net (fo=1, routed)           0.000    45.945    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.059 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2/CO[3]
                         net (fo=1, routed)           0.000    46.059    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.173 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3/CO[3]
                         net (fo=1, routed)           0.000    46.173    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.287 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4/CO[3]
                         net (fo=1, routed)           0.000    46.287    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    46.515 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5/CO[2]
                         net (fo=8, routed)           1.227    47.742    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5_n_1
    SLICE_X35Y29         LUT4 (Prop_lut4_I1_O)        0.313    48.055 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_1/O
                         net (fo=1, routed)           0.000    48.055    design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_1_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    48.456 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry/CO[3]
                         net (fo=1, routed)           0.000    48.456    design_1_i/hsv_to_rgb_0/inst/R0__20_carry_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    48.694 f  design_1_i/hsv_to_rgb_0/inst/R0__20_carry__0/O[2]
                         net (fo=1, routed)           1.150    49.844    design_1_i/hsv_to_rgb_0/inst/data3[6]
    SLICE_X35Y38         LUT6 (Prop_lut6_I5_O)        0.302    50.146 f  design_1_i/hsv_to_rgb_0/inst/R[6]_i_11/O
                         net (fo=3, routed)           0.655    50.801    design_1_i/hsv_to_rgb_0/inst/R[6]_i_11_n_0
    SLICE_X35Y38         LUT5 (Prop_lut5_I2_O)        0.150    50.951 f  design_1_i/hsv_to_rgb_0/inst/G[6]_i_4/O
                         net (fo=6, routed)           1.208    52.159    design_1_i/hsv_to_rgb_0/inst/G[6]_i_4_n_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I3_O)        0.326    52.485 f  design_1_i/hsv_to_rgb_0/inst/G[4]_i_2/O
                         net (fo=3, routed)           0.407    52.892    design_1_i/hsv_to_rgb_0/inst/G[4]_i_2_n_0
    SLICE_X37Y39         LUT4 (Prop_lut4_I0_O)        0.124    53.016 r  design_1_i/hsv_to_rgb_0/inst/G[3]_i_1/O
                         net (fo=1, routed)           0.000    53.016    design_1_i/hsv_to_rgb_0/inst/G[3]_i_1_n_0
    SLICE_X37Y39         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=335, routed)         1.576    98.745    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X37Y39         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[3]/C
                         clock pessimism              0.588    99.333    
                         clock uncertainty           -0.149    99.183    
    SLICE_X37Y39         FDRE (Setup_fdre_C_D)        0.031    99.214    design_1_i/hsv_to_rgb_0/inst/G_reg[3]
  -------------------------------------------------------------------
                         required time                         99.214    
                         arrival time                         -53.016    
  -------------------------------------------------------------------
                         slack                                 46.198    

Slack (MET) :             46.200ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/Saturation_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/G_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        53.694ns  (logic 26.874ns (50.051%)  route 26.820ns (49.949%))
  Logic Levels:           64  (CARRY4=38 DSP48E1=4 LUT2=1 LUT3=5 LUT4=8 LUT5=2 LUT6=6)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns = ( 98.745 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=335, routed)         1.677    -0.681    design_1_i/BTNs_test_0/inst/clk
    SLICE_X32Y43         FDRE                                         r  design_1_i/BTNs_test_0/inst/Saturation_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.518    -0.163 r  design_1_i/BTNs_test_0/inst/Saturation_reg[2]/Q
                         net (fo=5, routed)           0.842     0.679    design_1_i/hsv_to_rgb_0/inst/Saturation[2]
    SLICE_X33Y42         LUT6 (Prop_lut6_I1_O)        0.124     0.803 f  design_1_i/hsv_to_rgb_0/inst/R4_i_10/O
                         net (fo=4, routed)           0.432     1.235    design_1_i/hsv_to_rgb_0/inst/R4_i_10_n_0
    SLICE_X33Y41         LUT4 (Prop_lut4_I2_O)        0.124     1.359 r  design_1_i/hsv_to_rgb_0/inst/R4_i_1/O
                         net (fo=23, routed)          0.926     2.285    design_1_i/hsv_to_rgb_0/inst/R4_i_1_n_0
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.321 r  design_1_i/hsv_to_rgb_0/inst/R4/PCOUT[47]
                         net (fo=1, routed)           0.002     6.323    design_1_i/hsv_to_rgb_0/inst/R4_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.841 r  design_1_i/hsv_to_rgb_0/inst/R4__0/P[0]
                         net (fo=24, routed)          2.655    10.496    design_1_i/hsv_to_rgb_0/inst/R4__0_n_105
    SLICE_X18Y32         LUT3 (Prop_lut3_I2_O)        0.152    10.648 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_266/O
                         net (fo=2, routed)           0.484    11.132    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_266_n_0
    SLICE_X18Y32         LUT4 (Prop_lut4_I3_O)        0.326    11.458 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_270/O
                         net (fo=1, routed)           0.000    11.458    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_270_n_0
    SLICE_X18Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.008 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_193/CO[3]
                         net (fo=1, routed)           0.000    12.008    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_193_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.321 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_102/O[3]
                         net (fo=2, routed)           1.000    13.320    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_102_n_4
    SLICE_X14Y33         LUT5 (Prop_lut5_I0_O)        0.306    13.626 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_52/O
                         net (fo=2, routed)           0.691    14.317    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_52_n_0
    SLICE_X16Y34         LUT6 (Prop_lut6_I0_O)        0.124    14.441 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_56/O
                         net (fo=1, routed)           0.000    14.441    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_56_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.954 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_21/CO[3]
                         net (fo=1, routed)           0.000    14.954    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_21_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.071 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.071    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_8_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.188 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.188    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_6_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.305 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.305    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.422 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.422    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_6_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.539 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__3_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.539    design_1_i/hsv_to_rgb_0/inst/R5_carry__3_i_6_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.862 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__4_i_6/O[1]
                         net (fo=13, routed)          1.303    17.165    design_1_i/hsv_to_rgb_0/inst/R5_carry__4_i_6_n_6
    SLICE_X24Y38         LUT3 (Prop_lut3_I2_O)        0.306    17.471 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_71/O
                         net (fo=1, routed)           0.535    18.007    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_71_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.392 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    18.392    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.614 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10/O[0]
                         net (fo=3, routed)           0.873    19.487    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10_n_7
    SLICE_X23Y39         LUT4 (Prop_lut4_I1_O)        0.299    19.786 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_47/O
                         net (fo=1, routed)           0.000    19.786    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_47_n_0
    SLICE_X23Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.318 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.318    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16_n_0
    SLICE_X23Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.475 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7/CO[1]
                         net (fo=54, routed)          1.940    22.415    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7_n_2
    SLICE_X32Y35         LUT6 (Prop_lut6_I4_O)        0.329    22.744 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_1/O
                         net (fo=1, routed)           0.000    22.744    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_1_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.120 r  design_1_i/hsv_to_rgb_0/inst/R5_carry/CO[3]
                         net (fo=1, routed)           0.000    23.120    design_1_i/hsv_to_rgb_0/inst/R5_carry_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.237 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.237    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.354 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.354    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.471 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2/CO[3]
                         net (fo=1, routed)           0.000    23.471    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.690 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__3/O[0]
                         net (fo=1, routed)           0.572    24.262    design_1_i/hsv_to_rgb_0/inst/R50_in[16]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    28.469 r  design_1_i/hsv_to_rgb_0/inst/R4__1/PCOUT[47]
                         net (fo=1, routed)           0.002    28.471    design_1_i/hsv_to_rgb_0/inst/R4__1_n_106
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    29.989 r  design_1_i/hsv_to_rgb_0/inst/R4__2/P[0]
                         net (fo=15, routed)          2.151    32.140    design_1_i/hsv_to_rgb_0/inst/R4__2_n_105
    SLICE_X30Y30         LUT3 (Prop_lut3_I1_O)        0.153    32.293 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__2_i_1/O
                         net (fo=4, routed)           0.723    33.016    design_1_i/hsv_to_rgb_0/inst/R3_carry__2_i_1_n_0
    SLICE_X30Y30         LUT4 (Prop_lut4_I3_O)        0.331    33.347 r  design_1_i/hsv_to_rgb_0/inst/R3__69_carry__2_i_1/O
                         net (fo=1, routed)           0.000    33.347    design_1_i/hsv_to_rgb_0/inst/R3__69_carry__2_i_1_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    33.723 r  design_1_i/hsv_to_rgb_0/inst/R3__69_carry__2/CO[3]
                         net (fo=1, routed)           0.000    33.723    design_1_i/hsv_to_rgb_0/inst/R3__69_carry__2_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.840 r  design_1_i/hsv_to_rgb_0/inst/R3__69_carry__3/CO[3]
                         net (fo=1, routed)           0.000    33.840    design_1_i/hsv_to_rgb_0/inst/R3__69_carry__3_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    34.155 r  design_1_i/hsv_to_rgb_0/inst/R3__69_carry__4/O[3]
                         net (fo=2, routed)           1.115    35.271    design_1_i/hsv_to_rgb_0/inst/R3__69_carry__4_n_4
    SLICE_X31Y32         LUT3 (Prop_lut3_I0_O)        0.337    35.608 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_1/O
                         net (fo=2, routed)           0.779    36.387    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_1_n_0
    SLICE_X31Y32         LUT4 (Prop_lut4_I3_O)        0.327    36.714 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_5/O
                         net (fo=1, routed)           0.000    36.714    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_5_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.115 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5/CO[3]
                         net (fo=1, routed)           0.000    37.115    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.229 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__6/CO[3]
                         net (fo=1, routed)           0.000    37.229    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__6_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.343 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__7/CO[3]
                         net (fo=1, routed)           0.000    37.343    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__7_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.457 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__8/CO[3]
                         net (fo=1, routed)           0.000    37.457    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__8_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    37.791 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__9/O[1]
                         net (fo=5, routed)           1.067    38.857    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__9_n_6
    SLICE_X34Y34         LUT2 (Prop_lut2_I1_O)        0.303    39.160 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4_i_1/O
                         net (fo=1, routed)           0.000    39.160    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4_i_1_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    39.536 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4/CO[3]
                         net (fo=1, routed)           0.000    39.536    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    39.755 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__5/O[0]
                         net (fo=3, routed)           1.121    40.876    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__5_n_7
    SLICE_X32Y33         LUT4 (Prop_lut4_I1_O)        0.295    41.171 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_i_7/O
                         net (fo=1, routed)           0.000    41.171    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_i_7_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.704 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    41.704    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.861 f  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6/CO[1]
                         net (fo=4, routed)           1.120    42.981    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6_n_2
    SLICE_X37Y36         LUT3 (Prop_lut3_I0_O)        0.332    43.313 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10/O
                         net (fo=55, routed)          1.844    45.157    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10_n_0
    SLICE_X33Y32         LUT6 (Prop_lut6_I4_O)        0.124    45.281 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0_i_7/O
                         net (fo=1, routed)           0.000    45.281    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0_i_7_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.831 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0/CO[3]
                         net (fo=1, routed)           0.000    45.831    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.945 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1/CO[3]
                         net (fo=1, routed)           0.000    45.945    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.059 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2/CO[3]
                         net (fo=1, routed)           0.000    46.059    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.173 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3/CO[3]
                         net (fo=1, routed)           0.000    46.173    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.287 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4/CO[3]
                         net (fo=1, routed)           0.000    46.287    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    46.515 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5/CO[2]
                         net (fo=8, routed)           1.227    47.742    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5_n_1
    SLICE_X35Y29         LUT4 (Prop_lut4_I1_O)        0.313    48.055 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_1/O
                         net (fo=1, routed)           0.000    48.055    design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_1_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    48.456 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry/CO[3]
                         net (fo=1, routed)           0.000    48.456    design_1_i/hsv_to_rgb_0/inst/R0__20_carry_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    48.694 f  design_1_i/hsv_to_rgb_0/inst/R0__20_carry__0/O[2]
                         net (fo=1, routed)           1.150    49.844    design_1_i/hsv_to_rgb_0/inst/data3[6]
    SLICE_X35Y38         LUT6 (Prop_lut6_I5_O)        0.302    50.146 f  design_1_i/hsv_to_rgb_0/inst/R[6]_i_11/O
                         net (fo=3, routed)           0.655    50.801    design_1_i/hsv_to_rgb_0/inst/R[6]_i_11_n_0
    SLICE_X35Y38         LUT5 (Prop_lut5_I2_O)        0.150    50.951 f  design_1_i/hsv_to_rgb_0/inst/G[6]_i_4/O
                         net (fo=6, routed)           1.208    52.159    design_1_i/hsv_to_rgb_0/inst/G[6]_i_4_n_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I3_O)        0.326    52.485 f  design_1_i/hsv_to_rgb_0/inst/G[4]_i_2/O
                         net (fo=3, routed)           0.403    52.888    design_1_i/hsv_to_rgb_0/inst/G[4]_i_2_n_0
    SLICE_X37Y39         LUT4 (Prop_lut4_I0_O)        0.124    53.012 r  design_1_i/hsv_to_rgb_0/inst/G[0]_i_1/O
                         net (fo=1, routed)           0.000    53.012    design_1_i/hsv_to_rgb_0/inst/G[0]_i_1_n_0
    SLICE_X37Y39         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=335, routed)         1.576    98.745    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X37Y39         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[0]/C
                         clock pessimism              0.588    99.333    
                         clock uncertainty           -0.149    99.183    
    SLICE_X37Y39         FDRE (Setup_fdre_C_D)        0.029    99.212    design_1_i/hsv_to_rgb_0/inst/G_reg[0]
  -------------------------------------------------------------------
                         required time                         99.212    
                         arrival time                         -53.012    
  -------------------------------------------------------------------
                         slack                                 46.200    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/counterSost2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/counterSost2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.373ns (74.723%)  route 0.126ns (25.277%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=335, routed)         0.595    -0.465    design_1_i/BTNs_test_0/inst/clk
    SLICE_X42Y49         FDRE                                         r  design_1_i/BTNs_test_0/inst/counterSost2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.301 r  design_1_i/BTNs_test_0/inst/counterSost2_reg[2]/Q
                         net (fo=2, routed)           0.125    -0.176    design_1_i/BTNs_test_0/inst/counterSost2_reg[2]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.020 r  design_1_i/BTNs_test_0/inst/counterSost2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.019    design_1_i/BTNs_test_0/inst/counterSost2_reg[0]_i_2_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.034 r  design_1_i/BTNs_test_0/inst/counterSost2_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.034    design_1_i/BTNs_test_0/inst/counterSost2_reg[4]_i_1_n_7
    SLICE_X42Y50         FDRE                                         r  design_1_i/BTNs_test_0/inst/counterSost2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=335, routed)         0.859    -0.704    design_1_i/BTNs_test_0/inst/clk
    SLICE_X42Y50         FDRE                                         r  design_1_i/BTNs_test_0/inst/counterSost2_reg[4]/C
                         clock pessimism              0.503    -0.201    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.134    -0.067    design_1_i/BTNs_test_0/inst/counterSost2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.067    
                         arrival time                           0.034    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/counterSost2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/counterSost2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.386ns (75.365%)  route 0.126ns (24.635%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=335, routed)         0.595    -0.465    design_1_i/BTNs_test_0/inst/clk
    SLICE_X42Y49         FDRE                                         r  design_1_i/BTNs_test_0/inst/counterSost2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.301 r  design_1_i/BTNs_test_0/inst/counterSost2_reg[2]/Q
                         net (fo=2, routed)           0.125    -0.176    design_1_i/BTNs_test_0/inst/counterSost2_reg[2]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.020 r  design_1_i/BTNs_test_0/inst/counterSost2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.019    design_1_i/BTNs_test_0/inst/counterSost2_reg[0]_i_2_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     0.047 r  design_1_i/BTNs_test_0/inst/counterSost2_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.047    design_1_i/BTNs_test_0/inst/counterSost2_reg[4]_i_1_n_5
    SLICE_X42Y50         FDRE                                         r  design_1_i/BTNs_test_0/inst/counterSost2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=335, routed)         0.859    -0.704    design_1_i/BTNs_test_0/inst/clk
    SLICE_X42Y50         FDRE                                         r  design_1_i/BTNs_test_0/inst/counterSost2_reg[6]/C
                         clock pessimism              0.503    -0.201    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.134    -0.067    design_1_i/BTNs_test_0/inst/counterSost2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.067    
                         arrival time                           0.047    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/counterSost2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/counterSost2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.409ns (76.423%)  route 0.126ns (23.577%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=335, routed)         0.595    -0.465    design_1_i/BTNs_test_0/inst/clk
    SLICE_X42Y49         FDRE                                         r  design_1_i/BTNs_test_0/inst/counterSost2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.301 r  design_1_i/BTNs_test_0/inst/counterSost2_reg[2]/Q
                         net (fo=2, routed)           0.125    -0.176    design_1_i/BTNs_test_0/inst/counterSost2_reg[2]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.020 r  design_1_i/BTNs_test_0/inst/counterSost2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.019    design_1_i/BTNs_test_0/inst/counterSost2_reg[0]_i_2_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     0.070 r  design_1_i/BTNs_test_0/inst/counterSost2_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.070    design_1_i/BTNs_test_0/inst/counterSost2_reg[4]_i_1_n_6
    SLICE_X42Y50         FDRE                                         r  design_1_i/BTNs_test_0/inst/counterSost2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=335, routed)         0.859    -0.704    design_1_i/BTNs_test_0/inst/clk
    SLICE_X42Y50         FDRE                                         r  design_1_i/BTNs_test_0/inst/counterSost2_reg[5]/C
                         clock pessimism              0.503    -0.201    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.134    -0.067    design_1_i/BTNs_test_0/inst/counterSost2_reg[5]
  -------------------------------------------------------------------
                         required time                          0.067    
                         arrival time                           0.070    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/counterSost2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/counterSost2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.411ns (76.511%)  route 0.126ns (23.489%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=335, routed)         0.595    -0.465    design_1_i/BTNs_test_0/inst/clk
    SLICE_X42Y49         FDRE                                         r  design_1_i/BTNs_test_0/inst/counterSost2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.301 r  design_1_i/BTNs_test_0/inst/counterSost2_reg[2]/Q
                         net (fo=2, routed)           0.125    -0.176    design_1_i/BTNs_test_0/inst/counterSost2_reg[2]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.020 r  design_1_i/BTNs_test_0/inst/counterSost2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.019    design_1_i/BTNs_test_0/inst/counterSost2_reg[0]_i_2_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     0.072 r  design_1_i/BTNs_test_0/inst/counterSost2_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.072    design_1_i/BTNs_test_0/inst/counterSost2_reg[4]_i_1_n_4
    SLICE_X42Y50         FDRE                                         r  design_1_i/BTNs_test_0/inst/counterSost2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=335, routed)         0.859    -0.704    design_1_i/BTNs_test_0/inst/clk
    SLICE_X42Y50         FDRE                                         r  design_1_i/BTNs_test_0/inst/counterSost2_reg[7]/C
                         clock pessimism              0.503    -0.201    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.134    -0.067    design_1_i/BTNs_test_0/inst/counterSost2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.067    
                         arrival time                           0.072    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/counterSost2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/counterSost2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.413ns (76.598%)  route 0.126ns (23.402%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=335, routed)         0.595    -0.465    design_1_i/BTNs_test_0/inst/clk
    SLICE_X42Y49         FDRE                                         r  design_1_i/BTNs_test_0/inst/counterSost2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.301 r  design_1_i/BTNs_test_0/inst/counterSost2_reg[2]/Q
                         net (fo=2, routed)           0.125    -0.176    design_1_i/BTNs_test_0/inst/counterSost2_reg[2]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.020 r  design_1_i/BTNs_test_0/inst/counterSost2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.019    design_1_i/BTNs_test_0/inst/counterSost2_reg[0]_i_2_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.021 r  design_1_i/BTNs_test_0/inst/counterSost2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.021    design_1_i/BTNs_test_0/inst/counterSost2_reg[4]_i_1_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.074 r  design_1_i/BTNs_test_0/inst/counterSost2_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.074    design_1_i/BTNs_test_0/inst/counterSost2_reg[8]_i_1_n_7
    SLICE_X42Y51         FDRE                                         r  design_1_i/BTNs_test_0/inst/counterSost2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=335, routed)         0.859    -0.704    design_1_i/BTNs_test_0/inst/clk
    SLICE_X42Y51         FDRE                                         r  design_1_i/BTNs_test_0/inst/counterSost2_reg[8]/C
                         clock pessimism              0.503    -0.201    
    SLICE_X42Y51         FDRE (Hold_fdre_C_D)         0.134    -0.067    design_1_i/BTNs_test_0/inst/counterSost2_reg[8]
  -------------------------------------------------------------------
                         required time                          0.067    
                         arrival time                           0.074    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/counterSost2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/counterSost2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.426ns (77.149%)  route 0.126ns (22.851%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=335, routed)         0.595    -0.465    design_1_i/BTNs_test_0/inst/clk
    SLICE_X42Y49         FDRE                                         r  design_1_i/BTNs_test_0/inst/counterSost2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.301 r  design_1_i/BTNs_test_0/inst/counterSost2_reg[2]/Q
                         net (fo=2, routed)           0.125    -0.176    design_1_i/BTNs_test_0/inst/counterSost2_reg[2]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.020 r  design_1_i/BTNs_test_0/inst/counterSost2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.019    design_1_i/BTNs_test_0/inst/counterSost2_reg[0]_i_2_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.021 r  design_1_i/BTNs_test_0/inst/counterSost2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.021    design_1_i/BTNs_test_0/inst/counterSost2_reg[4]_i_1_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     0.087 r  design_1_i/BTNs_test_0/inst/counterSost2_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.087    design_1_i/BTNs_test_0/inst/counterSost2_reg[8]_i_1_n_5
    SLICE_X42Y51         FDRE                                         r  design_1_i/BTNs_test_0/inst/counterSost2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=335, routed)         0.859    -0.704    design_1_i/BTNs_test_0/inst/clk
    SLICE_X42Y51         FDRE                                         r  design_1_i/BTNs_test_0/inst/counterSost2_reg[10]/C
                         clock pessimism              0.503    -0.201    
    SLICE_X42Y51         FDRE (Hold_fdre_C_D)         0.134    -0.067    design_1_i/BTNs_test_0/inst/counterSost2_reg[10]
  -------------------------------------------------------------------
                         required time                          0.067    
                         arrival time                           0.087    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/counterSost2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/counterSost2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.449ns (78.063%)  route 0.126ns (21.937%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=335, routed)         0.595    -0.465    design_1_i/BTNs_test_0/inst/clk
    SLICE_X42Y49         FDRE                                         r  design_1_i/BTNs_test_0/inst/counterSost2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.301 r  design_1_i/BTNs_test_0/inst/counterSost2_reg[2]/Q
                         net (fo=2, routed)           0.125    -0.176    design_1_i/BTNs_test_0/inst/counterSost2_reg[2]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.020 r  design_1_i/BTNs_test_0/inst/counterSost2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.019    design_1_i/BTNs_test_0/inst/counterSost2_reg[0]_i_2_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.021 r  design_1_i/BTNs_test_0/inst/counterSost2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.021    design_1_i/BTNs_test_0/inst/counterSost2_reg[4]_i_1_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     0.110 r  design_1_i/BTNs_test_0/inst/counterSost2_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.110    design_1_i/BTNs_test_0/inst/counterSost2_reg[8]_i_1_n_6
    SLICE_X42Y51         FDRE                                         r  design_1_i/BTNs_test_0/inst/counterSost2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=335, routed)         0.859    -0.704    design_1_i/BTNs_test_0/inst/clk
    SLICE_X42Y51         FDRE                                         r  design_1_i/BTNs_test_0/inst/counterSost2_reg[9]/C
                         clock pessimism              0.503    -0.201    
    SLICE_X42Y51         FDRE (Hold_fdre_C_D)         0.134    -0.067    design_1_i/BTNs_test_0/inst/counterSost2_reg[9]
  -------------------------------------------------------------------
                         required time                          0.067    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/counterSost2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/counterSost2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.451ns (78.139%)  route 0.126ns (21.861%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=335, routed)         0.595    -0.465    design_1_i/BTNs_test_0/inst/clk
    SLICE_X42Y49         FDRE                                         r  design_1_i/BTNs_test_0/inst/counterSost2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.301 r  design_1_i/BTNs_test_0/inst/counterSost2_reg[2]/Q
                         net (fo=2, routed)           0.125    -0.176    design_1_i/BTNs_test_0/inst/counterSost2_reg[2]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.020 r  design_1_i/BTNs_test_0/inst/counterSost2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.019    design_1_i/BTNs_test_0/inst/counterSost2_reg[0]_i_2_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.021 r  design_1_i/BTNs_test_0/inst/counterSost2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.021    design_1_i/BTNs_test_0/inst/counterSost2_reg[4]_i_1_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     0.112 r  design_1_i/BTNs_test_0/inst/counterSost2_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.112    design_1_i/BTNs_test_0/inst/counterSost2_reg[8]_i_1_n_4
    SLICE_X42Y51         FDRE                                         r  design_1_i/BTNs_test_0/inst/counterSost2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=335, routed)         0.859    -0.704    design_1_i/BTNs_test_0/inst/clk
    SLICE_X42Y51         FDRE                                         r  design_1_i/BTNs_test_0/inst/counterSost2_reg[11]/C
                         clock pessimism              0.503    -0.201    
    SLICE_X42Y51         FDRE (Hold_fdre_C_D)         0.134    -0.067    design_1_i/BTNs_test_0/inst/counterSost2_reg[11]
  -------------------------------------------------------------------
                         required time                          0.067    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/counterSost2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/counterSost2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.453ns (78.214%)  route 0.126ns (21.786%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=335, routed)         0.595    -0.465    design_1_i/BTNs_test_0/inst/clk
    SLICE_X42Y49         FDRE                                         r  design_1_i/BTNs_test_0/inst/counterSost2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.301 r  design_1_i/BTNs_test_0/inst/counterSost2_reg[2]/Q
                         net (fo=2, routed)           0.125    -0.176    design_1_i/BTNs_test_0/inst/counterSost2_reg[2]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.020 r  design_1_i/BTNs_test_0/inst/counterSost2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.019    design_1_i/BTNs_test_0/inst/counterSost2_reg[0]_i_2_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.021 r  design_1_i/BTNs_test_0/inst/counterSost2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.021    design_1_i/BTNs_test_0/inst/counterSost2_reg[4]_i_1_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.061 r  design_1_i/BTNs_test_0/inst/counterSost2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.061    design_1_i/BTNs_test_0/inst/counterSost2_reg[8]_i_1_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.114 r  design_1_i/BTNs_test_0/inst/counterSost2_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.114    design_1_i/BTNs_test_0/inst/counterSost2_reg[12]_i_1_n_7
    SLICE_X42Y52         FDRE                                         r  design_1_i/BTNs_test_0/inst/counterSost2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=335, routed)         0.859    -0.704    design_1_i/BTNs_test_0/inst/clk
    SLICE_X42Y52         FDRE                                         r  design_1_i/BTNs_test_0/inst/counterSost2_reg[12]/C
                         clock pessimism              0.503    -0.201    
    SLICE_X42Y52         FDRE (Hold_fdre_C_D)         0.134    -0.067    design_1_i/BTNs_test_0/inst/counterSost2_reg[12]
  -------------------------------------------------------------------
                         required time                          0.067    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/h_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/Hue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.037%)  route 0.109ns (36.963%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=335, routed)         0.592    -0.468    design_1_i/BTNs_test_0/inst/clk
    SLICE_X37Y45         FDRE                                         r  design_1_i/BTNs_test_0/inst/h_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.327 r  design_1_i/BTNs_test_0/inst/h_reg[3]/Q
                         net (fo=8, routed)           0.109    -0.218    design_1_i/BTNs_test_0/inst/h_reg_n_0_[3]
    SLICE_X36Y45         LUT6 (Prop_lut6_I0_O)        0.045    -0.173 r  design_1_i/BTNs_test_0/inst/Hue[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.173    design_1_i/BTNs_test_0/inst/Hue[3]_i_1_n_0
    SLICE_X36Y45         FDRE                                         r  design_1_i/BTNs_test_0/inst/Hue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=335, routed)         0.861    -0.702    design_1_i/BTNs_test_0/inst/clk
    SLICE_X36Y45         FDRE                                         r  design_1_i/BTNs_test_0/inst/Hue_reg[3]/C
                         clock pessimism              0.246    -0.455    
    SLICE_X36Y45         FDRE (Hold_fdre_C_D)         0.091    -0.364    design_1_i/BTNs_test_0/inst/Hue_reg[3]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.191    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X38Y46     design_1_i/BTNs_test_0/inst/Hue_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X38Y46     design_1_i/BTNs_test_0/inst/Hue_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X38Y47     design_1_i/BTNs_test_0/inst/Hue_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X36Y45     design_1_i/BTNs_test_0/inst/Hue_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X36Y47     design_1_i/BTNs_test_0/inst/Hue_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X37Y47     design_1_i/BTNs_test_0/inst/Hue_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X36Y47     design_1_i/BTNs_test_0/inst/Hue_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X37Y47     design_1_i/BTNs_test_0/inst/Hue_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X29Y39     design_1_i/BTNs_test_0/inst/Value_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X29Y39     design_1_i/BTNs_test_0/inst/Value_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X27Y39     design_1_i/BTNs_test_0/inst/Value_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X27Y39     design_1_i/BTNs_test_0/inst/Value_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X27Y39     design_1_i/BTNs_test_0/inst/Value_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X42Y51     design_1_i/BTNs_test_0/inst/counterSost2_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X42Y51     design_1_i/BTNs_test_0/inst/counterSost2_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X42Y52     design_1_i/BTNs_test_0/inst/counterSost2_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X42Y52     design_1_i/BTNs_test_0/inst/counterSost2_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X42Y52     design_1_i/BTNs_test_0/inst/counterSost2_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X27Y39     design_1_i/BTNs_test_0/inst/Value_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X27Y39     design_1_i/BTNs_test_0/inst/Value_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X27Y39     design_1_i/BTNs_test_0/inst/Value_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X42Y53     design_1_i/BTNs_test_0/inst/counterSost2_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X42Y53     design_1_i/BTNs_test_0/inst/counterSost2_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X42Y53     design_1_i/BTNs_test_0/inst/counterSost2_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X41Y55     design_1_i/BTNs_test_0/inst/counterSost4_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X41Y59     design_1_i/BTNs_test_0/inst/counterSost4_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X41Y59     design_1_i/BTNs_test_0/inst/counterSost4_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X41Y59     design_1_i/BTNs_test_0/inst/counterSost4_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



