# SETTINGS ../simusched tareas.tsk 4 1 2 SchedRR 4 3 7 7 7
LOAD 0 0
LOAD 0 1
LOAD 0 2
LOAD 0 3
LOAD 0 4
LOAD 0 5
LOAD 0 6
LOAD 0 7
LOAD 0 8
LOAD 0 9
LOAD 0 10
LOAD 0 11
LOAD 0 12
LOAD 0 13
LOAD 0 14
# CONTEXT CPU 0 0
# CONTEXT CPU 1 0
# CONTEXT CPU 2 0
# CONTEXT CPU 3 0
CPU 1 0 0
CPU 1 1 1
CPU 1 2 2
CPU 1 3 3
CPU 2 0 0
CPU 2 1 1
CPU 2 2 2
CPU 2 3 3
CPU 3 0 0
CPU 3 1 1
CPU 3 2 2
CPU 3 3 3
BLOCK 4 0
BLOCK 4 1
BLOCK 4 3
# CONTEXT CPU 0 4
# CONTEXT CPU 1 4
CPU 4 2 2
# CONTEXT CPU 3 4
BLOCK 5 2
UNBLOCK 5 0
UNBLOCK 5 1
UNBLOCK 5 3
CPU 5 4 0
CPU 5 5 1
# CONTEXT CPU 2 5
CPU 5 6 3
UNBLOCK 6 2
CPU 6 4 0
CPU 6 5 1
CPU 6 7 2
CPU 6 6 3
CPU 7 4 0
# CONTEXT CPU 1 7
CPU 7 7 2
CPU 7 6 3
# CONTEXT CPU 0 8
CPU 8 8 1
CPU 8 7 2
CPU 8 6 3
BLOCK 9 8
CPU 9 9 0
# CONTEXT CPU 1 9
CPU 9 7 2
CPU 9 6 3
BLOCK 10 7
UNBLOCK 10 8
CPU 10 9 0
CPU 10 10 1
# CONTEXT CPU 2 10
CPU 10 6 3
UNBLOCK 11 7
CPU 11 9 0
CPU 11 10 1
CPU 11 11 2
# CONTEXT CPU 3 11
BLOCK 12 9
BLOCK 12 10
# CONTEXT CPU 0 12
# CONTEXT CPU 1 12
CPU 12 11 2
CPU 12 12 3
UNBLOCK 13 9
UNBLOCK 13 10
CPU 13 13 0
CPU 13 14 1
# CONTEXT CPU 2 13
CPU 13 12 3
BLOCK 14 14
BLOCK 14 12
CPU 14 13 0
# CONTEXT CPU 1 14
# CONTEXT CPU 2 14
# CONTEXT CPU 3 14
UNBLOCK 15 12
UNBLOCK 15 14
CPU 15 13 0
CPU 15 1 1
# CONTEXT CPU 2 15
CPU 15 3 3
BLOCK 16 13
# CONTEXT CPU 0 16
CPU 16 1 1
CPU 16 0 2
CPU 16 3 3
UNBLOCK 17 13
# CONTEXT CPU 0 17
CPU 17 1 1
CPU 17 0 2
CPU 17 3 3
# CONTEXT CPU 0 18
# CONTEXT CPU 1 18
CPU 18 0 2
CPU 18 3 3
CPU 19 2 0
CPU 19 5 1
CPU 19 0 2
CPU 19 3 3
# CONTEXT CPU 0 20
CPU 20 5 1
CPU 20 0 2
CPU 20 3 3
EXIT 21 3 3
CPU 21 4 0
CPU 21 5 1
CPU 21 0 2
# CONTEXT CPU 3 21
BLOCK 22 4
EXIT 22 0 2
# CONTEXT CPU 0 22
CPU 22 5 1
# CONTEXT CPU 2 22
# CONTEXT CPU 3 22
BLOCK 23 5
UNBLOCK 23 4
# CONTEXT CPU 0 23
# CONTEXT CPU 1 23
# CONTEXT CPU 2 23
# CONTEXT CPU 3 23
UNBLOCK 24 5
# CONTEXT CPU 0 24
# CONTEXT CPU 1 24
# CONTEXT CPU 2 24
CPU 24 8 3
CPU 25 7 0
# CONTEXT CPU 1 25
CPU 25 6 2
CPU 25 8 3
CPU 26 7 0
CPU 26 9 1
CPU 26 6 2
CPU 26 8 3
BLOCK 27 6
CPU 27 7 0
# CONTEXT CPU 1 27
# CONTEXT CPU 2 27
CPU 27 8 3
UNBLOCK 28 6
CPU 28 7 0
CPU 28 10 1
CPU 28 11 2
CPU 28 8 3
CPU 29 7 0
CPU 29 10 1
CPU 29 11 2
CPU 29 8 3
EXIT 30 7 0
BLOCK 30 10
BLOCK 30 11
# CONTEXT CPU 0 30
# CONTEXT CPU 1 30
# CONTEXT CPU 2 30
CPU 30 8 3
BLOCK 31 8
UNBLOCK 31 10
UNBLOCK 31 11
# CONTEXT CPU 0 31
CPU 31 14 1
# CONTEXT CPU 2 31
# CONTEXT CPU 3 31
BLOCK 32 14
UNBLOCK 32 8
# CONTEXT CPU 0 32
# CONTEXT CPU 1 32
# CONTEXT CPU 2 32
# CONTEXT CPU 3 32
UNBLOCK 33 14
CPU 33 12 0
# CONTEXT CPU 1 33
CPU 33 13 2
# CONTEXT CPU 3 33
BLOCK 34 13
CPU 34 12 0
# CONTEXT CPU 1 34
# CONTEXT CPU 2 34
CPU 34 1 3
BLOCK 35 12
UNBLOCK 35 13
# CONTEXT CPU 0 35
CPU 35 2 1
# CONTEXT CPU 2 35
CPU 35 1 3
UNBLOCK 36 12
# CONTEXT CPU 0 36
CPU 36 2 1
# CONTEXT CPU 2 36
# CONTEXT CPU 3 36
# CONTEXT CPU 0 37
CPU 37 2 1
CPU 37 4 2
# CONTEXT CPU 3 37
CPU 38 5 0
# CONTEXT CPU 1 38
CPU 38 4 2
# CONTEXT CPU 3 38
CPU 39 5 0
# CONTEXT CPU 1 39
CPU 39 4 2
CPU 39 9 3
CPU 40 5 0
# CONTEXT CPU 1 40
CPU 40 4 2
CPU 40 9 3
EXIT 41 5 0
# CONTEXT CPU 0 41
CPU 41 6 1
CPU 41 4 2
CPU 41 9 3
EXIT 42 6 1
EXIT 42 4 2
BLOCK 42 9
# CONTEXT CPU 0 42
# CONTEXT CPU 1 42
# CONTEXT CPU 2 42
# CONTEXT CPU 3 42
UNBLOCK 43 9
# CONTEXT CPU 0 43
# CONTEXT CPU 1 43
# CONTEXT CPU 2 43
# CONTEXT CPU 3 43
CPU 44 10 0
# CONTEXT CPU 1 44
# CONTEXT CPU 2 44
# CONTEXT CPU 3 44
CPU 45 10 0
CPU 45 11 1
CPU 45 8 2
CPU 45 14 3
EXIT 46 8 2
BLOCK 46 14
CPU 46 10 0
CPU 46 11 1
# CONTEXT CPU 2 46
# CONTEXT CPU 3 46
UNBLOCK 47 14
CPU 47 10 0
CPU 47 11 1
CPU 47 13 2
# CONTEXT CPU 3 47
BLOCK 48 13
CPU 48 10 0
CPU 48 11 1
# CONTEXT CPU 2 48
# CONTEXT CPU 3 48
EXIT 49 10 0
BLOCK 49 11
UNBLOCK 49 13
# CONTEXT CPU 0 49
# CONTEXT CPU 1 49
# CONTEXT CPU 2 49
CPU 49 12 3
BLOCK 50 12
UNBLOCK 50 11
# CONTEXT CPU 0 50
# CONTEXT CPU 1 50
# CONTEXT CPU 2 50
# CONTEXT CPU 3 50
UNBLOCK 51 12
# CONTEXT CPU 0 51
# CONTEXT CPU 1 51
CPU 51 1 2
CPU 51 14 3
EXIT 52 1 2
BLOCK 52 14
CPU 52 2 0
CPU 52 9 1
# CONTEXT CPU 2 52
# CONTEXT CPU 3 52
EXIT 53 2 0
UNBLOCK 53 14
# CONTEXT CPU 0 53
# CONTEXT CPU 1 53
CPU 53 13 2
# CONTEXT CPU 3 53
# CONTEXT CPU 0 54
# CONTEXT CPU 1 54
CPU 54 13 2
# CONTEXT CPU 3 54
# CONTEXT CPU 0 55
# CONTEXT CPU 1 55
CPU 55 13 2
CPU 55 11 3
BLOCK 56 13
EXIT 56 11 3
CPU 56 12 0
CPU 56 14 1
# CONTEXT CPU 2 56
CPU 56 -1 3
BLOCK 57 12
BLOCK 57 14
UNBLOCK 57 13
# CONTEXT CPU 0 57
CPU 57 -1 1
# CONTEXT CPU 2 57
CPU 57 -1 3
UNBLOCK 58 12
UNBLOCK 58 14
# CONTEXT CPU 0 58
# CONTEXT CPU 1 58
# CONTEXT CPU 2 58
# CONTEXT CPU 3 58
# CONTEXT CPU 0 59
# CONTEXT CPU 1 59
CPU 59 9 2
# CONTEXT CPU 3 59
EXIT 60 9 2
CPU 60 13 0
# CONTEXT CPU 1 60
CPU 60 -1 2
# CONTEXT CPU 3 60
EXIT 61 13 0
CPU 61 -1 0
CPU 61 12 1
CPU 61 -1 2
CPU 61 14 3
BLOCK 62 14
CPU 62 -1 0
CPU 62 12 1
CPU 62 -1 2
CPU 62 -1 3
UNBLOCK 63 14
# CONTEXT CPU 0 63
CPU 63 12 1
CPU 63 -1 2
CPU 63 -1 3
EXIT 64 12 1
# CONTEXT CPU 0 64
CPU 64 -1 1
CPU 64 -1 2
CPU 64 -1 3
# CONTEXT CPU 0 65
CPU 65 -1 1
CPU 65 -1 2
CPU 65 -1 3
CPU 66 14 0
CPU 66 -1 1
CPU 66 -1 2
CPU 66 -1 3
BLOCK 67 14
CPU 67 -1 0
CPU 67 -1 1
CPU 67 -1 2
CPU 67 -1 3
UNBLOCK 68 14
# CONTEXT CPU 0 68
CPU 68 -1 1
CPU 68 -1 2
CPU 68 -1 3
CPU 69 14 0
CPU 69 -1 1
CPU 69 -1 2
CPU 69 -1 3
BLOCK 70 14
CPU 70 -1 0
CPU 70 -1 1
CPU 70 -1 2
CPU 70 -1 3
UNBLOCK 71 14
# CONTEXT CPU 0 71
CPU 71 -1 1
CPU 71 -1 2
CPU 71 -1 3
CPU 72 14 0
CPU 72 -1 1
CPU 72 -1 2
CPU 72 -1 3
EXIT 73 14 0
CPU 73 -1 0
CPU 73 -1 1
CPU 73 -1 2
CPU 73 -1 3
