#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x61259501b690 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x61259501b820 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x61259502edd0 .functor NOT 1, L_0x612595055550, C4<0>, C4<0>, C4<0>;
L_0x6125950552b0 .functor XOR 1, L_0x612595055150, L_0x612595055210, C4<0>, C4<0>;
L_0x612595055440 .functor XOR 1, L_0x6125950552b0, L_0x612595055370, C4<0>, C4<0>;
v0x612595051550_0 .net *"_ivl_10", 0 0, L_0x612595055370;  1 drivers
v0x612595051650_0 .net *"_ivl_12", 0 0, L_0x612595055440;  1 drivers
v0x612595051730_0 .net *"_ivl_2", 0 0, L_0x612595053320;  1 drivers
v0x6125950517f0_0 .net *"_ivl_4", 0 0, L_0x612595055150;  1 drivers
v0x6125950518d0_0 .net *"_ivl_6", 0 0, L_0x612595055210;  1 drivers
v0x612595051a00_0 .net *"_ivl_8", 0 0, L_0x6125950552b0;  1 drivers
v0x612595051ae0_0 .net "a", 0 0, v0x61259504e440_0;  1 drivers
v0x612595051b80_0 .net "b", 0 0, v0x61259504e4e0_0;  1 drivers
v0x612595051c20_0 .net "c", 0 0, v0x61259504e580_0;  1 drivers
v0x612595051cc0_0 .var "clk", 0 0;
v0x612595051d60_0 .net "d", 0 0, v0x61259504e6c0_0;  1 drivers
v0x612595051e00_0 .net "q_dut", 0 0, L_0x612595054eb0;  1 drivers
v0x612595051ea0_0 .net "q_ref", 0 0, L_0x61259500ab60;  1 drivers
v0x612595051f40_0 .var/2u "stats1", 159 0;
v0x612595051fe0_0 .var/2u "strobe", 0 0;
v0x612595052080_0 .net "tb_match", 0 0, L_0x612595055550;  1 drivers
v0x612595052140_0 .net "tb_mismatch", 0 0, L_0x61259502edd0;  1 drivers
v0x612595052200_0 .net "wavedrom_enable", 0 0, v0x61259504e7b0_0;  1 drivers
v0x6125950522a0_0 .net "wavedrom_title", 511 0, v0x61259504e850_0;  1 drivers
L_0x612595053320 .concat [ 1 0 0 0], L_0x61259500ab60;
L_0x612595055150 .concat [ 1 0 0 0], L_0x61259500ab60;
L_0x612595055210 .concat [ 1 0 0 0], L_0x612595054eb0;
L_0x612595055370 .concat [ 1 0 0 0], L_0x61259500ab60;
L_0x612595055550 .cmp/eeq 1, L_0x612595053320, L_0x612595055440;
S_0x612595020150 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x61259501b820;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x61259500ab60 .functor OR 1, v0x61259504e580_0, v0x61259504e4e0_0, C4<0>, C4<0>;
v0x61259502ef70_0 .net "a", 0 0, v0x61259504e440_0;  alias, 1 drivers
v0x61259502f010_0 .net "b", 0 0, v0x61259504e4e0_0;  alias, 1 drivers
v0x61259500acc0_0 .net "c", 0 0, v0x61259504e580_0;  alias, 1 drivers
v0x61259500ad60_0 .net "d", 0 0, v0x61259504e6c0_0;  alias, 1 drivers
v0x61259504da80_0 .net "q", 0 0, L_0x61259500ab60;  alias, 1 drivers
S_0x61259504dc30 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x61259501b820;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x61259504e440_0 .var "a", 0 0;
v0x61259504e4e0_0 .var "b", 0 0;
v0x61259504e580_0 .var "c", 0 0;
v0x61259504e620_0 .net "clk", 0 0, v0x612595051cc0_0;  1 drivers
v0x61259504e6c0_0 .var "d", 0 0;
v0x61259504e7b0_0 .var "wavedrom_enable", 0 0;
v0x61259504e850_0 .var "wavedrom_title", 511 0;
E_0x61259501b140/0 .event negedge, v0x61259504e620_0;
E_0x61259501b140/1 .event posedge, v0x61259504e620_0;
E_0x61259501b140 .event/or E_0x61259501b140/0, E_0x61259501b140/1;
E_0x61259501b390 .event posedge, v0x61259504e620_0;
E_0x612595003820 .event negedge, v0x61259504e620_0;
S_0x61259504df40 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x61259504dc30;
 .timescale -12 -12;
v0x61259504e140_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x61259504e240 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x61259504dc30;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x61259504e9b0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x61259501b820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x612595020b80 .functor NOT 1, v0x61259504e440_0, C4<0>, C4<0>, C4<0>;
L_0x612595052500 .functor NOT 1, v0x61259504e4e0_0, C4<0>, C4<0>, C4<0>;
L_0x6125950525c0 .functor AND 1, L_0x612595020b80, L_0x612595052500, C4<1>, C4<1>;
L_0x612595052660 .functor NOT 1, v0x61259504e580_0, C4<0>, C4<0>, C4<0>;
L_0x612595052700 .functor AND 1, L_0x6125950525c0, L_0x612595052660, C4<1>, C4<1>;
L_0x6125950527c0 .functor NOT 1, v0x61259504e6c0_0, C4<0>, C4<0>, C4<0>;
L_0x612595052900 .functor AND 1, L_0x612595052700, L_0x6125950527c0, C4<1>, C4<1>;
L_0x6125950529c0 .functor NOT 1, v0x61259504e440_0, C4<0>, C4<0>, C4<0>;
L_0x612595052a80 .functor NOT 1, v0x61259504e4e0_0, C4<0>, C4<0>, C4<0>;
L_0x612595052af0 .functor AND 1, L_0x6125950529c0, L_0x612595052a80, C4<1>, C4<1>;
L_0x612595052c60 .functor AND 1, L_0x612595052af0, v0x61259504e580_0, C4<1>, C4<1>;
L_0x612595052cd0 .functor NOT 1, v0x61259504e6c0_0, C4<0>, C4<0>, C4<0>;
L_0x612595052db0 .functor AND 1, L_0x612595052c60, L_0x612595052cd0, C4<1>, C4<1>;
L_0x612595052ec0 .functor OR 1, L_0x612595052900, L_0x612595052db0, C4<0>, C4<0>;
L_0x612595052d40 .functor NOT 1, v0x61259504e440_0, C4<0>, C4<0>, C4<0>;
L_0x612595053050 .functor NOT 1, v0x61259504e4e0_0, C4<0>, C4<0>, C4<0>;
L_0x612595053150 .functor AND 1, L_0x612595052d40, L_0x612595053050, C4<1>, C4<1>;
L_0x612595053260 .functor AND 1, L_0x612595053150, v0x61259504e580_0, C4<1>, C4<1>;
L_0x6125950533c0 .functor AND 1, L_0x612595053260, v0x61259504e6c0_0, C4<1>, C4<1>;
L_0x612595053480 .functor OR 1, L_0x612595052ec0, L_0x6125950533c0, C4<0>, C4<0>;
L_0x612595053640 .functor NOT 1, v0x61259504e440_0, C4<0>, C4<0>, C4<0>;
L_0x6125950536b0 .functor AND 1, L_0x612595053640, v0x61259504e4e0_0, C4<1>, C4<1>;
L_0x612595053940 .functor NOT 1, v0x61259504e580_0, C4<0>, C4<0>, C4<0>;
L_0x612595053ac0 .functor AND 1, L_0x6125950536b0, L_0x612595053940, C4<1>, C4<1>;
L_0x612595053ca0 .functor AND 1, L_0x612595053ac0, v0x61259504e6c0_0, C4<1>, C4<1>;
L_0x612595053d60 .functor OR 1, L_0x612595053480, L_0x612595053ca0, C4<0>, C4<0>;
L_0x612595053f50 .functor NOT 1, v0x61259504e440_0, C4<0>, C4<0>, C4<0>;
L_0x6125950540d0 .functor AND 1, L_0x612595053f50, v0x61259504e4e0_0, C4<1>, C4<1>;
L_0x612595054280 .functor AND 1, L_0x6125950540d0, v0x61259504e580_0, C4<1>, C4<1>;
L_0x612595054340 .functor AND 1, L_0x612595054280, v0x61259504e6c0_0, C4<1>, C4<1>;
L_0x612595054610 .functor OR 1, L_0x612595053d60, L_0x612595054340, C4<0>, C4<0>;
L_0x612595054720 .functor NOT 1, v0x61259504e4e0_0, C4<0>, C4<0>, C4<0>;
L_0x6125950548a0 .functor AND 1, v0x61259504e440_0, L_0x612595054720, C4<1>, C4<1>;
L_0x612595054960 .functor NOT 1, v0x61259504e580_0, C4<0>, C4<0>, C4<0>;
L_0x612595054af0 .functor AND 1, L_0x6125950548a0, L_0x612595054960, C4<1>, C4<1>;
L_0x612595054c00 .functor NOT 1, v0x61259504e6c0_0, C4<0>, C4<0>, C4<0>;
L_0x612595054da0 .functor AND 1, L_0x612595054af0, L_0x612595054c00, C4<1>, C4<1>;
L_0x612595054eb0 .functor OR 1, L_0x612595054610, L_0x612595054da0, C4<0>, C4<0>;
v0x61259504eb90_0 .net *"_ivl_0", 0 0, L_0x612595020b80;  1 drivers
v0x61259504ec70_0 .net *"_ivl_10", 0 0, L_0x6125950527c0;  1 drivers
v0x61259504ed50_0 .net *"_ivl_12", 0 0, L_0x612595052900;  1 drivers
v0x61259504ee40_0 .net *"_ivl_14", 0 0, L_0x6125950529c0;  1 drivers
v0x61259504ef20_0 .net *"_ivl_16", 0 0, L_0x612595052a80;  1 drivers
v0x61259504f050_0 .net *"_ivl_18", 0 0, L_0x612595052af0;  1 drivers
v0x61259504f130_0 .net *"_ivl_2", 0 0, L_0x612595052500;  1 drivers
v0x61259504f210_0 .net *"_ivl_20", 0 0, L_0x612595052c60;  1 drivers
v0x61259504f2f0_0 .net *"_ivl_22", 0 0, L_0x612595052cd0;  1 drivers
v0x61259504f3d0_0 .net *"_ivl_24", 0 0, L_0x612595052db0;  1 drivers
v0x61259504f4b0_0 .net *"_ivl_26", 0 0, L_0x612595052ec0;  1 drivers
v0x61259504f590_0 .net *"_ivl_28", 0 0, L_0x612595052d40;  1 drivers
v0x61259504f670_0 .net *"_ivl_30", 0 0, L_0x612595053050;  1 drivers
v0x61259504f750_0 .net *"_ivl_32", 0 0, L_0x612595053150;  1 drivers
v0x61259504f830_0 .net *"_ivl_34", 0 0, L_0x612595053260;  1 drivers
v0x61259504f910_0 .net *"_ivl_36", 0 0, L_0x6125950533c0;  1 drivers
v0x61259504f9f0_0 .net *"_ivl_38", 0 0, L_0x612595053480;  1 drivers
v0x61259504fad0_0 .net *"_ivl_4", 0 0, L_0x6125950525c0;  1 drivers
v0x61259504fbb0_0 .net *"_ivl_40", 0 0, L_0x612595053640;  1 drivers
v0x61259504fc90_0 .net *"_ivl_42", 0 0, L_0x6125950536b0;  1 drivers
v0x61259504fd70_0 .net *"_ivl_44", 0 0, L_0x612595053940;  1 drivers
v0x61259504fe50_0 .net *"_ivl_46", 0 0, L_0x612595053ac0;  1 drivers
v0x61259504ff30_0 .net *"_ivl_48", 0 0, L_0x612595053ca0;  1 drivers
v0x612595050010_0 .net *"_ivl_50", 0 0, L_0x612595053d60;  1 drivers
v0x6125950500f0_0 .net *"_ivl_52", 0 0, L_0x612595053f50;  1 drivers
v0x6125950501d0_0 .net *"_ivl_54", 0 0, L_0x6125950540d0;  1 drivers
v0x6125950502b0_0 .net *"_ivl_56", 0 0, L_0x612595054280;  1 drivers
v0x612595050390_0 .net *"_ivl_58", 0 0, L_0x612595054340;  1 drivers
v0x612595050470_0 .net *"_ivl_6", 0 0, L_0x612595052660;  1 drivers
v0x612595050550_0 .net *"_ivl_60", 0 0, L_0x612595054610;  1 drivers
v0x612595050630_0 .net *"_ivl_62", 0 0, L_0x612595054720;  1 drivers
v0x612595050710_0 .net *"_ivl_64", 0 0, L_0x6125950548a0;  1 drivers
v0x6125950507f0_0 .net *"_ivl_66", 0 0, L_0x612595054960;  1 drivers
v0x612595050ae0_0 .net *"_ivl_68", 0 0, L_0x612595054af0;  1 drivers
v0x612595050bc0_0 .net *"_ivl_70", 0 0, L_0x612595054c00;  1 drivers
v0x612595050ca0_0 .net *"_ivl_72", 0 0, L_0x612595054da0;  1 drivers
v0x612595050d80_0 .net *"_ivl_8", 0 0, L_0x612595052700;  1 drivers
v0x612595050e60_0 .net "a", 0 0, v0x61259504e440_0;  alias, 1 drivers
v0x612595050f00_0 .net "b", 0 0, v0x61259504e4e0_0;  alias, 1 drivers
v0x612595050ff0_0 .net "c", 0 0, v0x61259504e580_0;  alias, 1 drivers
v0x6125950510e0_0 .net "d", 0 0, v0x61259504e6c0_0;  alias, 1 drivers
v0x6125950511d0_0 .net "q", 0 0, L_0x612595054eb0;  alias, 1 drivers
S_0x612595051330 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x61259501b820;
 .timescale -12 -12;
E_0x61259501aee0 .event anyedge, v0x612595051fe0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x612595051fe0_0;
    %nor/r;
    %assign/vec4 v0x612595051fe0_0, 0;
    %wait E_0x61259501aee0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x61259504dc30;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x61259504e6c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x61259504e580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x61259504e4e0_0, 0;
    %assign/vec4 v0x61259504e440_0, 0;
    %wait E_0x612595003820;
    %wait E_0x61259501b390;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x61259504e6c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x61259504e580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x61259504e4e0_0, 0;
    %assign/vec4 v0x61259504e440_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x61259501b140;
    %load/vec4 v0x61259504e440_0;
    %load/vec4 v0x61259504e4e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x61259504e580_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x61259504e6c0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x61259504e6c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x61259504e580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x61259504e4e0_0, 0;
    %assign/vec4 v0x61259504e440_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x61259504e240;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x61259501b140;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x61259504e6c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x61259504e580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x61259504e4e0_0, 0;
    %assign/vec4 v0x61259504e440_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x61259501b820;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x612595051cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x612595051fe0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x61259501b820;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x612595051cc0_0;
    %inv;
    %store/vec4 v0x612595051cc0_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0x61259501b820;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x61259504e620_0, v0x612595052140_0, v0x612595051ae0_0, v0x612595051b80_0, v0x612595051c20_0, v0x612595051d60_0, v0x612595051ea0_0, v0x612595051e00_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x61259501b820;
T_7 ;
    %load/vec4 v0x612595051f40_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x612595051f40_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x612595051f40_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x612595051f40_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x612595051f40_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x612595051f40_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x612595051f40_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x61259501b820;
T_8 ;
    %wait E_0x61259501b140;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x612595051f40_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x612595051f40_0, 4, 32;
    %load/vec4 v0x612595052080_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x612595051f40_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x612595051f40_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x612595051f40_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x612595051f40_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x612595051ea0_0;
    %load/vec4 v0x612595051ea0_0;
    %load/vec4 v0x612595051e00_0;
    %xor;
    %load/vec4 v0x612595051ea0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x612595051f40_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x612595051f40_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x612595051f40_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x612595051f40_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/../verilogeval_prompts_tbs/validation_set/circuit4/circuit4_tb.sv";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/outputs/parameter_sweep/candidates10_depth0/circuit4/iter0/response1/top_module.sv";
