| units: 500000 tech: sky130A format: MIT
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=57993 y=-1084 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_1.CLK divider_top_3.DivideBy2_magic_1.TG_MAGIC_1.IN divider_top_3.DivideBy2_magic_1.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-9249 y=-53628 sky130_fd_pr__nfet_01v8
x a_n8104_n40806# divider_top_1.DivideBy2_magic_0.CLK VDD VDD s=34800,1316 d=34800,1316 l=40 w=600 x=-8103 y=-40531 sky130_fd_pr__pfet_01v8
x divider_top_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_0.DFF_MAG_0.TG_MAGIC_3.IN divider_top_0.DFF_MAG_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=14691 y=-26747 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.inverter_2_0.VIN VSS divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a4 VSS s=5800,316 d=2900,158 l=40 w=100 x=77450 y=-40857 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=38010 y=-41135 sky130_fd_pr__pfet_01v8
x OUT VSS a_54119_n39124# VSS s=8700,358 d=8700,358 l=40 w=300 x=54275 y=-39123 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a4 VDD s=5800,316 d=2900,158 l=40 w=100 x=37026 y=-21091 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a4 VDD s=5800,316 d=2900,158 l=40 w=100 x=67501 y=-24514 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a4 a_n8671_70218# VDD VDD s=17400,658 d=34800,1316 l=40 w=600 x=-8670 y=70276 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a3 VDD s=5800,316 d=2900,158 l=40 w=100 x=71995 y=-21711 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a3 VDD s=5800,316 d=2900,158 l=40 w=100 x=49951 y=-60014 sky130_fd_pr__pfet_01v8
x a_51327_n1085# a_51799_n1085# VDD VDD s=11600,458 d=23200,916 l=60 w=400 x=54185 y=-276 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_0.Q divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-14798 y=-23803 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=-3117 y=-55736 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a4 VSS a_55762_n39410# VSS s=17400,716 d=8700,358 l=40 w=300 x=55722 y=-39409 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a3 VDD s=5800,316 d=2900,158 l=40 w=100 x=-8180 y=105308 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD3 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=-10883 y=68945 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_0.VOUT a_n8255_32349# a_n8229_32802# VSS s=17400,716 d=8700,358 l=40 w=300 x=-8228 y=32762 sky130_fd_pr__nfet_01v8
x a_51327_n1085# a_51799_n1085# VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=51857 y=-1084 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a1 divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.inverter_2_0.VIN a_72319_n23929# VSS s=8700,358 d=17400,716 l=40 w=300 x=72671 y=-23928 sky130_fd_pr__nfet_01v8
x OUTB VSS divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK VSS s=2900,158 d=5800,316 l=40 w=100 x=20539 y=-56943 sky130_fd_pr__nfet_01v8
x F_IN VDD divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-11577 y=28131 sky130_fd_pr__pfet_01v8
x D2 VSS a_3055_n19409# VSS s=11600,516 d=11600,516 l=40 w=200 x=3015 y=-19408 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=41678 y=-41166 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.inverter_2_0.VIN VSS divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a4 VSS s=5800,316 d=2900,158 l=40 w=100 x=-10821 y=79292 sky130_fd_pr__nfet_01v8
x OUT divider_top_1.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_0.VOUT divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-2688 y=-37955 sky130_fd_pr__nfet_01v8
x divider_top_0.MUX_1_1.a1 divider_top_0.MUX_1_1.AND_1_1.inverter_2_0.VIN a_n13127_n22981# VSS s=8700,358 d=17400,716 l=40 w=300 x=-12774 y=-22980 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a3 a_65121_n56843# a_65219_n57455# VDD s=34800,1316 d=17400,658 l=40 w=600 x=65390 y=-56842 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=64833 y=-37621 sky130_fd_pr__pfet_01v8
x a_90293_8579# a_89861_8579# a_90461_8413# VSS s=30240,1004 d=30240,1004 l=168 w=0 x=90293 y=8579 sky130_fd_pr__res_xhigh_po_0p35
x divider_top_3.7b_counter_new_0.LD2 divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=67588 y=-60115 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a4 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=29472 y=-40893 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD3 divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a1 VSS VSS s=5800,258 d=5800,258 l=40 w=200 x=31558 y=-40695 sky130_fd_pr__nfet_01v8
x a_n15003_n16599# VDD DIV_OUT VDD s=11600,458 d=11600,458 l=60 w=400 x=-12288 y=-16535 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_0.CLK divider_top_2.DivideBy2_magic_0.TG_MAGIC_1.IN divider_top_2.DivideBy2_magic_0.TG_MAGIC_1.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=-10322 y=23054 sky130_fd_pr__nfet_01v8
x S7 VSS ANALOG_MUX_MAG_6.TG_ANALOG_MUX_0.inverter_0.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=63289 y=-3732 sky130_fd_pr__nfet_01v8
x OUTB divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=72885 y=-56614 sky130_fd_pr__pfet_01v8
x a_859_1990# PFD_0.PFD_UP_1/PFD_INV_0.IN VDD VDD s=3480,178 d=3480,178 l=30 w=120 x=1183 y=1699 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-26819 y=-35638 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_1.inverter_2.IN divider_top_2.DivideBy2_magic_1.TG_MAGIC_1.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-5345 y=21214 sky130_fd_pr__nfet_01v8
x divider_top_0.CLK divider_top_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_0.DFF_MAG_0.TG_MAGIC_2.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=15007 y=-26189 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a1 divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.inverter_2_0.VIN a_46623_n55295# VSS s=8700,358 d=17400,716 l=40 w=300 x=46975 y=-55294 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a4 VDD a_85897_n25570# VDD s=34800,1316 d=17400,658 l=40 w=600 x=85857 y=-25569 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_1.TG_MAGIC_0.inverter_0.OUT divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_2.DivideBy2_magic_1.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-6368 y=21856 sky130_fd_pr__pfet_01v8
x divider_top_2.P0 VDD divider_top_2.DFF_MAG_0.TG_MAGIC_3.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=-13646 y=49354 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT VSS divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_1.VOUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-11314 y=35883 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_0.inverter_0.OUT ANALOG_MUX_MAG_0.IN_1 ANALOG_MUX_MAG_0.OUT VSS s=11600,516 d=5800,258 l=40 w=200 x=6072 y=-1022 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a3 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=50441 y=-60014 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-3977 y=-58822 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_1.TG_MAGIC_2.inverter_0.OUT divider_top_3.DivideBy2_magic_1.inverter_2.IN divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-12559 y=-54601 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=82456 y=-20975 sky130_fd_pr__pfet_01v8
x D8 divider_top_2.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.A a_n5272_39172# VDD s=5800,258 d=11600,516 l=40 w=200 x=-5271 y=39328 sky130_fd_pr__pfet_01v8
x divider_top_0.CLK VSS a_44223_n22567# VSS s=8700,358 d=8700,358 l=40 w=300 x=44379 y=-22566 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a3 a_37693_n42858# a_37595_n42246# VDD s=17400,658 d=34800,1316 l=40 w=600 x=37962 y=-42245 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.VOUT a_39595_n38551# VDD VDD s=14500,558 d=29000,1116 l=40 w=500 x=39653 y=-38550 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.IN1 a_n10429_109300# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=-10428 y=109358 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-2383 y=-25108 sky130_fd_pr__pfet_01v8
x D5 divider_top_0.AND_1_0.inverter_2_0.VIN a_n22693_n22052# VSS s=8700,358 d=17400,716 l=40 w=300 x=-22340 y=-22051 sky130_fd_pr__nfet_01v8
x divider_top_3.MUX_1_0.AND_1_1.inverter_2_0.VIN VSS divider_top_3.MUX_1_0.a4 VSS s=2900,158 d=5800,316 l=40 w=100 x=-15753 y=-61199 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a3 VDD s=5800,316 d=2900,158 l=40 w=100 x=-11742 y=73000 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=23200,916 l=60 w=400 x=-13264 y=767 sky130_fd_pr__nfet_01v8
x S4 ANALOG_MUX_MAG_5.TG_ANALOG_MUX_0.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=20984 y=2103 sky130_fd_pr__pfet_01v8
x divider_top_0.MUX_1_0.SEL divider_top_0.MUX_1_0.AND_1_0.inverter_2_0.VIN a_n19115_n25031# VSS s=8700,358 d=17400,716 l=40 w=300 x=-18762 y=-25030 sky130_fd_pr__nfet_01v8
x divider_top_0.P3 a_n8829_n19281# VSS VSS s=8700,358 d=17400,716 l=40 w=300 x=-8307 y=-19618 sky130_fd_pr__nfet_01v8
x OUT divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_0.inverter_0.OUT VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=-2077 y=-37905 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a4 VDD a_54958_n25660# VDD s=34800,1316 d=17400,658 l=40 w=600 x=54918 y=-25659 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a3 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=46773 y=-59983 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_0.Q divider_top_1.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=-12272 y=-39034 sky130_fd_pr__pfet_01v8
x F_IN divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-8391 y=28130 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.inverter_2_0.VIN VSS divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a3 VSS s=5800,316 d=2900,158 l=40 w=100 x=85815 y=-41979 sky130_fd_pr__nfet_01v8
x divider_top_3.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD divider_top_3.MUX_1_0.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=-16850 y=-60270 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.inverter_2_0.VIN VSS divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a3 VSS s=2900,158 d=5800,316 l=40 w=100 x=29282 y=-56711 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=63736 y=-38319 sky130_fd_pr__pfet_01v8
x a_n8155_39700# a_n8129_39378# divider_top_2.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.C VSS s=11600,516 d=11600,516 l=40 w=200 x=-8128 y=39700 sky130_fd_pr__nfet_01v8
x divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.CLK divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_0.DivideBy2_magic_0.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-11064 y=-24411 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN divider_top_2.LD VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-11343 y=54748 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-6086 y=-25093 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a4 VDD a_47161_n60396# VDD s=34800,1316 d=17400,658 l=40 w=600 x=47121 y=-60395 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a3 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=-8180 y=105798 sky130_fd_pr__pfet_01v8
x divider_top_0.Q4 a_803_n26957# VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=1790 y=-26734 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD1 a_48581_n42642# divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=48835 y=-42641 sky130_fd_pr__nfet_01v8
x divider_top_0.DivideBy2_magic_0.TG_MAGIC_1.OUT divider_top_0.DivideBy2_magic_0.inverter_2.IN VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=-12392 y=-24841 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.3_INPUT_NOR_MAG_0.VOUT VSS a_n10744_52537# VSS s=8700,358 d=17400,716 l=40 w=300 x=-10743 y=52693 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD2 divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=85232 y=-40920 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD2 a_n12365_117665# divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=-12364 y=117919 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.VOUT a_67113_n56601# a_67113_n57397# VDD s=29000,1116 d=14500,558 l=40 w=500 x=67440 y=-56600 sky130_fd_pr__pfet_01v8
x divider_top_3.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD divider_top_3.MUX_1_1.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=-10666 y=-56944 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-5486 y=-41684 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,516 l=100 w=200 x=32717 y=482 sky130_fd_pr__nfet_01v8
x divider_top_0.MUX_1_0.a3 a_n17472_n24745# VSS VSS s=8700,358 d=17400,716 l=40 w=300 x=-17413 y=-24744 sky130_fd_pr__nfet_01v8
x divider_top_1.3AND_MAGIC_0.C VDD a_n22209_n44044# VDD s=5800,258 d=5800,258 l=40 w=200 x=-21078 y=-44017 sky130_fd_pr__pfet_01v8
x VSS divider_top_1.AND_1_0.inverter_2_0.VIN a_n21995_n38643# VSS s=8700,358 d=17400,716 l=40 w=300 x=-21642 y=-38642 sky130_fd_pr__nfet_01v8
x VSS a_n19018_n59441# VDD VDD s=11600,458 d=23200,916 l=40 w=400 x=-18959 y=-59440 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-11633 y=105398 sky130_fd_pr__pfet_01v8
x divider_top_2.MUX_1_0.AND_1_1.inverter_2_0.VIN VSS divider_top_2.MUX_1_0.a4 VSS s=2900,158 d=5800,316 l=40 w=100 x=-12966 y=16158 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK VSS divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=23332 y=-21583 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.CLK divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.IN divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=-12260 y=-35517 sky130_fd_pr__nfet_01v8
x F_IN divider_top_2.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=-13266 y=46111 sky130_fd_pr__nfet_01v8
x F_IN divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-11147 y=27128 sky130_fd_pr__nfet_01v8
x divider_top_0.DFF_MAG_0.TG_MAGIC_3.CLK VDD divider_top_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VDD s=5800,258 d=11600,516 l=40 w=200 x=11892 y=-25859 sky130_fd_pr__pfet_01v8
x a_50927_n61039# VDD divider_top_3.Q3 VDD s=34800,1316 d=34800,1316 l=40 w=600 x=51408 y=-60426 sky130_fd_pr__pfet_01v8
x divider_top_1.LD VDD a_22759_n41395# VDD s=40600,1516 d=20300,758 l=40 w=700 x=22719 y=-41394 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD2 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=63127 y=-38520 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a4 VDD a_n12144_65438# VDD s=34800,1316 d=17400,658 l=40 w=600 x=-12143 y=65398 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_0.B a_2819_n59243# VSS VSS s=8700,358 d=8700,358 l=40 w=300 x=3073 y=-59242 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=29668 y=-41124 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT divider_top_1.P3 VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=-6128 y=-37905 sky130_fd_pr__nfet_01v8
x VCO_0.INV_1_mag_2.IN VDD VCO_0.INV_1_mag_2.OUT VDD s=11600,458 d=11600,458 l=100 w=400 x=31324 y=1440 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.NOR_MAGIC_1.VOUT a_20020_n41473# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=20274 y=-41472 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.CLK divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.IN divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-13154 y=-18926 sky130_fd_pr__nfet_01v8
x OUTB divider_top_3.DFF_MAG_0.TG_MAGIC_2.IN divider_top_3.DFF_MAG_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=16702 y=-60891 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a3 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=-11742 y=73490 sky130_fd_pr__pfet_01v8
x a_n13363_1489# PRE_SCALAR VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=-10530 y=1575 sky130_fd_pr__pfet_01v8
x D4 VDD divider_top_0.AND_1_1.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=-20692 y=-19605 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.inverter_2_0.VIN VSS divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a4 VSS s=2900,158 d=5800,316 l=40 w=100 x=69196 y=-58985 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.CLK VDD divider_top_2.DivideBy2_magic_1.TG_MAGIC_0.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-6383 y=22957 sky130_fd_pr__pfet_01v8
x a_50799_n277# VDD a_51327_n1085# VDD s=23200,916 d=11600,458 l=60 w=400 x=51341 y=-276 sky130_fd_pr__pfet_01v8
x a_2204_n53743# a_1444_n53505# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=2376 y=-53504 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD1 VSS divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a1 VSS s=11600,516 d=5800,258 l=40 w=200 x=44405 y=-20670 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN VSS divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.IN VSS s=2900,158 d=5800,316 l=40 w=100 x=-3428 y=-38563 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_0.TG_MAGIC_2.inverter_0.OUT divider_top_2.DivideBy2_magic_0.inverter_2.IN divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-11295 y=19548 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a4 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=30183 y=-55551 sky130_fd_pr__nfet_01v8
x divider_top_3.AND_1_0.inverter_2_0.VIN VDD divider_top_3.AND_1_0.VOUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-20232 y=-56015 sky130_fd_pr__pfet_01v8
x a_n15003_n16599# VDD DIV_OUT VDD s=11600,458 d=11600,458 l=60 w=400 x=-14176 y=-16535 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=85815 y=-41748 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a3 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=-11626 y=118822 sky130_fd_pr__pfet_01v8
x a_n28666_n57678# OUT_USB VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=-27831 y=-54983 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a4 VDD a_40565_n25686# VDD s=34800,1316 d=17400,658 l=40 w=600 x=40525 y=-25685 sky130_fd_pr__pfet_01v8
x VSS VDD divider_top_2.AND_1_0.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=-7983 y=10874 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD3 divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=35534 y=-24414 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.3_INPUT_NOR_MAG_0.VOUT a_20625_n58977# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=20683 y=-58976 sky130_fd_pr__nfet_01v8
x divider_top_2.MUX_1_0.SEL VSS divider_top_2.MUX_1_0.a1 VSS s=11600,516 d=5800,258 l=40 w=200 x=-13295 y=14380 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a3 a_n12094_100693# a_n12732_101189# VDD s=34800,1316 d=17400,658 l=40 w=600 x=-12093 y=100962 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a3 a_63818_n22753# VSS VSS s=8700,358 d=17400,716 l=40 w=300 x=63876 y=-22752 sky130_fd_pr__nfet_01v8
x VCO_0.INV_1_mag_2.IN VCO_0.INV_1_mag_2.OUT VDD VDD s=11600,458 d=11600,458 l=100 w=400 x=30850 y=1440 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD3 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=30860 y=-24434 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a4 VDD a_n8593_106186# VDD s=34800,1316 d=17400,658 l=40 w=600 x=-8592 y=106146 sky130_fd_pr__pfet_01v8
x VCO_0.INV_1_mag_3.IN VDD VCO_0.INV_1_mag_3.OUT VDD s=11600,458 d=11600,458 l=100 w=400 x=31324 y=440 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.IN1 divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=58236 y=-24579 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a3 VDD s=5800,316 d=2900,158 l=40 w=100 x=73388 y=-59866 sky130_fd_pr__pfet_01v8
x Tapered_Buffer_mag_5.IN VSS a_50799_n277# VSS s=23200,916 d=11600,458 l=60 w=400 x=51031 y=-1084 sky130_fd_pr__nfet_01v8
x divider_top_0.Q1 VDD a_5859_n18803# VDD s=5800,258 d=5800,258 l=40 w=200 x=6573 y=-18802 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=56586 y=-55798 sky130_fd_pr__pfet_01v8
x divider_top_3.MUX_1_1.a3 a_n11180_n56335# a_n11082_n55423# VDD s=34800,1316 d=17400,658 l=40 w=600 x=-10910 y=-56334 sky130_fd_pr__pfet_01v8
x a_8724_1049# UP_OUT VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=13718 y=1857 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=27971 y=-25231 sky130_fd_pr__pfet_01v8
x divider_top_0.CLK a_62175_n22467# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=62233 y=-22466 sky130_fd_pr__nfet_01v8
x a_51799_n4132# VSS ANALOG_MUX_MAG_6.IN_1 VSS s=11600,458 d=11600,458 l=60 w=400 x=53863 y=-4131 sky130_fd_pr__nfet_01v8
x D18 a_3955_n61689# VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=5382 y=-61436 sky130_fd_pr__nfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=50220 y=67068 sky130_fd_pr__cap_mim_m3_1
x VSS a_72018_n42494# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=72076 y=-42493 sky130_fd_pr__nfet_01v8
x divider_top_1.DFF_MAG_0.TG_MAGIC_2.IN divider_top_1.DFF_MAG_0.TG_MAGIC_1.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=14137 y=-43388 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=13343 y=-1706 sky130_fd_pr__nfet_01v8
x D0 divider_top_0.MUX_1_1.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-13943 y=-22472 sky130_fd_pr__pfet_01v8
x divider_top_0.DFF_MAG_0.TG_MAGIC_3.OUT VDD divider_top_0.P0 VDD s=11600,516 d=5800,258 l=40 w=200 x=15943 y=-25859 sky130_fd_pr__pfet_01v8
x a_n28666_n58622# VDD a_n28666_n57678# VDD s=11600,458 d=11600,458 l=60 w=400 x=-27831 y=-57709 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_5.D1 divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.IN1 VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=-8167 y=100232 sky130_fd_pr__pfet_01v8
x divider_top_2.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD divider_top_2.MUX_1_2.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=-7735 y=16060 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a3 a_32223_n26287# VSS VSS s=8700,358 d=17400,716 l=40 w=300 x=32281 y=-26286 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_2.D1 VSS divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.IN1 VSS s=17400,716 d=17400,716 l=40 w=300 x=-9224 y=73417 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_3.IN_1 VSS s=4933760,8904 l=2000 w=2000 x=9637 y=18691 sky130_fd_pr__cap_mim_m3_1
x S1 ANALOG_MUX_MAG_1.TG_ANALOG_MUX_0.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-2393 y=1142 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=86410 y=-24459 sky130_fd_pr__pfet_01v8
x D13 a_n21522_n41600# a_n21832_n41600# VDD s=17400,658 d=34800,1316 l=40 w=600 x=-21463 y=-41599 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=37526 y=-56491 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.inverter_0.OUT divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-4489 y=-55651 sky130_fd_pr__pfet_01v8
x divider_top_0.DFF_MAG_0.TG_MAGIC_3.CLK VDD divider_top_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=15400 y=-27177 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a4 VSS a_n12798_92435# VSS s=17400,716 d=8700,358 l=40 w=300 x=-12771 y=91997 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=74787 y=-55715 sky130_fd_pr__pfet_01v8
x D12 VDD divider_top_1.MUX_1_1.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=-12951 y=-39063 sky130_fd_pr__pfet_01v8
x divider_top_0.DFF_MAG_0.TG_MAGIC_3.CLK VSS divider_top_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=11696 y=-26139 sky130_fd_pr__nfet_01v8
x divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.inverter_0.OUT divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.IN divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-13350 y=-23438 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD2 VSS divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a1 VSS s=5800,258 d=11600,516 l=40 w=200 x=63954 y=-55272 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_6.TG_ANALOG_MUX_0.inverter_0.OUT F_IN divider_top_0.CLK VDD s=11600,516 d=5800,258 l=40 w=200 x=63935 y=-4112 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.VOUT a_57428_n22761# VSS VSS s=29000,1116 d=29000,1116 l=40 w=500 x=57611 y=-22760 sky130_fd_pr__nfet_01v8
x a_23759_n41395# divider_top_1.7b_counter_new_0.LD2 VDD VDD s=20300,758 d=40600,1516 l=40 w=700 x=24217 y=-41394 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_1.VOUT VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=3072 y=-41667 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a4 VDD a_55664_n38798# VDD s=34800,1316 d=17400,658 l=40 w=600 x=55624 y=-38797 sky130_fd_pr__pfet_01v8
x a_n12782_65934# VDD divider_top_2.Q1 VDD s=34800,1316 d=34800,1316 l=40 w=600 x=-12143 y=66017 sky130_fd_pr__pfet_01v8
x S1 F_IN ANALOG_MUX_MAG_1.OUT VSS s=11600,516 d=5800,258 l=40 w=200 x=-2041 y=1108 sky130_fd_pr__nfet_01v8
x a_52002_1826# OUTB VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=55344 y=2634 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=55364 y=1826 sky130_fd_pr__nfet_01v8
x divider_top_0.DivideBy2_magic_0.CLK VSS divider_top_0.DivideBy2_magic_0.TG_MAGIC_1.inverter_0.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=-11163 y=-23803 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.inverter_2_0.VIN VSS divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a4 VSS s=5800,316 d=2900,158 l=40 w=100 x=86116 y=-24228 sky130_fd_pr__nfet_01v8
x F_IN VSS divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=-10539 y=29631 sky130_fd_pr__nfet_01v8
x divider_top_2.MUX_1_2.a3 a_n7126_15743# a_n7152_16322# VDD s=34800,1316 d=17400,658 l=40 w=600 x=-7125 y=16012 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a4 VDD a_n12155_73878# VDD s=34800,1316 d=17400,658 l=40 w=600 x=-12154 y=73838 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a4 VDD s=5800,316 d=2900,158 l=40 w=100 x=-10983 y=100814 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD1 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=58958 y=-59152 sky130_fd_pr__pfet_01v8
x VDD VSS a_27797_n21# VSS s=5800,258 d=5800,258 l=100 w=200 x=28961 y=-20 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT VDD divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_1.VOUT VDD s=2900,158 d=2900,158 l=40 w=100 x=2668 y=-25076 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.VOUT a_75935_n39269# VDD VDD s=29000,1116 d=29000,1116 l=40 w=500 x=76216 y=-38472 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-8180 y=105406 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_0.VOUT a_n8229_32802# a_n8255_32349# VSS s=8700,358 d=17400,716 l=40 w=300 x=-8228 y=32860 sky130_fd_pr__nfet_01v8
x divider_top_0.MUX_1_0.a1 VDD divider_top_0.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=-17861 y=-26467 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_0.VOUT VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=2464 y=-59549 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-2678 y=-23705 sky130_fd_pr__pfet_01v8
x D12 divider_top_1.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_5.B VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-6165 y=-36342 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a4 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-10821 y=79390 sky130_fd_pr__nfet_01v8
x a_7683_n899# VDD a_8211_n1707# VDD s=11600,458 d=11600,458 l=60 w=400 x=8697 y=-898 sky130_fd_pr__pfet_01v8
x divider_top_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=15498 y=-26797 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT divider_top_3.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_0.VOUT divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-1789 y=-59795 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_3.IN_1 VSS s=4933760,8904 l=2000 w=2000 x=11957 y=23915 sky130_fd_pr__cap_mim_m3_1
x divider_top_3.7b_counter_new_0.mod_dff_magic_4.D1 VSS a_55813_n58714# VSS s=8700,358 d=8700,358 l=40 w=300 x=55969 y=-58713 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_1.TG_MAGIC_1.OUT VDD divider_top_3.DivideBy2_magic_1.inverter_2.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=-10893 y=-54616 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_2.TG_ANALOG_MUX_1.inverter_0.OUT divider_top_0.OUT1 ANALOG_MUX_MAG_2.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-3313 y=-534 sky130_fd_pr__pfet_01v8
x a_28563_n22803# VSS divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.VOUT VSS s=17400,716 d=17400,716 l=40 w=300 x=28961 y=-22802 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD1 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=71796 y=-24336 sky130_fd_pr__pfet_01v8
x D1 divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=35508 y=-25443 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN VDD divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.IN VDD s=5800,258 d=11600,516 l=40 w=200 x=-4126 y=-23790 sky130_fd_pr__pfet_01v8
x Tapered_Buffer_mag_5.IN Tapered_Buffer_mag_3.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=45723 y=1887 sky130_fd_pr__nfet_01v8
x divider_top_0.MUX_1_2.a3 a_n17472_n19745# a_n17570_n20657# VDD s=17400,658 d=34800,1316 l=40 w=600 x=-17202 y=-20656 sky130_fd_pr__pfet_01v8
x a_91429_6753# a_90997_6753# a_91597_6587# VSS s=30240,1004 d=30240,1004 l=168 w=0 x=91429 y=6753 sky130_fd_pr__res_xhigh_po_0p35
x a_42064_n61000# VSS divider_top_3.Q2 VSS s=17400,716 d=17400,716 l=40 w=300 x=42462 y=-60999 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_1.inverter_2.IN VSS divider_top_2.DivideBy2_magic_1.TG_MAGIC_1.IN VSS s=2900,158 d=5800,316 l=40 w=100 x=-5345 y=21312 sky130_fd_pr__nfet_01v8
x divider_top_0.P2 divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-7120 y=-24070 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a3 a_56465_n57521# a_56367_n56909# VDD s=17400,658 d=34800,1316 l=40 w=600 x=56734 y=-56908 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN divider_top_1.LD VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=21937 y=-41465 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD3 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=30834 y=-25463 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_1.TG_MAGIC_0.inverter_0.OUT divider_top_2.DivideBy2_magic_1.TG_MAGIC_1.OUT divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-6368 y=21954 sky130_fd_pr__pfet_01v8
x divider_top_2.P0 divider_top_2.DFF_MAG_0.TG_MAGIC_3.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-13646 y=49452 sky130_fd_pr__pfet_01v8
x a_8683_n1707# DN_OUT VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=11553 y=-898 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a4 a_28457_n25644# VDD VDD s=17400,658 d=34800,1316 l=40 w=600 x=28515 y=-25643 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT VSS divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-3722 y=-41319 sky130_fd_pr__nfet_01v8
x divider_top_3.P0 VDD divider_top_3.DFF_MAG_0.TG_MAGIC_3.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=17442 y=-61879 sky130_fd_pr__pfet_01v8
x a_n11585_39700# a_n11559_38866# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-11558 y=39798 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_1.VOUT VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=-11314 y=35981 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.CLK divider_top_1.DivideBy2_magic_1.TG_MAGIC_0.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-9755 y=-36505 sky130_fd_pr__pfet_01v8
x S5 ANALOG_MUX_MAG_3.TG_ANALOG_MUX_0.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=20960 y=-866 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.VOUT a_38897_n21960# a_38897_n22756# VDD s=29000,1116 d=14500,558 l=40 w=500 x=39224 y=-21959 sky130_fd_pr__pfet_01v8
x a_6955_n61689# divider_top_3.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.A a_6944_n62043# VDD s=5800,258 d=11600,516 l=40 w=200 x=7100 y=-62042 sky130_fd_pr__pfet_01v8
x divider_top_1.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_1.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=12296 y=-42450 sky130_fd_pr__pfet_01v8
x divider_top_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT divider_top_0.LD divider_top_0.DFF_MAG_0.TG_MAGIC_1.OUT VDD s=2900,158 d=5800,316 l=40 w=100 x=12797 y=-25774 sky130_fd_pr__pfet_01v8
x OUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=21624 y=-37894 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.VOUT a_n9135_118423# VDD VDD s=29000,1116 d=29000,1116 l=40 w=500 x=-8312 y=118195 sky130_fd_pr__pfet_01v8
x F_IN VSS divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=-8710 y=55641 sky130_fd_pr__nfet_01v8
x a_n15003_n16599# VDD DIV_OUT VDD s=11600,458 d=11600,458 l=60 w=400 x=-12760 y=-16535 sky130_fd_pr__pfet_01v8
x divider_top_1.P2 VSS divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.IN VSS s=5800,316 d=2900,158 l=40 w=100 x=-6520 y=-40661 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.IN1 VSS a_n10429_109300# VSS s=8700,358 d=8700,358 l=40 w=300 x=-10428 y=109456 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.VOUT a_n9264_81543# VSS VSS s=29000,1116 d=29000,1116 l=40 w=500 x=-9263 y=81726 sky130_fd_pr__nfet_01v8
x VSS VSS a_n3044_n54111# VSS s=11600,516 d=11600,516 l=40 w=200 x=-3083 y=-54110 sky130_fd_pr__nfet_01v8
x a_n12751_62266# VDD divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.VOUT VDD s=34800,1316 d=34800,1316 l=40 w=600 x=-12112 y=62349 sky130_fd_pr__pfet_01v8
x a_7011_n41297# VDD a_6251_n41681# VDD s=11600,516 d=5800,258 l=40 w=200 x=7085 y=-41680 sky130_fd_pr__pfet_01v8
x divider_top_0.Q3 a_5651_n24484# divider_top_0.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.C VSS s=11600,516 d=11600,516 l=40 w=200 x=6681 y=-24483 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_1.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_0.VOUT divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-2492 y=-41269 sky130_fd_pr__nfet_01v8
x OUTB divider_top_3.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_0.VOUT divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-2181 y=-56066 sky130_fd_pr__nfet_01v8
x a_n26846_n40477# a_n26846_n39533# VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=-26011 y=-38502 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=37920 y=-37682 sky130_fd_pr__pfet_01v8
x divider_top_0.Q6 a_n4197_n19041# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-3209 y=-18802 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_0.VOUT VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=2464 y=-55897 sky130_fd_pr__nfet_01v8
x S7 VSS ANALOG_MUX_MAG_6.TG_ANALOG_MUX_0.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=63485 y=-3732 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_0.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_0.VOUT divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-3386 y=-24678 sky130_fd_pr__nfet_01v8
x divider_top_3.Q4 a_2204_n53743# VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=3191 y=-54110 sky130_fd_pr__nfet_01v8
x a_8724_1049# UP_OUT VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=11378 y=1049 sky130_fd_pr__nfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=23620 y=16560 sky130_fd_pr__cap_mim_m3_1
x divider_top_3.7b_counter_new_0.LD3 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a1 VDD s=11600,516 d=5800,258 l=40 w=200 x=28405 y=-55652 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD3 divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=36240 y=-37552 sky130_fd_pr__pfet_01v8
x a_84601_n22640# VDD divider_top_0.7b_counter_new_0.mod_dff_magic_0.D1 VDD s=29000,1116 d=29000,1116 l=40 w=500 x=85110 y=-21843 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN VDD divider_top_2.LD VDD s=5800,258 d=11600,516 l=40 w=200 x=-11343 y=54846 sky130_fd_pr__pfet_01v8
x divider_top_2.AND_1_0.inverter_2_0.VIN VDD divider_top_2.AND_1_0.VOUT VDD s=5800,316 d=2900,158 l=40 w=100 x=-7782 y=11287 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a4 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=65029 y=-37621 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a3 VDD s=5800,316 d=2900,158 l=40 w=100 x=39687 y=-25273 sky130_fd_pr__pfet_01v8
x OUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=23320 y=-39212 sky130_fd_pr__pfet_01v8
x OUTB divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=45780 y=-56731 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a1 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=67786 y=-41104 sky130_fd_pr__pfet_01v8
x divider_top_1.Q4 VDD a_1057_n35394# VDD s=5800,258 d=5800,258 l=40 w=200 x=1771 y=-35393 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=24732 y=-57308 sky130_fd_pr__pfet_01v8
x VSS VDD divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=63626 y=-60084 sky130_fd_pr__pfet_01v8
x a_8211_n1707# a_8683_n1707# VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=9449 y=-1706 sky130_fd_pr__nfet_01v8
x divider_top_0.CLK divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=62331 y=-21929 sky130_fd_pr__pfet_01v8
x VSS divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=72174 y=-41956 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_0.TG_MAGIC_0.inverter_0.OUT divider_top_1.DivideBy2_magic_0.TG_MAGIC_1.OUT divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-10464 y=-41417 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_0.Q VSS divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.IN VSS s=2900,158 d=5800,316 l=40 w=100 x=-14002 y=-40394 sky130_fd_pr__nfet_01v8
x divider_top_0.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_0.MUX_1_1.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-13360 y=-21544 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-11577 y=30929 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.CLK VSS divider_top_1.DivideBy2_magic_0.TG_MAGIC_0.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-9853 y=-41052 sky130_fd_pr__nfet_01v8
x divider_top_0.DivideBy2_magic_0.TG_MAGIC_0.inverter_0.OUT divider_top_0.DivideBy2_magic_0.TG_MAGIC_1.OUT divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-11358 y=-24826 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=59041 y=-24580 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_0.Q divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-13593 y=-58505 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=-11633 y=105496 sky130_fd_pr__pfet_01v8
x divider_top_2.Q1 a_n13836_39690# VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=-13203 y=40603 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a3 a_67380_n25625# a_67478_n26237# VDD s=34800,1316 d=17400,658 l=40 w=600 x=67649 y=-25624 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.inverter_2_0.VIN VSS divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a3 VSS s=5800,316 d=2900,158 l=40 w=100 x=68001 y=-60145 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_1.A divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT a_3721_n38296# VSS s=8700,358 d=8700,358 l=40 w=300 x=3877 y=-38295 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.IN1 a_49580_n40668# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=49638 y=-40667 sky130_fd_pr__nfet_01v8
x F_IN divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-11147 y=27226 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a3 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=40177 y=-25273 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a4 a_n12144_65438# VDD VDD s=17400,658 d=34800,1316 l=40 w=600 x=-12143 y=65496 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_0.CLK divider_top_0.DivideBy2_magic_0.TG_MAGIC_2.inverter_0.OUT VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-12957 y=-24841 sky130_fd_pr__pfet_01v8
x D5 divider_top_0.3AND_MAGIC_0.C a_n20419_n24739# VDD s=23200,916 d=11600,458 l=40 w=400 x=-20149 y=-24738 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_0.TG_MAGIC_1.OUT VSS divider_top_3.DivideBy2_magic_0.inverter_2.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-10893 y=-59163 sky130_fd_pr__nfet_01v8
x D9 a_n6587_11751# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-5852 y=10719 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a4 VDD a_n12129_88271# VDD s=34800,1316 d=17400,658 l=40 w=600 x=-12128 y=88231 sky130_fd_pr__pfet_01v8
x divider_top_2.AND_1_1.VOUT a_n8497_12703# a_n8497_12801# VSS s=17400,716 d=8700,358 l=40 w=300 x=-8496 y=12761 sky130_fd_pr__nfet_01v8
x OUTB VSS divider_top_3.DFF_MAG_0.TG_MAGIC_3.CLK VSS s=2900,158 d=2900,158 l=40 w=100 x=12215 y=-60841 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a3 a_83025_n42742# a_82927_n42130# VDD s=17400,658 d=34800,1316 l=40 w=600 x=83294 y=-42129 sky130_fd_pr__pfet_01v8
x divider_top_0.DFF_MAG_0.TG_MAGIC_2.IN VDD divider_top_0.DFF_MAG_0.TG_MAGIC_1.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=13341 y=-27177 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_4.inverter_0.OUT VSS ANALOG_MUX_MAG_4.TG_ANALOG_MUX_1.inverter_0.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=5803 y=1733 sky130_fd_pr__nfet_01v8
x divider_top_3.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD divider_top_3.MUX_1_0.a3 VDD s=5800,316 d=2900,158 l=40 w=100 x=-17046 y=-60270 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_2.D1 divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=37908 y=-59245 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.inverter_2_0.VIN VSS divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a4 VSS s=2900,158 d=5800,316 l=40 w=100 x=87713 y=-58930 sky130_fd_pr__nfet_01v8
x OUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=21428 y=-38174 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_0.TG_MAGIC_2.inverter_0.OUT divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_2.DivideBy2_magic_0.inverter_2.IN VDD s=2900,158 d=5800,316 l=40 w=100 x=-11295 y=19646 sky130_fd_pr__pfet_01v8
x divider_top_1.P0 a_n18417_n41622# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=-18358 y=-41621 sky130_fd_pr__nfet_01v8
x divider_top_1.MUX_1_1.a4 a_n11883_n38224# VDD VDD s=17400,658 d=34800,1316 l=40 w=600 x=-11824 y=-38223 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT VDD divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_0.VOUT VDD s=2900,158 d=2900,158 l=40 w=100 x=2464 y=-55666 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=76850 y=-24497 sky130_fd_pr__pfet_01v8
x a_n4946_n26987# VSS a_n4859_n26735# VSS s=11600,516 d=11600,516 l=40 w=200 x=-4898 y=-26734 sky130_fd_pr__nfet_01v8
x D14 a_3557_n35394# divider_top_1.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.B VDD s=11600,516 d=5800,258 l=40 w=200 x=3615 y=-35393 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.inverter_0.OUT divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.IN divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-9907 y=20158 sky130_fd_pr__pfet_01v8
x VSS divider_top_2.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=-7983 y=10972 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_0.VOUT a_890_n56462# a_339_n55824# VSS s=8700,358 d=17400,716 l=40 w=300 x=948 y=-56461 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD1 divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=75170 y=-24367 sky130_fd_pr__pfet_01v8
x a_87396_n60884# VDD divider_top_3.Q7 VDD s=34800,1316 d=34800,1316 l=40 w=600 x=87877 y=-60271 sky130_fd_pr__pfet_01v8
x a_n26846_n40477# VDD a_n26846_n39533# VDD s=11600,458 d=11600,458 l=60 w=400 x=-26011 y=-39328 sky130_fd_pr__pfet_01v8
x a_6252_n35602# a_6241_n35394# divider_top_1.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.A VDD s=11600,516 d=5800,258 l=40 w=200 x=6299 y=-35393 sky130_fd_pr__pfet_01v8
x VCO_0.Divide_By_2_magic_0.CLK VDD VCO_0.Divide_By_2_magic_0.TG_MAGIC_2.inverter_0.OUT VDD s=11600,516 d=5800,258 l=40 w=200 x=42814 y=2735 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a4 a_n8593_106186# VDD VDD s=17400,658 d=34800,1316 l=40 w=600 x=-8592 y=106244 sky130_fd_pr__pfet_01v8
x a_n8128_21311# VSS divider_top_2.MUX_1_0.IN1 VSS s=17400,716 d=17400,716 l=40 w=300 x=-7189 y=21228 sky130_fd_pr__nfet_01v8
x divider_top_1.MUX_1_0.IN1 a_n17418_n43596# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=-17359 y=-43595 sky130_fd_pr__nfet_01v8
x divider_top_3.Q3 a_7052_n56362# divider_top_3.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.C VSS s=11600,516 d=11600,516 l=40 w=200 x=8082 y=-56361 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_5.B a_n6045_n53713# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-4617 y=-53504 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.IN divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=-8391 y=30928 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a3 a_58724_n26303# a_58626_n25691# VDD s=17400,658 d=34800,1316 l=40 w=600 x=58993 y=-25690 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a3 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=86910 y=-59859 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT VSS divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=22265 y=-38832 sky130_fd_pr__nfet_01v8
x a_51327_n1085# VSS a_51799_n1085# VSS s=11600,458 d=11600,458 l=60 w=400 x=51975 y=-1084 sky130_fd_pr__nfet_01v8
x a_n15003_n16599# DIV_OUT VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=-11010 y=-15727 sky130_fd_pr__nfet_01v8
x OUT divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=36214 y=-38581 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD1 a_76389_n60636# divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=76643 y=-60635 sky130_fd_pr__nfet_01v8
x divider_top_1.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT divider_top_1.DFF_MAG_0.TG_MAGIC_3.IN divider_top_1.DFF_MAG_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=15389 y=-43753 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_0.A a_2116_n38294# divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT VSS s=17400,716 d=8700,358 l=40 w=300 x=2174 y=-38293 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD1 divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a1 VSS VSS s=5800,258 d=5800,258 l=40 w=200 x=72306 y=-37144 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=12399 y=-1706 sky130_fd_pr__nfet_01v8
x a_n11097_n16599# VDD a_n15003_n16599# VDD s=11600,458 d=11600,458 l=60 w=400 x=-10624 y=-16535 sky130_fd_pr__pfet_01v8
x divider_top_2.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_2.MUX_1_0.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-12735 y=16158 sky130_fd_pr__pfet_01v8
x divider_top_0.CLK divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=-1501 y=-21314 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-2823 y=-58772 sky130_fd_pr__nfet_01v8
x a_56457_n60974# VDD divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.VOUT VDD s=34800,1316 d=34800,1316 l=40 w=600 x=56938 y=-60361 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a4 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=73888 y=-37373 sky130_fd_pr__nfet_01v8
x divider_top_0.CLK divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=20021 y=-21633 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a3 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=55276 y=-38385 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a4 a_29163_n38782# VDD VDD s=17400,658 d=34800,1316 l=40 w=600 x=29221 y=-38781 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_1.TG_MAGIC_1.inverter_0.OUT divider_top_1.DivideBy2_magic_1.TG_MAGIC_1.IN divider_top_1.DivideBy2_magic_1.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-9756 y=-35102 sky130_fd_pr__pfet_01v8
x divider_top_0.P3 divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-7120 y=-21972 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_1.TG_MAGIC_2.inverter_0.OUT divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_1.DivideBy2_magic_1.inverter_2.IN VDD s=5800,316 d=2900,158 l=40 w=100 x=-13556 y=-36490 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD3 divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.inverter_2_0.VIN a_28313_n60672# VSS s=8700,358 d=17400,716 l=40 w=300 x=28665 y=-60671 sky130_fd_pr__nfet_01v8
x a_58731_n57463# VDD divider_top_3.7b_counter_new_0.mod_dff_magic_4.D1 VDD s=29000,1116 d=29000,1116 l=40 w=500 x=59240 y=-56666 sky130_fd_pr__pfet_01v8
x D4 VSS a_65835_n25951# VSS s=8700,358 d=8700,358 l=40 w=300 x=65991 y=-25950 sky130_fd_pr__nfet_01v8
x mirror_mag_0.ITAIL_SINK a_15188_9347# ANALOG_MUX_MAG_3.OUT VDD s=5800,258 d=5800,258 l=200 w=200 x=15188 y=9405 sky130_fd_pr__pfet_01v8_lvt
x divider_top_3.7b_counter_new_0.LD1 divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a1 VSS VSS s=5800,258 d=5800,258 l=40 w=200 x=55094 y=-58791 sky130_fd_pr__nfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=23620 y=27784 sky130_fd_pr__cap_mim_m3_1
x divider_top_3.7b_counter_new_0.LD1 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=45904 y=-55702 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD3 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=27898 y=-37541 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.IN divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-10589 y=28032 sky130_fd_pr__nfet_01v8
x D13 VSS a_39718_n42603# VSS s=8700,358 d=8700,358 l=40 w=300 x=39874 y=-42602 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a1 divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=-7564 y=88085 sky130_fd_pr__pfet_01v8
x VCO_0.Divide_By_2_magic_0.TG_MAGIC_1.OUT VDD VCO_0.Divide_By_2_magic_0.inverter_2.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=42053 y=2735 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a1 a_40717_n40629# divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=40971 y=-40628 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a4 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=32736 y=-24564 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-28639 y=-55671 sky130_fd_pr__nfet_01v8
x divider_top_1.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT divider_top_1.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_1.LD VDD s=2900,158 d=2900,158 l=40 w=100 x=13005 y=-42365 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.IN VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=24769 y=-37894 sky130_fd_pr__pfet_01v8
x a_56465_n57521# VSS divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.VOUT VSS s=17400,716 d=17400,716 l=40 w=300 x=56863 y=-57520 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=82546 y=-24428 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD1 a_44215_n26020# divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=44469 y=-26019 sky130_fd_pr__nfet_01v8
x a_n26846_n40949# a_n26846_n40477# VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=-26819 y=-40830 sky130_fd_pr__nfet_01v8
x a_n13836_31690# a_n13204_31368# divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_1.B VSS s=11600,516 d=11600,516 l=40 w=200 x=-13203 y=31690 sky130_fd_pr__nfet_01v8
x divider_top_2.P3 VSS divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.IN VSS s=5800,316 d=2900,158 l=40 w=100 x=-8441 y=26094 sky130_fd_pr__nfet_01v8
x divider_top_2.MUX_1_2.a3 a_n7152_16322# a_n7126_15743# VDD s=17400,658 d=34800,1316 l=40 w=600 x=-7125 y=16110 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a3 VDD s=5800,316 d=2900,158 l=40 w=100 x=46283 y=-59983 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD3 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=31056 y=-24434 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a4 a_n12155_73878# VDD VDD s=17400,658 d=34800,1316 l=40 w=600 x=-12154 y=73936 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-10983 y=100912 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a3 a_47267_n57555# VSS VSS s=8700,358 d=17400,716 l=40 w=300 x=47325 y=-57554 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_3.TG_ANALOG_MUX_0.inverter_0.OUT ANALOG_MUX_MAG_3.OUT LF_OFFCHIP VDD s=5800,258 d=11600,516 l=40 w=200 x=22194 y=-1246 sky130_fd_pr__pfet_01v8
x divider_top_0.MUX_1_0.AND_1_0.inverter_2_0.VIN VSS divider_top_0.MUX_1_0.a3 VSS s=5800,316 d=2900,158 l=40 w=100 x=-18349 y=-25337 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=-8180 y=105504 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_5.OUT VCO_0.INV_1_mag_0.IN VDD VDD s=11600,516 d=5800,258 l=100 w=200 x=33772 y=1855 sky130_fd_pr__pfet_01v8
x VCO_0.Divide_By_2_magic_0.CLK VCO_0.Divide_By_2_magic_0.TG_MAGIC_1.IN VCO_0.Divide_By_2_magic_0.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=40605 y=1847 sky130_fd_pr__nfet_01v8
x S3 VDD ANALOG_MUX_MAG_0.inverter_0.OUT VDD s=11600,516 d=5800,258 l=40 w=200 x=4576 y=-676 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a3 a_29858_n60346# a_29956_n60958# VDD s=34800,1316 d=17400,658 l=40 w=600 x=30127 y=-60345 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.inverter_2_0.VIN VSS divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a3 VSS s=2900,158 d=5800,316 l=40 w=100 x=67494 y=-42034 sky130_fd_pr__nfet_01v8
x divider_top_0.DFF_MAG_0.TG_MAGIC_3.OUT VDD divider_top_0.P0 VDD s=5800,258 d=5800,258 l=40 w=200 x=16139 y=-25859 sky130_fd_pr__pfet_01v8
x OUTB divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-296 y=-59810 sky130_fd_pr__pfet_01v8
x a_n13836_36690# a_n13810_35856# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-13809 y=36788 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_4.inverter_0.OUT VDD ANALOG_MUX_MAG_4.TG_ANALOG_MUX_1.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=5607 y=2013 sky130_fd_pr__pfet_01v8
x D5 divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=75144 y=-25396 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.inverter_2_0.VIN VSS divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a3 VSS s=5800,316 d=2900,158 l=40 w=100 x=72791 y=-38533 sky130_fd_pr__nfet_01v8
x divider_top_1.P0 a_n8131_n35872# a_n7977_n35598# VDD s=17400,658 d=34800,1316 l=40 w=600 x=-7820 y=-35597 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_4.TG_ANALOG_MUX_0.inverter_0.OUT ANALOG_MUX_MAG_4.OUT UP_INPUT VDD s=5800,258 d=11600,516 l=40 w=200 x=6743 y=938 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.inverter_2_0.VIN VSS divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a3 VSS s=2900,158 d=5800,316 l=40 w=100 x=37714 y=-60175 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_0.CLK divider_top_1.DivideBy2_magic_0.TG_MAGIC_1.IN divider_top_1.DivideBy2_magic_0.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-9952 y=-40444 sky130_fd_pr__nfet_01v8
x divider_top_2.P0 VDD divider_top_2.DFF_MAG_0.TG_MAGIC_3.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=-13646 y=49550 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_3.IN_1 VSS s=4933760,8904 l=2000 w=2000 x=11957 y=18691 sky130_fd_pr__cap_mim_m3_1
x divider_top_2.Q3 VDD a_n11559_39182# VDD s=5800,258 d=5800,258 l=40 w=200 x=-11558 y=39896 sky130_fd_pr__pfet_01v8
x a_n13836_28414# VSS a_n13204_28454# VSS s=11600,516 d=11600,516 l=40 w=200 x=-13203 y=28414 sky130_fd_pr__nfet_01v8
x a_n28666_n59094# a_n28666_n58622# VDD VDD s=11600,458 d=23200,916 l=60 w=400 x=-27831 y=-58193 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=47682 y=-55832 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_1.B VDD divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT VDD s=8700,358 d=8700,358 l=40 w=300 x=3975 y=-37758 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_1.inverter_2.IN VSS divider_top_0.DivideBy2_magic_1.TG_MAGIC_1.IN VSS s=2900,158 d=5800,316 l=40 w=100 x=-12000 y=-18876 sky130_fd_pr__nfet_01v8
x D12 VDD divider_top_1.MUX_1_1.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=-13147 y=-39063 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_0.inverter_0.OUT divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT divider_top_2.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_0.VOUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-7418 y=30024 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.inverter_2_0.VIN VSS divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a4 VSS s=2900,158 d=5800,316 l=40 w=100 x=74681 y=-58937 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.inverter_2_0.VIN VSS divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a3 VSS s=5800,316 d=2900,158 l=40 w=100 x=82850 y=-60059 sky130_fd_pr__nfet_01v8
x OUT VDD divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-2787 y=-40381 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a1 a_n10429_109300# divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=-10428 y=109554 sky130_fd_pr__nfet_01v8
x F_IN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=-8448 y=60291 sky130_fd_pr__pfet_01v8
x S2 VSS ANALOG_MUX_MAG_4.TG_ANALOG_MUX_0.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=5607 y=1318 sky130_fd_pr__nfet_01v8
x divider_top_1.MUX_1_0.a1 VDD divider_top_1.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=-17163 y=-43058 sky130_fd_pr__pfet_01v8
x a_51530_1826# VSS a_52002_1826# VSS s=11600,458 d=11600,458 l=60 w=400 x=51942 y=1826 sky130_fd_pr__nfet_01v8
x a_n9457_1489# a_n13363_1489# VDD VDD s=11600,458 d=23200,916 l=60 w=400 x=-7686 y=1575 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.inverter_2_0.VIN VSS divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a4 VSS s=5800,316 d=2900,158 l=40 w=100 x=47388 y=-55601 sky130_fd_pr__nfet_01v8
x a_n13363_1489# PRE_SCALAR VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=-11710 y=1575 sky130_fd_pr__pfet_01v8
x a_n9457_1489# VSS a_n13363_1489# VSS s=11600,458 d=11600,458 l=60 w=400 x=-7600 y=767 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a1 a_72327_n20476# divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=72581 y=-20475 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-2678 y=-21922 sky130_fd_pr__nfet_01v8
x divider_top_0.MUX_1_0.IN1 VDD divider_top_0.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=-18057 y=-26467 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD1 divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.inverter_2_0.VIN a_57779_n42608# VSS s=8700,358 d=17400,716 l=40 w=300 x=58131 y=-42607 sky130_fd_pr__nfet_01v8
x a_n26846_n40477# a_n26846_n39533# VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=-26819 y=-39886 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD1 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=44691 y=-24453 sky130_fd_pr__pfet_01v8
x divider_top_2.AND_1_0.inverter_2_0.VIN divider_top_2.AND_1_0.VOUT VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-7782 y=11385 sky130_fd_pr__pfet_01v8
x S5 VSS ANALOG_MUX_MAG_3.inverter_0.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=20012 y=-451 sky130_fd_pr__nfet_01v8
x a_n28666_n57678# VSS OUT_USB VSS s=11600,458 d=11600,458 l=60 w=400 x=-28639 y=-56497 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.inverter_2_0.VIN VSS divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a4 VSS s=2900,158 d=5800,316 l=40 w=100 x=30273 y=-59004 sky130_fd_pr__nfet_01v8
x a_8724_1049# UP_OUT VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=14190 y=1857 sky130_fd_pr__pfet_01v8
x D3 divider_top_0.3AND_MAGIC_0.B a_n21324_n24738# VDD s=23200,916 d=11600,458 l=40 w=400 x=-21054 y=-24737 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=59541 y=-59980 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_3.IN_1 VSS s=4933760,8904 l=2000 w=2000 x=9637 y=16079 sky130_fd_pr__cap_mim_m3_1
x divider_top_1.7b_counter_new_0.mod_dff_magic_0.D1 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.IN1 VDD s=17400,716 d=8700,358 l=40 w=300 x=86036 y=-38234 sky130_fd_pr__pfet_01v8
x divider_top_3.DFF_MAG_0.TG_MAGIC_3.OUT VDD divider_top_3.P0 VDD s=5800,258 d=5800,258 l=40 w=200 x=17540 y=-60561 sky130_fd_pr__pfet_01v8
x divider_top_3.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_3.MUX_1_0.a4 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=-15557 y=-60968 sky130_fd_pr__pfet_01v8
x divider_top_1.Q7 VDD a_n5999_n35632# VDD s=11600,516 d=5800,258 l=40 w=200 x=-5109 y=-35393 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.IN divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=-1686 y=-38513 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=72791 y=-38302 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.NAND_MAGIC_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-8660 y=53748 sky130_fd_pr__nfet_01v8
x divider_top_0.DivideBy2_magic_1.TG_MAGIC_1.inverter_0.OUT divider_top_0.DivideBy2_magic_1.TG_MAGIC_1.OUT divider_top_0.DivideBy2_magic_1.TG_MAGIC_1.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-10748 y=-18511 sky130_fd_pr__pfet_01v8
x divider_top_0.Q4 VDD a_803_n19041# VDD s=11600,516 d=5800,258 l=40 w=200 x=1692 y=-18802 sky130_fd_pr__pfet_01v8
x OUTB VDD divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.inverter_0.OUT VDD s=5800,258 d=11600,516 l=40 w=200 x=-4588 y=-57054 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_0.A divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=2272 y=-37756 sky130_fd_pr__pfet_01v8
x divider_top_0.CLK a_27919_n20543# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=27977 y=-20542 sky130_fd_pr__nfet_01v8
x OUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=24323 y=-38782 sky130_fd_pr__nfet_01v8
x divider_top_1.Q5 VDD a_n999_n35632# VDD s=11600,516 d=5800,258 l=40 w=200 x=-109 y=-35393 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_1.CLK divider_top_2.DivideBy2_magic_1.TG_MAGIC_1.IN divider_top_2.DivideBy2_magic_1.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-5395 y=22858 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_5.D1 divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.IN1 VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=68320 y=-56400 sky130_fd_pr__pfet_01v8
x a_51799_n1085# VDD OUT VDD s=11600,458 d=11600,458 l=60 w=400 x=54787 y=-276 sky130_fd_pr__pfet_01v8
x a_51327_n4132# a_51799_n4132# VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=52093 y=-4131 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN VSS divider_top_0.LD VSS s=5800,316 d=2900,158 l=40 w=100 x=21141 y=-24494 sky130_fd_pr__nfet_01v8
x a_51799_n4132# ANALOG_MUX_MAG_6.IN_1 VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=53981 y=-4131 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a4 VSS a_49526_n26337# VSS s=17400,716 d=8700,358 l=40 w=300 x=49486 y=-26336 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_3.D1 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.IN1 VDD s=17400,716 d=8700,358 l=40 w=300 x=50270 y=-56500 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-11633 y=105594 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD3 divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.inverter_2_0.VIN a_n12450_68665# VSS s=8700,358 d=17400,716 l=40 w=300 x=-12449 y=69017 sky130_fd_pr__nfet_01v8
x S7 VSS ANALOG_MUX_MAG_6.TG_ANALOG_MUX_0.inverter_0.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=63681 y=-3732 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-1473 y=-58407 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK VDD divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.inverter_0.OUT VDD s=5800,258 d=11600,516 l=40 w=200 x=-2591 y=-38943 sky130_fd_pr__pfet_01v8
x a_64516_n39344# VSS divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.VOUT VSS s=17400,716 d=17400,716 l=40 w=300 x=64914 y=-39343 sky130_fd_pr__nfet_01v8
x F_IN divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-11147 y=27324 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=13461 y=-1706 sky130_fd_pr__nfet_01v8
x D1 divider_top_0.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.A a_5859_n27341# VDD s=5800,258 d=11600,516 l=40 w=200 x=6015 y=-27340 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD1 VSS divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a1 VSS s=5800,258 d=11600,516 l=40 w=200 x=-7022 y=105019 sky130_fd_pr__nfet_01v8
x a_90293_6753# a_89861_6587# a_90461_6753# VSS s=30240,1004 d=30240,1004 l=168 w=0 x=90293 y=6753 sky130_fd_pr__res_xhigh_po_0p35
x OUT VDD divider_top_1.DFF_MAG_0.TG_MAGIC_3.CLK VDD s=5800,258 d=11600,516 l=40 w=200 x=11708 y=-42450 sky130_fd_pr__pfet_01v8
x D8 VDD a_n6587_11751# VDD s=5800,258 d=5800,258 l=40 w=200 x=-5852 y=10817 sky130_fd_pr__pfet_01v8
x divider_top_3.Q6 VDD a_n3240_n53505# VDD s=5800,258 d=5800,258 l=40 w=200 x=-2525 y=-53504 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=38116 y=-37682 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a3 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=27783 y=-22009 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD3 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a1 VDD s=11600,516 d=5800,258 l=40 w=200 x=40505 y=-59147 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a4 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=55283 y=-20865 sky130_fd_pr__nfet_01v8
x OUT divider_top_1.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_1.DFF_MAG_0.TG_MAGIC_1.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=12395 y=-43338 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.IN1 divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=77544 y=-59198 sky130_fd_pr__pfet_01v8
x OUT divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=-4385 y=-41319 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.CLK VSS divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.inverter_0.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=-13557 y=-40394 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=83252 y=-37566 sky130_fd_pr__pfet_01v8
x divider_top_0.MUX_1_2.SEL VDD divider_top_0.MUX_1_2.a1 VDD s=11600,516 d=5800,258 l=40 w=200 x=-19030 y=-21496 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD1 a_44921_n39158# divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=45175 y=-39157 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.inverter_0.OUT divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-9907 y=20256 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=21323 y=-57323 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_1.TG_MAGIC_1.OUT divider_top_2.DivideBy2_magic_1.inverter_2.IN VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=-6003 y=20920 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a1 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=73279 y=-37603 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.CLK divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_1.DivideBy2_magic_1.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-10562 y=-36075 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.inverter_0.OUT divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.IN divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-8806 y=28032 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.inverter_2_0.VIN VSS divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a3 VSS s=5800,316 d=2900,158 l=40 w=100 x=44980 y=-25512 sky130_fd_pr__nfet_01v8
x a_52002_1826# OUTB VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=56524 y=2634 sky130_fd_pr__pfet_01v8
x divider_top_0.CLK divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-5279 y=-24728 sky130_fd_pr__nfet_01v8
x divider_top_3.MUX_1_0.a3 a_n16071_n59447# a_n16169_n60359# VDD s=17400,658 d=34800,1316 l=40 w=600 x=-15801 y=-60358 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.OUT VDD divider_top_2.MUX_1_1.IN2 VDD s=5800,258 d=5800,258 l=40 w=200 x=-6383 y=18318 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=56544 y=1826 sky130_fd_pr__nfet_01v8
x VSS VDD a_n13836_30914# VDD s=11600,516 d=5800,258 l=40 w=200 x=-13809 y=32196 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.CLK divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_0.DivideBy2_magic_1.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-11456 y=-19484 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.IN VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=24071 y=-21303 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a4 VDD s=5800,316 d=2900,158 l=40 w=100 x=72986 y=-24466 sky130_fd_pr__pfet_01v8
x VCO_0.Divide_By_2_magic_0.CLK VCO_0.Divide_By_2_magic_0.TG_MAGIC_1.inverter_0.OUT VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=41020 y=1417 sky130_fd_pr__pfet_01v8
x D10 VSS a_n8129_39378# VSS s=11600,516 d=11600,516 l=40 w=200 x=-8128 y=39338 sky130_fd_pr__nfet_01v8
x a_n5904_36690# a_n5272_35856# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-5271 y=36788 sky130_fd_pr__pfet_01v8
x D7 divider_top_2.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_5.B VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-6220 y=26449 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.VOUT VDD a_31155_n38540# VDD s=29000,1116 d=14500,558 l=40 w=500 x=31115 y=-38539 sky130_fd_pr__pfet_01v8
x divider_top_1.3AND_MAGIC_1.A a_n19912_n38619# a_n20124_n37911# VSS s=8700,358 d=17400,716 l=40 w=300 x=-19446 y=-38618 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_0.CLK divider_top_1.DivideBy2_magic_0.TG_MAGIC_2.inverter_0.OUT VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-12259 y=-41432 sky130_fd_pr__pfet_01v8
x a_51799_n4132# ANALOG_MUX_MAG_6.IN_1 VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=57029 y=-3323 sky130_fd_pr__pfet_01v8
x divider_top_2.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD divider_top_2.MUX_1_0.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=-12735 y=16256 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a4 VDD a_68078_n42216# VDD s=34800,1316 d=17400,658 l=40 w=600 x=68038 y=-42215 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a4 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=60638 y=-59282 sky130_fd_pr__pfet_01v8
x divider_top_3.MUX_1_0.VOUT a_n16715_n56707# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=-16656 y=-56706 sky130_fd_pr__nfet_01v8
x divider_top_1.Q1 a_6557_n43932# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=7369 y=-43931 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=100 w=400 x=37780 y=-149 sky130_fd_pr__nfet_01v8
x D18 VDD a_3955_n53713# VDD s=11600,516 d=5800,258 l=40 w=200 x=5284 y=-53504 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.CLK VDD divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.inverter_0.OUT VDD s=11600,516 d=5800,258 l=40 w=200 x=-12854 y=-53298 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=42283 y=-59277 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=57639 y=-4131 sky130_fd_pr__nfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=28940 y=22172 sky130_fd_pr__cap_mim_m3_1
x a_41361_n42889# VDD divider_top_1.Q2 VDD s=34800,1316 d=34800,1316 l=40 w=600 x=41842 y=-42276 sky130_fd_pr__pfet_01v8
x a_8683_n1707# DN_OUT VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=12733 y=-898 sky130_fd_pr__pfet_01v8
x a_n8829_n19281# divider_top_0.DivideBy2_magic_1.CLK VSS VSS s=17400,716 d=17400,716 l=40 w=300 x=-8745 y=-19618 sky130_fd_pr__nfet_01v8
x VSS a_72721_n60605# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=72779 y=-60604 sky130_fd_pr__nfet_01v8
x divider_top_1.MUX_1_0.SEL divider_top_1.MUX_1_0.a1 VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-17842 y=-43087 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD2 divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.inverter_2_0.VIN a_81382_n42456# VSS s=8700,358 d=17400,716 l=40 w=300 x=81734 y=-42455 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-10589 y=28130 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=-4126 y=-24728 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=77046 y=-24497 sky130_fd_pr__pfet_01v8
x divider_top_1.MUX_1_2.AND_1_1.inverter_2_0.VIN VSS divider_top_1.MUX_1_2.a4 VSS s=2900,158 d=5800,316 l=40 w=100 x=-16456 y=-38088 sky130_fd_pr__nfet_01v8
x divider_top_3.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_3.P0 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=17638 y=-60841 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.inverter_2_0.VIN VSS divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a4 VSS s=5800,316 d=2900,158 l=40 w=100 x=63931 y=-24252 sky130_fd_pr__nfet_01v8
x divider_top_0.MUX_1_0.SEL divider_top_0.MUX_1_0.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-18736 y=-26496 sky130_fd_pr__pfet_01v8
x divider_top_2.P3 divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-8441 y=26192 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_0.TG_MAGIC_0.inverter_0.OUT divider_top_3.DivideBy2_magic_0.TG_MAGIC_1.OUT divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.OUT VDD s=5800,316 d=2900,158 l=40 w=100 x=-10153 y=-59528 sky130_fd_pr__pfet_01v8
x PFD_0.PFD_UP_0/PFD_INV_2.IN VDD PFD_0.PFD_UP_0/PFD_INV_2.OUT VDD s=9744,452 d=9744,452 l=30 w=168 x=2546 y=1041 sky130_fd_pr__pfet_01v8
x VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.CLK VDD VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=44014 y=1417 sky130_fd_pr__pfet_01v8
x VSS VDD divider_top_3.AND_1_1.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=-19291 y=-54307 sky130_fd_pr__pfet_01v8
x a_n12646_116038# VSS divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.VOUT VSS s=17400,716 d=17400,716 l=40 w=300 x=-12619 y=116038 sky130_fd_pr__nfet_01v8
x a_51530_1826# a_52002_1826# VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=52060 y=1826 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_0.CLK divider_top_3.DivideBy2_magic_0.TG_MAGIC_2.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-11752 y=-59543 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-8180 y=105602 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a4 a_59324_n42282# VDD VDD s=17400,658 d=34800,1316 l=40 w=600 x=59382 y=-42281 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD1 divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a1 VSS VSS s=5800,258 d=5800,258 l=40 w=200 x=45201 y=-37261 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_0.TG_MAGIC_1.inverter_0.OUT divider_top_2.DivideBy2_magic_0.TG_MAGIC_1.IN divider_top_2.DivideBy2_magic_0.TG_MAGIC_1.OUT VDD s=5800,316 d=2900,158 l=40 w=100 x=-9907 y=22466 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_3.IN_1 VSS s=4933760,8904 l=2000 w=2000 x=357 y=26527 sky130_fd_pr__cap_mim_m3_1
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=12558 y=1049 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT VDD divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_1.VOUT VDD s=5800,316 d=2900,158 l=40 w=100 x=3677 y=-55668 sky130_fd_pr__pfet_01v8
x OUT VSS divider_top_1.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=15094 y=-42730 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD3 divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=35738 y=-20961 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a4 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=46783 y=-37490 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-3019 y=-58772 sky130_fd_pr__nfet_01v8
x divider_top_1.MUX_1_1.IN2 VDD divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.IN VDD s=11600,516 d=5800,258 l=40 w=200 x=-14394 y=-35187 sky130_fd_pr__pfet_01v8
x a_n1697_n19041# VDD a_n2457_n18803# VDD s=11600,516 d=5800,258 l=40 w=200 x=-1622 y=-18802 sky130_fd_pr__pfet_01v8
x divider_top_2.Q2 VDD a_n13810_36172# VDD s=5800,258 d=5800,258 l=40 w=200 x=-13809 y=36886 sky130_fd_pr__pfet_01v8
x divider_top_0.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD divider_top_0.MUX_1_2.a4 VDD s=5800,316 d=2900,158 l=40 w=100 x=-17448 y=-21266 sky130_fd_pr__pfet_01v8
x OUT VSS divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.inverter_0.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=-5683 y=-38563 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_5.OUT VCO_0.INV_1_mag_5.IN VDD VDD s=5800,258 d=5800,258 l=100 w=200 x=33326 y=1461 sky130_fd_pr__pfet_01v8
x a_8683_n1707# VSS DN_OUT VSS s=11600,458 d=11600,458 l=60 w=400 x=9567 y=-1706 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD2 divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=80874 y=-20845 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD2 divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.inverter_2_0.VIN a_65835_n25951# VSS s=8700,358 d=17400,716 l=40 w=300 x=66187 y=-25950 sky130_fd_pr__nfet_01v8
x a_86693_n42773# VSS divider_top_1.Q7 VSS s=17400,716 d=17400,716 l=40 w=300 x=87091 y=-42772 sky130_fd_pr__nfet_01v8
x divider_top_2.Q3 a_n11559_39182# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-11558 y=39994 sky130_fd_pr__pfet_01v8
x OUT divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-999 y=-41319 sky130_fd_pr__nfet_01v8
x VCO_0.INV_1_mag_0.IN VSS VCO_0.INV_1_mag_1.IN VSS s=11600,458 d=11600,458 l=100 w=400 x=35427 y=-192 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT VSS divider_top_0.P3 VSS s=2900,158 d=2900,158 l=40 w=100 x=-6924 y=-21314 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_4.D1 VSS divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.IN1 VSS s=17400,716 d=17400,716 l=40 w=300 x=58863 y=-39351 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a3 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=49040 y=-25312 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_0.inverter_0.OUT divider_top_2.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_0.VOUT divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-7418 y=30122 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a1 divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.inverter_2_0.VIN a_n10429_109300# VSS s=8700,358 d=17400,716 l=40 w=300 x=-10428 y=109652 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a1 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=-11017 y=87979 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD1 divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a1 VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-10919 y=90968 sky130_fd_pr__pfet_01v8
x a_8724_1049# VDD UP_OUT VDD s=11600,458 d=23200,916 l=60 w=400 x=15016 y=1857 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.VOUT VSS a_56958_n22761# VSS s=17400,716 d=17400,716 l=40 w=300 x=56918 y=-22760 sky130_fd_pr__nfet_01v8
x a_n6587_11751# VDD divider_top_2.3AND_MAGIC_1.A VDD s=11600,516 d=5800,258 l=40 w=200 x=-5852 y=11751 sky130_fd_pr__pfet_01v8
x divider_top_1.Q1 VSS divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.3_INPUT_NOR_MAG_0.VOUT VSS s=5800,258 d=11600,516 l=40 w=200 x=18417 y=-38128 sky130_fd_pr__nfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=66180 y=50232 sky130_fd_pr__cap_mim_m3_1
x VSS VDD a_n3545_n61689# VDD s=11600,516 d=5800,258 l=40 w=200 x=-2215 y=-62042 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a4 VSS a_82335_n22698# VSS s=17400,716 d=8700,358 l=40 w=300 x=82295 y=-22697 sky130_fd_pr__nfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=71500 y=44620 sky130_fd_pr__cap_mim_m3_1
x divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a4 a_65121_n56843# VDD VDD s=17400,658 d=34800,1316 l=40 w=600 x=65179 y=-56842 sky130_fd_pr__pfet_01v8
x a_20020_n41473# VSS divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.3AND_MAGIC_0.VOUT VSS s=11600,516 d=11600,516 l=40 w=200 x=21110 y=-40764 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_0.inverter_0.OUT divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT divider_top_1.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_0.VOUT VDD s=5800,316 d=2900,158 l=40 w=100 x=-2982 y=-37540 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-26819 y=-34458 sky130_fd_pr__nfet_01v8
x S1 VDD ANALOG_MUX_MAG_1.inverter_0.OUT VDD s=5800,258 d=11600,516 l=40 w=200 x=-3145 y=1837 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN VSS divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=25766 y=-56285 sky130_fd_pr__nfet_01v8
x a_55754_n42863# VSS divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.VOUT VSS s=17400,716 d=17400,716 l=40 w=300 x=56152 y=-42862 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_1.CLK VSS divider_top_1.DivideBy2_magic_1.TG_MAGIC_1.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-10661 y=-35467 sky130_fd_pr__nfet_01v8
x VSS VSS a_n12372_104633# VSS s=8700,358 d=8700,358 l=40 w=300 x=-12371 y=104789 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.inverter_0.OUT divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-2678 y=-22337 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_0.inverter_2.IN VSS divider_top_1.DivideBy2_magic_0.TG_MAGIC_1.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-11498 y=-40394 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=21469 y=-22241 sky130_fd_pr__nfet_01v8
x divider_top_3.Q3 a_55821_n55261# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=55879 y=-55260 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD3 divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=36402 y=-42034 sky130_fd_pr__pfet_01v8
x divider_top_2.AND_1_0.inverter_2_0.VIN VDD divider_top_2.AND_1_0.VOUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-7782 y=11483 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_1.CLK VDD divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.CLK VDD s=5800,258 d=5800,258 l=40 w=200 x=-9473 y=-19914 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_1.CLK VSS divider_top_0.DivideBy2_magic_1.TG_MAGIC_1.inverter_0.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=-11555 y=-18876 sky130_fd_pr__nfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=18300 y=78292 sky130_fd_pr__cap_mim_m3_1
x VSS VDD a_n5904_30914# VDD s=11600,516 d=5800,258 l=40 w=200 x=-5271 y=32196 sky130_fd_pr__pfet_01v8
x a_89157_9409# a_88725_9409# a_89325_9243# VSS s=30240,1004 d=30240,1004 l=168 w=0 x=89157 y=9409 sky130_fd_pr__res_xhigh_po_0p35
x a_36995_n26267# VSS divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.VOUT VSS s=17400,716 d=17400,716 l=40 w=300 x=37393 y=-26266 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_3.MUX_1_1.IN2 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-13495 y=-54236 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_3.D1 VSS divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.IN1 VSS s=17400,716 d=17400,716 l=40 w=300 x=48967 y=-22794 sky130_fd_pr__nfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=28940 y=33396 sky130_fd_pr__cap_mim_m3_1
x divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a4 VDD a_28465_n22191# VDD s=34800,1316 d=17400,658 l=40 w=600 x=28425 y=-22190 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a3 a_86693_n42773# VSS VSS s=8700,358 d=17400,716 l=40 w=300 x=86751 y=-42772 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.NAND_MAGIC_0.OUT divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-8660 y=53846 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a3 VDD s=5800,316 d=2900,158 l=40 w=100 x=86420 y=-59859 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_1.CLK divider_top_2.DivideBy2_magic_1.TG_MAGIC_1.OUT divider_top_2.DivideBy2_magic_1.TG_MAGIC_1.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-5395 y=22956 sky130_fd_pr__nfet_01v8
x divider_top_1.AND_1_1.inverter_2_0.VIN divider_top_1.AND_1_1.VOUT VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=-18895 y=-35995 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.IN VDD s=2900,158 d=5800,316 l=40 w=100 x=21618 y=-55920 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT VDD s=2900,158 d=5800,316 l=40 w=100 x=24323 y=-39197 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.NAND_MAGIC_0.OUT divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=20533 y=-22606 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_2.TG_ANALOG_MUX_0.inverter_0.OUT VSS ANALOG_MUX_MAG_2.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-3117 y=-1609 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.CLK divider_top_0.DivideBy2_magic_1.TG_MAGIC_0.inverter_0.OUT VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-10257 y=-19914 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.inverter_2_0.VIN VSS divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a3 VSS s=2900,158 d=5800,316 l=40 w=100 x=83046 y=-60059 sky130_fd_pr__nfet_01v8
x divider_top_3.DFF_MAG_0.TG_MAGIC_3.CLK VDD divider_top_3.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VDD s=11600,516 d=5800,258 l=40 w=200 x=12901 y=-60561 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=-11633 y=105692 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.CLK divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_2.DivideBy2_magic_0.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-10880 y=22052 sky130_fd_pr__nfet_01v8
x OUTB VDD divider_top_3.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=-17655 y=-55269 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a4 VDD a_82927_n42130# VDD s=34800,1316 d=17400,658 l=40 w=600 x=82887 y=-42129 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=24867 y=-39212 sky130_fd_pr__pfet_01v8
x VCO_0.Divide_By_2_magic_0.CLK VDD VCO_0.Divide_By_2_magic_0.TG_MAGIC_1.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=41118 y=1417 sky130_fd_pr__pfet_01v8
x OUT divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=-803 y=-37905 sky130_fd_pr__nfet_01v8
x F_IN divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-11147 y=27422 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.3_in_and_out_p3 VSS a_496_n38351# VSS s=8700,358 d=17400,716 l=40 w=300 x=864 y=-38349 sky130_fd_pr__nfet_01v8
x divider_top_2.Q2 VDD a_n13836_36690# VDD s=11600,516 d=5800,258 l=40 w=200 x=-13809 y=37505 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_1.inverter_2.IN VDD divider_top_3.DivideBy2_magic_1.TG_MAGIC_1.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=-10795 y=-53298 sky130_fd_pr__pfet_01v8
x D8 a_n6587_11751# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-5852 y=10915 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a4 VSS a_38404_n57516# VSS s=17400,716 d=8700,358 l=40 w=300 x=38364 y=-57515 sky130_fd_pr__nfet_01v8
x D14 divider_top_1.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.B a_3557_n43932# VDD s=5800,258 d=11600,516 l=40 w=200 x=3713 y=-43931 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_1.TG_MAGIC_2.inverter_0.OUT divider_top_1.DivideBy2_magic_1.inverter_2.IN divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-13066 y=-36490 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a3 a_55754_n42863# VSS VSS s=8700,358 d=17400,716 l=40 w=300 x=55812 y=-42862 sky130_fd_pr__nfet_01v8
x PFD_0.PFD_UP_0/PFD_INV_2.OUT VSS ANALOG_MUX_MAG_0.IN_1 VSS s=4872,284 d=4872,284 l=30 w=84 x=2855 y=777 sky130_fd_pr__nfet_01v8
x divider_top_0.CLK divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=80848 y=-21874 sky130_fd_pr__pfet_01v8
x divider_top_3.MUX_1_0.SEL divider_top_3.MUX_1_0.AND_1_0.inverter_2_0.VIN a_n17714_n59733# VSS s=8700,358 d=17400,716 l=40 w=300 x=-17361 y=-59732 sky130_fd_pr__nfet_01v8
x divider_top_3.Q1 a_7704_n61659# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=8691 y=-62042 sky130_fd_pr__pfet_01v8
x a_6252_n43578# divider_top_1.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.A a_6241_n43932# VDD s=5800,258 d=11600,516 l=40 w=200 x=6397 y=-43931 sky130_fd_pr__pfet_01v8
x divider_top_0.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_0.MUX_1_0.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-18153 y=-25568 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK VDD divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VDD s=11600,516 d=5800,258 l=40 w=200 x=-6381 y=-23790 sky130_fd_pr__pfet_01v8
x divider_top_0.CLK VDD divider_top_0.DFF_MAG_0.TG_MAGIC_3.CLK VDD s=5800,258 d=5800,258 l=40 w=200 x=10814 y=-25859 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD1 divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=-11982 y=81548 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.3_in_and_out_p3 a_339_n55824# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=1567 y=-55753 sky130_fd_pr__pfet_01v8
x divider_top_0.MUX_1_0.a4 VDD a_n17570_n25657# VDD s=34800,1316 d=17400,658 l=40 w=600 x=-17609 y=-25656 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a4 VDD s=5800,316 d=2900,158 l=40 w=100 x=32246 y=-24564 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.inverter_0.OUT divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.IN divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.OUT VDD s=2900,158 d=5800,316 l=40 w=100 x=-9907 y=20354 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_0.Q divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-14994 y=-23523 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.inverter_2_0.VIN VSS divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a3 VSS s=5800,316 d=2900,158 l=40 w=100 x=86518 y=-60090 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD1 divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a1 VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=49858 y=-59186 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.inverter_0.OUT divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.IN divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-11753 y=-58140 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_0.CLK divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.CLK VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-9571 y=-24461 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.inverter_0.OUT divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-8806 y=28130 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_3.IN_1 VSS s=4933760,8904 l=2000 w=2000 x=11957 y=16079 sky130_fd_pr__cap_mim_m3_1
x divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_2.MUX_1_1.IN2 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-6383 y=18416 sky130_fd_pr__pfet_01v8
x a_25462_n59506# divider_top_3.7b_counter_new_0.LD1 VDD VDD s=20300,758 d=40600,1516 l=40 w=700 x=25920 y=-59505 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.3_in_and_out VSS a_1199_n59186# VSS s=8700,358 d=17400,716 l=40 w=300 x=1567 y=-59186 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_5.B a_n5740_n53505# divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_0.B VDD s=11600,516 d=5800,258 l=40 w=200 x=-5681 y=-53504 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=84045 y=-59130 sky130_fd_pr__pfet_01v8
x divider_top_3.P3 VDD divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.IN VDD s=11600,516 d=5800,258 l=40 w=200 x=-5817 y=-57054 sky130_fd_pr__pfet_01v8
x VSS a_n13836_30914# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-13809 y=32294 sky130_fd_pr__pfet_01v8
x VCO_0.INV_1_mag_2.OUT a_32652_n28# VCO_0.INV_1_mag_5.IN VSS s=5800,258 d=11600,516 l=100 w=200 x=33471 y=932 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a1 a_46615_n58748# divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=46869 y=-58747 sky130_fd_pr__nfet_01v8
x D7 VSS divider_top_2.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_5.B VSS s=2900,158 d=2900,158 l=40 w=100 x=-6220 y=26547 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.NAND_MAGIC_0.OUT divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=22326 y=-56893 sky130_fd_pr__nfet_01v8
x VSS a_n740_n53505# divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_1.B VDD s=11600,516 d=5800,258 l=40 w=200 x=-681 y=-53504 sky130_fd_pr__pfet_01v8
x divider_top_2.Q2 VDD a_n5272_36172# VDD s=5800,258 d=5800,258 l=40 w=200 x=-5271 y=36886 sky130_fd_pr__pfet_01v8
x VCO_0.Divide_By_2_magic_0.CLK VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.CLK VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=39330 y=2735 sky130_fd_pr__pfet_01v8
x D16 a_31981_n60703# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=32039 y=-60702 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-1473 y=-56624 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-11730 y=767 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a3 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=77546 y=-59897 sky130_fd_pr__pfet_01v8
x divider_top_2.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_2.MUX_1_0.a4 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=-12735 y=16354 sky130_fd_pr__pfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=66180 y=61456 sky130_fd_pr__cap_mim_m3_1
x divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a3 a_73571_n38715# a_73669_n39327# VDD s=34800,1316 d=17400,658 l=40 w=600 x=73840 y=-38714 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN VDD divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.IN VDD s=11600,516 d=5800,258 l=40 w=200 x=-3820 y=-38943 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.CLK VSS divider_top_0.DivideBy2_magic_0.TG_MAGIC_0.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-10355 y=-24461 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a3 a_50224_n42928# a_50126_n42316# VDD s=17400,658 d=34800,1316 l=40 w=600 x=50493 y=-42315 sky130_fd_pr__pfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=71500 y=55844 sky130_fd_pr__cap_mim_m3_1
x VSS VSS VSS VSS d=11600,458 l=100 w=400 x=36217 y=2118 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_0.A a_2819_n56405# divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT VSS s=17400,716 d=8700,358 l=40 w=300 x=2877 y=-56404 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=63826 y=-41772 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_2.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_0.VOUT VSS s=5800,316 d=2900,158 l=40 w=100 x=-11147 y=29632 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT divider_top_0.P3 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-7022 y=-21034 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN VDD divider_top_3.LD VDD s=11600,516 d=5800,258 l=40 w=200 x=22542 y=-59576 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a1 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=46174 y=-37720 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD3 divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a1 VSS VSS s=5800,258 d=5800,258 l=40 w=200 x=30860 y=-24104 sky130_fd_pr__nfet_01v8
x Tapered_Buffer_mag_5.IN a_50799_n277# VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=50857 y=-276 sky130_fd_pr__pfet_01v8
x a_n28666_n58622# VDD a_n28666_n57678# VDD s=11600,458 d=11600,458 l=60 w=400 x=-27831 y=-56529 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-3428 y=-41699 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.inverter_2_0.VIN VSS divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a3 VSS s=2900,158 d=5800,316 l=40 w=100 x=45176 y=-25512 sky130_fd_pr__nfet_01v8
x divider_top_2.P3 VSS divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-8441 y=26290 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=100 w=400 x=35743 y=2118 sky130_fd_pr__nfet_01v8
x a_n9079_n16599# a_n11097_n16599# VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=-8724 y=-16535 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a4 VDD s=5800,316 d=2900,158 l=40 w=100 x=45881 y=-24583 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK VSS divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-6185 y=-24070 sky130_fd_pr__nfet_01v8
x divider_top_0.CLK VSS divider_top_0.DFF_MAG_0.TG_MAGIC_3.CLK VSS s=5800,316 d=2900,158 l=40 w=100 x=10618 y=-26139 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=-8180 y=105700 sky130_fd_pr__pfet_01v8
x a_n9457_1489# a_n13363_1489# VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=-8866 y=1575 sky130_fd_pr__pfet_01v8
x PFD_0.PFD_UP_1/PFD_INV_0.IN VSS a_1591_1995# VSS s=6960,356 d=3480,178 l=30 w=120 x=1561 y=1995 sky130_fd_pr__nfet_01v8
x VSS divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_0.A a_n3943_n43932# VDD s=5800,258 d=11600,516 l=40 w=200 x=-3786 y=-43931 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_0.A VDD divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT VDD s=17400,716 d=8700,358 l=40 w=300 x=1476 y=-21165 sky130_fd_pr__pfet_01v8
x divider_top_0.P0 VSS divider_top_0.DFF_MAG_0.TG_MAGIC_3.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=16237 y=-26797 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_0.TG_MAGIC_1.inverter_0.OUT divider_top_2.DivideBy2_magic_0.TG_MAGIC_1.OUT divider_top_2.DivideBy2_magic_0.TG_MAGIC_1.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-9907 y=22564 sky130_fd_pr__pfet_01v8
x divider_top_0.CLK divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=23527 y=-22191 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_1.CLK divider_top_1.DivideBy2_magic_1.TG_MAGIC_2.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-12455 y=-36125 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_5.OUT VDD VCO_0.INV_1_mag_2.IN VDD s=5800,258 d=5800,258 l=100 w=200 x=28313 y=1468 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_3.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_0.VOUT divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-1789 y=-59380 sky130_fd_pr__nfet_01v8
x D3 VSS a_57081_n26017# VSS s=8700,358 d=8700,358 l=40 w=300 x=57237 y=-26016 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-5585 y=-40661 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.VOUT a_31858_n56651# a_31858_n57447# VDD s=29000,1116 d=14500,558 l=40 w=500 x=32185 y=-56650 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_4.D1 divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=55266 y=-41139 sky130_fd_pr__pfet_01v8
x divider_top_2.Q2 a_n13810_36172# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-13809 y=36984 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_1.CLK divider_top_0.DivideBy2_magic_1.TG_MAGIC_2.inverter_0.OUT VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=-13349 y=-19534 sky130_fd_pr__nfet_01v8
x OUTB divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=54978 y=-56697 sky130_fd_pr__pfet_01v8
x a_n8131_n35872# divider_top_1.DivideBy2_magic_1.CLK VSS VSS s=17400,716 d=17400,716 l=40 w=300 x=-8047 y=-36209 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_1.B a_3023_n24539# VSS VSS s=8700,358 d=8700,358 l=40 w=300 x=3277 y=-24538 sky130_fd_pr__nfet_01v8
x D18 a_45616_n60722# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=45674 y=-60721 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.IN VDD s=2900,158 d=5800,316 l=40 w=100 x=20915 y=-37809 sky130_fd_pr__pfet_01v8
x a_15492_9147# a_15188_9347# VDD VDD s=5800,258 d=5800,258 l=200 w=200 x=15588 y=9405 sky130_fd_pr__pfet_01v8_lvt
x S1 ANALOG_MUX_MAG_1.OUT F_IN VSS s=5800,258 d=11600,516 l=40 w=200 x=-1355 y=1108 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD1 VSS divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a1 VSS s=11600,516 d=5800,258 l=40 w=200 x=53595 y=-24089 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a3 VDD s=5800,316 d=2900,158 l=40 w=100 x=-11633 y=105300 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_1.TG_MAGIC_1.inverter_0.OUT divider_top_0.DivideBy2_magic_1.TG_MAGIC_1.IN divider_top_0.DivideBy2_magic_1.TG_MAGIC_1.OUT VDD s=2900,158 d=5800,316 l=40 w=100 x=-10258 y=-18511 sky130_fd_pr__pfet_01v8
x divider_top_1.MUX_1_0.SEL divider_top_1.MUX_1_0.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-18038 y=-43087 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_1.CLK VSS divider_top_2.DivideBy2_magic_1.TG_MAGIC_1.inverter_0.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=-5345 y=22149 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT divider_top_1.P3 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-6324 y=-37625 sky130_fd_pr__pfet_01v8
x divider_top_2.Q2 VDD a_n5904_36690# VDD s=11600,516 d=5800,258 l=40 w=200 x=-5271 y=37505 sky130_fd_pr__pfet_01v8
x OUTB a_28321_n57219# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=28379 y=-57218 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_0.inverter_0.OUT divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT divider_top_2.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_0.VOUT VDD s=2900,158 d=5800,316 l=40 w=100 x=-7418 y=30220 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_1.TG_MAGIC_1.inverter_0.OUT divider_top_2.DivideBy2_magic_1.TG_MAGIC_1.IN divider_top_2.DivideBy2_magic_1.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-4980 y=22858 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.IN1 divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=68391 y=-59215 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=100 w=400 x=31482 y=-215 sky130_fd_pr__nfet_01v8
x a_51799_n1085# VDD OUT VDD s=11600,458 d=11600,458 l=60 w=400 x=55967 y=-276 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_0.A divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=1574 y=-25077 sky130_fd_pr__pfet_01v8
x divider_top_0.MUX_1_1.a3 a_n12483_n20721# VSS VSS s=8700,358 d=17400,716 l=40 w=300 x=-12424 y=-20720 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD2 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=67712 y=-59086 sky130_fd_pr__pfet_01v8
x PFD_0.PFD_UP_1/PFD_INV_0.IN a_1590_1043# VDD VDD s=5220,238 d=10440,476 l=30 w=180 x=1648 y=1043 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=83440 y=-41019 sky130_fd_pr__pfet_01v8
x divider_top_2.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT divider_top_2.LD divider_top_2.DFF_MAG_0.TG_MAGIC_1.OUT VDD s=5800,316 d=2900,158 l=40 w=100 x=-12243 y=45522 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.inverter_2_0.VIN VSS divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a4 VSS s=2900,158 d=5800,316 l=40 w=100 x=64127 y=-24252 sky130_fd_pr__nfet_01v8
x OUTB divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=22131 y=-56285 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.CLK divider_top_3.DivideBy2_magic_1.TG_MAGIC_0.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-9052 y=-54616 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=67298 y=-41803 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.inverter_2_0.VIN VSS divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a3 VSS s=5800,316 d=2900,158 l=40 w=100 x=73486 y=-60097 sky130_fd_pr__nfet_01v8
x a_n28666_n58622# a_n28666_n57678# VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=-28639 y=-58503 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_5.D1 VSS a_64567_n58648# VSS s=8700,358 d=8700,358 l=40 w=300 x=64723 y=-58647 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_1.TG_MAGIC_1.OUT divider_top_1.DivideBy2_magic_1.inverter_2.IN VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=-11302 y=-36125 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD1 a_n12372_104633# divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=-12371 y=104887 sky130_fd_pr__nfet_01v8
x divider_top_2.AND_1_0.inverter_2_0.VIN divider_top_2.AND_1_0.VOUT VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-7782 y=11581 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.inverter_2_0.VIN VSS divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a4 VSS s=2900,158 d=5800,316 l=40 w=100 x=55373 y=-24318 sky130_fd_pr__nfet_01v8
x F_IN divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.IN divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=-10589 y=30928 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_1.D1 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.IN1 VDD s=17400,716 d=8700,358 l=40 w=300 x=31566 y=-21748 sky130_fd_pr__pfet_01v8
x divider_top_3.DFF_MAG_0.TG_MAGIC_3.CLK VSS divider_top_3.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=13097 y=-60841 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.VOUT a_49533_n57497# VDD VDD s=29000,1116 d=29000,1116 l=40 w=500 x=49814 y=-56700 sky130_fd_pr__pfet_01v8
x divider_top_1.P0 VSS a_n8131_n35872# VSS s=17400,716 d=8700,358 l=40 w=300 x=-7707 y=-36209 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_3.D1 a_n10515_78527# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=-10514 y=78585 sky130_fd_pr__nfet_01v8
x VSS a_n5904_30914# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-5271 y=32294 sky130_fd_pr__pfet_01v8
x S2 UP_INPUT ANALOG_MUX_MAG_4.OUT VSS s=5800,258 d=5800,258 l=40 w=200 x=6645 y=1284 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_6.inverter_0.OUT ANALOG_MUX_MAG_6.TG_ANALOG_MUX_1.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=63387 y=-3317 sky130_fd_pr__nfet_01v8
x a_2204_n61659# a_1956_n61437# divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_1.A VSS s=11600,516 d=11600,516 l=40 w=200 x=2278 y=-61436 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-3878 y=-55736 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=86912 y=-41050 sky130_fd_pr__pfet_01v8
x D6 a_n22693_n22052# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=-22634 y=-22051 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK VDD divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-2677 y=-25108 sky130_fd_pr__pfet_01v8
x a_7724_1857# VDD a_8252_1049# VDD s=11600,458 d=11600,458 l=60 w=400 x=8738 y=1857 sky130_fd_pr__pfet_01v8
x VCO_0.INV_1_mag_3.OUT a_32652_n28# VCO_0.INV_1_mag_0.IN VSS s=5800,258 d=11600,516 l=100 w=200 x=33471 y=482 sky130_fd_pr__nfet_01v8
x a_52002_1826# OUTB VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=57704 y=2634 sky130_fd_pr__pfet_01v8
x divider_top_3.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT divider_top_3.DFF_MAG_0.TG_MAGIC_3.IN divider_top_3.DFF_MAG_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=16092 y=-61864 sky130_fd_pr__pfet_01v8
x OUTB VDD divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=22229 y=-56005 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.NAND_MAGIC_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-8660 y=53944 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=57724 y=1826 sky130_fd_pr__nfet_01v8
x divider_top_0.DivideBy2_magic_0.CLK divider_top_0.DivideBy2_magic_0.TG_MAGIC_1.IN divider_top_0.DivideBy2_magic_0.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-10454 y=-23853 sky130_fd_pr__nfet_01v8
x divider_top_2.Q1 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=-7559 y=69730 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.CLK divider_top_1.DivideBy2_magic_0.TG_MAGIC_1.OUT divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-10464 y=-41002 sky130_fd_pr__nfet_01v8
x divider_top_3.AND_1_0.inverter_2_0.VIN VSS divider_top_3.AND_1_0.VOUT VSS s=5800,316 d=2900,158 l=40 w=100 x=-20526 y=-56246 sky130_fd_pr__nfet_01v8
x a_39967_n39347# VSS a_40516_n39347# VSS s=29000,1116 d=14500,558 l=40 w=500 x=40476 y=-39346 sky130_fd_pr__nfet_01v8
x OUTB VDD divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-3780 y=-59810 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a4 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=74591 y=-55484 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a3 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=-11633 y=105790 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.CLK divider_top_2.DivideBy2_magic_0.TG_MAGIC_1.OUT divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-10880 y=22150 sky130_fd_pr__nfet_01v8
x divider_top_0.Q4 a_18406_n24848# divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.NOR_MAGIC_0.VOUT VDD s=11600,458 d=23200,916 l=40 w=400 x=18773 y=-24847 sky130_fd_pr__pfet_01v8
x a_n13836_25914# a_n13810_25856# divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_0.B VDD s=11600,516 d=5800,258 l=40 w=200 x=-13809 y=25914 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.CLK divider_top_0.DivideBy2_magic_0.TG_MAGIC_1.OUT divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-11358 y=-24411 sky130_fd_pr__nfet_01v8
x F_IN a_n7012_61232# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=-7011 y=61290 sky130_fd_pr__nfet_01v8
x F_IN divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN VSS s=2900,158 d=5800,316 l=40 w=100 x=-11147 y=27520 sky130_fd_pr__nfet_01v8
x VCO_0.Divide_By_2_magic_0.CLK VDD VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.CLK VDD s=5800,258 d=5800,258 l=40 w=200 x=39428 y=2735 sky130_fd_pr__pfet_01v8
x a_51799_n4132# VDD ANALOG_MUX_MAG_6.IN_1 VDD s=11600,458 d=11600,458 l=60 w=400 x=57147 y=-3323 sky130_fd_pr__pfet_01v8
x a_n6697_n19041# VDD a_n7457_n18803# VDD s=11600,516 d=5800,258 l=40 w=200 x=-6622 y=-18802 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a3 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=63030 y=-25412 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=32746 y=-59964 sky130_fd_pr__pfet_01v8
x D13 a_36050_n42572# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=36108 y=-42571 sky130_fd_pr__nfet_01v8
x divider_top_2.Q2 a_n13836_36690# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-13809 y=37603 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a4 VDD s=5800,316 d=2900,158 l=40 w=100 x=60148 y=-59282 sky130_fd_pr__pfet_01v8
x divider_top_1.Q4 a_1501_n43548# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=2488 y=-43931 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_0.inverter_0.OUT ANALOG_MUX_MAG_0.OUT ANALOG_MUX_MAG_0.IN_1 VSS s=5800,258 d=11600,516 l=40 w=200 x=6758 y=-1022 sky130_fd_pr__nfet_01v8
x divider_top_0.CLK VDD divider_top_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VDD s=11600,516 d=5800,258 l=40 w=200 x=14200 y=-25859 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD2 divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a1 VSS VSS s=5800,258 d=5800,258 l=40 w=200 x=63848 y=-58725 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a3 a_46458_n42285# a_46556_n42897# VDD s=34800,1316 d=17400,658 l=40 w=600 x=46727 y=-42284 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_1.CLK divider_top_3.DivideBy2_magic_1.TG_MAGIC_1.IN divider_top_3.DivideBy2_magic_1.TG_MAGIC_1.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=-8857 y=-53628 sky130_fd_pr__nfet_01v8
x D12 VSS a_31278_n42592# VSS s=8700,358 d=8700,358 l=40 w=300 x=31434 y=-42591 sky130_fd_pr__nfet_01v8
x divider_top_1.MUX_1_0.a4 VSS a_n16774_n41336# VSS s=17400,716 d=8700,358 l=40 w=300 x=-16813 y=-41335 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD3 VSS divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a1 VSS s=11600,516 d=5800,258 l=40 w=200 x=36240 y=-37222 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_0.VOUT VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=867 y=-24847 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD2 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=85526 y=-40920 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=56813 y=-1084 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=57757 y=-4131 sky130_fd_pr__nfet_01v8
x D3 a_53413_n25986# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=53471 y=-25985 sky130_fd_pr__nfet_01v8
x a_8683_n1707# DN_OUT VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=13913 y=-898 sky130_fd_pr__pfet_01v8
x divider_top_0.CLK divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_0.inverter_0.OUT VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=-2383 y=-21314 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_1.A divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT a_4424_n59241# VSS s=8700,358 d=8700,358 l=40 w=300 x=4580 y=-59240 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-2725 y=-55736 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-9090 y=54978 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.B a_n10962_37764# a_n10963_38285# VSS s=17400,716 d=8700,358 l=40 w=300 x=-10961 y=38033 sky130_fd_pr__nfet_01v8
x divider_top_0.Q3 a_5869_n25090# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=6681 y=-25089 sky130_fd_pr__pfet_01v8
x VSS VDD divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=-11796 y=114055 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.3_in_and_out a_n202_n24484# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=68 y=-24484 sky130_fd_pr__nfet_01v8
x VSS a_n21995_n38643# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=-21936 y=-38642 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a4 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=-7560 y=70829 sky130_fd_pr__pfet_01v8
x divider_top_3.OUT1 VSS a_n28666_n59094# VSS s=23200,916 d=11600,458 l=60 w=400 x=-28639 y=-59329 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_2.TG_ANALOG_MUX_0.inverter_0.OUT VSS ANALOG_MUX_MAG_2.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-3313 y=-1609 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=23626 y=-21583 sky130_fd_pr__nfet_01v8
x divider_top_3.MUX_1_1.a4 a_n11180_n56335# VDD VDD s=17400,658 d=34800,1316 l=40 w=600 x=-11121 y=-56334 sky130_fd_pr__pfet_01v8
x divider_top_1.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_1.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=15804 y=-43388 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.CLK divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-12554 y=-35517 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.OUT VDD divider_top_2.MUX_1_1.IN2 VDD s=5800,258 d=5800,258 l=40 w=200 x=-6383 y=18514 sky130_fd_pr__pfet_01v8
x OUTB VSS divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=-1888 y=-58772 sky130_fd_pr__nfet_01v8
x D1 a_n22652_n19384# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-22397 y=-19383 sky130_fd_pr__pfet_01v8
x VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.CLK VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.OUT VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.IN VSS s=5800,316 d=2900,158 l=40 w=100 x=42815 y=1847 sky130_fd_pr__nfet_01v8
x a_n15003_n16599# DIV_OUT VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=-12170 y=-16535 sky130_fd_pr__pfet_01v8
x divider_top_0.CLK VSS divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-6185 y=-21972 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.CLK divider_top_3.DivideBy2_magic_0.TG_MAGIC_0.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-9052 y=-59163 sky130_fd_pr__nfet_01v8
x a_52002_1826# OUTB VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=53240 y=1826 sky130_fd_pr__nfet_01v8
x divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.CLK divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-13448 y=-18926 sky130_fd_pr__nfet_01v8
x divider_top_2.Q2 a_n5272_36172# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-5271 y=36984 sky130_fd_pr__pfet_01v8
x D7 divider_top_2.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_5.B VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-6220 y=26645 sky130_fd_pr__nfet_01v8
x D17 VSS a_7456_n61437# VSS s=11600,516 d=11600,516 l=40 w=200 x=7416 y=-61436 sky130_fd_pr__nfet_01v8
x divider_top_0.MUX_1_1.a1 VDD divider_top_0.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=-12872 y=-22443 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD1 divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.inverter_2_0.VIN a_71320_n25903# VSS s=8700,358 d=17400,716 l=40 w=300 x=71672 y=-25902 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.VOUT a_31155_n38540# a_31155_n39336# VDD s=29000,1116 d=14500,558 l=40 w=500 x=31482 y=-38539 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=13738 y=1049 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.CLK VDD divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-12658 y=-58225 sky130_fd_pr__pfet_01v8
x divider_top_3.AND_1_0.inverter_2_0.VIN divider_top_3.AND_1_0.VOUT VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-20526 y=-56015 sky130_fd_pr__pfet_01v8
x D16 divider_top_3.3AND_MAGIC_0.A a_n20819_n59711# VDD s=17400,658 d=34800,1316 l=40 w=600 x=-20451 y=-59710 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.inverter_0.OUT divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-1473 y=-57039 sky130_fd_pr__pfet_01v8
x D13 VDD a_n21954_n35975# VDD s=5800,258 d=5800,258 l=40 w=200 x=-21797 y=-35974 sky130_fd_pr__pfet_01v8
x VCO_0.INV_1_mag_1.OUT VCO_0.INV_1_mag_3.IN a_27797_n21# VSS s=5800,258 d=5800,258 l=100 w=200 x=28458 y=939 sky130_fd_pr__nfet_01v8
x divider_top_0.CLK VDD divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VDD s=11600,516 d=5800,258 l=40 w=200 x=22328 y=-22621 sky130_fd_pr__pfet_01v8
x divider_top_0.Q6 divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.NOR_MAGIC_1.VOUT VSS VSS s=5800,258 d=11600,516 l=40 w=200 x=17616 y=-24155 sky130_fd_pr__nfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=76820 y=50232 sky130_fd_pr__cap_mim_m3_1
x a_n11585_39700# VDD a_n11559_38866# VDD s=11600,516 d=5800,258 l=40 w=200 x=-11558 y=39700 sky130_fd_pr__pfet_01v8
x divider_top_3.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT divider_top_3.DFF_MAG_0.TG_MAGIC_2.IN divider_top_3.DFF_MAG_0.TG_MAGIC_3.OUT VDD s=2900,158 d=5800,316 l=40 w=100 x=16898 y=-60476 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD3 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=35828 y=-24414 sky130_fd_pr__pfet_01v8
x a_n26846_n40477# VDD a_n26846_n39533# VDD s=11600,458 d=11600,458 l=60 w=400 x=-26011 y=-38148 sky130_fd_pr__pfet_01v8
x F_IN divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-11197 y=28033 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=56071 y=-41140 sky130_fd_pr__pfet_01v8
x OUT divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_0.inverter_0.OUT VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=-1685 y=-37905 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_0.Q divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-14296 y=-40114 sky130_fd_pr__pfet_01v8
x a_8683_n1707# DN_OUT VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=9685 y=-1706 sky130_fd_pr__nfet_01v8
x OUT VSS a_28617_n37134# VSS s=8700,358 d=8700,358 l=40 w=300 x=28773 y=-37133 sky130_fd_pr__nfet_01v8
x divider_top_3.Q7 a_18861_n59550# VDD VDD s=11600,458 d=23200,916 l=40 w=400 x=18919 y=-59549 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_1.TG_MAGIC_1.inverter_0.OUT divider_top_3.DivideBy2_magic_1.TG_MAGIC_1.IN divider_top_3.DivideBy2_magic_1.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-9053 y=-53213 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_2.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_0.VOUT divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-11147 y=29730 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD1 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=44477 y=-22029 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD1 VSS divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a1 VSS s=11600,516 d=5800,258 l=40 w=200 x=75170 y=-24037 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.inverter_0.OUT divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-4680 y=-38928 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD2 divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.inverter_2_0.VIN a_62175_n22467# VSS s=8700,358 d=17400,716 l=40 w=300 x=62527 y=-22466 sky130_fd_pr__nfet_01v8
x VCO_0.INV_1_mag_1.IN VDD VCO_0.INV_1_mag_1.OUT VDD s=11600,458 d=11600,458 l=100 w=400 x=37780 y=506 sky130_fd_pr__pfet_01v8
x a_51799_n1085# OUT VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=56085 y=-276 sky130_fd_pr__pfet_01v8
x divider_top_1.Q2 a_4001_n43548# VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=4988 y=-43325 sky130_fd_pr__nfet_01v8
x divider_top_2.P0 divider_top_2.DFF_MAG_0.TG_MAGIC_3.IN VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=-13266 y=49256 sky130_fd_pr__nfet_01v8
x a_24061_n24804# VSS divider_top_0.7b_counter_new_0.LD1 VSS s=40600,1516 d=40600,1516 l=40 w=700 x=24421 y=-23918 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_3.IN_1 VSS s=4933760,8904 l=2000 w=2000 x=357 y=21303 sky130_fd_pr__cap_mim_m3_1
x divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.VOUT a_31858_n56651# VDD VDD s=14500,558 d=29000,1116 l=40 w=500 x=31916 y=-56650 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD3 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=28575 y=-56681 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.IN1 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=-10965 y=109358 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_0.inverter_0.OUT divider_top_1.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_0.VOUT divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-2492 y=-37540 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=73880 y=-41057 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD3 divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a1 VSS VSS s=5800,258 d=5800,258 l=40 w=200 x=27192 y=-24073 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_0.TG_MAGIC_1.inverter_0.OUT divider_top_2.DivideBy2_magic_0.TG_MAGIC_1.IN divider_top_2.DivideBy2_magic_0.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-9907 y=22662 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.inverter_0.OUT divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-12750 y=-40029 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD3 divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-10883 y=69043 sky130_fd_pr__pfet_01v8
x a_n26846_n39533# VSS OUT_CORE VSS s=11600,458 d=11600,458 l=60 w=400 x=-26819 y=-37880 sky130_fd_pr__nfet_01v8
x a_n7439_1488# VSS a_n9457_1489# VSS s=11600,458 d=11600,458 l=60 w=400 x=-6656 y=767 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD1 divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=48933 y=-42104 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT VSS divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_1.VOUT VSS s=2900,158 d=2900,158 l=40 w=100 x=3971 y=-59547 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-28639 y=-54491 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_5.D1 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=-10951 y=96537 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=82956 y=-56375 sky130_fd_pr__pfet_01v8
x VSS VDD a_n13836_28414# VDD s=11600,516 d=5800,258 l=40 w=200 x=-13809 y=29696 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.inverter_0.OUT divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.IN divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT VDD s=2900,158 d=5800,316 l=40 w=100 x=-8806 y=30928 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT VDD divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_1.VOUT VDD s=2900,158 d=2900,158 l=40 w=100 x=3366 y=-41667 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_0.CLK divider_top_0.DivideBy2_magic_0.TG_MAGIC_1.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-11457 y=-23803 sky130_fd_pr__nfet_01v8
x divider_top_1.OUT1 a_n26846_n40949# VDD VDD s=11600,458 d=23200,916 l=60 w=400 x=-26011 y=-41122 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD3 divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a1 VSS VSS s=5800,258 d=5800,258 l=40 w=200 x=27898 y=-37211 sky130_fd_pr__nfet_01v8
x a_n5904_25914# a_n5272_25856# divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_0.B VDD s=11600,516 d=5800,258 l=40 w=200 x=-5271 y=25914 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.VOUT a_39367_n22756# VSS VSS s=29000,1116 d=29000,1116 l=40 w=500 x=39550 y=-22755 sky130_fd_pr__nfet_01v8
x divider_top_0.3AND_MAGIC_1.A VDD a_n20822_n21320# VDD s=5800,258 d=5800,258 l=40 w=200 x=-20469 y=-21319 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.IN divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=21128 y=-55920 sky130_fd_pr__pfet_01v8
x divider_top_2.Q2 a_n5904_36690# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-5271 y=37603 sky130_fd_pr__pfet_01v8
x divider_top_3.Q6 a_n2796_n61659# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-1808 y=-62042 sky130_fd_pr__pfet_01v8
x divider_top_3.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD divider_top_3.MUX_1_2.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=-15851 y=-55968 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT VDD divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_0.VOUT VDD s=2900,158 d=2900,158 l=40 w=100 x=867 y=-20964 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.IN1 divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=50439 y=-59315 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD1 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=72494 y=-40927 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.A a_5149_n38342# a_4598_n37704# VSS s=8700,358 d=17400,716 l=40 w=300 x=5207 y=-38341 sky130_fd_pr__nfet_01v8
x VSS VDD divider_top_1.AND_1_0.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=-21740 y=-38105 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_1.TG_MAGIC_1.inverter_0.OUT divider_top_2.DivideBy2_magic_1.TG_MAGIC_1.OUT divider_top_2.DivideBy2_magic_1.TG_MAGIC_1.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-4980 y=22956 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=19726 y=-22241 sky130_fd_pr__nfet_01v8
x divider_top_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT divider_top_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_0.DFF_MAG_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=15105 y=-25774 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-3526 y=-40381 sky130_fd_pr__pfet_01v8
x OUTB VDD divider_top_3.DFF_MAG_0.TG_MAGIC_3.CLK VDD s=5800,258 d=11600,516 l=40 w=200 x=12411 y=-60561 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.NAND_MAGIC_0.OUT VDD VDD s=11600,458 d=23200,916 l=40 w=400 x=-10042 y=54798 sky130_fd_pr__pfet_01v8
x D7 a_n6561_10873# a_n6587_11751# VSS s=8700,358 d=17400,716 l=40 w=300 x=-6560 y=11338 sky130_fd_pr__nfet_01v8
x divider_top_2.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT divider_top_2.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_2.LD VDD s=2900,158 d=2900,158 l=40 w=100 x=-12243 y=45620 sky130_fd_pr__pfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=71500 y=72680 sky130_fd_pr__cap_mim_m3_1
x S3 VDD ANALOG_MUX_MAG_0.TG_ANALOG_MUX_0.inverter_0.OUT VDD s=11600,516 d=5800,258 l=40 w=200 x=5426 y=-1751 sky130_fd_pr__pfet_01v8
x a_n2446_n26987# a_n2457_n27341# divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_1.B VDD s=11600,516 d=5800,258 l=40 w=200 x=-2398 y=-27340 sky130_fd_pr__pfet_01v8
x divider_top_2.Q6 divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.NOR_MAGIC_1.VOUT a_n11317_50773# VDD s=23200,916 d=11600,458 l=40 w=400 x=-11316 y=51042 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.inverter_2_0.VIN VSS divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a4 VSS s=2900,158 d=5800,316 l=40 w=100 x=46183 y=-20899 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_0.inverter_2.IN VDD divider_top_2.DivideBy2_magic_0.TG_MAGIC_1.IN VDD s=11600,516 d=5800,258 l=40 w=200 x=-9992 y=20920 sky130_fd_pr__pfet_01v8
x VSS divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_1.A a_1760_n62043# VDD s=5800,258 d=11600,516 l=40 w=200 x=1916 y=-62042 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a3 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=55268 y=-41838 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.A VDD a_n8246_37311# VDD s=11600,516 d=5800,258 l=40 w=200 x=-7511 y=37951 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.OUT VDD divider_top_0.MUX_1_1.IN2 VDD s=5800,258 d=5800,258 l=40 w=200 x=-14994 y=-19914 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=46077 y=-24583 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD1 divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.inverter_2_0.VIN a_n12372_104633# VSS s=8700,358 d=17400,716 l=40 w=300 x=-12371 y=104985 sky130_fd_pr__nfet_01v8
x a_88021_6919# a_87589_6919# a_88189_6753# VSS s=30240,1004 d=30240,1004 l=168 w=0 x=88021 y=6919 sky130_fd_pr__res_xhigh_po_0p35
x divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.IN1 VSS a_85351_n23922# VSS s=8700,358 d=8700,358 l=40 w=300 x=85507 y=-23921 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=-11781 y=82059 sky130_fd_pr__pfet_01v8
x a_n5904_39690# a_n5878_39368# divider_top_2.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.A VSS s=11600,516 d=11600,516 l=40 w=200 x=-5877 y=39690 sky130_fd_pr__nfet_01v8
x a_n11097_n16599# a_n15003_n16599# VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=-10034 y=-16535 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN VSS s=5800,316 d=2900,158 l=40 w=100 x=-6380 y=-21364 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD2 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=63848 y=-59055 sky130_fd_pr__pfet_01v8
x divider_top_1.P3 VDD a_n7977_n35598# VDD s=34800,1316 d=17400,658 l=40 w=600 x=-7609 y=-35597 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD2 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=80938 y=-25327 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_0.VOUT VDD a_339_n55824# VDD s=11600,516 d=5800,258 l=40 w=200 x=1077 y=-55753 sky130_fd_pr__pfet_01v8
x divider_top_3.P0 divider_top_3.DFF_MAG_0.TG_MAGIC_3.IN VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=17736 y=-61879 sky130_fd_pr__pfet_01v8
x a_8683_n1707# VDD DN_OUT VDD s=11600,458 d=11600,458 l=60 w=400 x=14031 y=-898 sky130_fd_pr__pfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=76820 y=61456 sky130_fd_pr__cap_mim_m3_1
x divider_top_3.7b_counter_new_0.LD1 divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a1 VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=73303 y=-55585 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a3 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=68393 y=-59914 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_0.CLK divider_top_3.DivideBy2_magic_0.TG_MAGIC_1.OUT divider_top_3.DivideBy2_magic_0.TG_MAGIC_1.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-9151 y=-58555 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_3.D1 VSS a_n10515_78527# VSS s=8700,358 d=8700,358 l=40 w=300 x=-10514 y=78683 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=21567 y=-21583 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD1 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a1 VDD s=11600,516 d=5800,258 l=40 w=200 x=49368 y=-59186 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a1 divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=59833 y=-59281 sky130_fd_pr__pfet_01v8
x divider_top_1.MUX_1_2.a3 a_n16774_n36336# a_n16872_n37248# VDD s=17400,658 d=34800,1316 l=40 w=600 x=-16504 y=-37247 sky130_fd_pr__pfet_01v8
x divider_top_0.Q2 a_3303_n26957# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=4290 y=-27340 sky130_fd_pr__pfet_01v8
x VDD VSS a_32652_n28# VSS s=5800,258 d=5800,258 l=100 w=200 x=33500 y=-27 sky130_fd_pr__nfet_01v8
x D6 VSS a_84352_n25896# VSS s=8700,358 d=8700,358 l=40 w=300 x=84508 y=-25895 sky130_fd_pr__nfet_01v8
x OUT divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.IN divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=-2274 y=-40711 sky130_fd_pr__nfet_01v8
x divider_top_1.Q3 a_6567_n41681# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=7379 y=-41680 sky130_fd_pr__pfet_01v8
x VDD a_27797_n21# VSS VSS s=5800,258 d=5800,258 l=100 w=200 x=28487 y=-20 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD3 divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=39202 y=-24445 sky130_fd_pr__pfet_01v8
x divider_top_3.MUX_1_1.IN2 divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-13593 y=-53578 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_1.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_0.VOUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-2786 y=-41269 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a1 divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=72671 y=-24465 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_0.VOUT a_n364_n37713# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=472 y=-37642 sky130_fd_pr__pfet_01v8
x a_n15003_n16599# DIV_OUT VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=-11934 y=-16535 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD2 divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.inverter_2_0.VIN a_n12365_117665# VSS s=8700,358 d=17400,716 l=40 w=300 x=-12364 y=118017 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a4 VDD a_n12113_61770# VDD s=34800,1316 d=17400,658 l=40 w=600 x=-12112 y=61730 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=-10952 y=97538 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_0.inverter_2.IN VDD divider_top_3.DivideBy2_magic_0.TG_MAGIC_1.IN VDD s=5800,258 d=11600,516 l=40 w=200 x=-10599 y=-58225 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a3 VDD s=5800,316 d=2900,158 l=40 w=100 x=77056 y=-59897 sky130_fd_pr__pfet_01v8
x VCO_0.Divide_By_2_magic_0.CLK VCO_0.INV_1_mag_2.IN a_27797_n21# VSS s=5800,258 d=5800,258 l=100 w=200 x=28458 y=489 sky130_fd_pr__nfet_01v8
x a_n5296_n61659# a_n6056_n62043# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-5123 y=-62042 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD3 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=36534 y=-37552 sky130_fd_pr__pfet_01v8
x D7 VDD divider_top_2.MUX_1_1.a1 VDD s=11600,516 d=5800,258 l=40 w=200 x=-8941 y=19271 sky130_fd_pr__pfet_01v8
x a_51327_n1085# a_51799_n1085# VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=53241 y=-276 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a4 a_36905_n22202# VDD VDD s=17400,658 d=34800,1316 l=40 w=600 x=36963 y=-22201 sky130_fd_pr__pfet_01v8
x a_n26846_n40477# VSS a_n26846_n39533# VSS s=11600,458 d=11600,458 l=60 w=400 x=-26819 y=-40476 sky130_fd_pr__nfet_01v8
x a_91429_6587# a_90461_6587# a_91597_6587# VSS s=30240,1004 d=30240,1004 l=168 w=0 x=91429 y=6587 sky130_fd_pr__res_xhigh_po_0p35
x a_n296_n61659# a_n1056_n62043# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-123 y=-62042 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.VOUT a_50082_n57497# divider_top_3.7b_counter_new_0.mod_dff_magic_3.D1 VSS s=14500,558 d=29000,1116 l=40 w=500 x=50140 y=-57496 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN VSS s=5800,316 d=2900,158 l=40 w=100 x=-5682 y=-37955 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=55869 y=-1084 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD2 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=81670 y=-37436 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_6.inverter_0.OUT ANALOG_MUX_MAG_6.TG_ANALOG_MUX_1.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=63583 y=-3317 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_0.TG_MAGIC_0.inverter_0.OUT divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_1.DivideBy2_magic_0.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-10758 y=-41417 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.CLK divider_top_2.DivideBy2_magic_1.TG_MAGIC_0.inverter_0.OUT VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-6383 y=23055 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.B a_n10963_38285# a_n10962_37764# VSS s=8700,358 d=17400,716 l=40 w=300 x=-10961 y=38131 sky130_fd_pr__nfet_01v8
x D3 a_n20751_n20143# divider_top_0.AND_1_1.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=-20496 y=-20142 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.IN divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=24024 y=-56335 sky130_fd_pr__nfet_01v8
x VSS divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=-11796 y=114153 sky130_fd_pr__pfet_01v8
x F_IN VSS divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.inverter_0.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=-8441 y=26931 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_1.CLK VSS divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.CLK VSS s=2900,158 d=2900,158 l=40 w=100 x=-8268 y=-54236 sky130_fd_pr__nfet_01v8
x a_51002_2634# a_51530_1826# VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=52134 y=2634 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_0.VOUT VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=1467 y=-41669 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=87108 y=-41050 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD1 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a1 VDD s=11600,516 d=5800,258 l=40 w=200 x=45005 y=-37591 sky130_fd_pr__pfet_01v8
x D0 divider_top_0.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_5.B VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-6667 y=-19751 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_2.MUX_1_1.IN2 VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-6383 y=18612 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a3 a_83033_n39289# VSS VSS s=8700,358 d=17400,716 l=40 w=300 x=83091 y=-39288 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a3 a_n12732_101189# a_n12094_100693# VDD s=17400,658 d=34800,1316 l=40 w=600 x=-12093 y=101060 sky130_fd_pr__pfet_01v8
x a_n7401_n58917# divider_top_3.DivideBy2_magic_0.CLK VSS VSS s=17400,716 d=17400,716 l=40 w=300 x=-7317 y=-59254 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.inverter_2_0.VIN VSS divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a3 VSS s=2900,158 d=5800,316 l=40 w=100 x=50245 y=-60245 sky130_fd_pr__nfet_01v8
x divider_top_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_0.DFF_MAG_0.TG_MAGIC_1.IN VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=13635 y=-27177 sky130_fd_pr__pfet_01v8
x D7 VSS divider_top_2.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_5.B VSS s=2900,158 d=5800,316 l=40 w=100 x=-6220 y=26743 sky130_fd_pr__nfet_01v8
x divider_top_0.CLK divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=23037 y=-22191 sky130_fd_pr__nfet_01v8
x divider_top_0.MUX_1_0.SEL VSS divider_top_0.MUX_1_0.a1 VSS s=11600,516 d=5800,258 l=40 w=200 x=-18932 y=-26826 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.A a_5301_n55815# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=6137 y=-55744 sky130_fd_pr__pfet_01v8
x divider_top_1.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_1.MUX_1_1.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-12662 y=-38135 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD3 VSS divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a1 VSS s=11600,516 d=5800,258 l=40 w=200 x=36935 y=-58786 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a3 a_n8676_88279# a_n9314_88775# VDD s=34800,1316 d=17400,658 l=40 w=600 x=-8675 y=88548 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_1.inverter_0.OUT Tapered_Buffer_mag_0.IN ANALOG_MUX_MAG_1.OUT VSS s=5800,258 d=5800,258 l=40 w=200 x=-1845 y=1491 sky130_fd_pr__nfet_01v8
x VSS VDD a_n5904_28414# VDD s=11600,516 d=5800,258 l=40 w=200 x=-5271 y=29696 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_2.D1 divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.IN1 VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=40802 y=-38350 sky130_fd_pr__pfet_01v8
x a_8252_1049# VSS a_8724_1049# VSS s=11600,458 d=11600,458 l=60 w=400 x=8664 y=1049 sky130_fd_pr__nfet_01v8
x divider_top_1.Q5 a_19104_n41439# VDD VDD s=11600,458 d=23200,916 l=40 w=400 x=19162 y=-41438 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN VDD divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.NAND_MAGIC_0.OUT VDD s=11600,458 d=11600,458 l=40 w=400 x=22085 y=-40164 sky130_fd_pr__pfet_01v8
x divider_top_1.3AND_MAGIC_0.C VSS a_n21349_n43410# VSS s=8700,358 d=17400,716 l=40 w=300 x=-20980 y=-43410 sky130_fd_pr__nfet_01v8
x F_IN VSS divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-11197 y=28131 sky130_fd_pr__nfet_01v8
x a_6313_n21292# a_6065_n21660# divider_top_0.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.C VSS s=11600,516 d=11600,516 l=40 w=200 x=6387 y=-21659 sky130_fd_pr__nfet_01v8
x divider_top_0.CLK divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=19825 y=-21633 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.IN1 VSS a_59481_n58745# VSS s=8700,358 d=8700,358 l=40 w=300 x=59637 y=-58744 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.IN divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=20425 y=-37809 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD1 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=75464 y=-24367 sky130_fd_pr__pfet_01v8
x divider_top_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_0.DFF_MAG_0.TG_MAGIC_3.IN divider_top_0.DFF_MAG_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=14495 y=-26747 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.inverter_2_0.VIN VSS divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a3 VSS s=5800,316 d=2900,158 l=40 w=100 x=36823 y=-38611 sky130_fd_pr__nfet_01v8
x a_n16071_n54447# VDD divider_top_3.OUT1 VDD s=34800,1316 d=34800,1316 l=40 w=600 x=-15589 y=-55358 sky130_fd_pr__pfet_01v8
x divider_top_3.Q1 VSS divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.3_INPUT_NOR_MAG_0.VOUT VSS s=5800,258 d=11600,516 l=40 w=200 x=19120 y=-56239 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_6.D1 VSS a_72319_n23929# VSS s=8700,358 d=8700,358 l=40 w=300 x=72475 y=-23928 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=33140 y=-41155 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a3 a_n12646_116038# a_n12008_115542# VDD s=17400,658 d=34800,1316 l=40 w=600 x=-12007 y=115909 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a3 a_n12798_92435# VSS VSS s=8700,358 d=17400,716 l=40 w=300 x=-12771 y=92095 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a3 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=58238 y=-25278 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=64637 y=-37621 sky130_fd_pr__pfet_01v8
x a_n26846_n39533# VSS OUT_CORE VSS s=11600,458 d=11600,458 l=60 w=400 x=-26819 y=-39060 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a3 a_74266_n60279# a_74364_n60891# VDD s=34800,1316 d=17400,658 l=40 w=600 x=74535 y=-60278 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.VOUT VDD a_76266_n56584# VDD s=29000,1116 d=14500,558 l=40 w=500 x=76226 y=-56583 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_0.B VSS a_2116_n38294# VSS s=8700,358 d=17400,716 l=40 w=300 x=2468 y=-38293 sky130_fd_pr__nfet_01v8
x divider_top_2.P0 VSS divider_top_2.DFF_MAG_0.TG_MAGIC_3.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-13266 y=49354 sky130_fd_pr__nfet_01v8
x a_n15003_n16599# DIV_OUT VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=-13822 y=-16535 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.IN1 divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=-10965 y=109456 sky130_fd_pr__pfet_01v8
x OUTB divider_top_3.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=13807 y=-61499 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.CLK divider_top_3.DivideBy2_magic_0.TG_MAGIC_1.OUT divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=-10153 y=-59113 sky130_fd_pr__nfet_01v8
x a_n1062_n21122# VDD divider_top_0.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_0.VOUT VDD s=11600,516 d=5800,258 l=40 w=200 x=-1061 y=-21051 sky130_fd_pr__pfet_01v8
x divider_top_3.Q2 VSS a_46623_n55295# VSS s=8700,358 d=8700,358 l=40 w=300 x=46779 y=-55294 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD2 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=81644 y=-38465 sky130_fd_pr__pfet_01v8
x D18 VDD a_n21251_n54086# VDD s=11600,516 d=5800,258 l=40 w=200 x=-21290 y=-54085 sky130_fd_pr__pfet_01v8
x D2 a_n22530_n25009# VDD VDD s=17400,658 d=34800,1316 l=40 w=600 x=-22471 y=-25008 sky130_fd_pr__pfet_01v8
x a_38396_n60969# VDD divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.VOUT VDD s=34800,1316 d=34800,1316 l=40 w=600 x=38877 y=-60356 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_0.TG_MAGIC_1.inverter_0.OUT divider_top_2.DivideBy2_magic_0.TG_MAGIC_1.OUT divider_top_2.DivideBy2_magic_0.TG_MAGIC_1.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-9907 y=22760 sky130_fd_pr__pfet_01v8
x D15 divider_top_1.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=-19700 y=-36196 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD3 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=-10883 y=69141 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_0.Q VDD divider_top_0.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=-13068 y=-22443 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a1 a_36359_n20554# divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=36613 y=-20553 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD3 divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=40773 y=-60176 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=50245 y=-60014 sky130_fd_pr__pfet_01v8
x divider_top_0.Q3 VDD a_17465_n22502# VDD s=34800,1316 d=17400,658 l=40 w=600 x=17425 y=-22501 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.VOUT a_56958_n21965# a_56958_n22761# VDD s=29000,1116 d=14500,558 l=40 w=500 x=57285 y=-21964 sky130_fd_pr__pfet_01v8
x S6 VSS ANALOG_MUX_MAG_2.inverter_0.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=-4613 y=-814 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_5.D1 divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=-10951 y=96635 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_0.TG_MAGIC_0.inverter_0.OUT divider_top_0.DivideBy2_magic_0.TG_MAGIC_1.OUT divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.OUT VDD s=2900,158 d=5800,316 l=40 w=100 x=-10966 y=-24826 sky130_fd_pr__pfet_01v8
x a_n7401_n58917# divider_top_3.DivideBy2_magic_0.CLK VDD VDD s=34800,1316 d=34800,1316 l=40 w=600 x=-7400 y=-58642 sky130_fd_pr__pfet_01v8
x divider_top_1.MUX_1_2.SEL a_n18417_n36622# divider_top_1.MUX_1_2.AND_1_0.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=-18162 y=-36621 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.CLK divider_top_2.DivideBy2_magic_0.TG_MAGIC_0.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-10930 y=22859 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_1.D1 divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.IN1 VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=33065 y=-56450 sky130_fd_pr__pfet_01v8
x VSS a_n13836_28414# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-13809 y=29794 sky130_fd_pr__pfet_01v8
x divider_top_1.P3 divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-6422 y=-38563 sky130_fd_pr__nfet_01v8
x a_50799_n3324# a_51327_n4132# VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=51459 y=-3323 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=46577 y=-59983 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=25570 y=-57323 sky130_fd_pr__pfet_01v8
x divider_top_1.MUX_1_1.a1 divider_top_1.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=-12076 y=-39034 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_1.TG_MAGIC_0.inverter_0.OUT divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_2.DivideBy2_magic_1.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-6368 y=22052 sky130_fd_pr__pfet_01v8
x divider_top_3.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD divider_top_3.MUX_1_0.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=-16654 y=-60270 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.inverter_2_0.VIN VSS divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a3 VSS s=5800,316 d=2900,158 l=40 w=100 x=29086 y=-56711 sky130_fd_pr__nfet_01v8
x divider_top_1.MUX_1_2.a1 a_n17418_n38596# divider_top_1.MUX_1_2.AND_1_1.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=-17163 y=-38595 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.inverter_2_0.VIN VSS divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a3 VSS s=5800,316 d=2900,158 l=40 w=100 x=75753 y=-25426 sky130_fd_pr__nfet_01v8
x VCO_0.Divide_By_2_magic_0.TG_MAGIC_0.inverter_0.OUT VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.OUT VCO_0.Divide_By_2_magic_0.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=41019 y=2820 sky130_fd_pr__pfet_01v8
x D1 divider_top_0.3AND_MAGIC_0.A VSS VSS s=5800,258 d=5800,258 l=40 w=200 x=-22373 y=-25572 sky130_fd_pr__nfet_01v8
x a_n12152_16322# VDD divider_top_2.MUX_1_0.VOUT VDD s=34800,1316 d=34800,1316 l=40 w=600 x=-12125 y=16322 sky130_fd_pr__pfet_01v8
x a_n22652_n19384# divider_top_0.3AND_MAGIC_1.A VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-21463 y=-19383 sky130_fd_pr__pfet_01v8
x divider_top_2.Q6 a_n11317_50773# divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.NOR_MAGIC_1.VOUT VDD s=11600,458 d=23200,916 l=40 w=400 x=-11316 y=51140 sky130_fd_pr__pfet_01v8
x a_51799_n4132# ANALOG_MUX_MAG_6.IN_1 VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=57265 y=-3323 sky130_fd_pr__pfet_01v8
x D14 a_48581_n42642# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=48639 y=-42641 sky130_fd_pr__nfet_01v8
x divider_top_0.DivideBy2_magic_0.TG_MAGIC_1.OUT divider_top_0.DivideBy2_magic_0.inverter_2.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-12196 y=-24841 sky130_fd_pr__pfet_01v8
x divider_top_0.Q5 a_n2359_n19409# divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_1.B VSS s=11600,516 d=11600,516 l=40 w=200 x=-1328 y=-19408 sky130_fd_pr__nfet_01v8
x OUT divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=28773 y=-37670 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=74076 y=-41057 sky130_fd_pr__pfet_01v8
x divider_top_0.Q4 a_141_n26735# divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_1.A VSS s=11600,516 d=11600,516 l=40 w=200 x=1171 y=-26734 sky130_fd_pr__nfet_01v8
x OUTB VDD divider_top_3.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=14101 y=-61879 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a4 a_n12124_70210# VDD VDD s=17400,658 d=34800,1316 l=40 w=600 x=-12123 y=70268 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=55043 y=-1084 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a3 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=27775 y=-25462 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_1.inverter_2.IN divider_top_1.DivideBy2_magic_1.TG_MAGIC_1.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-11400 y=-35467 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-11781 y=82157 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD3 VSS divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a1 VSS s=5800,258 d=11600,516 l=40 w=200 x=35738 y=-20631 sky130_fd_pr__nfet_01v8
x divider_top_3.LD VSS a_24462_n59506# VSS s=40600,1516 d=40600,1516 l=40 w=700 x=24422 y=-58620 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD3 divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=28691 y=-59105 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=56931 y=-1084 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=57875 y=-4131 sky130_fd_pr__nfet_01v8
x divider_top_0.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_0.MUX_1_2.a3 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-18251 y=-20337 sky130_fd_pr__nfet_01v8
x a_n21954_n35975# VDD divider_top_1.3AND_MAGIC_1.A VDD s=11600,516 d=5800,258 l=40 w=200 x=-20863 y=-35974 sky130_fd_pr__pfet_01v8
x divider_top_1.LD VSS a_22759_n41395# VSS s=40600,1516 d=40600,1516 l=40 w=700 x=22719 y=-40509 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a1 a_n10515_78527# divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=-10514 y=78781 sky130_fd_pr__nfet_01v8
x divider_top_3.Q6 a_n3458_n61437# divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_0.A VSS s=11600,516 d=11600,516 l=40 w=200 x=-2427 y=-61436 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=30281 y=-55782 sky130_fd_pr__pfet_01v8
x divider_top_1.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT divider_top_1.DFF_MAG_0.TG_MAGIC_3.IN divider_top_1.DFF_MAG_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=14997 y=-43753 sky130_fd_pr__pfet_01v8
x VCO_0.Divide_By_2_magic_0.CLK VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.OUT VCO_0.Divide_By_2_magic_0.inverter_2.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=44013 y=2405 sky130_fd_pr__nfet_01v8
x a_51327_n4132# VSS a_51799_n4132# VSS s=11600,458 d=11600,458 l=60 w=400 x=51739 y=-4131 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD2 VSS divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a1 VSS s=11600,516 d=5800,258 l=40 w=200 x=80874 y=-20515 sky130_fd_pr__nfet_01v8
x a_88021_7583# a_87589_7583# a_88189_7417# VSS s=30240,1004 d=30240,1004 l=168 w=0 x=88021 y=7583 sky130_fd_pr__res_xhigh_po_0p35
x divider_top_0.DFF_MAG_0.TG_MAGIC_3.CLK VDD divider_top_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=11696 y=-25859 sky130_fd_pr__pfet_01v8
x a_8683_n1707# VSS DN_OUT VSS s=11600,458 d=11600,458 l=60 w=400 x=11219 y=-1706 sky130_fd_pr__nfet_01v8
x S3 VDD ANALOG_MUX_MAG_0.TG_ANALOG_MUX_0.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=5622 y=-1751 sky130_fd_pr__pfet_01v8
x D4 divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_1.A a_359_n18803# VDD s=5800,258 d=11600,516 l=40 w=200 x=515 y=-18802 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-3583 y=-22352 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=54884 y=-38385 sky130_fd_pr__pfet_01v8
x F_IN divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-7772 y=54239 sky130_fd_pr__pfet_01v8
x divider_top_3.3AND_MAGIC_0.B a_n21506_n62155# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-20473 y=-62128 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.3_INPUT_NOR_MAG_0.VOUT a_20020_n41473# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=20078 y=-41472 sky130_fd_pr__pfet_01v8
x OUTB divider_top_3.DFF_MAG_0.TG_MAGIC_2.IN divider_top_3.DFF_MAG_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=16506 y=-60891 sky130_fd_pr__nfet_01v8
x D3 VDD divider_top_0.AND_1_1.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=-20496 y=-19605 sky130_fd_pr__pfet_01v8
x divider_top_3.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD divider_top_3.MUX_1_2.a4 VDD s=5800,316 d=2900,158 l=40 w=100 x=-16047 y=-55968 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a4 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=-10952 y=97636 sky130_fd_pr__pfet_01v8
x a_52002_1826# OUTB VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=54420 y=1826 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_4.D1 divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=55969 y=-59250 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.OUT VDD divider_top_1.MUX_1_1.IN2 VDD s=5800,258 d=5800,258 l=40 w=200 x=-14296 y=-36505 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=14918 y=1049 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a4 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=46775 y=-40943 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-10786 y=767 sky130_fd_pr__nfet_01v8
x divider_top_3.Q4 a_64575_n55195# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=64633 y=-55194 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.IN divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT VDD s=5800,316 d=2900,158 l=40 w=100 x=-5672 y=-23705 sky130_fd_pr__pfet_01v8
x D2 VSS a_3055_n26735# VSS s=11600,516 d=11600,516 l=40 w=200 x=3015 y=-26734 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-2823 y=-56674 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-4783 y=-59795 sky130_fd_pr__pfet_01v8
x OUT divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=-1195 y=-37905 sky130_fd_pr__nfet_01v8
x divider_top_1.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_1.MUX_1_2.a3 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-17553 y=-36928 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD3 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a1 VDD s=11600,516 d=5800,258 l=40 w=200 x=30664 y=-24434 sky130_fd_pr__pfet_01v8
x a_n13922_10406# divider_top_2.MUX_1_0.SEL VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=-13187 y=10504 sky130_fd_pr__nfet_01v8
x divider_top_0.P2 divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-7120 y=-23790 sky130_fd_pr__pfet_01v8
x a_6303_n19041# VDD a_5543_n18803# VDD s=11600,516 d=5800,258 l=40 w=200 x=6377 y=-18802 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_0.TG_ANALOG_MUX_1.inverter_0.OUT ANALOG_MUX_MAG_0.IN_1 ANALOG_MUX_MAG_0.OUT VDD s=11600,516 d=5800,258 l=40 w=200 x=6072 y=-676 sky130_fd_pr__pfet_01v8
x S5 LF_OFFCHIP ANALOG_MUX_MAG_3.OUT VSS s=5800,258 d=5800,258 l=40 w=200 x=22096 y=-900 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=27775 y=-25231 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD2 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=-11796 y=114251 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN divider_top_0.LD VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=21435 y=-24494 sky130_fd_pr__nfet_01v8
x a_n7446_n26987# a_n7457_n27341# divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_0.B VDD s=11600,516 d=5800,258 l=40 w=200 x=-7398 y=-27340 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD2 divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=82463 y=-59000 sky130_fd_pr__pfet_01v8
x a_54_n26987# a_43_n27341# divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_1.A VDD s=11600,516 d=5800,258 l=40 w=200 x=101 y=-27340 sky130_fd_pr__pfet_01v8
x a_51799_n1085# OUT VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=57265 y=-276 sky130_fd_pr__pfet_01v8
x D0 divider_top_0.MUX_1_1.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-13747 y=-22472 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-2885 y=-38943 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=64431 y=-59883 sky130_fd_pr__pfet_01v8
x OUT VDD divider_top_1.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VDD s=5800,258 d=11600,516 l=40 w=200 x=15290 y=-42450 sky130_fd_pr__pfet_01v8
x divider_top_0.Q3 a_5869_n21054# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=6681 y=-21053 sky130_fd_pr__pfet_01v8
x a_4001_n43548# a_3753_n43326# divider_top_1.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.B VSS s=11600,516 d=11600,516 l=40 w=200 x=4075 y=-43325 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=86214 y=-24459 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.inverter_0.OUT divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.IN divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.OUT VDD s=2900,158 d=5800,316 l=40 w=100 x=-12260 y=-40029 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.IN1 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=48940 y=-24613 sky130_fd_pr__pfet_01v8
x divider_top_0.DFF_MAG_0.TG_MAGIC_3.CLK VDD divider_top_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=15204 y=-27177 sky130_fd_pr__pfet_01v8
x a_n28666_n59094# a_n28666_n58622# VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=-27831 y=-58665 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a3 a_n9314_88775# a_n8676_88279# VDD s=17400,658 d=34800,1316 l=40 w=600 x=-8675 y=88646 sky130_fd_pr__pfet_01v8
x VSS a_n5904_28414# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-5271 y=29794 sky130_fd_pr__pfet_01v8
x OUT divider_top_1.DFF_MAG_0.TG_MAGIC_1.IN divider_top_1.DFF_MAG_0.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=12689 y=-43338 sky130_fd_pr__nfet_01v8
x S1 VSS ANALOG_MUX_MAG_1.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-3341 y=1557 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_1.D1 divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.IN1 VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=32362 y=-38339 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.inverter_0.OUT divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.IN divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-13154 y=-23438 sky130_fd_pr__pfet_01v8
x OUT VSS divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-4679 y=-41319 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD2 VSS divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a1 VSS s=11600,516 d=5800,258 l=40 w=200 x=63758 y=-55272 sky130_fd_pr__nfet_01v8
x a_n26846_n40949# VDD a_n26846_n40477# VDD s=23200,916 d=11600,458 l=60 w=400 x=-26011 y=-40874 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a4 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=83546 y=-37566 sky130_fd_pr__pfet_01v8
x a_8724_1049# UP_OUT VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=10434 y=1049 sky130_fd_pr__nfet_01v8
x D17 a_7260_n53505# divider_top_3.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.A VDD s=11600,516 d=5800,258 l=40 w=200 x=7318 y=-53504 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_1.DivideBy2_magic_0.Q VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=-14394 y=-41052 sky130_fd_pr__nfet_01v8
x divider_top_0.CLK divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN VSS s=5800,316 d=2900,158 l=40 w=100 x=-6380 y=-24678 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.CLK divider_top_1.DivideBy2_magic_1.TG_MAGIC_1.OUT divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=-10856 y=-36075 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.3AND_MAGIC_0.VOUT VDD divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.NAND_MAGIC_0.OUT VDD s=23200,916 d=11600,458 l=40 w=400 x=-10042 y=54504 sky130_fd_pr__pfet_01v8
x a_8252_1049# VDD a_8724_1049# VDD s=11600,458 d=11600,458 l=60 w=400 x=10048 y=1857 sky130_fd_pr__pfet_01v8
x VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.CLK VCO_0.Divide_By_2_magic_0.TG_MAGIC_1.OUT VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=41117 y=2405 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.inverter_0.OUT divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-5988 y=-20949 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_0.VOUT VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=2268 y=-59549 sky130_fd_pr__nfet_01v8
x S6 ANALOG_MUX_MAG_2.OUT VSS VSS s=5800,258 d=5800,258 l=40 w=200 x=-3019 y=-1263 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN VDD divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=24365 y=-21303 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT VSS divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_0.VOUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-7664 y=34278 sky130_fd_pr__nfet_01v8
x Tapered_Buffer_mag_5.IN VDD Tapered_Buffer_mag_3.IN VDD s=5800,258 d=11600,516 l=40 w=200 x=46017 y=1507 sky130_fd_pr__pfet_01v8
x a_n28666_n57678# VSS OUT_USB VSS s=11600,458 d=11600,458 l=60 w=400 x=-28639 y=-56969 sky130_fd_pr__nfet_01v8
x divider_top_1.MUX_1_2.SEL VDD divider_top_1.MUX_1_2.a1 VDD s=11600,516 d=5800,258 l=40 w=200 x=-18332 y=-38087 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD2 divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a1 VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=64150 y=-55602 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_1.TG_MAGIC_1.OUT VDD divider_top_3.DivideBy2_magic_1.inverter_2.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=-10697 y=-54616 sky130_fd_pr__pfet_01v8
x divider_top_1.Q5 a_n999_n43548# VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=-11 y=-43325 sky130_fd_pr__nfet_01v8
x D14 a_3252_n35602# VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=4679 y=-35999 sky130_fd_pr__nfet_01v8
x divider_top_2.P0 divider_top_2.DFF_MAG_0.TG_MAGIC_3.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-13266 y=49452 sky130_fd_pr__nfet_01v8
x a_90293_6587# a_89861_6587# a_90461_6587# VSS s=30240,1004 d=30240,1004 l=168 w=0 x=90293 y=6587 sky130_fd_pr__res_xhigh_po_0p35
x divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a1 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=-10965 y=109554 sky130_fd_pr__pfet_01v8
x divider_top_1.MUX_1_0.SEL VSS divider_top_1.MUX_1_0.a1 VSS s=11600,516 d=5800,258 l=40 w=200 x=-18234 y=-43417 sky130_fd_pr__nfet_01v8
x a_n364_n41709# divider_top_1.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_0.VOUT VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=-265 y=-40974 sky130_fd_pr__nfet_01v8
x D16 VSS divider_top_3.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_5.B VSS s=5800,316 d=2900,158 l=40 w=100 x=-5560 y=-54453 sky130_fd_pr__nfet_01v8
x D0 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=30638 y=-25463 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_0.TG_MAGIC_0.inverter_0.OUT divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_3.DivideBy2_magic_0.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-9663 y=-59528 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.inverter_2_0.VIN VSS divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a4 VSS s=2900,158 d=5800,316 l=40 w=100 x=65536 y=-55501 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a4 a_73571_n38715# VDD VDD s=17400,658 d=34800,1316 l=40 w=600 x=73629 y=-38714 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_1.VOUT a_339_n59820# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=1371 y=-59793 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.inverter_2_0.VIN VSS divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a3 VSS s=2900,158 d=5800,316 l=40 w=100 x=55775 y=-60180 sky130_fd_pr__nfet_01v8
x OUT divider_top_1.DFF_MAG_0.TG_MAGIC_2.IN divider_top_1.DFF_MAG_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=15999 y=-42780 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=-10983 y=101010 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a4 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=42577 y=-59277 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT VSS divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-3526 y=-41319 sky130_fd_pr__nfet_01v8
x OUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=23931 y=-38782 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.CLK divider_top_1.DivideBy2_magic_1.TG_MAGIC_0.inverter_0.OUT VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-9559 y=-36505 sky130_fd_pr__pfet_01v8
x a_n4248_n43578# divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_0.A a_n4259_n43932# VDD s=5800,258 d=11600,516 l=40 w=200 x=-4102 y=-43931 sky130_fd_pr__pfet_01v8
x a_n7439_1488# a_n9457_1489# VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=-7320 y=1575 sky130_fd_pr__pfet_01v8
x OUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=21428 y=-37894 sky130_fd_pr__pfet_01v8
x divider_top_1.P2 VSS divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-6324 y=-40661 sky130_fd_pr__nfet_01v8
x a_n9079_n16599# VSS a_n11097_n16599# VSS s=11600,458 d=11600,458 l=60 w=400 x=-8532 y=-15727 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a1 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=-10951 y=96733 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.CLK VSS divider_top_2.DivideBy2_magic_0.TG_MAGIC_0.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-10930 y=22957 sky130_fd_pr__nfet_01v8
x a_51799_n4132# ANALOG_MUX_MAG_6.IN_1 VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=52801 y=-4131 sky130_fd_pr__nfet_01v8
x a_n13363_1489# PRE_SCALAR VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=-10766 y=1575 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.inverter_2_0.VIN VSS divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a3 VSS s=2900,158 d=5800,316 l=40 w=100 x=37019 y=-38611 sky130_fd_pr__nfet_01v8
x a_50799_n277# VDD a_51327_n1085# VDD s=11600,458 d=11600,458 l=60 w=400 x=51577 y=-276 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a4 VDD s=5800,316 d=2900,158 l=40 w=100 x=37724 y=-37682 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_1.TG_MAGIC_0.inverter_0.OUT divider_top_2.DivideBy2_magic_1.TG_MAGIC_1.OUT divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-6368 y=22150 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a4 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=49745 y=-24383 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_0.VOUT VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=2268 y=-55897 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_5.inverter_0.OUT ANALOG_MUX_MAG_5.OUT ANALOG_MUX_MAG_3.OUT VSS s=5800,258 d=11600,516 l=40 w=200 x=22022 y=2832 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a3 a_47161_n60396# a_47259_n61008# VDD s=34800,1316 d=17400,658 l=40 w=600 x=47430 y=-60395 sky130_fd_pr__pfet_01v8
x D10 divider_top_2.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.C a_n11559_39182# VDD s=5800,258 d=11600,516 l=40 w=200 x=-11558 y=39338 sky130_fd_pr__pfet_01v8
x OUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=23124 y=-39212 sky130_fd_pr__pfet_01v8
x divider_top_3.Q3 a_7714_n59408# VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=8701 y=-59185 sky130_fd_pr__nfet_01v8
x divider_top_2.Q5 a_n5878_30954# divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_1.B VSS s=11600,516 d=11600,516 l=40 w=200 x=-5877 y=31984 sky130_fd_pr__nfet_01v8
x a_1501_n35632# VDD a_741_n35394# VDD s=11600,516 d=5800,258 l=40 w=200 x=1575 y=-35393 sky130_fd_pr__pfet_01v8
x VCO_0.INV_1_mag_2.IN VDD VCO_0.INV_1_mag_2.OUT VDD s=23200,916 d=11600,458 l=100 w=400 x=30376 y=1440 sky130_fd_pr__pfet_01v8
x divider_top_0.3AND_MAGIC_1.A a_n20822_n21320# a_n20610_n22028# VSS s=17400,716 d=8700,358 l=40 w=300 x=-20242 y=-22027 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a3 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=41284 y=-60206 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=24536 y=-57308 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.VOUT a_n9109_118012# VSS VSS s=29000,1116 d=29000,1116 l=40 w=500 x=-9108 y=118195 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.C a_4760_n21751# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=5030 y=-21749 sky130_fd_pr__nfet_01v8
x a_3955_n53713# a_3944_n53505# divider_top_3.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.B VDD s=11600,516 d=5800,258 l=40 w=200 x=4002 y=-53504 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-5192 y=-37955 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=-11197 y=30929 sky130_fd_pr__nfet_01v8
x a_51799_n1085# VSS OUT VSS s=11600,458 d=11600,458 l=60 w=400 x=54099 y=-1084 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_1.OUT a_1301_1990# PFD_0.PFD_UP_1/PFD_INV_0.IN VSS s=3480,178 d=6960,356 l=30 w=120 x=1359 y=1990 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=-11781 y=82255 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=55987 y=-1084 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_0.TG_MAGIC_0.inverter_0.OUT divider_top_1.DivideBy2_magic_0.TG_MAGIC_1.OUT divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.OUT VDD s=2900,158 d=5800,316 l=40 w=100 x=-10268 y=-41417 sky130_fd_pr__pfet_01v8
x D2 VDD a_2554_n26987# VDD s=11600,516 d=5800,258 l=40 w=200 x=3883 y=-27340 sky130_fd_pr__pfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=23620 y=44620 sky130_fd_pr__cap_mim_m3_1
x divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a3 a_63810_n26206# a_63712_n25594# VDD s=17400,658 d=34800,1316 l=40 w=600 x=64079 y=-25593 sky130_fd_pr__pfet_01v8
x divider_top_0.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_0.MUX_1_1.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-13164 y=-21544 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a1 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=40971 y=-41165 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_0.Q divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-13397 y=-58505 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.CLK VSS divider_top_1.DivideBy2_magic_0.TG_MAGIC_0.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-9657 y=-41052 sky130_fd_pr__nfet_01v8
x a_86885_7915# a_86453_7749# a_87053_7915# VSS s=30240,1004 d=30240,1004 l=168 w=0 x=86885 y=7915 sky130_fd_pr__res_xhigh_po_0p35
x divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a4 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=67991 y=-24514 sky130_fd_pr__pfet_01v8
x VCO_0.Divide_By_2_magic_0.inverter_2.IN VCO_0.Divide_By_2_magic_0.TG_MAGIC_1.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=42053 y=1797 sky130_fd_pr__nfet_01v8
x a_n28666_n57678# OUT_USB VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=-28639 y=-57323 sky130_fd_pr__nfet_01v8
x divider_top_3.MUX_1_1.a1 divider_top_3.MUX_1_1.AND_1_1.inverter_2_0.VIN a_n11726_n57683# VSS s=8700,358 d=17400,716 l=40 w=300 x=-11373 y=-57682 sky130_fd_pr__nfet_01v8
x D6 VSS a_n4445_n19409# VSS s=11600,516 d=11600,516 l=40 w=200 x=-4484 y=-19408 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.VOUT VSS a_38897_n22756# VSS s=17400,716 d=17400,716 l=40 w=300 x=38857 y=-22755 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_0.TG_MAGIC_1.OUT VSS divider_top_3.DivideBy2_magic_0.inverter_2.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-10697 y=-59163 sky130_fd_pr__nfet_01v8
x OUTB VSS divider_top_3.DFF_MAG_0.TG_MAGIC_3.CLK VSS s=5800,316 d=2900,158 l=40 w=100 x=12019 y=-60841 sky130_fd_pr__nfet_01v8
x divider_top_1.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_1.DFF_MAG_0.TG_MAGIC_2.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=14235 y=-42730 sky130_fd_pr__nfet_01v8
x divider_top_2.MUX_1_1.IN2 a_n7476_19187# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=-7475 y=19245 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.inverter_2_0.VIN VSS divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a4 VSS s=5800,316 d=2900,158 l=40 w=100 x=87517 y=-58930 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_1.CLK divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.CLK VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-8873 y=-36505 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a3 a_40565_n25686# a_40663_n26298# VDD s=34800,1316 d=17400,658 l=40 w=600 x=40834 y=-25685 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT VDD divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_0.VOUT VDD s=2900,158 d=2900,158 l=40 w=100 x=2268 y=-55666 sky130_fd_pr__pfet_01v8
x a_37693_n42858# VSS divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.VOUT VSS s=17400,716 d=17400,716 l=40 w=300 x=38091 y=-42857 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a4 VDD s=5800,316 d=2900,158 l=40 w=100 x=76654 y=-24497 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_0.inverter_0.OUT VSS ANALOG_MUX_MAG_0.TG_ANALOG_MUX_1.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=5622 y=-956 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.3_INPUT_NOR_MAG_0.VOUT VSS a_19224_n24275# VSS s=8700,358 d=17400,716 l=40 w=300 x=19380 y=-24274 sky130_fd_pr__nfet_01v8
x divider_top_0.CLK divider_top_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_0.DFF_MAG_0.TG_MAGIC_3.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=15497 y=-26189 sky130_fd_pr__nfet_01v8
x D16 VSS a_n5544_n61437# VSS s=11600,516 d=11600,516 l=40 w=200 x=-5583 y=-61436 sky130_fd_pr__nfet_01v8
x a_8724_1049# VSS UP_OUT VSS s=11600,458 d=11600,458 l=60 w=400 x=9844 y=1049 sky130_fd_pr__nfet_01v8
x divider_top_0.DivideBy2_magic_1.CLK divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.CLK VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=-9767 y=-19914 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.VOUT VDD a_67113_n56601# VDD s=29000,1116 d=14500,558 l=40 w=500 x=67073 y=-56600 sky130_fd_pr__pfet_01v8
x S1 ANALOG_MUX_MAG_1.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-3439 y=1557 sky130_fd_pr__nfet_01v8
x divider_top_0.DivideBy2_magic_1.TG_MAGIC_1.OUT divider_top_0.DivideBy2_magic_1.inverter_2.IN VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=-12392 y=-19534 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.NOR_MAGIC_0.VOUT a_20723_n59584# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=21173 y=-59583 sky130_fd_pr__pfet_01v8
x VSS VSS a_n544_n61437# VSS s=11600,516 d=11600,516 l=40 w=200 x=-583 y=-61436 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a1 divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.inverter_2_0.VIN a_86049_n40513# VSS s=8700,358 d=17400,716 l=40 w=300 x=86401 y=-40512 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a4 VDD a_87298_n60272# VDD s=34800,1316 d=17400,658 l=40 w=600 x=87258 y=-60271 sky130_fd_pr__pfet_01v8
x a_8252_1049# a_8724_1049# VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=9458 y=1857 sky130_fd_pr__pfet_01v8
x divider_top_3.Q2 a_4704_n61659# VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=5691 y=-61436 sky130_fd_pr__nfet_01v8
x D13 divider_top_1.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.A a_6557_n35394# VDD s=5800,258 d=11600,516 l=40 w=200 x=6713 y=-35393 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=86714 y=-59859 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT VSS divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN VSS s=5800,316 d=2900,158 l=40 w=100 x=22069 y=-38832 sky130_fd_pr__nfet_01v8
x VSS a_76389_n60636# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=76447 y=-60635 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.NAND_MAGIC_0.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=20827 y=-22606 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD2 divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.inverter_2_0.VIN a_85050_n42487# VSS s=8700,358 d=17400,716 l=40 w=300 x=85402 y=-42486 sky130_fd_pr__nfet_01v8
x D10 a_n8155_38924# VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=-8128 y=40304 sky130_fd_pr__nfet_01v8
x divider_top_2.Q5 a_n5904_31690# VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=-5877 y=32603 sky130_fd_pr__nfet_01v8
x divider_top_0.Q7 a_n7359_n19409# divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_0.B VSS s=11600,516 d=11600,516 l=40 w=200 x=-6328 y=-19408 sky130_fd_pr__nfet_01v8
x a_1455_n53713# VSS a_1542_n54111# VSS s=11600,516 d=11600,516 l=40 w=200 x=1502 y=-54110 sky130_fd_pr__nfet_01v8
x a_n5904_35914# VSS a_n5878_35954# VSS s=11600,516 d=11600,516 l=40 w=200 x=-5877 y=35914 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_0.VOUT VDD a_n8255_32349# VDD s=11600,516 d=5800,258 l=40 w=200 x=-7520 y=32989 sky130_fd_pr__pfet_01v8
x a_8683_n1707# DN_OUT VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=11789 y=-898 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD1 divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=71680 y=-21912 sky130_fd_pr__pfet_01v8
x a_n364_n37713# VDD divider_top_1.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_0.VOUT VDD s=11600,516 d=5800,258 l=40 w=200 x=-363 y=-37642 sky130_fd_pr__pfet_01v8
x a_91429_8413# a_90997_8413# a_91597_8247# VSS s=30240,1004 d=30240,1004 l=168 w=0 x=91429 y=8413 sky130_fd_pr__res_xhigh_po_0p35
x divider_top_1.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD divider_top_1.MUX_1_0.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=-17553 y=-42159 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.B a_5301_n59829# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=6333 y=-59802 sky130_fd_pr__pfet_01v8
x VSS a_n21292_n56754# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=-21233 y=-56753 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_1.CLK divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_2.DivideBy2_magic_1.inverter_2.IN VSS s=5800,316 d=2900,158 l=40 w=100 x=-5953 y=19058 sky130_fd_pr__nfet_01v8
x D16 VSS a_28313_n60672# VSS s=8700,358 d=8700,358 l=40 w=300 x=28469 y=-60671 sky130_fd_pr__nfet_01v8
x divider_top_0.MUX_1_1.IN2 VDD divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=-14896 y=-18596 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a4 VDD a_56359_n60362# VDD s=34800,1316 d=17400,658 l=40 w=600 x=56319 y=-60361 sky130_fd_pr__pfet_01v8
x divider_top_3.P0 a_n17714_n59733# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=-17655 y=-59732 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD1 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a1 VDD s=11600,516 d=5800,258 l=40 w=200 x=45708 y=-55702 sky130_fd_pr__pfet_01v8
x divider_top_0.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD divider_top_0.MUX_1_0.a3 VDD s=5800,316 d=2900,158 l=40 w=100 x=-18447 y=-25568 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a4 VSS a_29956_n60958# VSS s=17400,716 d=8700,358 l=40 w=300 x=29916 y=-60957 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a3 a_37693_n42858# VSS VSS s=8700,358 d=17400,716 l=40 w=300 x=37751 y=-42857 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD3 a_36761_n57230# divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=37015 y=-57229 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_0.CLK VSS divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.CLK VSS s=2900,158 d=2900,158 l=40 w=100 x=-8971 y=-41052 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a4 VDD s=5800,316 d=2900,158 l=40 w=100 x=-11049 y=92060 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a3 a_55664_n38798# a_55762_n39410# VDD s=34800,1316 d=17400,658 l=40 w=600 x=55933 y=-38797 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a1 divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.inverter_2_0.VIN a_36351_n24007# VSS s=8700,358 d=17400,716 l=40 w=300 x=36703 y=-24006 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.IN1 a_40717_n40629# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=40775 y=-40628 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN VSS divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=22363 y=-38174 sky130_fd_pr__nfet_01v8
x divider_top_3.MUX_1_0.a3 a_n16071_n59447# VSS VSS s=8700,358 d=17400,716 l=40 w=300 x=-16012 y=-59446 sky130_fd_pr__nfet_01v8
x a_n28666_n58622# VSS a_n28666_n57678# VSS s=11600,458 d=11600,458 l=60 w=400 x=-28639 y=-58149 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=-7772 y=56547 sky130_fd_pr__pfet_01v8
x divider_top_0.CLK divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.IN divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=-5672 y=-21922 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-3019 y=-56674 sky130_fd_pr__nfet_01v8
x divider_top_1.Q6 a_n3943_n43932# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-3130 y=-43931 sky130_fd_pr__pfet_01v8
x a_4598_n37704# divider_top_1.divider_magic_0/P3_Gen_magic_0.3_in_and_out_p3 VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=4696 y=-37633 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a1 divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=28961 y=-41123 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.3AND_MAGIC_0.VOUT divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.NAND_MAGIC_0.OUT VDD VDD s=11600,458 d=11600,458 l=40 w=400 x=-10042 y=54602 sky130_fd_pr__pfet_01v8
x D19 divider_top_3.3AND_MAGIC_0.B a_n19923_n59440# VDD s=23200,916 d=11600,458 l=40 w=400 x=-19653 y=-59439 sky130_fd_pr__pfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=23620 y=55844 sky130_fd_pr__cap_mim_m3_1
x a_50799_n3324# VDD a_51327_n4132# VDD s=11600,458 d=11600,458 l=60 w=400 x=51577 y=-3323 sky130_fd_pr__pfet_01v8
x divider_top_0.CLK VSS divider_top_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=12700 y=-26797 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a3 a_76533_n25608# a_76631_n26220# VDD s=34800,1316 d=17400,658 l=40 w=600 x=76802 y=-25607 sky130_fd_pr__pfet_01v8
x divider_top_2.Q4 divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.NOR_MAGIC_0.VOUT a_n11317_51719# VDD s=23200,916 d=11600,458 l=40 w=400 x=-11316 y=51988 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_0.VOUT VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=-7664 y=34376 sky130_fd_pr__nfet_01v8
x divider_top_3.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_3.MUX_1_0.a3 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-16850 y=-60039 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a3 a_45866_n22853# a_45768_n22241# VDD s=17400,658 d=34800,1316 l=40 w=600 x=46135 y=-22240 sky130_fd_pr__pfet_01v8
x divider_top_2.P0 VSS divider_top_2.DFF_MAG_0.TG_MAGIC_3.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-13266 y=49550 sky130_fd_pr__nfet_01v8
x divider_top_0.MUX_1_2.a4 a_n17570_n20657# VDD VDD s=17400,658 d=34800,1316 l=40 w=600 x=-17511 y=-20656 sky130_fd_pr__pfet_01v8
x OUT divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-4680 y=-38513 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.inverter_2_0.VIN VSS divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a3 VSS s=5800,316 d=2900,158 l=40 w=100 x=67298 y=-42034 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a1 divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=-10965 y=109652 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.VOUT a_76266_n56584# a_76266_n57380# VDD s=29000,1116 d=14500,558 l=40 w=500 x=76593 y=-56583 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a4 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=86912 y=-40819 sky130_fd_pr__nfet_01v8
x a_51799_n4132# VDD ANALOG_MUX_MAG_6.IN_1 VDD s=11600,458 d=11600,458 l=60 w=400 x=57383 y=-3323 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-14668 y=-15727 sky130_fd_pr__nfet_01v8
x divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.CLK divider_top_0.DivideBy2_magic_0.TG_MAGIC_0.inverter_0.OUT VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=-10649 y=-24461 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a3 a_28555_n26256# a_28457_n25644# VDD s=17400,658 d=34800,1316 l=40 w=600 x=28824 y=-25643 sky130_fd_pr__pfet_01v8
x divider_top_3.DFF_MAG_0.TG_MAGIC_3.CLK VDD divider_top_3.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VDD s=5800,258 d=11600,516 l=40 w=200 x=13293 y=-60561 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.inverter_2_0.VIN VSS divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a3 VSS s=5800,316 d=2900,158 l=40 w=100 x=37518 y=-60175 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_0.CLK divider_top_1.DivideBy2_magic_0.TG_MAGIC_1.IN divider_top_1.DivideBy2_magic_0.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-9756 y=-40444 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_4.inverter_0.OUT ANALOG_MUX_MAG_4.IN_1 ANALOG_MUX_MAG_4.OUT VSS s=11600,516 d=5800,258 l=40 w=200 x=6057 y=1667 sky130_fd_pr__nfet_01v8
x VCO_0.Divide_By_2_magic_0.CLK VSS VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.CLK VSS s=2900,158 d=5800,316 l=40 w=100 x=39624 y=2455 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=55161 y=-1084 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a1 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=49136 y=-24613 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=57993 y=-4131 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a3 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=32844 y=-60195 sky130_fd_pr__nfet_01v8
x VSS VDD a_n1045_n61689# VDD s=11600,516 d=5800,258 l=40 w=200 x=284 y=-62042 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=47486 y=-55832 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_1.A VDD divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT VDD s=17400,716 d=8700,358 l=40 w=300 x=3779 y=-37758 sky130_fd_pr__pfet_01v8
x S2 VDD ANALOG_MUX_MAG_4.inverter_0.OUT VDD s=11600,516 d=5800,258 l=40 w=200 x=4561 y=2013 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD1 divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=53603 y=-20966 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.VOUT a_85299_n39231# VDD VDD s=29000,1116 d=29000,1116 l=40 w=500 x=85580 y=-38434 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=23931 y=-39197 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.inverter_2_0.VIN VSS divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a4 VSS s=5800,316 d=2900,158 l=40 w=100 x=74485 y=-58937 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a1 divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=-10951 y=96831 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_4.D1 divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.IN1 VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=58165 y=-21764 sky130_fd_pr__pfet_01v8
x a_51530_1826# a_52002_1826# VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=52736 y=2634 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_6.TG_ANALOG_MUX_1.inverter_0.OUT divider_top_0.CLK ANALOG_MUX_MAG_6.IN_1 VDD s=5800,258 d=5800,258 l=40 w=200 x=64229 y=-3037 sky130_fd_pr__pfet_01v8
x S6 ANALOG_MUX_MAG_2.OUT VSS VSS s=5800,258 d=5800,258 l=40 w=200 x=-3215 y=-1263 sky130_fd_pr__nfet_01v8
x a_51327_n4132# a_51799_n4132# VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=51857 y=-4131 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN divider_top_3.LD VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=22836 y=-59576 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_0.D1 divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.IN1 VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=-8112 y=118749 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=30371 y=-59235 sky130_fd_pr__pfet_01v8
x a_8683_n1707# DN_OUT VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=11337 y=-1706 sky130_fd_pr__nfet_01v8
x D6 a_n4946_n19011# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-3518 y=-18802 sky130_fd_pr__pfet_01v8
x D16 divider_top_3.MUX_1_1.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-12542 y=-57174 sky130_fd_pr__pfet_01v8
x D9 divider_top_2.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.B a_n13810_36172# VDD s=5800,258 d=11600,516 l=40 w=200 x=-13809 y=36328 sky130_fd_pr__pfet_01v8
x divider_top_0.Q5 a_72327_n20476# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=72385 y=-20475 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=55600 y=1826 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT VDD divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_0.VOUT VDD s=5800,316 d=2900,158 l=40 w=100 x=-11547 y=33984 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_0.VOUT VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-7433 y=34278 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD1 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=44495 y=-24453 sky130_fd_pr__pfet_01v8
x divider_top_0.CLK divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.IN divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=-2972 y=-24120 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a4 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=38623 y=-55562 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a1 divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=-11017 y=88077 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT VDD divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN VDD s=11600,516 d=5800,258 l=40 w=200 x=21371 y=-22621 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.inverter_2_0.VIN VSS divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a4 VSS s=5800,316 d=2900,158 l=40 w=100 x=30077 y=-59004 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-5182 y=-23705 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=59345 y=-59980 sky130_fd_pr__pfet_01v8
x a_7683_n899# VDD a_8211_n1707# VDD s=11600,458 d=11600,458 l=60 w=400 x=8933 y=-898 sky130_fd_pr__pfet_01v8
x divider_top_1.Q7 a_n6661_n43326# divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_0.B VSS s=11600,516 d=11600,516 l=40 w=200 x=-5630 y=-43325 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a4 a_46466_n38832# VDD VDD s=17400,658 d=34800,1316 l=40 w=600 x=46524 y=-38831 sky130_fd_pr__pfet_01v8
x D15 a_6262_n37853# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=7689 y=-37644 sky130_fd_pr__pfet_01v8
x divider_top_3.DFF_MAG_0.TG_MAGIC_3.OUT VDD divider_top_3.P0 VDD s=11600,516 d=5800,258 l=40 w=200 x=17344 y=-60561 sky130_fd_pr__pfet_01v8
x S2 ANALOG_MUX_MAG_4.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=4855 y=1733 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD1 divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.inverter_2_0.VIN a_45616_n60722# VSS s=8700,358 d=17400,716 l=40 w=300 x=45968 y=-60721 sky130_fd_pr__nfet_01v8
x divider_top_1.Q5 a_n1661_n43326# divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_1.B VSS s=11600,516 d=11600,516 l=40 w=200 x=-630 y=-43325 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a3 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=-11781 y=82353 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_0.A divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=2272 y=-41668 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_0.CLK VDD divider_top_2.DivideBy2_magic_0.TG_MAGIC_1.inverter_0.OUT VDD s=11600,516 d=5800,258 l=40 w=200 x=-9992 y=21757 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_1.B a_3023_n21705# VSS VSS s=8700,358 d=8700,358 l=40 w=300 x=3277 y=-21704 sky130_fd_pr__nfet_01v8
x OUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=24127 y=-38782 sky130_fd_pr__nfet_01v8
x divider_top_0.Q7 VDD a_17460_n24848# VDD s=23200,916 d=11600,458 l=40 w=400 x=17420 y=-24847 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.IN1 VSS a_76685_n40551# VSS s=8700,358 d=8700,358 l=40 w=300 x=76841 y=-40550 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.NAND_MAGIC_0.OUT divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=21934 y=-56893 sky130_fd_pr__nfet_01v8
x divider_top_2.Q6 a_n6907_115004# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=-6906 y=115062 sky130_fd_pr__nfet_01v8
x divider_top_0.Q4 VDD a_359_n18803# VDD s=5800,258 d=5800,258 l=40 w=200 x=1073 y=-18802 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=20620 y=-38832 sky130_fd_pr__nfet_01v8
x D6 VDD a_n20419_n24739# VDD s=23200,916 d=11600,458 l=40 w=400 x=-20458 y=-24738 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.NOR_MAGIC_0.VOUT a_19322_n24882# a_19534_n24274# VSS s=17400,716 d=8700,358 l=40 w=300 x=19901 y=-24273 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-1277 y=-58407 sky130_fd_pr__pfet_01v8
x a_n13836_29190# a_n13204_28868# divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_0.A VSS s=11600,516 d=11600,516 l=40 w=200 x=-13203 y=29190 sky130_fd_pr__nfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=66180 y=78292 sky130_fd_pr__cap_mim_m3_1
x divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT VSS divider_top_0.P2 VSS s=2900,158 d=2900,158 l=40 w=100 x=-7120 y=-24728 sky130_fd_pr__nfet_01v8
x a_n9457_1489# VSS a_n13363_1489# VSS s=11600,458 d=11600,458 l=60 w=400 x=-7364 y=767 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.inverter_2_0.VIN VSS divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a4 VSS s=2900,158 d=5800,316 l=40 w=100 x=56071 y=-40909 sky130_fd_pr__nfet_01v8
x divider_top_2.MUX_1_1.IN2 VSS a_n7476_19187# VSS s=8700,358 d=8700,358 l=40 w=300 x=-7475 y=19343 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_1.CLK divider_top_2.DivideBy2_magic_1.TG_MAGIC_1.IN divider_top_2.DivideBy2_magic_1.TG_MAGIC_1.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=-5395 y=23054 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_1.TG_ANALOG_MUX_0.inverter_0.OUT ANALOG_MUX_MAG_1.OUT F_IN VDD s=5800,258 d=11600,516 l=40 w=200 x=-1355 y=762 sky130_fd_pr__pfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=55540 y=10948 sky130_fd_pr__cap_mim_m3_1
x OUT divider_top_1.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_1.DFF_MAG_0.TG_MAGIC_1.IN VSS s=5800,316 d=2900,158 l=40 w=100 x=12199 y=-43338 sky130_fd_pr__nfet_01v8
x divider_top_2.DFF_MAG_0.TG_MAGIC_1.OUT VDD divider_top_2.DFF_MAG_0.TG_MAGIC_2.IN VDD s=5800,258 d=11600,516 l=40 w=200 x=-12328 y=46948 sky130_fd_pr__pfet_01v8
x OUT divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_0.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-1881 y=-37625 sky130_fd_pr__pfet_01v8
x divider_top_1.MUX_1_1.a3 a_n11785_n37312# VSS VSS s=8700,358 d=17400,716 l=40 w=300 x=-11726 y=-37311 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.OUT VDD divider_top_1.DivideBy2_magic_0.Q VDD s=5800,258 d=5800,258 l=40 w=200 x=-14100 y=-41432 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.VOUT a_57656_n39352# a_57656_n38556# VDD s=14500,558 d=29000,1116 l=40 w=500 x=58081 y=-38555 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a4 VDD s=5800,316 d=2900,158 l=40 w=100 x=83056 y=-37566 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_4.D1 a_54412_n24012# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=54470 y=-24011 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=21127 y=-57323 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=11614 y=1049 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.CLK divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_1.DivideBy2_magic_1.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-10366 y=-36075 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a1 a_n10476_69664# divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=-10475 y=69918 sky130_fd_pr__nfet_01v8
x D7 VDD a_n6587_11751# VDD s=5800,258 d=5800,258 l=40 w=200 x=-5852 y=11013 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.3_in_and_out_p3 VDD a_n1062_n21122# VDD s=5800,258 d=5800,258 l=40 w=200 x=68 y=-21051 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=65340 y=-55732 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_4.D1 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.IN1 VDD s=17400,716 d=8700,358 l=40 w=300 x=-8233 y=91380 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_0.CLK divider_top_0.DivideBy2_magic_0.TG_MAGIC_1.OUT divider_top_0.DivideBy2_magic_0.TG_MAGIC_1.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-10748 y=-23853 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.inverter_2_0.VIN VSS divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a4 VSS s=5800,316 d=2900,158 l=40 w=100 x=59543 y=-40940 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.CLK divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_1.DivideBy2_magic_0.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-10758 y=-41002 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD1 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=44469 y=-25482 sky130_fd_pr__pfet_01v8
x divider_top_3.Q3 a_7714_n55994# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=8701 y=-55755 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a3 a_29261_n39394# a_29163_n38782# VDD s=17400,658 d=34800,1316 l=40 w=600 x=29530 y=-38781 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.inverter_2_0.VIN VSS divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a3 VSS s=2900,158 d=5800,316 l=40 w=100 x=-11826 y=114958 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD3 VSS divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a1 VSS s=11600,516 d=5800,258 l=40 w=200 x=39202 y=-24115 sky130_fd_pr__nfet_01v8
x divider_top_0.DivideBy2_magic_1.CLK divider_top_0.DivideBy2_magic_1.TG_MAGIC_1.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-11261 y=-18596 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_1.CLK divider_top_0.DivideBy2_magic_1.TG_MAGIC_2.inverter_0.OUT VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=-12957 y=-19534 sky130_fd_pr__nfet_01v8
x divider_top_1.AND_1_0.VOUT a_n20222_n38618# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=-20163 y=-38617 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD3 divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a1 VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=28895 y=-55652 sky130_fd_pr__pfet_01v8
x divider_top_3.3AND_MAGIC_1.A a_n19421_n56022# a_n19209_n56730# VSS s=17400,716 d=8700,358 l=40 w=300 x=-18841 y=-56729 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.CLK VDD divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-12658 y=-53298 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_1.CLK divider_top_2.DivideBy2_magic_1.inverter_2.IN divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-5953 y=19156 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a4 VDD s=5800,316 d=2900,158 l=40 w=100 x=42087 y=-59277 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.VOUT a_47760_n22795# a_47760_n21999# VDD s=14500,558 d=29000,1116 l=40 w=500 x=48185 y=-21998 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a4 a_83638_n56788# VDD VDD s=17400,658 d=34800,1316 l=40 w=600 x=83696 y=-56787 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=37912 y=-41135 sky130_fd_pr__pfet_01v8
x divider_top_1.3AND_MAGIC_1.A VDD a_n20124_n37911# VDD s=5800,258 d=5800,258 l=40 w=200 x=-19771 y=-37910 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_1.CLK divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.CLK VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=-9069 y=-36505 sky130_fd_pr__pfet_01v8
x divider_top_2.P3 VDD a_n5476_24638# VDD s=34800,1316 d=17400,658 l=40 w=600 x=-5475 y=25005 sky130_fd_pr__pfet_01v8
x PFD_0.PFD_UP_1/PFD_INV_0.OUT a_977_752# a_1095_752# VSS s=3480,178 d=3480,178 l=60 w=120 x=1035 y=752 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD1 divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.inverter_2_0.VIN a_53413_n25986# VSS s=8700,358 d=17400,716 l=40 w=300 x=53765 y=-25985 sky130_fd_pr__nfet_01v8
x divider_top_3.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT divider_top_3.LD divider_top_3.DFF_MAG_0.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=14002 y=-60476 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=58740 y=-41869 sky130_fd_pr__pfet_01v8
x VSS VSS a_81382_n42456# VSS s=8700,358 d=8700,358 l=40 w=300 x=81538 y=-42455 sky130_fd_pr__nfet_01v8
x divider_top_0.CLK VSS divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_0.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-2677 y=-21314 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a4 VDD a_41263_n42277# VDD s=34800,1316 d=17400,658 l=40 w=600 x=41223 y=-42276 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.VOUT VSS a_84229_n22640# VSS s=17400,716 d=17400,716 l=40 w=300 x=84189 y=-22639 sky130_fd_pr__nfet_01v8
x a_40298_n57458# a_40670_n57458# a_40768_n57458# VSS s=29000,1116 d=29000,1116 l=40 w=500 x=40728 y=-57457 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD3 divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=36232 y=-41005 sky130_fd_pr__pfet_01v8
x D17 a_6955_n53713# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=8382 y=-53504 sky130_fd_pr__pfet_01v8
x S2 ANALOG_MUX_MAG_4.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=4659 y=2013 sky130_fd_pr__pfet_01v8
x Tapered_Buffer_mag_3.IN VSS a_50799_n3324# VSS s=23200,916 d=11600,458 l=60 w=400 x=51031 y=-4131 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK VDD divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-7772 y=56645 sky130_fd_pr__pfet_01v8
x D9 divider_top_2.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.B a_n5272_36172# VDD s=5800,258 d=11600,516 l=40 w=200 x=-5271 y=36328 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD2 divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a1 VSS VSS s=5800,258 d=5800,258 l=40 w=200 x=81670 y=-37106 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.VOUT a_n9230_90741# VSS VSS s=29000,1116 d=29000,1116 l=40 w=500 x=-9229 y=90924 sky130_fd_pr__nfet_01v8
x PFD_0.PFD_UP_1/PFD_INV_0.IN PFD_0.PFD_UP_1/PFD_INV_0.OUT VSS VSS s=4872,284 d=4872,284 l=30 w=84 x=671 y=2001 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.inverter_0.OUT divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.IN divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT VDD s=5800,316 d=2900,158 l=40 w=100 x=-5672 y=-22337 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD2 a_63568_n60622# divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=63822 y=-60621 sky130_fd_pr__nfet_01v8
x VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.OUT VSS Tapered_Buffer_mag_5.IN VSS s=5800,316 d=2900,158 l=40 w=100 x=44557 y=2455 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.CLK divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.IN divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=-12848 y=-35517 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN VDD divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.NAND_MAGIC_0.OUT VDD s=11600,458 d=11600,458 l=40 w=400 x=-10042 y=54700 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-9960 y=767 sky130_fd_pr__nfet_01v8
x VCO_0.INV_1_mag_3.IN VDD VCO_0.INV_1_mag_2.IN VDD s=5800,258 d=11600,516 l=100 w=200 x=29075 y=1862 sky130_fd_pr__pfet_01v8
x S7 ANALOG_MUX_MAG_6.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=62537 y=-3317 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT VSS divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN VSS s=2900,158 d=5800,316 l=40 w=100 x=24463 y=-22241 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-2921 y=-59810 sky130_fd_pr__pfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=28940 y=50232 sky130_fd_pr__cap_mim_m3_1
x a_n13363_1489# PRE_SCALAR VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=-11946 y=1575 sky130_fd_pr__pfet_01v8
x divider_top_3.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_3.MUX_1_2.a4 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-15851 y=-56199 sky130_fd_pr__nfet_01v8
x D19 VDD divider_top_3.AND_1_1.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=-19095 y=-54307 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_0.VOUT VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=867 y=-21195 sky130_fd_pr__nfet_01v8
x divider_top_0.CLK divider_top_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_0.DFF_MAG_0.TG_MAGIC_3.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=14909 y=-26189 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_0.CLK divider_top_3.DivideBy2_magic_0.TG_MAGIC_2.inverter_0.OUT VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-11556 y=-59543 sky130_fd_pr__pfet_01v8
x a_n13363_1489# VSS PRE_SCALAR VSS s=11600,458 d=11600,458 l=60 w=400 x=-8308 y=767 sky130_fd_pr__nfet_01v8
x D18 a_49284_n60753# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=49342 y=-60752 sky130_fd_pr__nfet_01v8
x a_n11587_32251# divider_top_2.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_0.VOUT VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=-10852 y=32349 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_0.A VDD divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT VDD s=17400,716 d=8700,358 l=40 w=300 x=-7634 y=34789 sky130_fd_pr__pfet_01v8
x divider_top_1.Q6 divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.NOR_MAGIC_1.VOUT VSS VSS s=5800,258 d=11600,516 l=40 w=200 x=18314 y=-40746 sky130_fd_pr__nfet_01v8
x D19 a_7270_n55756# divider_top_3.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.C VDD s=11600,516 d=5800,258 l=40 w=200 x=7328 y=-55755 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD3 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=27200 y=-20950 sky130_fd_pr__pfet_01v8
x OUTB divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=20441 y=-57323 sky130_fd_pr__pfet_01v8
x a_n15003_n16599# VDD DIV_OUT VDD s=11600,458 d=23200,916 l=60 w=400 x=-11344 y=-16535 sky130_fd_pr__pfet_01v8
x divider_top_1.MUX_1_1.IN2 VDD divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=-14198 y=-35187 sky130_fd_pr__pfet_01v8
x divider_top_0.Q5 VDD a_n2141_n18803# VDD s=5800,258 d=5800,258 l=40 w=200 x=-1426 y=-18802 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_1.OUT a_1095_1990# VSS VSS s=3480,178 d=3480,178 l=60 w=120 x=1153 y=1990 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a4 VSS a_64516_n39344# VSS s=17400,716 d=8700,358 l=40 w=300 x=64476 y=-39343 sky130_fd_pr__nfet_01v8
x divider_top_0.DivideBy2_magic_1.CLK VDD divider_top_0.DivideBy2_magic_1.TG_MAGIC_2.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-13251 y=-19914 sky130_fd_pr__pfet_01v8
x OUT VSS divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-5487 y=-38563 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a4 VDD s=5800,316 d=2900,158 l=40 w=100 x=-10928 y=119331 sky130_fd_pr__pfet_01v8
x a_7683_n899# a_8211_n1707# VDD VDD s=11600,458 d=23200,916 l=60 w=400 x=9051 y=-898 sky130_fd_pr__pfet_01v8
x OUT VSS divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_0.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-1979 y=-37905 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD3 divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=39372 y=-25474 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_1.TG_MAGIC_1.inverter_0.OUT divider_top_3.DivideBy2_magic_1.TG_MAGIC_1.OUT divider_top_3.DivideBy2_magic_1.TG_MAGIC_1.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-9347 y=-53213 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.IN1 a_50283_n58779# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=50341 y=-58778 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.inverter_0.OUT divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.IN divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT VDD s=5800,316 d=2900,158 l=40 w=100 x=-4974 y=-38928 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.CLK divider_top_0.DivideBy2_magic_0.TG_MAGIC_1.OUT divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=-10966 y=-24411 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD1 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=75940 y=-41987 sky130_fd_pr__pfet_01v8
x divider_top_0.MUX_1_2.a4 VSS a_n17472_n19745# VSS s=17400,716 d=8700,358 l=40 w=300 x=-17511 y=-19744 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.inverter_2_0.VIN VSS divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a4 VSS s=2900,158 d=5800,316 l=40 w=100 x=59041 y=-24349 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-5988 y=-25093 sky130_fd_pr__pfet_01v8
x a_90293_8413# a_89861_8247# a_90461_8413# VSS s=30240,1004 d=30240,1004 l=168 w=0 x=90293 y=8413 sky130_fd_pr__res_xhigh_po_0p35
x a_19322_n24882# divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.3AND_MAGIC_0.VOUT VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=20510 y=-24881 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a1 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=46869 y=-59284 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_0.inverter_0.OUT divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT divider_top_1.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_0.VOUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-2786 y=-37540 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.B a_6161_n59195# a_5852_n59195# VSS s=8700,358 d=17400,716 l=40 w=300 x=6219 y=-59194 sky130_fd_pr__nfet_01v8
x D4 divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=62323 y=-25382 sky130_fd_pr__pfet_01v8
x a_1501_n43548# a_741_n43932# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=1673 y=-43931 sky130_fd_pr__pfet_01v8
x divider_top_1.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_1.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=16196 y=-43388 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_1.CLK VSS divider_top_1.DivideBy2_magic_1.TG_MAGIC_1.inverter_0.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=-10465 y=-35467 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a1 divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=36703 y=-24543 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT VDD divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_0.VOUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-7433 y=34376 sky130_fd_pr__pfet_01v8
x D4 VDD a_n21324_n24738# VDD s=23200,916 d=11600,458 l=40 w=400 x=-21363 y=-24737 sky130_fd_pr__pfet_01v8
x D13 divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=36206 y=-42034 sky130_fd_pr__pfet_01v8
x a_n26846_n39533# OUT_CORE VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=-26011 y=-35894 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.OUT VSS divider_top_2.DivideBy2_magic_0.Q VSS s=2900,158 d=2900,158 l=40 w=100 x=-10930 y=18318 sky130_fd_pr__nfet_01v8
x a_n28666_n57678# OUT_USB VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=-27831 y=-55455 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_1.CLK VSS divider_top_0.DivideBy2_magic_1.TG_MAGIC_1.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-11359 y=-18876 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_5.B VDD a_n6748_n35602# VDD s=11600,516 d=5800,258 l=40 w=200 x=-5418 y=-35393 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_3.MUX_1_1.IN2 VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=-13299 y=-54236 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD3 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=31532 y=-42054 sky130_fd_pr__pfet_01v8
x divider_top_2.DFF_MAG_0.TG_MAGIC_3.CLK VSS divider_top_2.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=-12608 y=44813 sky130_fd_pr__nfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=23620 y=72680 sky130_fd_pr__cap_mim_m3_1
x VSS VDD a_n1748_n35602# VDD s=11600,516 d=5800,258 l=40 w=200 x=-418 y=-35393 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a4 a_29155_n42235# VDD VDD s=17400,658 d=34800,1316 l=40 w=600 x=29213 y=-42234 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_6.TG_ANALOG_MUX_1.inverter_0.OUT divider_top_0.CLK ANALOG_MUX_MAG_6.IN_1 VDD s=5800,258 d=5800,258 l=40 w=200 x=64425 y=-3037 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_0.CLK divider_top_2.DivideBy2_magic_0.TG_MAGIC_1.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-9992 y=21855 sky130_fd_pr__pfet_01v8
x S6 ANALOG_MUX_MAG_2.OUT VSS VSS s=5800,258 d=5800,258 l=40 w=200 x=-3411 y=-1263 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_0.A divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT a_2819_n59243# VSS s=8700,358 d=8700,358 l=40 w=300 x=2975 y=-59242 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD2 divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a1 VSS VSS s=5800,258 d=5800,258 l=40 w=200 x=67516 y=-58756 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-7499 y=97448 sky130_fd_pr__pfet_01v8
x a_n6114_24567# divider_top_2.DivideBy2_magic_1.CLK VDD VDD s=34800,1316 d=34800,1316 l=40 w=600 x=-5475 y=24484 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a1 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=56075 y=-55797 sky130_fd_pr__pfet_01v8
x divider_top_1.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT divider_top_1.LD divider_top_1.DFF_MAG_0.TG_MAGIC_1.OUT VDD s=2900,158 d=5800,316 l=40 w=100 x=13495 y=-42365 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=24127 y=-39197 sky130_fd_pr__pfet_01v8
x divider_top_2.Q6 VSS a_n6907_115004# VSS s=8700,358 d=8700,358 l=40 w=300 x=-6906 y=115160 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.NAND_MAGIC_0.OUT divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT VDD s=5800,316 d=2900,158 l=40 w=100 x=20337 y=-22606 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT VDD divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=-11577 y=29088 sky130_fd_pr__pfet_01v8
x S7 F_IN divider_top_0.CLK VSS s=5800,258 d=5800,258 l=40 w=200 x=64131 y=-3766 sky130_fd_pr__nfet_01v8
x divider_top_3.MUX_1_2.SEL VDD divider_top_3.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=-17459 y=-55269 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_3.IN_1 VSS s=4933760,8904 l=2000 w=2000 x=7317 y=13467 sky130_fd_pr__cap_mim_m3_1
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=28940 y=61456 sky130_fd_pr__cap_mim_m3_1
x divider_top_3.DivideBy2_magic_1.inverter_2.IN VDD divider_top_3.DivideBy2_magic_1.TG_MAGIC_1.IN VDD s=5800,258 d=11600,516 l=40 w=200 x=-10599 y=-53298 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN VDD divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=-4322 y=-22352 sky130_fd_pr__pfet_01v8
x OUTB divider_top_3.DFF_MAG_0.TG_MAGIC_1.IN divider_top_3.DFF_MAG_0.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=13392 y=-61449 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK VDD divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VDD s=5800,258 d=11600,516 l=40 w=200 x=-5291 y=-40381 sky130_fd_pr__pfet_01v8
x a_8683_n1707# DN_OUT VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=12969 y=-898 sky130_fd_pr__pfet_01v8
x divider_top_0.Q2 a_45222_n20593# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=45280 y=-20592 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK VSS divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.inverter_0.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=-1888 y=-56674 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD2 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=81636 y=-41918 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.NAND_MAGIC_0.OUT divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-8660 y=54042 sky130_fd_pr__nfet_01v8
x D7 a_n7476_19187# divider_top_2.MUX_1_1.AND_1_0.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=-7475 y=19441 sky130_fd_pr__nfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=60860 y=39008 sky130_fd_pr__cap_mim_m3_1
x divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a3 a_36905_n22202# a_37003_n22814# VDD s=34800,1316 d=17400,658 l=40 w=600 x=37174 y=-22201 sky130_fd_pr__pfet_01v8
x a_n15003_n16599# VDD DIV_OUT VDD s=11600,458 d=11600,458 l=60 w=400 x=-13232 y=-16535 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a3 a_47259_n61008# VSS VSS s=8700,358 d=17400,716 l=40 w=300 x=47317 y=-61007 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT VDD divider_top_1.P2 VDD s=5800,258 d=5800,258 l=40 w=200 x=-6422 y=-41699 sky130_fd_pr__pfet_01v8
x D0 VSS divider_top_0.MUX_1_1.a1 VSS s=11600,516 d=5800,258 l=40 w=200 x=-13943 y=-22802 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK VDD divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-6185 y=-23790 sky130_fd_pr__pfet_01v8
x divider_top_0.CLK VDD divider_top_0.DFF_MAG_0.TG_MAGIC_3.CLK VDD s=11600,516 d=5800,258 l=40 w=200 x=10618 y=-25859 sky130_fd_pr__pfet_01v8
x a_7683_n899# a_8211_n1707# VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=8505 y=-1706 sky130_fd_pr__nfet_01v8
x a_n9457_1489# a_n13363_1489# VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=-7922 y=1575 sky130_fd_pr__pfet_01v8
x D19 a_6965_n59438# VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=8392 y=-59185 sky130_fd_pr__nfet_01v8
x divider_top_3.Q1 a_7260_n62043# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=8072 y=-62042 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a1 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=-7598 y=78789 sky130_fd_pr__pfet_01v8
x divider_top_0.CLK divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-5182 y=-21922 sky130_fd_pr__nfet_01v8
x divider_top_0.DivideBy2_magic_0.Q divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-14798 y=-23523 sky130_fd_pr__pfet_01v8
x a_n13836_25914# divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_0.B a_n13810_25856# VDD s=5800,258 d=11600,516 l=40 w=200 x=-13809 y=26012 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_1.B VDD divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT VDD s=8700,358 d=8700,358 l=40 w=300 x=3277 y=-25075 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD1 divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.inverter_2_0.VIN a_74988_n25934# VSS s=8700,358 d=17400,716 l=40 w=300 x=75340 y=-25933 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_0.CLK divider_top_3.DivideBy2_magic_0.TG_MAGIC_1.IN divider_top_3.DivideBy2_magic_0.TG_MAGIC_1.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=-9445 y=-58555 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.3_in_and_out VSS a_496_n41075# VSS s=8700,358 d=17400,716 l=40 w=300 x=864 y=-41075 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.inverter_0.OUT divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.IN divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.OUT VDD s=2900,158 d=5800,316 l=40 w=100 x=-11557 y=-58140 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_0.CLK divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.CLK VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=-9375 y=-24461 sky130_fd_pr__nfet_01v8
x a_51530_1826# a_52002_1826# VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=52296 y=1826 sky130_fd_pr__nfet_01v8
x D7 a_n6587_11751# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-5852 y=11111 sky130_fd_pr__pfet_01v8
x OUTB divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-4783 y=-59380 sky130_fd_pr__nfet_01v8
x divider_top_1.AND_1_1.VOUT a_n20222_n38618# a_n19912_n38619# VSS s=8700,358 d=17400,716 l=40 w=300 x=-19755 y=-38618 sky130_fd_pr__nfet_01v8
x a_n13363_1489# VDD PRE_SCALAR VDD s=11600,458 d=11600,458 l=60 w=400 x=-12064 y=1575 sky130_fd_pr__pfet_01v8
x a_50799_n3324# a_51327_n4132# VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=51695 y=-3323 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a1 divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.inverter_2_0.VIN a_76685_n40551# VSS s=8700,358 d=17400,716 l=40 w=300 x=77037 y=-40550 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.3_in_and_out_p3 VDD a_n364_n37713# VDD s=5800,258 d=5800,258 l=40 w=200 x=766 y=-37642 sky130_fd_pr__pfet_01v8
x VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.CLK VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.inverter_0.OUT VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=44112 y=1797 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a3 a_68078_n42216# a_68176_n42828# VDD s=34800,1316 d=17400,658 l=40 w=600 x=68347 y=-42215 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT VDD divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN VDD s=5800,258 d=11600,516 l=40 w=200 x=-9090 y=55076 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-1277 y=-56624 sky130_fd_pr__nfet_01v8
x divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.inverter_0.OUT divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-13252 y=-18511 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a3 a_83630_n60241# a_83728_n60853# VDD s=34800,1316 d=17400,658 l=40 w=600 x=83899 y=-60240 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a4 a_74274_n56826# VDD VDD s=17400,658 d=34800,1316 l=40 w=600 x=74332 y=-56825 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-28639 y=-54963 sky130_fd_pr__nfet_01v8
x D5 VDD a_n2446_n26987# VDD s=11600,516 d=5800,258 l=40 w=200 x=-1116 y=-27340 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD2 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=84632 y=-24329 sky130_fd_pr__pfet_01v8
x divider_top_3.Q2 VDD a_4704_n53743# VDD s=11600,516 d=5800,258 l=40 w=200 x=5593 y=-53504 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN VDD divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=-3624 y=-38943 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_5.D1 divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=64723 y=-59184 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.inverter_2_0.VIN VSS divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a4 VSS s=2900,158 d=5800,316 l=40 w=100 x=82644 y=-24197 sky130_fd_pr__nfet_01v8
x a_n12801_79569# VDD divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.VOUT VDD s=34800,1316 d=34800,1316 l=40 w=600 x=-12162 y=79652 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_2.inverter_0.OUT ANALOG_MUX_MAG_2.OUT divider_top_0.OUT1 VSS s=5800,258 d=5800,258 l=40 w=200 x=-3215 y=-880 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_3.IN_1 VSS s=4933760,8904 l=2000 w=2000 x=14277 y=10855 sky130_fd_pr__cap_mim_m3_1
x OUTB divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=23827 y=-56943 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT VDD divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_1.VOUT VDD s=5800,316 d=2900,158 l=40 w=100 x=2974 y=-41667 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_1.CLK divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_2.DivideBy2_magic_1.inverter_2.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-5953 y=19254 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD1 VSS divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a1 VSS s=11600,516 d=5800,258 l=40 w=200 x=-10475 y=104815 sky130_fd_pr__nfet_01v8
x divider_top_2.P3 a_n5476_24638# VDD VDD s=17400,658 d=34800,1316 l=40 w=600 x=-5475 y=25103 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD2 divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a1 VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=81964 y=-37436 sky130_fd_pr__pfet_01v8
x OUT divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_0.inverter_0.OUT VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=-2077 y=-37625 sky130_fd_pr__pfet_01v8
x a_n1062_n25118# divider_top_0.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_0.VOUT VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=-963 y=-24383 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.IN VSS s=2900,158 d=5800,316 l=40 w=100 x=24318 y=-56335 sky130_fd_pr__nfet_01v8
x VDD a_32652_n28# VSS VSS s=5800,258 d=5800,258 l=100 w=200 x=33026 y=-27 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_3.IN_1 VSS s=4933760,8904 l=2000 w=2000 x=4997 y=26527 sky130_fd_pr__cap_mim_m3_1
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=71500 y=83904 sky130_fd_pr__cap_mim_m3_1
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-7772 y=56743 sky130_fd_pr__pfet_01v8
x a_51530_1826# a_52002_1826# VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=53916 y=2634 sky130_fd_pr__pfet_01v8
x a_51327_n4132# VSS a_51799_n4132# VSS s=11600,458 d=11600,458 l=60 w=400 x=51975 y=-4131 sky130_fd_pr__nfet_01v8
x divider_top_3.Q5 VSS divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.NOR_MAGIC_0.VOUT VSS s=11600,516 d=5800,258 l=40 w=200 x=19865 y=-58857 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.IN1 divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=-11032 y=65048 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_0.CLK divider_top_2.DivideBy2_magic_0.TG_MAGIC_2.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-11310 y=20159 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_0.D1 a_81683_n23891# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=81741 y=-23890 sky130_fd_pr__nfet_01v8
x divider_top_1.DFF_MAG_0.TG_MAGIC_2.IN divider_top_1.DFF_MAG_0.TG_MAGIC_1.IN VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=14333 y=-43768 sky130_fd_pr__pfet_01v8
x divider_top_2.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_2.MUX_1_1.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-8013 y=20148 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a4 VDD a_45768_n22241# VDD s=34800,1316 d=17400,658 l=40 w=600 x=45728 y=-22240 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=54876 y=-41838 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=11455 y=-1706 sky130_fd_pr__nfet_01v8
x a_51327_n4132# VDD a_51799_n4132# VDD s=11600,458 d=11600,458 l=60 w=400 x=53359 y=-3323 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a3 a_59422_n42894# a_59324_n42282# VDD s=17400,658 d=34800,1316 l=40 w=600 x=59691 y=-42281 sky130_fd_pr__pfet_01v8
x a_n4946_n26987# divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_0.A a_n4957_n27341# VDD s=5800,258 d=11600,516 l=40 w=200 x=-4800 y=-27340 sky130_fd_pr__pfet_01v8
x divider_top_3.AND_1_0.VOUT a_n19519_n56729# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=-19460 y=-56728 sky130_fd_pr__nfet_01v8
x OUT VSS divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK VSS s=2900,158 d=2900,158 l=40 w=100 x=19640 y=-38832 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_0.A divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=-7634 y=34887 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_3.TG_ANALOG_MUX_0.inverter_0.OUT ANALOG_MUX_MAG_3.OUT LF_OFFCHIP VDD s=5800,258 d=5800,258 l=40 w=200 x=21998 y=-1246 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.CLK divider_top_3.DivideBy2_magic_1.TG_MAGIC_1.OUT divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=-10153 y=-54186 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-11494 y=767 sky130_fd_pr__nfet_01v8
x divider_top_0.CLK divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-2482 y=-24120 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_1.CLK divider_top_1.DivideBy2_magic_1.TG_MAGIC_2.inverter_0.OUT VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=-12259 y=-36125 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.VOUT a_n9240_64651# VDD VDD s=29000,1116 d=29000,1116 l=40 w=500 x=-8417 y=64423 sky130_fd_pr__pfet_01v8
x divider_top_2.Q4 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=-7498 y=96545 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD1 divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=72911 y=-55585 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD1 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=76162 y=-40958 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-5389 y=-40661 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD3 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a1 VDD s=11600,516 d=5800,258 l=40 w=200 x=-7430 y=68757 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD3 divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a1 VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=40995 y=-59147 sky130_fd_pr__pfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=76820 y=78292 sky130_fd_pr__cap_mim_m3_1
x VDD VDD VDD VDD d=11600,516 l=100 w=200 x=29363 y=1467 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.inverter_2_0.VIN VSS divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a4 VSS s=2900,158 d=5800,316 l=40 w=100 x=38713 y=-59015 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_6.D1 divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.IN1 VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=77473 y=-56383 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=64225 y=-24483 sky130_fd_pr__pfet_01v8
x OUT divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.IN divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-1882 y=-40711 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.3_in_and_out a_n1062_n25118# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=166 y=-25091 sky130_fd_pr__pfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=82140 y=39008 sky130_fd_pr__cap_mim_m3_1
x divider_top_3.DivideBy2_magic_1.CLK VSS divider_top_3.DivideBy2_magic_1.TG_MAGIC_2.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-11850 y=-54236 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=20719 y=-37809 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=38108 y=-41135 sky130_fd_pr__pfet_01v8
x divider_top_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_0.DFF_MAG_0.TG_MAGIC_3.IN VSS s=2900,158 d=5800,316 l=40 w=100 x=14789 y=-26747 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.CLK divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_3.DivideBy2_magic_0.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-9663 y=-59113 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a4 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=77548 y=-40857 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a3 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=45380 y=-21828 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD3 divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a1 VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=28184 y=-40994 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT divider_top_1.P3 VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-6128 y=-37625 sky130_fd_pr__pfet_01v8
x S7 ANALOG_MUX_MAG_6.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=62733 y=-3317 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_5.inverter_0.OUT VDD ANALOG_MUX_MAG_5.TG_ANALOG_MUX_1.inverter_0.OUT VDD s=5800,258 d=11600,516 l=40 w=200 x=21082 y=3178 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-28639 y=-55789 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a4 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=33434 y=-41155 sky130_fd_pr__pfet_01v8
x a_n7152_16322# VSS Tapered_Buffer_mag_0.IN VSS s=17400,716 d=17400,716 l=40 w=300 x=-6213 y=16239 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD2 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=67516 y=-59086 sky130_fd_pr__pfet_01v8
x a_n3499_n35632# a_n4259_n35394# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-3326 y=-35393 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=55471 y=-24549 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD2 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=84606 y=-25358 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=83244 y=-41019 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a3 a_65219_n57455# a_65121_n56843# VDD s=17400,658 d=34800,1316 l=40 w=600 x=65488 y=-56842 sky130_fd_pr__pfet_01v8
x a_n26846_n40949# VSS a_n26846_n40477# VSS s=11600,458 d=11600,458 l=60 w=400 x=-26819 y=-40948 sky130_fd_pr__nfet_01v8
x a_n26846_n39533# OUT_CORE VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=-26011 y=-37074 sky130_fd_pr__pfet_01v8
x divider_top_3.MUX_1_0.SEL VDD divider_top_3.MUX_1_0.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=-17433 y=-61198 sky130_fd_pr__pfet_01v8
x D6 a_n4641_n18803# divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_0.A VDD s=11600,516 d=5800,258 l=40 w=200 x=-4582 y=-18802 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=-3117 y=-59810 sky130_fd_pr__pfet_01v8
x VCO_0.Divide_By_2_magic_0.CLK VCO_0.Divide_By_2_magic_0.TG_MAGIC_1.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=41216 y=1797 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a4 VDD a_76533_n25608# VDD s=34800,1316 d=17400,658 l=40 w=600 x=76493 y=-25607 sky130_fd_pr__pfet_01v8
x a_n5904_25914# divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_0.B a_n5272_25856# VDD s=5800,258 d=11600,516 l=40 w=200 x=-5271 y=26012 sky130_fd_pr__pfet_01v8
x a_8683_n1707# VDD DN_OUT VDD s=11600,458 d=11600,458 l=60 w=400 x=13087 y=-898 sky130_fd_pr__pfet_01v8
x Tapered_Buffer_mag_5.IN VDD VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=44655 y=1417 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT VDD divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_0.VOUT VDD s=5800,316 d=2900,158 l=40 w=100 x=671 y=-25078 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_0.VOUT VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=-7433 y=34474 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_1.TG_MAGIC_1.inverter_0.OUT divider_top_2.DivideBy2_magic_1.TG_MAGIC_1.IN divider_top_2.DivideBy2_magic_1.TG_MAGIC_1.OUT VDD s=2900,158 d=5800,316 l=40 w=100 x=-4980 y=23054 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.inverter_2_0.VIN VSS divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a4 VSS s=5800,316 d=2900,158 l=40 w=100 x=55177 y=-24318 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-4882 y=-58772 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_2.DivideBy2_magic_0.Q VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-10930 y=18416 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=36411 y=-25242 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=40483 y=-41864 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a4 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=-11033 y=66049 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD1 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=-11948 y=90648 sky130_fd_pr__pfet_01v8
x a_89157_7417# a_88725_7417# a_89325_7251# VSS s=30240,1004 d=30240,1004 l=168 w=0 x=89157 y=7417 sky130_fd_pr__res_xhigh_po_0p35
x a_n9457_1489# VDD a_n13363_1489# VDD s=11600,458 d=11600,458 l=60 w=400 x=-8040 y=1575 sky130_fd_pr__pfet_01v8
x divider_top_2.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_2.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-12608 y=44911 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a3 a_28465_n22191# a_28563_n22803# VDD s=34800,1316 d=17400,658 l=40 w=600 x=28734 y=-22190 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=58943 y=-24580 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a4 VDD s=5800,316 d=2900,158 l=40 w=100 x=86716 y=-41050 sky130_fd_pr__pfet_01v8
x divider_top_2.AND_1_1.inverter_2_0.VIN divider_top_2.AND_1_1.VOUT VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=-5873 y=13719 sky130_fd_pr__pfet_01v8
x D5 a_n22693_n22052# divider_top_0.AND_1_0.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=-22438 y=-22051 sky130_fd_pr__nfet_01v8
x a_n13836_38914# a_n13810_38856# divider_top_2.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.A VDD s=11600,516 d=5800,258 l=40 w=200 x=-13809 y=38914 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_0.CLK VDD divider_top_2.DivideBy2_magic_0.TG_MAGIC_1.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-9992 y=21953 sky130_fd_pr__pfet_01v8
x VCO_0.Divide_By_2_magic_0.CLK a_27797_n21# VCO_0.INV_1_mag_2.IN VSS s=5800,258 d=11600,516 l=100 w=200 x=28616 y=939 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD1 divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a1 VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-7435 y=87308 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_0.CLK divider_top_0.DivideBy2_magic_0.TG_MAGIC_1.IN divider_top_0.DivideBy2_magic_0.TG_MAGIC_1.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=-10258 y=-23853 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD1 divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=57263 y=-24450 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=-7499 y=97546 sky130_fd_pr__pfet_01v8
x VCO_0.Divide_By_2_magic_0.TG_MAGIC_1.inverter_0.OUT VCO_0.Divide_By_2_magic_0.TG_MAGIC_1.OUT VCO_0.Divide_By_2_magic_0.TG_MAGIC_1.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=40311 y=1432 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT VDD divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN VDD s=5800,258 d=11600,516 l=40 w=200 x=25864 y=-57323 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.CLK divider_top_1.DivideBy2_magic_0.TG_MAGIC_1.OUT divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=-10268 y=-41002 sky130_fd_pr__nfet_01v8
x divider_top_2.LD VSS a_n11299_57734# VSS s=40600,1516 d=40600,1516 l=40 w=700 x=-10387 y=57334 sky130_fd_pr__nfet_01v8
x divider_top_3.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_3.MUX_1_0.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-16948 y=-60270 sky130_fd_pr__pfet_01v8
x D14 VSS divider_top_1.3AND_MAGIC_0.A VSS s=11600,516 d=5800,258 l=40 w=200 x=-21773 y=-42163 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.VOUT VDD a_84927_n38435# VDD s=29000,1116 d=14500,558 l=40 w=500 x=84887 y=-38434 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-11577 y=29186 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_5.inverter_0.OUT ANALOG_MUX_MAG_3.OUT ANALOG_MUX_MAG_5.OUT VSS s=11600,516 d=5800,258 l=40 w=200 x=21336 y=2832 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_0.TG_MAGIC_1.OUT VDD divider_top_1.DivideBy2_magic_0.inverter_2.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=-11596 y=-41432 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-12438 y=767 sky130_fd_pr__nfet_01v8
x divider_top_0.Q7 VDD a_n7141_n18803# VDD s=5800,258 d=5800,258 l=40 w=200 x=-6426 y=-18802 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a4 a_47161_n60396# VDD VDD s=17400,658 d=34800,1316 l=40 w=600 x=47219 y=-60395 sky130_fd_pr__pfet_01v8
x a_51799_n1085# OUT VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=55141 y=-276 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.NAND_MAGIC_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-8660 y=54140 sky130_fd_pr__nfet_01v8
x divider_top_0.DivideBy2_magic_0.CLK VDD divider_top_0.DivideBy2_magic_0.TG_MAGIC_1.inverter_0.OUT VDD s=5800,258 d=11600,516 l=40 w=200 x=-11163 y=-23523 sky130_fd_pr__pfet_01v8
x OUTB divider_top_3.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=14199 y=-61499 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.VOUT a_67113_n57397# a_67113_n56601# VDD s=14500,558 d=29000,1116 l=40 w=500 x=67538 y=-56600 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_6.TG_ANALOG_MUX_1.inverter_0.OUT divider_top_0.CLK ANALOG_MUX_MAG_6.IN_1 VDD s=5800,258 d=11600,516 l=40 w=200 x=64621 y=-3037 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a1 divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=-7598 y=78887 sky130_fd_pr__pfet_01v8
x a_6313_n24706# a_5553_n25090# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=6485 y=-25089 sky130_fd_pr__pfet_01v8
x a_n26846_n39533# VSS OUT_CORE VSS s=11600,458 d=11600,458 l=60 w=400 x=-26819 y=-39532 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=57846 y=-25278 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD2 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=-11827 y=117919 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT VSS divider_top_3.P3 VSS s=2900,158 d=2900,158 l=40 w=100 x=-5523 y=-56016 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.IN divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT VDD s=5800,316 d=2900,158 l=40 w=100 x=-10174 y=27640 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.inverter_0.OUT divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-5182 y=-22337 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_1.CLK divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.CLK VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-8170 y=-54616 sky130_fd_pr__pfet_01v8
x a_37003_n22814# VSS divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.VOUT VSS s=17400,716 d=17400,716 l=40 w=300 x=37401 y=-22813 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a1 divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=82035 y=-24427 sky130_fd_pr__pfet_01v8
x a_n28666_n57678# OUT_USB VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=-28639 y=-56143 sky130_fd_pr__nfet_01v8
x VCO_0.INV_1_mag_5.IN VCO_0.INV_1_mag_5.OUT VSS VSS s=11600,458 d=11600,458 l=100 w=400 x=35269 y=2118 sky130_fd_pr__nfet_01v8
x VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.inverter_0.OUT VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.IN VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=43305 y=1432 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.CLK divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-12358 y=-35517 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_0.D1 VSS divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.IN1 VSS s=17400,716 d=17400,716 l=40 w=300 x=-9108 y=118749 sky130_fd_pr__nfet_01v8
x a_51530_1826# VDD a_52002_1826# VDD s=11600,458 d=11600,458 l=60 w=400 x=54034 y=2634 sky130_fd_pr__pfet_01v8
x a_n9251_72640# a_n9251_73091# a_n9225_72680# VSS s=29000,1116 d=29000,1116 l=40 w=500 x=-9224 y=72640 sky130_fd_pr__nfet_01v8
x VCO_0.INV_1_mag_3.IN VDD VCO_0.INV_1_mag_3.OUT VDD s=11600,458 d=11600,458 l=100 w=400 x=31008 y=440 sky130_fd_pr__pfet_01v8
x divider_top_3.3AND_MAGIC_0.A VDD a_n21506_n62155# VDD s=11600,516 d=5800,258 l=40 w=200 x=-20767 y=-62128 sky130_fd_pr__pfet_01v8
x OUTB divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=-100 y=-56016 sky130_fd_pr__nfet_01v8
x divider_top_1.Q5 VSS a_73025_n37067# VSS s=8700,358 d=8700,358 l=40 w=300 x=73181 y=-37066 sky130_fd_pr__nfet_01v8
x a_n8246_37311# VDD divider_top_2.divider_magic_0/P3_Gen_magic_0.3_in_and_out_p3 VDD s=11600,516 d=5800,258 l=40 w=200 x=-7511 y=37213 sky130_fd_pr__pfet_01v8
x a_32223_n26287# VDD divider_top_0.Q1 VDD s=34800,1316 d=34800,1316 l=40 w=600 x=32704 y=-25674 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.NOR_MAGIC_1.VOUT a_19534_n24274# a_19224_n24275# VSS s=17400,716 d=8700,358 l=40 w=300 x=19592 y=-24273 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD1 VSS divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a1 VSS s=11600,516 d=5800,258 l=40 w=200 x=54996 y=-58791 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.inverter_2_0.VIN VSS divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a3 VSS s=5800,316 d=2900,158 l=40 w=100 x=-11978 y=91159 sky130_fd_pr__nfet_01v8
x D5 VSS a_71320_n25903# VSS s=8700,358 d=8700,358 l=40 w=300 x=71476 y=-25902 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD2 VSS divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a1 VSS s=5800,258 d=11600,516 l=40 w=200 x=86131 y=-58701 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.IN VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=23164 y=-56005 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT VDD divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_1.VOUT VDD s=2900,158 d=2900,158 l=40 w=100 x=2472 y=-20966 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_0.CLK VSS divider_top_3.DivideBy2_magic_0.TG_MAGIC_1.inverter_0.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=-9762 y=-58505 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.inverter_0.OUT divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-1277 y=-57039 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.VOUT a_76033_n39269# VSS VSS s=29000,1116 d=29000,1116 l=40 w=500 x=76216 y=-39268 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.IN1 VSS a_75987_n23960# VSS s=8700,358 d=8700,358 l=40 w=300 x=76143 y=-23959 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=24122 y=-55920 sky130_fd_pr__pfet_01v8
x divider_top_0.CLK VDD divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK VDD s=5800,258 d=5800,258 l=40 w=200 x=-1795 y=-25108 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_1.A VDD divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT VDD s=17400,716 d=8700,358 l=40 w=300 x=4482 y=-55869 sky130_fd_pr__pfet_01v8
x divider_top_1.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT divider_top_1.LD divider_top_1.DFF_MAG_0.TG_MAGIC_1.OUT VDD s=5800,316 d=2900,158 l=40 w=100 x=12907 y=-42365 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a1 divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.inverter_2_0.VIN a_64575_n55195# VSS s=8700,358 d=17400,716 l=40 w=300 x=64927 y=-55194 sky130_fd_pr__nfet_01v8
x divider_top_1.P2 VDD divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.IN VDD s=11600,516 d=5800,258 l=40 w=200 x=-6520 y=-40381 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_1.CLK divider_top_2.DivideBy2_magic_1.inverter_2.IN divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-5953 y=19352 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=28473 y=-41822 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD1 divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a1 VSS VSS s=5800,258 d=5800,258 l=40 w=200 x=-10475 y=104913 sky130_fd_pr__nfet_01v8
x a_n13836_26690# VDD a_n13810_25856# VDD s=11600,516 d=5800,258 l=40 w=200 x=-13809 y=26690 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD3 divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=30958 y=-24434 sky130_fd_pr__pfet_01v8
x a_8211_n1707# VDD a_8683_n1707# VDD s=11600,458 d=11600,458 l=60 w=400 x=10243 y=-898 sky130_fd_pr__pfet_01v8
x a_n6114_24567# divider_top_2.DivideBy2_magic_1.CLK VSS VSS s=17400,716 d=17400,716 l=40 w=300 x=-6087 y=24567 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a1 a_27911_n23996# divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=28165 y=-23995 sky130_fd_pr__nfet_01v8
x D2 a_2554_n19011# VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=3981 y=-19408 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.inverter_0.OUT divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-4484 y=-38928 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK VDD divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-7772 y=56841 sky130_fd_pr__pfet_01v8
x a_84927_n39231# a_85299_n39231# a_85397_n39231# VSS s=29000,1116 d=29000,1116 l=40 w=500 x=85357 y=-39230 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a1 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=-11032 y=65146 sky130_fd_pr__pfet_01v8
x F_IN divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=-8660 y=56350 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_0.CLK VDD divider_top_2.DivideBy2_magic_0.TG_MAGIC_2.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-11310 y=20257 sky130_fd_pr__pfet_01v8
x OUTB VDD divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=28379 y=-56681 sky130_fd_pr__pfet_01v8
x divider_top_2.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD divider_top_2.MUX_1_1.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=-8013 y=20246 sky130_fd_pr__pfet_01v8
x divider_top_0.CLK a_80692_n22412# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=80750 y=-22411 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a3 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=64725 y=-59883 sky130_fd_pr__pfet_01v8
x divider_top_1.Q2 a_3339_n43326# divider_top_1.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.B VSS s=11600,516 d=11600,516 l=40 w=200 x=4369 y=-43325 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a4 VDD s=5800,316 d=2900,158 l=40 w=100 x=73684 y=-41057 sky130_fd_pr__pfet_01v8
x a_n3545_n53713# a_n3556_n53505# divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_0.A VDD s=11600,516 d=5800,258 l=40 w=200 x=-3497 y=-53504 sky130_fd_pr__pfet_01v8
x divider_top_1.MUX_1_0.VOUT divider_top_1.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=-17261 y=-38058 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a4 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=86508 y=-24459 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_0.B VDD divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT VDD s=8700,358 d=8700,358 l=40 w=300 x=-7634 y=34985 sky130_fd_pr__pfet_01v8
x D19 a_6965_n55964# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=8392 y=-55755 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.C VSS a_5458_n41084# VSS s=8700,358 d=17400,716 l=40 w=300 x=5826 y=-41084 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.inverter_0.OUT divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-12554 y=-40029 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT divider_top_2.P3 VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=-7503 y=26094 sky130_fd_pr__pfet_01v8
x VDD VSS a_27797_n21# VSS s=5800,258 d=5800,258 l=100 w=200 x=28645 y=-20 sky130_fd_pr__nfet_01v8
x divider_top_2.Q4 divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=-7498 y=96643 sky130_fd_pr__pfet_01v8
x a_n5904_38914# a_n5272_38856# divider_top_2.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.A VDD s=11600,516 d=5800,258 l=40 w=200 x=-5271 y=38914 sky130_fd_pr__pfet_01v8
x S1 F_IN ANALOG_MUX_MAG_1.OUT VSS s=5800,258 d=5800,258 l=40 w=200 x=-1845 y=1108 sky130_fd_pr__nfet_01v8
x divider_top_3.LD a_25462_n59506# VDD VDD s=20300,758 d=40600,1516 l=40 w=700 x=25520 y=-59505 sky130_fd_pr__pfet_01v8
x D6 divider_top_0.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=-22536 y=-21514 sky130_fd_pr__pfet_01v8
x D14 divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=48737 y=-42104 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD3 divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-7430 y=68855 sky130_fd_pr__pfet_01v8
x PFD_0.PFD_UP_0/PFD_INV_0.IN VSS a_1591_747# VSS s=6960,356 d=3480,178 l=30 w=120 x=1561 y=747 sky130_fd_pr__nfet_01v8
x divider_top_1.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_1.LD divider_top_1.DFF_MAG_0.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=13103 y=-42780 sky130_fd_pr__nfet_01v8
x divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.inverter_0.OUT divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-13448 y=-23438 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a3 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=55971 y=-59949 sky130_fd_pr__pfet_01v8
x divider_top_1.Q3 VDD a_6567_n37645# VDD s=5800,258 d=5800,258 l=40 w=200 x=7281 y=-37644 sky130_fd_pr__pfet_01v8
x a_84601_n22640# VSS a_85150_n22640# VSS s=29000,1116 d=14500,558 l=40 w=500 x=85110 y=-22639 sky130_fd_pr__nfet_01v8
x VCO_0.INV_1_mag_1.OUT a_27797_n21# VCO_0.INV_1_mag_3.IN VSS s=5800,258 d=11600,516 l=100 w=200 x=28616 y=489 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_0.Q divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-13593 y=-58225 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_0.CLK divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.CLK VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-8170 y=-59163 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a1 divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.inverter_2_0.VIN a_n10360_114996# VSS s=8700,358 d=17400,716 l=40 w=300 x=-10359 y=115348 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT VDD divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN VDD s=11600,516 d=5800,258 l=40 w=200 x=-9090 y=57384 sky130_fd_pr__pfet_01v8
x divider_top_3.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD divider_top_3.MUX_1_2.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=-15655 y=-55968 sky130_fd_pr__pfet_01v8
x a_n16774_n41336# VSS divider_top_1.MUX_1_0.VOUT VSS s=17400,716 d=17400,716 l=40 w=300 x=-16375 y=-41335 sky130_fd_pr__nfet_01v8
x divider_top_0.MUX_1_0.IN1 divider_top_0.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=-17959 y=-26467 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD1 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=72298 y=-40927 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_5.TG_ANALOG_MUX_1.inverter_0.OUT ANALOG_MUX_MAG_5.OUT ANALOG_MUX_MAG_3.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=21434 y=3178 sky130_fd_pr__pfet_01v8
x VCO_0.Divide_By_2_magic_0.TG_MAGIC_1.inverter_0.OUT VCO_0.Divide_By_2_magic_0.TG_MAGIC_1.IN VCO_0.Divide_By_2_magic_0.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=40409 y=1432 sky130_fd_pr__pfet_01v8
x OUTB VDD divider_top_3.DFF_MAG_0.TG_MAGIC_3.CLK VDD s=5800,258 d=5800,258 l=40 w=200 x=12215 y=-60561 sky130_fd_pr__pfet_01v8
x D0 VDD a_n7446_n26987# VDD s=11600,516 d=5800,258 l=40 w=200 x=-6116 y=-27340 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_1.TG_MAGIC_2.inverter_0.OUT divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_0.DivideBy2_magic_1.inverter_2.IN VDD s=5800,316 d=2900,158 l=40 w=100 x=-14254 y=-19899 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.inverter_2_0.VIN VSS divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a4 VSS s=5800,316 d=2900,158 l=40 w=100 x=-10813 y=74097 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a1 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=-11001 y=61478 sky130_fd_pr__pfet_01v8
x S1 VDD ANALOG_MUX_MAG_1.TG_ANALOG_MUX_0.inverter_0.OUT VDD s=5800,258 d=11600,516 l=40 w=200 x=-2295 y=762 sky130_fd_pr__pfet_01v8
x VSS divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_0.A a_n3240_n62043# VDD s=5800,258 d=11600,516 l=40 w=200 x=-3083 y=-62042 sky130_fd_pr__pfet_01v8
x D3 a_n21324_n24738# divider_top_0.3AND_MAGIC_0.B VDD s=11600,458 d=23200,916 l=40 w=400 x=-20956 y=-24737 sky130_fd_pr__pfet_01v8
x divider_top_2.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_2.MUX_1_2.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-7037 y=15159 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.OUT VDD divider_top_0.MUX_1_1.IN2 VDD s=5800,258 d=5800,258 l=40 w=200 x=-14798 y=-19914 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.VOUT a_38897_n21960# VDD VDD s=14500,558 d=29000,1116 l=40 w=500 x=38955 y=-21959 sky130_fd_pr__pfet_01v8
x a_n11097_n16599# VDD a_n15003_n16599# VDD s=11600,458 d=11600,458 l=60 w=400 x=-9444 y=-16535 sky130_fd_pr__pfet_01v8
x D10 VDD a_n11585_38924# VDD s=11600,516 d=5800,258 l=40 w=200 x=-11558 y=40206 sky130_fd_pr__pfet_01v8
x divider_top_0.P2 VSS divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.IN VSS s=5800,316 d=2900,158 l=40 w=100 x=-7218 y=-24070 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_0.TG_MAGIC_0.inverter_0.OUT divider_top_3.DivideBy2_magic_0.TG_MAGIC_1.OUT divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-9957 y=-59528 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT VSS divider_top_3.P2 VSS s=2900,158 d=2900,158 l=40 w=100 x=-5523 y=-59430 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-6184 y=-21364 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_3.D1 VSS a_45214_n24046# VSS s=8700,358 d=8700,358 l=40 w=300 x=45370 y=-24045 sky130_fd_pr__nfet_01v8
x divider_top_3.Q4 a_2204_n61659# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=3191 y=-62042 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.OUT VSS divider_top_2.DivideBy2_magic_0.Q VSS s=2900,158 d=2900,158 l=40 w=100 x=-10930 y=18514 sky130_fd_pr__nfet_01v8
x S5 LF_OFFCHIP ANALOG_MUX_MAG_3.OUT VSS s=11600,516 d=5800,258 l=40 w=200 x=21508 y=-900 sky130_fd_pr__nfet_01v8
x a_8211_n1707# VSS a_8683_n1707# VSS s=11600,458 d=11600,458 l=60 w=400 x=8623 y=-1706 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD1 divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=73107 y=-55585 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=68197 y=-59914 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD1 divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=-11948 y=90746 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.IN1 divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=59637 y=-59281 sky130_fd_pr__pfet_01v8
x OUTB divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=-100 y=-59430 sky130_fd_pr__nfet_01v8
x S6 ANALOG_MUX_MAG_2.TG_ANALOG_MUX_0.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-4057 y=-1609 sky130_fd_pr__pfet_01v8
x OUT divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.IN divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-2078 y=-40711 sky130_fd_pr__nfet_01v8
x D1 a_5859_n27341# divider_top_0.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.A VDD s=11600,516 d=5800,258 l=40 w=200 x=5917 y=-27340 sky130_fd_pr__pfet_01v8
x a_52002_1826# OUTB VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=53476 y=1826 sky130_fd_pr__nfet_01v8
x divider_top_3.MUX_1_1.IN2 divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-13397 y=-53578 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD1 VSS divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a1 VSS s=11600,516 d=5800,258 l=40 w=200 x=53603 y=-20636 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a4 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=-7499 y=97644 sky130_fd_pr__pfet_01v8
x divider_top_0.CLK divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-1501 y=-21034 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_6.D1 divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=72475 y=-24465 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-2823 y=-58492 sky130_fd_pr__pfet_01v8
x OUTB divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT divider_top_3.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_0.VOUT VSS s=5800,316 d=2900,158 l=40 w=100 x=-2279 y=-56066 sky130_fd_pr__nfet_01v8
x VSS VSS a_n5878_31368# VSS s=11600,516 d=11600,516 l=40 w=200 x=-5877 y=31328 sky130_fd_pr__nfet_01v8
x a_n13363_1489# VDD PRE_SCALAR VDD s=11600,458 d=11600,458 l=60 w=400 x=-13244 y=1575 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD3 divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.inverter_2_0.VIN a_36753_n60683# VSS s=8700,358 d=17400,716 l=40 w=300 x=37105 y=-60682 sky130_fd_pr__nfet_01v8
x a_89157_8081# a_88725_8081# a_89325_7915# VSS s=30240,1004 d=30240,1004 l=168 w=0 x=89157 y=8081 sky130_fd_pr__res_xhigh_po_0p35
x divider_top_0.DivideBy2_magic_0.inverter_2.IN VSS divider_top_0.DivideBy2_magic_0.TG_MAGIC_1.IN VSS s=5800,316 d=2900,158 l=40 w=100 x=-12392 y=-23803 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a3 a_50224_n42928# VSS VSS s=8700,358 d=17400,716 l=40 w=300 x=50282 y=-42927 sky130_fd_pr__nfet_01v8
x VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.OUT VDD Tapered_Buffer_mag_5.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=44753 y=2735 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD3 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=36338 y=-37552 sky130_fd_pr__pfet_01v8
x a_n5904_26690# VDD a_n5272_25856# VDD s=11600,516 d=5800,258 l=40 w=200 x=-5271 y=26690 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=87811 y=-59161 sky130_fd_pr__pfet_01v8
x OUTB a_54822_n57235# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=54880 y=-57234 sky130_fd_pr__nfet_01v8
x divider_top_0.MUX_1_2.SEL divider_top_0.MUX_1_2.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-18932 y=-21496 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD1 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=45878 y=-56731 sky130_fd_pr__pfet_01v8
x OUT VDD divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VDD s=5800,258 d=11600,516 l=40 w=200 x=23418 y=-39212 sky130_fd_pr__pfet_01v8
x a_n9256_91152# VDD divider_top_2.7b_counter_new_0.mod_dff_magic_4.D1 VDD s=29000,1116 d=29000,1116 l=40 w=500 x=-8433 y=91152 sky130_fd_pr__pfet_01v8
x VSS VSS a_82085_n60567# VSS s=8700,358 d=8700,358 l=40 w=300 x=82241 y=-60566 sky130_fd_pr__nfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=60860 y=67068 sky130_fd_pr__cap_mim_m3_1
x D14 VDD a_3252_n43578# VDD s=11600,516 d=5800,258 l=40 w=200 x=4581 y=-43931 sky130_fd_pr__pfet_01v8
x divider_top_1.Q4 a_1057_n35394# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=1869 y=-35393 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD2 divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=86131 y=-59031 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-5486 y=-37955 sky130_fd_pr__nfet_01v8
x F_IN VDD divider_top_2.DFF_MAG_0.TG_MAGIC_3.CLK VDD s=11600,516 d=5800,258 l=40 w=200 x=-12328 y=43931 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD1 divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a1 VSS VSS s=5800,258 d=5800,258 l=40 w=200 x=44495 y=-24123 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD2 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a1 VDD s=11600,516 d=5800,258 l=40 w=200 x=81474 y=-37436 sky130_fd_pr__pfet_01v8
x a_8211_n1707# a_8683_n1707# VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=9653 y=-898 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a1 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=36613 y=-21090 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_0.B a_1418_n21703# VSS VSS s=8700,358 d=8700,358 l=40 w=300 x=1672 y=-21702 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD2 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=62429 y=-21929 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_0.DivideBy2_magic_0.Q VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-14896 y=-24461 sky130_fd_pr__nfet_01v8
x a_64508_n42797# VDD divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.VOUT VDD s=34800,1316 d=34800,1316 l=40 w=600 x=64989 y=-42184 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-14078 y=-15727 sky130_fd_pr__nfet_01v8
x a_n17472_n24745# VDD divider_top_0.MUX_1_0.VOUT VDD s=34800,1316 d=34800,1316 l=40 w=600 x=-16990 y=-25656 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.VOUT VDD a_n8434_90271# VDD s=29000,1116 d=14500,558 l=40 w=500 x=-8433 y=90231 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_3.TG_ANALOG_MUX_1.inverter_0.OUT ANALOG_MUX_MAG_3.IN_1 ANALOG_MUX_MAG_3.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=21704 y=-171 sky130_fd_pr__pfet_01v8
x VCO_0.Divide_By_2_magic_0.CLK VCO_0.INV_1_mag_2.IN a_27797_n21# VSS s=11600,516 d=5800,258 l=100 w=200 x=28142 y=939 sky130_fd_pr__nfet_01v8
x divider_top_0.CLK divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=18844 y=-22241 sky130_fd_pr__nfet_01v8
x divider_top_3.DFF_MAG_0.TG_MAGIC_3.CLK VSS divider_top_3.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=16801 y=-61499 sky130_fd_pr__nfet_01v8
x divider_top_0.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD divider_top_0.MUX_1_1.a3 VDD s=5800,316 d=2900,158 l=40 w=100 x=-13458 y=-21544 sky130_fd_pr__pfet_01v8
x a_66782_n39286# VDD divider_top_1.7b_counter_new_0.mod_dff_magic_5.D1 VDD s=29000,1116 d=29000,1116 l=40 w=500 x=67291 y=-38489 sky130_fd_pr__pfet_01v8
x divider_top_1.MUX_1_2.SEL VDD divider_top_1.MUX_1_2.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=-17940 y=-38087 sky130_fd_pr__pfet_01v8
x OUTB divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.IN divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=-1571 y=-58822 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_1.TG_MAGIC_0.inverter_0.OUT divider_top_3.DivideBy2_magic_1.TG_MAGIC_1.OUT divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.OUT VDD s=5800,316 d=2900,158 l=40 w=100 x=-10153 y=-54601 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=-8052 y=56939 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=59139 y=-24580 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.IN1 VSS a_n10512_91393# VSS s=8700,358 d=8700,358 l=40 w=300 x=-10511 y=91549 sky130_fd_pr__nfet_01v8
x a_5554_n19011# divider_top_0.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.A a_5543_n18803# VDD s=5800,258 d=11600,516 l=40 w=200 x=5699 y=-18802 sky130_fd_pr__pfet_01v8
x divider_top_3.MUX_1_1.a3 a_n11082_n55423# VSS VSS s=8700,358 d=17400,716 l=40 w=300 x=-11023 y=-55422 sky130_fd_pr__nfet_01v8
x a_n20124_n37911# VDD divider_top_1.MUX_1_2.SEL VDD s=11600,516 d=5800,258 l=40 w=200 x=-19033 y=-37910 sky130_fd_pr__pfet_01v8
x a_n15003_n16599# DIV_OUT VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=-10774 y=-15727 sky130_fd_pr__nfet_01v8
x divider_top_2.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_2.LD divider_top_2.DFF_MAG_0.TG_MAGIC_1.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=-12658 y=45522 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_0.Q a_n11726_n57683# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=-11667 y=-57682 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a4 VSS a_n12715_110342# VSS s=17400,716 d=8700,358 l=40 w=300 x=-12688 y=109904 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=11573 y=-1706 sky130_fd_pr__nfet_01v8
x a_51327_n4132# a_51799_n4132# VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=53477 y=-3323 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_0.TG_MAGIC_2.inverter_0.OUT divider_top_0.DivideBy2_magic_0.inverter_2.IN divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-13960 y=-24826 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.inverter_2_0.VIN VSS divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a3 VSS s=5800,316 d=2900,158 l=40 w=100 x=50049 y=-60245 sky130_fd_pr__nfet_01v8
x divider_top_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_0.DFF_MAG_0.TG_MAGIC_1.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=13439 y=-27177 sky130_fd_pr__pfet_01v8
x a_n8246_37311# divider_top_2.divider_magic_0/P3_Gen_magic_0.3_in_and_out_p3 VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-7511 y=37311 sky130_fd_pr__pfet_01v8
x divider_top_0.CLK VDD divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-5181 y=-25108 sky130_fd_pr__pfet_01v8
x divider_top_0.MUX_1_0.SEL VSS divider_top_0.MUX_1_0.a1 VSS s=5800,258 d=11600,516 l=40 w=200 x=-18736 y=-26826 sky130_fd_pr__nfet_01v8
x D17 a_n20819_n59711# a_n21129_n59711# VDD s=17400,658 d=34800,1316 l=40 w=600 x=-20760 y=-59710 sky130_fd_pr__pfet_01v8
x divider_top_1.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_1.MUX_1_1.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-12466 y=-38135 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a3 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-11978 y=91257 sky130_fd_pr__nfet_01v8
x S4 VSS ANALOG_MUX_MAG_5.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=20036 y=2898 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=76948 y=-24497 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_1.inverter_2.IN VDD divider_top_0.DivideBy2_magic_1.TG_MAGIC_1.IN VDD s=5800,258 d=11600,516 l=40 w=200 x=-12000 y=-18596 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD1 divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=53773 y=-21995 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD1 VSS divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a1 VSS s=11600,516 d=5800,258 l=40 w=200 x=-10589 y=90576 sky130_fd_pr__nfet_01v8
x divider_top_0.CLK divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.IN VSS s=5800,316 d=2900,158 l=40 w=100 x=19629 y=-21633 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_3.IN_1 VSS s=4933760,8904 l=2000 w=2000 x=4997 y=21303 sky130_fd_pr__cap_mim_m3_1
x divider_top_2.DivideBy2_magic_1.CLK divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_2.DivideBy2_magic_1.inverter_2.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-5953 y=19450 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD1 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=75268 y=-24367 sky130_fd_pr__pfet_01v8
x a_52002_1826# VDD OUTB VDD s=11600,458 d=11600,458 l=60 w=400 x=58058 y=2634 sky130_fd_pr__pfet_01v8
x divider_top_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_0.DFF_MAG_0.TG_MAGIC_3.IN divider_top_0.DFF_MAG_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=14299 y=-26747 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=58078 y=1826 sky130_fd_pr__nfet_01v8
x a_2554_n26987# a_2543_n27341# divider_top_0.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.B VDD s=11600,516 d=5800,258 l=40 w=200 x=2601 y=-27340 sky130_fd_pr__pfet_01v8
x F_IN VDD divider_top_2.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=-7036 y=14256 sky130_fd_pr__pfet_01v8
x a_86885_7749# a_86453_7749# a_87053_7583# VSS s=30240,1004 d=30240,1004 l=168 w=0 x=86885 y=7749 sky130_fd_pr__res_xhigh_po_0p35
x divider_top_0.7b_counter_new_0.LD3 a_26920_n22517# divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=27174 y=-22516 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a4 a_54966_n22207# VDD VDD s=17400,658 d=34800,1316 l=40 w=600 x=55024 y=-22206 sky130_fd_pr__pfet_01v8
x a_n13363_1489# VSS PRE_SCALAR VSS s=11600,458 d=11600,458 l=60 w=400 x=-8072 y=767 sky130_fd_pr__nfet_01v8
x divider_top_3.MUX_1_1.AND_1_0.inverter_2_0.VIN VSS divider_top_3.MUX_1_1.a3 VSS s=2900,158 d=5800,316 l=40 w=100 x=-11763 y=-56015 sky130_fd_pr__nfet_01v8
x OUT divider_top_1.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=14996 y=-42730 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a1 divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=-11032 y=65244 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_0.CLK divider_top_2.DivideBy2_magic_0.TG_MAGIC_2.inverter_0.OUT VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-11310 y=20355 sky130_fd_pr__pfet_01v8
x divider_top_2.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_2.MUX_1_1.a3 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=-8013 y=20344 sky130_fd_pr__pfet_01v8
x S5 VDD ANALOG_MUX_MAG_3.inverter_0.OUT VDD s=11600,516 d=5800,258 l=40 w=200 x=20012 y=-171 sky130_fd_pr__pfet_01v8
x divider_top_0.CLK divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.IN divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=20119 y=-21633 sky130_fd_pr__nfet_01v8
x divider_top_0.P3 VSS divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.IN VSS s=5800,316 d=2900,158 l=40 w=100 x=-7218 y=-21972 sky130_fd_pr__nfet_01v8
x OUT VDD divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=81448 y=-38465 sky130_fd_pr__pfet_01v8
x D17 VDD a_n21251_n54086# VDD s=5800,258 d=5800,258 l=40 w=200 x=-21094 y=-54085 sky130_fd_pr__pfet_01v8
x VCO_0.Divide_By_2_magic_0.TG_MAGIC_1.OUT VDD VCO_0.Divide_By_2_magic_0.inverter_2.IN VDD s=11600,516 d=5800,258 l=40 w=200 x=41857 y=2735 sky130_fd_pr__pfet_01v8
x a_8683_n1707# VDD DN_OUT VDD s=11600,458 d=11600,458 l=60 w=400 x=14267 y=-898 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT VDD divider_top_2.P3 VDD s=5800,258 d=5800,258 l=40 w=200 x=-7503 y=26192 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.CLK divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.IN divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=-12145 y=-53628 sky130_fd_pr__nfet_01v8
x a_n4197_n26957# a_n4957_n27341# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-4024 y=-27340 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a1 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=-7498 y=96741 sky130_fd_pr__pfet_01v8
x divider_top_2.P2 VSS divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.IN VSS s=5800,316 d=2900,158 l=40 w=100 x=-10539 y=26094 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=54807 y=-1084 sky130_fd_pr__nfet_01v8
x divider_top_0.Q1 a_36359_n20554# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=36417 y=-20553 sky130_fd_pr__nfet_01v8
x D17 divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=40577 y=-60176 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=50049 y=-60014 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.VOUT a_48928_n39386# VSS VSS s=29000,1116 d=29000,1116 l=40 w=500 x=49111 y=-39385 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-11747 y=91159 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a4 VDD a_38298_n60357# VDD s=34800,1316 d=17400,658 l=40 w=600 x=38258 y=-60356 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD3 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=-7430 y=68953 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=48942 y=-25312 sky130_fd_pr__pfet_01v8
x OUTB divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=63732 y=-56631 sky130_fd_pr__pfet_01v8
x OUT a_62873_n39058# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=62931 y=-39057 sky130_fd_pr__nfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=82140 y=67068 sky130_fd_pr__cap_mim_m3_1
x divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.inverter_2_0.VIN VSS divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a3 VSS s=5800,316 d=2900,158 l=40 w=100 x=-11895 y=109066 sky130_fd_pr__nfet_01v8
x a_n9457_1489# VDD a_n13363_1489# VDD s=11600,458 d=11600,458 l=60 w=400 x=-9220 y=1575 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a4 a_33526_n60377# VDD VDD s=17400,658 d=34800,1316 l=40 w=600 x=33584 y=-60376 sky130_fd_pr__pfet_01v8
x divider_top_1.P3 divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-6226 y=-38563 sky130_fd_pr__nfet_01v8
x a_n3499_n43548# VDD a_n4259_n43932# VDD s=11600,516 d=5800,258 l=40 w=200 x=-3424 y=-43931 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a3 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=72183 y=-25395 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.B a_5458_n38342# a_5149_n38342# VSS s=8700,358 d=17400,716 l=40 w=300 x=5516 y=-38341 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-9090 y=57482 sky130_fd_pr__pfet_01v8
x a_n28666_n58622# a_n28666_n57678# VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=-27831 y=-57591 sky130_fd_pr__pfet_01v8
x a_n12767_88767# VSS divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.VOUT VSS s=17400,716 d=17400,716 l=40 w=300 x=-12740 y=88767 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.VOUT a_31378_n22745# divider_top_0.7b_counter_new_0.mod_dff_magic_1.D1 VSS s=14500,558 d=29000,1116 l=40 w=500 x=31436 y=-22744 sky130_fd_pr__nfet_01v8
x a_51327_n1085# a_51799_n1085# VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=53477 y=-276 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-12662 y=-15727 sky130_fd_pr__nfet_01v8
x OUT divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.IN divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=-4974 y=-38513 sky130_fd_pr__nfet_01v8
x divider_top_3.MUX_1_1.a1 VDD divider_top_3.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=-11471 y=-57145 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a4 VSS a_46556_n42897# VSS s=17400,716 d=8700,358 l=40 w=300 x=46516 y=-42896 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a4 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-10813 y=74195 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a1 divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=-11001 y=61576 sky130_fd_pr__pfet_01v8
x VDD a_27797_n21# VSS VSS s=5800,258 d=5800,258 l=100 w=200 x=28171 y=-20 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.B a_n8220_37764# a_n8220_38073# VSS s=17400,716 d=8700,358 l=40 w=300 x=-8219 y=38033 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.CLK divider_top_2.DivideBy2_magic_0.TG_MAGIC_0.inverter_0.OUT VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=-10930 y=23055 sky130_fd_pr__nfet_01v8
x a_91429_8247# a_90997_8081# a_91597_8247# VSS s=30240,1004 d=30240,1004 l=168 w=0 x=91429 y=8247 sky130_fd_pr__res_xhigh_po_0p35
x divider_top_2.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD divider_top_2.MUX_1_2.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=-7037 y=15257 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.3_INPUT_NOR_MAG_0.VOUT a_20723_n59584# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=20781 y=-59583 sky130_fd_pr__pfet_01v8
x divider_top_1.P0 a_n7977_n35598# a_n8131_n35872# VDD s=34800,1316 d=17400,658 l=40 w=600 x=-7918 y=-35597 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a3 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=72889 y=-38533 sky130_fd_pr__nfet_01v8
x D10 a_n11585_38924# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-11558 y=40304 sky130_fd_pr__pfet_01v8
x a_51799_n1085# OUT VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=56321 y=-276 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD3 divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a1 VSS VSS s=5800,258 d=5800,258 l=40 w=200 x=27200 y=-20620 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD3 divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=28495 y=-59105 sky130_fd_pr__pfet_01v8
x VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.CLK VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.inverter_0.OUT VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=43720 y=1417 sky130_fd_pr__pfet_01v8
x VCO_0.INV_1_mag_1.OUT VCO_0.INV_1_mag_3.IN a_27797_n21# VSS s=11600,516 d=5800,258 l=100 w=200 x=28142 y=489 sky130_fd_pr__nfet_01v8
x divider_top_0.LD VSS a_24061_n24804# VSS s=40600,1516 d=40600,1516 l=40 w=700 x=24021 y=-23918 sky130_fd_pr__nfet_01v8
x divider_top_3.DFF_MAG_0.TG_MAGIC_2.IN VSS divider_top_3.DFF_MAG_0.TG_MAGIC_1.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=14742 y=-61499 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a4 a_n8710_79081# VDD VDD s=17400,658 d=34800,1316 l=40 w=600 x=-8709 y=79139 sky130_fd_pr__pfet_01v8
x F_IN divider_top_2.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_2.DFF_MAG_0.TG_MAGIC_1.IN VSS s=5800,316 d=2900,158 l=40 w=100 x=-13216 y=44814 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_2.DivideBy2_magic_0.Q VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=-10930 y=18612 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_0.inverter_0.OUT divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT divider_top_3.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_0.VOUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-2083 y=-55651 sky130_fd_pr__pfet_01v8
x PFD_0.PFD_UP_1/PFD_INV_0.OUT VSS PFD_0.PFD_UP_0/PFD_INV_2.IN VSS s=3480,178 d=3480,178 l=60 w=120 x=1993 y=740 sky130_fd_pr__nfet_01v8
x divider_top_1.MUX_1_2.a4 a_n16872_n37248# VDD VDD s=17400,658 d=34800,1316 l=40 w=600 x=-16813 y=-37247 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=30085 y=-55782 sky130_fd_pr__pfet_01v8
x VCO_0.Divide_By_2_magic_0.TG_MAGIC_0.inverter_0.OUT VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.OUT VCO_0.Divide_By_2_magic_0.TG_MAGIC_1.OUT VDD s=2900,158 d=5800,316 l=40 w=100 x=41411 y=2820 sky130_fd_pr__pfet_01v8
x a_29956_n60958# VSS divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.VOUT VSS s=17400,716 d=17400,716 l=40 w=300 x=30354 y=-60957 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a3 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=82948 y=-60059 sky130_fd_pr__nfet_01v8
x a_n13363_1489# VSS PRE_SCALAR VSS s=11600,458 d=11600,458 l=60 w=400 x=-9016 y=767 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a3 a_68781_n60327# a_68879_n60939# VDD s=34800,1316 d=17400,658 l=40 w=600 x=69050 y=-60326 sky130_fd_pr__pfet_01v8
x a_4704_n61659# a_3944_n62043# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=4876 y=-62042 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-3387 y=-22352 sky130_fd_pr__pfet_01v8
x divider_top_3.3AND_MAGIC_0.C a_n21506_n62155# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-20277 y=-62128 sky130_fd_pr__pfet_01v8
x divider_top_0.CLK divider_top_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=14494 y=-26139 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_1.TG_MAGIC_2.inverter_0.OUT divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_1.DivideBy2_magic_1.inverter_2.IN VDD s=2900,158 d=5800,316 l=40 w=100 x=-12968 y=-36490 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK VDD divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.inverter_0.OUT VDD s=5800,258 d=11600,516 l=40 w=200 x=-8821 y=30023 sky130_fd_pr__pfet_01v8
x PFD_0.PFD_UP_0/PFD_INV_0.OUT VSS PFD_0.PFD_UP_1/PFD_INV_2.IN VSS s=3480,178 d=3480,178 l=60 w=120 x=1993 y=2002 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=50443 y=-41205 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a1 divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.inverter_2_0.VIN a_72327_n20476# VSS s=8700,358 d=17400,716 l=40 w=300 x=72679 y=-20475 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=72183 y=-25164 sky130_fd_pr__pfet_01v8
x D15 a_n20626_n41329# divider_top_1.3AND_MAGIC_0.B VDD s=11600,458 d=23200,916 l=40 w=400 x=-20258 y=-41328 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=55381 y=-21096 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD1 divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a1 VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=44789 y=-24453 sky130_fd_pr__pfet_01v8
x a_n28666_n57678# OUT_USB VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=-27831 y=-54275 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=21665 y=-22621 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a3 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=59639 y=-59980 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.IN divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-5476 y=-23705 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD3 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=28567 y=-60134 sky130_fd_pr__pfet_01v8
x a_n5999_n43548# a_n6247_n43326# divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_0.B VSS s=11600,516 d=11600,516 l=40 w=200 x=-5924 y=-43325 sky130_fd_pr__nfet_01v8
x D4 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=65893 y=-25413 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-4587 y=-59795 sky130_fd_pr__pfet_01v8
x divider_top_3.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_3.P0 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=17638 y=-60561 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_3.MUX_1_1.IN2 VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=-13691 y=-54616 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a1 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=28173 y=-21079 sky130_fd_pr__pfet_01v8
x a_n999_n43548# a_n1247_n43326# divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_1.B VSS s=11600,516 d=11600,516 l=40 w=200 x=-924 y=-43325 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=72889 y=-38302 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=83947 y=-59130 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_0.CLK divider_top_3.DivideBy2_magic_0.TG_MAGIC_1.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-10056 y=-58505 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a3 VDD s=5800,316 d=2900,158 l=40 w=100 x=27579 y=-25231 sky130_fd_pr__pfet_01v8
x D0 a_n22652_n19384# a_n22440_n20092# VSS s=17400,716 d=8700,358 l=40 w=300 x=-22072 y=-20091 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN divider_top_0.LD VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=21239 y=-24494 sky130_fd_pr__nfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=55540 y=16560 sky130_fd_pr__cap_mim_m3_1
x divider_top_3.7b_counter_new_0.LD2 divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=82267 y=-59000 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_1.P2 VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=-6520 y=-41319 sky130_fd_pr__nfet_01v8
x divider_top_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_0.DFF_MAG_0.TG_MAGIC_2.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=13341 y=-26139 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_3.D1 divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.IN1 VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=50368 y=-56500 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a1 a_n10512_91393# divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=-10511 y=91647 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-2689 y=-38943 sky130_fd_pr__pfet_01v8
x a_6313_n21292# a_5553_n21054# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=6485 y=-21053 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a3 VDD s=5800,316 d=2900,158 l=40 w=100 x=64235 y=-59883 sky130_fd_pr__pfet_01v8
x OUT VDD divider_top_1.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=15094 y=-42450 sky130_fd_pr__pfet_01v8
x divider_top_2.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_2.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_2.LD VSS s=2900,158 d=2900,158 l=40 w=100 x=-12658 y=45620 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_3.D1 divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=45370 y=-24582 sky130_fd_pr__pfet_01v8
x a_51799_n4132# VDD ANALOG_MUX_MAG_6.IN_1 VDD s=11600,458 d=11600,458 l=60 w=400 x=56203 y=-3323 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-14550 y=-15727 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.IN VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=24071 y=-21583 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a4 VDD s=5800,316 d=2900,158 l=40 w=100 x=86018 y=-24459 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-3019 y=-58492 sky130_fd_pr__pfet_01v8
x divider_top_1.Q4 a_19104_n41439# divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.NOR_MAGIC_0.VOUT VDD s=11600,458 d=23200,916 l=40 w=400 x=19471 y=-41438 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.inverter_2_0.VIN VSS divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a3 VSS s=2900,158 d=5800,316 l=40 w=100 x=-11978 y=91355 sky130_fd_pr__nfet_01v8
x D8 a_n5904_38914# VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=-5877 y=40294 sky130_fd_pr__nfet_01v8
x divider_top_3.AND_1_1.VOUT a_n19519_n56729# a_n19209_n56730# VSS s=8700,358 d=17400,716 l=40 w=300 x=-19052 y=-56729 sky130_fd_pr__nfet_01v8
x OUT divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-5290 y=-41269 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=56813 y=-4131 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD1 a_54822_n57235# divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=55076 y=-57234 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT VDD divider_top_0.P3 VDD s=5800,258 d=5800,258 l=40 w=200 x=-6924 y=-21034 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a3 VDD s=5800,316 d=2900,158 l=40 w=100 x=55481 y=-59949 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a1 divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.inverter_2_0.VIN a_54412_n24012# VSS s=8700,358 d=17400,716 l=40 w=300 x=54764 y=-24011 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_1.DivideBy2_magic_0.Q VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-14198 y=-41052 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD1 divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a1 VSS VSS s=5800,258 d=5800,258 l=40 w=200 x=-10589 y=90674 sky130_fd_pr__nfet_01v8
x a_n6045_n53713# VSS a_n5958_n54111# VSS s=11600,516 d=11600,516 l=40 w=200 x=-5997 y=-54110 sky130_fd_pr__nfet_01v8
x a_6262_n37853# divider_top_1.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.C a_6251_n37645# VDD s=5800,258 d=11600,516 l=40 w=200 x=6407 y=-37644 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.CLK divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.IN divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-10322 y=20158 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=81751 y=-21673 sky130_fd_pr__pfet_01v8
x divider_top_0.CLK divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-6184 y=-24678 sky130_fd_pr__nfet_01v8
x a_n16774_n41336# VDD divider_top_1.MUX_1_0.VOUT VDD s=34800,1316 d=34800,1316 l=40 w=600 x=-16292 y=-42247 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_0.VOUT a_n8255_32349# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-7520 y=33087 sky130_fd_pr__pfet_01v8
x a_n1045_n53713# VSS a_n958_n54111# VSS s=11600,516 d=11600,516 l=40 w=200 x=-997 y=-54110 sky130_fd_pr__nfet_01v8
x OUT VDD divider_top_1.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=13398 y=-43768 sky130_fd_pr__pfet_01v8
x F_IN divider_top_2.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=-7036 y=14354 sky130_fd_pr__pfet_01v8
x D12 a_n21954_n35975# a_n21742_n36683# VSS s=17400,716 d=8700,358 l=40 w=300 x=-21374 y=-36682 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=65634 y=-55732 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN VDD divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=24169 y=-21303 sky130_fd_pr__pfet_01v8
x a_30457_n22745# a_30829_n22745# a_30927_n22745# VSS s=29000,1116 d=29000,1116 l=40 w=500 x=30887 y=-22744 sky130_fd_pr__nfet_01v8
x divider_top_0.Q5 a_n2359_n26735# divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_1.B VSS s=11600,516 d=11600,516 l=40 w=200 x=-1328 y=-26734 sky130_fd_pr__nfet_01v8
x divider_top_1.MUX_1_2.SEL VDD divider_top_1.MUX_1_2.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=-18136 y=-38087 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-28639 y=-53783 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_1.CLK VDD divider_top_1.DivideBy2_magic_1.TG_MAGIC_1.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-10661 y=-35187 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_0.TG_MAGIC_2.inverter_0.OUT divider_top_1.DivideBy2_magic_0.inverter_2.IN divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-13262 y=-41417 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.inverter_2_0.VIN VSS divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a4 VSS s=5800,316 d=2900,158 l=40 w=100 x=78153 y=-58968 sky130_fd_pr__nfet_01v8
x divider_top_1.MUX_1_0.SEL VSS divider_top_1.MUX_1_0.a1 VSS s=5800,258 d=11600,516 l=40 w=200 x=-18038 y=-43417 sky130_fd_pr__nfet_01v8
x D16 VSS divider_top_3.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_5.B VSS s=2900,158 d=2900,158 l=40 w=100 x=-5364 y=-54453 sky130_fd_pr__nfet_01v8
x divider_top_0.DivideBy2_magic_1.CLK VDD divider_top_0.DivideBy2_magic_1.TG_MAGIC_1.inverter_0.OUT VDD s=11600,516 d=5800,258 l=40 w=200 x=-11555 y=-18596 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.CLK VDD divider_top_0.DivideBy2_magic_0.TG_MAGIC_0.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-10551 y=-24841 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_0.VOUT a_339_n59820# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=1175 y=-59793 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_0.TG_MAGIC_2.inverter_0.OUT divider_top_0.DivideBy2_magic_0.inverter_2.IN divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-14156 y=-24826 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.inverter_2_0.VIN VSS divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a3 VSS s=5800,316 d=2900,158 l=40 w=100 x=55579 y=-60180 sky130_fd_pr__nfet_01v8
x divider_top_2.P2 divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-10539 y=26192 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT divider_top_2.P3 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-7503 y=26290 sky130_fd_pr__pfet_01v8
x S3 VSS ANALOG_MUX_MAG_0.TG_ANALOG_MUX_0.inverter_0.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=5818 y=-1371 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD2 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=62643 y=-24353 sky130_fd_pr__pfet_01v8
x OUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=23735 y=-38782 sky130_fd_pr__nfet_01v8
x divider_top_2.Q4 a_n11317_51719# divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.NOR_MAGIC_0.VOUT VDD s=11600,458 d=23200,916 l=40 w=400 x=-11316 y=52086 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_1.A a_n11008_36336# divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT VSS s=17400,716 d=8700,358 l=40 w=300 x=-11007 y=36394 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=-11747 y=91257 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_5.TG_ANALOG_MUX_0.inverter_0.OUT ANALOG_MUX_MAG_5.OUT VCTRL_IN VDD s=5800,258 d=5800,258 l=40 w=200 x=21630 y=2103 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_3.DivideBy2_magic_0.Q VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=-13691 y=-59163 sky130_fd_pr__nfet_01v8
x VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.CLK VDD VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=43818 y=1417 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.IN divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=22623 y=-21218 sky130_fd_pr__pfet_01v8
x divider_top_1.P2 VSS divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.IN VSS s=2900,158 d=5800,316 l=40 w=100 x=-6128 y=-40661 sky130_fd_pr__nfet_01v8
x a_8211_n1707# a_8683_n1707# VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=8741 y=-1706 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD3 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=36526 y=-41005 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a3 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-11895 y=109164 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD1 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=48163 y=-24484 sky130_fd_pr__pfet_01v8
x a_88021_9243# a_87589_9243# a_88189_9077# VSS s=30240,1004 d=30240,1004 l=168 w=0 x=88021 y=9243 sky130_fd_pr__res_xhigh_po_0p35
x divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.VOUT VDD a_85630_n56546# VDD s=29000,1116 d=14500,558 l=40 w=500 x=85590 y=-56545 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK VSS divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=24226 y=-38174 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.CLK VDD divider_top_3.DivideBy2_magic_1.TG_MAGIC_0.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-8954 y=-54616 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD1 divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=58131 y=-42070 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD3 divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a1 VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=31852 y=-41025 sky130_fd_pr__pfet_01v8
x divider_top_0.Q7 a_n6697_n26957# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-5709 y=-27340 sky130_fd_pr__pfet_01v8
x a_52002_1826# OUTB VDD VDD s=23200,916 d=11600,458 l=60 w=400 x=54636 y=2634 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_0.TG_ANALOG_MUX_0.inverter_0.OUT ANALOG_MUX_MAG_0.OUT DN_INPUT VDD s=5800,258 d=5800,258 l=40 w=200 x=6366 y=-1751 sky130_fd_pr__pfet_01v8
x OUT divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-803 y=-37625 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT VDD divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=-9090 y=57580 sky130_fd_pr__pfet_01v8
x divider_top_2.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT divider_top_2.DFF_MAG_0.TG_MAGIC_3.IN divider_top_2.DFF_MAG_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-13631 y=47808 sky130_fd_pr__pfet_01v8
x a_8252_1049# VSS a_8724_1049# VSS s=11600,458 d=11600,458 l=60 w=400 x=8900 y=1049 sky130_fd_pr__nfet_01v8
x a_52002_1826# OUTB VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=54656 y=1826 sky130_fd_pr__nfet_01v8
x divider_top_0.Q5 a_n1697_n26957# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-709 y=-27340 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD1 divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a1 VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=45495 y=-37591 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a3 a_n12767_88767# a_n12129_88271# VDD s=17400,658 d=34800,1316 l=40 w=600 x=-12128 y=88638 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD1 divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.inverter_2_0.VIN a_49284_n60753# VSS s=8700,358 d=17400,716 l=40 w=300 x=49636 y=-60752 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a4 VSS a_67478_n26237# VSS s=17400,716 d=8700,358 l=40 w=300 x=67438 y=-26236 sky130_fd_pr__nfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=55540 y=27784 sky130_fd_pr__cap_mim_m3_1
x divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.inverter_2_0.VIN VSS divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a4 VSS s=2900,158 d=5800,316 l=40 w=100 x=-10813 y=74293 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_1.CLK divider_top_1.DivideBy2_magic_1.TG_MAGIC_2.inverter_0.OUT VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=-12651 y=-36505 sky130_fd_pr__pfet_01v8
x divider_top_3.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_3.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=12999 y=-60841 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.B a_n8220_38073# a_n8220_37764# VSS s=8700,358 d=17400,716 l=40 w=300 x=-8219 y=38131 sky130_fd_pr__nfet_01v8
x divider_top_2.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_2.MUX_1_2.a3 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=-7037 y=15355 sky130_fd_pr__pfet_01v8
x VSS VDD a_1455_n61689# VDD s=11600,516 d=5800,258 l=40 w=200 x=2784 y=-62042 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=25063 y=-38832 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=22870 y=-56943 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.inverter_2_0.VIN VSS divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a3 VSS s=2900,158 d=5800,316 l=40 w=100 x=39981 y=-25504 sky130_fd_pr__nfet_01v8
x divider_top_3.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT divider_top_3.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_3.DFF_MAG_0.TG_MAGIC_3.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=15994 y=-61864 sky130_fd_pr__pfet_01v8
x a_n26846_n39533# OUT_CORE VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=-26819 y=-37998 sky130_fd_pr__nfet_01v8
x F_IN a_n8997_68673# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=-8996 y=68731 sky130_fd_pr__nfet_01v8
x F_IN divider_top_2.DFF_MAG_0.TG_MAGIC_1.IN divider_top_2.DFF_MAG_0.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-13216 y=44912 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD1 VSS divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a1 VSS s=11600,516 d=5800,258 l=40 w=200 x=72911 y=-55255 sky130_fd_pr__nfet_01v8
x divider_top_2.LD VSS a_n11299_56734# VSS s=40600,1516 d=40600,1516 l=40 w=700 x=-10387 y=56334 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.VOUT a_48132_n22795# VDD VDD s=29000,1116 d=29000,1116 l=40 w=500 x=48413 y=-21998 sky130_fd_pr__pfet_01v8
x divider_top_3.P2 VSS divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-5621 y=-58772 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.IN1 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=40775 y=-41165 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.CLK divider_top_2.DivideBy2_magic_0.TG_MAGIC_0.inverter_0.OUT VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=-11310 y=22663 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_0.VOUT VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-11547 y=34082 sky130_fd_pr__pfet_01v8
x OUTB divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-1081 y=-58822 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD2 a_62873_n39058# divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=63127 y=-39057 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=55881 y=-56496 sky130_fd_pr__pfet_01v8
x a_6955_n53713# divider_top_3.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.A a_6944_n53505# VDD s=5800,258 d=11600,516 l=40 w=200 x=7100 y=-53504 sky130_fd_pr__pfet_01v8
x divider_top_1.Q4 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=63930 y=-37620 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=67795 y=-24514 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a1 divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.inverter_2_0.VIN a_50283_n58779# VSS s=8700,358 d=17400,716 l=40 w=300 x=50635 y=-58778 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.inverter_2_0.VIN VSS divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a3 VSS s=5800,316 d=2900,158 l=40 w=100 x=62932 y=-25412 sky130_fd_pr__nfet_01v8
x VSS divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=63021 y=-41973 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN VDD divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=22363 y=-37894 sky130_fd_pr__pfet_01v8
x D1 a_5554_n26987# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=6981 y=-27340 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=11691 y=-1706 sky130_fd_pr__nfet_01v8
x divider_top_1.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_1.DFF_MAG_0.TG_MAGIC_2.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=14039 y=-42730 sky130_fd_pr__nfet_01v8
x a_51327_n4132# VDD a_51799_n4132# VDD s=11600,458 d=11600,458 l=60 w=400 x=53595 y=-3323 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_1.CLK divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.CLK VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-8677 y=-36505 sky130_fd_pr__pfet_01v8
x divider_top_3.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT divider_top_3.LD divider_top_3.DFF_MAG_0.TG_MAGIC_1.OUT VDD s=5800,316 d=2900,158 l=40 w=100 x=13610 y=-60476 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_1.CLK divider_top_1.DivideBy2_magic_1.TG_MAGIC_1.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-10759 y=-35467 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD3 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=-11912 y=68919 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_4.TG_ANALOG_MUX_1.inverter_0.OUT ANALOG_MUX_MAG_4.OUT ANALOG_MUX_MAG_4.IN_1 VDD s=5800,258 d=5800,258 l=40 w=200 x=6155 y=2013 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.inverter_2_0.VIN VSS divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a4 VSS s=5800,316 d=2900,158 l=40 w=100 x=47380 y=-59054 sky130_fd_pr__nfet_01v8
x VSS divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=-11834 y=104789 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_0.TG_ANALOG_MUX_1.inverter_0.OUT ANALOG_MUX_MAG_0.OUT ANALOG_MUX_MAG_0.IN_1 VDD s=5800,258 d=5800,258 l=40 w=200 x=6562 y=-676 sky130_fd_pr__pfet_01v8
x D18 VSS divider_top_3.3AND_MAGIC_0.A VSS s=11600,516 d=5800,258 l=40 w=200 x=-21070 y=-60274 sky130_fd_pr__nfet_01v8
x a_n21251_n54086# VDD divider_top_3.3AND_MAGIC_1.A VDD s=11600,516 d=5800,258 l=40 w=200 x=-20160 y=-54085 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a3 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=45784 y=-38650 sky130_fd_pr__nfet_01v8
x divider_top_0.DivideBy2_magic_1.TG_MAGIC_1.OUT divider_top_0.DivideBy2_magic_1.inverter_2.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-12196 y=-19534 sky130_fd_pr__nfet_01v8
x divider_top_2.AND_1_0.VOUT a_n8523_13581# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-7788 y=12549 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.IN1 VSS a_86049_n40513# VSS s=8700,358 d=8700,358 l=40 w=300 x=86205 y=-40512 sky130_fd_pr__nfet_01v8
x a_n8155_38924# VSS a_n8129_38964# VSS s=11600,516 d=11600,516 l=40 w=200 x=-8128 y=38924 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a4 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=40882 y=-24344 sky130_fd_pr__nfet_01v8
x a_85630_n57342# a_86002_n57342# a_86100_n57342# VSS s=29000,1116 d=29000,1116 l=40 w=500 x=86060 y=-57341 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_1.inverter_0.OUT ANALOG_MUX_MAG_1.TG_ANALOG_MUX_1.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-2393 y=1557 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=86518 y=-59859 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.CLK VSS divider_top_3.DivideBy2_magic_0.TG_MAGIC_0.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-8954 y=-59163 sky130_fd_pr__nfet_01v8
x a_n11082_n55423# VDD divider_top_3.MUX_1_0.IN1 VDD s=34800,1316 d=34800,1316 l=40 w=600 x=-10600 y=-56334 sky130_fd_pr__pfet_01v8
x divider_top_3.Q2 a_4042_n61437# divider_top_3.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.B VSS s=11600,516 d=11600,516 l=40 w=200 x=5072 y=-61436 sky130_fd_pr__nfet_01v8
x VSS VSS a_85050_n42487# VSS s=8700,358 d=8700,358 l=40 w=300 x=85206 y=-42486 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a1 divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.inverter_2_0.VIN a_n10512_91393# VSS s=8700,358 d=17400,716 l=40 w=300 x=-10511 y=91745 sky130_fd_pr__nfet_01v8
x a_90293_8247# a_89861_8247# a_90461_8081# VSS s=30240,1004 d=30240,1004 l=168 w=0 x=90293 y=8247 sky130_fd_pr__res_xhigh_po_0p35
x a_8724_1049# VDD UP_OUT VDD s=11600,458 d=11600,458 l=60 w=400 x=13128 y=1857 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD1 VSS divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a1 VSS s=11600,516 d=5800,258 l=40 w=200 x=57263 y=-24120 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.inverter_2_0.VIN VSS divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a3 VSS s=5800,316 d=2900,158 l=40 w=100 x=54876 y=-42069 sky130_fd_pr__nfet_01v8
x divider_top_0.CLK divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=71484 y=-21912 sky130_fd_pr__pfet_01v8
x a_51799_n4132# VDD ANALOG_MUX_MAG_6.IN_1 VDD s=11600,458 d=11600,458 l=60 w=400 x=55259 y=-3323 sky130_fd_pr__pfet_01v8
x D18 divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=49440 y=-60215 sky130_fd_pr__pfet_01v8
x divider_top_1.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD divider_top_1.MUX_1_0.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=-17357 y=-42159 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.A a_5301_n59829# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=6137 y=-59802 sky130_fd_pr__pfet_01v8
x VSS a_n21292_n56754# divider_top_3.AND_1_0.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=-21037 y=-56753 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-5585 y=-40381 sky130_fd_pr__pfet_01v8
x divider_top_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT divider_top_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_0.DFF_MAG_0.TG_MAGIC_1.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=11893 y=-27162 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a1 divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.inverter_2_0.VIN a_45222_n20593# VSS s=8700,358 d=17400,716 l=40 w=300 x=45574 y=-20592 sky130_fd_pr__nfet_01v8
x divider_top_3.MUX_1_0.SEL a_n17714_n59733# divider_top_3.MUX_1_0.AND_1_0.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=-17459 y=-59732 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=55973 y=-41140 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.VOUT a_n8313_117542# a_n9135_117972# VDD s=29000,1116 d=14500,558 l=40 w=500 x=-8312 y=117869 sky130_fd_pr__pfet_01v8
x VCO_0.INV_1_mag_3.OUT a_32652_n28# VCO_0.INV_1_mag_0.IN VSS s=5800,258 d=5800,258 l=100 w=200 x=33155 y=932 sky130_fd_pr__nfet_01v8
x a_51799_n1085# OUT VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=53037 y=-1084 sky130_fd_pr__nfet_01v8
x VCO_0.INV_1_mag_1.IN VCO_0.INV_1_mag_1.OUT VDD VDD s=11600,458 d=23200,916 l=100 w=400 x=37938 y=506 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=54925 y=-1084 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=55869 y=-4131 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_0.CLK VSS divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.CLK VSS s=2900,158 d=2900,158 l=40 w=100 x=-8775 y=-41052 sky130_fd_pr__nfet_01v8
x a_n26846_n39533# VSS OUT_CORE VSS s=11600,458 d=11600,458 l=60 w=400 x=-26819 y=-38352 sky130_fd_pr__nfet_01v8
x VCO_0.INV_1_mag_5.IN VDD VCO_0.INV_1_mag_5.OUT VDD s=11600,458 d=11600,458 l=100 w=400 x=36059 y=1462 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_1.TG_MAGIC_1.inverter_0.OUT divider_top_3.DivideBy2_magic_1.TG_MAGIC_1.OUT divider_top_3.DivideBy2_magic_1.TG_MAGIC_1.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-8955 y=-53213 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a4 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=64735 y=-37390 sky130_fd_pr__nfet_01v8
x divider_top_2.Q6 a_n5878_28454# divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_0.A VSS s=11600,516 d=11600,516 l=40 w=200 x=-5877 y=29484 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_2.D1 VSS a_36351_n24007# VSS s=8700,358 d=8700,358 l=40 w=300 x=36507 y=-24006 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD1 divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=54293 y=-41010 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN VSS divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=22167 y=-38174 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD1 VSS divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a1 VSS s=5800,258 d=11600,516 l=40 w=200 x=-10589 y=90772 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_5.TG_ANALOG_MUX_0.inverter_0.OUT VCTRL_IN ANALOG_MUX_MAG_5.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=21728 y=2103 sky130_fd_pr__pfet_01v8
x divider_top_0.CLK divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.IN divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-5476 y=-21922 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a4 VSS a_32921_n42878# VSS s=17400,716 d=8700,358 l=40 w=300 x=32881 y=-42877 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.CLK divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-10322 y=20256 sky130_fd_pr__nfet_01v8
x a_n15003_n16599# DIV_OUT VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=-12406 y=-16535 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_1.VOUT VDD a_n8255_32349# VDD s=5800,258 d=5800,258 l=40 w=200 x=-7520 y=33185 sky130_fd_pr__pfet_01v8
x VSS VSS a_n5878_28868# VSS s=11600,516 d=11600,516 l=40 w=200 x=-5877 y=28828 sky130_fd_pr__nfet_01v8
x divider_top_0.DivideBy2_magic_0.CLK VSS divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.CLK VSS s=2900,158 d=2900,158 l=40 w=100 x=-9669 y=-24461 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a3 a_72963_n26189# a_72865_n25577# VDD s=17400,658 d=34800,1316 l=40 w=600 x=73232 y=-25576 sky130_fd_pr__pfet_01v8
x a_n26846_n40477# a_n26846_n39533# VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=-26819 y=-40122 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD2 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=66089 y=-25413 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_1.D1 divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=28765 y=-41123 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a1 a_31579_n24027# divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=31833 y=-24026 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.C a_6161_n59195# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=6431 y=-59195 sky130_fd_pr__nfet_01v8
x divider_top_2.MUX_1_2.SEL VDD divider_top_2.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=-7036 y=14452 sky130_fd_pr__pfet_01v8
x divider_top_2.DFF_MAG_0.TG_MAGIC_2.IN divider_top_2.DFF_MAG_0.TG_MAGIC_1.IN VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=-13646 y=46556 sky130_fd_pr__pfet_01v8
x divider_top_0.CLK VSS divider_top_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=12504 y=-26797 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-13146 y=767 sky130_fd_pr__nfet_01v8
x divider_top_0.P2 a_n8648_n23941# VDD VDD s=17400,658 d=34800,1316 l=40 w=600 x=-8182 y=-23940 sky130_fd_pr__pfet_01v8
x divider_top_1.Q2 a_4001_n35632# VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=4988 y=-35999 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-2182 y=-57054 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a4 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=55981 y=-37456 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.inverter_0.OUT divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.IN divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-12652 y=-35102 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.inverter_2_0.VIN VSS divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a4 VSS s=2900,158 d=5800,316 l=40 w=100 x=83342 y=-40788 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.VOUT a_n9214_64691# divider_top_2.7b_counter_new_0.mod_dff_magic_1.D1 VSS s=14500,558 d=29000,1116 l=40 w=500 x=-9213 y=64749 sky130_fd_pr__nfet_01v8
x VCO_0.INV_1_mag_5.IN VCO_0.INV_1_mag_5.OUT VDD VDD s=11600,458 d=11600,458 l=100 w=400 x=35585 y=1462 sky130_fd_pr__pfet_01v8
x D3 VSS a_6065_n21660# VSS s=11600,516 d=11600,516 l=40 w=200 x=6025 y=-21659 sky130_fd_pr__nfet_01v8
x a_n28666_n57678# OUT_USB VDD VDD s=23200,916 d=11600,458 l=60 w=400 x=-27831 y=-55927 sky130_fd_pr__pfet_01v8
x OUT divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-4484 y=-38513 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_2.D1 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.IN1 VDD s=17400,716 d=8700,358 l=40 w=300 x=40006 y=-21759 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.inverter_0.OUT divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.IN divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.OUT VDD s=5800,316 d=2900,158 l=40 w=100 x=-13546 y=-18511 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD2 divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a1 VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=84926 y=-24329 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a3 a_73669_n39327# a_73571_n38715# VDD s=17400,658 d=34800,1316 l=40 w=600 x=73938 y=-38714 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN VDD divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=-7772 y=57678 sky130_fd_pr__pfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=23620 y=83904 sky130_fd_pr__cap_mim_m3_1
x divider_top_3.DFF_MAG_0.TG_MAGIC_3.CLK VDD divider_top_3.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=13097 y=-60561 sky130_fd_pr__pfet_01v8
x a_51799_n1085# OUT VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=57501 y=-276 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_6.inverter_0.OUT ANALOG_MUX_MAG_6.TG_ANALOG_MUX_1.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=63387 y=-3037 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.IN divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT VDD s=5800,316 d=2900,158 l=40 w=100 x=-4271 y=-58407 sky130_fd_pr__pfet_01v8
x divider_top_2.DFF_MAG_0.TG_MAGIC_3.OUT VDD divider_top_2.P0 VDD s=11600,516 d=5800,258 l=40 w=200 x=-12328 y=49256 sky130_fd_pr__pfet_01v8
x a_52002_1826# VDD OUTB VDD s=11600,458 d=11600,458 l=60 w=400 x=54990 y=2634 sky130_fd_pr__pfet_01v8
x divider_top_2.P2 VSS divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-10539 y=26290 sky130_fd_pr__nfet_01v8
x VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.CLK VCO_0.Divide_By_2_magic_0.TG_MAGIC_0.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=40212 y=2735 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_1.A divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT a_n11008_36336# VSS s=8700,358 d=8700,358 l=40 w=300 x=-11007 y=36492 sky130_fd_pr__nfet_01v8
x a_n5904_36690# a_n5878_36368# divider_top_2.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.B VSS s=11600,516 d=11600,516 l=40 w=200 x=-5877 y=36690 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-10904 y=767 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.inverter_2_0.VIN VSS divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a3 VSS s=5800,316 d=2900,158 l=40 w=100 x=40483 y=-42095 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-11747 y=91355 sky130_fd_pr__pfet_01v8
x D6 VSS a_n4445_n26735# VSS s=11600,516 d=11600,516 l=40 w=200 x=-4484 y=-26734 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a4 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=77842 y=-41088 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT VDD s=5800,316 d=2900,158 l=40 w=100 x=23735 y=-39197 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.CLK divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_3.DivideBy2_magic_1.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-9663 y=-54186 sky130_fd_pr__nfet_01v8
x VSS VSS divider_top_1.3AND_MAGIC_0.B VSS s=11600,516 d=5800,258 l=40 w=200 x=-20567 y=-41820 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.inverter_2_0.VIN VSS divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a3 VSS s=2900,158 d=5800,316 l=40 w=100 x=-11895 y=109262 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.inverter_2_0.VIN VSS divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a4 VSS s=2900,158 d=5800,316 l=40 w=100 x=28872 y=-24302 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=38721 y=-55793 sky130_fd_pr__pfet_01v8
x a_n22652_n19384# VSS divider_top_0.3AND_MAGIC_1.A VSS s=11600,516 d=11600,516 l=40 w=200 x=-21561 y=-20091 sky130_fd_pr__nfet_01v8
x S3 ANALOG_MUX_MAG_0.OUT DN_INPUT VSS s=5800,258 d=5800,258 l=40 w=200 x=6366 y=-1405 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD3 VSS divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a1 VSS s=5800,258 d=11600,516 l=40 w=200 x=30958 y=-24104 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=30175 y=-59235 sky130_fd_pr__pfet_01v8
x divider_top_1.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_1.DFF_MAG_0.TG_MAGIC_3.IN divider_top_1.DFF_MAG_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=15193 y=-43338 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_5.D1 VSS divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.IN1 VSS s=17400,716 d=17400,716 l=40 w=300 x=66919 y=-22694 sky130_fd_pr__nfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=28940 y=78292 sky130_fd_pr__cap_mim_m3_1
x D16 divider_top_3.MUX_1_1.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-12346 y=-57174 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD3 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=37041 y=-55663 sky130_fd_pr__pfet_01v8
x divider_top_2.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT divider_top_2.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_2.DFF_MAG_0.TG_MAGIC_3.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-13631 y=47906 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_1.VOUT a_n202_n24484# a_n511_n24484# VSS s=8700,358 d=17400,716 l=40 w=300 x=-143 y=-24483 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=45979 y=-24583 sky130_fd_pr__pfet_01v8
x a_n8255_32349# divider_top_2.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_0.VOUT VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-7520 y=32349 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_6.D1 VSS a_73017_n40520# VSS s=8700,358 d=8700,358 l=40 w=300 x=73173 y=-40519 sky130_fd_pr__nfet_01v8
x OUTB VDD divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VDD s=5800,258 d=11600,516 l=40 w=200 x=24121 y=-57323 sky130_fd_pr__pfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=34260 y=39008 sky130_fd_pr__cap_mim_m3_1
x OUTB VSS a_45624_n57269# VSS s=8700,358 d=8700,358 l=40 w=300 x=45780 y=-57268 sky130_fd_pr__nfet_01v8
x divider_top_3.MUX_1_0.a1 divider_top_3.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=-16362 y=-61169 sky130_fd_pr__pfet_01v8
x a_n26846_n39533# OUT_CORE VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=-26819 y=-39178 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_1.CLK divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_1.DivideBy2_magic_1.inverter_2.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-13360 y=-36075 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD1 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a1 VDD s=11600,516 d=5800,258 l=40 w=200 x=44299 y=-24453 sky130_fd_pr__pfet_01v8
x divider_top_0.AND_1_1.VOUT a_n20610_n22028# a_n20920_n22027# VSS s=17400,716 d=8700,358 l=40 w=300 x=-20551 y=-22027 sky130_fd_pr__nfet_01v8
x divider_top_0.CLK divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.IN divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-2776 y=-24120 sky130_fd_pr__nfet_01v8
x divider_top_3.Q5 divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=73884 y=-55714 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_0.CLK divider_top_2.DivideBy2_magic_0.TG_MAGIC_1.IN divider_top_2.DivideBy2_magic_0.TG_MAGIC_1.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=-10322 y=22466 sky130_fd_pr__nfet_01v8
x divider_top_0.CLK divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_0.inverter_0.OUT VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-2383 y=-21034 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a3 VDD s=5800,316 d=2900,158 l=40 w=100 x=59149 y=-59980 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_1.CLK divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_0.DivideBy2_magic_1.inverter_2.IN VSS s=5800,316 d=2900,158 l=40 w=100 x=-14254 y=-19484 sky130_fd_pr__nfet_01v8
x a_23462_n59506# VDD divider_top_3.7b_counter_new_0.LD3 VDD s=40600,1516 d=20300,758 l=40 w=700 x=23822 y=-59505 sky130_fd_pr__pfet_01v8
x a_65211_n60908# VDD divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.VOUT VDD s=34800,1316 d=34800,1316 l=40 w=600 x=65692 y=-60295 sky130_fd_pr__pfet_01v8
x VCO_0.Divide_By_2_magic_0.CLK VDD VCO_0.Divide_By_2_magic_0.TG_MAGIC_2.inverter_0.OUT VDD s=5800,258 d=11600,516 l=40 w=200 x=43206 y=2735 sky130_fd_pr__pfet_01v8
x a_n12832_83237# VSS divider_top_2.Q3 VSS s=17400,716 d=17400,716 l=40 w=300 x=-12805 y=83237 sky130_fd_pr__nfet_01v8
x divider_top_2.MUX_1_0.AND_1_0.inverter_2_0.VIN VSS divider_top_2.MUX_1_0.a3 VSS s=5800,316 d=2900,158 l=40 w=100 x=-11806 y=14963 sky130_fd_pr__nfet_01v8
x divider_top_1.Q7 a_n5999_n43548# VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=-5011 y=-43325 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.CLK divider_top_3.DivideBy2_magic_0.TG_MAGIC_1.OUT divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-9957 y=-59113 sky130_fd_pr__nfet_01v8
x divider_top_0.Q7 a_n7359_n26735# divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_0.B VSS s=11600,516 d=11600,516 l=40 w=200 x=-6328 y=-26734 sky130_fd_pr__nfet_01v8
x OUTB VDD divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VDD s=5800,258 d=11600,516 l=40 w=200 x=-1888 y=-58492 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD2 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=85304 y=-41949 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.VOUT VSS a_48458_n39386# VSS s=17400,716 d=17400,716 l=40 w=300 x=48418 y=-39385 sky130_fd_pr__nfet_01v8
x a_n12646_116038# VDD divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.VOUT VDD s=34800,1316 d=34800,1316 l=40 w=600 x=-12007 y=116121 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_0.TG_ANALOG_MUX_0.inverter_0.OUT ANALOG_MUX_MAG_0.OUT DN_INPUT VDD s=5800,258 d=5800,258 l=40 w=200 x=6562 y=-1751 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.NAND_MAGIC_0.OUT divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=21738 y=-56893 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.B a_4598_n41718# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=5630 y=-41691 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_1.B divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=-11544 y=36688 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT VDD divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_0.VOUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-11547 y=34180 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.CLK VDD divider_top_2.DivideBy2_magic_0.TG_MAGIC_0.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-11310 y=22761 sky130_fd_pr__pfet_01v8
x S3 ANALOG_MUX_MAG_0.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=4674 y=-956 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a3 a_72971_n22736# VSS VSS s=8700,358 d=17400,716 l=40 w=300 x=73029 y=-22735 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a1 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=68489 y=-59215 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=20424 y=-38832 sky130_fd_pr__nfet_01v8
x a_n21954_n35975# VSS divider_top_1.3AND_MAGIC_1.A VSS s=11600,516 d=11600,516 l=40 w=200 x=-20863 y=-36682 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=73092 y=-21013 sky130_fd_pr__pfet_01v8
x a_7704_n53743# a_7456_n54111# divider_top_3.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.A VSS s=11600,516 d=11600,516 l=40 w=200 x=7778 y=-54110 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_1.TG_ANALOG_MUX_0.inverter_0.OUT F_IN ANALOG_MUX_MAG_1.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-1649 y=762 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=19922 y=-22621 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a4 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=83538 y=-41019 sky130_fd_pr__pfet_01v8
x divider_top_1.MUX_1_1.IN2 divider_top_1.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=-13271 y=-38134 sky130_fd_pr__pfet_01v8
x a_n26846_n39533# VDD OUT_CORE VDD s=11600,458 d=11600,458 l=60 w=400 x=-26011 y=-36720 sky130_fd_pr__pfet_01v8
x OUTB VSS divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=22229 y=-56285 sky130_fd_pr__nfet_01v8
x a_51799_n4132# ANALOG_MUX_MAG_6.IN_1 VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=56321 y=-3323 sky130_fd_pr__pfet_01v8
x divider_top_3.Q2 a_18866_n57204# a_19176_n57204# VDD s=34800,1316 d=17400,658 l=40 w=600 x=19136 y=-57203 sky130_fd_pr__pfet_01v8
x VCO_0.INV_1_mag_2.OUT a_32652_n28# VCO_0.INV_1_mag_5.IN VSS s=5800,258 d=5800,258 l=100 w=200 x=33155 y=482 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.inverter_2_0.VIN VSS divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a3 VSS s=5800,316 d=2900,158 l=40 w=100 x=76451 y=-42017 sky130_fd_pr__nfet_01v8
x divider_top_1.Q1 VSS a_37057_n37145# VSS s=8700,358 d=8700,358 l=40 w=300 x=37213 y=-37144 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD1 divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-10888 y=86908 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_1.VOUT VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=2472 y=-21197 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_0.VOUT VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=965 y=-25078 sky130_fd_pr__pfet_01v8
x OUT divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_0.inverter_0.OUT VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-1685 y=-37625 sky130_fd_pr__pfet_01v8
x a_50799_n277# VDD a_51327_n1085# VDD s=11600,458 d=11600,458 l=60 w=400 x=51813 y=-276 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=55043 y=-4131 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=23926 y=-56335 sky130_fd_pr__nfet_01v8
x a_32921_n42878# VSS divider_top_1.Q1 VSS s=17400,716 d=17400,716 l=40 w=300 x=33319 y=-42877 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD1 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=-11834 y=104887 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=40777 y=-41864 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=56931 y=-4131 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD2 VSS divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a1 VSS s=5800,258 d=11600,516 l=40 w=200 x=62553 y=-20570 sky130_fd_pr__nfet_01v8
x a_8724_1049# UP_OUT VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=13482 y=1857 sky130_fd_pr__pfet_01v8
x divider_top_2.AND_1_1.VOUT VDD a_n8523_13581# VDD s=5800,258 d=5800,258 l=40 w=200 x=-7788 y=12647 sky130_fd_pr__pfet_01v8
x a_n13363_1489# PRE_SCALAR VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=-9822 y=1575 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a3 a_87298_n60272# a_87396_n60884# VDD s=34800,1316 d=17400,658 l=40 w=600 x=87567 y=-60271 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=23066 y=-56943 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a3 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=28473 y=-42053 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD3 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=37015 y=-56692 sky130_fd_pr__pfet_01v8
x divider_top_1.DFF_MAG_0.TG_MAGIC_2.IN divider_top_1.DFF_MAG_0.TG_MAGIC_1.IN VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=13941 y=-43768 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-1980 y=-40296 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a4 VSS a_83033_n39289# VSS s=17400,716 d=8700,358 l=40 w=300 x=82993 y=-39288 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a3 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=81841 y=-25126 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD1 VSS divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a1 VSS s=5800,258 d=11600,516 l=40 w=200 x=73107 y=-55255 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_6.TG_ANALOG_MUX_0.inverter_0.OUT F_IN divider_top_0.CLK VDD s=5800,258 d=5800,258 l=40 w=200 x=64327 y=-4112 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD1 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=57557 y=-24450 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_0.VOUT VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=1063 y=-24847 sky130_fd_pr__nfet_01v8
x OUTB divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-3878 y=-59810 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.inverter_2_0.VIN VSS divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a4 VSS s=2900,158 d=5800,316 l=40 w=100 x=74689 y=-55484 sky130_fd_pr__nfet_01v8
x OUTB VDD divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=82151 y=-56576 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD1 VSS divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a1 VSS s=11600,516 d=5800,258 l=40 w=200 x=72200 y=-40597 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a1 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=64126 y=-37620 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=24831 y=-56005 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.inverter_2_0.VIN VSS divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a3 VSS s=2900,158 d=5800,316 l=40 w=100 x=63128 y=-25412 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD1 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a1 VDD s=11600,516 d=5800,258 l=40 w=200 x=75770 y=-40958 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_0.Q divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-10272 y=18318 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a4 VDD s=5800,316 d=2900,158 l=40 w=100 x=63833 y=-24483 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a3 a_56359_n60362# a_56457_n60974# VDD s=34800,1316 d=17400,658 l=40 w=600 x=56628 y=-60361 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.3AND_MAGIC_0.VOUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.NAND_MAGIC_0.OUT VDD VDD s=11600,458 d=11600,458 l=40 w=400 x=21987 y=-40164 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_1.CLK VSS divider_top_3.DivideBy2_magic_1.TG_MAGIC_1.inverter_0.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=-9762 y=-53578 sky130_fd_pr__nfet_01v8
x a_75935_n39269# VDD divider_top_1.7b_counter_new_0.mod_dff_magic_6.D1 VDD s=29000,1116 d=29000,1116 l=40 w=500 x=76444 y=-38472 sky130_fd_pr__pfet_01v8
x D1 divider_top_0.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.A a_5859_n18803# VDD s=5800,258 d=11600,516 l=40 w=200 x=6015 y=-18802 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD3 divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=28699 y=-55652 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_0.CLK divider_top_1.DivideBy2_magic_0.TG_MAGIC_1.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-10563 y=-40114 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_3.TG_ANALOG_MUX_0.inverter_0.OUT ANALOG_MUX_MAG_3.OUT LF_OFFCHIP VDD s=5800,258 d=5800,258 l=40 w=200 x=21606 y=-1246 sky130_fd_pr__pfet_01v8
x divider_top_0.MUX_1_2.SEL divider_top_0.MUX_1_2.AND_1_0.inverter_2_0.VIN a_n19115_n20031# VSS s=8700,358 d=17400,716 l=40 w=300 x=-18762 y=-20030 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a4 VDD s=5800,316 d=2900,158 l=40 w=100 x=37716 y=-41135 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_0.CLK divider_top_0.DivideBy2_magic_0.inverter_2.IN divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-13960 y=-24411 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD3 divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a1 VSS VSS s=5800,258 d=5800,258 l=40 w=200 x=36338 y=-37222 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.VOUT a_n9135_117972# a_n8313_117542# VDD s=14500,558 d=29000,1116 l=40 w=500 x=-8312 y=117967 sky130_fd_pr__pfet_01v8
x D3 VSS a_53413_n25986# VSS s=8700,358 d=8700,358 l=40 w=300 x=53569 y=-25985 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=58544 y=-41869 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_1.B a_4424_n59241# VSS VSS s=8700,358 d=8700,358 l=40 w=300 x=4678 y=-59240 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD3 divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=27792 y=-40994 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_0.CLK divider_top_0.DivideBy2_magic_0.TG_MAGIC_1.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-11457 y=-23523 sky130_fd_pr__pfet_01v8
x VSS VDD a_n19923_n59440# VDD s=23200,916 d=11600,458 l=40 w=400 x=-19962 y=-59439 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT divider_top_3.P3 VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=-5817 y=-56016 sky130_fd_pr__nfet_01v8
x a_n26846_n39533# OUT_CORE VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=-26011 y=-37546 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_1.VOUT a_n8255_32349# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-7520 y=33283 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.CLK divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.IN divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=-10322 y=20354 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.inverter_0.OUT divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.IN divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-5476 y=-22337 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD2 VSS divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a1 VSS s=5800,258 d=11600,516 l=40 w=200 x=81062 y=-23968 sky130_fd_pr__nfet_01v8
x VSS a_63568_n60622# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=63626 y=-60621 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD3 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a1 VDD s=11600,516 d=5800,258 l=40 w=200 x=31362 y=-41025 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-2725 y=-59810 sky130_fd_pr__pfet_01v8
x divider_top_3.MUX_1_1.a4 VDD a_n11180_n56335# VDD s=34800,1316 d=17400,658 l=40 w=600 x=-11219 y=-56334 sky130_fd_pr__pfet_01v8
x a_46556_n42897# VSS divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.VOUT VSS s=17400,716 d=17400,716 l=40 w=300 x=46954 y=-42896 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_0.Q divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-14296 y=-40394 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT VSS divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=24267 y=-22241 sky130_fd_pr__nfet_01v8
x divider_top_1.Q6 a_n3499_n35632# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-2511 y=-35393 sky130_fd_pr__pfet_01v8
x divider_top_2.DFF_MAG_0.TG_MAGIC_2.IN VDD divider_top_2.DFF_MAG_0.TG_MAGIC_1.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=-13646 y=46654 sky130_fd_pr__pfet_01v8
x divider_top_2.MUX_1_2.SEL divider_top_2.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=-7036 y=14550 sky130_fd_pr__pfet_01v8
x a_52002_1826# OUTB VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=55816 y=2634 sky130_fd_pr__pfet_01v8
x a_n9309_70714# VDD divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.VOUT VDD s=34800,1316 d=34800,1316 l=40 w=600 x=-8670 y=70797 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a3 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-11942 y=69528 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=55836 y=1826 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=-3820 y=-37905 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN divider_top_1.LD VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=22133 y=-41085 sky130_fd_pr__nfet_01v8
x divider_top_1.AND_1_0.VOUT a_n20124_n37911# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-20065 y=-37910 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_4.inverter_0.OUT ANALOG_MUX_MAG_4.OUT ANALOG_MUX_MAG_4.IN_1 VSS s=5800,258 d=5800,258 l=40 w=200 x=6547 y=1667 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a1 a_41420_n58740# divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=41674 y=-58739 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD3 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a1 VDD s=11600,516 d=5800,258 l=40 w=200 x=27004 y=-20950 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a3 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=73592 y=-56644 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD3 VSS divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a1 VSS s=11600,516 d=5800,258 l=40 w=200 x=-10553 y=68847 sky130_fd_pr__nfet_01v8
x divider_top_3.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_3.MUX_1_2.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-16752 y=-55270 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_1.VOUT VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=2766 y=-20966 sky130_fd_pr__pfet_01v8
x a_82327_n26151# VDD divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.VOUT VDD s=34800,1316 d=34800,1316 l=40 w=600 x=82808 y=-25538 sky130_fd_pr__pfet_01v8
x D16 a_n20819_n59711# divider_top_3.3AND_MAGIC_0.A VDD s=34800,1316 d=17400,658 l=40 w=600 x=-20549 y=-59710 sky130_fd_pr__pfet_01v8
x OUTB divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=20245 y=-57323 sky130_fd_pr__pfet_01v8
x D0 a_n22220_n25009# divider_top_0.3AND_MAGIC_0.A VDD s=34800,1316 d=17400,658 l=40 w=600 x=-21950 y=-25008 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT VDD divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN VDD s=5800,258 d=11600,516 l=40 w=200 x=22461 y=-39212 sky130_fd_pr__pfet_01v8
x VCO_0.INV_1_mag_1.IN VDD VCO_0.INV_1_mag_1.OUT VDD s=11600,458 d=11600,458 l=100 w=400 x=37464 y=506 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.IN VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-7772 y=57776 sky130_fd_pr__pfet_01v8
x S4 VDD ANALOG_MUX_MAG_5.inverter_0.OUT VDD s=11600,516 d=5800,258 l=40 w=200 x=19840 y=3178 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.inverter_2_0.VIN VSS divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a4 VSS s=2900,158 d=5800,316 l=40 w=100 x=56774 y=-59020 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=23331 y=-22606 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_1.B divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=4776 y=-55869 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_1.CLK VDD divider_top_0.DivideBy2_magic_1.TG_MAGIC_2.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-13055 y=-19914 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_1.D1 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.IN1 VDD s=17400,716 d=8700,358 l=40 w=300 x=32967 y=-56450 sky130_fd_pr__pfet_01v8
x divider_top_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT divider_top_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_0.DFF_MAG_0.TG_MAGIC_1.IN VDD s=2900,158 d=5800,316 l=40 w=100 x=12089 y=-27162 sky130_fd_pr__pfet_01v8
x divider_top_3.Q5 VDD a_n296_n61659# VDD s=11600,516 d=5800,258 l=40 w=200 x=593 y=-62042 sky130_fd_pr__pfet_01v8
x divider_top_2.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_2.P0 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-12328 y=49354 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_4.OUT a_7724_1857# VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=7782 y=1857 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a3 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=28767 y=-41822 sky130_fd_pr__pfet_01v8
x VCO_0.Divide_By_2_magic_0.TG_MAGIC_2.inverter_0.OUT VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.OUT VCO_0.Divide_By_2_magic_0.inverter_2.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=43621 y=2820 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=56169 y=-41140 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_1.B a_n11008_36336# VSS VSS s=8700,358 d=8700,358 l=40 w=300 x=-11007 y=36590 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=-11747 y=91453 sky130_fd_pr__pfet_01v8
x divider_top_3.MUX_1_1.IN2 divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-13593 y=-53298 sky130_fd_pr__pfet_01v8
x D1 divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=39176 y=-25474 sky130_fd_pr__pfet_01v8
x a_n28666_n59094# VDD a_n28666_n58622# VDD s=11600,458 d=11600,458 l=60 w=400 x=-27831 y=-58311 sky130_fd_pr__pfet_01v8
x OUTB divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-4882 y=-56674 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD1 divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a1 VSS VSS s=5800,258 d=5800,258 l=40 w=200 x=75268 y=-24037 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.inverter_0.OUT divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.IN divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-4778 y=-38928 sky130_fd_pr__pfet_01v8
x VSS VDD divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=75744 y=-41987 sky130_fd_pr__pfet_01v8
x a_n9248_97529# VSS divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.VOUT VSS s=17400,716 d=17400,716 l=40 w=300 x=-9221 y=97529 sky130_fd_pr__nfet_01v8
x divider_top_0.MUX_1_0.SEL VDD divider_top_0.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=-18860 y=-25567 sky130_fd_pr__pfet_01v8
x a_n26846_n40949# a_n26846_n40477# VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=-26011 y=-40520 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=73978 y=-41057 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD3 VSS divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a1 VSS s=5800,258 d=11600,516 l=40 w=200 x=40799 y=-58817 sky130_fd_pr__nfet_01v8
x Tapered_Buffer_mag_3.IN a_51002_2634# VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=51352 y=1826 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_2.D1 divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=36507 y=-24543 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD1 divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.inverter_2_0.VIN a_n12520_81196# VSS s=8700,358 d=17400,716 l=40 w=300 x=-12519 y=81548 sky130_fd_pr__nfet_01v8
x divider_top_0.CLK VSS divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK VSS s=2900,158 d=2900,158 l=40 w=100 x=-1795 y=-21314 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a4 VSS a_65211_n60908# VSS s=17400,716 d=8700,358 l=40 w=300 x=65171 y=-60907 sky130_fd_pr__nfet_01v8
x a_n15003_n16599# VSS DIV_OUT VSS s=11600,458 d=11600,458 l=60 w=400 x=-10184 y=-15727 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.inverter_0.OUT divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.IN divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.OUT VDD s=5800,316 d=2900,158 l=40 w=100 x=-12848 y=-40029 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_0.CLK divider_top_2.DivideBy2_magic_0.TG_MAGIC_1.OUT divider_top_2.DivideBy2_magic_0.TG_MAGIC_1.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-10322 y=22564 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_6.inverter_0.OUT ANALOG_MUX_MAG_6.TG_ANALOG_MUX_1.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=63583 y=-3037 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT VDD divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_0.VOUT VDD s=2900,158 d=2900,158 l=40 w=100 x=1063 y=-20964 sky130_fd_pr__pfet_01v8
x divider_top_3.P0 VSS a_n7401_n58917# VSS s=17400,716 d=8700,358 l=40 w=300 x=-6977 y=-59254 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a3 a_46564_n39444# a_46466_n38832# VDD s=17400,658 d=34800,1316 l=40 w=600 x=46833 y=-38831 sky130_fd_pr__pfet_01v8
x divider_top_1.Q3 a_7011_n37883# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=7998 y=-37644 sky130_fd_pr__pfet_01v8
x a_n13363_1489# VDD PRE_SCALAR VDD s=11600,458 d=11600,458 l=60 w=400 x=-11120 y=1575 sky130_fd_pr__pfet_01v8
x a_n8523_13581# VDD divider_top_2.MUX_1_2.SEL VDD s=11600,516 d=5800,258 l=40 w=200 x=-7788 y=13581 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a1 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=31833 y=-24563 sky130_fd_pr__pfet_01v8
x divider_top_1.Q2 a_18473_n39093# a_18163_n39093# VDD s=17400,658 d=34800,1316 l=40 w=600 x=18531 y=-39092 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=73592 y=-56413 sky130_fd_pr__pfet_01v8
x a_n28666_n57678# OUT_USB VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=-28639 y=-56615 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_0.B VDD divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT VDD s=8700,358 d=8700,358 l=40 w=300 x=3073 y=-55867 sky130_fd_pr__pfet_01v8
x D12 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=31336 y=-42054 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.C a_5458_n38342# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=5728 y=-38340 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT VSS divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-11197 y=29088 sky130_fd_pr__nfet_01v8
x a_n9298_62274# VDD divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.VOUT VDD s=34800,1316 d=34800,1316 l=40 w=600 x=-8659 y=62357 sky130_fd_pr__pfet_01v8
x OUTB divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.IN divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=-4271 y=-56624 sky130_fd_pr__nfet_01v8
x S3 ANALOG_MUX_MAG_0.OUT DN_INPUT VSS s=5800,258 d=5800,258 l=40 w=200 x=6562 y=-1405 sky130_fd_pr__nfet_01v8
x divider_top_0.DivideBy2_magic_0.CLK divider_top_0.DivideBy2_magic_0.TG_MAGIC_2.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-13153 y=-24461 sky130_fd_pr__nfet_01v8
x divider_top_1.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT divider_top_1.LD divider_top_1.DFF_MAG_0.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=13299 y=-42365 sky130_fd_pr__pfet_01v8
x divider_top_3.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_3.MUX_1_2.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-15949 y=-55968 sky130_fd_pr__pfet_01v8
x VSS divider_top_1.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=-21838 y=-38105 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.IN VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=22772 y=-56005 sky130_fd_pr__pfet_01v8
x VSS divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_1.A a_1057_n35394# VDD s=5800,258 d=11600,516 l=40 w=200 x=1213 y=-35393 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN divider_top_2.LD VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-10963 y=54748 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.VOUT VDD a_57656_n38556# VDD s=29000,1116 d=14500,558 l=40 w=500 x=57616 y=-38555 sky130_fd_pr__pfet_01v8
x a_8724_1049# VDD UP_OUT VDD s=11600,458 d=11600,458 l=60 w=400 x=14308 y=1857 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.IN VDD s=5800,316 d=2900,158 l=40 w=100 x=23730 y=-55920 sky130_fd_pr__pfet_01v8
x divider_top_3.MUX_1_2.a4 a_n16169_n55359# VDD VDD s=17400,658 d=34800,1316 l=40 w=600 x=-16110 y=-55358 sky130_fd_pr__pfet_01v8
x F_IN divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.IN divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=-8391 y=27640 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN VDD divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.IN VDD s=5800,258 d=11600,516 l=40 w=200 x=-4126 y=-22352 sky130_fd_pr__pfet_01v8
x OUTB divider_top_3.DFF_MAG_0.TG_MAGIC_1.IN divider_top_3.DFF_MAG_0.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=13196 y=-61449 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_0.B divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=3171 y=-59779 sky130_fd_pr__pfet_01v8
x a_n13836_38914# divider_top_2.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.A a_n13810_38856# VDD s=5800,258 d=11600,516 l=40 w=200 x=-13809 y=39012 sky130_fd_pr__pfet_01v8
x VSS VDD a_n3545_n53713# VDD s=11600,516 d=5800,258 l=40 w=200 x=-2215 y=-53504 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a4 VDD a_n12046_106178# VDD s=34800,1316 d=17400,658 l=40 w=600 x=-12045 y=106138 sky130_fd_pr__pfet_01v8
x a_51799_n4132# ANALOG_MUX_MAG_6.IN_1 VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=55377 y=-3323 sky130_fd_pr__pfet_01v8
x D19 divider_top_3.3AND_MAGIC_0.B VSS VSS s=5800,258 d=11600,516 l=40 w=200 x=-19766 y=-59931 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a1 a_67532_n40568# divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=67786 y=-40567 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_0.CLK divider_top_2.DivideBy2_magic_0.TG_MAGIC_1.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-9992 y=22051 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a1 divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.inverter_2_0.VIN a_77388_n58662# VSS s=8700,358 d=17400,716 l=40 w=300 x=77740 y=-58661 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=84053 y=-55677 sky130_fd_pr__pfet_01v8
x a_752_n43578# VSS a_839_n43326# VSS s=11600,516 d=11600,516 l=40 w=200 x=799 y=-43325 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_3.P2 VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=-5817 y=-59430 sky130_fd_pr__nfet_01v8
x a_n11097_n16599# VSS a_n15003_n16599# VSS s=11600,458 d=11600,458 l=60 w=400 x=-9004 y=-15727 sky130_fd_pr__nfet_01v8
x a_6965_n55964# divider_top_3.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.C a_6954_n55756# VDD s=5800,258 d=11600,516 l=40 w=200 x=7110 y=-55755 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT VDD divider_top_1.P2 VDD s=5800,258 d=5800,258 l=40 w=200 x=-6226 y=-41699 sky130_fd_pr__pfet_01v8
x OUT VSS a_72026_n39041# VSS s=8700,358 d=8700,358 l=40 w=300 x=72182 y=-39040 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.inverter_2_0.VIN VSS divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a3 VSS s=2900,158 d=5800,316 l=40 w=100 x=55080 y=-38616 sky130_fd_pr__nfet_01v8
x a_51799_n1085# VSS OUT VSS s=11600,458 d=11600,458 l=60 w=400 x=53155 y=-1084 sky130_fd_pr__nfet_01v8
x a_51799_n4132# VSS ANALOG_MUX_MAG_6.IN_1 VSS s=11600,458 d=11600,458 l=60 w=400 x=54099 y=-4131 sky130_fd_pr__nfet_01v8
x D0 VSS divider_top_0.MUX_1_1.a1 VSS s=5800,258 d=11600,516 l=40 w=200 x=-13747 y=-22802 sky130_fd_pr__nfet_01v8
x divider_top_0.MUX_1_2.a1 VDD divider_top_0.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=-17861 y=-21467 sky130_fd_pr__pfet_01v8
x PFD_0.PFD_UP_0/PFD_INV_0.OUT a_859_752# a_977_752# VSS s=6960,356 d=3480,178 l=60 w=120 x=917 y=752 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=55987 y=-4131 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD1 divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=-11834 y=104985 sky130_fd_pr__pfet_01v8
x a_n4197_n19041# a_n4445_n19409# divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_0.A VSS s=11600,516 d=11600,516 l=40 w=200 x=-4122 y=-19408 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_0.CLK divider_top_3.DivideBy2_magic_0.TG_MAGIC_1.IN divider_top_3.DivideBy2_magic_0.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-9249 y=-58555 sky130_fd_pr__nfet_01v8
x D13 a_6557_n43932# divider_top_1.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.A VDD s=11600,516 d=5800,258 l=40 w=200 x=6615 y=-43931 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=100 w=400 x=37464 y=2075 sky130_fd_pr__nfet_01v8
x D5 VSS a_74988_n25934# VSS s=8700,358 d=8700,358 l=40 w=300 x=75144 y=-25933 sky130_fd_pr__nfet_01v8
x F_IN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=-8343 y=114063 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_0.TG_MAGIC_1.OUT divider_top_0.DivideBy2_magic_0.inverter_2.IN VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=-12000 y=-24461 sky130_fd_pr__nfet_01v8
x divider_top_2.AND_1_1.VOUT a_n8523_13581# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-7788 y=12745 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_1.inverter_2.IN divider_top_0.DivideBy2_magic_1.TG_MAGIC_1.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-12294 y=-18876 sky130_fd_pr__nfet_01v8
x OUTB divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-4587 y=-59380 sky130_fd_pr__nfet_01v8
x a_25462_n59506# VSS divider_top_3.7b_counter_new_0.LD1 VSS s=40600,1516 d=40600,1516 l=40 w=700 x=25822 y=-58620 sky130_fd_pr__nfet_01v8
x D13 VDD a_6252_n35602# VDD s=11600,516 d=5800,258 l=40 w=200 x=7581 y=-35393 sky130_fd_pr__pfet_01v8
x D14 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=44971 y=-42073 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD2 divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=81062 y=-24298 sky130_fd_pr__pfet_01v8
x a_n5296_n61659# a_n5544_n61437# divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_0.B VSS s=11600,516 d=11600,516 l=40 w=200 x=-5221 y=-61436 sky130_fd_pr__nfet_01v8
x a_83033_n39289# VDD divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.VOUT VDD s=34800,1316 d=34800,1316 l=40 w=600 x=83514 y=-38676 sky130_fd_pr__pfet_01v8
x a_4001_n35632# a_3753_n36000# divider_top_1.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.B VSS s=11600,516 d=11600,516 l=40 w=200 x=4075 y=-35999 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.VOUT VSS a_65712_n22695# VSS s=17400,716 d=17400,716 l=40 w=300 x=65672 y=-22694 sky130_fd_pr__nfet_01v8
x a_n28666_n57678# OUT_USB VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=-27831 y=-53095 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.inverter_0.OUT divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-13056 y=-18511 sky130_fd_pr__pfet_01v8
x a_n296_n61659# a_n544_n61437# divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_1.B VSS s=11600,516 d=11600,516 l=40 w=200 x=-221 y=-61436 sky130_fd_pr__nfet_01v8
x a_n11596_37213# divider_top_2.divider_magic_0/P2_Gen_magic_0.3_in_and_out VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=-10861 y=37311 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_1.VOUT a_n8229_33111# a_n8229_32802# VSS s=8700,358 d=17400,716 l=40 w=300 x=-8228 y=33169 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD2 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a1 VDD s=11600,516 d=5800,258 l=40 w=200 x=84436 y=-24329 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN VDD divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.IN VDD s=5800,258 d=11600,516 l=40 w=200 x=-3428 y=-38943 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD2 divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=-11827 y=118017 sky130_fd_pr__pfet_01v8
x VCO_0.INV_1_mag_5.OUT VCO_0.Divide_By_2_magic_0.CLK VSS VSS s=11600,458 d=11600,458 l=100 w=400 x=36990 y=2075 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD1 divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a1 VSS VSS s=5800,258 d=5800,258 l=40 w=200 x=45193 y=-40714 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.inverter_2_0.VIN VSS divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a4 VSS s=5800,316 d=2900,158 l=40 w=100 x=82448 y=-24197 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK VSS divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=-10539 y=26931 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_0.Q VSS divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-10272 y=18416 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_1.TG_MAGIC_0.inverter_0.OUT divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_3.DivideBy2_magic_1.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-9663 y=-54601 sky130_fd_pr__pfet_01v8
x S6 VDD ANALOG_MUX_MAG_2.inverter_0.OUT VDD s=5800,258 d=11600,516 l=40 w=200 x=-4613 y=-534 sky130_fd_pr__pfet_01v8
x a_n17472_n19745# VSS divider_top_0.OUT1 VSS s=17400,716 d=17400,716 l=40 w=300 x=-17073 y=-19744 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-12072 y=-15727 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.VOUT VSS a_76266_n57380# VSS s=17400,716 d=17400,716 l=40 w=300 x=76226 y=-57379 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD1 divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-10953 y=81378 sky130_fd_pr__pfet_01v8
x S4 ANALOG_MUX_MAG_5.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=19938 y=3178 sky130_fd_pr__pfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=44900 y=39008 sky130_fd_pr__cap_mim_m3_1
x divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a3 a_41263_n42277# a_41361_n42889# VDD s=34800,1316 d=17400,658 l=40 w=600 x=41532 y=-42276 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD2 divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=81768 y=-37436 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a4 VDD s=5800,316 d=2900,158 l=40 w=100 x=77352 y=-41088 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a4 VDD a_72865_n25577# VDD s=34800,1316 d=17400,658 l=40 w=600 x=72825 y=-25576 sky130_fd_pr__pfet_01v8
x divider_top_3.Q1 a_7704_n53743# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=8691 y=-53504 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.OUT VSS divider_top_1.MUX_1_1.IN2 VSS s=2900,158 d=2900,158 l=40 w=100 x=-14100 y=-36125 sky130_fd_pr__nfet_01v8
x VCO_0.Divide_By_2_magic_0.TG_MAGIC_2.inverter_0.OUT VCO_0.Divide_By_2_magic_0.inverter_2.IN VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=43719 y=2820 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a3 a_n12144_65438# a_n12782_65934# VDD s=34800,1316 d=17400,658 l=40 w=600 x=-12143 y=65707 sky130_fd_pr__pfet_01v8
x a_8683_n1707# VDD DN_OUT VDD s=11600,458 d=11600,458 l=60 w=400 x=12143 y=-898 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_6.TG_ANALOG_MUX_0.inverter_0.OUT F_IN divider_top_0.CLK VDD s=5800,258 d=5800,258 l=40 w=200 x=64523 y=-4112 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.3_in_and_out_p3 VDD a_n8255_32349# VDD s=5800,258 d=5800,258 l=40 w=200 x=-7520 y=33381 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_1.TG_MAGIC_2.inverter_0.OUT divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_0.DivideBy2_magic_1.inverter_2.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-13862 y=-19899 sky130_fd_pr__pfet_01v8
x a_67478_n26237# VSS divider_top_0.Q5 VSS s=17400,716 d=17400,716 l=40 w=300 x=67876 y=-26236 sky130_fd_pr__nfet_01v8
x VSS divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_1.B a_n1443_n35394# VDD s=5800,258 d=11600,516 l=40 w=200 x=-1286 y=-35393 sky130_fd_pr__pfet_01v8
x a_n8246_37311# divider_top_2.divider_magic_0/P3_Gen_magic_0.3_in_and_out_p3 VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=-8219 y=37311 sky130_fd_pr__nfet_01v8
x divider_top_1.DFF_MAG_0.TG_MAGIC_2.IN divider_top_1.DFF_MAG_0.TG_MAGIC_1.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=14137 y=-43768 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=38811 y=-59246 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD1 VSS divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a1 VSS s=5800,258 d=11600,516 l=40 w=200 x=46002 y=-55372 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-2176 y=-40296 sky130_fd_pr__pfet_01v8
x divider_top_1.Q1 divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=37213 y=-37681 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.IN1 a_n10391_118664# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=-10390 y=118722 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.inverter_2_0.VIN VSS divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a3 VSS s=2900,158 d=5800,316 l=40 w=100 x=-11942 y=69626 sky130_fd_pr__nfet_01v8
x divider_top_2.DFF_MAG_0.TG_MAGIC_2.IN divider_top_2.DFF_MAG_0.TG_MAGIC_1.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-13646 y=46752 sky130_fd_pr__pfet_01v8
x divider_top_1.Q5 a_n999_n35632# VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=-11 y=-35999 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD1 VSS divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a1 VSS s=5800,258 d=11600,516 l=40 w=200 x=-10475 y=105011 sky130_fd_pr__nfet_01v8
x divider_top_0.P2 VSS divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.IN VSS s=2900,158 d=5800,316 l=40 w=100 x=-6826 y=-24070 sky130_fd_pr__nfet_01v8
x a_4598_n37704# divider_top_1.divider_magic_0/P3_Gen_magic_0.3_in_and_out_p3 VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=4696 y=-38341 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a3 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=36215 y=-25473 sky130_fd_pr__nfet_01v8
x OUT VSS divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK VSS s=5800,316 d=2900,158 l=40 w=100 x=19444 y=-38832 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN VSS s=2900,158 d=5800,316 l=40 w=100 x=-5792 y=-21364 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD3 divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=37131 y=-59116 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a1 divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=-10896 y=115348 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK VSS divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=-8710 y=52941 sky130_fd_pr__nfet_01v8
x divider_top_0.CLK divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=-5475 y=-25108 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_3.TG_ANALOG_MUX_0.inverter_0.OUT ANALOG_MUX_MAG_3.OUT LF_OFFCHIP VDD s=5800,258 d=5800,258 l=40 w=200 x=21802 y=-1246 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_1.inverter_2.IN divider_top_1.DivideBy2_magic_1.TG_MAGIC_1.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-11400 y=-35187 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD3 divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a1 VSS VSS s=5800,258 d=5800,258 l=40 w=200 x=-10553 y=68945 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.inverter_2_0.VIN VSS divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a3 VSS s=2900,158 d=5800,316 l=40 w=100 x=31541 y=-25493 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=25027 y=-56005 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.CLK divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-13252 y=-23853 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.inverter_2_0.VIN VSS divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a4 VSS s=2900,158 d=5800,316 l=40 w=100 x=64135 y=-20799 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD3 divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=40799 y=-59147 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_0.CLK divider_top_1.DivideBy2_magic_0.inverter_2.IN divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-13262 y=-41002 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=64029 y=-24483 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.inverter_2_0.VIN VSS divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a4 VSS s=5800,316 d=2900,158 l=40 w=100 x=38517 y=-59015 sky130_fd_pr__nfet_01v8
x OUT divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.IN divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=-1686 y=-40711 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_1.CLK VSS divider_top_3.DivideBy2_magic_1.TG_MAGIC_2.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-11654 y=-54236 sky130_fd_pr__nfet_01v8
x divider_top_2.DFF_MAG_0.TG_MAGIC_3.OUT VDD divider_top_2.P0 VDD s=5800,258 d=5800,258 l=40 w=200 x=-12328 y=49452 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_0.CLK divider_top_0.DivideBy2_magic_0.inverter_2.IN divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-14156 y=-24411 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a4 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=33843 y=-59035 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=45184 y=-21828 sky130_fd_pr__pfet_01v8
x OUTB divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT divider_top_3.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_0.VOUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-1887 y=-56066 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.VOUT a_75786_n22678# divider_top_0.7b_counter_new_0.mod_dff_magic_6.D1 VSS s=14500,558 d=29000,1116 l=40 w=500 x=75844 y=-22677 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-26819 y=-35992 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a4 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-10666 y=115859 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a3 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=-11747 y=91551 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_0.B divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=-7634 y=35083 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=33238 y=-41155 sky130_fd_pr__pfet_01v8
x a_n5904_38914# divider_top_2.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.A a_n5272_38856# VDD s=5800,258 d=11600,516 l=40 w=200 x=-5271 y=39012 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=55275 y=-24549 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a4 VDD s=5800,316 d=2900,158 l=40 w=100 x=83048 y=-41019 sky130_fd_pr__pfet_01v8
x D12 divider_top_1.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_5.B VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-6165 y=-36722 sky130_fd_pr__pfet_01v8
x divider_top_3.MUX_1_0.SEL VDD divider_top_3.MUX_1_0.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=-17237 y=-61198 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK VSS divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-5181 y=-21314 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT VDD divider_top_3.P3 VDD s=5800,258 d=5800,258 l=40 w=200 x=-5523 y=-55736 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-10174 y=30438 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-4322 y=-25108 sky130_fd_pr__pfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=34260 y=67068 sky130_fd_pr__cap_mim_m3_1
x divider_top_1.7b_counter_new_0.LD1 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=72280 y=-38503 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.inverter_2_0.VIN VSS divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a4 VSS s=2900,158 d=5800,316 l=40 w=100 x=50541 y=-40974 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=-11711 y=69528 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=49640 y=-41903 sky130_fd_pr__pfet_01v8
x divider_top_2.LD VSS a_n11299_55734# VSS s=40600,1516 d=40600,1516 l=40 w=700 x=-10387 y=55334 sky130_fd_pr__nfet_01v8
x D2 VDD a_n22530_n25009# VDD s=34800,1316 d=17400,658 l=40 w=600 x=-22569 y=-25008 sky130_fd_pr__pfet_01v8
x OUT divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=-1195 y=-37625 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.IN1 divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=76143 y=-24496 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-4686 y=-58772 sky130_fd_pr__nfet_01v8
x OUTB divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-100 y=-55736 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_0.CLK divider_top_2.DivideBy2_magic_0.TG_MAGIC_1.IN divider_top_2.DivideBy2_magic_0.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-10322 y=22662 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=36215 y=-25242 sky130_fd_pr__pfet_01v8
x divider_top_2.Q4 a_n13204_33454# divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_1.A VSS s=11600,516 d=11600,516 l=40 w=200 x=-13203 y=34484 sky130_fd_pr__nfet_01v8
x VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.CLK VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.OUT VCO_0.Divide_By_2_magic_0.TG_MAGIC_1.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=40823 y=2405 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=55161 y=-4131 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a3 a_29253_n42847# a_29155_n42235# VDD s=17400,658 d=34800,1316 l=40 w=600 x=29522 y=-42234 sky130_fd_pr__pfet_01v8
x Tapered_Buffer_mag_5.IN Tapered_Buffer_mag_3.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=45723 y=1507 sky130_fd_pr__pfet_01v8
x OUTB VSS divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_0.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-1276 y=-56016 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a4 VDD s=5800,316 d=2900,158 l=40 w=100 x=58747 y=-24580 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=-11197 y=29186 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=31541 y=-25262 sky130_fd_pr__pfet_01v8
x VSS VSS a_n13204_33868# VSS s=11600,516 d=11600,516 l=40 w=200 x=-13203 y=33828 sky130_fd_pr__nfet_01v8
x a_8724_1049# UP_OUT VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=14662 y=1857 sky130_fd_pr__pfet_01v8
x divider_top_0.Q6 VSS a_81691_n20438# VSS s=8700,358 d=8700,358 l=40 w=300 x=81847 y=-20437 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a3 VDD s=5800,316 d=2900,158 l=40 w=100 x=81351 y=-25126 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.inverter_0.OUT divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.IN divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT VDD s=5800,316 d=2900,158 l=40 w=100 x=-4271 y=-57039 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT VDD divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=25668 y=-57323 sky130_fd_pr__pfet_01v8
x a_n1062_n21122# divider_top_0.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_0.VOUT VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-963 y=-21051 sky130_fd_pr__pfet_01v8
x divider_top_1.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT divider_top_1.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_1.DFF_MAG_0.TG_MAGIC_2.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=15901 y=-42365 sky130_fd_pr__pfet_01v8
x D12 VSS divider_top_1.3AND_MAGIC_0.A VSS s=5800,258 d=11600,516 l=40 w=200 x=-21577 y=-42163 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD1 divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a1 VSS VSS s=5800,258 d=5800,258 l=40 w=200 x=48163 y=-24154 sky130_fd_pr__nfet_01v8
x divider_top_1.MUX_1_0.SEL VDD divider_top_1.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=-18162 y=-42158 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN VSS divider_top_2.LD VSS s=2900,158 d=5800,316 l=40 w=100 x=-10963 y=54846 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK VSS divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-4483 y=-37905 sky130_fd_pr__nfet_01v8
x VSS VDD divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=85811 y=-60060 sky130_fd_pr__pfet_01v8
x divider_top_0.P0 VDD divider_top_0.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=-19056 y=-25567 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=46873 y=-41174 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-7565 y=88498 sky130_fd_pr__pfet_01v8
x a_n9251_73091# VDD divider_top_2.7b_counter_new_0.mod_dff_magic_2.D1 VDD s=29000,1116 d=29000,1116 l=40 w=500 x=-8428 y=73091 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a4 a_n12046_106178# VDD VDD s=17400,658 d=34800,1316 l=40 w=600 x=-12045 y=106236 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-11836 y=-15727 sky130_fd_pr__nfet_01v8
x VCO_0.Divide_By_2_magic_0.CLK VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.OUT VCO_0.Divide_By_2_magic_0.inverter_2.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=43817 y=2405 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD3 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=28789 y=-59105 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD1 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=45193 y=-41044 sky130_fd_pr__pfet_01v8
x divider_top_0.MUX_1_2.AND_1_0.inverter_2_0.VIN VSS divider_top_0.MUX_1_2.a3 VSS s=5800,316 d=2900,158 l=40 w=100 x=-18349 y=-20337 sky130_fd_pr__nfet_01v8
x a_7714_n55994# a_7466_n56362# divider_top_3.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.C VSS s=11600,516 d=11600,516 l=40 w=200 x=7788 y=-56361 sky130_fd_pr__nfet_01v8
x divider_top_1.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_1.MUX_1_2.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-17651 y=-37159 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD1 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a1 VDD s=11600,516 d=5800,258 l=40 w=200 x=54203 y=-37557 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.inverter_0.OUT divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-5290 y=-37540 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.VOUT VDD a_n8429_72210# VDD s=29000,1116 d=14500,558 l=40 w=500 x=-8428 y=72170 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT VDD s=2900,158 d=5800,316 l=40 w=100 x=-9075 y=56938 sky130_fd_pr__pfet_01v8
x divider_top_1.AND_1_1.inverter_2_0.VIN VSS divider_top_1.AND_1_1.VOUT VSS s=2900,158 d=5800,316 l=40 w=100 x=-19091 y=-36226 sky130_fd_pr__nfet_01v8
x F_IN divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=-8343 y=114161 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=30379 y=-55782 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT divider_top_2.P3 VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=-7783 y=26094 sky130_fd_pr__nfet_01v8
x VDD a_27797_n21# VSS VSS s=5800,258 d=5800,258 l=100 w=200 x=28803 y=-20 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_1.CLK divider_top_3.DivideBy2_magic_1.TG_MAGIC_1.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-10056 y=-53578 sky130_fd_pr__nfet_01v8
x divider_top_2.3AND_MAGIC_1.A VDD a_n8523_13581# VDD s=5800,258 d=5800,258 l=40 w=200 x=-7788 y=12843 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_6.D1 VSS a_73720_n58631# VSS s=8700,358 d=8700,358 l=40 w=300 x=73876 y=-58630 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.CLK VDD divider_top_1.DivideBy2_magic_0.TG_MAGIC_0.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-9853 y=-41432 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.IN1 VSS a_n10507_73332# VSS s=8700,358 d=8700,358 l=40 w=300 x=-10506 y=73488 sky130_fd_pr__nfet_01v8
x a_n13836_31690# a_n13810_30856# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-13809 y=31788 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_4.inverter_0.OUT VSS ANALOG_MUX_MAG_4.TG_ANALOG_MUX_1.inverter_0.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=5411 y=1733 sky130_fd_pr__nfet_01v8
x a_n9231_106682# VDD divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.VOUT VDD s=34800,1316 d=34800,1316 l=40 w=600 x=-8592 y=106765 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.VOUT a_40298_n57458# a_40298_n56662# VDD s=14500,558 d=29000,1116 l=40 w=500 x=40723 y=-56661 sky130_fd_pr__pfet_01v8
x divider_top_0.P3 VSS divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.IN VSS s=2900,158 d=5800,316 l=40 w=100 x=-6826 y=-21972 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_0.TG_MAGIC_1.OUT VDD divider_top_3.DivideBy2_magic_0.inverter_2.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=-10893 y=-59543 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a3 a_74372_n57438# a_74274_n56826# VDD s=17400,658 d=34800,1316 l=40 w=600 x=74641 y=-56825 sky130_fd_pr__pfet_01v8
x a_n13836_39690# VDD a_n13810_38856# VDD s=11600,516 d=5800,258 l=40 w=200 x=-13809 y=39690 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.CLK divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.IN divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-11753 y=-53628 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a4 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=50737 y=-41205 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a3 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=72477 y=-25164 sky130_fd_pr__pfet_01v8
x divider_top_2.Q4 a_n13836_34190# VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=-13203 y=35103 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT VDD divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_1.VOUT VDD s=5800,316 d=2900,158 l=40 w=100 x=2276 y=-20966 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.CLK VSS divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.inverter_0.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=-14255 y=-23803 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD2 divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a1 VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-7314 y=114579 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-7687 y=55838 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_1.D1 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=29370 y=-59234 sky130_fd_pr__pfet_01v8
x OUTB VSS a_36761_n57230# VSS s=8700,358 d=8700,358 l=40 w=300 x=36917 y=-57229 sky130_fd_pr__nfet_01v8
x a_n28666_n57678# VDD OUT_USB VDD s=11600,458 d=11600,458 l=60 w=400 x=-27831 y=-53921 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_0.Q divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-10272 y=18514 sky130_fd_pr__nfet_01v8
x divider_top_0.CLK VDD divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK VDD s=5800,258 d=5800,258 l=40 w=200 x=-1599 y=-25108 sky130_fd_pr__pfet_01v8
x F_IN divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-9090 y=55739 sky130_fd_pr__pfet_01v8
x divider_top_1.P2 VDD divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=-6324 y=-40381 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a1 divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=-11012 y=70016 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.A a_5301_n55815# a_5852_n56453# VSS s=17400,716 d=8700,358 l=40 w=300 x=5812 y=-56452 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a3 VDD s=5800,316 d=2900,158 l=40 w=100 x=28277 y=-41822 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD1 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=-10953 y=81476 sky130_fd_pr__pfet_01v8
x divider_top_0.CLK VDD divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=20632 y=-21303 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_3.inverter_0.OUT VSS ANALOG_MUX_MAG_3.TG_ANALOG_MUX_1.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=21058 y=-451 sky130_fd_pr__nfet_01v8
x VCO_0.INV_1_mag_3.IN VDD VCO_0.INV_1_mag_3.OUT VDD s=11600,458 d=11600,458 l=100 w=400 x=30692 y=440 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=100 w=400 x=31008 y=2096 sky130_fd_pr__nfet_01v8
x divider_top_0.MUX_1_0.VOUT VDD divider_top_0.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=-18057 y=-21467 sky130_fd_pr__pfet_01v8
x divider_top_0.P2 VDD divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.IN VDD s=11600,516 d=5800,258 l=40 w=200 x=-7218 y=-23790 sky130_fd_pr__pfet_01v8
x Tapered_Buffer_mag_0.IN a_n7439_1488# VDD VDD s=11600,458 d=23200,916 l=60 w=400 x=-6010 y=1575 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a3 a_n12782_65934# a_n12144_65438# VDD s=17400,658 d=34800,1316 l=40 w=600 x=-12143 y=65805 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_2.TG_ANALOG_MUX_1.inverter_0.OUT ANALOG_MUX_MAG_2.OUT divider_top_0.OUT1 VDD s=5800,258 d=5800,258 l=40 w=200 x=-3019 y=-534 sky130_fd_pr__pfet_01v8
x divider_top_0.DFF_MAG_0.TG_MAGIC_1.OUT VSS divider_top_0.DFF_MAG_0.TG_MAGIC_2.IN VSS s=2900,158 d=5800,316 l=40 w=100 x=13635 y=-26139 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT VDD divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_1.VOUT VDD s=2900,158 d=2900,158 l=40 w=100 x=3873 y=-59778 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=64529 y=-59883 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.IN1 VSS a_n10391_118664# VSS s=8700,358 d=8700,358 l=40 w=300 x=-10390 y=118820 sky130_fd_pr__nfet_01v8
x divider_top_2.DFF_MAG_0.TG_MAGIC_2.IN VDD divider_top_2.DFF_MAG_0.TG_MAGIC_1.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=-13646 y=46850 sky130_fd_pr__pfet_01v8
x divider_top_1.MUX_1_2.a1 divider_top_1.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=-17065 y=-38058 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN VSS divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=24365 y=-21583 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD1 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=45167 y=-42073 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_1.inverter_0.OUT VDD ANALOG_MUX_MAG_1.TG_ANALOG_MUX_1.inverter_0.OUT VDD s=11600,516 d=5800,258 l=40 w=200 x=-2687 y=1837 sky130_fd_pr__pfet_01v8
x a_3900_n25127# divider_top_0.divider_magic_0/P2_Gen_magic_0.3_in_and_out VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=3998 y=-24392 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK VSS divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-1276 y=-59430 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.inverter_0.OUT divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-12358 y=-40029 sky130_fd_pr__pfet_01v8
x D7 a_n13810_26172# divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_0.B VDD s=11600,516 d=5800,258 l=40 w=200 x=-13809 y=26230 sky130_fd_pr__pfet_01v8
x VCO_0.INV_1_mag_2.IN VCO_0.INV_1_mag_2.OUT VSS VSS s=11600,458 d=11600,458 l=100 w=400 x=30534 y=2096 sky130_fd_pr__nfet_01v8
x a_51530_1826# a_52002_1826# VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=52532 y=1826 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_3.IN_1 VSS s=4933760,8904 l=2000 w=2000 x=2677 y=23915 sky130_fd_pr__cap_mim_m3_1
x divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_0.inverter_0.OUT divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT divider_top_3.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_0.VOUT VDD s=2900,158 d=5800,316 l=40 w=100 x=-1691 y=-55651 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a1 divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.inverter_2_0.VIN a_55110_n40603# VSS s=8700,358 d=17400,716 l=40 w=300 x=55462 y=-40602 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-26819 y=-37172 sky130_fd_pr__nfet_01v8
x a_n9457_1489# VDD a_n13363_1489# VDD s=11600,458 d=11600,458 l=60 w=400 x=-8276 y=1575 sky130_fd_pr__pfet_01v8
x OUT divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-5584 y=-41269 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a4 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=74182 y=-37604 sky130_fd_pr__pfet_01v8
x a_n13363_1489# VDD PRE_SCALAR VDD s=11600,458 d=11600,458 l=60 w=400 x=-12300 y=1575 sky130_fd_pr__pfet_01v8
x Tapered_Buffer_mag_5.IN VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=44753 y=1797 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-13724 y=-15727 sky130_fd_pr__nfet_01v8
x D16 VSS divider_top_3.MUX_1_1.a1 VSS s=11600,516 d=5800,258 l=40 w=200 x=-12542 y=-57504 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_1.TG_ANALOG_MUX_0.inverter_0.OUT ANALOG_MUX_MAG_1.OUT F_IN VDD s=5800,258 d=5800,258 l=40 w=200 x=-1943 y=762 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=55775 y=-59949 sky130_fd_pr__pfet_01v8
x a_7011_n37883# VDD a_6251_n37645# VDD s=11600,516 d=5800,258 l=40 w=200 x=7085 y=-37644 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.VOUT VSS a_49161_n57497# VSS s=17400,716 d=17400,716 l=40 w=300 x=49121 y=-57496 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_0.Q divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-13397 y=-58225 sky130_fd_pr__pfet_01v8
x a_n9314_88775# VSS divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.VOUT VSS s=17400,716 d=17400,716 l=40 w=300 x=-9287 y=88775 sky130_fd_pr__nfet_01v8
x divider_top_2.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_2.P0 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-12328 y=49550 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD1 divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.inverter_2_0.VIN a_54111_n42577# VSS s=8700,358 d=17400,716 l=40 w=300 x=54463 y=-42576 sky130_fd_pr__nfet_01v8
x S1 ANALOG_MUX_MAG_1.TG_ANALOG_MUX_0.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-2589 y=762 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a4 VDD a_45760_n25694# VDD s=34800,1316 d=17400,658 l=40 w=600 x=45720 y=-25693 sky130_fd_pr__pfet_01v8
x D8 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=-11943 y=72391 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_0.B VSS a_1418_n24541# VSS s=8700,358 d=17400,716 l=40 w=300 x=1770 y=-24540 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.inverter_2_0.VIN VSS divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a4 VSS s=2900,158 d=5800,316 l=40 w=100 x=-10666 y=115957 sky130_fd_pr__nfet_01v8
x VCO_0.Divide_By_2_magic_0.CLK VCO_0.Divide_By_2_magic_0.TG_MAGIC_1.IN VCO_0.Divide_By_2_magic_0.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=40213 y=1847 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a3 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=54284 y=-22025 sky130_fd_pr__nfet_01v8
x D15 a_57779_n42608# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=57837 y=-42607 sky130_fd_pr__nfet_01v8
x divider_top_1.LD VDD a_23759_n41395# VDD s=40600,1516 d=20300,758 l=40 w=700 x=23719 y=-41394 sky130_fd_pr__pfet_01v8
x OUTB VDD divider_top_3.DFF_MAG_0.TG_MAGIC_3.CLK VDD s=11600,516 d=5800,258 l=40 w=200 x=12019 y=-60561 sky130_fd_pr__pfet_01v8
x divider_top_1.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_1.DFF_MAG_0.TG_MAGIC_2.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=14235 y=-42450 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD1 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a1 VDD s=11600,516 d=5800,258 l=40 w=200 x=-10836 y=108385 sky130_fd_pr__pfet_01v8
x a_n28666_n57678# OUT_USB VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=-27831 y=-54747 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-11052 y=79488 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_6.inverter_0.OUT divider_top_0.CLK ANALOG_MUX_MAG_6.IN_1 VSS s=5800,258 d=5800,258 l=40 w=200 x=64033 y=-3383 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD1 divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.inverter_2_0.VIN a_n12455_86726# VSS s=8700,358 d=17400,716 l=40 w=300 x=-12454 y=87078 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD3 divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-7430 y=69051 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_1.TG_MAGIC_2.inverter_0.OUT divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_0.DivideBy2_magic_1.inverter_2.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-14058 y=-19899 sky130_fd_pr__pfet_01v8
x VCO_0.INV_1_mag_1.OUT a_27797_n21# VCO_0.INV_1_mag_3.IN VSS s=5800,258 d=5800,258 l=100 w=200 x=28300 y=939 sky130_fd_pr__nfet_01v8
x a_51799_n1085# OUT VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=55377 y=-276 sky130_fd_pr__pfet_01v8
x a_6262_n41327# VSS a_6349_n41075# VSS s=11600,516 d=11600,516 l=40 w=200 x=6309 y=-41074 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_0.TG_MAGIC_2.inverter_0.OUT divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_1.DivideBy2_magic_0.inverter_2.IN VDD s=5800,316 d=2900,158 l=40 w=100 x=-13556 y=-41417 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.IN divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-10174 y=30536 sky130_fd_pr__pfet_01v8
x a_7714_n59408# a_6954_n59792# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=7886 y=-59791 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_0.inverter_0.OUT VDD ANALOG_MUX_MAG_0.TG_ANALOG_MUX_1.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=5622 y=-676 sky130_fd_pr__pfet_01v8
x a_33624_n60989# VSS divider_top_3.Q1 VSS s=17400,716 d=17400,716 l=40 w=300 x=34022 y=-60988 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.VOUT a_86100_n57342# VSS VSS s=29000,1116 d=29000,1116 l=40 w=500 x=86283 y=-57341 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD2 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=63341 y=-40944 sky130_fd_pr__pfet_01v8
x a_51799_n4132# VDD ANALOG_MUX_MAG_6.IN_1 VDD s=11600,458 d=11600,458 l=60 w=400 x=55495 y=-3323 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-11711 y=69626 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.3_in_and_out VDD a_339_n59820# VDD s=5800,258 d=5800,258 l=40 w=200 x=1469 y=-59793 sky130_fd_pr__pfet_01v8
x a_6955_n61689# VSS a_7042_n61437# VSS s=11600,516 d=11600,516 l=40 w=200 x=7002 y=-61436 sky130_fd_pr__nfet_01v8
x divider_top_1.Q7 a_n6661_n36000# divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_0.B VSS s=11600,516 d=11600,516 l=40 w=200 x=-5630 y=-35999 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_0.CLK divider_top_2.DivideBy2_magic_0.TG_MAGIC_1.OUT divider_top_2.DivideBy2_magic_0.TG_MAGIC_1.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-10322 y=22760 sky130_fd_pr__nfet_01v8
x a_51799_n1085# OUT VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=53273 y=-1084 sky130_fd_pr__nfet_01v8
x a_n5904_31690# a_n5272_30856# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-5271 y=31788 sky130_fd_pr__pfet_01v8
x divider_top_2.3AND_MAGIC_1.A a_n8497_12703# a_n8523_13581# VSS s=8700,358 d=17400,716 l=40 w=300 x=-8496 y=13168 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.inverter_2_0.VIN VSS divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a3 VSS s=2900,158 d=5800,316 l=40 w=100 x=58740 y=-42100 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a4 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=64727 y=-40843 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_1.inverter_2.IN VSS divider_top_2.DivideBy2_magic_1.TG_MAGIC_1.IN VSS s=5800,316 d=2900,158 l=40 w=100 x=-5345 y=20920 sky130_fd_pr__nfet_01v8
x divider_top_1.Q5 a_n1661_n36000# divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_1.B VSS s=11600,516 d=11600,516 l=40 w=200 x=-630 y=-35999 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_5.B divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_0.B a_n6443_n35394# VDD s=5800,258 d=11600,516 l=40 w=200 x=-6286 y=-35393 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.IN VDD s=2900,158 d=5800,316 l=40 w=100 x=22917 y=-21218 sky130_fd_pr__pfet_01v8
x a_n5904_39690# VDD a_n5272_38856# VDD s=11600,516 d=5800,258 l=40 w=200 x=-5271 y=39690 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_5.inverter_0.OUT ANALOG_MUX_MAG_5.OUT ANALOG_MUX_MAG_3.OUT VSS s=5800,258 d=5800,258 l=40 w=200 x=21826 y=2832 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD1 divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a1 VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=48457 y=-24484 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.VOUT a_41219_n57458# divider_top_3.7b_counter_new_0.mod_dff_magic_2.D1 VSS s=14500,558 d=29000,1116 l=40 w=500 x=41277 y=-57457 sky130_fd_pr__nfet_01v8
x VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.CLK VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.OUT VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=43207 y=1847 sky130_fd_pr__nfet_01v8
x a_n16071_n59447# VSS divider_top_3.MUX_1_0.VOUT VSS s=17400,716 d=17400,716 l=40 w=300 x=-15672 y=-59446 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.CLK divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_2.DivideBy2_magic_1.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-5953 y=22248 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a4 VSS a_68176_n42828# VSS s=17400,716 d=8700,358 l=40 w=300 x=68136 y=-42827 sky130_fd_pr__nfet_01v8
x F_IN divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=-8459 y=68829 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_4.inverter_0.OUT ANALOG_MUX_MAG_4.TG_ANALOG_MUX_1.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=5509 y=1733 sky130_fd_pr__nfet_01v8
x divider_top_0.AND_1_0.VOUT VSS a_n20920_n22027# VSS s=8700,358 d=17400,716 l=40 w=300 x=-20763 y=-22026 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=41382 y=-59975 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a4 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=55973 y=-40909 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a4 VSS a_83728_n60853# VSS s=17400,716 d=8700,358 l=40 w=300 x=83688 y=-60852 sky130_fd_pr__nfet_01v8
x a_52002_1826# VDD OUTB VDD s=11600,458 d=11600,458 l=60 w=400 x=57114 y=2634 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=57134 y=1826 sky130_fd_pr__nfet_01v8
x divider_top_0.DivideBy2_magic_0.inverter_2.IN VSS divider_top_0.DivideBy2_magic_0.TG_MAGIC_1.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-12196 y=-23803 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=23223 y=-37809 sky130_fd_pr__pfet_01v8
x divider_top_0.Q1 VDD a_6303_n26957# VDD s=11600,516 d=5800,258 l=40 w=200 x=7192 y=-27340 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a3 a_47259_n61008# a_47161_n60396# VDD s=17400,658 d=34800,1316 l=40 w=600 x=47528 y=-60395 sky130_fd_pr__pfet_01v8
x divider_top_3.Q6 a_n2796_n53743# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-1808 y=-53504 sky130_fd_pr__pfet_01v8
x S5 LF_OFFCHIP ANALOG_MUX_MAG_3.OUT VSS s=5800,258 d=5800,258 l=40 w=200 x=21900 y=-900 sky130_fd_pr__nfet_01v8
x S7 F_IN divider_top_0.CLK VSS s=11600,516 d=5800,258 l=40 w=200 x=63935 y=-3766 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=87615 y=-59161 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD3 divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a1 VSS VSS s=5800,258 d=5800,258 l=40 w=200 x=37041 y=-55333 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.VOUT a_57656_n38556# a_57656_n39352# VDD s=29000,1116 d=14500,558 l=40 w=500 x=57983 y=-38555 sky130_fd_pr__pfet_01v8
x divider_top_0.MUX_1_2.SEL divider_top_0.MUX_1_2.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-18736 y=-21496 sky130_fd_pr__pfet_01v8
x a_n2446_n19011# a_n2457_n18803# divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_1.B VDD s=11600,516 d=5800,258 l=40 w=200 x=-2398 y=-18802 sky130_fd_pr__pfet_01v8
x a_n21251_n54086# VSS divider_top_3.3AND_MAGIC_1.A VSS s=11600,516 d=11600,516 l=40 w=200 x=-20160 y=-54793 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=-7565 y=88596 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-11612 y=767 sky130_fd_pr__nfet_01v8
x a_8211_n1707# VDD a_8683_n1707# VDD s=11600,458 d=11600,458 l=60 w=400 x=10479 y=-898 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.C VSS a_4760_n21751# VSS s=8700,358 d=17400,716 l=40 w=300 x=5128 y=-21749 sky130_fd_pr__nfet_01v8
x divider_top_0.CLK divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN VSS s=2900,158 d=5800,316 l=40 w=100 x=-5792 y=-24678 sky130_fd_pr__nfet_01v8
x D2 a_2554_n26987# VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=3981 y=-26734 sky130_fd_pr__nfet_01v8
x a_n12767_88767# VDD divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.VOUT VDD s=34800,1316 d=34800,1316 l=40 w=600 x=-12128 y=88850 sky130_fd_pr__pfet_01v8
x VSS divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_1.A a_1760_n53505# VDD s=5800,258 d=11600,516 l=40 w=200 x=1916 y=-53504 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a1 divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=37401 y=-41134 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_2.DivideBy2_magic_0.Q VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=-11310 y=18220 sky130_fd_pr__pfet_01v8
x divider_top_0.Q1 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=36417 y=-21090 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_0.A a_1418_n21703# divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT VSS s=17400,716 d=8700,358 l=40 w=300 x=1476 y=-21702 sky130_fd_pr__nfet_01v8
x a_24759_n41395# divider_top_1.7b_counter_new_0.LD1 VDD VDD s=20300,758 d=40600,1516 l=40 w=700 x=25217 y=-41394 sky130_fd_pr__pfet_01v8
x VCO_0.Divide_By_2_magic_0.inverter_2.IN VCO_0.Divide_By_2_magic_0.TG_MAGIC_1.IN VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=41857 y=1797 sky130_fd_pr__nfet_01v8
x D0 a_n14126_n21007# divider_top_0.MUX_1_1.AND_1_0.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=-13871 y=-21006 sky130_fd_pr__nfet_01v8
x divider_top_3.DFF_MAG_0.TG_MAGIC_3.CLK VSS divider_top_3.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=16605 y=-61499 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD3 VSS divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a1 VSS s=5800,258 d=11600,516 l=40 w=200 x=35730 y=-24084 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.3AND_MAGIC_0.VOUT VDD divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.NAND_MAGIC_0.OUT VDD s=23200,916 d=11600,458 l=40 w=400 x=22592 y=-58275 sky130_fd_pr__pfet_01v8
x a_88021_9077# a_87589_8911# a_88189_9077# VSS s=30240,1004 d=30240,1004 l=168 w=0 x=88021 y=9077 sky130_fd_pr__res_xhigh_po_0p35
x a_8683_n1707# VDD DN_OUT VDD s=11600,458 d=11600,458 l=60 w=400 x=13323 y=-898 sky130_fd_pr__pfet_01v8
x OUTB divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.IN divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-1375 y=-58822 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a4 VSS a_n12677_119706# VSS s=17400,716 d=8700,358 l=40 w=300 x=-12650 y=119268 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT VSS divider_top_2.P3 VSS s=2900,158 d=2900,158 l=40 w=100 x=-7783 y=26192 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN VDD divider_top_0.LD VDD s=11600,516 d=5800,258 l=40 w=200 x=21141 y=-24874 sky130_fd_pr__pfet_01v8
x a_n26846_n39533# VDD OUT_CORE VDD s=11600,458 d=11600,458 l=60 w=400 x=-26011 y=-35540 sky130_fd_pr__pfet_01v8
x divider_top_2.3AND_MAGIC_1.A a_n8523_13581# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-7788 y=12941 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a3 a_59422_n42894# VSS VSS s=8700,358 d=17400,716 l=40 w=300 x=59480 y=-42893 sky130_fd_pr__nfet_01v8
x a_n28666_n57678# VDD OUT_USB VDD s=11600,458 d=11600,458 l=60 w=400 x=-27831 y=-55101 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a1 a_n10507_73332# divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=-10506 y=73586 sky130_fd_pr__nfet_01v8
x divider_top_2.Q5 VDD a_n13810_31172# VDD s=5800,258 d=5800,258 l=40 w=200 x=-13809 y=31886 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_5.B a_n5272_26172# divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_0.B VDD s=11600,516 d=5800,258 l=40 w=200 x=-5271 y=26230 sky130_fd_pr__pfet_01v8
x divider_top_2.MUX_1_1.IN2 divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-5065 y=18318 sky130_fd_pr__pfet_01v8
x divider_top_0.Q2 a_3303_n19041# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=4290 y=-18802 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a1 divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.inverter_2_0.VIN a_58080_n24043# VSS s=8700,358 d=17400,716 l=40 w=300 x=58432 y=-24042 sky130_fd_pr__nfet_01v8
x divider_top_0.DivideBy2_magic_0.TG_MAGIC_2.inverter_0.OUT divider_top_0.DivideBy2_magic_0.inverter_2.IN divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-13764 y=-24826 sky130_fd_pr__pfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=71500 y=22172 sky130_fd_pr__cap_mim_m3_1
x a_n26846_n40477# a_n26846_n39533# VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=-26011 y=-39682 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a3 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=48746 y=-25543 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.C a_n8220_38073# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=-8218 y=38343 sky130_fd_pr__nfet_01v8
x divider_top_3.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT divider_top_3.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_3.LD VDD s=2900,158 d=2900,158 l=40 w=100 x=13904 y=-60476 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_1.TG_MAGIC_1.OUT VSS divider_top_1.DivideBy2_magic_1.inverter_2.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-11596 y=-36125 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.IN divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-7687 y=55936 sky130_fd_pr__pfet_01v8
x divider_top_0.Q6 divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=81847 y=-20974 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD2 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=86007 y=-60060 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_0.Q VSS divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.IN VSS s=2900,158 d=5800,316 l=40 w=100 x=-10272 y=18612 sky130_fd_pr__nfet_01v8
x a_51327_n1085# a_51799_n1085# VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=52533 y=-276 sky130_fd_pr__pfet_01v8
x a_n5296_n53743# a_n6056_n53505# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-5123 y=-53504 sky130_fd_pr__pfet_01v8
x divider_top_0.CLK divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=53577 y=-21995 sky130_fd_pr__pfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=44900 y=67068 sky130_fd_pr__cap_mim_m3_1
x a_1455_n61689# a_1444_n62043# divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_1.A VDD s=11600,516 d=5800,258 l=40 w=200 x=1502 y=-62042 sky130_fd_pr__pfet_01v8
x divider_top_3.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD divider_top_3.MUX_1_1.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=-11861 y=-56246 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a1 a_29320_n55245# divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=29574 y=-55244 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a4 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=47069 y=-41174 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a4 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=41580 y=-40935 sky130_fd_pr__nfet_01v8
x F_IN VDD divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-9090 y=55837 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=13148 y=1049 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD1 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a1 VDD s=11600,516 d=5800,258 l=40 w=200 x=72805 y=-59038 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_0.inverter_2.IN VDD divider_top_1.DivideBy2_magic_0.TG_MAGIC_1.IN VDD s=5800,258 d=11600,516 l=40 w=200 x=-11302 y=-40114 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_3.D1 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=-11051 y=78585 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD1 divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-10953 y=81574 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_1.VOUT a_n1062_n21122# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-29 y=-21051 sky130_fd_pr__pfet_01v8
x a_n296_n53743# a_n1056_n53505# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-123 y=-53504 sky130_fd_pr__pfet_01v8
x divider_top_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT divider_top_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_0.DFF_MAG_0.TG_MAGIC_3.IN VDD s=5800,316 d=2900,158 l=40 w=100 x=14201 y=-27162 sky130_fd_pr__pfet_01v8
x VSS a_n1443_n43932# divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_1.B VDD s=11600,516 d=5800,258 l=40 w=200 x=-1384 y=-43931 sky130_fd_pr__pfet_01v8
x a_n8155_39700# a_n7523_38866# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-7522 y=39798 sky130_fd_pr__pfet_01v8
x D19 divider_top_3.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=-18997 y=-54307 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=-11681 y=100011 sky130_fd_pr__pfet_01v8
x VCO_0.Divide_By_2_magic_0.CLK a_27797_n21# VCO_0.INV_1_mag_2.IN VSS s=5800,258 d=5800,258 l=100 w=200 x=28300 y=489 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD2 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=66311 y=-24384 sky130_fd_pr__pfet_01v8
x divider_top_1.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT divider_top_1.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_1.DFF_MAG_0.TG_MAGIC_1.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=12591 y=-43753 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=29372 y=-59933 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_5.OUT VDD VCO_0.INV_1_mag_2.IN VDD s=5800,258 d=11600,516 l=100 w=200 x=28629 y=1857 sky130_fd_pr__pfet_01v8
x VCO_0.INV_1_mag_5.OUT VCO_0.Divide_By_2_magic_0.CLK VDD VDD s=11600,458 d=11600,458 l=100 w=400 x=37622 y=1419 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_5.D1 VSS a_63166_n23946# VSS s=8700,358 d=8700,358 l=40 w=300 x=63322 y=-23945 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a3 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=45372 y=-25281 sky130_fd_pr__pfet_01v8
x divider_top_3.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_3.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_3.LD VSS s=2900,158 d=2900,158 l=40 w=100 x=14100 y=-60891 sky130_fd_pr__nfet_01v8
x a_83736_n57400# VSS divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.VOUT VSS s=17400,716 d=17400,716 l=40 w=300 x=84134 y=-57399 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.C a_6161_n56453# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=6431 y=-56451 sky130_fd_pr__nfet_01v8
x VCO_0.INV_1_mag_0.IN VDD VCO_0.INV_1_mag_1.IN VDD s=11600,458 d=11600,458 l=100 w=400 x=36059 y=463 sky130_fd_pr__pfet_01v8
x divider_top_0.CLK divider_top_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=14494 y=-25859 sky130_fd_pr__pfet_01v8
x divider_top_0.CLK VDD divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.inverter_0.OUT VDD s=11600,516 d=5800,258 l=40 w=200 x=-6381 y=-22352 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=48746 y=-25312 sky130_fd_pr__pfet_01v8
x a_n26846_n39533# OUT_CORE VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=-26011 y=-36366 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD3 VSS divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a1 VSS s=5800,258 d=11600,516 l=40 w=200 x=28699 y=-55322 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a1 a_32277_n40618# divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=32531 y=-40617 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_4.OUT VSS a_7724_1857# VSS s=23200,916 d=11600,458 l=60 w=400 x=7956 y=1049 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD1 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=54587 y=-41010 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=74583 y=-59168 sky130_fd_pr__pfet_01v8
x divider_top_2.Q5 VDD a_n13836_31690# VDD s=11600,516 d=5800,258 l=40 w=200 x=-13809 y=32505 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_5.TG_ANALOG_MUX_1.inverter_0.OUT ANALOG_MUX_MAG_3.OUT ANALOG_MUX_MAG_5.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=21924 y=3178 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_0.OUT VDD a_7683_n899# VDD s=23200,916 d=11600,458 l=60 w=400 x=7623 y=-898 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a4 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=58943 y=-24349 sky130_fd_pr__nfet_01v8
x divider_top_1.P2 VDD a_n7950_n40532# VDD s=34800,1316 d=17400,658 l=40 w=600 x=-7582 y=-40531 sky130_fd_pr__pfet_01v8
x divider_top_1.Q6 VDD a_n3943_n43932# VDD s=5800,258 d=5800,258 l=40 w=200 x=-3228 y=-43931 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD3 VSS divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a1 VSS s=11600,516 d=5800,258 l=40 w=200 x=27792 y=-40664 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.IN divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=-10589 y=27640 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_3.IN_1 VSS s=4933760,8904 l=2000 w=2000 x=2677 y=18691 sky130_fd_pr__cap_mim_m3_1
x divider_top_3.MUX_1_2.SEL divider_top_3.MUX_1_2.AND_1_0.inverter_2_0.VIN a_n17714_n54733# VSS s=8700,358 d=17400,716 l=40 w=300 x=-17361 y=-54732 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.VOUT a_48458_n38590# VDD VDD s=14500,558 d=29000,1116 l=40 w=500 x=48516 y=-38589 sky130_fd_pr__pfet_01v8
x a_n11585_38924# a_n11559_38866# divider_top_2.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.C VDD s=11600,516 d=5800,258 l=40 w=200 x=-11558 y=38924 sky130_fd_pr__pfet_01v8
x a_8683_n1707# VSS DN_OUT VSS s=11600,458 d=11600,458 l=60 w=400 x=10511 y=-1706 sky130_fd_pr__nfet_01v8
x a_51327_n4132# VDD a_51799_n4132# VDD s=23200,916 d=11600,458 l=60 w=400 x=52415 y=-3323 sky130_fd_pr__pfet_01v8
x divider_top_0.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_0.MUX_1_2.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-18153 y=-20568 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a4 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=73190 y=-20782 sky130_fd_pr__nfet_01v8
x divider_top_3.P3 VSS divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-5621 y=-56674 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD1 divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-10836 y=108483 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_1.A a_n8174_36336# divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT VSS s=17400,716 d=8700,358 l=40 w=300 x=-8173 y=36394 sky130_fd_pr__nfet_01v8
x divider_top_3.MUX_1_0.AND_1_0.inverter_2_0.VIN VSS divider_top_3.MUX_1_0.a3 VSS s=5800,316 d=2900,158 l=40 w=100 x=-16948 y=-60039 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=-11052 y=79586 sky130_fd_pr__pfet_01v8
x divider_top_0.MUX_1_2.a4 VDD a_n17570_n20657# VDD s=34800,1316 d=17400,658 l=40 w=600 x=-17609 y=-20656 sky130_fd_pr__pfet_01v8
x OUT divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.IN divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-4778 y=-38513 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT VDD divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_1.VOUT VDD s=2900,158 d=2900,158 l=40 w=100 x=4069 y=-59778 sky130_fd_pr__pfet_01v8
x D15 a_6567_n41681# divider_top_1.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.C VDD s=11600,516 d=5800,258 l=40 w=200 x=6625 y=-41680 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-10174 y=30634 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a4 VDD s=5800,316 d=2900,158 l=40 w=100 x=29979 y=-59235 sky130_fd_pr__pfet_01v8
x a_8211_n1707# a_8683_n1707# VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=9889 y=-898 sky130_fd_pr__pfet_01v8
x divider_top_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_0.DFF_MAG_0.TG_MAGIC_2.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=13341 y=-25859 sky130_fd_pr__pfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=71500 y=33396 sky130_fd_pr__cap_mim_m3_1
x divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=-11711 y=69724 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.inverter_2_0.VIN VSS divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a3 VSS s=5800,316 d=2900,158 l=40 w=100 x=66600 y=-25443 sky130_fd_pr__nfet_01v8
x VSS a_n1045_n61689# VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=382 y=-61436 sky130_fd_pr__nfet_01v8
x OUT VDD divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.inverter_0.OUT VDD s=11600,516 d=5800,258 l=40 w=200 x=-5683 y=-38943 sky130_fd_pr__pfet_01v8
x divider_top_3.Q3 divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=55977 y=-55797 sky130_fd_pr__pfet_01v8
x divider_top_2.Q5 VDD a_n5272_31172# VDD s=5800,258 d=5800,258 l=40 w=200 x=-5271 y=31886 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK VSS divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.inverter_0.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=-8441 y=30023 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.CLK divider_top_3.DivideBy2_magic_1.TG_MAGIC_1.OUT divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-9957 y=-54186 sky130_fd_pr__nfet_01v8
x D7 a_n13836_25914# VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=-13203 y=27294 sky130_fd_pr__nfet_01v8
x a_45858_n26306# VDD divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.VOUT VDD s=34800,1316 d=34800,1316 l=40 w=600 x=46339 y=-25693 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.IN1 VSS a_68235_n58679# VSS s=8700,358 d=8700,358 l=40 w=300 x=68391 y=-58678 sky130_fd_pr__nfet_01v8
x a_n8255_32349# divider_top_2.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_0.VOUT VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=-8228 y=32349 sky130_fd_pr__nfet_01v8
x divider_top_1.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_1.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_1.DFF_MAG_0.TG_MAGIC_3.IN VSS s=2900,158 d=5800,316 l=40 w=100 x=15487 y=-43338 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a4 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=30469 y=-59235 sky130_fd_pr__pfet_01v8
x VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.CLK VSS VCO_0.Divide_By_2_magic_0.TG_MAGIC_0.inverter_0.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=40506 y=2455 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.CLK divider_top_2.DivideBy2_magic_1.TG_MAGIC_1.OUT divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=-5953 y=22346 sky130_fd_pr__nfet_01v8
x divider_top_0.CLK divider_top_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=14298 y=-26139 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD3 divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a1 VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=37335 y=-55663 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD3 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=-8459 y=68927 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_1.CLK divider_top_2.DivideBy2_magic_1.TG_MAGIC_2.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-6383 y=20159 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a4 VDD s=5800,316 d=2900,158 l=40 w=100 x=50247 y=-41205 sky130_fd_pr__pfet_01v8
x F_IN divider_top_2.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_2.DFF_MAG_0.TG_MAGIC_1.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-13216 y=45010 sky130_fd_pr__nfet_01v8
x S4 VDD ANALOG_MUX_MAG_5.inverter_0.OUT VDD s=5800,258 d=11600,516 l=40 w=200 x=20232 y=3178 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_0.inverter_0.OUT divider_top_0.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_0.VOUT divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-3582 y=-20949 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=27783 y=-21778 sky130_fd_pr__pfet_01v8
x a_859_752# PFD_0.PFD_UP_0/PFD_INV_0.IN VDD VDD s=3480,178 d=6960,356 l=30 w=120 x=1359 y=1043 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=55185 y=-21096 sky130_fd_pr__pfet_01v8
x divider_top_3.MUX_1_0.IN1 VDD divider_top_3.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=-16656 y=-61169 sky130_fd_pr__pfet_01v8
x a_n26846_n39533# VSS OUT_CORE VSS s=11600,458 d=11600,458 l=60 w=400 x=-26819 y=-38824 sky130_fd_pr__nfet_01v8
x D18 a_3955_n53713# VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=5382 y=-54110 sky130_fd_pr__nfet_01v8
x divider_top_1.Q2 VDD a_4001_n43548# VDD s=11600,516 d=5800,258 l=40 w=200 x=4890 y=-43931 sky130_fd_pr__pfet_01v8
x divider_top_3.Q1 VDD a_7260_n62043# VDD s=5800,258 d=5800,258 l=40 w=200 x=7974 y=-62042 sky130_fd_pr__pfet_01v8
x divider_top_2.Q3 a_n11585_39700# VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=-10952 y=40613 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD2 divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=82471 y=-55547 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-28639 y=-55435 sky130_fd_pr__nfet_01v8
x divider_top_0.CLK VDD divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_0.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-2677 y=-21034 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=21469 y=-22621 sky130_fd_pr__pfet_01v8
x VSS divider_top_3.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=-21135 y=-56216 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-7565 y=88694 sky130_fd_pr__pfet_01v8
x a_n9290_81503# a_n9290_81954# a_n9264_81543# VSS s=29000,1116 d=29000,1116 l=40 w=500 x=-9263 y=81503 sky130_fd_pr__nfet_01v8
x OUT VDD divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK VDD s=5800,258 d=5800,258 l=40 w=200 x=-901 y=-41699 sky130_fd_pr__pfet_01v8
x a_89157_9575# a_88725_9409# a_89325_9575# VSS s=30240,1004 d=30240,1004 l=168 w=0 x=89157 y=9575 sky130_fd_pr__res_xhigh_po_0p35
x divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_3.MUX_1_1.IN2 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-13495 y=-54616 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.inverter_2_0.VIN VSS divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a4 VSS s=5800,316 d=2900,158 l=40 w=100 x=83857 y=-55446 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_2.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_0.VOUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-11562 y=29828 sky130_fd_pr__pfet_01v8
x S7 ANALOG_MUX_MAG_6.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=62537 y=-3037 sky130_fd_pr__pfet_01v8
x divider_top_0.MUX_1_0.a1 a_n18116_n27005# divider_top_0.MUX_1_0.AND_1_1.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=-17861 y=-27004 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=66600 y=-25212 sky130_fd_pr__pfet_01v8
x a_86885_9409# a_86453_9409# a_87053_9243# VSS s=30240,1004 d=30240,1004 l=168 w=0 x=86885 y=9409 sky130_fd_pr__res_xhigh_po_0p35
x divider_top_0.Q7 a_17460_n24848# VDD VDD s=11600,458 d=23200,916 l=40 w=400 x=17518 y=-24847 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a1 a_76685_n40551# divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=76939 y=-40550 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD3 divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=-11912 y=69017 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=59641 y=-41171 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK VSS divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=20718 y=-38832 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a3 a_n12677_119706# VSS VSS s=8700,358 d=17400,716 l=40 w=300 x=-12650 y=119366 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT divider_top_2.P3 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-7783 y=26290 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_1.P2 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-6324 y=-41319 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=73386 y=-21013 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a4 a_50829_n60427# VDD VDD s=17400,658 d=34800,1316 l=40 w=600 x=50887 y=-60426 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a1 divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.inverter_2_0.VIN a_n10507_73332# VSS s=8700,358 d=17400,716 l=40 w=300 x=-10506 y=73684 sky130_fd_pr__nfet_01v8
x divider_top_2.MUX_1_1.IN2 VDD divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=-5065 y=18416 sky130_fd_pr__pfet_01v8
x divider_top_2.Q5 a_n13810_31172# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-13809 y=31984 sky130_fd_pr__pfet_01v8
x divider_top_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT divider_top_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_0.DFF_MAG_0.TG_MAGIC_2.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=15399 y=-25774 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK VDD divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=24226 y=-37894 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_0.P2 VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=-7218 y=-24728 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD3 a_30580_n26001# divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=30834 y=-26000 sky130_fd_pr__nfet_01v8
x divider_top_2.MUX_1_0.AND_1_1.inverter_2_0.VIN VSS divider_top_2.MUX_1_0.a4 VSS s=5800,316 d=2900,158 l=40 w=100 x=-12966 y=15962 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.C VSS a_n8220_38073# VSS s=8700,358 d=17400,716 l=40 w=300 x=-8218 y=38441 sky130_fd_pr__nfet_01v8
x F_IN divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN VSS s=5800,316 d=2900,158 l=40 w=100 x=-11147 y=26932 sky130_fd_pr__nfet_01v8
x VSS divider_top_2.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=-6074 y=12718 sky130_fd_pr__pfet_01v8
x divider_top_2.Q5 VDD a_n5904_31690# VDD s=11600,516 d=5800,258 l=40 w=200 x=-5271 y=32505 sky130_fd_pr__pfet_01v8
x a_52002_1826# OUTB VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=53712 y=1826 sky130_fd_pr__nfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=55540 y=44620 sky130_fd_pr__cap_mim_m3_1
x OUT divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN VSS s=2900,158 d=5800,316 l=40 w=100 x=-5094 y=-41269 sky130_fd_pr__nfet_01v8
x a_n9457_1489# VDD a_n13363_1489# VDD s=23200,916 d=11600,458 l=60 w=400 x=-9456 y=1575 sky130_fd_pr__pfet_01v8
x S6 VSS ANALOG_MUX_MAG_2.inverter_0.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=-5005 y=-814 sky130_fd_pr__nfet_01v8
x OUT VDD divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_0.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-1979 y=-37625 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a3 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=37624 y=-56722 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT VSS divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_1.VOUT VSS s=2900,158 d=2900,158 l=40 w=100 x=2570 y=-24845 sky130_fd_pr__nfet_01v8
x a_n7439_1488# a_n9457_1489# VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=-6538 y=767 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_4.D1 VSS a_54412_n24012# VSS s=8700,358 d=8700,358 l=40 w=300 x=54568 y=-24011 sky130_fd_pr__nfet_01v8
x divider_top_0.CLK divider_top_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_0.DFF_MAG_0.TG_MAGIC_1.IN VSS s=5800,316 d=2900,158 l=40 w=100 x=11501 y=-26747 sky130_fd_pr__nfet_01v8
x a_n26846_n40949# VDD a_n26846_n40477# VDD s=11600,458 d=11600,458 l=60 w=400 x=-26011 y=-40166 sky130_fd_pr__pfet_01v8
x F_IN divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-9090 y=55935 sky130_fd_pr__pfet_01v8
x a_51002_2634# VDD a_51530_1826# VDD s=11600,458 d=11600,458 l=60 w=400 x=51780 y=2634 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_3.D1 divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=-11051 y=78683 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=81555 y=-21673 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_4.OUT a_7724_1857# VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=8074 y=1049 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.NAND_MAGIC_0.OUT divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=22130 y=-57308 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD1 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=-10953 y=81672 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.inverter_2_0.VIN VSS divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a3 VSS s=5800,316 d=2900,158 l=40 w=100 x=-8489 y=69438 sky130_fd_pr__nfet_01v8
x D0 VDD divider_top_0.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_5.B VDD s=11600,516 d=5800,258 l=40 w=200 x=-6961 y=-20131 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a1 a_82389_n37029# divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=82643 y=-37028 sky130_fd_pr__nfet_01v8
x divider_top_2.Q3 VDD a_n7523_39182# VDD s=5800,258 d=5800,258 l=40 w=200 x=-7522 y=39896 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_0.CLK divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.CLK VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-9571 y=-24841 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a3 a_55064_n22819# a_54966_n22207# VDD s=17400,658 d=34800,1316 l=40 w=600 x=55333 y=-22206 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK VSS divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-2481 y=-24728 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=65438 y=-55732 sky130_fd_pr__pfet_01v8
x divider_top_0.MUX_1_1.IN2 a_n14126_n21007# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=-14067 y=-21006 sky130_fd_pr__nfet_01v8
x OUTB VSS divider_top_3.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=15993 y=-60841 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.inverter_0.OUT divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.IN divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT VDD s=5800,316 d=2900,158 l=40 w=100 x=-8806 y=27640 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD3 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=39496 y=-24445 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_1.CLK VDD divider_top_1.DivideBy2_magic_1.TG_MAGIC_1.inverter_0.OUT VDD s=5800,258 d=11600,516 l=40 w=200 x=-10465 y=-35187 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD2 divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=82445 y=-56576 sky130_fd_pr__pfet_01v8
x a_n7446_n19011# a_n7457_n18803# divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_0.B VDD s=11600,516 d=5800,258 l=40 w=200 x=-7398 y=-18802 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_0.VOUT a_n364_n41709# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=472 y=-41682 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_0.TG_MAGIC_2.inverter_0.OUT divider_top_1.DivideBy2_magic_0.inverter_2.IN divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-13066 y=-41417 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_1.CLK divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_0.DivideBy2_magic_1.inverter_2.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-13862 y=-19484 sky130_fd_pr__nfet_01v8
x a_51799_n1085# OUT VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=56557 y=-276 sky130_fd_pr__pfet_01v8
x a_54_n19011# a_43_n18803# divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_1.A VDD s=11600,516 d=5800,258 l=40 w=200 x=101 y=-18802 sky130_fd_pr__pfet_01v8
x D16 VSS divider_top_3.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_5.B VSS s=2900,158 d=5800,316 l=40 w=100 x=-5168 y=-54453 sky130_fd_pr__nfet_01v8
x divider_top_0.DivideBy2_magic_1.CLK VDD divider_top_0.DivideBy2_magic_1.TG_MAGIC_1.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-11359 y=-18596 sky130_fd_pr__pfet_01v8
x D0 VDD divider_top_0.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=-13871 y=-21543 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.CLK VDD divider_top_0.DivideBy2_magic_0.TG_MAGIC_0.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-10355 y=-24841 sky130_fd_pr__pfet_01v8
x divider_top_3.MUX_1_2.SEL divider_top_3.MUX_1_2.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-17531 y=-56198 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_0.CLK VDD divider_top_1.DivideBy2_magic_0.TG_MAGIC_1.inverter_0.OUT VDD s=11600,516 d=5800,258 l=40 w=200 x=-10857 y=-40114 sky130_fd_pr__pfet_01v8
x a_32921_n42878# VDD divider_top_1.Q1 VDD s=34800,1316 d=34800,1316 l=40 w=600 x=33402 y=-42265 sky130_fd_pr__pfet_01v8
x D1 a_n22220_n25009# a_n22530_n25009# VDD s=17400,658 d=34800,1316 l=40 w=600 x=-22161 y=-25008 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a3 a_38298_n60357# a_38396_n60969# VDD s=34800,1316 d=17400,658 l=40 w=600 x=38567 y=-60356 sky130_fd_pr__pfet_01v8
x divider_top_2.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD divider_top_2.MUX_1_0.a4 VDD s=5800,316 d=2900,158 l=40 w=100 x=-12735 y=15864 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD2 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=62447 y=-24353 sky130_fd_pr__pfet_01v8
x divider_top_3.MUX_1_0.SEL divider_top_3.MUX_1_0.a1 VSS VSS s=5800,258 d=5800,258 l=40 w=200 x=-17433 y=-61528 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=58838 y=-41869 sky130_fd_pr__pfet_01v8
x divider_top_1.AND_1_1.VOUT a_n20124_n37911# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-19869 y=-37910 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_0.VOUT VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=1063 y=-21195 sky130_fd_pr__nfet_01v8
x VSS VSS a_n6612_12562# VSS s=8700,358 d=8700,358 l=40 w=300 x=-6611 y=12718 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_3.DivideBy2_magic_0.Q VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-13495 y=-59163 sky130_fd_pr__nfet_01v8
x a_51799_n1085# VSS OUT VSS s=11600,458 d=11600,458 l=60 w=400 x=53391 y=-1084 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.IN divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=22427 y=-21218 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD1 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a1 VDD s=11600,516 d=5800,258 l=40 w=200 x=45700 y=-59155 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a3 a_33624_n60989# a_33526_n60377# VDD s=17400,658 d=34800,1316 l=40 w=600 x=33893 y=-60376 sky130_fd_pr__pfet_01v8
x divider_top_1.DFF_MAG_0.TG_MAGIC_3.OUT VSS divider_top_1.P0 VSS s=2900,158 d=5800,316 l=40 w=100 x=17033 y=-42730 sky130_fd_pr__nfet_01v8
x a_85299_n39231# VSS a_85848_n39231# VSS s=29000,1116 d=14500,558 l=40 w=500 x=85808 y=-39230 sky130_fd_pr__nfet_01v8
x divider_top_3.DFF_MAG_0.TG_MAGIC_1.OUT VSS divider_top_3.DFF_MAG_0.TG_MAGIC_2.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=14840 y=-60841 sky130_fd_pr__nfet_01v8
x divider_top_3.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD divider_top_3.MUX_1_1.a3 VDD s=5800,316 d=2900,158 l=40 w=100 x=-12057 y=-56246 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD2 VSS divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a1 VSS s=5800,258 d=11600,516 l=40 w=200 x=81768 y=-37106 sky130_fd_pr__nfet_01v8
x divider_top_2.Q5 a_n13836_31690# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-13809 y=32603 sky130_fd_pr__pfet_01v8
x mirror_mag_0.G_source_up mirror_mag_0.ITAIL_SRC VDD VDD s=23200,858 d=46400,1716 l=400 w=800 x=12210 y=6696 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD3 divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=31656 y=-41025 sky130_fd_pr__pfet_01v8
x a_n13836_35914# a_n13810_35856# divider_top_2.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.B VDD s=11600,516 d=5800,258 l=40 w=200 x=-13809 y=35914 sky130_fd_pr__pfet_01v8
x OUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=20523 y=-38224 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a1 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=45476 y=-21129 sky130_fd_pr__pfet_01v8
x divider_top_2.Q3 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=-7564 y=87791 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD1 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=53693 y=-24419 sky130_fd_pr__pfet_01v8
x divider_top_3.MUX_1_2.AND_1_1.inverter_2_0.VIN VSS divider_top_3.MUX_1_2.a4 VSS s=5800,316 d=2900,158 l=40 w=100 x=-15949 y=-56199 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_2.inverter_0.OUT divider_top_0.OUT1 ANALOG_MUX_MAG_2.OUT VSS s=5800,258 d=5800,258 l=40 w=200 x=-2921 y=-880 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD1 divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=45299 y=-37591 sky130_fd_pr__pfet_01v8
x divider_top_3.3AND_MAGIC_0.C a_n20646_n61521# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=-20375 y=-61521 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_1.A divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT a_n8174_36336# VSS s=8700,358 d=8700,358 l=40 w=300 x=-8173 y=36492 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD1 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=-10836 y=108581 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a1 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=29574 y=-55781 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_1.VOUT VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=3072 y=-37557 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a4 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=-11052 y=79684 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_1.CLK divider_top_1.DivideBy2_magic_1.TG_MAGIC_2.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-12455 y=-36505 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.IN divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-10174 y=30732 sky130_fd_pr__pfet_01v8
x OUTB VDD divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK VDD s=5800,258 d=11600,516 l=40 w=200 x=20539 y=-57323 sky130_fd_pr__pfet_01v8
x D5 a_n2446_n19011# VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=-1018 y=-19408 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_0.VOUT a_n1062_n21122# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-225 y=-21051 sky130_fd_pr__pfet_01v8
x D12 a_n6443_n43932# divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_0.B VDD s=11600,516 d=5800,258 l=40 w=200 x=-6384 y=-43931 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a3 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=-11711 y=69822 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT VDD s=2900,158 d=5800,316 l=40 w=100 x=23625 y=-22606 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.inverter_2_0.VIN VSS divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a3 VSS s=5800,316 d=2900,158 l=40 w=100 x=39785 y=-25504 sky130_fd_pr__nfet_01v8
x divider_top_2.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT divider_top_2.DFF_MAG_0.TG_MAGIC_3.IN divider_top_2.DFF_MAG_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-13631 y=48004 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_1.CLK divider_top_0.DivideBy2_magic_1.TG_MAGIC_2.inverter_0.OUT VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=-13349 y=-19914 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a4 VSS a_40663_n26298# VSS s=17400,716 d=8700,358 l=40 w=300 x=40623 y=-26297 sky130_fd_pr__nfet_01v8
x divider_top_3.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT divider_top_3.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_3.DFF_MAG_0.TG_MAGIC_3.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=15798 y=-61864 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a1 divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=49932 y=-41204 sky130_fd_pr__pfet_01v8
x PFD_0.PFD_UP_1/PFD_INV_0.IN PFD_0.PFD_UP_1/PFD_INV_0.IN a_1590_1639# VDD s=10440,476 d=5220,238 l=30 w=180 x=1560 y=1639 sky130_fd_pr__pfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=55540 y=55844 sky130_fd_pr__cap_mim_m3_1
x S7 VDD ANALOG_MUX_MAG_6.TG_ANALOG_MUX_0.inverter_0.OUT VDD s=11600,516 d=5800,258 l=40 w=200 x=63289 y=-4112 sky130_fd_pr__pfet_01v8
x divider_top_3.P2 VSS divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.IN VSS s=2900,158 d=5800,316 l=40 w=100 x=-5425 y=-58772 sky130_fd_pr__nfet_01v8
x divider_top_1.MUX_1_2.a3 a_n16774_n36336# VSS VSS s=8700,358 d=17400,716 l=40 w=300 x=-16715 y=-36335 sky130_fd_pr__nfet_01v8
x divider_top_2.Q5 a_n5272_31172# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-5271 y=31984 sky130_fd_pr__pfet_01v8
x a_n7439_1488# a_n9457_1489# VDD VDD s=11600,458 d=23200,916 l=60 w=400 x=-6612 y=1575 sky130_fd_pr__pfet_01v8
x VSS a_n3545_n61689# VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=-2117 y=-61436 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=55685 y=-56496 sky130_fd_pr__pfet_01v8
x a_8683_n1707# VDD DN_OUT VDD s=11600,458 d=11600,458 l=60 w=400 x=14503 y=-898 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=67599 y=-24514 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.IN1 VSS a_50283_n58779# VSS s=8700,358 d=8700,358 l=40 w=300 x=50439 y=-58778 sky130_fd_pr__nfet_01v8
x VCO_0.INV_1_mag_3.OUT VCO_0.INV_1_mag_0.IN a_32652_n28# VSS s=5800,258 d=5800,258 l=100 w=200 x=33313 y=932 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.VOUT VSS a_n9190_99455# VSS s=17400,716 d=17400,716 l=40 w=300 x=-9163 y=98985 sky130_fd_pr__nfet_01v8
x a_n11097_n16599# VDD a_n15003_n16599# VDD s=23200,916 d=11600,458 l=60 w=400 x=-11096 y=-16535 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.NOR_MAGIC_0.VOUT a_19322_n24882# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=19772 y=-24881 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN VDD divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=22167 y=-37894 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=57049 y=-1084 sky130_fd_pr__nfet_01v8
x VSS a_n20626_n41329# VDD VDD s=11600,458 d=23200,916 l=40 w=400 x=-20567 y=-41328 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.IN VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=25161 y=-38174 sky130_fd_pr__nfet_01v8
x divider_top_2.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_2.MUX_1_0.a3 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-11806 y=15061 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_1.TG_MAGIC_1.OUT divider_top_1.DivideBy2_magic_1.inverter_2.IN VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-11302 y=-36505 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_1.CLK VDD divider_top_2.DivideBy2_magic_1.TG_MAGIC_2.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-6383 y=20257 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=40980 y=-24575 sky130_fd_pr__pfet_01v8
x S4 ANALOG_MUX_MAG_5.OUT VCTRL_IN VSS s=5800,258 d=5800,258 l=40 w=200 x=21630 y=2449 sky130_fd_pr__nfet_01v8
x S2 UP_INPUT ANALOG_MUX_MAG_4.OUT VSS s=5800,258 d=5800,258 l=40 w=200 x=6253 y=1284 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.VOUT a_65712_n21899# VDD VDD s=14500,558 d=29000,1116 l=40 w=500 x=65770 y=-21898 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_4.D1 divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.IN1 VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=58863 y=-38355 sky130_fd_pr__pfet_01v8
x divider_top_2.AND_1_0.inverter_2_0.VIN VSS divider_top_2.AND_1_0.VOUT VSS s=5800,316 d=2900,158 l=40 w=100 x=-8013 y=11385 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.VOUT a_31527_n39336# VDD VDD s=29000,1116 d=29000,1116 l=40 w=500 x=31808 y=-38539 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=-7565 y=88792 sky130_fd_pr__pfet_01v8
x a_51327_n1085# a_51799_n1085# VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=53713 y=-276 sky130_fd_pr__pfet_01v8
x a_n15003_n16599# VDD DIV_OUT VDD s=11600,458 d=11600,458 l=60 w=400 x=-12996 y=-16535 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a3 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=73886 y=-56413 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.VOUT a_58126_n39352# VSS VSS s=29000,1116 d=29000,1116 l=40 w=500 x=58309 y=-39351 sky130_fd_pr__nfet_01v8
x VSS VDD divider_top_1.AND_1_1.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=-19994 y=-36196 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_0.CLK VSS divider_top_1.DivideBy2_magic_0.TG_MAGIC_2.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-12553 y=-41052 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=14328 y=1049 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a1 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=81937 y=-24427 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.VOUT a_65712_n22695# a_65712_n21899# VDD s=14500,558 d=29000,1116 l=40 w=500 x=66137 y=-21898 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=51342 y=-59316 sky130_fd_pr__pfet_01v8
x D1 a_n22440_n20092# a_n22750_n20091# VSS s=17400,716 d=8700,358 l=40 w=300 x=-22381 y=-20091 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD1 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=53667 y=-25448 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT divider_top_2.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_0.VOUT divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-11562 y=29926 sky130_fd_pr__pfet_01v8
x D15 divider_top_1.AND_1_1.inverter_2_0.VIN a_n20053_n36734# VSS s=8700,358 d=17400,716 l=40 w=300 x=-19700 y=-36733 sky130_fd_pr__nfet_01v8
x divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.CLK divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-13961 y=-18876 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD3 divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.inverter_2_0.VIN a_40421_n60714# VSS s=8700,358 d=17400,716 l=40 w=300 x=40773 y=-60713 sky130_fd_pr__nfet_01v8
x D2 VDD a_2554_n19011# VDD s=11600,516 d=5800,258 l=40 w=200 x=3883 y=-18802 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD1 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=-10888 y=87006 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD1 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=44503 y=-21000 sky130_fd_pr__pfet_01v8
x divider_top_2.MUX_1_1.IN2 divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-5065 y=18514 sky130_fd_pr__pfet_01v8
x divider_top_0.Q4 divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=63330 y=-21029 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.inverter_2_0.VIN VSS divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a3 VSS s=2900,158 d=5800,316 l=40 w=100 x=58042 y=-25509 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_3.IN_1 VSS s=4933760,8904 l=2000 w=2000 x=2677 y=16079 sky130_fd_pr__cap_mim_m3_1
x divider_top_1.7b_counter_new_0.mod_dff_magic_6.D1 divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=73173 y=-41056 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-5389 y=-40381 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD2 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=63153 y=-37491 sky130_fd_pr__pfet_01v8
x divider_top_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT divider_top_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_0.DFF_MAG_0.TG_MAGIC_1.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=11697 y=-27162 sky130_fd_pr__pfet_01v8
x divider_top_0.Q2 VSS a_45222_n20593# VSS s=8700,358 d=8700,358 l=40 w=300 x=45378 y=-20592 sky130_fd_pr__nfet_01v8
x divider_top_0.3AND_MAGIC_0.B a_n22356_n26819# a_n22047_n26819# VSS s=17400,716 d=8700,358 l=40 w=300 x=-22086 y=-26818 sky130_fd_pr__nfet_01v8
x D8 a_n12450_68665# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=-12449 y=68723 sky130_fd_pr__nfet_01v8
x D10 VDD divider_top_2.AND_1_1.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=-6074 y=12816 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a4 VDD s=5800,316 d=2900,158 l=40 w=100 x=55777 y=-41140 sky130_fd_pr__pfet_01v8
x divider_top_2.Q1 VSS a_n7023_69672# VSS s=8700,358 d=8700,358 l=40 w=300 x=-7022 y=69828 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_3.D1 divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.IN1 VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=48967 y=-21798 sky130_fd_pr__pfet_01v8
x divider_top_2.Q5 a_n5904_31690# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-5271 y=32603 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_0.TG_MAGIC_1.OUT VSS divider_top_1.DivideBy2_magic_0.inverter_2.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-11400 y=-41052 sky130_fd_pr__nfet_01v8
x a_n5904_35914# a_n5272_35856# divider_top_2.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.B VDD s=11600,516 d=5800,258 l=40 w=200 x=-5271 y=35914 sky130_fd_pr__pfet_01v8
x divider_top_2.DFF_MAG_0.TG_MAGIC_2.IN divider_top_2.DFF_MAG_0.TG_MAGIC_1.IN VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=-13266 y=46556 sky130_fd_pr__nfet_01v8
x S7 ANALOG_MUX_MAG_6.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=62733 y=-3037 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_1.inverter_2.IN VSS divider_top_1.DivideBy2_magic_1.TG_MAGIC_1.IN VSS s=5800,316 d=2900,158 l=40 w=100 x=-11694 y=-35467 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a3 a_28555_n26256# VSS VSS s=8700,358 d=17400,716 l=40 w=300 x=28613 y=-26255 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a1 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=-11051 y=78781 sky130_fd_pr__pfet_01v8
x VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.CLK VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=43916 y=1797 sky130_fd_pr__nfet_01v8
x D19 a_58482_n60719# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=58540 y=-60718 sky130_fd_pr__nfet_01v8
x D13 a_n21742_n36683# a_n22052_n36682# VSS s=17400,716 d=8700,358 l=40 w=300 x=-21683 y=-36682 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD1 divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a1 VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-10953 y=81770 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a3 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-8489 y=69536 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.IN1 a_31579_n24027# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=31637 y=-24026 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.inverter_2_0.VIN VSS divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a3 VSS s=2900,158 d=5800,316 l=40 w=100 x=45184 y=-22059 sky130_fd_pr__nfet_01v8
x divider_top_2.Q3 a_n7523_39182# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-7522 y=39994 sky130_fd_pr__pfet_01v8
x divider_top_1.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_1.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=15804 y=-43768 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_0.TG_MAGIC_2.inverter_0.OUT divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_2.DivideBy2_magic_0.inverter_2.IN VDD s=5800,316 d=2900,158 l=40 w=100 x=-11295 y=19058 sky130_fd_pr__pfet_01v8
x divider_top_2.MUX_1_2.a1 divider_top_2.MUX_1_2.AND_1_1.inverter_2_0.VIN a_n8474_15197# VSS s=8700,358 d=17400,716 l=40 w=300 x=-8473 y=15549 sky130_fd_pr__nfet_01v8
x divider_top_0.MUX_1_0.IN1 a_n18116_n27005# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=-18057 y=-27004 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a3 VDD s=5800,316 d=2900,158 l=40 w=100 x=-11626 y=118332 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.inverter_0.OUT divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.IN divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-12456 y=-35102 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.CLK divider_top_3.DivideBy2_magic_0.TG_MAGIC_0.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-9052 y=-59543 sky130_fd_pr__pfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=87460 y=10948 sky130_fd_pr__cap_mim_m3_1
x divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.inverter_2_0.VIN VSS divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a4 VSS s=5800,316 d=2900,158 l=40 w=100 x=83146 y=-40788 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK VDD divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-1783 y=-41699 sky130_fd_pr__pfet_01v8
x a_51327_n4132# a_51799_n4132# VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=52533 y=-3323 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=46281 y=-21130 sky130_fd_pr__pfet_01v8
x divider_top_1.Q2 a_3339_n36000# divider_top_1.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.B VSS s=11600,516 d=11600,516 l=40 w=200 x=4369 y=-35999 sky130_fd_pr__nfet_01v8
x a_n28666_n57678# VDD OUT_USB VDD s=11600,458 d=11600,458 l=60 w=400 x=-27831 y=-52741 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_1.CLK divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.CLK VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=-6003 y=23545 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.inverter_2_0.VIN VSS divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a4 VSS s=2900,158 d=5800,316 l=40 w=100 x=73280 y=-24235 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-4882 y=-58492 sky130_fd_pr__pfet_01v8
x PFD_0.PFD_UP_1/PFD_INV_0.IN PFD_0.PFD_UP_1/PFD_INV_0.OUT VDD VDD s=9744,452 d=9744,452 l=30 w=168 x=671 y=1653 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=28970 y=-24533 sky130_fd_pr__pfet_01v8
x OUTB divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=24732 y=-56893 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_1.TG_MAGIC_0.inverter_0.OUT divider_top_3.DivideBy2_magic_1.TG_MAGIC_1.OUT divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-9957 y=-54601 sky130_fd_pr__pfet_01v8
x a_n28666_n58622# a_n28666_n57678# VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=-27831 y=-56883 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.IN divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-4075 y=-58407 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD3 divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=27290 y=-24403 sky130_fd_pr__pfet_01v8
x divider_top_2.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_2.MUX_1_0.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-12735 y=15962 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_5.OUT VDD VCO_0.INV_1_mag_5.IN VDD s=5800,258 d=11600,516 l=100 w=200 x=33484 y=1850 sky130_fd_pr__pfet_01v8
x D10 a_n6612_12562# divider_top_2.AND_1_1.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=-6611 y=12816 sky130_fd_pr__nfet_01v8
x a_n15003_n16599# VDD DIV_OUT VDD s=11600,458 d=11600,458 l=60 w=400 x=-14884 y=-16535 sky130_fd_pr__pfet_01v8
x a_49533_n57497# VDD divider_top_3.7b_counter_new_0.mod_dff_magic_3.D1 VDD s=29000,1116 d=29000,1116 l=40 w=500 x=50042 y=-56700 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=77646 y=-41088 sky130_fd_pr__pfet_01v8
x a_68176_n42828# VSS divider_top_1.Q5 VSS s=17400,716 d=17400,716 l=40 w=300 x=68574 y=-42827 sky130_fd_pr__nfet_01v8
x VCO_0.INV_1_mag_2.OUT VCO_0.INV_1_mag_5.IN a_32652_n28# VSS s=5800,258 d=5800,258 l=100 w=200 x=33313 y=482 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a4 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-10852 y=83058 sky130_fd_pr__nfet_01v8
x a_n15003_n16599# DIV_OUT VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=-11246 y=-15727 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.inverter_2_0.VIN VSS divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a4 VSS s=5800,316 d=2900,158 l=40 w=100 x=28676 y=-24302 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=38525 y=-55793 sky130_fd_pr__pfet_01v8
x a_88021_7251# a_87589_7251# a_88189_7085# VSS s=30240,1004 d=30240,1004 l=168 w=0 x=88021 y=7251 sky130_fd_pr__res_xhigh_po_0p35
x divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-8258 y=69438 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_0.D1 VSS a_81683_n23891# VSS s=8700,358 d=8700,358 l=40 w=300 x=81839 y=-23890 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.inverter_2_0.VIN VSS divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a4 VSS s=5800,316 d=2900,158 l=40 w=100 x=65332 y=-58954 sky130_fd_pr__nfet_01v8
x a_n13363_1489# VDD PRE_SCALAR VDD s=11600,458 d=11600,458 l=60 w=400 x=-10176 y=1575 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_0.inverter_0.OUT divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT divider_top_0.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_0.VOUT VDD s=2900,158 d=5800,316 l=40 w=100 x=-3092 y=-20949 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.VOUT a_48458_n39386# a_48458_n38590# VDD s=14500,558 d=29000,1116 l=40 w=500 x=48883 y=-38589 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_1.CLK divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_1.DivideBy2_magic_1.inverter_2.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-13164 y=-36075 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.CLK divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.IN divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-12652 y=-40444 sky130_fd_pr__nfet_01v8
x OUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=19738 y=-38832 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a4 VDD s=5800,316 d=2900,158 l=40 w=100 x=-7565 y=88400 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_1.B a_n8174_36336# VSS VSS s=8700,358 d=8700,358 l=40 w=300 x=-8173 y=36590 sky130_fd_pr__nfet_01v8
x D7 VDD divider_top_2.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_5.B VDD s=11600,516 d=5800,258 l=40 w=200 x=-6600 y=26351 sky130_fd_pr__pfet_01v8
x VCO_0.INV_1_mag_0.IN VDD VCO_0.INV_1_mag_5.IN VDD s=5800,258 d=11600,516 l=100 w=200 x=33930 y=1855 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a3 a_n12113_61770# a_n12751_62266# VDD s=34800,1316 d=17400,658 l=40 w=600 x=-12112 y=62039 sky130_fd_pr__pfet_01v8
x a_n9290_81954# VDD divider_top_2.7b_counter_new_0.mod_dff_magic_3.D1 VDD s=29000,1116 d=29000,1116 l=40 w=500 x=-8467 y=81954 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-10174 y=30830 sky130_fd_pr__pfet_01v8
x ITAIL VSS mirror_mag_0.G_source_up VSS s=23200,858 d=23200,858 l=800 w=800 x=9942 y=5643 sky130_fd_pr__nfet_01v8_lvt
x divider_top_0.DivideBy2_magic_1.CLK divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_0.DivideBy2_magic_1.inverter_2.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-14058 y=-19484 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_0.CLK divider_top_3.DivideBy2_magic_0.TG_MAGIC_1.IN divider_top_3.DivideBy2_magic_0.TG_MAGIC_1.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=-8857 y=-58555 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=29282 y=-56480 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a1 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=82643 y=-37565 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.CLK divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.IN divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=-13546 y=-23853 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD1 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=54373 y=-38586 sky130_fd_pr__pfet_01v8
x S4 VCTRL_IN ANALOG_MUX_MAG_5.OUT VSS s=5800,258 d=5800,258 l=40 w=200 x=21728 y=2449 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=54807 y=-4131 sky130_fd_pr__nfet_01v8
x divider_top_3.AND_1_0.VOUT a_n19421_n56022# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-19362 y=-56021 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_0.CLK divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_1.DivideBy2_magic_0.inverter_2.IN VSS s=5800,316 d=2900,158 l=40 w=100 x=-13556 y=-41002 sky130_fd_pr__nfet_01v8
x divider_top_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=15498 y=-27177 sky130_fd_pr__pfet_01v8
x divider_top_0.MUX_1_1.IN2 VDD divider_top_0.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=-14067 y=-21543 sky130_fd_pr__pfet_01v8
x divider_top_0.Q4 a_63174_n20493# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=63232 y=-20492 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.inverter_2_0.VIN VSS divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a3 VSS s=2900,158 d=5800,316 l=40 w=100 x=81645 y=-25357 sky130_fd_pr__nfet_01v8
x divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.CLK VSS divider_top_0.DivideBy2_magic_1.TG_MAGIC_0.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-10551 y=-19534 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_5.inverter_0.OUT VDD ANALOG_MUX_MAG_5.TG_ANALOG_MUX_1.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=20886 y=3178 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a4 VDD a_65113_n60296# VDD s=34800,1316 d=17400,658 l=40 w=600 x=65073 y=-60295 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_1.CLK divider_top_3.DivideBy2_magic_1.TG_MAGIC_2.inverter_0.OUT VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=-11948 y=-54236 sky130_fd_pr__nfet_01v8
x divider_top_2.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT divider_top_2.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_2.DFF_MAG_0.TG_MAGIC_3.IN VDD s=2900,158 d=5800,316 l=40 w=100 x=-13631 y=48102 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-10668 y=767 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_5.D1 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.IN1 VDD s=17400,716 d=8700,358 l=40 w=300 x=66821 y=-21698 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD2 a_66533_n42542# divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=66787 y=-42541 sky130_fd_pr__nfet_01v8
x divider_top_0.Q2 VDD a_2859_n27341# VDD s=5800,258 d=5800,258 l=40 w=200 x=3573 y=-27340 sky130_fd_pr__pfet_01v8
x VSS VDD divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=85108 y=-41949 sky130_fd_pr__pfet_01v8
x divider_top_0.MUX_1_2.SEL VSS divider_top_0.MUX_1_2.a1 VSS s=11600,516 d=5800,258 l=40 w=200 x=-18932 y=-21826 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.A a_4598_n41718# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=5434 y=-41691 sky130_fd_pr__pfet_01v8
x a_n28666_n57678# OUT_USB VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=-27831 y=-53567 sky130_fd_pr__pfet_01v8
x divider_top_1.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD divider_top_1.MUX_1_1.a4 VDD s=5800,316 d=2900,158 l=40 w=100 x=-11761 y=-38833 sky130_fd_pr__pfet_01v8
x VSS VDD a_n1045_n53713# VDD s=11600,516 d=5800,258 l=40 w=200 x=284 y=-53504 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_3.inverter_0.OUT ANALOG_MUX_MAG_3.OUT ANALOG_MUX_MAG_3.IN_1 VSS s=5800,258 d=5800,258 l=40 w=200 x=21802 y=-517 sky130_fd_pr__nfet_01v8
x divider_top_2.MUX_1_0.IN1 VDD divider_top_2.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=-12936 y=15255 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=19726 y=-22621 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a4 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=55569 y=-24549 sky130_fd_pr__pfet_01v8
x divider_top_3.DFF_MAG_0.TG_MAGIC_1.OUT VSS divider_top_3.DFF_MAG_0.TG_MAGIC_2.IN VSS s=2900,158 d=5800,316 l=40 w=100 x=15036 y=-60841 sky130_fd_pr__nfet_01v8
x D12 divider_top_1.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=-13075 y=-38134 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_1.CLK VSS divider_top_2.DivideBy2_magic_1.TG_MAGIC_1.inverter_0.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=-5345 y=21757 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_4.TG_ANALOG_MUX_1.inverter_0.OUT ANALOG_MUX_MAG_4.IN_1 ANALOG_MUX_MAG_4.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=6645 y=2013 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_0.CLK VDD divider_top_3.DivideBy2_magic_0.TG_MAGIC_1.inverter_0.OUT VDD s=5800,258 d=11600,516 l=40 w=200 x=-9762 y=-58225 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.inverter_0.OUT VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=-5475 y=-21314 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT divider_top_3.P3 VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=-5817 y=-55736 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=14682 y=1049 sky130_fd_pr__nfet_01v8
x divider_top_3.Q7 VDD a_n5296_n61659# VDD s=11600,516 d=5800,258 l=40 w=200 x=-4406 y=-62042 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD3 divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=27264 y=-25432 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_1.CLK divider_top_2.DivideBy2_magic_1.TG_MAGIC_2.inverter_0.OUT VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-6383 y=20355 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a1 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=41674 y=-59276 sky130_fd_pr__pfet_01v8
x divider_top_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_0.LD VSS s=2900,158 d=2900,158 l=40 w=100 x=12503 y=-26189 sky130_fd_pr__nfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=18300 y=39008 sky130_fd_pr__cap_mim_m3_1
x divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_0.VOUT VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=769 y=-25078 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a3 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=36509 y=-25242 sky130_fd_pr__pfet_01v8
x divider_top_2.AND_1_0.inverter_2_0.VIN divider_top_2.AND_1_0.VOUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-8013 y=11483 sky130_fd_pr__nfet_01v8
x S7 VDD ANALOG_MUX_MAG_6.TG_ANALOG_MUX_0.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=63485 y=-4112 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD2 VSS divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a1 VSS s=11600,516 d=5800,258 l=40 w=200 x=62357 y=-20570 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a4 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=-7565 y=88890 sky130_fd_pr__pfet_01v8
x a_n20124_n37911# divider_top_1.MUX_1_2.SEL VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-18935 y=-37910 sky130_fd_pr__pfet_01v8
x a_8252_1049# a_8724_1049# VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=9254 y=1049 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_0.TG_MAGIC_1.inverter_0.OUT divider_top_3.DivideBy2_magic_0.TG_MAGIC_1.IN divider_top_3.DivideBy2_magic_0.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-9053 y=-58140 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-1784 y=-40296 sky130_fd_pr__pfet_01v8
x a_n9135_117972# a_n9135_118423# a_n9109_118012# VSS s=29000,1116 d=29000,1116 l=40 w=500 x=-9108 y=117972 sky130_fd_pr__nfet_01v8
x VCO_0.INV_1_mag_1.IN VCO_0.INV_1_mag_1.OUT VDD VDD s=11600,458 d=11600,458 l=100 w=400 x=37622 y=506 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-13134 y=-15727 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=81645 y=-25126 sky130_fd_pr__pfet_01v8
x a_31527_n39336# VSS a_32076_n39336# VSS s=29000,1116 d=14500,558 l=40 w=500 x=32036 y=-39335 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_1.TG_ANALOG_MUX_1.inverter_0.OUT ANALOG_MUX_MAG_1.OUT Tapered_Buffer_mag_0.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=-1747 y=1837 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD1 divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-10888 y=87104 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-4322 y=-21314 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.3_INPUT_NOR_MAG_0.VOUT a_19922_n40866# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=19980 y=-40865 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD1 divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.inverter_2_0.VIN a_71328_n22450# VSS s=8700,358 d=17400,716 l=40 w=300 x=71680 y=-22449 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=24635 y=-56005 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.inverter_0.OUT VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=-4777 y=-37905 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a1 divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.inverter_2_0.VIN a_86752_n58624# VSS s=8700,358 d=17400,716 l=40 w=300 x=87104 y=-58623 sky130_fd_pr__nfet_01v8
x divider_top_2.MUX_1_1.IN2 VDD divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.IN VDD s=5800,258 d=11600,516 l=40 w=200 x=-5065 y=18612 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_5.B a_n7446_n19011# VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=-6018 y=-19408 sky130_fd_pr__nfet_01v8
x F_IN VDD divider_top_2.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-12328 y=47709 sky130_fd_pr__pfet_01v8
x a_51799_n1085# OUT VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=57737 y=-276 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT divider_top_0.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_0.VOUT divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-3582 y=-25093 sky130_fd_pr__pfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=55540 y=72680 sky130_fd_pr__cap_mim_m3_1
x D8 VSS a_n12450_68665# VSS s=8700,358 d=8700,358 l=40 w=300 x=-12449 y=68821 sky130_fd_pr__nfet_01v8
x D10 divider_top_2.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=-6074 y=12914 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_0.CLK divider_top_0.DivideBy2_magic_0.inverter_2.IN divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-13764 y=-24411 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.IN VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=23164 y=-56285 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a1 a_n7023_69672# divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=-7022 y=69926 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a4 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=41176 y=-24575 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD1 VSS divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a1 VSS s=11600,516 d=5800,258 l=40 w=200 x=-7022 y=104823 sky130_fd_pr__nfet_01v8
x VSS VDD a_n11208_12894# VDD s=23200,916 d=11600,458 l=40 w=400 x=-11207 y=12854 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD1 divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a1 VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=45487 y=-41044 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.inverter_2_0.VIN VSS divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a4 VSS s=5800,316 d=2900,158 l=40 w=100 x=29382 y=-37440 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_1.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_0.VOUT VDD s=5800,316 d=2900,158 l=40 w=100 x=-2982 y=-41684 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.inverter_0.OUT divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-5584 y=-37540 sky130_fd_pr__pfet_01v8
x divider_top_2.DFF_MAG_0.TG_MAGIC_2.IN VSS divider_top_2.DFF_MAG_0.TG_MAGIC_1.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-13266 y=46654 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a4 VDD a_54966_n22207# VDD s=34800,1316 d=17400,658 l=40 w=600 x=54926 y=-22206 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a3 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=46781 y=-56530 sky130_fd_pr__pfet_01v8
x a_n26846_n39533# VDD OUT_CORE VDD s=11600,458 d=11600,458 l=60 w=400 x=-26011 y=-34360 sky130_fd_pr__pfet_01v8
x VSS VDD divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=66591 y=-42004 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.CLK divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-13263 y=-35467 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_1.CLK VDD divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.CLK VDD s=5800,258 d=5800,258 l=40 w=200 x=-8268 y=-54616 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.inverter_2_0.VIN VSS divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a3 VSS s=2900,158 d=5800,316 l=40 w=100 x=-8489 y=69634 sky130_fd_pr__nfet_01v8
x divider_top_0.P0 a_n8802_n24215# a_n8648_n23941# VDD s=17400,658 d=34800,1316 l=40 w=600 x=-8491 y=-23940 sky130_fd_pr__pfet_01v8
x a_8724_1049# UP_OUT VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=10906 y=1049 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.CLK VSS divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.inverter_0.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=-10272 y=19449 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a3 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=63332 y=-21728 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=56872 y=-59251 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_0.TG_MAGIC_2.inverter_0.OUT divider_top_2.DivideBy2_magic_0.inverter_2.IN divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-11295 y=19156 sky130_fd_pr__pfet_01v8
x D17 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=36811 y=-60145 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_1.inverter_0.OUT Tapered_Buffer_mag_0.IN ANALOG_MUX_MAG_1.OUT VSS s=5800,258 d=5800,258 l=40 w=200 x=-1453 y=1491 sky130_fd_pr__nfet_01v8
x divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.CLK divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-14157 y=-18876 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a3 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=73175 y=-41755 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-11626 y=118430 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a3 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=68099 y=-60145 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-3624 y=-37905 sky130_fd_pr__nfet_01v8
x D17 a_n21251_n54086# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-20996 y=-54085 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a1 a_73025_n37067# divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=73279 y=-37066 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD1 divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=55192 y=-59121 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_1.CLK divider_top_0.DivideBy2_magic_1.TG_MAGIC_1.IN divider_top_0.DivideBy2_magic_1.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-10650 y=-18926 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.IN1 a_41420_n58740# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=41478 y=-58739 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-12320 y=767 sky130_fd_pr__nfet_01v8
x D16 a_n12725_n55709# divider_top_3.MUX_1_1.AND_1_0.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=-12470 y=-55708 sky130_fd_pr__nfet_01v8
x divider_top_0.Q6 VDD a_n4641_n27341# VDD s=5800,258 d=5800,258 l=40 w=200 x=-3926 y=-27340 sky130_fd_pr__pfet_01v8
x divider_top_3.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_3.MUX_1_2.a3 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=-16556 y=-55270 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_5.OUT VCO_0.INV_1_mag_3.IN VDD VDD s=5800,258 d=5800,258 l=100 w=200 x=28471 y=1857 sky130_fd_pr__pfet_01v8
x divider_top_0.Q1 a_6303_n19041# VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=7290 y=-19408 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.inverter_2_0.VIN VSS divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a3 VSS s=2900,158 d=5800,316 l=40 w=100 x=82351 y=-38495 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_1.CLK VSS divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.CLK VSS s=2900,158 d=2900,158 l=40 w=100 x=-6003 y=23643 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a1 divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=29664 y=-59234 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT VDD divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=22265 y=-39212 sky130_fd_pr__pfet_01v8
x divider_top_0.Q3 a_6313_n24706# VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=7300 y=-24483 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.inverter_2_0.VIN VSS divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a4 VSS s=5800,316 d=2900,158 l=40 w=100 x=56578 y=-59020 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=23135 y=-22606 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-8391 y=30438 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.3_in_and_out a_n11587_32251# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-11560 y=33479 sky130_fd_pr__pfet_01v8
x a_n12793_74374# VDD divider_top_2.Q2 VDD s=34800,1316 d=34800,1316 l=40 w=600 x=-12154 y=74457 sky130_fd_pr__pfet_01v8
x divider_top_0.CLK divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=20926 y=-21303 sky130_fd_pr__pfet_01v8
x divider_top_3.MUX_1_1.IN2 divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-13397 y=-53298 sky130_fd_pr__pfet_01v8
x D10 divider_top_2.AND_1_1.inverter_2_0.VIN a_n6612_12562# VSS s=8700,358 d=17400,716 l=40 w=300 x=-6611 y=12914 sky130_fd_pr__nfet_01v8
x divider_top_0.P3 divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-7120 y=-22352 sky130_fd_pr__pfet_01v8
x divider_top_3.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_3.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_3.DFF_MAG_0.TG_MAGIC_3.IN VSS s=2900,158 d=5800,316 l=40 w=100 x=16190 y=-61449 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a4 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=56275 y=-37687 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.inverter_2_0.VIN VSS divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a4 VSS s=2900,158 d=5800,316 l=40 w=100 x=-10852 y=83156 sky130_fd_pr__nfet_01v8
x VDD VSS a_27797_n21# VSS s=5800,258 d=5800,258 l=100 w=200 x=28329 y=-20 sky130_fd_pr__nfet_01v8
x OUTB divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-4686 y=-56674 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD3 VSS divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a1 VSS s=5800,258 d=11600,516 l=40 w=200 x=-10553 y=69043 sky130_fd_pr__nfet_01v8
x F_IN divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT divider_top_2.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_0.VOUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-7833 y=29828 sky130_fd_pr__nfet_01v8
x divider_top_0.DivideBy2_magic_0.inverter_2.IN VDD divider_top_0.DivideBy2_magic_0.TG_MAGIC_1.IN VDD s=11600,516 d=5800,258 l=40 w=200 x=-12392 y=-23523 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_0.VOUT a_n511_n24484# a_n1062_n25118# VSS s=8700,358 d=17400,716 l=40 w=300 x=-452 y=-24483 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.3_INPUT_NOR_MAG_0.VOUT VDD a_19322_n24882# VDD s=11600,516 d=5800,258 l=40 w=200 x=19282 y=-24881 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a3 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=45776 y=-42103 sky130_fd_pr__nfet_01v8
x a_4598_n41718# divider_top_1.divider_magic_0/P2_Gen_magic_0.3_in_and_out VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=4696 y=-40983 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=-8258 y=69536 sky130_fd_pr__pfet_01v8
x divider_top_0.CLK VSS a_80692_n22412# VSS s=8700,358 d=8700,358 l=40 w=300 x=80848 y=-22411 sky130_fd_pr__nfet_01v8
x a_47267_n57555# VDD divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.VOUT VDD s=34800,1316 d=34800,1316 l=40 w=600 x=47748 y=-56942 sky130_fd_pr__pfet_01v8
x D4 a_54_n26987# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=1481 y=-27340 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=57167 y=-1084 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD3 divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a1 VSS VSS s=5800,258 d=5800,258 l=40 w=200 x=32261 y=-58806 sky130_fd_pr__nfet_01v8
x a_n11082_n55423# VSS divider_top_3.MUX_1_0.IN1 VSS s=17400,716 d=17400,716 l=40 w=300 x=-10683 y=-55422 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.3_in_and_out_p3 VSS a_n8229_33111# VSS s=8700,358 d=17400,716 l=40 w=300 x=-8227 y=33479 sky130_fd_pr__nfet_01v8
x a_n15003_n16599# DIV_OUT VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=-9594 y=-15727 sky130_fd_pr__nfet_01v8
x OUTB divider_top_3.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=13807 y=-61879 sky130_fd_pr__pfet_01v8
x divider_top_1.MUX_1_0.VOUT VDD divider_top_1.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=-17359 y=-38058 sky130_fd_pr__pfet_01v8
x divider_top_1.P0 divider_top_1.DFF_MAG_0.TG_MAGIC_3.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=16837 y=-43388 sky130_fd_pr__nfet_01v8
x divider_top_0.CLK VSS divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK VSS s=2900,158 d=2900,158 l=40 w=100 x=-1599 y=-21314 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a3 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=37215 y=-38380 sky130_fd_pr__pfet_01v8
x a_n364_n41709# VDD divider_top_1.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_0.VOUT VDD s=11600,516 d=5800,258 l=40 w=200 x=-363 y=-41682 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a3 a_n12751_62266# a_n12113_61770# VDD s=17400,658 d=34800,1316 l=40 w=600 x=-12112 y=62137 sky130_fd_pr__pfet_01v8
x VSS a_n19018_n59441# divider_top_3.3AND_MAGIC_0.C VDD s=11600,458 d=23200,916 l=40 w=400 x=-18650 y=-59440 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_0.inverter_0.OUT divider_top_3.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_0.VOUT divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-1985 y=-55651 sky130_fd_pr__pfet_01v8
x a_n26846_n39533# OUT_CORE VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=-26011 y=-35186 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.IN1 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=31637 y=-24563 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=55010 y=1826 sky130_fd_pr__nfet_01v8
x a_51799_n1085# VSS OUT VSS s=11600,458 d=11600,458 l=60 w=400 x=52919 y=-1084 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a3 VDD s=5800,316 d=2900,158 l=40 w=100 x=73396 y=-56413 sky130_fd_pr__pfet_01v8
x D12 a_n6748_n43578# VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=-5320 y=-43325 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_1.A divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT a_3721_n41130# VSS s=8700,358 d=8700,358 l=40 w=300 x=3877 y=-41129 sky130_fd_pr__nfet_01v8
x divider_top_1.Q3 a_6567_n37645# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=7379 y=-37644 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.VOUT a_85150_n22640# divider_top_0.7b_counter_new_0.mod_dff_magic_0.D1 VSS s=14500,558 d=29000,1116 l=40 w=500 x=85208 y=-22639 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.3AND_MAGIC_0.VOUT VSS a_21929_n40619# VSS s=11600,516 d=11600,516 l=40 w=200 x=21889 y=-40618 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=82351 y=-38264 sky130_fd_pr__pfet_01v8
x VCO_0.INV_1_mag_5.IN VDD VCO_0.INV_1_mag_5.OUT VDD s=23200,916 d=11600,458 l=100 w=400 x=35111 y=1462 sky130_fd_pr__pfet_01v8
x OUTB divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.IN divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-4075 y=-56624 sky130_fd_pr__nfet_01v8
x a_n12762_70706# VDD divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.VOUT VDD s=34800,1316 d=34800,1316 l=40 w=600 x=-12123 y=70789 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK VSS divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=21421 y=-56943 sky130_fd_pr__nfet_01v8
x VSS a_n1748_n43578# VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=-320 y=-43325 sky130_fd_pr__nfet_01v8
x divider_top_1.P3 divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-6422 y=-38943 sky130_fd_pr__pfet_01v8
x a_7683_n899# a_8211_n1707# VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=8343 y=-898 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_0.CLK VSS divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.CLK VSS s=2900,158 d=2900,158 l=40 w=100 x=-8268 y=-59163 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.CLK divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.IN divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-5395 y=20158 sky130_fd_pr__nfet_01v8
x a_n4248_n43578# VSS a_n4161_n43326# VSS s=11600,516 d=11600,516 l=40 w=200 x=-4200 y=-43325 sky130_fd_pr__nfet_01v8
x divider_top_2.MUX_1_0.IN1 divider_top_2.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=-12936 y=15353 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.CLK VSS divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.inverter_0.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=-13863 y=-23803 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_1.CLK divider_top_2.DivideBy2_magic_1.TG_MAGIC_1.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-5345 y=21855 sky130_fd_pr__nfet_01v8
x divider_top_3.Q1 a_19176_n57204# divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.3_INPUT_NOR_MAG_0.VOUT VDD s=34800,1316 d=17400,658 l=40 w=600 x=19445 y=-57203 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.IN1 VSS a_77388_n58662# VSS s=8700,358 d=8700,358 l=40 w=300 x=77544 y=-58661 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD1 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=-10805 y=105109 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_3.D1 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.IN1 VDD s=17400,716 d=8700,358 l=40 w=300 x=-8267 y=82182 sky130_fd_pr__pfet_01v8
x Tapered_Buffer_mag_3.IN a_50799_n3324# VDD VDD s=11600,458 d=23200,916 l=60 w=400 x=51093 y=-3323 sky130_fd_pr__pfet_01v8
x divider_top_0.P2 VDD divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.IN VDD s=5800,258 d=11600,516 l=40 w=200 x=-6826 y=-23790 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a1 a_45214_n24046# divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=45468 y=-24045 sky130_fd_pr__nfet_01v8
x a_n5999_n35632# a_n6247_n36000# divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_0.B VSS s=11600,516 d=11600,516 l=40 w=200 x=-5924 y=-35999 sky130_fd_pr__nfet_01v8
x a_n8155_39700# VDD a_n7523_38866# VDD s=11600,516 d=5800,258 l=40 w=200 x=-7522 y=39700 sky130_fd_pr__pfet_01v8
x D0 a_n22440_n20092# a_n22652_n19384# VSS s=8700,358 d=17400,716 l=40 w=300 x=-21974 y=-20091 sky130_fd_pr__nfet_01v8
x divider_top_2.AND_1_0.inverter_2_0.VIN VSS divider_top_2.AND_1_0.VOUT VSS s=2900,158 d=5800,316 l=40 w=100 x=-8013 y=11581 sky130_fd_pr__nfet_01v8
x a_n999_n35632# a_n1247_n36000# divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_1.B VSS s=11600,516 d=11600,516 l=40 w=200 x=-924 y=-35999 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD3 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a1 VDD s=11600,516 d=5800,258 l=40 w=200 x=-10872 y=60309 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a3 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=76145 y=-25195 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.IN divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-5280 y=-24120 sky130_fd_pr__nfet_01v8
x divider_top_0.DivideBy2_magic_1.inverter_2.IN divider_top_0.DivideBy2_magic_1.TG_MAGIC_1.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-12098 y=-18876 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD1 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=53897 y=-20966 sky130_fd_pr__pfet_01v8
x OUT divider_top_1.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=14996 y=-42450 sky130_fd_pr__pfet_01v8
x PFD_0.PFD_UP_0/PFD_INV_2.OUT VDD ANALOG_MUX_MAG_0.IN_1 VDD s=9744,452 d=9744,452 l=30 w=168 x=2855 y=1041 sky130_fd_pr__pfet_01v8
x a_8724_1049# VSS UP_OUT VSS s=11600,458 d=11600,458 l=60 w=400 x=11024 y=1049 sky130_fd_pr__nfet_01v8
x divider_top_0.CLK divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=22622 y=-22241 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN VDD divider_top_2.LD VDD s=11600,516 d=5800,258 l=40 w=200 x=-11343 y=54454 sky130_fd_pr__pfet_01v8
x divider_top_3.LD VDD a_23462_n59506# VDD s=40600,1516 d=20300,758 l=40 w=700 x=23422 y=-59505 sky130_fd_pr__pfet_01v8
x divider_top_0.AND_1_1.inverter_2_0.VIN divider_top_0.AND_1_1.VOUT VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=-19593 y=-19404 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=68493 y=-41105 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-26819 y=-37644 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD1 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=-10888 y=87202 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-4680 y=-40711 sky130_fd_pr__nfet_01v8
x mirror_mag_0.G_source_up mirror_mag_0.G_source_up VDD VDD s=23200,858 d=23200,858 l=800 w=800 x=9048 y=6696 sky130_fd_pr__pfet_01v8_lvt
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.IN divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=23517 y=-37809 sky130_fd_pr__pfet_01v8
x a_51327_n4132# VDD a_51799_n4132# VDD s=11600,458 d=11600,458 l=60 w=400 x=52651 y=-3323 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.inverter_2_0.VIN VSS divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a3 VSS s=5800,316 d=2900,158 l=40 w=100 x=63630 y=-42003 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-28639 y=-54255 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=73790 y=-37604 sky130_fd_pr__pfet_01v8
x divider_top_2.AND_1_0.VOUT VSS a_n8497_12801# VSS s=8700,358 d=17400,716 l=40 w=300 x=-8495 y=12549 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a4 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=87909 y=-59161 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-4881 y=-56066 sky130_fd_pr__nfet_01v8
x F_IN divider_top_2.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-12328 y=47807 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.VOUT a_74865_n21882# a_74865_n22678# VDD s=29000,1116 d=14500,558 l=40 w=500 x=75192 y=-21881 sky130_fd_pr__pfet_01v8
x OUTB VSS a_54822_n57235# VSS s=8700,358 d=8700,358 l=40 w=300 x=54978 y=-57234 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a4 a_49428_n25725# VDD VDD s=17400,658 d=34800,1316 l=40 w=600 x=49486 y=-25724 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD2 a_82085_n60567# divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=82339 y=-60566 sky130_fd_pr__nfet_01v8
x D14 a_3252_n43578# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=4679 y=-43931 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD2 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=86229 y=-59031 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a4 a_41966_n60388# VDD VDD s=17400,658 d=34800,1316 l=40 w=600 x=42024 y=-60387 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_4.TG_ANALOG_MUX_0.inverter_0.OUT UP_INPUT ANALOG_MUX_MAG_4.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=6253 y=938 sky130_fd_pr__pfet_01v8
x S7 VDD ANALOG_MUX_MAG_6.TG_ANALOG_MUX_0.inverter_0.OUT VDD s=5800,258 d=11600,516 l=40 w=200 x=63681 y=-4112 sky130_fd_pr__pfet_01v8
x divider_top_1.MUX_1_2.SEL divider_top_1.MUX_1_2.a1 VSS VSS s=5800,258 d=5800,258 l=40 w=200 x=-18136 y=-38417 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=-11577 y=30537 sky130_fd_pr__pfet_01v8
x VSS a_n11208_12894# VDD VDD s=11600,458 d=23200,916 l=40 w=400 x=-11207 y=12952 sky130_fd_pr__pfet_01v8
x a_86002_n57342# VSS a_86551_n57342# VSS s=29000,1116 d=14500,558 l=40 w=500 x=86511 y=-57341 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a3 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=-11664 y=109458 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD1 divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a1 VSS VSS s=5800,258 d=5800,258 l=40 w=200 x=-7022 y=104921 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD2 VSS divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a1 VSS s=5800,258 d=11600,516 l=40 w=200 x=82471 y=-55217 sky130_fd_pr__nfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=23620 y=22172 sky130_fd_pr__cap_mim_m3_1
x divider_top_2.DFF_MAG_0.TG_MAGIC_2.IN divider_top_2.DFF_MAG_0.TG_MAGIC_1.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-13266 y=46752 sky130_fd_pr__nfet_01v8
x divider_top_0.AND_1_1.inverter_2_0.VIN VDD divider_top_0.AND_1_1.VOUT VDD s=5800,316 d=2900,158 l=40 w=100 x=-20083 y=-19404 sky130_fd_pr__pfet_01v8
x a_8252_1049# a_8724_1049# VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=10874 y=1857 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.NAND_MAGIC_0.OUT VDD VDD s=11600,458 d=23200,916 l=40 w=400 x=22886 y=-58275 sky130_fd_pr__pfet_01v8
x VSS a_n4248_n35602# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-2820 y=-35393 sky130_fd_pr__pfet_01v8
x a_91429_7915# a_90997_7749# a_91597_7915# VSS s=30240,1004 d=30240,1004 l=168 w=0 x=91429 y=7915 sky130_fd_pr__res_xhigh_po_0p35
x divider_top_3.7b_counter_new_0.LD2 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=63856 y=-55602 sky130_fd_pr__pfet_01v8
x divider_top_3.Q1 a_7260_n53505# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=8072 y=-53504 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a1 divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.inverter_2_0.VIN a_58778_n40634# VSS s=8700,358 d=17400,716 l=40 w=300 x=59130 y=-40633 sky130_fd_pr__nfet_01v8
x divider_top_0.DivideBy2_magic_1.TG_MAGIC_2.inverter_0.OUT divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_0.DivideBy2_magic_1.inverter_2.IN VDD s=2900,158 d=5800,316 l=40 w=100 x=-13666 y=-19899 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN divider_top_0.LD VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=21435 y=-24874 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.CLK divider_top_2.DivideBy2_magic_1.TG_MAGIC_0.inverter_0.OUT VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=-6383 y=22663 sky130_fd_pr__pfet_01v8
x S5 ANALOG_MUX_MAG_3.TG_ANALOG_MUX_0.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=20960 y=-1246 sky130_fd_pr__pfet_01v8
x OUTB VDD divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_0.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-1276 y=-55736 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_0.inverter_0.OUT ANALOG_MUX_MAG_0.IN_1 ANALOG_MUX_MAG_0.OUT VSS s=5800,258 d=5800,258 l=40 w=200 x=6268 y=-1022 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=38615 y=-59246 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_0.TG_MAGIC_2.inverter_0.OUT divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_2.DivideBy2_magic_0.inverter_2.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-11295 y=19254 sky130_fd_pr__pfet_01v8
x a_51002_2634# a_51530_1826# VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=51588 y=1826 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_2.D1 VSS divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.IN1 VSS s=17400,716 d=17400,716 l=40 w=300 x=41505 y=-57457 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD3 divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a1 VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-10872 y=60799 sky130_fd_pr__pfet_01v8
x a_n1748_n35602# a_n1759_n35394# divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_1.B VDD s=11600,516 d=5800,258 l=40 w=200 x=-1700 y=-35393 sky130_fd_pr__pfet_01v8
x a_30829_n22745# VDD divider_top_0.7b_counter_new_0.mod_dff_magic_1.D1 VDD s=29000,1116 d=29000,1116 l=40 w=500 x=31338 y=-21948 sky130_fd_pr__pfet_01v8
x a_n13363_1489# VDD PRE_SCALAR VDD s=11600,458 d=11600,458 l=60 w=400 x=-11356 y=1575 sky130_fd_pr__pfet_01v8
x divider_top_0.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_0.MUX_1_0.a4 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-17252 y=-26497 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=33941 y=-59266 sky130_fd_pr__pfet_01v8
x divider_top_0.CLK divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-5279 y=-25108 sky130_fd_pr__pfet_01v8
x D17 a_n21129_n59711# a_n20819_n59711# VDD s=34800,1316 d=17400,658 l=40 w=600 x=-20858 y=-59710 sky130_fd_pr__pfet_01v8
x a_50799_n277# a_51327_n1085# VDD VDD s=11600,458 d=23200,916 l=60 w=400 x=52167 y=-276 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a3 a_65219_n57455# VSS VSS s=8700,358 d=17400,716 l=40 w=300 x=65277 y=-57454 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a4 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=37222 y=-20860 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.inverter_2_0.VIN VSS divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a3 VSS s=5800,316 d=2900,158 l=40 w=100 x=31345 y=-25493 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_1.CLK divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.CLK VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-6003 y=23741 sky130_fd_pr__nfet_01v8
x divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.CLK divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-13056 y=-23853 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD3 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=32261 y=-59136 sky130_fd_pr__pfet_01v8
x a_51799_n4132# ANALOG_MUX_MAG_6.IN_1 VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=53037 y=-4131 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_0.CLK divider_top_1.DivideBy2_magic_0.inverter_2.IN divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-13066 y=-41002 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=54925 y=-4131 sky130_fd_pr__nfet_01v8
x D5 VDD a_n2446_n19011# VDD s=11600,516 d=5800,258 l=40 w=200 x=-1116 y=-18802 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.IN divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-8391 y=30536 sky130_fd_pr__nfet_01v8
x a_84229_n22640# a_84601_n22640# a_84699_n22640# VSS s=29000,1116 d=29000,1116 l=40 w=500 x=84659 y=-22639 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_1.DivideBy2_magic_0.Q VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=-14394 y=-41432 sky130_fd_pr__pfet_01v8
x S4 VSS ANALOG_MUX_MAG_5.TG_ANALOG_MUX_0.inverter_0.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=20690 y=2483 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=14405 y=-1706 sky130_fd_pr__nfet_01v8
x divider_top_3.Q6 divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.NOR_MAGIC_1.VOUT VSS VSS s=5800,258 d=11600,516 l=40 w=200 x=19017 y=-58857 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a1 divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.inverter_2_0.VIN a_28609_n40587# VSS s=8700,358 d=17400,716 l=40 w=300 x=28961 y=-40586 sky130_fd_pr__nfet_01v8
x divider_top_1.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_1.MUX_1_1.a4 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=-11271 y=-38833 sky130_fd_pr__pfet_01v8
x F_IN divider_top_2.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_0.VOUT divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-7833 y=29926 sky130_fd_pr__nfet_01v8
x divider_top_3.MUX_1_0.a3 a_n16169_n60359# a_n16071_n59447# VDD s=34800,1316 d=17400,658 l=40 w=600 x=-15899 y=-60358 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a4 VDD s=5800,316 d=2900,158 l=40 w=100 x=55079 y=-24549 sky130_fd_pr__pfet_01v8
x a_n9173_108608# a_n9173_109059# a_n9147_108648# VSS s=29000,1116 d=29000,1116 l=40 w=500 x=-9146 y=108608 sky130_fd_pr__nfet_01v8
x a_2204_n53743# a_1956_n54111# divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_1.A VSS s=11600,516 d=11600,516 l=40 w=200 x=2278 y=-54110 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-8258 y=69634 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-4126 y=-25108 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a3 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=46070 y=-41872 sky130_fd_pr__pfet_01v8
x OUT VSS divider_top_1.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=13202 y=-43388 sky130_fd_pr__nfet_01v8
x OUT VDD divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=72084 y=-38503 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT VSS divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=24965 y=-38832 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-8102 y=55838 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD3 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=37007 y=-60145 sky130_fd_pr__pfet_01v8
x a_n4197_n26957# a_n4445_n26735# divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_0.A VSS s=11600,516 d=11600,516 l=40 w=200 x=-4122 y=-26734 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.inverter_2_0.VIN VSS divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a4 VSS s=5800,316 d=2900,158 l=40 w=100 x=50345 y=-40974 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a1 a_45920_n37184# divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=46174 y=-37183 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=100 w=400 x=35901 y=2118 sky130_fd_pr__nfet_01v8
x a_n4946_n19011# divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_0.A a_n4957_n18803# VDD s=5800,258 d=11600,516 l=40 w=200 x=-4800 y=-18802 sky130_fd_pr__pfet_01v8
x D16 VDD divider_top_3.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_5.B VDD s=11600,516 d=5800,258 l=40 w=200 x=-5560 y=-54833 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=49444 y=-41903 sky130_fd_pr__pfet_01v8
x divider_top_1.Q1 divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.3_INPUT_NOR_MAG_0.VOUT a_18473_n39093# VDD s=17400,658 d=34800,1316 l=40 w=600 x=18840 y=-39092 sky130_fd_pr__pfet_01v8
x a_n9457_1489# a_n13363_1489# VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=-7246 y=767 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.VOUT a_58829_n57463# VSS VSS s=29000,1116 d=29000,1116 l=40 w=500 x=59012 y=-57462 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD3 divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=32333 y=-60165 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a3 VDD s=5800,316 d=2900,158 l=40 w=100 x=36019 y=-25242 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_1.VOUT a_n10953_32802# a_n10954_33323# VSS s=17400,716 d=8700,358 l=40 w=300 x=-10952 y=33071 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=22721 y=-21633 sky130_fd_pr__nfet_01v8
x divider_top_0.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD divider_top_0.MUX_1_0.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=-17252 y=-26266 sky130_fd_pr__pfet_01v8
x VSS VDD divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=82143 y=-60029 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a4 VDD a_67380_n25625# VDD s=34800,1316 d=17400,658 l=40 w=600 x=67340 y=-25624 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a4 VSS a_87396_n60884# VSS s=17400,716 d=8700,358 l=40 w=300 x=87356 y=-60883 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=28880 y=-21080 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_0.CLK divider_top_3.DivideBy2_magic_0.TG_MAGIC_1.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-10056 y=-58225 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=31345 y=-25262 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a4 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=74877 y=-59168 sky130_fd_pr__pfet_01v8
x a_n5904_30914# VSS a_n5878_30954# VSS s=11600,516 d=11600,516 l=40 w=200 x=-5877 y=30914 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD2 divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a1 VSS VSS s=5800,258 d=5800,258 l=40 w=200 x=62447 y=-24023 sky130_fd_pr__nfet_01v8
x divider_top_3.3AND_MAGIC_0.B a_n20646_n61521# a_n20955_n61521# VSS s=8700,358 d=17400,716 l=40 w=300 x=-20587 y=-61520 sky130_fd_pr__nfet_01v8
x VSS VDD divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=62923 y=-41973 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.inverter_0.OUT divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.IN divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-4075 y=-57039 sky130_fd_pr__pfet_01v8
x divider_top_1.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_1.MUX_1_0.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-16652 y=-42857 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.CLK divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-5395 y=20256 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD1 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=73197 y=-59038 sky130_fd_pr__pfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=23620 y=33396 sky130_fd_pr__cap_mim_m3_1
x OUTB a_n17714_n54733# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=-17655 y=-54732 sky130_fd_pr__nfet_01v8
x divider_top_1.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT divider_top_1.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_1.DFF_MAG_0.TG_MAGIC_2.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=15705 y=-42365 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_3.IN_1 VSS s=4933760,8904 l=2000 w=2000 x=9637 y=13467 sky130_fd_pr__cap_mim_m3_1
x divider_top_0.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD divider_top_0.MUX_1_2.a3 VDD s=5800,316 d=2900,158 l=40 w=100 x=-18447 y=-20568 sky130_fd_pr__pfet_01v8
x divider_top_2.MUX_1_0.a1 VDD divider_top_2.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=-12936 y=15451 sky130_fd_pr__pfet_01v8
x divider_top_1.AND_1_0.inverter_2_0.VIN VDD divider_top_1.AND_1_0.VOUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-21131 y=-37904 sky130_fd_pr__pfet_01v8
x VCO_0.INV_1_mag_3.IN VCO_0.INV_1_mag_3.OUT VDD VDD s=11600,458 d=11600,458 l=100 w=400 x=30850 y=440 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a4 VSS a_56457_n60974# VSS s=17400,716 d=8700,358 l=40 w=300 x=56417 y=-60973 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_1.CLK VSS divider_top_2.DivideBy2_magic_1.TG_MAGIC_1.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-5345 y=21953 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_0.Q divider_top_3.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=-11569 y=-57145 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_0.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_0.VOUT VDD s=2900,158 d=5800,316 l=40 w=100 x=-3092 y=-25093 sky130_fd_pr__pfet_01v8
x divider_top_3.MUX_1_2.a3 a_n16071_n54447# VSS VSS s=8700,358 d=17400,716 l=40 w=300 x=-16012 y=-54446 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a1 divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.inverter_2_0.VIN a_82381_n40482# VSS s=8700,358 d=17400,716 l=40 w=300 x=82733 y=-40481 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=46677 y=-41174 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD1 VSS divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a1 VSS s=5800,258 d=11600,516 l=40 w=200 x=45299 y=-37261 sky130_fd_pr__nfet_01v8
x D17 divider_top_3.3AND_MAGIC_0.A VSS VSS s=5800,258 d=5800,258 l=40 w=200 x=-20972 y=-60274 sky130_fd_pr__nfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=18300 y=67068 sky130_fd_pr__cap_mim_m3_1
x divider_top_0.DFF_MAG_0.TG_MAGIC_1.OUT VDD divider_top_0.DFF_MAG_0.TG_MAGIC_2.IN VDD s=5800,258 d=11600,516 l=40 w=200 x=13635 y=-25859 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.NOR_MAGIC_1.VOUT VDD a_20723_n59584# VDD s=5800,258 d=5800,258 l=40 w=200 x=20879 y=-59583 sky130_fd_pr__pfet_01v8
x divider_top_3.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_3.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_3.DFF_MAG_0.TG_MAGIC_3.IN VSS s=5800,316 d=2900,158 l=40 w=100 x=15602 y=-61449 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD3 divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a1 VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=27494 y=-20950 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD1 divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a1 VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-10805 y=105207 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_3.D1 divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.IN1 VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=-8267 y=82280 sky130_fd_pr__pfet_01v8
x a_8683_n1707# VDD DN_OUT VDD s=11600,458 d=11600,458 l=60 w=400 x=12379 y=-898 sky130_fd_pr__pfet_01v8
x divider_top_1.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_1.MUX_1_2.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-17455 y=-37159 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD1 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a1 VDD s=11600,516 d=5800,258 l=40 w=200 x=-10919 y=90478 sky130_fd_pr__pfet_01v8
x D17 VSS a_7456_n54111# VSS s=11600,516 d=11600,516 l=40 w=200 x=7416 y=-54110 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT divider_top_1.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_0.VOUT divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-2492 y=-41684 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.inverter_0.OUT divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN VDD s=2900,158 d=5800,316 l=40 w=100 x=-5094 y=-37540 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a3 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-12012 y=82059 sky130_fd_pr__nfet_01v8
x divider_top_3.Q3 a_7052_n59186# divider_top_3.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.C VSS s=11600,516 d=11600,516 l=40 w=200 x=8082 y=-59185 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a3 VDD s=5800,316 d=2900,158 l=40 w=100 x=46291 y=-56530 sky130_fd_pr__pfet_01v8
x a_4001_n35632# a_3241_n35394# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=4173 y=-35393 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD3 divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-10872 y=60407 sky130_fd_pr__pfet_01v8
x a_83728_n60853# VDD divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.VOUT VDD s=34800,1316 d=34800,1316 l=40 w=600 x=84209 y=-60240 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD2 VSS divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a1 VSS s=5800,258 d=11600,516 l=40 w=200 x=-10492 y=95858 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.CLK VDD divider_top_1.DivideBy2_magic_0.TG_MAGIC_0.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-9657 y=-41432 sky130_fd_pr__pfet_01v8
x divider_top_1.Q1 VDD a_7001_n35632# VDD s=11600,516 d=5800,258 l=40 w=200 x=7890 y=-35393 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.VOUT a_74865_n21882# VDD VDD s=14500,558 d=29000,1116 l=40 w=500 x=74923 y=-21881 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a3 VDD s=5800,316 d=2900,158 l=40 w=100 x=28980 y=-59933 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD3 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a1 VDD s=11600,516 d=5800,258 l=40 w=200 x=39802 y=-41036 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a3 a_68879_n60939# a_68781_n60327# VDD s=17400,658 d=34800,1316 l=40 w=600 x=69148 y=-60326 sky130_fd_pr__pfet_01v8
x divider_top_0.MUX_1_1.IN2 VSS divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.IN VSS s=2900,158 d=5800,316 l=40 w=100 x=-14700 y=-18876 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN divider_top_2.LD VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-11343 y=54552 sky130_fd_pr__pfet_01v8
x VSS divider_top_3.AND_1_0.inverter_2_0.VIN a_n21292_n56754# VSS s=8700,358 d=17400,716 l=40 w=300 x=-20939 y=-56753 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_0.TG_MAGIC_1.OUT VDD divider_top_3.DivideBy2_magic_0.inverter_2.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=-10697 y=-59543 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-9842 y=767 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=44980 y=-25281 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a3 a_50829_n60427# a_50927_n61039# VDD s=34800,1316 d=17400,658 l=40 w=600 x=51098 y=-60426 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD1 divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a1 VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-10888 y=87300 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.CLK divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.IN divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=-11557 y=-53628 sky130_fd_pr__nfet_01v8
x VCO_0.Divide_By_2_magic_0.inverter_2.IN VCO_0.Divide_By_2_magic_0.TG_MAGIC_1.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=42053 y=1417 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.CLK VSS divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-14059 y=-23803 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_1.A divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=3877 y=-41666 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=55479 y=-21096 sky130_fd_pr__pfet_01v8
x a_n26846_n39533# OUT_CORE VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=-26011 y=-36838 sky130_fd_pr__pfet_01v8
x F_IN divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=-7772 y=53847 sky130_fd_pr__pfet_01v8
x a_88021_8911# a_87589_8911# a_88189_8745# VSS s=30240,1004 d=30240,1004 l=168 w=0 x=88021 y=8911 sky130_fd_pr__res_xhigh_po_0p35
x divider_top_3.MUX_1_2.AND_1_0.inverter_2_0.VIN VSS divider_top_3.MUX_1_2.a3 VSS s=2900,158 d=5800,316 l=40 w=100 x=-16752 y=-55039 sky130_fd_pr__nfet_01v8
x VSS a_n12365_117665# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=-12364 y=117723 sky130_fd_pr__nfet_01v8
x F_IN VDD divider_top_2.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VDD s=5800,258 d=11600,516 l=40 w=200 x=-12328 y=47905 sky130_fd_pr__pfet_01v8
x D2 VSS a_n22750_n20091# VSS s=8700,358 d=17400,716 l=40 w=300 x=-22593 y=-20090 sky130_fd_pr__nfet_01v8
x divider_top_1.P2 VDD divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.IN VDD s=5800,258 d=11600,516 l=40 w=200 x=-6128 y=-40381 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_1.CLK divider_top_2.DivideBy2_magic_1.TG_MAGIC_1.IN divider_top_2.DivideBy2_magic_1.TG_MAGIC_1.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=-5395 y=22466 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.VOUT a_76638_n57380# VDD VDD s=29000,1116 d=29000,1116 l=40 w=500 x=76919 y=-56583 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_1.TG_MAGIC_1.OUT divider_top_0.DivideBy2_magic_1.inverter_2.IN VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=-12392 y=-19914 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK VDD divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-11577 y=30635 sky130_fd_pr__pfet_01v8
x a_51799_n1085# OUT VDD VDD s=23200,916 d=11600,458 l=60 w=400 x=54433 y=-276 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a4 a_38306_n56904# VDD VDD s=17400,658 d=34800,1316 l=40 w=600 x=38364 y=-56903 sky130_fd_pr__pfet_01v8
x VSS divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_1.B a_n13810_31172# VDD s=5800,258 d=11600,516 l=40 w=200 x=-13809 y=31328 sky130_fd_pr__pfet_01v8
x S4 ANALOG_MUX_MAG_5.TG_ANALOG_MUX_0.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=20788 y=2483 sky130_fd_pr__nfet_01v8
x S1 VSS ANALOG_MUX_MAG_1.TG_ANALOG_MUX_0.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-2491 y=1142 sky130_fd_pr__nfet_01v8
x divider_top_2.DFF_MAG_0.TG_MAGIC_2.IN VSS divider_top_2.DFF_MAG_0.TG_MAGIC_1.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-13266 y=46850 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-7687 y=56034 sky130_fd_pr__pfet_01v8
x D8 a_n13810_39172# divider_top_2.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.A VDD s=11600,516 d=5800,258 l=40 w=200 x=-13809 y=39230 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a4 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=59935 y=-41171 sky130_fd_pr__pfet_01v8
x divider_top_0.DFF_MAG_0.TG_MAGIC_1.OUT VSS divider_top_0.DFF_MAG_0.TG_MAGIC_2.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=13439 y=-26139 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT VDD divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_1.VOUT VDD s=5800,316 d=2900,158 l=40 w=100 x=3677 y=-59778 sky130_fd_pr__pfet_01v8
x a_n6045_n61689# a_n6056_n62043# divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_0.B VDD s=11600,516 d=5800,258 l=40 w=200 x=-5997 y=-62042 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.CLK VDD divider_top_2.DivideBy2_magic_1.TG_MAGIC_0.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-6383 y=22761 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_0.TG_MAGIC_2.inverter_0.OUT divider_top_2.DivideBy2_magic_0.inverter_2.IN divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-11295 y=19352 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD1 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=58255 y=-41041 sky130_fd_pr__pfet_01v8
x a_51530_1826# VDD a_52002_1826# VDD s=11600,458 d=11600,458 l=60 w=400 x=53326 y=2634 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a1 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=45468 y=-24582 sky130_fd_pr__pfet_01v8
x a_n1045_n61689# a_n1056_n62043# divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_1.B VDD s=11600,516 d=5800,258 l=40 w=200 x=-997 y=-62042 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN VSS divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=24169 y=-21583 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=78251 y=-59199 sky130_fd_pr__pfet_01v8
x divider_top_3.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_3.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=12999 y=-60561 sky130_fd_pr__pfet_01v8
x a_77329_n42811# VDD divider_top_1.Q6 VDD s=34800,1316 d=34800,1316 l=40 w=600 x=77810 y=-42198 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=57285 y=-1084 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_4.D1 VSS a_55110_n40603# VSS s=8700,358 d=8700,358 l=40 w=300 x=55266 y=-40602 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.VOUT a_n9173_109059# VDD VDD s=29000,1116 d=29000,1116 l=40 w=500 x=-8350 y=108831 sky130_fd_pr__pfet_01v8
x Tapered_Buffer_mag_5.IN a_50799_n277# VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=51149 y=-1084 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD2 a_67236_n60653# divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=67490 y=-60652 sky130_fd_pr__nfet_01v8
x OUT divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-5388 y=-41269 sky130_fd_pr__nfet_01v8
x D14 VSS a_n22052_n36682# VSS s=8700,358 d=17400,716 l=40 w=300 x=-21895 y=-36681 sky130_fd_pr__nfet_01v8
x a_8724_1049# UP_OUT VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=14898 y=1857 sky130_fd_pr__pfet_01v8
x divider_top_3.LD VSS a_25462_n59506# VSS s=40600,1516 d=40600,1516 l=40 w=700 x=25422 y=-58620 sky130_fd_pr__nfet_01v8
x divider_top_3.P2 VDD divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=-5621 y=-58492 sky130_fd_pr__pfet_01v8
x D16 VSS divider_top_3.MUX_1_1.a1 VSS s=5800,258 d=11600,516 l=40 w=200 x=-12346 y=-57504 sky130_fd_pr__nfet_01v8
x divider_top_3.MUX_1_2.a1 VDD divider_top_3.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=-16460 y=-56169 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a4 VDD s=5800,316 d=2900,158 l=40 w=100 x=64531 y=-41074 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=55579 y=-59949 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD2 divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a1 VSS VSS s=5800,258 d=5800,258 l=40 w=200 x=63153 y=-37161 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_2.TG_ANALOG_MUX_1.inverter_0.OUT ANALOG_MUX_MAG_2.OUT divider_top_0.OUT1 VDD s=5800,258 d=5800,258 l=40 w=200 x=-3411 y=-534 sky130_fd_pr__pfet_01v8
x divider_top_1.LD VSS a_23759_n41395# VSS s=40600,1516 d=40600,1516 l=40 w=700 x=23719 y=-40509 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-1881 y=-41319 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_0.CLK VDD divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.CLK VDD s=5800,258 d=5800,258 l=40 w=200 x=-8971 y=-41432 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-8391 y=30634 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a3 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=81849 y=-21673 sky130_fd_pr__pfet_01v8
x Tapered_Buffer_mag_5.IN VSS Tapered_Buffer_mag_3.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=45821 y=1887 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_3.IN_1 VSS s=4933760,8904 l=2000 w=2000 x=357 y=23915 sky130_fd_pr__cap_mim_m3_1
x D15 VSS a_54111_n42577# VSS s=8700,358 d=8700,358 l=40 w=300 x=54267 y=-42576 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=-2775 y=-24728 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_0.A divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT a_1418_n24541# VSS s=8700,358 d=8700,358 l=40 w=300 x=1574 y=-24540 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD3 divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=36943 y=-55663 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_0.TG_MAGIC_1.OUT VDD divider_top_2.DivideBy2_magic_0.inverter_2.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=-11310 y=21018 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_0.inverter_0.OUT ANALOG_MUX_MAG_0.IN_1 ANALOG_MUX_MAG_0.OUT VSS s=5800,258 d=5800,258 l=40 w=200 x=6464 y=-1022 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_1.VOUT VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=3366 y=-37788 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.inverter_0.OUT divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.IN divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-4980 y=20158 sky130_fd_pr__pfet_01v8
x divider_top_1.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_1.DFF_MAG_0.TG_MAGIC_2.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=14039 y=-42450 sky130_fd_pr__pfet_01v8
x D8 VDD a_n13836_38914# VDD s=11600,516 d=5800,258 l=40 w=200 x=-13809 y=40196 sky130_fd_pr__pfet_01v8
x a_n28666_n57678# OUT_USB VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=-28639 y=-55907 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_1.CLK divider_top_1.DivideBy2_magic_1.TG_MAGIC_1.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-10759 y=-35187 sky130_fd_pr__pfet_01v8
x ITAIL VSS ITAIL VSS s=23200,858 d=23200,858 l=800 w=800 x=9942 y=4643 sky130_fd_pr__nfet_01v8_lvt
x a_n13836_29190# a_n13810_28356# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-13809 y=29288 sky130_fd_pr__pfet_01v8
x a_77329_n42811# VSS divider_top_1.Q6 VSS s=17400,716 d=17400,716 l=40 w=300 x=77727 y=-42810 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.3_in_and_out VDD a_n364_n41709# VDD s=5800,258 d=5800,258 l=40 w=200 x=766 y=-41682 sky130_fd_pr__pfet_01v8
x a_n9193_116046# VSS divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.VOUT VSS s=17400,716 d=17400,716 l=40 w=300 x=-9166 y=116046 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=-8258 y=69732 sky130_fd_pr__pfet_01v8
x VCO_0.Divide_By_2_magic_0.CLK VSS VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.CLK VSS s=5800,316 d=2900,158 l=40 w=100 x=39232 y=2455 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.IN divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-8102 y=55936 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD2 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=63145 y=-40944 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.CLK divider_top_0.DivideBy2_magic_0.TG_MAGIC_0.inverter_0.OUT VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=-10649 y=-24841 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a4 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=34137 y=-59266 sky130_fd_pr__pfet_01v8
x a_83025_n42742# VDD divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.VOUT VDD s=34800,1316 d=34800,1316 l=40 w=600 x=83506 y=-42129 sky130_fd_pr__pfet_01v8
x a_n11585_38924# divider_top_2.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.C a_n11559_38866# VDD s=5800,258 d=11600,516 l=40 w=200 x=-11558 y=39022 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.inverter_2_0.VIN VSS divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a3 VSS s=5800,316 d=2900,158 l=40 w=100 x=58544 y=-42100 sky130_fd_pr__nfet_01v8
x a_90293_7915# a_89861_7915# a_90461_7749# VSS s=30240,1004 d=30240,1004 l=168 w=0 x=90293 y=7915 sky130_fd_pr__res_xhigh_po_0p35
x divider_top_1.7b_counter_new_0.LD3 a_27618_n39108# divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=27872 y=-39107 sky130_fd_pr__nfet_01v8
x VSS VDD a_n11207_11989# VDD s=23200,916 d=11600,458 l=40 w=400 x=-11206 y=11949 sky130_fd_pr__pfet_01v8
x divider_top_1.Q7 a_n5999_n35632# VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=-5011 y=-35999 sky130_fd_pr__nfet_01v8
x divider_top_0.P0 VDD divider_top_0.DFF_MAG_0.TG_MAGIC_3.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=16237 y=-27177 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a4 VDD s=5800,316 d=2900,158 l=40 w=100 x=72994 y=-21013 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD2 VSS divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a1 VSS s=11600,516 d=5800,258 l=40 w=200 x=85232 y=-40590 sky130_fd_pr__nfet_01v8
x VSS a_1057_n43932# divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_1.A VDD s=11600,516 d=5800,258 l=40 w=200 x=1115 y=-43931 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.VOUT a_85630_n56546# VDD VDD s=14500,558 d=29000,1116 l=40 w=500 x=85688 y=-56545 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a1 a_n10481_87725# divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=-10480 y=87979 sky130_fd_pr__nfet_01v8
x a_n6748_n35602# a_n6759_n35394# divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_0.B VDD s=11600,516 d=5800,258 l=40 w=200 x=-6700 y=-35393 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_0.P2 VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=-6826 y=-24728 sky130_fd_pr__nfet_01v8
x OUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.IN divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=20817 y=-38224 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.CLK divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.IN divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=-5395 y=20354 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=12204 y=1049 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD1 divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a1 VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=53987 y=-24419 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=41186 y=-59975 sky130_fd_pr__pfet_01v8
x a_n28666_n59094# a_n28666_n58622# VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=-27831 y=-58429 sky130_fd_pr__pfet_01v8
x mirror_mag_0.ITAIL_SINK mirror_mag_0.ITAIL_SINK VDD VDD s=5800,258 d=5800,258 l=200 w=200 x=14785 y=9663 sky130_fd_pr__pfet_01v8_lvt
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.IN VDD s=5800,316 d=2900,158 l=40 w=100 x=23027 y=-37809 sky130_fd_pr__pfet_01v8
x VSS VDD a_752_n35602# VDD s=11600,516 d=5800,258 l=40 w=200 x=2081 y=-35393 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_0.TG_MAGIC_2.inverter_0.OUT divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_3.DivideBy2_magic_0.inverter_2.IN VDD s=5800,316 d=2900,158 l=40 w=100 x=-12853 y=-59528 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a4 VDD s=5800,316 d=2900,158 l=40 w=100 x=87419 y=-59161 sky130_fd_pr__pfet_01v8
x VSS a_1455_n61689# VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=2882 y=-61436 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN VSS s=2900,158 d=5800,316 l=40 w=100 x=-4391 y=-56066 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT VDD divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_1.VOUT VDD s=2900,158 d=2900,158 l=40 w=100 x=3366 y=-37557 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_5.B VDD a_n7446_n19011# VDD s=11600,516 d=5800,258 l=40 w=200 x=-6116 y=-18802 sky130_fd_pr__pfet_01v8
x a_n26846_n40949# VDD a_n26846_n40477# VDD s=11600,458 d=11600,458 l=60 w=400 x=-26011 y=-40638 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_5.D1 divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=63322 y=-24482 sky130_fd_pr__pfet_01v8
x divider_top_1.DFF_MAG_0.TG_MAGIC_3.CLK VSS divider_top_1.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=12590 y=-42730 sky130_fd_pr__nfet_01v8
x VSS divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_1.B a_n5272_31172# VDD s=5800,258 d=11600,516 l=40 w=200 x=-5271 y=31328 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a4 VSS a_41361_n42889# VSS s=17400,716 d=8700,358 l=40 w=300 x=41321 y=-42888 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD1 divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=55200 y=-55668 sky130_fd_pr__pfet_01v8
x VSS divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_0.A a_n3240_n53505# VDD s=5800,258 d=11600,516 l=40 w=200 x=-3083 y=-53504 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT VSS divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=22968 y=-56943 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_2.D1 divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=37205 y=-41134 sky130_fd_pr__pfet_01v8
x OUTB divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=36917 y=-56692 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD3 divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=-8459 y=69025 sky130_fd_pr__pfet_01v8
x D8 a_n5272_39172# divider_top_2.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.A VDD s=11600,516 d=5800,258 l=40 w=200 x=-5271 y=39230 sky130_fd_pr__pfet_01v8
x Tapered_Buffer_mag_0.IN a_n7439_1488# VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=-6246 y=1575 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD1 divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-10919 y=90576 sky130_fd_pr__pfet_01v8
x divider_top_0.P3 VDD a_n8675_n19007# VDD s=34800,1316 d=17400,658 l=40 w=600 x=-8307 y=-19006 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.inverter_2_0.VIN VSS divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a3 VSS s=2900,158 d=5800,316 l=40 w=100 x=-12012 y=82157 sky130_fd_pr__nfet_01v8
x divider_top_3.P2 divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-5719 y=-58772 sky130_fd_pr__nfet_01v8
x a_n28666_n57678# OUT_USB VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=-27831 y=-52387 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a1 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=32531 y=-41154 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,516 l=100 w=200 x=29167 y=489 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD3 VSS divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a1 VSS s=11600,516 d=5800,258 l=40 w=200 x=35534 y=-24084 sky130_fd_pr__nfet_01v8
x divider_top_3.Q4 a_2204_n53743# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=3191 y=-53504 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD3 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=-10872 y=60505 sky130_fd_pr__pfet_01v8
x S1 ANALOG_MUX_MAG_1.TG_ANALOG_MUX_0.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-2589 y=1142 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a4 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=29076 y=-21080 sky130_fd_pr__pfet_01v8
x OUTB divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.IN divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-1179 y=-58822 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a3 VDD s=5800,316 d=2900,158 l=40 w=100 x=-11781 y=81863 sky130_fd_pr__pfet_01v8
x VCO_0.INV_1_mag_0.IN VCO_0.INV_1_mag_1.IN VDD VDD s=11600,458 d=23200,916 l=100 w=400 x=36217 y=463 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a4 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=47772 y=-59285 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a3 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=55979 y=-56496 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a4 a_29866_n56893# VDD VDD s=17400,658 d=34800,1316 l=40 w=600 x=29924 y=-56892 sky130_fd_pr__pfet_01v8
x a_n15003_n16599# DIV_OUT VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=-14294 y=-16535 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD1 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=46092 y=-59155 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD2 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=63119 y=-41973 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.IN1 VSS a_58080_n24043# VSS s=8700,358 d=8700,358 l=40 w=300 x=58236 y=-24042 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD2 a_81390_n39003# divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=81644 y=-39002 sky130_fd_pr__nfet_01v8
x a_n11377_53725# VDD divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.3AND_MAGIC_0.VOUT VDD s=11600,516 d=5800,258 l=40 w=200 x=-11350 y=53725 sky130_fd_pr__pfet_01v8
x VCO_0.Divide_By_2_magic_0.CLK VCO_0.Divide_By_2_magic_0.TG_MAGIC_2.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=42912 y=2735 sky130_fd_pr__pfet_01v8
x a_51530_1826# a_52002_1826# VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=52768 y=1826 sky130_fd_pr__nfet_01v8
x D1 a_5859_n18803# divider_top_0.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.A VDD s=11600,516 d=5800,258 l=40 w=200 x=5917 y=-18802 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN VDD divider_top_2.LD VDD s=5800,258 d=5800,258 l=40 w=200 x=-11343 y=54650 sky130_fd_pr__pfet_01v8
x F_IN divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-10589 y=30438 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a4 VSS a_n12767_88767# VSS s=17400,716 d=8700,358 l=40 w=300 x=-12740 y=88329 sky130_fd_pr__nfet_01v8
x a_n13363_1489# VDD PRE_SCALAR VDD s=11600,458 d=11600,458 l=60 w=400 x=-12536 y=1575 sky130_fd_pr__pfet_01v8
x a_51799_n4132# ANALOG_MUX_MAG_6.IN_1 VDD VDD s=23200,916 d=11600,458 l=60 w=400 x=54433 y=-3323 sky130_fd_pr__pfet_01v8
x divider_top_3.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT divider_top_3.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_3.LD VDD s=2900,158 d=2900,158 l=40 w=100 x=13708 y=-60476 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a4 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=47478 y=-59054 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_3.IN_1 VSS s=4933760,8904 l=2000 w=2000 x=11957 y=13467 sky130_fd_pr__cap_mim_m3_1
x F_IN VDD divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-7772 y=53945 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD1 divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=71510 y=-20883 sky130_fd_pr__pfet_01v8
x VSS VSS a_n12365_117665# VSS s=8700,358 d=8700,358 l=40 w=300 x=-12364 y=117821 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-11376 y=767 sky130_fd_pr__nfet_01v8
x a_51327_n1085# VSS a_51799_n1085# VSS s=11600,458 d=11600,458 l=60 w=400 x=52211 y=-1084 sky130_fd_pr__nfet_01v8
x a_51799_n4132# VSS ANALOG_MUX_MAG_6.IN_1 VSS s=11600,458 d=11600,458 l=60 w=400 x=53155 y=-4131 sky130_fd_pr__nfet_01v8
x divider_top_1.DFF_MAG_0.TG_MAGIC_3.OUT VSS divider_top_1.P0 VSS s=5800,316 d=2900,158 l=40 w=100 x=16641 y=-42730 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_6.D1 divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.IN1 VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=76072 y=-21681 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.inverter_2_0.VIN VSS divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a4 VSS s=2900,158 d=5800,316 l=40 w=100 x=37312 y=-24313 sky130_fd_pr__nfet_01v8
x OUTB divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.IN divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=-983 y=-58822 sky130_fd_pr__nfet_01v8
x divider_top_3.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD divider_top_3.MUX_1_1.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=-11665 y=-56246 sky130_fd_pr__pfet_01v8
x OUTB a_29320_n55245# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=29378 y=-55244 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_0.VOUT a_n364_n37713# a_187_n38351# VSS s=17400,716 d=8700,358 l=40 w=300 x=147 y=-38350 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_1.CLK divider_top_2.DivideBy2_magic_1.TG_MAGIC_1.OUT divider_top_2.DivideBy2_magic_1.TG_MAGIC_1.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-5395 y=22564 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD2 divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a1 VSS VSS s=5800,258 d=5800,258 l=40 w=200 x=80964 y=-23968 sky130_fd_pr__nfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=71500 y=50232 sky130_fd_pr__cap_mim_m3_1
x divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-11577 y=30733 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.CLK VDD divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.inverter_0.OUT VDD s=5800,258 d=11600,516 l=40 w=200 x=-5065 y=19449 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_1.TG_MAGIC_1.OUT divider_top_3.DivideBy2_magic_1.inverter_2.IN VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=-10991 y=-54236 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_2.TG_ANALOG_MUX_1.inverter_0.OUT divider_top_0.OUT1 ANALOG_MUX_MAG_2.OUT VDD s=11600,516 d=5800,258 l=40 w=200 x=-3509 y=-534 sky130_fd_pr__pfet_01v8
x a_6252_n43578# VSS a_6339_n43326# VSS s=11600,516 d=11600,516 l=40 w=200 x=6299 y=-43325 sky130_fd_pr__nfet_01v8
x D8 VDD a_n5904_38914# VDD s=11600,516 d=5800,258 l=40 w=200 x=-5271 y=40196 sky130_fd_pr__pfet_01v8
x a_51530_1826# a_52002_1826# VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=53680 y=2634 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=14523 y=-1706 sky130_fd_pr__nfet_01v8
x divider_top_2.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_2.MUX_1_0.a4 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-12966 y=16060 sky130_fd_pr__nfet_01v8
x a_n5904_29190# a_n5272_28356# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-5271 y=29288 sky130_fd_pr__pfet_01v8
x Tapered_Buffer_mag_5.IN Tapered_Buffer_mag_3.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=45919 y=1887 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=-11650 y=96539 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD1 divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a1 VSS VSS s=5800,258 d=5800,258 l=40 w=200 x=-10592 y=77808 sky130_fd_pr__nfet_01v8
x F_IN divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-11147 y=27030 sky130_fd_pr__nfet_01v8
x divider_top_0.Q2 a_2641_n19409# divider_top_0.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.B VSS s=11600,516 d=11600,516 l=40 w=200 x=3671 y=-19408 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.VOUT a_40298_n56662# VDD VDD s=14500,558 d=29000,1116 l=40 w=500 x=40356 y=-56661 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.IN divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-7687 y=56132 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD2 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=66115 y=-24384 sky130_fd_pr__pfet_01v8
x divider_top_1.MUX_1_1.IN2 VSS divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.IN VSS s=2900,158 d=5800,316 l=40 w=100 x=-14002 y=-35467 sky130_fd_pr__nfet_01v8
x divider_top_1.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT divider_top_1.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_1.DFF_MAG_0.TG_MAGIC_1.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=12395 y=-43753 sky130_fd_pr__pfet_01v8
x divider_top_3.P0 divider_top_3.DFF_MAG_0.TG_MAGIC_3.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=17540 y=-61499 sky130_fd_pr__nfet_01v8
x VCO_0.Divide_By_2_magic_0.TG_MAGIC_1.OUT VCO_0.Divide_By_2_magic_0.inverter_2.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=42151 y=2735 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=29176 y=-59933 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.CLK VSS divider_top_1.DivideBy2_magic_1.TG_MAGIC_0.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-9853 y=-36125 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=-11018 y=88588 sky130_fd_pr__pfet_01v8
x F_IN VDD divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VDD s=5800,258 d=11600,516 l=40 w=200 x=-9090 y=56033 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.inverter_0.OUT VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-7503 y=28229 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_0.TG_MAGIC_2.inverter_0.OUT divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_2.DivideBy2_magic_0.inverter_2.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-11295 y=19450 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD1 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=49538 y=-60215 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_1.CLK divider_top_0.DivideBy2_magic_1.TG_MAGIC_2.inverter_0.OUT VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-12957 y=-19914 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD2 divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a1 VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=63447 y=-37491 sky130_fd_pr__pfet_01v8
x VSS a_n5904_33414# VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=-5877 y=34794 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=45176 y=-25281 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_0.D1 VSS divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.IN1 VSS s=17400,716 d=17400,716 l=40 w=300 x=86134 y=-39230 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_1.TG_MAGIC_0.inverter_0.OUT divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_1.DivideBy2_magic_1.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-10562 y=-36490 sky130_fd_pr__pfet_01v8
x divider_top_3.Q3 a_7270_n55756# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=8082 y=-55755 sky130_fd_pr__pfet_01v8
x divider_top_0.CLK divider_top_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=14298 y=-25859 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a4 VDD s=5800,316 d=2900,158 l=40 w=100 x=-7560 y=70339 sky130_fd_pr__pfet_01v8
x S6 VSS ANALOG_MUX_MAG_2.TG_ANALOG_MUX_0.inverter_0.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=-3763 y=-1229 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a3 a_29253_n42847# VSS VSS s=8700,358 d=17400,716 l=40 w=300 x=29311 y=-42846 sky130_fd_pr__nfet_01v8
x D10 divider_top_2.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.C a_n7523_39182# VDD s=5800,258 d=11600,516 l=40 w=200 x=-7522 y=39338 sky130_fd_pr__pfet_01v8
x divider_top_0.CLK VDD divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-6185 y=-22352 sky130_fd_pr__pfet_01v8
x D1 a_35352_n25981# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=35410 y=-25980 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.IN1 a_32277_n40618# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=32335 y=-40617 sky130_fd_pr__nfet_01v8
x VCO_0.Divide_By_2_magic_0.CLK VCO_0.Divide_By_2_magic_0.TG_MAGIC_1.OUT VCO_0.Divide_By_2_magic_0.TG_MAGIC_1.IN VSS s=2900,158 d=5800,316 l=40 w=100 x=40703 y=1847 sky130_fd_pr__nfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=87460 y=16560 sky130_fd_pr__cap_mim_m3_1
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=39580 y=10948 sky130_fd_pr__cap_mim_m3_1
x S3 ANALOG_MUX_MAG_0.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=4674 y=-676 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a4 VDD s=5800,316 d=2900,158 l=40 w=100 x=74387 y=-59168 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.IN divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-8391 y=30732 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a3 a_32921_n42878# VSS VSS s=8700,358 d=17400,716 l=40 w=300 x=32979 y=-42877 sky130_fd_pr__nfet_01v8
x a_803_n26957# a_43_n27341# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=975 y=-27340 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD1 divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a1 VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=54693 y=-37557 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_4.inverter_0.OUT ANALOG_MUX_MAG_4.TG_ANALOG_MUX_1.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=5705 y=2013 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD1 divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.inverter_2_0.VIN a_58482_n60719# VSS s=8700,358 d=17400,716 l=40 w=300 x=58834 y=-60718 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT divider_top_3.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_0.VOUT divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-2181 y=-59795 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.C VSS a_6161_n59195# VSS s=8700,358 d=17400,716 l=40 w=300 x=6529 y=-59195 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a4 VDD a_73563_n42168# VDD s=34800,1316 d=17400,658 l=40 w=600 x=73523 y=-42167 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT VSS divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_0.VOUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-11316 y=34278 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_0.TG_MAGIC_1.OUT divider_top_2.DivideBy2_magic_0.inverter_2.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-11310 y=21116 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT VDD divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN VDD s=5800,258 d=11600,516 l=40 w=200 x=24463 y=-22621 sky130_fd_pr__pfet_01v8
x a_2554_n19011# a_2543_n18803# divider_top_0.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.B VDD s=11600,516 d=5800,258 l=40 w=200 x=2601 y=-18802 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.inverter_0.OUT divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-4980 y=20256 sky130_fd_pr__pfet_01v8
x divider_top_3.P3 VSS divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.IN VSS s=2900,158 d=5800,316 l=40 w=100 x=-5425 y=-56674 sky130_fd_pr__nfet_01v8
x a_n8131_n35872# divider_top_1.DivideBy2_magic_1.CLK VDD VDD s=34800,1316 d=34800,1316 l=40 w=600 x=-8130 y=-35597 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_0.D1 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.IN1 VDD s=17400,716 d=8700,358 l=40 w=300 x=86739 y=-56345 sky130_fd_pr__pfet_01v8
x D8 a_n13836_38914# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-13809 y=40294 sky130_fd_pr__pfet_01v8
x divider_top_3.Q6 a_n3458_n54111# divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_0.A VSS s=11600,516 d=11600,516 l=40 w=200 x=-2427 y=-54110 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_3.IN_1 VSS s=4933760,8904 l=2000 w=2000 x=357 y=18691 sky130_fd_pr__cap_mim_m3_1
x divider_top_2.Q6 VDD a_n13810_28672# VDD s=5800,258 d=5800,258 l=40 w=200 x=-13809 y=29386 sky130_fd_pr__pfet_01v8
x OUTB VSS divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK VSS s=2900,158 d=2900,158 l=40 w=100 x=-394 y=-56016 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a3 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=-8258 y=69830 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD1 a_n9002_86734# divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=-9001 y=86988 sky130_fd_pr__nfet_01v8
x S2 ANALOG_MUX_MAG_4.TG_ANALOG_MUX_0.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=5705 y=1318 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_0.A divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=2975 y=-55867 sky130_fd_pr__pfet_01v8
x a_n13836_35914# divider_top_2.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.B a_n13810_35856# VDD s=5800,258 d=11600,516 l=40 w=200 x=-13809 y=36012 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a4 VDD s=5800,316 d=2900,158 l=40 w=100 x=50950 y=-59316 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.NOR_MAGIC_0.VOUT a_n11377_53725# a_n10743_52847# VSS s=17400,716 d=8700,358 l=40 w=300 x=-10742 y=53214 sky130_fd_pr__nfet_01v8
x OUT VDD divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-5487 y=-38943 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT VDD divider_top_2.P2 VDD s=5800,258 d=5800,258 l=40 w=200 x=-11577 y=26388 sky130_fd_pr__pfet_01v8
x a_8683_n1707# VDD DN_OUT VDD s=11600,458 d=11600,458 l=60 w=400 x=13559 y=-898 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_5.OUT VCO_0.INV_1_mag_3.IN VDD VDD s=11600,516 d=5800,258 l=100 w=200 x=28917 y=1862 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a3 a_82335_n22698# a_82237_n22086# VDD s=17400,658 d=34800,1316 l=40 w=600 x=82604 y=-22085 sky130_fd_pr__pfet_01v8
x a_n4197_n19041# a_n4957_n18803# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-4024 y=-18802 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a3 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=63736 y=-38550 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_0.inverter_0.OUT ANALOG_MUX_MAG_0.IN_1 ANALOG_MUX_MAG_0.OUT VSS s=5800,258 d=5800,258 l=40 w=200 x=6660 y=-1022 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=-2077 y=-41319 sky130_fd_pr__nfet_01v8
x S5 ANALOG_MUX_MAG_3.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=20110 y=-451 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=38819 y=-55793 sky130_fd_pr__pfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=71500 y=61456 sky130_fd_pr__cap_mim_m3_1
x a_n9457_1489# VDD a_n13363_1489# VDD s=11600,458 d=11600,458 l=60 w=400 x=-8512 y=1575 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.VOUT a_67485_n57397# VDD VDD s=29000,1116 d=29000,1116 l=40 w=500 x=67766 y=-56600 sky130_fd_pr__pfet_01v8
x F_IN divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=-7548 y=61388 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD3 divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=37139 y=-55663 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_3.D1 a_45912_n40637# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=45970 y=-40636 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a1 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=85605 y=-24458 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_1.CLK VDD divider_top_3.DivideBy2_magic_1.TG_MAGIC_1.inverter_0.OUT VDD s=5800,258 d=11600,516 l=40 w=200 x=-9762 y=-53298 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-10259 y=29088 sky130_fd_pr__pfet_01v8
x divider_top_0.Q3 a_6313_n24706# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=7300 y=-25089 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD1 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=57335 y=-25479 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=83955 y=-55677 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_0.inverter_0.OUT divider_top_0.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_0.VOUT divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-3386 y=-20949 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a3 VDD s=5800,316 d=2900,158 l=40 w=100 x=27587 y=-21778 sky130_fd_pr__pfet_01v8
x divider_top_0.CLK VSS divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=-3681 y=-24070 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD1 a_45624_n57269# divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=45878 y=-57268 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a3 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=54982 y=-38616 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_1.CLK divider_top_1.DivideBy2_magic_1.inverter_2.IN divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-13458 y=-36075 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.VOUT VDD a_n8468_81073# VDD s=29000,1116 d=14500,558 l=40 w=500 x=-8467 y=81033 sky130_fd_pr__pfet_01v8
x a_89157_6919# a_88725_6753# a_89325_6919# VSS s=30240,1004 d=30240,1004 l=168 w=0 x=89157 y=6919 sky130_fd_pr__res_xhigh_po_0p35
x a_51327_n1085# a_51799_n1085# VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=52769 y=-276 sky130_fd_pr__pfet_01v8
x divider_top_0.MUX_1_0.a3 a_n17570_n25657# a_n17472_n24745# VDD s=34800,1316 d=17400,658 l=40 w=600 x=-17300 y=-25656 sky130_fd_pr__pfet_01v8
x divider_top_1.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_1.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=16196 y=-43768 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.inverter_2_0.VIN VSS divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a3 VSS s=2900,158 d=5800,316 l=40 w=100 x=82343 y=-41948 sky130_fd_pr__nfet_01v8
x a_7704_n61659# VDD a_6944_n62043# VDD s=11600,516 d=5800,258 l=40 w=200 x=7778 y=-62042 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.inverter_0.OUT divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-8806 y=30438 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD2 divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=82275 y=-55547 sky130_fd_pr__pfet_01v8
x a_752_n35602# VSS a_839_n36000# VSS s=11600,516 d=11600,516 l=40 w=200 x=799 y=-35999 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD3 divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.inverter_2_0.VIN a_35360_n22528# VSS s=8700,358 d=17400,716 l=40 w=300 x=35712 y=-22527 sky130_fd_pr__nfet_01v8
x divider_top_1.Q2 VDD a_3557_n43932# VDD s=5800,258 d=5800,258 l=40 w=200 x=4271 y=-43931 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a1 divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.inverter_2_0.VIN a_63174_n20493# VSS s=8700,358 d=17400,716 l=40 w=300 x=63526 y=-20492 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=63030 y=-25181 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_1.TG_MAGIC_1.inverter_0.OUT divider_top_2.DivideBy2_magic_1.TG_MAGIC_1.IN divider_top_2.DivideBy2_magic_1.TG_MAGIC_1.OUT VDD s=5800,316 d=2900,158 l=40 w=100 x=-4980 y=22466 sky130_fd_pr__pfet_01v8
x divider_top_2.MUX_1_1.AND_1_0.inverter_2_0.VIN VSS divider_top_2.MUX_1_1.a3 VSS s=2900,158 d=5800,316 l=40 w=100 x=-7782 y=20148 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_3.MUX_1_1.IN2 VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-13299 y=-54616 sky130_fd_pr__pfet_01v8
x a_51799_n1085# OUT VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=55613 y=-276 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a3 a_29964_n57505# VSS VSS s=8700,358 d=17400,716 l=40 w=300 x=30022 y=-57504 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.VOUT VSS a_58359_n57463# VSS s=17400,716 d=17400,716 l=40 w=300 x=58319 y=-57462 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a3 a_64410_n42185# a_64508_n42797# VDD s=34800,1316 d=17400,658 l=40 w=600 x=64679 y=-42184 sky130_fd_pr__pfet_01v8
x divider_top_1.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_1.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_1.LD VSS s=2900,158 d=2900,158 l=40 w=100 x=13397 y=-42780 sky130_fd_pr__nfet_01v8
x a_75935_n39269# VSS a_76484_n39269# VSS s=29000,1116 d=14500,558 l=40 w=500 x=76444 y=-39268 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_1.CLK divider_top_1.DivideBy2_magic_1.TG_MAGIC_1.IN divider_top_1.DivideBy2_magic_1.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-9952 y=-35517 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD1 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=-10919 y=90674 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a4 VSS a_45866_n22853# VSS s=17400,716 d=8700,358 l=40 w=300 x=45826 y=-22852 sky130_fd_pr__nfet_01v8
x a_n13363_1489# PRE_SCALAR VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=-12890 y=1575 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD2 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=80964 y=-24298 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.C VDD a_4598_n41718# VDD s=5800,258 d=5800,258 l=40 w=200 x=5728 y=-41691 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD3 divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-10872 y=60603 sky130_fd_pr__pfet_01v8
x a_88021_7085# a_87589_6919# a_88189_7085# VSS s=30240,1004 d=30240,1004 l=168 w=0 x=88021 y=7085 sky130_fd_pr__res_xhigh_po_0p35
x divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a4 VDD s=5800,316 d=2900,158 l=40 w=100 x=59445 y=-41171 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=-3820 y=-37625 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_0.VOUT VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=1161 y=-25078 sky130_fd_pr__pfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=87460 y=27784 sky130_fd_pr__cap_mim_m3_1
x divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_1.VOUT a_1199_n56462# a_890_n56462# VSS s=8700,358 d=17400,716 l=40 w=300 x=1257 y=-56461 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_1.P2 VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=-6128 y=-41319 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-11781 y=81961 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.inverter_0.OUT divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.IN divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.OUT VDD s=2900,158 d=5800,316 l=40 w=100 x=-12958 y=-18511 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a1 divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.inverter_2_0.VIN a_54420_n20559# VSS s=8700,358 d=17400,716 l=40 w=300 x=54772 y=-20558 sky130_fd_pr__nfet_01v8
x divider_top_1.MUX_1_1.IN2 VDD divider_top_1.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=-13369 y=-38134 sky130_fd_pr__pfet_01v8
x VCO_0.INV_1_mag_5.OUT VDD VCO_0.Divide_By_2_magic_0.CLK VDD s=11600,458 d=11600,458 l=100 w=400 x=37148 y=1419 sky130_fd_pr__pfet_01v8
x D19 VSS a_7466_n56362# VSS s=11600,516 d=11600,516 l=40 w=200 x=7426 y=-56361 sky130_fd_pr__nfet_01v8
x a_n11377_53725# divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.3AND_MAGIC_0.VOUT VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-11350 y=53823 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_1.TG_ANALOG_MUX_0.inverter_0.OUT F_IN ANALOG_MUX_MAG_1.OUT VDD s=11600,516 d=5800,258 l=40 w=200 x=-2041 y=762 sky130_fd_pr__pfet_01v8
x D0 a_30580_n26001# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=30638 y=-26000 sky130_fd_pr__nfet_01v8
x VCO_0.Divide_By_2_magic_0.TG_MAGIC_1.OUT VDD VCO_0.Divide_By_2_magic_0.inverter_2.IN VDD s=5800,258 d=11600,516 l=40 w=200 x=42249 y=2735 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_2.D1 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.IN1 VDD s=17400,716 d=8700,358 l=40 w=300 x=41407 y=-56461 sky130_fd_pr__pfet_01v8
x a_4704_n53743# a_3944_n53505# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=4876 y=-53504 sky130_fd_pr__pfet_01v8
x F_IN divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.IN divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-10589 y=30536 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.IN divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT VDD s=2900,158 d=5800,316 l=40 w=100 x=-3683 y=-58407 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a3 a_n12767_88767# VSS VSS s=8700,358 d=17400,716 l=40 w=300 x=-12740 y=88427 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a3 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=37207 y=-41833 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a3 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=76549 y=-42017 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=24831 y=-56285 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_0.OUT VDD a_7683_n899# VDD s=11600,458 d=11600,458 l=60 w=400 x=7859 y=-898 sky130_fd_pr__pfet_01v8
x a_50799_n277# VSS a_51327_n1085# VSS s=11600,458 d=11600,458 l=60 w=400 x=51267 y=-1084 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a4 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=-7549 y=62389 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_0.CLK divider_top_1.DivideBy2_magic_0.TG_MAGIC_1.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-10563 y=-40394 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=82343 y=-41717 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_1.CLK divider_top_2.DivideBy2_magic_1.TG_MAGIC_1.IN divider_top_2.DivideBy2_magic_1.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-5395 y=22662 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a3 VDD s=5800,316 d=2900,158 l=40 w=100 x=81359 y=-21673 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK VDD divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-11577 y=30831 sky130_fd_pr__pfet_01v8
x D0 VDD divider_top_0.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_5.B VDD s=5800,258 d=5800,258 l=40 w=200 x=-6765 y=-20131 sky130_fd_pr__pfet_01v8
x divider_top_1.Q6 a_82389_n37029# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=82447 y=-37028 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=13579 y=-1706 sky130_fd_pr__nfet_01v8
x divider_top_0.DivideBy2_magic_0.CLK divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.CLK VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-9375 y=-24841 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD1 divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a1 VSS VSS s=5800,258 d=5800,258 l=40 w=200 x=45904 y=-55372 sky130_fd_pr__nfet_01v8
x D8 a_n5904_38914# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-5271 y=40294 sky130_fd_pr__pfet_01v8
x a_n11097_n16599# a_n15003_n16599# VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=-10742 y=-16535 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_0.TG_MAGIC_1.inverter_0.OUT divider_top_3.DivideBy2_magic_0.TG_MAGIC_1.OUT divider_top_3.DivideBy2_magic_0.TG_MAGIC_1.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-9347 y=-58140 sky130_fd_pr__pfet_01v8
x divider_top_2.Q6 VDD a_n5272_28672# VDD s=5800,258 d=5800,258 l=40 w=200 x=-5271 y=29386 sky130_fd_pr__pfet_01v8
x OUTB VSS divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK VSS s=2900,158 d=2900,158 l=40 w=100 x=-394 y=-59430 sky130_fd_pr__nfet_01v8
x OUTB VSS divider_top_3.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=15797 y=-60841 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a3 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=-11650 y=96637 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD1 VSS divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a1 VSS s=5800,258 d=11600,516 l=40 w=200 x=-10592 y=77906 sky130_fd_pr__nfet_01v8
x a_8211_n1707# VDD a_8683_n1707# VDD s=11600,458 d=11600,458 l=60 w=400 x=10715 y=-898 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-26819 y=-36464 sky130_fd_pr__nfet_01v8
x VDD VSS a_32652_n28# VSS s=5800,258 d=5800,258 l=100 w=200 x=32868 y=-27 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.VOUT a_57879_n22761# divider_top_0.7b_counter_new_0.mod_dff_magic_4.D1 VSS s=14500,558 d=29000,1116 l=40 w=500 x=57937 y=-22760 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.B a_4598_n37704# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=5630 y=-37633 sky130_fd_pr__pfet_01v8
x a_n5904_35914# divider_top_2.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.B a_n5272_35856# VDD s=5800,258 d=11600,516 l=40 w=200 x=-5271 y=36012 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.IN VDD s=2900,158 d=5800,316 l=40 w=100 x=-7687 y=56230 sky130_fd_pr__pfet_01v8
x D9 VDD a_n6587_11751# VDD s=11600,516 d=5800,258 l=40 w=200 x=-5852 y=10621 sky130_fd_pr__pfet_01v8
x D3 a_5564_n21262# VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=6991 y=-21659 sky130_fd_pr__nfet_01v8
x OUTB divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=82249 y=-56576 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-28639 y=-53075 sky130_fd_pr__nfet_01v8
x divider_top_0.CLK VDD divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK VDD s=5800,258 d=5800,258 l=40 w=200 x=-1795 y=-21034 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-12308 y=-15727 sky130_fd_pr__nfet_01v8
x divider_top_0.DivideBy2_magic_1.CLK divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_0.DivideBy2_magic_1.inverter_2.IN VSS s=2900,158 d=5800,316 l=40 w=100 x=-13666 y=-19484 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK VDD divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=24929 y=-56005 sky130_fd_pr__pfet_01v8
x D16 a_n21039_n54794# a_n21251_n54086# VSS s=8700,358 d=17400,716 l=40 w=300 x=-20573 y=-54793 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD1 divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=75868 y=-40958 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-11018 y=88686 sky130_fd_pr__pfet_01v8
x a_87396_n60884# VSS divider_top_3.Q7 VSS s=17400,716 d=17400,716 l=40 w=300 x=87794 y=-60883 sky130_fd_pr__nfet_01v8
x divider_top_3.3AND_MAGIC_1.A a_n19421_n56022# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-18970 y=-56021 sky130_fd_pr__pfet_01v8
x D9 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=-11982 y=81254 sky130_fd_pr__pfet_01v8
x S2 VDD ANALOG_MUX_MAG_4.TG_ANALOG_MUX_0.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=5607 y=938 sky130_fd_pr__pfet_01v8
x divider_top_3.MUX_1_2.SEL divider_top_3.MUX_1_2.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-17335 y=-56198 sky130_fd_pr__pfet_01v8
x a_n12801_79569# VSS divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.VOUT VSS s=17400,716 d=17400,716 l=40 w=300 x=-12774 y=79569 sky130_fd_pr__nfet_01v8
x VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.CLK VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.inverter_0.OUT VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=44112 y=1417 sky130_fd_pr__pfet_01v8
x OUTB VSS a_63576_n57169# VSS s=8700,358 d=8700,358 l=40 w=300 x=63732 y=-57168 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.inverter_0.OUT divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-9907 y=20060 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.IN VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=25161 y=-37894 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-7560 y=70437 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.inverter_2_0.VIN VSS divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a4 VSS s=5800,316 d=2900,158 l=40 w=100 x=69000 y=-58985 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_3.DivideBy2_magic_0.Q VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=-13299 y=-59163 sky130_fd_pr__nfet_01v8
x divider_top_1.P0 a_n7950_n40532# a_n8104_n40806# VDD s=34800,1316 d=17400,658 l=40 w=600 x=-7891 y=-40531 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.IN1 a_48882_n24077# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=48940 y=-24076 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-8391 y=30830 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_0.CLK divider_top_2.DivideBy2_magic_0.TG_MAGIC_2.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-10930 y=20159 sky130_fd_pr__nfet_01v8
x divider_top_3.DFF_MAG_0.TG_MAGIC_1.OUT VSS divider_top_3.DFF_MAG_0.TG_MAGIC_2.IN VSS s=5800,316 d=2900,158 l=40 w=100 x=14644 y=-60841 sky130_fd_pr__nfet_01v8
x a_8724_1049# UP_OUT VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=11594 y=1857 sky130_fd_pr__pfet_01v8
x a_56457_n60974# VSS divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.VOUT VSS s=17400,716 d=17400,716 l=40 w=300 x=56855 y=-60973 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD2 divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=66885 y=-42004 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.CLK VSS divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.inverter_0.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=-13557 y=-35467 sky130_fd_pr__nfet_01v8
x VCO_0.INV_1_mag_1.IN VDD VCO_0.INV_1_mag_1.OUT VDD s=11600,458 d=11600,458 l=100 w=400 x=37148 y=506 sky130_fd_pr__pfet_01v8
x OUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.IN VSS s=5800,316 d=2900,158 l=40 w=100 x=20327 y=-38224 sky130_fd_pr__nfet_01v8
x S5 VSS ANALOG_MUX_MAG_3.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=20208 y=-451 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD1 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a1 VDD s=11600,516 d=5800,258 l=40 w=200 x=53497 y=-24419 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a1 divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.inverter_2_0.VIN a_37752_n58709# VSS s=8700,358 d=17400,716 l=40 w=300 x=38104 y=-58708 sky130_fd_pr__nfet_01v8
x divider_top_1.Q6 VDD a_n3499_n35632# VDD s=11600,516 d=5800,258 l=40 w=200 x=-2609 y=-35393 sky130_fd_pr__pfet_01v8
x a_n9298_62274# VSS divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.VOUT VSS s=17400,716 d=17400,716 l=40 w=300 x=-9271 y=62274 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_0.VOUT VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=-11316 y=34376 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_0.TG_MAGIC_1.OUT VDD divider_top_2.DivideBy2_magic_0.inverter_2.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=-11310 y=21214 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.inverter_2_0.VIN VSS divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a3 VSS s=2900,158 d=5800,316 l=40 w=100 x=85313 y=-25388 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.inverter_0.OUT divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.IN divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.OUT VDD s=2900,158 d=5800,316 l=40 w=100 x=-4980 y=20354 sky130_fd_pr__pfet_01v8
x divider_top_2.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD divider_top_2.MUX_1_0.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=-12735 y=16060 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK VSS divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.inverter_0.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=-3681 y=-21972 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_0.TG_MAGIC_2.inverter_0.OUT divider_top_3.DivideBy2_magic_0.inverter_2.IN divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-12363 y=-59528 sky130_fd_pr__pfet_01v8
x a_57656_n39352# a_58028_n39352# a_58126_n39352# VSS s=29000,1116 d=29000,1116 l=40 w=500 x=58086 y=-39351 sky130_fd_pr__nfet_01v8
x OUTB VDD divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=29378 y=-55781 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.VOUT a_n9256_91152# VDD VDD s=29000,1116 d=29000,1116 l=40 w=500 x=-8433 y=90924 sky130_fd_pr__pfet_01v8
x divider_top_2.Q6 a_n13810_28672# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-13809 y=29484 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_1.CLK divider_top_1.DivideBy2_magic_1.TG_MAGIC_2.inverter_0.OUT VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-12259 y=-36505 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD3 VSS divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a1 VSS s=5800,258 d=11600,516 l=40 w=200 x=28691 y=-58775 sky130_fd_pr__nfet_01v8
x divider_top_3.Q5 a_n296_n61659# VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=691 y=-61436 sky130_fd_pr__nfet_01v8
x OUT divider_top_1.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=-18260 y=-37158 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.inverter_2_0.VIN VSS divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a3 VSS s=5800,316 d=2900,158 l=40 w=100 x=62940 y=-21959 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.inverter_2_0.VIN VSS divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a3 VSS s=5800,316 d=2900,158 l=40 w=100 x=72783 y=-41986 sky130_fd_pr__nfet_01v8
x VSS divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_0.A a_n13810_28672# VDD s=5800,258 d=11600,516 l=40 w=200 x=-13809 y=28828 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=23429 y=-22606 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.NOR_MAGIC_0.VOUT a_n10743_52847# a_n11377_53725# VSS s=8700,358 d=17400,716 l=40 w=300 x=-10742 y=53312 sky130_fd_pr__nfet_01v8
x S1 ANALOG_MUX_MAG_1.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-3243 y=1837 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.IN1 divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=49736 y=-41204 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_1.CLK VDD divider_top_3.DivideBy2_magic_1.TG_MAGIC_2.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-11850 y=-54616 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_2.P2 VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-11577 y=26486 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_1.inverter_2.IN divider_top_0.DivideBy2_magic_1.TG_MAGIC_1.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-12294 y=-18596 sky130_fd_pr__pfet_01v8
x VSS a_85753_n60598# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=85811 y=-60597 sky130_fd_pr__nfet_01v8
x divider_top_2.MUX_1_0.a3 a_n12126_15743# a_n12152_16322# VDD s=34800,1316 d=17400,658 l=40 w=600 x=-12125 y=16012 sky130_fd_pr__pfet_01v8
x VSS a_n12389_95480# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=-12388 y=95538 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a4 VDD s=5800,316 d=2900,158 l=40 w=100 x=47282 y=-59285 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a3 VDD s=5800,316 d=2900,158 l=40 w=100 x=55489 y=-56496 sky130_fd_pr__pfet_01v8
x divider_top_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT divider_top_0.DFF_MAG_0.TG_MAGIC_3.IN divider_top_0.DFF_MAG_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=14691 y=-27162 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_5.B VSS a_n5544_n54111# VSS s=11600,516 d=11600,516 l=40 w=200 x=-5583 y=-54110 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.NOR_MAGIC_1.VOUT a_19322_n24882# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=19576 y=-24881 sky130_fd_pr__pfet_01v8
x divider_top_0.DFF_MAG_0.TG_MAGIC_3.CLK VSS divider_top_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=11500 y=-26139 sky130_fd_pr__nfet_01v8
x VSS VSS a_n544_n54111# VSS s=11600,516 d=11600,516 l=40 w=200 x=-583 y=-54110 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a1 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=-7548 y=61486 sky130_fd_pr__pfet_01v8
x VCO_0.INV_1_mag_2.IN VDD VCO_0.INV_1_mag_2.OUT VDD s=11600,458 d=11600,458 l=100 w=400 x=31008 y=1440 sky130_fd_pr__pfet_01v8
x divider_top_0.P0 divider_top_0.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=-18958 y=-25567 sky130_fd_pr__pfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=55540 y=83904 sky130_fd_pr__cap_mim_m3_1
x divider_top_0.Q7 a_n6697_n19041# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-5709 y=-18802 sky130_fd_pr__pfet_01v8
x a_52002_1826# OUTB VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=53948 y=1826 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN VDD divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.IN VDD s=5800,258 d=11600,516 l=40 w=200 x=-10259 y=29186 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.IN VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=22772 y=-56285 sky130_fd_pr__nfet_01v8
x divider_top_3.Q2 a_4704_n53743# VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=5691 y=-54110 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=40784 y=-24575 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.VOUT a_n8468_81073# VDD VDD s=14500,558 d=29000,1116 l=40 w=500 x=-8467 y=81131 sky130_fd_pr__pfet_01v8
x a_n13836_36690# VDD a_n13810_35856# VDD s=11600,516 d=5800,258 l=40 w=200 x=-13809 y=36690 sky130_fd_pr__pfet_01v8
x divider_top_0.Q5 a_n1697_n19041# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-709 y=-18802 sky130_fd_pr__pfet_01v8
x a_51799_n4132# VDD ANALOG_MUX_MAG_6.IN_1 VDD s=11600,458 d=11600,458 l=60 w=400 x=54551 y=-3323 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=85313 y=-25157 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a3 a_65211_n60908# VSS VSS s=8700,358 d=17400,716 l=40 w=300 x=65269 y=-60907 sky130_fd_pr__nfet_01v8
x VSS VSS divider_top_2.3AND_MAGIC_0.C VSS s=11600,516 d=5800,258 l=40 w=200 x=-11699 y=12952 sky130_fd_pr__nfet_01v8
x a_n13363_1489# PRE_SCALAR VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=-8898 y=767 sky130_fd_pr__nfet_01v8
x divider_top_0.3AND_MAGIC_0.C a_n22047_n26819# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=-21776 y=-26819 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.inverter_0.OUT divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.IN divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-8806 y=30536 sky130_fd_pr__pfet_01v8
x Tapered_Buffer_mag_3.IN VDD a_50799_n3324# VDD s=23200,916 d=11600,458 l=60 w=400 x=50739 y=-3323 sky130_fd_pr__pfet_01v8
x divider_top_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=15302 y=-26797 sky130_fd_pr__nfet_01v8
x a_73669_n39327# VSS divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.VOUT VSS s=17400,716 d=17400,716 l=40 w=300 x=74067 y=-39326 sky130_fd_pr__nfet_01v8
x a_n26846_n39533# VDD OUT_CORE VDD s=11600,458 d=11600,458 l=60 w=400 x=-26011 y=-34832 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a1 a_n10546_82195# divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=-10545 y=82449 sky130_fd_pr__nfet_01v8
x VCO_0.Divide_By_2_magic_0.CLK VCO_0.Divide_By_2_magic_0.TG_MAGIC_1.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=41216 y=1417 sky130_fd_pr__pfet_01v8
x a_51799_n4132# ANALOG_MUX_MAG_6.IN_1 VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=53273 y=-4131 sky130_fd_pr__nfet_01v8
x a_n11097_n16599# VSS a_n15003_n16599# VSS s=11600,458 d=11600,458 l=60 w=400 x=-8768 y=-15727 sky130_fd_pr__nfet_01v8
x D15 VDD divider_top_1.AND_1_1.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=-19798 y=-36196 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD1 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=71600 y=-24336 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_0.CLK VSS divider_top_1.DivideBy2_magic_0.TG_MAGIC_2.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-12357 y=-41052 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT VDD divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_0.VOUT VDD s=5800,316 d=2900,158 l=40 w=100 x=-7433 y=33984 sky130_fd_pr__pfet_01v8
x a_89157_7583# a_88725_7417# a_89325_7583# VSS s=30240,1004 d=30240,1004 l=168 w=0 x=89157 y=7583 sky130_fd_pr__res_xhigh_po_0p35
x VCO_0.INV_1_mag_2.IN VCO_0.INV_1_mag_2.OUT VDD VDD s=11600,458 d=11600,458 l=100 w=400 x=30534 y=1440 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=51146 y=-59316 sky130_fd_pr__pfet_01v8
x VSS VDD a_1455_n53713# VDD s=11600,516 d=5800,258 l=40 w=200 x=2784 y=-53504 sky130_fd_pr__pfet_01v8
x a_50224_n42928# VDD divider_top_1.Q3 VDD s=34800,1316 d=34800,1316 l=40 w=600 x=50705 y=-42315 sky130_fd_pr__pfet_01v8
x divider_top_2.Q5 a_n6945_105640# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=-6944 y=105698 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_4.D1 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=-11017 y=87783 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_1.TG_MAGIC_1.inverter_0.OUT divider_top_2.DivideBy2_magic_1.TG_MAGIC_1.OUT divider_top_2.DivideBy2_magic_1.TG_MAGIC_1.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-4980 y=22564 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=62940 y=-21728 sky130_fd_pr__pfet_01v8
x divider_top_0.Q6 a_17460_n24848# divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.NOR_MAGIC_1.VOUT VDD s=11600,458 d=23200,916 l=40 w=400 x=17827 y=-24847 sky130_fd_pr__pfet_01v8
x a_n26846_n40477# a_n26846_n39533# VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=-26011 y=-38974 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a4 VDD s=5800,316 d=2900,158 l=40 w=100 x=-11033 y=65559 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD2 VSS divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a1 VSS s=11600,516 d=5800,258 l=40 w=200 x=-10468 y=117847 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD1 divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-10919 y=90772 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=14641 y=-1706 sky130_fd_pr__nfet_01v8
x divider_top_0.AND_1_1.inverter_2_0.VIN divider_top_0.AND_1_1.VOUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-19887 y=-19635 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_1.VOUT a_n202_n21760# a_n511_n21760# VSS s=8700,358 d=17400,716 l=40 w=300 x=-143 y=-21759 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_1.A VDD divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT VDD s=17400,716 d=8700,358 l=40 w=300 x=4482 y=-59777 sky130_fd_pr__pfet_01v8
x D17 VSS a_40421_n60714# VSS s=8700,358 d=8700,358 l=40 w=300 x=40577 y=-60713 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=72783 y=-41755 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD2 VSS divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a1 VSS s=5800,258 d=11600,516 l=40 w=200 x=82463 y=-58670 sky130_fd_pr__nfet_01v8
x a_n9309_70714# VSS divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.VOUT VSS s=17400,716 d=17400,716 l=40 w=300 x=-9282 y=70714 sky130_fd_pr__nfet_01v8
x a_86885_7417# a_86453_7417# a_87053_7251# VSS s=30240,1004 d=30240,1004 l=168 w=0 x=86885 y=7417 sky130_fd_pr__res_xhigh_po_0p35
x ANALOG_MUX_MAG_2.inverter_0.OUT ANALOG_MUX_MAG_2.TG_ANALOG_MUX_1.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-4057 y=-814 sky130_fd_pr__nfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=66180 y=39008 sky130_fd_pr__cap_mim_m3_1
x divider_top_2.7b_counter_new_0.LD3 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=-10872 y=60701 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD1 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a1 VDD s=11600,516 d=5800,258 l=40 w=200 x=44307 y=-21000 sky130_fd_pr__pfet_01v8
x divider_top_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT divider_top_0.LD divider_top_0.DFF_MAG_0.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=12601 y=-25774 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD1 divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a1 VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=49155 y=-41075 sky130_fd_pr__pfet_01v8
x F_IN divider_top_2.DFF_MAG_0.TG_MAGIC_3.CLK VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-12608 y=44029 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a3 a_72963_n26189# VSS VSS s=8700,358 d=17400,716 l=40 w=300 x=73021 y=-26188 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD1 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a1 VDD s=11600,516 d=5800,258 l=40 w=200 x=-7435 y=86818 sky130_fd_pr__pfet_01v8
x a_64508_n42797# VSS divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.VOUT VSS s=17400,716 d=17400,716 l=40 w=300 x=64906 y=-42796 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.IN divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=23828 y=-55920 sky130_fd_pr__pfet_01v8
x divider_top_3.MUX_1_2.a4 VDD a_n16169_n55359# VDD s=34800,1316 d=17400,658 l=40 w=600 x=-16208 y=-55358 sky130_fd_pr__pfet_01v8
x D1 a_5554_n19011# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=6981 y=-18802 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a1 a_45912_n40637# divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=46166 y=-40636 sky130_fd_pr__nfet_01v8
x F_IN divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-10589 y=30634 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_5.TG_ANALOG_MUX_0.inverter_0.OUT ANALOG_MUX_MAG_5.OUT VCTRL_IN VDD s=5800,258 d=11600,516 l=40 w=200 x=22022 y=2103 sky130_fd_pr__pfet_01v8
x divider_top_0.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_0.MUX_1_1.a4 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-12263 y=-22473 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a1 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=46877 y=-55831 sky130_fd_pr__pfet_01v8
x divider_top_0.MUX_1_0.VOUT divider_top_0.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=-17959 y=-21467 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_3.IN_1 VSS s=4933760,8904 l=2000 w=2000 x=357 y=16079 sky130_fd_pr__cap_mim_m3_1
x divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=55883 y=-37687 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a3 a_60125_n61005# VSS VSS s=8700,358 d=17400,716 l=40 w=300 x=60183 y=-61004 sky130_fd_pr__nfet_01v8
x OUTB divider_top_3.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=14199 y=-61879 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a3 a_73669_n39327# VSS VSS s=8700,358 d=17400,716 l=40 w=300 x=73727 y=-39326 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_0.CLK VSS divider_top_3.DivideBy2_magic_0.TG_MAGIC_2.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-11850 y=-59163 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_1.inverter_2.IN VSS divider_top_1.DivideBy2_magic_1.TG_MAGIC_1.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-11498 y=-35467 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.NAND_MAGIC_0.OUT divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=-8660 y=53650 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_1.CLK divider_top_2.DivideBy2_magic_1.TG_MAGIC_1.OUT divider_top_2.DivideBy2_magic_1.TG_MAGIC_1.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-5395 y=22760 sky130_fd_pr__nfet_01v8
x D14 VDD a_n21832_n41600# VDD s=34800,1316 d=17400,658 l=40 w=600 x=-21871 y=-41599 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-5574 y=-24120 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a4 VDD s=5800,316 d=2900,158 l=40 w=100 x=-10952 y=97146 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK VDD divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-5181 y=-21034 sky130_fd_pr__pfet_01v8
x divider_top_2.Q6 a_n5272_28672# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-5271 y=29484 sky130_fd_pr__pfet_01v8
x D19 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=54872 y=-60150 sky130_fd_pr__pfet_01v8
x a_78032_n60922# VSS divider_top_3.Q6 VSS s=17400,716 d=17400,716 l=40 w=300 x=78430 y=-60921 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-2823 y=-57054 sky130_fd_pr__pfet_01v8
x a_73669_n39327# VDD divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.VOUT VDD s=34800,1316 d=34800,1316 l=40 w=600 x=74150 y=-38714 sky130_fd_pr__pfet_01v8
x D13 a_6252_n35602# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=7679 y=-35393 sky130_fd_pr__pfet_01v8
x D5 a_n2446_n26987# VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=-1018 y=-26734 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=36823 y=-38380 sky130_fd_pr__pfet_01v8
x divider_top_2.3AND_MAGIC_0.B a_n13922_10406# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-13895 y=11438 sky130_fd_pr__pfet_01v8
x divider_top_0.AND_1_1.inverter_2_0.VIN VDD divider_top_0.AND_1_1.VOUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-19887 y=-19404 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=46085 y=-21130 sky130_fd_pr__pfet_01v8
x a_n26846_n39533# OUT_CORE VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=-26011 y=-35658 sky130_fd_pr__pfet_01v8
x VSS divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_0.A a_n5272_28672# VDD s=5800,258 d=11600,516 l=40 w=200 x=-5271 y=28828 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.IN divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=-4974 y=-40711 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a1 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=-7443 y=115258 sky130_fd_pr__pfet_01v8
x a_n28666_n57678# OUT_USB VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=-27831 y=-55219 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.inverter_2_0.VIN VSS divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a4 VSS s=2900,158 d=5800,316 l=40 w=100 x=28880 y=-20849 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.inverter_2_0.VIN VSS divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a4 VSS s=5800,316 d=2900,158 l=40 w=100 x=73084 y=-24235 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=-11018 y=88784 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-4686 y=-58492 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-28639 y=-53901 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=28774 y=-24533 sky130_fd_pr__pfet_01v8
x OUTB divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=24536 y=-56893 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.inverter_0.OUT divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-11851 y=-53213 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_1.D1 VSS divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.IN1 VSS s=17400,716 d=17400,716 l=40 w=300 x=31664 y=-22744 sky130_fd_pr__nfet_01v8
x OUT VSS divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=23222 y=-38832 sky130_fd_pr__nfet_01v8
x D9 divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=-11982 y=81352 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT VDD divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN VDD s=11600,516 d=5800,258 l=40 w=200 x=-9090 y=54684 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a4 VDD a_32125_n25675# VDD s=34800,1316 d=17400,658 l=40 w=600 x=32085 y=-25674 sky130_fd_pr__pfet_01v8
x OUTB divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.IN divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=-3683 y=-56624 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a3 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=49444 y=-42134 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD3 divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=27094 y=-24403 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=-7560 y=70535 sky130_fd_pr__pfet_01v8
x a_n7439_1488# a_n9457_1489# VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=-6848 y=1575 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=25027 y=-56285 sky130_fd_pr__nfet_01v8
x a_8683_n1707# VDD DN_OUT VDD s=11600,458 d=11600,458 l=60 w=400 x=14739 y=-898 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.inverter_2_0.VIN VSS divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a4 VSS s=5800,316 d=2900,158 l=40 w=100 x=-7213 y=115769 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_2.MUX_1_1.IN2 VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=-6383 y=18220 sky130_fd_pr__pfet_01v8
x divider_top_0.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD divider_top_0.MUX_1_1.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=-12263 y=-22242 sky130_fd_pr__pfet_01v8
x OUTB divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.IN divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=21520 y=-56335 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_0.CLK VSS divider_top_2.DivideBy2_magic_0.TG_MAGIC_2.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-10930 y=20257 sky130_fd_pr__nfet_01v8
x a_45858_n26306# VSS divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.VOUT VSS s=17400,716 d=17400,716 l=40 w=300 x=46256 y=-26305 sky130_fd_pr__nfet_01v8
x PFD_0.PFD_UP_1/PFD_INV_0.OUT PFD_0.PFD_UP_0/PFD_INV_2.IN VSS VSS s=6960,356 d=3480,178 l=60 w=120 x=1875 y=740 sky130_fd_pr__nfet_01v8
x a_n5904_36690# VDD a_n5272_35856# VDD s=11600,516 d=5800,258 l=40 w=200 x=-5271 y=36690 sky130_fd_pr__pfet_01v8
x F_IN divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-10259 y=29729 sky130_fd_pr__pfet_01v8
x D7 VSS divider_top_2.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_5.B VSS s=5800,316 d=2900,158 l=40 w=100 x=-6220 y=26351 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK VDD divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-4483 y=-37625 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a4 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=38909 y=-59246 sky130_fd_pr__pfet_01v8
x D18 VSS a_n21349_n54793# VSS s=8700,358 d=17400,716 l=40 w=300 x=-21192 y=-54792 sky130_fd_pr__nfet_01v8
x divider_top_1.MUX_1_0.AND_1_1.inverter_2_0.VIN VSS divider_top_1.MUX_1_0.a4 VSS s=5800,316 d=2900,158 l=40 w=100 x=-16652 y=-43088 sky130_fd_pr__nfet_01v8
x divider_top_0.DivideBy2_magic_1.CLK divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.CLK VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-9571 y=-19534 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD2 divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-10767 y=114179 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_0.TG_MAGIC_1.OUT divider_top_2.DivideBy2_magic_0.inverter_2.IN VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-11310 y=21312 sky130_fd_pr__pfet_01v8
x S1 F_IN ANALOG_MUX_MAG_1.OUT VSS s=5800,258 d=5800,258 l=40 w=200 x=-1453 y=1108 sky130_fd_pr__nfet_01v8
x a_54_n26987# divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_1.A a_43_n27341# VDD s=5800,258 d=11600,516 l=40 w=200 x=199 y=-27340 sky130_fd_pr__pfet_01v8
x a_7724_1857# a_8252_1049# VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=8310 y=1049 sky130_fd_pr__nfet_01v8
x a_52002_1826# VSS OUTB VSS s=11600,458 d=11600,458 l=60 w=400 x=54066 y=1826 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD3 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=37229 y=-59116 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD1 divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=76741 y=-60098 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.CLK divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.IN divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-12456 y=-40444 sky130_fd_pr__nfet_01v8
x divider_top_1.AND_1_0.inverter_2_0.VIN divider_top_1.AND_1_0.VOUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-21131 y=-38135 sky130_fd_pr__nfet_01v8
x a_n17472_n19745# VDD divider_top_0.OUT1 VDD s=34800,1316 d=34800,1316 l=40 w=600 x=-16990 y=-20656 sky130_fd_pr__pfet_01v8
x divider_top_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_0.DFF_MAG_0.TG_MAGIC_1.IN VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=13243 y=-26797 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a1 divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=87104 y=-59160 sky130_fd_pr__pfet_01v8
x a_51327_n1085# a_51799_n1085# VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=53949 y=-276 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.NAND_MAGIC_0.OUT divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=20533 y=-22191 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD3 divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a1 VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=32555 y=-59136 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=29086 y=-56480 sky130_fd_pr__pfet_01v8
x divider_top_1.Q6 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=82447 y=-37565 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a4 VDD s=5800,316 d=2900,158 l=40 w=100 x=-10966 y=109967 sky130_fd_pr__pfet_01v8
x OUT VDD divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=54177 y=-38586 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=75753 y=-25195 sky130_fd_pr__pfet_01v8
x divider_top_3.Q4 VDD a_1760_n62043# VDD s=5800,258 d=5800,258 l=40 w=200 x=2474 y=-62042 sky130_fd_pr__pfet_01v8
x divider_top_3.AND_1_1.VOUT a_n19421_n56022# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-19166 y=-56021 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_5.D1 VSS a_63864_n40537# VSS s=8700,358 d=8700,358 l=40 w=300 x=64020 y=-40536 sky130_fd_pr__nfet_01v8
x OUT VSS divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=-2591 y=-40661 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.inverter_2_0.VIN VSS divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a3 VSS s=5800,316 d=2900,158 l=40 w=100 x=81449 y=-25357 sky130_fd_pr__nfet_01v8
x divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.CLK VSS divider_top_0.DivideBy2_magic_1.TG_MAGIC_0.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-10355 y=-19534 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_1.CLK divider_top_3.DivideBy2_magic_1.TG_MAGIC_1.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-10056 y=-53298 sky130_fd_pr__pfet_01v8
x a_n9256_90701# a_n9256_91152# a_n9230_90741# VSS s=29000,1116 d=29000,1116 l=40 w=500 x=-9229 y=90701 sky130_fd_pr__nfet_01v8
x divider_top_3.Q4 divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=64731 y=-55731 sky130_fd_pr__pfet_01v8
x a_3303_n26957# VDD a_2543_n27341# VDD s=11600,516 d=5800,258 l=40 w=200 x=3377 y=-27340 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.inverter_2_0.VIN VSS divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a4 VSS s=2900,158 d=5800,316 l=40 w=100 x=82652 y=-20744 sky130_fd_pr__nfet_01v8
x divider_top_0.CLK divider_top_0.DFF_MAG_0.TG_MAGIC_1.IN divider_top_0.DFF_MAG_0.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=11991 y=-26747 sky130_fd_pr__nfet_01v8
x divider_top_0.MUX_1_2.SEL VSS divider_top_0.MUX_1_2.a1 VSS s=5800,258 d=11600,516 l=40 w=200 x=-18736 y=-21826 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_0.CLK divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.CLK VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-8170 y=-59543 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD3 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=39972 y=-42065 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_0.VOUT VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=1761 y=-37786 sky130_fd_pr__nfet_01v8
x divider_top_2.MUX_1_0.a3 a_n12152_16322# a_n12126_15743# VDD s=17400,658 d=34800,1316 l=40 w=600 x=-12125 y=16110 sky130_fd_pr__pfet_01v8
x PFD_0.PFD_UP_0/PFD_INV_0.OUT VSS PFD_0.PFD_UP_1/PFD_INV_2.IN VSS s=3480,178 d=6960,356 l=60 w=120 x=2229 y=2002 sky130_fd_pr__nfet_01v8
x divider_top_1.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD divider_top_1.MUX_1_1.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=-11565 y=-38833 sky130_fd_pr__pfet_01v8
x VSS VSS a_n12389_95480# VSS s=8700,358 d=8700,358 l=40 w=300 x=-12388 y=95636 sky130_fd_pr__nfet_01v8
x a_91429_7749# a_90997_7749# a_91597_7583# VSS s=30240,1004 d=30240,1004 l=168 w=0 x=91429 y=7749 sky130_fd_pr__res_xhigh_po_0p35
x divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.CLK VDD divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-13361 y=-40114 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-28639 y=-54727 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a1 a_48882_n24077# divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=49136 y=-24076 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a3 a_45858_n26306# VSS VSS s=8700,358 d=17400,716 l=40 w=300 x=45916 y=-26305 sky130_fd_pr__nfet_01v8
x a_n22907_n27453# divider_top_0.MUX_1_0.SEL VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-22808 y=-27426 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD3 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a1 VDD s=11600,516 d=5800,258 l=40 w=200 x=27702 y=-37541 sky130_fd_pr__pfet_01v8
x a_n26846_n39533# VDD OUT_CORE VDD s=11600,458 d=11600,458 l=60 w=400 x=-26011 y=-36012 sky130_fd_pr__pfet_01v8
x S2 ANALOG_MUX_MAG_4.OUT UP_INPUT VSS s=5800,258 d=11600,516 l=40 w=200 x=6743 y=1284 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD3 VSS divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a1 VSS s=11600,516 d=5800,258 l=40 w=200 x=36943 y=-55333 sky130_fd_pr__nfet_01v8
x divider_top_0.Q1 a_5859_n27341# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=6671 y=-27340 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a1 divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=-7548 y=61584 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-5279 y=-21314 sky130_fd_pr__nfet_01v8
x divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.CLK VDD divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.inverter_0.OUT VDD s=11600,516 d=5800,258 l=40 w=200 x=-14255 y=-23523 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD1 divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=72378 y=-38503 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD2 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a1 VDD s=11600,516 d=5800,258 l=40 w=200 x=85837 y=-59031 sky130_fd_pr__pfet_01v8
x D0 divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=27068 y=-25432 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.IN1 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=41478 y=-59276 sky130_fd_pr__pfet_01v8
x divider_top_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_0.LD VSS s=2900,158 d=2900,158 l=40 w=100 x=12307 y=-26189 sky130_fd_pr__nfet_01v8
x D16 VDD divider_top_3.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=-12470 y=-56245 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_2.TG_ANALOG_MUX_0.inverter_0.OUT VSS ANALOG_MUX_MAG_2.OUT VDD s=11600,516 d=5800,258 l=40 w=200 x=-3509 y=-1609 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.inverter_2_0.VIN VSS divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a3 VSS s=2900,158 d=5800,316 l=40 w=100 x=46585 y=-56761 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a3 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=49738 y=-41903 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT VDD divider_top_3.P2 VDD s=5800,258 d=5800,258 l=40 w=200 x=-5523 y=-59810 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.inverter_0.OUT divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-8806 y=30634 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=32043 y=-41853 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_3.inverter_0.OUT VDD ANALOG_MUX_MAG_3.TG_ANALOG_MUX_1.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=21058 y=-171 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.B VDD a_3900_n21113# VDD s=5800,258 d=5800,258 l=40 w=200 x=4834 y=-21042 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_0.CLK divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_3.DivideBy2_magic_0.inverter_2.IN VSS s=5800,316 d=2900,158 l=40 w=100 x=-12853 y=-59113 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD2 divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a1 VSS VSS s=5800,258 d=5800,258 l=40 w=200 x=63145 y=-40614 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a1 divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.inverter_2_0.VIN a_n10546_82195# VSS s=8700,358 d=17400,716 l=40 w=300 x=-10545 y=82547 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD2 divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=82437 y=-60029 sky130_fd_pr__pfet_01v8
x D18 a_4260_n62043# divider_top_3.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.B VDD s=11600,516 d=5800,258 l=40 w=200 x=4318 y=-62042 sky130_fd_pr__pfet_01v8
x a_50799_n277# a_51327_n1085# VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=51385 y=-1084 sky130_fd_pr__nfet_01v8
x divider_top_0.Q3 a_6313_n21292# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=7300 y=-21053 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.inverter_2_0.VIN VSS divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a3 VSS s=2900,158 d=5800,316 l=40 w=100 x=63136 y=-21959 sky130_fd_pr__nfet_01v8
x VCO_0.Divide_By_2_magic_0.CLK VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.CLK VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=39526 y=2735 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a3 a_55064_n22819# VSS VSS s=8700,358 d=17400,716 l=40 w=300 x=55122 y=-22818 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=31639 y=-25262 sky130_fd_pr__pfet_01v8
x divider_top_2.Q5 VSS a_n6945_105640# VSS s=8700,358 d=8700,358 l=40 w=300 x=-6944 y=105796 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_1.TG_MAGIC_1.inverter_0.OUT divider_top_2.DivideBy2_magic_1.TG_MAGIC_1.IN divider_top_2.DivideBy2_magic_1.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-4980 y=22662 sky130_fd_pr__pfet_01v8
x OUTB divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-100 y=-59810 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_4.D1 divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=-11017 y=87881 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-11033 y=65657 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD2 divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a1 VSS VSS s=5800,258 d=5800,258 l=40 w=200 x=-10468 y=117945 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a3 a_n12063_97025# a_n12701_97521# VDD s=34800,1316 d=17400,658 l=40 w=600 x=-12062 y=97294 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD1 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=-10919 y=90870 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=13697 y=-1706 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=81449 y=-25126 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD2 a_85753_n60598# divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=86007 y=-60597 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_1.CLK divider_top_2.DivideBy2_magic_1.TG_MAGIC_2.inverter_0.OUT VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=-6003 y=19963 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a4 a_82237_n22086# VDD VDD s=17400,658 d=34800,1316 l=40 w=600 x=82295 y=-22085 sky130_fd_pr__pfet_01v8
x OUT VSS divider_top_1.DFF_MAG_0.TG_MAGIC_3.CLK VSS s=2900,158 d=2900,158 l=40 w=100 x=11512 y=-42730 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=-4126 y=-21314 sky130_fd_pr__nfet_01v8
x a_46556_n42897# VDD divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.VOUT VDD s=34800,1316 d=34800,1316 l=40 w=600 x=47037 y=-42284 sky130_fd_pr__pfet_01v8
x divider_top_0.CLK VSS a_71328_n22450# VSS s=8700,358 d=8700,358 l=40 w=300 x=71484 y=-22449 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=29480 y=-37671 sky130_fd_pr__pfet_01v8
x F_IN VSS divider_top_2.DFF_MAG_0.TG_MAGIC_3.CLK VSS s=2900,158 d=2900,158 l=40 w=100 x=-12608 y=44127 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT VDD divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_0.VOUT VDD s=2900,158 d=2900,158 l=40 w=100 x=1761 y=-37555 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD1 divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-7435 y=86916 sky130_fd_pr__pfet_01v8
x VSS a_n12372_104633# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=-12371 y=104691 sky130_fd_pr__nfet_01v8
x divider_top_0.3AND_MAGIC_0.A a_n22907_n27453# a_n22356_n26819# VSS s=17400,716 d=8700,358 l=40 w=300 x=-22395 y=-26818 sky130_fd_pr__nfet_01v8
x VSS divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=85909 y=-60060 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT divider_top_0.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_0.VOUT divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-3386 y=-25093 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=-11577 y=28794 sky130_fd_pr__pfet_01v8
x a_86885_8081# a_86453_8081# a_87053_7915# VSS s=30240,1004 d=30240,1004 l=168 w=0 x=86885 y=8081 sky130_fd_pr__res_xhigh_po_0p35
x divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a4 VSS a_38396_n60969# VSS s=17400,716 d=8700,358 l=40 w=300 x=38356 y=-60968 sky130_fd_pr__nfet_01v8
x a_n7428_n53983# divider_top_3.DivideBy2_magic_1.CLK VDD VDD s=34800,1316 d=34800,1316 l=40 w=600 x=-7427 y=-53708 sky130_fd_pr__pfet_01v8
x F_IN divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.IN divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-10589 y=30732 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN divider_top_3.LD VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=22640 y=-59196 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a4 a_60027_n60393# VDD VDD s=17400,658 d=34800,1316 l=40 w=600 x=60085 y=-60392 sky130_fd_pr__pfet_01v8
x VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.CLK VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.IN VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=42913 y=1847 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a3 a_33624_n60989# VSS VSS s=8700,358 d=17400,716 l=40 w=300 x=33682 y=-60988 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD3 divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.inverter_2_0.VIN a_39020_n26012# VSS s=8700,358 d=17400,716 l=40 w=300 x=39372 y=-26011 sky130_fd_pr__nfet_01v8
x divider_top_1.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD divider_top_1.MUX_1_2.a3 VDD s=5800,316 d=2900,158 l=40 w=100 x=-17749 y=-37159 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_0.DivideBy2_magic_0.Q VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-14896 y=-24841 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_1.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_0.VOUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-2786 y=-41684 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.inverter_0.OUT divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-5388 y=-37540 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.IN1 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=66892 y=-24513 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=46585 y=-56530 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD1 VSS divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a1 VSS s=5800,258 d=11600,516 l=40 w=200 x=55200 y=-55338 sky130_fd_pr__nfet_01v8
x divider_top_0.CLK divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=18844 y=-22621 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD1 a_75686_n42525# divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=75940 y=-42524 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a1 divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=74072 y=-59167 sky130_fd_pr__pfet_01v8
x divider_top_3.DFF_MAG_0.TG_MAGIC_3.CLK VDD divider_top_3.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=16801 y=-61879 sky130_fd_pr__pfet_01v8
x divider_top_1.AND_1_1.inverter_2_0.VIN divider_top_1.AND_1_1.VOUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-19189 y=-36226 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.inverter_2_0.VIN VSS divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a4 VSS s=5800,316 d=2900,158 l=40 w=100 x=-10818 y=92158 sky130_fd_pr__nfet_01v8
x a_8724_1049# UP_OUT VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=12774 y=1857 sky130_fd_pr__pfet_01v8
x divider_top_0.CLK VSS divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=20632 y=-21583 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.inverter_2_0.VIN VSS divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a4 VSS s=2900,158 d=5800,316 l=40 w=100 x=56782 y=-55567 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-10952 y=97244 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=63136 y=-21728 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=56676 y=-59251 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-11002 y=61989 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=-3428 y=-37905 sky130_fd_pr__nfet_01v8
x divider_top_1.Q7 a_18158_n41439# VDD VDD s=11600,458 d=23200,916 l=40 w=400 x=18216 y=-41438 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD3 divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.inverter_2_0.VIN a_27610_n42561# VSS s=8700,358 d=17400,716 l=40 w=300 x=27962 y=-42560 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=28383 y=-38369 sky130_fd_pr__pfet_01v8
x VCO_0.INV_1_mag_3.IN VDD VCO_0.INV_1_mag_3.OUT VDD s=23200,916 d=11600,458 l=100 w=400 x=30376 y=440 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_1.CLK divider_top_0.DivideBy2_magic_1.TG_MAGIC_1.IN divider_top_0.DivideBy2_magic_1.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-10454 y=-18926 sky130_fd_pr__nfet_01v8
x divider_top_2.3AND_MAGIC_0.C VDD a_n13922_10406# VDD s=5800,258 d=5800,258 l=40 w=200 x=-13895 y=11536 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a3 a_36995_n26267# a_36897_n25655# VDD s=17400,658 d=34800,1316 l=40 w=600 x=37264 y=-25654 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a1 divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=-7443 y=115356 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.inverter_2_0.VIN VSS divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a3 VSS s=5800,316 d=2900,158 l=40 w=100 x=82155 y=-38495 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_0.VOUT VDD a_n1062_n25118# VDD s=11600,516 d=5800,258 l=40 w=200 x=-323 y=-25091 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_1.D1 divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=29468 y=-59234 sky130_fd_pr__pfet_01v8
x divider_top_1.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT divider_top_1.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_1.DFF_MAG_0.TG_MAGIC_2.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=16097 y=-42365 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT VDD divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN VDD s=11600,516 d=5800,258 l=40 w=200 x=22069 y=-39212 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a4 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=-11018 y=88882 sky130_fd_pr__pfet_01v8
x a_51327_n1085# VDD a_51799_n1085# VDD s=11600,458 d=11600,458 l=60 w=400 x=54067 y=-276 sky130_fd_pr__pfet_01v8
x divider_top_0.Q6 VDD a_n4197_n26957# VDD s=11600,516 d=5800,258 l=40 w=200 x=-3307 y=-27340 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD1 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=-11982 y=81450 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN VDD divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=25570 y=-56005 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-9090 y=54782 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.inverter_0.OUT divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.IN divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT VDD s=2900,158 d=5800,316 l=40 w=100 x=-3683 y=-57039 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-7560 y=70633 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD1 VSS divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a1 VSS s=11600,516 d=5800,258 l=40 w=200 x=71510 y=-20553 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.inverter_2_0.VIN VSS divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a4 VSS s=2900,158 d=5800,316 l=40 w=100 x=84045 y=-58899 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.CLK VSS divider_top_3.DivideBy2_magic_1.TG_MAGIC_0.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-9150 y=-54236 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a3 a_46564_n39444# VSS VSS s=8700,358 d=17400,716 l=40 w=300 x=46622 y=-39443 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=56079 y=-37687 sky130_fd_pr__pfet_01v8
x a_n9079_n16599# VDD a_n11097_n16599# VDD s=11600,458 d=11600,458 l=60 w=400 x=-8842 y=-16535 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a4 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-7213 y=115867 sky130_fd_pr__nfet_01v8
x divider_top_2.DFF_MAG_0.TG_MAGIC_3.OUT VSS divider_top_2.P0 VSS s=2900,158 d=5800,316 l=40 w=100 x=-12608 y=49648 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=54480 y=-21794 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_0.CLK divider_top_2.DivideBy2_magic_0.TG_MAGIC_2.inverter_0.OUT VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=-10930 y=20355 sky130_fd_pr__nfet_01v8
x divider_top_0.DivideBy2_magic_0.inverter_2.IN VDD divider_top_0.DivideBy2_magic_0.TG_MAGIC_1.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=-12196 y=-23523 sky130_fd_pr__pfet_01v8
x divider_top_0.CLK VSS divider_top_0.DFF_MAG_0.TG_MAGIC_3.CLK VSS s=2900,158 d=5800,316 l=40 w=100 x=11010 y=-26139 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD3 VSS divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a1 VSS s=11600,516 d=5800,258 l=40 w=200 x=-7100 y=68855 sky130_fd_pr__nfet_01v8
x F_IN VDD divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-10259 y=29827 sky130_fd_pr__pfet_01v8
x a_48132_n22795# VDD divider_top_0.7b_counter_new_0.mod_dff_magic_3.D1 VDD s=29000,1116 d=29000,1116 l=40 w=500 x=48641 y=-21998 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD2 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=-10767 y=114277 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_3.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_0.VOUT divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-2181 y=-59380 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD1 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=55068 y=-60150 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a4 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=78545 y=-59199 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-3019 y=-57054 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD2 divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a1 VSS VSS s=5800,258 d=5800,258 l=40 w=200 x=66115 y=-24054 sky130_fd_pr__nfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=76820 y=39008 sky130_fd_pr__cap_mim_m3_1
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-12084 y=767 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=37019 y=-38380 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a4 VDD a_47169_n56943# VDD s=34800,1316 d=17400,658 l=40 w=600 x=47129 y=-56942 sky130_fd_pr__pfet_01v8
x a_88021_8745# a_87589_8579# a_88189_8745# VSS s=30240,1004 d=30240,1004 l=168 w=0 x=88021 y=8745 sky130_fd_pr__res_xhigh_po_0p35
x divider_top_0.MUX_1_1.IN2 VSS divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.IN VSS s=5800,316 d=2900,158 l=40 w=100 x=-15092 y=-18876 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a4 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=67697 y=-24283 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_0.inverter_0.OUT divider_top_3.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_0.VOUT divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-1789 y=-55651 sky130_fd_pr__pfet_01v8
x divider_top_0.CLK VDD divider_top_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=12700 y=-27177 sky130_fd_pr__pfet_01v8
x Tapered_Buffer_mag_3.IN a_50799_n3324# VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=50857 y=-3323 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a3 a_65113_n60296# a_65211_n60908# VDD s=34800,1316 d=17400,658 l=40 w=600 x=65382 y=-60295 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=64825 y=-41074 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.inverter_0.OUT divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-12047 y=-53213 sky130_fd_pr__pfet_01v8
x a_51799_n4132# VSS ANALOG_MUX_MAG_6.IN_1 VSS s=11600,458 d=11600,458 l=60 w=400 x=53391 y=-4131 sky130_fd_pr__nfet_01v8
x divider_top_0.DivideBy2_magic_0.TG_MAGIC_1.inverter_0.OUT divider_top_0.DivideBy2_magic_0.TG_MAGIC_1.IN divider_top_0.DivideBy2_magic_0.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-10650 y=-23438 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=82155 y=-38264 sky130_fd_pr__pfet_01v8
x VSS divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=72877 y=-60067 sky130_fd_pr__pfet_01v8
x a_n8104_n40806# divider_top_1.DivideBy2_magic_0.CLK VSS VSS s=17400,716 d=17400,716 l=40 w=300 x=-8020 y=-41143 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK VSS divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=21225 y=-56943 sky130_fd_pr__nfet_01v8
x divider_top_1.P3 divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-6226 y=-38943 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a4 a_45760_n25694# VDD VDD s=17400,658 d=34800,1316 l=40 w=600 x=45818 y=-25693 sky130_fd_pr__pfet_01v8
x D0 a_n7446_n26987# VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=-6018 y=-26734 sky130_fd_pr__nfet_01v8
x divider_top_3.Q5 VDD a_n296_n53743# VDD s=11600,516 d=5800,258 l=40 w=200 x=593 y=-53504 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD2 a_n12389_95480# divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=-12388 y=95734 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a1 divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=59130 y=-41170 sky130_fd_pr__pfet_01v8
x D7 divider_top_2.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=-8012 y=19539 sky130_fd_pr__pfet_01v8
x divider_top_0.CLK divider_top_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=12798 y=-26797 sky130_fd_pr__nfet_01v8
x D16 VDD a_n6045_n61689# VDD s=11600,516 d=5800,258 l=40 w=200 x=-4715 y=-62042 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a3 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=77252 y=-60128 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_5.OUT VCO_0.INV_1_mag_5.IN VDD VDD s=11600,516 d=5800,258 l=100 w=200 x=33010 y=1850 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a1 a_37760_n55256# divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=38014 y=-55255 sky130_fd_pr__nfet_01v8
x a_n12701_97521# VSS divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.VOUT VSS s=17400,716 d=17400,716 l=40 w=300 x=-12674 y=97521 sky130_fd_pr__nfet_01v8
x a_5554_n19011# VSS a_5641_n19409# VSS s=11600,516 d=11600,516 l=40 w=200 x=5601 y=-19408 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD2 divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a1 VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=63439 y=-40944 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-4420 y=-24070 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=45882 y=-38419 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.inverter_2_0.VIN VSS divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a3 VSS s=2900,158 d=5800,316 l=40 w=100 x=29274 y=-60164 sky130_fd_pr__nfet_01v8
x divider_top_3.Q6 a_83092_n55140# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=83150 y=-55139 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.inverter_0.OUT divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.IN divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-8806 y=30732 sky130_fd_pr__pfet_01v8
x divider_top_3.DFF_MAG_0.TG_MAGIC_2.IN VDD divider_top_3.DFF_MAG_0.TG_MAGIC_1.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=14742 y=-61879 sky130_fd_pr__pfet_01v8
x a_n13363_1489# VDD PRE_SCALAR VDD s=11600,458 d=11600,458 l=60 w=400 x=-10412 y=1575 sky130_fd_pr__pfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=50220 y=10948 sky130_fd_pr__cap_mim_m3_1
x divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a3 a_83736_n57400# VSS VSS s=8700,358 d=17400,716 l=40 w=300 x=83794 y=-57399 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_1.CLK divider_top_2.DivideBy2_magic_1.TG_MAGIC_1.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-5345 y=22051 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN VSS divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.IN VSS s=5800,316 d=2900,158 l=40 w=100 x=-3820 y=-40661 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.IN divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=-5084 y=-24120 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a1 a_n6945_105640# divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=-6944 y=105894 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_1.TG_MAGIC_1.inverter_0.OUT divider_top_2.DivideBy2_magic_1.TG_MAGIC_1.OUT divider_top_2.DivideBy2_magic_1.TG_MAGIC_1.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-4980 y=22760 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD1 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a1 VDD s=11600,516 d=5800,258 l=40 w=200 x=57863 y=-41041 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a3 a_n12701_97521# a_n12063_97025# VDD s=17400,658 d=34800,1316 l=40 w=600 x=-12062 y=97392 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=-11033 y=65755 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.C a_4760_n24493# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=5030 y=-24493 sky130_fd_pr__nfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=66180 y=67068 sky130_fd_pr__cap_mim_m3_1
x divider_top_0.CLK divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=22426 y=-22241 sky130_fd_pr__nfet_01v8
x divider_top_0.Q1 a_6303_n26957# VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=7290 y=-26734 sky130_fd_pr__nfet_01v8
x D4 VSS divider_top_0.3AND_MAGIC_0.B VSS s=11600,516 d=5800,258 l=40 w=200 x=-21265 y=-25229 sky130_fd_pr__nfet_01v8
x OUT VDD divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK VDD s=5800,258 d=5800,258 l=40 w=200 x=-1097 y=-41699 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=68297 y=-41105 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=56105 y=-1084 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=57049 y=-4131 sky130_fd_pr__nfet_01v8
x OUT divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=-803 y=-41319 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-4484 y=-40711 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-13028 y=767 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_4.TG_ANALOG_MUX_0.inverter_0.OUT ANALOG_MUX_MAG_4.OUT UP_INPUT VDD s=5800,258 d=5800,258 l=40 w=200 x=6547 y=938 sky130_fd_pr__pfet_01v8
x F_IN divider_top_2.DFF_MAG_0.TG_MAGIC_3.CLK VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-12608 y=44225 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=-11197 y=30537 sky130_fd_pr__nfet_01v8
x a_339_n59820# divider_top_3.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_0.VOUT VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=437 y=-59085 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-4685 y=-56066 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD3 VSS divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a1 VSS s=5800,258 d=11600,516 l=40 w=200 x=37139 y=-55333 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD1 divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=45273 y=-38620 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT VDD divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=-11577 y=28892 sky130_fd_pr__pfet_01v8
x divider_top_0.Q5 VSS divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.NOR_MAGIC_0.VOUT VSS s=11600,516 d=5800,258 l=40 w=200 x=18464 y=-24155 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=20620 y=-39212 sky130_fd_pr__pfet_01v8
x F_IN divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-10589 y=30830 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=100 w=400 x=37464 y=-149 sky130_fd_pr__nfet_01v8
x VCO_0.Divide_By_2_magic_0.TG_MAGIC_2.inverter_0.OUT VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.OUT VCO_0.Divide_By_2_magic_0.inverter_2.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=44013 y=2820 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.CLK divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.IN divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=-12145 y=-58555 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD3 VSS divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a1 VSS s=11600,516 d=5800,258 l=40 w=200 x=36232 y=-40675 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-8197 y=96449 sky130_fd_pr__pfet_01v8
x divider_top_3.MUX_1_0.a1 divider_top_3.MUX_1_0.AND_1_1.inverter_2_0.VIN a_n16715_n61707# VSS s=8700,358 d=17400,716 l=40 w=300 x=-16362 y=-61706 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD2 VSS divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a1 VSS s=11600,516 d=5800,258 l=40 w=200 x=82275 y=-55217 sky130_fd_pr__nfet_01v8
x a_90293_7749# a_89861_7583# a_90461_7749# VSS s=30240,1004 d=30240,1004 l=168 w=0 x=90293 y=7749 sky130_fd_pr__res_xhigh_po_0p35
x divider_top_0.MUX_1_1.IN2 VSS a_n14126_n21007# VSS s=8700,358 d=8700,358 l=40 w=300 x=-13969 y=-21006 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT VDD divider_top_0.P2 VDD s=5800,258 d=5800,258 l=40 w=200 x=-7120 y=-25108 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.3_in_and_out_p3 a_1199_n56462# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=1469 y=-56460 sky130_fd_pr__nfet_01v8
x a_n19421_n56022# divider_top_3.MUX_1_2.SEL VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-18232 y=-56021 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_1.inverter_0.OUT ANALOG_MUX_MAG_1.OUT Tapered_Buffer_mag_0.IN VSS s=5800,258 d=5800,258 l=40 w=200 x=-1943 y=1491 sky130_fd_pr__nfet_01v8
x OUTB VSS divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=-2280 y=-58772 sky130_fd_pr__nfet_01v8
x OUTB divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.IN VSS s=5800,316 d=2900,158 l=40 w=100 x=21030 y=-56335 sky130_fd_pr__nfet_01v8
x divider_top_3.Q5 VDD a_19807_n59550# VDD s=23200,916 d=11600,458 l=40 w=400 x=19767 y=-59549 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_0.inverter_2.IN VSS divider_top_1.DivideBy2_magic_0.TG_MAGIC_1.IN VSS s=2900,158 d=5800,316 l=40 w=100 x=-11302 y=-40394 sky130_fd_pr__nfet_01v8
x divider_top_3.MUX_1_2.SEL VSS divider_top_3.MUX_1_2.a1 VSS s=11600,516 d=5800,258 l=40 w=200 x=-17531 y=-56528 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a1 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=82635 y=-41018 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a4 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-10818 y=92256 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN divider_top_0.LD VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=21239 y=-24874 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_0.inverter_2.IN divider_top_3.DivideBy2_magic_0.TG_MAGIC_1.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-10893 y=-58505 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_0.TG_MAGIC_2.inverter_0.OUT divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_1.DivideBy2_magic_0.inverter_2.IN VDD s=2900,158 d=5800,316 l=40 w=100 x=-12968 y=-41417 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD1 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=54365 y=-42039 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a4 VDD s=5800,316 d=2900,158 l=40 w=100 x=38419 y=-59246 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=-10952 y=97342 sky130_fd_pr__pfet_01v8
x VCO_0.INV_1_mag_1.IN VCO_0.INV_1_mag_1.OUT VSS VSS s=11600,458 d=11600,458 l=100 w=400 x=36990 y=-149 sky130_fd_pr__nfet_01v8
x a_50927_n61039# VSS divider_top_3.Q3 VSS s=17400,716 d=17400,716 l=40 w=300 x=51325 y=-61038 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.NOR_MAGIC_0.VOUT a_19534_n24274# a_19322_n24882# VSS s=8700,358 d=17400,716 l=40 w=300 x=19999 y=-24273 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.inverter_0.OUT VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=-4074 y=-56016 sky130_fd_pr__nfet_01v8
x VDD VSS a_27797_n21# VSS s=5800,258 d=5800,258 l=100 w=200 x=28013 y=-20 sky130_fd_pr__nfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=23620 y=50232 sky130_fd_pr__cap_mim_m3_1
x divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=33745 y=-59266 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a3 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-8373 y=114868 sky130_fd_pr__nfet_01v8
x divider_top_2.3AND_MAGIC_0.C a_n13922_10406# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-13895 y=11634 sky130_fd_pr__pfet_01v8
x a_52002_1826# VDD OUTB VDD s=11600,458 d=11600,458 l=60 w=400 x=55226 y=2634 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=55246 y=1826 sky130_fd_pr__nfet_01v8
x a_n15003_n16599# VDD DIV_OUT VDD s=11600,458 d=11600,458 l=60 w=400 x=-13468 y=-16535 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.inverter_2_0.VIN VSS divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a4 VSS s=2900,158 d=5800,316 l=40 w=100 x=38010 y=-40904 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.VOUT VDD a_66410_n38490# VDD s=29000,1116 d=14500,558 l=40 w=500 x=66370 y=-38489 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_6.TG_ANALOG_MUX_1.inverter_0.OUT ANALOG_MUX_MAG_6.IN_1 divider_top_0.CLK VDD s=5800,258 d=5800,258 l=40 w=200 x=64131 y=-3037 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD3 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a1 VDD s=11600,516 d=5800,258 l=40 w=200 x=32065 y=-59136 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD1 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=71804 y=-20883 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a3 a_63818_n22753# a_63720_n22141# VDD s=17400,658 d=34800,1316 l=40 w=600 x=64087 y=-22140 sky130_fd_pr__pfet_01v8
x a_22061_n24804# VDD divider_top_0.7b_counter_new_0.LD3 VDD s=40600,1516 d=20300,758 l=40 w=700 x=22421 y=-24803 sky130_fd_pr__pfet_01v8
x divider_top_1.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_1.P0 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=16935 y=-42730 sky130_fd_pr__nfet_01v8
x D10 VDD a_n8155_38924# VDD s=11600,516 d=5800,258 l=40 w=200 x=-7522 y=40206 sky130_fd_pr__pfet_01v8
x a_7683_n899# a_8211_n1707# VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=8579 y=-898 sky130_fd_pr__pfet_01v8
x divider_top_3.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_3.MUX_1_1.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-11959 y=-56246 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.inverter_2_0.VIN VSS divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a4 VSS s=2900,158 d=5800,316 l=40 w=100 x=41678 y=-40935 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT VDD divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=-9090 y=54880 sky130_fd_pr__pfet_01v8
x D15 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=57837 y=-42070 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_1.DivideBy2_magic_0.Q VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-14198 y=-41432 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=-7560 y=70731 sky130_fd_pr__pfet_01v8
x a_3900_n21113# VDD divider_top_0.divider_magic_0/P3_Gen_magic_0.3_in_and_out_p3 VDD s=11600,516 d=5800,258 l=40 w=200 x=3900 y=-21042 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_1.D1 VSS a_28609_n40587# VSS s=8700,358 d=8700,358 l=40 w=300 x=28765 y=-40586 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-26819 y=-35284 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.inverter_2_0.VIN VSS divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a4 VSS s=2900,158 d=5800,316 l=40 w=100 x=-7213 y=115965 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=36223 y=-21789 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a1 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=67088 y=-24513 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD1 divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a1 VSS VSS s=5800,258 d=5800,258 l=40 w=200 x=58059 y=-40711 sky130_fd_pr__nfet_01v8
x a_8683_n1707# VDD DN_OUT VDD s=11600,458 d=11600,458 l=60 w=400 x=11435 y=-898 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT VDD divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_1.VOUT VDD s=5800,316 d=2900,158 l=40 w=100 x=2974 y=-37557 sky130_fd_pr__pfet_01v8
x S6 ANALOG_MUX_MAG_2.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-4711 y=-814 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD2 divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a1 VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=66409 y=-24384 sky130_fd_pr__pfet_01v8
x divider_top_0.Q4 a_803_n26957# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=1790 y=-27340 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD3 divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a1 VSS VSS s=5800,258 d=5800,258 l=40 w=200 x=-7100 y=68953 sky130_fd_pr__nfet_01v8
x divider_top_1.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT divider_top_1.DFF_MAG_0.TG_MAGIC_1.IN divider_top_1.DFF_MAG_0.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=12689 y=-43753 sky130_fd_pr__pfet_01v8
x F_IN divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-10259 y=29925 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT VSS divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN VSS s=5800,316 d=2900,158 l=40 w=100 x=24769 y=-38832 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD2 divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-10767 y=114375 sky130_fd_pr__pfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=39580 y=16560 sky130_fd_pr__cap_mim_m3_1
x a_22759_n41395# VDD divider_top_1.7b_counter_new_0.LD3 VDD s=40600,1516 d=20300,758 l=40 w=700 x=23119 y=-41394 sky130_fd_pr__pfet_01v8
x divider_top_2.Q1 a_n5904_39690# VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=-5877 y=40603 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-4420 y=-21972 sky130_fd_pr__nfet_01v8
x D16 VDD divider_top_3.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_5.B VDD s=5800,258 d=5800,258 l=40 w=200 x=-5364 y=-54833 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a3 VDD s=5800,316 d=2900,158 l=40 w=100 x=49248 y=-41903 sky130_fd_pr__pfet_01v8
x D16 divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=32137 y=-60165 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_3.D1 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.IN1 VDD s=17400,716 d=8700,358 l=40 w=300 x=49567 y=-38389 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_1.TG_MAGIC_0.inverter_0.OUT divider_top_1.DivideBy2_magic_1.TG_MAGIC_1.OUT divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.OUT VDD s=5800,316 d=2900,158 l=40 w=100 x=-10856 y=-36490 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.C VSS a_6161_n56453# VSS s=8700,358 d=17400,716 l=40 w=300 x=6529 y=-56451 sky130_fd_pr__nfet_01v8
x a_n28666_n57678# OUT_USB VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=-27831 y=-52859 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD1 VSS divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a1 VSS s=11600,516 d=5800,258 l=40 w=200 x=75868 y=-40628 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_0.CLK divider_top_3.DivideBy2_magic_0.inverter_2.IN divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-12363 y=-59113 sky130_fd_pr__nfet_01v8
x S3 VDD ANALOG_MUX_MAG_0.TG_ANALOG_MUX_0.inverter_0.OUT VDD s=5800,258 d=11600,516 l=40 w=200 x=5818 y=-1751 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=22525 y=-21633 sky130_fd_pr__nfet_01v8
x divider_top_0.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD divider_top_0.MUX_1_0.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=-17056 y=-26266 sky130_fd_pr__pfet_01v8
x divider_top_2.MUX_1_2.SEL VDD divider_top_2.MUX_1_2.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=-7965 y=14478 sky130_fd_pr__pfet_01v8
x divider_top_0.MUX_1_1.a3 a_n12581_n21633# a_n12483_n20721# VDD s=34800,1316 d=17400,658 l=40 w=600 x=-12311 y=-21632 sky130_fd_pr__pfet_01v8
x a_n2796_n61659# a_n3556_n62043# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-2623 y=-62042 sky130_fd_pr__pfet_01v8
x divider_top_1.Q3 a_18163_n39093# VDD VDD s=17400,658 d=34800,1316 l=40 w=600 x=18221 y=-39092 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=28684 y=-21080 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD3 divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.inverter_2_0.VIN a_35352_n25981# VSS s=8700,358 d=17400,716 l=40 w=300 x=35704 y=-25980 sky130_fd_pr__nfet_01v8
x VCO_0.Divide_By_2_magic_0.TG_MAGIC_0.inverter_0.OUT VCO_0.Divide_By_2_magic_0.TG_MAGIC_1.OUT VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=41117 y=2820 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_3.DivideBy2_magic_0.Q VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=-13691 y=-59543 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a1 divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.inverter_2_0.VIN a_32277_n40618# VSS s=8700,358 d=17400,716 l=40 w=300 x=32629 y=-40617 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-8102 y=56034 sky130_fd_pr__nfet_01v8
x divider_top_1.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_1.MUX_1_0.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-16456 y=-42857 sky130_fd_pr__pfet_01v8
x divider_top_3.P0 a_n7401_n58917# a_n7247_n58643# VDD s=17400,658 d=34800,1316 l=40 w=600 x=-7090 y=-58642 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.VOUT a_58359_n56667# VDD VDD s=14500,558 d=29000,1116 l=40 w=500 x=58417 y=-56666 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a4 a_64418_n38732# VDD VDD s=17400,658 d=34800,1316 l=40 w=600 x=64476 y=-38731 sky130_fd_pr__pfet_01v8
x D6 VSS a_80684_n25865# VSS s=8700,358 d=8700,358 l=40 w=300 x=80840 y=-25864 sky130_fd_pr__nfet_01v8
x divider_top_3.MUX_1_2.SEL a_n17714_n54733# divider_top_3.MUX_1_2.AND_1_0.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=-17459 y=-54732 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD2 divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.inverter_2_0.VIN a_n12389_95480# VSS s=8700,358 d=17400,716 l=40 w=300 x=-12388 y=95832 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.inverter_2_0.VIN VSS divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a4 VSS s=2900,158 d=5800,316 l=40 w=100 x=73288 y=-20782 sky130_fd_pr__nfet_01v8
x divider_top_3.P3 divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-5719 y=-56674 sky130_fd_pr__nfet_01v8
x a_n11097_n16599# VDD a_n15003_n16599# VDD s=11600,458 d=11600,458 l=60 w=400 x=-10152 y=-16535 sky130_fd_pr__pfet_01v8
x VSS a_n11207_11989# VDD VDD s=11600,458 d=23200,916 l=40 w=400 x=-11206 y=12047 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=23430 y=-21303 sky130_fd_pr__pfet_01v8
x VCO_0.Divide_By_2_magic_0.CLK VCO_0.Divide_By_2_magic_0.inverter_2.IN VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=44111 y=2405 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_1.A a_4424_n56407# divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT VSS s=17400,716 d=8700,358 l=40 w=300 x=4482 y=-56406 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_0.D1 VSS a_82381_n40482# VSS s=8700,358 d=8700,358 l=40 w=300 x=82537 y=-40481 sky130_fd_pr__nfet_01v8
x S6 VDD ANALOG_MUX_MAG_2.inverter_0.OUT VDD s=11600,516 d=5800,258 l=40 w=200 x=-5005 y=-534 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a1 divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.inverter_2_0.VIN a_n10481_87725# VSS s=8700,358 d=17400,716 l=40 w=300 x=-10480 y=88077 sky130_fd_pr__nfet_01v8
x F_IN VSS divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=-10539 y=30023 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD3 divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=27298 y=-20950 sky130_fd_pr__pfet_01v8
x divider_top_0.DFF_MAG_0.TG_MAGIC_1.OUT VDD divider_top_0.DFF_MAG_0.TG_MAGIC_2.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=13439 y=-25859 sky130_fd_pr__pfet_01v8
x divider_top_3.MUX_1_0.SEL divider_top_3.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=-17361 y=-60269 sky130_fd_pr__pfet_01v8
x mirror_mag_0.ITAIL_SRC mirror_mag_0.ITAIL_SRC VSS VSS s=5800,258 d=5800,258 l=200 w=200 x=16018 y=9410 sky130_fd_pr__nfet_01v8_lvt
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=23620 y=61456 sky130_fd_pr__cap_mim_m3_1
x divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a3 a_74372_n57438# VSS VSS s=8700,358 d=17400,716 l=40 w=300 x=74430 y=-57437 sky130_fd_pr__nfet_01v8
x divider_top_1.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_1.MUX_1_2.a3 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=-17259 y=-37159 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.CLK divider_top_2.DivideBy2_magic_0.TG_MAGIC_0.inverter_0.OUT VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=-10930 y=22663 sky130_fd_pr__nfet_01v8
x divider_top_0.Q2 divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.3_INPUT_NOR_MAG_0.VOUT VSS VSS s=5800,258 d=5800,258 l=40 w=200 x=17621 y=-21537 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.inverter_0.OUT divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-8806 y=30830 sky130_fd_pr__pfet_01v8
x divider_top_2.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD divider_top_2.MUX_1_2.a3 VDD s=5800,316 d=2900,158 l=40 w=100 x=-7037 y=14865 sky130_fd_pr__pfet_01v8
x D18 a_3955_n61689# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=5382 y=-62042 sky130_fd_pr__pfet_01v8
x OUTB VDD divider_top_3.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VDD s=5800,258 d=11600,516 l=40 w=200 x=15993 y=-60561 sky130_fd_pr__pfet_01v8
x a_4704_n61659# a_4456_n61437# divider_top_3.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.B VSS s=11600,516 d=11600,516 l=40 w=200 x=4778 y=-61436 sky130_fd_pr__nfet_01v8
x OUTB divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=-4074 y=-59430 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a1 a_68235_n58679# divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=68489 y=-58678 sky130_fd_pr__nfet_01v8
x D18 divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=45772 y=-60184 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a1 divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.inverter_2_0.VIN a_n6945_105640# VSS s=8700,358 d=17400,716 l=40 w=300 x=-6944 y=105992 sky130_fd_pr__nfet_01v8
x a_n28666_n59094# a_n28666_n58622# VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=-28639 y=-58975 sky130_fd_pr__nfet_01v8
x a_859_752# PFD_0.PFD_UP_0/PFD_INV_0.IN VDD VDD s=3480,178 d=3480,178 l=30 w=120 x=1183 y=1043 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_1.A VDD divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT VDD s=17400,716 d=8700,358 l=40 w=300 x=3081 y=-21167 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a3 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=57944 y=-25509 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-11033 y=65853 sky130_fd_pr__pfet_01v8
x a_8724_1049# UP_OUT VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=13954 y=1857 sky130_fd_pr__pfet_01v8
x divider_top_1.MUX_1_1.IN2 VSS a_n13428_n37598# VSS s=8700,358 d=8700,358 l=40 w=300 x=-13271 y=-37597 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a4 VSS a_n9314_88775# VSS s=17400,716 d=8700,358 l=40 w=300 x=-9287 y=88337 sky130_fd_pr__nfet_01v8
x D7 a_n6587_11751# a_n6561_10873# VSS s=17400,716 d=8700,358 l=40 w=300 x=-6560 y=11240 sky130_fd_pr__nfet_01v8
x VSS divider_top_1.3AND_MAGIC_0.C a_n19721_n41330# VDD s=23200,916 d=11600,458 l=40 w=400 x=-19451 y=-41329 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a4 VSS a_37701_n39405# VSS s=17400,716 d=8700,358 l=40 w=300 x=37661 y=-39404 sky130_fd_pr__nfet_01v8
x divider_top_1.Q1 VDD a_6557_n35394# VDD s=5800,258 d=5800,258 l=40 w=200 x=7271 y=-35393 sky130_fd_pr__pfet_01v8
x divider_top_0.3AND_MAGIC_0.B a_n22047_n26819# a_n22356_n26819# VSS s=8700,358 d=17400,716 l=40 w=300 x=-21988 y=-26818 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD2 divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a1 VSS VSS s=5800,258 d=5800,258 l=40 w=200 x=84632 y=-23999 sky130_fd_pr__nfet_01v8
x a_n5904_31690# a_n5878_31368# divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_1.B VSS s=11600,516 d=11600,516 l=40 w=200 x=-5877 y=31690 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a3 a_82935_n38677# a_83033_n39289# VDD s=34800,1316 d=17400,658 l=40 w=600 x=83204 y=-38676 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_0.TG_ANALOG_MUX_1.inverter_0.OUT ANALOG_MUX_MAG_0.OUT ANALOG_MUX_MAG_0.IN_1 VDD s=5800,258 d=5800,258 l=40 w=200 x=6170 y=-676 sky130_fd_pr__pfet_01v8
x S5 ANALOG_MUX_MAG_3.OUT LF_OFFCHIP VSS s=5800,258 d=11600,516 l=40 w=200 x=22194 y=-900 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a3 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=72191 y=-21942 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a3 a_49526_n26337# a_49428_n25725# VDD s=17400,658 d=34800,1316 l=40 w=600 x=49795 y=-25724 sky130_fd_pr__pfet_01v8
x F_IN VSS divider_top_2.DFF_MAG_0.TG_MAGIC_3.CLK VSS s=2900,158 d=5800,316 l=40 w=100 x=-12608 y=44323 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK VSS divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-11197 y=30635 sky130_fd_pr__nfet_01v8
x a_n28666_n57678# VDD OUT_USB VDD s=11600,458 d=11600,458 l=60 w=400 x=-27831 y=-53213 sky130_fd_pr__pfet_01v8
x divider_top_1.Q2 a_4001_n43548# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=4988 y=-43931 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a3 a_42064_n61000# a_41966_n60388# VDD s=17400,658 d=34800,1316 l=40 w=600 x=42333 y=-60387 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD2 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=82569 y=-55547 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-11577 y=28990 sky130_fd_pr__pfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=39580 y=27784 sky130_fd_pr__cap_mim_m3_1
x divider_top_1.DFF_MAG_0.TG_MAGIC_3.OUT VDD divider_top_1.P0 VDD s=5800,258 d=11600,516 l=40 w=200 x=17033 y=-42450 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_1.TG_MAGIC_1.OUT divider_top_0.DivideBy2_magic_1.inverter_2.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-12196 y=-19914 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a3 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=63324 y=-25181 sky130_fd_pr__pfet_01v8
x divider_top_3.DFF_MAG_0.TG_MAGIC_1.OUT VDD divider_top_3.DFF_MAG_0.TG_MAGIC_2.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=14840 y=-60561 sky130_fd_pr__pfet_01v8
x a_n28666_n58622# a_n28666_n57678# VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=-27831 y=-57355 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD2 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=81662 y=-40889 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=-8197 y=96547 sky130_fd_pr__pfet_01v8
x divider_top_2.P0 VSS a_n11048_24594# VSS s=17400,716 d=8700,358 l=40 w=300 x=-11021 y=24934 sky130_fd_pr__nfet_01v8
x VCO_0.INV_1_mag_2.OUT VCO_0.INV_1_mag_5.IN a_32652_n28# VSS s=11600,516 d=5800,258 l=100 w=200 x=32997 y=932 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a4 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=69392 y=-59216 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a3 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=46078 y=-38419 sky130_fd_pr__pfet_01v8
x divider_top_0.MUX_1_0.IN1 VSS a_n18116_n27005# VSS s=8700,358 d=8700,358 l=40 w=300 x=-17959 y=-27004 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK VDD divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.inverter_0.OUT VDD s=5800,258 d=11600,516 l=40 w=200 x=-1888 y=-57054 sky130_fd_pr__pfet_01v8
x a_52002_1826# OUTB VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=55580 y=2634 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD1 divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a1 VSS VSS s=5800,258 d=5800,258 l=40 w=200 x=71600 y=-24006 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.NAND_MAGIC_0.OUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=21623 y=-38782 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.CLK VDD divider_top_3.DivideBy2_magic_0.TG_MAGIC_0.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-8954 y=-59543 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a1 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=38014 y=-55792 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=59739 y=-41171 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a3 a_n12163_79073# a_n12801_79569# VDD s=34800,1316 d=17400,658 l=40 w=600 x=-12162 y=79342 sky130_fd_pr__pfet_01v8
x F_IN divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-7772 y=54043 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.inverter_2_0.VIN VSS divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a4 VSS s=2900,158 d=5800,316 l=40 w=100 x=-10818 y=92354 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN VDD divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=-7772 y=54978 sky130_fd_pr__pfet_01v8
x a_n5904_28414# VSS a_n5878_28454# VSS s=11600,516 d=11600,516 l=40 w=200 x=-5877 y=28414 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a3 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=54570 y=-25247 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.CLK VSS divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.inverter_0.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=-12462 y=-58505 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-10952 y=97440 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a4 VDD a_36897_n25655# VDD s=34800,1316 d=17400,658 l=40 w=600 x=36857 y=-25654 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD1 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=58059 y=-41041 sky130_fd_pr__pfet_01v8
x divider_top_2.DFF_MAG_0.TG_MAGIC_1.OUT VDD divider_top_2.DFF_MAG_0.TG_MAGIC_2.IN VDD s=11600,516 d=5800,258 l=40 w=200 x=-12328 y=46556 sky130_fd_pr__pfet_01v8
x S6 VSS ANALOG_MUX_MAG_2.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-4809 y=-814 sky130_fd_pr__nfet_01v8
x VCO_0.INV_1_mag_5.IN VSS VCO_0.INV_1_mag_5.OUT VSS s=11600,458 d=11600,458 l=100 w=400 x=35427 y=2118 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a4 VDD s=5800,316 d=2900,158 l=40 w=100 x=78055 y=-59199 sky130_fd_pr__pfet_01v8
x divider_top_3.Q6 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=83150 y=-55676 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_3.IN_1 VSS s=4933760,8904 l=2000 w=2000 x=14277 y=26527 sky130_fd_pr__cap_mim_m3_1
x divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-3977 y=-58407 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.inverter_2_0.VIN VSS divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a3 VSS s=2900,158 d=5800,316 l=40 w=100 x=-8373 y=114966 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_4.OUT a_7724_1857# VDD VDD s=11600,458 d=23200,916 l=60 w=400 x=8018 y=1857 sky130_fd_pr__pfet_01v8
x VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.CLK VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.OUT VCO_0.Divide_By_2_magic_0.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=41215 y=2405 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_5.TG_ANALOG_MUX_0.inverter_0.OUT VCTRL_IN ANALOG_MUX_MAG_5.OUT VDD s=11600,516 d=5800,258 l=40 w=200 x=21336 y=2103 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a4 VSS a_76631_n26220# VSS s=17400,716 d=8700,358 l=40 w=300 x=76591 y=-26219 sky130_fd_pr__nfet_01v8
x divider_top_3.AND_1_1.inverter_2_0.VIN VDD divider_top_3.AND_1_1.VOUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-18290 y=-54106 sky130_fd_pr__pfet_01v8
x VSS a_67236_n60653# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=67294 y=-60652 sky130_fd_pr__nfet_01v8
x divider_top_3.P2 VDD divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.IN VDD s=5800,258 d=11600,516 l=40 w=200 x=-5425 y=-58492 sky130_fd_pr__pfet_01v8
x Tapered_Buffer_mag_3.IN VDD a_50799_n3324# VDD s=11600,458 d=11600,458 l=60 w=400 x=50975 y=-3323 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_1.VOUT VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=2668 y=-24845 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=72191 y=-21711 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=-1685 y=-41319 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_0.CLK VDD divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.CLK VDD s=5800,258 d=5800,258 l=40 w=200 x=-8775 y=-41432 sky130_fd_pr__pfet_01v8
x D10 a_n8155_38924# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-7522 y=40304 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_0.CLK VSS divider_top_1.DivideBy2_magic_0.TG_MAGIC_1.inverter_0.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=-10857 y=-40394 sky130_fd_pr__nfet_01v8
x divider_top_1.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_1.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_1.DFF_MAG_0.TG_MAGIC_3.IN VSS s=5800,316 d=2900,158 l=40 w=100 x=14899 y=-43338 sky130_fd_pr__nfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=71500 y=78292 sky130_fd_pr__cap_mim_m3_1
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.NAND_MAGIC_0.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=22228 y=-57308 sky130_fd_pr__pfet_01v8
x a_n15003_n16599# VDD DIV_OUT VDD s=11600,458 d=11600,458 l=60 w=400 x=-13940 y=-16535 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_0.CLK VDD divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.CLK VDD s=5800,258 d=5800,258 l=40 w=200 x=-9669 y=-24841 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-2579 y=-24728 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.inverter_2_0.VIN VSS divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a3 VSS s=5800,316 d=2900,158 l=40 w=100 x=82858 y=-56606 sky130_fd_pr__nfet_01v8
x a_n9079_n16599# a_n11097_n16599# VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=-8178 y=-15727 sky130_fd_pr__nfet_01v8
x divider_top_0.DivideBy2_magic_0.TG_MAGIC_1.OUT VSS divider_top_0.DivideBy2_magic_0.inverter_2.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-12294 y=-24461 sky130_fd_pr__nfet_01v8
x a_n15003_n16599# DIV_OUT VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=-10302 y=-15727 sky130_fd_pr__nfet_01v8
x a_85995_n26182# VDD divider_top_0.Q7 VDD s=34800,1316 d=34800,1316 l=40 w=600 x=86476 y=-25569 sky130_fd_pr__pfet_01v8
x OUTB divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=23827 y=-57323 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=100 w=400 x=31166 y=-215 sky130_fd_pr__nfet_01v8
x a_n26846_n39533# OUT_CORE VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=-26011 y=-34478 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.IN VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=21371 y=-21303 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD1 divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=73081 y=-56614 sky130_fd_pr__pfet_01v8
x a_n28666_n57678# OUT_USB VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=-27831 y=-54039 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a3 a_78032_n60922# a_77934_n60310# VDD s=17400,658 d=34800,1316 l=40 w=600 x=78301 y=-60309 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-28639 y=-52721 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.VOUT a_39818_n22756# divider_top_0.7b_counter_new_0.mod_dff_magic_2.D1 VSS s=14500,558 d=29000,1116 l=40 w=500 x=39876 y=-22755 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD2 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=-10767 y=114473 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.VOUT a_n9147_108648# VSS VSS s=29000,1116 d=29000,1116 l=40 w=500 x=-9146 y=108831 sky130_fd_pr__nfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=76820 y=67068 sky130_fd_pr__cap_mim_m3_1
x divider_top_0.MUX_1_1.IN2 divider_top_0.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=-13969 y=-21543 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-4173 y=-58822 sky130_fd_pr__nfet_01v8
x divider_top_3.MUX_1_2.SEL VDD divider_top_3.MUX_1_2.a1 VDD s=11600,516 d=5800,258 l=40 w=200 x=-17629 y=-56198 sky130_fd_pr__pfet_01v8
x D14 a_44913_n42611# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=44971 y=-42610 sky130_fd_pr__nfet_01v8
x D0 a_n22652_n19384# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-22201 y=-19383 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.IN1 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=-11032 y=64950 sky130_fd_pr__pfet_01v8
x D1 a_n22530_n25009# a_n22220_n25009# VDD s=34800,1316 d=17400,658 l=40 w=600 x=-22259 y=-25008 sky130_fd_pr__pfet_01v8
x a_51002_2634# a_51530_1826# VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=51824 y=1826 sky130_fd_pr__nfet_01v8
x a_55056_n26272# VDD divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.VOUT VDD s=34800,1316 d=34800,1316 l=40 w=600 x=55537 y=-25659 sky130_fd_pr__pfet_01v8
x VCO_0.INV_1_mag_3.IN VSS VCO_0.INV_1_mag_3.OUT VSS s=11600,458 d=11600,458 l=100 w=400 x=30692 y=-215 sky130_fd_pr__nfet_01v8
x divider_top_2.MUX_1_2.SEL divider_top_2.MUX_1_2.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-7965 y=14576 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.CLK divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-13961 y=-18596 sky130_fd_pr__pfet_01v8
x OUT a_27618_n39108# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=27676 y=-39107 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD3 divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.inverter_2_0.VIN a_26912_n25970# VSS s=8700,358 d=17400,716 l=40 w=300 x=27264 y=-25969 sky130_fd_pr__nfet_01v8
x OUT VDD divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK VDD s=5800,258 d=5800,258 l=40 w=200 x=19640 y=-39212 sky130_fd_pr__pfet_01v8
x Tapered_Buffer_mag_0.IN VSS a_n7439_1488# VSS s=11600,458 d=11600,458 l=60 w=400 x=-6420 y=767 sky130_fd_pr__nfet_01v8
x divider_top_3.3AND_MAGIC_0.A a_n20955_n61521# a_n21506_n62155# VSS s=8700,358 d=17400,716 l=40 w=300 x=-20896 y=-61520 sky130_fd_pr__nfet_01v8
x PFD_0.PFD_UP_1/PFD_INV_0.IN a_1591_1995# PFD_0.PFD_UP_1/PFD_INV_2.IN VSS s=3480,178 d=6960,356 l=30 w=120 x=1649 y=1995 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.inverter_2_0.VIN VSS divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a3 VSS s=2900,158 d=5800,316 l=40 w=100 x=86011 y=-41979 sky130_fd_pr__nfet_01v8
x D12 VDD a_n21954_n35975# VDD s=5800,258 d=5800,258 l=40 w=200 x=-21601 y=-35974 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD1 divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.inverter_2_0.VIN a_n9002_86734# VSS s=8700,358 d=17400,716 l=40 w=300 x=-9001 y=87086 sky130_fd_pr__nfet_01v8
x divider_top_3.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT divider_top_3.DFF_MAG_0.TG_MAGIC_2.IN divider_top_3.DFF_MAG_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=16702 y=-60476 sky130_fd_pr__pfet_01v8
x divider_top_3.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_3.DFF_MAG_0.TG_MAGIC_2.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=14938 y=-60841 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.IN divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-8102 y=56132 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_1.MUX_1_1.IN2 VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=-14394 y=-36125 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a3 a_n12008_115542# a_n12646_116038# VDD s=34800,1316 d=17400,658 l=40 w=600 x=-12007 y=115811 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a4 VDD a_n8610_97033# VDD s=34800,1316 d=17400,658 l=40 w=600 x=-8609 y=96993 sky130_fd_pr__pfet_01v8
x a_8724_1049# VDD UP_OUT VDD s=11600,458 d=11600,458 l=60 w=400 x=14072 y=1857 sky130_fd_pr__pfet_01v8
x a_38396_n60969# VSS divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.VOUT VSS s=17400,716 d=17400,716 l=40 w=300 x=38794 y=-60968 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=36815 y=-41833 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_0.Q divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-14100 y=-40114 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=56223 y=-1084 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=57167 y=-4131 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_0.TG_MAGIC_2.inverter_0.OUT divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_3.DivideBy2_magic_0.inverter_2.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-12657 y=-59528 sky130_fd_pr__pfet_01v8
x a_n4946_n26987# a_n4957_n27341# divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_0.A VDD s=11600,516 d=5800,258 l=40 w=200 x=-4898 y=-27340 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a3 a_82327_n26151# VSS VSS s=8700,358 d=17400,716 l=40 w=300 x=82385 y=-26150 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD1 divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.inverter_2_0.VIN a_53421_n22533# VSS s=8700,358 d=17400,716 l=40 w=300 x=53773 y=-22532 sky130_fd_pr__nfet_01v8
x divider_top_3.OUT1 VDD a_n28666_n59094# VDD s=11600,458 d=11600,458 l=60 w=400 x=-27831 y=-59385 sky130_fd_pr__pfet_01v8
x divider_top_1.DFF_MAG_0.TG_MAGIC_3.CLK VSS divider_top_1.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=12394 y=-42730 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_0.TG_ANALOG_MUX_1.inverter_0.OUT ANALOG_MUX_MAG_0.IN_1 ANALOG_MUX_MAG_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=6268 y=-676 sky130_fd_pr__pfet_01v8
x VCO_0.Divide_By_2_magic_0.inverter_2.IN VSS VCO_0.Divide_By_2_magic_0.TG_MAGIC_1.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=42151 y=1797 sky130_fd_pr__nfet_01v8
x a_51799_n1085# OUT VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=54669 y=-276 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD1 divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=55004 y=-55668 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a4 a_n12194_82741# VDD VDD s=17400,658 d=34800,1316 l=40 w=600 x=-12193 y=82799 sky130_fd_pr__pfet_01v8
x VCO_0.INV_1_mag_3.OUT VCO_0.INV_1_mag_0.IN a_32652_n28# VSS s=11600,516 d=5800,258 l=100 w=200 x=32997 y=482 sky130_fd_pr__nfet_01v8
x a_1501_n43548# a_1253_n43326# divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_1.A VSS s=11600,516 d=11600,516 l=40 w=200 x=1575 y=-43325 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_1.inverter_2.IN VDD divider_top_1.DivideBy2_magic_1.TG_MAGIC_1.IN VDD s=11600,516 d=5800,258 l=40 w=200 x=-11694 y=-35187 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_0.TG_MAGIC_0.inverter_0.OUT divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_2.DivideBy2_magic_0.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-11295 y=22248 sky130_fd_pr__pfet_01v8
x a_51799_n4132# VSS ANALOG_MUX_MAG_6.IN_1 VSS s=11600,458 d=11600,458 l=60 w=400 x=52919 y=-4131 sky130_fd_pr__nfet_01v8
x divider_top_0.CLK divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=-1893 y=-24728 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.inverter_0.OUT VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=-7783 y=28229 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_0.TG_MAGIC_1.inverter_0.OUT divider_top_3.DivideBy2_magic_0.TG_MAGIC_1.OUT divider_top_3.DivideBy2_magic_0.TG_MAGIC_1.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-8955 y=-58140 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD1 VSS divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a1 VSS s=11600,516 d=5800,258 l=40 w=200 x=48763 y=-40745 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK VSS divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.inverter_0.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=-2983 y=-38563 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_3.IN_1 VSS s=4933760,8904 l=2000 w=2000 x=7317 y=10855 sky130_fd_pr__cap_mim_m3_1
x divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.CLK VSS divider_top_2.DivideBy2_magic_0.TG_MAGIC_0.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-10930 y=22761 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-26819 y=-36936 sky130_fd_pr__nfet_01v8
x divider_top_2.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_2.MUX_1_2.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-7037 y=14963 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.IN1 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=32335 y=-41154 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-28639 y=-53547 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=47576 y=-59285 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a4 VDD a_37603_n38793# VDD s=34800,1316 d=17400,658 l=40 w=600 x=37563 y=-38792 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_0.inverter_0.OUT ANALOG_MUX_MAG_0.TG_ANALOG_MUX_1.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=5720 y=-956 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD2 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=62651 y=-20900 sky130_fd_pr__pfet_01v8
x S1 VSS ANALOG_MUX_MAG_1.inverter_0.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=-3537 y=1557 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=-11033 y=65951 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=37410 y=-24544 sky130_fd_pr__pfet_01v8
x a_40663_n26298# VDD divider_top_0.Q2 VDD s=34800,1316 d=34800,1316 l=40 w=600 x=41144 y=-25685 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a3 a_n9314_88775# VSS VSS s=8700,358 d=17400,716 l=40 w=300 x=-9287 y=88435 sky130_fd_pr__nfet_01v8
x OUT a_81390_n39003# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=81448 y=-39002 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=86011 y=-41748 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD2 divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.inverter_2_0.VIN a_80684_n25865# VSS s=8700,358 d=17400,716 l=40 w=300 x=81036 y=-25864 sky130_fd_pr__nfet_01v8
x a_76631_n26220# VSS divider_top_0.Q6 VSS s=17400,716 d=17400,716 l=40 w=300 x=77029 y=-26219 sky130_fd_pr__nfet_01v8
x S5 VSS ANALOG_MUX_MAG_3.TG_ANALOG_MUX_0.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=21058 y=-866 sky130_fd_pr__nfet_01v8
x a_52002_1826# VDD OUTB VDD s=11600,458 d=11600,458 l=60 w=400 x=56406 y=2634 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-11197 y=30733 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=56426 y=1826 sky130_fd_pr__nfet_01v8
x a_8211_n1707# VSS a_8683_n1707# VSS s=11600,458 d=11600,458 l=60 w=400 x=9095 y=-1706 sky130_fd_pr__nfet_01v8
x divider_top_2.AND_1_1.inverter_2_0.VIN VDD divider_top_2.AND_1_1.VOUT VDD s=5800,316 d=2900,158 l=40 w=100 x=-5873 y=13229 sky130_fd_pr__pfet_01v8
x divider_top_0.Q1 VDD a_6303_n19041# VDD s=11600,516 d=5800,258 l=40 w=200 x=7192 y=-18802 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a4 VDD a_n12124_70210# VDD s=34800,1316 d=17400,658 l=40 w=600 x=-12123 y=70170 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.inverter_2_0.VIN VSS divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a4 VSS s=5800,316 d=2900,158 l=40 w=100 x=37116 y=-24313 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a3 a_38404_n57516# a_38306_n56904# VDD s=17400,658 d=34800,1316 l=40 w=600 x=38673 y=-56903 sky130_fd_pr__pfet_01v8
x divider_top_0.MUX_1_2.SEL VDD divider_top_0.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=-18860 y=-20567 sky130_fd_pr__pfet_01v8
x OUTB VDD divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK VDD s=5800,258 d=5800,258 l=40 w=200 x=-394 y=-55736 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a4 VSS a_77329_n42811# VSS s=17400,716 d=8700,358 l=40 w=300 x=77289 y=-42810 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_1.TG_MAGIC_1.OUT divider_top_3.DivideBy2_magic_1.inverter_2.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-10795 y=-54236 sky130_fd_pr__nfet_01v8
x a_n9248_97529# VDD divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.VOUT VDD s=34800,1316 d=34800,1316 l=40 w=600 x=-8609 y=97612 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a3 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=-8197 y=96645 sky130_fd_pr__pfet_01v8
x divider_top_2.MUX_1_1.a3 a_n8128_21311# VSS VSS s=8700,358 d=17400,716 l=40 w=300 x=-7189 y=20888 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a4 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=32442 y=-24333 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_1.B divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=4776 y=-59777 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN VSS divider_top_1.LD VSS s=5800,316 d=2900,158 l=40 w=100 x=21839 y=-41085 sky130_fd_pr__nfet_01v8
x a_n1748_n43578# divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_1.B a_n1759_n43932# VDD s=5800,258 d=11600,516 l=40 w=200 x=-1602 y=-43931 sky130_fd_pr__pfet_01v8
x D13 VSS a_6753_n43326# VSS s=11600,516 d=11600,516 l=40 w=200 x=6713 y=-43325 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.VOUT a_84229_n22640# a_84229_n21844# VDD s=14500,558 d=29000,1116 l=40 w=500 x=84654 y=-21843 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.NAND_MAGIC_0.OUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT VDD s=2900,158 d=5800,316 l=40 w=100 x=21623 y=-39197 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a3 a_n12801_79569# a_n12163_79073# VDD s=17400,658 d=34800,1316 l=40 w=600 x=-12162 y=79440 sky130_fd_pr__pfet_01v8
x F_IN VDD divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-7772 y=54141 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD2 a_n8881_114005# divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=-8880 y=114259 sky130_fd_pr__nfet_01v8
x a_8683_n1707# VDD DN_OUT VDD s=11600,458 d=11600,458 l=60 w=400 x=12615 y=-898 sky130_fd_pr__pfet_01v8
x divider_top_1.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT divider_top_1.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_1.DFF_MAG_0.TG_MAGIC_1.IN VDD s=5800,316 d=2900,158 l=40 w=100 x=12199 y=-43753 sky130_fd_pr__pfet_01v8
x D2 a_47883_n26051# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=47941 y=-26050 sky130_fd_pr__nfet_01v8
x divider_top_3.P0 divider_top_3.DFF_MAG_0.TG_MAGIC_3.IN VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=17344 y=-61499 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.CLK VSS divider_top_1.DivideBy2_magic_1.TG_MAGIC_0.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-9657 y=-36125 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_3.D1 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=45970 y=-41173 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a1 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=63428 y=-21029 sky130_fd_pr__pfet_01v8
x divider_top_2.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_2.DFF_MAG_0.TG_MAGIC_2.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-12328 y=46654 sky130_fd_pr__pfet_01v8
x a_55762_n39410# VDD divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.VOUT VDD s=34800,1316 d=34800,1316 l=40 w=600 x=56243 y=-38797 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_3.IN_1 VSS s=4933760,8904 l=2000 w=2000 x=4997 y=23915 sky130_fd_pr__cap_mim_m3_1
x divider_top_1.DivideBy2_magic_1.TG_MAGIC_0.inverter_0.OUT divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_1.DivideBy2_magic_1.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-10366 y=-36490 sky130_fd_pr__pfet_01v8
x divider_top_0.CLK VDD divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VDD s=11600,516 d=5800,258 l=40 w=200 x=-3681 y=-23790 sky130_fd_pr__pfet_01v8
x a_76631_n26220# VDD divider_top_0.Q6 VDD s=34800,1316 d=34800,1316 l=40 w=600 x=77112 y=-25607 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.inverter_0.OUT divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN VDD s=5800,316 d=2900,158 l=40 w=100 x=-6380 y=-20949 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD1 divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=54497 y=-37557 sky130_fd_pr__pfet_01v8
x D19 VSS a_58482_n60719# VSS s=8700,358 d=8700,358 l=40 w=300 x=58638 y=-60718 sky130_fd_pr__nfet_01v8
x a_1455_n53713# a_1444_n53505# divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_1.A VDD s=11600,516 d=5800,258 l=40 w=200 x=1502 y=-53504 sky130_fd_pr__pfet_01v8
x divider_top_3.DFF_MAG_0.TG_MAGIC_1.OUT VDD divider_top_3.DFF_MAG_0.TG_MAGIC_2.IN VDD s=5800,258 d=11600,516 l=40 w=200 x=15036 y=-60561 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD3 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=27872 y=-38570 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.IN1 divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=-11043 y=73488 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a1 divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.inverter_2_0.VIN a_55813_n58714# VSS s=8700,358 d=17400,716 l=40 w=300 x=56165 y=-58713 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_4.inverter_0.OUT ANALOG_MUX_MAG_4.OUT ANALOG_MUX_MAG_4.IN_1 VSS s=5800,258 d=5800,258 l=40 w=200 x=6155 y=1667 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.inverter_0.OUT VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=-5475 y=-21034 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT VDD divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=24267 y=-22621 sky130_fd_pr__pfet_01v8
x divider_top_1.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_1.MUX_1_1.a4 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-11565 y=-39064 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=65430 y=-59185 sky130_fd_pr__pfet_01v8
x a_339_n55824# divider_top_3.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_0.VOUT VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=437 y=-55753 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a4 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=46379 y=-21130 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a1 divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=54772 y=-21095 sky130_fd_pr__pfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=87460 y=44620 sky130_fd_pr__cap_mim_m3_1
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN divider_top_1.LD VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=22133 y=-41465 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD1 divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a1 VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=76963 y=-59069 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.VOUT a_n9251_73091# VDD VDD s=29000,1116 d=29000,1116 l=40 w=500 x=-8428 y=72863 sky130_fd_pr__pfet_01v8
x OUTB VSS divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK VSS s=2900,158 d=2900,158 l=40 w=100 x=-198 y=-56016 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT VSS divider_top_2.P2 VSS s=2900,158 d=2900,158 l=40 w=100 x=-11197 y=26388 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD2 divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a1 VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-10767 y=114571 sky130_fd_pr__pfet_01v8
x D5 VSS a_n1945_n19409# VSS s=11600,516 d=11600,516 l=40 w=200 x=-1984 y=-19408 sky130_fd_pr__nfet_01v8
x D9 VSS a_n6561_10971# VSS s=8700,358 d=17400,716 l=40 w=300 x=-6559 y=10719 sky130_fd_pr__nfet_01v8
x a_n11097_n16599# a_n15003_n16599# VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=-8650 y=-15727 sky130_fd_pr__nfet_01v8
x VCO_0.Divide_By_2_magic_0.inverter_2.IN VCO_0.Divide_By_2_magic_0.TG_MAGIC_1.IN VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=42249 y=1797 sky130_fd_pr__nfet_01v8
x OUTB divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-3977 y=-56624 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD3 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=27388 y=-24403 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.inverter_2_0.VIN VSS divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a3 VSS s=5800,316 d=2900,158 l=40 w=100 x=32043 y=-42084 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_5.B a_n6748_n35602# VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=-5320 y=-35999 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a4 VDD a_82229_n25539# VDD s=34800,1316 d=17400,658 l=40 w=600 x=82189 y=-25538 sky130_fd_pr__pfet_01v8
x divider_top_2.MUX_1_2.SEL VDD divider_top_2.MUX_1_2.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=-7965 y=14674 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD1 divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=48763 y=-41075 sky130_fd_pr__pfet_01v8
x VSS a_n1748_n35602# VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=-320 y=-35999 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-4322 y=-21034 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_1.CLK VSS divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.CLK VSS s=2900,158 d=2900,158 l=40 w=100 x=-8971 y=-36125 sky130_fd_pr__nfet_01v8
x a_n4248_n35602# VSS a_n4161_n36000# VSS s=11600,516 d=11600,516 l=40 w=200 x=-4200 y=-35999 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=-7599 y=79398 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.IN VSS s=2900,158 d=5800,316 l=40 w=100 x=-8102 y=56230 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_0.VOUT VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=-7664 y=34180 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.inverter_0.OUT VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=-4777 y=-37625 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_0.inverter_0.OUT VSS ANALOG_MUX_MAG_0.TG_ANALOG_MUX_1.inverter_0.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=5818 y=-956 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_0.A VDD divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT VDD s=17400,716 d=8700,358 l=40 w=300 x=2877 y=-59779 sky130_fd_pr__pfet_01v8
x divider_top_1.Q4 VDD a_1501_n35632# VDD s=11600,516 d=5800,258 l=40 w=200 x=2390 y=-35393 sky130_fd_pr__pfet_01v8
x S2 VSS ANALOG_MUX_MAG_4.inverter_0.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=4953 y=1733 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.IN1 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=85409 y=-24458 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.VOUT a_58359_n57463# a_58359_n56667# VDD s=14500,558 d=29000,1116 l=40 w=500 x=58784 y=-56666 sky130_fd_pr__pfet_01v8
x divider_top_3.Q3 a_18866_n57204# VDD VDD s=17400,658 d=34800,1316 l=40 w=600 x=18924 y=-57203 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,516 l=100 w=200 x=34407 y=-27 sky130_fd_pr__nfet_01v8
x D3 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=57139 y=-25479 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a4 VDD s=5800,316 d=2900,158 l=40 w=100 x=83759 y=-55677 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=55279 y=-1084 sky130_fd_pr__nfet_01v8
x divider_top_0.CLK VSS divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-3485 y=-24070 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=76451 y=-41786 sky130_fd_pr__pfet_01v8
x a_n26846_n39533# VSS OUT_CORE VSS s=11600,458 d=11600,458 l=60 w=400 x=-26819 y=-38116 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.inverter_2_0.VIN VSS divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a3 VSS s=5800,316 d=2900,158 l=40 w=100 x=82147 y=-41948 sky130_fd_pr__nfet_01v8
x divider_top_0.DFF_MAG_0.TG_MAGIC_2.IN VSS divider_top_0.DFF_MAG_0.TG_MAGIC_1.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=13537 y=-26797 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.NAND_MAGIC_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=20827 y=-22191 sky130_fd_pr__nfet_01v8
x divider_top_0.CLK VSS a_35360_n22528# VSS s=8700,358 d=8700,358 l=40 w=300 x=35516 y=-22527 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.VOUT a_40670_n57458# VDD VDD s=29000,1116 d=29000,1116 l=40 w=500 x=40951 y=-56661 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD1 divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a1 VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=72600 y=-37474 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a4 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=-11044 y=74489 sky130_fd_pr__pfet_01v8
x divider_top_0.Q6 a_n4859_n19409# divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_0.A VSS s=11600,516 d=11600,516 l=40 w=200 x=-3828 y=-19408 sky130_fd_pr__nfet_01v8
x a_4001_n43548# VDD a_3241_n43932# VDD s=11600,516 d=5800,258 l=40 w=200 x=4075 y=-43931 sky130_fd_pr__pfet_01v8
x divider_top_0.Q2 a_2641_n26735# divider_top_0.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.B VSS s=11600,516 d=11600,516 l=40 w=200 x=3671 y=-26734 sky130_fd_pr__nfet_01v8
x OUT divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-2885 y=-40661 sky130_fd_pr__nfet_01v8
x divider_top_0.P0 a_n8675_n19007# a_n8829_n19281# VDD s=34800,1316 d=17400,658 l=40 w=600 x=-8616 y=-19006 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_1.CLK divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_3.DivideBy2_magic_1.inverter_2.IN VSS s=5800,316 d=2900,158 l=40 w=100 x=-12853 y=-54186 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_0.TG_MAGIC_0.inverter_0.OUT divider_top_2.DivideBy2_magic_0.TG_MAGIC_1.OUT divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.OUT VDD s=2900,158 d=5800,316 l=40 w=100 x=-11295 y=22346 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.CLK divider_top_0.DivideBy2_magic_1.TG_MAGIC_0.inverter_0.OUT VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=-10649 y=-19534 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.A a_3900_n21113# a_4451_n21751# VSS s=17400,716 d=8700,358 l=40 w=300 x=4411 y=-21750 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD1 a_44913_n42611# divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=45167 y=-42610 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.CLK divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-13263 y=-35187 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a3 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=37910 y=-59944 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_5.D1 divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.IN1 VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=66919 y=-21698 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_1.CLK divider_top_1.DivideBy2_magic_1.TG_MAGIC_1.IN divider_top_1.DivideBy2_magic_1.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-9756 y=-35517 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.NOR_MAGIC_0.VOUT a_20935_n58976# a_20723_n59584# VSS s=8700,358 d=17400,716 l=40 w=300 x=21400 y=-58975 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_1.B VSS a_3721_n38296# VSS s=8700,358 d=17400,716 l=40 w=300 x=4073 y=-38295 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.NAND_MAGIC_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=21133 y=-38782 sky130_fd_pr__nfet_01v8
x divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.CLK divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-14157 y=-18596 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_0.CLK divider_top_0.DivideBy2_magic_0.TG_MAGIC_2.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-13153 y=-24841 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD2 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a1 VDD s=11600,516 d=5800,258 l=40 w=200 x=80768 y=-24298 sky130_fd_pr__pfet_01v8
x divider_top_3.Q7 a_n5958_n61437# divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_0.B VSS s=11600,516 d=11600,516 l=40 w=200 x=-4927 y=-61436 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a4 VDD a_83630_n60241# VDD s=34800,1316 d=17400,658 l=40 w=600 x=83590 y=-60240 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-3624 y=-37625 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD1 VSS divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a1 VSS s=11600,516 d=5800,258 l=40 w=200 x=-10558 y=86908 sky130_fd_pr__nfet_01v8
x VSS divider_top_2.3AND_MAGIC_0.C VSS VSS s=5800,258 d=11600,516 l=40 w=200 x=-11699 y=13050 sky130_fd_pr__nfet_01v8
x a_52002_1826# OUTB VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=56760 y=2634 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=56780 y=1826 sky130_fd_pr__nfet_01v8
x F_IN divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=-8052 y=54239 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-12898 y=-15727 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=20021 y=-21218 sky130_fd_pr__pfet_01v8
x divider_top_0.Q3 VSS a_54420_n20559# VSS s=8700,358 d=8700,358 l=40 w=300 x=54576 y=-20558 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a3 VDD s=5800,316 d=2900,158 l=40 w=100 x=54080 y=-25247 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a1 divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=38104 y=-59245 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a4 VSS a_n9193_116046# VSS s=17400,716 d=8700,358 l=40 w=300 x=-9166 y=115608 sky130_fd_pr__nfet_01v8
x a_n9079_n16599# a_n11097_n16599# VDD VDD s=11600,458 d=23200,916 l=60 w=400 x=-8252 y=-16535 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_0.VOUT VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-7433 y=34082 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_1.VOUT VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=-11545 y=36079 sky130_fd_pr__pfet_01v8
x D10 a_n11559_39182# divider_top_2.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.C VDD s=11600,516 d=5800,258 l=40 w=200 x=-11558 y=39240 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a4 VDD a_41966_n60388# VDD s=34800,1316 d=17400,658 l=40 w=600 x=41926 y=-60387 sky130_fd_pr__pfet_01v8
x D12 divider_top_1.MUX_1_1.a1 VSS VSS s=5800,258 d=5800,258 l=40 w=200 x=-13147 y=-39393 sky130_fd_pr__nfet_01v8
x VCO_0.INV_1_mag_1.IN VCO_0.INV_1_mag_1.OUT VDD VDD s=11600,458 d=11600,458 l=100 w=400 x=37306 y=506 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=64233 y=-21030 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a4 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=60344 y=-59051 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_0.D1 divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=83240 y=-59129 sky130_fd_pr__pfet_01v8
x a_n26846_n40477# VDD a_n26846_n39533# VDD s=23200,916 d=11600,458 l=60 w=400 x=-26011 y=-39800 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK VSS divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-11197 y=30831 sky130_fd_pr__nfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=87460 y=55844 sky130_fd_pr__cap_mim_m3_1
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=24635 y=-56285 sky130_fd_pr__nfet_01v8
x divider_top_1.Q5 a_n999_n43548# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-11 y=-43931 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_1.VOUT a_187_n38351# a_496_n38351# VSS s=17400,716 d=8700,358 l=40 w=300 x=456 y=-38350 sky130_fd_pr__nfet_01v8
x divider_top_2.AND_1_1.inverter_2_0.VIN divider_top_2.AND_1_1.VOUT VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-5873 y=13327 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_3.P2 VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=-5817 y=-59810 sky130_fd_pr__pfet_01v8
x D19 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=58540 y=-60181 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.IN divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=23321 y=-38224 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=32337 y=-41853 sky130_fd_pr__pfet_01v8
x divider_top_0.AND_1_0.inverter_2_0.VIN VSS divider_top_0.AND_1_0.VOUT VSS s=2900,158 d=5800,316 l=40 w=100 x=-21731 y=-21544 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=100 w=400 x=31482 y=2096 sky130_fd_pr__nfet_01v8
x OUT divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=-1195 y=-41319 sky130_fd_pr__nfet_01v8
x PFD_0.PFD_UP_0/PFD_INV_2.IN VSS PFD_0.PFD_UP_0/PFD_INV_2.OUT VSS s=4872,284 d=4872,284 l=30 w=84 x=2546 y=777 sky130_fd_pr__nfet_01v8
x divider_top_3.Q1 VDD a_7260_n53505# VDD s=5800,258 d=5800,258 l=40 w=200 x=7974 y=-53504 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=82147 y=-41717 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a4 VDD s=5800,316 d=2900,158 l=40 w=100 x=-7499 y=97154 sky130_fd_pr__pfet_01v8
x mirror_mag_0.ITAIL_SRC a_16418_9352# ANALOG_MUX_MAG_3.OUT VSS s=5800,258 d=5800,258 l=200 w=200 x=16418 y=9410 sky130_fd_pr__nfet_01v8_lvt
x D0 VDD divider_top_0.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_5.B VDD s=5800,258 d=11600,516 l=40 w=200 x=-6569 y=-20131 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_0.TG_MAGIC_1.OUT divider_top_0.DivideBy2_magic_0.inverter_2.IN VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-12000 y=-24841 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-10550 y=767 sky130_fd_pr__nfet_01v8
x OUTB VSS divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK VSS s=2900,158 d=2900,158 l=40 w=100 x=-198 y=-59430 sky130_fd_pr__nfet_01v8
x divider_top_3.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT divider_top_3.DFF_MAG_0.TG_MAGIC_1.IN divider_top_3.DFF_MAG_0.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=13392 y=-61864 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD3 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a1 VDD s=11600,516 d=5800,258 l=40 w=200 x=36837 y=-59116 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT VSS divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN VSS s=5800,316 d=2900,158 l=40 w=100 x=25472 y=-56943 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.A a_4598_n37704# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=5434 y=-37633 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_3.IN_1 VSS s=4933760,8904 l=2000 w=2000 x=14277 y=21303 sky130_fd_pr__cap_mim_m3_1
x divider_top_2.7b_counter_new_0.LD2 divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.inverter_2_0.VIN a_n8881_114005# VSS s=8700,358 d=17400,716 l=40 w=300 x=-8880 y=114357 sky130_fd_pr__nfet_01v8
x divider_top_0.CLK VDD divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK VDD s=5800,258 d=5800,258 l=40 w=200 x=-1599 y=-21034 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a4 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=29774 y=-37671 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_0.TG_MAGIC_1.inverter_0.OUT divider_top_1.DivideBy2_magic_0.TG_MAGIC_1.IN divider_top_1.DivideBy2_magic_0.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-9952 y=-40029 sky130_fd_pr__pfet_01v8
x S2 VDD ANALOG_MUX_MAG_4.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=4757 y=2013 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.CLK divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.IN divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=-12958 y=-23853 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a3 a_55754_n42863# a_55656_n42251# VDD s=17400,658 d=34800,1316 l=40 w=600 x=56023 y=-42250 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_0.CLK divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_1.DivideBy2_magic_0.inverter_2.IN VSS s=2900,158 d=5800,316 l=40 w=100 x=-12968 y=-41002 sky130_fd_pr__nfet_01v8
x divider_top_2.DFF_MAG_0.TG_MAGIC_1.OUT VDD divider_top_2.DFF_MAG_0.TG_MAGIC_2.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=-12328 y=46752 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_1.D1 a_29312_n58698# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=29370 y=-58697 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD1 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=46100 y=-55702 sky130_fd_pr__pfet_01v8
x VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.OUT Tapered_Buffer_mag_5.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=44655 y=2455 sky130_fd_pr__nfet_01v8
x divider_top_3.MUX_1_2.SEL divider_top_3.MUX_1_2.a1 VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-17139 y=-56198 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD3 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=28094 y=-37541 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=12794 y=1049 sky130_fd_pr__nfet_01v8
x divider_top_0.DFF_MAG_0.TG_MAGIC_3.CLK VDD divider_top_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VDD s=11600,516 d=5800,258 l=40 w=200 x=11500 y=-25859 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.VOUT a_66410_n39286# a_66410_n38490# VDD s=14500,558 d=29000,1116 l=40 w=500 x=66835 y=-38489 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a1 divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=-7559 y=70024 sky130_fd_pr__pfet_01v8
x Tapered_Buffer_mag_5.IN VDD a_50799_n277# VDD s=23200,916 d=11600,458 l=60 w=400 x=50739 y=-276 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN VSS divider_top_3.LD VSS s=2900,158 d=5800,316 l=40 w=100 x=22934 y=-59196 sky130_fd_pr__nfet_01v8
x divider_top_3.Q7 VSS divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.NOR_MAGIC_1.VOUT VSS s=11600,516 d=5800,258 l=40 w=200 x=18919 y=-58857 sky130_fd_pr__nfet_01v8
x a_24462_n59506# VDD divider_top_3.7b_counter_new_0.LD2 VDD s=40600,1516 d=20300,758 l=40 w=700 x=24822 y=-59505 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD2 divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=66911 y=-40975 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_2.D1 a_n10476_69664# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=-10475 y=69722 sky130_fd_pr__nfet_01v8
x a_n9457_1489# VDD a_n13363_1489# VDD s=11600,458 d=11600,458 l=60 w=400 x=-8748 y=1575 sky130_fd_pr__pfet_01v8
x divider_top_3.Q3 a_7714_n59408# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=8701 y=-59791 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_5.D1 VSS divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.IN1 VSS s=17400,716 d=17400,716 l=40 w=300 x=-9163 y=100232 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.OUT VDD divider_top_1.MUX_1_1.IN2 VDD s=5800,258 d=5800,258 l=40 w=200 x=-14100 y=-36505 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a3 a_73563_n42168# a_73661_n42780# VDD s=34800,1316 d=17400,658 l=40 w=600 x=73832 y=-42167 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_3.IN_1 VSS s=4933760,8904 l=2000 w=2000 x=4997 y=18691 sky130_fd_pr__cap_mim_m3_1
x VSS VSS a_62865_n42511# VSS s=8700,358 d=8700,358 l=40 w=300 x=63021 y=-42510 sky130_fd_pr__nfet_01v8
x VSS divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=66689 y=-42004 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.VOUT VDD a_75563_n38473# VDD s=29000,1116 d=14500,558 l=40 w=500 x=75523 y=-38472 sky130_fd_pr__pfet_01v8
x divider_top_0.CLK VDD divider_top_0.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=-19056 y=-20567 sky130_fd_pr__pfet_01v8
x divider_top_0.AND_1_0.inverter_2_0.VIN divider_top_0.AND_1_0.VOUT VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-21731 y=-21313 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.CLK VDD divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.inverter_0.OUT VDD s=5800,258 d=11600,516 l=40 w=200 x=-13863 y=-23523 sky130_fd_pr__pfet_01v8
x divider_top_0.P0 a_n8648_n23941# a_n8802_n24215# VDD s=34800,1316 d=17400,658 l=40 w=600 x=-8589 y=-23940 sky130_fd_pr__pfet_01v8
x divider_top_3.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_3.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=16899 y=-61499 sky130_fd_pr__nfet_01v8
x divider_top_0.CLK divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=20926 y=-21583 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=45972 y=-41872 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a1 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=-11043 y=73586 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.inverter_2_0.VIN VSS divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a3 VSS s=5800,316 d=2900,158 l=40 w=100 x=85117 y=-25388 sky130_fd_pr__nfet_01v8
x D17 divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=36909 y=-60145 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a3 a_n12646_116038# VSS VSS s=8700,358 d=17400,716 l=40 w=300 x=-12619 y=115698 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.inverter_2_0.VIN VSS divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a3 VSS s=5800,316 d=2900,158 l=40 w=100 x=-11826 y=114762 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-14786 y=-15727 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK VSS divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-3485 y=-21972 sky130_fd_pr__nfet_01v8
x divider_top_0.Q2 a_17775_n22502# a_17465_n22502# VDD s=17400,658 d=34800,1316 l=40 w=600 x=17833 y=-22501 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a1 a_32980_n58729# divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=33234 y=-58728 sky130_fd_pr__nfet_01v8
x divider_top_0.DivideBy2_magic_1.CLK divider_top_0.DivideBy2_magic_1.TG_MAGIC_1.OUT divider_top_0.DivideBy2_magic_1.TG_MAGIC_1.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-10748 y=-18926 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=28677 y=-38369 sky130_fd_pr__pfet_01v8
x divider_top_1.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD divider_top_1.MUX_1_2.a4 VDD s=5800,316 d=2900,158 l=40 w=100 x=-16750 y=-37857 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=56341 y=-1084 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=57285 y=-4131 sky130_fd_pr__nfet_01v8
x divider_top_3.MUX_1_1.IN2 VSS a_n12725_n55709# VSS s=8700,358 d=8700,358 l=40 w=300 x=-12568 y=-55708 sky130_fd_pr__nfet_01v8
x VCO_0.INV_1_mag_2.IN VDD VCO_0.INV_1_mag_3.IN VDD s=5800,258 d=11600,516 l=100 w=200 x=29075 y=1468 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD1 a_47883_n26051# divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=48137 y=-26050 sky130_fd_pr__nfet_01v8
x divider_top_1.MUX_1_2.SEL divider_top_1.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=-18064 y=-37158 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_2.P2 VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=-11197 y=26486 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD3 VSS divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a1 VSS s=11600,516 d=5800,258 l=40 w=200 x=28495 y=-58775 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a4 a_29858_n60346# VDD VDD s=17400,658 d=34800,1316 l=40 w=600 x=29916 y=-60345 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a1 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=46166 y=-41173 sky130_fd_pr__pfet_01v8
x a_51799_n1085# OUT VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=55849 y=-276 sky130_fd_pr__pfet_01v8
x Tapered_Buffer_mag_3.IN a_50799_n3324# VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=51149 y=-4131 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_0.VOUT VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=2562 y=-59780 sky130_fd_pr__pfet_01v8
x S7 F_IN divider_top_0.CLK VSS s=5800,258 d=5800,258 l=40 w=200 x=64327 y=-3766 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.IN VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=25864 y=-56005 sky130_fd_pr__pfet_01v8
x a_8211_n1707# VDD a_8683_n1707# VDD s=23200,916 d=11600,458 l=60 w=400 x=9299 y=-898 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD3 divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=35712 y=-21990 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_1.CLK VDD divider_top_3.DivideBy2_magic_1.TG_MAGIC_2.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-11654 y=-54616 sky130_fd_pr__pfet_01v8
x F_IN VSS divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK VSS s=5800,316 d=2900,158 l=40 w=100 x=-8710 y=52059 sky130_fd_pr__nfet_01v8
x divider_top_0.DivideBy2_magic_1.inverter_2.IN divider_top_0.DivideBy2_magic_1.TG_MAGIC_1.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-12098 y=-18596 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.inverter_0.OUT divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-3977 y=-57039 sky130_fd_pr__pfet_01v8
x a_n6748_n43578# divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_0.B a_n6759_n43932# VDD s=5800,258 d=11600,516 l=40 w=200 x=-6602 y=-43931 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=12517 y=-1706 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_2.TG_ANALOG_MUX_0.inverter_0.OUT ANALOG_MUX_MAG_2.OUT VSS VDD s=5800,258 d=11600,516 l=40 w=200 x=-2823 y=-1609 sky130_fd_pr__pfet_01v8
x divider_top_0.P3 VDD divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.IN VDD s=11600,516 d=5800,258 l=40 w=200 x=-7218 y=-22352 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_0.D1 a_83084_n58593# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=83142 y=-58592 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_0.inverter_2.IN divider_top_1.DivideBy2_magic_0.TG_MAGIC_1.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-11596 y=-40114 sky130_fd_pr__pfet_01v8
x divider_top_2.MUX_1_2.SEL divider_top_2.MUX_1_2.a1 VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-7965 y=14772 sky130_fd_pr__pfet_01v8
x D19 a_7270_n59792# divider_top_3.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.C VDD s=11600,516 d=5800,258 l=40 w=200 x=7328 y=-59791 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.inverter_2_0.VIN VSS divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a3 VSS s=5800,316 d=2900,158 l=40 w=100 x=28383 y=-38600 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.3AND_MAGIC_0.VOUT VDD divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.NAND_MAGIC_0.OUT VDD s=23200,916 d=11600,458 l=40 w=400 x=21191 y=-23573 sky130_fd_pr__pfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=28940 y=39008 sky130_fd_pr__cap_mim_m3_1
x divider_top_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT divider_top_0.DFF_MAG_0.TG_MAGIC_3.IN divider_top_0.DFF_MAG_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=14495 y=-27162 sky130_fd_pr__pfet_01v8
x divider_top_2.Q6 a_n13836_29190# VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=-13203 y=30103 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a3 a_45760_n25694# a_45858_n26306# VDD s=34800,1316 d=17400,658 l=40 w=600 x=46029 y=-25693 sky130_fd_pr__pfet_01v8
x a_752_n35602# divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_1.A a_741_n35394# VDD s=5800,258 d=11600,516 l=40 w=200 x=897 y=-35393 sky130_fd_pr__pfet_01v8
x a_2554_n26987# divider_top_0.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.B a_2543_n27341# VDD s=5800,258 d=11600,516 l=40 w=200 x=2699 y=-27340 sky130_fd_pr__pfet_01v8
x a_n13836_33414# VSS a_n13204_33454# VSS s=11600,516 d=11600,516 l=40 w=200 x=-13203 y=33414 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.inverter_0.OUT divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-1980 y=-38928 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-7599 y=79496 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_0.A divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT a_2116_n41132# VSS s=8700,358 d=8700,358 l=40 w=300 x=2272 y=-41131 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=49941 y=-24614 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a4 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=68395 y=-40874 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD3 VSS divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a1 VSS s=5800,258 d=11600,516 l=40 w=200 x=32359 y=-58806 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-11013 y=70429 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_1.TG_MAGIC_1.inverter_0.OUT divider_top_1.DivideBy2_magic_1.TG_MAGIC_1.OUT divider_top_1.DivideBy2_magic_1.TG_MAGIC_1.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-10050 y=-35102 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_2.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_0.VOUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-11147 y=30024 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=85117 y=-25157 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=57606 y=1826 sky130_fd_pr__nfet_01v8
x divider_top_3.Q2 a_4042_n54111# divider_top_3.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.B VSS s=11600,516 d=11600,516 l=40 w=200 x=5072 y=-54110 sky130_fd_pr__nfet_01v8
x divider_top_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=15106 y=-26797 sky130_fd_pr__nfet_01v8
x VSS divider_top_3.3AND_MAGIC_0.C a_n19018_n59441# VDD s=23200,916 d=11600,458 l=40 w=400 x=-18748 y=-59440 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a1 a_27919_n20543# divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=28173 y=-20542 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD1 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a1 VDD s=11600,516 d=5800,258 l=40 w=200 x=71404 y=-24336 sky130_fd_pr__pfet_01v8
x OUT divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-4581 y=-41699 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=82449 y=-38264 sky130_fd_pr__pfet_01v8
x a_n12684_106674# VDD divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.VOUT VDD s=34800,1316 d=34800,1316 l=40 w=600 x=-12045 y=106757 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD2 VSS divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a1 VSS s=11600,516 d=5800,258 l=40 w=200 x=82267 y=-58670 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_0.D1 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.IN1 VDD s=17400,716 d=8700,358 l=40 w=300 x=-8112 y=118651 sky130_fd_pr__pfet_01v8
x OUT divider_top_1.DFF_MAG_0.TG_MAGIC_2.IN divider_top_1.DFF_MAG_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=15803 y=-42780 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_3.inverter_0.OUT ANALOG_MUX_MAG_3.IN_1 ANALOG_MUX_MAG_3.OUT VSS s=5800,258 d=5800,258 l=40 w=200 x=22096 y=-517 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a3 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=64733 y=-56430 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.NAND_MAGIC_0.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=21133 y=-39197 sky130_fd_pr__pfet_01v8
x divider_top_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT divider_top_0.LD divider_top_0.DFF_MAG_0.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=12405 y=-25774 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_1.TG_MAGIC_1.OUT VDD divider_top_2.DivideBy2_magic_1.inverter_2.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=-6383 y=21018 sky130_fd_pr__pfet_01v8
x D9 a_n13810_36172# divider_top_2.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.B VDD s=11600,516 d=5800,258 l=40 w=200 x=-13809 y=36230 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a3 a_n9193_116046# VSS VSS s=8700,358 d=17400,716 l=40 w=300 x=-9166 y=115706 sky130_fd_pr__nfet_01v8
x S3 ANALOG_MUX_MAG_0.TG_ANALOG_MUX_0.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=5524 y=-1371 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_5.B VSS a_n6945_n19409# VSS s=11600,516 d=11600,516 l=40 w=200 x=-6984 y=-19408 sky130_fd_pr__nfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=50220 y=16560 sky130_fd_pr__cap_mim_m3_1
x divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT VDD divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_0.VOUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-7433 y=34180 sky130_fd_pr__pfet_01v8
x divider_top_1.Q4 a_63872_n37084# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=63930 y=-37083 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD2 VSS divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a1 VSS s=5800,258 d=11600,516 l=40 w=200 x=-10468 y=118043 sky130_fd_pr__nfet_01v8
x a_88021_8579# a_87589_8579# a_88189_8413# VSS s=30240,1004 d=30240,1004 l=168 w=0 x=88021 y=8579 sky130_fd_pr__res_xhigh_po_0p35
x a_59422_n42894# VDD divider_top_1.Q4 VDD s=34800,1316 d=34800,1316 l=40 w=600 x=59903 y=-42281 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a1 divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.inverter_2_0.VIN a_37049_n40598# VSS s=8700,358 d=17400,716 l=40 w=300 x=37401 y=-40597 sky130_fd_pr__nfet_01v8
x divider_top_2.AND_1_1.inverter_2_0.VIN VDD divider_top_2.AND_1_1.VOUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-5873 y=13425 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_0.TG_ANALOG_MUX_0.inverter_0.OUT DN_INPUT ANALOG_MUX_MAG_0.OUT VDD s=11600,516 d=5800,258 l=40 w=200 x=6072 y=-1751 sky130_fd_pr__pfet_01v8
x divider_top_0.CLK divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT divider_top_0.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_0.VOUT VSS s=5800,316 d=2900,158 l=40 w=100 x=-3680 y=-21364 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a1 divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.inverter_2_0.VIN a_83092_n55140# VSS s=8700,358 d=17400,716 l=40 w=300 x=83444 y=-55139 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_5.D1 divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=64020 y=-41073 sky130_fd_pr__pfet_01v8
x divider_top_0.OUT1 VDD a_n9079_n16599# VDD s=23200,916 d=11600,458 l=60 w=400 x=-8004 y=-16535 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD3 VSS divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a1 VSS s=5800,258 d=11600,516 l=40 w=200 x=27298 y=-20620 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD1 VSS divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a1 VSS s=5800,258 d=11600,516 l=40 w=200 x=45994 y=-58825 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_0.CLK VSS divider_top_3.DivideBy2_magic_0.TG_MAGIC_2.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-11654 y=-59163 sky130_fd_pr__nfet_01v8
x a_52002_1826# VSS OUTB VSS s=11600,458 d=11600,458 l=60 w=400 x=53122 y=1826 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_0.VOUT a_n364_n41709# a_187_n41075# VSS s=17400,716 d=8700,358 l=40 w=300 x=147 y=-41074 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-7499 y=97252 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD1 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=-7435 y=87014 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=73182 y=-24466 sky130_fd_pr__pfet_01v8
x a_n28666_n58622# a_n28666_n57678# VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=-28639 y=-57795 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_1.VOUT VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=-7435 y=36079 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-5378 y=-24120 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_2.inverter_0.OUT divider_top_0.OUT1 ANALOG_MUX_MAG_2.OUT VSS s=5800,258 d=5800,258 l=40 w=200 x=-3313 y=-880 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_1.inverter_2.IN divider_top_3.DivideBy2_magic_1.TG_MAGIC_1.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-10893 y=-53578 sky130_fd_pr__nfet_01v8
x D12 a_n21522_n41600# divider_top_1.3AND_MAGIC_0.A VDD s=34800,1316 d=17400,658 l=40 w=600 x=-21252 y=-41599 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT VSS divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_0.VOUT VSS s=2900,158 d=2900,158 l=40 w=100 x=1663 y=-41438 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD1 VSS divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a1 VSS s=11600,516 d=5800,258 l=40 w=200 x=-10623 y=81378 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD1 divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=48235 y=-25513 sky130_fd_pr__pfet_01v8
x D17 a_n21349_n54793# a_n21039_n54794# VSS s=8700,358 d=17400,716 l=40 w=300 x=-20882 y=-54793 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD1 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a1 VDD s=11600,516 d=5800,258 l=40 w=200 x=76473 y=-59069 sky130_fd_pr__pfet_01v8
x divider_top_3.P0 VSS a_n7428_n53983# VSS s=17400,716 d=8700,358 l=40 w=300 x=-7004 y=-54320 sky130_fd_pr__nfet_01v8
x divider_top_1.Q5 VSS divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.NOR_MAGIC_0.VOUT VSS s=11600,516 d=5800,258 l=40 w=200 x=19162 y=-40746 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.IN divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-4778 y=-40711 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a3 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=83242 y=-59828 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.inverter_2_0.VIN VSS divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a4 VSS s=5800,316 d=2900,158 l=40 w=100 x=28684 y=-20849 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a3 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=63728 y=-42003 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=73888 y=-37604 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN VSS s=5800,316 d=2900,158 l=40 w=100 x=-4979 y=-56066 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=37320 y=-21091 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a4 VDD s=5800,316 d=2900,158 l=40 w=100 x=28578 y=-24533 sky130_fd_pr__pfet_01v8
x divider_top_2.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_2.DFF_MAG_0.TG_MAGIC_2.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-12328 y=46850 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.inverter_0.OUT divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-11655 y=-53213 sky130_fd_pr__pfet_01v8
x OUT VSS divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=23026 y=-38832 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=-11002 y=62087 sky130_fd_pr__pfet_01v8
x a_n28666_n58622# a_n28666_n57678# VDD VDD s=11600,458 d=23200,916 l=60 w=400 x=-27831 y=-56175 sky130_fd_pr__pfet_01v8
x divider_top_2.Q2 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=-7598 y=78593 sky130_fd_pr__pfet_01v8
x a_51327_n4132# VSS a_51799_n4132# VSS s=11600,458 d=11600,458 l=60 w=400 x=52211 y=-4131 sky130_fd_pr__nfet_01v8
x a_n16071_n54447# VSS divider_top_3.OUT1 VSS s=17400,716 d=17400,716 l=40 w=300 x=-15672 y=-54446 sky130_fd_pr__nfet_01v8
x OUT divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT divider_top_1.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_0.VOUT VSS s=5800,316 d=2900,158 l=40 w=100 x=-2982 y=-37955 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.VOUT a_86551_n57342# divider_top_3.7b_counter_new_0.mod_dff_magic_0.D1 VSS s=14500,558 d=29000,1116 l=40 w=500 x=86609 y=-57341 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=-8052 y=56547 sky130_fd_pr__nfet_01v8
x divider_top_3.MUX_1_0.IN1 a_n16715_n61707# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=-16656 y=-61706 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_2.D1 VSS a_n10476_69664# VSS s=8700,358 d=8700,358 l=40 w=300 x=-10475 y=69820 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD3 divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a1 VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=40292 y=-41036 sky130_fd_pr__pfet_01v8
x OUTB divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.IN divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=21324 y=-56335 sky130_fd_pr__nfet_01v8
x divider_top_0.Q5 divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=72483 y=-21012 sky130_fd_pr__pfet_01v8
x divider_top_0.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD divider_top_0.MUX_1_1.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=-12067 y=-22242 sky130_fd_pr__pfet_01v8
x VCO_0.INV_1_mag_5.IN VCO_0.INV_1_mag_5.OUT VDD VDD s=11600,458 d=23200,916 l=100 w=400 x=36217 y=1462 sky130_fd_pr__pfet_01v8
x divider_top_1.Q7 a_n6443_n43932# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-5630 y=-43931 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.VOUT a_66880_n39286# VSS VSS s=29000,1116 d=29000,1116 l=40 w=500 x=67063 y=-39285 sky130_fd_pr__nfet_01v8
x VSS VDD a_n4248_n35602# VDD s=11600,516 d=5800,258 l=40 w=200 x=-2918 y=-35393 sky130_fd_pr__pfet_01v8
x divider_top_0.CLK divider_top_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_0.DFF_MAG_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=15301 y=-26189 sky130_fd_pr__nfet_01v8
x a_56465_n57521# VDD divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.VOUT VDD s=34800,1316 d=34800,1316 l=40 w=600 x=56946 y=-56908 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD2 divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a1 VSS VSS s=5800,258 d=5800,258 l=40 w=200 x=81662 y=-40559 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=66894 y=-25212 sky130_fd_pr__pfet_01v8
x VSS VSS divider_top_2.3AND_MAGIC_0.B VSS s=11600,516 d=5800,258 l=40 w=200 x=-11698 y=12047 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_1.inverter_0.OUT VDD ANALOG_MUX_MAG_1.TG_ANALOG_MUX_1.inverter_0.OUT VDD s=5800,258 d=11600,516 l=40 w=200 x=-2295 y=1837 sky130_fd_pr__pfet_01v8
x divider_top_1.Q5 a_n1443_n43932# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-630 y=-43931 sky130_fd_pr__pfet_01v8
x divider_top_1.MUX_1_0.AND_1_1.inverter_2_0.VIN VSS divider_top_1.MUX_1_0.a4 VSS s=2900,158 d=5800,316 l=40 w=100 x=-16456 y=-43088 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a1 divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=-11043 y=73684 sky130_fd_pr__pfet_01v8
x divider_top_2.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT divider_top_2.DFF_MAG_0.TG_MAGIC_1.IN divider_top_2.DFF_MAG_0.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-13631 y=45108 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_1.CLK divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.CLK VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=-9375 y=-19534 sky130_fd_pr__nfet_01v8
x a_n15003_n16599# DIV_OUT VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=-11462 y=-16535 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a3 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-11826 y=114860 sky130_fd_pr__nfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=87460 y=72680 sky130_fd_pr__cap_mim_m3_1
x VSS divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=76545 y=-60098 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_1.TG_MAGIC_2.inverter_0.OUT divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_3.DivideBy2_magic_1.inverter_2.IN VDD s=5800,316 d=2900,158 l=40 w=100 x=-12853 y=-54601 sky130_fd_pr__pfet_01v8
x S4 ANALOG_MUX_MAG_5.OUT VCTRL_IN VSS s=5800,258 d=11600,516 l=40 w=200 x=22022 y=2449 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=82750 y=-20975 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=55397 y=-1084 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK VDD divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-1276 y=-59810 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.NAND_MAGIC_0.OUT divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=20337 y=-22191 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.IN divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-4582 y=-40296 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD1 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a1 VDD s=11600,516 d=5800,258 l=40 w=200 x=72110 y=-37474 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD3 divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=32359 y=-59136 sky130_fd_pr__pfet_01v8
x VCO_0.INV_1_mag_5.IN VDD VCO_0.INV_1_mag_5.OUT VDD s=11600,458 d=11600,458 l=100 w=400 x=35743 y=1462 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD2 divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=81070 y=-20845 sky130_fd_pr__pfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=50220 y=27784 sky130_fd_pr__cap_mim_m3_1
x a_2204_n61659# VDD a_1444_n62043# VDD s=11600,516 d=5800,258 l=40 w=200 x=2278 y=-62042 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_1.CLK divider_top_3.DivideBy2_magic_1.inverter_2.IN divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-12363 y=-54186 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT VSS divider_top_0.P3 VSS s=2900,158 d=2900,158 l=40 w=100 x=-7120 y=-21314 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a4 VSS a_64508_n42797# VSS s=17400,716 d=8700,358 l=40 w=300 x=64468 y=-42796 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a3 VDD s=5800,316 d=2900,158 l=40 w=100 x=37420 y=-59944 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a4 a_n12039_119210# VDD VDD s=17400,658 d=34800,1316 l=40 w=600 x=-12038 y=119268 sky130_fd_pr__pfet_01v8
x a_89157_9243# a_88725_9077# a_89325_9243# VSS s=30240,1004 d=30240,1004 l=168 w=0 x=89157 y=9243 sky130_fd_pr__res_xhigh_po_0p35
x VCO_0.Divide_By_2_magic_0.CLK VSS VCO_0.Divide_By_2_magic_0.TG_MAGIC_1.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=41314 y=1797 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD3 divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=27272 y=-21979 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.inverter_2_0.VIN VSS divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a4 VSS s=5800,316 d=2900,158 l=40 w=100 x=82456 y=-20744 sky130_fd_pr__nfet_01v8
x F_IN divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-8710 y=52157 sky130_fd_pr__nfet_01v8
x D9 a_n5272_36172# divider_top_2.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.B VDD s=11600,516 d=5800,258 l=40 w=200 x=-5271 y=36230 sky130_fd_pr__pfet_01v8
x a_8211_n1707# a_8683_n1707# VDD VDD s=11600,458 d=23200,916 l=60 w=400 x=11069 y=-898 sky130_fd_pr__pfet_01v8
x divider_top_0.CLK divider_top_0.DFF_MAG_0.TG_MAGIC_1.IN divider_top_0.DFF_MAG_0.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=11795 y=-26747 sky130_fd_pr__nfet_01v8
x D13 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=39776 y=-42065 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD2 divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a1 VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=67107 y=-40975 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_0.VOUT VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=1565 y=-37786 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-26819 y=-34930 sky130_fd_pr__nfet_01v8
x Tapered_Buffer_mag_5.IN VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=44753 y=1417 sky130_fd_pr__pfet_01v8
x divider_top_0.MUX_1_1.IN2 VDD divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.IN VDD s=5800,258 d=11600,516 l=40 w=200 x=-14700 y=-18596 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN VDD s=5800,316 d=2900,158 l=40 w=100 x=-6380 y=-25093 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.CLK VDD divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.inverter_0.OUT VDD s=5800,258 d=11600,516 l=40 w=200 x=-13165 y=-40114 sky130_fd_pr__pfet_01v8
x divider_top_1.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD divider_top_1.MUX_1_1.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=-11369 y=-38833 sky130_fd_pr__pfet_01v8
x OUTB a_82093_n57114# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=82151 y=-57113 sky130_fd_pr__nfet_01v8
x a_7724_1857# VDD a_8252_1049# VDD s=11600,458 d=11600,458 l=60 w=400 x=8974 y=1857 sky130_fd_pr__pfet_01v8
x a_52002_1826# OUTB VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=57940 y=2634 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a3 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=36517 y=-21789 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=57960 y=1826 sky130_fd_pr__nfet_01v8
x F_IN a_n8919_104641# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=-8918 y=104699 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=-7599 y=79594 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.CLK VDD divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-14059 y=-23523 sky130_fd_pr__pfet_01v8
x a_6303_n26957# a_5543_n27341# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=6475 y=-27340 sky130_fd_pr__pfet_01v8
x divider_top_3.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_3.MUX_1_1.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-10960 y=-56944 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.CLK divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.IN divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-11753 y=-58555 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a1 a_55821_n55261# divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=56075 y=-55260 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=-11013 y=70527 sky130_fd_pr__pfet_01v8
x a_8724_1049# UP_OUT VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=11830 y=1857 sky130_fd_pr__pfet_01v8
x divider_top_1.3AND_MAGIC_0.A a_n22209_n44044# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-21372 y=-44017 sky130_fd_pr__pfet_01v8
x a_28563_n22803# VDD divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.VOUT VDD s=34800,1316 d=34800,1316 l=40 w=600 x=29044 y=-22190 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.inverter_2_0.VIN VSS divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a3 VSS s=5800,316 d=2900,158 l=40 w=100 x=46389 y=-56761 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_2.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_0.VOUT divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-11147 y=30122 sky130_fd_pr__nfet_01v8
x S7 F_IN divider_top_0.CLK VSS s=5800,258 d=5800,258 l=40 w=200 x=64523 y=-3766 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a3 a_29964_n57505# a_29866_n56893# VDD s=17400,658 d=34800,1316 l=40 w=600 x=30233 y=-56892 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_5.inverter_0.OUT ANALOG_MUX_MAG_5.OUT ANALOG_MUX_MAG_3.OUT VSS s=5800,258 d=5800,258 l=40 w=200 x=21434 y=2832 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.A VDD a_3900_n21113# VDD s=11600,516 d=5800,258 l=40 w=200 x=4638 y=-21042 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_0.CLK divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_3.DivideBy2_magic_0.inverter_2.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-12657 y=-59113 sky130_fd_pr__nfet_01v8
x D15 VSS a_6763_n41075# VSS s=11600,516 d=11600,516 l=40 w=200 x=6723 y=-41074 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.IN divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=22819 y=-21633 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT VSS divider_top_1.P3 VSS s=2900,158 d=2900,158 l=40 w=100 x=-6422 y=-37905 sky130_fd_pr__nfet_01v8
x PFD_0.PFD_UP_1/PFD_INV_0.IN VDD PFD_0.PFD_UP_1/PFD_INV_2.IN VDD s=10440,476 d=10440,476 l=60 w=180 x=1882 y=1639 sky130_fd_pr__pfet_01v8
x VCO_0.INV_1_mag_3.IN VCO_0.INV_1_mag_3.OUT VDD VDD s=11600,458 d=11600,458 l=100 w=400 x=30534 y=440 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a4 a_67380_n25625# VDD VDD s=17400,658 d=34800,1316 l=40 w=600 x=67438 y=-25624 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_0.D1 a_n10360_114996# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=-10359 y=115054 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=28978 y=-21080 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_0.VOUT a_n511_n21760# a_n1062_n21122# VSS s=8700,358 d=17400,716 l=40 w=300 x=-452 y=-21759 sky130_fd_pr__nfet_01v8
x divider_top_1.AND_1_1.inverter_2_0.VIN divider_top_1.AND_1_1.VOUT VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-19091 y=-35995 sky130_fd_pr__pfet_01v8
x divider_top_3.Q5 VSS a_73728_n55178# VSS s=8700,358 d=8700,358 l=40 w=300 x=73884 y=-55177 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_1.TG_ANALOG_MUX_1.inverter_0.OUT Tapered_Buffer_mag_0.IN ANALOG_MUX_MAG_1.OUT VDD s=11600,516 d=5800,258 l=40 w=200 x=-2041 y=1837 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-3722 y=-38563 sky130_fd_pr__nfet_01v8
x a_51327_n1085# VDD a_51799_n1085# VDD s=11600,458 d=11600,458 l=60 w=400 x=53123 y=-276 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD1 divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=45994 y=-59155 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a4 VSS a_n9298_62274# VSS s=17400,716 d=8700,358 l=40 w=300 x=-9271 y=61836 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.inverter_0.OUT VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=-3682 y=-56016 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=25063 y=-39212 sky130_fd_pr__pfet_01v8
x D17 divider_top_3.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.A a_7260_n62043# VDD s=5800,258 d=11600,516 l=40 w=200 x=7416 y=-62042 sky130_fd_pr__pfet_01v8
x OUT VSS divider_top_1.DFF_MAG_0.TG_MAGIC_3.CLK VSS s=5800,316 d=2900,158 l=40 w=100 x=11316 y=-42730 sky130_fd_pr__nfet_01v8
x divider_top_0.Q2 VDD a_2859_n18803# VDD s=5800,258 d=5800,258 l=40 w=200 x=3573 y=-18802 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.VOUT a_76736_n57380# VSS VSS s=29000,1116 d=29000,1116 l=40 w=500 x=76919 y=-57379 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=22870 y=-57323 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=-11197 y=28794 sky130_fd_pr__nfet_01v8
x divider_top_1.MUX_1_1.a3 a_n11883_n38224# a_n11785_n37312# VDD s=34800,1316 d=17400,658 l=40 w=600 x=-11613 y=-38223 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a4 VDD s=5800,316 d=2900,158 l=40 w=100 x=29284 y=-37671 sky130_fd_pr__pfet_01v8
x divider_top_1.AND_1_0.inverter_2_0.VIN divider_top_1.AND_1_0.VOUT VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-21229 y=-37904 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_3.IN_1 VSS s=4933760,8904 l=2000 w=2000 x=4997 y=16079 sky130_fd_pr__cap_mim_m3_1
x divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK VSS divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.inverter_0.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=-2280 y=-56674 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT VDD divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_0.VOUT VDD s=2900,158 d=2900,158 l=40 w=100 x=1565 y=-37555 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.CLK divider_top_2.DivideBy2_magic_1.TG_MAGIC_1.OUT divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=-5953 y=21758 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_1.TG_MAGIC_1.OUT divider_top_2.DivideBy2_magic_1.inverter_2.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-6383 y=21116 sky130_fd_pr__pfet_01v8
x a_n15003_n16599# DIV_OUT VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=-13350 y=-16535 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD2 divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=81044 y=-21874 sky130_fd_pr__pfet_01v8
x divider_top_0.P2 a_n8802_n24215# VSS VSS s=8700,358 d=17400,716 l=40 w=300 x=-8280 y=-24552 sky130_fd_pr__nfet_01v8
x a_32230_n57447# VDD divider_top_3.7b_counter_new_0.mod_dff_magic_1.D1 VDD s=29000,1116 d=29000,1116 l=40 w=500 x=32739 y=-56650 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.inverter_0.OUT divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-2176 y=-38928 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_1.B VSS a_4424_n56407# VSS s=8700,358 d=17400,716 l=40 w=300 x=4776 y=-56406 sky130_fd_pr__nfet_01v8
x VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.inverter_0.OUT VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.OUT VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.IN VDD s=2900,158 d=5800,316 l=40 w=100 x=43403 y=1432 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_6.D1 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.IN1 VDD s=17400,716 d=8700,358 l=40 w=300 x=75974 y=-21681 sky130_fd_pr__pfet_01v8
x divider_top_0.CLK VDD divider_top_0.DFF_MAG_0.TG_MAGIC_3.CLK VDD s=5800,258 d=11600,516 l=40 w=200 x=11010 y=-25859 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=73682 y=-59866 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a1 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=86303 y=-41049 sky130_fd_pr__pfet_01v8
x a_51002_2634# VDD a_51530_1826# VDD s=11600,458 d=11600,458 l=60 w=400 x=52016 y=2634 sky130_fd_pr__pfet_01v8
x divider_top_3.P0 VDD divider_top_3.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=-17655 y=-60269 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_2.DivideBy2_magic_0.Q VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=-10930 y=18220 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=56880 y=-55798 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-8710 y=57678 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=13974 y=1049 sky130_fd_pr__nfet_01v8
x D10 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=-11948 y=90452 sky130_fd_pr__pfet_01v8
x divider_top_3.Q7 VDD a_n5296_n53743# VDD s=11600,516 d=5800,258 l=40 w=200 x=-4406 y=-53504 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD1 VSS divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a1 VSS s=11600,516 d=5800,258 l=40 w=200 x=54293 y=-40680 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-26819 y=-35756 sky130_fd_pr__nfet_01v8
x S3 DN_INPUT ANALOG_MUX_MAG_0.OUT VSS s=11600,516 d=5800,258 l=40 w=200 x=6072 y=-1405 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD1 divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.inverter_2_0.VIN a_72018_n42494# VSS s=8700,358 d=17400,716 l=40 w=300 x=72370 y=-42493 sky130_fd_pr__nfet_01v8
x D1 VSS a_39020_n26012# VSS s=8700,358 d=8700,358 l=40 w=300 x=39176 y=-26011 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a4 VDD a_86595_n42161# VDD s=34800,1316 d=17400,658 l=40 w=600 x=86555 y=-42160 sky130_fd_pr__pfet_01v8
x F_IN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=-8381 y=104699 sky130_fd_pr__pfet_01v8
x divider_top_2.AND_1_1.inverter_2_0.VIN divider_top_2.AND_1_1.VOUT VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-5873 y=13523 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,516 l=100 w=200 x=29552 y=-20 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=23200,916 l=60 w=400 x=-28639 y=-52367 sky130_fd_pr__nfet_01v8
x mirror_mag_0.ITAIL_SINK ANALOG_MUX_MAG_3.OUT a_15188_9347# VDD s=11600,516 d=5800,258 l=200 w=200 x=15188 y=9147 sky130_fd_pr__pfet_01v8_lvt
x divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a1 a_40019_n24038# divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=40273 y=-24037 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=46389 y=-56530 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD1 VSS divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a1 VSS s=11600,516 d=5800,258 l=40 w=200 x=55004 y=-55338 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.3_INPUT_NOR_MAG_0.VOUT VSS a_19922_n40866# VSS s=8700,358 d=17400,716 l=40 w=300 x=20078 y=-40865 sky130_fd_pr__nfet_01v8
x VSS a_75686_n42525# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=75744 y=-42524 sky130_fd_pr__nfet_01v8
x a_6252_n35602# VSS a_6339_n36000# VSS s=11600,516 d=11600,516 l=40 w=200 x=6299 y=-35999 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=-7499 y=97350 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD1 divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-7435 y=87112 sky130_fd_pr__pfet_01v8
x divider_top_3.DFF_MAG_0.TG_MAGIC_3.CLK VDD divider_top_3.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=16605 y=-61879 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_1.VOUT a_890_n59186# a_1199_n59186# VSS s=17400,716 d=8700,358 l=40 w=300 x=1159 y=-59185 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.inverter_2_0.VIN VSS divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a4 VSS s=5800,316 d=2900,158 l=40 w=100 x=56586 y=-55567 sky130_fd_pr__nfet_01v8
x divider_top_1.Q1 a_7001_n35632# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=7988 y=-35393 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.NOR_MAGIC_1.VOUT a_20625_n58977# a_20935_n58976# VSS s=8700,358 d=17400,716 l=40 w=300 x=21091 y=-58975 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=37820 y=-56491 sky130_fd_pr__pfet_01v8
x VCO_0.Divide_By_2_magic_0.inverter_2.IN VCO_0.Divide_By_2_magic_0.TG_MAGIC_1.IN VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=41857 y=1417 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_1.B divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=3375 y=-21167 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.inverter_0.OUT divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-4783 y=-55651 sky130_fd_pr__pfet_01v8
x mirror_mag_0.G_source_up VDD mirror_mag_0.ITAIL_SRC VDD s=46400,1716 d=23200,858 l=400 w=800 x=11752 y=6696 sky130_fd_pr__pfet_01v8
x a_7724_1857# a_8252_1049# VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=8546 y=1049 sky130_fd_pr__nfet_01v8
x S3 ANALOG_MUX_MAG_0.TG_ANALOG_MUX_0.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=5720 y=-1371 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD1 divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a1 VSS VSS s=5800,258 d=5800,258 l=40 w=200 x=-10623 y=81476 sky130_fd_pr__nfet_01v8
x divider_top_3.AND_1_1.inverter_2_0.VIN VSS divider_top_3.AND_1_1.VOUT VSS s=5800,316 d=2900,158 l=40 w=100 x=-18584 y=-54337 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.CLK VSS divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.inverter_0.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=-12462 y=-53578 sky130_fd_pr__nfet_01v8
x D12 VSS a_27610_n42561# VSS s=8700,358 d=8700,358 l=40 w=300 x=27766 y=-42560 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a4 VDD a_55656_n42251# VDD s=34800,1316 d=17400,658 l=40 w=600 x=55616 y=-42250 sky130_fd_pr__pfet_01v8
x divider_top_1.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_1.MUX_1_2.a4 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=-16260 y=-37857 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_1.CLK divider_top_0.DivideBy2_magic_1.TG_MAGIC_1.IN divider_top_0.DivideBy2_magic_1.TG_MAGIC_1.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=-10258 y=-18926 sky130_fd_pr__nfet_01v8
x divider_top_3.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_3.LD divider_top_3.DFF_MAG_0.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=13806 y=-60891 sky130_fd_pr__nfet_01v8
x divider_top_3.Q3 VDD a_7270_n55756# VDD s=5800,258 d=5800,258 l=40 w=200 x=7984 y=-55755 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_1.VOUT VDD a_n1062_n25118# VDD s=5800,258 d=5800,258 l=40 w=200 x=-127 y=-25091 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD3 a_36058_n39119# divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=36312 y=-39118 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_0.B a_2819_n56405# VSS VSS s=8700,358 d=8700,358 l=40 w=300 x=3073 y=-56404 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a3 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=64022 y=-41772 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_1.TG_MAGIC_1.OUT VDD divider_top_1.DivideBy2_magic_1.inverter_2.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=-11596 y=-36505 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a3 a_32125_n25675# a_32223_n26287# VDD s=34800,1316 d=17400,658 l=40 w=600 x=32394 y=-25674 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT VDD divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_0.VOUT VDD s=5800,316 d=2900,158 l=40 w=100 x=2072 y=-59780 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a1 a_63872_n37084# divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=64126 y=-37083 sky130_fd_pr__nfet_01v8
x a_50799_n3324# VSS a_51327_n4132# VSS s=11600,458 d=11600,458 l=60 w=400 x=51267 y=-4131 sky130_fd_pr__nfet_01v8
x divider_top_2.Q2 divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=-7598 y=78691 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-11002 y=62185 sky130_fd_pr__pfet_01v8
x D9 a_n13836_35914# VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=-13203 y=37294 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_0.A a_n11010_34731# divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT VSS s=17400,716 d=8700,358 l=40 w=300 x=-11009 y=34789 sky130_fd_pr__nfet_01v8
x VCO_0.Divide_By_2_magic_0.CLK VSS VCO_0.Divide_By_2_magic_0.TG_MAGIC_2.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=43010 y=2455 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.IN divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT VDD s=5800,316 d=2900,158 l=40 w=100 x=-2972 y=-23705 sky130_fd_pr__pfet_01v8
x VSS VDD divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=-11827 y=117723 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD2 divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a1 VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=81956 y=-40889 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK VSS divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-8052 y=56645 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD2 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=-10853 y=99428 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a4 VDD s=5800,316 d=2900,158 l=40 w=100 x=-7599 y=79202 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=12635 y=-1706 sky130_fd_pr__nfet_01v8
x a_91429_9409# a_90997_9409# a_91597_9243# VSS s=30240,1004 d=30240,1004 l=168 w=0 x=91429 y=9409 sky130_fd_pr__res_xhigh_po_0p35
x divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-4420 y=-23790 sky130_fd_pr__pfet_01v8
x a_3955_n61689# divider_top_3.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.B a_3944_n62043# VDD s=5800,258 d=11600,516 l=40 w=200 x=4100 y=-62042 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a4 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=73880 y=-40826 sky130_fd_pr__nfet_01v8
x S1 ANALOG_MUX_MAG_1.OUT F_IN VSS s=5800,258 d=5800,258 l=40 w=200 x=-1943 y=1108 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_4.OUT a_16418_9352# VSS VSS s=5800,258 d=5800,258 l=200 w=200 x=16818 y=9410 sky130_fd_pr__nfet_01v8_lvt
x divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=54284 y=-21794 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a1 a_55118_n37150# divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=55372 y=-37149 sky130_fd_pr__nfet_01v8
x VSS a_n20053_n36734# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=-19994 y=-36733 sky130_fd_pr__nfet_01v8
x a_7724_1857# a_8252_1049# VDD VDD s=11600,458 d=23200,916 l=60 w=400 x=9092 y=1857 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.VOUT a_n8368_99025# a_n9190_99455# VDD s=29000,1116 d=14500,558 l=40 w=500 x=-8367 y=99352 sky130_fd_pr__pfet_01v8
x D10 divider_top_2.3AND_MAGIC_0.B VSS VSS s=5800,258 d=11600,516 l=40 w=200 x=-11698 y=12145 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.VOUT a_75563_n38473# a_75563_n39269# VDD s=29000,1116 d=14500,558 l=40 w=500 x=75890 y=-38472 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.CLK divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-12756 y=-58505 sky130_fd_pr__nfet_01v8
x divider_top_2.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT divider_top_2.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_2.DFF_MAG_0.TG_MAGIC_1.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-13631 y=45206 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD1 divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a1 VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=44797 y=-21000 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD1 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=-8464 y=86988 sky130_fd_pr__pfet_01v8
x divider_top_1.DFF_MAG_0.TG_MAGIC_3.CLK VDD divider_top_1.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VDD s=5800,258 d=11600,516 l=40 w=200 x=12590 y=-42450 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=78349 y=-59199 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.inverter_2_0.VIN VSS divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a3 VSS s=5800,316 d=2900,158 l=40 w=100 x=36815 y=-42064 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a1 divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=83444 y=-55676 sky130_fd_pr__pfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=23620 y=78292 sky130_fd_pr__cap_mim_m3_1
x divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.CLK divider_top_2.DivideBy2_magic_1.TG_MAGIC_0.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-6003 y=22859 sky130_fd_pr__nfet_01v8
x divider_top_0.MUX_1_2.a1 a_n18116_n22005# divider_top_0.MUX_1_2.AND_1_1.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=-17861 y=-22004 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD1 divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=55174 y=-56697 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.A a_4598_n41718# a_5149_n41084# VSS s=17400,716 d=8700,358 l=40 w=300 x=5109 y=-41083 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a4 VDD a_n12194_82741# VDD s=34800,1316 d=17400,658 l=40 w=600 x=-12193 y=82701 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=46783 y=-37721 sky130_fd_pr__pfet_01v8
x divider_top_3.AND_1_1.inverter_2_0.VIN divider_top_3.AND_1_1.VOUT VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-18584 y=-54106 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-26819 y=-36110 sky130_fd_pr__nfet_01v8
x divider_top_0.CLK VDD divider_top_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=12504 y=-27177 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_5.TG_ANALOG_MUX_1.inverter_0.OUT ANALOG_MUX_MAG_3.OUT ANALOG_MUX_MAG_5.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=21532 y=3178 sky130_fd_pr__pfet_01v8
x VCO_0.Divide_By_2_magic_0.TG_MAGIC_1.inverter_0.OUT VCO_0.Divide_By_2_magic_0.TG_MAGIC_1.OUT VCO_0.Divide_By_2_magic_0.TG_MAGIC_1.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=40507 y=1432 sky130_fd_pr__pfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=55540 y=22172 sky130_fd_pr__cap_mim_m3_1
x divider_top_0.Q6 VDD a_n4641_n18803# VDD s=5800,258 d=5800,258 l=40 w=200 x=-3926 y=-18802 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD2 divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.inverter_2_0.VIN a_67236_n60653# VSS s=8700,358 d=17400,716 l=40 w=300 x=67588 y=-60652 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_6.TG_ANALOG_MUX_0.inverter_0.OUT divider_top_0.CLK F_IN VDD s=5800,258 d=5800,258 l=40 w=200 x=64033 y=-4112 sky130_fd_pr__pfet_01v8
x OUTB divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=-3682 y=-59430 sky130_fd_pr__nfet_01v8
x divider_top_3.P2 divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-5719 y=-58492 sky130_fd_pr__pfet_01v8
x divider_top_3.MUX_1_0.VOUT divider_top_3.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=-16558 y=-56169 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=64629 y=-41074 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD3 VSS divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a1 VSS s=5800,258 d=11600,516 l=40 w=200 x=-7100 y=69051 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a3 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=72485 y=-21711 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_0.TG_MAGIC_1.inverter_0.OUT divider_top_0.DivideBy2_magic_0.TG_MAGIC_1.IN divider_top_0.DivideBy2_magic_0.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-10454 y=-23438 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK VSS divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-1979 y=-41319 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_0.TG_MAGIC_1.OUT divider_top_1.DivideBy2_magic_0.inverter_2.IN VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=-11694 y=-41052 sky130_fd_pr__nfet_01v8
x F_IN VSS a_n8986_60233# VSS s=8700,358 d=8700,358 l=40 w=300 x=-8985 y=60389 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK VSS divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=21029 y=-56943 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_0.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_0.VOUT VSS s=5800,316 d=2900,158 l=40 w=100 x=-3680 y=-24678 sky130_fd_pr__nfet_01v8
x F_IN VSS divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK VSS s=2900,158 d=2900,158 l=40 w=100 x=-8710 y=52255 sky130_fd_pr__nfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=28940 y=67068 sky130_fd_pr__cap_mim_m3_1
x divider_top_2.Q7 a_n13204_25954# divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_0.B VSS s=11600,516 d=11600,516 l=40 w=200 x=-13203 y=26984 sky130_fd_pr__nfet_01v8
x D19 a_6965_n59438# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=8392 y=-59791 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a3 VDD s=5800,316 d=2900,158 l=40 w=100 x=64243 y=-56430 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_0.CLK VDD divider_top_2.DivideBy2_magic_0.TG_MAGIC_2.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-11310 y=20061 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=39981 y=-25273 sky130_fd_pr__pfet_01v8
x divider_top_2.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD divider_top_2.MUX_1_1.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=-8013 y=20050 sky130_fd_pr__pfet_01v8
x a_58028_n39352# VSS a_58577_n39352# VSS s=29000,1116 d=14500,558 l=40 w=500 x=58537 y=-39351 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD1 VSS divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a1 VSS s=5800,258 d=11600,516 l=40 w=200 x=54497 y=-37227 sky130_fd_pr__nfet_01v8
x S5 ANALOG_MUX_MAG_3.OUT LF_OFFCHIP VSS s=5800,258 d=5800,258 l=40 w=200 x=21606 y=-900 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN VDD divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=21665 y=-21303 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.VOUT a_66084_n22695# VDD VDD s=29000,1116 d=29000,1116 l=40 w=500 x=66365 y=-21898 sky130_fd_pr__pfet_01v8
x F_IN VSS a_n8919_104641# VSS s=8700,358 d=8700,358 l=40 w=300 x=-8918 y=104797 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD2 divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=63920 y=-60084 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a4 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=37920 y=-37451 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a4 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=-7599 y=79692 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_1.TG_MAGIC_0.inverter_0.OUT divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_0.DivideBy2_magic_1.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-11260 y=-19899 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.inverter_2_0.VIN VSS divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a4 VSS s=2900,158 d=5800,316 l=40 w=100 x=51244 y=-59085 sky130_fd_pr__nfet_01v8
x a_n28666_n58622# a_n28666_n57678# VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=-27831 y=-57827 sky130_fd_pr__pfet_01v8
x divider_top_1.DFF_MAG_0.TG_MAGIC_3.OUT VDD divider_top_1.P0 VDD s=11600,516 d=5800,258 l=40 w=200 x=16641 y=-42450 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_0.Q VSS a_n12429_n39572# VSS s=8700,358 d=8700,358 l=40 w=300 x=-12272 y=-39571 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=62932 y=-25181 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-11013 y=70625 sky130_fd_pr__pfet_01v8
x D4 a_54_n19011# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=1481 y=-18802 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-4224 y=-24070 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=45686 y=-38419 sky130_fd_pr__pfet_01v8
x a_n5296_n53743# a_n5544_n54111# divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_0.B VSS s=11600,516 d=11600,516 l=40 w=200 x=-5221 y=-54110 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_2.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_0.VOUT VSS s=2900,158 d=5800,316 l=40 w=100 x=-11147 y=30220 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=14092 y=1049 sky130_fd_pr__nfet_01v8
x divider_top_0.CLK divider_top_0.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_0.VOUT divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-3190 y=-21364 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.inverter_0.OUT VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=-4074 y=-55736 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.IN1 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=76743 y=-41087 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.inverter_2_0.VIN VSS divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a3 VSS s=5800,316 d=2900,158 l=40 w=100 x=29078 y=-60164 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a1 divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.inverter_2_0.VIN a_49580_n40668# VSS s=8700,358 d=17400,716 l=40 w=300 x=49932 y=-40667 sky130_fd_pr__nfet_01v8
x a_n296_n53743# a_n544_n54111# divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_1.B VSS s=11600,516 d=11600,516 l=40 w=200 x=-221 y=-54110 sky130_fd_pr__nfet_01v8
x VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.OUT Tapered_Buffer_mag_5.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=44851 y=2735 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_0.D1 VSS a_n10360_114996# VSS s=8700,358 d=8700,358 l=40 w=300 x=-10359 y=115152 sky130_fd_pr__nfet_01v8
x VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.CLK VSS VCO_0.Divide_By_2_magic_0.TG_MAGIC_0.inverter_0.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=40114 y=2455 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_1.B divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=-7636 y=36688 sky130_fd_pr__pfet_01v8
x F_IN divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=-7503 y=31419 sky130_fd_pr__pfet_01v8
x a_52002_1826# VSS OUTB VSS s=11600,458 d=11600,458 l=60 w=400 x=54302 y=1826 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN VSS divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-3624 y=-40661 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.inverter_2_0.VIN VSS divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a3 VSS s=5800,316 d=2900,158 l=40 w=100 x=-8494 y=87499 sky130_fd_pr__nfet_01v8
x divider_top_1.MUX_1_1.IN2 VDD divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.IN VDD s=5800,258 d=11600,516 l=40 w=200 x=-14002 y=-35187 sky130_fd_pr__pfet_01v8
x divider_top_0.MUX_1_1.AND_1_0.inverter_2_0.VIN VSS divider_top_0.MUX_1_1.a3 VSS s=5800,316 d=2900,158 l=40 w=100 x=-13360 y=-21313 sky130_fd_pr__nfet_01v8
x a_3252_n35602# a_3241_n35394# divider_top_1.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.B VDD s=11600,516 d=5800,258 l=40 w=200 x=3299 y=-35393 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a3 a_n9298_62274# VSS VSS s=8700,358 d=17400,716 l=40 w=300 x=-9271 y=61934 sky130_fd_pr__nfet_01v8
x a_803_n19041# a_555_n19409# divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_1.A VSS s=11600,516 d=11600,516 l=40 w=200 x=877 y=-19408 sky130_fd_pr__nfet_01v8
x a_51002_2634# a_51530_1826# VDD VDD s=11600,458 d=23200,916 l=60 w=400 x=52370 y=2634 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_1.D1 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=-11001 y=61282 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT VSS divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-11197 y=28892 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a3 a_83025_n42742# VSS VSS s=8700,358 d=17400,716 l=40 w=300 x=83083 y=-42741 sky130_fd_pr__nfet_01v8
x VSS a_752_n35602# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=2179 y=-35393 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_1.TG_MAGIC_1.OUT VDD divider_top_2.DivideBy2_magic_1.inverter_2.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=-6383 y=21214 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_3.TG_ANALOG_MUX_1.inverter_0.OUT ANALOG_MUX_MAG_3.OUT ANALOG_MUX_MAG_3.IN_1 VDD s=5800,258 d=5800,258 l=40 w=200 x=21802 y=-171 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_1.CLK divider_top_3.DivideBy2_magic_1.TG_MAGIC_1.IN divider_top_3.DivideBy2_magic_1.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-9053 y=-53628 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.CLK divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_2.DivideBy2_magic_1.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-5953 y=21856 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-4489 y=-56066 sky130_fd_pr__nfet_01v8
x a_n21506_n62155# VDD divider_top_3.MUX_1_0.SEL VDD s=11600,516 d=5800,258 l=40 w=200 x=-21505 y=-62128 sky130_fd_pr__pfet_01v8
x OUT divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=45077 y=-38620 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a3 a_60125_n61005# a_60027_n60393# VDD s=17400,658 d=34800,1316 l=40 w=600 x=60394 y=-60392 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=20424 y=-39212 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a3 a_41361_n42889# VSS VSS s=8700,358 d=17400,716 l=40 w=300 x=41419 y=-42888 sky130_fd_pr__nfet_01v8
x OUTB VSS divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK VSS s=2900,158 d=2900,158 l=40 w=100 x=20343 y=-56943 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT VSS divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN VSS s=2900,158 d=5800,316 l=40 w=100 x=-8710 y=57776 sky130_fd_pr__nfet_01v8
x a_n13836_30914# a_n13810_30856# divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_1.B VDD s=11600,516 d=5800,258 l=40 w=200 x=-13809 y=30914 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a4 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=76850 y=-24266 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.NAND_MAGIC_0.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=21836 y=-57308 sky130_fd_pr__pfet_01v8
x divider_top_1.Q4 a_839_n43326# divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_1.A VSS s=11600,516 d=11600,516 l=40 w=200 x=1869 y=-43325 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=41482 y=-41166 sky130_fd_pr__pfet_01v8
x D10 divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=-11948 y=90550 sky130_fd_pr__pfet_01v8
x a_51799_n1085# VDD OUT VDD s=11600,458 d=11600,458 l=60 w=400 x=57147 y=-276 sky130_fd_pr__pfet_01v8
x OUT divider_top_1.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_0.VOUT divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-2492 y=-37955 sky130_fd_pr__nfet_01v8
x divider_top_2.Q7 a_n13836_26690# VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=-13203 y=27603 sky130_fd_pr__nfet_01v8
x VSS divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=67392 y=-60115 sky130_fd_pr__pfet_01v8
x F_IN divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=-8381 y=104797 sky130_fd_pr__pfet_01v8
x divider_top_2.AND_1_1.inverter_2_0.VIN VDD divider_top_2.AND_1_1.VOUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-5873 y=13621 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_2.OUT a_1301_752# PFD_0.PFD_UP_0/PFD_INV_0.IN VSS s=3480,178 d=6960,356 l=30 w=120 x=1359 y=752 sky130_fd_pr__nfet_01v8
x VCO_0.Divide_By_2_magic_0.CLK VCO_0.Divide_By_2_magic_0.TG_MAGIC_2.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=43108 y=2455 sky130_fd_pr__nfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=55540 y=33396 sky130_fd_pr__cap_mim_m3_1
x divider_top_1.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_1.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=16000 y=-43388 sky130_fd_pr__nfet_01v8
x divider_top_0.OUT1 VSS a_n9079_n16599# VSS s=11600,458 d=11600,458 l=60 w=400 x=-8060 y=-15727 sky130_fd_pr__nfet_01v8
x OUTB VSS divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-2084 y=-58772 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a1 divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=32629 y=-41154 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD1 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=-7435 y=87210 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a1 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=54666 y=-24548 sky130_fd_pr__pfet_01v8
x divider_top_3.MUX_1_2.SEL VSS divider_top_3.MUX_1_2.a1 VSS s=5800,258 d=11600,516 l=40 w=200 x=-17335 y=-56528 sky130_fd_pr__nfet_01v8
x a_86885_9575# a_86453_9409# a_87053_9575# VSS s=30240,1004 d=30240,1004 l=168 w=0 x=86885 y=9575 sky130_fd_pr__res_xhigh_po_0p35
x S4 ANALOG_MUX_MAG_5.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=20134 y=2898 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_0.D1 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=82439 y=-41018 sky130_fd_pr__pfet_01v8
x divider_top_1.MUX_1_1.AND_1_0.inverter_2_0.VIN VSS divider_top_1.MUX_1_1.a3 VSS s=5800,316 d=2900,158 l=40 w=100 x=-12662 y=-37904 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_0.inverter_2.IN divider_top_3.DivideBy2_magic_0.TG_MAGIC_1.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-10697 y=-58505 sky130_fd_pr__nfet_01v8
x D15 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=54169 y=-42039 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=100 w=400 x=37622 y=2075 sky130_fd_pr__nfet_01v8
x D18 a_n21129_n59711# VDD VDD s=17400,658 d=34800,1316 l=40 w=600 x=-21070 y=-59710 sky130_fd_pr__pfet_01v8
x divider_top_1.LD VDD a_24759_n41395# VDD s=40600,1516 d=20300,758 l=40 w=700 x=24719 y=-41394 sky130_fd_pr__pfet_01v8
x divider_top_1.Q6 a_18158_n41439# divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.NOR_MAGIC_1.VOUT VDD s=11600,458 d=23200,916 l=40 w=400 x=18525 y=-41438 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.VOUT a_49631_n57497# VSS VSS s=29000,1116 d=29000,1116 l=40 w=500 x=49814 y=-57496 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD1 VSS divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a1 VSS s=5800,258 d=11600,516 l=40 w=200 x=-10623 y=81574 sky130_fd_pr__nfet_01v8
x a_8724_1049# VSS UP_OUT VSS s=11600,458 d=11600,458 l=60 w=400 x=10316 y=1049 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-3781 y=-58822 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_1.TG_MAGIC_2.inverter_0.OUT divider_top_3.DivideBy2_magic_1.inverter_2.IN divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-12363 y=-54601 sky130_fd_pr__pfet_01v8
x divider_top_2.P2 a_n11048_24594# VSS VSS s=8700,358 d=17400,716 l=40 w=300 x=-11021 y=25032 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=23066 y=-57323 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a4 a_82935_n38677# VDD VDD s=17400,658 d=34800,1316 l=40 w=600 x=82993 y=-38676 sky130_fd_pr__pfet_01v8
x a_n26846_n40477# VDD a_n26846_n39533# VDD s=11600,458 d=11600,458 l=60 w=400 x=-26011 y=-38620 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD1 divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a1 VSS VSS s=5800,258 d=5800,258 l=40 w=200 x=58762 y=-58822 sky130_fd_pr__nfet_01v8
x divider_top_2.3AND_MAGIC_0.C a_n13289_11478# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=-13288 y=11536 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD3 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=-7419 y=60709 sky130_fd_pr__pfet_01v8
x a_n20822_n21320# VDD divider_top_0.MUX_1_2.SEL VDD s=11600,516 d=5800,258 l=40 w=200 x=-19731 y=-21319 sky130_fd_pr__pfet_01v8
x D6 VDD a_n4946_n26987# VDD s=11600,516 d=5800,258 l=40 w=200 x=-3616 y=-27340 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a4 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=82840 y=-24428 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD1 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=71608 y=-20883 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.IN VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-7772 y=55076 sky130_fd_pr__pfet_01v8
x divider_top_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_0.LD divider_top_0.DFF_MAG_0.TG_MAGIC_1.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=12797 y=-26189 sky130_fd_pr__nfet_01v8
x divider_top_1.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_1.P0 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=16739 y=-42730 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a4 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=33140 y=-40924 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a3 a_n8671_70218# a_n9309_70714# VDD s=34800,1316 d=17400,658 l=40 w=600 x=-8670 y=70487 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=-11002 y=62283 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_0.A divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT a_n11010_34731# VSS s=8700,358 d=8700,358 l=40 w=300 x=-11009 y=34887 sky130_fd_pr__nfet_01v8
x S5 ANALOG_MUX_MAG_3.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=20110 y=-171 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a3 VDD s=5800,316 d=2900,158 l=40 w=100 x=63540 y=-38319 sky130_fd_pr__pfet_01v8
x VSS divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=-11827 y=117821 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-8052 y=56743 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-7599 y=79300 sky130_fd_pr__pfet_01v8
x VCO_0.Divide_By_2_magic_0.TG_MAGIC_1.OUT VCO_0.Divide_By_2_magic_0.inverter_2.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=41955 y=2735 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD2 divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-10853 y=99526 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.inverter_2_0.VIN VSS divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a3 VSS s=2900,158 d=5800,316 l=40 w=100 x=46577 y=-60214 sky130_fd_pr__nfet_01v8
x divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_0.MUX_1_1.IN2 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-14896 y=-19534 sky130_fd_pr__nfet_01v8
x a_22759_n41395# VSS divider_top_1.7b_counter_new_0.LD3 VSS s=40600,1516 d=40600,1516 l=40 w=700 x=23119 y=-40509 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a3 VDD s=5800,316 d=2900,158 l=40 w=100 x=36027 y=-21789 sky130_fd_pr__pfet_01v8
x a_5554_n26987# VSS a_5641_n26735# VSS s=11600,516 d=11600,516 l=40 w=200 x=5601 y=-26734 sky130_fd_pr__nfet_01v8
x D15 a_6567_n37645# divider_top_1.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.C VDD s=11600,516 d=5800,258 l=40 w=200 x=6625 y=-37644 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.VOUT a_n9190_99455# a_n8368_99025# VDD s=14500,558 d=29000,1116 l=40 w=500 x=-8367 y=99450 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_0.CLK divider_top_2.DivideBy2_magic_0.inverter_2.IN divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-10880 y=19548 sky130_fd_pr__nfet_01v8
x divider_top_3.P0 VSS divider_top_3.DFF_MAG_0.TG_MAGIC_3.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=17638 y=-61499 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-5290 y=-41684 sky130_fd_pr__pfet_01v8
x a_n7439_1488# VDD a_n9457_1489# VDD s=11600,458 d=11600,458 l=60 w=400 x=-7202 y=1575 sky130_fd_pr__pfet_01v8
x divider_top_2.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT divider_top_2.DFF_MAG_0.TG_MAGIC_1.IN divider_top_2.DFF_MAG_0.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-13631 y=45304 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a3 a_47169_n56943# a_47267_n57555# VDD s=34800,1316 d=17400,658 l=40 w=600 x=47438 y=-56942 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD1 divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a1 VSS VSS s=5800,258 d=5800,258 l=40 w=200 x=72298 y=-40597 sky130_fd_pr__nfet_01v8
x divider_top_0.Q4 a_359_n27341# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=1171 y=-27340 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-4224 y=-21972 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a1 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=40273 y=-24574 sky130_fd_pr__pfet_01v8
x D16 VDD divider_top_3.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_5.B VDD s=5800,258 d=11600,516 l=40 w=200 x=-5168 y=-54833 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.CLK VSS divider_top_2.DivideBy2_magic_1.TG_MAGIC_0.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-6003 y=22957 sky130_fd_pr__nfet_01v8
x a_n13363_1489# VDD PRE_SCALAR VDD s=11600,458 d=11600,458 l=60 w=400 x=-10648 y=1575 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_0.inverter_0.OUT divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT divider_top_2.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_0.VOUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-7418 y=29828 sky130_fd_pr__pfet_01v8
x a_88021_6753# a_87589_6587# a_88189_6753# VSS s=30240,1004 d=30240,1004 l=168 w=0 x=88021 y=6753 sky130_fd_pr__res_xhigh_po_0p35
x divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=83152 y=-56375 sky130_fd_pr__pfet_01v8
x a_50799_n277# a_51327_n1085# VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=51459 y=-276 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.IN VSS s=5800,316 d=2900,158 l=40 w=100 x=22329 y=-21633 sky130_fd_pr__nfet_01v8
x divider_top_3.Q6 a_n3240_n62043# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-2427 y=-62042 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=29472 y=-41124 sky130_fd_pr__pfet_01v8
x D1 VSS a_35352_n25981# VSS s=8700,358 d=8700,358 l=40 w=300 x=35508 y=-25980 sky130_fd_pr__nfet_01v8
x a_n26846_n39533# VDD OUT_CORE VDD s=11600,458 d=11600,458 l=60 w=400 x=-26011 y=-35304 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_3.DivideBy2_magic_0.Q VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-13495 y=-59543 sky130_fd_pr__pfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=39580 y=44620 sky130_fd_pr__cap_mim_m3_1
x a_31858_n57447# a_32230_n57447# a_32328_n57447# VSS s=29000,1116 d=29000,1116 l=40 w=500 x=32288 y=-57446 sky130_fd_pr__nfet_01v8
x VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.OUT VDD Tapered_Buffer_mag_5.IN VDD s=5800,258 d=11600,516 l=40 w=200 x=44949 y=2735 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a3 a_85995_n26182# VSS VSS s=8700,358 d=17400,716 l=40 w=300 x=86053 y=-26181 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD3 a_n8986_60233# divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=-8985 y=60487 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.IN divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=-2972 y=-21922 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD2 VSS divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a1 VSS s=5800,258 d=11600,516 l=40 w=200 x=66911 y=-40645 sky130_fd_pr__nfet_01v8
x F_IN divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-8710 y=52353 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_3.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_0.VOUT VDD s=5800,316 d=2900,158 l=40 w=100 x=-2279 y=-59795 sky130_fd_pr__pfet_01v8
x a_n26846_n40477# a_n26846_n39533# VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=-26011 y=-39446 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN VSS divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=24867 y=-38174 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD2 divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-10822 y=95858 sky130_fd_pr__pfet_01v8
x VSS VDD a_n13836_33414# VDD s=11600,516 d=5800,258 l=40 w=200 x=-13809 y=34696 sky130_fd_pr__pfet_01v8
x a_n11097_n16599# a_n15003_n16599# VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=-9562 y=-16535 sky130_fd_pr__pfet_01v8
x a_n5999_n35632# a_n6759_n35394# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-5826 y=-35393 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a4 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=65724 y=-59185 sky130_fd_pr__pfet_01v8
x a_n5904_30914# a_n5272_30856# divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_1.B VDD s=11600,516 d=5800,258 l=40 w=200 x=-5271 y=30914 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD1 a_n8919_104641# divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=-8918 y=104895 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=23234 y=-21303 sky130_fd_pr__pfet_01v8
x divider_top_3.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD divider_top_3.MUX_1_0.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=-15851 y=-60968 sky130_fd_pr__pfet_01v8
x a_n999_n35632# a_n1759_n35394# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-826 y=-35393 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-1980 y=-38513 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a3 a_n8660_61778# a_n9298_62274# VDD s=34800,1316 d=17400,658 l=40 w=600 x=-8659 y=62047 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD2 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=64044 y=-59055 sky130_fd_pr__pfet_01v8
x D2 divider_top_0.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.B a_2859_n27341# VDD s=5800,258 d=11600,516 l=40 w=200 x=3015 y=-27340 sky130_fd_pr__pfet_01v8
x a_8683_n1707# VSS DN_OUT VSS s=11600,458 d=11600,458 l=60 w=400 x=9803 y=-1706 sky130_fd_pr__nfet_01v8
x OUTB divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-4882 y=-57054 sky130_fd_pr__pfet_01v8
x S5 ANALOG_MUX_MAG_3.TG_ANALOG_MUX_0.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=21156 y=-1246 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a3 a_55056_n26272# VSS VSS s=8700,358 d=17400,716 l=40 w=300 x=55114 y=-26271 sky130_fd_pr__nfet_01v8
x D10 a_n12455_86726# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=-12454 y=86784 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=-11013 y=70723 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a4 a_n8610_97033# VDD VDD s=17400,658 d=34800,1316 l=40 w=600 x=-8609 y=97091 sky130_fd_pr__pfet_01v8
x divider_top_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_0.P0 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=16237 y=-26139 sky130_fd_pr__nfet_01v8
x divider_top_0.MUX_1_0.VOUT a_n18116_n22005# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=-18057 y=-22004 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.B VDD a_3900_n25127# VDD s=5800,258 d=5800,258 l=40 w=200 x=4834 y=-25100 sky130_fd_pr__pfet_01v8
x a_6262_n37853# VSS a_6349_n38251# VSS s=11600,516 d=11600,516 l=40 w=200 x=6309 y=-38250 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a3 a_72971_n22736# a_72873_n22124# VDD s=17400,658 d=34800,1316 l=40 w=600 x=73240 y=-22123 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a1 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=55372 y=-37686 sky130_fd_pr__pfet_01v8
x a_90293_9409# a_89861_9243# a_90461_9409# VSS s=30240,1004 d=30240,1004 l=168 w=0 x=90293 y=9409 sky130_fd_pr__res_xhigh_po_0p35
x divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.inverter_2_0.VIN VSS divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a3 VSS s=2900,158 d=5800,316 l=40 w=100 x=54374 y=-25478 sky130_fd_pr__nfet_01v8
x OUTB VDD divider_top_3.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=15797 y=-60561 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a1 a_n10360_114996# divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=-10359 y=115250 sky130_fd_pr__nfet_01v8
x divider_top_2.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT divider_top_2.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_2.DFF_MAG_0.TG_MAGIC_3.IN VDD s=5800,316 d=2900,158 l=40 w=100 x=-13631 y=47514 sky130_fd_pr__pfet_01v8
x F_IN VDD divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK VDD s=5800,258 d=5800,258 l=40 w=200 x=-7503 y=31517 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a3 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-8494 y=87597 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a4 VSS a_72963_n26189# VSS s=17400,716 d=8700,358 l=40 w=300 x=72923 y=-26188 sky130_fd_pr__nfet_01v8
x a_n12152_16322# VSS divider_top_2.MUX_1_0.VOUT VSS s=17400,716 d=17400,716 l=40 w=300 x=-11213 y=16239 sky130_fd_pr__nfet_01v8
x PFD_0.PFD_UP_1/PFD_INV_2.IN VSS PFD_0.PFD_UP_1/PFD_INV_2.OUT VSS s=4872,284 d=4872,284 l=30 w=84 x=2546 y=2001 sky130_fd_pr__nfet_01v8
x D12 divider_top_1.MUX_1_1.AND_1_0.inverter_2_0.VIN a_n13428_n37598# VSS s=8700,358 d=17400,716 l=40 w=300 x=-13075 y=-37597 sky130_fd_pr__nfet_01v8
x a_8724_1049# UP_OUT VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=9726 y=1049 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a3 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=64431 y=-60114 sky130_fd_pr__nfet_01v8
x a_7001_n35632# VDD a_6241_n35394# VDD s=11600,516 d=5800,258 l=40 w=200 x=7075 y=-35393 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=74591 y=-55715 sky130_fd_pr__pfet_01v8
x divider_top_1.MUX_1_0.a3 a_n16774_n41336# a_n16872_n42248# VDD s=17400,658 d=34800,1316 l=40 w=600 x=-16504 y=-42247 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_1.D1 divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=-11001 y=61380 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-11197 y=28990 sky130_fd_pr__nfet_01v8
x divider_top_2.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD divider_top_2.MUX_1_2.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=-7037 y=15061 sky130_fd_pr__pfet_01v8
x a_57330_n22761# VDD divider_top_0.7b_counter_new_0.mod_dff_magic_4.D1 VDD s=29000,1116 d=29000,1116 l=40 w=500 x=57839 y=-21964 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_1.TG_MAGIC_1.OUT divider_top_2.DivideBy2_magic_1.inverter_2.IN VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-6383 y=21312 sky130_fd_pr__pfet_01v8
x mirror_mag_0.ITAIL_SINK VDD mirror_mag_0.ITAIL_SINK VDD s=5800,258 d=5800,258 l=200 w=200 x=14785 y=9405 sky130_fd_pr__pfet_01v8_lvt
x divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=76745 y=-41786 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.CLK divider_top_2.DivideBy2_magic_1.TG_MAGIC_1.OUT divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-5953 y=21954 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=19825 y=-21218 sky130_fd_pr__pfet_01v8
x D19 a_54814_n60688# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=54872 y=-60687 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-14196 y=-15727 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a1 divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=28263 y=-24532 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-12202 y=767 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD1 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=58762 y=-59152 sky130_fd_pr__pfet_01v8
x S4 VSS ANALOG_MUX_MAG_5.TG_ANALOG_MUX_0.inverter_0.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=21082 y=2483 sky130_fd_pr__nfet_01v8
x VDD VDD VDD VDD d=11600,516 l=100 w=200 x=32622 y=1461 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT VDD divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_1.VOUT VDD s=2900,158 d=2900,158 l=40 w=100 x=2472 y=-25076 sky130_fd_pr__pfet_01v8
x divider_top_1.Q2 a_3557_n43932# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=4369 y=-43931 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-2482 y=-23705 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT VSS divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_1.VOUT VSS s=2900,158 d=2900,158 l=40 w=100 x=3971 y=-55899 sky130_fd_pr__nfet_01v8
x VSS a_n12403_108301# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=-12402 y=108359 sky130_fd_pr__nfet_01v8
x a_50799_n3324# a_51327_n4132# VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=51385 y=-4131 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=63128 y=-25181 sky130_fd_pr__pfet_01v8
x divider_top_3.DFF_MAG_0.TG_MAGIC_1.OUT VDD divider_top_3.DFF_MAG_0.TG_MAGIC_2.IN VDD s=11600,516 d=5800,258 l=40 w=200 x=14644 y=-60561 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD2 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a1 VDD s=11600,516 d=5800,258 l=40 w=200 x=81466 y=-40889 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=69196 y=-59216 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_0.CLK VDD divider_top_1.DivideBy2_magic_0.TG_MAGIC_2.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-12553 y=-41432 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a4 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=83252 y=-37335 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.CLK VDD divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.inverter_0.OUT VDD s=11600,516 d=5800,258 l=40 w=200 x=-13557 y=-35187 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD1 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=-8381 y=104895 sky130_fd_pr__pfet_01v8
x divider_top_2.MUX_1_2.SEL divider_top_2.MUX_1_2.a1 VSS VSS s=5800,258 d=5800,258 l=40 w=200 x=-8295 y=14478 sky130_fd_pr__nfet_01v8
x a_n15003_n16599# VSS DIV_OUT VSS s=11600,458 d=11600,458 l=60 w=400 x=-10892 y=-15727 sky130_fd_pr__nfet_01v8
x a_8724_1049# UP_OUT VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=10670 y=1049 sky130_fd_pr__nfet_01v8
x S5 VDD ANALOG_MUX_MAG_3.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=20208 y=-171 sky130_fd_pr__pfet_01v8
x a_n1697_n26957# a_n2457_n27341# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-1524 y=-27340 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.NAND_MAGIC_0.OUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=21427 y=-38782 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=12753 y=-1706 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=45987 y=-21130 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a4 VSS a_n12646_116038# VSS s=17400,716 d=8700,358 l=40 w=300 x=-12619 y=115600 sky130_fd_pr__nfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=39580 y=55844 sky130_fd_pr__cap_mim_m3_1
x a_8252_1049# VDD a_8724_1049# VDD s=11600,458 d=11600,458 l=60 w=400 x=10284 y=1857 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=54374 y=-25247 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD3 VSS divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a1 VSS s=5800,258 d=11600,516 l=40 w=200 x=37131 y=-58786 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-8263 y=87499 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_5.inverter_0.OUT VSS ANALOG_MUX_MAG_5.TG_ANALOG_MUX_1.inverter_0.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=20690 y=2898 sky130_fd_pr__nfet_01v8
x a_n8155_38924# a_n7523_38866# divider_top_2.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.C VDD s=11600,516 d=5800,258 l=40 w=200 x=-7522 y=38924 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT VSS divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-4420 y=-24728 sky130_fd_pr__nfet_01v8
x VDD VDD VDD VDD d=11600,516 l=100 w=200 x=27767 y=1791 sky130_fd_pr__pfet_01v8
x divider_top_2.3AND_MAGIC_0.C VSS a_n13289_11478# VSS s=8700,358 d=17400,716 l=40 w=300 x=-13288 y=11634 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD3 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a1 VDD s=11600,516 d=5800,258 l=40 w=200 x=26996 y=-24403 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD3 divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a1 VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-7419 y=60807 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK VSS divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=24929 y=-56285 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_2.inverter_0.OUT VSS ANALOG_MUX_MAG_2.TG_ANALOG_MUX_1.inverter_0.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=-3763 y=-814 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD1 divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=58834 y=-60181 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.IN VSS s=2900,158 d=5800,316 l=40 w=100 x=23615 y=-38224 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a4 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=42283 y=-59046 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_0.TG_MAGIC_1.OUT VDD divider_top_1.DivideBy2_magic_0.inverter_2.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=-11400 y=-41432 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a3 a_n9309_70714# a_n8671_70218# VDD s=17400,658 d=34800,1316 l=40 w=600 x=-8670 y=70585 sky130_fd_pr__pfet_01v8
x VSS VDD a_n5904_33414# VDD s=11600,516 d=5800,258 l=40 w=200 x=-5271 y=34696 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a4 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=-11002 y=62381 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_0.B a_n11010_34731# VSS VSS s=8700,358 d=8700,358 l=40 w=300 x=-11009 y=34985 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_0.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_0.VOUT divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-3190 y=-24678 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK VSS divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-8052 y=56841 sky130_fd_pr__nfet_01v8
x a_n15003_n16599# VSS DIV_OUT VSS s=11600,458 d=11600,458 l=60 w=400 x=-9712 y=-15727 sky130_fd_pr__nfet_01v8
x a_6955_n53713# VSS a_7042_n54111# VSS s=11600,516 d=11600,516 l=40 w=200 x=7002 y=-54110 sky130_fd_pr__nfet_01v8
x a_n12715_110342# VDD divider_top_2.Q6 VDD s=34800,1316 d=34800,1316 l=40 w=600 x=-12076 y=110425 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_1.VOUT VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=3971 y=-55668 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD2 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=-10853 y=99624 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.IN1 a_n10512_91393# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=-10511 y=91451 sky130_fd_pr__nfet_01v8
x a_15492_9147# VDD a_15188_9347# VDD s=11600,516 d=5800,258 l=200 w=200 x=15588 y=9147 sky130_fd_pr__pfet_01v8_lvt
x divider_top_0.DivideBy2_magic_0.TG_MAGIC_1.OUT VSS divider_top_0.DivideBy2_magic_0.inverter_2.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-12098 y=-24461 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.IN1 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=67590 y=-41104 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_0.D1 VSS divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.IN1 VSS s=17400,716 d=17400,716 l=40 w=300 x=85436 y=-22639 sky130_fd_pr__nfet_01v8
x a_n16071_n59447# VDD divider_top_3.MUX_1_0.VOUT VDD s=34800,1316 d=34800,1316 l=40 w=600 x=-15589 y=-60358 sky130_fd_pr__pfet_01v8
x OUTB divider_top_3.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=14003 y=-61499 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=25766 y=-56943 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.C VDD a_4598_n37704# VDD s=5800,258 d=5800,258 l=40 w=200 x=5728 y=-37633 sky130_fd_pr__pfet_01v8
x VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.CLK VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=43916 y=1417 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_0.CLK divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_2.DivideBy2_magic_0.inverter_2.IN VSS s=2900,158 d=5800,316 l=40 w=100 x=-10880 y=19646 sky130_fd_pr__nfet_01v8
x divider_top_0.Q1 a_17775_n22502# divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.3_INPUT_NOR_MAG_0.VOUT VDD s=34800,1316 d=17400,658 l=40 w=600 x=18044 y=-22501 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a3 VDD s=5800,316 d=2900,158 l=40 w=100 x=28988 y=-56480 sky130_fd_pr__pfet_01v8
x divider_top_2.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT divider_top_2.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_2.DFF_MAG_0.TG_MAGIC_1.IN VDD s=2900,158 d=5800,316 l=40 w=100 x=-13631 y=45402 sky130_fd_pr__pfet_01v8
x a_n6045_n53713# a_n6056_n53505# divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_0.B VDD s=11600,516 d=5800,258 l=40 w=200 x=-5997 y=-53504 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_5.D1 a_63864_n40537# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=63922 y=-40536 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_6.D1 divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.IN1 VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=76770 y=-38272 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a1 divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.inverter_2_0.VIN a_29312_n58698# VSS s=8700,358 d=17400,716 l=40 w=300 x=29664 y=-58697 sky130_fd_pr__nfet_01v8
x a_51530_1826# VDD a_52002_1826# VDD s=23200,916 d=11600,458 l=60 w=400 x=52618 y=2634 sky130_fd_pr__pfet_01v8
x a_n5904_29190# a_n5878_28868# divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_0.A VSS s=11600,516 d=11600,516 l=40 w=200 x=-5877 y=29190 sky130_fd_pr__nfet_01v8
x divider_top_0.DivideBy2_magic_0.TG_MAGIC_0.inverter_0.OUT divider_top_0.DivideBy2_magic_0.TG_MAGIC_1.OUT divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-11162 y=-24826 sky130_fd_pr__pfet_01v8
x a_n1045_n53713# a_n1056_n53505# divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_1.B VDD s=11600,516 d=5800,258 l=40 w=200 x=-997 y=-53504 sky130_fd_pr__pfet_01v8
x divider_top_0.MUX_1_1.a4 VDD a_n12581_n21633# VDD s=34800,1316 d=17400,658 l=40 w=600 x=-12620 y=-21632 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD1 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=71574 y=-25365 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_0.inverter_0.OUT divider_top_2.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_0.VOUT divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-7418 y=29926 sky130_fd_pr__pfet_01v8
x D0 VSS a_26912_n25970# VSS s=8700,358 d=8700,358 l=40 w=300 x=27068 y=-25969 sky130_fd_pr__nfet_01v8
x OUT VDD divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK VDD s=11600,516 d=5800,258 l=40 w=200 x=19444 y=-39212 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_2.inverter_0.OUT ANALOG_MUX_MAG_2.TG_ANALOG_MUX_1.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-4057 y=-534 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a3 a_64516_n39344# a_64418_n38732# VDD s=17400,658 d=34800,1316 l=40 w=600 x=64785 y=-38731 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-12780 y=-15727 sky130_fd_pr__nfet_01v8
x divider_top_3.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT divider_top_3.DFF_MAG_0.TG_MAGIC_2.IN divider_top_3.DFF_MAG_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=16506 y=-60476 sky130_fd_pr__pfet_01v8
x OUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=21232 y=-38174 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_1.MUX_1_1.IN2 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-14198 y=-36125 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD3 divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.inverter_2_0.VIN a_n8986_60233# VSS s=8700,358 d=17400,716 l=40 w=300 x=-8985 y=60585 sky130_fd_pr__nfet_01v8
x F_IN VSS divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK VSS s=2900,158 d=5800,316 l=40 w=100 x=-8710 y=52451 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.inverter_0.OUT divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.IN divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT VDD s=5800,316 d=2900,158 l=40 w=100 x=-2972 y=-22337 sky130_fd_pr__pfet_01v8
x divider_top_1.MUX_1_0.SEL a_n18417_n41622# divider_top_1.MUX_1_0.AND_1_0.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=-18162 y=-41621 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD1 VSS divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a1 VSS s=5800,258 d=11600,516 l=40 w=200 x=76767 y=-58739 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD2 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=-10822 y=95956 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT VSS divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN VSS s=2900,158 d=5800,316 l=40 w=100 x=21763 y=-22241 sky130_fd_pr__nfet_01v8
x a_7683_n899# a_8211_n1707# VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=8815 y=-898 sky130_fd_pr__pfet_01v8
x divider_top_0.LD VDD a_22061_n24804# VDD s=40600,1516 d=20300,758 l=40 w=700 x=22021 y=-24803 sky130_fd_pr__pfet_01v8
x VSS a_n13836_33414# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-13809 y=34794 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a4 VDD s=5800,316 d=2900,158 l=40 w=100 x=63841 y=-21030 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.IN VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=-7772 y=57384 sky130_fd_pr__pfet_01v8
x S4 VCTRL_IN ANALOG_MUX_MAG_5.OUT VSS s=11600,516 d=5800,258 l=40 w=200 x=21336 y=2449 sky130_fd_pr__nfet_01v8
x VDD VDD VDD VDD d=11600,516 l=100 w=200 x=34214 y=1855 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD1 divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.inverter_2_0.VIN a_n8919_104641# VSS s=8700,358 d=17400,716 l=40 w=300 x=-8918 y=104993 sky130_fd_pr__nfet_01v8
x D16 divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_0.B a_n5740_n62043# VDD s=5800,258 d=11600,516 l=40 w=200 x=-5583 y=-62042 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a3 VDD s=5800,316 d=2900,158 l=40 w=100 x=31945 y=-41853 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a3 a_n9298_62274# a_n8660_61778# VDD s=17400,658 d=34800,1316 l=40 w=600 x=-8659 y=62145 sky130_fd_pr__pfet_01v8
x a_8211_n1707# VSS a_8683_n1707# VSS s=11600,458 d=11600,458 l=60 w=400 x=8859 y=-1706 sky130_fd_pr__nfet_01v8
x divider_top_0.CLK VSS a_53421_n22533# VSS s=8700,358 d=8700,358 l=40 w=300 x=53577 y=-22532 sky130_fd_pr__nfet_01v8
x divider_top_1.MUX_1_0.a1 a_n17418_n43596# divider_top_1.MUX_1_0.AND_1_1.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=-17163 y=-43595 sky130_fd_pr__nfet_01v8
x divider_top_1.DFF_MAG_0.TG_MAGIC_3.CLK VSS divider_top_1.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=12198 y=-42730 sky130_fd_pr__nfet_01v8
x OUT VDD divider_top_1.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=-18358 y=-37158 sky130_fd_pr__pfet_01v8
x VSS divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_1.B a_n740_n62043# VDD s=5800,258 d=11600,516 l=40 w=200 x=-583 y=-62042 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a3 VDD s=5800,316 d=2900,158 l=40 w=100 x=-11747 y=91061 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_1.inverter_2.IN VDD divider_top_1.DivideBy2_magic_1.TG_MAGIC_1.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=-11498 y=-35187 sky130_fd_pr__pfet_01v8
x a_859_1990# VDD PFD_0.PFD_UP_1/PFD_INV_0.IN VDD s=3480,178 d=3480,178 l=30 w=120 x=1095 y=1699 sky130_fd_pr__pfet_01v8
x D10 VSS a_n12455_86726# VSS s=8700,358 d=8700,358 l=40 w=300 x=-12454 y=86882 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a4 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=-11013 y=70821 sky130_fd_pr__pfet_01v8
x divider_top_0.CLK divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-1697 y=-24728 sky130_fd_pr__nfet_01v8
x divider_top_1.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT divider_top_1.DFF_MAG_0.TG_MAGIC_3.IN divider_top_1.DFF_MAG_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=15193 y=-43753 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK VSS divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-2787 y=-38563 sky130_fd_pr__nfet_01v8
x divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.CLK VDD divider_top_0.DivideBy2_magic_1.TG_MAGIC_0.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-10551 y=-19914 sky130_fd_pr__pfet_01v8
x divider_top_3.Q2 a_4704_n61659# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=5691 y=-62042 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD2 VSS divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a1 VSS s=5800,258 d=11600,516 l=40 w=200 x=81070 y=-20515 sky130_fd_pr__nfet_01v8
x VSS VSS a_85753_n60598# VSS s=8700,358 d=8700,358 l=40 w=300 x=85909 y=-60597 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_1.CLK divider_top_3.DivideBy2_magic_1.TG_MAGIC_2.inverter_0.OUT VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=-11948 y=-54616 sky130_fd_pr__pfet_01v8
x a_3252_n43578# divider_top_1.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.B a_3241_n43932# VDD s=5800,258 d=11600,516 l=40 w=200 x=3397 y=-43931 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a1 divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.inverter_2_0.VIN a_83084_n58593# VSS s=8700,358 d=17400,716 l=40 w=300 x=83436 y=-58592 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.NAND_MAGIC_0.OUT divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT VDD s=2900,158 d=5800,316 l=40 w=100 x=-9075 y=54238 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_4.TG_ANALOG_MUX_1.inverter_0.OUT ANALOG_MUX_MAG_4.IN_1 ANALOG_MUX_MAG_4.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=6253 y=2013 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=55080 y=-38385 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_1.TG_MAGIC_1.inverter_0.OUT divider_top_1.DivideBy2_magic_1.TG_MAGIC_1.IN divider_top_1.DivideBy2_magic_1.TG_MAGIC_1.OUT VDD s=2900,158 d=5800,316 l=40 w=100 x=-9560 y=-35102 sky130_fd_pr__pfet_01v8
x divider_top_2.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT divider_top_2.DFF_MAG_0.TG_MAGIC_3.IN divider_top_2.DFF_MAG_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-13631 y=47612 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.NAND_MAGIC_0.OUT VDD VDD s=11600,458 d=23200,916 l=40 w=400 x=21485 y=-23573 sky130_fd_pr__pfet_01v8
x divider_top_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT divider_top_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_0.DFF_MAG_0.TG_MAGIC_3.IN VDD s=2900,158 d=5800,316 l=40 w=100 x=14789 y=-27162 sky130_fd_pr__pfet_01v8
x F_IN divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-7503 y=31615 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD2 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=62455 y=-20900 sky130_fd_pr__pfet_01v8
x VSS VDD a_n19721_n41330# VDD s=23200,916 d=11600,458 l=40 w=400 x=-19760 y=-41329 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_1.TG_MAGIC_2.inverter_0.OUT divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_1.DivideBy2_magic_1.inverter_2.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-13360 y=-36490 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.inverter_2_0.VIN VSS divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a3 VSS s=2900,158 d=5800,316 l=40 w=100 x=-8494 y=87695 sky130_fd_pr__nfet_01v8
x a_8252_1049# a_8724_1049# VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=9694 y=1857 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD1 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=-10922 y=77808 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_0.TG_ANALOG_MUX_1.inverter_0.OUT ANALOG_MUX_MAG_0.IN_1 ANALOG_MUX_MAG_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=6660 y=-676 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=37214 y=-24544 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a1 divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=56165 y=-59250 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a4 a_46458_n42285# VDD VDD s=17400,658 d=34800,1316 l=40 w=600 x=46516 y=-42284 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_2.D1 VSS divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.IN1 VSS s=17400,716 d=17400,716 l=40 w=300 x=40104 y=-22755 sky130_fd_pr__nfet_01v8
x D3 VDD a_5564_n24736# VDD s=11600,516 d=5800,258 l=40 w=200 x=6893 y=-25089 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=32540 y=-24564 sky130_fd_pr__pfet_01v8
x divider_top_2.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_2.MUX_1_0.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-12037 y=15159 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_5.inverter_0.OUT ANALOG_MUX_MAG_5.TG_ANALOG_MUX_1.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=20788 y=2898 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_1.inverter_0.OUT VSS ANALOG_MUX_MAG_1.TG_ANALOG_MUX_1.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-2491 y=1557 sky130_fd_pr__nfet_01v8
x divider_top_3.P3 VDD a_n7274_n53709# VDD s=34800,1316 d=17400,658 l=40 w=600 x=-6906 y=-53708 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a4 VDD s=5800,316 d=2900,158 l=40 w=100 x=82350 y=-24428 sky130_fd_pr__pfet_01v8
x OUT divider_top_1.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=13496 y=-43388 sky130_fd_pr__nfet_01v8
x D2 a_44215_n26020# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=44273 y=-26019 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD1 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a1 VDD s=11600,516 d=5800,258 l=40 w=200 x=72102 y=-40927 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-7687 y=53138 sky130_fd_pr__pfet_01v8
x divider_top_3.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD divider_top_3.MUX_1_0.a4 VDD s=5800,316 d=2900,158 l=40 w=100 x=-16047 y=-60968 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD1 divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a1 VSS VSS s=5800,258 d=5800,258 l=40 w=200 x=-10558 y=87006 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-2176 y=-38513 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a3 a_n8593_106186# a_n9231_106682# VDD s=34800,1316 d=17400,658 l=40 w=600 x=-8592 y=106455 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a4 VDD a_n8710_79081# VDD s=34800,1316 d=17400,658 l=40 w=600 x=-8709 y=79041 sky130_fd_pr__pfet_01v8
x divider_top_0.MUX_1_0.AND_1_0.inverter_2_0.VIN VSS divider_top_0.MUX_1_0.a3 VSS s=2900,158 d=5800,316 l=40 w=100 x=-18153 y=-25337 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a1 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=73974 y=-59167 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-9090 y=53039 sky130_fd_pr__pfet_01v8
x OUTB VDD divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK VDD s=5800,258 d=5800,258 l=40 w=200 x=-198 y=-55736 sky130_fd_pr__pfet_01v8
x VSS VSS a_n12403_108301# VSS s=8700,358 d=8700,358 l=40 w=300 x=-12402 y=108457 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_1.A VDD divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT VDD s=17400,716 d=8700,358 l=40 w=300 x=-11544 y=36394 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_1.TG_MAGIC_1.OUT divider_top_3.DivideBy2_magic_1.inverter_2.IN VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=-10599 y=-54236 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_1.TG_ANALOG_MUX_1.inverter_0.OUT ANALOG_MUX_MAG_1.OUT Tapered_Buffer_mag_0.IN VDD s=5800,258 d=11600,516 l=40 w=200 x=-1355 y=1837 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD1 divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=-8381 y=104993 sky130_fd_pr__pfet_01v8
x divider_top_2.MUX_1_2.SEL VSS divider_top_2.MUX_1_2.a1 VSS s=5800,258 d=11600,516 l=40 w=200 x=-8295 y=14576 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD3 divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.inverter_2_0.VIN a_31981_n60703# VSS s=8700,358 d=17400,716 l=40 w=300 x=32333 y=-60702 sky130_fd_pr__nfet_01v8
x divider_top_1.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_1.MUX_1_0.a3 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-17553 y=-41928 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD1 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a1 VDD s=11600,516 d=5800,258 l=40 w=200 x=54898 y=-59121 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.NAND_MAGIC_0.OUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=21427 y=-39197 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=56105 y=-4131 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=68001 y=-59914 sky130_fd_pr__pfet_01v8
x divider_top_1.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT divider_top_1.DFF_MAG_0.TG_MAGIC_2.IN divider_top_1.DFF_MAG_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=15999 y=-42365 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=-8263 y=87597 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_5.TG_ANALOG_MUX_0.inverter_0.OUT ANALOG_MUX_MAG_5.OUT VCTRL_IN VDD s=5800,258 d=5800,258 l=40 w=200 x=21826 y=2103 sky130_fd_pr__pfet_01v8
x D8 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=-11912 y=68723 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a3 a_77231_n42199# a_77329_n42811# VDD s=34800,1316 d=17400,658 l=40 w=600 x=77500 y=-42198 sky130_fd_pr__pfet_01v8
x OUT VDD divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VDD s=5800,258 d=11600,516 l=40 w=200 x=-2591 y=-40381 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-26819 y=-34576 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.VOUT a_30829_n22745# VDD VDD s=29000,1116 d=29000,1116 l=40 w=500 x=31110 y=-21948 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-9075 y=56448 sky130_fd_pr__pfet_01v8
x a_n13363_1489# VDD PRE_SCALAR VDD s=11600,458 d=11600,458 l=60 w=400 x=-11828 y=1575 sky130_fd_pr__pfet_01v8
x a_n13363_1489# VSS PRE_SCALAR VSS s=11600,458 d=11600,458 l=60 w=400 x=-8780 y=767 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a4 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=83947 y=-58899 sky130_fd_pr__nfet_01v8
x divider_top_0.P3 VDD divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.IN VDD s=5800,258 d=11600,516 l=40 w=200 x=-6826 y=-22352 sky130_fd_pr__pfet_01v8
x divider_top_3.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_3.DFF_MAG_0.TG_MAGIC_3.IN divider_top_3.DFF_MAG_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=15896 y=-61449 sky130_fd_pr__nfet_01v8
x divider_top_0.CLK VDD divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-3485 y=-23790 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT VDD divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=-3722 y=-41699 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_6.TG_ANALOG_MUX_1.inverter_0.OUT ANALOG_MUX_MAG_6.IN_1 divider_top_0.CLK VDD s=11600,516 d=5800,258 l=40 w=200 x=63935 y=-3037 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD1 a_54814_n60688# divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=55068 y=-60687 sky130_fd_pr__nfet_01v8
x a_n9457_1489# VSS a_n13363_1489# VSS s=11600,458 d=11600,458 l=60 w=400 x=-7128 y=767 sky130_fd_pr__nfet_01v8
x S6 VSS ANALOG_MUX_MAG_2.OUT VSS s=5800,258 d=5800,258 l=40 w=200 x=-2921 y=-1263 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_0.CLK divider_top_3.DivideBy2_magic_0.TG_MAGIC_2.inverter_0.OUT VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=-11948 y=-59163 sky130_fd_pr__nfet_01v8
x VSS a_n5904_33414# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-5271 y=34794 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.inverter_0.OUT divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-6184 y=-20949 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-2482 y=-21922 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a4 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=73476 y=-24466 sky130_fd_pr__pfet_01v8
x divider_top_0.CLK divider_top_0.DFF_MAG_0.TG_MAGIC_3.CLK VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=10912 y=-26139 sky130_fd_pr__nfet_01v8
x a_58731_n57463# VSS a_59280_n57463# VSS s=29000,1116 d=14500,558 l=40 w=500 x=59240 y=-57462 sky130_fd_pr__nfet_01v8
x a_3900_n25127# VDD divider_top_0.divider_magic_0/P2_Gen_magic_0.3_in_and_out VDD s=11600,516 d=5800,258 l=40 w=200 x=3900 y=-25100 sky130_fd_pr__pfet_01v8
x OUT VDD divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=27676 y=-38570 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_4.D1 VSS divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.IN1 VSS s=17400,716 d=17400,716 l=40 w=300 x=-9229 y=91478 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_0.B divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=1770 y=-21165 sky130_fd_pr__pfet_01v8
x VSS a_n1045_n53713# VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=382 y=-54110 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.VOUT a_49379_n39386# divider_top_1.7b_counter_new_0.mod_dff_magic_3.D1 VSS s=14500,558 d=29000,1116 l=40 w=500 x=49437 y=-39385 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD2 divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a1 VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-10853 y=99722 sky130_fd_pr__pfet_01v8
x a_51530_1826# a_52002_1826# VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=52972 y=2634 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-5279 y=-21034 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD2 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a1 VDD s=11600,516 d=5800,258 l=40 w=200 x=-7314 y=114089 sky130_fd_pr__pfet_01v8
x PFD_0.PFD_UP_0/PFD_INV_0.OUT a_977_1990# a_1095_1990# VSS s=3480,178 d=3480,178 l=60 w=120 x=1035 y=1990 sky130_fd_pr__nfet_01v8
x VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.CLK VDD VCO_0.Divide_By_2_magic_0.TG_MAGIC_0.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=40310 y=2735 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_0.DivideBy2_magic_0.Q VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=-14700 y=-24461 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a4 VDD s=5800,316 d=2900,158 l=40 w=100 x=65234 y=-59185 sky130_fd_pr__pfet_01v8
x divider_top_0.Q3 divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=54576 y=-21095 sky130_fd_pr__pfet_01v8
x divider_top_0.MUX_1_1.IN2 divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-14994 y=-18876 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD1 divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=76767 y=-59069 sky130_fd_pr__pfet_01v8
x OUT divider_top_1.DFF_MAG_0.TG_MAGIC_2.IN divider_top_1.DFF_MAG_0.TG_MAGIC_3.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=16195 y=-42780 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_0.OUT a_7683_n899# VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=8033 y=-1706 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_0.TG_ANALOG_MUX_0.inverter_0.OUT ANALOG_MUX_MAG_0.OUT DN_INPUT VDD s=5800,258 d=11600,516 l=40 w=200 x=6758 y=-1751 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_1.TG_MAGIC_1.inverter_0.OUT divider_top_0.DivideBy2_magic_1.TG_MAGIC_1.OUT divider_top_0.DivideBy2_magic_1.TG_MAGIC_1.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-10552 y=-18511 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a4 VSS a_63810_n26206# VSS s=17400,716 d=8700,358 l=40 w=300 x=63770 y=-26205 sky130_fd_pr__nfet_01v8
x divider_top_3.MUX_1_1.AND_1_1.inverter_2_0.VIN VSS divider_top_3.MUX_1_1.a4 VSS s=5800,316 d=2900,158 l=40 w=100 x=-10960 y=-57175 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.inverter_0.OUT divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.IN divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-11949 y=-53213 sky130_fd_pr__pfet_01v8
x divider_top_1.MUX_1_0.SEL VDD divider_top_1.MUX_1_0.a1 VDD s=11600,516 d=5800,258 l=40 w=200 x=-18332 y=-43087 sky130_fd_pr__pfet_01v8
x a_8683_n1707# DN_OUT VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=9921 y=-1706 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a3 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=59345 y=-60211 sky130_fd_pr__nfet_01v8
x VSS a_n19350_n54845# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=-19291 y=-54844 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD3 divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.inverter_2_0.VIN a_28321_n57219# VSS s=8700,358 d=17400,716 l=40 w=300 x=28673 y=-57218 sky130_fd_pr__nfet_01v8
x VSS divider_top_1.3AND_MAGIC_0.C VSS VSS s=5800,258 d=11600,516 l=40 w=200 x=-19564 y=-41821 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=-10897 y=115859 sky130_fd_pr__pfet_01v8
x a_n6697_n26957# a_n7457_n27341# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-6524 y=-27340 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a4 VDD a_n12160_91939# VDD s=34800,1316 d=17400,658 l=40 w=600 x=-12159 y=91899 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.CLK divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-10322 y=20060 sky130_fd_pr__nfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=39580 y=72680 sky130_fd_pr__cap_mim_m3_1
x divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=67592 y=-41803 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_0.VOUT VDD a_n11587_32251# VDD s=11600,516 d=5800,258 l=40 w=200 x=-11560 y=32989 sky130_fd_pr__pfet_01v8
x divider_top_2.P0 VDD divider_top_2.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=-12036 y=14256 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_3.inverter_0.OUT ANALOG_MUX_MAG_3.IN_1 ANALOG_MUX_MAG_3.OUT VSS s=11600,516 d=5800,258 l=40 w=200 x=21508 y=-517 sky130_fd_pr__nfet_01v8
x OUT VDD divider_top_1.DFF_MAG_0.TG_MAGIC_3.CLK VDD s=5800,258 d=5800,258 l=40 w=200 x=11512 y=-42450 sky130_fd_pr__pfet_01v8
x OUTB divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.IN VSS s=2900,158 d=5800,316 l=40 w=100 x=21618 y=-56335 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-4126 y=-21034 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_1.CLK VSS divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.CLK VSS s=2900,158 d=2900,158 l=40 w=100 x=-8775 y=-36125 sky130_fd_pr__nfet_01v8
x a_n5999_n43548# VDD a_n6759_n43932# VDD s=11600,516 d=5800,258 l=40 w=200 x=-5924 y=-43931 sky130_fd_pr__pfet_01v8
x a_803_n19041# a_43_n18803# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=975 y=-18802 sky130_fd_pr__pfet_01v8
x a_n999_n43548# VDD a_n1759_n43932# VDD s=11600,516 d=5800,258 l=40 w=200 x=-924 y=-43931 sky130_fd_pr__pfet_01v8
x divider_top_3.Q1 VSS a_37760_n55256# VSS s=8700,358 d=8700,358 l=40 w=300 x=37916 y=-55255 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.OUT VSS divider_top_2.MUX_1_1.IN2 VSS s=2900,158 d=2900,158 l=40 w=100 x=-6003 y=18318 sky130_fd_pr__nfet_01v8
x divider_top_0.DivideBy2_magic_1.CLK VSS divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.CLK VSS s=2900,158 d=2900,158 l=40 w=100 x=-9669 y=-19534 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a3 a_28563_n22803# VSS VSS s=8700,358 d=17400,716 l=40 w=300 x=28621 y=-22802 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_1.VOUT VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=4167 y=-55668 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_0.TG_ANALOG_MUX_1.inverter_0.OUT ANALOG_MUX_MAG_0.OUT ANALOG_MUX_MAG_0.IN_1 VDD s=5800,258 d=11600,516 l=40 w=200 x=6758 y=-676 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.CLK VSS divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-13361 y=-40394 sky130_fd_pr__nfet_01v8
x divider_top_0.CLK VSS divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=-3289 y=-24070 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD2 a_62167_n25920# divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=62421 y=-25919 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN VDD divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=-7772 y=57482 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a3 a_42064_n61000# VSS VSS s=8700,358 d=17400,716 l=40 w=300 x=42122 y=-60999 sky130_fd_pr__nfet_01v8
x divider_top_1.AND_1_0.inverter_2_0.VIN VSS divider_top_1.AND_1_0.VOUT VSS s=5800,316 d=2900,158 l=40 w=100 x=-21229 y=-38135 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.3_in_and_out VSS a_n202_n24484# VSS s=8700,358 d=17400,716 l=40 w=300 x=166 y=-24484 sky130_fd_pr__nfet_01v8
x divider_top_1.P0 divider_top_1.DFF_MAG_0.TG_MAGIC_3.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=16837 y=-43768 sky130_fd_pr__pfet_01v8
x divider_top_1.Q5 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=73083 y=-37603 sky130_fd_pr__pfet_01v8
x a_n12782_65934# VSS divider_top_2.Q1 VSS s=17400,716 d=17400,716 l=40 w=300 x=-12755 y=65934 sky130_fd_pr__nfet_01v8
x S3 VSS ANALOG_MUX_MAG_0.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=4772 y=-956 sky130_fd_pr__nfet_01v8
x divider_top_0.CLK divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=-5083 y=-24728 sky130_fd_pr__nfet_01v8
x divider_top_3.Q4 a_1542_n61437# divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_1.A VSS s=11600,516 d=11600,516 l=40 w=200 x=2572 y=-61436 sky130_fd_pr__nfet_01v8
x a_n13363_1489# VSS PRE_SCALAR VSS s=11600,458 d=11600,458 l=60 w=400 x=-9724 y=767 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-4876 y=-40296 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_1.inverter_0.OUT ANALOG_MUX_MAG_1.TG_ANALOG_MUX_1.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-2589 y=1557 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD1 divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=72404 y=-37474 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.CLK divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_0.DivideBy2_magic_1.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-11260 y=-19484 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a4 VDD a_72873_n22124# VDD s=34800,1316 d=17400,658 l=40 w=600 x=72833 y=-22123 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a1 a_63864_n40537# divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=64118 y=-40536 sky130_fd_pr__nfet_01v8
x OUT divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-2689 y=-40661 sky130_fd_pr__nfet_01v8
x a_n9190_99906# VDD divider_top_2.7b_counter_new_0.mod_dff_magic_5.D1 VDD s=29000,1116 d=29000,1116 l=40 w=500 x=-8367 y=99906 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_1.CLK divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_3.DivideBy2_magic_1.inverter_2.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-12657 y=-54186 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD1 a_n12455_86726# divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=-12454 y=86980 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.VOUT a_75237_n22678# VDD VDD s=29000,1116 d=29000,1116 l=40 w=500 x=75518 y=-21881 sky130_fd_pr__pfet_01v8
x divider_top_0.Q6 a_n4197_n19041# VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=-3209 y=-19408 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=37714 y=-59944 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a1 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=64829 y=-55731 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a3 a_37603_n38793# a_37701_n39405# VDD s=34800,1316 d=17400,658 l=40 w=600 x=37872 y=-38792 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=11850 y=1049 sky130_fd_pr__nfet_01v8
x divider_top_0.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_0.MUX_1_2.a4 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-17252 y=-21497 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_0.CLK VDD divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.CLK VDD s=5800,258 d=5800,258 l=40 w=200 x=-8268 y=-59543 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD3 divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.inverter_2_0.VIN a_36050_n42572# VSS s=8700,358 d=17400,716 l=40 w=300 x=36402 y=-42571 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=60442 y=-59282 sky130_fd_pr__pfet_01v8
x divider_top_3.MUX_1_2.a1 a_n16715_n56707# divider_top_3.MUX_1_2.AND_1_1.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=-16460 y=-56706 sky130_fd_pr__nfet_01v8
x a_7001_n43548# a_6241_n43932# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=7173 y=-43931 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.CLK divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-13459 y=-40114 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-3428 y=-37625 sky130_fd_pr__pfet_01v8
x divider_top_2.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT divider_top_2.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_2.DFF_MAG_0.TG_MAGIC_3.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-13631 y=47710 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=12871 y=-1706 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD2 divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.inverter_2_0.VIN a_82093_n57114# VSS s=8700,358 d=17400,716 l=40 w=300 x=82445 y=-57113 sky130_fd_pr__nfet_01v8
x a_n28666_n57678# VDD OUT_USB VDD s=11600,458 d=11600,458 l=60 w=400 x=-27831 y=-52505 sky130_fd_pr__pfet_01v8
x F_IN VDD divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK VDD s=5800,258 d=5800,258 l=40 w=200 x=-7503 y=31713 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=82850 y=-59828 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a3 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=36223 y=-22020 sky130_fd_pr__nfet_01v8
x divider_top_3.Q7 a_n5296_n61659# VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=-4308 y=-61436 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD1 divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-10922 y=77906 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a3 a_n12129_88271# a_n12767_88767# VDD s=34800,1316 d=17400,658 l=40 w=600 x=-12128 y=88540 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a1 divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.inverter_2_0.VIN a_n6962_96487# VSS s=8700,358 d=17400,716 l=40 w=300 x=-6961 y=96839 sky130_fd_pr__nfet_01v8
x D9 a_n12520_81196# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=-12519 y=81254 sky130_fd_pr__nfet_01v8
x a_n9457_1489# VDD a_n13363_1489# VDD s=11600,458 d=11600,458 l=60 w=400 x=-7804 y=1575 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD1 VSS divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a1 VSS s=5800,258 d=11600,516 l=40 w=200 x=49662 y=-58856 sky130_fd_pr__nfet_01v8
x a_n28666_n58622# a_n28666_n57678# VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=-27831 y=-56647 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a1 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=33234 y=-59265 sky130_fd_pr__pfet_01v8
x a_n12798_92435# VDD divider_top_2.Q4 VDD s=34800,1316 d=34800,1316 l=40 w=600 x=-12159 y=92518 sky130_fd_pr__pfet_01v8
x divider_top_2.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD divider_top_2.MUX_1_0.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=-12037 y=15257 sky130_fd_pr__pfet_01v8
x divider_top_0.MUX_1_0.SEL divider_top_0.MUX_1_0.a1 VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-18540 y=-26496 sky130_fd_pr__pfet_01v8
x divider_top_3.Q4 divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.NOR_MAGIC_0.VOUT a_19807_n59550# VDD s=23200,916 d=11600,458 l=40 w=400 x=20076 y=-59549 sky130_fd_pr__pfet_01v8
x divider_top_3.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_3.P0 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=17442 y=-60841 sky130_fd_pr__nfet_01v8
x a_51530_1826# VSS a_52002_1826# VSS s=11600,458 d=11600,458 l=60 w=400 x=52178 y=1826 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=64037 y=-21030 sky130_fd_pr__pfet_01v8
x D18 VSS a_4456_n61437# VSS s=11600,516 d=11600,516 l=40 w=200 x=4416 y=-61436 sky130_fd_pr__nfet_01v8
x divider_top_3.MUX_1_1.IN2 divider_top_3.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=-12568 y=-56245 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.IN divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=23125 y=-38224 sky130_fd_pr__nfet_01v8
x divider_top_3.Q6 divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.NOR_MAGIC_1.VOUT a_18861_n59550# VDD s=23200,916 d=11600,458 l=40 w=400 x=19130 y=-59549 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD1 VSS divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a1 VSS s=5800,258 d=11600,516 l=40 w=200 x=-10558 y=87104 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.IN divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-7687 y=53236 sky130_fd_pr__pfet_01v8
x a_5564_n24736# VSS a_5651_n24484# VSS s=11600,516 d=11600,516 l=40 w=200 x=5611 y=-24483 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a3 a_n9231_106682# a_n8593_106186# VDD s=17400,658 d=34800,1316 l=40 w=600 x=-8592 y=106553 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_1.TG_ANALOG_MUX_0.inverter_0.OUT F_IN ANALOG_MUX_MAG_1.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-1453 y=762 sky130_fd_pr__pfet_01v8
x D2 VDD a_n22652_n19384# VDD s=11600,516 d=5800,258 l=40 w=200 x=-22691 y=-19383 sky130_fd_pr__pfet_01v8
x a_7704_n53743# VDD a_6944_n53505# VDD s=11600,516 d=5800,258 l=40 w=200 x=7778 y=-53504 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK VDD divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-9090 y=53137 sky130_fd_pr__pfet_01v8
x a_89157_9077# a_88725_9077# a_89325_8911# VSS s=30240,1004 d=30240,1004 l=168 w=0 x=89157 y=9077 sky130_fd_pr__res_xhigh_po_0p35
x divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.IN1 a_58778_n40634# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=58836 y=-40633 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD1 a_n12403_108301# divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=-12402 y=108555 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_1.A divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=-11544 y=36492 sky130_fd_pr__pfet_01v8
x divider_top_1.AND_1_1.inverter_2_0.VIN VDD divider_top_1.AND_1_1.VOUT VDD s=5800,316 d=2900,158 l=40 w=100 x=-19385 y=-35995 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN VSS divider_top_2.LD VSS s=5800,316 d=2900,158 l=40 w=100 x=-10963 y=54454 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD3 divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=35542 y=-20961 sky130_fd_pr__pfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=87460 y=83904 sky130_fd_pr__cap_mim_m3_1
x a_48458_n39386# a_48830_n39386# a_48928_n39386# VSS s=29000,1116 d=29000,1116 l=40 w=500 x=48888 y=-39385 sky130_fd_pr__nfet_01v8
x a_51799_n1085# OUT VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=54905 y=-276 sky130_fd_pr__pfet_01v8
x divider_top_3.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT divider_top_3.DFF_MAG_0.TG_MAGIC_1.IN divider_top_3.DFF_MAG_0.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=13196 y=-61864 sky130_fd_pr__pfet_01v8
x VCO_0.INV_1_mag_1.IN VCO_0.INV_1_mag_1.OUT VDD VDD s=11600,458 d=11600,458 l=100 w=400 x=36990 y=506 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.inverter_2_0.VIN VSS divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a3 VSS s=2900,158 d=5800,316 l=40 w=100 x=81653 y=-21904 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK VSS divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-3976 y=-56016 sky130_fd_pr__nfet_01v8
x a_51799_n4132# VDD ANALOG_MUX_MAG_6.IN_1 VDD s=11600,458 d=11600,458 l=60 w=400 x=56439 y=-3323 sky130_fd_pr__pfet_01v8
x divider_top_0.CLK divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=22622 y=-22621 sky130_fd_pr__pfet_01v8
x D5 VSS a_n1945_n26735# VSS s=11600,516 d=11600,516 l=40 w=200 x=-1984 y=-26734 sky130_fd_pr__nfet_01v8
x divider_top_1.P0 VSS a_n8104_n40806# VSS s=17400,716 d=8700,358 l=40 w=300 x=-7680 y=-41143 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_1.TG_MAGIC_2.inverter_0.OUT divider_top_2.DivideBy2_magic_1.inverter_2.IN divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-6368 y=19548 sky130_fd_pr__pfet_01v8
x a_51530_1826# VDD a_52002_1826# VDD s=11600,458 d=11600,458 l=60 w=400 x=53090 y=2634 sky130_fd_pr__pfet_01v8
x divider_top_1.3AND_MAGIC_0.A a_n21658_n43410# a_n22209_n44044# VSS s=8700,358 d=17400,716 l=40 w=300 x=-21599 y=-43409 sky130_fd_pr__nfet_01v8
x a_63810_n26206# VSS divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.VOUT VSS s=17400,716 d=17400,716 l=40 w=300 x=64208 y=-26205 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a4 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=37912 y=-40904 sky130_fd_pr__nfet_01v8
x VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.CLK VCO_0.Divide_By_2_magic_0.TG_MAGIC_0.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=40408 y=2735 sky130_fd_pr__pfet_01v8
x divider_top_0.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD divider_top_0.MUX_1_2.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=-17252 y=-21266 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=29578 y=-37671 sky130_fd_pr__pfet_01v8
x a_51799_n1085# OUT VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=54217 y=-1084 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_0.TG_MAGIC_1.inverter_0.OUT divider_top_1.DivideBy2_magic_0.TG_MAGIC_1.IN divider_top_1.DivideBy2_magic_0.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-9756 y=-40029 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_0.VOUT VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=1859 y=-37555 sky130_fd_pr__pfet_01v8
x divider_top_0.MUX_1_1.IN2 VDD divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.IN VDD s=11600,516 d=5800,258 l=40 w=200 x=-15092 y=-18596 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-8263 y=87695 sky130_fd_pr__pfet_01v8
x D8 divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=-11912 y=68821 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a3 a_63720_n22141# a_63818_n22753# VDD s=34800,1316 d=17400,658 l=40 w=600 x=63989 y=-22140 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.VOUT a_39595_n38551# a_39595_n39347# VDD s=29000,1116 d=14500,558 l=40 w=500 x=39922 y=-38550 sky130_fd_pr__pfet_01v8
x a_n28666_n58622# VSS a_n28666_n57678# VSS s=11600,458 d=11600,458 l=60 w=400 x=-28639 y=-58621 sky130_fd_pr__nfet_01v8
x VSS VDD divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=-11834 y=104691 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN VSS divider_top_3.LD VSS s=2900,158 d=2900,158 l=40 w=100 x=22738 y=-59196 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.VOUT VSS a_31155_n39336# VSS s=17400,716 d=17400,716 l=40 w=300 x=31115 y=-39335 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-9075 y=56546 sky130_fd_pr__pfet_01v8
x a_n15003_n16599# VDD DIV_OUT VDD s=11600,458 d=11600,458 l=60 w=400 x=-12524 y=-16535 sky130_fd_pr__pfet_01v8
x divider_top_1.Q3 VSS divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.3_INPUT_NOR_MAG_0.VOUT VSS s=11600,516 d=5800,258 l=40 w=200 x=18221 y=-38128 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD2 divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=66715 y=-40975 sky130_fd_pr__pfet_01v8
x divider_top_2.AND_1_0.VOUT VDD a_n8523_13581# VDD s=11600,516 d=5800,258 l=40 w=200 x=-7788 y=12451 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_4.inverter_0.OUT ANALOG_MUX_MAG_4.IN_1 ANALOG_MUX_MAG_4.OUT VSS s=5800,258 d=5800,258 l=40 w=200 x=6645 y=1667 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a4 a_74266_n60279# VDD VDD s=17400,658 d=34800,1316 l=40 w=600 x=74324 y=-60278 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN VSS divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=25570 y=-56285 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT VSS divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-2823 y=-56016 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a3 VDD s=5800,316 d=2900,158 l=40 w=100 x=-11664 y=108968 sky130_fd_pr__pfet_01v8
x divider_top_0.AND_1_0.inverter_2_0.VIN divider_top_0.AND_1_0.VOUT VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=-21535 y=-21313 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.inverter_0.OUT divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-2482 y=-22337 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.VOUT a_84229_n21844# VDD VDD s=14500,558 d=29000,1116 l=40 w=500 x=84287 y=-21843 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.VOUT a_n9164_99495# VSS VSS s=29000,1116 d=29000,1116 l=40 w=500 x=-9163 y=99678 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=45776 y=-41872 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.VOUT VSS a_67113_n57397# VSS s=17400,716 d=17400,716 l=40 w=300 x=67073 y=-57396 sky130_fd_pr__nfet_01v8
x divider_top_1.Q6 a_n3499_n43548# VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=-2511 y=-43325 sky130_fd_pr__nfet_01v8
x divider_top_0.Q6 a_n4859_n26735# divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_0.A VSS s=11600,516 d=11600,516 l=40 w=200 x=-3828 y=-26734 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD2 divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-7314 y=114187 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK VSS divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.inverter_0.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=-3289 y=-21972 sky130_fd_pr__nfet_01v8
x a_n28666_n58622# VDD a_n28666_n57678# VDD s=11600,458 d=11600,458 l=60 w=400 x=-27831 y=-57001 sky130_fd_pr__pfet_01v8
x divider_top_1.3AND_MAGIC_0.C a_n22209_n44044# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-20980 y=-44017 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.IN1 a_32980_n58729# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=33038 y=-58728 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.CLK divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-12756 y=-53578 sky130_fd_pr__nfet_01v8
x a_n9348_79577# VSS divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.VOUT VSS s=17400,716 d=17400,716 l=40 w=300 x=-9321 y=79577 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a4 VDD a_63712_n25594# VDD s=34800,1316 d=17400,658 l=40 w=600 x=63672 y=-25593 sky130_fd_pr__pfet_01v8
x divider_top_1.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD divider_top_1.MUX_1_2.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=-16554 y=-37857 sky130_fd_pr__pfet_01v8
x VSS a_n3545_n53713# VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=-2117 y=-54110 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.inverter_2_0.VIN VSS divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a3 VSS s=2900,158 d=5800,316 l=40 w=100 x=-11912 y=100109 sky130_fd_pr__nfet_01v8
x S3 ANALOG_MUX_MAG_0.OUT DN_INPUT VSS s=5800,258 d=11600,516 l=40 w=200 x=6758 y=-1405 sky130_fd_pr__nfet_01v8
x divider_top_0.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_0.MUX_1_0.a4 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=-16958 y=-26266 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a4 VDD a_37595_n42246# VDD s=34800,1316 d=17400,658 l=40 w=600 x=37555 y=-42245 sky130_fd_pr__pfet_01v8
x divider_top_0.3AND_MAGIC_0.B a_n22907_n27453# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-21874 y=-27426 sky130_fd_pr__pfet_01v8
x a_8211_n1707# a_8683_n1707# VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=8977 y=-1706 sky130_fd_pr__nfet_01v8
x a_6965_n55964# VSS a_7052_n56362# VSS s=11600,516 d=11600,516 l=40 w=200 x=7012 y=-56361 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_0.VOUT VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=2366 y=-59780 sky130_fd_pr__pfet_01v8
x divider_top_0.AND_1_0.VOUT a_n20822_n21320# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-20763 y=-21319 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=21422 y=-55920 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD3 VSS divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a1 VSS s=5800,258 d=11600,516 l=40 w=200 x=40096 y=-40706 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a3 a_82229_n25539# a_82327_n26151# VDD s=34800,1316 d=17400,658 l=40 w=600 x=82498 y=-25538 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=25668 y=-56005 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a4 a_32823_n42266# VDD VDD s=17400,658 d=34800,1316 l=40 w=600 x=32881 y=-42265 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN VDD divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.IN VDD s=11600,516 d=5800,258 l=40 w=200 x=-3820 y=-40381 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-10897 y=115957 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a4 a_n12160_91939# VDD VDD s=17400,658 d=34800,1316 l=40 w=600 x=-12159 y=91997 sky130_fd_pr__pfet_01v8
x divider_top_0.CLK divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=35516 y=-21990 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.inverter_2_0.VIN VSS divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a3 VSS s=2900,158 d=5800,316 l=40 w=100 x=64537 y=-56661 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.CLK divider_top_3.DivideBy2_magic_1.TG_MAGIC_0.inverter_0.OUT VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=-9248 y=-54236 sky130_fd_pr__nfet_01v8
x a_52002_1826# OUTB VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=56996 y=2634 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD1 divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a1 VSS VSS s=5800,258 d=5800,258 l=40 w=200 x=71608 y=-20553 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a3 a_56465_n57521# VSS VSS s=8700,358 d=17400,716 l=40 w=300 x=56523 y=-57520 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.3_in_and_out VSS a_n10954_33323# VSS s=8700,358 d=17400,716 l=40 w=300 x=-10953 y=33479 sky130_fd_pr__nfet_01v8
x VDD a_32652_n28# VSS VSS s=11600,516 d=5800,258 l=100 w=200 x=32710 y=-27 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_1.VOUT VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=3366 y=-41436 sky130_fd_pr__nfet_01v8
x divider_top_2.P0 divider_top_2.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=-12036 y=14354 sky130_fd_pr__pfet_01v8
x divider_top_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT divider_top_0.DFF_MAG_0.TG_MAGIC_3.IN divider_top_0.DFF_MAG_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=14299 y=-27162 sky130_fd_pr__pfet_01v8
x divider_top_1.AND_1_0.inverter_2_0.VIN divider_top_1.AND_1_0.VOUT VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=-20837 y=-37904 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a4 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=46371 y=-24583 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a3 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=54578 y=-21794 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.inverter_0.OUT divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-1784 y=-38928 sky130_fd_pr__pfet_01v8
x S4 VDD ANALOG_MUX_MAG_5.TG_ANALOG_MUX_0.inverter_0.OUT VDD s=11600,516 d=5800,258 l=40 w=200 x=20690 y=2103 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_1.DivideBy2_magic_0.Q VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=-14002 y=-41052 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_0.D1 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=-10896 y=115054 sky130_fd_pr__pfet_01v8
x OUTB VSS a_72729_n57152# VSS s=8700,358 d=8700,358 l=40 w=300 x=72885 y=-57151 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.inverter_2_0.VIN VSS divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a3 VSS s=2900,158 d=5800,316 l=40 w=100 x=55783 y=-56727 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=49745 y=-24614 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_1.VOUT a_339_n55824# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=1371 y=-55753 sky130_fd_pr__pfet_01v8
x a_n9240_64651# VSS a_n9214_64691# VSS s=29000,1116 d=14500,558 l=40 w=500 x=-9213 y=64651 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_2.MUX_1_1.IN2 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-6003 y=18416 sky130_fd_pr__nfet_01v8
x OUT VDD divider_top_1.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=13202 y=-43768 sky130_fd_pr__pfet_01v8
x divider_top_1.MUX_1_1.IN2 divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-14296 y=-35467 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_3.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_0.VOUT VSS s=5800,316 d=2900,158 l=40 w=100 x=-2279 y=-59380 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a3 a_50927_n61039# VSS VSS s=8700,358 d=17400,716 l=40 w=300 x=50985 y=-61038 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.VOUT a_66633_n22695# divider_top_0.7b_counter_new_0.mod_dff_magic_5.D1 VSS s=14500,558 d=29000,1116 l=40 w=500 x=66691 y=-22694 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-7772 y=57580 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD1 divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=49662 y=-59186 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-28639 y=-52839 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a4 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=46077 y=-24352 sky130_fd_pr__nfet_01v8
x a_7714_n59408# a_7466_n59186# divider_top_3.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.C VSS s=11600,516 d=11600,516 l=40 w=200 x=7788 y=-59185 sky130_fd_pr__nfet_01v8
x a_n26846_n39533# VDD OUT_CORE VDD s=11600,458 d=23200,916 l=60 w=400 x=-26011 y=-34124 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.B a_4451_n21751# a_4760_n21751# VSS s=17400,716 d=8700,358 l=40 w=300 x=4720 y=-21750 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.VOUT VSS a_n9240_64200# VSS s=17400,716 d=17400,716 l=40 w=300 x=-9213 y=63730 sky130_fd_pr__nfet_01v8
x D7 VSS a_n13204_26368# VSS s=11600,516 d=11600,516 l=40 w=200 x=-13203 y=26328 sky130_fd_pr__nfet_01v8
x divider_top_3.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_3.LD divider_top_3.DFF_MAG_0.TG_MAGIC_1.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=14198 y=-60891 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.VOUT a_77187_n57380# divider_top_3.7b_counter_new_0.mod_dff_magic_6.D1 VSS s=14500,558 d=29000,1116 l=40 w=500 x=77245 y=-57379 sky130_fd_pr__nfet_01v8
x divider_top_3.P3 VDD divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=-5621 y=-57054 sky130_fd_pr__pfet_01v8
x a_n15003_n16599# VDD DIV_OUT VDD s=11600,458 d=11600,458 l=60 w=400 x=-14412 y=-16535 sky130_fd_pr__pfet_01v8
x OUTB VSS divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-3976 y=-59430 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_3.D1 a_46615_n58748# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=46673 y=-58747 sky130_fd_pr__nfet_01v8
x OUTB VDD divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VDD s=11600,516 d=5800,258 l=40 w=200 x=-2280 y=-58492 sky130_fd_pr__pfet_01v8
x OUT divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-4385 y=-41699 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_0.TG_MAGIC_1.inverter_0.OUT divider_top_0.DivideBy2_magic_0.TG_MAGIC_1.OUT divider_top_0.DivideBy2_magic_0.TG_MAGIC_1.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-10748 y=-23438 sky130_fd_pr__pfet_01v8
x divider_top_3.Q5 a_n958_n61437# divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_1.B VSS s=11600,516 d=11600,516 l=40 w=200 x=72 y=-61436 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.NAND_MAGIC_0.OUT divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=22130 y=-56893 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-11258 y=767 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_0.inverter_2.IN divider_top_3.DivideBy2_magic_0.TG_MAGIC_1.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-10893 y=-58225 sky130_fd_pr__pfet_01v8
x a_n26846_n40477# a_n26846_n39533# VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=-26011 y=-38266 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-11562 y=27128 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a3 a_n12801_79569# VSS VSS s=8700,358 d=17400,716 l=40 w=300 x=-12774 y=79229 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=77350 y=-59897 sky130_fd_pr__pfet_01v8
x OUT divider_top_1.DFF_MAG_0.TG_MAGIC_2.IN divider_top_1.DFF_MAG_0.TG_MAGIC_3.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=15607 y=-42780 sky130_fd_pr__nfet_01v8
x a_51799_n1085# VDD OUT VDD s=11600,458 d=11600,458 l=60 w=400 x=55023 y=-276 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=64537 y=-56430 sky130_fd_pr__pfet_01v8
x a_51799_n4132# ANALOG_MUX_MAG_6.IN_1 VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=57501 y=-3323 sky130_fd_pr__pfet_01v8
x a_n8255_32349# VDD divider_top_2.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_0.VOUT VDD s=11600,516 d=5800,258 l=40 w=200 x=-7520 y=32251 sky130_fd_pr__pfet_01v8
x F_IN divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-7503 y=31811 sky130_fd_pr__pfet_01v8
x divider_top_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT divider_top_0.LD divider_top_0.DFF_MAG_0.TG_MAGIC_1.OUT VDD s=5800,316 d=2900,158 l=40 w=100 x=12209 y=-25774 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_0.VOUT a_339_n59820# a_890_n59186# VSS s=17400,716 d=8700,358 l=40 w=300 x=850 y=-59185 sky130_fd_pr__nfet_01v8
x VSS VSS a_1253_n43326# VSS s=11600,516 d=11600,516 l=40 w=200 x=1213 y=-43325 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=63630 y=-41772 sky130_fd_pr__pfet_01v8
x D9 VSS a_n12520_81196# VSS s=8700,358 d=8700,358 l=40 w=300 x=-12519 y=81352 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=56223 y=-4131 sky130_fd_pr__nfet_01v8
x VCO_0.Divide_By_2_magic_0.TG_MAGIC_0.inverter_0.OUT VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.OUT VCO_0.Divide_By_2_magic_0.TG_MAGIC_1.OUT VDD s=5800,316 d=2900,158 l=40 w=100 x=40823 y=2820 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_1.TG_MAGIC_0.inverter_0.OUT divider_top_0.DivideBy2_magic_1.TG_MAGIC_1.OUT divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.OUT VDD s=5800,316 d=2900,158 l=40 w=100 x=-11554 y=-19899 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD3 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=27864 y=-42023 sky130_fd_pr__pfet_01v8
x a_55762_n39410# VSS divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.VOUT VSS s=17400,716 d=17400,716 l=40 w=300 x=56160 y=-39409 sky130_fd_pr__nfet_01v8
x divider_top_1.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_1.P0 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=16935 y=-42450 sky130_fd_pr__pfet_01v8
x a_n13836_34190# a_n13204_33868# divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_1.A VSS s=11600,516 d=11600,516 l=40 w=200 x=-13203 y=34190 sky130_fd_pr__nfet_01v8
x divider_top_2.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_2.MUX_1_0.a3 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=-12037 y=15355 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN VSS divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.IN VSS s=5800,316 d=2900,158 l=40 w=100 x=-4518 y=-24070 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT VSS divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-2823 y=-59430 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_2.D1 VSS a_37049_n40598# VSS s=8700,358 d=8700,358 l=40 w=300 x=37205 y=-40597 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT VDD divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_0.VOUT VDD s=2900,158 d=2900,158 l=40 w=100 x=1761 y=-41669 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_0.CLK divider_top_1.DivideBy2_magic_0.TG_MAGIC_1.OUT divider_top_1.DivideBy2_magic_0.TG_MAGIC_1.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-10050 y=-40444 sky130_fd_pr__nfet_01v8
x divider_top_0.CLK divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT divider_top_0.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_0.VOUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-3484 y=-21364 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-7687 y=53334 sky130_fd_pr__pfet_01v8
x D0 VSS divider_top_0.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_5.B VSS s=5800,316 d=2900,158 l=40 w=100 x=-6961 y=-19751 sky130_fd_pr__nfet_01v8
x divider_top_3.Q6 VSS a_83092_n55140# VSS s=8700,358 d=8700,358 l=40 w=300 x=83248 y=-55139 sky130_fd_pr__nfet_01v8
x D3 VDD a_5564_n21262# VDD s=11600,516 d=5800,258 l=40 w=200 x=6893 y=-21053 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a3 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=66698 y=-25443 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD1 VSS divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a1 VSS s=11600,516 d=5800,258 l=40 w=200 x=45798 y=-58825 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD1 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a1 VDD s=11600,516 d=5800,258 l=40 w=200 x=-10805 y=104717 sky130_fd_pr__pfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=50220 y=44620 sky130_fd_pr__cap_mim_m3_1
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-9090 y=53235 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a4 VSS a_58724_n26303# VSS s=17400,716 d=8700,358 l=40 w=300 x=58684 y=-26302 sky130_fd_pr__nfet_01v8
x divider_top_3.Q1 divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=37916 y=-55792 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD1 divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.inverter_2_0.VIN a_n12403_108301# VSS s=8700,358 d=17400,716 l=40 w=300 x=-12402 y=108653 sky130_fd_pr__nfet_01v8
x S6 VSS ANALOG_MUX_MAG_2.TG_ANALOG_MUX_0.inverter_0.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=-4155 y=-1229 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_1.B VDD divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT VDD s=8700,358 d=8700,358 l=40 w=300 x=-11544 y=36590 sky130_fd_pr__pfet_01v8
x divider_top_0.P0 VSS divider_top_0.DFF_MAG_0.TG_MAGIC_3.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=16041 y=-26797 sky130_fd_pr__nfet_01v8
x S6 ANALOG_MUX_MAG_2.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-4711 y=-534 sky130_fd_pr__pfet_01v8
x divider_top_0.CLK divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=23331 y=-22191 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.C VDD a_5301_n55815# VDD s=5800,258 d=5800,258 l=40 w=200 x=6431 y=-55744 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN divider_top_2.LD VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-10963 y=54552 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.C VSS a_4760_n24493# VSS s=8700,358 d=17400,716 l=40 w=300 x=5128 y=-24493 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_1.inverter_2.IN divider_top_3.DivideBy2_magic_1.TG_MAGIC_1.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-10697 y=-53578 sky130_fd_pr__nfet_01v8
x D2 divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=48039 y=-25513 sky130_fd_pr__pfet_01v8
x a_6965_n59438# divider_top_3.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.C a_6954_n59792# VDD s=5800,258 d=11600,516 l=40 w=200 x=7110 y=-59791 sky130_fd_pr__pfet_01v8
x divider_top_1.OUT1 VDD a_n26846_n40949# VDD s=11600,458 d=11600,458 l=60 w=400 x=-26011 y=-41240 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_1.TG_MAGIC_2.inverter_0.OUT divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_2.DivideBy2_magic_1.inverter_2.IN VDD s=2900,158 d=5800,316 l=40 w=100 x=-6368 y=19646 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_1.CLK divider_top_0.DivideBy2_magic_1.TG_MAGIC_2.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-13153 y=-19534 sky130_fd_pr__nfet_01v8
x VCO_0.Divide_By_2_magic_0.TG_MAGIC_2.inverter_0.OUT VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.OUT VCO_0.Divide_By_2_magic_0.inverter_2.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=43817 y=2820 sky130_fd_pr__pfet_01v8
x divider_top_0.Q3 a_5651_n21660# divider_top_0.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.C VSS s=11600,516 d=11600,516 l=40 w=200 x=6681 y=-21659 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_0.D1 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.IN1 VDD s=17400,716 d=8700,358 l=40 w=300 x=85338 y=-21643 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_1.A a_3023_n24539# divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT VSS s=17400,716 d=8700,358 l=40 w=300 x=3081 y=-24538 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=83046 y=-59828 sky130_fd_pr__pfet_01v8
x a_8211_n1707# a_8683_n1707# VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=10125 y=-898 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_1.CLK divider_top_3.DivideBy2_magic_1.TG_MAGIC_1.OUT divider_top_3.DivideBy2_magic_1.TG_MAGIC_1.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-9347 y=-53628 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=-8263 y=87793 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=37124 y=-21091 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD1 a_54119_n39124# divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=54373 y=-39123 sky130_fd_pr__nfet_01v8
x a_7683_n899# VSS a_8211_n1707# VSS s=11600,458 d=11600,458 l=60 w=400 x=8151 y=-1706 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD1 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a1 VDD s=11600,516 d=5800,258 l=40 w=200 x=-10888 y=86810 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK VDD divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VDD s=5800,258 d=11600,516 l=40 w=200 x=20718 y=-39212 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_0.Q VSS divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-14896 y=-23803 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a3 a_55762_n39410# VSS VSS s=8700,358 d=17400,716 l=40 w=300 x=55820 y=-39409 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=41776 y=-41166 sky130_fd_pr__pfet_01v8
x OUT divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT divider_top_1.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_0.VOUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-2786 y=-37955 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-9075 y=56644 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a4 a_n8555_115550# VDD VDD s=17400,658 d=34800,1316 l=40 w=600 x=-8554 y=115608 sky130_fd_pr__pfet_01v8
x divider_top_0.MUX_1_1.a1 a_n13127_n22981# divider_top_0.MUX_1_1.AND_1_1.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=-12872 y=-22980 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=64931 y=-37621 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.inverter_2_0.VIN VSS divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a4 VSS s=2900,158 d=5800,316 l=40 w=100 x=29570 y=-40893 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_0.P2 VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=-7218 y=-25108 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD3 divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=40096 y=-41036 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.VOUT a_n9290_81954# VDD VDD s=29000,1116 d=29000,1116 l=40 w=500 x=-8467 y=81726 sky130_fd_pr__pfet_01v8
x OUTB divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.IN divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=21128 y=-56335 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD3 VSS divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a1 VSS s=5800,258 d=11600,516 l=40 w=200 x=31656 y=-40695 sky130_fd_pr__nfet_01v8
x OUT divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-999 y=-41699 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD1 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=72983 y=-56614 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD1 divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.inverter_2_0.VIN a_n9036_77536# VSS s=8700,358 d=17400,716 l=40 w=300 x=-9035 y=77888 sky130_fd_pr__nfet_01v8
x divider_top_0.CLK divider_top_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_0.DFF_MAG_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=15105 y=-26189 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a4 a_85897_n25570# VDD VDD s=17400,658 d=34800,1316 l=40 w=600 x=85955 y=-25569 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a4 VSS a_74364_n60891# VSS s=17400,716 d=8700,358 l=40 w=300 x=74324 y=-60890 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=66698 y=-25212 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_1.TG_MAGIC_1.OUT divider_top_0.DivideBy2_magic_1.inverter_2.IN VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=-12000 y=-19534 sky130_fd_pr__nfet_01v8
x VSS VSS a_n1247_n43326# VSS s=11600,516 d=11600,516 l=40 w=200 x=-1286 y=-43325 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a4 VDD a_56367_n56909# VDD s=34800,1316 d=17400,658 l=40 w=600 x=56327 y=-56908 sky130_fd_pr__pfet_01v8
x divider_top_1.Q7 a_n5999_n43548# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-5011 y=-43931 sky130_fd_pr__pfet_01v8
x S4 ANALOG_MUX_MAG_5.TG_ANALOG_MUX_0.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=20788 y=2103 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD2 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=-7314 y=114285 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_1.TG_MAGIC_2.inverter_0.OUT divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_3.DivideBy2_magic_1.inverter_2.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-12657 y=-54601 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_0.Q VSS divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.IN VSS s=5800,316 d=2900,158 l=40 w=100 x=-10272 y=18220 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=82554 y=-20975 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN VSS divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-8052 y=57678 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,516 l=100 w=200 x=34022 y=482 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD1 a_44223_n22567# divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=44477 y=-22566 sky130_fd_pr__nfet_01v8
x a_32223_n26287# VSS divider_top_0.Q1 VSS s=17400,716 d=17400,716 l=40 w=300 x=32621 y=-26286 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.inverter_0.OUT VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-3682 y=-55736 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK VDD divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-2481 y=-25108 sky130_fd_pr__pfet_01v8
x divider_top_3.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_3.MUX_1_0.a4 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-15851 y=-61199 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.IN divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT VDD s=2900,158 d=5800,316 l=40 w=100 x=-4386 y=-40296 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.VOUT a_66410_n38490# VDD VDD s=14500,558 d=29000,1116 l=40 w=500 x=66468 y=-38489 sky130_fd_pr__pfet_01v8
x D4 a_359_n27341# divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_1.A VDD s=11600,516 d=5800,258 l=40 w=200 x=417 y=-27340 sky130_fd_pr__pfet_01v8
x a_67485_n57397# VDD divider_top_3.7b_counter_new_0.mod_dff_magic_5.D1 VDD s=29000,1116 d=29000,1116 l=40 w=500 x=67994 y=-56600 sky130_fd_pr__pfet_01v8
x a_339_n55824# divider_top_3.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_0.VOUT VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=437 y=-56461 sky130_fd_pr__nfet_01v8
x divider_top_0.P0 VSS a_n8829_n19281# VSS s=17400,716 d=8700,358 l=40 w=300 x=-8405 y=-19618 sky130_fd_pr__nfet_01v8
x divider_top_0.MUX_1_0.SEL a_n19115_n25031# divider_top_0.MUX_1_0.AND_1_0.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=-18860 y=-25030 sky130_fd_pr__nfet_01v8
x OUTB VDD divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=22033 y=-56005 sky130_fd_pr__pfet_01v8
x a_76266_n57380# a_76638_n57380# a_76736_n57380# VSS s=29000,1116 d=29000,1116 l=40 w=500 x=76696 y=-57379 sky130_fd_pr__nfet_01v8
x divider_top_3.AND_1_0.inverter_2_0.VIN VSS divider_top_3.AND_1_0.VOUT VSS s=2900,158 d=5800,316 l=40 w=100 x=-20330 y=-56246 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a4 VDD a_77231_n42199# VDD s=34800,1316 d=17400,658 l=40 w=600 x=77191 y=-42198 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_0.Q VDD divider_top_1.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=-12370 y=-39034 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.VOUT a_n9225_73131# divider_top_2.7b_counter_new_0.mod_dff_magic_2.D1 VSS s=14500,558 d=29000,1116 l=40 w=500 x=-9224 y=73189 sky130_fd_pr__nfet_01v8
x a_22061_n24804# divider_top_0.7b_counter_new_0.LD3 VDD VDD s=20300,758 d=40600,1516 l=40 w=700 x=22519 y=-24803 sky130_fd_pr__pfet_01v8
x a_n26846_n40949# a_n26846_n40477# VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=-26819 y=-40594 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a3 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=85913 y=-41979 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD2 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=-7369 y=95768 sky130_fd_pr__pfet_01v8
x divider_top_0.CLK divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=27076 y=-21979 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=63834 y=-38319 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD1 divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=-8464 y=87086 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_0.TG_MAGIC_1.OUT VSS divider_top_2.DivideBy2_magic_0.inverter_2.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-10930 y=21018 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.VOUT VDD a_30457_n21949# VDD s=29000,1116 d=14500,558 l=40 w=500 x=30417 y=-21948 sky130_fd_pr__pfet_01v8
x divider_top_0.CLK divider_top_0.DFF_MAG_0.TG_MAGIC_1.IN divider_top_0.DFF_MAG_0.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=11599 y=-26747 sky130_fd_pr__nfet_01v8
x divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.CLK divider_top_0.DivideBy2_magic_0.TG_MAGIC_1.OUT divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-11162 y=-24411 sky130_fd_pr__nfet_01v8
x D0 VSS a_n6945_n26735# VSS s=11600,516 d=11600,516 l=40 w=200 x=-6984 y=-26734 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-26819 y=-37408 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-6184 y=-25093 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD1 divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.inverter_2_0.VIN a_48581_n42642# VSS s=8700,358 d=17400,716 l=40 w=300 x=48933 y=-42641 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.VOUT a_84927_n38435# a_84927_n39231# VDD s=29000,1116 d=14500,558 l=40 w=500 x=85254 y=-38434 sky130_fd_pr__pfet_01v8
x divider_top_2.MUX_1_0.SEL VDD divider_top_2.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=-12036 y=14452 sky130_fd_pr__pfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=50220 y=55844 sky130_fd_pr__cap_mim_m3_1
x divider_top_2.MUX_1_2.a3 a_n7152_16322# VSS VSS s=8700,358 d=17400,716 l=40 w=300 x=-6213 y=15899 sky130_fd_pr__nfet_01v8
x divider_top_2.3AND_MAGIC_0.A a_n13922_10406# a_n13288_10957# VSS s=17400,716 d=8700,358 l=40 w=300 x=-13287 y=10917 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-28639 y=-54019 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.inverter_2_0.VIN VSS divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a3 VSS s=5800,316 d=2900,158 l=40 w=100 x=-11942 y=69430 sky130_fd_pr__nfet_01v8
x VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.CLK VCO_0.Divide_By_2_magic_0.TG_MAGIC_1.OUT VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=40921 y=2405 sky130_fd_pr__nfet_01v8
x a_n1697_n19041# a_n1945_n19409# divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_1.B VSS s=11600,516 d=11600,516 l=40 w=200 x=-1622 y=-19408 sky130_fd_pr__nfet_01v8
x divider_top_3.LD VDD a_24462_n59506# VDD s=40600,1516 d=20300,758 l=40 w=700 x=24422 y=-59505 sky130_fd_pr__pfet_01v8
x a_5301_n59829# divider_top_3.divider_magic_0/P2_Gen_magic_0.3_in_and_out VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=5399 y=-59094 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT VSS divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-3019 y=-56016 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD2 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=85330 y=-40920 sky130_fd_pr__pfet_01v8
x Tapered_Buffer_mag_5.IN VDD Tapered_Buffer_mag_3.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=45821 y=1507 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_0.D1 divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=-10896 y=115152 sky130_fd_pr__pfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=60860 y=10948 sky130_fd_pr__cap_mim_m3_1
x divider_top_3.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_3.MUX_1_1.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-10764 y=-56944 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-5584 y=-41684 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.OUT VSS divider_top_2.MUX_1_1.IN2 VSS s=2900,158 d=2900,158 l=40 w=100 x=-6003 y=18514 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.CLK divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.IN divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=-11557 y=-58555 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_0.CLK VDD divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.CLK VDD s=5800,258 d=5800,258 l=40 w=200 x=-11310 y=23839 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD1 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a1 VDD s=11600,516 d=5800,258 l=40 w=200 x=54906 y=-55668 sky130_fd_pr__pfet_01v8
x divider_top_0.MUX_1_0.a4 VSS a_n17472_n24745# VSS s=17400,716 d=8700,358 l=40 w=300 x=-17511 y=-24744 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_4.D1 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.IN1 VDD s=17400,716 d=8700,358 l=40 w=300 x=59468 y=-56466 sky130_fd_pr__pfet_01v8
x divider_top_1.3AND_MAGIC_0.B a_n22209_n44044# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-21176 y=-44017 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN VSS divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.IN VSS s=5800,316 d=2900,158 l=40 w=100 x=-4518 y=-21972 sky130_fd_pr__nfet_01v8
x a_n2796_n61659# a_n3044_n61437# divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_0.A VSS s=11600,516 d=11600,516 l=40 w=200 x=-2721 y=-61436 sky130_fd_pr__nfet_01v8
x VSS a_n21995_n38643# divider_top_1.AND_1_0.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=-21740 y=-38642 sky130_fd_pr__nfet_01v8
x a_54_n19011# divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_1.A a_43_n18803# VDD s=5800,258 d=11600,516 l=40 w=200 x=199 y=-18802 sky130_fd_pr__pfet_01v8
x a_52002_1826# VSS OUTB VSS s=11600,458 d=11600,458 l=60 w=400 x=53358 y=1826 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=23430 y=-21583 sky130_fd_pr__nfet_01v8
x a_1501_n35632# a_1253_n36000# divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_1.A VSS s=11600,516 d=11600,516 l=40 w=200 x=1575 y=-35999 sky130_fd_pr__nfet_01v8
x divider_top_1.LD a_22759_n41395# VDD VDD s=20300,758 d=40600,1516 l=40 w=700 x=22817 y=-41394 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD2 divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=63225 y=-38520 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT VSS divider_top_1.P3 VSS s=2900,158 d=2900,158 l=40 w=100 x=-6226 y=-37905 sky130_fd_pr__nfet_01v8
x a_n13363_1489# PRE_SCALAR VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=-13126 y=1575 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_0.B VSS a_2819_n59243# VSS s=8700,358 d=17400,716 l=40 w=300 x=3171 y=-59242 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a4 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=29766 y=-41124 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.NOR_MAGIC_0.VOUT VDD a_20020_n41473# VDD s=5800,258 d=5800,258 l=40 w=200 x=20372 y=-41472 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.CLK divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-13252 y=-18926 sky130_fd_pr__nfet_01v8
x OUTB divider_top_3.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_3.DFF_MAG_0.TG_MAGIC_2.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=16800 y=-60891 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a4 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-10787 y=88588 sky130_fd_pr__nfet_01v8
x divider_top_3.Q4 VDD a_1760_n53505# VDD s=5800,258 d=5800,258 l=40 w=200 x=2474 y=-53504 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-3526 y=-38563 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-11562 y=27226 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD1 divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a1 VSS VSS s=5800,258 d=5800,258 l=40 w=200 x=44503 y=-20670 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD1 divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=45798 y=-59155 sky130_fd_pr__pfet_01v8
x divider_top_3.AND_1_0.inverter_2_0.VIN divider_top_3.AND_1_0.VOUT VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-20330 y=-56015 sky130_fd_pr__pfet_01v8
x divider_top_3.P0 a_n7247_n58643# a_n7401_n58917# VDD s=34800,1316 d=17400,658 l=40 w=600 x=-7188 y=-58642 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.CLK VDD divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.inverter_0.OUT VDD s=5800,258 d=11600,516 l=40 w=200 x=-12462 y=-58225 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.inverter_2_0.VIN VSS divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a4 VSS s=2900,158 d=5800,316 l=40 w=100 x=30281 y=-55551 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a4 VDD s=5800,316 d=2900,158 l=40 w=100 x=-11052 y=79194 sky130_fd_pr__pfet_01v8
x divider_top_2.Q1 VDD a_n13836_39690# VDD s=11600,516 d=5800,258 l=40 w=200 x=-13809 y=40505 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD2 a_80684_n25865# divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=80938 y=-25864 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=85913 y=-41748 sky130_fd_pr__pfet_01v8
x a_37701_n39405# VSS divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.VOUT VSS s=17400,716 d=17400,716 l=40 w=300 x=38099 y=-39404 sky130_fd_pr__nfet_01v8
x VCO_0.Divide_By_2_magic_0.CLK VCO_0.Divide_By_2_magic_0.inverter_2.IN VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=43915 y=2405 sky130_fd_pr__nfet_01v8
x a_3303_n19041# VDD a_2543_n18803# VDD s=11600,516 d=5800,258 l=40 w=200 x=3377 y=-18802 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a3 VDD s=5800,316 d=2900,158 l=40 w=100 x=-8263 y=87401 sky130_fd_pr__pfet_01v8
x S6 VDD ANALOG_MUX_MAG_2.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-4809 y=-534 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a4 a_40565_n25686# VDD VDD s=17400,658 d=34800,1316 l=40 w=600 x=40623 y=-25685 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.3_INPUT_NOR_MAG_0.VOUT VSS a_20625_n58977# VSS s=8700,358 d=17400,716 l=40 w=300 x=20781 y=-58976 sky130_fd_pr__nfet_01v8
x a_51799_n4132# ANALOG_MUX_MAG_6.IN_1 VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=56557 y=-3323 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD3 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=35632 y=-24414 sky130_fd_pr__pfet_01v8
x a_51530_1826# VDD a_52002_1826# VDD s=11600,458 d=11600,458 l=60 w=400 x=54270 y=2634 sky130_fd_pr__pfet_01v8
x a_8211_n1707# VDD a_8683_n1707# VDD s=11600,458 d=11600,458 l=60 w=400 x=9535 y=-898 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK VSS divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-2084 y=-56674 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT VDD divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_0.VOUT VDD s=5800,316 d=2900,158 l=40 w=100 x=1369 y=-37555 sky130_fd_pr__pfet_01v8
x a_n11097_n16599# a_n15003_n16599# VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=-9122 y=-15727 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a3 VDD s=5800,316 d=2900,158 l=40 w=100 x=-11711 y=69332 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD1 a_n12520_81196# divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=-12519 y=81450 sky130_fd_pr__nfet_01v8
x a_51799_n1085# VSS OUT VSS s=11600,458 d=11600,458 l=60 w=400 x=54335 y=-1084 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=55279 y=-4131 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK VDD divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=23528 y=-21303 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD3 VSS divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a1 VSS s=11600,516 d=5800,258 l=40 w=200 x=-10542 y=60407 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a1 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=58334 y=-24579 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=73486 y=-59866 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.IN1 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=86107 y=-41049 sky130_fd_pr__pfet_01v8
x divider_top_0.Q1 a_5859_n18803# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=6671 y=-18802 sky130_fd_pr__pfet_01v8
x divider_top_3.MUX_1_0.SEL VDD divider_top_3.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=-17459 y=-60269 sky130_fd_pr__pfet_01v8
x divider_top_0.CLK VDD divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=44281 y=-22029 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=56684 y=-55798 sky130_fd_pr__pfet_01v8
x a_88021_6587# a_87589_6587# a_88189_6587# VSS s=30240,1004 d=30240,1004 l=168 w=0 x=88021 y=6587 sky130_fd_pr__res_xhigh_po_0p35
x divider_top_0.CLK VSS a_62175_n22467# VSS s=8700,358 d=8700,358 l=40 w=300 x=62331 y=-22466 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a3 a_36995_n26267# VSS VSS s=8700,358 d=17400,716 l=40 w=300 x=37053 y=-26266 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a4 VDD a_58626_n25691# VDD s=34800,1316 d=17400,658 l=40 w=600 x=58586 y=-25690 sky130_fd_pr__pfet_01v8
x VSS VSS a_72018_n42494# VSS s=8700,358 d=8700,358 l=40 w=300 x=72174 y=-42493 sky130_fd_pr__nfet_01v8
x divider_top_1.DFF_MAG_0.TG_MAGIC_2.IN VSS divider_top_1.DFF_MAG_0.TG_MAGIC_1.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=14235 y=-43388 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_1.VOUT a_187_n41075# a_496_n41075# VSS s=17400,716 d=8700,358 l=40 w=300 x=456 y=-41074 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.IN divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-7687 y=53432 sky130_fd_pr__pfet_01v8
x divider_top_0.Q1 VSS divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.3_INPUT_NOR_MAG_0.VOUT VSS s=5800,258 d=11600,516 l=40 w=200 x=17719 y=-21537 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.IN1 a_40019_n24038# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=40077 y=-24037 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a4 VSS a_73661_n42780# VSS s=17400,716 d=8700,358 l=40 w=300 x=73621 y=-42779 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD1 divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-10805 y=104815 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK VDD divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VDD s=5800,258 d=11600,516 l=40 w=200 x=-9090 y=53333 sky130_fd_pr__pfet_01v8
x D18 a_4260_n53505# divider_top_3.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.B VDD s=11600,516 d=5800,258 l=40 w=200 x=4318 y=-53504 sky130_fd_pr__pfet_01v8
x D13 a_n21832_n41600# a_n21522_n41600# VDD s=34800,1316 d=17400,658 l=40 w=600 x=-21561 y=-41599 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=37624 y=-56491 sky130_fd_pr__pfet_01v8
x D13 VSS a_6753_n36000# VSS s=11600,516 d=11600,516 l=40 w=200 x=6713 y=-35999 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN VSS divider_top_2.LD VSS s=2900,158 d=2900,158 l=40 w=100 x=-10963 y=54650 sky130_fd_pr__nfet_01v8
x S5 ANALOG_MUX_MAG_3.OUT LF_OFFCHIP VSS s=5800,258 d=5800,258 l=40 w=200 x=21998 y=-900 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_1.A divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=3179 y=-21167 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.inverter_0.OUT divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-4587 y=-55651 sky130_fd_pr__pfet_01v8
x a_n13836_30914# divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_1.B a_n13810_30856# VDD s=5800,258 d=11600,516 l=40 w=200 x=-13809 y=31012 sky130_fd_pr__pfet_01v8
x divider_top_1.MUX_1_1.IN2 a_n13428_n37598# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=-13369 y=-37597 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a3 a_37701_n39405# VSS VSS s=8700,358 d=17400,716 l=40 w=300 x=37759 y=-39404 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a4 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=74885 y=-55715 sky130_fd_pr__pfet_01v8
x divider_top_3.AND_1_1.inverter_2_0.VIN VSS divider_top_3.AND_1_1.VOUT VSS s=2900,158 d=5800,316 l=40 w=100 x=-18388 y=-54337 sky130_fd_pr__nfet_01v8
x divider_top_1.Q1 a_6557_n35394# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=7369 y=-35393 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_3.inverter_0.OUT ANALOG_MUX_MAG_3.TG_ANALOG_MUX_1.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=21156 y=-451 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-12190 y=-15727 sky130_fd_pr__nfet_01v8
x divider_top_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=11794 y=-26139 sky130_fd_pr__nfet_01v8
x a_7714_n55994# VDD a_6954_n55756# VDD s=11600,516 d=5800,258 l=40 w=200 x=7788 y=-55755 sky130_fd_pr__pfet_01v8
x VCO_0.INV_1_mag_5.IN VCO_0.INV_1_mag_5.OUT VDD VDD s=11600,458 d=11600,458 l=100 w=400 x=35269 y=1462 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a3 VDD s=5800,316 d=2900,158 l=40 w=100 x=82760 y=-56375 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.inverter_2_0.VIN VSS divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a3 VSS s=2900,158 d=5800,316 l=40 w=100 x=72289 y=-21942 sky130_fd_pr__nfet_01v8
x OUTB divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=24023 y=-56943 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT VDD divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_1.VOUT VDD s=2900,158 d=2900,158 l=40 w=100 x=3170 y=-41667 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a4 a_55664_n38798# VDD VDD s=17400,658 d=34800,1316 l=40 w=600 x=55722 y=-38797 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_0.CLK divider_top_0.DivideBy2_magic_0.TG_MAGIC_1.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-11261 y=-23803 sky130_fd_pr__nfet_01v8
x OUT a_36058_n39119# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=36116 y=-39118 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a3 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=-8263 y=87891 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a4 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=86214 y=-24228 sky130_fd_pr__nfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=82140 y=10948 sky130_fd_pr__cap_mim_m3_1
x a_39269_n22756# VDD divider_top_0.7b_counter_new_0.mod_dff_magic_2.D1 VDD s=29000,1116 d=29000,1116 l=40 w=500 x=39778 y=-21959 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_2.TG_ANALOG_MUX_1.inverter_0.OUT divider_top_0.OUT1 ANALOG_MUX_MAG_2.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-3117 y=-534 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a1 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=-11082 y=82449 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT VDD divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_0.VOUT VDD s=5800,316 d=2900,158 l=40 w=100 x=671 y=-20964 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_1.VOUT VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=2766 y=-25076 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.IN divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-2776 y=-23705 sky130_fd_pr__pfet_01v8
x D12 VSS divider_top_1.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_5.B VSS s=5800,316 d=2900,158 l=40 w=100 x=-6263 y=-36342 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_6.inverter_0.OUT divider_top_0.CLK ANALOG_MUX_MAG_6.IN_1 VSS s=5800,258 d=5800,258 l=40 w=200 x=64229 y=-3383 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_5.D1 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.IN1 VDD s=17400,716 d=8700,358 l=40 w=300 x=67519 y=-38289 sky130_fd_pr__pfet_01v8
x D8 VSS a_n12481_72333# VSS s=8700,358 d=8700,358 l=40 w=300 x=-12480 y=72489 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-9075 y=56742 sky130_fd_pr__pfet_01v8
x a_45866_n22853# VDD divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.VOUT VDD s=34800,1316 d=34800,1316 l=40 w=600 x=46347 y=-22240 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_3.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_0.VOUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-1887 y=-59795 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.A a_5301_n59829# a_5852_n59195# VSS s=17400,716 d=8700,358 l=40 w=300 x=5812 y=-59194 sky130_fd_pr__nfet_01v8
x divider_top_3.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_3.DFF_MAG_0.TG_MAGIC_2.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=14938 y=-60561 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_0.Q divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-9992 y=18318 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT VSS divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-3019 y=-59430 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_1.TG_MAGIC_1.OUT divider_top_3.DivideBy2_magic_1.inverter_2.IN VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=-10991 y=-54616 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-4224 y=-23790 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD1 divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a1 VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=71894 y=-24336 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD3 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=35606 y=-25443 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=55072 y=-41838 sky130_fd_pr__pfet_01v8
x divider_top_0.MUX_1_2.a3 a_n17570_n20657# a_n17472_n19745# VDD s=34800,1316 d=17400,658 l=40 w=600 x=-17300 y=-20656 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a3 VDD s=5800,316 d=2900,158 l=40 w=100 x=54088 y=-21794 sky130_fd_pr__pfet_01v8
x a_8683_n1707# DN_OUT VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=14149 y=-898 sky130_fd_pr__pfet_01v8
x divider_top_1.Q3 a_55118_n37150# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=55176 y=-37149 sky130_fd_pr__nfet_01v8
x D15 a_n20053_n36734# divider_top_1.AND_1_1.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=-19798 y=-36733 sky130_fd_pr__nfet_01v8
x Tapered_Buffer_mag_5.IN VSS VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=44851 y=1797 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD3 divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=30932 y=-25463 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD2 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a1 VDD s=11600,516 d=5800,258 l=40 w=200 x=63652 y=-59055 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=-3820 y=-41319 sky130_fd_pr__nfet_01v8
x D6 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=80742 y=-25327 sky130_fd_pr__pfet_01v8
x divider_top_3.P0 divider_top_3.DFF_MAG_0.TG_MAGIC_3.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=17540 y=-61879 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.CLK VDD divider_top_1.DivideBy2_magic_1.TG_MAGIC_0.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-9853 y=-36505 sky130_fd_pr__pfet_01v8
x Tapered_Buffer_mag_5.IN Tapered_Buffer_mag_3.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=45919 y=1507 sky130_fd_pr__pfet_01v8
x divider_top_1.DFF_MAG_0.TG_MAGIC_3.CLK VDD divider_top_1.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=12394 y=-42450 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_1.VOUT a_n8229_32802# a_n8229_33111# VSS s=17400,716 d=8700,358 l=40 w=300 x=-8228 y=33071 sky130_fd_pr__nfet_01v8
x F_IN divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=-7783 y=31419 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.VOUT a_38897_n22756# a_38897_n21960# VDD s=14500,558 d=29000,1116 l=40 w=500 x=39322 y=-21959 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD2 divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-7314 y=114383 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.IN VDD s=5800,316 d=2900,158 l=40 w=100 x=-7687 y=55642 sky130_fd_pr__pfet_01v8
x a_n9457_1489# a_n13363_1489# VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=-9102 y=1575 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.IN VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=21371 y=-21583 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK VSS divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=20020 y=-22241 sky130_fd_pr__nfet_01v8
x divider_top_3.Q6 divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=83248 y=-55676 sky130_fd_pr__pfet_01v8
x divider_top_2.MUX_1_1.a1 divider_top_2.MUX_1_1.AND_1_1.inverter_2_0.VIN a_n9450_20186# VSS s=8700,358 d=17400,716 l=40 w=300 x=-9449 y=20538 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.IN VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=-8052 y=57776 sky130_fd_pr__nfet_01v8
x VCO_0.Divide_By_2_magic_0.CLK VCO_0.Divide_By_2_magic_0.TG_MAGIC_1.OUT VCO_0.Divide_By_2_magic_0.TG_MAGIC_1.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=40311 y=1847 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a4 VDD s=5800,316 d=2900,158 l=40 w=100 x=46587 y=-37721 sky130_fd_pr__pfet_01v8
x divider_top_3.AND_1_1.inverter_2_0.VIN divider_top_3.AND_1_1.VOUT VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-18388 y=-54106 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a3 a_76631_n26220# VSS VSS s=8700,358 d=17400,716 l=40 w=300 x=76689 y=-26219 sky130_fd_pr__nfet_01v8
x a_7011_n41297# a_6251_n41681# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=7183 y=-41680 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD1 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a1 VDD s=11600,516 d=5800,258 l=40 w=200 x=-10953 y=81280 sky130_fd_pr__pfet_01v8
x divider_top_2.Q1 a_n13204_38954# divider_top_2.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.A VSS s=11600,516 d=11600,516 l=40 w=200 x=-13203 y=39984 sky130_fd_pr__nfet_01v8
x S6 VDD ANALOG_MUX_MAG_2.TG_ANALOG_MUX_0.inverter_0.OUT VDD s=5800,258 d=11600,516 l=40 w=200 x=-3763 y=-1609 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_1.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_0.VOUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-2590 y=-41269 sky130_fd_pr__nfet_01v8
x divider_top_2.Q1 VDD a_n5904_39690# VDD s=11600,516 d=5800,258 l=40 w=200 x=-5271 y=40505 sky130_fd_pr__pfet_01v8
x a_51327_n1085# VDD a_51799_n1085# VDD s=11600,458 d=11600,458 l=60 w=400 x=53359 y=-276 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=72289 y=-21711 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_0.TG_MAGIC_1.inverter_0.OUT divider_top_0.DivideBy2_magic_0.TG_MAGIC_1.IN divider_top_0.DivideBy2_magic_0.TG_MAGIC_1.OUT VDD s=2900,158 d=5800,316 l=40 w=100 x=-10258 y=-23438 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a4 VSS a_68879_n60939# VSS s=17400,716 d=8700,358 l=40 w=300 x=68839 y=-60938 sky130_fd_pr__nfet_01v8
x a_50799_n3324# VDD a_51327_n4132# VDD s=11600,458 d=11600,458 l=60 w=400 x=51813 y=-3323 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_0.TG_MAGIC_1.OUT divider_top_1.DivideBy2_magic_0.inverter_2.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-11498 y=-41052 sky130_fd_pr__nfet_01v8
x a_89157_7251# a_88725_7085# a_89325_7251# VSS s=30240,1004 d=30240,1004 l=168 w=0 x=89157 y=7251 sky130_fd_pr__res_xhigh_po_0p35
x divider_top_0.Q6 VDD a_n4197_n19041# VDD s=11600,516 d=5800,258 l=40 w=200 x=-3307 y=-18802 sky130_fd_pr__pfet_01v8
x a_752_n43578# a_741_n43932# divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_1.A VDD s=11600,516 d=5800,258 l=40 w=200 x=799 y=-43931 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD2 divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-7369 y=95866 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_0.inverter_0.OUT ANALOG_MUX_MAG_0.TG_ANALOG_MUX_1.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=5720 y=-676 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_0.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_0.VOUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-3484 y=-24678 sky130_fd_pr__nfet_01v8
x divider_top_2.P2 divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-10259 y=26388 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_0.TG_MAGIC_1.OUT divider_top_2.DivideBy2_magic_0.inverter_2.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-10930 y=21116 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD3 divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=28503 y=-55652 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_0.Q a_n13127_n22981# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=-13068 y=-22980 sky130_fd_pr__nfet_01v8
x VCO_0.INV_1_mag_2.IN VCO_0.INV_1_mag_2.OUT VDD VDD s=11600,458 d=23200,916 l=100 w=400 x=31482 y=1440 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.CLK divider_top_2.DivideBy2_magic_1.TG_MAGIC_0.inverter_0.OUT VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=-6003 y=23055 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=39785 y=-25273 sky130_fd_pr__pfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=55540 y=50232 sky130_fd_pr__cap_mim_m3_1
x divider_top_2.MUX_1_0.SEL divider_top_2.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=-12036 y=14550 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a1 divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=67884 y=-41104 sky130_fd_pr__pfet_01v8
x a_51799_n1085# VDD OUT VDD s=11600,458 d=11600,458 l=60 w=400 x=56203 y=-276 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN VDD divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=21469 y=-21303 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=24830 y=-57308 sky130_fd_pr__pfet_01v8
x VSS divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=63724 y=-60084 sky130_fd_pr__pfet_01v8
x a_29261_n39394# VSS divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.VOUT VSS s=17400,716 d=17400,716 l=40 w=300 x=29659 y=-39393 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a1 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=-10896 y=115250 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_1.TG_MAGIC_0.inverter_0.OUT divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_0.DivideBy2_magic_1.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-11064 y=-19899 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_0.TG_MAGIC_0.inverter_0.OUT divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_1.DivideBy2_magic_0.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-10562 y=-41417 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_5.inverter_0.OUT ANALOG_MUX_MAG_3.OUT ANALOG_MUX_MAG_5.OUT VSS s=5800,258 d=5800,258 l=40 w=200 x=21924 y=2832 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=56341 y=-4131 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.inverter_2_0.VIN VSS divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a4 VSS s=5800,316 d=2900,158 l=40 w=100 x=51048 y=-59085 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD1 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=72272 y=-41956 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.inverter_2_0.VIN VSS divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a4 VSS s=5800,316 d=2900,158 l=40 w=100 x=-10852 y=82960 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_0.CLK divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.CLK VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-11310 y=23937 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_2.MUX_1_1.IN2 VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=-6003 y=18612 sky130_fd_pr__nfet_01v8
x divider_top_1.MUX_1_1.a1 divider_top_1.MUX_1_1.AND_1_1.inverter_2_0.VIN a_n12429_n39572# VSS s=8700,358 d=17400,716 l=40 w=300 x=-12076 y=-39571 sky130_fd_pr__nfet_01v8
x D7 VSS a_n12470_63893# VSS s=8700,358 d=8700,358 l=40 w=300 x=-12469 y=64049 sky130_fd_pr__nfet_01v8
x VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.CLK VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.IN VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=43305 y=1847 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_0.Q divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-14100 y=-40394 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_1.CLK VSS divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.CLK VSS s=2900,158 d=2900,158 l=40 w=100 x=-8072 y=-54236 sky130_fd_pr__nfet_01v8
x S1 ANALOG_MUX_MAG_1.TG_ANALOG_MUX_0.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-2393 y=762 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_0.TG_MAGIC_0.inverter_0.OUT divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_0.DivideBy2_magic_0.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-11456 y=-24826 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_0.Q VSS divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.IN VSS s=5800,316 d=2900,158 l=40 w=100 x=-13691 y=-58505 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.CLK divider_top_1.DivideBy2_magic_0.TG_MAGIC_0.inverter_0.OUT VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=-9951 y=-41052 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_4.inverter_0.OUT VSS ANALOG_MUX_MAG_4.TG_ANALOG_MUX_1.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=5607 y=1733 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a3 a_67478_n26237# a_67380_n25625# VDD s=17400,658 d=34800,1316 l=40 w=600 x=67747 y=-25624 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_1.B a_3721_n38296# VSS VSS s=8700,358 d=8700,358 l=40 w=300 x=3975 y=-38295 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.IN1 VSS a_49580_n40668# VSS s=8700,358 d=8700,358 l=40 w=300 x=49736 y=-40667 sky130_fd_pr__nfet_01v8
x a_20723_n59584# VDD divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.3AND_MAGIC_0.VOUT VDD s=11600,516 d=5800,258 l=40 w=200 x=21813 y=-59583 sky130_fd_pr__pfet_01v8
x a_n28666_n59094# VDD a_n28666_n58622# VDD s=11600,458 d=11600,458 l=60 w=400 x=-27831 y=-58783 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD1 divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-7469 y=77718 sky130_fd_pr__pfet_01v8
x a_n5904_30914# divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_1.B a_n5272_30856# VDD s=5800,258 d=11600,516 l=40 w=200 x=-5271 y=31012 sky130_fd_pr__pfet_01v8
x PFD_0.PFD_UP_0/PFD_INV_0.OUT PFD_0.PFD_UP_1/PFD_INV_2.IN VSS VSS s=6960,356 d=3480,178 l=60 w=120 x=1875 y=2002 sky130_fd_pr__nfet_01v8
x divider_top_0.P0 a_n19115_n25031# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=-19056 y=-25030 sky130_fd_pr__nfet_01v8
x a_49161_n57497# a_49533_n57497# a_49631_n57497# VSS s=29000,1116 d=29000,1116 l=40 w=500 x=49591 y=-57496 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_0.TG_MAGIC_1.OUT divider_top_3.DivideBy2_magic_0.inverter_2.IN VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=-10991 y=-59163 sky130_fd_pr__nfet_01v8
x OUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=19738 y=-39212 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.inverter_2_0.VIN VSS divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a4 VSS s=5800,316 d=2900,158 l=40 w=100 x=-10666 y=115761 sky130_fd_pr__nfet_01v8
x D12 VSS a_n6247_n43326# VSS s=11600,516 d=11600,516 l=40 w=200 x=-6286 y=-43325 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN VSS divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.IN VSS s=2900,158 d=5800,316 l=40 w=100 x=-3428 y=-40661 sky130_fd_pr__nfet_01v8
x OUTB divider_top_3.DFF_MAG_0.TG_MAGIC_3.CLK VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=12313 y=-60841 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.inverter_2_0.VIN VSS divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a4 VSS s=2900,158 d=5800,316 l=40 w=100 x=-10787 y=88686 sky130_fd_pr__nfet_01v8
x divider_top_0.MUX_1_1.AND_1_0.inverter_2_0.VIN VSS divider_top_0.MUX_1_1.a3 VSS s=2900,158 d=5800,316 l=40 w=100 x=-13164 y=-21313 sky130_fd_pr__nfet_01v8
x OUT VSS divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=21526 y=-38174 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-11562 y=27324 sky130_fd_pr__pfet_01v8
x divider_top_1.MUX_1_1.a4 VDD a_n11883_n38224# VDD s=34800,1316 d=17400,658 l=40 w=600 x=-11922 y=-38223 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-11052 y=79292 sky130_fd_pr__pfet_01v8
x divider_top_2.Q1 a_n13836_39690# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-13809 y=40603 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_0.VOUT VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=2562 y=-55666 sky130_fd_pr__pfet_01v8
x D14 divider_top_1.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.B a_3557_n35394# VDD s=5800,258 d=11600,516 l=40 w=200 x=3713 y=-35393 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD1 VSS divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a1 VSS s=5800,258 d=11600,516 l=40 w=200 x=-10506 y=108679 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.IN divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT VDD s=5800,316 d=2900,158 l=40 w=100 x=-10174 y=30340 sky130_fd_pr__pfet_01v8
x VCO_0.Divide_By_2_magic_0.inverter_2.IN VSS VCO_0.Divide_By_2_magic_0.TG_MAGIC_1.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=41955 y=1797 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-11954 y=-15727 sky130_fd_pr__nfet_01v8
x a_6252_n35602# divider_top_1.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.A a_6241_n35394# VDD s=5800,258 d=11600,516 l=40 w=200 x=6397 y=-35393 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-11711 y=69430 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD3 divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a1 VSS VSS s=5800,258 d=5800,258 l=40 w=200 x=-10542 y=60505 sky130_fd_pr__nfet_01v8
x divider_top_2.DFF_MAG_0.TG_MAGIC_3.CLK VDD divider_top_2.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-12328 y=45009 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_5.B VDD a_n6045_n53713# VDD s=11600,516 d=5800,258 l=40 w=200 x=-4715 y=-53504 sky130_fd_pr__pfet_01v8
x divider_top_3.P0 a_n7428_n53983# a_n7274_n53709# VDD s=17400,658 d=34800,1316 l=40 w=600 x=-7117 y=-53708 sky130_fd_pr__pfet_01v8
x OUTB VSS divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK VSS s=5800,316 d=2900,158 l=40 w=100 x=20147 y=-56943 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a3 a_86595_n42161# a_86693_n42773# VDD s=34800,1316 d=17400,658 l=40 w=600 x=86864 y=-42160 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=22363 y=-38832 sky130_fd_pr__nfet_01v8
x a_86885_6919# a_86453_6753# a_87053_6919# VSS s=30240,1004 d=30240,1004 l=168 w=0 x=86885 y=6919 sky130_fd_pr__res_xhigh_po_0p35
x divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=58042 y=-25278 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD3 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=36312 y=-38581 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD1 divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.inverter_2_0.VIN a_76389_n60636# VSS s=8700,358 d=17400,716 l=40 w=300 x=76741 y=-60635 sky130_fd_pr__nfet_01v8
x divider_top_1.LD VSS a_24759_n41395# VSS s=40600,1516 d=40600,1516 l=40 w=700 x=24719 y=-40509 sky130_fd_pr__nfet_01v8
x divider_top_1.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT divider_top_1.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_1.DFF_MAG_0.TG_MAGIC_3.IN VDD s=2900,158 d=5800,316 l=40 w=100 x=15487 y=-43753 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD1 VSS divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a1 VSS s=5800,258 d=11600,516 l=40 w=200 x=72404 y=-37144 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_0.A divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT a_2116_n38294# VSS s=8700,358 d=8700,358 l=40 w=300 x=2272 y=-38293 sky130_fd_pr__nfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=50220 y=72680 sky130_fd_pr__cap_mim_m3_1
x a_29261_n39394# VDD divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.VOUT VDD s=34800,1316 d=34800,1316 l=40 w=600 x=29742 y=-38781 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.VOUT a_n8351_108178# a_n9173_108608# VDD s=29000,1116 d=14500,558 l=40 w=500 x=-8350 y=108505 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.IN VDD s=2900,158 d=5800,316 l=40 w=100 x=-7687 y=53530 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD3 VSS divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a1 VSS s=11600,516 d=5800,258 l=40 w=200 x=40603 y=-58817 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_3.IN_1 VSS s=4933760,8904 l=2000 w=2000 x=2677 y=13467 sky130_fd_pr__cap_mim_m3_1
x a_n6697_n19041# a_n6945_n19409# divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_0.B VSS s=11600,516 d=11600,516 l=40 w=200 x=-6622 y=-19408 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN VSS divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-2921 y=-58772 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD1 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=-10805 y=104913 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.CLK divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_2.DivideBy2_magic_1.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-5953 y=22052 sky130_fd_pr__nfet_01v8
x a_52002_1826# VDD OUTB VDD s=11600,458 d=23200,916 l=60 w=400 x=58294 y=2634 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.inverter_2_0.VIN VSS divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a4 VSS s=2900,158 d=5800,316 l=40 w=100 x=73986 y=-37373 sky130_fd_pr__nfet_01v8
x divider_top_1.MUX_1_1.AND_1_0.inverter_2_0.VIN VSS divider_top_1.MUX_1_1.a3 VSS s=2900,158 d=5800,316 l=40 w=100 x=-12466 y=-37904 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_1.TG_MAGIC_1.inverter_0.OUT divider_top_1.DivideBy2_magic_1.TG_MAGIC_1.OUT divider_top_1.DivideBy2_magic_1.TG_MAGIC_1.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-9854 y=-35102 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD2 divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a1 VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=62749 y=-20900 sky130_fd_pr__pfet_01v8
x VCO_0.INV_1_mag_0.IN VCO_0.INV_1_mag_1.IN VDD VDD s=11600,458 d=11600,458 l=100 w=400 x=35585 y=463 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD1 VSS divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a1 VSS s=5800,258 d=11600,516 l=40 w=200 x=55192 y=-58791 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a3 VDD s=5800,316 d=2900,158 l=40 w=100 x=-11681 y=99815 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_5.OUT VDD VCO_0.INV_1_mag_3.IN VDD s=5800,258 d=11600,516 l=100 w=200 x=28629 y=1468 sky130_fd_pr__pfet_01v8
x Tapered_Buffer_mag_5.IN VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.IN VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=44949 y=1797 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a4 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=37508 y=-24544 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a3 a_55656_n42251# a_55754_n42863# VDD s=34800,1316 d=17400,658 l=40 w=600 x=55925 y=-42250 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD3 divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=27996 y=-37541 sky130_fd_pr__pfet_01v8
x a_8724_1049# VDD UP_OUT VDD s=11600,458 d=11600,458 l=60 w=400 x=12184 y=1857 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=86109 y=-41748 sky130_fd_pr__pfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=55540 y=61456 sky130_fd_pr__cap_mim_m3_1
x divider_top_1.7b_counter_new_0.LD3 a_39718_n42603# divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=39972 y=-42602 sky130_fd_pr__nfet_01v8
x divider_top_1.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT divider_top_1.LD divider_top_1.DFF_MAG_0.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=13103 y=-42365 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN VDD divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=24867 y=-37894 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=82644 y=-24428 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD1 divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.inverter_2_0.VIN a_44215_n26020# VSS s=8700,358 d=17400,716 l=40 w=300 x=44567 y=-26019 sky130_fd_pr__nfet_01v8
x VCO_0.Divide_By_2_magic_0.CLK VCO_0.Divide_By_2_magic_0.TG_MAGIC_1.IN VCO_0.Divide_By_2_magic_0.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=40409 y=1847 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD3 divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a1 VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=31154 y=-24434 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=46381 y=-59983 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a1 divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=-11082 y=82547 sky130_fd_pr__pfet_01v8
x VSS a_62865_n42511# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=62923 y=-42510 sky130_fd_pr__nfet_01v8
x divider_top_0.CLK divider_top_0.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=-18958 y=-20567 sky130_fd_pr__pfet_01v8
x OUTB divider_top_3.DFF_MAG_0.TG_MAGIC_1.IN divider_top_3.DFF_MAG_0.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=13000 y=-61449 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD3 a_n12481_72333# divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=-12480 y=72587 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-9075 y=56840 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a4 VDD s=5800,316 d=2900,158 l=40 w=100 x=-7549 y=61899 sky130_fd_pr__pfet_01v8
x a_n8155_38924# divider_top_2.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.C a_n7523_38866# VDD s=5800,258 d=11600,516 l=40 w=200 x=-7522 y=39022 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_0.Q VDD divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=-9992 y=18416 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_0.inverter_0.OUT VDD ANALOG_MUX_MAG_0.TG_ANALOG_MUX_1.inverter_0.OUT VDD s=5800,258 d=11600,516 l=40 w=200 x=5818 y=-676 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.IN1 a_n10507_73332# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=-10506 y=73390 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a3 a_29956_n60958# a_29858_n60346# VDD s=17400,658 d=34800,1316 l=40 w=600 x=30225 y=-60345 sky130_fd_pr__pfet_01v8
x a_n13836_31690# VDD a_n13810_30856# VDD s=11600,516 d=5800,258 l=40 w=200 x=-13809 y=31690 sky130_fd_pr__pfet_01v8
x a_91429_7417# a_90997_7417# a_91597_7251# VSS s=30240,1004 d=30240,1004 l=168 w=0 x=91429 y=7417 sky130_fd_pr__res_xhigh_po_0p35
x divider_top_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_0.P0 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=16237 y=-25859 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-7833 y=27128 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD1 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=75242 y=-25396 sky130_fd_pr__pfet_01v8
x OUTB VDD divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK VDD s=5800,258 d=5800,258 l=40 w=200 x=-394 y=-59810 sky130_fd_pr__pfet_01v8
x VSS divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_0.A a_n3943_n35394# VDD s=5800,258 d=11600,516 l=40 w=200 x=-3786 y=-35393 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD3 VSS divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a1 VSS s=11600,516 d=5800,258 l=40 w=200 x=35542 y=-20631 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN VDD s=2900,158 d=5800,316 l=40 w=100 x=-5094 y=-41684 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a3 a_n12155_73878# a_n12793_74374# VDD s=34800,1316 d=17400,658 l=40 w=600 x=-12154 y=74147 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-13842 y=-15727 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a4 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=47780 y=-55832 sky130_fd_pr__pfet_01v8
x a_n28666_n57678# VSS OUT_USB VSS s=11600,458 d=11600,458 l=60 w=400 x=-28639 y=-57441 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.B a_5149_n41084# a_5458_n41084# VSS s=17400,716 d=8700,358 l=40 w=300 x=5418 y=-41083 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_0.B VSS a_n11010_34731# VSS s=8700,358 d=17400,716 l=40 w=300 x=-11009 y=35083 sky130_fd_pr__nfet_01v8
x F_IN VSS divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK VSS s=2900,158 d=2900,158 l=40 w=100 x=-7783 y=31517 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD2 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=-7314 y=114481 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.IN divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-7687 y=55740 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.IN1 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=40077 y=-24574 sky130_fd_pr__pfet_01v8
x a_5564_n24736# a_5553_n25090# divider_top_0.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.C VDD s=11600,516 d=5800,258 l=40 w=200 x=5611 y=-25089 sky130_fd_pr__pfet_01v8
x OUT divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-2885 y=-40381 sky130_fd_pr__pfet_01v8
x D12 divider_top_1.MUX_1_1.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-13245 y=-39063 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.inverter_0.OUT VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=-7503 y=27837 sky130_fd_pr__pfet_01v8
x F_IN VDD divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VDD s=11600,516 d=5800,258 l=40 w=200 x=-9090 y=55641 sky130_fd_pr__pfet_01v8
x a_52002_1826# VSS OUTB VSS s=11600,458 d=11600,458 l=60 w=400 x=54538 y=1826 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_6.inverter_0.OUT divider_top_0.CLK ANALOG_MUX_MAG_6.IN_1 VSS s=5800,258 d=5800,258 l=40 w=200 x=64425 y=-3383 sky130_fd_pr__nfet_01v8
x divider_top_1.MUX_1_0.IN1 divider_top_1.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=-17261 y=-43058 sky130_fd_pr__pfet_01v8
x a_803_n26957# a_555_n26735# divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_1.A VSS s=11600,516 d=11600,516 l=40 w=200 x=877 y=-26734 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a4 VDD s=5800,316 d=2900,158 l=40 w=100 x=29276 y=-41124 sky130_fd_pr__pfet_01v8
x divider_top_2.Q1 a_n5904_39690# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-5271 y=40603 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_3.DivideBy2_magic_0.Q VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-13299 y=-59543 sky130_fd_pr__pfet_01v8
x OUTB divider_top_3.DFF_MAG_0.TG_MAGIC_2.IN divider_top_3.DFF_MAG_0.TG_MAGIC_3.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=16310 y=-60891 sky130_fd_pr__nfet_01v8
x a_n13836_28414# a_n13810_28356# divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_0.A VDD s=11600,516 d=5800,258 l=40 w=200 x=-13809 y=28414 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a4 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=47486 y=-55601 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD2 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=-7369 y=95964 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.IN divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-2776 y=-21922 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.VOUT a_40768_n57458# VSS VSS s=29000,1116 d=29000,1116 l=40 w=500 x=40951 y=-57457 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD2 VSS divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a1 VSS s=11600,516 d=5800,258 l=40 w=200 x=66715 y=-40645 sky130_fd_pr__nfet_01v8
x divider_top_2.P2 VDD divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.IN VDD s=5800,258 d=11600,516 l=40 w=200 x=-10259 y=26486 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_0.TG_MAGIC_1.OUT VSS divider_top_2.DivideBy2_magic_0.inverter_2.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-10930 y=21214 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.VOUT a_30457_n21949# a_30457_n22745# VDD s=29000,1116 d=14500,558 l=40 w=500 x=30784 y=-21948 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=65528 y=-59185 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a4 VDD a_77934_n60310# VDD s=34800,1316 d=17400,658 l=40 w=600 x=77894 y=-60309 sky130_fd_pr__pfet_01v8
x a_51799_n4132# VDD ANALOG_MUX_MAG_6.IN_1 VDD s=11600,458 d=11600,458 l=60 w=400 x=56675 y=-3323 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_0.D1 divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.IN1 VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=86134 y=-38234 sky130_fd_pr__pfet_01v8
x divider_top_2.P0 a_n10410_24665# a_n11048_24594# VDD s=34800,1316 d=17400,658 l=40 w=600 x=-10409 y=24723 sky130_fd_pr__pfet_01v8
x divider_top_3.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD divider_top_3.MUX_1_0.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=-15655 y=-60968 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-1784 y=-38513 sky130_fd_pr__nfet_01v8
x a_51799_n1085# OUT VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=54453 y=-1084 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=55397 y=-4131 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a3 a_n12124_70210# a_n12762_70706# VDD s=34800,1316 d=17400,658 l=40 w=600 x=-12123 y=70479 sky130_fd_pr__pfet_01v8
x divider_top_0.Q4 a_803_n19041# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=1790 y=-18802 sky130_fd_pr__pfet_01v8
x OUTB divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-4686 y=-57054 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_1.TG_MAGIC_1.inverter_0.OUT divider_top_0.DivideBy2_magic_1.TG_MAGIC_1.IN divider_top_0.DivideBy2_magic_1.TG_MAGIC_1.OUT VDD s=5800,316 d=2900,158 l=40 w=100 x=-10846 y=-18511 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.3_in_and_out_p3 a_n1062_n21122# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=166 y=-21051 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_0.B VDD divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT VDD s=8700,358 d=8700,358 l=40 w=300 x=2370 y=-37756 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD3 a_n12470_63893# divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=-12469 y=64147 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD2 divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a1 VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-10822 y=96054 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.A VDD a_3900_n25127# VDD s=11600,516 d=5800,258 l=40 w=200 x=4638 y=-25100 sky130_fd_pr__pfet_01v8
x D0 divider_top_0.MUX_1_1.a1 VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-13551 y=-22472 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a3 a_49526_n26337# VSS VSS s=8700,358 d=17400,716 l=40 w=300 x=49584 y=-26336 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.IN divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT VDD s=5800,316 d=2900,158 l=40 w=100 x=-1571 y=-58407 sky130_fd_pr__pfet_01v8
x divider_top_1.Q3 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=55176 y=-37686 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.inverter_2_0.VIN VSS divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a3 VSS s=5800,316 d=2900,158 l=40 w=100 x=54178 y=-25478 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD1 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=-7469 y=77816 sky130_fd_pr__pfet_01v8
x VCO_0.INV_1_mag_5.OUT VSS VCO_0.Divide_By_2_magic_0.CLK VSS s=11600,458 d=11600,458 l=100 w=400 x=37148 y=2075 sky130_fd_pr__nfet_01v8
x a_8683_n1707# DN_OUT VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=10629 y=-1706 sky130_fd_pr__nfet_01v8
x a_n2796_n53743# a_n3556_n53505# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-2623 y=-53504 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a4 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=38214 y=-37682 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD3 divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=40603 y=-59147 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.inverter_2_0.VIN VSS divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a4 VSS s=2900,158 d=5800,316 l=40 w=100 x=55381 y=-20865 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.inverter_2_0.VIN VSS divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a3 VSS s=2900,158 d=5800,316 l=40 w=100 x=27881 y=-22009 sky130_fd_pr__nfet_01v8
x a_n28666_n58622# a_n28666_n57678# VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=-28639 y=-58267 sky130_fd_pr__nfet_01v8
x OUT divider_top_1.DFF_MAG_0.TG_MAGIC_1.IN divider_top_1.DFF_MAG_0.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=12493 y=-43338 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-11562 y=27422 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=-11052 y=79390 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a1 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=77642 y=-59198 sky130_fd_pr__pfet_01v8
x divider_top_1.Q4 a_1501_n35632# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=2488 y=-35393 sky130_fd_pr__pfet_01v8
x D17 VDD a_6955_n61689# VDD s=11600,516 d=5800,258 l=40 w=200 x=8284 y=-62042 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a4 VDD s=5800,316 d=2900,158 l=40 w=100 x=74395 y=-55715 sky130_fd_pr__pfet_01v8
x OUT VSS divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-4483 y=-41319 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=83350 y=-37566 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD1 divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.inverter_2_0.VIN a_44921_n39158# VSS s=8700,358 d=17400,716 l=40 w=300 x=45273 y=-39157 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK VDD divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VDD s=5800,258 d=11600,516 l=40 w=200 x=21421 y=-57323 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT VDD s=2900,158 d=5800,316 l=40 w=100 x=25026 y=-57308 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=76549 y=-41786 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.CLK divider_top_1.DivideBy2_magic_1.TG_MAGIC_1.OUT divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-10660 y=-36075 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.IN VDD s=5800,316 d=2900,158 l=40 w=100 x=19629 y=-21218 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a1 divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=73377 y=-37603 sky130_fd_pr__pfet_01v8
x divider_top_0.CLK VSS divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-5377 y=-24728 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD3 VSS divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a1 VSS s=5800,258 d=11600,516 l=40 w=200 x=-10542 y=60603 sky130_fd_pr__nfet_01v8
x divider_top_2.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_2.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-12328 y=45107 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_0.DivideBy2_magic_0.Q VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=-15092 y=-24461 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_1.D1 divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=28067 y=-24532 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_5.D1 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=63922 y=-41073 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD1 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a1 VDD s=11600,516 d=5800,258 l=40 w=200 x=58566 y=-59152 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD1 divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-7352 y=105019 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT VDD divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_1.VOUT VDD s=5800,316 d=2900,158 l=40 w=100 x=2276 y=-25076 sky130_fd_pr__pfet_01v8
x divider_top_2.3AND_MAGIC_1.A a_n8523_13581# a_n8497_12703# VSS s=17400,716 d=8700,358 l=40 w=300 x=-8496 y=13070 sky130_fd_pr__nfet_01v8
x divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.CLK divider_top_0.DivideBy2_magic_1.TG_MAGIC_1.OUT divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=-11554 y=-19484 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.inverter_0.OUT divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN VDD s=2900,158 d=5800,316 l=40 w=100 x=-5792 y=-20949 sky130_fd_pr__pfet_01v8
x divider_top_0.CLK divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=19040 y=-22241 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD3 a_n12439_60225# divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=-12438 y=60479 sky130_fd_pr__nfet_01v8
x a_n5904_31690# VDD a_n5272_30856# VDD s=11600,516 d=5800,258 l=40 w=200 x=-5271 y=31690 sky130_fd_pr__pfet_01v8
x a_74364_n60891# VSS divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.VOUT VSS s=17400,716 d=17400,716 l=40 w=300 x=74762 y=-60890 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.A a_4451_n21751# a_3900_n21113# VSS s=8700,358 d=17400,716 l=40 w=300 x=4509 y=-21750 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_0.CLK VDD divider_top_1.DivideBy2_magic_0.TG_MAGIC_2.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-12357 y=-41432 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.VOUT a_31155_n38540# VDD VDD s=14500,558 d=29000,1116 l=40 w=500 x=31213 y=-38539 sky130_fd_pr__pfet_01v8
x divider_top_1.3AND_MAGIC_1.A a_n20124_n37911# a_n19912_n38619# VSS s=17400,716 d=8700,358 l=40 w=300 x=-19544 y=-38618 sky130_fd_pr__nfet_01v8
x divider_top_0.Q5 a_n2141_n27341# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-1328 y=-27340 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.VOUT a_n9173_108608# a_n8351_108178# VDD s=14500,558 d=29000,1116 l=40 w=500 x=-8350 y=108603 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a4 a_68078_n42216# VDD VDD s=17400,658 d=34800,1316 l=40 w=600 x=68136 y=-42215 sky130_fd_pr__pfet_01v8
x a_n12751_62266# VSS divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.VOUT VSS s=17400,716 d=17400,716 l=40 w=300 x=-12724 y=62266 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.CLK divider_top_2.DivideBy2_magic_1.TG_MAGIC_1.OUT divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-5953 y=22150 sky130_fd_pr__nfet_01v8
x a_86885_7583# a_86453_7417# a_87053_7583# VSS s=30240,1004 d=30240,1004 l=168 w=0 x=86885 y=7583 sky130_fd_pr__res_xhigh_po_0p35
x a_n7439_1488# VDD a_n9457_1489# VDD s=23200,916 d=11600,458 l=60 w=400 x=-7438 y=1575 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a4 a_83630_n60241# VDD VDD s=17400,658 d=34800,1316 l=40 w=600 x=83688 y=-60240 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.inverter_2_0.VIN VSS divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a4 VSS s=5800,316 d=2900,158 l=40 w=100 x=65340 y=-55501 sky130_fd_pr__nfet_01v8
x F_IN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=-8459 y=68731 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.IN divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=20119 y=-21218 sky130_fd_pr__pfet_01v8
x divider_top_3.P3 a_n7428_n53983# VSS VSS s=8700,358 d=17400,716 l=40 w=300 x=-6906 y=-54320 sky130_fd_pr__nfet_01v8
x D18 a_3955_n53713# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=5382 y=-53504 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a4 VDD a_50126_n42316# VDD s=34800,1316 d=17400,658 l=40 w=600 x=50086 y=-42315 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=54178 y=-25247 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=42381 y=-59277 sky130_fd_pr__pfet_01v8
x VSS VSS a_72721_n60605# VSS s=8700,358 d=8700,358 l=40 w=300 x=72877 y=-60604 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-11681 y=99913 sky130_fd_pr__pfet_01v8
x divider_top_1.MUX_1_0.SEL VDD divider_top_1.MUX_1_0.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=-17940 y=-43087 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.VOUT VSS a_75563_n39269# VSS s=17400,716 d=17400,716 l=40 w=300 x=75523 y=-39268 sky130_fd_pr__nfet_01v8
x OUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=21232 y=-37894 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT VSS divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-4224 y=-24728 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a4 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=77144 y=-24497 sky130_fd_pr__pfet_01v8
x divider_top_1.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_1.MUX_1_2.a4 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-16554 y=-38088 sky130_fd_pr__nfet_01v8
x a_n5904_28414# a_n5272_28356# divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_0.A VDD s=11600,516 d=5800,258 l=40 w=200 x=-5271 y=28414 sky130_fd_pr__pfet_01v8
x divider_top_0.MUX_1_0.SEL VDD divider_top_0.MUX_1_0.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=-18834 y=-26496 sky130_fd_pr__pfet_01v8
x divider_top_3.DFF_MAG_0.TG_MAGIC_3.OUT VSS divider_top_3.P0 VSS s=2900,158 d=5800,316 l=40 w=100 x=17736 y=-60841 sky130_fd_pr__nfet_01v8
x a_88021_8413# a_87589_8247# a_88189_8413# VSS s=30240,1004 d=30240,1004 l=168 w=0 x=88021 y=8413 sky130_fd_pr__res_xhigh_po_0p35
x divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a1 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=83338 y=-59129 sky130_fd_pr__pfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=39580 y=83904 sky130_fd_pr__cap_mim_m3_1
x D19 divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=58638 y=-60181 sky130_fd_pr__pfet_01v8
x a_6262_n41327# a_6251_n41681# divider_top_1.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.C VDD s=11600,516 d=5800,258 l=40 w=200 x=6309 y=-41680 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=23419 y=-38224 sky130_fd_pr__nfet_01v8
x divider_top_0.AND_1_0.inverter_2_0.VIN divider_top_0.AND_1_0.VOUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-21829 y=-21544 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_2.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_0.VOUT VDD s=5800,316 d=2900,158 l=40 w=100 x=-11562 y=29632 sky130_fd_pr__pfet_01v8
x D5 divider_top_0.3AND_MAGIC_0.C VSS VSS s=5800,258 d=11600,516 l=40 w=200 x=-20262 y=-25230 sky130_fd_pr__nfet_01v8
x divider_top_0.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_0.MUX_1_1.a4 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=-11969 y=-22242 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.IN1 a_66834_n23977# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=66892 y=-23976 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_0.CLK VDD divider_top_3.DivideBy2_magic_0.TG_MAGIC_2.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-11850 y=-59543 sky130_fd_pr__pfet_01v8
x a_50799_n3324# a_51327_n4132# VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=51931 y=-3323 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD3 divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.inverter_2_0.VIN a_n12481_72333# VSS s=8700,358 d=17400,716 l=40 w=300 x=-12480 y=72685 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_0.Q divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-9992 y=18514 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_1.VOUT VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=3775 y=-55668 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-7549 y=61997 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD3 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=35836 y=-20961 sky130_fd_pr__pfet_01v8
x OUT divider_top_1.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=15192 y=-42730 sky130_fd_pr__nfet_01v8
x divider_top_2.MUX_1_1.IN2 VDD divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.IN VDD s=11600,516 d=5800,258 l=40 w=200 x=-5065 y=18220 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.inverter_2_0.VIN VSS divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a4 VSS s=2900,158 d=5800,316 l=40 w=100 x=46881 y=-37490 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-26819 y=-35402 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-7833 y=27226 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN VSS divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.IN VSS s=5800,316 d=2900,158 l=40 w=100 x=-3117 y=-58772 sky130_fd_pr__nfet_01v8
x a_52002_1826# OUTB VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=54872 y=2634 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=54892 y=1826 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD2 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=80972 y=-20845 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a3 a_n12793_74374# a_n12155_73878# VDD s=17400,658 d=34800,1316 l=40 w=600 x=-12154 y=74245 sky130_fd_pr__pfet_01v8
x F_IN divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-8102 y=53138 sky130_fd_pr__nfet_01v8
x a_91429_8081# a_90997_8081# a_91597_7915# VSS s=30240,1004 d=30240,1004 l=168 w=0 x=91429 y=8081 sky130_fd_pr__res_xhigh_po_0p35
x divider_top_3.7b_counter_new_0.mod_dff_magic_1.D1 VSS a_29312_n58698# VSS s=8700,358 d=8700,358 l=40 w=300 x=29468 y=-58697 sky130_fd_pr__nfet_01v8
x F_IN divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-7783 y=31615 sky130_fd_pr__nfet_01v8
x D5 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=71378 y=-25365 sky130_fd_pr__pfet_01v8
x VSS VDD divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=-11882 y=99206 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK VDD divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-7503 y=27935 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.3AND_MAGIC_0.VOUT VSS a_n10497_54544# VSS s=11600,516 d=11600,516 l=40 w=200 x=-10496 y=54504 sky130_fd_pr__nfet_01v8
x a_n12483_n20721# VDD divider_top_0.MUX_1_0.IN1 VDD s=34800,1316 d=34800,1316 l=40 w=600 x=-12001 y=-21632 sky130_fd_pr__pfet_01v8
x VSS a_1455_n53713# VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=2882 y=-54110 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a3 a_32823_n42266# a_32921_n42878# VDD s=34800,1316 d=17400,658 l=40 w=600 x=33092 y=-42265 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.CLK VSS divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.inverter_0.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=-10272 y=19057 sky130_fd_pr__nfet_01v8
x a_n12762_70706# VSS divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.VOUT VSS s=17400,716 d=17400,716 l=40 w=300 x=-12735 y=70706 sky130_fd_pr__nfet_01v8
x divider_top_2.MUX_1_0.VOUT a_n8474_15197# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=-8473 y=15255 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a3 a_82335_n22698# VSS VSS s=8700,358 d=17400,716 l=40 w=300 x=82393 y=-22697 sky130_fd_pr__nfet_01v8
x a_n13836_28414# divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_0.A a_n13810_28356# VDD s=5800,258 d=11600,516 l=40 w=200 x=-13809 y=28512 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.IN VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=25864 y=-56285 sky130_fd_pr__nfet_01v8
x divider_top_0.AND_1_0.inverter_2_0.VIN VDD divider_top_0.AND_1_0.VOUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-21829 y=-21313 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD2 a_62865_n42511# divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=63119 y=-42510 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_0.TG_MAGIC_1.OUT divider_top_2.DivideBy2_magic_0.inverter_2.IN VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=-10930 y=21312 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.inverter_0.OUT divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.IN divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-2776 y=-22337 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT VDD divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_0.VOUT VDD s=5800,316 d=2900,158 l=40 w=100 x=2072 y=-55666 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_0.inverter_2.IN divider_top_1.DivideBy2_magic_0.TG_MAGIC_1.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-11596 y=-40394 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT VSS divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=21567 y=-22241 sky130_fd_pr__nfet_01v8
x divider_top_3.Q3 VSS a_55821_n55261# VSS s=8700,358 d=8700,358 l=40 w=300 x=55977 y=-55260 sky130_fd_pr__nfet_01v8
x divider_top_0.DivideBy2_magic_1.CLK divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.CLK VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-9571 y=-19914 sky130_fd_pr__pfet_01v8
x D8 divider_top_2.3AND_MAGIC_0.A VSS VSS s=5800,258 d=5800,258 l=40 w=200 x=-12041 y=10939 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.OUT VSS divider_top_3.MUX_1_1.IN2 VSS s=2900,158 d=2900,158 l=40 w=100 x=-13593 y=-54236 sky130_fd_pr__nfet_01v8
x a_4598_n41718# VDD divider_top_1.divider_magic_0/P2_Gen_magic_0.3_in_and_out VDD s=11600,516 d=5800,258 l=40 w=200 x=4598 y=-41691 sky130_fd_pr__pfet_01v8
x divider_top_2.P0 a_n11048_24594# a_n10410_24665# VDD s=17400,658 d=34800,1316 l=40 w=600 x=-10409 y=24821 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_0.VOUT a_n11587_32251# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-11560 y=33087 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a3 a_n12762_70706# a_n12124_70210# VDD s=17400,658 d=34800,1316 l=40 w=600 x=-12123 y=70577 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a4 a_28465_n22191# VDD VDD s=17400,658 d=34800,1316 l=40 w=600 x=28523 y=-22190 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_6.inverter_0.OUT divider_top_0.CLK ANALOG_MUX_MAG_6.IN_1 VSS s=5800,258 d=11600,516 l=40 w=200 x=64621 y=-3383 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a4 VSS a_n12832_83237# VSS s=17400,716 d=8700,358 l=40 w=300 x=-12805 y=82799 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD3 divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.inverter_2_0.VIN a_n12470_63893# VSS s=8700,358 d=17400,716 l=40 w=300 x=-12469 y=64245 sky130_fd_pr__nfet_01v8
x divider_top_1.AND_1_1.inverter_2_0.VIN VDD divider_top_1.AND_1_1.VOUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-18993 y=-35995 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.inverter_2_0.VIN VSS divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a4 VSS s=5800,316 d=2900,158 l=40 w=100 x=-10771 y=61989 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.NAND_MAGIC_0.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=20631 y=-22606 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.CLK VDD divider_top_0.DivideBy2_magic_1.TG_MAGIC_0.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-10355 y=-19914 sky130_fd_pr__pfet_01v8
x VSS VDD divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=-11851 y=95538 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a4 a_82927_n42130# VDD VDD s=17400,658 d=34800,1316 l=40 w=600 x=82985 y=-42129 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT VDD divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=24965 y=-39212 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-26819 y=-36228 sky130_fd_pr__nfet_01v8
x a_90293_7417# a_89861_7251# a_90461_7417# VSS s=30240,1004 d=30240,1004 l=168 w=0 x=90293 y=7417 sky130_fd_pr__res_xhigh_po_0p35
x OUT VSS divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK VSS s=2900,158 d=2900,158 l=40 w=100 x=-901 y=-37905 sky130_fd_pr__nfet_01v8
x divider_top_3.Q2 a_4260_n62043# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=5072 y=-62042 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_1.inverter_2.IN divider_top_3.DivideBy2_magic_1.TG_MAGIC_1.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-10893 y=-53298 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD1 divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-7469 y=77914 sky130_fd_pr__pfet_01v8
x a_n11299_57734# VDD divider_top_2.7b_counter_new_0.LD1 VDD s=40600,1516 d=20300,758 l=40 w=700 x=-11272 y=57734 sky130_fd_pr__pfet_01v8
x S2 ANALOG_MUX_MAG_4.OUT UP_INPUT VSS s=5800,258 d=5800,258 l=40 w=200 x=6351 y=1284 sky130_fd_pr__nfet_01v8
x divider_top_0.Q5 VDD a_18406_n24848# VDD s=23200,916 d=11600,458 l=40 w=400 x=18366 y=-24847 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.3AND_MAGIC_0.VOUT divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.NAND_MAGIC_0.OUT VDD VDD s=11600,458 d=11600,458 l=40 w=400 x=21289 y=-23573 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a3 a_38404_n57516# VSS VSS s=8700,358 d=17400,716 l=40 w=300 x=38462 y=-57515 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD2 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a1 VDD s=11600,516 d=5800,258 l=40 w=200 x=62259 y=-20900 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_1.TG_MAGIC_2.inverter_0.OUT divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_1.DivideBy2_magic_1.inverter_2.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-13164 y=-36490 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD2 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=80946 y=-21874 sky130_fd_pr__pfet_01v8
x divider_top_1.MUX_1_0.a4 a_n16872_n42248# VDD VDD s=17400,658 d=34800,1316 l=40 w=600 x=-16813 y=-42247 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a4 VDD s=5800,316 d=2900,158 l=40 w=100 x=37018 y=-24544 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a3 a_83736_n57400# a_83638_n56788# VDD s=17400,658 d=34800,1316 l=40 w=600 x=84005 y=-56787 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN VDD s=2900,158 d=5800,316 l=40 w=100 x=-11562 y=27520 sky130_fd_pr__pfet_01v8
x divider_top_0.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD divider_top_0.MUX_1_0.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=-18251 y=-25568 sky130_fd_pr__pfet_01v8
x divider_top_0.CLK divider_top_0.DFF_MAG_0.TG_MAGIC_3.CLK VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=10912 y=-25859 sky130_fd_pr__pfet_01v8
x mirror_mag_0.ITAIL_SINK a_15188_9347# ANALOG_MUX_MAG_3.OUT VDD s=5800,258 d=11600,516 l=200 w=200 x=15188 y=9921 sky130_fd_pr__pfet_01v8_lvt
x a_8724_1049# VDD UP_OUT VDD s=11600,458 d=11600,458 l=60 w=400 x=13364 y=1857 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=32344 y=-24564 sky130_fd_pr__pfet_01v8
x a_n13363_1489# VDD PRE_SCALAR VDD s=11600,458 d=23200,916 l=60 w=400 x=-9704 y=1575 sky130_fd_pr__pfet_01v8
x S7 ANALOG_MUX_MAG_6.TG_ANALOG_MUX_0.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=63387 y=-3732 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a3 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=86616 y=-60090 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_1.TG_MAGIC_1.inverter_0.OUT divider_top_1.DivideBy2_magic_1.TG_MAGIC_1.IN divider_top_1.DivideBy2_magic_1.TG_MAGIC_1.OUT VDD s=5800,316 d=2900,158 l=40 w=100 x=-10148 y=-35102 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.inverter_0.OUT divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-11851 y=-58140 sky130_fd_pr__pfet_01v8
x divider_top_2.DFF_MAG_0.TG_MAGIC_3.CLK VDD divider_top_2.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VDD s=5800,258 d=11600,516 l=40 w=200 x=-12328 y=45205 sky130_fd_pr__pfet_01v8
x a_n4946_n19011# a_n4957_n18803# divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_0.A VDD s=11600,516 d=5800,258 l=40 w=200 x=-4898 y=-18802 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD1 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=-7352 y=105117 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN VDD divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.IN VDD s=11600,516 d=5800,258 l=40 w=200 x=-10259 y=28794 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_0.inverter_0.OUT ANALOG_MUX_MAG_0.OUT ANALOG_MUX_MAG_0.IN_1 VSS s=5800,258 d=5800,258 l=40 w=200 x=6170 y=-1022 sky130_fd_pr__nfet_01v8
x D4 VSS a_555_n19409# VSS s=11600,516 d=11600,516 l=40 w=200 x=515 y=-19408 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_6.D1 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=73778 y=-59167 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=73085 y=-38302 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD1 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=-10922 y=78004 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=84143 y=-59130 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD3 divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.inverter_2_0.VIN a_n12439_60225# VSS s=8700,358 d=17400,716 l=40 w=300 x=-12438 y=60577 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a1 divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.inverter_2_0.VIN a_46615_n58748# VSS s=8700,358 d=17400,716 l=40 w=300 x=46967 y=-58747 sky130_fd_pr__nfet_01v8
x OUT VDD divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-4679 y=-41699 sky130_fd_pr__pfet_01v8
x divider_top_0.OUT1 VDD a_n9079_n16599# VDD s=11600,458 d=11600,458 l=60 w=400 x=-7768 y=-16535 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.NOR_MAGIC_1.VOUT a_20935_n58976# a_20625_n58977# VSS s=17400,716 d=8700,358 l=40 w=300 x=20993 y=-58975 sky130_fd_pr__nfet_01v8
x D16 VSS a_31981_n60703# VSS s=8700,358 d=8700,358 l=40 w=300 x=32137 y=-60702 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.IN divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=-1571 y=-56624 sky130_fd_pr__nfet_01v8
x divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.CLK divider_top_0.DivideBy2_magic_0.TG_MAGIC_0.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-10453 y=-24461 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-8821 y=29088 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN a_22632_n58730# divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.NAND_MAGIC_0.OUT VSS s=11600,516 d=11600,516 l=40 w=200 x=22802 y=-58729 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_0.CLK divider_top_1.DivideBy2_magic_0.TG_MAGIC_1.IN divider_top_1.DivideBy2_magic_0.TG_MAGIC_1.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=-9560 y=-40444 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=100 w=400 x=36059 y=-192 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_1.CLK VDD divider_top_2.DivideBy2_magic_1.TG_MAGIC_2.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-6383 y=20061 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.inverter_2_0.VIN VSS divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a3 VSS s=5800,316 d=2900,158 l=40 w=100 x=-12012 y=81961 sky130_fd_pr__nfet_01v8
x a_89157_8911# a_88725_8745# a_89325_8911# VSS s=30240,1004 d=30240,1004 l=168 w=0 x=89157 y=8911 sky130_fd_pr__res_xhigh_po_0p35
x divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a4 VDD s=5800,316 d=2900,158 l=40 w=100 x=47290 y=-55832 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_0.A divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT a_2819_n56405# VSS s=8700,358 d=8700,358 l=40 w=300 x=2975 y=-56404 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=63924 y=-41772 sky130_fd_pr__pfet_01v8
x a_6303_n19041# a_6055_n19409# divider_top_0.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.A VSS s=11600,516 d=11600,516 l=40 w=200 x=6377 y=-19408 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT VDD divider_top_0.P3 VDD s=5800,258 d=5800,258 l=40 w=200 x=-7120 y=-21034 sky130_fd_pr__pfet_01v8
x a_n5904_28414# divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_0.A a_n5272_28356# VDD s=5800,258 d=11600,516 l=40 w=200 x=-5271 y=28512 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.CLK divider_top_3.DivideBy2_magic_1.TG_MAGIC_0.inverter_0.OUT VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=-8856 y=-54236 sky130_fd_pr__nfet_01v8
x divider_top_2.DFF_MAG_0.TG_MAGIC_1.OUT VSS divider_top_2.DFF_MAG_0.TG_MAGIC_2.IN VSS s=2900,158 d=5800,316 l=40 w=100 x=-12608 y=46948 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN divider_top_3.LD VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=22640 y=-59576 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a1 divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=46272 y=-37720 sky130_fd_pr__pfet_01v8
x D6 divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_0.A a_n4641_n27341# VDD s=5800,258 d=11600,516 l=40 w=200 x=-4484 y=-27340 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_5.OUT VDD VCO_0.INV_1_mag_0.IN VDD s=5800,258 d=11600,516 l=100 w=200 x=33484 y=1461 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_0.inverter_2.IN VSS divider_top_0.DivideBy2_magic_0.TG_MAGIC_1.IN VSS s=2900,158 d=5800,316 l=40 w=100 x=-12000 y=-23803 sky130_fd_pr__nfet_01v8
x divider_top_0.CLK VDD divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VDD s=5800,258 d=11600,516 l=40 w=200 x=-3289 y=-23790 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT VDD divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=-3526 y=-41699 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=55718 y=1826 sky130_fd_pr__nfet_01v8
x VCO_0.INV_1_mag_0.IN VCO_0.INV_1_mag_1.IN VSS VSS s=11600,458 d=11600,458 l=100 w=400 x=35585 y=-192 sky130_fd_pr__nfet_01v8
x a_n20822_n21320# VSS divider_top_0.MUX_1_2.SEL VSS s=11600,516 d=11600,516 l=40 w=200 x=-19731 y=-22027 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a1 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=64118 y=-41073 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT divider_top_2.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_0.VOUT divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-11562 y=29730 sky130_fd_pr__pfet_01v8
x a_n28666_n57678# VDD OUT_USB VDD s=11600,458 d=11600,458 l=60 w=400 x=-27831 y=-55573 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-6283 y=-24070 sky130_fd_pr__nfet_01v8
x divider_top_0.CLK divider_top_0.DFF_MAG_0.TG_MAGIC_3.CLK VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=10716 y=-26139 sky130_fd_pr__nfet_01v8
x VSS a_n3943_n43932# divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_0.A VDD s=11600,516 d=5800,258 l=40 w=200 x=-3884 y=-43931 sky130_fd_pr__pfet_01v8
x divider_top_2.MUX_1_2.a4 VSS a_n7152_16322# VSS s=17400,716 d=8700,358 l=40 w=300 x=-6213 y=15801 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_0.A divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=1574 y=-21165 sky130_fd_pr__pfet_01v8
x divider_top_0.P0 divider_top_0.DFF_MAG_0.TG_MAGIC_3.IN VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=16335 y=-26797 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_0.Q VDD divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.IN VDD s=5800,258 d=11600,516 l=40 w=200 x=-9992 y=18612 sky130_fd_pr__pfet_01v8
x divider_top_0.CLK divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=23625 y=-22191 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_1.CLK VSS divider_top_1.DivideBy2_magic_1.TG_MAGIC_2.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-12553 y=-36125 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.VOUT a_56958_n21965# VDD VDD s=14500,558 d=29000,1116 l=40 w=500 x=57016 y=-21964 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_3.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_0.VOUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-1887 y=-59380 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD1 a_57081_n26017# divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=57335 y=-26016 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a3 a_85897_n25570# a_85995_n26182# VDD s=34800,1316 d=17400,658 l=40 w=600 x=86166 y=-25569 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-7833 y=27324 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a1 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=55364 y=-41139 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK VSS divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=-5683 y=-40661 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.VOUT a_31858_n57447# a_31858_n56651# VDD s=14500,558 d=29000,1116 l=40 w=500 x=32283 y=-56650 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_4.OUT VDD a_7724_1857# VDD s=23200,916 d=11600,458 l=60 w=400 x=7664 y=1857 sky130_fd_pr__pfet_01v8
x a_51799_n4132# ANALOG_MUX_MAG_6.IN_1 VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=56793 y=-3323 sky130_fd_pr__pfet_01v8
x divider_top_0.MUX_1_1.IN2 divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-14798 y=-18876 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_1.B VSS a_3023_n24539# VSS s=8700,358 d=17400,716 l=40 w=300 x=3375 y=-24538 sky130_fd_pr__nfet_01v8
x D18 VSS a_45616_n60722# VSS s=8700,358 d=8700,358 l=40 w=300 x=45772 y=-60721 sky130_fd_pr__nfet_01v8
x divider_top_3.Q5 VDD a_n740_n62043# VDD s=5800,258 d=5800,258 l=40 w=200 x=-25 y=-62042 sky130_fd_pr__pfet_01v8
x VSS VDD divider_top_2.AND_1_1.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=-6074 y=12620 sky130_fd_pr__pfet_01v8
x a_8683_n1707# VDD DN_OUT VDD s=11600,458 d=11600,458 l=60 w=400 x=11907 y=-898 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_1.TG_MAGIC_1.inverter_0.OUT divider_top_0.DivideBy2_magic_1.TG_MAGIC_1.OUT divider_top_0.DivideBy2_magic_1.TG_MAGIC_1.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-10356 y=-18511 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_1.A a_3023_n21705# divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT VSS s=17400,716 d=8700,358 l=40 w=300 x=3081 y=-21704 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD1 divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a1 VSS VSS s=5800,258 d=5800,258 l=40 w=200 x=53693 y=-24089 sky130_fd_pr__nfet_01v8
x divider_top_3.MUX_1_1.AND_1_1.inverter_2_0.VIN VSS divider_top_3.MUX_1_1.a4 VSS s=2900,158 d=5800,316 l=40 w=100 x=-10764 y=-57175 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=54571 y=-1084 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=37418 y=-21091 sky130_fd_pr__pfet_01v8
x divider_top_1.MUX_1_0.SEL VDD divider_top_1.MUX_1_0.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=-18136 y=-43087 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-11664 y=109066 sky130_fd_pr__pfet_01v8
x F_IN divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.IN divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-8102 y=53236 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT VDD divider_top_1.P3 VDD s=5800,258 d=5800,258 l=40 w=200 x=-6422 y=-37625 sky130_fd_pr__pfet_01v8
x F_IN VSS divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK VSS s=2900,158 d=2900,158 l=40 w=100 x=-7783 y=31713 sky130_fd_pr__nfet_01v8
x D19 a_n19350_n54845# divider_top_3.AND_1_1.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=-19095 y=-54844 sky130_fd_pr__nfet_01v8
x a_n26846_n40477# a_n26846_n39533# VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=-26011 y=-38738 sky130_fd_pr__pfet_01v8
x OUTB VSS a_28321_n57219# VSS s=8700,358 d=8700,358 l=40 w=300 x=28477 y=-57218 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_0.B VDD divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT VDD s=8700,358 d=8700,358 l=40 w=300 x=1672 y=-25077 sky130_fd_pr__pfet_01v8
x divider_top_0.Q7 a_n7141_n27341# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-6328 y=-27340 sky130_fd_pr__pfet_01v8
x a_8252_1049# VDD a_8724_1049# VDD s=11600,458 d=11600,458 l=60 w=400 x=10520 y=1857 sky130_fd_pr__pfet_01v8
x divider_top_0.MUX_1_1.a4 VSS a_n12483_n20721# VSS s=17400,716 d=8700,358 l=40 w=300 x=-12522 y=-20720 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-1081 y=-58407 sky130_fd_pr__pfet_01v8
x VSS divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=-11882 y=99304 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD2 divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a1 VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=67810 y=-59086 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a3 a_54958_n25660# a_55056_n26272# VDD s=34800,1316 d=17400,658 l=40 w=600 x=55227 y=-25659 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.CLK VDD divider_top_3.DivideBy2_magic_1.TG_MAGIC_0.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-9150 y=-54616 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=67396 y=-41803 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.CLK divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-10272 y=19155 sky130_fd_pr__nfet_01v8
x a_5564_n21262# a_5553_n21054# divider_top_0.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.C VDD s=11600,516 d=5800,258 l=40 w=200 x=5611 y=-21053 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a3 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=73584 y=-60097 sky130_fd_pr__nfet_01v8
x OUT VDD divider_top_1.DFF_MAG_0.TG_MAGIC_3.CLK VDD s=11600,516 d=5800,258 l=40 w=200 x=11316 y=-42450 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.IN1 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=58836 y=-41170 sky130_fd_pr__pfet_01v8
x divider_top_2.MUX_1_0.VOUT VSS a_n8474_15197# VSS s=8700,358 d=8700,358 l=40 w=300 x=-8473 y=15353 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_1.TG_MAGIC_1.OUT VSS divider_top_1.DivideBy2_magic_1.inverter_2.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-11400 y=-36125 sky130_fd_pr__nfet_01v8
x Tapered_Buffer_mag_3.IN VSS a_51002_2634# VSS s=23200,916 d=11600,458 l=60 w=400 x=51234 y=1826 sky130_fd_pr__nfet_01v8
x a_8683_n1707# VSS DN_OUT VSS s=11600,458 d=11600,458 l=60 w=400 x=10747 y=-1706 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a1 a_64567_n58648# divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=64821 y=-58647 sky130_fd_pr__nfet_01v8
x divider_top_1.Q7 VDD a_n6443_n43932# VDD s=5800,258 d=5800,258 l=40 w=200 x=-5728 y=-43931 sky130_fd_pr__pfet_01v8
x S2 UP_INPUT ANALOG_MUX_MAG_4.OUT VSS s=5800,258 d=5800,258 l=40 w=200 x=6449 y=1284 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a1 a_66834_n23977# divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=67088 y=-23976 sky130_fd_pr__nfet_01v8
x S4 ANALOG_MUX_MAG_5.OUT VCTRL_IN VSS s=5800,258 d=5800,258 l=40 w=200 x=21826 y=2449 sky130_fd_pr__nfet_01v8
x a_n13363_1489# PRE_SCALAR VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=-11002 y=1575 sky130_fd_pr__pfet_01v8
x divider_top_1.Q5 VDD a_n1443_n43932# VDD s=5800,258 d=5800,258 l=40 w=200 x=-728 y=-43931 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_5.inverter_0.OUT ANALOG_MUX_MAG_5.TG_ANALOG_MUX_1.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=20984 y=3178 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=-10897 y=116055 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.3_in_and_out_p3 a_n202_n21760# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=68 y=-21758 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.CLK VSS divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.inverter_0.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=-13165 y=-40394 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.VOUT a_85397_n39231# VSS VSS s=29000,1116 d=29000,1116 l=40 w=500 x=85580 y=-39230 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_3.TG_ANALOG_MUX_0.inverter_0.OUT LF_OFFCHIP ANALOG_MUX_MAG_3.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=22096 y=-1246 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_1.D1 divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.IN1 VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=31664 y=-21748 sky130_fd_pr__pfet_01v8
x D4 a_62167_n25920# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=62225 y=-25919 sky130_fd_pr__nfet_01v8
x divider_top_3.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_3.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=13195 y=-60841 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a4 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=82848 y=-20975 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=-2775 y=-25108 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK VDD divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-3976 y=-55736 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_1.VOUT VDD a_n11587_32251# VDD s=5800,258 d=5800,258 l=40 w=200 x=-11560 y=33185 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_0.TG_MAGIC_1.OUT divider_top_2.DivideBy2_magic_0.inverter_2.IN VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=-11310 y=20920 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_3.inverter_0.OUT ANALOG_MUX_MAG_3.IN_1 ANALOG_MUX_MAG_3.OUT VSS s=5800,258 d=5800,258 l=40 w=200 x=21900 y=-517 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD1 divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=72208 y=-37474 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD2 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=81168 y=-20845 sky130_fd_pr__pfet_01v8
x divider_top_3.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT divider_top_3.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_3.DFF_MAG_0.TG_MAGIC_3.IN VDD s=2900,158 d=5800,316 l=40 w=100 x=16190 y=-61864 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.CLK divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_0.DivideBy2_magic_1.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-11064 y=-19484 sky130_fd_pr__nfet_01v8
x OUTB divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=22327 y=-56005 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_0.CLK divider_top_0.DivideBy2_magic_0.TG_MAGIC_1.OUT divider_top_0.DivideBy2_magic_0.TG_MAGIC_1.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-10552 y=-23853 sky130_fd_pr__nfet_01v8
x VSS divider_top_3.3AND_MAGIC_0.C VSS VSS s=5800,258 d=11600,516 l=40 w=200 x=-18861 y=-59932 sky130_fd_pr__nfet_01v8
x VSS a_n6612_12562# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=-6611 y=12620 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_4.TG_ANALOG_MUX_1.inverter_0.OUT ANALOG_MUX_MAG_4.OUT ANALOG_MUX_MAG_4.IN_1 VDD s=5800,258 d=11600,516 l=40 w=200 x=6743 y=2013 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT divider_top_0.P3 VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=-7218 y=-21314 sky130_fd_pr__nfet_01v8
x divider_top_3.OUT1 a_n28666_n59094# VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=-27831 y=-59503 sky130_fd_pr__pfet_01v8
x a_32230_n57447# VSS a_32779_n57447# VSS s=29000,1116 d=14500,558 l=40 w=500 x=32739 y=-57446 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.CLK divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_1.DivideBy2_magic_0.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-10562 y=-41002 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.VOUT a_40516_n39347# divider_top_1.7b_counter_new_0.mod_dff_magic_2.D1 VSS s=14500,558 d=29000,1116 l=40 w=500 x=40574 y=-39346 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a3 a_n12832_83237# VSS VSS s=8700,358 d=17400,716 l=40 w=300 x=-12805 y=82897 sky130_fd_pr__nfet_01v8
x D2 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=44273 y=-25482 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_3.IN_1 VSS s=4933760,8904 l=2000 w=2000 x=9637 y=10855 sky130_fd_pr__cap_mim_m3_1
x divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=37518 y=-59944 sky130_fd_pr__pfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=60860 y=16560 sky130_fd_pr__cap_mim_m3_1
x VSS divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=-11851 y=95636 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.CLK divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_0.DivideBy2_magic_0.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-11456 y=-24411 sky130_fd_pr__nfet_01v8
x D13 VSS a_36050_n42572# VSS s=8700,358 d=8700,358 l=40 w=300 x=36206 y=-42571 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=32844 y=-59964 sky130_fd_pr__pfet_01v8
x a_n11299_57734# divider_top_2.7b_counter_new_0.LD1 VDD VDD s=20300,758 d=40600,1516 l=40 w=700 x=-11272 y=57832 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD2 VSS divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a1 VSS s=5800,258 d=11600,516 l=40 w=200 x=63946 y=-58725 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=60246 y=-59282 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a4 VSS a_83025_n42742# VSS s=17400,716 d=8700,358 l=40 w=300 x=82985 y=-42741 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.inverter_2_0.VIN VSS divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a4 VSS s=2900,158 d=5800,316 l=40 w=100 x=-7268 y=97448 sky130_fd_pr__nfet_01v8
x OUTB VSS a_82093_n57114# VSS s=8700,358 d=8700,358 l=40 w=300 x=82249 y=-57113 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.CLK VDD divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.inverter_0.OUT VDD s=5800,258 d=11600,516 l=40 w=200 x=-12462 y=-53298 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a3 a_46556_n42897# a_46458_n42285# VDD s=17400,658 d=34800,1316 l=40 w=600 x=46825 y=-42284 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD3 VSS divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a1 VSS s=11600,516 d=5800,258 l=40 w=200 x=28503 y=-55322 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_1.CLK divider_top_3.DivideBy2_magic_1.TG_MAGIC_1.OUT divider_top_3.DivideBy2_magic_1.TG_MAGIC_1.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-8955 y=-53628 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD3 a_31278_n42592# divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=31532 y=-42591 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT VSS divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_0.VOUT VSS s=2900,158 d=2900,158 l=40 w=100 x=965 y=-24847 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD2 divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a1 VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=85624 y=-40920 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD1 VSS divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a1 VSS s=11600,516 d=5800,258 l=40 w=200 x=49466 y=-58856 sky130_fd_pr__nfet_01v8
x OUT VDD divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=44979 y=-38620 sky130_fd_pr__pfet_01v8
x a_90293_8081# a_89861_7915# a_90461_8081# VSS s=30240,1004 d=30240,1004 l=168 w=0 x=90293 y=8081 sky130_fd_pr__res_xhigh_po_0p35
x Tapered_Buffer_mag_3.IN VDD a_51002_2634# VDD s=23200,916 d=11600,458 l=60 w=400 x=50942 y=2634 sky130_fd_pr__pfet_01v8
x divider_top_0.CLK VSS divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_0.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-2481 y=-21314 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT VDD divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=-2823 y=-55736 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.IN1 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=33038 y=-59265 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_1.TG_ANALOG_MUX_0.inverter_0.OUT ANALOG_MUX_MAG_1.OUT F_IN VDD s=5800,258 d=5800,258 l=40 w=200 x=-1747 y=762 sky130_fd_pr__pfet_01v8
x a_n13363_1489# VSS PRE_SCALAR VSS s=11600,458 d=11600,458 l=60 w=400 x=-9488 y=767 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_0.P2 VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-6826 y=-25108 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_1.TG_ANALOG_MUX_1.inverter_0.OUT Tapered_Buffer_mag_0.IN ANALOG_MUX_MAG_1.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-1845 y=1837 sky130_fd_pr__pfet_01v8
x divider_top_1.DFF_MAG_0.TG_MAGIC_3.CLK VSS divider_top_1.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=15902 y=-43388 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.CLK divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.IN divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-12652 y=-35517 sky130_fd_pr__nfet_01v8
x a_n3545_n61689# divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_0.A a_n3556_n62043# VDD s=5800,258 d=11600,516 l=40 w=200 x=-3399 y=-62042 sky130_fd_pr__pfet_01v8
x divider_top_1.Q4 a_839_n36000# divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_1.A VSS s=11600,516 d=11600,516 l=40 w=200 x=1869 y=-35999 sky130_fd_pr__nfet_01v8
x OUTB divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-1986 y=-58772 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD1 divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a1 VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-7352 y=105215 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-10259 y=28892 sky130_fd_pr__pfet_01v8
x D1 VDD a_n22652_n19384# VDD s=5800,258 d=5800,258 l=40 w=200 x=-22495 y=-19383 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD1 divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a1 VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-10922 y=78102 sky130_fd_pr__pfet_01v8
x divider_top_0.CLK divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-6283 y=-21972 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD1 VSS divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a1 VSS s=11600,516 d=5800,258 l=40 w=200 x=-7105 y=86916 sky130_fd_pr__nfet_01v8
x a_n11587_32251# divider_top_2.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_0.VOUT VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-11560 y=32349 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.CLK VSS divider_top_3.DivideBy2_magic_0.TG_MAGIC_0.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-9150 y=-59163 sky130_fd_pr__nfet_01v8
x divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.CLK divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.IN divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=-13546 y=-18926 sky130_fd_pr__nfet_01v8
x divider_top_1.AND_1_1.inverter_2_0.VIN VDD divider_top_1.AND_1_1.VOUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-19189 y=-35995 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_0.Q divider_top_0.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=-12970 y=-22443 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.VOUT a_31155_n39336# a_31155_n38540# VDD s=14500,558 d=29000,1116 l=40 w=500 x=31580 y=-38539 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.inverter_2_0.VIN VSS divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a3 VSS s=5800,316 d=2900,158 l=40 w=100 x=81457 y=-21904 sky130_fd_pr__nfet_01v8
x divider_top_3.AND_1_0.inverter_2_0.VIN VDD divider_top_3.AND_1_0.VOUT VDD s=5800,316 d=2900,158 l=40 w=100 x=-20624 y=-56015 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.CLK divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-12756 y=-58225 sky130_fd_pr__pfet_01v8
x D14 a_n21954_n35975# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-21895 y=-35974 sky130_fd_pr__pfet_01v8
x divider_top_0.CLK divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=22426 y=-22621 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.inverter_0.OUT divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.IN divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT VDD s=5800,316 d=2900,158 l=40 w=100 x=-1571 y=-57039 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.inverter_2_0.VIN VSS divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a3 VSS s=2900,158 d=5800,316 l=40 w=100 x=55072 y=-42069 sky130_fd_pr__nfet_01v8
x divider_top_2.Q3 a_n8155_39700# VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=-8128 y=40613 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN VDD divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.IN VDD s=5800,258 d=11600,516 l=40 w=200 x=-8821 y=29186 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT VDD divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=22968 y=-57323 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD3 divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a1 VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=35926 y=-24414 sky130_fd_pr__pfet_01v8
x OUT VSS divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.inverter_0.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=-5291 y=-38563 sky130_fd_pr__nfet_01v8
x divider_top_0.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD divider_top_0.MUX_1_2.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=-17056 y=-21266 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_5.OUT VCO_0.INV_1_mag_2.IN VDD VDD s=5800,258 d=5800,258 l=100 w=200 x=28471 y=1468 sky130_fd_pr__pfet_01v8
x S7 ANALOG_MUX_MAG_6.TG_ANALOG_MUX_0.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=63583 y=-3732 sky130_fd_pr__nfet_01v8
x divider_top_0.P0 VSS a_n8802_n24215# VSS s=17400,716 d=8700,358 l=40 w=300 x=-8378 y=-24552 sky130_fd_pr__nfet_01v8
x OUT VSS divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_0.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-1783 y=-37905 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_0.Q VDD divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.IN VDD s=11600,516 d=5800,258 l=40 w=200 x=-14394 y=-40114 sky130_fd_pr__pfet_01v8
x a_n26846_n39533# VDD OUT_CORE VDD s=11600,458 d=11600,458 l=60 w=400 x=-26011 y=-37192 sky130_fd_pr__pfet_01v8
x a_8683_n1707# DN_OUT VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=12025 y=-898 sky130_fd_pr__pfet_01v8
x VCO_0.INV_1_mag_5.OUT VCO_0.Divide_By_2_magic_0.CLK VDD VDD s=11600,458 d=11600,458 l=100 w=400 x=37306 y=1419 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.NOR_MAGIC_0.VOUT a_20020_n41473# a_20232_n40865# VSS s=17400,716 d=8700,358 l=40 w=300 x=20599 y=-40864 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a1 a_28617_n37134# divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=28871 y=-37133 sky130_fd_pr__nfet_01v8
x VDD a_27797_n21# VSS VSS s=11600,516 d=5800,258 l=100 w=200 x=27855 y=-20 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_1.TG_MAGIC_1.inverter_0.OUT divider_top_3.DivideBy2_magic_1.TG_MAGIC_1.OUT divider_top_3.DivideBy2_magic_1.TG_MAGIC_1.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-9151 y=-53213 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a4 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=56978 y=-55798 sky130_fd_pr__pfet_01v8
x a_8252_1049# a_8724_1049# VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=9930 y=1857 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD1 divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=44575 y=-22029 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_1.inverter_0.OUT ANALOG_MUX_MAG_1.OUT Tapered_Buffer_mag_0.IN VSS s=5800,258 d=5800,258 l=40 w=200 x=-1551 y=1491 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN VDD s=2900,158 d=5800,316 l=40 w=100 x=-5792 y=-25093 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.inverter_0.OUT divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-12047 y=-58140 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD1 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=55298 y=-55668 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_3.D1 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=46673 y=-59284 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD3 divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=28673 y=-56681 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_0.inverter_0.OUT divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT divider_top_1.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_0.VOUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-2590 y=-37540 sky130_fd_pr__pfet_01v8
x divider_top_3.Q5 a_n296_n53743# VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=691 y=-54110 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.C a_n10963_38285# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=-10962 y=38343 sky130_fd_pr__nfet_01v8
x a_51327_n4132# a_51799_n4132# VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=53713 y=-3323 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD3 VSS divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a1 VSS s=5800,258 d=11600,516 l=40 w=200 x=27290 y=-24073 sky130_fd_pr__nfet_01v8
x divider_top_2.Q4 a_n5878_33454# divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_1.A VSS s=11600,516 d=11600,516 l=40 w=200 x=-5877 y=34484 sky130_fd_pr__nfet_01v8
x Tapered_Buffer_mag_0.IN a_n7439_1488# VSS VSS s=11600,458 d=23200,916 l=60 w=400 x=-6302 y=767 sky130_fd_pr__nfet_01v8
x VCO_0.INV_1_mag_5.OUT VDD VCO_0.Divide_By_2_magic_0.CLK VDD s=23200,916 d=11600,458 l=100 w=400 x=36832 y=1419 sky130_fd_pr__pfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=82140 y=16560 sky130_fd_pr__cap_mim_m3_1
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=34260 y=10948 sky130_fd_pr__cap_mim_m3_1
x divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a3 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=37918 y=-56491 sky130_fd_pr__pfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=60860 y=27784 sky130_fd_pr__cap_mim_m3_1
x divider_top_0.DivideBy2_magic_1.CLK VSS divider_top_0.DivideBy2_magic_1.TG_MAGIC_1.inverter_0.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=-11163 y=-18876 sky130_fd_pr__nfet_01v8
x VSS VSS a_n5878_33868# VSS s=11600,516 d=11600,516 l=40 w=200 x=-5877 y=33828 sky130_fd_pr__nfet_01v8
x F_IN VDD divider_top_2.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VDD s=11600,516 d=5800,258 l=40 w=200 x=-12328 y=47513 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-7833 y=27422 sky130_fd_pr__nfet_01v8
x divider_top_1.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD divider_top_1.MUX_1_2.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=-16358 y=-37857 sky130_fd_pr__pfet_01v8
x a_83033_n39289# VSS divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.VOUT VSS s=17400,716 d=17400,716 l=40 w=300 x=83431 y=-39288 sky130_fd_pr__nfet_01v8
x divider_top_0.Q6 a_n4197_n26957# VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=-3209 y=-26734 sky130_fd_pr__nfet_01v8
x VCO_0.Divide_By_2_magic_0.CLK VSS VCO_0.Divide_By_2_magic_0.TG_MAGIC_2.inverter_0.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=42814 y=2455 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_1.VOUT VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=3464 y=-41667 sky130_fd_pr__pfet_01v8
x divider_top_0.3AND_MAGIC_0.C a_n22907_n27453# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-21678 y=-27426 sky130_fd_pr__pfet_01v8
x divider_top_2.Q1 a_n7023_69672# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=-7022 y=69730 sky130_fd_pr__nfet_01v8
x divider_top_0.DivideBy2_magic_0.CLK VSS divider_top_0.DivideBy2_magic_0.TG_MAGIC_1.inverter_0.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=-11555 y=-23803 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD3 VSS divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a1 VSS s=5800,258 d=11600,516 l=40 w=200 x=27996 y=-37211 sky130_fd_pr__nfet_01v8
x a_n4248_n35602# divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_0.A a_n4259_n35394# VDD s=5800,258 d=11600,516 l=40 w=200 x=-4102 y=-35393 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=-11664 y=109164 sky130_fd_pr__pfet_01v8
x F_IN divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-8102 y=53334 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=21226 y=-55920 sky130_fd_pr__pfet_01v8
x F_IN divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=-7783 y=31811 sky130_fd_pr__nfet_01v8
x a_n15003_n16599# VSS DIV_OUT VSS s=11600,458 d=11600,458 l=60 w=400 x=-11364 y=-15727 sky130_fd_pr__nfet_01v8
x divider_top_0.AND_1_1.VOUT a_n20822_n21320# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-20567 y=-21319 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_0.VOUT VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=965 y=-20964 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a1 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=50537 y=-59315 sky130_fd_pr__pfet_01v8
x divider_top_3.Q6 VDD a_n2796_n61659# VDD s=11600,516 d=5800,258 l=40 w=200 x=-1906 y=-62042 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD1 divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a1 VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=72592 y=-40927 sky130_fd_pr__pfet_01v8
x divider_top_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT divider_top_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_0.DFF_MAG_0.TG_MAGIC_2.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=15203 y=-25774 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a4 VSS a_85995_n26182# VSS s=17400,716 d=8700,358 l=40 w=300 x=85955 y=-26181 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN VDD divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=-3624 y=-40381 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK VSS divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=19824 y=-22241 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD2 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=-11882 y=99402 sky130_fd_pr__pfet_01v8
x a_n11097_n16599# a_n15003_n16599# VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=-10978 y=-16535 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.CLK VSS divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-10272 y=19253 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN VDD divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.IN VDD s=11600,516 d=5800,258 l=40 w=200 x=-4518 y=-23790 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.inverter_2_0.VIN VSS divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a4 VSS s=2900,158 d=5800,316 l=40 w=100 x=73978 y=-40826 sky130_fd_pr__nfet_01v8
x VSS VDD divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=81440 y=-41918 sky130_fd_pr__pfet_01v8
x divider_top_2.MUX_1_2.a1 a_n8474_15197# divider_top_2.MUX_1_2.AND_1_1.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=-8473 y=15451 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=46175 y=-24583 sky130_fd_pr__pfet_01v8
x a_n26846_n40477# a_n26846_n39533# VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=-26819 y=-39650 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a1 a_85351_n23922# divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=85605 y=-23921 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.inverter_2_0.VIN VSS divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a3 VSS s=5800,316 d=2900,158 l=40 w=100 x=55587 y=-56727 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.VOUT a_75563_n39269# a_75563_n38473# VDD s=14500,558 d=29000,1116 l=40 w=500 x=75988 y=-38472 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a1 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=-10927 y=118918 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a4 VDD s=5800,316 d=2900,158 l=40 w=100 x=49549 y=-24614 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD2 divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=63946 y=-59055 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_0.VOUT a_339_n55824# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=1175 y=-55753 sky130_fd_pr__pfet_01v8
x a_n28666_n57678# VSS OUT_USB VSS s=11600,458 d=11600,458 l=60 w=400 x=-28639 y=-56261 sky130_fd_pr__nfet_01v8
x D2 a_2859_n27341# divider_top_0.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.B VDD s=11600,516 d=5800,258 l=40 w=200 x=2917 y=-27340 sky130_fd_pr__pfet_01v8
x D8 VSS a_n13204_39368# VSS s=11600,516 d=11600,516 l=40 w=200 x=-13203 y=39328 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a1 divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=74080 y=-55714 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a4 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=-10897 y=116153 sky130_fd_pr__pfet_01v8
x Tapered_Buffer_mag_3.IN a_51002_2634# VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=51060 y=2634 sky130_fd_pr__pfet_01v8
x VCO_0.Divide_By_2_magic_0.TG_MAGIC_1.OUT VSS VCO_0.Divide_By_2_magic_0.inverter_2.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=42053 y=2455 sky130_fd_pr__nfet_01v8
x a_8724_1049# VDD UP_OUT VDD s=11600,458 d=11600,458 l=60 w=400 x=14544 y=1857 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN VSS divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=21665 y=-21583 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_1.A VDD divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT VDD s=17400,716 d=8700,358 l=40 w=300 x=3081 y=-25075 sky130_fd_pr__pfet_01v8
x divider_top_0.MUX_1_0.VOUT VSS a_n18116_n22005# VSS s=8700,358 d=8700,358 l=40 w=300 x=-17959 y=-22004 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD1 divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=49466 y=-59186 sky130_fd_pr__pfet_01v8
x divider_top_1.MUX_1_2.a3 a_n16872_n37248# a_n16774_n36336# VDD s=34800,1316 d=17400,658 l=40 w=600 x=-16602 y=-37247 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD2 a_84352_n25896# divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=84606 y=-25895 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_1.VOUT a_n11587_32251# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-11560 y=33283 sky130_fd_pr__pfet_01v8
x divider_top_2.3AND_MAGIC_0.A a_n13288_10957# a_n13922_10406# VSS s=8700,358 d=17400,716 l=40 w=300 x=-13287 y=11015 sky130_fd_pr__nfet_01v8
x divider_top_3.MUX_1_1.IN2 VSS divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.IN VSS s=5800,316 d=2900,158 l=40 w=100 x=-13691 y=-53578 sky130_fd_pr__nfet_01v8
x D6 a_n4946_n19011# VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=-3518 y=-19408 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD3 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=39300 y=-24445 sky130_fd_pr__pfet_01v8
x divider_top_3.P3 VDD divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.IN VDD s=5800,258 d=11600,516 l=40 w=200 x=-5425 y=-57054 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_1.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_0.VOUT divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-2884 y=-41269 sky130_fd_pr__nfet_01v8
x OUTB VDD divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-2084 y=-58492 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_1.VOUT VDD a_n364_n37713# VDD s=5800,258 d=5800,258 l=40 w=200 x=570 y=-37642 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.VOUT VDD a_47760_n21999# VDD s=29000,1116 d=14500,558 l=40 w=500 x=47720 y=-21998 sky130_fd_pr__pfet_01v8
x divider_top_2.Q4 a_n5904_34190# VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=-5877 y=35103 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.inverter_2_0.VIN VSS divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a3 VSS s=2900,158 d=5800,316 l=40 w=100 x=-11981 y=78489 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-8821 y=29729 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_0.inverter_2.IN divider_top_3.DivideBy2_magic_0.TG_MAGIC_1.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-10697 y=-58225 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD2 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=-11851 y=95734 sky130_fd_pr__pfet_01v8
x F_IN divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT divider_top_2.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_0.VOUT VSS s=5800,316 d=2900,158 l=40 w=100 x=-7833 y=29632 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a4 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=50039 y=-24614 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-1081 y=-56624 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=77154 y=-59897 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD3 divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a1 VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=36632 y=-37552 sky130_fd_pr__pfet_01v8
x a_n5296_n61659# VDD a_n6056_n62043# VDD s=11600,516 d=5800,258 l=40 w=200 x=-5221 y=-62042 sky130_fd_pr__pfet_01v8
x D16 a_n6045_n61689# VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=-4617 y=-61436 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a3 VDD s=5800,316 d=2900,158 l=40 w=100 x=-8258 y=69340 sky130_fd_pr__pfet_01v8
x a_n296_n61659# VDD a_n1056_n62043# VDD s=11600,516 d=5800,258 l=40 w=200 x=-221 y=-62042 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD3 VSS divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a1 VSS s=11600,516 d=5800,258 l=40 w=200 x=-7089 y=60415 sky130_fd_pr__nfet_01v8
x a_52002_1826# VDD OUTB VDD s=11600,458 d=11600,458 l=60 w=400 x=56170 y=2634 sky130_fd_pr__pfet_01v8
x a_2554_n19011# divider_top_0.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.B a_2543_n18803# VDD s=5800,258 d=11600,516 l=40 w=200 x=2699 y=-18802 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=56190 y=1826 sky130_fd_pr__nfet_01v8
x divider_top_0.DivideBy2_magic_1.TG_MAGIC_0.inverter_0.OUT divider_top_0.DivideBy2_magic_1.TG_MAGIC_1.OUT divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-11358 y=-19899 sky130_fd_pr__pfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=82140 y=27784 sky130_fd_pr__cap_mim_m3_1
x divider_top_1.DivideBy2_magic_0.TG_MAGIC_0.inverter_0.OUT divider_top_1.DivideBy2_magic_0.TG_MAGIC_1.OUT divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.OUT VDD s=5800,316 d=2900,158 l=40 w=100 x=-10856 y=-41417 sky130_fd_pr__pfet_01v8
x D4 VSS a_n20751_n20143# VSS s=8700,358 d=8700,358 l=40 w=300 x=-20594 y=-20142 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=24122 y=-56335 sky130_fd_pr__nfet_01v8
x D12 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=27668 y=-42023 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.inverter_2_0.VIN VSS divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a3 VSS s=5800,316 d=2900,158 l=40 w=100 x=-8411 y=105406 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.VOUT a_84601_n22640# VDD VDD s=29000,1116 d=29000,1116 l=40 w=500 x=84882 y=-21843 sky130_fd_pr__pfet_01v8
x divider_top_1.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_1.P0 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=16739 y=-42450 sky130_fd_pr__pfet_01v8
x D12 VSS divider_top_1.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_5.B VSS s=2900,158 d=5800,316 l=40 w=100 x=-5871 y=-36342 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_0.OUT VSS a_7683_n899# VSS s=23200,916 d=11600,458 l=60 w=400 x=7915 y=-1706 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_1.CLK divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.CLK VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=-8366 y=-54236 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.NOR_MAGIC_1.VOUT a_n11377_53725# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-11350 y=52889 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT VDD divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_0.VOUT VDD s=2900,158 d=2900,158 l=40 w=100 x=1565 y=-41669 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD1 divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=45103 y=-37591 sky130_fd_pr__pfet_01v8
x divider_top_0.CLK divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT divider_top_0.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_0.VOUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-3288 y=-21364 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a4 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=87206 y=-41050 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_0.inverter_2.IN divider_top_2.DivideBy2_magic_0.TG_MAGIC_1.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-10272 y=21018 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-13252 y=-15727 sky130_fd_pr__nfet_01v8
x D0 VSS divider_top_0.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_5.B VSS s=2900,158 d=2900,158 l=40 w=100 x=-6765 y=-19751 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_1.inverter_0.OUT Tapered_Buffer_mag_0.IN ANALOG_MUX_MAG_1.OUT VSS s=5800,258 d=5800,258 l=40 w=200 x=-1649 y=1491 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN VDD divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=-10259 y=28990 sky130_fd_pr__pfet_01v8
x divider_top_2.MUX_1_2.a4 VDD a_n7126_15743# VDD s=34800,1316 d=17400,658 l=40 w=600 x=-7125 y=15703 sky130_fd_pr__pfet_01v8
x a_89157_7085# a_88725_7085# a_89325_6919# VSS s=30240,1004 d=30240,1004 l=168 w=0 x=89157 y=7085 sky130_fd_pr__res_xhigh_po_0p35
x a_n28666_n57678# OUT_USB VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=-28639 y=-57087 sky130_fd_pr__nfet_01v8
x OUTB divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=-4074 y=-59810 sky130_fd_pr__pfet_01v8
x divider_top_0.CLK divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=23135 y=-22191 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.B VDD a_5301_n55815# VDD s=5800,258 d=5800,258 l=40 w=200 x=6235 y=-55744 sky130_fd_pr__pfet_01v8
x divider_top_1.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD divider_top_1.MUX_1_1.a3 VDD s=5800,316 d=2900,158 l=40 w=100 x=-12760 y=-38135 sky130_fd_pr__pfet_01v8
x a_339_n59820# VDD divider_top_3.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_0.VOUT VDD s=11600,516 d=5800,258 l=40 w=200 x=339 y=-59793 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_3.IN_1 VSS s=4933760,8904 l=2000 w=2000 x=11957 y=10855 sky130_fd_pr__cap_mim_m3_1
x divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.VOUT a_49161_n56701# a_49161_n57497# VDD s=29000,1116 d=14500,558 l=40 w=500 x=49488 y=-56700 sky130_fd_pr__pfet_01v8
x divider_top_3.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT divider_top_3.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_3.DFF_MAG_0.TG_MAGIC_3.IN VDD s=5800,316 d=2900,158 l=40 w=100 x=15602 y=-61864 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.NAND_MAGIC_0.OUT VDD VDD s=11600,458 d=23200,916 l=40 w=400 x=22183 y=-40164 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_2.TG_ANALOG_MUX_0.inverter_0.OUT ANALOG_MUX_MAG_2.OUT VSS VDD s=5800,258 d=5800,258 l=40 w=200 x=-3019 y=-1609 sky130_fd_pr__pfet_01v8
x a_n21506_n62155# divider_top_3.MUX_1_0.SEL VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=-21407 y=-61420 sky130_fd_pr__nfet_01v8
x divider_top_0.CLK divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.IN divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=19923 y=-21633 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a1 a_59481_n58745# divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=59735 y=-58744 sky130_fd_pr__nfet_01v8
x mirror_mag_0.ITAIL_SRC mirror_mag_0.ITAIL_SRC VSS VSS s=5800,258 d=11600,516 l=200 w=200 x=16018 y=9926 sky130_fd_pr__nfet_01v8_lvt
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=20523 y=-37809 sky130_fd_pr__pfet_01v8
x D8 a_n11478_10783# a_n11478_11093# VDD s=34800,1316 d=17400,658 l=40 w=600 x=-11477 y=11053 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD1 divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a1 VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=75562 y=-24367 sky130_fd_pr__pfet_01v8
x divider_top_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_0.DFF_MAG_0.TG_MAGIC_3.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=14593 y=-26747 sky130_fd_pr__nfet_01v8
x OUT a_54119_n39124# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=54177 y=-39123 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a3 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=36921 y=-38611 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.inverter_2_0.VIN VSS divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a3 VSS s=5800,316 d=2900,158 l=40 w=100 x=-11881 y=96245 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT VDD divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=-3019 y=-55736 sky130_fd_pr__pfet_01v8
x a_15492_9147# a_15188_9347# VDD VDD s=5800,258 d=11600,516 l=200 w=200 x=15588 y=9921 sky130_fd_pr__pfet_01v8_lvt
x divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a1 a_72319_n23929# divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=72573 y=-23928 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.inverter_2_0.VIN VSS divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a4 VSS s=2900,158 d=5800,316 l=40 w=100 x=76948 y=-24266 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD2 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a1 VDD s=11600,516 d=5800,258 l=40 w=200 x=67320 y=-59086 sky130_fd_pr__pfet_01v8
x divider_top_1.Q6 a_n3943_n35394# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-3130 y=-35393 sky130_fd_pr__pfet_01v8
x D6 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=84410 y=-25358 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=64735 y=-37621 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a3 a_74364_n60891# a_74266_n60279# VDD s=17400,658 d=34800,1316 l=40 w=600 x=74633 y=-60278 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.VOUT a_76266_n56584# VDD VDD s=14500,558 d=29000,1116 l=40 w=500 x=76324 y=-56583 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.inverter_2_0.VIN VSS divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a4 VSS s=5800,316 d=2900,158 l=40 w=100 x=29374 y=-40893 sky130_fd_pr__nfet_01v8
x OUTB VDD divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=72787 y=-56614 sky130_fd_pr__pfet_01v8
x OUTB VSS divider_top_3.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=13905 y=-61499 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.C VSS a_n10963_38285# VSS s=8700,358 d=17400,716 l=40 w=300 x=-10962 y=38441 sky130_fd_pr__nfet_01v8
x a_51530_1826# VSS a_52002_1826# VSS s=11600,458 d=11600,458 l=60 w=400 x=52414 y=1826 sky130_fd_pr__nfet_01v8
x a_8683_n1707# DN_OUT VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=10865 y=-1706 sky130_fd_pr__nfet_01v8
x a_51327_n4132# a_51799_n4132# VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=52769 y=-3323 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a1 a_46623_n55295# divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=46877 y=-55294 sky130_fd_pr__nfet_01v8
x VSS a_n4248_n43578# VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=-2820 y=-43325 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD2 divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=81742 y=-38465 sky130_fd_pr__pfet_01v8
x D18 VDD a_n21129_n59711# VDD s=34800,1316 d=17400,658 l=40 w=600 x=-21168 y=-59710 sky130_fd_pr__pfet_01v8
x a_n9457_1489# a_n13363_1489# VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=-8158 y=1575 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a3 a_63712_n25594# a_63810_n26206# VDD s=34800,1316 d=17400,658 l=40 w=600 x=63981 y=-25593 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=50343 y=-60014 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a1 divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.inverter_2_0.VIN a_36359_n20554# VSS s=8700,358 d=17400,716 l=40 w=300 x=36711 y=-20553 sky130_fd_pr__nfet_01v8
x divider_top_0.Q3 a_17465_n22502# VDD VDD s=17400,658 d=34800,1316 l=40 w=600 x=17523 y=-22501 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.VOUT a_56958_n22761# a_56958_n21965# VDD s=14500,558 d=29000,1116 l=40 w=500 x=57383 y=-21964 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.IN divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-3879 y=-58822 sky130_fd_pr__nfet_01v8
x a_n1748_n43578# VSS a_n1661_n43326# VSS s=11600,516 d=11600,516 l=40 w=200 x=-1700 y=-43325 sky130_fd_pr__nfet_01v8
x F_IN divider_top_2.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-12328 y=47611 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN VSS s=2900,158 d=5800,316 l=40 w=100 x=-7833 y=27520 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a4 VDD s=5800,316 d=2900,158 l=40 w=100 x=82358 y=-20975 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a3 a_37595_n42246# a_37693_n42858# VDD s=34800,1316 d=17400,658 l=40 w=600 x=37864 y=-42245 sky130_fd_pr__pfet_01v8
x OUT VSS a_n18417_n36622# VSS s=8700,358 d=8700,358 l=40 w=300 x=-18260 y=-36621 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.VOUT VDD a_39595_n38551# VDD s=29000,1116 d=14500,558 l=40 w=500 x=39555 y=-38550 sky130_fd_pr__pfet_01v8
x divider_top_1.P3 VSS divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.IN VSS s=5800,316 d=2900,158 l=40 w=100 x=-6520 y=-38563 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.CLK VDD divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.inverter_0.OUT VDD s=11600,516 d=5800,258 l=40 w=200 x=-5065 y=19057 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=46675 y=-59983 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-11664 y=109262 sky130_fd_pr__pfet_01v8
x F_IN divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.IN divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-8102 y=53432 sky130_fd_pr__nfet_01v8
x divider_top_1.MUX_1_1.a1 VDD divider_top_1.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=-12174 y=-39034 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.inverter_2_0.VIN VSS divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a4 VSS s=2900,158 d=5800,316 l=40 w=100 x=33238 y=-40924 sky130_fd_pr__nfet_01v8
x divider_top_3.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_3.MUX_1_0.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-16752 y=-60270 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a3 VDD s=5800,316 d=2900,158 l=40 w=100 x=-11650 y=96147 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a3 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=29184 y=-56711 sky130_fd_pr__nfet_01v8
x divider_top_1.MUX_1_0.VOUT VSS a_n17418_n38596# VSS s=8700,358 d=8700,358 l=40 w=300 x=-17261 y=-38595 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=63638 y=-38319 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD2 divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=-11882 y=99500 sky130_fd_pr__pfet_01v8
x a_51799_n1085# VDD OUT VDD s=11600,458 d=11600,458 l=60 w=400 x=55259 y=-276 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a3 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=75851 y=-25426 sky130_fd_pr__nfet_01v8
x divider_top_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT divider_top_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_0.DFF_MAG_0.TG_MAGIC_1.IN VDD s=5800,316 d=2900,158 l=40 w=100 x=11501 y=-27162 sky130_fd_pr__pfet_01v8
x a_n22652_n19384# VDD divider_top_0.3AND_MAGIC_1.A VDD s=11600,516 d=5800,258 l=40 w=200 x=-21561 y=-19383 sky130_fd_pr__pfet_01v8
x D2 VSS divider_top_0.3AND_MAGIC_0.A VSS s=11600,516 d=5800,258 l=40 w=200 x=-22471 y=-25572 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=23200,916 l=60 w=400 x=-26819 y=-34222 sky130_fd_pr__nfet_01v8
x D14 VSS a_48581_n42642# VSS s=8700,358 d=8700,358 l=40 w=300 x=48737 y=-42641 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.CLK divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-10272 y=19351 sky130_fd_pr__nfet_01v8
x divider_top_2.MUX_1_0.a1 divider_top_2.MUX_1_0.AND_1_1.inverter_2_0.VIN a_n13474_15197# VSS s=8700,358 d=17400,716 l=40 w=300 x=-13473 y=15549 sky130_fd_pr__nfet_01v8
x divider_top_0.DivideBy2_magic_0.TG_MAGIC_1.OUT VDD divider_top_0.DivideBy2_magic_0.inverter_2.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=-12294 y=-24841 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a1 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=28871 y=-37670 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a4 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=74174 y=-41057 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.A a_n11596_37213# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-11569 y=38049 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD2 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a1 VDD s=11600,516 d=5800,258 l=40 w=200 x=85134 y=-40920 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.inverter_2_0.VIN VSS divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a3 VSS s=2900,158 d=5800,316 l=40 w=100 x=27873 y=-25462 sky130_fd_pr__nfet_01v8
x divider_top_3.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_3.MUX_1_1.a4 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=-10568 y=-56944 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-5388 y=-41684 sky130_fd_pr__pfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=50220 y=83904 sky130_fd_pr__cap_mim_m3_1
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=23234 y=-21583 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.IN divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=-8391 y=30340 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD2 divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a1 VSS VSS s=5800,258 d=5800,258 l=40 w=200 x=80972 y=-20515 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.3_in_and_out VDD a_n11587_32251# VDD s=5800,258 d=5800,258 l=40 w=200 x=-11560 y=33381 sky130_fd_pr__pfet_01v8
x a_n11299_56734# VDD divider_top_2.7b_counter_new_0.LD2 VDD s=40600,1516 d=20300,758 l=40 w=700 x=-11272 y=56734 sky130_fd_pr__pfet_01v8
x divider_top_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=11794 y=-25859 sky130_fd_pr__pfet_01v8
x OUT divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=63029 y=-38520 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK VDD divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.inverter_0.OUT VDD s=11600,516 d=5800,258 l=40 w=200 x=-3681 y=-22352 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=54982 y=-38385 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=57016 y=1826 sky130_fd_pr__nfet_01v8
x divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.CLK divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-13056 y=-18926 sky130_fd_pr__nfet_01v8
x divider_top_3.3AND_MAGIC_0.B VDD a_n21506_n62155# VDD s=5800,258 d=5800,258 l=40 w=200 x=-20571 y=-62128 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.NOR_MAGIC_1.VOUT VDD a_20020_n41473# VDD s=5800,258 d=5800,258 l=40 w=200 x=20176 y=-41472 sky130_fd_pr__pfet_01v8
x OUTB divider_top_3.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_3.DFF_MAG_0.TG_MAGIC_2.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=16604 y=-60891 sky130_fd_pr__nfet_01v8
x D4 divider_top_0.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=-20594 y=-19605 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a4 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=69098 y=-58985 sky130_fd_pr__nfet_01v8
x a_2204_n53743# VDD a_1444_n53505# VDD s=11600,516 d=5800,258 l=40 w=200 x=2278 y=-53504 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD2 divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=-11851 y=95832 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK VDD divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-8821 y=29827 sky130_fd_pr__pfet_01v8
x F_IN divider_top_2.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_0.VOUT divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-7833 y=29730 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.inverter_2_0.VIN VSS divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a4 VSS s=5800,316 d=2900,158 l=40 w=100 x=30085 y=-55551 sky130_fd_pr__nfet_01v8
x divider_top_3.AND_1_0.inverter_2_0.VIN divider_top_3.AND_1_0.VOUT VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=-20134 y=-56015 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.inverter_0.OUT divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-1081 y=-57039 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a3 VDD s=5800,316 d=2900,158 l=40 w=100 x=85717 y=-41748 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_1.MUX_1_1.IN2 VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=-14394 y=-36505 sky130_fd_pr__pfet_01v8
x a_n12684_106674# VSS divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.VOUT VSS s=17400,716 d=17400,716 l=40 w=300 x=-12657 y=106674 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.inverter_2_0.VIN VSS divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a4 VSS s=2900,158 d=5800,316 l=40 w=100 x=46873 y=-40943 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-10432 y=767 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD3 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a1 VDD s=11600,516 d=5800,258 l=40 w=200 x=35436 y=-24414 sky130_fd_pr__pfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=55540 y=78292 sky130_fd_pr__cap_mim_m3_1
x divider_top_2.7b_counter_new_0.LD3 divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a1 VSS VSS s=5800,258 d=5800,258 l=40 w=200 x=-7089 y=60513 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.IN VSS s=5800,316 d=2900,158 l=40 w=100 x=-8102 y=55642 sky130_fd_pr__nfet_01v8
x divider_top_3.Q4 VSS a_64575_n55195# VSS s=8700,358 d=8700,358 l=40 w=300 x=64731 y=-55194 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN VSS divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-2921 y=-56674 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.3_in_and_out_p3 a_n8229_33111# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=-8227 y=33381 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a4 VSS a_63818_n22753# VSS s=17400,716 d=8700,358 l=40 w=300 x=63778 y=-22752 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-4881 y=-59795 sky130_fd_pr__pfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=87460 y=22172 sky130_fd_pr__cap_mim_m3_1
x divider_top_1.MUX_1_2.AND_1_0.inverter_2_0.VIN VSS divider_top_1.MUX_1_2.a3 VSS s=5800,316 d=2900,158 l=40 w=100 x=-17651 y=-36928 sky130_fd_pr__nfet_01v8
x PFD_0.PFD_UP_0/PFD_INV_0.IN a_1590_1639# VDD VDD s=5220,238 d=10440,476 l=30 w=180 x=1648 y=1639 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD3 divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=30762 y=-24434 sky130_fd_pr__pfet_01v8
x divider_top_3.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_3.MUX_1_0.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-15949 y=-60968 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_2.inverter_0.OUT VDD ANALOG_MUX_MAG_2.TG_ANALOG_MUX_1.inverter_0.OUT VDD s=5800,258 d=11600,516 l=40 w=200 x=-3763 y=-534 sky130_fd_pr__pfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=44900 y=10948 sky130_fd_pr__cap_mim_m3_1
x divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.IN1 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=58138 y=-24579 sky130_fd_pr__pfet_01v8
x a_6303_n19041# a_5543_n18803# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=6475 y=-18802 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a4 VDD s=5800,316 d=2900,158 l=40 w=100 x=56488 y=-55798 sky130_fd_pr__pfet_01v8
x divider_top_3.MUX_1_1.a3 a_n11082_n55423# a_n11180_n56335# VDD s=17400,658 d=34800,1316 l=40 w=600 x=-10812 y=-56334 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a3 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-8411 y=105504 sky130_fd_pr__nfet_01v8
x a_8683_n1707# DN_OUT VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=13205 y=-898 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.VOUT VSS a_84927_n39231# VSS s=17400,716 d=17400,716 l=40 w=300 x=84887 y=-39230 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=27873 y=-25231 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN VSS divider_top_0.LD VSS s=2900,158 d=5800,316 l=40 w=100 x=21533 y=-24494 sky130_fd_pr__nfet_01v8
x a_23061_n24804# VDD divider_top_0.7b_counter_new_0.LD2 VDD s=40600,1516 d=20300,758 l=40 w=700 x=23421 y=-24803 sky130_fd_pr__pfet_01v8
x divider_top_3.MUX_1_0.a4 a_n16169_n60359# VDD VDD s=17400,658 d=34800,1316 l=40 w=600 x=-16110 y=-60358 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-26819 y=-35048 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.NOR_MAGIC_0.VOUT VDD a_n11377_53725# VDD s=5800,258 d=5800,258 l=40 w=200 x=-11350 y=52987 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD2 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=82561 y=-59000 sky130_fd_pr__pfet_01v8
x divider_top_1.DFF_MAG_0.TG_MAGIC_2.IN VSS divider_top_1.DFF_MAG_0.TG_MAGIC_1.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=14039 y=-43388 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_0.inverter_2.IN VSS divider_top_2.DivideBy2_magic_0.TG_MAGIC_1.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-10272 y=21116 sky130_fd_pr__nfet_01v8
x D0 VDD divider_top_0.MUX_1_1.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=-13845 y=-22472 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK VDD divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.inverter_0.OUT VDD s=11600,516 d=5800,258 l=40 w=200 x=-2983 y=-38943 sky130_fd_pr__pfet_01v8
x divider_top_2.MUX_1_2.a4 a_n7126_15743# VDD VDD s=17400,658 d=34800,1316 l=40 w=600 x=-7125 y=15801 sky130_fd_pr__pfet_01v8
x S1 VSS ANALOG_MUX_MAG_1.inverter_0.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=-3145 y=1557 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a4 VSS a_32223_n26287# VSS s=17400,716 d=8700,358 l=40 w=300 x=32183 y=-26286 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_0.TG_MAGIC_0.inverter_0.OUT divider_top_2.DivideBy2_magic_0.TG_MAGIC_1.OUT divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.OUT VDD s=5800,316 d=2900,158 l=40 w=100 x=-11295 y=21758 sky130_fd_pr__pfet_01v8
x VCO_0.Divide_By_2_magic_0.inverter_2.IN VDD VCO_0.Divide_By_2_magic_0.TG_MAGIC_1.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=42151 y=1417 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.CLK divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-5395 y=20060 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_6.inverter_0.OUT VSS ANALOG_MUX_MAG_6.TG_ANALOG_MUX_1.inverter_0.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=63289 y=-3317 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=86312 y=-24459 sky130_fd_pr__pfet_01v8
x a_51327_n4132# VDD a_51799_n4132# VDD s=11600,458 d=11600,458 l=60 w=400 x=53831 y=-3323 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a3 VDD s=5800,316 d=2900,158 l=40 w=100 x=67903 y=-59914 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a3 VDD s=5800,316 d=2900,158 l=40 w=100 x=37428 y=-56491 sky130_fd_pr__pfet_01v8
x a_n28666_n58622# VSS a_n28666_n57678# VSS s=11600,458 d=11600,458 l=60 w=400 x=-28639 y=-57913 sky130_fd_pr__nfet_01v8
x divider_top_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=15302 y=-27177 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-11750 y=78489 sky130_fd_pr__pfet_01v8
x OUT divider_top_1.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_1.DFF_MAG_0.TG_MAGIC_1.IN VSS s=2900,158 d=5800,316 l=40 w=100 x=12787 y=-43338 sky130_fd_pr__nfet_01v8
x a_51327_n1085# VDD a_51799_n1085# VDD s=23200,916 d=11600,458 l=60 w=400 x=52415 y=-276 sky130_fd_pr__pfet_01v8
x D5 divider_top_0.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=-22340 y=-21514 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.inverter_2_0.VIN VSS divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a3 VSS s=2900,158 d=5800,316 l=40 w=100 x=64529 y=-60114 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=74689 y=-55715 sky130_fd_pr__pfet_01v8
x D12 divider_top_1.MUX_1_1.a1 VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-12853 y=-39063 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.inverter_0.OUT divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-13252 y=-23438 sky130_fd_pr__pfet_01v8
x divider_top_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=11598 y=-26139 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD2 divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a1 VSS VSS s=5800,258 d=5800,258 l=40 w=200 x=63856 y=-55272 sky130_fd_pr__nfet_01v8
x OUT divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=-4777 y=-41319 sky130_fd_pr__nfet_01v8
x S4 VSS ANALOG_MUX_MAG_5.TG_ANALOG_MUX_0.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=20886 y=2483 sky130_fd_pr__nfet_01v8
x D17 divider_top_3.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.A a_7260_n53505# VDD s=5800,258 d=11600,516 l=40 w=200 x=7416 y=-53504 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_3.TG_ANALOG_MUX_1.inverter_0.OUT ANALOG_MUX_MAG_3.IN_1 ANALOG_MUX_MAG_3.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=22096 y=-171 sky130_fd_pr__pfet_01v8
x a_23759_n41395# VDD divider_top_1.7b_counter_new_0.LD2 VDD s=40600,1516 d=20300,758 l=40 w=700 x=24119 y=-41394 sky130_fd_pr__pfet_01v8
x a_72963_n26189# VDD divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.VOUT VDD s=34800,1316 d=34800,1316 l=40 w=600 x=73444 y=-25576 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD1 divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-10805 y=105011 sky130_fd_pr__pfet_01v8
x D8 a_n11478_11093# a_n11478_10783# VDD s=17400,658 d=34800,1316 l=40 w=600 x=-11477 y=11151 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a3 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-11881 y=96343 sky130_fd_pr__nfet_01v8
x divider_top_0.MUX_1_0.a1 divider_top_0.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=-17763 y=-26467 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT VSS divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_0.VOUT VSS s=2900,158 d=2900,158 l=40 w=100 x=2366 y=-59549 sky130_fd_pr__nfet_01v8
x F_IN VSS divider_top_2.DFF_MAG_0.TG_MAGIC_3.CLK VSS s=5800,316 d=2900,158 l=40 w=100 x=-12608 y=43931 sky130_fd_pr__nfet_01v8
x D12 VSS divider_top_1.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_5.B VSS s=2900,158 d=2900,158 l=40 w=100 x=-6067 y=-36342 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.IN VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=24463 y=-21303 sky130_fd_pr__pfet_01v8
x a_n1697_n26957# a_n1945_n26735# divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_1.B VSS s=11600,516 d=11600,516 l=40 w=200 x=-1622 y=-26734 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=23200,916 l=60 w=400 x=-14904 y=-15727 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_1.TG_MAGIC_1.OUT divider_top_3.DivideBy2_magic_1.inverter_2.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-10795 y=-54616 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_5.OUT VDD VCO_0.INV_1_mag_0.IN VDD s=5800,258 d=5800,258 l=100 w=200 x=33168 y=1850 sky130_fd_pr__pfet_01v8
x a_n17472_n24745# VSS divider_top_0.MUX_1_0.VOUT VSS s=17400,716 d=17400,716 l=40 w=300 x=-17073 y=-24744 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD2 VSS divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a1 VSS s=11600,516 d=5800,258 l=40 w=200 x=-10492 y=95662 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD1 divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=71698 y=-24336 sky130_fd_pr__pfet_01v8
x D12 a_n6748_n43578# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-5320 y=-43931 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN VDD divider_top_1.LD VDD s=11600,516 d=5800,258 l=40 w=200 x=21839 y=-41465 sky130_fd_pr__pfet_01v8
x divider_top_0.P2 VSS divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-7022 y=-24070 sky130_fd_pr__nfet_01v8
x D0 divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=30736 y=-25463 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a3 a_56367_n56909# a_56465_n57521# VDD s=34800,1316 d=17400,658 l=40 w=600 x=56636 y=-56908 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_0.TG_MAGIC_0.inverter_0.OUT divider_top_3.DivideBy2_magic_0.TG_MAGIC_1.OUT divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-9761 y=-59528 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_2.TG_ANALOG_MUX_0.inverter_0.OUT ANALOG_MUX_MAG_2.OUT VSS VDD s=5800,258 d=5800,258 l=40 w=200 x=-3215 y=-1609 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-3624 y=-41319 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-10259 y=27029 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a4 VDD a_28457_n25644# VDD s=34800,1316 d=17400,658 l=40 w=600 x=28417 y=-25643 sky130_fd_pr__pfet_01v8
x VSS a_n1748_n43578# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-320 y=-43931 sky130_fd_pr__pfet_01v8
x divider_top_3.P0 divider_top_3.DFF_MAG_0.TG_MAGIC_3.IN VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=17344 y=-61879 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.CLK VDD divider_top_1.DivideBy2_magic_1.TG_MAGIC_0.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-9657 y=-36505 sky130_fd_pr__pfet_01v8
x a_51799_n4132# ANALOG_MUX_MAG_6.IN_1 VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=54217 y=-4131 sky130_fd_pr__nfet_01v8
x divider_top_1.DFF_MAG_0.TG_MAGIC_3.CLK VDD divider_top_1.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VDD s=11600,516 d=5800,258 l=40 w=200 x=12198 y=-42450 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_5.B a_n5904_25914# VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=-5877 y=27294 sky130_fd_pr__nfet_01v8
x divider_top_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT divider_top_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_0.LD VDD s=2900,158 d=2900,158 l=40 w=100 x=12699 y=-25774 sky130_fd_pr__pfet_01v8
x a_6955_n61689# a_6944_n62043# divider_top_3.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.A VDD s=11600,516 d=5800,258 l=40 w=200 x=7002 y=-62042 sky130_fd_pr__pfet_01v8
x a_n4248_n43578# a_n4259_n43932# divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_0.A VDD s=11600,516 d=5800,258 l=40 w=200 x=-4200 y=-43931 sky130_fd_pr__pfet_01v8
x divider_top_2.AND_1_0.VOUT a_n8497_12801# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=-8495 y=12451 sky130_fd_pr__nfet_01v8
x OUT VDD divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=21526 y=-37894 sky130_fd_pr__pfet_01v8
x divider_top_2.Q2 a_n8971_50778# a_n8971_51088# VDD s=34800,1316 d=17400,658 l=40 w=600 x=-8970 y=51048 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=-4518 y=-24728 sky130_fd_pr__nfet_01v8
x divider_top_1.P2 divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-6422 y=-40661 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.CLK VDD divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.inverter_0.OUT VDD s=5800,258 d=11600,516 l=40 w=200 x=-9992 y=19449 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.CLK divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-5065 y=19155 sky130_fd_pr__pfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=87460 y=33396 sky130_fd_pr__cap_mim_m3_1
x divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_1.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_0.VOUT VSS s=2900,158 d=5800,316 l=40 w=100 x=-2394 y=-41269 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=-11664 y=109360 sky130_fd_pr__pfet_01v8
x F_IN divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.IN VSS s=2900,158 d=5800,316 l=40 w=100 x=-8102 y=53530 sky130_fd_pr__nfet_01v8
x OUTB divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT divider_top_3.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_0.VOUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-2083 y=-56066 sky130_fd_pr__nfet_01v8
x a_n28666_n57678# VDD OUT_USB VDD s=11600,458 d=11600,458 l=60 w=400 x=-27831 y=-54393 sky130_fd_pr__pfet_01v8
x a_n28666_n59094# a_n28666_n58622# VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=-28639 y=-58739 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=37822 y=-37682 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT VSS divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_0.VOUT VSS s=2900,158 d=2900,158 l=40 w=100 x=2366 y=-55897 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-11650 y=96245 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.inverter_2_0.VIN VSS divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a4 VSS s=2900,158 d=5800,316 l=40 w=100 x=49843 y=-24383 sky130_fd_pr__nfet_01v8
x VCO_0.Divide_By_2_magic_0.CLK VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.CLK VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=39330 y=2455 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_0.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_0.VOUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-3288 y=-24678 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN a_21929_n40619# divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.NAND_MAGIC_0.OUT VSS s=11600,516 d=11600,516 l=40 w=200 x=22099 y=-40618 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD3 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a1 VDD s=11600,516 d=5800,258 l=40 w=200 x=36142 y=-37552 sky130_fd_pr__pfet_01v8
x OUTB VDD divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=45682 y=-56731 sky130_fd_pr__pfet_01v8
x OUT VDD divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=23222 y=-39212 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.IN1 divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=67688 y=-41104 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.inverter_2_0.VIN VSS divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a3 VSS s=2900,158 d=5800,316 l=40 w=100 x=41382 y=-60206 sky130_fd_pr__nfet_01v8
x a_1501_n35632# a_741_n35394# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=1673 y=-35393 sky130_fd_pr__pfet_01v8
x S1 VDD ANALOG_MUX_MAG_1.TG_ANALOG_MUX_0.inverter_0.OUT VDD s=11600,516 d=5800,258 l=40 w=200 x=-2687 y=762 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=24634 y=-57308 sky130_fd_pr__pfet_01v8
x a_5301_n55815# VDD divider_top_3.divider_magic_0/P3_Gen_magic_0.3_in_and_out_p3 VDD s=11600,516 d=5800,258 l=40 w=200 x=5301 y=-55744 sky130_fd_pr__pfet_01v8
x a_3955_n53713# divider_top_3.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.B a_3944_n53505# VDD s=5800,258 d=11600,516 l=40 w=200 x=4100 y=-53504 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-5290 y=-37955 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.B VDD a_n11596_37213# VDD s=5800,258 d=5800,258 l=40 w=200 x=-11569 y=38147 sky130_fd_pr__pfet_01v8
x a_7724_1857# a_8252_1049# VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=8384 y=1857 sky130_fd_pr__pfet_01v8
x divider_top_0.CLK VDD divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=62233 y=-21929 sky130_fd_pr__pfet_01v8
x a_n19421_n56022# VSS divider_top_3.MUX_1_2.SEL VSS s=11600,516 d=11600,516 l=40 w=200 x=-18330 y=-56729 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_0.TG_MAGIC_0.inverter_0.OUT divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_1.DivideBy2_magic_0.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-10366 y=-41417 sky130_fd_pr__pfet_01v8
x a_52002_1826# VDD OUTB VDD s=11600,458 d=11600,458 l=60 w=400 x=57350 y=2634 sky130_fd_pr__pfet_01v8
x VSS VDD divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=72076 y=-41956 sky130_fd_pr__pfet_01v8
x D2 a_2554_n26987# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=3981 y=-27340 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=57370 y=1826 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD2 divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a1 VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-7369 y=96062 sky130_fd_pr__pfet_01v8
x a_n28666_n58622# a_n28666_n57678# VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=-27831 y=-57119 sky130_fd_pr__pfet_01v8
x divider_top_0.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD divider_top_0.MUX_1_1.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=-13262 y=-21544 sky130_fd_pr__pfet_01v8
x VCO_0.INV_1_mag_0.IN VDD VCO_0.INV_1_mag_1.IN VDD s=11600,458 d=11600,458 l=100 w=400 x=35743 y=463 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a4 VDD a_64410_n42185# VDD s=34800,1316 d=17400,658 l=40 w=600 x=64370 y=-42184 sky130_fd_pr__pfet_01v8
x a_88021_8247# a_87589_8247# a_88189_8081# VSS s=30240,1004 d=30240,1004 l=168 w=0 x=88021 y=8247 sky130_fd_pr__res_xhigh_po_0p35
x divider_top_3.DivideBy2_magic_0.Q VSS divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-13495 y=-58505 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.CLK divider_top_1.DivideBy2_magic_0.TG_MAGIC_0.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-9755 y=-41052 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_1.A a_3721_n38296# divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT VSS s=17400,716 d=8700,358 l=40 w=300 x=3779 y=-38295 sky130_fd_pr__nfet_01v8
x D16 a_n21251_n54086# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-20800 y=-54085 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=40079 y=-25273 sky130_fd_pr__pfet_01v8
x a_n11299_56734# divider_top_2.7b_counter_new_0.LD2 VDD VDD s=20300,758 d=40600,1516 l=40 w=700 x=-11272 y=56832 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a1 divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.inverter_2_0.VIN a_81691_n20438# VSS s=8700,358 d=17400,716 l=40 w=300 x=82043 y=-20437 sky130_fd_pr__nfet_01v8
x divider_top_3.MUX_1_1.a1 a_n11726_n57683# divider_top_3.MUX_1_1.AND_1_1.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=-11471 y=-57682 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_0.TG_MAGIC_1.OUT divider_top_3.DivideBy2_magic_0.inverter_2.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-10795 y=-59163 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_0.inverter_0.OUT VSS ANALOG_MUX_MAG_0.TG_ANALOG_MUX_1.inverter_0.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=5426 y=-956 sky130_fd_pr__nfet_01v8
x OUTB divider_top_3.DFF_MAG_0.TG_MAGIC_3.CLK VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=12117 y=-60841 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a3 a_82927_n42130# a_83025_n42742# VDD s=34800,1316 d=17400,658 l=40 w=600 x=83196 y=-42129 sky130_fd_pr__pfet_01v8
x divider_top_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_0.DFF_MAG_0.TG_MAGIC_1.IN VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=13243 y=-27177 sky130_fd_pr__pfet_01v8
x S2 VSS ANALOG_MUX_MAG_4.inverter_0.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=4561 y=1733 sky130_fd_pr__nfet_01v8
x divider_top_1.DFF_MAG_0.TG_MAGIC_1.OUT VSS divider_top_1.DFF_MAG_0.TG_MAGIC_2.IN VSS s=2900,158 d=5800,316 l=40 w=100 x=14333 y=-42730 sky130_fd_pr__nfet_01v8
x divider_top_1.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_1.MUX_1_1.a3 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=-12270 y=-38135 sky130_fd_pr__pfet_01v8
x VCO_0.Divide_By_2_magic_0.inverter_2.IN VCO_0.Divide_By_2_magic_0.TG_MAGIC_1.IN VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=42249 y=1417 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-8821 y=29925 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a3 a_40663_n26298# a_40565_n25686# VDD s=17400,658 d=34800,1316 l=40 w=600 x=40932 y=-25685 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a4 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=87615 y=-58930 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_1.CLK VDD divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.CLK VDD s=5800,258 d=5800,258 l=40 w=200 x=-8971 y=-36505 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_0.VOUT VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=2366 y=-55666 sky130_fd_pr__pfet_01v8
x a_n6748_n43578# VSS a_n6661_n43326# VSS s=11600,516 d=11600,516 l=40 w=200 x=-6700 y=-43325 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.inverter_2_0.VIN VSS divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a4 VSS s=2900,158 d=5800,316 l=40 w=100 x=-10752 y=101108 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=76752 y=-24497 sky130_fd_pr__pfet_01v8
x divider_top_0.LD a_22061_n24804# VDD VDD s=20300,758 d=40600,1516 l=40 w=700 x=22119 y=-24803 sky130_fd_pr__pfet_01v8
x D19 VSS a_7466_n59186# VSS s=11600,516 d=11600,516 l=40 w=200 x=7426 y=-59185 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.VOUT a_67113_n56601# VDD VDD s=14500,558 d=29000,1116 l=40 w=500 x=67171 y=-56600 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=63939 y=-21030 sky130_fd_pr__pfet_01v8
x a_n11785_n37312# VDD divider_top_1.MUX_1_0.IN1 VDD s=34800,1316 d=34800,1316 l=40 w=600 x=-11303 y=-38223 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD3 VSS divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a1 VSS s=5800,258 d=11600,516 l=40 w=200 x=-7089 y=60611 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.IN divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-8102 y=55740 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD1 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a1 VDD s=11600,516 d=5800,258 l=40 w=200 x=75072 y=-24367 sky130_fd_pr__pfet_01v8
x S1 VSS ANALOG_MUX_MAG_1.TG_ANALOG_MUX_0.inverter_0.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=-2687 y=1142 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_2.P2 VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=-11577 y=26094 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a4 a_87298_n60272# VDD VDD s=17400,658 d=34800,1316 l=40 w=600 x=87356 y=-60271 sky130_fd_pr__pfet_01v8
x a_n9135_118423# VDD divider_top_2.7b_counter_new_0.mod_dff_magic_0.D1 VDD s=29000,1116 d=29000,1116 l=40 w=500 x=-8312 y=118423 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.inverter_2_0.VIN VSS divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a3 VSS s=2900,158 d=5800,316 l=40 w=100 x=-8411 y=105602 sky130_fd_pr__nfet_01v8
x PFD_0.PFD_UP_1/PFD_INV_2.IN VDD PFD_0.PFD_UP_1/PFD_INV_2.OUT VDD s=9744,452 d=9744,452 l=30 w=168 x=2546 y=1653 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a3 a_58626_n25691# a_58724_n26303# VDD s=34800,1316 d=17400,658 l=40 w=600 x=58895 y=-25690 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=86812 y=-59859 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=22167 y=-38832 sky130_fd_pr__nfet_01v8
x OUT VDD divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=36116 y=-38581 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.IN1 divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=-11048 y=91549 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.NAND_MAGIC_0.OUT divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT VDD s=2900,158 d=5800,316 l=40 w=100 x=20925 y=-22606 sky130_fd_pr__pfet_01v8
x VSS VSS a_76389_n60636# VSS s=8700,358 d=8700,358 l=40 w=300 x=76545 y=-60635 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD1 VSS divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a1 VSS s=11600,516 d=5800,258 l=40 w=200 x=72208 y=-37144 sky130_fd_pr__nfet_01v8
x divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.CLK divider_top_0.DivideBy2_magic_1.TG_MAGIC_0.inverter_0.OUT VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=-10649 y=-19914 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a4 VDD s=5800,316 d=2900,158 l=40 w=100 x=-11044 y=73999 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_0.inverter_2.IN divider_top_2.DivideBy2_magic_0.TG_MAGIC_1.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-10272 y=21214 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=13384 y=1049 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a1 divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.inverter_2_0.VIN a_73720_n58631# VSS s=8700,358 d=17400,716 l=40 w=300 x=74072 y=-58630 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_4.D1 a_n10481_87725# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=-10480 y=87783 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD2 divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.inverter_2_0.VIN a_n12334_113997# VSS s=8700,358 d=17400,716 l=40 w=300 x=-12333 y=114349 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN VSS divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.IN VSS s=2900,158 d=5800,316 l=40 w=100 x=-2725 y=-58772 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.VOUT VDD a_n8313_117542# VDD s=29000,1116 d=14500,558 l=40 w=500 x=-8312 y=117502 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_0.TG_MAGIC_0.inverter_0.OUT divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_2.DivideBy2_magic_0.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-11295 y=21856 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a4 VDD a_29163_n38782# VDD s=34800,1316 d=17400,658 l=40 w=600 x=29123 y=-38781 sky130_fd_pr__pfet_01v8
x divider_top_0.P3 VSS divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-7022 y=-21972 sky130_fd_pr__nfet_01v8
x divider_top_1.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_1.MUX_1_0.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-17651 y=-42159 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=55178 y=-38385 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_1.TG_MAGIC_1.inverter_0.OUT divider_top_1.DivideBy2_magic_1.TG_MAGIC_1.OUT divider_top_1.DivideBy2_magic_1.TG_MAGIC_1.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-9658 y=-35102 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.inverter_0.OUT VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=-7783 y=27837 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.C VDD a_5301_n59829# VDD s=5800,258 d=5800,258 l=40 w=200 x=6431 y=-59802 sky130_fd_pr__pfet_01v8
x a_8683_n1707# VSS DN_OUT VSS s=11600,458 d=11600,458 l=60 w=400 x=10983 y=-1706 sky130_fd_pr__nfet_01v8
x a_51327_n4132# VDD a_51799_n4132# VDD s=11600,458 d=11600,458 l=60 w=400 x=52887 y=-3323 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_1.TG_MAGIC_2.inverter_0.OUT divider_top_1.DivideBy2_magic_1.inverter_2.IN divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-13458 y=-36490 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD3 a_28313_n60672# divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=28567 y=-60671 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a4 a_56359_n60362# VDD VDD s=17400,658 d=34800,1316 l=40 w=600 x=56417 y=-60361 sky130_fd_pr__pfet_01v8
x a_n9457_1489# a_n13363_1489# VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=-9338 y=1575 sky130_fd_pr__pfet_01v8
x S6 VSS ANALOG_MUX_MAG_2.TG_ANALOG_MUX_0.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-3959 y=-1229 sky130_fd_pr__nfet_01v8
x divider_top_0.MUX_1_1.IN2 divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-14994 y=-18596 sky130_fd_pr__pfet_01v8
x D4 a_65835_n25951# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=65893 y=-25950 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_0.D1 VSS divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.IN1 VSS s=17400,716 d=17400,716 l=40 w=300 x=86837 y=-57341 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=-11750 y=78587 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_3.IN_1 VSS s=4933760,8904 l=2000 w=2000 x=357 y=13467 sky130_fd_pr__cap_mim_m3_1
x a_48830_n39386# VDD divider_top_1.7b_counter_new_0.mod_dff_magic_3.D1 VDD s=29000,1116 d=29000,1116 l=40 w=500 x=49339 y=-38589 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD1 divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=45806 y=-55702 sky130_fd_pr__pfet_01v8
x D13 a_39718_n42603# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=39776 y=-42602 sky130_fd_pr__nfet_01v8
x a_51002_2634# a_51530_1826# VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=51662 y=2634 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD3 divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.inverter_2_0.VIN a_36761_n57230# VSS s=8700,358 d=17400,716 l=40 w=300 x=37113 y=-57229 sky130_fd_pr__nfet_01v8
x a_66782_n39286# VSS a_67331_n39286# VSS s=29000,1116 d=14500,558 l=40 w=500 x=67291 y=-39285 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.IN VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=22461 y=-38174 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=32638 y=-24564 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.IN1 VSS a_40717_n40629# VSS s=8700,358 d=8700,358 l=40 w=300 x=40873 y=-40628 sky130_fd_pr__nfet_01v8
x divider_top_3.MUX_1_0.a4 VSS a_n16071_n59447# VSS s=17400,716 d=8700,358 l=40 w=300 x=-16110 y=-59446 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_5.OUT VCO_0.INV_1_mag_2.IN VDD VDD s=11600,516 d=5800,258 l=100 w=200 x=28155 y=1857 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=82448 y=-24428 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN VSS divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.IN VSS s=5800,316 d=2900,158 l=40 w=100 x=-3117 y=-56674 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT VDD divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_1.VOUT VDD s=5800,316 d=2900,158 l=40 w=100 x=-11545 y=35589 sky130_fd_pr__pfet_01v8
x a_83728_n60853# VSS divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.VOUT VSS s=17400,716 d=17400,716 l=40 w=300 x=84126 y=-60852 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.inverter_2_0.VIN VSS divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a3 VSS s=2900,158 d=5800,316 l=40 w=100 x=-11881 y=96441 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a3 a_76631_n26220# a_76533_n25608# VDD s=17400,658 d=34800,1316 l=40 w=600 x=76900 y=-25607 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a4 VSS a_47267_n57555# VSS s=17400,716 d=8700,358 l=40 w=300 x=47227 y=-57554 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a3 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=28069 y=-25231 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=100 w=400 x=37622 y=-149 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_6.inverter_0.OUT VSS ANALOG_MUX_MAG_6.TG_ANALOG_MUX_1.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=63485 y=-3317 sky130_fd_pr__nfet_01v8
x a_51799_n1085# VDD OUT VDD s=11600,458 d=11600,458 l=60 w=400 x=56439 y=-276 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD2 divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a1 VSS VSS s=5800,258 d=5800,258 l=40 w=200 x=-10492 y=95760 sky130_fd_pr__nfet_01v8
x VCO_0.Divide_By_2_magic_0.CLK VSS VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.CLK VSS s=2900,158 d=2900,158 l=40 w=100 x=39428 y=2455 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.inverter_2_0.VIN VSS divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a4 VSS s=5800,316 d=2900,158 l=40 w=100 x=-10782 y=70429 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a3 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=67396 y=-42034 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.VOUT a_76266_n57380# a_76266_n56584# VDD s=14500,558 d=29000,1116 l=40 w=500 x=76691 y=-56583 sky130_fd_pr__pfet_01v8
x D5 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=75046 y=-25396 sky130_fd_pr__pfet_01v8
x OUTB VDD divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK VDD s=5800,258 d=5800,258 l=40 w=200 x=-198 y=-59810 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_0.CLK divider_top_1.DivideBy2_magic_0.TG_MAGIC_1.OUT divider_top_1.DivideBy2_magic_0.TG_MAGIC_1.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-9854 y=-40444 sky130_fd_pr__nfet_01v8
x divider_top_1.Q6 a_n3499_n35632# VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=-2511 y=-35999 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a3 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=37616 y=-60175 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK VDD divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-10259 y=27127 sky130_fd_pr__pfet_01v8
x S3 VDD ANALOG_MUX_MAG_0.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=4772 y=-676 sky130_fd_pr__pfet_01v8
x a_51327_n1085# a_51799_n1085# VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=52329 y=-1084 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a1 divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=49234 y=-24613 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD1 divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a1 VSS VSS s=5800,258 d=5800,258 l=40 w=200 x=73001 y=-58708 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=47584 y=-55832 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_1.A divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=3877 y=-37758 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_4.inverter_0.OUT VDD ANALOG_MUX_MAG_4.TG_ANALOG_MUX_1.inverter_0.OUT VDD s=5800,258 d=11600,516 l=40 w=200 x=5803 y=2013 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.inverter_2_0.VIN VSS divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a3 VSS s=2900,158 d=5800,316 l=40 w=100 x=32942 y=-60195 sky130_fd_pr__nfet_01v8
x VSS a_n1045_n61689# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=382 y=-62042 sky130_fd_pr__pfet_01v8
x divider_top_1.OUT1 a_n26846_n40949# VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=-26011 y=-41358 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD1 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=53701 y=-20966 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a4 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=74583 y=-58937 sky130_fd_pr__nfet_01v8
x OUT divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-2689 y=-40381 sky130_fd_pr__pfet_01v8
x D12 divider_top_1.MUX_1_1.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-13049 y=-39063 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=-7549 y=62095 sky130_fd_pr__pfet_01v8
x divider_top_2.Q2 a_n8971_51088# a_n8971_50778# VDD s=17400,658 d=34800,1316 l=40 w=600 x=-8970 y=51146 sky130_fd_pr__pfet_01v8
x mirror_mag_0.ITAIL_SRC a_16418_9352# ANALOG_MUX_MAG_3.OUT VSS s=5800,258 d=11600,516 l=200 w=200 x=16418 y=9926 sky130_fd_pr__nfet_01v8_lvt
x divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-7444 y=115769 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN VDD divider_top_3.LD VDD s=5800,258 d=11600,516 l=40 w=200 x=22934 y=-59576 sky130_fd_pr__pfet_01v8
x divider_top_1.MUX_1_0.a1 divider_top_1.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=-17065 y=-43058 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.CLK VDD divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-5065 y=19253 sky130_fd_pr__pfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=71500 y=39008 sky130_fd_pr__cap_mim_m3_1
x D6 VDD a_n4946_n19011# VDD s=11600,516 d=5800,258 l=40 w=200 x=-3616 y=-18802 sky130_fd_pr__pfet_01v8
x D16 VDD divider_top_3.MUX_1_1.a1 VDD s=11600,516 d=5800,258 l=40 w=200 x=-12640 y=-57174 sky130_fd_pr__pfet_01v8
x VSS a_n13810_31172# divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_1.B VDD s=11600,516 d=5800,258 l=40 w=200 x=-13809 y=31230 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=-11650 y=96343 sky130_fd_pr__pfet_01v8
x divider_top_0.Q5 VSS a_72327_n20476# VSS s=8700,358 d=8700,358 l=40 w=300 x=72483 y=-20475 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD1 a_57779_n42608# divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=58033 y=-42607 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_6.D1 divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=-10934 y=105788 sky130_fd_pr__pfet_01v8
x S2 VSS ANALOG_MUX_MAG_4.TG_ANALOG_MUX_0.inverter_0.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=5803 y=1318 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.VOUT a_59280_n57463# divider_top_3.7b_counter_new_0.mod_dff_magic_4.D1 VSS s=14500,558 d=29000,1116 l=40 w=500 x=59338 y=-57462 sky130_fd_pr__nfet_01v8
x a_n13363_1489# PRE_SCALAR VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=-7954 y=767 sky130_fd_pr__nfet_01v8
x S2 ANALOG_MUX_MAG_4.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=4659 y=1733 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_2.TG_ANALOG_MUX_0.inverter_0.OUT ANALOG_MUX_MAG_2.OUT VSS VDD s=5800,258 d=5800,258 l=40 w=200 x=-3411 y=-1609 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD1 divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=44593 y=-24453 sky130_fd_pr__pfet_01v8
x divider_top_3.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_3.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=16899 y=-61879 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.inverter_2_0.VIN VSS divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a4 VSS s=2900,158 d=5800,316 l=40 w=100 x=38721 y=-55562 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.VOUT a_75335_n22678# VSS VSS s=29000,1116 d=29000,1116 l=40 w=500 x=75518 y=-22677 sky130_fd_pr__nfet_01v8
x divider_top_3.Q3 a_7270_n59792# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=8082 y=-59791 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a4 VDD s=5800,316 d=2900,158 l=40 w=100 x=-11018 y=88392 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-7503 y=28033 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a4 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=30175 y=-59004 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.IN divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-5280 y=-23705 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=59443 y=-59980 sky130_fd_pr__pfet_01v8
x D16 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=28371 y=-60134 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN VDD s=2900,158 d=5800,316 l=40 w=100 x=-4391 y=-59795 sky130_fd_pr__pfet_01v8
x divider_top_3.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_3.P0 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=17442 y=-60561 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.B a_n11596_37213# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-11569 y=38245 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.inverter_2_0.VIN VSS divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a4 VSS s=5800,316 d=2900,158 l=40 w=100 x=45979 y=-24352 sky130_fd_pr__nfet_01v8
x a_4704_n53743# a_4456_n54111# divider_top_3.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.B VSS s=11600,516 d=11600,516 l=40 w=200 x=4778 y=-54110 sky130_fd_pr__nfet_01v8
x divider_top_2.Q3 VDD a_n11585_39700# VDD s=11600,516 d=5800,258 l=40 w=200 x=-11558 y=40515 sky130_fd_pr__pfet_01v8
x a_89157_8745# a_88725_8745# a_89325_8579# VSS s=30240,1004 d=30240,1004 l=168 w=0 x=89157 y=8745 sky130_fd_pr__res_xhigh_po_0p35
x divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_0.B VDD divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT VDD s=8700,358 d=8700,358 l=40 w=300 x=2370 y=-41668 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a3 VDD s=5800,316 d=2900,158 l=40 w=100 x=72693 y=-38302 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_1.B VSS a_3023_n21705# VSS s=8700,358 d=17400,716 l=40 w=300 x=3375 y=-21704 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a3 a_63810_n26206# VSS VSS s=8700,358 d=17400,716 l=40 w=300 x=63868 y=-26205 sky130_fd_pr__nfet_01v8
x a_n6697_n26957# a_n6945_n26735# divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_0.B VSS s=11600,516 d=11600,516 l=40 w=200 x=-6622 y=-26734 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a4 VDD s=5800,316 d=2900,158 l=40 w=100 x=83751 y=-59130 sky130_fd_pr__pfet_01v8
x OUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=24225 y=-38782 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_0.A VDD divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT VDD s=17400,716 d=8700,358 l=40 w=300 x=2174 y=-37756 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_5.D1 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.IN1 VDD s=17400,716 d=8700,358 l=40 w=300 x=68222 y=-56400 sky130_fd_pr__pfet_01v8
x F_IN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=-8398 y=95546 sky130_fd_pr__pfet_01v8
x PFD_0.PFD_UP_0/PFD_INV_0.IN PFD_0.PFD_UP_0/PFD_INV_0.OUT VSS VSS s=4872,284 d=4872,284 l=30 w=84 x=671 y=777 sky130_fd_pr__nfet_01v8
x divider_top_0.Q4 a_359_n18803# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=1171 y=-18802 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.IN divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-1375 y=-58407 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.VOUT a_n8418_63770# a_n9240_64200# VDD s=29000,1116 d=14500,558 l=40 w=500 x=-8417 y=64097 sky130_fd_pr__pfet_01v8
x divider_top_0.OUT1 a_n9079_n16599# VDD VDD s=11600,458 d=23200,916 l=60 w=400 x=-7650 y=-16535 sky130_fd_pr__pfet_01v8
x D7 VSS divider_top_2.3AND_MAGIC_0.A VSS s=5800,258 d=11600,516 l=40 w=200 x=-12041 y=11037 sky130_fd_pr__nfet_01v8
x a_n9457_1489# a_n13363_1489# VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=-7010 y=767 sky130_fd_pr__nfet_01v8
x a_n26846_n39533# OUT_CORE VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=-26819 y=-38470 sky130_fd_pr__nfet_01v8
x divider_top_3.Q6 a_n3240_n53505# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-2427 y=-53504 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=38018 y=-37682 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.inverter_0.OUT divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-4980 y=20060 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.inverter_2_0.VIN VSS divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a4 VSS s=5800,316 d=2900,158 l=40 w=100 x=55185 y=-20865 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.inverter_2_0.VIN VSS divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a3 VSS s=5800,316 d=2900,158 l=40 w=100 x=27685 y=-22009 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-28639 y=-55081 sky130_fd_pr__nfet_01v8
x OUT divider_top_1.DFF_MAG_0.TG_MAGIC_1.IN divider_top_1.DFF_MAG_0.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=12297 y=-43338 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_5.OUT VCO_0.INV_1_mag_2.IN VDD VDD s=11600,516 d=5800,258 l=100 w=200 x=28917 y=1468 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.IN1 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=77446 y=-59198 sky130_fd_pr__pfet_01v8
x a_n26846_n40477# VSS a_n26846_n39533# VSS s=11600,458 d=11600,458 l=60 w=400 x=-26819 y=-40240 sky130_fd_pr__nfet_01v8
x divider_top_1.MUX_1_1.a4 VSS a_n11785_n37312# VSS s=17400,716 d=8700,358 l=40 w=300 x=-11824 y=-37311 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a4 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-10771 y=62087 sky130_fd_pr__nfet_01v8
x VSS VSS a_1253_n36000# VSS s=11600,516 d=11600,516 l=40 w=200 x=1213 y=-35999 sky130_fd_pr__nfet_01v8
x a_n13836_29190# VDD a_n13810_28356# VDD s=11600,516 d=5800,258 l=40 w=200 x=-13809 y=29190 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.CLK divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-13459 y=-40394 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=83154 y=-37566 sky130_fd_pr__pfet_01v8
x F_IN a_n9002_86734# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=-9001 y=86792 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD2 divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.inverter_2_0.VIN a_62167_n25920# VSS s=8700,358 d=17400,716 l=40 w=300 x=62519 y=-25919 sky130_fd_pr__nfet_01v8
x OUT VSS a_44921_n39158# VSS s=8700,358 d=8700,358 l=40 w=300 x=45077 y=-39157 sky130_fd_pr__nfet_01v8
x a_859_1990# VDD PFD_0.PFD_UP_1/PFD_INV_0.IN VDD s=3480,178 d=3480,178 l=30 w=120 x=1271 y=1699 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK VDD divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=21225 y=-57323 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.CLK divider_top_1.DivideBy2_magic_1.TG_MAGIC_1.OUT divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-10464 y=-36075 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD1 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=-7469 y=78012 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_1.inverter_2.IN divider_top_2.DivideBy2_magic_1.TG_MAGIC_1.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-5065 y=21018 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.VOUT a_32230_n57447# VDD VDD s=29000,1116 d=29000,1116 l=40 w=500 x=32511 y=-56650 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT VDD divider_top_2.P2 VDD s=5800,258 d=5800,258 l=40 w=200 x=-11577 y=26192 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.CLK divider_top_0.DivideBy2_magic_1.TG_MAGIC_1.OUT divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-11358 y=-19484 sky130_fd_pr__nfet_01v8
x divider_top_0.DivideBy2_magic_0.CLK divider_top_0.DivideBy2_magic_0.TG_MAGIC_1.IN divider_top_0.DivideBy2_magic_0.TG_MAGIC_1.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=-10846 y=-23853 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a4 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=59641 y=-40940 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.CLK divider_top_1.DivideBy2_magic_0.TG_MAGIC_1.OUT divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=-10856 y=-41002 sky130_fd_pr__nfet_01v8
x D2 divider_top_0.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.B a_2859_n18803# VDD s=5800,258 d=11600,516 l=40 w=200 x=3015 y=-18802 sky130_fd_pr__pfet_01v8
x divider_top_0.P0 divider_top_0.DFF_MAG_0.TG_MAGIC_3.IN VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=15943 y=-26797 sky130_fd_pr__nfet_01v8
x divider_top_0.CLK divider_top_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=12798 y=-27177 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a1 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=-11048 y=91647 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD1 divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=44567 y=-25482 sky130_fd_pr__pfet_01v8
x F_IN a_n8936_95488# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=-8935 y=95546 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD3 divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a1 VSS VSS s=5800,258 d=5800,258 l=40 w=200 x=39300 y=-24115 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_0.inverter_2.IN VSS divider_top_2.DivideBy2_magic_0.TG_MAGIC_1.IN VSS s=2900,158 d=5800,316 l=40 w=100 x=-10272 y=21312 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_4.D1 VSS a_n10481_87725# VSS s=8700,358 d=8700,358 l=40 w=300 x=-10480 y=87881 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_0.TG_MAGIC_0.inverter_0.OUT divider_top_2.DivideBy2_magic_0.TG_MAGIC_1.OUT divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-11295 y=21954 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.VOUT a_n8313_117542# VDD VDD s=14500,558 d=29000,1116 l=40 w=500 x=-8312 y=117600 sky130_fd_pr__pfet_01v8
x divider_top_3.MUX_1_0.VOUT VSS a_n16715_n56707# VSS s=8700,358 d=8700,358 l=40 w=300 x=-16558 y=-56706 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK VSS divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-7783 y=27935 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=82948 y=-59828 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.CLK divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-12756 y=-53298 sky130_fd_pr__pfet_01v8
x a_n11097_n16599# VDD a_n15003_n16599# VDD s=11600,458 d=11600,458 l=60 w=400 x=-10388 y=-16535 sky130_fd_pr__pfet_01v8
x a_51799_n4132# ANALOG_MUX_MAG_6.IN_1 VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=55613 y=-3323 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=42185 y=-59277 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a3 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=-11750 y=78685 sky130_fd_pr__pfet_01v8
x divider_top_3.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT divider_top_3.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_3.LD VDD s=2900,158 d=2900,158 l=40 w=100 x=14100 y=-60476 sky130_fd_pr__pfet_01v8
x S3 ANALOG_MUX_MAG_0.TG_ANALOG_MUX_0.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=5524 y=-1751 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD2 a_81382_n42456# divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=81636 y=-42455 sky130_fd_pr__nfet_01v8
x divider_top_0.CLK divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_0.inverter_0.OUT VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=-2775 y=-21314 sky130_fd_pr__nfet_01v8
x F_IN divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=-8052 y=53847 sky130_fd_pr__nfet_01v8
x a_51799_n4132# VSS ANALOG_MUX_MAG_6.IN_1 VSS s=11600,458 d=11600,458 l=60 w=400 x=54335 y=-4131 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a4 a_41263_n42277# VDD VDD s=17400,658 d=34800,1316 l=40 w=600 x=41321 y=-42276 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a1 divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=82043 y=-20974 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD3 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=36330 y=-41005 sky130_fd_pr__pfet_01v8
x VSS a_n5272_31172# divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_1.B VDD s=11600,516 d=5800,258 l=40 w=200 x=-5271 y=31230 sky130_fd_pr__pfet_01v8
x a_51799_n1085# OUT VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=56793 y=-276 sky130_fd_pr__pfet_01v8
x divider_top_0.MUX_1_0.SEL VDD divider_top_0.MUX_1_0.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=-18638 y=-26496 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD1 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=73001 y=-59038 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK VSS divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=24030 y=-38174 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_1.CLK VDD divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.CLK VDD s=5800,258 d=5800,258 l=40 w=200 x=-6383 y=23839 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_0.TG_MAGIC_0.inverter_0.OUT divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_3.DivideBy2_magic_0.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-10055 y=-59528 sky130_fd_pr__pfet_01v8
x divider_top_3.Q6 a_18861_n59550# divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.NOR_MAGIC_1.VOUT VDD s=11600,458 d=23200,916 l=40 w=400 x=19228 y=-59549 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD2 divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.inverter_2_0.VIN a_63568_n60622# VSS s=8700,358 d=17400,716 l=40 w=300 x=63920 y=-60621 sky130_fd_pr__nfet_01v8
x a_n26846_n39533# VSS OUT_CORE VSS s=11600,458 d=11600,458 l=60 w=400 x=-26819 y=-39296 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.VOUT a_n8429_72210# a_n9251_72640# VDD s=29000,1116 d=14500,558 l=40 w=500 x=-8428 y=72537 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_1.VOUT VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-11545 y=35687 sky130_fd_pr__pfet_01v8
x VSS divider_top_3.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=-19193 y=-54307 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT VSS divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_0.VOUT VSS s=2900,158 d=2900,158 l=40 w=100 x=965 y=-21195 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_0.CLK VDD divider_top_3.DivideBy2_magic_0.TG_MAGIC_2.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-11654 y=-59543 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_1.D1 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.IN1 VDD s=17400,716 d=8700,358 l=40 w=300 x=-8217 y=64879 sky130_fd_pr__pfet_01v8
x D18 VSS a_49284_n60753# VSS s=8700,358 d=8700,358 l=40 w=300 x=49440 y=-60752 sky130_fd_pr__nfet_01v8
x divider_top_1.OUT1 a_n26846_n40949# VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=-26819 y=-41066 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD1 divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=-8498 y=77888 sky130_fd_pr__pfet_01v8
x a_58359_n57463# a_58731_n57463# a_58829_n57463# VSS s=29000,1116 d=29000,1116 l=40 w=500 x=58789 y=-57462 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a4 VDD a_59324_n42282# VDD s=34800,1316 d=17400,658 l=40 w=600 x=59284 y=-42281 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD1 VSS divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a1 VSS s=11600,516 d=5800,258 l=40 w=200 x=45103 y=-37261 sky130_fd_pr__nfet_01v8
x D19 divider_top_3.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.C a_7270_n55756# VDD s=5800,258 d=11600,516 l=40 w=200 x=7426 y=-55755 sky130_fd_pr__pfet_01v8
x a_n12732_101189# VSS divider_top_2.Q5 VSS s=17400,716 d=17400,716 l=40 w=300 x=-12705 y=101189 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_2.D1 VSS divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.IN1 VSS s=17400,716 d=17400,716 l=40 w=300 x=40802 y=-39346 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a4 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-10782 y=70527 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.inverter_2_0.VIN VSS divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a4 VSS s=5800,316 d=2900,158 l=40 w=100 x=46685 y=-37490 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT VDD divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_1.VOUT VDD s=5800,316 d=2900,158 l=40 w=100 x=-7435 y=35589 sky130_fd_pr__pfet_01v8
x VSS VSS a_n1247_n36000# VSS s=11600,516 d=11600,516 l=40 w=200 x=-1286 y=-35999 sky130_fd_pr__nfet_01v8
x divider_top_1.MUX_1_1.IN2 divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-14296 y=-35187 sky130_fd_pr__pfet_01v8
x a_n1697_n19041# a_n2457_n18803# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-1524 y=-18802 sky130_fd_pr__pfet_01v8
x F_IN divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.IN divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=-10589 y=30340 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a3 a_64516_n39344# VSS VSS s=8700,358 d=17400,716 l=40 w=300 x=64574 y=-39343 sky130_fd_pr__nfet_01v8
x OUT divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-5585 y=-38563 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-10259 y=27225 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD2 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a1 VDD s=11600,516 d=5800,258 l=40 w=200 x=80776 y=-20845 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD2 a_65835_n25951# divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=66089 y=-25950 sky130_fd_pr__nfet_01v8
x OUTB divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=21935 y=-56005 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT divider_top_0.P3 VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=-6826 y=-21314 sky130_fd_pr__nfet_01v8
x S5 ANALOG_MUX_MAG_3.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=20306 y=-451 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_1.TG_MAGIC_1.inverter_0.OUT divider_top_3.DivideBy2_magic_1.TG_MAGIC_1.IN divider_top_3.DivideBy2_magic_1.TG_MAGIC_1.OUT VDD s=5800,316 d=2900,158 l=40 w=100 x=-9445 y=-53213 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-7549 y=62193 sky130_fd_pr__pfet_01v8
x divider_top_0.CLK VDD divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=26978 y=-21979 sky130_fd_pr__pfet_01v8
x a_66084_n22695# VDD divider_top_0.7b_counter_new_0.mod_dff_magic_5.D1 VDD s=29000,1116 d=29000,1116 l=40 w=500 x=66593 y=-21898 sky130_fd_pr__pfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=34260 y=16560 sky130_fd_pr__cap_mim_m3_1
x divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a1 divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.inverter_2_0.VIN a_40717_n40629# VSS s=8700,358 d=17400,716 l=40 w=300 x=41069 y=-40628 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=-7444 y=115867 sky130_fd_pr__pfet_01v8
x divider_top_1.Q2 divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.3_INPUT_NOR_MAG_0.VOUT VSS VSS s=5800,258 d=5800,258 l=40 w=200 x=18319 y=-38128 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.CLK divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-5065 y=19351 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_6.inverter_0.OUT VSS ANALOG_MUX_MAG_6.TG_ANALOG_MUX_1.inverter_0.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=63681 y=-3317 sky130_fd_pr__nfet_01v8
x VSS a_n3545_n61689# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-2117 y=-62042 sky130_fd_pr__pfet_01v8
x a_n13363_1489# PRE_SCALAR VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=-10058 y=1575 sky130_fd_pr__pfet_01v8
x a_8724_1049# VDD UP_OUT VDD s=11600,458 d=11600,458 l=60 w=400 x=12420 y=1857 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a1 divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=46967 y=-59284 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_0.inverter_0.OUT divider_top_1.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_0.VOUT divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-2884 y=-37540 sky130_fd_pr__pfet_01v8
x a_n5904_29190# VDD a_n5272_28356# VDD s=11600,516 d=5800,258 l=40 w=200 x=-5271 y=29190 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=25668 y=-56285 sky130_fd_pr__nfet_01v8
x divider_top_1.Q4 VDD a_1057_n43932# VDD s=5800,258 d=5800,258 l=40 w=200 x=1771 y=-43931 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-11650 y=96441 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD1 VSS divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a1 VSS s=11600,516 d=5800,258 l=40 w=200 x=-10592 y=77710 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD2 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=62421 y=-25382 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_1.CLK divider_top_1.DivideBy2_magic_1.TG_MAGIC_1.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-10563 y=-35467 sky130_fd_pr__nfet_01v8
x a_n12677_119706# VDD divider_top_2.Q7 VDD s=34800,1316 d=34800,1316 l=40 w=600 x=-12038 y=119789 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a1 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=-10934 y=105886 sky130_fd_pr__pfet_01v8
x S2 VDD ANALOG_MUX_MAG_4.TG_ANALOG_MUX_0.inverter_0.OUT VDD s=11600,516 d=5800,258 l=40 w=200 x=5411 y=938 sky130_fd_pr__pfet_01v8
x D9 a_n12489_77528# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=-12488 y=77586 sky130_fd_pr__nfet_01v8
x divider_top_2.3AND_MAGIC_0.A VDD a_n13922_10406# VDD s=11600,516 d=5800,258 l=40 w=200 x=-13895 y=11144 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD3 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=36304 y=-42034 sky130_fd_pr__pfet_01v8
x S1 VDD ANALOG_MUX_MAG_1.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-3341 y=1837 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_1.CLK divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.CLK VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-9375 y=-19914 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-11018 y=88490 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK VDD divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-7503 y=28131 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_1.CLK divider_top_0.DivideBy2_magic_1.TG_MAGIC_1.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-11457 y=-18876 sky130_fd_pr__nfet_01v8
x a_29253_n42847# VDD divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.VOUT VDD s=34800,1316 d=34800,1316 l=40 w=600 x=29734 y=-42234 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_1.D1 VSS divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.IN1 VSS s=17400,716 d=17400,716 l=40 w=300 x=33065 y=-57446 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_4.TG_ANALOG_MUX_0.inverter_0.OUT UP_INPUT ANALOG_MUX_MAG_4.OUT VDD s=11600,516 d=5800,258 l=40 w=200 x=6057 y=938 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.OUT VSS divider_top_3.MUX_1_1.IN2 VSS s=2900,158 d=2900,158 l=40 w=100 x=-13397 y=-54236 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD3 divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=31630 y=-42054 sky130_fd_pr__pfet_01v8
x a_n11299_55734# VDD divider_top_2.7b_counter_new_0.LD3 VDD s=40600,1516 d=20300,758 l=40 w=700 x=-11272 y=55734 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.C VDD a_n11596_37213# VDD s=5800,258 d=5800,258 l=40 w=200 x=-11569 y=38343 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=100 w=400 x=31324 y=-215 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.VOUT VSS a_85630_n57342# VSS s=17400,716 d=17400,716 l=40 w=300 x=85590 y=-57341 sky130_fd_pr__nfet_01v8
x divider_top_2.Q3 a_n11585_39700# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-11558 y=40613 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a4 VSS a_86693_n42773# VSS s=17400,716 d=8700,358 l=40 w=300 x=86653 y=-42772 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD2 VSS divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a1 VSS s=5800,258 d=11600,516 l=40 w=200 x=67614 y=-58756 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a3 a_n9248_97529# VSS VSS s=8700,358 d=17400,716 l=40 w=300 x=-9221 y=97189 sky130_fd_pr__nfet_01v8
x D10 a_n7523_39182# divider_top_2.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.C VDD s=11600,516 d=5800,258 l=40 w=200 x=-7522 y=39240 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a1 divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=56173 y=-55797 sky130_fd_pr__pfet_01v8
x F_IN divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=-8398 y=95644 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a3 a_n9348_79577# a_n8710_79081# VDD s=17400,658 d=34800,1316 l=40 w=600 x=-8709 y=79448 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=24225 y=-39197 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.A a_n11596_37213# a_n10962_37764# VSS s=17400,716 d=8700,358 l=40 w=300 x=-10961 y=37724 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.NAND_MAGIC_0.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=20435 y=-22606 sky130_fd_pr__pfet_01v8
x divider_top_2.DFF_MAG_0.TG_MAGIC_3.OUT VSS divider_top_2.P0 VSS s=5800,316 d=2900,158 l=40 w=100 x=-12608 y=49256 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN a_n10497_54544# divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.NAND_MAGIC_0.OUT VSS s=11600,516 d=11600,516 l=40 w=200 x=-10496 y=54714 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT VDD divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN VDD s=11600,516 d=5800,258 l=40 w=200 x=24769 y=-39212 sky130_fd_pr__pfet_01v8
x OUTB divider_top_3.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=-17557 y=-55269 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.VOUT a_n9240_64200# a_n8418_63770# VDD s=14500,558 d=29000,1116 l=40 w=500 x=-8417 y=64195 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=14564 y=1049 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_1.inverter_2.IN divider_top_3.DivideBy2_magic_1.TG_MAGIC_1.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-10697 y=-53298 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.3_in_and_out_p3 a_496_n38351# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=766 y=-38349 sky130_fd_pr__nfet_01v8
x a_n15003_n16599# DIV_OUT VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=-10538 y=-15727 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-4420 y=-22352 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD2 divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a1 VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-10798 y=118239 sky130_fd_pr__pfet_01v8
x VCO_0.INV_1_mag_3.IN VCO_0.INV_1_mag_3.OUT VSS VSS s=11600,458 d=11600,458 l=100 w=400 x=30850 y=-215 sky130_fd_pr__nfet_01v8
x OUTB divider_top_3.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_3.DFF_MAG_0.TG_MAGIC_1.IN VSS s=2900,158 d=5800,316 l=40 w=100 x=13490 y=-61449 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a4 VDD a_n12094_100693# VDD s=34800,1316 d=17400,658 l=40 w=600 x=-12093 y=100653 sky130_fd_pr__pfet_01v8
x a_86885_9243# a_86453_9077# a_87053_9243# VSS s=30240,1004 d=30240,1004 l=168 w=0 x=86885 y=9243 sky130_fd_pr__res_xhigh_po_0p35
x D14 a_3557_n43932# divider_top_1.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.B VDD s=11600,516 d=5800,258 l=40 w=200 x=3615 y=-43931 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD2 divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=81734 y=-41918 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_0.VOUT VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=-11316 y=34180 sky130_fd_pr__nfet_01v8
x a_3900_n21113# divider_top_0.divider_magic_0/P3_Gen_magic_0.3_in_and_out_p3 VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=3998 y=-21042 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-1986 y=-56674 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a4 VSS a_55754_n42863# VSS s=17400,716 d=8700,358 l=40 w=300 x=55714 y=-42862 sky130_fd_pr__nfet_01v8
x divider_top_3.Q1 VDD a_7704_n61659# VDD s=11600,516 d=5800,258 l=40 w=200 x=8593 y=-62042 sky130_fd_pr__pfet_01v8
x a_n26846_n39533# VDD OUT_CORE VDD s=11600,458 d=11600,458 l=60 w=400 x=-26011 y=-37664 sky130_fd_pr__pfet_01v8
x VCO_0.Divide_By_2_magic_0.CLK VDD VCO_0.Divide_By_2_magic_0.TG_MAGIC_1.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=41314 y=1417 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-8710 y=54978 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a3 a_37003_n22814# a_36905_n22202# VDD s=17400,658 d=34800,1316 l=40 w=600 x=37272 y=-22201 sky130_fd_pr__pfet_01v8
x divider_top_0.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD divider_top_0.MUX_1_0.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=-18055 y=-25568 sky130_fd_pr__pfet_01v8
x a_6252_n43578# a_6241_n43932# divider_top_1.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.A VDD s=11600,516 d=5800,258 l=40 w=200 x=6299 y=-43931 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_5.inverter_0.OUT VSS ANALOG_MUX_MAG_5.TG_ANALOG_MUX_1.inverter_0.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=21082 y=2898 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-6283 y=-23790 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_1.P2 VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=-6520 y=-41699 sky130_fd_pr__pfet_01v8
x VSS a_n13836_30914# VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=-13203 y=32294 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.VOUT a_48230_n22795# VSS VSS s=29000,1116 d=29000,1116 l=40 w=500 x=48413 y=-22794 sky130_fd_pr__nfet_01v8
x divider_top_0.CLK divider_top_0.DFF_MAG_0.TG_MAGIC_3.CLK VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=10716 y=-25859 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.3_in_and_out_p3 VDD a_339_n55824# VDD s=5800,258 d=5800,258 l=40 w=200 x=1469 y=-55753 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.inverter_2_0.VIN VSS divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a4 VSS s=2900,158 d=5800,316 l=40 w=100 x=-10771 y=62185 sky130_fd_pr__nfet_01v8
x D14 VDD a_3252_n35602# VDD s=11600,516 d=5800,258 l=40 w=200 x=4581 y=-35393 sky130_fd_pr__pfet_01v8
x F_IN VSS a_n9002_86734# VSS s=8700,358 d=8700,358 l=40 w=300 x=-9001 y=86890 sky130_fd_pr__nfet_01v8
x divider_top_0.DivideBy2_magic_0.Q VDD divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=-14896 y=-23523 sky130_fd_pr__pfet_01v8
x divider_top_0.CLK divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.IN divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-5280 y=-21922 sky130_fd_pr__nfet_01v8
x a_8252_1049# VSS a_8724_1049# VSS s=11600,458 d=11600,458 l=60 w=400 x=9136 y=1049 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_2.inverter_0.OUT VSS ANALOG_MUX_MAG_2.TG_ANALOG_MUX_1.inverter_0.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=-4155 y=-814 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_1.B divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=3375 y=-25075 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a4 VSS a_36995_n26267# VSS s=17400,716 d=8700,358 l=40 w=300 x=36955 y=-26266 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_1.inverter_2.IN VDD divider_top_2.DivideBy2_magic_1.TG_MAGIC_1.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=-5065 y=21116 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_0.CLK VSS divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.CLK VSS s=2900,158 d=2900,158 l=40 w=100 x=-9473 y=-24461 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.inverter_0.OUT divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-11655 y=-58140 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD1 divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a1 VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-7469 y=78110 sky130_fd_pr__pfet_01v8
x OUTB divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-4881 y=-59380 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.3_in_and_out a_1199_n59186# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=1469 y=-59186 sky130_fd_pr__nfet_01v8
x a_25462_n59506# VDD divider_top_3.7b_counter_new_0.LD1 VDD s=40600,1516 d=20300,758 l=40 w=700 x=25822 y=-59505 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.inverter_2_0.VIN VSS divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a4 VSS s=2900,158 d=5800,316 l=40 w=100 x=84053 y=-55446 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_2.P2 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-11577 y=26290 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.B a_4760_n21751# a_4451_n21751# VSS s=8700,358 d=17400,716 l=40 w=300 x=4818 y=-21750 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_5.B divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_0.B a_n5740_n53505# VDD s=5800,258 d=11600,516 l=40 w=200 x=-5583 y=-53504 sky130_fd_pr__pfet_01v8
x divider_top_1.AND_1_1.VOUT a_n19912_n38619# a_n20222_n38618# VSS s=17400,716 d=8700,358 l=40 w=300 x=-19853 y=-38618 sky130_fd_pr__nfet_01v8
x divider_top_3.P3 divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-5719 y=-57054 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-8441 y=29088 sky130_fd_pr__nfet_01v8
x a_74372_n57438# VDD divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.VOUT VDD s=34800,1316 d=34800,1316 l=40 w=600 x=74853 y=-56825 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.3_in_and_out_p3 a_n364_n37713# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=864 y=-37642 sky130_fd_pr__pfet_01v8
x VSS divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_1.B a_n740_n53505# VDD s=5800,258 d=11600,516 l=40 w=200 x=-583 y=-53504 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a1 divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=-11048 y=91745 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.NAND_MAGIC_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=22228 y=-56893 sky130_fd_pr__nfet_01v8
x F_IN VSS a_n8936_95488# VSS s=8700,358 d=8700,358 l=40 w=300 x=-8935 y=95644 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a3 a_29956_n60958# VSS VSS s=8700,358 d=17400,716 l=40 w=300 x=30014 y=-60957 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a3 a_68176_n42828# a_68078_n42216# VDD s=17400,658 d=34800,1316 l=40 w=600 x=68445 y=-42215 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_2.inverter_0.OUT ANALOG_MUX_MAG_2.OUT divider_top_0.OUT1 VSS s=5800,258 d=5800,258 l=40 w=200 x=-3019 y=-880 sky130_fd_pr__nfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=34260 y=27784 sky130_fd_pr__cap_mim_m3_1
x divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=77448 y=-59897 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a3 a_83728_n60853# a_83630_n60241# VDD s=17400,658 d=34800,1316 l=40 w=600 x=83997 y=-60240 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.IN divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-1375 y=-56624 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_1.VOUT VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=-7666 y=35785 sky130_fd_pr__nfet_01v8
x a_51799_n1085# VDD OUT VDD s=11600,458 d=11600,458 l=60 w=400 x=57619 y=-276 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.inverter_0.OUT divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.IN divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-13350 y=-18511 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD2 divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=84730 y=-24329 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-3722 y=-38943 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.CLK divider_top_0.DivideBy2_magic_0.TG_MAGIC_0.inverter_0.OUT VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=-10257 y=-24461 sky130_fd_pr__nfet_01v8
x divider_top_3.Q2 a_4704_n53743# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=5691 y=-53504 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a1 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=64821 y=-59184 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a3 a_50126_n42316# a_50224_n42928# VDD s=34800,1316 d=17400,658 l=40 w=600 x=50395 y=-42315 sky130_fd_pr__pfet_01v8
x F_IN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=-7548 y=61290 sky130_fd_pr__pfet_01v8
x a_8724_1049# VSS UP_OUT VSS s=11600,458 d=11600,458 l=60 w=400 x=10080 y=1049 sky130_fd_pr__nfet_01v8
x VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.inverter_0.OUT VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.OUT VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=43011 y=1432 sky130_fd_pr__pfet_01v8
x a_51799_n4132# ANALOG_MUX_MAG_6.IN_1 VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=54669 y=-3323 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_0.VOUT a_890_n59186# a_339_n59820# VSS s=8700,358 d=17400,716 l=40 w=300 x=948 y=-59185 sky130_fd_pr__nfet_01v8
x OUTB VSS divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=23925 y=-56943 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=63728 y=-41772 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD1 divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a1 VSS VSS s=5800,258 d=5800,258 l=40 w=200 x=-7105 y=87014 sky130_fd_pr__nfet_01v8
x a_51327_n1085# VSS a_51799_n1085# VSS s=11600,458 d=11600,458 l=60 w=400 x=52447 y=-1084 sky130_fd_pr__nfet_01v8
x F_IN VSS divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-8052 y=53945 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.inverter_0.OUT divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.IN divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT VDD s=5800,316 d=2900,158 l=40 w=100 x=-8806 y=30340 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.IN1 a_n10546_82195# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=-10545 y=82253 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_1.CLK divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.CLK VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-6383 y=23937 sky130_fd_pr__pfet_01v8
x divider_top_1.Q2 divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=46076 y=-37720 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=14759 y=-1706 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD3 VSS divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a1 VSS s=11600,516 d=5800,258 l=40 w=200 x=30762 y=-24104 sky130_fd_pr__nfet_01v8
x a_n11097_n16599# VDD a_n15003_n16599# VDD s=11600,458 d=11600,458 l=60 w=400 x=-10860 y=-16535 sky130_fd_pr__pfet_01v8
x divider_top_3.Q4 divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.NOR_MAGIC_0.VOUT VSS VSS s=5800,258 d=11600,516 l=40 w=200 x=19963 y=-58857 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_0.VOUT VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=1859 y=-41669 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_0.CLK divider_top_1.DivideBy2_magic_0.TG_MAGIC_1.IN divider_top_1.DivideBy2_magic_0.TG_MAGIC_1.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=-10148 y=-40444 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.VOUT a_n9251_72640# a_n8429_72210# VDD s=14500,558 d=29000,1116 l=40 w=500 x=-8428 y=72635 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT VDD divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_1.VOUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-11545 y=35785 sky130_fd_pr__pfet_01v8
x divider_top_2.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_2.MUX_1_1.a3 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-7782 y=20050 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a3 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=45078 y=-25512 sky130_fd_pr__nfet_01v8
x divider_top_2.AND_1_1.inverter_2_0.VIN VSS divider_top_2.AND_1_1.VOUT VSS s=5800,316 d=2900,158 l=40 w=100 x=-6104 y=13327 sky130_fd_pr__nfet_01v8
x D16 divider_top_3.MUX_1_1.a1 VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-12150 y=-57174 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=54974 y=-41838 sky130_fd_pr__pfet_01v8
x divider_top_2.Q2 a_n13204_35954# divider_top_2.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.B VSS s=11600,516 d=11600,516 l=40 w=200 x=-13203 y=36984 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a4 a_45768_n22241# VDD VDD s=17400,658 d=34800,1316 l=40 w=600 x=45826 y=-22240 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-6087 y=-24070 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_1.D1 divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.IN1 VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=-8217 y=64977 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-11140 y=767 sky130_fd_pr__nfet_01v8
x a_n28666_n57678# VSS OUT_USB VSS s=11600,458 d=11600,458 l=60 w=400 x=-28639 y=-56733 sky130_fd_pr__nfet_01v8
x divider_top_0.CLK divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.IN divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-2580 y=-24120 sky130_fd_pr__nfet_01v8
x divider_top_0.P0 divider_top_0.DFF_MAG_0.TG_MAGIC_3.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=16139 y=-26797 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-12426 y=-15727 sky130_fd_pr__nfet_01v8
x divider_top_0.CLK divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=23429 y=-22191 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.C a_5301_n55815# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=6529 y=-55744 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_1.CLK VSS divider_top_1.DivideBy2_magic_1.TG_MAGIC_2.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-12357 y=-36125 sky130_fd_pr__nfet_01v8
x D3 a_57081_n26017# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=57139 y=-26016 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-11595 y=114958 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.inverter_2_0.VIN VSS divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a4 VSS s=2900,158 d=5800,316 l=40 w=100 x=-10782 y=70625 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD1 divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a1 VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=76260 y=-40958 sky130_fd_pr__pfet_01v8
x S3 ANALOG_MUX_MAG_0.TG_ANALOG_MUX_0.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=5720 y=-1751 sky130_fd_pr__pfet_01v8
x D13 a_6252_n43578# VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=7679 y=-43325 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_4.D1 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=55168 y=-41139 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK VSS divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-5487 y=-40661 sky130_fd_pr__nfet_01v8
x divider_top_2.Q7 VDD a_n11317_50773# VDD s=23200,916 d=11600,458 l=40 w=400 x=-11316 y=50733 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_1.VOUT VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-7435 y=35687 sky130_fd_pr__pfet_01v8
x a_n12715_110342# VSS divider_top_2.Q6 VSS s=17400,716 d=17400,716 l=40 w=300 x=-12688 y=110342 sky130_fd_pr__nfet_01v8
x S1 ANALOG_MUX_MAG_1.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-3439 y=1837 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a4 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=64323 y=-24483 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_1.A divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT a_3023_n24539# VSS s=8700,358 d=8700,358 l=40 w=300 x=3179 y=-24538 sky130_fd_pr__nfet_01v8
x OUT divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-1980 y=-40711 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK VDD divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VDD s=5800,258 d=11600,516 l=40 w=200 x=-10259 y=27323 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.IN divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=20817 y=-37809 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.CLK divider_top_3.DivideBy2_magic_0.TG_MAGIC_1.OUT divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-9761 y=-59113 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.inverter_2_0.VIN VSS divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a4 VSS s=2900,158 d=5800,316 l=40 w=100 x=77646 y=-40857 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a4 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=38206 y=-41135 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT VDD divider_top_1.P3 VDD s=5800,258 d=5800,258 l=40 w=200 x=-6226 y=-37625 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.IN1 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=68293 y=-59215 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_0.A VDD divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT VDD s=17400,716 d=8700,358 l=40 w=300 x=1476 y=-25077 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=-7549 y=62291 sky130_fd_pr__pfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=71500 y=67068 sky130_fd_pr__cap_mim_m3_1
x S1 ANALOG_MUX_MAG_1.OUT F_IN VSS s=5800,258 d=5800,258 l=40 w=200 x=-1551 y=1108 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD2 divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=67614 y=-59086 sky130_fd_pr__pfet_01v8
x a_n3499_n35632# VDD a_n4259_n35394# VDD s=11600,516 d=5800,258 l=40 w=200 x=-3424 y=-35393 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-7444 y=115965 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a4 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=64029 y=-24252 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD2 divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=84704 y=-25358 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=83342 y=-41019 sky130_fd_pr__pfet_01v8
x divider_top_3.MUX_1_0.SEL divider_top_3.MUX_1_0.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-17531 y=-61198 sky130_fd_pr__pfet_01v8
x OUTB VSS divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=22033 y=-56285 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a4 VSS a_n12751_62266# VSS s=17400,716 d=8700,358 l=40 w=300 x=-12724 y=61828 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_3.inverter_0.OUT VSS ANALOG_MUX_MAG_3.TG_ANALOG_MUX_1.inverter_0.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=20862 y=-451 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a4 a_76533_n25608# VDD VDD s=17400,658 d=34800,1316 l=40 w=600 x=76591 y=-25607 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_5.D1 a_64567_n58648# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=64625 y=-58647 sky130_fd_pr__nfet_01v8
x a_91429_9575# a_90997_9409# a_91597_9575# VSS s=30240,1004 d=30240,1004 l=168 w=0 x=91429 y=9575 sky130_fd_pr__res_xhigh_po_0p35
x divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a1 divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=-10934 y=105984 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_1.TG_MAGIC_0.inverter_0.OUT divider_top_0.DivideBy2_magic_1.TG_MAGIC_1.OUT divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.OUT VDD s=2900,158 d=5800,316 l=40 w=100 x=-10966 y=-19899 sky130_fd_pr__pfet_01v8
x D9 VSS a_n12489_77528# VSS s=8700,358 d=8700,358 l=40 w=300 x=-12488 y=77684 sky130_fd_pr__nfet_01v8
x divider_top_2.3AND_MAGIC_0.A a_n13922_10406# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-13895 y=11242 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_2.TG_ANALOG_MUX_1.inverter_0.OUT ANALOG_MUX_MAG_2.OUT divider_top_0.OUT1 VDD s=5800,258 d=11600,516 l=40 w=200 x=-2823 y=-534 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD1 VSS divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a1 VSS s=5800,258 d=11600,516 l=40 w=200 x=71698 y=-24006 sky130_fd_pr__nfet_01v8
x divider_top_1.Q7 VDD a_n5999_n43548# VDD s=11600,516 d=5800,258 l=40 w=200 x=-5109 y=-43931 sky130_fd_pr__pfet_01v8
x divider_top_2.Q6 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=-7443 y=115062 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a4 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=55275 y=-24318 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.IN VSS s=5800,316 d=2900,158 l=40 w=100 x=23730 y=-56335 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a1 a_n7062_78535# divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=-7061 y=78789 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK VSS divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=-4980 y=-58772 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=40581 y=-41864 sky130_fd_pr__pfet_01v8
x D4 VSS a_555_n26735# VSS s=11600,516 d=11600,516 l=40 w=200 x=515 y=-26734 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_1.CLK divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.CLK VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=-7974 y=-54236 sky130_fd_pr__nfet_01v8
x divider_top_1.Q5 VDD a_n999_n43548# VDD s=11600,516 d=5800,258 l=40 w=200 x=-109 y=-43931 sky130_fd_pr__pfet_01v8
x VCO_0.Divide_By_2_magic_0.TG_MAGIC_1.inverter_0.OUT VCO_0.Divide_By_2_magic_0.TG_MAGIC_1.OUT VCO_0.Divide_By_2_magic_0.TG_MAGIC_1.IN VDD s=5800,316 d=2900,158 l=40 w=100 x=40115 y=1432 sky130_fd_pr__pfet_01v8
x divider_top_1.P3 a_n8131_n35872# VSS VSS s=8700,358 d=17400,716 l=40 w=300 x=-7609 y=-36209 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a3 a_28563_n22803# a_28465_n22191# VDD s=17400,658 d=34800,1316 l=40 w=600 x=28832 y=-22190 sky130_fd_pr__pfet_01v8
x divider_top_3.Q7 a_n5958_n54111# divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_0.B VSS s=11600,516 d=11600,516 l=40 w=200 x=-4927 y=-54110 sky130_fd_pr__nfet_01v8
x a_n11299_55734# divider_top_2.7b_counter_new_0.LD3 VDD VDD s=20300,758 d=40600,1516 l=40 w=700 x=-11272 y=55832 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.C a_n11596_37213# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-11569 y=38441 sky130_fd_pr__pfet_01v8
x a_n13836_25914# VSS a_n13204_25954# VSS s=11600,516 d=11600,516 l=40 w=200 x=-13203 y=25914 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-2579 y=-25108 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=86814 y=-41050 sky130_fd_pr__pfet_01v8
x a_7683_n899# VDD a_8211_n1707# VDD s=23200,916 d=11600,458 l=60 w=400 x=8225 y=-898 sky130_fd_pr__pfet_01v8
x D6 VSS a_n22693_n22052# VSS s=8700,358 d=8700,358 l=40 w=300 x=-22536 y=-22051 sky130_fd_pr__nfet_01v8
x divider_top_3.MUX_1_0.AND_1_1.inverter_2_0.VIN VSS divider_top_3.MUX_1_0.a4 VSS s=5800,316 d=2900,158 l=40 w=100 x=-15949 y=-61199 sky130_fd_pr__nfet_01v8
x divider_top_2.Q2 a_n13836_36690# VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=-13203 y=37603 sky130_fd_pr__nfet_01v8
x divider_top_0.P0 VSS a_n19115_n25031# VSS s=8700,358 d=8700,358 l=40 w=300 x=-18958 y=-25030 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD1 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=57361 y=-24450 sky130_fd_pr__pfet_01v8
x a_n28666_n57678# OUT_USB VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=-28639 y=-57559 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD3 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=-10903 y=64369 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_0.CLK divider_top_0.DivideBy2_magic_0.TG_MAGIC_1.OUT divider_top_0.DivideBy2_magic_0.TG_MAGIC_1.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-10356 y=-23853 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD2 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=-8398 y=95742 sky130_fd_pr__pfet_01v8
x divider_top_3.AND_1_0.inverter_2_0.VIN divider_top_3.AND_1_0.VOUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-20428 y=-56246 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a4 a_77231_n42199# VDD VDD s=17400,658 d=34800,1316 l=40 w=600 x=77289 y=-42198 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.CLK divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_1.DivideBy2_magic_0.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-10366 y=-41002 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.A a_n10962_37764# a_n11596_37213# VSS s=8700,358 d=17400,716 l=40 w=300 x=-10961 y=37822 sky130_fd_pr__nfet_01v8
x OUTB divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-3682 y=-59810 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.VOUT a_84927_n38435# VDD VDD s=14500,558 d=29000,1116 l=40 w=500 x=84985 y=-38434 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a1 divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=-10927 y=119016 sky130_fd_pr__pfet_01v8
x divider_top_2.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_2.P0 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-12608 y=49354 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.inverter_2_0.VIN VSS divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a4 VSS s=5800,316 d=2900,158 l=40 w=100 x=74493 y=-55484 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_4.OUT a_16418_9352# VSS VSS s=5800,258 d=11600,516 l=200 w=200 x=16818 y=9926 sky130_fd_pr__nfet_01v8_lvt
x divider_top_1.DivideBy2_magic_0.TG_MAGIC_1.OUT divider_top_1.DivideBy2_magic_0.inverter_2.IN VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=-11694 y=-41432 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_0.CLK VSS divider_top_2.DivideBy2_magic_0.TG_MAGIC_2.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-10930 y=20061 sky130_fd_pr__nfet_01v8
x divider_top_0.Q4 divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.NOR_MAGIC_0.VOUT a_18406_n24848# VDD s=23200,916 d=11600,458 l=40 w=400 x=18675 y=-24847 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_5.B VSS a_n6247_n36000# VSS s=11600,516 d=11600,516 l=40 w=200 x=-6286 y=-35999 sky130_fd_pr__nfet_01v8
x a_n6697_n19041# a_n7457_n18803# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-6524 y=-18802 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a3 VDD s=5800,316 d=2900,158 l=40 w=100 x=32648 y=-59964 sky130_fd_pr__pfet_01v8
x a_8252_1049# a_8724_1049# VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=9490 y=1049 sky130_fd_pr__nfet_01v8
x a_6303_n26957# a_6055_n26735# divider_top_0.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.A VSS s=11600,516 d=11600,516 l=40 w=200 x=6377 y=-26734 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a4 a_n12094_100693# VDD VDD s=17400,658 d=34800,1316 l=40 w=600 x=-12093 y=100751 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_3.inverter_0.OUT ANALOG_MUX_MAG_3.TG_ANALOG_MUX_1.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=21156 y=-171 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-14314 y=-15727 sky130_fd_pr__nfet_01v8
x S6 VSS ANALOG_MUX_MAG_2.OUT VSS s=5800,258 d=5800,258 l=40 w=200 x=-3117 y=-1263 sky130_fd_pr__nfet_01v8
x D12 a_31278_n42592# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=31336 y=-42591 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD2 divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=85428 y=-40920 sky130_fd_pr__pfet_01v8
x divider_top_1.MUX_1_0.a3 a_n16774_n41336# VSS VSS s=8700,358 d=17400,716 l=40 w=300 x=-16715 y=-41335 sky130_fd_pr__nfet_01v8
x a_51799_n4132# VDD ANALOG_MUX_MAG_6.IN_1 VDD s=11600,458 d=11600,458 l=60 w=400 x=55731 y=-3323 sky130_fd_pr__pfet_01v8
x VCO_0.Divide_By_2_magic_0.CLK VDD VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.CLK VDD s=5800,258 d=11600,516 l=40 w=200 x=39624 y=2735 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_0.CLK divider_top_0.DivideBy2_magic_0.TG_MAGIC_1.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-11261 y=-23523 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_1.A a_4424_n59241# divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT VSS s=17400,716 d=8700,358 l=40 w=300 x=4482 y=-59240 sky130_fd_pr__nfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=60860 y=44620 sky130_fd_pr__cap_mim_m3_1
x VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.inverter_0.OUT VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.IN VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=43109 y=1432 sky130_fd_pr__pfet_01v8
x a_51799_n4132# ANALOG_MUX_MAG_6.IN_1 VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=54453 y=-4131 sky130_fd_pr__nfet_01v8
x a_n11097_n16599# a_n15003_n16599# VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=-8886 y=-15727 sky130_fd_pr__nfet_01v8
x divider_top_0.Q3 VDD a_5869_n25090# VDD s=5800,258 d=5800,258 l=40 w=200 x=6583 y=-25089 sky130_fd_pr__pfet_01v8
x a_47267_n57555# VSS divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.VOUT VSS s=17400,716 d=17400,716 l=40 w=300 x=47665 y=-57554 sky130_fd_pr__nfet_01v8
x a_n13922_10406# VDD divider_top_2.MUX_1_0.SEL VDD s=11600,516 d=5800,258 l=40 w=200 x=-13895 y=10406 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=57944 y=-25278 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT divider_top_3.P3 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-5621 y=-56016 sky130_fd_pr__nfet_01v8
x VSS VSS a_n21995_n38643# VSS s=8700,358 d=8700,358 l=40 w=300 x=-21838 y=-38642 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_1.inverter_2.IN divider_top_2.DivideBy2_magic_1.TG_MAGIC_1.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-5065 y=21214 sky130_fd_pr__pfet_01v8
x a_51799_n1085# OUT VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=57973 y=-276 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.inverter_0.OUT divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.IN divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-5280 y=-22337 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.VOUT a_57330_n22761# VDD VDD s=29000,1116 d=29000,1116 l=40 w=500 x=57611 y=-21964 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_3.IN_1 VSS s=4933760,8904 l=2000 w=2000 x=7317 y=26527 sky130_fd_pr__cap_mim_m3_1
x divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a4 VSS a_n9348_79577# VSS s=17400,716 d=8700,358 l=40 w=300 x=-9321 y=79139 sky130_fd_pr__nfet_01v8
x VSS a_n13810_28672# divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_0.A VDD s=11600,516 d=5800,258 l=40 w=200 x=-13809 y=28730 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_5.OUT VCO_0.INV_1_mag_5.IN VDD VDD s=11600,516 d=5800,258 l=100 w=200 x=33772 y=1461 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK VSS divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=23528 y=-21583 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.CLK divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.IN divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-12456 y=-35517 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT VSS divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN VSS s=5800,316 d=2900,158 l=40 w=100 x=24071 y=-22241 sky130_fd_pr__nfet_01v8
x a_73661_n42780# VSS divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.VOUT VSS s=17400,716 d=17400,716 l=40 w=300 x=74059 y=-42779 sky130_fd_pr__nfet_01v8
x D0 VDD a_n22652_n19384# VDD s=5800,258 d=5800,258 l=40 w=200 x=-22299 y=-19383 sky130_fd_pr__pfet_01v8
x divider_top_0.CLK divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-6087 y=-21972 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=-8297 y=78399 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN VSS divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.IN VSS s=2900,158 d=5800,316 l=40 w=100 x=-8441 y=29186 sky130_fd_pr__nfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=39580 y=22172 sky130_fd_pr__cap_mim_m3_1
x divider_top_0.MUX_1_1.a1 divider_top_0.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=-12774 y=-22443 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD2 a_n8936_95488# divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=-8935 y=95742 sky130_fd_pr__nfet_01v8
x divider_top_2.MUX_1_1.IN2 VDD divider_top_2.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=-8012 y=19245 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.NOR_MAGIC_1.VOUT a_19224_n24275# a_19534_n24274# VSS s=8700,358 d=17400,716 l=40 w=300 x=19690 y=-24273 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD1 a_71320_n25903# divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=71574 y=-25902 sky130_fd_pr__nfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=44900 y=16560 sky130_fd_pr__cap_mim_m3_1
x divider_top_3.AND_1_0.inverter_2_0.VIN VDD divider_top_3.AND_1_0.VOUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-20428 y=-56015 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_1.VOUT VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=2570 y=-20966 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_0.CLK divider_top_3.DivideBy2_magic_0.TG_MAGIC_1.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-9860 y=-58505 sky130_fd_pr__nfet_01v8
x D13 a_n21954_n35975# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-21699 y=-35974 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT VSS divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_1.VOUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-7666 y=35883 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.inverter_0.OUT divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.IN divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-1375 y=-57039 sky130_fd_pr__pfet_01v8
x F_IN divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_0.inverter_0.OUT VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-7503 y=30929 sky130_fd_pr__pfet_01v8
x a_n12483_n20721# VSS divider_top_0.MUX_1_0.IN1 VSS s=17400,716 d=17400,716 l=40 w=300 x=-12084 y=-20720 sky130_fd_pr__nfet_01v8
x divider_top_0.Q7 VSS divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.NOR_MAGIC_1.VOUT VSS s=11600,516 d=5800,258 l=40 w=200 x=17518 y=-24155 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a1 a_75987_n23960# divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=76241 y=-23959 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.IN divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=24220 y=-55920 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.VOUT a_n9164_99946# divider_top_2.7b_counter_new_0.mod_dff_magic_5.D1 VSS s=14500,558 d=29000,1116 l=40 w=500 x=-9163 y=100004 sky130_fd_pr__nfet_01v8
x divider_top_0.CLK divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=-1893 y=-25108 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_1.A divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=4580 y=-55869 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=28571 y=-41822 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_0.Q VDD divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=-14198 y=-40114 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a3 a_n8610_97033# a_n9248_97529# VDD s=34800,1316 d=17400,658 l=40 w=600 x=-8609 y=97302 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD1 VSS divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a1 VSS s=5800,258 d=11600,516 l=40 w=200 x=-7105 y=87112 sky130_fd_pr__nfet_01v8
x OUT a_28617_n37134# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=28675 y=-37133 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD3 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=-10914 y=72809 sky130_fd_pr__pfet_01v8
x a_8252_1049# VDD a_8724_1049# VDD s=11600,458 d=11600,458 l=60 w=400 x=10756 y=1857 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a1 divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.inverter_2_0.VIN a_27911_n23996# VSS s=8700,358 d=17400,716 l=40 w=300 x=28263 y=-23995 sky130_fd_pr__nfet_01v8
x a_50224_n42928# VSS divider_top_1.Q3 VSS s=17400,716 d=17400,716 l=40 w=300 x=50622 y=-42927 sky130_fd_pr__nfet_01v8
x divider_top_0.CLK divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=44379 y=-22029 sky130_fd_pr__pfet_01v8
x OUTB divider_top_3.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_3.DFF_MAG_0.TG_MAGIC_1.IN VSS s=5800,316 d=2900,158 l=40 w=100 x=12902 y=-61449 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.IN1 VSS a_n10546_82195# VSS s=8700,358 d=8700,358 l=40 w=300 x=-10545 y=82351 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD2 a_62175_n22467# divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=62429 y=-22466 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.inverter_0.OUT divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.IN divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-4582 y=-38928 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_1.VOUT VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-11545 y=35883 sky130_fd_pr__pfet_01v8
x S1 F_IN ANALOG_MUX_MAG_1.OUT VSS s=5800,258 d=5800,258 l=40 w=200 x=-1649 y=1108 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.VOUT VDD a_31858_n56651# VDD s=29000,1116 d=14500,558 l=40 w=500 x=31818 y=-56650 sky130_fd_pr__pfet_01v8
x OUTB divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=28477 y=-56681 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a3 a_73661_n42780# VSS VSS s=8700,358 d=17400,716 l=40 w=300 x=73719 y=-42779 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_0.inverter_0.OUT divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT divider_top_1.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_0.VOUT VDD s=2900,158 d=5800,316 l=40 w=100 x=-2394 y=-37540 sky130_fd_pr__pfet_01v8
x divider_top_2.AND_1_1.inverter_2_0.VIN divider_top_2.AND_1_1.VOUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-6104 y=13425 sky130_fd_pr__nfet_01v8
x a_8724_1049# VDD UP_OUT VDD s=11600,458 d=11600,458 l=60 w=400 x=13600 y=1857 sky130_fd_pr__pfet_01v8
x divider_top_1.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_1.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=16000 y=-43768 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a3 a_n12832_83237# a_n12194_82741# VDD s=17400,658 d=34800,1316 l=40 w=600 x=-12193 y=83108 sky130_fd_pr__pfet_01v8
x divider_top_2.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT divider_top_2.DFF_MAG_0.TG_MAGIC_2.IN divider_top_2.DFF_MAG_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-12243 y=48418 sky130_fd_pr__pfet_01v8
x a_n13363_1489# PRE_SCALAR VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=-11238 y=1575 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=73782 y=-41057 sky130_fd_pr__pfet_01v8
x a_50799_n277# VDD a_51327_n1085# VDD s=11600,458 d=11600,458 l=60 w=400 x=52049 y=-276 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD3 VSS divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a1 VSS s=11600,516 d=5800,258 l=40 w=200 x=27094 y=-24073 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_3.IN_1 VSS s=4933760,8904 l=2000 w=2000 x=14277 y=23915 sky130_fd_pr__cap_mim_m3_1
x divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.inverter_0.OUT divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.IN divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-12652 y=-40029 sky130_fd_pr__pfet_01v8
x a_n9079_n16599# a_n11097_n16599# VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=-8488 y=-16535 sky130_fd_pr__pfet_01v8
x D6 VDD divider_top_0.AND_1_0.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=-22634 y=-21514 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD1 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=48835 y=-42104 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_1.VOUT VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=3873 y=-59547 sky130_fd_pr__nfet_01v8
x divider_top_2.Q7 a_n11317_50773# VDD VDD s=11600,458 d=23200,916 l=40 w=400 x=-11316 y=50831 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT VDD divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_1.VOUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-7435 y=35785 sky130_fd_pr__pfet_01v8
x divider_top_1.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_1.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_1.LD VSS s=2900,158 d=2900,158 l=40 w=100 x=13201 y=-42780 sky130_fd_pr__nfet_01v8
x divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.inverter_0.OUT divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.IN divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.OUT VDD s=5800,316 d=2900,158 l=40 w=100 x=-13546 y=-23438 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD2 divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a1 VSS VSS s=5800,258 d=5800,258 l=40 w=200 x=-10523 y=99428 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=82858 y=-56375 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_0.Q VDD divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.IN VDD s=11600,516 d=5800,258 l=40 w=200 x=-13691 y=-58225 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_1.VOUT VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=3268 y=-41667 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_0.CLK VSS divider_top_0.DivideBy2_magic_0.TG_MAGIC_1.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-11359 y=-23803 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a3 VDD s=5800,316 d=2900,158 l=40 w=100 x=-8197 y=96155 sky130_fd_pr__pfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=82140 y=44620 sky130_fd_pr__cap_mim_m3_1
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=60860 y=55844 sky130_fd_pr__cap_mim_m3_1
x divider_top_3.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_3.MUX_1_2.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-15753 y=-55968 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_0.VOUT VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=769 y=-20964 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD1 divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=72396 y=-40927 sky130_fd_pr__pfet_01v8
x VSS divider_top_1.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=-21642 y=-38105 sky130_fd_pr__pfet_01v8
x divider_top_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT divider_top_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_0.DFF_MAG_0.TG_MAGIC_2.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=15007 y=-25774 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN VDD divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.IN VDD s=5800,258 d=11600,516 l=40 w=200 x=-3428 y=-40381 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.A a_4598_n37704# a_5149_n38342# VSS s=17400,716 d=8700,358 l=40 w=300 x=5109 y=-38341 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK VSS divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=19628 y=-22241 sky130_fd_pr__nfet_01v8
x OUTB divider_top_3.DFF_MAG_0.TG_MAGIC_3.CLK VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=12313 y=-60561 sky130_fd_pr__pfet_01v8
x a_3955_n61689# VSS a_4042_n61437# VSS s=11600,516 d=11600,516 l=40 w=200 x=4002 y=-61436 sky130_fd_pr__nfet_01v8
x VSS a_n3240_n62043# divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_0.A VDD s=11600,516 d=5800,258 l=40 w=200 x=-3181 y=-62042 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a3 a_n12751_62266# VSS VSS s=8700,358 d=17400,716 l=40 w=300 x=-12724 y=61926 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a4 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=46085 y=-20899 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a1 divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.inverter_2_0.VIN a_81683_n23891# VSS s=8700,358 d=17400,716 l=40 w=300 x=82035 y=-23890 sky130_fd_pr__nfet_01v8
x VSS a_1760_n62043# divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_1.A VDD s=11600,516 d=5800,258 l=40 w=200 x=1818 y=-62042 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.IN1 a_67532_n40568# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=67590 y=-40567 sky130_fd_pr__nfet_01v8
x divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_0.MUX_1_1.IN2 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-14896 y=-19914 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.IN1 a_85351_n23922# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=85409 y=-23921 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_3.P2 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-5621 y=-59430 sky130_fd_pr__nfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=39580 y=33396 sky130_fd_pr__cap_mim_m3_1
x ANALOG_MUX_MAG_5.OUT VCO_0.INV_1_mag_0.IN VDD VDD s=11600,516 d=5800,258 l=100 w=200 x=33010 y=1461 sky130_fd_pr__pfet_01v8
x divider_top_2.3AND_MAGIC_0.B VDD a_n13922_10406# VDD s=5800,258 d=5800,258 l=40 w=200 x=-13895 y=11340 sky130_fd_pr__pfet_01v8
x S7 VSS ANALOG_MUX_MAG_6.inverter_0.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=62439 y=-3317 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-6282 y=-21364 sky130_fd_pr__nfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=18300 y=10948 sky130_fd_pr__cap_mim_m3_1
x divider_top_2.7b_counter_new_0.LD1 a_n12489_77528# divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=-12488 y=77782 sky130_fd_pr__nfet_01v8
x VSS a_n5272_28672# divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_0.A VDD s=11600,516 d=5800,258 l=40 w=200 x=-5271 y=28730 sky130_fd_pr__pfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=44900 y=27784 sky130_fd_pr__cap_mim_m3_1
x divider_top_3.P0 VDD divider_top_3.DFF_MAG_0.TG_MAGIC_3.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=17638 y=-61879 sky130_fd_pr__pfet_01v8
x divider_top_2.Q6 divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=-7443 y=115160 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a1 divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.inverter_2_0.VIN a_n7062_78535# VSS s=8700,358 d=17400,716 l=40 w=300 x=-7061 y=78887 sky130_fd_pr__nfet_01v8
x VCO_0.INV_1_mag_0.IN VSS VCO_0.INV_1_mag_1.IN VSS s=23200,916 d=11600,458 l=100 w=400 x=35111 y=-192 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_0.CLK divider_top_3.DivideBy2_magic_0.TG_MAGIC_1.IN divider_top_3.DivideBy2_magic_0.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-9053 y=-58555 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD1 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=73205 y=-55585 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN VSS divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=21469 y=-21583 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a1 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=59735 y=-59281 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=68295 y=-59914 sky130_fd_pr__pfet_01v8
x divider_top_0.Q2 VDD a_3303_n26957# VDD s=11600,516 d=5800,258 l=40 w=200 x=4192 y=-27340 sky130_fd_pr__pfet_01v8
x OUTB VSS divider_top_3.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=15601 y=-60841 sky130_fd_pr__nfet_01v8
x divider_top_2.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT divider_top_2.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_2.DFF_MAG_0.TG_MAGIC_1.IN VDD s=5800,316 d=2900,158 l=40 w=100 x=-13631 y=44814 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-8441 y=29729 sky130_fd_pr__nfet_01v8
x OUT divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-2176 y=-40711 sky130_fd_pr__nfet_01v8
x VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.OUT VDD Tapered_Buffer_mag_5.IN VDD s=11600,516 d=5800,258 l=40 w=200 x=44557 y=2735 sky130_fd_pr__pfet_01v8
x a_51799_n1085# VDD OUT VDD s=11600,458 d=23200,916 l=60 w=400 x=58091 y=-276 sky130_fd_pr__pfet_01v8
x OUTB divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN VSS s=2900,158 d=5800,316 l=40 w=100 x=-4391 y=-59380 sky130_fd_pr__nfet_01v8
x divider_top_3.MUX_1_1.IN2 VSS divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-13495 y=-53578 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD1 divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a1 VSS VSS s=5800,258 d=5800,258 l=40 w=200 x=53701 y=-20636 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD3 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a1 VDD s=11600,516 d=5800,258 l=40 w=200 x=39104 y=-24445 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_1.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_0.VOUT divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-2688 y=-41269 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD3 divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a1 VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-10903 y=64467 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_0.VOUT VDD a_n364_n37713# VDD s=11600,516 d=5800,258 l=40 w=200 x=374 y=-37642 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD2 divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=-8398 y=95840 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a1 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=72573 y=-24465 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN VDD divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=-2921 y=-58492 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a3 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-11857 y=118528 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_4.OUT VDD a_7724_1857# VDD s=11600,458 d=11600,458 l=60 w=400 x=7900 y=1857 sky130_fd_pr__pfet_01v8
x divider_top_2.DFF_MAG_0.TG_MAGIC_3.OUT VSS divider_top_2.P0 VSS s=2900,158 d=2900,158 l=40 w=100 x=-12608 y=49452 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD3 divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=36436 y=-37552 sky130_fd_pr__pfet_01v8
x divider_top_3.Q7 VDD a_n5740_n62043# VDD s=5800,258 d=5800,258 l=40 w=200 x=-5025 y=-62042 sky130_fd_pr__pfet_01v8
x F_IN VDD divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VDD s=11600,516 d=5800,258 l=40 w=200 x=-10259 y=29631 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a4 VDD a_36905_n22202# VDD s=34800,1316 d=17400,658 l=40 w=600 x=36865 y=-22201 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD1 divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=45976 y=-56731 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD2 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a1 VDD s=11600,516 d=5800,258 l=40 w=200 x=-10767 y=114081 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_3.TG_ANALOG_MUX_1.inverter_0.OUT ANALOG_MUX_MAG_3.IN_1 ANALOG_MUX_MAG_3.OUT VDD s=11600,516 d=5800,258 l=40 w=200 x=21508 y=-171 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=24928 y=-57308 sky130_fd_pr__pfet_01v8
x a_8724_1049# VSS UP_OUT VSS s=11600,458 d=11600,458 l=60 w=400 x=11260 y=1049 sky130_fd_pr__nfet_01v8
x a_49533_n57497# VSS a_50082_n57497# VSS s=29000,1116 d=14500,558 l=40 w=500 x=50042 y=-57496 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-5584 y=-37955 sky130_fd_pr__nfet_01v8
x a_51799_n4132# VDD ANALOG_MUX_MAG_6.IN_1 VDD s=11600,458 d=11600,458 l=60 w=400 x=54787 y=-3323 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD1 VSS divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a1 VSS s=5800,258 d=11600,516 l=40 w=200 x=44593 y=-24123 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD2 divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=81572 y=-37436 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_1.D1 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=27969 y=-24532 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a1 divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=36711 y=-21090 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD2 divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=62527 y=-21929 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.OUT VSS divider_top_0.DivideBy2_magic_0.Q VSS s=2900,158 d=2900,158 l=40 w=100 x=-14994 y=-24461 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_0.B VSS a_1418_n21703# VSS s=8700,358 d=17400,716 l=40 w=300 x=1770 y=-21702 sky130_fd_pr__nfet_01v8
x D3 divider_top_0.AND_1_1.inverter_2_0.VIN a_n20751_n20143# VSS s=8700,358 d=17400,716 l=40 w=300 x=-20398 y=-20142 sky130_fd_pr__nfet_01v8
x a_51327_n1085# a_51799_n1085# VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=52565 y=-1084 sky130_fd_pr__nfet_01v8
x divider_top_0.CLK VSS divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK VSS s=2900,158 d=2900,158 l=40 w=100 x=18942 y=-22241 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.inverter_2_0.VIN VSS divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a4 VSS s=5800,316 d=2900,158 l=40 w=100 x=-7334 y=88498 sky130_fd_pr__nfet_01v8
x a_n13922_10406# divider_top_2.MUX_1_0.SEL VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-13895 y=10504 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_1.inverter_2.IN VDD divider_top_2.DivideBy2_magic_1.TG_MAGIC_1.IN VDD s=5800,258 d=11600,516 l=40 w=200 x=-5065 y=21312 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT VDD divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_0.VOUT VDD s=5800,316 d=2900,158 l=40 w=100 x=1369 y=-41669 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.VOUT VSS a_57656_n39352# VSS s=17400,716 d=17400,716 l=40 w=300 x=57616 y=-39351 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a3 a_n9348_79577# VSS VSS s=8700,358 d=17400,716 l=40 w=300 x=-9321 y=79237 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a4 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=59237 y=-24580 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=14877 y=-1706 sky130_fd_pr__nfet_01v8
x D0 VSS divider_top_0.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_5.B VSS s=2900,158 d=5800,316 l=40 w=100 x=-6569 y=-19751 sky130_fd_pr__nfet_01v8
x divider_top_3.MUX_1_1.a4 VSS a_n11082_n55423# VSS s=17400,716 d=8700,358 l=40 w=300 x=-11121 y=-55422 sky130_fd_pr__nfet_01v8
x a_90293_9575# a_89325_9575# a_90461_9409# VSS s=30240,1004 d=30240,1004 l=168 w=0 x=90293 y=9575 sky130_fd_pr__res_xhigh_po_0p35
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=82140 y=55844 sky130_fd_pr__cap_mim_m3_1
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-26819 y=-37290 sky130_fd_pr__nfet_01v8
x a_n13363_1489# PRE_SCALAR VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=-8662 y=767 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-8297 y=78497 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a3 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=50147 y=-60245 sky130_fd_pr__nfet_01v8
x divider_top_0.MUX_1_0.SEL divider_top_0.MUX_1_0.a1 VSS VSS s=5800,258 d=5800,258 l=40 w=200 x=-18834 y=-26826 sky130_fd_pr__nfet_01v8
x divider_top_0.DFF_MAG_0.TG_MAGIC_2.IN VDD divider_top_0.DFF_MAG_0.TG_MAGIC_1.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=13537 y=-27177 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.A VDD a_5301_n55815# VDD s=11600,516 d=5800,258 l=40 w=200 x=6039 y=-55744 sky130_fd_pr__pfet_01v8
x divider_top_1.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD divider_top_1.MUX_1_1.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=-12564 y=-38135 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD2 divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.inverter_2_0.VIN a_n8936_95488# VSS s=8700,358 d=17400,716 l=40 w=300 x=-8935 y=95840 sky130_fd_pr__nfet_01v8
x divider_top_2.MUX_1_1.IN2 divider_top_2.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=-8012 y=19343 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_6.TG_ANALOG_MUX_1.inverter_0.OUT ANALOG_MUX_MAG_6.IN_1 divider_top_0.CLK VDD s=5800,258 d=5800,258 l=40 w=200 x=64327 y=-3037 sky130_fd_pr__pfet_01v8
x S6 VSS ANALOG_MUX_MAG_2.OUT VSS s=5800,258 d=5800,258 l=40 w=200 x=-3313 y=-1263 sky130_fd_pr__nfet_01v8
x D15 VSS a_6763_n38251# VSS s=11600,516 d=11600,516 l=40 w=200 x=6723 y=-38250 sky130_fd_pr__nfet_01v8
x VCO_0.Divide_By_2_magic_0.TG_MAGIC_2.inverter_0.OUT VCO_0.Divide_By_2_magic_0.inverter_2.IN VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.OUT VDD s=2900,158 d=5800,316 l=40 w=100 x=44111 y=2820 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_2.D1 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.IN1 VDD s=17400,716 d=8700,358 l=40 w=300 x=40704 y=-38350 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_1.VOUT VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=-7666 y=35981 sky130_fd_pr__nfet_01v8
x divider_top_1.Q5 VDD a_19104_n41439# VDD s=23200,916 d=11600,458 l=40 w=400 x=19064 y=-41438 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.NOR_MAGIC_0.VOUT a_n11377_53725# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-11350 y=53085 sky130_fd_pr__pfet_01v8
x S7 divider_top_0.CLK F_IN VSS s=5800,258 d=5800,258 l=40 w=200 x=64033 y=-3766 sky130_fd_pr__nfet_01v8
x divider_top_0.CLK divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.IN divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=19727 y=-21633 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.IN1 a_59481_n58745# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=59539 y=-58744 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_0.CLK VSS divider_top_2.DivideBy2_magic_0.TG_MAGIC_1.inverter_0.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=-10272 y=22149 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.IN VDD s=5800,316 d=2900,158 l=40 w=100 x=20327 y=-37809 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD1 divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=75366 y=-24367 sky130_fd_pr__pfet_01v8
x divider_top_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_0.DFF_MAG_0.TG_MAGIC_3.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=14397 y=-26747 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_3.D1 VSS divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.IN1 VSS s=17400,716 d=17400,716 l=40 w=300 x=49665 y=-39385 sky130_fd_pr__nfet_01v8
x a_n28666_n57678# VDD OUT_USB VDD s=11600,458 d=11600,458 l=60 w=400 x=-27831 y=-54865 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a3 a_n9248_97529# a_n8610_97033# VDD s=17400,658 d=34800,1316 l=40 w=600 x=-8609 y=97400 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a1 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=-11012 y=69918 sky130_fd_pr__pfet_01v8
x a_n13363_1489# VDD PRE_SCALAR VDD s=11600,458 d=11600,458 l=60 w=400 x=-11592 y=1575 sky130_fd_pr__pfet_01v8
x OUTB divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT divider_top_3.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_0.VOUT VSS s=2900,158 d=5800,316 l=40 w=100 x=-1691 y=-56066 sky130_fd_pr__nfet_01v8
x a_55064_n22819# VDD divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.VOUT VDD s=34800,1316 d=34800,1316 l=40 w=600 x=55545 y=-22206 sky130_fd_pr__pfet_01v8
x divider_top_3.Q2 divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.3_INPUT_NOR_MAG_0.VOUT VSS VSS s=5800,258 d=5800,258 l=40 w=200 x=19022 y=-56239 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD3 divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a1 VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-10914 y=72907 sky130_fd_pr__pfet_01v8
x VCO_0.INV_1_mag_0.IN VCO_0.INV_1_mag_1.IN VDD VDD s=11600,458 d=11600,458 l=100 w=400 x=35269 y=463 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=33042 y=-41155 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_6.D1 a_72319_n23929# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=72377 y=-23928 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD3 divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.inverter_2_0.VIN a_26920_n22517# VSS s=8700,358 d=17400,716 l=40 w=300 x=27272 y=-22516 sky130_fd_pr__nfet_01v8
x VDD VSS a_32652_n28# VSS s=5800,258 d=11600,516 l=100 w=200 x=34132 y=-27 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a4 VDD s=5800,316 d=2900,158 l=40 w=100 x=64539 y=-37621 sky130_fd_pr__pfet_01v8
x divider_top_3.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_3.MUX_1_1.a3 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-11861 y=-56015 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT VDD divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_1.VOUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-11545 y=35981 sky130_fd_pr__pfet_01v8
x a_51530_1826# a_52002_1826# VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=53208 y=2634 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_4.TG_ANALOG_MUX_0.inverter_0.OUT ANALOG_MUX_MAG_4.OUT UP_INPUT VDD s=5800,258 d=5800,258 l=40 w=200 x=6351 y=938 sky130_fd_pr__pfet_01v8
x divider_top_2.AND_1_1.inverter_2_0.VIN VSS divider_top_2.AND_1_1.VOUT VSS s=2900,158 d=5800,316 l=40 w=100 x=-6104 y=13523 sky130_fd_pr__nfet_01v8
x divider_top_2.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT divider_top_2.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_2.DFF_MAG_0.TG_MAGIC_2.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-12243 y=48516 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.CLK divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_3.DivideBy2_magic_0.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-10055 y=-59113 sky130_fd_pr__nfet_01v8
x S4 VDD ANALOG_MUX_MAG_5.TG_ANALOG_MUX_0.inverter_0.OUT VDD s=5800,258 d=11600,516 l=40 w=200 x=21082 y=2103 sky130_fd_pr__pfet_01v8
x divider_top_0.CLK divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.IN VSS s=2900,158 d=5800,316 l=40 w=100 x=20217 y=-21633 sky130_fd_pr__nfet_01v8
x VSS a_n13836_28414# VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=-13203 y=29794 sky130_fd_pr__nfet_01v8
x D1 VSS a_6055_n19409# VSS s=11600,516 d=11600,516 l=40 w=200 x=6015 y=-19408 sky130_fd_pr__nfet_01v8
x OUT divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=81546 y=-38465 sky130_fd_pr__pfet_01v8
x D18 a_n21251_n54086# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-21192 y=-54085 sky130_fd_pr__pfet_01v8
x Tapered_Buffer_mag_3.IN a_51002_2634# VDD VDD s=11600,458 d=23200,916 l=60 w=400 x=51296 y=2634 sky130_fd_pr__pfet_01v8
x divider_top_0.Q1 VSS a_36359_n20554# VSS s=8700,358 d=8700,358 l=40 w=300 x=36515 y=-20553 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD3 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=40675 y=-60176 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=50147 y=-60014 sky130_fd_pr__pfet_01v8
x a_n4197_n26957# VDD a_n4957_n27341# VDD s=11600,516 d=5800,258 l=40 w=200 x=-4122 y=-27340 sky130_fd_pr__pfet_01v8
x D6 a_n4946_n26987# VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=-3518 y=-26734 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a4 a_38298_n60357# VDD VDD s=17400,658 d=34800,1316 l=40 w=600 x=38356 y=-60356 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD2 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=63830 y=-56631 sky130_fd_pr__pfet_01v8
x OUTB VSS divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_0.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-1080 y=-56016 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_1.VOUT VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-7435 y=35883 sky130_fd_pr__pfet_01v8
x divider_top_1.MUX_1_2.SEL divider_top_1.MUX_1_2.AND_1_0.inverter_2_0.VIN a_n18417_n36622# VSS s=8700,358 d=17400,716 l=40 w=300 x=-18064 y=-36621 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_3.IN_1 VSS s=4933760,8904 l=2000 w=2000 x=14277 y=18691 sky130_fd_pr__cap_mim_m3_1
x divider_top_2.7b_counter_new_0.LD2 VSS divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a1 VSS s=5800,258 d=11600,516 l=40 w=200 x=-10523 y=99526 sky130_fd_pr__nfet_01v8
x divider_top_1.P3 VSS divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-6324 y=-38563 sky130_fd_pr__nfet_01v8
x a_n22907_n27453# divider_top_0.MUX_1_0.SEL VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=-22808 y=-26718 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-8197 y=96253 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=46479 y=-59983 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.inverter_2_0.VIN VSS divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a3 VSS s=2900,158 d=5800,316 l=40 w=100 x=72281 y=-25395 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT VDD divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN VDD s=11600,516 d=5800,258 l=40 w=200 x=25472 y=-57323 sky130_fd_pr__pfet_01v8
x a_n13363_1489# PRE_SCALAR VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=-9606 y=767 sky130_fd_pr__nfet_01v8
x a_n9079_n16599# a_n11097_n16599# VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=-8960 y=-16535 sky130_fd_pr__pfet_01v8
x divider_top_3.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_3.MUX_1_0.a3 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=-16556 y=-60270 sky130_fd_pr__pfet_01v8
x divider_top_1.DFF_MAG_0.TG_MAGIC_1.OUT VSS divider_top_1.DFF_MAG_0.TG_MAGIC_2.IN VSS s=5800,316 d=2900,158 l=40 w=100 x=13941 y=-42730 sky130_fd_pr__nfet_01v8
x divider_top_1.MUX_1_2.a1 divider_top_1.MUX_1_2.AND_1_1.inverter_2_0.VIN a_n17418_n38596# VSS s=8700,358 d=17400,716 l=40 w=300 x=-17065 y=-38595 sky130_fd_pr__nfet_01v8
x F_IN divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=-8660 y=56938 sky130_fd_pr__nfet_01v8
x divider_top_2.Q6 divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.NOR_MAGIC_1.VOUT VSS VSS s=5800,258 d=11600,516 l=40 w=200 x=-10624 y=50929 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a3 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-11947 y=87589 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.IN VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=-7772 y=54684 sky130_fd_pr__pfet_01v8
x D0 VSS divider_top_0.3AND_MAGIC_0.A VSS s=5800,258 d=11600,516 l=40 w=200 x=-22275 y=-25572 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a3 a_46556_n42897# VSS VSS s=8700,358 d=17400,716 l=40 w=300 x=46614 y=-42896 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a4 VDD s=5800,316 d=2900,158 l=40 w=100 x=-11002 y=61891 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_0.TG_MAGIC_1.OUT VDD divider_top_0.DivideBy2_magic_0.inverter_2.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=-12098 y=-24841 sky130_fd_pr__pfet_01v8
x a_67113_n57397# a_67485_n57397# a_67583_n57397# VSS s=29000,1116 d=29000,1116 l=40 w=500 x=67543 y=-57396 sky130_fd_pr__nfet_01v8
x OUT VDD divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=28675 y=-37670 sky130_fd_pr__pfet_01v8
x a_75237_n22678# VDD divider_top_0.7b_counter_new_0.mod_dff_magic_6.D1 VDD s=29000,1116 d=29000,1116 l=40 w=500 x=75746 y=-21881 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD2 divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.inverter_2_0.VIN a_80692_n22412# VSS s=8700,358 d=17400,716 l=40 w=300 x=81044 y=-22411 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.inverter_2_0.VIN VSS divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a3 VSS s=2900,158 d=5800,316 l=40 w=100 x=72987 y=-38533 sky130_fd_pr__nfet_01v8
x OUTB divider_top_3.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=14003 y=-61879 sky130_fd_pr__pfet_01v8
x divider_top_1.P0 divider_top_1.DFF_MAG_0.TG_MAGIC_3.IN VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=17033 y=-43388 sky130_fd_pr__nfet_01v8
x VCO_0.Divide_By_2_magic_0.TG_MAGIC_0.inverter_0.OUT VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.OUT VCO_0.Divide_By_2_magic_0.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=41215 y=2820 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.inverter_2_0.VIN VSS divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a3 VSS s=5800,316 d=2900,158 l=40 w=100 x=27677 y=-25462 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD3 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=28593 y=-59105 sky130_fd_pr__pfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=23620 y=39008 sky130_fd_pr__cap_mim_m3_1
x divider_top_1.DivideBy2_magic_1.inverter_2.IN VSS divider_top_1.DivideBy2_magic_1.TG_MAGIC_1.IN VSS s=2900,158 d=5800,316 l=40 w=100 x=-11302 y=-35467 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_1.OUT a_859_1990# VDD VDD s=6960,356 d=3480,178 l=30 w=120 x=1007 y=1699 sky130_fd_pr__pfet_01v8
x divider_top_0.MUX_1_2.AND_1_0.inverter_2_0.VIN VSS divider_top_0.MUX_1_2.a3 VSS s=2900,158 d=5800,316 l=40 w=100 x=-18153 y=-20337 sky130_fd_pr__nfet_01v8
x a_n21954_n35975# divider_top_1.3AND_MAGIC_1.A VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-20765 y=-35974 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD1 divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.inverter_2_0.VIN a_n12489_77528# VSS s=8700,358 d=17400,716 l=40 w=300 x=-12488 y=77880 sky130_fd_pr__nfet_01v8
x divider_top_3.DFF_MAG_0.TG_MAGIC_2.IN divider_top_3.DFF_MAG_0.TG_MAGIC_1.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=14840 y=-61499 sky130_fd_pr__nfet_01v8
x ITAIL VSS mirror_mag_0.G_source_up VSS s=46400,1716 d=23200,858 l=800 w=800 x=8226 y=5643 sky130_fd_pr__nfet_01v8_lvt
x divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_0.inverter_0.OUT divider_top_3.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_0.VOUT divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-2181 y=-55651 sky130_fd_pr__pfet_01v8
x divider_top_1.MUX_1_2.a4 VDD a_n16872_n37248# VDD s=34800,1316 d=17400,658 l=40 w=600 x=-16911 y=-37247 sky130_fd_pr__pfet_01v8
x a_5564_n24736# divider_top_0.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.C a_5553_n25090# VDD s=5800,258 d=11600,516 l=40 w=200 x=5709 y=-25089 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=54571 y=-4131 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_1.VOUT VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=4069 y=-59547 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=30183 y=-55782 sky130_fd_pr__pfet_01v8
x divider_top_1.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT divider_top_1.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_1.DFF_MAG_0.TG_MAGIC_3.IN VDD s=5800,316 d=2900,158 l=40 w=100 x=14899 y=-43753 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_1.B VSS a_3721_n41130# VSS s=8700,358 d=17400,716 l=40 w=300 x=4073 y=-41129 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD1 divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a1 VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=46198 y=-55702 sky130_fd_pr__pfet_01v8
x divider_top_2.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT divider_top_2.DFF_MAG_0.TG_MAGIC_1.IN divider_top_2.DFF_MAG_0.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-13631 y=44912 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK VSS divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-8441 y=29827 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=14051 y=-1706 sky130_fd_pr__nfet_01v8
x divider_top_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=11598 y=-25859 sky130_fd_pr__pfet_01v8
x divider_top_1.MUX_1_0.IN1 VDD divider_top_1.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=-17359 y=-43058 sky130_fd_pr__pfet_01v8
x D4 a_359_n18803# divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_1.A VDD s=11600,516 d=5800,258 l=40 w=200 x=417 y=-18802 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK VDD divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-3485 y=-22352 sky130_fd_pr__pfet_01v8
x divider_top_3.Q2 VDD a_4260_n62043# VDD s=5800,258 d=5800,258 l=40 w=200 x=4974 y=-62042 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a3 VDD s=5800,316 d=2900,158 l=40 w=100 x=54786 y=-38385 sky130_fd_pr__pfet_01v8
x VCO_0.INV_1_mag_5.IN VCO_0.INV_1_mag_5.OUT VDD VDD s=11600,458 d=11600,458 l=100 w=400 x=35901 y=1462 sky130_fd_pr__pfet_01v8
x divider_top_3.3AND_MAGIC_0.C VDD a_n21506_n62155# VDD s=5800,258 d=5800,258 l=40 w=200 x=-20375 y=-62128 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.inverter_2_0.VIN VSS divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a3 VSS s=2900,158 d=5800,316 l=40 w=100 x=-11857 y=118626 sky130_fd_pr__nfet_01v8
x divider_top_0.CLK VSS divider_top_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=14592 y=-26139 sky130_fd_pr__nfet_01v8
x OUTB divider_top_3.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_3.DFF_MAG_0.TG_MAGIC_2.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=16408 y=-60891 sky130_fd_pr__nfet_01v8
x D3 divider_top_0.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=-20398 y=-19605 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=50541 y=-41205 sky130_fd_pr__pfet_01v8
x divider_top_2.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_2.P0 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-12608 y=49550 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=72281 y=-25164 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a3 a_83638_n56788# a_83736_n57400# VDD s=34800,1316 d=17400,658 l=40 w=600 x=83907 y=-56787 sky130_fd_pr__pfet_01v8
x D15 divider_top_1.3AND_MAGIC_0.B a_n20626_n41329# VDD s=23200,916 d=11600,458 l=40 w=400 x=-20356 y=-41328 sky130_fd_pr__pfet_01v8
x a_n15003_n16599# DIV_OUT VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=-11698 y=-16535 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_1.MUX_1_1.IN2 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-14198 y=-36505 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.inverter_2_0.VIN VSS divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a4 VSS s=5800,316 d=2900,158 l=40 w=100 x=46677 y=-40943 sky130_fd_pr__nfet_01v8
x S7 VSS ANALOG_MUX_MAG_6.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=62635 y=-3317 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT VDD divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN VDD s=5800,258 d=11600,516 l=40 w=200 x=21763 y=-22621 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-5574 y=-23705 sky130_fd_pr__pfet_01v8
x Tapered_Buffer_mag_0.IN VDD a_n7439_1488# VDD s=11600,458 d=11600,458 l=60 w=400 x=-6128 y=1575 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD3 divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=28665 y=-60134 sky130_fd_pr__pfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=60860 y=72680 sky130_fd_pr__cap_mim_m3_1
x divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN VSS divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.IN VSS s=2900,158 d=5800,316 l=40 w=100 x=-2725 y=-56674 sky130_fd_pr__nfet_01v8
x OUT VSS divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK VSS s=2900,158 d=2900,158 l=40 w=100 x=-1097 y=-37905 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a3 a_n12046_106178# a_n12684_106674# VDD s=34800,1316 d=17400,658 l=40 w=600 x=-12045 y=106447 sky130_fd_pr__pfet_01v8
x D4 divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=65991 y=-25413 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-4685 y=-59795 sky130_fd_pr__pfet_01v8
x divider_top_3.DFF_MAG_0.TG_MAGIC_3.OUT VDD divider_top_3.P0 VDD s=5800,258 d=11600,516 l=40 w=200 x=17736 y=-60561 sky130_fd_pr__pfet_01v8
x divider_top_1.MUX_1_2.AND_1_0.inverter_2_0.VIN VSS divider_top_1.MUX_1_2.a3 VSS s=2900,158 d=5800,316 l=40 w=100 x=-17455 y=-36928 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_3.IN_1 VSS s=4933760,8904 l=2000 w=2000 x=7317 y=21303 sky130_fd_pr__cap_mim_m3_1
x divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a1 divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=28271 y=-21079 sky130_fd_pr__pfet_01v8
x divider_top_0.P2 VDD divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=-7022 y=-23790 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=72987 y=-38302 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_0.B divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=2468 y=-37756 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_0.CLK VSS divider_top_3.DivideBy2_magic_0.TG_MAGIC_1.inverter_0.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=-10154 y=-58505 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=27677 y=-25231 sky130_fd_pr__pfet_01v8
x divider_top_2.MUX_1_2.SEL VDD divider_top_2.MUX_1_2.a1 VDD s=11600,516 d=5800,258 l=40 w=200 x=-7965 y=14282 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN VSS divider_top_0.LD VSS s=2900,158 d=2900,158 l=40 w=100 x=21337 y=-24494 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a4 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-7334 y=88596 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_6.D1 VSS a_n10398_105632# VSS s=8700,358 d=8700,358 l=40 w=300 x=-10397 y=105788 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD2 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=82365 y=-59000 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.IN1 VSS a_n10496_64892# VSS s=8700,358 d=8700,358 l=40 w=300 x=-10495 y=65048 sky130_fd_pr__nfet_01v8
x D0 VDD divider_top_0.MUX_1_1.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=-13649 y=-22472 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK VDD divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-2787 y=-38943 sky130_fd_pr__pfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=87460 y=50232 sky130_fd_pr__cap_mim_m3_1
x D15 a_6262_n41327# VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=7689 y=-41074 sky130_fd_pr__nfet_01v8
x divider_top_0.Q3 VDD a_5869_n21054# VDD s=5800,258 d=5800,258 l=40 w=200 x=6583 y=-21053 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=64333 y=-59883 sky130_fd_pr__pfet_01v8
x OUT divider_top_1.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=15192 y=-42450 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=-8297 y=78595 sky130_fd_pr__pfet_01v8
x a_n13363_1489# PRE_SCALAR VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=-12418 y=1575 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK VSS divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-1080 y=-59430 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN VDD divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.IN VDD s=11600,516 d=5800,258 l=40 w=200 x=-3117 y=-58492 sky130_fd_pr__pfet_01v8
x a_n26846_n39533# VDD OUT_CORE VDD s=11600,458 d=11600,458 l=60 w=400 x=-26011 y=-36484 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=86116 y=-24459 sky130_fd_pr__pfet_01v8
x a_23759_n41395# VSS divider_top_1.7b_counter_new_0.LD2 VSS s=40600,1516 d=40600,1516 l=40 w=700 x=24119 y=-40509 sky130_fd_pr__nfet_01v8
x D17 a_6955_n61689# VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=8382 y=-61436 sky130_fd_pr__nfet_01v8
x D7 VDD divider_top_2.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=-8012 y=19441 sky130_fd_pr__pfet_01v8
x divider_top_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=15106 y=-27177 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-10196 y=767 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.NAND_MAGIC_0.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-9075 y=53748 sky130_fd_pr__pfet_01v8
x divider_top_3.AND_1_1.VOUT a_n19209_n56730# a_n19519_n56729# VSS s=17400,716 d=8700,358 l=40 w=300 x=-19150 y=-56729 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_1.D1 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.IN1 VDD s=17400,716 d=8700,358 l=40 w=300 x=32264 y=-38339 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.inverter_0.OUT divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-13056 y=-23438 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD1 divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.inverter_2_0.VIN a_54822_n57235# VSS s=8700,358 d=17400,716 l=40 w=300 x=55174 y=-57234 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-11044 y=74097 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.OUT VSS divider_top_1.DivideBy2_magic_0.Q VSS s=2900,158 d=2900,158 l=40 w=100 x=-14296 y=-41052 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=83448 y=-37566 sky130_fd_pr__pfet_01v8
x a_89157_8579# a_88725_8413# a_89325_8579# VSS s=30240,1004 d=30240,1004 l=168 w=0 x=89157 y=8579 sky130_fd_pr__res_xhigh_po_0p35
x divider_top_0.CLK divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-6282 y=-24678 sky130_fd_pr__nfet_01v8
x a_51530_1826# VDD a_52002_1826# VDD s=11600,458 d=11600,458 l=60 w=400 x=53562 y=2634 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.CLK divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_1.DivideBy2_magic_1.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-10758 y=-36075 sky130_fd_pr__nfet_01v8
x OUT divider_top_1.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=13496 y=-43768 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a4 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=65732 y=-55732 sky130_fd_pr__pfet_01v8
x divider_top_0.CLK VSS divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK VSS s=2900,158 d=5800,316 l=40 w=100 x=19138 y=-22241 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.VOUT a_n8418_63770# VDD VDD s=14500,558 d=29000,1116 l=40 w=500 x=-8417 y=63828 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_1.TG_MAGIC_1.OUT divider_top_2.DivideBy2_magic_1.inverter_2.IN VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=-6383 y=20920 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=24267 y=-21303 sky130_fd_pr__pfet_01v8
x S6 ANALOG_MUX_MAG_2.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-4907 y=-814 sky130_fd_pr__nfet_01v8
x divider_top_1.MUX_1_2.SEL divider_top_1.MUX_1_2.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-18234 y=-38087 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD2 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=64052 y=-55602 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_1.TG_MAGIC_1.OUT divider_top_3.DivideBy2_magic_1.inverter_2.IN VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-10599 y=-54616 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.VOUT VDD a_56958_n21965# VDD s=29000,1116 d=14500,558 l=40 w=500 x=56918 y=-21964 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_0.TG_MAGIC_2.inverter_0.OUT divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_1.DivideBy2_magic_0.inverter_2.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-13360 y=-41417 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_6.TG_ANALOG_MUX_1.inverter_0.OUT ANALOG_MUX_MAG_6.IN_1 divider_top_0.CLK VDD s=5800,258 d=5800,258 l=40 w=200 x=64523 y=-3037 sky130_fd_pr__pfet_01v8
x divider_top_1.MUX_1_0.SEL divider_top_1.MUX_1_0.a1 VSS VSS s=5800,258 d=5800,258 l=40 w=200 x=-18136 y=-43417 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a4 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=78251 y=-58968 sky130_fd_pr__nfet_01v8
x divider_top_2.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT divider_top_2.DFF_MAG_0.TG_MAGIC_2.IN divider_top_2.DFF_MAG_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-12243 y=48614 sky130_fd_pr__pfet_01v8
x VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.CLK VCO_0.Divide_By_2_magic_0.TG_MAGIC_1.OUT VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=41313 y=2405 sky130_fd_pr__nfet_01v8
x VCO_0.INV_1_mag_0.IN VCO_0.INV_1_mag_1.IN VDD VDD s=11600,458 d=11600,458 l=100 w=400 x=35901 y=463 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_5.TG_ANALOG_MUX_0.inverter_0.OUT ANALOG_MUX_MAG_5.OUT VCTRL_IN VDD s=5800,258 d=5800,258 l=40 w=200 x=21434 y=2103 sky130_fd_pr__pfet_01v8
x D16 divider_top_3.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_5.B VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-5462 y=-54453 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a4 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=65438 y=-55501 sky130_fd_pr__nfet_01v8
x divider_top_0.DivideBy2_magic_0.TG_MAGIC_2.inverter_0.OUT divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_0.DivideBy2_magic_0.inverter_2.IN VDD s=5800,316 d=2900,158 l=40 w=100 x=-14254 y=-24826 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_0.TG_MAGIC_0.inverter_0.OUT divider_top_3.DivideBy2_magic_0.TG_MAGIC_1.OUT divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.OUT VDD s=2900,158 d=5800,316 l=40 w=100 x=-9565 y=-59528 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_1.VOUT VDD a_339_n59820# VDD s=5800,258 d=5800,258 l=40 w=200 x=1273 y=-59793 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a3 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=55677 y=-60180 sky130_fd_pr__nfet_01v8
x a_n15003_n16599# DIV_OUT VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=-13586 y=-16535 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=-3428 y=-41319 sky130_fd_pr__nfet_01v8
x divider_top_2.MUX_1_1.IN2 divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-5345 y=18318 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=42479 y=-59277 sky130_fd_pr__pfet_01v8
x OUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=23833 y=-38782 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD2 divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a1 VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=62741 y=-24353 sky130_fd_pr__pfet_01v8
x D19 divider_top_3.AND_1_1.inverter_2_0.VIN a_n19350_n54845# VSS s=8700,358 d=17400,716 l=40 w=300 x=-18997 y=-54844 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT VDD divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_1.VOUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-7435 y=35981 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=22721 y=-21218 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a4 VSS a_72971_n22736# VSS s=17400,716 d=8700,358 l=40 w=300 x=72931 y=-22735 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD3 divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a1 VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=36624 y=-41005 sky130_fd_pr__pfet_01v8
x divider_top_1.P2 divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-6226 y=-40661 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD1 divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=48261 y=-24484 sky130_fd_pr__pfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=82140 y=72680 sky130_fd_pr__cap_mim_m3_1
x divider_top_1.3AND_MAGIC_0.C a_n21349_n43410# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=-21078 y=-43410 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=24324 y=-38174 sky130_fd_pr__nfet_01v8
x a_6313_n24706# a_6065_n24484# divider_top_0.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.C VSS s=11600,516 d=11600,516 l=40 w=200 x=6387 y=-24483 sky130_fd_pr__nfet_01v8
x a_n26846_n39533# OUT_CORE VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=-26819 y=-38942 sky130_fd_pr__nfet_01v8
x divider_top_0.Q7 VDD a_n6697_n26957# VDD s=11600,516 d=5800,258 l=40 w=200 x=-5807 y=-27340 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=-8197 y=96351 sky130_fd_pr__pfet_01v8
x OUT VDD divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK VDD s=5800,258 d=5800,258 l=40 w=200 x=-901 y=-37625 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-28639 y=-55553 sky130_fd_pr__nfet_01v8
x divider_top_0.Q5 VDD a_n1697_n26957# VDD s=11600,516 d=5800,258 l=40 w=200 x=-807 y=-27340 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.inverter_2_0.VIN VSS divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a4 VSS s=5800,316 d=2900,158 l=40 w=100 x=49647 y=-24383 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_0.CLK divider_top_3.DivideBy2_magic_0.TG_MAGIC_2.inverter_0.OUT VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=-11948 y=-59543 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.VOUT a_85630_n57342# a_85630_n56546# VDD s=14500,558 d=29000,1116 l=40 w=500 x=86055 y=-56545 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-12792 y=767 sky130_fd_pr__nfet_01v8
x a_n26846_n40949# VSS a_n26846_n40477# VSS s=11600,458 d=11600,458 l=60 w=400 x=-26819 y=-40712 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.inverter_2_0.VIN VSS divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a3 VSS s=2900,158 d=5800,316 l=40 w=100 x=-11947 y=87687 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a3 a_67478_n26237# VSS VSS s=8700,358 d=17400,716 l=40 w=300 x=67536 y=-26236 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN VDD divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=-7772 y=54782 sky130_fd_pr__pfet_01v8
x OUT VDD divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VDD s=11600,516 d=5800,258 l=40 w=200 x=23026 y=-39212 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a4 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=-10935 y=106789 sky130_fd_pr__pfet_01v8
x divider_top_0.MUX_1_2.SEL divider_top_0.MUX_1_2.a1 VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-18540 y=-21496 sky130_fd_pr__pfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=87460 y=61456 sky130_fd_pr__cap_mim_m3_1
x divider_top_3.7b_counter_new_0.mod_dff_magic_6.D1 VSS divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.IN1 VSS s=17400,716 d=17400,716 l=40 w=300 x=77473 y=-57379 sky130_fd_pr__nfet_01v8
x divider_top_0.3AND_MAGIC_1.A a_n20610_n22028# a_n20822_n21320# VSS s=8700,358 d=17400,716 l=40 w=300 x=-20144 y=-22027 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.inverter_2_0.VIN VSS divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a3 VSS s=5800,316 d=2900,158 l=40 w=100 x=41186 y=-60206 sky130_fd_pr__nfet_01v8
x VSS a_1455_n61689# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=2882 y=-62042 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT VSS divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN VSS s=2900,158 d=5800,316 l=40 w=100 x=25161 y=-38832 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT VDD s=5800,316 d=2900,158 l=40 w=100 x=24438 y=-57308 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_0.DivideBy2_magic_0.Q VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-14700 y=-24841 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN VSS s=2900,158 d=5800,316 l=40 w=100 x=-5094 y=-37955 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=12440 y=1049 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.inverter_2_0.VIN VSS divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a3 VSS s=5800,316 d=2900,158 l=40 w=100 x=-8373 y=114770 sky130_fd_pr__nfet_01v8
x divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.CLK divider_top_0.DivideBy2_magic_1.TG_MAGIC_1.OUT divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=-10966 y=-19484 sky130_fd_pr__nfet_01v8
x divider_top_0.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD divider_top_0.MUX_1_1.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=-13066 y=-21544 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.IN1 divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=40873 y=-41165 sky130_fd_pr__pfet_01v8
x a_51799_n1085# VSS OUT VSS s=11600,458 d=11600,458 l=60 w=400 x=52683 y=-1084 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_0.Q VSS divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.IN VSS s=2900,158 d=5800,316 l=40 w=100 x=-13299 y=-58505 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.CLK divider_top_1.DivideBy2_magic_0.TG_MAGIC_0.inverter_0.OUT VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=-9559 y=-41052 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD2 divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.inverter_2_0.VIN a_62873_n39058# VSS s=8700,358 d=17400,716 l=40 w=300 x=63225 y=-39057 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a3 VDD s=5800,316 d=2900,158 l=40 w=100 x=-8297 y=78203 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=67893 y=-24514 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-8441 y=29925 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.IN VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=22461 y=-37894 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_0.TG_MAGIC_1.OUT divider_top_3.DivideBy2_magic_0.inverter_2.IN VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=-10599 y=-59163 sky130_fd_pr__nfet_01v8
x a_3900_n21113# divider_top_0.divider_magic_0/P3_Gen_magic_0.3_in_and_out_p3 VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=3998 y=-21750 sky130_fd_pr__nfet_01v8
x divider_top_1.DFF_MAG_0.TG_MAGIC_1.OUT VSS divider_top_1.DFF_MAG_0.TG_MAGIC_2.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=14137 y=-42730 sky130_fd_pr__nfet_01v8
x a_n26846_n40949# a_n26846_n40477# VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=-26011 y=-40284 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_0.TG_ANALOG_MUX_1.inverter_0.OUT ANALOG_MUX_MAG_0.OUT ANALOG_MUX_MAG_0.IN_1 VDD s=5800,258 d=5800,258 l=40 w=200 x=6366 y=-676 sky130_fd_pr__pfet_01v8
x a_n11097_n16599# a_n15003_n16599# VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=-10270 y=-16535 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_1.CLK VDD divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.CLK VDD s=5800,258 d=5800,258 l=40 w=200 x=-8775 y=-36505 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_1.CLK VSS divider_top_1.DivideBy2_magic_1.TG_MAGIC_1.inverter_0.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=-10857 y=-35467 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.inverter_2_0.VIN VSS divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a4 VSS s=5800,316 d=2900,158 l=40 w=100 x=-10704 y=106397 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_2.D1 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.IN1 VDD s=17400,716 d=8700,358 l=40 w=300 x=-8228 y=73319 sky130_fd_pr__pfet_01v8
x a_40670_n57458# VDD divider_top_3.7b_counter_new_0.mod_dff_magic_2.D1 VDD s=29000,1116 d=29000,1116 l=40 w=500 x=41179 y=-56661 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=-11716 y=87589 sky130_fd_pr__pfet_01v8
x divider_top_0.CLK divider_top_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_0.DFF_MAG_0.TG_MAGIC_2.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=15399 y=-26189 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_2.P2 VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=-11197 y=26094 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.3_INPUT_NOR_MAG_0.VOUT a_19224_n24275# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=19282 y=-24274 sky130_fd_pr__nfet_01v8
x divider_top_0.DivideBy2_magic_1.CLK VDD divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.CLK VDD s=5800,258 d=5800,258 l=40 w=200 x=-9669 y=-19914 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.inverter_2_0.VIN VSS divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a3 VSS s=2900,158 d=5800,316 l=40 w=100 x=45882 y=-38650 sky130_fd_pr__nfet_01v8
x divider_top_0.DivideBy2_magic_1.TG_MAGIC_1.OUT VSS divider_top_0.DivideBy2_magic_1.inverter_2.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-12294 y=-19534 sky130_fd_pr__nfet_01v8
x a_n26846_n40477# VSS a_n26846_n39533# VSS s=11600,458 d=11600,458 l=60 w=400 x=-26819 y=-39768 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.NOR_MAGIC_0.VOUT VDD a_20723_n59584# VDD s=5800,258 d=5800,258 l=40 w=200 x=21075 y=-59583 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a3 a_n12684_106674# a_n12046_106178# VDD s=17400,658 d=34800,1316 l=40 w=600 x=-12045 y=106545 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a1 a_86049_n40513# divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=86303 y=-40512 sky130_fd_pr__nfet_01v8
x a_n28666_n57678# OUT_USB VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=-28639 y=-56379 sky130_fd_pr__nfet_01v8
x divider_top_0.DivideBy2_magic_0.inverter_2.IN VDD divider_top_0.DivideBy2_magic_0.TG_MAGIC_1.IN VDD s=5800,258 d=11600,516 l=40 w=200 x=-12000 y=-23523 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.inverter_2_0.VIN VSS divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a4 VSS s=2900,158 d=5800,316 l=40 w=100 x=40980 y=-24344 sky130_fd_pr__nfet_01v8
x a_n13363_1489# VDD PRE_SCALAR VDD s=11600,458 d=11600,458 l=60 w=400 x=-12772 y=1575 sky130_fd_pr__pfet_01v8
x divider_top_3.DFF_MAG_0.TG_MAGIC_2.IN divider_top_3.DFF_MAG_0.TG_MAGIC_1.IN VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=15036 y=-61499 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=86616 y=-59859 sky130_fd_pr__pfet_01v8
x D13 a_6557_n35394# divider_top_1.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.A VDD s=11600,516 d=5800,258 l=40 w=200 x=6615 y=-35393 sky130_fd_pr__pfet_01v8
x divider_top_2.MUX_1_2.SEL divider_top_2.MUX_1_2.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-7965 y=14380 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.inverter_2_0.VIN VSS divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a4 VSS s=2900,158 d=5800,316 l=40 w=100 x=-7334 y=88694 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.NAND_MAGIC_0.OUT divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=20729 y=-22606 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_3.IN_1 VSS s=4933760,8904 l=2000 w=2000 x=14277 y=16079 sky130_fd_pr__cap_mim_m3_1
x divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a1 a_n10398_105632# divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=-10397 y=105886 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD2 a_85050_n42487# divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=85304 y=-42486 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a1 a_n10496_64892# divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=-10495 y=65146 sky130_fd_pr__nfet_01v8
x S5 ANALOG_MUX_MAG_3.TG_ANALOG_MUX_0.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=21156 y=-866 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD1 divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a1 VSS VSS s=5800,258 d=5800,258 l=40 w=200 x=57361 y=-24120 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a3 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=54974 y=-42069 sky130_fd_pr__nfet_01v8
x a_n364_n37713# divider_top_1.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_0.VOUT VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-265 y=-37642 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD1 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=71582 y=-21912 sky130_fd_pr__pfet_01v8
x divider_top_1.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_1.MUX_1_0.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-17455 y=-42159 sky130_fd_pr__pfet_01v8
x a_n9348_79577# VDD divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.VOUT VDD s=34800,1316 d=34800,1316 l=40 w=600 x=-8709 y=79660 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a3 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=-8297 y=78693 sky130_fd_pr__pfet_01v8
x S7 VSS ANALOG_MUX_MAG_6.inverter_0.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=62831 y=-3317 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.B VDD a_5301_n59829# VDD s=5800,258 d=5800,258 l=40 w=200 x=6235 y=-59802 sky130_fd_pr__pfet_01v8
x VSS VSS a_n21292_n56754# VSS s=8700,358 d=8700,358 l=40 w=300 x=-21135 y=-56753 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK VDD divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VDD s=11600,516 d=5800,258 l=40 w=200 x=-5683 y=-40381 sky130_fd_pr__pfet_01v8
x divider_top_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT divider_top_0.DFF_MAG_0.TG_MAGIC_1.IN divider_top_0.DFF_MAG_0.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=11991 y=-27162 sky130_fd_pr__pfet_01v8
x divider_top_0.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_0.MUX_1_2.a4 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=-16958 y=-21266 sky130_fd_pr__pfet_01v8
x divider_top_0.MUX_1_1.IN2 divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-14798 y=-18596 sky130_fd_pr__pfet_01v8
x divider_top_3.P0 VSS a_n17714_n59733# VSS s=8700,358 d=8700,358 l=40 w=300 x=-17557 y=-59732 sky130_fd_pr__nfet_01v8
x divider_top_0.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_0.MUX_1_0.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-18349 y=-25568 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a4 VSS a_37693_n42858# VSS s=17400,716 d=8700,358 l=40 w=300 x=37653 y=-42857 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_1.B divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=4073 y=-41666 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.NAND_MAGIC_0.OUT divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-9075 y=53846 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a3 VDD s=5800,316 d=2900,158 l=40 w=100 x=48550 y=-25312 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_0.CLK divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.CLK VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-8873 y=-41052 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.inverter_2_0.VIN VSS divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a4 VSS s=2900,158 d=5800,316 l=40 w=100 x=64833 y=-37390 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD1 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=54391 y=-41010 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=22265 y=-38174 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a1 a_36351_n24007# divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=36605 y=-24006 sky130_fd_pr__nfet_01v8
x a_n9135_118423# VSS a_n9109_118463# VSS s=29000,1116 d=14500,558 l=40 w=500 x=-9108 y=118423 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=-11044 y=74195 sky130_fd_pr__pfet_01v8
x divider_top_0.CLK divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-5574 y=-21922 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_0.TG_MAGIC_0.inverter_0.OUT divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_2.DivideBy2_magic_0.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-11295 y=22052 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_0.CLK divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.CLK VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=-9767 y=-24461 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD2 divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=66187 y=-25413 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.inverter_0.OUT divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.IN divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-11949 y=-58140 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a1 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=28863 y=-41123 sky130_fd_pr__pfet_01v8
x a_4598_n37704# VDD divider_top_1.divider_magic_0/P3_Gen_magic_0.3_in_and_out_p3 VDD s=11600,516 d=5800,258 l=40 w=200 x=4598 y=-37633 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a1 divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.inverter_2_0.VIN a_31579_n24027# VSS s=8700,358 d=17400,716 l=40 w=300 x=31931 y=-24026 sky130_fd_pr__nfet_01v8
x D19 a_n19923_n59440# divider_top_3.3AND_MAGIC_0.B VDD s=11600,458 d=23200,916 l=40 w=400 x=-19555 y=-59439 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-7783 y=28033 sky130_fd_pr__nfet_01v8
x divider_top_0.CLK divider_top_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=12602 y=-26797 sky130_fd_pr__nfet_01v8
x a_74865_n22678# a_75237_n22678# a_75335_n22678# VSS s=29000,1116 d=29000,1116 l=40 w=500 x=75295 y=-22677 sky130_fd_pr__nfet_01v8
x divider_top_0.P2 VDD a_n8648_n23941# VDD s=34800,1316 d=17400,658 l=40 w=600 x=-8280 y=-23940 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK VDD divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.inverter_0.OUT VDD s=11600,516 d=5800,258 l=40 w=200 x=-2280 y=-57054 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.VOUT VSS a_n9135_117972# VSS s=17400,716 d=17400,716 l=40 w=300 x=-9108 y=117502 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.inverter_0.OUT divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-12750 y=-35102 sky130_fd_pr__pfet_01v8
x divider_top_3.MUX_1_0.AND_1_0.inverter_2_0.VIN VSS divider_top_3.MUX_1_0.a3 VSS s=2900,158 d=5800,316 l=40 w=100 x=-16752 y=-60039 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a3 a_45768_n22241# a_45866_n22853# VDD s=34800,1316 d=17400,658 l=40 w=600 x=46037 y=-22240 sky130_fd_pr__pfet_01v8
x OUT divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.IN divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-4582 y=-38513 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a1 a_n10465_61224# divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=-10464 y=61478 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_2.D1 divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.IN1 VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=40104 y=-21759 sky130_fd_pr__pfet_01v8
x a_86885_9077# a_86453_9077# a_87053_8911# VSS s=30240,1004 d=30240,1004 l=168 w=0 x=86885 y=9077 sky130_fd_pr__res_xhigh_po_0p35
x divider_top_2.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT divider_top_2.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_2.DFF_MAG_0.TG_MAGIC_2.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-12243 y=48712 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.inverter_2_0.VIN VSS divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a4 VSS s=5800,316 d=2900,158 l=40 w=100 x=86814 y=-40819 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a3 a_28457_n25644# a_28555_n26256# VDD s=34800,1316 d=17400,658 l=40 w=600 x=28726 y=-25643 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.inverter_2_0.VIN VSS divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a4 VSS s=5800,316 d=2900,158 l=40 w=100 x=-7251 y=106405 sky130_fd_pr__nfet_01v8
x a_52002_1826# VDD OUTB VDD s=11600,458 d=11600,458 l=60 w=400 x=57586 y=2634 sky130_fd_pr__pfet_01v8
x divider_top_3.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_3.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=13195 y=-60561 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_0.CLK divider_top_1.DivideBy2_magic_0.TG_MAGIC_1.OUT divider_top_1.DivideBy2_magic_0.TG_MAGIC_1.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-9658 y=-40444 sky130_fd_pr__nfet_01v8
x divider_top_0.LD VDD a_23061_n24804# VDD s=40600,1516 d=20300,758 l=40 w=700 x=23021 y=-24803 sky130_fd_pr__pfet_01v8
x divider_top_2.MUX_1_1.IN2 VSS divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-5345 y=18416 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.IN1 divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=49038 y=-24613 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=47388 y=-55832 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.inverter_2_0.VIN VSS divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a3 VSS s=5800,316 d=2900,158 l=40 w=100 x=32746 y=-60195 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a3 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=40581 y=-42095 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=23833 y=-39197 sky130_fd_pr__pfet_01v8
x D9 VSS a_n13204_36368# VSS s=11600,516 d=11600,516 l=40 w=200 x=-13203 y=36328 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD1 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a1 VDD s=11600,516 d=5800,258 l=40 w=200 x=53505 y=-20966 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.CLK divider_top_3.DivideBy2_magic_1.TG_MAGIC_1.OUT divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-9761 y=-54186 sky130_fd_pr__nfet_01v8
x a_8724_1049# VDD UP_OUT VDD s=11600,458 d=11600,458 l=60 w=400 x=11476 y=1857 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT divider_top_0.P3 VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=-7218 y=-21034 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_4.D1 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.IN1 VDD s=17400,716 d=8700,358 l=40 w=300 x=58067 y=-21764 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_1.CLK divider_top_2.DivideBy2_magic_1.TG_MAGIC_2.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-6003 y=20159 sky130_fd_pr__nfet_01v8
x D8 a_n6561_10971# a_n6561_10873# VSS s=8700,358 d=17400,716 l=40 w=300 x=-6560 y=11029 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_4.inverter_0.OUT ANALOG_MUX_MAG_4.IN_1 ANALOG_MUX_MAG_4.OUT VSS s=5800,258 d=5800,258 l=40 w=200 x=6253 y=1667 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN VDD divider_top_3.LD VDD s=5800,258 d=5800,258 l=40 w=200 x=22738 y=-59576 sky130_fd_pr__pfet_01v8
x divider_top_1.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_1.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_1.DFF_MAG_0.TG_MAGIC_3.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=15291 y=-43338 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=30273 y=-59235 sky130_fd_pr__pfet_01v8
x a_n9079_n16599# VSS a_n11097_n16599# VSS s=11600,458 d=11600,458 l=60 w=400 x=-8296 y=-15727 sky130_fd_pr__nfet_01v8
x a_n15003_n16599# VSS DIV_OUT VSS s=11600,458 d=11600,458 l=60 w=400 x=-10420 y=-15727 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_1.VOUT a_n511_n24484# a_n202_n24484# VSS s=17400,716 d=8700,358 l=40 w=300 x=-241 y=-24483 sky130_fd_pr__nfet_01v8
x D16 VDD divider_top_3.MUX_1_1.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=-12444 y=-57174 sky130_fd_pr__pfet_01v8
x a_8683_n1707# VDD DN_OUT VDD s=11600,458 d=11600,458 l=60 w=400 x=13795 y=-898 sky130_fd_pr__pfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=50220 y=22172 sky130_fd_pr__cap_mim_m3_1
x divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a1 a_73017_n40520# divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=73271 y=-40519 sky130_fd_pr__nfet_01v8
x divider_top_3.MUX_1_0.a1 VDD divider_top_3.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=-16460 y=-61169 sky130_fd_pr__pfet_01v8
x divider_top_0.CLK divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-2874 y=-24120 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD1 divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=44397 y=-24453 sky130_fd_pr__pfet_01v8
x F_IN a_n8881_114005# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=-8880 y=114063 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-7772 y=54880 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a1 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=73982 y=-55714 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.inverter_2_0.VIN VSS divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a4 VSS s=5800,316 d=2900,158 l=40 w=100 x=38525 y=-55562 sky130_fd_pr__nfet_01v8
x divider_top_0.CLK VDD divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_0.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-2481 y=-21034 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.IN divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT VDD s=2900,158 d=5800,316 l=40 w=100 x=-5084 y=-23705 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=59247 y=-59980 sky130_fd_pr__pfet_01v8
x a_23462_n59506# divider_top_3.7b_counter_new_0.LD3 VDD VDD s=20300,758 d=40600,1516 l=40 w=700 x=23920 y=-59505 sky130_fd_pr__pfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=23620 y=67068 sky130_fd_pr__cap_mim_m3_1
x divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a4 VDD a_46466_n38832# VDD s=34800,1316 d=17400,658 l=40 w=600 x=46426 y=-38831 sky130_fd_pr__pfet_01v8
x VDD VDD VDD VDD d=11600,516 l=100 w=200 x=34218 y=1460 sky130_fd_pr__pfet_01v8
x a_49526_n26337# VDD divider_top_0.Q3 VDD s=34800,1316 d=34800,1316 l=40 w=600 x=50007 y=-25724 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_1.A divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT a_3023_n21705# VSS s=8700,358 d=8700,358 l=40 w=300 x=3179 y=-21704 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_0.A VDD divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT VDD s=17400,716 d=8700,358 l=40 w=300 x=2174 y=-41668 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_0.OUT a_15492_9147# VDD VDD s=9280,436 d=9280,436 l=60 w=160 x=15726 y=8900 sky130_fd_pr__pfet_01v8
x OUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=24029 y=-38782 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.inverter_2_0.VIN VSS divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a3 VSS s=5800,316 d=2900,158 l=40 w=100 x=-11864 y=105398 sky130_fd_pr__nfet_01v8
x OUTB divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-1986 y=-58492 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD2 divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=85402 y=-41949 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.NAND_MAGIC_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=21836 y=-56893 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.IN1 a_76685_n40551# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=76743 y=-40550 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a4 VDD a_68781_n60327# VDD s=34800,1316 d=17400,658 l=40 w=600 x=68741 y=-60326 sky130_fd_pr__pfet_01v8
x a_n13836_34190# a_n13810_33356# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-13809 y=34288 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a1 divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=68587 y=-59215 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK VSS divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=20522 y=-38832 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-8297 y=78301 sky130_fd_pr__pfet_01v8
x S4 VSS ANALOG_MUX_MAG_5.inverter_0.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=19840 y=2898 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=73190 y=-21013 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.IN divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-1179 y=-58407 sky130_fd_pr__pfet_01v8
x OUTB divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=22327 y=-56285 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.CLK divider_top_3.DivideBy2_magic_1.TG_MAGIC_0.inverter_0.OUT VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=-9248 y=-54616 sky130_fd_pr__pfet_01v8
x a_5564_n21262# divider_top_0.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.C a_5553_n21054# VDD s=5800,258 d=11600,516 l=40 w=200 x=5709 y=-21053 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK VDD divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=24030 y=-37894 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_0.P2 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-7022 y=-24728 sky130_fd_pr__nfet_01v8
x a_n28666_n59094# a_n28666_n58622# VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=-27831 y=-58901 sky130_fd_pr__pfet_01v8
x VCO_0.INV_1_mag_1.IN VDD VCO_0.INV_1_mag_1.OUT VDD s=23200,916 d=11600,458 l=100 w=400 x=36832 y=506 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a1 divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.inverter_2_0.VIN a_64567_n58648# VSS s=8700,358 d=17400,716 l=40 w=300 x=64919 y=-58647 sky130_fd_pr__nfet_01v8
x divider_top_3.Q2 a_19176_n57204# a_18866_n57204# VDD s=17400,658 d=34800,1316 l=40 w=600 x=19234 y=-57203 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=57403 y=-1084 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a4 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-10704 y=106495 sky130_fd_pr__nfet_01v8
x a_51002_2634# a_51530_1826# VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=51898 y=2634 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT VSS divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_1.VOUT VSS s=2900,158 d=2900,158 l=40 w=100 x=2570 y=-21197 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a1 a_37057_n37145# divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=37311 y=-37144 sky130_fd_pr__nfet_01v8
x OUT VDD divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_0.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-1783 y=-37625 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_2.D1 divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.IN1 VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=-8228 y=73417 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_1.DivideBy2_magic_0.Q VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-14002 y=-41432 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-11716 y=87687 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT VSS divider_top_2.P2 VSS s=2900,158 d=2900,158 l=40 w=100 x=-11197 y=26192 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a3 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=40875 y=-41864 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK VDD divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VDD s=11600,516 d=5800,258 l=40 w=200 x=21029 y=-57323 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.IN divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT VDD s=2900,158 d=5800,316 l=40 w=100 x=-983 y=-58407 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.CLK divider_top_1.DivideBy2_magic_1.TG_MAGIC_1.OUT divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=-10268 y=-36075 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a3 a_87396_n60884# a_87298_n60272# VDD s=17400,658 d=34800,1316 l=40 w=600 x=87665 y=-60271 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT VSS divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN VSS s=2900,158 d=5800,316 l=40 w=100 x=23164 y=-56943 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.inverter_2_0.VIN VSS divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a3 VSS s=2900,158 d=5800,316 l=40 w=100 x=28571 y=-42053 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD3 divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=37113 y=-56692 sky130_fd_pr__pfet_01v8
x F_IN a_n6500_14198# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=-6499 y=14256 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a4 VDD s=5800,316 d=2900,158 l=40 w=100 x=65242 y=-55732 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD1 divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a1 VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=57655 y=-24450 sky130_fd_pr__pfet_01v8
x divider_top_2.MUX_1_0.SEL VDD divider_top_2.MUX_1_0.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=-12965 y=14478 sky130_fd_pr__pfet_01v8
x VCO_0.INV_1_mag_1.IN VSS VCO_0.INV_1_mag_1.OUT VSS s=11600,458 d=11600,458 l=100 w=400 x=37148 y=-149 sky130_fd_pr__nfet_01v8
x VSS VSS divider_top_3.3AND_MAGIC_0.C VSS s=11600,516 d=5800,258 l=40 w=200 x=-18959 y=-59932 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT VSS divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN VSS s=2900,158 d=5800,316 l=40 w=100 x=-8710 y=55076 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a1 divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=41069 y=-41165 sky130_fd_pr__pfet_01v8
x OUTB VDD divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-3976 y=-59810 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a4 VDD a_n8676_88279# VDD s=34800,1316 d=17400,658 l=40 w=600 x=-8675 y=88239 sky130_fd_pr__pfet_01v8
x a_7724_1857# a_8252_1049# VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=8620 y=1857 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_3.IN_1 VSS s=4933760,8904 l=2000 w=2000 x=4997 y=13467 sky130_fd_pr__cap_mim_m3_1
x divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a1 divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.inverter_2_0.VIN a_n10398_105632# VSS s=8700,358 d=17400,716 l=40 w=300 x=-10397 y=105984 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.A a_3900_n25127# a_4451_n24493# VSS s=17400,716 d=8700,358 l=40 w=300 x=4411 y=-24492 sky130_fd_pr__nfet_01v8
x divider_top_3.Q3 VDD a_7714_n55994# VDD s=11600,516 d=5800,258 l=40 w=200 x=8603 y=-55755 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a1 divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=64224 y=-37620 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a1 divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.inverter_2_0.VIN a_n10496_64892# VSS s=8700,358 d=17400,716 l=40 w=300 x=-10495 y=65244 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a3 a_29163_n38782# a_29261_n39394# VDD s=34800,1316 d=17400,658 l=40 w=600 x=29432 y=-38781 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_3.D1 VSS divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.IN1 VSS s=17400,716 d=17400,716 l=40 w=300 x=-9263 y=82280 sky130_fd_pr__nfet_01v8
x a_n11097_n16599# a_n15003_n16599# VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=-9798 y=-16535 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_1.CLK VDD divider_top_0.DivideBy2_magic_1.TG_MAGIC_1.inverter_0.OUT VDD s=5800,258 d=11600,516 l=40 w=200 x=-11163 y=-18596 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=63931 y=-24483 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a3 a_56457_n60974# a_56359_n60362# VDD s=17400,658 d=34800,1316 l=40 w=600 x=56726 y=-60361 sky130_fd_pr__pfet_01v8
x divider_top_1.AND_1_0.VOUT VSS a_n20222_n38618# VSS s=8700,358 d=17400,716 l=40 w=300 x=-20065 y=-38617 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_1.CLK VDD divider_top_2.DivideBy2_magic_1.TG_MAGIC_1.inverter_0.OUT VDD s=5800,258 d=11600,516 l=40 w=200 x=-5065 y=22149 sky130_fd_pr__pfet_01v8
x a_n2446_n19011# VSS a_n2359_n19409# VSS s=11600,516 d=11600,516 l=40 w=200 x=-2398 y=-19408 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD3 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=28797 y=-55652 sky130_fd_pr__pfet_01v8
x divider_top_3.3AND_MAGIC_1.A a_n19209_n56730# a_n19421_n56022# VSS s=8700,358 d=17400,716 l=40 w=300 x=-18743 y=-56729 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_1.CLK divider_top_3.DivideBy2_magic_1.TG_MAGIC_1.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-9860 y=-53578 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_0.CLK VDD divider_top_1.DivideBy2_magic_0.TG_MAGIC_1.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-10661 y=-40114 sky130_fd_pr__pfet_01v8
x divider_top_0.MUX_1_2.SEL a_n19115_n20031# divider_top_0.MUX_1_2.AND_1_0.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=-18860 y=-20030 sky130_fd_pr__nfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=50220 y=33396 sky130_fd_pr__cap_mim_m3_1
x divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a4 VDD a_83638_n56788# VDD s=34800,1316 d=17400,658 l=40 w=600 x=83598 y=-56787 sky130_fd_pr__pfet_01v8
x a_8211_n1707# VDD a_8683_n1707# VDD s=11600,458 d=11600,458 l=60 w=400 x=10951 y=-898 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.VOUT a_47760_n21999# a_47760_n22795# VDD s=29000,1116 d=14500,558 l=40 w=500 x=48087 y=-21998 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=37814 y=-41135 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD3 VSS divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a1 VSS s=5800,258 d=11600,516 l=40 w=200 x=36436 y=-37222 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD2 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a1 VDD s=11600,516 d=5800,258 l=40 w=200 x=62251 y=-24353 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=58642 y=-41869 sky130_fd_pr__pfet_01v8
x divider_top_1.3AND_MAGIC_1.A a_n20124_n37911# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-19673 y=-37910 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_6.D1 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.IN1 VDD s=17400,716 d=8700,358 l=40 w=300 x=-8150 y=109287 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD1 a_53413_n25986# divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=53667 y=-25985 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.NAND_MAGIC_0.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-9075 y=53944 sky130_fd_pr__pfet_01v8
x divider_top_0.CLK divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_0.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-2579 y=-21314 sky130_fd_pr__nfet_01v8
x divider_top_0.DivideBy2_magic_0.CLK VDD divider_top_0.DivideBy2_magic_0.TG_MAGIC_1.inverter_0.OUT VDD s=11600,516 d=5800,258 l=40 w=200 x=-11555 y=-23523 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_1.B VSS a_4424_n59241# VSS s=8700,358 d=17400,716 l=40 w=300 x=4776 y=-59240 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD3 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=27890 y=-40994 sky130_fd_pr__pfet_01v8
x VSS a_n12420_99148# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=-12419 y=99206 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD3 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a1 VDD s=11600,516 d=5800,258 l=40 w=200 x=36134 y=-41005 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.VOUT a_n9109_118463# divider_top_2.7b_counter_new_0.mod_dff_magic_0.D1 VSS s=14500,558 d=29000,1116 l=40 w=500 x=-9108 y=118521 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-11044 y=74293 sky130_fd_pr__pfet_01v8
x a_n3545_n61689# VSS a_n3458_n61437# VSS s=11600,516 d=11600,516 l=40 w=200 x=-3497 y=-61436 sky130_fd_pr__nfet_01v8
x D17 VDD a_6955_n53713# VDD s=11600,516 d=5800,258 l=40 w=200 x=8284 y=-53504 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD2 VSS divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a1 VSS s=11600,516 d=5800,258 l=40 w=200 x=81572 y=-37106 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.inverter_2_0.VIN VSS divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a3 VSS s=5800,316 d=2900,158 l=40 w=100 x=-11962 y=64658 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_0.TG_MAGIC_0.inverter_0.OUT divider_top_2.DivideBy2_magic_0.TG_MAGIC_1.OUT divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-11295 y=22150 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.inverter_0.OUT divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-5574 y=-22337 sky130_fd_pr__pfet_01v8
x VSS VSS a_63568_n60622# VSS s=8700,358 d=8700,358 l=40 w=300 x=63724 y=-60621 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD3 divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=31460 y=-41025 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=24365 y=-22241 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT VDD divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=-2823 y=-59810 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_0.Q VSS divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.IN VSS s=5800,316 d=2900,158 l=40 w=100 x=-14394 y=-40394 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK VSS divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-7783 y=28131 sky130_fd_pr__nfet_01v8
x divider_top_0.Q2 a_3303_n19041# VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=4290 y=-19408 sky130_fd_pr__nfet_01v8
x divider_top_0.Q2 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=45280 y=-21129 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.VOUT a_39269_n22756# VDD VDD s=29000,1116 d=29000,1116 l=40 w=500 x=39550 y=-21959 sky130_fd_pr__pfet_01v8
x divider_top_2.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD divider_top_2.MUX_1_0.a3 VDD s=5800,316 d=2900,158 l=40 w=100 x=-12037 y=14865 sky130_fd_pr__pfet_01v8
x divider_top_3.MUX_1_2.AND_1_1.inverter_2_0.VIN VSS divider_top_3.MUX_1_2.a4 VSS s=2900,158 d=5800,316 l=40 w=100 x=-15753 y=-56199 sky130_fd_pr__nfet_01v8
x S2 ANALOG_MUX_MAG_4.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=4855 y=2013 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.CLK divider_top_3.DivideBy2_magic_0.TG_MAGIC_0.inverter_0.OUT VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=-9248 y=-59163 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN VSS divider_top_1.LD VSS s=2900,158 d=5800,316 l=40 w=100 x=22231 y=-41085 sky130_fd_pr__nfet_01v8
x divider_top_1.Q7 VSS divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.NOR_MAGIC_1.VOUT VSS s=11600,516 d=5800,258 l=40 w=200 x=18216 y=-40746 sky130_fd_pr__nfet_01v8
x divider_top_1.AND_1_0.VOUT VDD a_n20124_n37911# VDD s=11600,516 d=5800,258 l=40 w=200 x=-20163 y=-37910 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a1 divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.inverter_2_0.VIN a_41420_n58740# VSS s=8700,358 d=17400,716 l=40 w=300 x=41772 y=-58739 sky130_fd_pr__nfet_01v8
x F_IN divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-8052 y=54043 sky130_fd_pr__nfet_01v8
x VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.OUT VSS Tapered_Buffer_mag_5.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=44753 y=2455 sky130_fd_pr__nfet_01v8
x S6 VDD ANALOG_MUX_MAG_2.TG_ANALOG_MUX_0.inverter_0.OUT VDD s=11600,516 d=5800,258 l=40 w=200 x=-4155 y=-1609 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD3 divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=27102 y=-20950 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.inverter_2_0.VIN VSS divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a3 VSS s=2900,158 d=5800,316 l=40 w=100 x=73690 y=-56644 sky130_fd_pr__nfet_01v8
x divider_top_3.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD divider_top_3.MUX_1_2.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=-16850 y=-55270 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a1 divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.inverter_2_0.VIN a_n10465_61224# VSS s=8700,358 d=17400,716 l=40 w=300 x=-10464 y=61576 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN VSS divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-8052 y=54978 sky130_fd_pr__nfet_01v8
x VSS a_n4248_n35602# VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=-2820 y=-35999 sky130_fd_pr__nfet_01v8
x OUTB VDD divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK VDD s=5800,258 d=5800,258 l=40 w=200 x=20343 y=-57323 sky130_fd_pr__pfet_01v8
x divider_top_2.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT divider_top_2.DFF_MAG_0.TG_MAGIC_2.IN divider_top_2.DFF_MAG_0.TG_MAGIC_3.OUT VDD s=2900,158 d=5800,316 l=40 w=100 x=-12243 y=48810 sky130_fd_pr__pfet_01v8
x divider_top_0.Q5 a_n2141_n18803# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-1328 y=-18802 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a4 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-7251 y=106503 sky130_fd_pr__nfet_01v8
x a_n28666_n57678# VDD OUT_USB VDD s=11600,458 d=11600,458 l=60 w=400 x=-27831 y=-53685 sky130_fd_pr__pfet_01v8
x OUT divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-5389 y=-38563 sky130_fd_pr__nfet_01v8
x a_n5904_34190# a_n5272_33356# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-5271 y=34288 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_1.CLK divider_top_0.DivideBy2_magic_1.TG_MAGIC_2.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-13153 y=-19914 sky130_fd_pr__pfet_01v8
x divider_top_3.Q5 a_n296_n61659# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=691 y=-62042 sky130_fd_pr__pfet_01v8
x divider_top_2.MUX_1_1.IN2 divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-5345 y=18514 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=13620 y=1049 sky130_fd_pr__nfet_01v8
x a_n1748_n35602# VSS a_n1661_n36000# VSS s=11600,516 d=11600,516 l=40 w=200 x=-1700 y=-35999 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a4 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=56267 y=-41140 sky130_fd_pr__pfet_01v8
x divider_top_3.MUX_1_1.IN2 VDD divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.IN VDD s=11600,516 d=5800,258 l=40 w=200 x=-13691 y=-53298 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a1 divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.inverter_2_0.VIN a_28617_n37134# VSS s=8700,358 d=17400,716 l=40 w=300 x=28969 y=-37133 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a4 VDD a_n12077_109846# VDD s=34800,1316 d=17400,658 l=40 w=600 x=-12076 y=109806 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD3 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=39274 y=-25474 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_1.TG_MAGIC_1.inverter_0.OUT divider_top_3.DivideBy2_magic_1.TG_MAGIC_1.IN divider_top_3.DivideBy2_magic_1.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-9249 y=-53213 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_0.CLK divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.CLK VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=-9069 y=-41052 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD1 VSS divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a1 VSS s=5800,258 d=11600,516 l=40 w=200 x=75366 y=-24037 sky130_fd_pr__nfet_01v8
x OUTB VSS divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.inverter_0.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=-4980 y=-56674 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.inverter_0.OUT divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-4876 y=-38928 sky130_fd_pr__pfet_01v8
x a_n11785_n37312# VSS divider_top_1.MUX_1_0.IN1 VSS s=17400,716 d=17400,716 l=40 w=300 x=-11386 y=-37311 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_1.CLK VSS divider_top_2.DivideBy2_magic_1.TG_MAGIC_2.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-6003 y=20257 sky130_fd_pr__nfet_01v8
x a_n13363_1489# PRE_SCALAR VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=-9370 y=767 sky130_fd_pr__nfet_01v8
x VSS divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=75842 y=-41987 sky130_fd_pr__pfet_01v8
x a_73661_n42780# VDD divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.VOUT VDD s=34800,1316 d=34800,1316 l=40 w=600 x=74142 y=-42167 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=-11595 y=115056 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.inverter_0.OUT divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-7418 y=27128 sky130_fd_pr__pfet_01v8
x divider_top_0.MUX_1_2.a3 a_n17472_n19745# VSS VSS s=8700,358 d=17400,716 l=40 w=300 x=-17413 y=-19744 sky130_fd_pr__nfet_01v8
x S2 ANALOG_MUX_MAG_4.TG_ANALOG_MUX_0.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=5705 y=938 sky130_fd_pr__pfet_01v8
x a_19322_n24882# VDD divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.3AND_MAGIC_0.VOUT VDD s=11600,516 d=5800,258 l=40 w=200 x=20412 y=-24881 sky130_fd_pr__pfet_01v8
x divider_top_2.MUX_1_1.a4 VSS a_n8128_21311# VSS s=17400,716 d=8700,358 l=40 w=300 x=-7189 y=20790 sky130_fd_pr__nfet_01v8
x S4 ANALOG_MUX_MAG_5.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=19938 y=2898 sky130_fd_pr__nfet_01v8
x a_47760_n22795# a_48132_n22795# a_48230_n22795# VSS s=29000,1116 d=29000,1116 l=40 w=500 x=48190 y=-22794 sky130_fd_pr__nfet_01v8
x VDD VDD VDD VDD d=11600,516 l=100 w=200 x=27767 y=1468 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_0.inverter_0.OUT divider_top_1.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_0.VOUT divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-2688 y=-37540 sky130_fd_pr__pfet_01v8
x a_1501_n43548# VDD a_741_n43932# VDD s=11600,516 d=5800,258 l=40 w=200 x=1575 y=-43931 sky130_fd_pr__pfet_01v8
x D4 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=62225 y=-25382 sky130_fd_pr__pfet_01v8
x divider_top_1.DFF_MAG_0.TG_MAGIC_3.CLK VSS divider_top_1.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=16098 y=-43388 sky130_fd_pr__nfet_01v8
x ITAIL VSS ITAIL VSS s=46400,1716 d=23200,858 l=800 w=800 x=8226 y=4643 sky130_fd_pr__nfet_01v8_lvt
x PFD_0.PFD_UP_1/PFD_INV_2.OUT VSS ANALOG_MUX_MAG_4.IN_1 VSS s=4872,284 d=4872,284 l=30 w=84 x=2855 y=2001 sky130_fd_pr__nfet_01v8
x divider_top_0.CLK divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=-1893 y=-21314 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a1 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=36605 y=-24543 sky130_fd_pr__pfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=34260 y=44620 sky130_fd_pr__cap_mim_m3_1
x F_IN VSS a_n8881_114005# VSS s=8700,358 d=8700,358 l=40 w=300 x=-8880 y=114161 sky130_fd_pr__nfet_01v8
x D4 a_n21324_n24738# VDD VDD s=11600,458 d=23200,916 l=40 w=400 x=-21265 y=-24737 sky130_fd_pr__pfet_01v8
x D13 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=36108 y=-42034 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_1.TG_MAGIC_1.OUT divider_top_0.DivideBy2_magic_1.inverter_2.IN VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-12000 y=-19914 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_0.VOUT VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=1161 y=-20964 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a1 divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=31931 y=-24563 sky130_fd_pr__pfet_01v8
x a_5301_n59829# VDD divider_top_3.divider_magic_0/P2_Gen_magic_0.3_in_and_out VDD s=11600,516 d=5800,258 l=40 w=200 x=5301 y=-59802 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=-7444 y=116063 sky130_fd_pr__pfet_01v8
x a_n12832_83237# VDD divider_top_2.Q3 VDD s=34800,1316 d=34800,1316 l=40 w=600 x=-12193 y=83320 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=73690 y=-56413 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_0.B divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=3171 y=-55867 sky130_fd_pr__pfet_01v8
x D12 divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=31434 y=-42054 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.C VSS a_5458_n38342# VSS s=8700,358 d=17400,716 l=40 w=300 x=5826 y=-38340 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_0.D1 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=81741 y=-24427 sky130_fd_pr__pfet_01v8
x a_89157_6753# a_88725_6753# a_89325_6587# VSS s=30240,1004 d=30240,1004 l=168 w=0 x=89157 y=6753 sky130_fd_pr__res_xhigh_po_0p35
x D3 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=53471 y=-25448 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a4 VDD a_29155_n42235# VDD s=34800,1316 d=17400,658 l=40 w=600 x=29115 y=-42234 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD2 VSS divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a1 VSS s=11600,516 d=5800,258 l=40 w=200 x=67418 y=-58756 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_0.A a_2819_n59243# divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT VSS s=17400,716 d=8700,358 l=40 w=300 x=2877 y=-59242 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a3 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-11864 y=105496 sky130_fd_pr__nfet_01v8
x divider_top_0.DivideBy2_magic_0.CLK VSS divider_top_0.DivideBy2_magic_0.TG_MAGIC_2.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-13251 y=-24461 sky130_fd_pr__nfet_01v8
x divider_top_1.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT divider_top_1.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_1.LD VDD s=2900,158 d=2900,158 l=40 w=100 x=13397 y=-42365 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.CLK divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.IN divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=-12958 y=-18926 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=24029 y=-39197 sky130_fd_pr__pfet_01v8
x divider_top_2.Q4 VDD a_n13810_33672# VDD s=5800,258 d=5800,258 l=40 w=200 x=-13809 y=34386 sky130_fd_pr__pfet_01v8
x VSS VDD divider_top_1.AND_1_0.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=-21936 y=-38105 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN VDD divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=22870 y=-56005 sky130_fd_pr__pfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=18300 y=16560 sky130_fd_pr__cap_mim_m3_1
x a_n15003_n16599# VSS DIV_OUT VSS s=11600,458 d=11600,458 l=60 w=400 x=-9948 y=-15727 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.VOUT a_57656_n38556# VDD VDD s=14500,558 d=29000,1116 l=40 w=500 x=57714 y=-38555 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.VOUT a_84699_n22640# VSS VSS s=29000,1116 d=29000,1116 l=40 w=500 x=84882 y=-22639 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_0.CLK divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_2.DivideBy2_magic_0.inverter_2.IN VSS s=5800,316 d=2900,158 l=40 w=100 x=-10880 y=19058 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-4224 y=-22352 sky130_fd_pr__pfet_01v8
x OUTB divider_top_3.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_3.DFF_MAG_0.TG_MAGIC_1.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=13294 y=-61449 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.IN1 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=-11043 y=73390 sky130_fd_pr__pfet_01v8
x VSS divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=81538 y=-41918 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a1 divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.inverter_2_0.VIN a_67532_n40568# VSS s=8700,358 d=17400,716 l=40 w=300 x=67884 y=-40567 sky130_fd_pr__nfet_01v8
x VCO_0.Divide_By_2_magic_0.TG_MAGIC_1.OUT VSS VCO_0.Divide_By_2_magic_0.inverter_2.IN VSS s=5800,316 d=2900,158 l=40 w=100 x=41857 y=2455 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=56459 y=-1084 sky130_fd_pr__nfet_01v8
x VSS VSS divider_top_3.3AND_MAGIC_0.B VSS s=11600,516 d=5800,258 l=40 w=200 x=-19864 y=-59931 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=84151 y=-55677 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.inverter_2_0.VIN VSS divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a4 VSS s=2900,158 d=5800,316 l=40 w=100 x=-10704 y=106593 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_0.CLK VSS divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.CLK VSS s=2900,158 d=2900,158 l=40 w=100 x=-10930 y=23839 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a4 VSS a_47259_n61008# VSS s=17400,716 d=8700,358 l=40 w=300 x=47219 y=-61007 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD1 a_72026_n39041# divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=72280 y=-39040 sky130_fd_pr__nfet_01v8
x divider_top_2.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_2.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=-13646 y=48419 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_0.TG_ANALOG_MUX_0.inverter_0.OUT DN_INPUT ANALOG_MUX_MAG_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=6268 y=-1751 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-6087 y=-23790 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_1.P2 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-6324 y=-41699 sky130_fd_pr__pfet_01v8
x D0 divider_top_0.MUX_1_1.a1 VSS VSS s=5800,258 d=5800,258 l=40 w=200 x=-13845 y=-22802 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=-11716 y=87785 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_2.P2 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-11197 y=26290 sky130_fd_pr__nfet_01v8
x a_22061_n24804# VSS divider_top_0.7b_counter_new_0.LD3 VSS s=40600,1516 d=40600,1516 l=40 w=700 x=22421 y=-23918 sky130_fd_pr__nfet_01v8
x D13 divider_top_1.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.A a_6557_n43932# VDD s=5800,258 d=11600,516 l=40 w=200 x=6713 y=-43931 sky130_fd_pr__pfet_01v8
x divider_top_0.CLK divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.IN divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=-5084 y=-21922 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_1.A divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=3179 y=-25075 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_0.CLK divider_top_3.DivideBy2_magic_0.TG_MAGIC_1.OUT divider_top_3.DivideBy2_magic_0.TG_MAGIC_1.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-9347 y=-58555 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.3_in_and_out a_496_n41075# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=766 y=-41075 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD1 a_74988_n25934# divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=75242 y=-25933 sky130_fd_pr__nfet_01v8
x D9 a_n6561_10971# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=-6559 y=10621 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_3.inverter_0.OUT ANALOG_MUX_MAG_3.OUT ANALOG_MUX_MAG_3.IN_1 VSS s=5800,258 d=11600,516 l=40 w=200 x=22194 y=-517 sky130_fd_pr__nfet_01v8
x divider_top_2.MUX_1_2.AND_1_0.inverter_2_0.VIN VSS divider_top_2.MUX_1_2.a3 VSS s=2900,158 d=5800,316 l=40 w=100 x=-6806 y=15159 sky130_fd_pr__nfet_01v8
x F_IN VSS a_n6500_14198# VSS s=8700,358 d=8700,358 l=40 w=300 x=-6499 y=14354 sky130_fd_pr__nfet_01v8
x divider_top_0.DivideBy2_magic_1.inverter_2.IN VSS divider_top_0.DivideBy2_magic_1.TG_MAGIC_1.IN VSS s=5800,316 d=2900,158 l=40 w=100 x=-12392 y=-18876 sky130_fd_pr__nfet_01v8
x OUTB divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-4685 y=-59380 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_1.VOUT a_n364_n37713# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=668 y=-37642 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.inverter_0.OUT divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.IN divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.OUT VDD s=2900,158 d=5800,316 l=40 w=100 x=-12260 y=-35102 sky130_fd_pr__pfet_01v8
x divider_top_2.MUX_1_0.SEL divider_top_2.MUX_1_0.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-12965 y=14576 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.VOUT a_47760_n21999# VDD VDD s=14500,558 d=29000,1116 l=40 w=500 x=47818 y=-21998 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD2 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=81160 y=-24298 sky130_fd_pr__pfet_01v8
x VCO_0.Divide_By_2_magic_0.CLK VCO_0.Divide_By_2_magic_0.inverter_2.IN VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=43523 y=2405 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a4 a_n8676_88279# VDD VDD s=17400,658 d=34800,1316 l=40 w=600 x=-8675 y=88337 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a4 VDD a_74274_n56826# VDD s=34800,1316 d=17400,658 l=40 w=600 x=74234 y=-56825 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.IN divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-1179 y=-56624 sky130_fd_pr__nfet_01v8
x a_n9079_n16599# VDD a_n11097_n16599# VDD s=11600,458 d=11600,458 l=60 w=400 x=-8370 y=-16535 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.inverter_0.OUT divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.IN divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-13154 y=-18511 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD2 divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=84534 y=-24329 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-3526 y=-38943 sky130_fd_pr__pfet_01v8
x D5 a_n2446_n26987# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-1018 y=-27340 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_5.D1 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=64625 y=-59184 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD1 VSS divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a1 VSS s=5800,258 d=11600,516 l=40 w=200 x=45291 y=-40714 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.VOUT a_31625_n39336# VSS VSS s=29000,1116 d=29000,1116 l=40 w=500 x=31808 y=-39335 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a4 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=82546 y=-24197 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_1.TG_MAGIC_0.inverter_0.OUT divider_top_3.DivideBy2_magic_1.TG_MAGIC_1.OUT divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-9761 y=-54601 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=-10966 y=110359 sky130_fd_pr__pfet_01v8
x VCO_0.INV_1_mag_5.OUT VCO_0.Divide_By_2_magic_0.CLK VDD VDD s=11600,458 d=23200,916 l=100 w=400 x=37938 y=1419 sky130_fd_pr__pfet_01v8
x OUTB VSS divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=23729 y=-56943 sky130_fd_pr__nfet_01v8
x divider_top_3.Q2 a_4260_n53505# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=5072 y=-53504 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a3 a_41361_n42889# a_41263_n42277# VDD s=17400,658 d=34800,1316 l=40 w=600 x=41630 y=-42276 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD2 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=81866 y=-37436 sky130_fd_pr__pfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=34260 y=55844 sky130_fd_pr__cap_mim_m3_1
x divider_top_2.7b_counter_new_0.mod_dff_magic_6.D1 divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.IN1 VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=-8150 y=109385 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=77450 y=-41088 sky130_fd_pr__pfet_01v8
x divider_top_2.Q4 VDD a_n13836_34190# VDD s=11600,516 d=5800,258 l=40 w=200 x=-13809 y=35005 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a4 a_72865_n25577# VDD VDD s=17400,658 d=34800,1316 l=40 w=600 x=72923 y=-25576 sky130_fd_pr__pfet_01v8
x VSS VSS a_n12420_99148# VSS s=8700,358 d=8700,358 l=40 w=300 x=-12419 y=99304 sky130_fd_pr__nfet_01v8
x D12 divider_top_1.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_5.B VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-5969 y=-36342 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=-11044 y=74391 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_2.inverter_0.OUT ANALOG_MUX_MAG_2.OUT divider_top_0.OUT1 VSS s=5800,258 d=5800,258 l=40 w=200 x=-3411 y=-880 sky130_fd_pr__nfet_01v8
x a_8724_1049# VDD UP_OUT VDD s=11600,458 d=11600,458 l=60 w=400 x=12656 y=1857 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.VOUT a_67583_n57397# VSS VSS s=29000,1116 d=29000,1116 l=40 w=500 x=67766 y=-57396 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a3 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-11962 y=64756 sky130_fd_pr__nfet_01v8
x divider_top_0.DivideBy2_magic_1.TG_MAGIC_2.inverter_0.OUT divider_top_0.DivideBy2_magic_1.inverter_2.IN divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-13960 y=-19899 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.IN divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=-983 y=-56624 sky130_fd_pr__nfet_01v8
x VSS a_n1443_n35394# divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_1.B VDD s=11600,516 d=5800,258 l=40 w=200 x=-1384 y=-35393 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD1 divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=-11917 y=87078 sky130_fd_pr__pfet_01v8
x divider_top_1.DFF_MAG_0.TG_MAGIC_2.IN VDD divider_top_1.DFF_MAG_0.TG_MAGIC_1.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=14235 y=-43768 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a3 VDD s=5800,316 d=2900,158 l=40 w=100 x=54778 y=-41838 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.IN divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT VDD s=5800,316 d=2900,158 l=40 w=100 x=-2274 y=-40296 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.VOUT VSS a_39595_n39347# VSS s=17400,716 d=17400,716 l=40 w=300 x=39555 y=-39346 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a1 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=37311 y=-37681 sky130_fd_pr__pfet_01v8
x divider_top_2.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_2.MUX_1_0.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-12037 y=14963 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a3 a_59324_n42282# a_59422_n42894# VDD s=34800,1316 d=17400,658 l=40 w=600 x=59593 y=-42281 sky130_fd_pr__pfet_01v8
x divider_top_0.P2 divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-6924 y=-24070 sky130_fd_pr__nfet_01v8
x a_8683_n1707# VDD DN_OUT VDD s=11600,458 d=23200,916 l=60 w=400 x=14975 y=-898 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.inverter_2_0.VIN VSS divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a3 VSS s=2900,158 d=5800,316 l=40 w=100 x=36313 y=-25473 sky130_fd_pr__nfet_01v8
x divider_top_3.AND_1_0.VOUT VSS a_n19519_n56729# VSS s=8700,358 d=17400,716 l=40 w=300 x=-19362 y=-56728 sky130_fd_pr__nfet_01v8
x OUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=19542 y=-38832 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.IN VDD s=5800,316 d=2900,158 l=40 w=100 x=-7687 y=52942 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.IN divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT VDD s=2900,158 d=5800,316 l=40 w=100 x=-10174 y=28228 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-5890 y=-21364 sky130_fd_pr__nfet_01v8
x divider_top_0.CLK divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.IN divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=-2384 y=-24120 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.CLK divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_3.DivideBy2_magic_1.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-10055 y=-54186 sky130_fd_pr__nfet_01v8
x F_IN VSS divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-8052 y=54141 sky130_fd_pr__nfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=18300 y=27784 sky130_fd_pr__cap_mim_m3_1
x divider_top_3.7b_counter_new_0.LD1 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a1 VDD s=11600,516 d=5800,258 l=40 w=200 x=72813 y=-55585 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD1 divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=76064 y=-40958 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.CLK divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.IN divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-13350 y=-23853 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD3 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=40897 y=-59147 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a4 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=38615 y=-59015 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_6.D1 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.IN1 VDD s=17400,716 d=8700,358 l=40 w=300 x=77375 y=-56383 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_0.CLK divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_1.DivideBy2_magic_0.inverter_2.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-13360 y=-41002 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=64127 y=-24483 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.inverter_2_0.VIN VSS divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a4 VSS s=2900,158 d=5800,316 l=40 w=100 x=-7251 y=106601 sky130_fd_pr__nfet_01v8
x divider_top_2.Q4 VDD a_n5272_33672# VDD s=5800,258 d=5800,258 l=40 w=200 x=-5271 y=34386 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_1.CLK divider_top_3.DivideBy2_magic_1.TG_MAGIC_2.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-11752 y=-54236 sky130_fd_pr__nfet_01v8
x VSS a_66533_n42542# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=66591 y=-42541 sky130_fd_pr__nfet_01v8
x OUT divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-1784 y=-40711 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT VSS divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN VSS s=5800,316 d=2900,158 l=40 w=100 x=-8710 y=57384 sky130_fd_pr__nfet_01v8
x divider_top_2.MUX_1_1.IN2 VSS divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.IN VSS s=2900,158 d=5800,316 l=40 w=100 x=-5345 y=18612 sky130_fd_pr__nfet_01v8
x divider_top_0.CLK a_n19115_n20031# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=-19056 y=-20030 sky130_fd_pr__nfet_01v8
x a_50799_n3324# VDD a_51327_n4132# VDD s=11600,458 d=11600,458 l=60 w=400 x=52049 y=-3323 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.inverter_2_0.VIN VSS divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a4 VSS s=2900,158 d=5800,316 l=40 w=100 x=33941 y=-59035 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.CLK divider_top_3.DivideBy2_magic_0.TG_MAGIC_1.OUT divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=-9565 y=-59113 sky130_fd_pr__nfet_01v8
x F_IN VSS divider_top_2.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-12608 y=47709 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=45282 y=-21828 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_0.CLK divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_0.DivideBy2_magic_0.inverter_2.IN VSS s=5800,316 d=2900,158 l=40 w=100 x=-14254 y=-24411 sky130_fd_pr__nfet_01v8
x OUTB divider_top_3.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_0.VOUT divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-1985 y=-56066 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a3 a_n12077_109846# a_n12715_110342# VDD s=34800,1316 d=17400,658 l=40 w=600 x=-12076 y=110115 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD3 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=28086 y=-40994 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a4 a_n12077_109846# VDD VDD s=17400,658 d=34800,1316 l=40 w=600 x=-12076 y=109904 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_1.inverter_0.OUT ANALOG_MUX_MAG_1.TG_ANALOG_MUX_1.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-2393 y=1837 sky130_fd_pr__pfet_01v8
x D17 a_36753_n60683# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=36811 y=-60682 sky130_fd_pr__nfet_01v8
x a_91429_6919# a_90997_6753# a_91597_6919# VSS s=30240,1004 d=30240,1004 l=168 w=0 x=91429 y=6919 sky130_fd_pr__res_xhigh_po_0p35
x divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=33336 y=-41155 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_1.CLK divider_top_2.DivideBy2_magic_1.TG_MAGIC_2.inverter_0.OUT VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=-6003 y=20355 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=55373 y=-24549 sky130_fd_pr__pfet_01v8
x D6 divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=84508 y=-25358 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD2 divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=67418 y=-59086 sky130_fd_pr__pfet_01v8
x divider_top_1.Q6 VDD a_n3943_n35394# VDD s=5800,258 d=5800,258 l=40 w=200 x=-3228 y=-35393 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a3 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=-11595 y=115154 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.inverter_0.OUT divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-7418 y=27226 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=83146 y=-41019 sky130_fd_pr__pfet_01v8
x D12 VDD divider_top_1.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_5.B VDD s=11600,516 d=5800,258 l=40 w=200 x=-6263 y=-36722 sky130_fd_pr__pfet_01v8
x VCO_0.INV_1_mag_3.IN VSS VCO_0.INV_1_mag_3.OUT VSS s=23200,916 d=11600,458 l=100 w=400 x=30376 y=-215 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-11731 y=64658 sky130_fd_pr__pfet_01v8
x a_n7446_n19011# VSS a_n7359_n19409# VSS s=11600,516 d=11600,516 l=40 w=200 x=-7398 y=-19408 sky130_fd_pr__nfet_01v8
x divider_top_3.MUX_1_0.SEL divider_top_3.MUX_1_0.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-17335 y=-61198 sky130_fd_pr__pfet_01v8
x D6 divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_0.A a_n4641_n18803# VDD s=5800,258 d=11600,516 l=40 w=200 x=-4484 y=-18802 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT VDD divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=-4420 y=-25108 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT VDD divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=-3019 y=-59810 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT divider_top_3.P3 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-5621 y=-55736 sky130_fd_pr__pfet_01v8
x divider_top_3.Q4 a_1542_n54111# divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_1.A VSS s=11600,516 d=11600,516 l=40 w=200 x=2572 y=-54110 sky130_fd_pr__nfet_01v8
x a_54_n19011# VSS a_141_n19409# VSS s=11600,516 d=11600,516 l=40 w=200 x=101 y=-19408 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.inverter_2_0.VIN VSS divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a3 VSS s=2900,158 d=5800,316 l=40 w=100 x=-8428 y=96449 sky130_fd_pr__nfet_01v8
x a_n13836_38914# VSS a_n13204_38954# VSS s=11600,516 d=11600,516 l=40 w=200 x=-13203 y=38914 sky130_fd_pr__nfet_01v8
x VSS VDD divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=-11865 y=108359 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_0.A a_n8172_34731# divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT VSS s=17400,716 d=8700,358 l=40 w=300 x=-8171 y=34789 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=57521 y=-1084 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD3 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a1 VDD s=11600,516 d=5800,258 l=40 w=200 x=-7419 y=60317 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a1 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=76241 y=-24496 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK VSS divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-4784 y=-58772 sky130_fd_pr__nfet_01v8
x divider_top_3.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD divider_top_3.MUX_1_2.a3 VDD s=5800,316 d=2900,158 l=40 w=100 x=-17046 y=-55270 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a3 VDD s=5800,316 d=2900,158 l=40 w=100 x=40385 y=-41864 sky130_fd_pr__pfet_01v8
x VCO_0.Divide_By_2_magic_0.CLK VCO_0.Divide_By_2_magic_0.TG_MAGIC_1.inverter_0.OUT VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=41412 y=1797 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=36313 y=-25242 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD2 divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a1 VSS VSS s=5800,258 d=5800,258 l=40 w=200 x=-7039 y=95768 sky130_fd_pr__nfet_01v8
x a_51327_n4132# a_51799_n4132# VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=52329 y=-4131 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a4 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=-7444 y=116161 sky130_fd_pr__pfet_01v8
x OUTB divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_0.inverter_0.OUT VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=-1374 y=-56016 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK VDD divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VDD s=5800,258 d=11600,516 l=40 w=200 x=20020 y=-22621 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=58845 y=-24580 sky130_fd_pr__pfet_01v8
x OUT a_n18417_n36622# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=-18358 y=-36621 sky130_fd_pr__nfet_01v8
x Tapered_Buffer_mag_5.IN VDD VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=44851 y=1417 sky130_fd_pr__pfet_01v8
x a_n26846_n39533# OUT_CORE VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=-26819 y=-37762 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a1 a_81691_n20438# divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=81945 y=-20437 sky130_fd_pr__nfet_01v8
x divider_top_3.Q7 a_n5296_n53743# VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=-4308 y=-54110 sky130_fd_pr__nfet_01v8
x F_IN divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_0.inverter_0.OUT VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=-7783 y=30929 sky130_fd_pr__nfet_01v8
x mirror_mag_0.G_source_up VDD mirror_mag_0.G_source_up VDD s=46400,1716 d=23200,858 l=800 w=800 x=8190 y=6696 sky130_fd_pr__pfet_01v8_lvt
x divider_top_0.7b_counter_new_0.LD1 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a1 VDD s=11600,516 d=5800,258 l=40 w=200 x=57165 y=-24450 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.inverter_2_0.VIN VSS divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a3 VSS s=2900,158 d=5800,316 l=40 w=100 x=-11864 y=105594 sky130_fd_pr__nfet_01v8
x divider_top_3.Q5 VDD a_n740_n53505# VDD s=5800,258 d=5800,258 l=40 w=200 x=-25 y=-53504 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-28639 y=-54373 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=25766 y=-57323 sky130_fd_pr__pfet_01v8
x divider_top_2.Q3 VSS divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.3_INPUT_NOR_MAG_0.VOUT VSS s=11600,516 d=5800,258 l=40 w=200 x=-8006 y=50836 sky130_fd_pr__nfet_01v8
x divider_top_2.Q4 a_n13810_33672# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-13809 y=34484 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD1 VSS divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a1 VSS s=5800,258 d=11600,516 l=40 w=200 x=48261 y=-24154 sky130_fd_pr__nfet_01v8
x D13 divider_top_1.3AND_MAGIC_0.A VSS VSS s=5800,258 d=5800,258 l=40 w=200 x=-21675 y=-42163 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_6.inverter_0.OUT VDD ANALOG_MUX_MAG_6.TG_ANALOG_MUX_1.inverter_0.OUT VDD s=11600,516 d=5800,258 l=40 w=200 x=63289 y=-3037 sky130_fd_pr__pfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=66180 y=10948 sky130_fd_pr__cap_mim_m3_1
x divider_top_1.P0 divider_top_1.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=-18260 y=-42158 sky130_fd_pr__pfet_01v8
x divider_top_1.MUX_1_0.VOUT a_n17418_n38596# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=-17359 y=-38595 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_0.TG_MAGIC_1.OUT divider_top_1.DivideBy2_magic_0.inverter_2.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-11498 y=-41432 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.inverter_2_0.VIN VSS divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a3 VSS s=2900,158 d=5800,316 l=40 w=100 x=75949 y=-25426 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a4 VDD s=5800,316 d=2900,158 l=40 w=100 x=29987 y=-55782 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD1 divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=76038 y=-41987 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-4581 y=-37905 sky130_fd_pr__nfet_01v8
x a_n9190_99455# a_n9190_99906# a_n9164_99495# VSS s=29000,1116 d=29000,1116 l=40 w=500 x=-9163 y=99455 sky130_fd_pr__nfet_01v8
x divider_top_0.Q7 a_n7141_n18803# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-6328 y=-18802 sky130_fd_pr__pfet_01v8
x D18 VSS a_4456_n54111# VSS s=11600,516 d=11600,516 l=40 w=200 x=4416 y=-54110 sky130_fd_pr__nfet_01v8
x VSS divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_1.A a_n13810_33672# VDD s=5800,258 d=11600,516 l=40 w=200 x=-13809 y=33828 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_0.CLK divider_top_2.DivideBy2_magic_0.inverter_2.IN divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-10880 y=19156 sky130_fd_pr__nfet_01v8
x divider_top_2.Q4 VDD a_n5904_34190# VDD s=11600,516 d=5800,258 l=40 w=200 x=-5271 y=35005 sky130_fd_pr__pfet_01v8
x a_86885_7251# a_86453_7085# a_87053_7251# VSS s=30240,1004 d=30240,1004 l=168 w=0 x=86885 y=7251 sky130_fd_pr__res_xhigh_po_0p35
x divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=46971 y=-41174 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_5.inverter_0.OUT ANALOG_MUX_MAG_3.OUT ANALOG_MUX_MAG_5.OUT VSS s=5800,258 d=5800,258 l=40 w=200 x=21532 y=2832 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a1 divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=28969 y=-37670 sky130_fd_pr__pfet_01v8
x a_n6748_n35602# VSS a_n6661_n36000# VSS s=11600,516 d=11600,516 l=40 w=200 x=-6700 y=-35999 sky130_fd_pr__nfet_01v8
x S3 DN_INPUT ANALOG_MUX_MAG_0.OUT VSS s=5800,258 d=5800,258 l=40 w=200 x=6268 y=-1405 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_0.CLK divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.CLK VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=-10930 y=23937 sky130_fd_pr__nfet_01v8
x divider_top_1.Q2 VDD a_4001_n35632# VDD s=11600,516 d=5800,258 l=40 w=200 x=4890 y=-35393 sky130_fd_pr__pfet_01v8
x divider_top_2.DFF_MAG_0.TG_MAGIC_3.CLK VDD divider_top_2.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-13646 y=48517 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD3 divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a1 VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=28887 y=-59105 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD1 divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=45291 y=-41044 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD1 divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=54301 y=-37557 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a3 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=-11716 y=87883 sky130_fd_pr__pfet_01v8
x a_6313_n24706# VDD a_5553_n25090# VDD s=11600,516 d=5800,258 l=40 w=200 x=6387 y=-25089 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a3 VDD s=5800,316 d=2900,158 l=40 w=100 x=57748 y=-25278 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT divider_top_3.P3 VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=-5425 y=-56016 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a4 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=30477 y=-55782 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_1.CLK VDD divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.CLK VDD s=5800,258 d=5800,258 l=40 w=200 x=-8072 y=-54616 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.inverter_0.OUT divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.IN divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT VDD s=2900,158 d=5800,316 l=40 w=100 x=-5084 y=-22337 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_1.CLK VSS divider_top_3.DivideBy2_magic_1.TG_MAGIC_1.inverter_0.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=-10154 y=-53578 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a1 a_73720_n58631# divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=73974 y=-58630 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_2.inverter_0.OUT divider_top_0.OUT1 ANALOG_MUX_MAG_2.OUT VSS s=11600,516 d=5800,258 l=40 w=200 x=-3509 y=-880 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.CLK divider_top_1.DivideBy2_magic_0.TG_MAGIC_0.inverter_0.OUT VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=-9951 y=-41432 sky130_fd_pr__pfet_01v8
x divider_top_2.MUX_1_2.SEL a_n6500_14198# divider_top_2.MUX_1_2.AND_1_0.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=-6499 y=14452 sky130_fd_pr__nfet_01v8
x divider_top_0.P3 divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-6924 y=-21972 sky130_fd_pr__nfet_01v8
x divider_top_2.MUX_1_0.SEL VDD divider_top_2.MUX_1_0.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=-12965 y=14674 sky130_fd_pr__pfet_01v8
x divider_top_3.3AND_MAGIC_0.A a_n21506_n62155# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-20669 y=-62128 sky130_fd_pr__pfet_01v8
x divider_top_1.Q5 a_73025_n37067# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=73083 y=-37066 sky130_fd_pr__nfet_01v8
x a_n13836_26690# a_n13204_26368# divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_0.B VSS s=11600,516 d=11600,516 l=40 w=200 x=-13203 y=26690 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_0.TG_MAGIC_1.OUT divider_top_3.DivideBy2_magic_0.inverter_2.IN VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=-10991 y=-59543 sky130_fd_pr__pfet_01v8
x D5 a_71320_n25903# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=71378 y=-25902 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD2 divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a1 VSS VSS s=5800,258 d=5800,258 l=40 w=200 x=86033 y=-58701 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN VDD divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=23066 y=-56005 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.CLK divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-11851 y=-53628 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_1.VOUT VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=2374 y=-20966 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.inverter_0.OUT divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.IN divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-1179 y=-57039 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_0.TG_ANALOG_MUX_0.inverter_0.OUT DN_INPUT ANALOG_MUX_MAG_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=6464 y=-1751 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.IN1 a_75987_n23960# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=76045 y=-23959 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.IN divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=24024 y=-55920 sky130_fd_pr__pfet_01v8
x a_n26846_n39533# VSS OUT_CORE VSS s=11600,458 d=11600,458 l=60 w=400 x=-26819 y=-38588 sky130_fd_pr__nfet_01v8
x divider_top_0.CLK divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-1697 y=-25108 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a4 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=-10966 y=110457 sky130_fd_pr__pfet_01v8
x divider_top_1.P2 divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-6422 y=-40381 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a1 a_64575_n55195# divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=64829 y=-55194 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.A a_5852_n56453# a_5301_n55815# VSS s=8700,358 d=17400,716 l=40 w=300 x=5910 y=-56452 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-28639 y=-55199 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=28375 y=-41822 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a4 VDD s=5800,316 d=2900,158 l=40 w=100 x=-11013 y=70331 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN VDD s=5800,316 d=2900,158 l=40 w=100 x=-4979 y=-59795 sky130_fd_pr__pfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=39580 y=50232 sky130_fd_pr__cap_mim_m3_1
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=14800 y=1049 sky130_fd_pr__nfet_01v8
x divider_top_0.CLK divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=20730 y=-21303 sky130_fd_pr__pfet_01v8
x a_n26846_n40477# a_n26846_n39533# VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=-26819 y=-40358 sky130_fd_pr__nfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=44900 y=44620 sky130_fd_pr__cap_mim_m3_1
x divider_top_2.Q4 a_n13836_34190# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-13809 y=35103 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_1.D1 VSS a_27911_n23996# VSS s=8700,358 d=8700,358 l=40 w=300 x=28067 y=-23995 sky130_fd_pr__nfet_01v8
x divider_top_2.Q5 VDD a_n11317_51719# VDD s=23200,916 d=11600,458 l=40 w=400 x=-11316 y=51679 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD2 a_n12420_99148# divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=-12419 y=99402 sky130_fd_pr__nfet_01v8
x VCO_0.Divide_By_2_magic_0.inverter_2.IN VDD VCO_0.Divide_By_2_magic_0.TG_MAGIC_1.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=41955 y=1417 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.inverter_0.OUT divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.IN divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT VDD s=2900,158 d=5800,316 l=40 w=100 x=-4386 y=-38928 sky130_fd_pr__pfet_01v8
x divider_top_3.MUX_1_0.a4 VDD a_n16169_n60359# VDD s=34800,1316 d=17400,658 l=40 w=600 x=-16208 y=-60358 sky130_fd_pr__pfet_01v8
x a_23061_n24804# divider_top_0.7b_counter_new_0.LD2 VDD VDD s=20300,758 d=40600,1516 l=40 w=700 x=23519 y=-24803 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.inverter_2_0.VIN VSS divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a3 VSS s=2900,158 d=5800,316 l=40 w=100 x=-11962 y=64854 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_1.A VDD divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT VDD s=17400,716 d=8700,358 l=40 w=300 x=-7636 y=36394 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD2 divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a1 VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=82659 y=-59000 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_1.VOUT VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=3971 y=-59778 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.inverter_0.OUT divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.IN divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT VDD s=2900,158 d=5800,316 l=40 w=100 x=-983 y=-57039 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=64627 y=-59883 sky130_fd_pr__pfet_01v8
x Tapered_Buffer_mag_5.IN VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.IN VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=44557 y=1797 sky130_fd_pr__nfet_01v8
x a_n3545_n53713# divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_0.A a_n3556_n53505# VDD s=5800,258 d=11600,516 l=40 w=200 x=-3399 y=-53504 sky130_fd_pr__pfet_01v8
x divider_top_1.MUX_1_2.a1 VDD divider_top_1.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=-17163 y=-38058 sky130_fd_pr__pfet_01v8
x a_52002_1826# OUTB VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=55108 y=2634 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=55128 y=1826 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.IN VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=24463 y=-21583 sky130_fd_pr__nfet_01v8
x divider_top_1.P0 divider_top_1.DFF_MAG_0.TG_MAGIC_3.IN VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=16641 y=-43388 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=-1374 y=-59430 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD1 divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=45265 y=-42073 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD1 VSS divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a1 VSS s=11600,516 d=5800,258 l=40 w=200 x=72903 y=-58708 sky130_fd_pr__nfet_01v8
x D19 VDD a_6965_n55964# VDD s=11600,516 d=5800,258 l=40 w=200 x=8294 y=-55755 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.C a_5458_n41084# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=5728 y=-41084 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.inverter_0.OUT divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.IN divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-12456 y=-40029 sky130_fd_pr__pfet_01v8
x a_88021_7915# a_87589_7915# a_88189_7749# VSS s=30240,1004 d=30240,1004 l=168 w=0 x=88021 y=7915 sky130_fd_pr__res_xhigh_po_0p35
x divider_top_3.LD VDD a_25462_n59506# VDD s=40600,1516 d=20300,758 l=40 w=700 x=25422 y=-59505 sky130_fd_pr__pfet_01v8
x divider_top_1.Q1 a_7001_n43548# VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=7988 y=-43325 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK VDD divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VDD s=11600,516 d=5800,258 l=40 w=200 x=-9090 y=52941 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_6.TG_ANALOG_MUX_0.inverter_0.OUT divider_top_0.CLK F_IN VDD s=5800,258 d=5800,258 l=40 w=200 x=64229 y=-4112 sky130_fd_pr__pfet_01v8
x D5 VDD divider_top_0.AND_1_0.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=-22438 y=-21514 sky130_fd_pr__pfet_01v8
x a_59422_n42894# VSS divider_top_1.Q4 VSS s=17400,716 d=17400,716 l=40 w=300 x=59820 y=-42893 sky130_fd_pr__nfet_01v8
x D14 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=48639 y=-42104 sky130_fd_pr__pfet_01v8
x OUT divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN VSS s=5800,316 d=2900,158 l=40 w=100 x=-5682 y=-41269 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.inverter_2_0.VIN VSS divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a4 VSS s=5800,316 d=2900,158 l=40 w=100 x=-10735 y=110065 sky130_fd_pr__nfet_01v8
x divider_top_2.Q3 VSS a_n7028_87733# VSS s=8700,358 d=8700,358 l=40 w=300 x=-7027 y=87889 sky130_fd_pr__nfet_01v8
x divider_top_1.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_1.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_1.LD VSS s=2900,158 d=2900,158 l=40 w=100 x=13005 y=-42780 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.A a_n8246_37311# a_n8220_37764# VSS s=17400,716 d=8700,358 l=40 w=300 x=-8219 y=37724 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=55873 y=-59949 sky130_fd_pr__pfet_01v8
x a_7011_n37883# a_6251_n37645# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=7183 y=-37644 sky130_fd_pr__pfet_01v8
x divider_top_2.Q4 a_n5272_33672# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-5271 y=34484 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_0.Q VDD divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=-13495 y=-58225 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD2 VSS divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a1 VSS s=11600,516 d=5800,258 l=40 w=200 x=-6984 y=114187 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-8710 y=57482 sky130_fd_pr__nfet_01v8
x F_IN divider_top_2.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-12608 y=47807 sky130_fd_pr__nfet_01v8
x Tapered_Buffer_mag_5.IN VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.IN VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=44949 y=1417 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_0.CLK VSS divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.CLK VSS s=2900,158 d=2900,158 l=40 w=100 x=-8072 y=-59163 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a3 a_n12715_110342# a_n12077_109846# VDD s=17400,658 d=34800,1316 l=40 w=600 x=-12076 y=110213 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.VOUT a_n9214_64240# VSS VSS s=29000,1116 d=29000,1116 l=40 w=500 x=-9213 y=64423 sky130_fd_pr__nfet_01v8
x VSS divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_1.A a_n5272_33672# VDD s=5800,258 d=11600,516 l=40 w=200 x=-5271 y=33828 sky130_fd_pr__pfet_01v8
x divider_top_3.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_3.MUX_1_2.a4 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=-15557 y=-55968 sky130_fd_pr__pfet_01v8
x a_8683_n1707# DN_OUT VDD VDD s=23200,916 d=11600,458 l=60 w=400 x=11317 y=-898 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_3.TG_ANALOG_MUX_0.inverter_0.OUT LF_OFFCHIP ANALOG_MUX_MAG_3.OUT VDD s=11600,516 d=5800,258 l=40 w=200 x=21508 y=-1246 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.inverter_2_0.VIN VSS divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a3 VSS s=2900,158 d=5800,316 l=40 w=100 x=54382 y=-22025 sky130_fd_pr__nfet_01v8
x divider_top_1.LD a_23759_n41395# VDD VDD s=20300,758 d=40600,1516 l=40 w=700 x=23817 y=-41394 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a1 divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.inverter_2_0.VIN a_n10446_100147# VSS s=8700,358 d=17400,716 l=40 w=300 x=-10445 y=100499 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_0.inverter_0.OUT VDD ANALOG_MUX_MAG_0.TG_ANALOG_MUX_1.inverter_0.OUT VDD s=11600,516 d=5800,258 l=40 w=200 x=5426 y=-676 sky130_fd_pr__pfet_01v8
x OUTB divider_top_3.DFF_MAG_0.TG_MAGIC_3.CLK VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=12117 y=-60561 sky130_fd_pr__pfet_01v8
x D15 VSS a_57779_n42608# VSS s=8700,358 d=8700,358 l=40 w=300 x=57935 y=-42607 sky130_fd_pr__nfet_01v8
x D0 a_n7446_n26987# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-6018 y=-27340 sky130_fd_pr__pfet_01v8
x divider_top_1.DFF_MAG_0.TG_MAGIC_1.OUT VDD divider_top_1.DFF_MAG_0.TG_MAGIC_2.IN VDD s=5800,258 d=11600,516 l=40 w=200 x=14333 y=-42450 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.inverter_0.OUT divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-7418 y=27324 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_1.TG_MAGIC_2.inverter_0.OUT divider_top_0.DivideBy2_magic_1.inverter_2.IN divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-14156 y=-19899 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=-11731 y=64756 sky130_fd_pr__pfet_01v8
x a_n15003_n16599# VDD DIV_OUT VDD s=11600,458 d=11600,458 l=60 w=400 x=-11580 y=-16535 sky130_fd_pr__pfet_01v8
x divider_top_3.Q3 VDD a_7270_n59792# VDD s=5800,258 d=5800,258 l=40 w=200 x=7984 y=-59791 sky130_fd_pr__pfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=60860 y=83904 sky130_fd_pr__cap_mim_m3_1
x a_91429_7583# a_90997_7417# a_91597_7583# VSS s=30240,1004 d=30240,1004 l=168 w=0 x=91429 y=7583 sky130_fd_pr__res_xhigh_po_0p35
x ANALOG_MUX_MAG_5.TG_ANALOG_MUX_1.inverter_0.OUT ANALOG_MUX_MAG_5.OUT ANALOG_MUX_MAG_3.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=21630 y=3178 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.VOUT VDD a_38897_n21960# VDD s=29000,1116 d=14500,558 l=40 w=500 x=38857 y=-21959 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a3 a_37003_n22814# VSS VSS s=8700,358 d=17400,716 l=40 w=300 x=37061 y=-22813 sky130_fd_pr__nfet_01v8
x VCO_0.Divide_By_2_magic_0.TG_MAGIC_1.inverter_0.OUT VCO_0.Divide_By_2_magic_0.TG_MAGIC_1.IN VCO_0.Divide_By_2_magic_0.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=40605 y=1432 sky130_fd_pr__pfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=34260 y=72680 sky130_fd_pr__cap_mim_m3_1
x D12 VDD a_n6748_n43578# VDD s=11600,516 d=5800,258 l=40 w=200 x=-5418 y=-43931 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_0.A divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT a_n8172_34731# VSS s=8700,358 d=8700,358 l=40 w=300 x=-8171 y=34887 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=56577 y=-1084 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_0.TG_MAGIC_0.inverter_0.OUT divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_3.DivideBy2_magic_0.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-9859 y=-59528 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_3.P2 VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=-5425 y=-59430 sky130_fd_pr__nfet_01v8
x VSS divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=-11865 y=108457 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.3_in_and_out a_339_n59820# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=1567 y=-59793 sky130_fd_pr__pfet_01v8
x divider_top_3.Q5 a_n958_n54111# divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_1.B VSS s=11600,516 d=11600,516 l=40 w=200 x=72 y=-54110 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-6086 y=-21364 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_3.D1 a_45214_n24046# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=45272 y=-24045 sky130_fd_pr__nfet_01v8
x VSS VDD a_n1748_n43578# VDD s=11600,516 d=5800,258 l=40 w=200 x=-418 y=-43931 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD3 divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-7419 y=60415 sky130_fd_pr__pfet_01v8
x divider_top_2.MUX_1_1.a1 divider_top_2.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=-8912 y=20538 sky130_fd_pr__pfet_01v8
x divider_top_3.Q4 VDD a_2204_n61659# VDD s=11600,516 d=5800,258 l=40 w=200 x=3093 y=-62042 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.inverter_2_0.VIN VSS divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a4 VSS s=2900,158 d=5800,316 l=40 w=100 x=64825 y=-40843 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD2 VSS divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a1 VSS s=5800,258 d=11600,516 l=40 w=200 x=-7039 y=95866 sky130_fd_pr__nfet_01v8
x a_82335_n22698# VDD divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.VOUT VDD s=34800,1316 d=34800,1316 l=40 w=600 x=82816 y=-22085 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD1 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=73009 y=-55585 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.IN1 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=59539 y=-59281 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=68099 y=-59914 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_5.B a_n6443_n35394# divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_0.B VDD s=11600,516 d=5800,258 l=40 w=200 x=-6384 y=-35393 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,516 l=100 w=200 x=32717 y=934 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a3 a_77329_n42811# a_77231_n42199# VDD s=17400,658 d=34800,1316 l=40 w=600 x=77598 y=-42198 sky130_fd_pr__pfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=39580 y=61456 sky130_fd_pr__cap_mim_m3_1
x divider_top_3.MUX_1_1.IN2 VSS divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.IN VSS s=2900,158 d=5800,316 l=40 w=100 x=-13299 y=-53578 sky130_fd_pr__nfet_01v8
x S5 LF_OFFCHIP ANALOG_MUX_MAG_3.OUT VSS s=5800,258 d=5800,258 l=40 w=200 x=21704 y=-900 sky130_fd_pr__nfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=44900 y=55844 sky130_fd_pr__cap_mim_m3_1
x a_n22209_n44044# divider_top_1.MUX_1_0.SEL VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-22110 y=-44017 sky130_fd_pr__pfet_01v8
x a_n26846_n39533# VDD OUT_CORE VDD s=11600,458 d=11600,458 l=60 w=400 x=-26011 y=-36956 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_6.D1 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=72377 y=-24465 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN VDD divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.IN VDD s=5800,258 d=11600,516 l=40 w=200 x=-2725 y=-58492 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a3 a_68176_n42828# VSS VSS s=8700,358 d=17400,716 l=40 w=300 x=68234 y=-42827 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD2 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a1 VDD s=11600,516 d=5800,258 l=40 w=200 x=-10853 y=99232 sky130_fd_pr__pfet_01v8
x divider_top_2.Q2 divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.3_INPUT_NOR_MAG_0.VOUT VSS VSS s=5800,258 d=5800,258 l=40 w=200 x=-8006 y=50934 sky130_fd_pr__nfet_01v8
x divider_top_0.AND_1_0.VOUT a_n20920_n22027# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=-20861 y=-22026 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=41480 y=-59975 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD3 a_36753_n60683# divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=37007 y=-60682 sky130_fd_pr__nfet_01v8
x divider_top_3.MUX_1_2.a3 a_n16071_n54447# a_n16169_n55359# VDD s=17400,658 d=34800,1316 l=40 w=600 x=-15801 y=-55358 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_0.inverter_2.IN divider_top_0.DivideBy2_magic_0.TG_MAGIC_1.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-12294 y=-23803 sky130_fd_pr__nfet_01v8
x a_60125_n61005# VDD divider_top_3.Q4 VDD s=34800,1316 d=34800,1316 l=40 w=600 x=60606 y=-60392 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a3 a_83728_n60853# VSS VSS s=8700,358 d=17400,716 l=40 w=300 x=83786 y=-60852 sky130_fd_pr__nfet_01v8
x divider_top_0.Q1 a_6303_n26957# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=7290 y=-27340 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a3 a_n12732_101189# VSS VSS s=8700,358 d=17400,716 l=40 w=300 x=-12705 y=100849 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.IN divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=23321 y=-37809 sky130_fd_pr__pfet_01v8
x divider_top_3.Q6 VDD a_n2796_n53743# VDD s=11600,516 d=5800,258 l=40 w=200 x=-1906 y=-53504 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a4 VSS a_50224_n42928# VSS s=17400,716 d=8700,358 l=40 w=300 x=50184 y=-42927 sky130_fd_pr__nfet_01v8
x D7 VDD a_n13836_25914# VDD s=11600,516 d=5800,258 l=40 w=200 x=-13809 y=27196 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=87713 y=-59161 sky130_fd_pr__pfet_01v8
x VCO_0.INV_1_mag_0.IN VDD VCO_0.INV_1_mag_1.IN VDD s=11600,458 d=11600,458 l=100 w=400 x=35427 y=463 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_0.CLK divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_2.DivideBy2_magic_0.inverter_2.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-10880 y=19254 sky130_fd_pr__nfet_01v8
x a_n9231_106682# VSS divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.VOUT VSS s=17400,716 d=17400,716 l=40 w=300 x=-9204 y=106682 sky130_fd_pr__nfet_01v8
x divider_top_0.MUX_1_2.SEL VDD divider_top_0.MUX_1_2.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=-18834 y=-21496 sky130_fd_pr__pfet_01v8
x a_3900_n25127# divider_top_0.divider_magic_0/P2_Gen_magic_0.3_in_and_out VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=3998 y=-25100 sky130_fd_pr__pfet_01v8
x OUT a_44921_n39158# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=44979 y=-39157 sky130_fd_pr__nfet_01v8
x divider_top_2.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT divider_top_2.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_2.DFF_MAG_0.TG_MAGIC_1.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-13631 y=45010 sky130_fd_pr__pfet_01v8
x divider_top_2.Q4 a_n5904_34190# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-5271 y=35103 sky130_fd_pr__pfet_01v8
x VSS a_82085_n60567# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=82143 y=-60566 sky130_fd_pr__nfet_01v8
x divider_top_0.CLK divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-5890 y=-24678 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD2 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=86033 y=-59031 sky130_fd_pr__pfet_01v8
x F_IN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=-8464 y=86792 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-5388 y=-37955 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD1 VSS divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a1 VSS s=11600,516 d=5800,258 l=40 w=200 x=44397 y=-24123 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD1 VSS divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a1 VSS s=11600,516 d=5800,258 l=40 w=200 x=-7139 y=77718 sky130_fd_pr__nfet_01v8
x D7 divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=-11932 y=64049 sky130_fd_pr__pfet_01v8
x VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.CLK VCO_0.Divide_By_2_magic_0.TG_MAGIC_0.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=40212 y=2455 sky130_fd_pr__nfet_01v8
x VDD VSS a_27797_n21# VSS s=5800,258 d=11600,516 l=100 w=200 x=29277 y=-20 sky130_fd_pr__nfet_01v8
x divider_top_2.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_2.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-13646 y=48615 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_0.A divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT a_1418_n21703# VSS s=8700,358 d=8700,358 l=40 w=300 x=1574 y=-21702 sky130_fd_pr__nfet_01v8
x divider_top_0.Q1 divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=36515 y=-21090 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.OUT VSS divider_top_0.DivideBy2_magic_0.Q VSS s=2900,158 d=2900,158 l=40 w=100 x=-14798 y=-24461 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.CLK divider_top_2.DivideBy2_magic_1.TG_MAGIC_0.inverter_0.OUT VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=-6003 y=22663 sky130_fd_pr__nfet_01v8
x a_90293_6919# a_89861_6919# a_90461_6753# VSS s=30240,1004 d=30240,1004 l=168 w=0 x=90293 y=6919 sky130_fd_pr__res_xhigh_po_0p35
x divider_top_0.CLK VSS divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK VSS s=5800,316 d=2900,158 l=40 w=100 x=18746 y=-22241 sky130_fd_pr__nfet_01v8
x divider_top_3.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_3.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=16703 y=-61499 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD1 a_n12486_90394# divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=-12485 y=90648 sky130_fd_pr__nfet_01v8
x D2 a_2859_n18803# divider_top_0.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.B VDD s=11600,516 d=5800,258 l=40 w=200 x=2917 y=-18802 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.C VDD a_3900_n21113# VDD s=5800,258 d=5800,258 l=40 w=200 x=5030 y=-21042 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.3AND_MAGIC_0.VOUT divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.NAND_MAGIC_0.OUT VDD VDD s=11600,458 d=11600,458 l=40 w=400 x=22690 y=-58275 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a4 a_64410_n42185# VDD VDD s=17400,658 d=34800,1316 l=40 w=600 x=64468 y=-42184 sky130_fd_pr__pfet_01v8
x divider_top_1.MUX_1_2.SEL divider_top_1.MUX_1_2.a1 VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-17842 y=-38087 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD2 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a1 VDD s=11600,516 d=5800,258 l=40 w=200 x=63660 y=-55602 sky130_fd_pr__pfet_01v8
x OUTB divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-1473 y=-58822 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_1.TG_MAGIC_0.inverter_0.OUT divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_3.DivideBy2_magic_1.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-10055 y=-54601 sky130_fd_pr__pfet_01v8
x a_8724_1049# VDD UP_OUT VDD s=11600,458 d=11600,458 l=60 w=400 x=13836 y=1857 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_6.inverter_0.OUT VDD ANALOG_MUX_MAG_6.TG_ANALOG_MUX_1.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=63485 y=-3037 sky130_fd_pr__pfet_01v8
x OUTB VDD divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_0.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-1080 y=-55736 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a4 VDD a_n12039_119210# VDD s=34800,1316 d=17400,658 l=40 w=600 x=-12038 y=119170 sky130_fd_pr__pfet_01v8
x divider_top_2.MUX_1_2.SEL divider_top_2.MUX_1_2.AND_1_0.inverter_2_0.VIN a_n6500_14198# VSS s=8700,358 d=17400,716 l=40 w=300 x=-6499 y=14550 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=100 w=400 x=31166 y=2096 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_0.Q VSS a_n11726_n57683# VSS s=8700,358 d=8700,358 l=40 w=300 x=-11569 y=-57682 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_3.TG_ANALOG_MUX_1.inverter_0.OUT ANALOG_MUX_MAG_3.IN_1 ANALOG_MUX_MAG_3.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=21900 y=-171 sky130_fd_pr__pfet_01v8
x a_n12798_92435# VSS divider_top_2.Q4 VSS s=17400,716 d=17400,716 l=40 w=300 x=-12771 y=92435 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_0.A VDD divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT VDD s=17400,716 d=8700,358 l=40 w=300 x=-11546 y=34789 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD2 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a1 VDD s=11600,516 d=5800,258 l=40 w=200 x=-10822 y=95564 sky130_fd_pr__pfet_01v8
x divider_top_2.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_2.MUX_1_1.a4 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-8942 y=21049 sky130_fd_pr__nfet_01v8
x divider_top_2.MUX_1_0.SEL divider_top_2.MUX_1_0.a1 VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-12965 y=14772 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_0.TG_MAGIC_2.inverter_0.OUT divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_0.DivideBy2_magic_0.inverter_2.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-13862 y=-24826 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a3 a_n12160_91939# a_n12798_92435# VDD s=34800,1316 d=17400,658 l=40 w=600 x=-12159 y=92208 sky130_fd_pr__pfet_01v8
x a_38897_n22756# a_39269_n22756# a_39367_n22756# VSS s=29000,1116 d=29000,1116 l=40 w=500 x=39327 y=-22755 sky130_fd_pr__nfet_01v8
x divider_top_0.CLK divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-5083 y=-25108 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.inverter_2_0.VIN VSS divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a3 VSS s=2900,158 d=5800,316 l=40 w=100 x=48844 y=-25543 sky130_fd_pr__nfet_01v8
x divider_top_1.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD divider_top_1.MUX_1_1.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=-12368 y=-38135 sky130_fd_pr__pfet_01v8
x a_3252_n43578# VSS a_3339_n43326# VSS s=11600,516 d=11600,516 l=40 w=200 x=3299 y=-43325 sky130_fd_pr__nfet_01v8
x S3 DN_INPUT ANALOG_MUX_MAG_0.OUT VSS s=5800,258 d=5800,258 l=40 w=200 x=6464 y=-1405 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_1.TG_MAGIC_1.OUT divider_top_1.DivideBy2_magic_1.inverter_2.IN VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=-11694 y=-36125 sky130_fd_pr__nfet_01v8
x D5 a_n2141_n27341# divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_1.B VDD s=11600,516 d=5800,258 l=40 w=200 x=-2082 y=-27340 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a1 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=81945 y=-20974 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD2 divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=86105 y=-60060 sky130_fd_pr__pfet_01v8
x VCO_0.Divide_By_2_magic_0.CLK VSS VCO_0.Divide_By_2_magic_0.TG_MAGIC_2.inverter_0.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=43206 y=2455 sky130_fd_pr__nfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=82140 y=83904 sky130_fd_pr__cap_mim_m3_1
x a_1455_n61689# divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_1.A a_1444_n62043# VDD s=5800,258 d=11600,516 l=40 w=200 x=1600 y=-62042 sky130_fd_pr__pfet_01v8
x a_n5296_n53743# VDD a_n6056_n53505# VDD s=11600,516 d=5800,258 l=40 w=200 x=-5221 y=-53504 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD1 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=53675 y=-21995 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD1 divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=72903 y=-59038 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a1 divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.inverter_2_0.VIN a_29320_n55245# VSS s=8700,358 d=17400,716 l=40 w=300 x=29672 y=-55244 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_0.inverter_2.IN divider_top_1.DivideBy2_magic_0.TG_MAGIC_1.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-11400 y=-40114 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=23932 y=-38174 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN VDD s=5800,316 d=2900,158 l=40 w=100 x=-11562 y=26932 sky130_fd_pr__pfet_01v8
x VSS a_752_n43578# VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=2179 y=-43325 sky130_fd_pr__nfet_01v8
x VCO_0.INV_1_mag_2.IN VSS VCO_0.INV_1_mag_2.OUT VSS s=11600,458 d=11600,458 l=100 w=400 x=30692 y=2096 sky130_fd_pr__nfet_01v8
x a_n296_n53743# VDD a_n1056_n53505# VDD s=11600,516 d=5800,258 l=40 w=200 x=-221 y=-53504 sky130_fd_pr__pfet_01v8
x S4 VSS ANALOG_MUX_MAG_5.inverter_0.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=20232 y=2898 sky130_fd_pr__nfet_01v8
x a_50799_n3324# a_51327_n4132# VDD VDD s=11600,458 d=23200,916 l=60 w=400 x=52167 y=-3323 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_4.TG_ANALOG_MUX_0.inverter_0.OUT UP_INPUT ANALOG_MUX_MAG_4.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=6645 y=938 sky130_fd_pr__pfet_01v8
x a_52002_1826# VDD OUTB VDD s=11600,458 d=11600,458 l=60 w=400 x=55462 y=2634 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=55482 y=1826 sky130_fd_pr__nfet_01v8
x divider_top_2.Q5 a_n11317_51719# VDD VDD s=11600,458 d=23200,916 l=40 w=400 x=-11316 y=51777 sky130_fd_pr__pfet_01v8
x a_n15003_n16599# VDD DIV_OUT VDD s=11600,458 d=11600,458 l=60 w=400 x=-14648 y=-16535 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_0.DivideBy2_magic_0.Q VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=-15092 y=-24841 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD2 divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.inverter_2_0.VIN a_n12420_99148# VSS s=8700,358 d=17400,716 l=40 w=300 x=-12419 y=99500 sky130_fd_pr__nfet_01v8
x divider_top_0.CLK VSS a_26920_n22517# VSS s=8700,358 d=8700,358 l=40 w=300 x=27076 y=-22516 sky130_fd_pr__nfet_01v8
x a_n26846_n39533# OUT_CORE VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=-26011 y=-37310 sky130_fd_pr__pfet_01v8
x divider_top_0.CLK divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=19040 y=-22621 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_1.A divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=-7636 y=36492 sky130_fd_pr__pfet_01v8
x OUT VSS divider_top_1.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=14898 y=-42730 sky130_fd_pr__nfet_01v8
x a_8252_1049# VDD a_8724_1049# VDD s=23200,916 d=11600,458 l=60 w=400 x=9340 y=1857 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a3 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=29470 y=-59933 sky130_fd_pr__pfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=87460 y=78292 sky130_fd_pr__cap_mim_m3_1
x ANALOG_MUX_MAG_0.TG_ANALOG_MUX_0.inverter_0.OUT DN_INPUT ANALOG_MUX_MAG_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=6660 y=-1751 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a1 a_63166_n23946# divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=63420 y=-23945 sky130_fd_pr__nfet_01v8
x divider_top_1.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD divider_top_1.MUX_1_0.a3 VDD s=5800,316 d=2900,158 l=40 w=100 x=-17749 y=-42159 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.C a_5301_n59829# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=6529 y=-59802 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_5.TG_ANALOG_MUX_1.inverter_0.OUT ANALOG_MUX_MAG_3.OUT ANALOG_MUX_MAG_5.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=21728 y=3178 sky130_fd_pr__pfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=76820 y=10948 sky130_fd_pr__cap_mim_m3_1
x D17 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=40479 y=-60176 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.CLK divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-12047 y=-53628 sky130_fd_pr__nfet_01v8
x divider_top_0.CLK VDD divider_top_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VDD s=5800,258 d=11600,516 l=40 w=200 x=14592 y=-25859 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.inverter_0.OUT divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.IN divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.OUT VDD s=5800,316 d=2900,158 l=40 w=100 x=-9907 y=19766 sky130_fd_pr__pfet_01v8
x a_8683_n1707# VDD DN_OUT VDD s=11600,458 d=11600,458 l=60 w=400 x=11671 y=-898 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=48844 y=-25312 sky130_fd_pr__pfet_01v8
x OUTB VDD divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=63634 y=-56631 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a4 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-10735 y=110163 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a1 a_n7028_87733# divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=-7027 y=87987 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a4 VSS a_n12684_106674# VSS s=17400,716 d=8700,358 l=40 w=300 x=-12657 y=106236 sky130_fd_pr__nfet_01v8
x a_50799_n277# VSS a_51327_n1085# VSS s=11600,458 d=11600,458 l=60 w=400 x=51503 y=-1084 sky130_fd_pr__nfet_01v8
x a_51327_n4132# VSS a_51799_n4132# VSS s=11600,458 d=11600,458 l=60 w=400 x=52447 y=-4131 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD1 divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a1 VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=54685 y=-41010 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.VOUT a_67331_n39286# divider_top_1.7b_counter_new_0.mod_dff_magic_5.D1 VSS s=14500,558 d=29000,1116 l=40 w=500 x=67389 y=-39285 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.A a_n8220_37764# a_n8246_37311# VSS s=8700,358 d=17400,716 l=40 w=300 x=-8219 y=37822 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=74681 y=-59168 sky130_fd_pr__pfet_01v8
x a_n28666_n59094# VDD a_n28666_n58622# VDD s=11600,458 d=11600,458 l=60 w=400 x=-27831 y=-58547 sky130_fd_pr__pfet_01v8
x divider_top_1.P3 VSS divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.IN VSS s=2900,158 d=5800,316 l=40 w=100 x=-6128 y=-38563 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD2 divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a1 VSS VSS s=5800,258 d=5800,258 l=40 w=200 x=-6984 y=114285 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT VSS divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-8710 y=57580 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a4 VDD a_33526_n60377# VDD s=34800,1316 d=17400,658 l=40 w=600 x=33486 y=-60376 sky130_fd_pr__pfet_01v8
x a_n3499_n43548# a_n4259_n43932# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-3326 y=-43931 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD3 divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a1 VSS VSS s=5800,258 d=5800,258 l=40 w=200 x=27890 y=-40664 sky130_fd_pr__nfet_01v8
x F_IN VSS divider_top_2.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=-12608 y=47905 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.B a_5149_n38342# a_5458_n38342# VSS s=17400,716 d=8700,358 l=40 w=300 x=5418 y=-38341 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_5.B VDD a_n5904_25914# VDD s=11600,516 d=5800,258 l=40 w=200 x=-5271 y=27196 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=13815 y=-1706 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.inverter_2_0.VIN VSS divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a3 VSS s=5800,316 d=2900,158 l=40 w=100 x=72085 y=-25395 sky130_fd_pr__nfet_01v8
x a_n26846_n40949# a_n26846_n40477# VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=-26011 y=-40756 sky130_fd_pr__pfet_01v8
x a_30829_n22745# VSS a_31378_n22745# VSS s=29000,1116 d=14500,558 l=40 w=500 x=31338 y=-22744 sky130_fd_pr__nfet_01v8
x divider_top_0.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD divider_top_0.MUX_1_2.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=-18251 y=-20568 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_1.TG_MAGIC_2.inverter_0.OUT divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_2.DivideBy2_magic_1.inverter_2.IN VDD s=5800,316 d=2900,158 l=40 w=100 x=-6368 y=19058 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.inverter_0.OUT divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-7418 y=27422 sky130_fd_pr__pfet_01v8
x a_47259_n61008# VSS divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.VOUT VSS s=17400,716 d=17400,716 l=40 w=300 x=47657 y=-61007 sky130_fd_pr__nfet_01v8
x a_n2796_n53743# a_n3044_n54111# divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_0.A VSS s=11600,516 d=11600,516 l=40 w=200 x=-2721 y=-54110 sky130_fd_pr__nfet_01v8
x divider_top_3.MUX_1_1.a1 divider_top_3.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=-11373 y=-57145 sky130_fd_pr__pfet_01v8
x OUT divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-4876 y=-38513 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-11731 y=64854 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=11496 y=1049 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_1.VOUT VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=4167 y=-59778 sky130_fd_pr__pfet_01v8
x D15 divider_top_1.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.C a_6567_n41681# VDD s=5800,258 d=11600,516 l=40 w=200 x=6723 y=-41680 sky130_fd_pr__pfet_01v8
x divider_top_2.Q3 a_n10953_38964# divider_top_2.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.C VSS s=11600,516 d=11600,516 l=40 w=200 x=-10952 y=39994 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_6.TG_ANALOG_MUX_0.inverter_0.OUT divider_top_0.CLK F_IN VDD s=5800,258 d=5800,258 l=40 w=200 x=64425 y=-4112 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.3_INPUT_NOR_MAG_0.VOUT VDD a_20723_n59584# VDD s=11600,516 d=5800,258 l=40 w=200 x=20683 y=-59583 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.VOUT VDD a_n8368_99025# VDD s=29000,1116 d=14500,558 l=40 w=500 x=-8367 y=98985 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_0.B a_n8172_34731# VSS VSS s=8700,358 d=8700,358 l=40 w=300 x=-8171 y=34985 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD1 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=-11865 y=108555 sky130_fd_pr__pfet_01v8
x a_51002_2634# VSS a_51530_1826# VSS s=11600,458 d=11600,458 l=60 w=400 x=51706 y=1826 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD3 VSS divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a1 VSS s=11600,516 d=5800,258 l=40 w=200 x=27102 y=-20620 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD3 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a1 VDD s=11600,516 d=5800,258 l=40 w=200 x=28397 y=-59105 sky130_fd_pr__pfet_01v8
x divider_top_3.DFF_MAG_0.TG_MAGIC_2.IN divider_top_3.DFF_MAG_0.TG_MAGIC_1.IN VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=14644 y=-61499 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD3 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=-7419 y=60513 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_6.D1 VSS divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.IN1 VSS s=17400,716 d=17400,716 l=40 w=300 x=-9146 y=109385 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a4 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=65021 y=-41074 sky130_fd_pr__pfet_01v8
x S4 VDD ANALOG_MUX_MAG_5.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=20036 y=3178 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_3.TG_ANALOG_MUX_0.inverter_0.OUT LF_OFFCHIP ANALOG_MUX_MAG_3.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=21704 y=-1246 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD1 divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=73073 y=-60067 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK VDD divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.inverter_0.OUT VDD s=5800,258 d=11600,516 l=40 w=200 x=-3289 y=-22352 sky130_fd_pr__pfet_01v8
x a_4704_n61659# VDD a_3944_n62043# VDD s=11600,516 d=5800,258 l=40 w=200 x=4778 y=-62042 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD2 divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-10853 y=99330 sky130_fd_pr__pfet_01v8
x divider_top_0.CLK VSS divider_top_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=14396 y=-26139 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=50345 y=-41205 sky130_fd_pr__pfet_01v8
x F_IN divider_top_2.DFF_MAG_0.TG_MAGIC_2.IN divider_top_2.DFF_MAG_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-12658 y=48418 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.VOUT a_32328_n57447# VSS VSS s=29000,1116 d=29000,1116 l=40 w=500 x=32511 y=-57446 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_0.inverter_0.OUT divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT divider_top_0.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_0.VOUT VDD s=5800,316 d=2900,158 l=40 w=100 x=-3680 y=-20949 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=72085 y=-25164 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=27881 y=-21778 sky130_fd_pr__pfet_01v8
x divider_top_0.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_0.MUX_1_0.a3 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=-17957 y=-25568 sky130_fd_pr__pfet_01v8
x D7 a_n13836_25914# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-13809 y=27294 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=55283 y=-21096 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_0.CLK divider_top_2.DivideBy2_magic_0.inverter_2.IN divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-10880 y=19352 sky130_fd_pr__nfet_01v8
x divider_top_0.CLK divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_0.inverter_0.OUT VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=-2775 y=-21034 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT VDD divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=21567 y=-22621 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-5378 y=-23705 sky130_fd_pr__pfet_01v8
x VSS VDD divider_top_3.AND_1_0.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=-21233 y=-56216 sky130_fd_pr__pfet_01v8
x F_IN divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=-8464 y=86890 sky130_fd_pr__pfet_01v8
x D16 divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=28469 y=-60134 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-4489 y=-59795 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.OUT VDD divider_top_3.MUX_1_1.IN2 VDD s=5800,258 d=5800,258 l=40 w=200 x=-13593 y=-54616 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD1 divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a1 VSS VSS s=5800,258 d=5800,258 l=40 w=200 x=-7139 y=77816 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD3 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=-11932 y=64147 sky130_fd_pr__pfet_01v8
x divider_top_2.DFF_MAG_0.TG_MAGIC_3.CLK VDD divider_top_2.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-13646 y=48713 sky130_fd_pr__pfet_01v8
x divider_top_0.CLK divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=28075 y=-21079 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.CLK VSS divider_top_2.DivideBy2_magic_1.TG_MAGIC_0.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-6003 y=22761 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a4 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=83955 y=-55446 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_0.B divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=2468 y=-41668 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_0.inverter_0.OUT divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT divider_top_2.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_0.VOUT VDD s=5800,316 d=2900,158 l=40 w=100 x=-7418 y=29632 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=83849 y=-59130 sky130_fd_pr__pfet_01v8
x divider_top_2.MUX_1_2.a1 divider_top_2.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=-7936 y=15549 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD1 divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.inverter_2_0.VIN a_n12486_90394# VSS s=8700,358 d=17400,716 l=40 w=300 x=-12485 y=90746 sky130_fd_pr__nfet_01v8
x D1 VSS a_6055_n26735# VSS s=11600,516 d=11600,516 l=40 w=200 x=6015 y=-26734 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD2 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a1 VDD s=11600,516 d=5800,258 l=40 w=200 x=82169 y=-59000 sky130_fd_pr__pfet_01v8
x divider_top_2.P3 divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-8821 y=26388 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a4 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=73484 y=-21013 sky130_fd_pr__pfet_01v8
x divider_top_0.DFF_MAG_0.TG_MAGIC_1.OUT VSS divider_top_0.DFF_MAG_0.TG_MAGIC_2.IN VSS s=5800,316 d=2900,158 l=40 w=100 x=13243 y=-26139 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT VSS divider_top_1.P2 VSS s=2900,158 d=2900,158 l=40 w=100 x=-6422 y=-41319 sky130_fd_pr__nfet_01v8
x F_IN a_n8986_60233# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=-8985 y=60291 sky130_fd_pr__nfet_01v8
x a_6313_n21292# VDD a_5553_n21054# VDD s=11600,516 d=5800,258 l=40 w=200 x=6387 y=-21053 sky130_fd_pr__pfet_01v8
x a_90293_7583# a_89861_7583# a_90461_7417# VSS s=30240,1004 d=30240,1004 l=168 w=0 x=90293 y=7583 sky130_fd_pr__res_xhigh_po_0p35
x divider_top_0.7b_counter_new_0.mod_dff_magic_3.D1 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=45272 y=-24582 sky130_fd_pr__pfet_01v8
x divider_top_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT divider_top_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_0.DFF_MAG_0.TG_MAGIC_3.OUT VDD s=2900,158 d=5800,316 l=40 w=100 x=15497 y=-25774 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_0.A divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=-11546 y=34887 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD3 divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.inverter_2_0.VIN a_30580_n26001# VSS s=8700,358 d=17400,716 l=40 w=300 x=30932 y=-26000 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=24324 y=-37894 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD2 divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-10822 y=95662 sky130_fd_pr__pfet_01v8
x divider_top_2.MUX_1_1.AND_1_1.inverter_2_0.VIN VSS divider_top_2.MUX_1_1.a4 VSS s=2900,158 d=5800,316 l=40 w=100 x=-8942 y=21147 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a3 a_n12798_92435# a_n12160_91939# VDD s=17400,658 d=34800,1316 l=40 w=600 x=-12159 y=92306 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=56308 y=1826 sky130_fd_pr__nfet_01v8
x a_n28666_n57678# VSS OUT_USB VSS s=11600,458 d=11600,458 l=60 w=400 x=-28639 y=-57205 sky130_fd_pr__nfet_01v8
x divider_top_1.Q4 divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.NOR_MAGIC_0.VOUT a_19104_n41439# VDD s=23200,916 d=11600,458 l=40 w=400 x=19373 y=-41438 sky130_fd_pr__pfet_01v8
x OUT divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-5192 y=-41269 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT VDD divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=-7503 y=29088 sky130_fd_pr__pfet_01v8
x VCO_0.INV_1_mag_5.OUT VDD VCO_0.Divide_By_2_magic_0.CLK VDD s=11600,458 d=11600,458 l=100 w=400 x=37780 y=1419 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT divider_top_0.P3 VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-6826 y=-21034 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.inverter_2_0.VIN VSS divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a3 VSS s=2900,158 d=5800,316 l=40 w=100 x=37722 y=-56722 sky130_fd_pr__nfet_01v8
x a_7001_n43548# a_6753_n43326# divider_top_1.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.A VSS s=11600,516 d=11600,516 l=40 w=200 x=7075 y=-43325 sky130_fd_pr__nfet_01v8
x S5 ANALOG_MUX_MAG_3.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=20306 y=-171 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a1 a_54412_n24012# divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=54666 y=-24011 sky130_fd_pr__nfet_01v8
x divider_top_1.Q2 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=45978 y=-37720 sky130_fd_pr__pfet_01v8
x a_6262_n37853# a_6251_n37645# divider_top_1.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.C VDD s=11600,516 d=5800,258 l=40 w=200 x=6309 y=-37644 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.inverter_2_0.VIN VSS divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a4 VSS s=5800,316 d=2900,158 l=40 w=100 x=-10697 y=119429 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a4 VSS a_n9309_70714# VSS s=17400,716 d=8700,358 l=40 w=300 x=-9282 y=70276 sky130_fd_pr__nfet_01v8
x divider_top_0.CLK divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-6086 y=-24678 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.IN1 a_n10446_100147# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=-10445 y=100205 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=81653 y=-21673 sky130_fd_pr__pfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=44900 y=72680 sky130_fd_pr__cap_mim_m3_1
x divider_top_2.7b_counter_new_0.LD3 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=-11901 y=60479 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a1 divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.inverter_2_0.VIN a_82389_n37029# VSS s=8700,358 d=17400,716 l=40 w=300 x=82741 y=-37028 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_6.inverter_0.OUT VDD ANALOG_MUX_MAG_6.TG_ANALOG_MUX_1.inverter_0.OUT VDD s=5800,258 d=11600,516 l=40 w=200 x=63681 y=-3037 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=65536 y=-55732 sky130_fd_pr__pfet_01v8
x D12 a_n21742_n36683# a_n21954_n35975# VSS s=8700,358 d=17400,716 l=40 w=300 x=-21276 y=-36682 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK VSS divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=-5989 y=-24070 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_1.VOUT VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=3170 y=-37788 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.inverter_2_0.VIN VSS divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a4 VSS s=2900,158 d=5800,316 l=40 w=100 x=59739 y=-40940 sky130_fd_pr__nfet_01v8
x divider_top_1.MUX_1_2.SEL divider_top_1.MUX_1_2.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-18038 y=-38087 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD3 divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a1 VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=39594 y=-24445 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_1.B VDD divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT VDD s=8700,358 d=8700,358 l=40 w=300 x=-7636 y=36590 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_1.CLK divider_top_1.DivideBy2_magic_1.TG_MAGIC_1.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-10563 y=-35187 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_0.TG_MAGIC_2.inverter_0.OUT divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_1.DivideBy2_magic_0.inverter_2.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-13164 y=-41417 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_1.VOUT VDD a_n364_n41709# VDD s=5800,258 d=5800,258 l=40 w=200 x=570 y=-41682 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_1.CLK divider_top_0.DivideBy2_magic_1.inverter_2.IN divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-13960 y=-19484 sky130_fd_pr__nfet_01v8
x S3 DN_INPUT ANALOG_MUX_MAG_0.OUT VSS s=5800,258 d=5800,258 l=40 w=200 x=6660 y=-1405 sky130_fd_pr__nfet_01v8
x D16 divider_top_3.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_5.B VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-5266 y=-54453 sky130_fd_pr__nfet_01v8
x a_8252_1049# a_8724_1049# VDD VDD s=11600,458 d=23200,916 l=60 w=400 x=11110 y=1857 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_2.inverter_0.OUT ANALOG_MUX_MAG_2.TG_ANALOG_MUX_1.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-3861 y=-814 sky130_fd_pr__nfet_01v8
x divider_top_0.DivideBy2_magic_1.CLK divider_top_0.DivideBy2_magic_1.TG_MAGIC_1.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-11457 y=-18596 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.CLK divider_top_0.DivideBy2_magic_0.TG_MAGIC_0.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-10453 y=-24841 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_0.TG_MAGIC_2.inverter_0.OUT divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_0.DivideBy2_magic_0.inverter_2.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-14058 y=-24826 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_0.VOUT VDD a_339_n59820# VDD s=11600,516 d=5800,258 l=40 w=200 x=1077 y=-59793 sky130_fd_pr__pfet_01v8
x divider_top_2.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD divider_top_2.MUX_1_1.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=-8711 y=21049 sky130_fd_pr__pfet_01v8
x a_n11097_n16599# a_n15003_n16599# VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=-9358 y=-15727 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=56695 y=-1084 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a3 a_38396_n60969# a_38298_n60357# VDD s=17400,658 d=34800,1316 l=40 w=600 x=38665 y=-60356 sky130_fd_pr__pfet_01v8
x D13 a_6252_n35602# VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=7679 y=-35999 sky130_fd_pr__nfet_01v8
x a_40663_n26298# VSS divider_top_0.Q2 VSS s=17400,716 d=17400,716 l=40 w=300 x=41061 y=-26297 sky130_fd_pr__nfet_01v8
x divider_top_1.AND_1_1.VOUT VDD a_n20124_n37911# VDD s=5800,258 d=5800,258 l=40 w=200 x=-19967 y=-37910 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD2 divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=62545 y=-24353 sky130_fd_pr__pfet_01v8
x divider_top_3.MUX_1_0.SEL VSS divider_top_3.MUX_1_0.a1 VSS s=11600,516 d=5800,258 l=40 w=200 x=-17531 y=-61528 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a3 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=58936 y=-41869 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.inverter_0.OUT divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-9907 y=19864 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.OUT VSS divider_top_3.DivideBy2_magic_0.Q VSS s=2900,158 d=2900,158 l=40 w=100 x=-13593 y=-59163 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.inverter_2_0.VIN VSS divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a4 VSS s=2900,158 d=5800,316 l=40 w=100 x=-10735 y=110261 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=22525 y=-21218 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD3 divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=36428 y=-41005 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a3 a_n12684_106674# VSS VSS s=8700,358 d=17400,716 l=40 w=300 x=-12657 y=106334 sky130_fd_pr__nfet_01v8
x divider_top_0.P0 VDD divider_top_0.DFF_MAG_0.TG_MAGIC_3.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=16041 y=-27177 sky130_fd_pr__pfet_01v8
x a_n9193_116046# VDD divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.VOUT VDD s=34800,1316 d=34800,1316 l=40 w=600 x=-8554 y=116129 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD1 divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=48065 y=-24484 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.VOUT a_85848_n39231# divider_top_1.7b_counter_new_0.mod_dff_magic_0.D1 VSS s=14500,558 d=29000,1116 l=40 w=500 x=85906 y=-39230 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=24128 y=-38174 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD2 VSS divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a1 VSS s=5800,258 d=11600,516 l=40 w=200 x=-6984 y=114383 sky130_fd_pr__nfet_01v8
x a_86885_8911# a_86453_8745# a_87053_8911# VSS s=30240,1004 d=30240,1004 l=168 w=0 x=86885 y=8911 sky130_fd_pr__res_xhigh_po_0p35
x divider_top_1.7b_counter_new_0.LD1 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=58033 y=-42070 sky130_fd_pr__pfet_01v8
x OUTB divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=21935 y=-56285 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.CLK divider_top_3.DivideBy2_magic_1.TG_MAGIC_0.inverter_0.OUT VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-8856 y=-54616 sky130_fd_pr__pfet_01v8
x VCO_0.INV_1_mag_5.IN VDD VCO_0.INV_1_mag_5.OUT VDD s=11600,458 d=11600,458 l=100 w=400 x=35427 y=1462 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD3 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=31754 y=-41025 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_5.B a_n5904_25914# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-5271 y=27294 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a1 divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=45574 y=-21129 sky130_fd_pr__pfet_01v8
x OUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.IN divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=20621 y=-38224 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD1 divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=53791 y=-24419 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD1 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=45397 y=-37591 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.CLK VSS divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.inverter_0.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=-5345 y=19449 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD1 a_49284_n60753# divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=49538 y=-60752 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_1.TG_MAGIC_2.inverter_0.OUT divider_top_2.DivideBy2_magic_1.inverter_2.IN divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-6368 y=19156 sky130_fd_pr__pfet_01v8
x D0 a_n7141_n27341# divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_0.B VDD s=11600,516 d=5800,258 l=40 w=200 x=-7082 y=-27340 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a1 divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=29672 y=-55781 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.inverter_0.OUT divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN VDD s=2900,158 d=5800,316 l=40 w=100 x=-7418 y=27520 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT VDD divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_1.VOUT VDD s=2900,158 d=2900,158 l=40 w=100 x=3170 y=-37557 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=-11731 y=64952 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_1.CLK VDD divider_top_1.DivideBy2_magic_1.TG_MAGIC_2.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-12553 y=-36505 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_0.VOUT VDD a_n1062_n21122# VDD s=11600,516 d=5800,258 l=40 w=200 x=-323 y=-21051 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT VSS divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN VSS s=5800,316 d=2900,158 l=40 w=100 x=22772 y=-56943 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD1 divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=-11865 y=108653 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_2.inverter_0.OUT VDD ANALOG_MUX_MAG_2.TG_ANALOG_MUX_1.inverter_0.OUT VDD s=11600,516 d=5800,258 l=40 w=200 x=-4155 y=-534 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a3 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=39883 y=-25504 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a3 a_40663_n26298# VSS VSS s=8700,358 d=17400,716 l=40 w=300 x=40721 y=-26297 sky130_fd_pr__nfet_01v8
x divider_top_3.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT divider_top_3.DFF_MAG_0.TG_MAGIC_3.IN divider_top_3.DFF_MAG_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=15896 y=-61864 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD3 divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-7419 y=60611 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD1 VSS divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a1 VSS s=5800,258 d=11600,516 l=40 w=200 x=76064 y=-40628 sky130_fd_pr__nfet_01v8
x divider_top_3.P2 divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-5523 y=-58772 sky130_fd_pr__nfet_01v8
x divider_top_1.MUX_1_2.a4 VSS a_n16774_n36336# VSS s=17400,716 d=8700,358 l=40 w=300 x=-16813 y=-36335 sky130_fd_pr__nfet_01v8
x OUT VSS a_62873_n39058# VSS s=8700,358 d=8700,358 l=40 w=300 x=63029 y=-39057 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=67697 y=-24514 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=55783 y=-56496 sky130_fd_pr__pfet_01v8
x a_6955_n53713# a_6944_n53505# divider_top_3.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.A VDD s=11600,516 d=5800,258 l=40 w=200 x=7002 y=-53504 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a1 a_50283_n58779# divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=50537 y=-58778 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=22265 y=-37894 sky130_fd_pr__pfet_01v8
x D1 VDD a_5554_n26987# VDD s=11600,516 d=5800,258 l=40 w=200 x=6883 y=-27340 sky130_fd_pr__pfet_01v8
x S2 UP_INPUT ANALOG_MUX_MAG_4.OUT VSS s=11600,516 d=5800,258 l=40 w=200 x=6057 y=1284 sky130_fd_pr__nfet_01v8
x S4 ANALOG_MUX_MAG_5.OUT VCTRL_IN VSS s=5800,258 d=5800,258 l=40 w=200 x=21434 y=2449 sky130_fd_pr__nfet_01v8
x a_n11097_n16599# VDD a_n15003_n16599# VDD s=11600,458 d=11600,458 l=60 w=400 x=-9680 y=-16535 sky130_fd_pr__pfet_01v8
x VSS VDD a_n20626_n41329# VDD s=23200,916 d=11600,458 l=40 w=400 x=-20665 y=-41328 sky130_fd_pr__pfet_01v8
x F_IN divider_top_2.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_2.DFF_MAG_0.TG_MAGIC_2.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-12658 y=48516 sky130_fd_pr__nfet_01v8
x divider_top_1.Q4 a_1057_n43932# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=1869 y=-43931 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_1.TG_MAGIC_1.OUT VDD divider_top_1.DivideBy2_magic_1.inverter_2.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=-11400 y=-36505 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_6.TG_ANALOG_MUX_0.inverter_0.OUT divider_top_0.CLK F_IN VDD s=5800,258 d=11600,516 l=40 w=200 x=64621 y=-4112 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD2 divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=62519 y=-25382 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_0.CLK divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_2.DivideBy2_magic_0.inverter_2.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-10880 y=19450 sky130_fd_pr__nfet_01v8
x a_51530_1826# VDD a_52002_1826# VDD s=11600,458 d=11600,458 l=60 w=400 x=53798 y=2634 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.inverter_2_0.VIN VSS divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a3 VSS s=5800,316 d=2900,158 l=40 w=100 x=45686 y=-38650 sky130_fd_pr__nfet_01v8
x divider_top_0.DivideBy2_magic_1.TG_MAGIC_1.OUT VSS divider_top_0.DivideBy2_magic_1.inverter_2.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-12098 y=-19534 sky130_fd_pr__nfet_01v8
x a_n21251_n54086# divider_top_3.3AND_MAGIC_1.A VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-20062 y=-54085 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a1 divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.inverter_2_0.VIN a_n10476_69664# VSS s=8700,358 d=17400,716 l=40 w=300 x=-10475 y=70016 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-26819 y=-36582 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_0.TG_MAGIC_1.OUT divider_top_2.DivideBy2_magic_0.inverter_2.IN VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=-10930 y=20920 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.IN1 a_86049_n40513# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=86107 y=-40512 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_0.CLK divider_top_1.DivideBy2_magic_0.TG_MAGIC_2.inverter_0.OUT VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=-12651 y=-41052 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_4.TG_ANALOG_MUX_1.inverter_0.OUT ANALOG_MUX_MAG_4.OUT ANALOG_MUX_MAG_4.IN_1 VDD s=5800,258 d=5800,258 l=40 w=200 x=6351 y=2013 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD1 VSS divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a1 VSS s=5800,258 d=11600,516 l=40 w=200 x=-7139 y=77914 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD3 divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=-11932 y=64245 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD1 divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=53765 y=-25448 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a4 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=51440 y=-59316 sky130_fd_pr__pfet_01v8
x divider_top_2.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_2.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-13646 y=48811 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_3.TG_ANALOG_MUX_0.inverter_0.OUT LF_OFFCHIP ANALOG_MUX_MAG_3.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=21900 y=-1246 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.inverter_2_0.VIN VSS divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a4 VSS s=5800,316 d=2900,158 l=40 w=100 x=40784 y=-24344 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-28639 y=-53193 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_0.inverter_0.OUT divider_top_2.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_0.VOUT divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-7418 y=29730 sky130_fd_pr__pfet_01v8
x divider_top_0.OUT1 a_n9079_n16599# VSS VSS s=11600,458 d=23200,916 l=60 w=400 x=-7942 y=-15727 sky130_fd_pr__nfet_01v8
x divider_top_0.CLK VSS divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.inverter_0.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=-5989 y=-21972 sky130_fd_pr__nfet_01v8
x a_52002_1826# VDD OUTB VDD s=11600,458 d=11600,458 l=60 w=400 x=56642 y=2634 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=56662 y=1826 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.CLK divider_top_3.DivideBy2_magic_0.TG_MAGIC_0.inverter_0.OUT VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=-8856 y=-59163 sky130_fd_pr__nfet_01v8
x D2 a_2554_n19011# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=3981 y=-18802 sky130_fd_pr__pfet_01v8
x divider_top_1.Q3 a_7011_n41297# VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=7998 y=-41074 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD1 divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=44601 y=-21000 sky130_fd_pr__pfet_01v8
x divider_top_2.P3 VDD divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.IN VDD s=5800,258 d=11600,516 l=40 w=200 x=-8821 y=26486 sky130_fd_pr__pfet_01v8
x VSS a_85050_n42487# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=85108 y=-42486 sky130_fd_pr__nfet_01v8
x divider_top_0.Q3 a_6313_n21292# VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=7300 y=-21659 sky130_fd_pr__nfet_01v8
x divider_top_1.3AND_MAGIC_0.B a_n21349_n43410# a_n21658_n43410# VSS s=8700,358 d=17400,716 l=40 w=300 x=-21290 y=-43409 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_5.inverter_0.OUT VSS ANALOG_MUX_MAG_5.TG_ANALOG_MUX_1.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=20886 y=2898 sky130_fd_pr__nfet_01v8
x a_n1062_n25118# VDD divider_top_0.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_0.VOUT VDD s=11600,516 d=5800,258 l=40 w=200 x=-1061 y=-25091 sky130_fd_pr__pfet_01v8
x a_51799_n4132# VDD ANALOG_MUX_MAG_6.IN_1 VDD s=11600,458 d=23200,916 l=60 w=400 x=58091 y=-3323 sky130_fd_pr__pfet_01v8
x divider_top_3.Q1 a_7704_n61659# VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=8691 y=-61436 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_0.B VDD divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT VDD s=8700,358 d=8700,358 l=40 w=300 x=-11546 y=34985 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN VDD divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.IN VDD s=11600,516 d=5800,258 l=40 w=200 x=-4518 y=-22352 sky130_fd_pr__pfet_01v8
x divider_top_0.CLK VDD divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=71386 y=-21912 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a1 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=73271 y=-41056 sky130_fd_pr__pfet_01v8
x divider_top_1.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_1.MUX_1_0.a3 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=-17259 y=-42159 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.A VDD a_5301_n59829# VDD s=11600,516 d=5800,258 l=40 w=200 x=6039 y=-59802 sky130_fd_pr__pfet_01v8
x D18 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=49342 y=-60215 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK VDD divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-5487 y=-40381 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD2 divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=63251 y=-37491 sky130_fd_pr__pfet_01v8
x divider_top_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT divider_top_0.DFF_MAG_0.TG_MAGIC_1.IN divider_top_0.DFF_MAG_0.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=11795 y=-27162 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD2 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=-10822 y=95760 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a1 a_45222_n20593# divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=45476 y=-20592 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a4 VDD a_63720_n22141# VDD s=34800,1316 d=17400,658 l=40 w=600 x=63680 y=-22140 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=55875 y=-41140 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_2.inverter_0.OUT VSS ANALOG_MUX_MAG_2.TG_ANALOG_MUX_1.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-3959 y=-814 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a3 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=28077 y=-21778 sky130_fd_pr__pfet_01v8
x a_8683_n1707# VDD DN_OUT VDD s=11600,458 d=11600,458 l=60 w=400 x=12851 y=-898 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_1.TG_MAGIC_1.inverter_0.OUT divider_top_3.DivideBy2_magic_1.TG_MAGIC_1.IN divider_top_3.DivideBy2_magic_1.TG_MAGIC_1.OUT VDD s=2900,158 d=5800,316 l=40 w=100 x=-8857 y=-53213 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_0.CLK divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.CLK VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=-8677 y=-41052 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.inverter_2_0.VIN VSS divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a4 VSS s=5800,316 d=2900,158 l=40 w=100 x=64637 y=-37390 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_1.TG_ANALOG_MUX_1.inverter_0.OUT Tapered_Buffer_mag_0.IN ANALOG_MUX_MAG_1.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-1453 y=1837 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD1 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a1 VDD s=11600,516 d=5800,258 l=40 w=200 x=54195 y=-41010 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.IN VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=22069 y=-38174 sky130_fd_pr__nfet_01v8
x D14 a_3252_n35602# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=4679 y=-35393 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-10539 y=29088 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-7503 y=29186 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_2.D1 a_36351_n24007# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=36409 y=-24006 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a4 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-10697 y=119527 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a3 a_n9309_70714# VSS VSS s=8700,358 d=17400,716 l=40 w=300 x=-9282 y=70374 sky130_fd_pr__nfet_01v8
x a_89157_6587# a_88189_6587# a_89325_6587# VSS s=30240,1004 d=30240,1004 l=168 w=0 x=89157 y=6587 sky130_fd_pr__res_xhigh_po_0p35
x a_50799_n277# a_51327_n1085# VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=51621 y=-1084 sky130_fd_pr__nfet_01v8
x a_51327_n4132# a_51799_n4132# VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=52565 y=-4131 sky130_fd_pr__nfet_01v8
x divider_top_0.CLK divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-5378 y=-21922 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a3 a_72865_n25577# a_72963_n26189# VDD s=34800,1316 d=17400,658 l=40 w=600 x=73134 y=-25576 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.IN1 VSS a_n10446_100147# VSS s=8700,358 d=8700,358 l=40 w=300 x=-10445 y=100303 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_1.D1 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=28667 y=-41123 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD3 divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=-11901 y=60577 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.IN1 VSS a_31579_n24027# VSS s=8700,358 d=8700,358 l=40 w=300 x=31735 y=-24026 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD1 VSS divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a1 VSS s=11600,516 d=5800,258 l=40 w=200 x=54301 y=-37227 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=12045 y=-1706 sky130_fd_pr__nfet_01v8
x divider_top_0.CLK divider_top_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=12406 y=-26797 sky130_fd_pr__nfet_01v8
x OUTB divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN VSS s=5800,316 d=2900,158 l=40 w=100 x=-4979 y=-59380 sky130_fd_pr__nfet_01v8
x divider_top_1.DFF_MAG_0.TG_MAGIC_3.CLK VDD divider_top_1.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=15902 y=-43768 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=13933 y=-1706 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_3.inverter_0.OUT VDD ANALOG_MUX_MAG_3.TG_ANALOG_MUX_1.inverter_0.OUT VDD s=11600,516 d=5800,258 l=40 w=200 x=20862 y=-171 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK VDD divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-2084 y=-57054 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_5.TG_ANALOG_MUX_0.inverter_0.OUT VCTRL_IN ANALOG_MUX_MAG_5.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=21924 y=2103 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.inverter_2_0.VIN VSS divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a4 VSS s=5800,316 d=2900,158 l=40 w=100 x=55883 y=-37456 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.inverter_0.OUT divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-12554 y=-35102 sky130_fd_pr__pfet_01v8
x a_n11585_39700# a_n10953_39378# divider_top_2.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.C VSS s=11600,516 d=11600,516 l=40 w=200 x=-10952 y=39700 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.NAND_MAGIC_0.OUT divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-9075 y=54042 sky130_fd_pr__pfet_01v8
x a_36995_n26267# VDD divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.VOUT VDD s=34800,1316 d=34800,1316 l=40 w=600 x=37476 y=-25654 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.CLK VDD divider_top_3.DivideBy2_magic_0.TG_MAGIC_0.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-9150 y=-59543 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a4 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=83244 y=-40788 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-1881 y=-41699 sky130_fd_pr__pfet_01v8
x divider_top_2.DFF_MAG_0.TG_MAGIC_3.CLK VDD divider_top_2.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VDD s=11600,516 d=5800,258 l=40 w=200 x=-12328 y=44813 sky130_fd_pr__pfet_01v8
x VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.inverter_0.OUT VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.OUT VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.IN VDD s=5800,316 d=2900,158 l=40 w=100 x=42815 y=1432 sky130_fd_pr__pfet_01v8
x OUT divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.IN divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=-4386 y=-38513 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD1 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a1 VDD s=11600,516 d=5800,258 l=40 w=200 x=-7352 y=104725 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD1 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a1 VDD s=11600,516 d=5800,258 l=40 w=200 x=-10922 y=77612 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.inverter_0.OUT divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-13448 y=-18511 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD2 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=84828 y=-24329 sky130_fd_pr__pfet_01v8
x OUTB divider_top_3.DFF_MAG_0.TG_MAGIC_2.IN divider_top_3.DFF_MAG_0.TG_MAGIC_3.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=16898 y=-60891 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=12676 y=1049 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK VDD divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VDD s=11600,516 d=5800,258 l=40 w=200 x=-4980 y=-58492 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=-8142 y=114868 sky130_fd_pr__pfet_01v8
x divider_top_2.Q4 a_n6962_96487# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=-6961 y=96545 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a1 divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=64919 y=-59184 sky130_fd_pr__pfet_01v8
x OUTB divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=24830 y=-56893 sky130_fd_pr__nfet_01v8
x divider_top_2.MUX_1_2.AND_1_1.inverter_2_0.VIN VSS divider_top_2.MUX_1_2.a4 VSS s=2900,158 d=5800,316 l=40 w=100 x=-7966 y=16158 sky130_fd_pr__nfet_01v8
x divider_top_2.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_2.MUX_1_1.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-8711 y=21147 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-4173 y=-58407 sky130_fd_pr__pfet_01v8
x OUT VDD divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.inverter_0.OUT VDD s=5800,258 d=11600,516 l=40 w=200 x=-5291 y=-38943 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD3 VSS divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a1 VSS s=11600,516 d=5800,258 l=40 w=200 x=-10573 y=64075 sky130_fd_pr__nfet_01v8
x divider_top_2.Q6 a_n5904_29190# VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=-5877 y=30103 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.inverter_0.OUT divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.IN divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-9907 y=19962 sky130_fd_pr__pfet_01v8
x a_6965_n59438# VSS a_7052_n59186# VSS s=11600,516 d=11600,516 l=40 w=200 x=7012 y=-59185 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=77744 y=-41088 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.inverter_2_0.VIN VSS divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a3 VSS s=5800,316 d=2900,158 l=40 w=100 x=-8478 y=60998 sky130_fd_pr__nfet_01v8
x a_n5904_33414# VSS a_n5878_33454# VSS s=11600,516 d=11600,516 l=40 w=200 x=-5877 y=33414 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.CLK divider_top_3.DivideBy2_magic_1.TG_MAGIC_1.OUT divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=-9565 y=-54186 sky130_fd_pr__nfet_01v8
x D15 divider_top_1.3AND_MAGIC_0.B VSS VSS s=5800,258 d=11600,516 l=40 w=200 x=-20469 y=-41820 sky130_fd_pr__nfet_01v8
x divider_top_2.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_2.DFF_MAG_0.TG_MAGIC_3.IN divider_top_2.DFF_MAG_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-13216 y=47808 sky130_fd_pr__nfet_01v8
x mirror_mag_0.G_source_up mirror_mag_0.G_source_up VDD VDD s=23200,858 d=46400,1716 l=800 w=800 x=10764 y=6696 sky130_fd_pr__pfet_01v8_lvt
x divider_top_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT divider_top_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_0.DFF_MAG_0.TG_MAGIC_3.OUT VDD s=5800,316 d=2900,158 l=40 w=100 x=14909 y=-25774 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.IN VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=-8052 y=55076 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a4 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=28774 y=-24302 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=38623 y=-55793 sky130_fd_pr__pfet_01v8
x divider_top_1.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_1.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_1.DFF_MAG_0.TG_MAGIC_3.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=15095 y=-43338 sky130_fd_pr__nfet_01v8
x a_n15003_n16599# DIV_OUT VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=-9830 y=-15727 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=30077 y=-59235 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.inverter_2_0.VIN VSS divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a4 VSS s=5800,316 d=2900,158 l=40 w=100 x=45987 y=-20899 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a1 a_81683_n23891# divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=81937 y=-23890 sky130_fd_pr__nfet_01v8
x divider_top_2.MUX_1_2.SEL VSS divider_top_2.MUX_1_2.a1 VSS s=11600,516 d=5800,258 l=40 w=200 x=-8295 y=14380 sky130_fd_pr__nfet_01v8
x D16 VDD divider_top_3.MUX_1_1.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=-12248 y=-57174 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.inverter_2_0.VIN VSS divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a3 VSS s=2900,158 d=5800,316 l=40 w=100 x=83054 y=-56606 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a4 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=65430 y=-58954 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_6.D1 a_73017_n40520# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=73075 y=-40519 sky130_fd_pr__nfet_01v8
x a_n26846_n39533# OUT_CORE VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=-26011 y=-34950 sky130_fd_pr__pfet_01v8
x OUTB divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=24023 y=-57323 sky130_fd_pr__pfet_01v8
x a_n28666_n57678# OUT_USB VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=-27831 y=-54511 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_1.TG_MAGIC_2.inverter_0.OUT divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_2.DivideBy2_magic_1.inverter_2.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-6368 y=19254 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_0.inverter_0.OUT divider_top_0.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_0.VOUT divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-3190 y=-20949 sky130_fd_pr__pfet_01v8
x OUTB a_45624_n57269# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=45682 y=-57268 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.CLK divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-12750 y=-40444 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_1.CLK divider_top_1.DivideBy2_magic_1.inverter_2.IN divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-13262 y=-36075 sky130_fd_pr__nfet_01v8
x OUT VSS divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK VSS s=2900,158 d=5800,316 l=40 w=100 x=19836 y=-38832 sky130_fd_pr__nfet_01v8
x divider_top_0.CLK divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-2678 y=-24120 sky130_fd_pr__nfet_01v8
x divider_top_0.AND_1_1.VOUT a_n20920_n22027# a_n20610_n22028# VSS s=8700,358 d=17400,716 l=40 w=300 x=-20453 y=-22027 sky130_fd_pr__nfet_01v8
x divider_top_3.Q5 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=73786 y=-55714 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=29380 y=-56480 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a1 divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=82741 y=-37565 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_1.CLK divider_top_0.DivideBy2_magic_1.inverter_2.IN divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-14156 y=-19484 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_0.CLK divider_top_3.DivideBy2_magic_0.TG_MAGIC_1.OUT divider_top_3.DivideBy2_magic_0.TG_MAGIC_1.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-8955 y=-58555 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a3 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-11931 y=61088 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD1 divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=54471 y=-38586 sky130_fd_pr__pfet_01v8
x divider_top_0.Q4 VSS a_63174_n20493# VSS s=8700,358 d=8700,358 l=40 w=300 x=63330 y=-20492 sky130_fd_pr__nfet_01v8
x divider_top_3.AND_1_0.VOUT VDD a_n19421_n56022# VDD s=11600,516 d=5800,258 l=40 w=200 x=-19460 y=-56021 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-10314 y=767 sky130_fd_pr__nfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=50220 y=50232 sky130_fd_pr__cap_mim_m3_1
x ANALOG_MUX_MAG_3.inverter_0.OUT ANALOG_MUX_MAG_3.OUT ANALOG_MUX_MAG_3.IN_1 VSS s=5800,258 d=5800,258 l=40 w=200 x=21606 y=-517 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a4 a_65113_n60296# VDD VDD s=17400,658 d=34800,1316 l=40 w=600 x=65171 y=-60295 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD2 divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.inverter_2_0.VIN a_66533_n42542# VSS s=8700,358 d=17400,716 l=40 w=300 x=66885 y=-42541 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.CLK divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_3.DivideBy2_magic_0.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-9859 y=-59113 sky130_fd_pr__nfet_01v8
x divider_top_0.Q2 a_2859_n27341# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=3671 y=-27340 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN VSS s=5800,316 d=2900,158 l=40 w=100 x=-7833 y=26932 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_4.TG_ANALOG_MUX_1.inverter_0.OUT ANALOG_MUX_MAG_4.IN_1 ANALOG_MUX_MAG_4.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=6449 y=2013 sky130_fd_pr__pfet_01v8
x VSS divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=85206 y=-41949 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.B VDD a_4598_n41718# VDD s=5800,258 d=5800,258 l=40 w=200 x=5532 y=-41691 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK VSS divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=20326 y=-38832 sky130_fd_pr__nfet_01v8
x VSS a_n1045_n53713# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=382 y=-53504 sky130_fd_pr__pfet_01v8
x divider_top_3.Q7 a_n5740_n62043# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-4927 y=-62042 sky130_fd_pr__pfet_01v8
x D12 VDD divider_top_1.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=-13173 y=-38134 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK VDD divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=19824 y=-22621 sky130_fd_pr__pfet_01v8
x divider_top_3.MUX_1_0.SEL VDD divider_top_3.MUX_1_0.a1 VDD s=11600,516 d=5800,258 l=40 w=200 x=-17629 y=-61198 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_0.CLK divider_top_3.DivideBy2_magic_0.TG_MAGIC_1.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-9860 y=-58225 sky130_fd_pr__pfet_01v8
x S3 ANALOG_MUX_MAG_0.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=4870 y=-956 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_1.inverter_0.OUT VSS ANALOG_MUX_MAG_1.TG_ANALOG_MUX_1.inverter_0.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=-2687 y=1557 sky130_fd_pr__nfet_01v8
x F_IN divider_top_2.DFF_MAG_0.TG_MAGIC_2.IN divider_top_2.DFF_MAG_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-12658 y=48614 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a1 divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=41772 y=-59276 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=37011 y=-41833 sky130_fd_pr__pfet_01v8
x divider_top_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_0.LD divider_top_0.DFF_MAG_0.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=12601 y=-26189 sky130_fd_pr__nfet_01v8
x a_58724_n26303# VDD divider_top_0.Q4 VDD s=34800,1316 d=34800,1316 l=40 w=600 x=59205 y=-25690 sky130_fd_pr__pfet_01v8
x divider_top_1.Q1 a_37057_n37145# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=37115 y=-37144 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD3 VSS divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a1 VSS s=11600,516 d=5800,258 l=40 w=200 x=-10584 y=72515 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT VDD divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_0.VOUT VDD s=2900,158 d=2900,158 l=40 w=100 x=867 y=-25078 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.IN divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=23828 y=-56335 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=40679 y=-41864 sky130_fd_pr__pfet_01v8
x F_IN divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-11577 y=28229 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD2 divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a1 VSS VSS s=5800,258 d=5800,258 l=40 w=200 x=62455 y=-20570 sky130_fd_pr__nfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=66180 y=16560 sky130_fd_pr__cap_mim_m3_1
x divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.inverter_2_0.VIN VSS divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a3 VSS s=5800,316 d=2900,158 l=40 w=100 x=28375 y=-42053 sky130_fd_pr__nfet_01v8
x divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_0.MUX_1_1.IN2 VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=-14700 y=-19534 sky130_fd_pr__nfet_01v8
x a_n26846_n39533# VDD OUT_CORE VDD s=11600,458 d=11600,458 l=60 w=400 x=-26011 y=-35776 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a4 VDD s=5800,316 d=2900,158 l=40 w=100 x=-10897 y=115663 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_0.TG_MAGIC_1.inverter_0.OUT divider_top_3.DivideBy2_magic_0.TG_MAGIC_1.OUT divider_top_3.DivideBy2_magic_0.TG_MAGIC_1.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-9151 y=-58140 sky130_fd_pr__pfet_01v8
x a_n28666_n57678# VDD OUT_USB VDD s=11600,458 d=11600,458 l=60 w=400 x=-27831 y=-55337 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.IN divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-1882 y=-40296 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=81743 y=-25126 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD1 divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a1 VSS VSS s=5800,258 d=5800,258 l=40 w=200 x=73009 y=-55255 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD1 divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=57459 y=-24450 sky130_fd_pr__pfet_01v8
x a_37701_n39405# VDD divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.VOUT VDD s=34800,1316 d=34800,1316 l=40 w=600 x=38182 y=-38792 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.VOUT a_32076_n39336# divider_top_1.7b_counter_new_0.mod_dff_magic_1.D1 VSS s=14500,558 d=29000,1116 l=40 w=500 x=32134 y=-39335 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT VSS divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-4420 y=-21314 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a4 VSS a_n12701_97521# VSS s=17400,716 d=8700,358 l=40 w=300 x=-12674 y=97083 sky130_fd_pr__nfet_01v8
x divider_top_1.Q4 divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=64028 y=-37620 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK VDD divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=24733 y=-56005 sky130_fd_pr__pfet_01v8
x D7 a_n12470_63893# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=-12469 y=63951 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.3AND_MAGIC_0.VOUT VDD divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.NAND_MAGIC_0.OUT VDD s=23200,916 d=11600,458 l=40 w=400 x=21889 y=-40164 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-12910 y=767 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_0.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_0.VOUT VDD s=5800,316 d=2900,158 l=40 w=100 x=-3680 y=-25093 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_0.CLK VDD divider_top_1.DivideBy2_magic_0.TG_MAGIC_1.inverter_0.OUT VDD s=5800,258 d=11600,516 l=40 w=200 x=-10465 y=-40114 sky130_fd_pr__pfet_01v8
x VCO_0.INV_1_mag_5.OUT VCO_0.Divide_By_2_magic_0.CLK VSS VSS s=11600,458 d=11600,458 l=100 w=400 x=37306 y=2075 sky130_fd_pr__nfet_01v8
x divider_top_0.DivideBy2_magic_0.CLK divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_0.DivideBy2_magic_0.inverter_2.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-13862 y=-24411 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.VOUT a_68034_n57397# divider_top_3.7b_counter_new_0.mod_dff_magic_5.D1 VSS s=14500,558 d=29000,1116 l=40 w=500 x=68092 y=-57396 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.VOUT VSS a_31858_n57447# VSS s=17400,716 d=17400,716 l=40 w=300 x=31818 y=-57446 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a3 VDD s=5800,316 d=2900,158 l=40 w=100 x=44890 y=-21828 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a3 VDD s=5800,316 d=2900,158 l=40 w=100 x=58446 y=-41869 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_6.inverter_0.OUT ANALOG_MUX_MAG_6.IN_1 divider_top_0.CLK VSS s=5800,258 d=5800,258 l=40 w=200 x=64131 y=-3383 sky130_fd_pr__nfet_01v8
x divider_top_0.DivideBy2_magic_0.CLK VDD divider_top_0.DivideBy2_magic_0.TG_MAGIC_1.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-11359 y=-23523 sky130_fd_pr__pfet_01v8
x divider_top_3.Q3 VSS divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.3_INPUT_NOR_MAG_0.VOUT VSS s=11600,516 d=5800,258 l=40 w=200 x=18924 y=-56239 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD3 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a1 VDD s=11600,516 d=5800,258 l=40 w=200 x=27694 y=-40994 sky130_fd_pr__pfet_01v8
x F_IN divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.IN divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=-8391 y=28228 sky130_fd_pr__nfet_01v8
x a_52002_1826# OUTB VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=53004 y=1826 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a4 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=29480 y=-37440 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a4 VDD s=5800,316 d=2900,158 l=40 w=100 x=32944 y=-41155 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.inverter_0.OUT divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN VDD s=5800,316 d=2900,158 l=40 w=100 x=-5682 y=-37540 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN VSS divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.IN VSS s=2900,158 d=5800,316 l=40 w=100 x=-10539 y=29186 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.B a_5852_n56453# a_6161_n56453# VSS s=17400,716 d=8700,358 l=40 w=300 x=6121 y=-56452 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.inverter_2_0.VIN VSS divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a4 VSS s=2900,158 d=5800,316 l=40 w=100 x=-10697 y=119625 sky130_fd_pr__nfet_01v8
x D9 VDD a_n11478_10783# VDD s=34800,1316 d=17400,658 l=40 w=600 x=-11477 y=10743 sky130_fd_pr__pfet_01v8
x VSS a_n19923_n59440# VDD VDD s=11600,458 d=23200,916 l=40 w=400 x=-19864 y=-59439 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT VSS divider_top_3.P3 VSS s=2900,158 d=2900,158 l=40 w=100 x=-5719 y=-56016 sky130_fd_pr__nfet_01v8
x D12 VDD divider_top_1.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_5.B VDD s=5800,258 d=11600,516 l=40 w=200 x=-5871 y=-36722 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.CLK VSS divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-13361 y=-35467 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_1.CLK divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.CLK VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=-8366 y=-54616 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a1 a_n10446_100147# divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=-10445 y=100401 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.inverter_0.OUT divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-5378 y=-22337 sky130_fd_pr__pfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=50220 y=61456 sky130_fd_pr__cap_mim_m3_1
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=24169 y=-22241 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_0.Q VSS divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-14198 y=-40394 sky130_fd_pr__nfet_01v8
x VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.CLK VDD VCO_0.Divide_By_2_magic_0.TG_MAGIC_0.inverter_0.OUT VDD s=5800,258 d=11600,516 l=40 w=200 x=40506 y=2735 sky130_fd_pr__pfet_01v8
x Tapered_Buffer_mag_5.IN VDD a_50799_n277# VDD s=11600,458 d=11600,458 l=60 w=400 x=50975 y=-276 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a4 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=56970 y=-59251 sky130_fd_pr__pfet_01v8
x VCO_0.INV_1_mag_5.OUT VSS VCO_0.Divide_By_2_magic_0.CLK VSS s=23200,916 d=11600,458 l=100 w=400 x=36832 y=2075 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=12989 y=-1706 sky130_fd_pr__nfet_01v8
x divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.CLK VSS divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.inverter_0.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=-14255 y=-18876 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT VSS divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-3722 y=-37905 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.inverter_2_0.VIN VSS divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a3 VSS s=2900,158 d=5800,316 l=40 w=100 x=68197 y=-60145 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN VSS divider_top_1.LD VSS s=2900,158 d=2900,158 l=40 w=100 x=22035 y=-41085 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a1 divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.inverter_2_0.VIN a_73025_n37067# VSS s=8700,358 d=17400,716 l=40 w=300 x=73377 y=-37066 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.NAND_MAGIC_0.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-9075 y=54140 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.IN1 VSS a_41420_n58740# VSS s=8700,358 d=8700,358 l=40 w=300 x=41576 y=-58739 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD1 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=55290 y=-59121 sky130_fd_pr__pfet_01v8
x divider_top_2.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_2.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-12328 y=44911 sky130_fd_pr__pfet_01v8
x a_n9457_1489# VDD a_n13363_1489# VDD s=11600,458 d=11600,458 l=60 w=400 x=-8984 y=1575 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.inverter_2_0.VIN VSS divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a3 VSS s=5800,316 d=2900,158 l=40 w=100 x=73494 y=-56644 sky130_fd_pr__nfet_01v8
x divider_top_3.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD divider_top_3.MUX_1_2.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=-16654 y=-55270 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD1 divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-7352 y=104823 sky130_fd_pr__pfet_01v8
x S7 VDD ANALOG_MUX_MAG_6.inverter_0.OUT VDD s=11600,516 d=5800,258 l=40 w=200 x=62439 y=-3037 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_0.CLK VSS divider_top_3.DivideBy2_magic_0.TG_MAGIC_1.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-9958 y=-58505 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD1 divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-10922 y=77710 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT VDD divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_1.VOUT VDD s=2900,158 d=2900,158 l=40 w=100 x=2668 y=-20966 sky130_fd_pr__pfet_01v8
x D0 divider_top_0.3AND_MAGIC_0.A a_n22220_n25009# VDD s=17400,658 d=34800,1316 l=40 w=600 x=-21852 y=-25008 sky130_fd_pr__pfet_01v8
x OUTB VDD divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK VDD s=11600,516 d=5800,258 l=40 w=200 x=20147 y=-57323 sky130_fd_pr__pfet_01v8
x a_86885_7085# a_86453_7085# a_87053_6919# VSS s=30240,1004 d=30240,1004 l=168 w=0 x=86885 y=7085 sky130_fd_pr__res_xhigh_po_0p35
x divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a1 divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.inverter_2_0.VIN a_75987_n23960# VSS s=8700,358 d=17400,716 l=40 w=300 x=76339 y=-23959 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=22363 y=-39212 sky130_fd_pr__pfet_01v8
x divider_top_2.Q4 VSS a_n6962_96487# VSS s=8700,358 d=8700,358 l=40 w=300 x=-6961 y=96643 sky130_fd_pr__nfet_01v8
x a_63818_n22753# VDD divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.VOUT VDD s=34800,1316 d=34800,1316 l=40 w=600 x=64299 y=-22140 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.IN VDD s=2900,158 d=5800,316 l=40 w=100 x=24318 y=-55920 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-8142 y=114966 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=23233 y=-22606 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a4 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=56676 y=-59020 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_1.B VDD divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT VDD s=8700,358 d=8700,358 l=40 w=300 x=4678 y=-55869 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_4.inverter_0.OUT ANALOG_MUX_MAG_4.OUT ANALOG_MUX_MAG_4.IN_1 VSS s=5800,258 d=11600,516 l=40 w=200 x=6743 y=1667 sky130_fd_pr__nfet_01v8
x divider_top_2.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD divider_top_2.MUX_1_1.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=-8711 y=21245 sky130_fd_pr__pfet_01v8
x OUTB VDD divider_top_3.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VDD s=11600,516 d=5800,258 l=40 w=200 x=15601 y=-60561 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-28639 y=-54845 sky130_fd_pr__nfet_01v8
x divider_top_2.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD divider_top_2.MUX_1_0.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=-12037 y=15061 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=28669 y=-41822 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD3 divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a1 VSS VSS s=5800,258 d=5800,258 l=40 w=200 x=-10573 y=64173 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN VDD divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.IN VDD s=11600,516 d=5800,258 l=40 w=200 x=-8821 y=28794 sky130_fd_pr__pfet_01v8
x divider_top_3.MUX_1_1.IN2 VDD divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=-13495 y=-53298 sky130_fd_pr__pfet_01v8
x a_n26846_n39533# OUT_CORE VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=-26011 y=-36130 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.IN divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-7687 y=53040 sky130_fd_pr__pfet_01v8
x D1 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=39078 y=-25474 sky130_fd_pr__pfet_01v8
x divider_top_2.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_2.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_2.DFF_MAG_0.TG_MAGIC_3.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-13216 y=47906 sky130_fd_pr__nfet_01v8
x OUTB VSS divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-4784 y=-56674 sky130_fd_pr__nfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=66180 y=27784 sky130_fd_pr__cap_mim_m3_1
x divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_0.VOUT a_n1062_n25118# a_n511_n24484# VSS s=17400,716 d=8700,358 l=40 w=300 x=-550 y=-24483 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.3_INPUT_NOR_MAG_0.VOUT a_19322_n24882# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=19380 y=-24881 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.inverter_2_0.VIN VSS divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a3 VSS s=2900,158 d=5800,316 l=40 w=100 x=45874 y=-42103 sky130_fd_pr__nfet_01v8
x divider_top_0.MUX_1_0.SEL divider_top_0.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=-18762 y=-25567 sky130_fd_pr__pfet_01v8
x divider_top_2.MUX_1_0.SEL divider_top_2.MUX_1_0.a1 VSS VSS s=5800,258 d=5800,258 l=40 w=200 x=-13295 y=14478 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD2 a_80692_n22412# divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=80946 y=-22411 sky130_fd_pr__nfet_01v8
x OUTB VDD divider_top_3.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=13905 y=-61879 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_2.D1 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=36409 y=-24543 sky130_fd_pr__pfet_01v8
x divider_top_1.P0 VSS divider_top_1.DFF_MAG_0.TG_MAGIC_3.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=16935 y=-43388 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.inverter_2_0.VIN VSS divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a4 VSS s=2900,158 d=5800,316 l=40 w=100 x=56079 y=-37456 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_1.TG_MAGIC_2.inverter_0.OUT divider_top_2.DivideBy2_magic_1.inverter_2.IN divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-6368 y=19352 sky130_fd_pr__pfet_01v8
x S3 VSS ANALOG_MUX_MAG_0.inverter_0.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=4968 y=-956 sky130_fd_pr__nfet_01v8
x divider_top_0.CLK divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-1697 y=-21314 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=-2077 y=-41699 sky130_fd_pr__pfet_01v8
x a_8211_n1707# a_8683_n1707# VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=9213 y=-1706 sky130_fd_pr__nfet_01v8
x PFD_0.PFD_UP_0/PFD_INV_0.IN PFD_0.PFD_UP_0/PFD_INV_0.OUT VDD VDD s=9744,452 d=9744,452 l=30 w=168 x=671 y=1041 sky130_fd_pr__pfet_01v8
x divider_top_3.P2 a_n7401_n58917# VSS VSS s=8700,358 d=17400,716 l=40 w=300 x=-6879 y=-59254 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a3 a_46466_n38832# a_46564_n39444# VDD s=34800,1316 d=17400,658 l=40 w=600 x=46735 y=-38831 sky130_fd_pr__pfet_01v8
x divider_top_1.Q2 a_18163_n39093# a_18473_n39093# VDD s=34800,1316 d=17400,658 l=40 w=600 x=18433 y=-39092 sky130_fd_pr__pfet_01v8
x D3 VSS a_6065_n24484# VSS s=11600,516 d=11600,516 l=40 w=200 x=6025 y=-24483 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.IN1 divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=31735 y=-24563 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=69000 y=-59216 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.inverter_2_0.VIN VSS divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a3 VSS s=2900,158 d=5800,316 l=40 w=100 x=-11931 y=61186 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=73494 y=-56413 sky130_fd_pr__pfet_01v8
x OUTB divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=25026 y=-56893 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_1.B a_3721_n41130# VSS VSS s=8700,358 d=8700,358 l=40 w=300 x=3975 y=-41129 sky130_fd_pr__nfet_01v8
x divider_top_3.Q6 a_n2796_n61659# VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=-1808 y=-61436 sky130_fd_pr__nfet_01v8
x OUTB divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-4173 y=-56624 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT VDD s=5800,316 d=2900,158 l=40 w=100 x=-9075 y=56350 sky130_fd_pr__pfet_01v8
x divider_top_2.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_2.MUX_1_2.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-7735 y=16158 sky130_fd_pr__pfet_01v8
x divider_top_1.P3 VDD divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.IN VDD s=11600,516 d=5800,258 l=40 w=200 x=-6520 y=-38943 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_0.CLK VSS divider_top_0.DivideBy2_magic_0.TG_MAGIC_2.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-13055 y=-24461 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_0.CLK divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.CLK VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=-8366 y=-59163 sky130_fd_pr__nfet_01v8
x a_7724_1857# a_8252_1049# VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=8856 y=1857 sky130_fd_pr__pfet_01v8
x a_52002_1826# VDD OUTB VDD s=11600,458 d=11600,458 l=60 w=400 x=57822 y=2634 sky130_fd_pr__pfet_01v8
x a_65219_n57455# VSS divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.VOUT VSS s=17400,716 d=17400,716 l=40 w=300 x=65617 y=-57454 sky130_fd_pr__nfet_01v8
x a_31155_n39336# a_31527_n39336# a_31625_n39336# VSS s=29000,1116 d=29000,1116 l=40 w=500 x=31585 y=-39335 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=57842 y=1826 sky130_fd_pr__nfet_01v8
x a_2554_n19011# VSS a_2641_n19409# VSS s=11600,516 d=11600,516 l=40 w=200 x=2601 y=-19408 sky130_fd_pr__nfet_01v8
x a_n2446_n26987# VSS a_n2359_n26735# VSS s=11600,516 d=11600,516 l=40 w=200 x=-2398 y=-26734 sky130_fd_pr__nfet_01v8
x VSS a_1057_n35394# divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_1.A VDD s=11600,516 d=5800,258 l=40 w=200 x=1115 y=-35393 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-8247 y=60998 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.CLK divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-13961 y=-23803 sky130_fd_pr__nfet_01v8
x F_IN a_n9036_77536# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=-9035 y=77594 sky130_fd_pr__nfet_01v8
x F_IN divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.IN VSS s=5800,316 d=2900,158 l=40 w=100 x=-8102 y=52942 sky130_fd_pr__nfet_01v8
x mirror_mag_0.ITAIL_SRC VSS mirror_mag_0.ITAIL_SRC VSS s=11600,516 d=5800,258 l=200 w=200 x=16018 y=9152 sky130_fd_pr__nfet_01v8_lvt
x VSS VSS a_1956_n61437# VSS s=11600,516 d=11600,516 l=40 w=200 x=1916 y=-61436 sky130_fd_pr__nfet_01v8
x a_7011_n41297# a_6763_n41075# divider_top_1.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.C VSS s=11600,516 d=11600,516 l=40 w=200 x=7085 y=-41074 sky130_fd_pr__nfet_01v8
x divider_top_2.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_2.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=-13266 y=48419 sky130_fd_pr__nfet_01v8
x a_n15003_n16599# DIV_OUT VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=-14058 y=-16535 sky130_fd_pr__pfet_01v8
x divider_top_3.Q1 divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.3_INPUT_NOR_MAG_0.VOUT a_19176_n57204# VDD s=17400,658 d=34800,1316 l=40 w=600 x=19543 y=-57203 sky130_fd_pr__pfet_01v8
x OUTB divider_top_3.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_3.DFF_MAG_0.TG_MAGIC_1.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=13098 y=-61449 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_0.B VDD divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT VDD s=8700,358 d=8700,358 l=40 w=300 x=3073 y=-59779 sky130_fd_pr__pfet_01v8
x a_8724_1049# VDD UP_OUT VDD s=11600,458 d=11600,458 l=60 w=400 x=11712 y=1857 sky130_fd_pr__pfet_01v8
x ITAIL mirror_mag_0.G_source_up VSS VSS s=23200,858 d=23200,858 l=800 w=800 x=9084 y=5643 sky130_fd_pr__nfet_01v8_lvt
x VSS a_n3545_n53713# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-2117 y=-53504 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.IN1 VSS a_67532_n40568# VSS s=8700,358 d=8700,358 l=40 w=300 x=67688 y=-40567 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a1 a_77388_n58662# divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=77642 y=-58661 sky130_fd_pr__nfet_01v8
x F_IN divider_top_2.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_2.DFF_MAG_0.TG_MAGIC_2.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-12658 y=48712 sky130_fd_pr__nfet_01v8
x F_IN divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-10539 y=29729 sky130_fd_pr__nfet_01v8
x a_88021_7749# a_87589_7583# a_88189_7749# VSS s=30240,1004 d=30240,1004 l=168 w=0 x=88021 y=7749 sky130_fd_pr__res_xhigh_po_0p35
x divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT VSS divider_top_3.P2 VSS s=2900,158 d=2900,158 l=40 w=100 x=-5719 y=-59430 sky130_fd_pr__nfet_01v8
x a_6965_n55964# a_6954_n55756# divider_top_3.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.C VDD s=11600,516 d=5800,258 l=40 w=200 x=7012 y=-55755 sky130_fd_pr__pfet_01v8
x OUT a_72026_n39041# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=72084 y=-39040 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.IN VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=-8052 y=57384 sky130_fd_pr__nfet_01v8
x divider_top_3.Q2 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=46681 y=-55831 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_1.P2 VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-6128 y=-41699 sky130_fd_pr__pfet_01v8
x divider_top_0.MUX_1_2.a1 divider_top_0.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=-17763 y=-21467 sky130_fd_pr__pfet_01v8
x divider_top_0.P2 divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-6924 y=-23790 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a1 divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.inverter_2_0.VIN a_45214_n24046# VSS s=8700,358 d=17400,716 l=40 w=300 x=45566 y=-24045 sky130_fd_pr__nfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=18300 y=44620 sky130_fd_pr__cap_mim_m3_1
x divider_top_2.7b_counter_new_0.LD3 divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a1 VSS VSS s=5800,258 d=5800,258 l=40 w=200 x=-10584 y=72613 sky130_fd_pr__nfet_01v8
x divider_top_0.Q2 a_3303_n26957# VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=4290 y=-26734 sky130_fd_pr__nfet_01v8
x a_n7439_1488# VSS a_n9457_1489# VSS s=11600,458 d=11600,458 l=60 w=400 x=-6892 y=767 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.inverter_2_0.VIN VSS divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a4 VSS s=2900,158 d=5800,316 l=40 w=100 x=-10821 y=79488 sky130_fd_pr__nfet_01v8
x D5 a_74988_n25934# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=75046 y=-25933 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=-11700 y=61088 sky130_fd_pr__pfet_01v8
x a_51327_n1085# a_51799_n1085# VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=53005 y=-276 sky130_fd_pr__pfet_01v8
x a_51799_n4132# VSS ANALOG_MUX_MAG_6.IN_1 VSS s=11600,458 d=11600,458 l=60 w=400 x=52683 y=-4131 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD1 divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a1 VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=53995 y=-20966 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN a_21231_n24028# divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.NAND_MAGIC_0.OUT VSS s=11600,516 d=11600,516 l=40 w=200 x=21401 y=-24027 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-10897 y=115761 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_1.inverter_2.IN VSS divider_top_0.DivideBy2_magic_1.TG_MAGIC_1.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-12196 y=-18876 sky130_fd_pr__nfet_01v8
x OUTB divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-4489 y=-59380 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=12163 y=-1706 sky130_fd_pr__nfet_01v8
x a_51327_n4132# VDD a_51799_n4132# VDD s=11600,458 d=11600,458 l=60 w=400 x=54067 y=-3323 sky130_fd_pr__pfet_01v8
x divider_top_0.CLK VSS divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=22720 y=-22241 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.B a_4451_n24493# a_4760_n24493# VSS s=17400,716 d=8700,358 l=40 w=300 x=4720 y=-24492 sky130_fd_pr__nfet_01v8
x Tapered_Buffer_mag_5.IN a_50799_n277# VDD VDD s=11600,458 d=23200,916 l=60 w=400 x=51093 y=-276 sky130_fd_pr__pfet_01v8
x divider_top_3.LD a_23462_n59506# VDD VDD s=20300,758 d=40600,1516 l=40 w=700 x=23520 y=-59505 sky130_fd_pr__pfet_01v8
x VCO_0.Divide_By_2_magic_0.TG_MAGIC_0.inverter_0.OUT VCO_0.Divide_By_2_magic_0.TG_MAGIC_1.OUT VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=40921 y=2820 sky130_fd_pr__pfet_01v8
x divider_top_0.AND_1_1.inverter_2_0.VIN VDD divider_top_0.AND_1_1.VOUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-19691 y=-19404 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=68591 y=-41105 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a3 a_n12701_97521# VSS VSS s=8700,358 d=17400,716 l=40 w=300 x=-12674 y=97181 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=-11083 y=83058 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.IN VDD s=2900,158 d=5800,316 l=40 w=100 x=23615 y=-37809 sky130_fd_pr__pfet_01v8
x a_42064_n61000# VDD divider_top_3.Q2 VDD s=34800,1316 d=34800,1316 l=40 w=600 x=42545 y=-60387 sky130_fd_pr__pfet_01v8
x F_IN divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-8710 y=55739 sky130_fd_pr__nfet_01v8
x D9 a_n5904_35914# VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=-5877 y=37294 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.VOUT a_74865_n22678# a_74865_n21882# VDD s=14500,558 d=29000,1116 l=40 w=500 x=75290 y=-21881 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD1 VSS divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a1 VSS s=11600,516 d=5800,258 l=40 w=200 x=45095 y=-40714 sky130_fd_pr__nfet_01v8
x divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.inverter_0.OUT divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.IN divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.OUT VDD s=2900,158 d=5800,316 l=40 w=100 x=-12958 y=-23438 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_1.TG_MAGIC_0.inverter_0.OUT divider_top_3.DivideBy2_magic_1.TG_MAGIC_1.OUT divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.OUT VDD s=2900,158 d=5800,316 l=40 w=100 x=-9565 y=-54601 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=13856 y=1049 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD2 divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.inverter_2_0.VIN a_82085_n60567# VSS s=8700,358 d=17400,716 l=40 w=300 x=82437 y=-60566 sky130_fd_pr__nfet_01v8
x a_65219_n57455# VDD divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.VOUT VDD s=34800,1316 d=34800,1316 l=40 w=600 x=65700 y=-56842 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_0.CLK divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.CLK VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=-11310 y=23545 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_2.MUX_1_1.IN2 VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=-6003 y=18220 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD2 divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a1 VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=86327 y=-59031 sky130_fd_pr__pfet_01v8
x divider_top_1.MUX_1_2.SEL VSS divider_top_1.MUX_1_2.a1 VSS s=11600,516 d=5800,258 l=40 w=200 x=-18234 y=-38417 sky130_fd_pr__nfet_01v8
x a_n364_n37713# divider_top_1.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_0.VOUT VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=-265 y=-38350 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_3.IN_1 VSS s=4933760,8904 l=2000 w=2000 x=2677 y=10855 sky130_fd_pr__cap_mim_m3_1
x divider_top_3.Q1 VDD a_7704_n53743# VDD s=11600,516 d=5800,258 l=40 w=200 x=8593 y=-53504 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.VOUT a_48830_n39386# VDD VDD s=29000,1116 d=29000,1116 l=40 w=500 x=49111 y=-38589 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD3 VSS divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a1 VSS s=11600,516 d=5800,258 l=40 w=200 x=39900 y=-40706 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_1.MUX_1_1.IN2 VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=-14002 y=-36125 sky130_fd_pr__nfet_01v8
x divider_top_1.DFF_MAG_0.TG_MAGIC_1.OUT VDD divider_top_1.DFF_MAG_0.TG_MAGIC_2.IN VDD s=11600,516 d=5800,258 l=40 w=200 x=13941 y=-42450 sky130_fd_pr__pfet_01v8
x D9 a_n11478_10783# VDD VDD s=17400,658 d=34800,1316 l=40 w=600 x=-11477 y=10841 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_1.TG_MAGIC_2.inverter_0.OUT divider_top_0.DivideBy2_magic_1.inverter_2.IN divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-13764 y=-19899 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD2 divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=63954 y=-55602 sky130_fd_pr__pfet_01v8
x a_7724_1857# VSS a_8252_1049# VSS s=11600,458 d=11600,458 l=60 w=400 x=8428 y=1049 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN VDD divider_top_0.LD VDD s=5800,258 d=11600,516 l=40 w=200 x=21533 y=-24874 sky130_fd_pr__pfet_01v8
x divider_top_1.DFF_MAG_0.TG_MAGIC_2.IN VDD divider_top_1.DFF_MAG_0.TG_MAGIC_1.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=14039 y=-43768 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=38713 y=-59246 sky130_fd_pr__pfet_01v8
x OUTB divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_0.inverter_0.OUT VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=-1374 y=-55736 sky130_fd_pr__pfet_01v8
x VCO_0.Divide_By_2_magic_0.TG_MAGIC_2.inverter_0.OUT VCO_0.Divide_By_2_magic_0.inverter_2.IN VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=43915 y=2820 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.IN divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-2078 y=-40296 sky130_fd_pr__pfet_01v8
x divider_top_1.Q1 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=37115 y=-37681 sky130_fd_pr__pfet_01v8
x a_n26846_n39533# OUT_CORE VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=-26819 y=-39414 sky130_fd_pr__nfet_01v8
x a_51799_n4132# VDD ANALOG_MUX_MAG_6.IN_1 VDD s=11600,458 d=11600,458 l=60 w=400 x=57619 y=-3323 sky130_fd_pr__pfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=34260 y=83904 sky130_fd_pr__cap_mim_m3_1
x divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.inverter_2_0.VIN VSS divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a3 VSS s=5800,316 d=2900,158 l=40 w=100 x=36117 y=-25473 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD3 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=37033 y=-59116 sky130_fd_pr__pfet_01v8
x a_n28666_n57678# VSS OUT_USB VSS s=11600,458 d=11600,458 l=60 w=400 x=-28639 y=-56025 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.CLK divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.IN divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=-12260 y=-40444 sky130_fd_pr__nfet_01v8
x divider_top_0.CLK VDD divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-5377 y=-25108 sky130_fd_pr__pfet_01v8
x divider_top_0.MUX_1_0.AND_1_1.inverter_2_0.VIN VSS divider_top_0.MUX_1_0.a4 VSS s=5800,316 d=2900,158 l=40 w=100 x=-17350 y=-26497 sky130_fd_pr__nfet_01v8
x VSS divider_top_2.3AND_MAGIC_0.C a_n11208_12894# VDD s=23200,916 d=11600,458 l=40 w=400 x=-11207 y=13163 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_1.inverter_2.IN VDD divider_top_1.DivideBy2_magic_1.TG_MAGIC_1.IN VDD s=5800,258 d=11600,516 l=40 w=200 x=-11302 y=-35187 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD1 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=-7352 y=104921 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.inverter_2_0.VIN VSS divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a4 VSS s=2900,158 d=5800,316 l=40 w=100 x=37320 y=-20860 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a1 divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=-10982 y=100499 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.inverter_2_0.VIN VSS divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a4 VSS s=5800,316 d=2900,158 l=40 w=100 x=-10721 y=97244 sky130_fd_pr__nfet_01v8
x divider_top_0.CLK divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=-1501 y=-24728 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a3 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=31443 y=-25493 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a4 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=64037 y=-20799 sky130_fd_pr__nfet_01v8
x divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.CLK divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.IN divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-13154 y=-23853 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a1 a_n6962_96487# divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=-6961 y=96741 sky130_fd_pr__nfet_01v8
x a_n9457_1489# VSS a_n13363_1489# VSS s=11600,458 d=11600,458 l=60 w=400 x=-7836 y=767 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_0.CLK divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_1.DivideBy2_magic_0.inverter_2.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-13164 y=-41002 sky130_fd_pr__nfet_01v8
x a_n15003_n16599# DIV_OUT VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=-12642 y=-16535 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_4.D1 VSS divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.IN1 VSS s=17400,716 d=17400,716 l=40 w=300 x=59566 y=-57462 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_1.CLK divider_top_3.DivideBy2_magic_1.TG_MAGIC_2.inverter_0.OUT VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=-11556 y=-54236 sky130_fd_pr__nfet_01v8
x divider_top_2.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_2.MUX_1_1.a4 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=-8711 y=21343 sky130_fd_pr__pfet_01v8
x a_89157_8413# a_88725_8413# a_89325_8247# VSS s=30240,1004 d=30240,1004 l=168 w=0 x=89157 y=8413 sky130_fd_pr__res_xhigh_po_0p35
x divider_top_2.Q7 a_n5878_25954# divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_0.B VSS s=11600,516 d=11600,516 l=40 w=200 x=-5877 y=26984 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=100 w=400 x=36217 y=-192 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.inverter_2_0.VIN VSS divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a4 VSS s=5800,316 d=2900,158 l=40 w=100 x=33745 y=-59035 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=45086 y=-21828 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_0.CLK divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_0.DivideBy2_magic_0.inverter_2.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-14058 y=-24411 sky130_fd_pr__nfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=39580 y=78292 sky130_fd_pr__cap_mim_m3_1
x OUTB divider_top_3.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_0.VOUT divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-1789 y=-56066 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD3 VSS divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a1 VSS s=5800,258 d=11600,516 l=40 w=200 x=-10573 y=64271 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-8821 y=28892 sky130_fd_pr__pfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=18300 y=55844 sky130_fd_pr__cap_mim_m3_1
x divider_top_2.Q3 VDD a_n8971_50778# VDD s=34800,1316 d=17400,658 l=40 w=600 x=-8970 y=50738 sky130_fd_pr__pfet_01v8
x a_75237_n22678# VSS a_75786_n22678# VSS s=29000,1116 d=14500,558 l=40 w=500 x=75746 y=-22677 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a4 a_n12129_88271# VDD VDD s=17400,658 d=34800,1316 l=40 w=600 x=-12128 y=88329 sky130_fd_pr__pfet_01v8
x divider_top_2.AND_1_1.VOUT a_n8497_12801# a_n8497_12703# VSS s=8700,358 d=17400,716 l=40 w=300 x=-8496 y=12859 sky130_fd_pr__nfet_01v8
x S4 VDD ANALOG_MUX_MAG_5.TG_ANALOG_MUX_0.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=20886 y=2103 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.VOUT a_85630_n56546# a_85630_n57342# VDD s=29000,1116 d=14500,558 l=40 w=500 x=85957 y=-56545 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=55177 y=-24549 sky130_fd_pr__pfet_01v8
x a_78032_n60922# VDD divider_top_3.Q6 VDD s=34800,1316 d=34800,1316 l=40 w=600 x=78513 y=-60309 sky130_fd_pr__pfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=76820 y=16560 sky130_fd_pr__cap_mim_m3_1
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=28940 y=10948 sky130_fd_pr__cap_mim_m3_1
x D12 VDD divider_top_1.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_5.B VDD s=5800,258 d=5800,258 l=40 w=200 x=-6067 y=-36722 sky130_fd_pr__pfet_01v8
x divider_top_3.MUX_1_0.SEL divider_top_3.MUX_1_0.a1 VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-17139 y=-61198 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.inverter_0.OUT VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=-5083 y=-21314 sky130_fd_pr__nfet_01v8
x divider_top_3.MUX_1_1.AND_1_0.inverter_2_0.VIN VSS divider_top_3.MUX_1_1.a3 VSS s=5800,316 d=2900,158 l=40 w=100 x=-11959 y=-56015 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT VDD divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=-4224 y=-25108 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT divider_top_3.P3 VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-5425 y=-55736 sky130_fd_pr__pfet_01v8
x divider_top_2.MUX_1_0.SEL VSS divider_top_2.MUX_1_0.a1 VSS s=5800,258 d=11600,516 l=40 w=200 x=-13295 y=14576 sky130_fd_pr__nfet_01v8
x OUT divider_top_1.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=13300 y=-43388 sky130_fd_pr__nfet_01v8
x OUT divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=72182 y=-38503 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_1.CLK divider_top_1.DivideBy2_magic_1.TG_MAGIC_1.OUT divider_top_1.DivideBy2_magic_1.TG_MAGIC_1.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-10050 y=-35517 sky130_fd_pr__nfet_01v8
x S7 VDD ANALOG_MUX_MAG_6.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=62635 y=-3037 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD3 divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=37105 y=-60145 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a4 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=50443 y=-40974 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=100 w=400 x=35743 y=-192 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a1 divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.inverter_2_0.VIN a_45920_n37184# VSS s=8700,358 d=17400,716 l=40 w=300 x=46272 y=-37183 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_1.TG_MAGIC_2.inverter_0.OUT divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_2.DivideBy2_magic_1.inverter_2.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-6368 y=19450 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=49542 y=-41903 sky130_fd_pr__pfet_01v8
x OUT VDD divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK VDD s=5800,258 d=5800,258 l=40 w=200 x=-1097 y=-37625 sky130_fd_pr__pfet_01v8
x a_7683_n899# a_8211_n1707# VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=8269 y=-1706 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.IN1 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=76045 y=-24496 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK VSS divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=-4588 y=-58772 sky130_fd_pr__nfet_01v8
x divider_top_0.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_0.MUX_1_1.a3 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=-12968 y=-21544 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=36117 y=-25242 sky130_fd_pr__pfet_01v8
x divider_top_0.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_0.MUX_1_0.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-17350 y=-26266 sky130_fd_pr__pfet_01v8
x VSS divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=82241 y=-60029 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a3 a_87396_n60884# VSS VSS s=8700,358 d=17400,716 l=40 w=300 x=87454 y=-60883 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_0.CLK VDD divider_top_3.DivideBy2_magic_0.TG_MAGIC_1.inverter_0.OUT VDD s=11600,516 d=5800,258 l=40 w=200 x=-10154 y=-58225 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD2 divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=63928 y=-56631 sky130_fd_pr__pfet_01v8
x OUTB divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_0.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-1178 y=-56016 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a3 a_29155_n42235# a_29253_n42847# VDD s=34800,1316 d=17400,658 l=40 w=600 x=29424 y=-42234 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.3_in_and_out VDD a_n1062_n25118# VDD s=5800,258 d=5800,258 l=40 w=200 x=68 y=-25091 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=31443 y=-25262 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD2 VSS divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a1 VSS s=5800,258 d=11600,516 l=40 w=200 x=62545 y=-24023 sky130_fd_pr__nfet_01v8
x divider_top_0.Q6 a_81691_n20438# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=81749 y=-20437 sky130_fd_pr__nfet_01v8
x divider_top_2.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD divider_top_2.MUX_1_2.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=-7735 y=16256 sky130_fd_pr__pfet_01v8
x divider_top_3.3AND_MAGIC_0.B a_n20955_n61521# a_n20646_n61521# VSS s=17400,716 d=8700,358 l=40 w=300 x=-20685 y=-61520 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.inverter_0.OUT divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-4173 y=-57039 sky130_fd_pr__pfet_01v8
x divider_top_1.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD divider_top_1.MUX_1_0.a4 VDD s=5800,316 d=2900,158 l=40 w=100 x=-16750 y=-42857 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD1 divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a1 VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=73295 y=-59038 sky130_fd_pr__pfet_01v8
x D10 VSS a_n10953_39378# VSS s=11600,516 d=11600,516 l=40 w=200 x=-10952 y=39338 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD1 VSS divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a1 VSS s=11600,516 d=5800,258 l=40 w=200 x=48065 y=-24154 sky130_fd_pr__nfet_01v8
x divider_top_1.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT divider_top_1.DFF_MAG_0.TG_MAGIC_2.IN divider_top_1.DFF_MAG_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=15803 y=-42365 sky130_fd_pr__pfet_01v8
x divider_top_1.MUX_1_0.SEL divider_top_1.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=-18064 y=-42158 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.inverter_0.OUT VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=-4385 y=-37905 sky130_fd_pr__nfet_01v8
x F_IN VSS a_n9036_77536# VSS s=8700,358 d=8700,358 l=40 w=300 x=-9035 y=77692 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a3 a_56457_n60974# VSS VSS s=8700,358 d=17400,716 l=40 w=300 x=56515 y=-60973 sky130_fd_pr__nfet_01v8
x divider_top_2.DFF_MAG_0.TG_MAGIC_3.CLK VSS divider_top_2.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-13266 y=48517 sky130_fd_pr__nfet_01v8
x a_n11048_24594# divider_top_2.DivideBy2_magic_0.CLK VDD VDD s=34800,1316 d=34800,1316 l=40 w=600 x=-10409 y=24511 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_0.Q VDD divider_top_3.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=-11667 y=-57145 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT divider_top_0.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_0.VOUT divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-3190 y=-25093 sky130_fd_pr__pfet_01v8
x OUTB divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_0.inverter_0.OUT VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=-982 y=-56016 sky130_fd_pr__nfet_01v8
x divider_top_3.MUX_1_2.a4 VSS a_n16071_n54447# VSS s=17400,716 d=8700,358 l=40 w=300 x=-16110 y=-54446 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=46775 y=-41174 sky130_fd_pr__pfet_01v8
x divider_top_3.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_3.DFF_MAG_0.TG_MAGIC_3.IN divider_top_3.DFF_MAG_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=15700 y=-61449 sky130_fd_pr__nfet_01v8
x divider_top_2.Q7 a_n5904_26690# VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=-5877 y=27603 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.NOR_MAGIC_1.VOUT a_20723_n59584# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=20977 y=-59583 sky130_fd_pr__pfet_01v8
x F_IN divider_top_2.DFF_MAG_0.TG_MAGIC_2.IN divider_top_2.DFF_MAG_0.TG_MAGIC_3.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=-12658 y=48810 sky130_fd_pr__nfet_01v8
x F_IN VSS divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-10539 y=29827 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_0.Q a_n9450_20186# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=-9449 y=20244 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD1 divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=45095 y=-41044 sky130_fd_pr__pfet_01v8
x divider_top_1.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD divider_top_1.MUX_1_2.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=-17553 y=-37159 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN VSS divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-8052 y=57482 sky130_fd_pr__nfet_01v8
x divider_top_3.DFF_MAG_0.TG_MAGIC_2.IN VSS divider_top_3.DFF_MAG_0.TG_MAGIC_1.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=14938 y=-61499 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD3 VSS divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a1 VSS s=5800,258 d=11600,516 l=40 w=200 x=-10584 y=72711 sky130_fd_pr__nfet_01v8
x divider_top_2.Q1 VSS divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.3_INPUT_NOR_MAG_0.VOUT VSS s=5800,258 d=11600,516 l=40 w=200 x=-8006 y=51032 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_1.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_0.VOUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-2590 y=-41684 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.inverter_0.OUT divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-5192 y=-37540 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a3 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-11912 y=100011 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_0.inverter_0.OUT divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT divider_top_3.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_0.VOUT VDD s=5800,316 d=2900,158 l=40 w=100 x=-2279 y=-55651 sky130_fd_pr__pfet_01v8
x a_n13836_39690# a_n13204_39368# divider_top_2.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.A VSS s=11600,516 d=11600,516 l=40 w=200 x=-13203 y=39690 sky130_fd_pr__nfet_01v8
x a_n15003_n16599# DIV_OUT VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=-14530 y=-16535 sky130_fd_pr__pfet_01v8
x divider_top_1.Q2 VDD a_3557_n35394# VDD s=5800,258 d=5800,258 l=40 w=200 x=4271 y=-35393 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-11700 y=61186 sky130_fd_pr__pfet_01v8
x S6 ANALOG_MUX_MAG_2.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-4907 y=-534 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_6.D1 a_73720_n58631# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=73778 y=-58630 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.CLK divider_top_1.DivideBy2_magic_0.TG_MAGIC_0.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-9755 y=-41432 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_5.D1 VSS divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.IN1 VSS s=17400,716 d=17400,716 l=40 w=300 x=67617 y=-39285 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a3 a_n12715_110342# VSS VSS s=8700,358 d=17400,716 l=40 w=300 x=-12688 y=110002 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD2 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a1 VDD s=11600,516 d=5800,258 l=40 w=200 x=-7369 y=95572 sky130_fd_pr__pfet_01v8
x divider_top_2.P0 VSS a_n6114_24567# VSS s=17400,716 d=8700,358 l=40 w=300 x=-6087 y=24907 sky130_fd_pr__nfet_01v8
x a_51002_2634# VDD a_51530_1826# VDD s=11600,458 d=11600,458 l=60 w=400 x=52252 y=2634 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a4 VDD s=5800,316 d=2900,158 l=40 w=100 x=56480 y=-59251 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD3 divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=39900 y=-41036 sky130_fd_pr__pfet_01v8
x divider_top_2.P2 VDD divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.IN VDD s=11600,516 d=5800,258 l=40 w=200 x=-10259 y=26094 sky130_fd_pr__pfet_01v8
x a_n11097_n16599# a_n15003_n16599# VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=-10506 y=-16535 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.VOUT a_40298_n56662# a_40298_n57458# VDD s=29000,1116 d=14500,558 l=40 w=500 x=40625 y=-56661 sky130_fd_pr__pfet_01v8
x a_n12793_74374# VSS divider_top_2.Q2 VSS s=17400,716 d=17400,716 l=40 w=300 x=-12766 y=74374 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.3_in_and_out a_n10954_33323# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=-10953 y=33381 sky130_fd_pr__nfet_01v8
x divider_top_0.Q7 a_n6697_n19041# VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=-5709 y=-19408 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a3 a_74274_n56826# a_74372_n57438# VDD s=34800,1316 d=17400,658 l=40 w=600 x=74543 y=-56825 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_0.TG_MAGIC_1.OUT divider_top_3.DivideBy2_magic_0.inverter_2.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-10795 y=-59543 sky130_fd_pr__pfet_01v8
x divider_top_2.P0 divider_top_2.DFF_MAG_0.TG_MAGIC_3.IN VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-13646 y=49648 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a3 a_50927_n61039# a_50829_n60427# VDD s=17400,658 d=34800,1316 l=40 w=600 x=51196 y=-60426 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=50639 y=-41205 sky130_fd_pr__pfet_01v8
x a_56958_n22761# a_57330_n22761# a_57428_n22761# VSS s=29000,1116 d=29000,1116 l=40 w=500 x=57388 y=-22760 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.CLK divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-11655 y=-53628 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-11083 y=83156 sky130_fd_pr__pfet_01v8
x divider_top_0.Q5 a_n1697_n19041# VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=-709 y=-19408 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=72379 y=-25164 sky130_fd_pr__pfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=76820 y=27784 sky130_fd_pr__cap_mim_m3_1
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=57403 y=-4131 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a4 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=55577 y=-21096 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.CLK divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-14157 y=-23803 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_1.B VDD divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT VDD s=8700,358 d=8700,358 l=40 w=300 x=3975 y=-41666 sky130_fd_pr__pfet_01v8
x divider_top_2.LD VDD a_n11299_57734# VDD s=40600,1516 d=20300,758 l=40 w=700 x=-11272 y=57334 sky130_fd_pr__pfet_01v8
x F_IN VSS divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-8710 y=55837 sky130_fd_pr__nfet_01v8
x OUTB a_36761_n57230# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=36819 y=-57229 sky130_fd_pr__nfet_01v8
x divider_top_3.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_3.MUX_1_2.a3 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-16850 y=-55039 sky130_fd_pr__nfet_01v8
x S1 VSS ANALOG_MUX_MAG_1.TG_ANALOG_MUX_0.inverter_0.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=-2295 y=1142 sky130_fd_pr__nfet_01v8
x D2 a_n22750_n20091# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=-22691 y=-20090 sky130_fd_pr__nfet_01v8
x a_38404_n57516# VDD divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.VOUT VDD s=34800,1316 d=34800,1316 l=40 w=600 x=38885 y=-56903 sky130_fd_pr__pfet_01v8
x F_IN divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=-8448 y=60389 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_0.CLK VDD divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.CLK VDD s=5800,258 d=5800,258 l=40 w=200 x=-11310 y=23643 sky130_fd_pr__pfet_01v8
x a_51799_n1085# OUT VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=57029 y=-276 sky130_fd_pr__pfet_01v8
x divider_top_1.P2 divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-6226 y=-40381 sky130_fd_pr__pfet_01v8
x a_8252_1049# a_8724_1049# VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=8782 y=1049 sky130_fd_pr__nfet_01v8
x divider_top_0.CLK divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=20534 y=-21303 sky130_fd_pr__pfet_01v8
x a_n7446_n26987# VSS a_n7359_n26735# VSS s=11600,516 d=11600,516 l=40 w=200 x=-7398 y=-26734 sky130_fd_pr__nfet_01v8
x divider_top_1.Q6 a_n3499_n43548# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-2511 y=-43931 sky130_fd_pr__pfet_01v8
x a_54_n26987# VSS a_141_n26735# VSS s=11600,516 d=11600,516 l=40 w=200 x=101 y=-26734 sky130_fd_pr__nfet_01v8
x PFD_0.PFD_UP_0/PFD_INV_0.IN PFD_0.PFD_UP_0/PFD_INV_0.IN a_1590_1043# VDD s=10440,476 d=5220,238 l=30 w=180 x=1560 y=1043 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_3.inverter_0.OUT VSS ANALOG_MUX_MAG_3.TG_ANALOG_MUX_1.inverter_0.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=21254 y=-451 sky130_fd_pr__nfet_01v8
x divider_top_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_0.DFF_MAG_0.TG_MAGIC_2.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=13537 y=-26139 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_1.VOUT VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=3775 y=-59778 sky130_fd_pr__pfet_01v8
x a_n28666_n57678# VDD OUT_USB VDD s=11600,458 d=11600,458 l=60 w=400 x=-27831 y=-52977 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-11562 y=27030 sky130_fd_pr__pfet_01v8
x S7 ANALOG_MUX_MAG_6.TG_ANALOG_MUX_0.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=63387 y=-4112 sky130_fd_pr__pfet_01v8
x divider_top_0.LD VSS a_22061_n24804# VSS s=40600,1516 d=40600,1516 l=40 w=700 x=22021 y=-23918 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a1 divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=45566 y=-24582 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD1 divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a1 VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=58353 y=-41041 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a4 VSS a_n12801_79569# VSS s=17400,716 d=8700,358 l=40 w=300 x=-12774 y=79131 sky130_fd_pr__nfet_01v8
x D1 a_5554_n19011# VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=6981 y=-19408 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=24267 y=-21583 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-1178 y=-59430 sky130_fd_pr__nfet_01v8
x D14 divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=45069 y=-42073 sky130_fd_pr__pfet_01v8
x OUT divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-999 y=-37905 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_2.TG_ANALOG_MUX_1.inverter_0.OUT ANALOG_MUX_MAG_2.OUT divider_top_0.OUT1 VDD s=5800,258 d=5800,258 l=40 w=200 x=-3215 y=-534 sky130_fd_pr__pfet_01v8
x VSS a_n11208_12894# divider_top_2.3AND_MAGIC_0.C VDD s=11600,458 d=23200,916 l=40 w=400 x=-11207 y=13261 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a1 a_55110_n40603# divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=55364 y=-40602 sky130_fd_pr__nfet_01v8
x Tapered_Buffer_mag_5.IN VSS Tapered_Buffer_mag_3.IN VSS s=5800,316 d=2900,158 l=40 w=100 x=45625 y=1887 sky130_fd_pr__nfet_01v8
x S6 VDD ANALOG_MUX_MAG_2.TG_ANALOG_MUX_0.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-3959 y=-1609 sky130_fd_pr__pfet_01v8
x a_8211_n1707# VSS a_8683_n1707# VSS s=11600,458 d=11600,458 l=60 w=400 x=9331 y=-1706 sky130_fd_pr__nfet_01v8
x OUT divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-5486 y=-41269 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=74084 y=-37604 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a4 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-10721 y=97342 sky130_fd_pr__nfet_01v8
x a_n11048_24594# divider_top_2.DivideBy2_magic_0.CLK VSS VSS s=17400,716 d=17400,716 l=40 w=300 x=-11021 y=24594 sky130_fd_pr__nfet_01v8
x D16 divider_top_3.MUX_1_1.a1 VSS VSS s=5800,258 d=5800,258 l=40 w=200 x=-12444 y=-57504 sky130_fd_pr__nfet_01v8
x D14 a_n22052_n36682# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=-21993 y=-36681 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD2 VSS divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a1 VSS s=5800,258 d=11600,516 l=40 w=200 x=63251 y=-37161 sky130_fd_pr__nfet_01v8
x a_72971_n22736# VSS divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.VOUT VSS s=17400,716 d=17400,716 l=40 w=300 x=73369 y=-22735 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=55677 y=-59949 sky130_fd_pr__pfet_01v8
x divider_top_1.Q1 a_6339_n43326# divider_top_1.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.A VSS s=11600,516 d=11600,516 l=40 w=200 x=7369 y=-43325 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_0.Q VDD divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.IN VDD s=5800,258 d=11600,516 l=40 w=200 x=-13299 y=-58225 sky130_fd_pr__pfet_01v8
x S5 VSS ANALOG_MUX_MAG_3.TG_ANALOG_MUX_0.inverter_0.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=20862 y=-866 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD1 a_54111_n42577# divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=54365 y=-42576 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN VDD divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=-8821 y=28990 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_0.B a_1418_n24541# VSS VSS s=8700,358 d=8700,358 l=40 w=300 x=1672 y=-24540 sky130_fd_pr__nfet_01v8
x divider_top_2.Q3 a_n8971_50778# VDD VDD s=17400,658 d=34800,1316 l=40 w=600 x=-8970 y=50836 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.inverter_2_0.VIN VSS divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a3 VSS s=5800,316 d=2900,158 l=40 w=100 x=54186 y=-22025 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=-982 y=-59430 sky130_fd_pr__nfet_01v8
x divider_top_1.DFF_MAG_0.TG_MAGIC_1.OUT VDD divider_top_1.DFF_MAG_0.TG_MAGIC_2.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=14137 y=-42450 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_1.CLK VDD divider_top_1.DivideBy2_magic_1.TG_MAGIC_1.inverter_0.OUT VDD s=11600,516 d=5800,258 l=40 w=200 x=-10857 y=-35187 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a1 divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.inverter_2_0.VIN a_n7028_87733# VSS s=8700,358 d=17400,716 l=40 w=300 x=-7027 y=88085 sky130_fd_pr__nfet_01v8
x a_7714_n59408# VDD a_6954_n59792# VDD s=11600,516 d=5800,258 l=40 w=200 x=7788 y=-59791 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_0.TG_MAGIC_2.inverter_0.OUT divider_top_1.DivideBy2_magic_0.inverter_2.IN divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-13458 y=-41417 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.3_in_and_out a_n364_n41709# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=864 y=-41682 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.inverter_2_0.VIN VSS divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a4 VSS s=2900,158 d=5800,316 l=40 w=100 x=78349 y=-58968 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD2 divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=63243 y=-40944 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_4.inverter_0.OUT VDD ANALOG_MUX_MAG_4.TG_ANALOG_MUX_1.inverter_0.OUT VDD s=11600,516 d=5800,258 l=40 w=200 x=5411 y=2013 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a3 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=58642 y=-42100 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.inverter_2_0.VIN VSS divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a4 VSS s=5800,316 d=2900,158 l=40 w=100 x=64629 y=-40843 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD3 divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.inverter_2_0.VIN a_27618_n39108# VSS s=8700,358 d=17400,716 l=40 w=300 x=27970 y=-39107 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.IN divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=22819 y=-21218 sky130_fd_pr__pfet_01v8
x divider_top_3.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT divider_top_3.DFF_MAG_0.TG_MAGIC_1.IN divider_top_3.DFF_MAG_0.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=13000 y=-61864 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_5.B a_n6045_n53713# VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=-4617 y=-54110 sky130_fd_pr__nfet_01v8
x divider_top_0.P0 divider_top_0.DFF_MAG_0.TG_MAGIC_3.IN VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=16335 y=-27177 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.IN1 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=-11082 y=82253 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD1 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=48359 y=-24484 sky130_fd_pr__pfet_01v8
x a_40670_n57458# VSS a_41219_n57458# VSS s=29000,1116 d=14500,558 l=40 w=500 x=41179 y=-57457 sky130_fd_pr__nfet_01v8
x VSS divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_1.A a_1057_n43932# VDD s=5800,258 d=11600,516 l=40 w=200 x=1213 y=-43931 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD2 divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a1 VSS VSS s=5800,258 d=5800,258 l=40 w=200 x=85330 y=-40590 sky130_fd_pr__nfet_01v8
x divider_top_2.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_2.MUX_1_2.a4 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=-7735 y=16354 sky130_fd_pr__pfet_01v8
x a_48132_n22795# VSS a_48681_n22795# VSS s=29000,1116 d=14500,558 l=40 w=500 x=48641 y=-22794 sky130_fd_pr__nfet_01v8
x a_24061_n24804# VDD divider_top_0.7b_counter_new_0.LD1 VDD s=40600,1516 d=20300,758 l=40 w=700 x=24421 y=-24803 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.VOUT a_n8368_99025# VDD VDD s=14500,558 d=29000,1116 l=40 w=500 x=-8367 y=99083 sky130_fd_pr__pfet_01v8
x S2 VSS ANALOG_MUX_MAG_4.TG_ANALOG_MUX_0.inverter_0.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=5411 y=1318 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=23932 y=-37894 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a4 VDD a_n8555_115550# VDD s=34800,1316 d=17400,658 l=40 w=600 x=-8554 y=115510 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_0.B VSS a_n8172_34731# VSS s=8700,358 d=17400,716 l=40 w=300 x=-8171 y=35083 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=12281 y=-1706 sky130_fd_pr__nfet_01v8
x a_51327_n4132# a_51799_n4132# VDD VDD s=11600,458 d=23200,916 l=60 w=400 x=54185 y=-3323 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT VSS divider_top_0.P2 VSS s=2900,158 d=2900,158 l=40 w=100 x=-6924 y=-24728 sky130_fd_pr__nfet_01v8
x a_n28666_n57678# OUT_USB VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=-27831 y=-53331 sky130_fd_pr__pfet_01v8
x OUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.IN VSS s=2900,158 d=5800,316 l=40 w=100 x=20915 y=-38224 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=41284 y=-59975 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.inverter_2_0.VIN VSS divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a4 VSS s=5800,316 d=2900,158 l=40 w=100 x=55875 y=-40909 sky130_fd_pr__nfet_01v8
x S7 VDD ANALOG_MUX_MAG_6.inverter_0.OUT VDD s=5800,258 d=11600,516 l=40 w=200 x=62831 y=-3037 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_0.inverter_2.IN divider_top_0.DivideBy2_magic_0.TG_MAGIC_1.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-12098 y=-23803 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.IN divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=23125 y=-37809 sky130_fd_pr__pfet_01v8
x VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.CLK VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.OUT VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.IN VSS s=2900,158 d=5800,316 l=40 w=100 x=43403 y=1847 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD1 a_n9036_77536# divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=-9035 y=77790 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=87517 y=-59161 sky130_fd_pr__pfet_01v8
x divider_top_2.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_2.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-13266 y=48615 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.IN divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=-10589 y=28228 sky130_fd_pr__nfet_01v8
x a_n28666_n58622# VDD a_n28666_n57678# VDD s=11600,458 d=11600,458 l=60 w=400 x=-27831 y=-57473 sky130_fd_pr__pfet_01v8
x a_20020_n41473# VDD divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.3AND_MAGIC_0.VOUT VDD s=11600,516 d=5800,258 l=40 w=200 x=21110 y=-41472 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_1.VOUT VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=3464 y=-37557 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_4.inverter_0.OUT ANALOG_MUX_MAG_4.TG_ANALOG_MUX_1.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=5705 y=1733 sky130_fd_pr__nfet_01v8
x divider_top_0.MUX_1_2.SEL VDD divider_top_0.MUX_1_2.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=-18638 y=-21496 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a1 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=63420 y=-24482 sky130_fd_pr__pfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=44900 y=83904 sky130_fd_pr__cap_mim_m3_1
x VSS a_n3240_n53505# divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_0.A VDD s=11600,516 d=5800,258 l=40 w=200 x=-3181 y=-53504 sky130_fd_pr__pfet_01v8
x a_n8829_n19281# divider_top_0.DivideBy2_magic_1.CLK VDD VDD s=34800,1316 d=34800,1316 l=40 w=600 x=-8828 y=-19006 sky130_fd_pr__pfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=18300 y=72680 sky130_fd_pr__cap_mim_m3_1
x divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a1 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=37303 y=-41134 sky130_fd_pr__pfet_01v8
x F_IN divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-10539 y=29925 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-11966 y=767 sky130_fd_pr__nfet_01v8
x VSS a_1760_n53505# divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_1.A VDD s=11600,516 d=5800,258 l=40 w=200 x=1818 y=-53504 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_0.Q VSS a_n9450_20186# VSS s=8700,358 d=8700,358 l=40 w=300 x=-9449 y=20342 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-8052 y=57580 sky130_fd_pr__nfet_01v8
x a_24759_n41395# VDD divider_top_1.7b_counter_new_0.LD1 VDD s=40600,1516 d=20300,758 l=40 w=700 x=25119 y=-41394 sky130_fd_pr__pfet_01v8
x D0 divider_top_0.MUX_1_1.AND_1_0.inverter_2_0.VIN a_n14126_n21007# VSS s=8700,358 d=17400,716 l=40 w=300 x=-13773 y=-21006 sky130_fd_pr__nfet_01v8
x divider_top_3.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_3.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=16507 y=-61499 sky130_fd_pr__nfet_01v8
x divider_top_3.P2 VSS divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.IN VSS s=5800,316 d=2900,158 l=40 w=100 x=-5817 y=-58772 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD3 divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a1 VSS VSS s=5800,258 d=5800,258 l=40 w=200 x=35632 y=-24084 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_3.IN_1 VSS s=4933760,8904 l=2000 w=2000 x=9637 y=26527 sky130_fd_pr__cap_mim_m3_1
x D13 VDD a_6252_n43578# VDD s=11600,516 d=5800,258 l=40 w=200 x=7581 y=-43931 sky130_fd_pr__pfet_01v8
x a_86885_8745# a_86453_8745# a_87053_8579# VSS s=30240,1004 d=30240,1004 l=168 w=0 x=86885 y=8745 sky130_fd_pr__res_xhigh_po_0p35
x OUTB divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-1277 y=-58822 sky130_fd_pr__nfet_01v8
x a_n9251_73091# VSS a_n9225_73131# VSS s=29000,1116 d=14500,558 l=40 w=500 x=-9224 y=73091 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=-11700 y=61284 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a1 divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.inverter_2_0.VIN a_73728_n55178# VSS s=8700,358 d=17400,716 l=40 w=300 x=74080 y=-55177 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a4 VSS a_59422_n42894# VSS s=17400,716 d=8700,358 l=40 w=300 x=59382 y=-42893 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD2 divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-7369 y=95670 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.VOUT a_n8434_90271# a_n9256_90701# VDD s=29000,1116 d=14500,558 l=40 w=500 x=-8433 y=90598 sky130_fd_pr__pfet_01v8
x a_8724_1049# VSS UP_OUT VSS s=11600,458 d=11600,458 l=60 w=400 x=9608 y=1049 sky130_fd_pr__nfet_01v8
x divider_top_0.Q2 VDD a_3303_n19041# VDD s=11600,516 d=5800,258 l=40 w=200 x=4192 y=-18802 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD2 divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=63217 y=-41973 sky130_fd_pr__pfet_01v8
x divider_top_2.P2 divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-10259 y=26192 sky130_fd_pr__pfet_01v8
x a_51799_n1085# VDD OUT VDD s=11600,458 d=11600,458 l=60 w=400 x=57383 y=-276 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a1 a_58080_n24043# divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=58334 y=-24042 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD1 divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a1 VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=46190 y=-59155 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.IN1 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=-10982 y=100205 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD2 divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.inverter_2_0.VIN a_81390_n39003# VSS s=8700,358 d=17400,716 l=40 w=300 x=81742 y=-39002 sky130_fd_pr__nfet_01v8
x a_51799_n4132# ANALOG_MUX_MAG_6.IN_1 VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=57737 y=-3323 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_0.TG_MAGIC_2.inverter_0.OUT divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_0.DivideBy2_magic_0.inverter_2.IN VDD s=2900,158 d=5800,316 l=40 w=100 x=-13666 y=-24826 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.inverter_2_0.VIN VSS divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a3 VSS s=5800,316 d=2900,158 l=40 w=100 x=48648 y=-25543 sky130_fd_pr__nfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=55540 y=39008 sky130_fd_pr__cap_mim_m3_1
x a_n11097_n16599# VSS a_n15003_n16599# VSS s=11600,458 d=11600,458 l=60 w=400 x=-9240 y=-15727 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.VOUT VSS a_n9251_72640# VSS s=17400,716 d=17400,716 l=40 w=300 x=-9224 y=72170 sky130_fd_pr__nfet_01v8
x mirror_mag_0.ITAIL_SRC ANALOG_MUX_MAG_3.OUT a_16418_9352# VSS s=11600,516 d=5800,258 l=200 w=200 x=16418 y=9152 sky130_fd_pr__nfet_01v8_lvt
x divider_top_3.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT divider_top_3.LD divider_top_3.DFF_MAG_0.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=13806 y=-60476 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=-11083 y=83254 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=55515 y=-1084 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=56459 y=-4131 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.inverter_2_0.VIN VSS divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a4 VSS s=2900,158 d=5800,316 l=40 w=100 x=47576 y=-59054 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_1.TG_MAGIC_1.OUT divider_top_1.DivideBy2_magic_1.inverter_2.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-11498 y=-36125 sky130_fd_pr__nfet_01v8
x divider_top_2.LD a_n11299_57734# VDD VDD s=20300,758 d=40600,1516 l=40 w=700 x=-11272 y=57432 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-11022 y=767 sky130_fd_pr__nfet_01v8
x F_IN divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-8710 y=55935 sky130_fd_pr__nfet_01v8
x divider_top_0.Q6 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=81749 y=-20974 sky130_fd_pr__pfet_01v8
x divider_top_3.Q7 VDD a_n5740_n53505# VDD s=5800,258 d=5800,258 l=40 w=200 x=-5025 y=-53504 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_0.VOUT a_187_n38351# a_n364_n37713# VSS s=8700,358 d=17400,716 l=40 w=300 x=245 y=-38350 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD3 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=-8448 y=60487 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_0.CLK divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.CLK VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-11310 y=23741 sky130_fd_pr__pfet_01v8
x divider_top_0.CLK VDD divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=53479 y=-21995 sky130_fd_pr__pfet_01v8
x divider_top_3.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_3.MUX_1_1.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-11763 y=-56246 sky130_fd_pr__pfet_01v8
x OUTB VSS a_29320_n55245# VSS s=8700,358 d=8700,358 l=40 w=300 x=29476 y=-55244 sky130_fd_pr__nfet_01v8
x D14 VSS a_3753_n43326# VSS s=11600,516 d=11600,516 l=40 w=200 x=3713 y=-43325 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.inverter_2_0.VIN VSS divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a4 VSS s=5800,316 d=2900,158 l=40 w=100 x=41482 y=-40935 sky130_fd_pr__nfet_01v8
x a_86693_n42773# VDD divider_top_1.Q7 VDD s=34800,1316 d=34800,1316 l=40 w=600 x=87174 y=-42160 sky130_fd_pr__pfet_01v8
x a_n6587_11751# divider_top_2.3AND_MAGIC_1.A VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-5852 y=11849 sky130_fd_pr__pfet_01v8
x a_n26846_n39533# VDD OUT_CORE VDD s=11600,458 d=11600,458 l=60 w=400 x=-26011 y=-34596 sky130_fd_pr__pfet_01v8
x a_8724_1049# VSS UP_OUT VSS s=11600,458 d=11600,458 l=60 w=400 x=10552 y=1049 sky130_fd_pr__nfet_01v8
x a_n28666_n57678# VDD OUT_USB VDD s=11600,458 d=11600,458 l=60 w=400 x=-27831 y=-54157 sky130_fd_pr__pfet_01v8
x VSS divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_1.B a_n1443_n43932# VDD s=5800,258 d=11600,516 l=40 w=200 x=-1286 y=-43931 sky130_fd_pr__pfet_01v8
x a_8252_1049# a_8724_1049# VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=10166 y=1857 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD2 divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=66213 y=-24384 sky130_fd_pr__pfet_01v8
x divider_top_1.MUX_1_1.IN2 divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-14100 y=-35467 sky130_fd_pr__nfet_01v8
x divider_top_1.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT divider_top_1.DFF_MAG_0.TG_MAGIC_1.IN divider_top_1.DFF_MAG_0.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=12493 y=-43753 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.inverter_2_0.VIN VSS divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a4 VSS s=5800,316 d=2900,158 l=40 w=100 x=-10787 y=88490 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=29274 y=-59933 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.CLK divider_top_1.DivideBy2_magic_1.TG_MAGIC_0.inverter_0.OUT VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=-9951 y=-36125 sky130_fd_pr__nfet_01v8
x a_5554_n26987# a_5543_n27341# divider_top_0.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.A VDD s=11600,516 d=5800,258 l=40 w=200 x=5601 y=-27340 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,516 l=100 w=200 x=27862 y=941 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD1 VSS divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a1 VSS s=5800,258 d=11600,516 l=40 w=200 x=57459 y=-24120 sky130_fd_pr__nfet_01v8
x a_55754_n42863# VDD divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.VOUT VDD s=34800,1316 d=34800,1316 l=40 w=600 x=56235 y=-42250 sky130_fd_pr__pfet_01v8
x divider_top_1.Q3 VDD a_7011_n41297# VDD s=11600,516 d=5800,258 l=40 w=200 x=7900 y=-41680 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_5.D1 a_63166_n23946# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=63224 y=-23945 sky130_fd_pr__nfet_01v8
x a_91429_9243# a_90997_9077# a_91597_9243# VSS s=30240,1004 d=30240,1004 l=168 w=0 x=91429 y=9243 sky130_fd_pr__res_xhigh_po_0p35
x VCO_0.Divide_By_2_magic_0.CLK VCO_0.Divide_By_2_magic_0.TG_MAGIC_1.OUT VCO_0.Divide_By_2_magic_0.TG_MAGIC_1.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=40507 y=1847 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD1 divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=49636 y=-60215 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=45274 y=-25281 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD1 VSS divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a1 VSS s=11600,516 d=5800,258 l=40 w=200 x=-10506 y=108483 sky130_fd_pr__nfet_01v8
x a_8724_1049# UP_OUT VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=13010 y=1857 sky130_fd_pr__pfet_01v8
x divider_top_3.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_3.LD divider_top_3.DFF_MAG_0.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=14002 y=-60891 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_1.TG_MAGIC_0.inverter_0.OUT divider_top_1.DivideBy2_magic_1.TG_MAGIC_1.OUT divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-10660 y=-36490 sky130_fd_pr__pfet_01v8
x divider_top_0.CLK VDD divider_top_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=14396 y=-25859 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_4.inverter_0.OUT ANALOG_MUX_MAG_4.TG_ANALOG_MUX_1.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=5509 y=2013 sky130_fd_pr__pfet_01v8
x a_7683_n899# VSS a_8211_n1707# VSS s=11600,458 d=11600,458 l=60 w=400 x=8387 y=-1706 sky130_fd_pr__nfet_01v8
x divider_top_0.CLK divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-6283 y=-22352 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.inverter_2_0.VIN VSS divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a4 VSS s=2900,158 d=5800,316 l=40 w=100 x=-10721 y=97440 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=48648 y=-25312 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.IN1 VSS a_32277_n40618# VSS s=8700,358 d=8700,358 l=40 w=300 x=32433 y=-40617 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD1 divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=54489 y=-41010 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=74485 y=-59168 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.inverter_2_0.VIN VSS divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a4 VSS s=5800,316 d=2900,158 l=40 w=100 x=58845 y=-24349 sky130_fd_pr__nfet_01v8
x divider_top_1.P2 a_n7950_n40532# VDD VDD s=17400,658 d=34800,1316 l=40 w=600 x=-7484 y=-40531 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-13488 y=-15727 sky130_fd_pr__nfet_01v8
x divider_top_1.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_1.MUX_1_0.a4 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=-16260 y=-42857 sky130_fd_pr__pfet_01v8
x divider_top_2.MUX_1_1.a4 VDD a_n8102_20732# VDD s=34800,1316 d=17400,658 l=40 w=600 x=-8101 y=20692 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a4 a_73563_n42168# VDD VDD s=17400,658 d=34800,1316 l=40 w=600 x=73621 y=-42167 sky130_fd_pr__pfet_01v8
x a_n13363_1489# VDD PRE_SCALAR VDD s=11600,458 d=11600,458 l=60 w=400 x=-10884 y=1575 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.VOUT VDD a_48458_n38590# VDD s=29000,1116 d=14500,558 l=40 w=500 x=48418 y=-38589 sky130_fd_pr__pfet_01v8
x a_50799_n277# a_51327_n1085# VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=51695 y=-276 sky130_fd_pr__pfet_01v8
x S7 ANALOG_MUX_MAG_6.TG_ANALOG_MUX_0.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=63583 y=-4112 sky130_fd_pr__pfet_01v8
x divider_top_0.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD divider_top_0.MUX_1_2.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=-18055 y=-20568 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.inverter_0.OUT divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.IN divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.OUT VDD s=5800,316 d=2900,158 l=40 w=100 x=-12848 y=-35102 sky130_fd_pr__pfet_01v8
x S2 ANALOG_MUX_MAG_4.TG_ANALOG_MUX_0.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=5509 y=1318 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.inverter_2_0.VIN VSS divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a4 VSS s=5800,316 d=2900,158 l=40 w=100 x=73092 y=-20782 sky130_fd_pr__nfet_01v8
x divider_top_3.P3 divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-5523 y=-56674 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.VOUT VSS a_66410_n39286# VSS s=17400,716 d=17400,716 l=40 w=300 x=66370 y=-39285 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.3AND_MAGIC_0.VOUT VSS a_22632_n58730# VSS s=11600,516 d=11600,516 l=40 w=200 x=22592 y=-58729 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_0.D1 divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.IN1 VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=86837 y=-56345 sky130_fd_pr__pfet_01v8
x OUTB divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=-492 y=-56016 sky130_fd_pr__nfet_01v8
x divider_top_0.DFF_MAG_0.TG_MAGIC_1.OUT VDD divider_top_0.DFF_MAG_0.TG_MAGIC_2.IN VDD s=11600,516 d=5800,258 l=40 w=200 x=13243 y=-25859 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.inverter_2_0.VIN VSS divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a3 VSS s=2900,158 d=5800,316 l=40 w=100 x=37011 y=-42064 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-28639 y=-53665 sky130_fd_pr__nfet_01v8
x VSS VSS a_n3747_n43326# VSS s=11600,516 d=11600,516 l=40 w=200 x=-3786 y=-43325 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.inverter_0.OUT divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.IN divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT VDD s=2900,158 d=5800,316 l=40 w=100 x=-8806 y=28228 sky130_fd_pr__pfet_01v8
x divider_top_0.LD a_23061_n24804# VDD VDD s=20300,758 d=40600,1516 l=40 w=700 x=23119 y=-24803 sky130_fd_pr__pfet_01v8
x S5 VDD ANALOG_MUX_MAG_3.TG_ANALOG_MUX_0.inverter_0.OUT VDD s=11600,516 d=5800,258 l=40 w=200 x=20862 y=-1246 sky130_fd_pr__pfet_01v8
x OUT divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-5585 y=-38943 sky130_fd_pr__pfet_01v8
x divider_top_2.DFF_MAG_0.TG_MAGIC_1.OUT VSS divider_top_2.DFF_MAG_0.TG_MAGIC_2.IN VSS s=5800,316 d=2900,158 l=40 w=100 x=-12608 y=46556 sky130_fd_pr__nfet_01v8
x VCO_0.INV_1_mag_0.IN VDD VCO_0.INV_1_mag_1.IN VDD s=23200,916 d=11600,458 l=100 w=400 x=35111 y=463 sky130_fd_pr__pfet_01v8
x divider_top_3.Q3 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=55879 y=-55797 sky130_fd_pr__pfet_01v8
x a_45866_n22853# VSS divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.VOUT VSS s=17400,716 d=17400,716 l=40 w=300 x=46264 y=-22852 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.inverter_2_0.VIN VSS divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a3 VSS s=2900,158 d=5800,316 l=40 w=100 x=40679 y=-42095 sky130_fd_pr__nfet_01v8
x a_n4197_n19041# VDD a_n4957_n18803# VDD s=11600,516 d=5800,258 l=40 w=200 x=-4122 y=-18802 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.CLK divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_3.DivideBy2_magic_1.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-9859 y=-54186 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.inverter_2_0.VIN VSS divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a3 VSS s=2900,158 d=5800,316 l=40 w=100 x=63834 y=-38550 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.IN1 divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=-11082 y=82351 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a3 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=-11731 y=65050 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.IN1 a_68235_n58679# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=68293 y=-58678 sky130_fd_pr__nfet_01v8
x a_n26846_n40477# VDD a_n26846_n39533# VDD s=11600,458 d=11600,458 l=60 w=400 x=-26011 y=-39092 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a4 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=38917 y=-55793 sky130_fd_pr__pfet_01v8
x divider_top_1.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_1.DFF_MAG_0.TG_MAGIC_3.IN divider_top_1.DFF_MAG_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=15389 y=-43338 sky130_fd_pr__nfet_01v8
x D8 a_n12481_72333# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=-12480 y=72391 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT VSS divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-7783 y=29088 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_0.Q VDD divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.IN VDD s=11600,516 d=5800,258 l=40 w=200 x=-9992 y=18220 sky130_fd_pr__pfet_01v8
x ITAIL ITAIL VSS VSS s=23200,858 d=23200,858 l=800 w=800 x=9084 y=4643 sky130_fd_pr__nfet_01v8_lvt
x divider_top_3.7b_counter_new_0.LD3 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=37237 y=-55663 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a1 divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=85703 y=-24458 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a1 divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.inverter_2_0.VIN a_73017_n40520# VSS s=8700,358 d=17400,716 l=40 w=300 x=73369 y=-40519 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_1.CLK divider_top_3.DivideBy2_magic_1.TG_MAGIC_1.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-9860 y=-53298 sky130_fd_pr__pfet_01v8
x F_IN divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-8821 y=27029 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_0.inverter_0.OUT divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT divider_top_0.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_0.VOUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-3484 y=-20949 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD1 divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=57433 y=-25479 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD1 divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.inverter_2_0.VIN a_45624_n57269# VSS s=8700,358 d=17400,716 l=40 w=300 x=45976 y=-57268 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a4 VDD s=5800,316 d=2900,158 l=40 w=100 x=55087 y=-21096 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=27685 y=-21778 sky130_fd_pr__pfet_01v8
x divider_top_3.MUX_1_0.IN1 divider_top_3.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=-16558 y=-61169 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_1.CLK divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_1.DivideBy2_magic_1.inverter_2.IN VSS s=5800,316 d=2900,158 l=40 w=100 x=-13556 y=-36075 sky130_fd_pr__nfet_01v8
x divider_top_0.DivideBy2_magic_0.Q VSS divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.IN VSS s=2900,158 d=5800,316 l=40 w=100 x=-14700 y=-23803 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK VDD divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VDD s=5800,258 d=11600,516 l=40 w=200 x=-5989 y=-23790 sky130_fd_pr__pfet_01v8
x divider_top_2.DFF_MAG_0.TG_MAGIC_3.CLK VSS divider_top_2.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-13266 y=48713 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=57521 y=-4131 sky130_fd_pr__nfet_01v8
x a_7704_n61659# a_6944_n62043# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=7876 y=-62042 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD2 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=82373 y=-55547 sky130_fd_pr__pfet_01v8
x divider_top_0.CLK divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_0.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-2579 y=-21034 sky130_fd_pr__pfet_01v8
x D10 divider_top_2.3AND_MAGIC_0.B a_n11207_11989# VDD s=23200,916 d=11600,458 l=40 w=400 x=-11206 y=12258 sky130_fd_pr__pfet_01v8
x VSS VDD divider_top_3.AND_1_0.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=-21037 y=-56216 sky130_fd_pr__pfet_01v8
x a_n8128_21311# VDD divider_top_2.MUX_1_0.IN1 VDD s=34800,1316 d=34800,1316 l=40 w=600 x=-8101 y=21311 sky130_fd_pr__pfet_01v8
x a_8724_1049# UP_OUT VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=9962 y=1049 sky130_fd_pr__nfet_01v8
x a_52002_1826# VDD OUTB VDD s=11600,458 d=11600,458 l=60 w=400 x=55698 y=2634 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.OUT VDD divider_top_3.MUX_1_1.IN2 VDD s=5800,258 d=5800,258 l=40 w=200 x=-13397 y=-54616 sky130_fd_pr__pfet_01v8
x OUT divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-803 y=-41699 sky130_fd_pr__pfet_01v8
x divider_top_2.Q5 a_n13204_30954# divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_1.B VSS s=11600,516 d=11600,516 l=40 w=200 x=-13203 y=31984 sky130_fd_pr__nfet_01v8
x divider_top_2.P3 divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-8441 y=26388 sky130_fd_pr__nfet_01v8
x divider_top_2.MUX_1_1.a1 a_n9450_20186# divider_top_2.MUX_1_1.AND_1_1.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=-9449 y=20440 sky130_fd_pr__nfet_01v8
x divider_top_0.MUX_1_0.a1 divider_top_0.MUX_1_0.AND_1_1.inverter_2_0.VIN a_n18116_n27005# VSS s=8700,358 d=17400,716 l=40 w=300 x=-17763 y=-27004 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a3 a_64508_n42797# a_64410_n42185# VDD s=17400,658 d=34800,1316 l=40 w=600 x=64777 y=-42184 sky130_fd_pr__pfet_01v8
x divider_top_1.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_1.LD divider_top_1.DFF_MAG_0.TG_MAGIC_1.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=13495 y=-42780 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.VOUT a_76484_n39269# divider_top_1.7b_counter_new_0.mod_dff_magic_6.D1 VSS s=14500,558 d=29000,1116 l=40 w=500 x=76542 y=-39268 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a3 VDD s=5800,316 d=2900,158 l=40 w=100 x=66502 y=-25212 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a3 a_45866_n22853# VSS VSS s=8700,358 d=17400,716 l=40 w=300 x=45924 y=-22852 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a4 a_68781_n60327# VDD VDD s=17400,658 d=34800,1316 l=40 w=600 x=68839 y=-60326 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.C a_4598_n41718# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=5826 y=-41691 sky130_fd_pr__pfet_01v8
x a_8252_1049# VDD a_8724_1049# VDD s=11600,458 d=11600,458 l=60 w=400 x=9576 y=1857 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=59543 y=-41171 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a3 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=-11700 y=61382 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=73288 y=-21013 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT VSS divider_top_1.P2 VSS s=2900,158 d=2900,158 l=40 w=100 x=-6226 y=-41319 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.VOUT a_n9256_90701# a_n8434_90271# VDD s=14500,558 d=29000,1116 l=40 w=500 x=-8433 y=90696 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a4 VDD a_50829_n60427# VDD s=34800,1316 d=17400,658 l=40 w=600 x=50789 y=-60426 sky130_fd_pr__pfet_01v8
x divider_top_2.P2 VDD divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=-10259 y=26290 sky130_fd_pr__pfet_01v8
x D0 VSS a_30580_n26001# VSS s=8700,358 d=8700,358 l=40 w=300 x=30736 y=-26000 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=24128 y=-37894 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.IN1 divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=-10982 y=100303 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_2.D1 divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.IN1 VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=41505 y=-56461 sky130_fd_pr__pfet_01v8
x D3 divider_top_0.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.C a_5869_n25090# VDD s=5800,258 d=11600,516 l=40 w=200 x=6025 y=-25089 sky130_fd_pr__pfet_01v8
x divider_top_3.Q2 VDD a_4260_n53505# VDD s=5800,258 d=5800,258 l=40 w=200 x=4974 y=-53504 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-3781 y=-58407 sky130_fd_pr__pfet_01v8
x divider_top_2.MUX_1_0.a3 a_n12152_16322# VSS VSS s=8700,358 d=17400,716 l=40 w=300 x=-11213 y=15899 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.inverter_2_0.VIN VSS divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a3 VSS s=2900,158 d=5800,316 l=40 w=100 x=76647 y=-42017 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a4 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=-11083 y=83352 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a1 divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.inverter_2_0.VIN a_37057_n37145# VSS s=8700,358 d=17400,716 l=40 w=300 x=37409 y=-37144 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_1.VOUT VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=2668 y=-21197 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD2 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a1 VDD s=11600,516 d=5800,258 l=40 w=200 x=-10798 y=117749 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_1.VOUT VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=2472 y=-24845 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.inverter_2_0.VIN VSS divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a3 VSS s=5800,316 d=2900,158 l=40 w=100 x=37526 y=-56722 sky130_fd_pr__nfet_01v8
x divider_top_1.Q4 a_1501_n43548# VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=2488 y=-43325 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD3 divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=-8448 y=60585 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_0.CLK VSS divider_top_1.DivideBy2_magic_0.TG_MAGIC_1.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-10661 y=-40394 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=82441 y=-41717 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=81457 y=-21673 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.NAND_MAGIC_0.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=22032 y=-57308 sky130_fd_pr__pfet_01v8
x divider_top_1.Q6 VSS a_82389_n37029# VSS s=8700,358 d=8700,358 l=40 w=300 x=82545 y=-37028 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_0.B divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=-11546 y=35083 sky130_fd_pr__pfet_01v8
x D0 divider_top_0.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_5.B VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-6863 y=-20131 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.VOUT a_39967_n39347# VDD VDD s=29000,1116 d=29000,1116 l=40 w=500 x=40248 y=-38550 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_0.CLK VDD divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.CLK VDD s=5800,258 d=5800,258 l=40 w=200 x=-9473 y=-24841 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=-2383 y=-24728 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_0.TG_MAGIC_1.inverter_0.OUT divider_top_3.DivideBy2_magic_0.TG_MAGIC_1.IN divider_top_3.DivideBy2_magic_0.TG_MAGIC_1.OUT VDD s=5800,316 d=2900,158 l=40 w=100 x=-9445 y=-58140 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a3 a_54966_n22207# a_55064_n22819# VDD s=34800,1316 d=17400,658 l=40 w=600 x=55235 y=-22206 sky130_fd_pr__pfet_01v8
x a_65211_n60908# VSS divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.VOUT VSS s=17400,716 d=17400,716 l=40 w=300 x=65609 y=-60907 sky130_fd_pr__nfet_01v8
x OUTB divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=-492 y=-59430 sky130_fd_pr__nfet_01v8
x OUTB divider_top_3.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=15895 y=-60841 sky130_fd_pr__nfet_01v8
x a_n9079_n16599# VDD a_n11097_n16599# VDD s=11600,458 d=11600,458 l=60 w=400 x=-8606 y=-16535 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD1 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a1 VDD s=11600,516 d=5800,258 l=40 w=200 x=-7469 y=77620 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD3 divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=39398 y=-24445 sky130_fd_pr__pfet_01v8
x divider_top_2.AND_1_0.inverter_2_0.VIN VDD divider_top_2.AND_1_0.VOUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-7782 y=11679 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.A a_4451_n24493# a_3900_n25127# VSS s=8700,358 d=17400,716 l=40 w=300 x=4509 y=-24492 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_3.IN_1 VSS s=4933760,8904 l=2000 w=2000 x=11957 y=26527 sky130_fd_pr__cap_mim_m3_1
x divider_top_3.7b_counter_new_0.LD2 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=82347 y=-56576 sky130_fd_pr__pfet_01v8
x divider_top_0.CLK divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=-1893 y=-21034 sky130_fd_pr__pfet_01v8
x D16 a_n21251_n54086# a_n21039_n54794# VSS s=17400,716 d=8700,358 l=40 w=300 x=-20671 y=-54793 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_0.VOUT VDD a_n364_n41709# VDD s=11600,516 d=5800,258 l=40 w=200 x=374 y=-41682 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_1.CLK divider_top_0.DivideBy2_magic_1.inverter_2.IN divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-13764 y=-19484 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD1 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=75966 y=-40958 sky130_fd_pr__pfet_01v8
x VCO_0.INV_1_mag_1.OUT VCO_0.INV_1_mag_3.IN a_27797_n21# VSS s=11600,516 d=11600,516 l=100 w=200 x=28892 y=939 sky130_fd_pr__nfet_01v8
x D0 divider_top_0.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=-13773 y=-21543 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.CLK divider_top_0.DivideBy2_magic_0.TG_MAGIC_0.inverter_0.OUT VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-10257 y=-24841 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_1.CLK VSS divider_top_3.DivideBy2_magic_1.TG_MAGIC_1.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-9958 y=-53578 sky130_fd_pr__nfet_01v8
x divider_top_2.Q5 a_n13836_31690# VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=-13203 y=32603 sky130_fd_pr__nfet_01v8
x divider_top_3.MUX_1_2.SEL VDD divider_top_3.MUX_1_2.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=-17433 y=-56198 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_0.CLK divider_top_1.DivideBy2_magic_0.TG_MAGIC_1.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-10759 y=-40114 sky130_fd_pr__pfet_01v8
x divider_top_0.CLK VSS a_n19115_n20031# VSS s=8700,358 d=8700,358 l=40 w=300 x=-18958 y=-20030 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD1 divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a1 VSS VSS s=5800,258 d=5800,258 l=40 w=200 x=-10506 y=108581 sky130_fd_pr__nfet_01v8
x a_n13836_35914# VSS a_n13204_35954# VSS s=11600,516 d=11600,516 l=40 w=200 x=-13203 y=35914 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_0.inverter_2.IN VSS divider_top_2.DivideBy2_magic_0.TG_MAGIC_1.IN VSS s=5800,316 d=2900,158 l=40 w=100 x=-10272 y=20920 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD2 a_63576_n57169# divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=63830 y=-57168 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD2 divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=62349 y=-24353 sky130_fd_pr__pfet_01v8
x divider_top_3.MUX_1_0.SEL VSS divider_top_3.MUX_1_0.a1 VSS s=5800,258 d=11600,516 l=40 w=200 x=-17335 y=-61528 sky130_fd_pr__nfet_01v8
x divider_top_2.Q1 divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=-7559 y=69828 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD3 divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=27988 y=-40994 sky130_fd_pr__pfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=60860 y=22172 sky130_fd_pr__cap_mim_m3_1
x divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.OUT VSS divider_top_3.DivideBy2_magic_0.Q VSS s=2900,158 d=2900,158 l=40 w=100 x=-13397 y=-59163 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.IN VDD s=5800,316 d=2900,158 l=40 w=100 x=22329 y=-21218 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a3 a_33526_n60377# a_33624_n60989# VDD s=34800,1316 d=17400,658 l=40 w=600 x=33795 y=-60376 sky130_fd_pr__pfet_01v8
x D7 a_n12439_60225# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=-12438 y=60283 sky130_fd_pr__nfet_01v8
x divider_top_2.Q3 VDD a_n8155_39700# VDD s=11600,516 d=5800,258 l=40 w=200 x=-7522 y=40515 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.CLK divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_2.DivideBy2_magic_0.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-10880 y=22248 sky130_fd_pr__nfet_01v8
x divider_top_3.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_3.DFF_MAG_0.TG_MAGIC_2.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=14742 y=-60841 sky130_fd_pr__nfet_01v8
x F_IN VSS a_n7012_61232# VSS s=8700,358 d=8700,358 l=40 w=300 x=-7011 y=61388 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a3 VDD s=5800,316 d=2900,158 l=40 w=100 x=-8247 y=60900 sky130_fd_pr__pfet_01v8
x a_51530_1826# VDD a_52002_1826# VDD s=11600,458 d=11600,458 l=60 w=400 x=52854 y=2634 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD3 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=31558 y=-41025 sky130_fd_pr__pfet_01v8
x a_n26846_n39533# OUT_CORE VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=-26819 y=-38234 sky130_fd_pr__nfet_01v8
x divider_top_2.MUX_1_1.a4 a_n8102_20732# VDD VDD s=17400,658 d=34800,1316 l=40 w=600 x=-8101 y=20790 sky130_fd_pr__pfet_01v8
x divider_top_0.Q2 divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=45378 y=-21129 sky130_fd_pr__pfet_01v8
x OUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.IN divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=20425 y=-38224 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD1 divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=53595 y=-24419 sky130_fd_pr__pfet_01v8
x D0 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=26970 y=-25432 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_0.MUX_1_1.IN2 VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=-15092 y=-19534 sky130_fd_pr__nfet_01v8
x divider_top_3.3AND_MAGIC_0.C VSS a_n20646_n61521# VSS s=8700,358 d=17400,716 l=40 w=300 x=-20277 y=-61521 sky130_fd_pr__nfet_01v8
x a_60125_n61005# VSS divider_top_3.Q4 VSS s=17400,716 d=17400,716 l=40 w=300 x=60523 y=-61004 sky130_fd_pr__nfet_01v8
x a_n26846_n40477# VSS a_n26846_n39533# VSS s=11600,458 d=11600,458 l=60 w=400 x=-26819 y=-40004 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_0.TG_MAGIC_2.inverter_0.OUT divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_3.DivideBy2_magic_0.inverter_2.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-12461 y=-59528 sky130_fd_pr__pfet_01v8
x OUTB divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=29476 y=-55781 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a3 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-8478 y=61096 sky130_fd_pr__nfet_01v8
x divider_top_3.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_3.MUX_1_2.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-16948 y=-55270 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_5.OUT VCO_0.INV_1_mag_0.IN VDD VDD s=5800,258 d=5800,258 l=100 w=200 x=33326 y=1850 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-13960 y=-15727 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_1.CLK VDD divider_top_1.DivideBy2_magic_1.TG_MAGIC_2.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-12357 y=-36505 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_1.VOUT VDD a_n1062_n21122# VDD s=5800,258 d=5800,258 l=40 w=200 x=-127 y=-21051 sky130_fd_pr__pfet_01v8
x a_20723_n59584# VSS divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.3AND_MAGIC_0.VOUT VSS s=11600,516 d=11600,516 l=40 w=200 x=21813 y=-58875 sky130_fd_pr__nfet_01v8
x D12 divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_0.B a_n6443_n43932# VDD s=5800,258 d=11600,516 l=40 w=200 x=-6286 y=-43931 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a3 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=72881 y=-41986 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=23527 y=-22606 sky130_fd_pr__pfet_01v8
x a_n28666_n57678# VDD OUT_USB VDD s=11600,458 d=11600,458 l=60 w=400 x=-27831 y=-55809 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a1 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=49834 y=-41204 sky130_fd_pr__pfet_01v8
x divider_top_2.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_2.DFF_MAG_0.TG_MAGIC_2.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-12608 y=46654 sky130_fd_pr__nfet_01v8
x a_859_752# VSS a_1301_752# VSS s=3480,178 d=3480,178 l=30 w=120 x=1271 y=752 sky130_fd_pr__nfet_01v8
x divider_top_0.DivideBy2_magic_1.inverter_2.IN VDD divider_top_0.DivideBy2_magic_1.TG_MAGIC_1.IN VDD s=11600,516 d=5800,258 l=40 w=200 x=-12392 y=-18596 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_5.D1 VSS divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.IN1 VSS s=17400,716 d=17400,716 l=40 w=300 x=68320 y=-57396 sky130_fd_pr__nfet_01v8
x a_75563_n39269# a_75935_n39269# a_76033_n39269# VSS s=29000,1116 d=29000,1116 l=40 w=500 x=75993 y=-39268 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=47380 y=-59285 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=55587 y=-56496 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.IN1 a_86752_n58624# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=86810 y=-58623 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.IN VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=22069 y=-37894 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.NOR_MAGIC_0.VOUT VDD a_19322_n24882# VDD s=5800,258 d=5800,258 l=40 w=200 x=19674 y=-24881 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=-7783 y=29186 sky130_fd_pr__nfet_01v8
x a_90293_9243# a_89861_9243# a_90461_9077# VSS s=30240,1004 d=30240,1004 l=168 w=0 x=90293 y=9243 sky130_fd_pr__res_xhigh_po_0p35
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN VSS divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=25063 y=-38174 sky130_fd_pr__nfet_01v8
x D9 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=-11951 y=77586 sky130_fd_pr__pfet_01v8
x divider_top_0.Q7 VDD a_n6697_n19041# VDD s=11600,516 d=5800,258 l=40 w=200 x=-5807 y=-18802 sky130_fd_pr__pfet_01v8
x a_51799_n4132# VDD ANALOG_MUX_MAG_6.IN_1 VDD s=11600,458 d=11600,458 l=60 w=400 x=57855 y=-3323 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN VSS divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=22870 y=-56285 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=40882 y=-24575 sky130_fd_pr__pfet_01v8
x F_IN VDD divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-8821 y=27127 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-7833 y=27030 sky130_fd_pr__nfet_01v8
x a_n13363_1489# VSS PRE_SCALAR VSS s=11600,458 d=11600,458 l=60 w=400 x=-8544 y=767 sky130_fd_pr__nfet_01v8
x divider_top_0.Q5 VDD a_n1697_n19041# VDD s=11600,516 d=5800,258 l=40 w=200 x=-807 y=-18802 sky130_fd_pr__pfet_01v8
x a_29964_n57505# VDD divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.VOUT VDD s=34800,1316 d=34800,1316 l=40 w=600 x=30445 y=-56892 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=85411 y=-25157 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a4 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-7368 y=79398 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.VOUT VDD a_65712_n21899# VDD s=29000,1116 d=14500,558 l=40 w=500 x=65672 y=-21898 sky130_fd_pr__pfet_01v8
x divider_top_2.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_2.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=-13266 y=48811 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=55633 y=-1084 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=56577 y=-4131 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_2.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_0.VOUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-11147 y=29828 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_0.inverter_0.OUT ANALOG_MUX_MAG_0.OUT ANALOG_MUX_MAG_0.IN_1 VSS s=5800,258 d=5800,258 l=40 w=200 x=6366 y=-1022 sky130_fd_pr__nfet_01v8
x divider_top_0.DFF_MAG_0.TG_MAGIC_3.CLK VSS divider_top_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=15400 y=-26797 sky130_fd_pr__nfet_01v8
x D10 a_n11207_11989# divider_top_2.3AND_MAGIC_0.B VDD s=11600,458 d=23200,916 l=40 w=400 x=-11206 y=12356 sky130_fd_pr__pfet_01v8
x PFD_0.PFD_UP_0/PFD_INV_0.IN a_1591_747# PFD_0.PFD_UP_0/PFD_INV_2.IN VSS s=3480,178 d=6960,356 l=30 w=120 x=1649 y=747 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_4.D1 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.IN1 VDD s=17400,716 d=8700,358 l=40 w=300 x=58765 y=-38355 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_3.IN_1 VSS s=4933760,8904 l=2000 w=2000 x=9637 y=21303 sky130_fd_pr__cap_mim_m3_1
x divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=73788 y=-56413 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_1.CLK divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.CLK VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-7974 y=-54616 sky130_fd_pr__pfet_01v8
x VSS divider_top_1.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=-19896 y=-36196 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_0.D1 divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=81839 y=-24427 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_0.CLK divider_top_1.DivideBy2_magic_0.TG_MAGIC_2.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-12455 y=-41052 sky130_fd_pr__nfet_01v8
x VSS a_1455_n53713# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=2882 y=-53504 sky130_fd_pr__pfet_01v8
x divider_top_2.P3 VSS divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.IN VSS s=2900,158 d=5800,316 l=40 w=100 x=-8441 y=26486 sky130_fd_pr__nfet_01v8
x D1 a_n22750_n20091# a_n22440_n20092# VSS s=8700,358 d=17400,716 l=40 w=300 x=-22283 y=-20091 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.VOUT a_65712_n21899# a_65712_n22695# VDD s=29000,1116 d=14500,558 l=40 w=500 x=66039 y=-21898 sky130_fd_pr__pfet_01v8
x D3 divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=53569 y=-25448 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=51244 y=-59316 sky130_fd_pr__pfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=50220 y=78292 sky130_fd_pr__cap_mim_m3_1
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=11732 y=1049 sky130_fd_pr__nfet_01v8
x divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.CLK VSS divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.inverter_0.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=-13863 y=-18876 sky130_fd_pr__nfet_01v8
x divider_top_0.AND_1_1.inverter_2_0.VIN VSS divider_top_0.AND_1_1.VOUT VSS s=5800,316 d=2900,158 l=40 w=100 x=-19985 y=-19635 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_1.VOUT a_n511_n21760# a_n202_n21760# VSS s=17400,716 d=8700,358 l=40 w=300 x=-241 y=-21759 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.C VDD a_3900_n25127# VDD s=5800,258 d=5800,258 l=40 w=200 x=5030 y=-25100 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_1.A divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=4580 y=-59777 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=72881 y=-41755 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD3 a_40421_n60714# divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=40675 y=-60713 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=11809 y=-1706 sky130_fd_pr__nfet_01v8
x divider_top_0.DivideBy2_magic_0.CLK divider_top_0.DivideBy2_magic_0.TG_MAGIC_2.inverter_0.OUT VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=-13349 y=-24461 sky130_fd_pr__nfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=82140 y=22172 sky130_fd_pr__cap_mim_m3_1
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=60860 y=33396 sky130_fd_pr__cap_mim_m3_1
x divider_top_2.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.A VDD a_n11596_37213# VDD s=11600,516 d=5800,258 l=40 w=200 x=-11569 y=37951 sky130_fd_pr__pfet_01v8
x a_n15003_n16599# VDD DIV_OUT VDD s=11600,458 d=11600,458 l=60 w=400 x=-12052 y=-16535 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD1 divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=44405 y=-21000 sky130_fd_pr__pfet_01v8
x divider_top_2.LD VDD a_n11299_56734# VDD s=40600,1516 d=20300,758 l=40 w=700 x=-11272 y=56334 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD2 VSS divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a1 VSS s=11600,516 d=5800,258 l=40 w=200 x=85935 y=-58701 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=22968 y=-56005 sky130_fd_pr__pfet_01v8
x VCO_0.Divide_By_2_magic_0.CLK VCO_0.INV_1_mag_2.IN a_27797_n21# VSS s=11600,516 d=11600,516 l=100 w=200 x=28892 y=489 sky130_fd_pr__nfet_01v8
x divider_top_1.Q3 a_6349_n41075# divider_top_1.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.C VSS s=11600,516 d=11600,516 l=40 w=200 x=7379 y=-41074 sky130_fd_pr__nfet_01v8
x divider_top_0.Q4 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=63232 y=-21029 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=23926 y=-55920 sky130_fd_pr__pfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=55540 y=67068 sky130_fd_pr__cap_mim_m3_1
x divider_top_1.7b_counter_new_0.mod_dff_magic_6.D1 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=73075 y=-41056 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a1 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=-10982 y=100401 sky130_fd_pr__pfet_01v8
x VCO_0.Divide_By_2_magic_0.CLK VDD VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.CLK VDD s=11600,516 d=5800,258 l=40 w=200 x=39232 y=2735 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a1 divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.inverter_2_0.VIN a_45912_n40637# VSS s=8700,358 d=17400,716 l=40 w=300 x=46264 y=-40636 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD2 divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=63055 y=-37491 sky130_fd_pr__pfet_01v8
x divider_top_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT divider_top_0.DFF_MAG_0.TG_MAGIC_1.IN divider_top_0.DFF_MAG_0.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=11599 y=-27162 sky130_fd_pr__pfet_01v8
x divider_top_3.Q1 a_7042_n61437# divider_top_3.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.A VSS s=11600,516 d=11600,516 l=40 w=200 x=8072 y=-61436 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.NOR_MAGIC_1.VOUT a_20232_n40865# a_19922_n40866# VSS s=17400,716 d=8700,358 l=40 w=300 x=20290 y=-40864 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a4 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=84249 y=-55677 sky130_fd_pr__pfet_01v8
x a_n26846_n39533# OUT_CORE VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=-26011 y=-36602 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_3.D1 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.IN1 VDD s=17400,716 d=8700,358 l=40 w=300 x=48869 y=-21798 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a1 divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=46975 y=-55831 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD1 divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.inverter_2_0.VIN a_72026_n39041# VSS s=8700,358 d=17400,716 l=40 w=300 x=72378 y=-39040 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_3.inverter_0.OUT ANALOG_MUX_MAG_3.OUT ANALOG_MUX_MAG_3.IN_1 VSS s=5800,258 d=5800,258 l=40 w=200 x=21998 y=-517 sky130_fd_pr__nfet_01v8
x divider_top_0.MUX_1_1.AND_1_1.inverter_2_0.VIN VSS divider_top_0.MUX_1_1.a4 VSS s=5800,316 d=2900,158 l=40 w=100 x=-12361 y=-22473 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_0.TG_MAGIC_1.OUT divider_top_1.DivideBy2_magic_0.inverter_2.IN VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=-11302 y=-41052 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD2 divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-10798 y=117847 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_1.D1 a_27911_n23996# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=27969 y=-23995 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=55981 y=-37687 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_1.inverter_2.IN divider_top_1.DivideBy2_magic_1.TG_MAGIC_1.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-11596 y=-35467 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,516 l=100 w=200 x=29168 y=937 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a4 VSS a_28555_n26256# VSS s=17400,716 d=8700,358 l=40 w=300 x=28515 y=-26255 sky130_fd_pr__nfet_01v8
x divider_top_2.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT divider_top_2.LD divider_top_2.DFF_MAG_0.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-12243 y=45718 sky130_fd_pr__pfet_01v8
x D13 a_n22052_n36682# a_n21742_n36683# VSS s=8700,358 d=17400,716 l=40 w=300 x=-21585 y=-36682 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.inverter_2_0.VIN VSS divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a4 VSS s=5800,316 d=2900,158 l=40 w=100 x=-10752 y=100912 sky130_fd_pr__nfet_01v8
x a_n7152_16322# VDD Tapered_Buffer_mag_0.IN VDD s=34800,1316 d=34800,1316 l=40 w=600 x=-7125 y=16322 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a3 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=45086 y=-22059 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.IN divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=-5672 y=-24120 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT VDD divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN VDD s=11600,516 d=5800,258 l=40 w=200 x=24071 y=-22621 sky130_fd_pr__pfet_01v8
x D19 divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=54970 y=-60150 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN VDD divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=-2921 y=-57054 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.inverter_0.OUT divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-12358 y=-35102 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD2 divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a1 VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=81258 y=-24298 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-1685 y=-41699 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=36921 y=-38380 sky130_fd_pr__pfet_01v8
x divider_top_0.AND_1_1.inverter_2_0.VIN divider_top_0.AND_1_1.VOUT VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-19985 y=-19404 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=46183 y=-21130 sky130_fd_pr__pfet_01v8
x a_n16774_n36336# VSS divider_top_1.OUT1 VSS s=17400,716 d=17400,716 l=40 w=300 x=-16375 y=-36335 sky130_fd_pr__nfet_01v8
x divider_top_2.AND_1_0.inverter_2_0.VIN divider_top_2.AND_1_0.VOUT VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=-7782 y=11777 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a4 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=73182 y=-24235 sky130_fd_pr__nfet_01v8
x a_65712_n22695# a_66084_n22695# a_66182_n22695# VSS s=29000,1116 d=29000,1116 l=40 w=500 x=66142 y=-22694 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK VDD divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-4784 y=-58492 sky130_fd_pr__pfet_01v8
x divider_top_1.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_1.LD divider_top_1.DFF_MAG_0.TG_MAGIC_1.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=12907 y=-42780 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=28872 y=-24533 sky130_fd_pr__pfet_01v8
x OUTB divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=24634 y=-56893 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_1.TG_MAGIC_0.inverter_0.OUT divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_3.DivideBy2_magic_1.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-9859 y=-54601 sky130_fd_pr__pfet_01v8
x divider_top_1.Q1 a_7001_n35632# VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=7988 y=-35999 sky130_fd_pr__nfet_01v8
x OUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=23320 y=-38832 sky130_fd_pr__nfet_01v8
x OUTB divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-3781 y=-56624 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.inverter_2_0.VIN VSS divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a3 VSS s=2900,158 d=5800,316 l=40 w=100 x=49542 y=-42134 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a4 a_32125_n25675# VDD VDD s=17400,658 d=34800,1316 l=40 w=600 x=32183 y=-25674 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_4.OUT VSS a_16418_9352# VSS s=11600,516 d=5800,258 l=200 w=200 x=16818 y=9152 sky130_fd_pr__nfet_01v8_lvt
x a_859_752# VDD PFD_0.PFD_UP_0/PFD_INV_0.IN VDD s=3480,178 d=3480,178 l=30 w=120 x=1095 y=1043 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD3 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=27192 y=-24403 sky130_fd_pr__pfet_01v8
x a_859_1990# VSS a_1301_1990# VSS s=3480,178 d=3480,178 l=30 w=120 x=1271 y=1990 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_0.CLK divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.CLK VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=-7974 y=-59163 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a1 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=-7559 y=69926 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=77548 y=-41088 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a4 a_n12113_61770# VDD VDD s=17400,658 d=34800,1316 l=40 w=600 x=-12112 y=61828 sky130_fd_pr__pfet_01v8
x divider_top_0.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_0.MUX_1_1.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-12361 y=-22242 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a4 VDD s=5800,316 d=2900,158 l=40 w=100 x=38427 y=-55793 sky130_fd_pr__pfet_01v8
x D7 VSS a_n12439_60225# VSS s=8700,358 d=8700,358 l=40 w=300 x=-12438 y=60381 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.CLK divider_top_2.DivideBy2_magic_0.TG_MAGIC_1.OUT divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=-10880 y=22346 sky130_fd_pr__nfet_01v8
x divider_top_2.Q3 a_n8155_39700# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-7522 y=40613 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=-8142 y=115064 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a1 a_n7012_61232# divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=-7011 y=61486 sky130_fd_pr__nfet_01v8
x D7 divider_top_2.MUX_1_1.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-8941 y=19369 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-4581 y=-37625 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_5.OUT VDD VCO_0.INV_1_mag_3.IN VDD s=5800,258 d=5800,258 l=100 w=200 x=28313 y=1857 sky130_fd_pr__pfet_01v8
x D18 a_n21349_n54793# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=-21290 y=-54792 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a4 VSS a_37003_n22814# VSS s=17400,716 d=8700,358 l=40 w=300 x=36963 y=-22813 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a1 divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=37409 y=-37681 sky130_fd_pr__pfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=82140 y=33396 sky130_fd_pr__cap_mim_m3_1
x a_n26846_n39533# VDD OUT_CORE VDD s=11600,458 d=11600,458 l=60 w=400 x=-26011 y=-37428 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.CLK divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-12554 y=-40444 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.VOUT a_48458_n38590# a_48458_n39386# VDD s=29000,1116 d=14500,558 l=40 w=500 x=48785 y=-38589 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_1.CLK divider_top_1.DivideBy2_magic_1.inverter_2.IN divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-13066 y=-36075 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-5988 y=-21364 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD3 divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a1 VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=37327 y=-59116 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.inverter_2_0.VIN VSS divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a3 VSS s=2900,158 d=5800,316 l=40 w=100 x=-8478 y=61194 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_5.B VSS a_n5878_26368# VSS s=11600,516 d=11600,516 l=40 w=200 x=-5877 y=26328 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.NAND_MAGIC_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=20631 y=-22191 sky130_fd_pr__nfet_01v8
x divider_top_0.DFF_MAG_0.TG_MAGIC_2.IN VSS divider_top_0.DFF_MAG_0.TG_MAGIC_1.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=13341 y=-26797 sky130_fd_pr__nfet_01v8
x divider_top_2.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_2.DFF_MAG_0.TG_MAGIC_3.IN divider_top_2.DFF_MAG_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-13216 y=48004 sky130_fd_pr__nfet_01v8
x VCO_0.INV_1_mag_2.IN VCO_0.INV_1_mag_2.OUT VDD VDD s=11600,458 d=11600,458 l=100 w=400 x=31166 y=1440 sky130_fd_pr__pfet_01v8
x D15 VDD a_6262_n41327# VDD s=11600,516 d=5800,258 l=40 w=200 x=7591 y=-41680 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=29184 y=-56480 sky130_fd_pr__pfet_01v8
x divider_top_1.Q6 divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=82545 y=-37565 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.CLK divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-13448 y=-23853 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=75851 y=-25195 sky130_fd_pr__pfet_01v8
x divider_top_3.AND_1_1.VOUT VDD a_n19421_n56022# VDD s=5800,258 d=5800,258 l=40 w=200 x=-19264 y=-56021 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_0.CLK divider_top_1.DivideBy2_magic_0.inverter_2.IN divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-13458 y=-41002 sky130_fd_pr__nfet_01v8
x OUT divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=54275 y=-38586 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a3 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=81547 y=-25357 sky130_fd_pr__nfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=28940 y=16560 sky130_fd_pr__cap_mim_m3_1
x divider_top_3.Q4 a_1760_n62043# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=2572 y=-62042 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.CLK divider_top_0.DivideBy2_magic_1.TG_MAGIC_0.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-10453 y=-19534 sky130_fd_pr__nfet_01v8
x a_23462_n59506# VSS divider_top_3.7b_counter_new_0.LD3 VSS s=40600,1516 d=40600,1516 l=40 w=700 x=23822 y=-58620 sky130_fd_pr__nfet_01v8
x a_52002_1826# VDD OUTB VDD s=11600,458 d=11600,458 l=60 w=400 x=56878 y=2634 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=56898 y=1826 sky130_fd_pr__nfet_01v8
x a_50799_n3324# VSS a_51327_n4132# VSS s=11600,458 d=11600,458 l=60 w=400 x=51503 y=-4131 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_1.CLK VDD divider_top_3.DivideBy2_magic_1.TG_MAGIC_1.inverter_0.OUT VDD s=11600,516 d=5800,258 l=40 w=200 x=-10154 y=-53298 sky130_fd_pr__pfet_01v8
x VSS VSS a_66533_n42542# VSS s=8700,358 d=8700,358 l=40 w=300 x=66689 y=-42541 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_1.CLK divider_top_1.DivideBy2_magic_1.TG_MAGIC_1.IN divider_top_1.DivideBy2_magic_1.TG_MAGIC_1.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=-9560 y=-35517 sky130_fd_pr__nfet_01v8
x divider_top_2.DFF_MAG_0.TG_MAGIC_1.OUT VSS divider_top_2.DFF_MAG_0.TG_MAGIC_2.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-12608 y=46752 sky130_fd_pr__nfet_01v8
x a_3303_n26957# a_2543_n27341# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=3475 y=-27340 sky130_fd_pr__pfet_01v8
x S2 ANALOG_MUX_MAG_4.OUT UP_INPUT VSS s=5800,258 d=5800,258 l=40 w=200 x=6547 y=1284 sky130_fd_pr__nfet_01v8
x S4 VCTRL_IN ANALOG_MUX_MAG_5.OUT VSS s=5800,258 d=5800,258 l=40 w=200 x=21924 y=2449 sky130_fd_pr__nfet_01v8
x PFD_0.PFD_UP_1/PFD_INV_2.OUT VDD ANALOG_MUX_MAG_4.IN_1 VDD s=9744,452 d=9744,452 l=30 w=168 x=2855 y=1653 sky130_fd_pr__pfet_01v8
x divider_top_0.MUX_1_2.SEL divider_top_0.MUX_1_2.a1 VSS VSS s=5800,258 d=5800,258 l=40 w=200 x=-18834 y=-21826 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.A VDD a_4598_n41718# VDD s=11600,516 d=5800,258 l=40 w=200 x=5336 y=-41691 sky130_fd_pr__pfet_01v8
x D17 VSS a_36753_n60683# VSS s=8700,358 d=8700,358 l=40 w=300 x=36909 y=-60682 sky130_fd_pr__nfet_01v8
x divider_top_1.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_1.MUX_1_1.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-11663 y=-38833 sky130_fd_pr__pfet_01v8
x a_n15003_n16599# VDD DIV_OUT VDD s=11600,458 d=11600,458 l=60 w=400 x=-11816 y=-16535 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK VDD divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VDD s=11600,516 d=5800,258 l=40 w=200 x=-10259 y=26931 sky130_fd_pr__pfet_01v8
x VCO_0.INV_1_mag_2.IN VDD VCO_0.INV_1_mag_2.OUT VDD s=11600,458 d=11600,458 l=100 w=400 x=30692 y=1440 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD3 divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=27800 y=-37541 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a1 divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.inverter_2_0.VIN a_48882_n24077# VSS s=8700,358 d=17400,716 l=40 w=300 x=49234 y=-24076 sky130_fd_pr__nfet_01v8
x a_n22907_n27453# VDD divider_top_0.MUX_1_0.SEL VDD s=11600,516 d=5800,258 l=40 w=200 x=-22906 y=-27426 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK VDD divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VDD s=11600,516 d=5800,258 l=40 w=200 x=19628 y=-22621 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_5.D1 a_n10415_96479# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=-10414 y=96537 sky130_fd_pr__nfet_01v8
x a_n5904_34190# a_n5878_33868# divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_1.A VSS s=11600,516 d=11600,516 l=40 w=200 x=-5877 y=34190 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK VSS divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-5377 y=-21314 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=-4518 y=-25108 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT VDD divider_top_3.P3 VDD s=5800,258 d=5800,258 l=40 w=200 x=-5719 y=-55736 sky130_fd_pr__pfet_01v8
x divider_top_3.Q7 a_n5296_n61659# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-4308 y=-62042 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD2 divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=85935 y=-59031 sky130_fd_pr__pfet_01v8
x D9 divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=-11951 y=77684 sky130_fd_pr__pfet_01v8
x F_IN divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=-11197 y=28229 sky130_fd_pr__nfet_01v8
x mirror_mag_0.G_source_up VDD mirror_mag_0.G_source_up VDD s=23200,858 d=23200,858 l=800 w=800 x=9906 y=6696 sky130_fd_pr__pfet_01v8_lvt
x divider_top_0.7b_counter_new_0.LD3 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=27166 y=-25432 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.IN1 divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=41576 y=-59276 sky130_fd_pr__pfet_01v8
x F_IN divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-8821 y=27225 sky130_fd_pr__pfet_01v8
x divider_top_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_0.LD divider_top_0.DFF_MAG_0.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=12405 y=-26189 sky130_fd_pr__nfet_01v8
x a_n26846_n40949# VDD a_n26846_n40477# VDD s=11600,458 d=11600,458 l=60 w=400 x=-26011 y=-40402 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.inverter_2_0.VIN VSS divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a4 VSS s=2900,158 d=5800,316 l=40 w=100 x=-7368 y=79496 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=54689 y=-1084 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_3.P2 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-5621 y=-59810 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a4 VSS a_29261_n39394# VSS s=17400,716 d=8700,358 l=40 w=300 x=29221 y=-39393 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a1 divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=76339 y=-24496 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=32141 y=-41853 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=-8247 y=61096 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_2.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_0.VOUT divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-11147 y=29926 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.B a_3900_n21113# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=4932 y=-21042 sky130_fd_pr__pfet_01v8
x D18 divider_top_3.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.B a_4260_n62043# VDD s=5800,258 d=11600,516 l=40 w=200 x=4416 y=-62042 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD2 VSS divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a1 VSS s=5800,258 d=11600,516 l=40 w=200 x=63243 y=-40614 sky130_fd_pr__nfet_01v8
x F_IN divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.IN divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-8102 y=53040 sky130_fd_pr__nfet_01v8
x a_89157_8247# a_88725_8081# a_89325_8247# VSS s=30240,1004 d=30240,1004 l=168 w=0 x=89157 y=8247 sky130_fd_pr__res_xhigh_po_0p35
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-10078 y=767 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,516 l=100 w=200 x=27862 y=489 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a3 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=31737 y=-25262 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.IN divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT VDD s=2900,158 d=5800,316 l=40 w=100 x=-1686 y=-40296 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=81547 y=-25126 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD2 divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.inverter_2_0.VIN a_85753_n60598# VSS s=8700,358 d=17400,716 l=40 w=300 x=86105 y=-60597 sky130_fd_pr__nfet_01v8
x OUT divider_top_1.DFF_MAG_0.TG_MAGIC_3.CLK VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=11610 y=-42730 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT VSS divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-4224 y=-21314 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_0.TG_MAGIC_1.inverter_0.OUT divider_top_2.DivideBy2_magic_0.TG_MAGIC_1.IN divider_top_2.DivideBy2_magic_0.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-9907 y=22858 sky130_fd_pr__pfet_01v8
x a_n13363_1489# PRE_SCALAR VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=-12182 y=1575 sky130_fd_pr__pfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=66180 y=44620 sky130_fd_pr__cap_mim_m3_1
x divider_top_1.P0 VDD divider_top_1.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=-18358 y=-42158 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD3 divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a1 VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-10883 y=69239 sky130_fd_pr__pfet_01v8
x divider_top_2.LD a_n11299_56734# VDD VDD s=20300,758 d=40600,1516 l=40 w=700 x=-11272 y=56432 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD1 a_71328_n22450# divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=71582 y=-22449 sky130_fd_pr__nfet_01v8
x a_n28666_n58622# VDD a_n28666_n57678# VDD s=11600,458 d=11600,458 l=60 w=400 x=-27831 y=-56293 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD3 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a1 VDD s=11600,516 d=5800,258 l=40 w=200 x=-10903 y=63977 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK VSS divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-4679 y=-37905 sky130_fd_pr__nfet_01v8
x D5 divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_1.B a_n2141_n27341# VDD s=5800,258 d=11600,516 l=40 w=200 x=-1984 y=-27340 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a1 a_86752_n58624# divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=87006 y=-58623 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_0.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_0.VOUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-3484 y=-25093 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_1.TG_ANALOG_MUX_1.inverter_0.OUT ANALOG_MUX_MAG_1.OUT Tapered_Buffer_mag_0.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=-1943 y=1837 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a3 a_38396_n60969# VSS VSS s=8700,358 d=17400,716 l=40 w=300 x=38454 y=-60968 sky130_fd_pr__nfet_01v8
x a_3252_n35602# VSS a_3339_n36000# VSS s=11600,516 d=11600,516 l=40 w=200 x=3299 y=-35999 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_0.inverter_0.OUT ANALOG_MUX_MAG_0.OUT ANALOG_MUX_MAG_0.IN_1 VSS s=5800,258 d=5800,258 l=40 w=200 x=6562 y=-1022 sky130_fd_pr__nfet_01v8
x divider_top_0.DivideBy2_magic_0.CLK divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_0.DivideBy2_magic_0.inverter_2.IN VSS s=2900,158 d=5800,316 l=40 w=100 x=-13666 y=-24411 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN VSS divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=23066 y=-56285 sky130_fd_pr__nfet_01v8
x D9 VSS divider_top_2.3AND_MAGIC_0.A VSS s=11600,516 d=5800,258 l=40 w=200 x=-12041 y=10841 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=41078 y=-24575 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD1 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=45389 y=-41044 sky130_fd_pr__pfet_01v8
x divider_top_1.Q2 a_4001_n35632# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=4988 y=-35393 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD2 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=-10798 y=117945 sky130_fd_pr__pfet_01v8
x VSS a_752_n35602# VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=2179 y=-35999 sky130_fd_pr__nfet_01v8
x divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.OUT VDD divider_top_0.DivideBy2_magic_0.Q VDD s=5800,258 d=5800,258 l=40 w=200 x=-14994 y=-24841 sky130_fd_pr__pfet_01v8
x a_5301_n55815# divider_top_3.divider_magic_0/P3_Gen_magic_0.3_in_and_out_p3 VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=5399 y=-55744 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT divider_top_1.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_0.VOUT divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-2884 y=-41684 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.inverter_0.OUT divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-5486 y=-37540 sky130_fd_pr__pfet_01v8
x D3 divider_top_0.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.C a_5869_n21054# VDD s=5800,258 d=11600,516 l=40 w=200 x=6025 y=-21053 sky130_fd_pr__pfet_01v8
x divider_top_0.CLK a_26920_n22517# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=26978 y=-22516 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=46683 y=-56530 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD1 VSS divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a1 VSS s=11600,516 d=5800,258 l=40 w=200 x=57961 y=-40711 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.IN1 divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=66990 y=-24513 sky130_fd_pr__pfet_01v8
x divider_top_0.CLK VDD divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK VDD s=5800,258 d=5800,258 l=40 w=200 x=18942 y=-22621 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.CLK VSS divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.inverter_0.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=-13165 y=-35467 sky130_fd_pr__nfet_01v8
x divider_top_2.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT divider_top_2.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_2.LD VDD s=2900,158 d=2900,158 l=40 w=100 x=-12243 y=45816 sky130_fd_pr__pfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=28940 y=27784 sky130_fd_pr__cap_mim_m3_1
x divider_top_1.AND_1_1.inverter_2_0.VIN VSS divider_top_1.AND_1_1.VOUT VSS s=5800,316 d=2900,158 l=40 w=100 x=-19287 y=-36226 sky130_fd_pr__nfet_01v8
x divider_top_0.OUT1 a_n9079_n16599# VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=-7886 y=-16535 sky130_fd_pr__pfet_01v8
x a_n28666_n59094# VDD a_n28666_n58622# VDD s=23200,916 d=11600,458 l=60 w=400 x=-27831 y=-59019 sky130_fd_pr__pfet_01v8
x divider_top_0.CLK divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=20730 y=-21583 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_3.IN_1 VSS s=4933760,8904 l=2000 w=2000 x=11957 y=21303 sky130_fd_pr__cap_mim_m3_1
x divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=63234 y=-21728 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=56774 y=-59251 sky130_fd_pr__pfet_01v8
x a_n15003_n16599# VDD DIV_OUT VDD s=11600,458 d=11600,458 l=60 w=400 x=-13704 y=-16535 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.CLK VSS divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-14059 y=-18876 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=73077 y=-41755 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT VSS divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-3526 y=-37905 sky130_fd_pr__nfet_01v8
x D16 VDD a_n21251_n54086# VDD s=5800,258 d=5800,258 l=40 w=200 x=-20898 y=-54085 sky130_fd_pr__pfet_01v8
x a_8211_n1707# VDD a_8683_n1707# VDD s=11600,458 d=11600,458 l=60 w=400 x=10007 y=-898 sky130_fd_pr__pfet_01v8
x VDD a_32652_n28# VSS VSS s=5800,258 d=5800,258 l=100 w=200 x=33974 y=-27 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.inverter_2_0.VIN VSS divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a4 VSS s=5800,316 d=2900,158 l=40 w=100 x=-7268 y=97252 sky130_fd_pr__nfet_01v8
x divider_top_0.DivideBy2_magic_1.CLK divider_top_0.DivideBy2_magic_1.TG_MAGIC_1.OUT divider_top_0.DivideBy2_magic_1.TG_MAGIC_1.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-10552 y=-18926 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD1 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=55094 y=-59121 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=28481 y=-38369 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.CLK divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.IN divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-11949 y=-53628 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_1.TG_ANALOG_MUX_0.inverter_0.OUT ANALOG_MUX_MAG_1.OUT F_IN VDD s=5800,258 d=5800,258 l=40 w=200 x=-1551 y=762 sky130_fd_pr__pfet_01v8
x D16 divider_top_3.MUX_1_1.AND_1_0.inverter_2_0.VIN a_n12725_n55709# VSS s=8700,358 d=17400,716 l=40 w=300 x=-12372 y=-55708 sky130_fd_pr__nfet_01v8
x divider_top_0.Q6 a_n4641_n27341# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-3828 y=-27340 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a3 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=82253 y=-38495 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=22167 y=-39212 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN VSS divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.IN VSS s=5800,316 d=2900,158 l=40 w=100 x=-8441 y=28794 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-12674 y=767 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_6.D1 VSS divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.IN1 VSS s=17400,716 d=17400,716 l=40 w=300 x=76072 y=-22677 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a1 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=29566 y=-59234 sky130_fd_pr__pfet_01v8
x divider_top_1.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT divider_top_1.DFF_MAG_0.TG_MAGIC_2.IN divider_top_1.DFF_MAG_0.TG_MAGIC_3.OUT VDD s=2900,158 d=5800,316 l=40 w=100 x=16195 y=-42365 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a1 divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.inverter_2_0.VIN a_n10515_78527# VSS s=8700,358 d=17400,716 l=40 w=300 x=-10514 y=78879 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT VDD s=5800,316 d=2900,158 l=40 w=100 x=23037 y=-22606 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.VOUT a_86002_n57342# VDD VDD s=29000,1116 d=29000,1116 l=40 w=500 x=86283 y=-56545 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.inverter_0.OUT divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-3781 y=-57039 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.3_INPUT_NOR_MAG_0.VOUT VDD a_n11377_53725# VDD s=11600,516 d=5800,258 l=40 w=200 x=-11350 y=52595 sky130_fd_pr__pfet_01v8
x divider_top_0.CLK VDD divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=20828 y=-21303 sky130_fd_pr__pfet_01v8
x divider_top_3.MUX_1_1.IN2 VDD divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.IN VDD s=5800,258 d=11600,516 l=40 w=200 x=-13299 y=-53298 sky130_fd_pr__pfet_01v8
x divider_top_0.P3 VDD divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=-7022 y=-22352 sky130_fd_pr__pfet_01v8
x divider_top_3.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_3.DFF_MAG_0.TG_MAGIC_3.IN divider_top_3.DFF_MAG_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=16092 y=-61449 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=56177 y=-37687 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_0.VOUT a_n11587_32251# a_n10953_32802# VSS s=17400,716 d=8700,358 l=40 w=300 x=-10952 y=32762 sky130_fd_pr__nfet_01v8
x OUTB VSS divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.inverter_0.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=-4588 y=-56674 sky130_fd_pr__nfet_01v8
x divider_top_0.DivideBy2_magic_0.inverter_2.IN divider_top_0.DivideBy2_magic_0.TG_MAGIC_1.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-12294 y=-23523 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.inverter_2_0.VIN VSS divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a3 VSS s=5800,316 d=2900,158 l=40 w=100 x=45678 y=-42103 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a3 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=-8142 y=115162 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a1 divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.inverter_2_0.VIN a_n7012_61232# VSS s=8700,358 d=17400,716 l=40 w=300 x=-7011 y=61584 sky130_fd_pr__nfet_01v8
x D7 VDD divider_top_2.MUX_1_1.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=-8941 y=19467 sky130_fd_pr__pfet_01v8
x VCO_0.Divide_By_2_magic_0.CLK VCO_0.Divide_By_2_magic_0.TG_MAGIC_2.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=42912 y=2455 sky130_fd_pr__nfet_01v8
x D4 VDD a_54_n26987# VDD s=11600,516 d=5800,258 l=40 w=200 x=1383 y=-27340 sky130_fd_pr__pfet_01v8
x a_51799_n4132# ANALOG_MUX_MAG_6.IN_1 VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=56085 y=-3323 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD3 VSS divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a1 VSS s=11600,516 d=5800,258 l=40 w=200 x=32163 y=-58806 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD1 divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=55166 y=-60150 sky130_fd_pr__pfet_01v8
x a_51799_n4132# ANALOG_MUX_MAG_6.IN_1 VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=57973 y=-3323 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD2 VSS divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a1 VSS s=5800,258 d=11600,516 l=40 w=200 x=66213 y=-24054 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN VDD divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.IN VDD s=11600,516 d=5800,258 l=40 w=200 x=-3117 y=-57054 sky130_fd_pr__pfet_01v8
x divider_top_1.P0 VSS divider_top_1.DFF_MAG_0.TG_MAGIC_3.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=16739 y=-43388 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=37117 y=-38380 sky130_fd_pr__pfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=66180 y=55844 sky130_fd_pr__cap_mim_m3_1
x divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a4 a_47169_n56943# VDD VDD s=17400,658 d=34800,1316 l=40 w=600 x=47227 y=-56942 sky130_fd_pr__pfet_01v8
x a_n364_n41709# divider_top_1.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_0.VOUT VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-265 y=-41682 sky130_fd_pr__pfet_01v8
x divider_top_2.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_2.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_2.DFF_MAG_0.TG_MAGIC_3.IN VSS s=2900,158 d=5800,316 l=40 w=100 x=-13216 y=48102 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_0.inverter_0.OUT divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT divider_top_3.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_0.VOUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-1887 y=-55651 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=55751 y=-1084 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=56695 y=-4131 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.inverter_2_0.VIN VSS divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a4 VSS s=2900,158 d=5800,316 l=40 w=100 x=67795 y=-24283 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD2 divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=-11796 y=114349 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a3 a_65211_n60908# a_65113_n60296# VDD s=17400,658 d=34800,1316 l=40 w=600 x=65480 y=-60295 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a4 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=29068 y=-24533 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.inverter_0.OUT divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.IN divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.OUT VDD s=5800,316 d=2900,158 l=40 w=100 x=-12145 y=-53213 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=64923 y=-41074 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_1.A a_3721_n41130# divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT VSS s=17400,716 d=8700,358 l=40 w=300 x=3779 y=-41129 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=82253 y=-38264 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD1 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=72975 y=-60067 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=21323 y=-56943 sky130_fd_pr__nfet_01v8
x divider_top_2.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_2.DFF_MAG_0.TG_MAGIC_2.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-12608 y=46850 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_1.TG_MAGIC_1.OUT VSS divider_top_2.DivideBy2_magic_1.inverter_2.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-6003 y=21018 sky130_fd_pr__nfet_01v8
x divider_top_1.P3 VDD divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=-6324 y=-38943 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=12912 y=1049 sky130_fd_pr__nfet_01v8
x a_8683_n1707# VSS DN_OUT VSS s=11600,458 d=11600,458 l=60 w=400 x=10039 y=-1706 sky130_fd_pr__nfet_01v8
x divider_top_3.Q5 a_n740_n62043# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=72 y=-62042 sky130_fd_pr__pfet_01v8
x divider_top_3.Q5 a_n296_n53743# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=691 y=-53504 sky130_fd_pr__pfet_01v8
x PFD_0.PFD_UP_1/PFD_INV_0.OUT a_859_1990# a_977_1990# VSS s=6960,356 d=3480,178 l=60 w=120 x=917 y=1990 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=11927 y=-1706 sky130_fd_pr__nfet_01v8
x a_n9290_81954# VSS a_n9264_81994# VSS s=29000,1116 d=14500,558 l=40 w=500 x=-9263 y=81954 sky130_fd_pr__nfet_01v8
x VSS VSS a_n3044_n61437# VSS s=11600,516 d=11600,516 l=40 w=200 x=-3083 y=-61436 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a3 VDD s=5800,316 d=2900,158 l=40 w=100 x=71987 y=-25164 sky130_fd_pr__pfet_01v8
x a_n28666_n59094# VSS a_n28666_n58622# VSS s=11600,458 d=11600,458 l=60 w=400 x=-28639 y=-59093 sky130_fd_pr__nfet_01v8
x D10 a_n11585_38924# VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=-10952 y=40304 sky130_fd_pr__nfet_01v8
x divider_top_2.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD divider_top_2.MUX_1_1.a3 VDD s=5800,316 d=2900,158 l=40 w=100 x=-8013 y=19854 sky130_fd_pr__pfet_01v8
x VCO_0.Divide_By_2_magic_0.TG_MAGIC_1.OUT VCO_0.Divide_By_2_magic_0.inverter_2.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=42151 y=2455 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_5.D1 VSS a_n10415_96479# VSS s=8700,358 d=8700,358 l=40 w=300 x=-10414 y=96635 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-26819 y=-35874 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.inverter_2_0.VIN VSS divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a3 VSS s=2900,158 d=5800,316 l=40 w=100 x=77350 y=-60128 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a1 divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.inverter_2_0.VIN a_37760_n55256# VSS s=8700,358 d=17400,716 l=40 w=300 x=38112 y=-55255 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-28639 y=-52485 sky130_fd_pr__nfet_01v8
x divider_top_2.Q5 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=-7481 y=105698 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD1 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=-11951 y=77782 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.IN1 a_77388_n58662# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=77446 y=-58661 sky130_fd_pr__nfet_01v8
x divider_top_3.Q4 a_2204_n61659# VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=3191 y=-61436 sky130_fd_pr__nfet_01v8
x F_IN VDD divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.inverter_0.OUT VDD s=5800,258 d=11600,516 l=40 w=200 x=-8821 y=27323 sky130_fd_pr__pfet_01v8
x divider_top_0.CLK VDD divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=27977 y=-21079 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=45980 y=-38419 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.CLK VDD divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.inverter_0.OUT VDD s=11600,516 d=5800,258 l=40 w=200 x=-9992 y=19057 sky130_fd_pr__pfet_01v8
x a_72971_n22736# VDD divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.VOUT VDD s=34800,1316 d=34800,1316 l=40 w=600 x=73452 y=-22123 sky130_fd_pr__pfet_01v8
x divider_top_1.P0 divider_top_1.DFF_MAG_0.TG_MAGIC_3.IN VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=17033 y=-43768 sky130_fd_pr__pfet_01v8
x a_n13363_1489# VDD PRE_SCALAR VDD s=11600,458 d=11600,458 l=60 w=400 x=-13008 y=1575 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-8247 y=61194 sky130_fd_pr__pfet_01v8
x divider_top_3.DFF_MAG_0.TG_MAGIC_2.IN divider_top_3.DFF_MAG_0.TG_MAGIC_1.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=14840 y=-61879 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=76047 y=-25195 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD1 VSS divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a1 VSS s=5800,258 d=11600,516 l=40 w=200 x=73099 y=-58708 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-5182 y=-24120 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD1 divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=53799 y=-20966 sky130_fd_pr__pfet_01v8
x OUT VDD divider_top_1.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VDD s=11600,516 d=5800,258 l=40 w=200 x=14898 y=-42450 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD1 divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=57961 y=-41041 sky130_fd_pr__pfet_01v8
x mirror_mag_0.ITAIL_SINK mirror_mag_0.ITAIL_SINK VDD VDD s=11600,516 d=5800,258 l=200 w=200 x=14785 y=9147 sky130_fd_pr__pfet_01v8_lvt
x S6 ANALOG_MUX_MAG_2.TG_ANALOG_MUX_0.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-3861 y=-1229 sky130_fd_pr__nfet_01v8
x divider_top_0.CLK VSS divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=22524 y=-22241 sky130_fd_pr__nfet_01v8
x a_n22209_n44044# VDD divider_top_1.MUX_1_0.SEL VDD s=11600,516 d=5800,258 l=40 w=200 x=-22208 y=-44017 sky130_fd_pr__pfet_01v8
x a_n16774_n36336# VDD divider_top_1.OUT1 VDD s=34800,1316 d=34800,1316 l=40 w=600 x=-16292 y=-37247 sky130_fd_pr__pfet_01v8
x a_51530_1826# a_52002_1826# VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=54152 y=2634 sky130_fd_pr__pfet_01v8
x a_8211_n1707# a_8683_n1707# VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=9417 y=-898 sky130_fd_pr__pfet_01v8
x OUT divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=-1195 y=-41699 sky130_fd_pr__pfet_01v8
x divider_top_2.MUX_1_0.IN1 a_n13474_15197# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=-13473 y=15255 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a3 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=41578 y=-59975 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=68395 y=-41105 sky130_fd_pr__pfet_01v8
x OUT VSS divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK VSS s=2900,158 d=2900,158 l=40 w=100 x=-901 y=-41319 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-10983 y=101108 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_0.TG_MAGIC_1.inverter_0.OUT divider_top_2.DivideBy2_magic_0.TG_MAGIC_1.OUT divider_top_2.DivideBy2_magic_0.TG_MAGIC_1.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-9907 y=22956 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.IN divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-4582 y=-40711 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=23419 y=-37809 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a4 VDD s=5800,316 d=2900,158 l=40 w=100 x=73692 y=-37604 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-4783 y=-56066 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a4 VDD a_49428_n25725# VDD s=34800,1316 d=17400,658 l=40 w=600 x=49388 y=-25724 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.IN1 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=-10927 y=118722 sky130_fd_pr__pfet_01v8
x divider_top_2.P3 a_n6114_24567# VSS VSS s=8700,358 d=17400,716 l=40 w=300 x=-6087 y=25005 sky130_fd_pr__nfet_01v8
x divider_top_0.Q4 divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.NOR_MAGIC_0.VOUT VSS VSS s=5800,258 d=11600,516 l=40 w=200 x=18562 y=-24155 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_1.inverter_0.OUT ANALOG_MUX_MAG_1.OUT Tapered_Buffer_mag_0.IN VSS s=5800,258 d=5800,258 l=40 w=200 x=-1747 y=1491 sky130_fd_pr__nfet_01v8
x divider_top_0.CLK divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-5988 y=-24678 sky130_fd_pr__nfet_01v8
x divider_top_1.MUX_1_2.SEL VSS divider_top_1.MUX_1_2.a1 VSS s=5800,258 d=11600,516 l=40 w=200 x=-18038 y=-38417 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD3 divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a1 VSS VSS s=5800,258 d=5800,258 l=40 w=200 x=36330 y=-40675 sky130_fd_pr__nfet_01v8
x a_7001_n35632# a_6753_n36000# divider_top_1.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.A VSS s=11600,516 d=11600,516 l=40 w=200 x=7075 y=-35999 sky130_fd_pr__nfet_01v8
x divider_top_3.MUX_1_0.a1 a_n16715_n61707# divider_top_3.MUX_1_0.AND_1_1.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=-16460 y=-61706 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD2 divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a1 VSS VSS s=5800,258 d=5800,258 l=40 w=200 x=82373 y=-55217 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_1.TG_MAGIC_0.inverter_0.OUT divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_2.DivideBy2_magic_1.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-6368 y=22248 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.3_in_and_out_p3 VSS a_1199_n56462# VSS s=8700,358 d=17400,716 l=40 w=300 x=1567 y=-56460 sky130_fd_pr__nfet_01v8
x a_8211_n1707# a_8683_n1707# VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=10361 y=-898 sky130_fd_pr__pfet_01v8
x a_n19421_n56022# VDD divider_top_3.MUX_1_2.SEL VDD s=11600,516 d=5800,258 l=40 w=200 x=-18330 y=-56021 sky130_fd_pr__pfet_01v8
x a_50799_n3324# VDD a_51327_n4132# VDD s=23200,916 d=11600,458 l=60 w=400 x=51341 y=-3323 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.C a_3900_n21113# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=5128 y=-21042 sky130_fd_pr__pfet_01v8
x divider_top_3.Q5 a_19807_n59550# VDD VDD s=11600,458 d=23200,916 l=40 w=400 x=19865 y=-59549 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN VDD divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.NAND_MAGIC_0.OUT VDD s=11600,458 d=11600,458 l=40 w=400 x=22788 y=-58275 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_0.inverter_2.IN divider_top_1.DivideBy2_magic_0.TG_MAGIC_1.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-11400 y=-40394 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD2 divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=63758 y=-55602 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a1 divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=82733 y=-41018 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a1 a_58778_n40634# divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=59032 y=-40633 sky130_fd_pr__nfet_01v8
x divider_top_2.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT divider_top_2.LD divider_top_2.DFF_MAG_0.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-12243 y=45914 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN VDD divider_top_0.LD VDD s=5800,258 d=5800,258 l=40 w=200 x=21337 y=-24874 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_0.inverter_2.IN VSS divider_top_3.DivideBy2_magic_0.TG_MAGIC_1.IN VSS s=5800,316 d=2900,158 l=40 w=100 x=-10991 y=-58505 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD1 divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=54463 y=-42039 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.inverter_2_0.VIN VSS divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a3 VSS s=5800,316 d=2900,158 l=40 w=100 x=-11981 y=78293 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=38517 y=-59246 sky130_fd_pr__pfet_01v8
x OUTB divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_0.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-1178 y=-55736 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_3.IN_1 VSS s=4933760,8904 l=2000 w=2000 x=357 y=10855 sky130_fd_pr__cap_mim_m3_1
x a_n1748_n35602# divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_1.B a_n1759_n35394# VDD s=5800,258 d=11600,516 l=40 w=200 x=-1602 y=-35393 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_1.inverter_2.IN VDD divider_top_2.DivideBy2_magic_1.TG_MAGIC_1.IN VDD s=11600,516 d=5800,258 l=40 w=200 x=-5065 y=20920 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=33843 y=-59266 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a4 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-7268 y=97350 sky130_fd_pr__nfet_01v8
x divider_top_0.MUX_1_0.AND_1_1.inverter_2_0.VIN VSS divider_top_0.MUX_1_0.a4 VSS s=2900,158 d=5800,316 l=40 w=100 x=-17154 y=-26497 sky130_fd_pr__nfet_01v8
x divider_top_2.Q1 a_n5878_38954# divider_top_2.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.A VSS s=11600,516 d=11600,516 l=40 w=200 x=-5877 y=39984 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK VDD divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-1080 y=-59810 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.inverter_2_0.VIN VSS divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a4 VSS s=5800,316 d=2900,158 l=40 w=100 x=37124 y=-20860 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a4 VSS a_65219_n57455# VSS s=17400,716 d=8700,358 l=40 w=300 x=65179 y=-57454 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD3 divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=32163 y=-59136 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-8441 y=28892 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD1 divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a1 VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=71902 y=-20883 sky130_fd_pr__pfet_01v8
x D5 a_n2446_n19011# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-1018 y=-18802 sky130_fd_pr__pfet_01v8
x divider_top_0.P0 divider_top_0.DFF_MAG_0.TG_MAGIC_3.IN VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=15943 y=-27177 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD1 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a1 VDD s=11600,516 d=5800,258 l=40 w=200 x=47967 y=-24484 sky130_fd_pr__pfet_01v8
x a_2554_n26987# VSS a_2641_n26735# VSS s=11600,516 d=11600,516 l=40 w=200 x=2601 y=-26734 sky130_fd_pr__nfet_01v8
x a_n9079_n16599# a_n11097_n16599# VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=-8414 y=-15727 sky130_fd_pr__nfet_01v8
x D15 divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=57935 y=-42070 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.OUT VDD divider_top_1.DivideBy2_magic_0.Q VDD s=5800,258 d=5800,258 l=40 w=200 x=-14296 y=-41432 sky130_fd_pr__pfet_01v8
x OUTB divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_0.inverter_0.OUT VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-982 y=-55736 sky130_fd_pr__pfet_01v8
x a_50799_n3324# a_51327_n4132# VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=51621 y=-4131 sky130_fd_pr__nfet_01v8
x a_n28666_n57678# OUT_USB VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=-27831 y=-53803 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.3_INPUT_NOR_MAG_0.VOUT a_n11377_53725# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-11350 y=52693 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a1 a_28609_n40587# divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=28863 y=-40586 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_0.VOUT a_n10953_32802# a_n11587_32251# VSS s=8700,358 d=17400,716 l=40 w=300 x=-10952 y=32860 sky130_fd_pr__nfet_01v8
x a_86885_8579# a_86453_8413# a_87053_8579# VSS s=30240,1004 d=30240,1004 l=168 w=0 x=86885 y=8579 sky130_fd_pr__res_xhigh_po_0p35
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=13030 y=1049 sky130_fd_pr__nfet_01v8
x a_8683_n1707# DN_OUT VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=11101 y=-1706 sky130_fd_pr__nfet_01v8
x a_51327_n4132# a_51799_n4132# VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=53005 y=-3323 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_0.CLK VSS divider_top_2.DivideBy2_magic_0.TG_MAGIC_1.inverter_0.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=-10272 y=21757 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD1 VSS divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a1 VSS s=5800,258 d=11600,516 l=40 w=200 x=58157 y=-40711 sky130_fd_pr__nfet_01v8
x ITAIL VSS mirror_mag_0.ITAIL_SINK VSS s=23200,858 d=46400,1716 l=800 w=800 x=11658 y=4643 sky130_fd_pr__nfet_01v8_lvt
x divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=36321 y=-21789 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a1 divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=67186 y=-24513 sky130_fd_pr__pfet_01v8
x a_n28666_n58622# VDD a_n28666_n57678# VDD s=23200,916 d=11600,458 l=60 w=400 x=-27831 y=-57945 sky130_fd_pr__pfet_01v8
x D0 divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_0.B a_n7141_n27341# VDD s=5800,258 d=11600,516 l=40 w=200 x=-6984 y=-27340 sky130_fd_pr__pfet_01v8
x divider_top_0.CLK VDD divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK VDD s=5800,258 d=11600,516 l=40 w=200 x=19138 y=-22621 sky130_fd_pr__pfet_01v8
x a_n11587_32251# VDD divider_top_2.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_0.VOUT VDD s=11600,516 d=5800,258 l=40 w=200 x=-11560 y=32251 sky130_fd_pr__pfet_01v8
x a_8724_1049# VDD UP_OUT VDD s=11600,458 d=11600,458 l=60 w=400 x=11948 y=1857 sky130_fd_pr__pfet_01v8
x divider_top_1.Q6 a_n4161_n43326# divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_0.A VSS s=11600,516 d=11600,516 l=40 w=200 x=-3130 y=-43325 sky130_fd_pr__nfet_01v8
x D7 divider_top_2.MUX_1_1.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-8941 y=19565 sky130_fd_pr__pfet_01v8
x divider_top_1.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT divider_top_1.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_1.DFF_MAG_0.TG_MAGIC_1.IN VDD s=2900,158 d=5800,316 l=40 w=100 x=12787 y=-43753 sky130_fd_pr__pfet_01v8
x OUT divider_top_1.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=13104 y=-43388 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a3 VDD s=5800,316 d=2900,158 l=40 w=100 x=-11750 y=78195 sky130_fd_pr__pfet_01v8
x VCO_0.Divide_By_2_magic_0.TG_MAGIC_1.OUT VSS VCO_0.Divide_By_2_magic_0.inverter_2.IN VSS s=2900,158 d=5800,316 l=40 w=100 x=42249 y=2455 sky130_fd_pr__nfet_01v8
x a_63810_n26206# VDD divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.VOUT VDD s=34800,1316 d=34800,1316 l=40 w=600 x=64291 y=-25593 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=24867 y=-38832 sky130_fd_pr__nfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=18300 y=83904 sky130_fd_pr__cap_mim_m3_1
x a_22759_n41395# divider_top_1.7b_counter_new_0.LD3 VDD VDD s=20300,758 d=40600,1516 l=40 w=700 x=23217 y=-41394 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a1 divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.inverter_2_0.VIN a_63166_n23946# VSS s=8700,358 d=17400,716 l=40 w=300 x=63518 y=-23945 sky130_fd_pr__nfet_01v8
x divider_top_1.Q2 VSS a_45920_n37184# VSS s=8700,358 d=8700,358 l=40 w=300 x=46076 y=-37183 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD3 VSS divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a1 VSS s=5800,258 d=11600,516 l=40 w=200 x=39398 y=-24115 sky130_fd_pr__nfet_01v8
x D16 divider_top_3.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_5.B VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-5462 y=-54833 sky130_fd_pr__pfet_01v8
x a_88021_9409# a_87589_9243# a_88189_9409# VSS s=30240,1004 d=30240,1004 l=168 w=0 x=88021 y=9409 sky130_fd_pr__res_xhigh_po_0p35
x divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=49346 y=-41903 sky130_fd_pr__pfet_01v8
x a_37693_n42858# VDD divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.VOUT VDD s=34800,1316 d=34800,1316 l=40 w=600 x=38174 y=-42245 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_3.D1 divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.IN1 VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=49665 y=-38389 sky130_fd_pr__pfet_01v8
x divider_top_1.Q1 a_18473_n39093# divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.3_INPUT_NOR_MAG_0.VOUT VDD s=34800,1316 d=17400,658 l=40 w=600 x=18742 y=-39092 sky130_fd_pr__pfet_01v8
x a_58724_n26303# VSS divider_top_0.Q4 VSS s=17400,716 d=17400,716 l=40 w=300 x=59122 y=-26302 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD3 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=32235 y=-60165 sky130_fd_pr__pfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=76820 y=44620 sky130_fd_pr__cap_mim_m3_1
x divider_top_1.7b_counter_new_0.LD3 divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=40070 y=-42065 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_0.CLK divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_3.DivideBy2_magic_0.inverter_2.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-12461 y=-59113 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD1 divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a1 VSS VSS s=5800,258 d=5800,258 l=40 w=200 x=75966 y=-40628 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.IN divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=22623 y=-21633 sky130_fd_pr__nfet_01v8
x divider_top_0.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_0.MUX_1_0.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-17154 y=-26266 sky130_fd_pr__pfet_01v8
x a_n2796_n61659# VDD a_n3556_n62043# VDD s=11600,516 d=5800,258 l=40 w=200 x=-2721 y=-62042 sky130_fd_pr__pfet_01v8
x divider_top_0.3AND_MAGIC_0.A a_n22907_n27453# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-22070 y=-27426 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-11482 y=-15727 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=28782 y=-21080 sky130_fd_pr__pfet_01v8
x divider_top_3.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT divider_top_3.LD divider_top_3.DFF_MAG_0.TG_MAGIC_1.OUT VDD s=2900,158 d=5800,316 l=40 w=100 x=14198 y=-60476 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a3 VDD s=5800,316 d=2900,158 l=40 w=100 x=31247 y=-25262 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=74779 y=-59168 sky130_fd_pr__pfet_01v8
x a_64516_n39344# VDD divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.VOUT VDD s=34800,1316 d=34800,1316 l=40 w=600 x=64997 y=-38731 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD2 VSS divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a1 VSS s=11600,516 d=5800,258 l=40 w=200 x=62349 y=-24023 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-26819 y=-37054 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_1.TG_MAGIC_1.OUT divider_top_2.DivideBy2_magic_1.inverter_2.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-6003 y=21116 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD3 VSS divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a1 VSS s=5800,258 d=11600,516 l=40 w=200 x=27988 y=-40664 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a3 a_n12039_119210# a_n12677_119706# VDD s=34800,1316 d=17400,658 l=40 w=600 x=-12038 y=119479 sky130_fd_pr__pfet_01v8
x divider_top_1.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD divider_top_1.MUX_1_0.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=-16554 y=-42857 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD1 divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=73099 y=-59038 sky130_fd_pr__pfet_01v8
x a_52002_1826# VSS OUTB VSS s=11600,458 d=11600,458 l=60 w=400 x=53594 y=1826 sky130_fd_pr__nfet_01v8
x OUTB VSS a_n17714_n54733# VSS s=8700,358 d=8700,358 l=40 w=300 x=-17557 y=-54732 sky130_fd_pr__nfet_01v8
x divider_top_1.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT divider_top_1.DFF_MAG_0.TG_MAGIC_2.IN divider_top_1.DFF_MAG_0.TG_MAGIC_3.OUT VDD s=5800,316 d=2900,158 l=40 w=100 x=15607 y=-42365 sky130_fd_pr__pfet_01v8
x divider_top_0.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_0.MUX_1_2.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-18349 y=-20568 sky130_fd_pr__pfet_01v8
x divider_top_3.P3 VSS divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.IN VSS s=5800,316 d=2900,158 l=40 w=100 x=-5817 y=-56674 sky130_fd_pr__nfet_01v8
x divider_top_1.AND_1_0.inverter_2_0.VIN divider_top_1.AND_1_0.VOUT VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-21033 y=-37904 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_0.CLK divider_top_2.DivideBy2_magic_0.TG_MAGIC_2.inverter_0.OUT VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=-11310 y=19963 sky130_fd_pr__pfet_01v8
x a_n13363_1489# PRE_SCALAR VDD VDD s=23200,916 d=11600,458 l=60 w=400 x=-13362 y=1575 sky130_fd_pr__pfet_01v8
x divider_top_2.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_2.MUX_1_1.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-8013 y=19952 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a1 a_n10415_96479# divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=-10414 y=96733 sky130_fd_pr__nfet_01v8
x divider_top_2.MUX_1_0.a4 VSS a_n12152_16322# VSS s=17400,716 d=8700,358 l=40 w=300 x=-11213 y=15801 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a1 a_82381_n40482# divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=82635 y=-40481 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-11049 y=92158 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD1 divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.inverter_2_0.VIN a_72729_n57152# VSS s=8700,358 d=17400,716 l=40 w=300 x=73081 y=-57151 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_1.A divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT a_4424_n56407# VSS s=8700,358 d=8700,358 l=40 w=300 x=4580 y=-56406 sky130_fd_pr__nfet_01v8
x a_91429_9077# a_90997_9077# a_91597_8911# VSS s=30240,1004 d=30240,1004 l=168 w=0 x=91429 y=9077 sky130_fd_pr__res_xhigh_po_0p35
x D16 VSS divider_top_3.3AND_MAGIC_0.A VSS s=5800,258 d=11600,516 l=40 w=200 x=-20874 y=-60274 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a4 VDD s=5800,316 d=2900,158 l=40 w=100 x=46579 y=-41174 sky130_fd_pr__pfet_01v8
x divider_top_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_0.DFF_MAG_0.TG_MAGIC_2.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=13537 y=-25859 sky130_fd_pr__pfet_01v8
x a_28555_n26256# VSS divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.VOUT VSS s=17400,716 d=17400,716 l=40 w=300 x=28953 y=-26255 sky130_fd_pr__nfet_01v8
x divider_top_2.Q5 divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=-7481 y=105796 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD1 divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=-11951 y=77880 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD3 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=27396 y=-20950 sky130_fd_pr__pfet_01v8
x a_n28666_n57678# VDD OUT_USB VDD s=11600,458 d=11600,458 l=60 w=400 x=-27831 y=-54629 sky130_fd_pr__pfet_01v8
x divider_top_1.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD divider_top_1.MUX_1_2.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=-17357 y=-37159 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.CLK divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-9992 y=19155 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_1.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_0.VOUT VDD s=2900,158 d=5800,316 l=40 w=100 x=-2394 y=-41684 sky130_fd_pr__pfet_01v8
x a_8211_n1707# VDD a_8683_n1707# VDD s=11600,458 d=11600,458 l=60 w=400 x=9771 y=-898 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_0.TG_MAGIC_1.inverter_0.OUT divider_top_1.DivideBy2_magic_0.TG_MAGIC_1.OUT divider_top_1.DivideBy2_magic_0.TG_MAGIC_1.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-10050 y=-40029 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=-8247 y=61292 sky130_fd_pr__pfet_01v8
x a_4001_n35632# VDD a_3241_n35394# VDD s=11600,516 d=5800,258 l=40 w=200 x=4075 y=-35393 sky130_fd_pr__pfet_01v8
x divider_top_2.LD VDD a_n11299_55734# VDD s=40600,1516 d=20300,758 l=40 w=700 x=-11272 y=55334 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a1 divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.inverter_2_0.VIN a_68235_n58679# VSS s=8700,358 d=17400,716 l=40 w=300 x=68587 y=-58678 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.CLK divider_top_1.DivideBy2_magic_0.TG_MAGIC_0.inverter_0.OUT VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-9559 y=-41432 sky130_fd_pr__pfet_01v8
x divider_top_2.P0 divider_top_2.DFF_MAG_0.TG_MAGIC_3.IN VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=-13266 y=49648 sky130_fd_pr__nfet_01v8
x a_n11097_n16599# VDD a_n15003_n16599# VDD s=11600,458 d=11600,458 l=60 w=400 x=-9916 y=-16535 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.VOUT VDD a_74865_n21882# VDD s=29000,1116 d=14500,558 l=40 w=500 x=74825 y=-21881 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD1 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=45870 y=-60184 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a4 VSS a_29964_n57505# VSS s=17400,716 d=8700,358 l=40 w=300 x=29924 y=-57504 sky130_fd_pr__nfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=66180 y=72680 sky130_fd_pr__cap_mim_m3_1
x divider_top_0.7b_counter_new_0.LD2 VSS divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a1 VSS s=5800,258 d=11600,516 l=40 w=200 x=84730 y=-23999 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a3 VDD s=5800,316 d=2900,158 l=40 w=100 x=44882 y=-25281 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_0.TG_MAGIC_1.OUT divider_top_3.DivideBy2_magic_0.inverter_2.IN VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-10599 y=-59543 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_2.inverter_0.OUT ANALOG_MUX_MAG_2.TG_ANALOG_MUX_1.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-3861 y=-534 sky130_fd_pr__pfet_01v8
x divider_top_3.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_3.LD divider_top_3.DFF_MAG_0.TG_MAGIC_1.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=13610 y=-60891 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=-10983 y=101206 sky130_fd_pr__pfet_01v8
x divider_top_2.MUX_1_0.IN1 VSS a_n13474_15197# VSS s=8700,358 d=8700,358 l=40 w=300 x=-13473 y=15353 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a3 a_83033_n39289# a_82935_n38677# VDD s=17400,658 d=34800,1316 l=40 w=600 x=83302 y=-38676 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=27979 y=-21778 sky130_fd_pr__pfet_01v8
x VSS VSS a_n13204_31368# VSS s=11600,516 d=11600,516 l=40 w=200 x=-13203 y=31328 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_1.A VDD divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT VDD s=17400,716 d=8700,358 l=40 w=300 x=3779 y=-41666 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD2 divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a1 VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=82667 y=-55547 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.IN1 divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=-10927 y=118820 sky130_fd_pr__pfet_01v8
x S1 ANALOG_MUX_MAG_1.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-3243 y=1557 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a3 VDD s=5800,316 d=2900,158 l=40 w=100 x=67200 y=-41803 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_1.TG_MAGIC_1.OUT VDD divider_top_0.DivideBy2_magic_1.inverter_2.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=-12294 y=-19914 sky130_fd_pr__pfet_01v8
x divider_top_1.Q5 a_n999_n35632# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-11 y=-35393 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a4 VDD a_38306_n56904# VDD s=34800,1316 d=17400,658 l=40 w=600 x=38266 y=-56903 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD2 divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=81760 y=-40889 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-13370 y=-15727 sky130_fd_pr__nfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=76820 y=55844 sky130_fd_pr__cap_mim_m3_1
x divider_top_2.DivideBy2_magic_1.TG_MAGIC_0.inverter_0.OUT divider_top_2.DivideBy2_magic_1.TG_MAGIC_1.OUT divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.OUT VDD s=2900,158 d=5800,316 l=40 w=100 x=-6368 y=22346 sky130_fd_pr__pfet_01v8
x a_52002_1826# OUTB VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=58176 y=2634 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=58196 y=1826 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_6.inverter_0.OUT ANALOG_MUX_MAG_6.IN_1 divider_top_0.CLK VSS s=11600,516 d=5800,258 l=40 w=200 x=63935 y=-3383 sky130_fd_pr__nfet_01v8
x divider_top_3.DFF_MAG_0.TG_MAGIC_2.IN divider_top_3.DFF_MAG_0.TG_MAGIC_1.IN VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=15036 y=-61879 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-1986 y=-57054 sky130_fd_pr__pfet_01v8
x a_82327_n26151# VSS divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.VOUT VSS s=17400,716 d=17400,716 l=40 w=300 x=82725 y=-26150 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a1 divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=38112 y=-55792 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=59837 y=-41171 sky130_fd_pr__pfet_01v8
x F_IN VSS divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=-8710 y=56033 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_5.OUT VDD VCO_0.INV_1_mag_5.IN VDD s=5800,258 d=5800,258 l=100 w=200 x=33168 y=1461 sky130_fd_pr__pfet_01v8
x a_85299_n39231# VDD divider_top_1.7b_counter_new_0.mod_dff_magic_0.D1 VDD s=29000,1116 d=29000,1116 l=40 w=500 x=85808 y=-38434 sky130_fd_pr__pfet_01v8
x a_n6045_n61689# divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_0.B a_n6056_n62043# VDD s=5800,258 d=11600,516 l=40 w=200 x=-5899 y=-62042 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a3 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-11981 y=78391 sky130_fd_pr__nfet_01v8
x S4 ANALOG_MUX_MAG_5.TG_ANALOG_MUX_0.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=20984 y=2483 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK VDD divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.inverter_0.OUT VDD s=11600,516 d=5800,258 l=40 w=200 x=-8821 y=29631 sky130_fd_pr__pfet_01v8
x a_8724_1049# UP_OUT VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=12066 y=1857 sky130_fd_pr__pfet_01v8
x a_n13363_1489# VSS PRE_SCALAR VSS s=11600,458 d=11600,458 l=60 w=400 x=-9252 y=767 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_3.TG_ANALOG_MUX_1.inverter_0.OUT ANALOG_MUX_MAG_3.OUT ANALOG_MUX_MAG_3.IN_1 VDD s=5800,258 d=11600,516 l=40 w=200 x=22194 y=-171 sky130_fd_pr__pfet_01v8
x VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.CLK VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.OUT VCO_0.Divide_By_2_magic_0.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=41019 y=2405 sky130_fd_pr__nfet_01v8
x VCO_0.INV_1_mag_0.IN VCO_0.INV_1_mag_1.IN VSS VSS s=11600,458 d=11600,458 l=100 w=400 x=35269 y=-192 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a4 a_36897_n25655# VDD VDD s=17400,658 d=34800,1316 l=40 w=600 x=36955 y=-25654 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.CLK divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-12560 y=-58505 sky130_fd_pr__nfet_01v8
x a_n9173_109059# VDD divider_top_2.7b_counter_new_0.mod_dff_magic_6.D1 VDD s=29000,1116 d=29000,1116 l=40 w=500 x=-8350 y=109059 sky130_fd_pr__pfet_01v8
x VCO_0.INV_1_mag_5.IN VDD VCO_0.INV_1_mag_0.IN VDD s=5800,258 d=11600,516 l=100 w=200 x=33930 y=1461 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD1 divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=58157 y=-41041 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=78153 y=-59199 sky130_fd_pr__pfet_01v8
x a_n1045_n61689# divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_1.B a_n1056_n62043# VDD s=5800,258 d=11600,516 l=40 w=200 x=-899 y=-62042 sky130_fd_pr__pfet_01v8
x a_n26846_n39533# OUT_CORE VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=-26011 y=-35422 sky130_fd_pr__pfet_01v8
x VCO_0.INV_1_mag_3.IN VCO_0.INV_1_mag_3.OUT VDD VDD s=11600,458 d=23200,916 l=100 w=400 x=31482 y=440 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_4.D1 a_55110_n40603# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=55168 y=-40602 sky130_fd_pr__nfet_01v8
x a_8683_n1707# DN_OUT VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=14385 y=-898 sky130_fd_pr__pfet_01v8
x a_3955_n53713# VSS a_4042_n54111# VSS s=11600,516 d=11600,516 l=40 w=200 x=4002 y=-54110 sky130_fd_pr__nfet_01v8
x VSS VSS a_67236_n60653# VSS s=8700,358 d=8700,358 l=40 w=300 x=67392 y=-60652 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.VOUT VDD a_n8351_108178# VDD s=29000,1116 d=14500,558 l=40 w=500 x=-8350 y=108138 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN VSS divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-8441 y=28990 sky130_fd_pr__nfet_01v8
x divider_top_3.P2 divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-5523 y=-58492 sky130_fd_pr__pfet_01v8
x divider_top_3.MUX_1_2.a1 divider_top_3.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=-16362 y=-56169 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD2 VSS divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a1 VSS s=11600,516 d=5800,258 l=40 w=200 x=63055 y=-37161 sky130_fd_pr__nfet_01v8
x a_n26846_n40477# VDD a_n26846_n39533# VDD s=11600,458 d=11600,458 l=60 w=400 x=-26011 y=-39564 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK VSS divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-1783 y=-41319 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_0.CLK divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.CLK VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-8873 y=-41432 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_0.Q VSS divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.IN VSS s=5800,316 d=2900,158 l=40 w=100 x=-15092 y=-23803 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a4 VSS a_n9231_106682# VSS s=17400,716 d=8700,358 l=40 w=300 x=-9204 y=106244 sky130_fd_pr__nfet_01v8
x divider_top_1.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_1.DFF_MAG_0.TG_MAGIC_3.IN divider_top_1.DFF_MAG_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=14997 y=-43338 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.NOR_MAGIC_1.VOUT a_n10743_52847# a_n10744_52537# VSS s=17400,716 d=8700,358 l=40 w=300 x=-10742 y=52905 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.NAND_MAGIC_0.OUT divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT VDD s=2900,158 d=5800,316 l=40 w=100 x=22326 y=-57308 sky130_fd_pr__pfet_01v8
x D15 a_54111_n42577# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=54169 y=-42576 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_0.A a_1418_n24541# divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT VSS s=17400,716 d=8700,358 l=40 w=300 x=1476 y=-24540 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD3 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a1 VDD s=11600,516 d=5800,258 l=40 w=200 x=36845 y=-55663 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.NOR_MAGIC_1.VOUT VDD a_n11377_53725# VDD s=5800,258 d=5800,258 l=40 w=200 x=-11350 y=52791 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_0.CLK divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.CLK VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=-9767 y=-24841 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK VSS divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-2677 y=-24728 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a3 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=82956 y=-56606 sky130_fd_pr__nfet_01v8
x a_8683_n1707# DN_OUT VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=10157 y=-1706 sky130_fd_pr__nfet_01v8
x divider_top_0.DivideBy2_magic_0.TG_MAGIC_1.OUT divider_top_0.DivideBy2_magic_0.inverter_2.IN VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=-12392 y=-24461 sky130_fd_pr__nfet_01v8
x OUTB VDD divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=23925 y=-57323 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT VSS divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_1.VOUT VSS s=2900,158 d=2900,158 l=40 w=100 x=3268 y=-37788 sky130_fd_pr__nfet_01v8
x VSS a_n12334_113997# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=-12333 y=114055 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_0.CLK divider_top_2.DivideBy2_magic_0.TG_MAGIC_1.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-10272 y=21855 sky130_fd_pr__nfet_01v8
x a_51327_n4132# a_51799_n4132# VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=53949 y=-3323 sky130_fd_pr__pfet_01v8
x a_51327_n1085# VDD a_51799_n1085# VDD s=11600,458 d=11600,458 l=60 w=400 x=53595 y=-276 sky130_fd_pr__pfet_01v8
x D7 VDD divider_top_2.MUX_1_1.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=-8941 y=19663 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_1.VOUT a_n364_n41709# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=668 y=-41682 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.inverter_2_0.VIN VSS divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a4 VSS s=5800,316 d=2900,158 l=40 w=100 x=-7368 y=79300 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-11750 y=78293 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD2 divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=63047 y=-40944 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.IN divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=-4271 y=-58822 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=34039 y=-59266 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_4.D1 divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.IN1 VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=-8233 y=91478 sky130_fd_pr__pfet_01v8
x OUT VSS a_27618_n39108# VSS s=8700,358 d=8700,358 l=40 w=300 x=27774 y=-39107 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.CLK divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.IN divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=-10322 y=19766 sky130_fd_pr__nfet_01v8
x divider_top_0.Q7 a_n6697_n26957# VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=-5709 y=-26734 sky130_fd_pr__nfet_01v8
x divider_top_3.3AND_MAGIC_0.A a_n21506_n62155# a_n20955_n61521# VSS s=17400,716 d=8700,358 l=40 w=300 x=-20994 y=-61520 sky130_fd_pr__nfet_01v8
x divider_top_0.P0 divider_top_0.DFF_MAG_0.TG_MAGIC_3.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=16139 y=-27177 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.VOUT a_58028_n39352# VDD VDD s=29000,1116 d=29000,1116 l=40 w=500 x=58309 y=-38555 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.inverter_2_0.VIN VSS divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a3 VSS s=5800,316 d=2900,158 l=40 w=100 x=-11912 y=99913 sky130_fd_pr__nfet_01v8
x divider_top_0.Q5 a_n1697_n26957# VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=-709 y=-26734 sky130_fd_pr__nfet_01v8
x divider_top_3.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT divider_top_3.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_3.DFF_MAG_0.TG_MAGIC_2.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=16800 y=-60476 sky130_fd_pr__pfet_01v8
x a_n6748_n35602# divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_0.B a_n6759_n35394# VDD s=5800,258 d=11600,516 l=40 w=200 x=-6602 y=-35393 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_1.TG_MAGIC_1.OUT VSS divider_top_2.DivideBy2_magic_1.inverter_2.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-6003 y=21214 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a3 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=64030 y=-38319 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a3 a_n12677_119706# a_n12039_119210# VDD s=17400,658 d=34800,1316 l=40 w=600 x=-12038 y=119577 sky130_fd_pr__pfet_01v8
x a_n26846_n39533# VDD OUT_CORE VDD s=11600,458 d=11600,458 l=60 w=400 x=-26011 y=-36248 sky130_fd_pr__pfet_01v8
x OUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=20719 y=-38224 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD1 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=53889 y=-24419 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a3 VDD s=5800,316 d=2900,158 l=40 w=100 x=41088 y=-59975 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=36913 y=-41833 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_0.TG_MAGIC_2.inverter_0.OUT divider_top_3.DivideBy2_magic_0.inverter_2.IN divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-12755 y=-59528 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_2.inverter_0.OUT VDD ANALOG_MUX_MAG_2.TG_ANALOG_MUX_1.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-3959 y=-534 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_5.B a_n7446_n19011# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-6018 y=-18802 sky130_fd_pr__pfet_01v8
x a_24759_n41395# VSS divider_top_1.7b_counter_new_0.LD1 VSS s=40600,1516 d=40600,1516 l=40 w=700 x=25119 y=-40509 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_1.VOUT VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=3268 y=-37557 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a1 divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.inverter_2_0.VIN a_n10415_96479# VSS s=8700,358 d=17400,716 l=40 w=300 x=-10414 y=96831 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=-11049 y=92256 sky130_fd_pr__pfet_01v8
x divider_top_1.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_1.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=12492 y=-42730 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_5.D1 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=63224 y=-24482 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a1 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=-7481 y=105894 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD1 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=55102 y=-55668 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_2.D1 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=37107 y=-41134 sky130_fd_pr__pfet_01v8
x OUTB VDD divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=36819 y=-56692 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD1 divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a1 VSS VSS s=5800,258 d=5800,258 l=40 w=200 x=48861 y=-40745 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.CLK VDD divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-9992 y=19253 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_0.inverter_0.OUT ANALOG_MUX_MAG_0.TG_ANALOG_MUX_1.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=5524 y=-956 sky130_fd_pr__nfet_01v8
x divider_top_0.P3 a_n8675_n19007# VDD VDD s=17400,658 d=34800,1316 l=40 w=600 x=-8209 y=-19006 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.IN1 divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=32433 y=-41154 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a3 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=-8247 y=61390 sky130_fd_pr__pfet_01v8
x divider_top_3.Q4 VDD a_2204_n53743# VDD s=11600,516 d=5800,258 l=40 w=200 x=3093 y=-53504 sky130_fd_pr__pfet_01v8
x divider_top_2.LD a_n11299_55734# VDD VDD s=20300,758 d=40600,1516 l=40 w=700 x=-11272 y=55432 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=100 w=400 x=36059 y=2118 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_4.D1 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=54470 y=-24548 sky130_fd_pr__pfet_01v8
x D1 a_5554_n26987# VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=6981 y=-26734 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=47674 y=-59285 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a4 VDD a_29866_n56893# VDD s=34800,1316 d=17400,658 l=40 w=600 x=29826 y=-56892 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a4 a_37603_n38793# VDD VDD s=17400,658 d=34800,1316 l=40 w=600 x=37661 y=-38792 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.VOUT a_66182_n22695# VSS VSS s=29000,1116 d=29000,1116 l=40 w=500 x=66365 y=-22694 sky130_fd_pr__nfet_01v8
x a_n12732_101189# VDD divider_top_2.Q5 VDD s=34800,1316 d=34800,1316 l=40 w=600 x=-12093 y=101272 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a4 VSS a_n12782_65934# VSS s=17400,716 d=8700,358 l=40 w=300 x=-12755 y=65496 sky130_fd_pr__nfet_01v8
x S1 VDD ANALOG_MUX_MAG_1.TG_ANALOG_MUX_0.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-2491 y=762 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.IN1 a_58080_n24043# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=58138 y=-24042 sky130_fd_pr__nfet_01v8
x OUT VSS a_81390_n39003# VSS s=8700,358 d=8700,358 l=40 w=300 x=81546 y=-39002 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD3 VSS divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a1 VSS s=11600,516 d=5800,258 l=40 w=200 x=27800 y=-37211 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-10928 y=119429 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a4 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=-10983 y=101304 sky130_fd_pr__pfet_01v8
x divider_top_2.MUX_1_0.a1 a_n13474_15197# divider_top_2.MUX_1_0.AND_1_1.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=-13473 y=15451 sky130_fd_pr__nfet_01v8
x a_67485_n57397# VSS a_68034_n57397# VSS s=29000,1116 d=14500,558 l=40 w=500 x=67994 y=-57396 sky130_fd_pr__nfet_01v8
x VCO_0.INV_1_mag_5.IN VCO_0.INV_1_mag_5.OUT VSS VSS s=11600,458 d=11600,458 l=100 w=400 x=35585 y=2118 sky130_fd_pr__nfet_01v8
x divider_top_0.Q1 a_6303_n19041# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=7290 y=-18802 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD1 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a1 VDD s=11600,516 d=5800,258 l=40 w=200 x=71412 y=-20883 sky130_fd_pr__pfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=34260 y=22172 sky130_fd_pr__cap_mim_m3_1
x divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a4 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=37214 y=-24313 sky130_fd_pr__nfet_01v8
x divider_top_3.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_3.MUX_1_1.a3 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=-11567 y=-56246 sky130_fd_pr__pfet_01v8
x a_n2446_n26987# divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_1.B a_n2457_n27341# VDD s=5800,258 d=11600,516 l=40 w=200 x=-2300 y=-27340 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD2 VSS divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a1 VSS s=11600,516 d=5800,258 l=40 w=200 x=80866 y=-23968 sky130_fd_pr__nfet_01v8
x OUTB divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=-492 y=-55736 sky130_fd_pr__pfet_01v8
x VSS a_n4248_n43578# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-2820 y=-43931 sky130_fd_pr__pfet_01v8
x a_n26846_n39533# OUT_CORE VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=-26819 y=-38706 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_5.OUT VCO_0.INV_1_mag_3.IN VDD VDD s=11600,516 d=5800,258 l=100 w=200 x=28155 y=1468 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_1.TG_MAGIC_1.OUT VSS divider_top_3.DivideBy2_magic_1.inverter_2.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-10893 y=-54236 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a3 a_77329_n42811# VSS VSS s=8700,358 d=17400,716 l=40 w=300 x=77387 y=-42810 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.inverter_2_0.VIN VSS divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a4 VSS s=2900,158 d=5800,316 l=40 w=100 x=32540 y=-24333 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_2.D1 a_37752_n58709# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=37810 y=-58708 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-28639 y=-55317 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.inverter_2_0.VIN VSS divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a3 VSS s=5800,316 d=2900,158 l=40 w=100 x=46381 y=-60214 sky130_fd_pr__nfet_01v8
x a_51327_n4132# VDD a_51799_n4132# VDD s=11600,458 d=11600,458 l=60 w=400 x=53123 y=-3323 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.VOUT VDD a_40298_n56662# VDD s=29000,1116 d=14500,558 l=40 w=500 x=40258 y=-56661 sky130_fd_pr__pfet_01v8
x a_n1748_n43578# a_n1759_n43932# divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_1.B VDD s=11600,516 d=5800,258 l=40 w=200 x=-1700 y=-43931 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN divider_top_1.LD VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=21937 y=-41085 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=14210 y=1049 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD2 divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=66017 y=-24384 sky130_fd_pr__pfet_01v8
x divider_top_3.P0 VSS divider_top_3.DFF_MAG_0.TG_MAGIC_3.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=17442 y=-61499 sky130_fd_pr__nfet_01v8
x divider_top_1.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT divider_top_1.DFF_MAG_0.TG_MAGIC_1.IN divider_top_1.DFF_MAG_0.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=12297 y=-43753 sky130_fd_pr__pfet_01v8
x a_90293_9077# a_89861_8911# a_90461_9077# VSS s=30240,1004 d=30240,1004 l=168 w=0 x=90293 y=9077 sky130_fd_pr__res_xhigh_po_0p35
x divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=29078 y=-59933 sky130_fd_pr__pfet_01v8
x divider_top_1.3AND_MAGIC_0.B a_n21658_n43410# a_n21349_n43410# VSS s=17400,716 d=8700,358 l=40 w=300 x=-21388 y=-43409 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.CLK divider_top_1.DivideBy2_magic_1.TG_MAGIC_0.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-9755 y=-36125 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_5.TG_ANALOG_MUX_1.inverter_0.OUT ANALOG_MUX_MAG_5.OUT ANALOG_MUX_MAG_3.OUT VDD s=5800,258 d=11600,516 l=40 w=200 x=22022 y=3178 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a1 divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=63526 y=-21029 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a1 divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=73369 y=-41056 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD2 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=63349 y=-37491 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=45078 y=-25281 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_0.inverter_2.IN divider_top_2.DivideBy2_magic_0.TG_MAGIC_1.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-9992 y=21018 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_1.TG_MAGIC_0.inverter_0.OUT divider_top_1.DivideBy2_magic_1.TG_MAGIC_1.OUT divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-10464 y=-36490 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.A a_n8246_37311# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-7511 y=38049 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a4 a_63720_n22141# VDD VDD s=17400,658 d=34800,1316 l=40 w=600 x=63778 y=-22140 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a4 VSS a_29253_n42847# VSS s=17400,716 d=8700,358 l=40 w=300 x=29213 y=-42846 sky130_fd_pr__nfet_01v8
x D15 a_6262_n37853# VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=7689 y=-38250 sky130_fd_pr__nfet_01v8
x divider_top_0.CLK divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-6087 y=-22352 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a1 a_n6907_115004# divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=-6906 y=115258 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.VOUT a_n8351_108178# VDD VDD s=14500,558 d=29000,1116 l=40 w=500 x=-8350 y=108236 sky130_fd_pr__pfet_01v8
x VCO_0.Divide_By_2_magic_0.CLK VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.CLK VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=39526 y=2455 sky130_fd_pr__nfet_01v8
x D5 a_n2141_n18803# divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_1.B VDD s=11600,516 d=5800,258 l=40 w=200 x=-2082 y=-18802 sky130_fd_pr__pfet_01v8
x D8 a_n13836_38914# VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=-13203 y=40294 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a3 a_n9231_106682# VSS VSS s=8700,358 d=17400,716 l=40 w=300 x=-9204 y=106342 sky130_fd_pr__nfet_01v8
x a_803_n26957# VDD a_43_n27341# VDD s=11600,516 d=5800,258 l=40 w=200 x=877 y=-27340 sky130_fd_pr__pfet_01v8
x a_1455_n53713# divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_1.A a_1444_n53505# VDD s=5800,258 d=11600,516 l=40 w=200 x=1600 y=-53504 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD1 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=54595 y=-37557 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD1 a_58482_n60719# divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=58736 y=-60718 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD3 divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=27970 y=-38570 sky130_fd_pr__pfet_01v8
x a_n1062_n25118# divider_top_0.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_0.VOUT VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-963 y=-25091 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_3.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_0.VOUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-2083 y=-59795 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a4 VSS a_n12793_74374# VSS s=17400,716 d=8700,358 l=40 w=300 x=-12766 y=73936 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=24365 y=-22621 sky130_fd_pr__pfet_01v8
x a_n26846_n40949# a_n26846_n40477# VDD VDD s=11600,458 d=23200,916 l=60 w=400 x=-26011 y=-40048 sky130_fd_pr__pfet_01v8
x S3 ANALOG_MUX_MAG_0.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=4870 y=-676 sky130_fd_pr__pfet_01v8
x a_52002_1826# VDD OUTB VDD s=11600,458 d=11600,458 l=60 w=400 x=54754 y=2634 sky130_fd_pr__pfet_01v8
x divider_top_1.MUX_1_1.AND_1_1.inverter_2_0.VIN VSS divider_top_1.MUX_1_1.a4 VSS s=5800,316 d=2900,158 l=40 w=100 x=-11663 y=-39064 sky130_fd_pr__nfet_01v8
x VSS VSS a_n12334_113997# VSS s=8700,358 d=8700,358 l=40 w=300 x=-12333 y=114153 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_0.CLK VSS divider_top_2.DivideBy2_magic_0.TG_MAGIC_1.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-10272 y=21953 sky130_fd_pr__nfet_01v8
x divider_top_2.MUX_1_0.a4 VDD a_n12126_15743# VDD s=34800,1316 d=17400,658 l=40 w=600 x=-12125 y=15703 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=54774 y=1826 sky130_fd_pr__nfet_01v8
x divider_top_1.Q7 a_n6443_n35394# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-5630 y=-35393 sky130_fd_pr__pfet_01v8
x D7 divider_top_2.MUX_1_1.AND_1_0.inverter_2_0.VIN a_n7476_19187# VSS s=8700,358 d=17400,716 l=40 w=300 x=-7475 y=19539 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.CLK divider_top_3.DivideBy2_magic_0.TG_MAGIC_0.inverter_0.OUT VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=-9248 y=-59543 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK VDD divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-1979 y=-41699 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN VDD divider_top_1.LD VDD s=5800,258 d=11600,516 l=40 w=200 x=22231 y=-41465 sky130_fd_pr__pfet_01v8
x F_IN divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=-11577 y=31419 sky130_fd_pr__pfet_01v8
x divider_top_1.Q5 a_n1443_n35394# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-630 y=-35393 sky130_fd_pr__pfet_01v8
x D7 divider_top_2.MUX_1_1.a1 VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-8941 y=19761 sky130_fd_pr__pfet_01v8
x OUTB divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-296 y=-56016 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a4 VDD s=5800,316 d=2900,158 l=40 w=100 x=68902 y=-59216 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=-11750 y=78391 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_0.A VDD divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT VDD s=17400,716 d=8700,358 l=40 w=300 x=2877 y=-55867 sky130_fd_pr__pfet_01v8
x OUTB divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=24928 y=-56893 sky130_fd_pr__nfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=76820 y=72680 sky130_fd_pr__cap_mim_m3_1
x divider_top_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_0.P0 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=16041 y=-26139 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD3 divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a1 VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=27486 y=-24403 sky130_fd_pr__pfet_01v8
x OUT divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-5389 y=-38943 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_1.CLK divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.CLK VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=-6383 y=23545 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_0.CLK divider_top_0.DivideBy2_magic_0.TG_MAGIC_2.inverter_0.OUT VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=-12957 y=-24461 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a4 a_82229_n25539# VDD VDD s=17400,658 d=34800,1316 l=40 w=600 x=82287 y=-25538 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a3 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=32141 y=-42084 sky130_fd_pr__nfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=34260 y=33396 sky130_fd_pr__cap_mim_m3_1
x divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a3 a_82237_n22086# a_82335_n22698# VDD s=34800,1316 d=17400,658 l=40 w=600 x=82506 y=-22085 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.CLK divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-10322 y=19864 sky130_fd_pr__nfet_01v8
x divider_top_3.P2 a_n7247_n58643# VDD VDD s=17400,658 d=34800,1316 l=40 w=600 x=-6781 y=-58642 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.inverter_2_0.VIN VSS divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a3 VSS s=5800,316 d=2900,158 l=40 w=100 x=63638 y=-38550 sky130_fd_pr__nfet_01v8
x S2 VSS ANALOG_MUX_MAG_4.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=4757 y=1733 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD1 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=48861 y=-41075 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT VDD divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=-4420 y=-21034 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_0.CLK divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.CLK VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=-9069 y=-41432 sky130_fd_pr__pfet_01v8
x F_IN divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-8441 y=27029 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_6.TG_ANALOG_MUX_1.inverter_0.OUT divider_top_0.CLK ANALOG_MUX_MAG_6.IN_1 VDD s=5800,258 d=5800,258 l=40 w=200 x=64033 y=-3037 sky130_fd_pr__pfet_01v8
x F_IN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=-8498 y=77594 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_1.TG_MAGIC_1.OUT divider_top_2.DivideBy2_magic_1.inverter_2.IN VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=-6003 y=21312 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_0.A divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=2975 y=-59779 sky130_fd_pr__pfet_01v8
x F_IN divider_top_2.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=-13646 y=45719 sky130_fd_pr__pfet_01v8
x divider_top_3.Q3 a_7714_n55994# VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=8701 y=-56361 sky130_fd_pr__nfet_01v8
x a_n12677_119706# VSS divider_top_2.Q7 VSS s=17400,716 d=17400,716 l=40 w=300 x=-12650 y=119706 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.IN1 divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=85507 y=-24458 sky130_fd_pr__pfet_01v8
x a_31527_n39336# VDD divider_top_1.7b_counter_new_0.mod_dff_magic_1.D1 VDD s=29000,1116 d=29000,1116 l=40 w=500 x=32036 y=-38539 sky130_fd_pr__pfet_01v8
x divider_top_0.Q3 VDD a_6313_n24706# VDD s=11600,516 d=5800,258 l=40 w=200 x=7202 y=-25089 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.inverter_2_0.VIN VSS divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a4 VSS s=2900,158 d=5800,316 l=40 w=100 x=65528 y=-58954 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_0.inverter_0.OUT divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT divider_top_0.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_0.VOUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-3288 y=-20949 sky130_fd_pr__pfet_01v8
x divider_top_0.CLK divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-3583 y=-24070 sky130_fd_pr__nfet_01v8
x D3 divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=57237 y=-25479 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=83857 y=-55677 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.CLK divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.IN divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=-12848 y=-40444 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.inverter_2_0.VIN VSS divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a3 VSS s=5800,316 d=2900,158 l=40 w=100 x=54884 y=-38616 sky130_fd_pr__nfet_01v8
x divider_top_2.Q6 VDD a_n13836_29190# VDD s=11600,516 d=5800,258 l=40 w=200 x=-13809 y=30005 sky130_fd_pr__pfet_01v8
x divider_top_0.MUX_1_0.a3 a_n17472_n24745# a_n17570_n25657# VDD s=17400,658 d=34800,1316 l=40 w=600 x=-17202 y=-25656 sky130_fd_pr__pfet_01v8
x divider_top_1.DFF_MAG_0.TG_MAGIC_3.CLK VDD divider_top_1.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=16098 y=-43768 sky130_fd_pr__pfet_01v8
x divider_top_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_0.DFF_MAG_0.TG_MAGIC_1.IN VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=13635 y=-26797 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a3 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=82245 y=-41948 sky130_fd_pr__nfet_01v8
x a_n15003_n16599# DIV_OUT VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=-13114 y=-16535 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.NAND_MAGIC_0.OUT divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=20925 y=-22191 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD2 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a1 VDD s=11600,516 d=5800,258 l=40 w=200 x=82177 y=-55547 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-11049 y=92354 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD3 a_35360_n22528# divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=35614 y=-22527 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a3 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=29478 y=-56480 sky130_fd_pr__pfet_01v8
x a_8724_1049# VSS UP_OUT VSS s=11600,458 d=11600,458 l=60 w=400 x=10788 y=1049 sky130_fd_pr__nfet_01v8
x a_4001_n43548# a_3241_n43932# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=4173 y=-43931 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a1 divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=-7481 y=105992 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a1 a_63174_n20493# divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=63428 y=-20492 sky130_fd_pr__nfet_01v8
x OUT VSS divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=-2983 y=-40661 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_2.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_0.VOUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-11562 y=30024 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD1 divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.inverter_2_0.VIN a_44913_n42611# VSS s=8700,358 d=17400,716 l=40 w=300 x=45265 y=-42610 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.CLK VDD divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-13361 y=-35187 sky130_fd_pr__pfet_01v8
x divider_top_1.Q1 VDD a_7001_n43548# VDD s=11600,516 d=5800,258 l=40 w=200 x=7890 y=-43931 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.CLK divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-9992 y=19351 sky130_fd_pr__pfet_01v8
x D17 a_6955_n53713# VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=8382 y=-54110 sky130_fd_pr__nfet_01v8
x divider_top_1.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_1.LD divider_top_1.DFF_MAG_0.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=13299 y=-42780 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_1.CLK divider_top_1.DivideBy2_magic_1.TG_MAGIC_1.OUT divider_top_1.DivideBy2_magic_1.TG_MAGIC_1.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-9854 y=-35517 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.NAND_MAGIC_0.OUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=21231 y=-38782 sky130_fd_pr__nfet_01v8
x divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.CLK VDD divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.inverter_0.OUT VDD s=11600,516 d=5800,258 l=40 w=200 x=-14255 y=-18596 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD2 divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=80866 y=-24298 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_0.CLK VDD divider_top_0.DivideBy2_magic_0.TG_MAGIC_2.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-13251 y=-24841 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT VDD divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=-3722 y=-37625 sky130_fd_pr__pfet_01v8
x a_86885_6753# a_86453_6753# a_87053_6587# VSS s=30240,1004 d=30240,1004 l=168 w=0 x=86885 y=6753 sky130_fd_pr__res_xhigh_po_0p35
x divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT VDD divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_0.VOUT VDD s=2900,158 d=2900,158 l=40 w=100 x=1063 y=-25078 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_1.VOUT a_890_n56462# a_1199_n56462# VSS s=17400,716 d=8700,358 l=40 w=300 x=1159 y=-56461 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-26819 y=-34694 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a1 a_54420_n20559# divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=54674 y=-20558 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_0.CLK VDD divider_top_3.DivideBy2_magic_0.TG_MAGIC_1.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-9958 y=-58225 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a3 a_n12782_65934# VSS VSS s=8700,358 d=17400,716 l=40 w=300 x=-12755 y=65594 sky130_fd_pr__nfet_01v8
x a_8724_1049# UP_OUT VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=13246 y=1857 sky130_fd_pr__pfet_01v8
x a_4704_n53743# VDD a_3944_n53505# VDD s=11600,516 d=5800,258 l=40 w=200 x=4778 y=-53504 sky130_fd_pr__pfet_01v8
x D12 VSS divider_top_1.MUX_1_1.a1 VSS s=11600,516 d=5800,258 l=40 w=200 x=-13245 y=-39393 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=-10928 y=119527 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=37109 y=-41833 sky130_fd_pr__pfet_01v8
x D4 a_54_n19011# VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=1481 y=-19408 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a4 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=64331 y=-21030 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.inverter_2_0.VIN VSS divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a4 VSS s=2900,158 d=5800,316 l=40 w=100 x=60442 y=-59051 sky130_fd_pr__nfet_01v8
x a_n9314_88775# VDD divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.VOUT VDD s=34800,1316 d=34800,1316 l=40 w=600 x=-8675 y=88858 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_3.IN_1 VSS s=4933760,8904 l=2000 w=2000 x=7317 y=23915 sky130_fd_pr__cap_mim_m3_1
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK VSS divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=24733 y=-56285 sky130_fd_pr__nfet_01v8
x divider_top_0.LD VDD a_24061_n24804# VDD s=40600,1516 d=20300,758 l=40 w=700 x=24021 y=-24803 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_1.VOUT a_496_n38351# a_187_n38351# VSS s=8700,358 d=17400,716 l=40 w=300 x=554 y=-38350 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a3 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=32435 y=-41853 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_0.CLK VSS divider_top_1.DivideBy2_magic_0.TG_MAGIC_1.inverter_0.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=-10465 y=-40394 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=82245 y=-41717 sky130_fd_pr__pfet_01v8
x a_n6587_11751# VSS divider_top_2.3AND_MAGIC_1.A VSS s=11600,516 d=11600,516 l=40 w=200 x=-6560 y=11751 sky130_fd_pr__nfet_01v8
x D0 divider_top_0.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_5.B VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-6667 y=-20131 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a4 VDD a_60027_n60393# VDD s=34800,1316 d=17400,658 l=40 w=600 x=59987 y=-60392 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_0.TG_MAGIC_1.inverter_0.OUT divider_top_3.DivideBy2_magic_0.TG_MAGIC_1.IN divider_top_3.DivideBy2_magic_0.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-9249 y=-58140 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD1 VSS divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a1 VSS s=11600,516 d=5800,258 l=40 w=200 x=45806 y=-55372 sky130_fd_pr__nfet_01v8
x OUTB divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-296 y=-59430 sky130_fd_pr__nfet_01v8
x OUTB divider_top_3.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=15699 y=-60841 sky130_fd_pr__nfet_01v8
x divider_top_3.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT divider_top_3.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_3.DFF_MAG_0.TG_MAGIC_1.IN VDD s=2900,158 d=5800,316 l=40 w=100 x=13490 y=-61864 sky130_fd_pr__pfet_01v8
x a_8683_n1707# VSS DN_OUT VSS s=11600,458 d=11600,458 l=60 w=400 x=10275 y=-1706 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD3 divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=36935 y=-59116 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=25570 y=-56943 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.B VDD a_4598_n37704# VDD s=5800,258 d=5800,258 l=40 w=200 x=5532 y=-37633 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=-4518 y=-21314 sky130_fd_pr__nfet_01v8
x a_57330_n22761# VSS a_57879_n22761# VSS s=29000,1116 d=14500,558 l=40 w=500 x=57839 y=-22760 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD1 VSS divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a1 VSS s=5800,258 d=11600,516 l=40 w=200 x=53799 y=-20636 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.IN1 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=86810 y=-59160 sky130_fd_pr__pfet_01v8
x S3 VDD ANALOG_MUX_MAG_0.inverter_0.OUT VDD s=5800,258 d=11600,516 l=40 w=200 x=4968 y=-676 sky130_fd_pr__pfet_01v8
x divider_top_0.CLK divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-1697 y=-21034 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT VSS divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN VSS s=5800,316 d=2900,158 l=40 w=100 x=-8710 y=54684 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.inverter_2_0.VIN VSS divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a4 VSS s=5800,316 d=2900,158 l=40 w=100 x=63939 y=-20799 sky130_fd_pr__nfet_01v8
x a_91429_7251# a_90997_7085# a_91597_7251# VSS s=30240,1004 d=30240,1004 l=168 w=0 x=91429 y=7251 sky130_fd_pr__res_xhigh_po_0p35
x divider_top_1.7b_counter_new_0.LD3 divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a1 VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=28192 y=-37541 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a4 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-10752 y=101010 sky130_fd_pr__nfet_01v8
x divider_top_3.MUX_1_2.SEL VDD divider_top_3.MUX_1_2.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=-17237 y=-56198 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.inverter_2_0.VIN VSS divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a4 VSS s=5800,316 d=2900,158 l=40 w=100 x=-10802 y=65657 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_0.inverter_2.IN VDD divider_top_2.DivideBy2_magic_0.TG_MAGIC_1.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=-9992 y=21116 sky130_fd_pr__pfet_01v8
x a_n15003_n16599# DIV_OUT VDD VDD s=23200,916 d=11600,458 l=60 w=400 x=-15002 y=-16535 sky130_fd_pr__pfet_01v8
x OUTB a_63576_n57169# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=63634 y=-57168 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.B VDD a_n8246_37311# VDD s=5800,258 d=5800,258 l=40 w=200 x=-7511 y=38147 sky130_fd_pr__pfet_01v8
x a_24462_n59506# divider_top_3.7b_counter_new_0.LD2 VDD VDD s=20300,758 d=40600,1516 l=40 w=700 x=24920 y=-59505 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=44988 y=-21828 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN VDD divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=25063 y=-37894 sky130_fd_pr__pfet_01v8
x a_39595_n39347# a_39967_n39347# a_40065_n39347# VSS s=29000,1116 d=29000,1116 l=40 w=500 x=40025 y=-39346 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.inverter_2_0.VIN VSS divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a4 VSS s=2900,158 d=5800,316 l=40 w=100 x=29578 y=-37440 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a1 divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.inverter_2_0.VIN a_n6907_115004# VSS s=8700,358 d=17400,716 l=40 w=300 x=-6906 y=115356 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_1.CLK VDD divider_top_2.DivideBy2_magic_1.TG_MAGIC_1.inverter_0.OUT VDD s=11600,516 d=5800,258 l=40 w=200 x=-5065 y=21757 sky130_fd_pr__pfet_01v8
x divider_top_1.P0 a_n8104_n40806# a_n7950_n40532# VDD s=17400,658 d=34800,1316 l=40 w=600 x=-7793 y=-40531 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.B a_6161_n56453# a_5852_n56453# VSS s=8700,358 d=17400,716 l=40 w=300 x=6219 y=-56452 sky130_fd_pr__nfet_01v8
x a_n11596_37213# VDD divider_top_2.divider_magic_0/P2_Gen_magic_0.3_in_and_out VDD s=11600,516 d=5800,258 l=40 w=200 x=-11569 y=37213 sky130_fd_pr__pfet_01v8
x D12 divider_top_1.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_5.B VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-5969 y=-36722 sky130_fd_pr__pfet_01v8
x divider_top_3.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT divider_top_3.DFF_MAG_0.TG_MAGIC_2.IN divider_top_3.DFF_MAG_0.TG_MAGIC_3.OUT VDD s=5800,316 d=2900,158 l=40 w=100 x=16310 y=-60476 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a3 a_73661_n42780# a_73563_n42168# VDD s=17400,658 d=34800,1316 l=40 w=600 x=73930 y=-42167 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.VOUT a_75563_n38473# VDD VDD s=14500,558 d=29000,1116 l=40 w=500 x=75621 y=-38472 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.CLK divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-13459 y=-35467 sky130_fd_pr__nfet_01v8
x divider_top_2.Q6 a_n13204_28454# divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_0.A VSS s=11600,516 d=11600,516 l=40 w=200 x=-13203 y=29484 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD2 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=66787 y=-42004 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.IN1 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=-11048 y=91451 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.CLK divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-13961 y=-23523 sky130_fd_pr__pfet_01v8
x divider_top_2.Q6 VDD a_n5904_29190# VDD s=11600,516 d=5800,258 l=40 w=200 x=-5271 y=30005 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a1 a_37752_n58709# divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=38006 y=-58708 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD1 VSS divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a1 VSS s=11600,516 d=5800,258 l=40 w=200 x=76571 y=-58739 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a3 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=85215 y=-25388 sky130_fd_pr__nfet_01v8
x VSS VSS a_n13204_28868# VSS s=11600,516 d=11600,516 l=40 w=200 x=-13203 y=28828 sky130_fd_pr__nfet_01v8
x divider_top_2.MUX_1_0.a4 a_n12126_15743# VDD VDD s=17400,658 d=34800,1316 l=40 w=600 x=-12125 y=15801 sky130_fd_pr__pfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=60860 y=50232 sky130_fd_pr__cap_mim_m3_1
x divider_top_2.7b_counter_new_0.LD2 a_n12334_113997# divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=-12333 y=114251 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.NAND_MAGIC_0.OUT divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=-8660 y=54238 sky130_fd_pr__nfet_01v8
x F_IN divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_0.inverter_0.OUT VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=-7503 y=30537 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-3583 y=-21972 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_0.TG_MAGIC_2.inverter_0.OUT divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_3.DivideBy2_magic_0.inverter_2.IN VDD s=2900,158 d=5800,316 l=40 w=100 x=-12265 y=-59528 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a1 divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.inverter_2_0.VIN a_32980_n58729# VSS s=8700,358 d=17400,716 l=40 w=300 x=33332 y=-58728 sky130_fd_pr__nfet_01v8
x divider_top_0.DivideBy2_magic_1.CLK divider_top_0.DivideBy2_magic_1.TG_MAGIC_1.IN divider_top_0.DivideBy2_magic_1.TG_MAGIC_1.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=-10846 y=-18926 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD1 divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a1 VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=55388 y=-59121 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a3 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=28775 y=-38369 sky130_fd_pr__pfet_01v8
x F_IN VDD divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK VDD s=5800,258 d=5800,258 l=40 w=200 x=-11577 y=31517 sky130_fd_pr__pfet_01v8
x S5 VSS ANALOG_MUX_MAG_3.inverter_0.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=20404 y=-451 sky130_fd_pr__nfet_01v8
x divider_top_3.MUX_1_1.IN2 a_n12725_n55709# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=-12666 y=-55708 sky130_fd_pr__nfet_01v8
x a_51799_n1085# OUT VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=53509 y=-1084 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD1 divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.inverter_2_0.VIN a_47883_n26051# VSS s=8700,358 d=17400,716 l=40 w=300 x=48235 y=-26050 sky130_fd_pr__nfet_01v8
x divider_top_1.MUX_1_2.SEL VDD divider_top_1.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=-18162 y=-37158 sky130_fd_pr__pfet_01v8
x a_n7446_n26987# divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_0.B a_n7457_n27341# VDD s=5800,258 d=11600,516 l=40 w=200 x=-7300 y=-27340 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD3 divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a1 VSS VSS s=5800,258 d=5800,258 l=40 w=200 x=28593 y=-58775 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a1 divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=46264 y=-41173 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD3 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a1 VDD s=11600,516 d=5800,258 l=40 w=200 x=-10914 y=72417 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-10174 y=27738 sky130_fd_pr__pfet_01v8
x a_8252_1049# a_8724_1049# VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=10402 y=1857 sky130_fd_pr__pfet_01v8
x a_n28666_n57678# OUT_USB VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=-27831 y=-52623 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.IN1 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=49638 y=-41204 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK VSS divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.inverter_0.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=-2591 y=-38563 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_1.CLK divider_top_3.DivideBy2_magic_1.TG_MAGIC_2.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-11752 y=-54616 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_1.CLK VDD divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.CLK VDD s=5800,258 d=5800,258 l=40 w=200 x=-6383 y=23643 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_1.inverter_2.IN VDD divider_top_0.DivideBy2_magic_1.TG_MAGIC_1.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=-12196 y=-18596 sky130_fd_pr__pfet_01v8
x a_n6748_n43578# a_n6759_n43932# divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_0.B VDD s=11600,516 d=5800,258 l=40 w=200 x=-6700 y=-43931 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_0.inverter_2.IN VDD divider_top_1.DivideBy2_magic_0.TG_MAGIC_1.IN VDD s=11600,516 d=5800,258 l=40 w=200 x=-11694 y=-40114 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_0.D1 VSS a_83084_n58593# VSS s=8700,358 d=8700,358 l=40 w=300 x=83240 y=-58592 sky130_fd_pr__nfet_01v8
x D19 divider_top_3.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.C a_7270_n59792# VDD s=5800,258 d=11600,516 l=40 w=200 x=7426 y=-59791 sky130_fd_pr__pfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=44900 y=22172 sky130_fd_pr__cap_mim_m3_1
x divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a3 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=28481 y=-38600 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.CLK divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.IN divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-10322 y=19962 sky130_fd_pr__nfet_01v8
x a_n28666_n58622# VDD a_n28666_n57678# VDD s=11600,458 d=11600,458 l=60 w=400 x=-27831 y=-56765 sky130_fd_pr__pfet_01v8
x divider_top_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT divider_top_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_0.DFF_MAG_0.TG_MAGIC_3.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=14593 y=-27162 sky130_fd_pr__pfet_01v8
x a_n13836_36690# a_n13204_36368# divider_top_2.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.B VSS s=11600,516 d=11600,516 l=40 w=200 x=-13203 y=36690 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a3 a_45858_n26306# a_45760_n25694# VDD s=17400,658 d=34800,1316 l=40 w=600 x=46127 y=-25693 sky130_fd_pr__pfet_01v8
x VSS VDD a_752_n43578# VDD s=11600,516 d=5800,258 l=40 w=200 x=2081 y=-43931 sky130_fd_pr__pfet_01v8
x F_IN VSS divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-8441 y=27127 sky130_fd_pr__nfet_01v8
x F_IN divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=-8498 y=77692 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.NOR_MAGIC_1.VOUT VDD a_19322_n24882# VDD s=5800,258 d=5800,258 l=40 w=200 x=19478 y=-24881 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_0.B a_2116_n41132# VSS VSS s=8700,358 d=8700,358 l=40 w=300 x=2370 y=-41131 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a4 VDD a_n12063_97025# VDD s=34800,1316 d=17400,658 l=40 w=600 x=-12062 y=96985 sky130_fd_pr__pfet_01v8
x F_IN VDD divider_top_2.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-13646 y=45817 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a3 VDD s=5800,316 d=2900,158 l=40 w=100 x=-11595 y=114664 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.inverter_2_0.VIN VSS divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a4 VSS s=2900,158 d=5800,316 l=40 w=100 x=68493 y=-40874 sky130_fd_pr__nfet_01v8
x a_n13836_26690# a_n13810_25856# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-13809 y=26788 sky130_fd_pr__pfet_01v8
x VCO_0.Divide_By_2_magic_0.CLK VCO_0.Divide_By_2_magic_0.TG_MAGIC_1.inverter_0.OUT VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=41020 y=1797 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a4 VDD s=5800,316 d=2900,158 l=40 w=100 x=40686 y=-24575 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD1 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a1 VDD s=11600,516 d=5800,258 l=40 w=200 x=44997 y=-41044 sky130_fd_pr__pfet_01v8
x divider_top_2.Q6 a_n13836_29190# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-13809 y=30103 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=85215 y=-25157 sky130_fd_pr__pfet_01v8
x divider_top_0.3AND_MAGIC_0.C VSS a_n22047_n26819# VSS s=8700,358 d=17400,716 l=40 w=300 x=-21678 y=-26819 sky130_fd_pr__nfet_01v8
x a_n13836_33414# a_n13810_33356# divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_1.A VDD s=11600,516 d=5800,258 l=40 w=200 x=-13809 y=33414 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_5.B a_n7141_n18803# divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_0.B VDD s=11600,516 d=5800,258 l=40 w=200 x=-7082 y=-18802 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=-11049 y=92452 sky130_fd_pr__pfet_01v8
x divider_top_0.DFF_MAG_0.TG_MAGIC_3.CLK VSS divider_top_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=15204 y=-26797 sky130_fd_pr__nfet_01v8
x a_50799_n277# a_51327_n1085# VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=51931 y=-276 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_1.VOUT a_n1062_n25118# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-29 y=-25091 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-7772 y=56939 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a1 divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.inverter_2_0.VIN a_27919_n20543# VSS s=8700,358 d=17400,716 l=40 w=300 x=28271 y=-20542 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD1 divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=71502 y=-24336 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_0.CLK divider_top_1.DivideBy2_magic_0.TG_MAGIC_2.inverter_0.OUT VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=-12259 y=-41052 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT divider_top_2.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_0.VOUT divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-11562 y=30122 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a3 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=82547 y=-38264 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=51048 y=-59316 sky130_fd_pr__pfet_01v8
x F_IN divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-8660 y=56448 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a3 VDD s=5800,316 d=2900,158 l=40 w=100 x=62842 y=-21728 sky130_fd_pr__pfet_01v8
x divider_top_0.Q6 divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.NOR_MAGIC_1.VOUT a_17460_n24848# VDD s=23200,916 d=11600,458 l=40 w=400 x=17729 y=-24847 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.VOUT VDD a_49161_n56701# VDD s=29000,1116 d=14500,558 l=40 w=500 x=49121 y=-56700 sky130_fd_pr__pfet_01v8
x a_n13363_1489# VDD PRE_SCALAR VDD s=11600,458 d=11600,458 l=60 w=400 x=-9940 y=1575 sky130_fd_pr__pfet_01v8
x divider_top_0.AND_1_1.inverter_2_0.VIN VSS divider_top_0.AND_1_1.VOUT VSS s=2900,158 d=5800,316 l=40 w=100 x=-19789 y=-19635 sky130_fd_pr__nfet_01v8
x a_86002_n57342# VDD divider_top_3.7b_counter_new_0.mod_dff_magic_0.D1 VDD s=29000,1116 d=29000,1116 l=40 w=500 x=86511 y=-56545 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a3 VDD s=5800,316 d=2900,158 l=40 w=100 x=72685 y=-41755 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a4 VDD s=5800,316 d=2900,158 l=40 w=100 x=-7444 y=115671 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.VOUT VSS a_n9290_81503# VSS s=17400,716 d=17400,716 l=40 w=300 x=-9263 y=81033 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD2 divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a1 VSS VSS s=5800,258 d=5800,258 l=40 w=200 x=82365 y=-58670 sky130_fd_pr__nfet_01v8
x D17 a_40421_n60714# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=40479 y=-60713 sky130_fd_pr__nfet_01v8
x VCO_0.Divide_By_2_magic_0.CLK VCO_0.Divide_By_2_magic_0.TG_MAGIC_1.inverter_0.OUT VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=41412 y=1417 sky130_fd_pr__pfet_01v8
x OUT divider_top_1.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_1.DFF_MAG_0.TG_MAGIC_2.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=15901 y=-42780 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.NAND_MAGIC_0.OUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=21231 y=-39197 sky130_fd_pr__pfet_01v8
x a_51327_n4132# a_51799_n4132# VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=53241 y=-3323 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD1 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=49057 y=-41075 sky130_fd_pr__pfet_01v8
x divider_top_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT divider_top_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_0.LD VDD s=2900,158 d=2900,158 l=40 w=100 x=12503 y=-25774 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=100 w=400 x=37938 y=2075 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_6.D1 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=-10934 y=105690 sky130_fd_pr__pfet_01v8
x VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.CLK VSS VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=44014 y=1797 sky130_fd_pr__nfet_01v8
x a_n28666_n57678# VDD OUT_USB VDD s=11600,458 d=11600,458 l=60 w=400 x=-27831 y=-53449 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_3.D1 VSS a_45912_n40637# VSS s=8700,358 d=8700,358 l=40 w=300 x=46068 y=-40636 sky130_fd_pr__nfet_01v8
x D1 VDD a_5554_n19011# VDD s=11600,516 d=5800,258 l=40 w=200 x=6883 y=-18802 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a1 divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.inverter_2_0.VIN a_n7023_69672# VSS s=8700,358 d=17400,716 l=40 w=300 x=-7022 y=70024 sky130_fd_pr__nfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=82140 y=50232 sky130_fd_pr__cap_mim_m3_1
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=60860 y=61456 sky130_fd_pr__cap_mim_m3_1
x divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-10928 y=119625 sky130_fd_pr__pfet_01v8
x divider_top_3.Q2 divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=46779 y=-55831 sky130_fd_pr__pfet_01v8
x divider_top_0.MUX_1_1.AND_1_1.inverter_2_0.VIN VSS divider_top_0.MUX_1_1.a4 VSS s=2900,158 d=5800,316 l=40 w=100 x=-12165 y=-22473 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a4 VDD s=5800,316 d=2900,158 l=40 w=100 x=55785 y=-37687 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a4 VSS a_60125_n61005# VSS s=17400,716 d=8700,358 l=40 w=300 x=60085 y=-61004 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_2.inverter_0.OUT divider_top_0.OUT1 ANALOG_MUX_MAG_2.OUT VSS s=5800,258 d=5800,258 l=40 w=200 x=-3117 y=-880 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a4 VSS a_73669_n39327# VSS s=17400,716 d=8700,358 l=40 w=300 x=73629 y=-39326 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_0.CLK divider_top_3.DivideBy2_magic_0.TG_MAGIC_2.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-11752 y=-59163 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD3 divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-10903 y=64075 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_0.VOUT a_187_n41075# a_n364_n41709# VSS s=8700,358 d=17400,716 l=40 w=300 x=245 y=-41074 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=73280 y=-24466 sky130_fd_pr__pfet_01v8
x D14 a_n21832_n41600# VDD VDD s=17400,658 d=34800,1316 l=40 w=600 x=-21773 y=-41599 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.IN divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-5476 y=-24120 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_3.IN_1 VSS s=4933760,8904 l=2000 w=2000 x=7317 y=18691 sky130_fd_pr__cap_mim_m3_1
x a_n12701_97521# VDD divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.VOUT VDD s=34800,1316 d=34800,1316 l=40 w=600 x=-12062 y=97604 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.inverter_0.OUT VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-5083 y=-21034 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_1.inverter_2.IN VSS divider_top_3.DivideBy2_magic_1.TG_MAGIC_1.IN VSS s=5800,316 d=2900,158 l=40 w=100 x=-10991 y=-53578 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_0.VOUT VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=1761 y=-41438 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.B a_4760_n24493# a_4451_n24493# VSS s=8700,358 d=17400,716 l=40 w=300 x=4818 y=-24492 sky130_fd_pr__nfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=44900 y=33396 sky130_fd_pr__cap_mim_m3_1
x divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN VDD divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.IN VDD s=5800,258 d=11600,516 l=40 w=200 x=-2725 y=-57054 sky130_fd_pr__pfet_01v8
x a_52002_1826# VDD OUTB VDD s=11600,458 d=11600,458 l=60 w=400 x=55934 y=2634 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a3 VDD s=5800,316 d=2900,158 l=40 w=100 x=36725 y=-38380 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=55954 y=1826 sky130_fd_pr__nfet_01v8
x divider_top_0.AND_1_1.inverter_2_0.VIN divider_top_0.AND_1_1.VOUT VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-19789 y=-19404 sky130_fd_pr__pfet_01v8
x D17 a_n21039_n54794# a_n21349_n54793# VSS s=17400,716 d=8700,358 l=40 w=300 x=-20980 y=-54793 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD2 divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-10798 y=118043 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a4 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=68689 y=-41105 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-4876 y=-40711 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD1 divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=76571 y=-59069 sky130_fd_pr__pfet_01v8
x divider_top_1.Q4 divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.NOR_MAGIC_0.VOUT VSS VSS s=5800,258 d=11600,516 l=40 w=200 x=19260 y=-40746 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.inverter_2_0.VIN VSS divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a3 VSS s=2900,158 d=5800,316 l=40 w=100 x=63826 y=-42003 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a4 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=28782 y=-20849 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=73986 y=-37604 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD1 divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.inverter_2_0.VIN a_72721_n60605# VSS s=8700,358 d=17400,716 l=40 w=300 x=73073 y=-60604 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK VDD divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VDD s=5800,258 d=11600,516 l=40 w=200 x=-4588 y=-58492 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD2 VSS divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a1 VSS s=11600,516 d=5800,258 l=40 w=200 x=-10437 y=114179 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-8710 y=54782 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=55515 y=-4131 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=28676 y=-24533 sky130_fd_pr__pfet_01v8
x OUTB divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=24438 y=-56893 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.inverter_0.OUT divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.IN divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-11753 y=-53213 sky130_fd_pr__pfet_01v8
x a_8252_1049# VDD a_8724_1049# VDD s=11600,458 d=11600,458 l=60 w=400 x=9812 y=1857 sky130_fd_pr__pfet_01v8
x OUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=23124 y=-38832 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.inverter_2_0.VIN VSS divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a3 VSS s=5800,316 d=2900,158 l=40 w=100 x=49346 y=-42134 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a4 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-10802 y=65755 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.IN1 a_n10496_64892# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=-10495 y=64950 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_0.inverter_2.IN divider_top_2.DivideBy2_magic_0.TG_MAGIC_1.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-9992 y=21214 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.B a_n8246_37311# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-7511 y=38245 sky130_fd_pr__pfet_01v8
x divider_top_0.MUX_1_0.SEL VDD divider_top_0.MUX_1_0.a1 VDD s=11600,516 d=5800,258 l=40 w=200 x=-19030 y=-26496 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.VOUT a_58731_n57463# VDD VDD s=29000,1116 d=29000,1116 l=40 w=500 x=59012 y=-56666 sky130_fd_pr__pfet_01v8
x divider_top_1.Q1 a_6339_n36000# divider_top_1.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.A VSS s=11600,516 d=11600,516 l=40 w=200 x=7369 y=-35999 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_1.CLK divider_top_2.DivideBy2_magic_1.TG_MAGIC_1.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-5065 y=21855 sky130_fd_pr__pfet_01v8
x OUTB divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=21422 y=-56335 sky130_fd_pr__nfet_01v8
x a_n11596_37213# divider_top_2.divider_magic_0/P2_Gen_magic_0.3_in_and_out VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-11569 y=37311 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a1 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=72581 y=-21012 sky130_fd_pr__pfet_01v8
x divider_top_0.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_0.MUX_1_1.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-12165 y=-22242 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD2 VSS divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a1 VSS s=5800,258 d=11600,516 l=40 w=200 x=81760 y=-40559 sky130_fd_pr__nfet_01v8
x D8 VSS a_n5878_39368# VSS s=11600,516 d=11600,516 l=40 w=200 x=-5877 y=39328 sky130_fd_pr__nfet_01v8
x a_n5904_26690# a_n5272_25856# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-5271 y=26788 sky130_fd_pr__pfet_01v8
x D9 VDD a_n13836_35914# VDD s=11600,516 d=5800,258 l=40 w=200 x=-13809 y=37196 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a3 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=66992 y=-25212 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.inverter_0.OUT VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-4385 y=-37625 sky130_fd_pr__pfet_01v8
x divider_top_2.Q6 a_n5904_29190# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-5271 y=30103 sky130_fd_pr__pfet_01v8
x S1 VDD ANALOG_MUX_MAG_1.inverter_0.OUT VDD s=11600,516 d=5800,258 l=40 w=200 x=-3537 y=1837 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-28639 y=-52957 sky130_fd_pr__nfet_01v8
x divider_top_1.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_1.MUX_1_0.a4 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-16554 y=-43088 sky130_fd_pr__nfet_01v8
x a_n5904_33414# a_n5272_33356# divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_1.A VDD s=11600,516 d=5800,258 l=40 w=200 x=-5271 y=33414 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_1.CLK VSS divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.CLK VSS s=2900,158 d=2900,158 l=40 w=100 x=-9473 y=-19534 sky130_fd_pr__nfet_01v8
x a_n26846_n39533# OUT_CORE VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=-26011 y=-34242 sky130_fd_pr__pfet_01v8
x F_IN VDD divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_0.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-7503 y=30635 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.VOUT a_30927_n22745# VSS VSS s=29000,1116 d=29000,1116 l=40 w=500 x=31110 y=-22744 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.CLK divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-12358 y=-40444 sky130_fd_pr__nfet_01v8
x a_n11097_n16599# a_n15003_n16599# VDD VDD s=11600,458 d=23200,916 l=60 w=400 x=-9326 y=-16535 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD1 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=76643 y=-60098 sky130_fd_pr__pfet_01v8
x divider_top_1.AND_1_0.inverter_2_0.VIN VSS divider_top_1.AND_1_0.VOUT VSS s=2900,158 d=5800,316 l=40 w=100 x=-21033 y=-38135 sky130_fd_pr__nfet_01v8
x divider_top_1.P0 divider_top_1.DFF_MAG_0.TG_MAGIC_3.IN VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=16641 y=-43768 sky130_fd_pr__pfet_01v8
x F_IN divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-11577 y=31615 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.NAND_MAGIC_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=20435 y=-22191 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=-1374 y=-59810 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a1 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=87006 y=-59160 sky130_fd_pr__pfet_01v8
x VCO_0.Divide_By_2_magic_0.CLK VSS VCO_0.Divide_By_2_magic_0.TG_MAGIC_1.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=41118 y=1797 sky130_fd_pr__nfet_01v8
x a_51002_2634# VSS a_51530_1826# VSS s=11600,458 d=11600,458 l=60 w=400 x=51470 y=1826 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-4680 y=-40296 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.VOUT a_n8434_90271# VDD VDD s=14500,558 d=29000,1116 l=40 w=500 x=-8433 y=90329 sky130_fd_pr__pfet_01v8
x a_n26846_n40477# VDD a_n26846_n39533# VDD s=11600,458 d=11600,458 l=60 w=400 x=-26011 y=-38384 sky130_fd_pr__pfet_01v8
x D3 a_5564_n24736# VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=6991 y=-24483 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD3 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=32457 y=-59136 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a3 VDD s=5800,316 d=2900,158 l=40 w=100 x=75655 y=-25195 sky130_fd_pr__pfet_01v8
x divider_top_3.3AND_MAGIC_1.A VDD a_n19421_n56022# VDD s=5800,258 d=5800,258 l=40 w=200 x=-19068 y=-56021 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=11968 y=1049 sky130_fd_pr__nfet_01v8
x Tapered_Buffer_mag_5.IN VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.IN VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=44557 y=1417 sky130_fd_pr__pfet_01v8
x a_2204_n61659# a_1444_n62043# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=2376 y=-62042 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_1.CLK divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_3.DivideBy2_magic_1.inverter_2.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-12461 y=-54186 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD3 divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-10914 y=72515 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.IN divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-10174 y=27836 sky130_fd_pr__pfet_01v8
x divider_top_3.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT divider_top_3.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_3.DFF_MAG_0.TG_MAGIC_1.IN VDD s=5800,316 d=2900,158 l=40 w=100 x=12902 y=-61864 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.CLK divider_top_0.DivideBy2_magic_1.TG_MAGIC_0.inverter_0.OUT VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=-10257 y=-19534 sky130_fd_pr__nfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=82140 y=61456 sky130_fd_pr__cap_mim_m3_1
x divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a3 a_64508_n42797# VSS VSS s=8700,358 d=17400,716 l=40 w=300 x=64566 y=-42796 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_3.inverter_0.OUT ANALOG_MUX_MAG_3.TG_ANALOG_MUX_1.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=20960 y=-451 sky130_fd_pr__nfet_01v8
x a_23061_n24804# VSS divider_top_0.7b_counter_new_0.LD2 VSS s=40600,1516 d=40600,1516 l=40 w=700 x=23421 y=-23918 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a4 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=82554 y=-20744 sky130_fd_pr__nfet_01v8
x divider_top_3.Q4 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=64633 y=-55731 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_1.CLK divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.CLK VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-6383 y=23741 sky130_fd_pr__pfet_01v8
x divider_top_0.CLK divider_top_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_0.DFF_MAG_0.TG_MAGIC_1.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=11893 y=-26747 sky130_fd_pr__nfet_01v8
x D13 divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=39874 y=-42065 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_0.CLK VDD divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.CLK VDD s=5800,258 d=5800,258 l=40 w=200 x=-8072 y=-59543 sky130_fd_pr__pfet_01v8
x divider_top_1.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_1.MUX_1_1.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-11467 y=-38833 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT VSS divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_0.VOUT VSS s=2900,158 d=2900,158 l=40 w=100 x=1663 y=-37786 sky130_fd_pr__nfet_01v8
x F_IN VDD divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK VDD s=11600,516 d=5800,258 l=40 w=200 x=-9090 y=52059 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_2.TG_ANALOG_MUX_1.inverter_0.OUT divider_top_0.OUT1 ANALOG_MUX_MAG_2.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-2921 y=-534 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.CLK divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-13263 y=-40114 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.IN1 VSS a_48882_n24077# VSS s=8700,358 d=8700,358 l=40 w=300 x=49038 y=-24076 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a4 VSS a_45858_n26306# VSS s=17400,716 d=8700,358 l=40 w=300 x=45818 y=-26305 sky130_fd_pr__nfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=28940 y=44620 sky130_fd_pr__cap_mim_m3_1
x F_IN divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-8441 y=27225 sky130_fd_pr__nfet_01v8
x VCO_0.Divide_By_2_magic_0.TG_MAGIC_1.inverter_0.OUT VCO_0.Divide_By_2_magic_0.TG_MAGIC_1.IN VCO_0.Divide_By_2_magic_0.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=40213 y=1432 sky130_fd_pr__pfet_01v8
x divider_top_0.AND_1_0.inverter_2_0.VIN VDD divider_top_0.AND_1_0.VOUT VDD s=5800,316 d=2900,158 l=40 w=100 x=-22025 y=-21313 sky130_fd_pr__pfet_01v8
x a_n3499_n43548# a_n3747_n43326# divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_0.A VSS s=11600,516 d=11600,516 l=40 w=200 x=-3424 y=-43325 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD1 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=-8498 y=77790 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.CLK divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-14157 y=-23523 sky130_fd_pr__pfet_01v8
x divider_top_0.Q1 VDD a_5859_n27341# VDD s=5800,258 d=5800,258 l=40 w=200 x=6573 y=-27340 sky130_fd_pr__pfet_01v8
x a_90293_7251# a_89861_7251# a_90461_7085# VSS s=30240,1004 d=30240,1004 l=168 w=0 x=90293 y=7251 sky130_fd_pr__res_xhigh_po_0p35
x divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a1 divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.inverter_2_0.VIN a_55821_n55261# VSS s=8700,358 d=17400,716 l=40 w=300 x=56173 y=-55260 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_1.CLK divider_top_1.DivideBy2_magic_1.TG_MAGIC_1.IN divider_top_1.DivideBy2_magic_1.TG_MAGIC_1.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=-10148 y=-35517 sky130_fd_pr__nfet_01v8
x F_IN divider_top_2.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-13646 y=45915 sky130_fd_pr__pfet_01v8
x a_8724_1049# UP_OUT VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=14426 y=1857 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.CLK divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-11851 y=-58555 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_1.CLK divider_top_2.DivideBy2_magic_1.inverter_2.IN divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-5953 y=19548 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-11595 y=114762 sky130_fd_pr__pfet_01v8
x divider_top_2.Q7 VDD a_n13810_26172# VDD s=5800,258 d=5800,258 l=40 w=200 x=-13809 y=26886 sky130_fd_pr__pfet_01v8
x divider_top_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_0.LD divider_top_0.DFF_MAG_0.TG_MAGIC_1.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=12209 y=-26189 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a3 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=46487 y=-56761 sky130_fd_pr__nfet_01v8
x D16 divider_top_3.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=-12372 y=-56245 sky130_fd_pr__pfet_01v8
x divider_top_1.3AND_MAGIC_0.A VDD a_n22209_n44044# VDD s=11600,516 d=5800,258 l=40 w=200 x=-21470 y=-44017 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=-7482 y=106699 sky130_fd_pr__pfet_01v8
x a_67478_n26237# VDD divider_top_0.Q5 VDD s=34800,1316 d=34800,1316 l=40 w=600 x=67959 y=-25624 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_3.P2 VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-5425 y=-59810 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a3 a_78032_n60922# VSS VSS s=8700,358 d=17400,716 l=40 w=300 x=78090 y=-60921 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a4 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=-11049 y=92550 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.VOUT a_n9264_81994# divider_top_2.7b_counter_new_0.mod_dff_magic_3.D1 VSS s=14500,558 d=29000,1116 l=40 w=500 x=-9263 y=82052 sky130_fd_pr__nfet_01v8
x a_n13836_33414# divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_1.A a_n13810_33356# VDD s=5800,258 d=11600,516 l=40 w=200 x=-13809 y=33512 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_0.CLK divider_top_3.DivideBy2_magic_0.inverter_2.IN divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-12755 y=-59113 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.A a_3900_n21113# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=4736 y=-21042 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.IN VSS s=2900,158 d=5800,316 l=40 w=100 x=22917 y=-21633 sky130_fd_pr__nfet_01v8
x divider_top_0.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD divider_top_0.MUX_1_0.a4 VDD s=5800,316 d=2900,158 l=40 w=100 x=-17448 y=-26266 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD2 VSS divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a1 VSS s=11600,516 d=5800,258 l=40 w=200 x=63047 y=-40614 sky130_fd_pr__nfet_01v8
x divider_top_0.Q3 VDD a_6313_n21292# VDD s=11600,516 d=5800,258 l=40 w=200 x=7202 y=-21053 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD2 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=82339 y=-60029 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT divider_top_1.P3 VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=-6520 y=-37905 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a3 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=63038 y=-21959 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_0.VOUT a_n1062_n21122# a_n511_n21760# VSS s=17400,716 d=8700,358 l=40 w=300 x=-550 y=-21759 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_2.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_0.VOUT VDD s=2900,158 d=5800,316 l=40 w=100 x=-11562 y=30220 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a4 VSS a_55064_n22819# VSS s=17400,716 d=8700,358 l=40 w=300 x=55024 y=-22818 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a1 a_73728_n55178# divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=73982 y=-55177 sky130_fd_pr__nfet_01v8
x F_IN divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-8660 y=56546 sky130_fd_pr__nfet_01v8
x a_n26846_n39533# VDD OUT_CORE VDD s=11600,458 d=11600,458 l=60 w=400 x=-26011 y=-35068 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-26819 y=-36700 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_3.inverter_0.OUT VDD ANALOG_MUX_MAG_3.TG_ANALOG_MUX_1.inverter_0.OUT VDD s=5800,258 d=11600,516 l=40 w=200 x=21254 y=-171 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN VSS divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.IN VSS s=5800,316 d=2900,158 l=40 w=100 x=-3820 y=-38563 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT VDD divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN VDD s=5800,258 d=11600,516 l=40 w=200 x=25161 y=-39212 sky130_fd_pr__pfet_01v8
x a_n15003_n16599# VSS DIV_OUT VSS s=11600,458 d=11600,458 l=60 w=400 x=-10656 y=-15727 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a4 VDD a_82237_n22086# VDD s=34800,1316 d=17400,658 l=40 w=600 x=82197 y=-22085 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK VSS divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-3780 y=-56016 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-28639 y=-53311 sky130_fd_pr__nfet_01v8
x OUT divider_top_1.DFF_MAG_0.TG_MAGIC_3.CLK VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=11414 y=-42730 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a4 VDD s=5800,316 d=2900,158 l=40 w=100 x=-10935 y=106299 sky130_fd_pr__pfet_01v8
x divider_top_0.Q2 a_2859_n18803# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=3671 y=-18802 sky130_fd_pr__pfet_01v8
x VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.inverter_0.OUT VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.OUT VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=43207 y=1432 sky130_fd_pr__pfet_01v8
x a_8683_n1707# DN_OUT VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=10393 y=-1706 sky130_fd_pr__nfet_01v8
x D7 VSS divider_top_2.MUX_1_1.a1 VSS s=11600,516 d=5800,258 l=40 w=200 x=-9271 y=19369 sky130_fd_pr__nfet_01v8
x OUT divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-999 y=-37625 sky130_fd_pr__pfet_01v8
x a_52002_1826# OUTB VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=56052 y=2634 sky130_fd_pr__pfet_01v8
x divider_top_0.CLK a_71328_n22450# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=71386 y=-22449 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_0.TG_MAGIC_1.inverter_0.OUT divider_top_1.DivideBy2_magic_0.TG_MAGIC_1.IN divider_top_1.DivideBy2_magic_0.TG_MAGIC_1.OUT VDD s=2900,158 d=5800,316 l=40 w=100 x=-9560 y=-40029 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=29382 y=-37671 sky130_fd_pr__pfet_01v8
x divider_top_1.AND_1_0.inverter_2_0.VIN VDD divider_top_1.AND_1_0.VOUT VDD s=5800,316 d=2900,158 l=40 w=100 x=-21327 y=-37904 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a1 divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=-7498 y=96839 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=56072 y=1826 sky130_fd_pr__nfet_01v8
x a_n3545_n53713# VSS a_n3458_n54111# VSS s=11600,516 d=11600,516 l=40 w=200 x=-3497 y=-54110 sky130_fd_pr__nfet_01v8
x a_29253_n42847# VSS divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.VOUT VSS s=17400,716 d=17400,716 l=40 w=300 x=29651 y=-42846 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.inverter_0.OUT divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.IN divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT VDD s=5800,316 d=2900,158 l=40 w=100 x=-2274 y=-38928 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_0.VOUT VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=1663 y=-37555 sky130_fd_pr__pfet_01v8
x divider_top_0.3AND_MAGIC_0.A a_n22356_n26819# a_n22907_n27453# VSS s=8700,358 d=17400,716 l=40 w=300 x=-22297 y=-26818 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_0.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_0.VOUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-3288 y=-25093 sky130_fd_pr__pfet_01v8
x D19 a_6965_n55964# VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=8392 y=-56361 sky130_fd_pr__nfet_01v8
x divider_top_3.Q7 a_n5740_n53505# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-4927 y=-53504 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=73780 y=-59866 sky130_fd_pr__pfet_01v8
x divider_top_2.Q2 a_n7062_78535# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=-7061 y=78593 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a1 divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=86401 y=-41049 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=-10928 y=119723 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN VSS divider_top_3.LD VSS s=5800,316 d=2900,158 l=40 w=100 x=22542 y=-59196 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD1 divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a1 VSS VSS s=5800,258 d=5800,258 l=40 w=200 x=54391 y=-40680 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a4 VSS a_33624_n60989# VSS s=17400,716 d=8700,358 l=40 w=300 x=33584 y=-60988 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a4 a_86595_n42161# VDD VDD s=17400,658 d=34800,1316 l=40 w=600 x=86653 y=-42160 sky130_fd_pr__pfet_01v8
x D14 VSS a_3753_n36000# VSS s=11600,516 d=11600,516 l=40 w=200 x=3713 y=-35999 sky130_fd_pr__nfet_01v8
x D9 VDD a_n5904_35914# VDD s=11600,516 d=5800,258 l=40 w=200 x=-5271 y=37196 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD3 a_39020_n26012# divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=39274 y=-26011 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_0.TG_MAGIC_1.inverter_0.OUT divider_top_2.DivideBy2_magic_0.TG_MAGIC_1.IN divider_top_2.DivideBy2_magic_0.TG_MAGIC_1.OUT VDD s=2900,158 d=5800,316 l=40 w=100 x=-9907 y=23054 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.OUT VDD divider_top_0.DivideBy2_magic_0.Q VDD s=5800,258 d=5800,258 l=40 w=200 x=-14798 y=-24841 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT divider_top_1.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_0.VOUT divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-2688 y=-41684 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a1 divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.inverter_2_0.VIN a_40019_n24038# VSS s=8700,358 d=17400,716 l=40 w=300 x=40371 y=-24037 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=46487 y=-56530 sky130_fd_pr__pfet_01v8
x divider_top_1.Q2 a_3557_n35394# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=4369 y=-35393 sky130_fd_pr__pfet_01v8
x PFD_0.PFD_UP_1/PFD_INV_0.OUT VSS PFD_0.PFD_UP_0/PFD_INV_2.IN VSS s=3480,178 d=6960,356 l=60 w=120 x=2229 y=740 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD1 divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a1 VSS VSS s=5800,258 d=5800,258 l=40 w=200 x=55102 y=-55338 sky130_fd_pr__nfet_01v8
x VSS VSS a_75686_n42525# VSS s=8700,358 d=8700,358 l=40 w=300 x=75842 y=-42524 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD3 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=-10903 y=64173 sky130_fd_pr__pfet_01v8
x divider_top_0.CLK VDD divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK VDD s=11600,516 d=5800,258 l=40 w=200 x=18746 y=-22621 sky130_fd_pr__pfet_01v8
x divider_top_3.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_3.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=16703 y=-61879 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a4 VSS a_n9248_97529# VSS s=17400,716 d=8700,358 l=40 w=300 x=-9221 y=97091 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a3 a_n8710_79081# a_n9348_79577# VDD s=34800,1316 d=17400,658 l=40 w=600 x=-8709 y=79350 sky130_fd_pr__pfet_01v8
x a_8683_n1707# DN_OUT VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=12261 y=-898 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_1.VOUT a_1199_n59186# a_890_n59186# VSS s=8700,358 d=17400,716 l=40 w=300 x=1257 y=-59185 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a4 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=56684 y=-55567 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_1.TG_ANALOG_MUX_0.inverter_0.OUT F_IN ANALOG_MUX_MAG_1.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-1845 y=762 sky130_fd_pr__pfet_01v8
x divider_top_0.CLK divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=20534 y=-21583 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a3 VDD s=5800,316 d=2900,158 l=40 w=100 x=45580 y=-41872 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=63038 y=-21728 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=56578 y=-59251 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.inverter_0.OUT divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-4881 y=-55651 sky130_fd_pr__pfet_01v8
x divider_top_2.Q7 VDD a_n13836_26690# VDD s=11600,516 d=5800,258 l=40 w=200 x=-13809 y=27505 sky130_fd_pr__pfet_01v8
x divider_top_1.Q7 VDD a_18158_n41439# VDD s=23200,916 d=11600,458 l=40 w=400 x=18118 y=-41438 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.CLK divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-12560 y=-53578 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD3 a_27610_n42561# divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=27864 y=-42560 sky130_fd_pr__nfet_01v8
x VCO_0.INV_1_mag_1.IN VCO_0.INV_1_mag_1.OUT VSS VSS s=11600,458 d=11600,458 l=100 w=400 x=37306 y=-149 sky130_fd_pr__nfet_01v8
x a_51799_n4132# ANALOG_MUX_MAG_6.IN_1 VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=55849 y=-3323 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_1.CLK divider_top_0.DivideBy2_magic_1.TG_MAGIC_1.OUT divider_top_0.DivideBy2_magic_1.TG_MAGIC_1.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-10356 y=-18926 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a4 a_55656_n42251# VDD VDD s=17400,658 d=34800,1316 l=40 w=600 x=55714 y=-42250 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a3 VDD s=5800,316 d=2900,158 l=40 w=100 x=28285 y=-38369 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD2 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=-10798 y=118141 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a3 a_36897_n25655# a_36995_n26267# VDD s=34800,1316 d=17400,658 l=40 w=600 x=37166 y=-25654 sky130_fd_pr__pfet_01v8
x divider_top_3.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_3.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_3.LD VSS s=2900,158 d=2900,158 l=40 w=100 x=13904 y=-60891 sky130_fd_pr__nfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=28940 y=55844 sky130_fd_pr__cap_mim_m3_1
x divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_0.VOUT a_n1062_n25118# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-225 y=-25091 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD3 divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.inverter_2_0.VIN a_36058_n39119# VSS s=8700,358 d=17400,716 l=40 w=300 x=36410 y=-39118 sky130_fd_pr__nfet_01v8
x a_51799_n1085# VSS OUT VSS s=11600,458 d=11600,458 l=60 w=400 x=53627 y=-1084 sky130_fd_pr__nfet_01v8
x divider_top_3.MUX_1_2.AND_1_0.inverter_2_0.VIN VSS divider_top_3.MUX_1_2.a3 VSS s=5800,316 d=2900,158 l=40 w=100 x=-16948 y=-55039 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD2 divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a1 VSS VSS s=5800,258 d=5800,258 l=40 w=200 x=-10437 y=114277 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT VSS divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-8710 y=54880 sky130_fd_pr__nfet_01v8
x divider_top_2.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT divider_top_2.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_2.LD VDD s=2900,158 d=2900,158 l=40 w=100 x=-12243 y=46012 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a3 a_32223_n26287# a_32125_n25675# VDD s=17400,658 d=34800,1316 l=40 w=600 x=32492 y=-25674 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_0.B VSS a_2819_n56405# VSS s=8700,358 d=17400,716 l=40 w=300 x=3171 y=-56404 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_1.TG_MAGIC_1.OUT divider_top_1.DivideBy2_magic_1.inverter_2.IN VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=-11694 y=-36505 sky130_fd_pr__pfet_01v8
x divider_top_0.Q6 a_n4197_n26957# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-3209 y=-27340 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_0.VOUT VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=2170 y=-59780 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-26819 y=-37526 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a1 divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.inverter_2_0.VIN a_63872_n37084# VSS s=8700,358 d=17400,716 l=40 w=300 x=64224 y=-37083 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.IN VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=25472 y=-56005 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.inverter_2_0.VIN VSS divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a4 VSS s=2900,158 d=5800,316 l=40 w=100 x=-10802 y=65853 sky130_fd_pr__nfet_01v8
x S1 ANALOG_MUX_MAG_1.OUT F_IN VSS s=5800,258 d=5800,258 l=40 w=200 x=-1747 y=1108 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=12086 y=1049 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_0.inverter_2.IN VDD divider_top_2.DivideBy2_magic_0.TG_MAGIC_1.IN VDD s=5800,258 d=11600,516 l=40 w=200 x=-9992 y=21312 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.inverter_2_0.VIN VSS divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a3 VSS s=5800,316 d=2900,158 l=40 w=100 x=64341 y=-56661 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-28639 y=-54137 sky130_fd_pr__nfet_01v8
x a_83025_n42742# VSS divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.VOUT VSS s=17400,716 d=17400,716 l=40 w=300 x=83423 y=-42741 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.C VDD a_n8246_37311# VDD s=5800,258 d=5800,258 l=40 w=200 x=-7511 y=38343 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.CLK divider_top_3.DivideBy2_magic_1.TG_MAGIC_0.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-9052 y=-54236 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a4 VSS a_46564_n39444# VSS s=17400,716 d=8700,358 l=40 w=300 x=46524 y=-39443 sky130_fd_pr__nfet_01v8
x F_IN divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT divider_top_2.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_0.VOUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-7833 y=30024 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_1.CLK VDD divider_top_2.DivideBy2_magic_1.TG_MAGIC_1.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-5065 y=21953 sky130_fd_pr__pfet_01v8
x VCO_0.INV_1_mag_1.IN VSS VCO_0.INV_1_mag_1.OUT VSS s=23200,916 d=11600,458 l=100 w=400 x=36832 y=-149 sky130_fd_pr__nfet_01v8
x a_29956_n60958# VDD divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.VOUT VDD s=34800,1316 d=34800,1316 l=40 w=600 x=30437 y=-60345 sky130_fd_pr__pfet_01v8
x divider_top_1.Q6 VDD a_n3499_n43548# VDD s=11600,516 d=5800,258 l=40 w=200 x=-2609 y=-43931 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_1.VOUT VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=3170 y=-41436 sky130_fd_pr__nfet_01v8
x divider_top_0.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_0.MUX_1_2.a3 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=-17957 y=-20568 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=54382 y=-21794 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_0.inverter_2.IN divider_top_0.DivideBy2_magic_0.TG_MAGIC_1.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-12098 y=-23523 sky130_fd_pr__pfet_01v8
x divider_top_2.Q7 VDD a_n5272_26172# VDD s=5800,258 d=5800,258 l=40 w=200 x=-5271 y=26886 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a1 divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.inverter_2_0.VIN a_55118_n37150# VSS s=8700,358 d=17400,716 l=40 w=300 x=55470 y=-37149 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-12544 y=-15727 sky130_fd_pr__nfet_01v8
x D9 a_n13836_35914# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-13809 y=37294 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a4 VDD s=5800,316 d=2900,158 l=40 w=100 x=-7482 y=106307 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.CLK VSS divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.inverter_0.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=-12854 y=-58505 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_5.TG_ANALOG_MUX_1.inverter_0.OUT ANALOG_MUX_MAG_3.OUT ANALOG_MUX_MAG_5.OUT VDD s=11600,516 d=5800,258 l=40 w=200 x=21336 y=3178 sky130_fd_pr__pfet_01v8
x a_n5904_33414# divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_1.A a_n5272_33356# VDD s=5800,258 d=11600,516 l=40 w=200 x=-5271 y=33512 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_3.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_0.VOUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-2083 y=-59380 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=78447 y=-59199 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a3 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=36913 y=-42064 sky130_fd_pr__nfet_01v8
x F_IN divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_0.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-7503 y=30733 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD2 VSS divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a1 VSS s=11600,516 d=5800,258 l=40 w=200 x=66017 y=-24054 sky130_fd_pr__nfet_01v8
x D10 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=-11917 y=86784 sky130_fd_pr__pfet_01v8
x a_29964_n57505# VSS divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.VOUT VSS s=17400,716 d=17400,716 l=40 w=300 x=30362 y=-57504 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.A a_5149_n41084# a_4598_n41718# VSS s=8700,358 d=17400,716 l=40 w=300 x=5207 y=-41083 sky130_fd_pr__nfet_01v8
x F_IN VDD divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK VDD s=5800,258 d=5800,258 l=40 w=200 x=-11577 y=31713 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.inverter_2_0.VIN VSS divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a4 VSS s=5800,316 d=2900,158 l=40 w=100 x=67599 y=-24283 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=46881 y=-37721 sky130_fd_pr__pfet_01v8
x VDD a_27797_n21# VSS VSS s=5800,258 d=5800,258 l=100 w=200 x=29119 y=-20 sky130_fd_pr__nfet_01v8
x divider_top_3.AND_1_1.inverter_2_0.VIN VDD divider_top_3.AND_1_1.VOUT VDD s=5800,316 d=2900,158 l=40 w=100 x=-18682 y=-54106 sky130_fd_pr__pfet_01v8
x VSS VSS a_n3747_n36000# VSS s=11600,516 d=11600,516 l=40 w=200 x=-3786 y=-35999 sky130_fd_pr__nfet_01v8
x divider_top_0.CLK divider_top_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=12602 y=-27177 sky130_fd_pr__pfet_01v8
x OUTB VSS divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-3780 y=-59430 sky130_fd_pr__nfet_01v8
x divider_top_3.P2 VDD divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.IN VDD s=11600,516 d=5800,258 l=40 w=200 x=-5817 y=-58492 sky130_fd_pr__pfet_01v8
x divider_top_3.MUX_1_0.VOUT VDD divider_top_3.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=-16656 y=-56169 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=64727 y=-41074 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD3 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=-10914 y=72613 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-10174 y=27934 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a3 VDD s=5800,316 d=2900,158 l=40 w=100 x=82057 y=-38264 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_0.TG_MAGIC_1.inverter_0.OUT divider_top_0.DivideBy2_magic_0.TG_MAGIC_1.OUT divider_top_0.DivideBy2_magic_0.TG_MAGIC_1.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-10552 y=-23438 sky130_fd_pr__pfet_01v8
x a_n11585_38924# VSS a_n10953_38964# VSS s=11600,516 d=11600,516 l=40 w=200 x=-10952 y=38924 sky130_fd_pr__nfet_01v8
x VSS VDD divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=72779 y=-60067 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=21127 y=-56943 sky130_fd_pr__nfet_01v8
x divider_top_1.P3 VDD divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.IN VDD s=5800,258 d=11600,516 l=40 w=200 x=-6128 y=-38943 sky130_fd_pr__pfet_01v8
x divider_top_2.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_2.LD divider_top_2.DFF_MAG_0.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-12658 y=45718 sky130_fd_pr__nfet_01v8
x a_8724_1049# VDD UP_OUT VDD s=11600,458 d=11600,458 l=60 w=400 x=14780 y=1857 sky130_fd_pr__pfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=66180 y=83904 sky130_fd_pr__cap_mim_m3_1
x divider_top_2.P0 a_n5476_24638# a_n6114_24567# VDD s=34800,1316 d=17400,658 l=40 w=600 x=-5475 y=24696 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=64341 y=-56430 sky130_fd_pr__pfet_01v8
x F_IN divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-9090 y=52157 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a1 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=59032 y=-41170 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.VOUT a_58577_n39352# divider_top_1.7b_counter_new_0.mod_dff_magic_4.D1 VSS s=14500,558 d=29000,1116 l=40 w=500 x=58635 y=-39351 sky130_fd_pr__nfet_01v8
x divider_top_2.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT divider_top_2.DFF_MAG_0.TG_MAGIC_2.IN divider_top_2.DFF_MAG_0.TG_MAGIC_3.OUT VDD s=5800,316 d=2900,158 l=40 w=100 x=-12243 y=48222 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.IN VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=21763 y=-21303 sky130_fd_pr__pfet_01v8
x F_IN VSS divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.inverter_0.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=-8441 y=27323 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_3.IN_1 VSS s=4933760,8904 l=2000 w=2000 x=7317 y=16079 sky130_fd_pr__cap_mim_m3_1
x D16 a_n6045_n61689# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-4617 y=-62042 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.inverter_2_0.VIN VSS divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a3 VSS s=5800,316 d=2900,158 l=40 w=100 x=77154 y=-60128 sky130_fd_pr__nfet_01v8
x VSS divider_top_3.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=-20939 y=-56216 sky130_fd_pr__pfet_01v8
x D8 a_n6561_10873# a_n6561_10971# VSS s=17400,716 d=8700,358 l=40 w=300 x=-6560 y=10931 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_0.Q a_n12429_n39572# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=-12370 y=-39571 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=-11595 y=114860 sky130_fd_pr__pfet_01v8
x divider_top_2.Q7 a_n13810_26172# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-13809 y=26984 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.inverter_0.OUT divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN VDD s=5800,316 d=2900,158 l=40 w=100 x=-7418 y=26932 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_1.CLK divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_2.DivideBy2_magic_1.inverter_2.IN VSS s=2900,158 d=5800,316 l=40 w=100 x=-5953 y=19646 sky130_fd_pr__nfet_01v8
x VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.OUT Tapered_Buffer_mag_5.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=44655 y=2735 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN VSS divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-4322 y=-24070 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a4 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=-7482 y=106797 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=45784 y=-38419 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.IN1 divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=76841 y=-41087 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a3 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=29176 y=-60164 sky130_fd_pr__nfet_01v8
x divider_top_3.DFF_MAG_0.TG_MAGIC_2.IN divider_top_3.DFF_MAG_0.TG_MAGIC_1.IN VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=14644 y=-61879 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a4 VSS a_83736_n57400# VSS s=17400,716 d=8700,358 l=40 w=300 x=83696 y=-57399 sky130_fd_pr__nfet_01v8
x divider_top_2.Q7 VDD a_n5904_26690# VDD s=11600,516 d=5800,258 l=40 w=200 x=-5271 y=27505 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD2 VSS divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a1 VSS s=5800,258 d=11600,516 l=40 w=200 x=85428 y=-40590 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-3722 y=-40661 sky130_fd_pr__nfet_01v8
x a_91429_8911# a_90997_8745# a_91597_8911# VSS s=30240,1004 d=30240,1004 l=168 w=0 x=91429 y=8911 sky130_fd_pr__res_xhigh_po_0p35
x F_IN divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-8660 y=56644 sky130_fd_pr__nfet_01v8
x S6 VSS ANALOG_MUX_MAG_2.OUT VSS s=11600,516 d=5800,258 l=40 w=200 x=-3509 y=-1263 sky130_fd_pr__nfet_01v8
x a_3252_n35602# divider_top_1.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.B a_3241_n35394# VDD s=5800,258 d=11600,516 l=40 w=200 x=3397 y=-35393 sky130_fd_pr__pfet_01v8
x divider_top_1.MUX_1_1.IN2 divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-14100 y=-35187 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_3.TG_ANALOG_MUX_1.inverter_0.OUT ANALOG_MUX_MAG_3.OUT ANALOG_MUX_MAG_3.IN_1 VDD s=5800,258 d=5800,258 l=40 w=200 x=21606 y=-171 sky130_fd_pr__pfet_01v8
x divider_top_0.CLK VSS divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=22328 y=-22241 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.VOUT a_48681_n22795# divider_top_0.7b_counter_new_0.mod_dff_magic_3.D1 VSS s=14500,558 d=29000,1116 l=40 w=500 x=48739 y=-22794 sky130_fd_pr__nfet_01v8
x a_24061_n24804# divider_top_0.7b_counter_new_0.LD1 VDD VDD s=20300,758 d=40600,1516 l=40 w=700 x=24519 y=-24803 sky130_fd_pr__pfet_01v8
x D3 divider_top_0.3AND_MAGIC_0.B VSS VSS s=5800,258 d=11600,516 l=40 w=200 x=-21167 y=-25229 sky130_fd_pr__nfet_01v8
x divider_top_0.CLK divider_top_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_0.DFF_MAG_0.TG_MAGIC_1.IN VSS s=2900,158 d=5800,316 l=40 w=100 x=12089 y=-26747 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-10935 y=106397 sky130_fd_pr__pfet_01v8
x VSS a_n8521_10620# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=-8520 y=10678 sky130_fd_pr__nfet_01v8
x D3 a_5869_n25090# divider_top_0.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.C VDD s=11600,516 d=5800,258 l=40 w=200 x=5927 y=-25089 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=33040 y=-59964 sky130_fd_pr__pfet_01v8
x a_51799_n4132# VDD ANALOG_MUX_MAG_6.IN_1 VDD s=11600,458 d=11600,458 l=60 w=400 x=55023 y=-3323 sky130_fd_pr__pfet_01v8
x S7 divider_top_0.CLK F_IN VSS s=5800,258 d=5800,258 l=40 w=200 x=64229 y=-3766 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-14432 y=-15727 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a4 VDD s=5800,316 d=2900,158 l=40 w=100 x=68199 y=-41105 sky130_fd_pr__pfet_01v8
x divider_top_3.LD VSS a_23462_n59506# VSS s=40600,1516 d=40600,1516 l=40 w=700 x=23422 y=-58620 sky130_fd_pr__nfet_01v8
x a_76638_n57380# VDD divider_top_3.7b_counter_new_0.mod_dff_magic_6.D1 VDD s=29000,1116 d=29000,1116 l=40 w=500 x=77147 y=-56583 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.IN divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=-4386 y=-40711 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT VDD divider_top_2.P3 VDD s=5800,258 d=5800,258 l=40 w=200 x=-7503 y=26388 sky130_fd_pr__pfet_01v8
x D7 divider_top_2.MUX_1_1.a1 VSS VSS s=5800,258 d=5800,258 l=40 w=200 x=-9271 y=19467 sky130_fd_pr__nfet_01v8
x a_51799_n4132# VDD ANALOG_MUX_MAG_6.IN_1 VDD s=11600,458 d=11600,458 l=60 w=400 x=56911 y=-3323 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_1.CLK divider_top_3.DivideBy2_magic_1.TG_MAGIC_1.OUT divider_top_3.DivideBy2_magic_1.TG_MAGIC_1.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-9151 y=-53628 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-4587 y=-56066 sky130_fd_pr__nfet_01v8
x a_20020_n41473# divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.3AND_MAGIC_0.VOUT VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=21208 y=-41472 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD1 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=45175 y=-38620 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a1 divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=63518 y=-24482 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK VDD divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=20522 y=-39212 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=55633 y=-4131 sky130_fd_pr__nfet_01v8
x divider_top_2.Q2 VSS a_n7062_78535# VSS s=8700,358 d=8700,358 l=40 w=300 x=-7061 y=78691 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.CLK divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-12047 y=-58555 sky130_fd_pr__nfet_01v8
x OUTB divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=20441 y=-56943 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a4 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=-10928 y=119821 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.NAND_MAGIC_0.OUT divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=21934 y=-57308 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=41580 y=-41166 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_3.IN_1 VSS s=4933760,8904 l=2000 w=2000 x=14277 y=13467 sky130_fd_pr__cap_mim_m3_1
x OUT divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT divider_top_1.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_0.VOUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-2590 y=-37955 sky130_fd_pr__nfet_01v8
x divider_top_1.Q4 a_1501_n35632# VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=2488 y=-35999 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-9090 y=57678 sky130_fd_pr__pfet_01v8
x D9 a_n5904_35914# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-5271 y=37294 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_0.P2 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-7022 y=-25108 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD2 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=67490 y=-60115 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD3 VSS divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a1 VSS s=11600,516 d=5800,258 l=40 w=200 x=31460 y=-40695 sky130_fd_pr__nfet_01v8
x OUTB divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-2182 y=-58772 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD3 divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-10903 y=64271 sky130_fd_pr__pfet_01v8
x divider_top_3.MUX_1_2.SEL divider_top_3.MUX_1_2.a1 VSS VSS s=5800,258 d=5800,258 l=40 w=200 x=-17433 y=-56528 sky130_fd_pr__nfet_01v8
x D13 a_6252_n43578# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=7679 y=-43931 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a1 divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=54764 y=-24548 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_0.D1 divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=82537 y=-41018 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_0.inverter_2.IN VSS divider_top_3.DivideBy2_magic_0.TG_MAGIC_1.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-10795 y=-58505 sky130_fd_pr__nfet_01v8
x D15 divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=54267 y=-42039 sky130_fd_pr__pfet_01v8
x divider_top_1.LD a_24759_n41395# VDD VDD s=20300,758 d=40600,1516 l=40 w=700 x=24817 y=-41394 sky130_fd_pr__pfet_01v8
x divider_top_2.Q7 a_n13836_26690# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-13809 y=27603 sky130_fd_pr__pfet_01v8
x a_n11377_53725# VSS divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.3AND_MAGIC_0.VOUT VSS s=11600,516 d=11600,516 l=40 w=200 x=-10642 y=53725 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_1.TG_MAGIC_2.inverter_0.OUT divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_3.DivideBy2_magic_1.inverter_2.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-12461 y=-54601 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a4 VDD s=5800,316 d=2900,158 l=40 w=100 x=33647 y=-59266 sky130_fd_pr__pfet_01v8
x a_859_1990# PFD_0.PFD_UP_1/PFD_INV_0.IN VDD VDD s=3480,178 d=6960,356 l=30 w=120 x=1359 y=1699 sky130_fd_pr__pfet_01v8
x divider_top_0.CLK a_44223_n22567# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=44281 y=-22566 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT VDD divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN VDD s=5800,258 d=11600,516 l=40 w=200 x=23164 y=-57323 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD1 VSS divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a1 VSS s=5800,258 d=11600,516 l=40 w=200 x=58860 y=-58822 sky130_fd_pr__nfet_01v8
x F_IN VSS a_n8997_68673# VSS s=8700,358 d=8700,358 l=40 w=300 x=-8996 y=68829 sky130_fd_pr__nfet_01v8
x divider_top_2.MUX_1_2.AND_1_0.inverter_2_0.VIN VSS divider_top_2.MUX_1_2.a3 VSS s=5800,316 d=2900,158 l=40 w=100 x=-6806 y=14963 sky130_fd_pr__nfet_01v8
x a_1455_n61689# VSS a_1542_n61437# VSS s=11600,516 d=11600,516 l=40 w=200 x=1502 y=-61436 sky130_fd_pr__nfet_01v8
x a_51530_1826# VSS a_52002_1826# VSS s=11600,458 d=11600,458 l=60 w=400 x=52650 y=1826 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD2 VSS divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a1 VSS s=5800,258 d=11600,516 l=40 w=200 x=-10437 y=114375 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD1 divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=71706 y=-20883 sky130_fd_pr__pfet_01v8
x D0 a_26912_n25970# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=26970 y=-25969 sky130_fd_pr__nfet_01v8
x divider_top_2.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT divider_top_2.LD divider_top_2.DFF_MAG_0.TG_MAGIC_1.OUT VDD s=2900,158 d=5800,316 l=40 w=100 x=-12243 y=46110 sky130_fd_pr__pfet_01v8
x a_n9457_1489# a_n13363_1489# VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=-8394 y=1575 sky130_fd_pr__pfet_01v8
x divider_top_1.DFF_MAG_0.TG_MAGIC_3.OUT VSS divider_top_1.P0 VSS s=2900,158 d=2900,158 l=40 w=100 x=16837 y=-42730 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.C a_n8246_37311# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-7511 y=38441 sky130_fd_pr__pfet_01v8
x S3 VSS ANALOG_MUX_MAG_0.TG_ANALOG_MUX_0.inverter_0.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=5426 y=-1371 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_1.D1 a_28609_n40587# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=28667 y=-40586 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a3 a_n8555_115550# a_n9193_116046# VDD s=34800,1316 d=17400,658 l=40 w=600 x=-8554 y=115819 sky130_fd_pr__pfet_01v8
x F_IN divider_top_2.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_0.VOUT divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-7833 y=30122 sky130_fd_pr__nfet_01v8
x divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.OUT VSS divider_top_0.MUX_1_1.IN2 VSS s=2900,158 d=2900,158 l=40 w=100 x=-14994 y=-19534 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=36125 y=-21789 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD1 divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.inverter_2_0.VIN a_75686_n42525# VSS s=8700,358 d=17400,716 l=40 w=300 x=76038 y=-42524 sky130_fd_pr__nfet_01v8
x D15 divider_top_1.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.C a_6567_n37645# VDD s=5800,258 d=11600,516 l=40 w=200 x=6723 y=-37644 sky130_fd_pr__pfet_01v8
x divider_top_2.Q7 a_n5272_26172# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-5271 y=26984 sky130_fd_pr__pfet_01v8
x divider_top_0.Q4 VDD a_803_n26957# VDD s=11600,516 d=5800,258 l=40 w=200 x=1692 y=-27340 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_0.Q VDD divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.IN VDD s=5800,258 d=11600,516 l=40 w=200 x=-14700 y=-23523 sky130_fd_pr__pfet_01v8
x divider_top_3.P0 divider_top_3.DFF_MAG_0.TG_MAGIC_3.IN VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=17736 y=-61499 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-7482 y=106405 sky130_fd_pr__pfet_01v8
x a_51799_n1085# VDD OUT VDD s=11600,458 d=11600,458 l=60 w=400 x=55495 y=-276 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a3 a_47267_n57555# a_47169_n56943# VDD s=17400,658 d=34800,1316 l=40 w=600 x=47536 y=-56942 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD1 VSS divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a1 VSS s=5800,258 d=11600,516 l=40 w=200 x=72396 y=-40597 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.NOR_MAGIC_1.VOUT a_n10744_52537# a_n10743_52847# VSS s=8700,358 d=17400,716 l=40 w=300 x=-10742 y=53003 sky130_fd_pr__nfet_01v8
x D16 divider_top_3.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_5.B VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-5266 y=-54833 sky130_fd_pr__pfet_01v8
x F_IN VDD divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_0.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-7503 y=30831 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN VSS divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-4322 y=-21972 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a1 divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=40371 y=-24574 sky130_fd_pr__pfet_01v8
x D10 divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=-11917 y=86882 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_1.TG_MAGIC_0.inverter_0.OUT divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_1.DivideBy2_magic_1.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-10758 y=-36490 sky130_fd_pr__pfet_01v8
x D16 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=32039 y=-60165 sky130_fd_pr__pfet_01v8
x F_IN divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-11577 y=31811 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_0.CLK divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_3.DivideBy2_magic_0.inverter_2.IN VSS s=2900,158 d=5800,316 l=40 w=100 x=-12265 y=-59113 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a3 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=83250 y=-56375 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.IN divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=22427 y=-21633 sky130_fd_pr__nfet_01v8
x divider_top_0.MUX_1_1.a3 a_n12483_n20721# a_n12581_n21633# VDD s=17400,658 d=34800,1316 l=40 w=600 x=-12213 y=-21632 sky130_fd_pr__pfet_01v8
x divider_top_3.Q6 VDD a_n3240_n62043# VDD s=5800,258 d=5800,258 l=40 w=200 x=-2525 y=-62042 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD3 a_35352_n25981# divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=35606 y=-25980 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=29570 y=-41124 sky130_fd_pr__pfet_01v8
x divider_top_1.Q3 VDD a_18163_n39093# VDD s=34800,1316 d=17400,658 l=40 w=600 x=18123 y=-39092 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_2.D1 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=-11012 y=69722 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a4 VDD s=5800,316 d=2900,158 l=40 w=100 x=28586 y=-21080 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD3 divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-10914 y=72711 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.OUT VDD divider_top_3.DivideBy2_magic_0.Q VDD s=5800,258 d=5800,258 l=40 w=200 x=-13593 y=-59543 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=100 w=400 x=31008 y=-215 sky130_fd_pr__nfet_01v8
x a_51530_1826# a_52002_1826# VDD VDD s=11600,458 d=23200,916 l=60 w=400 x=54388 y=2634 sky130_fd_pr__pfet_01v8
x a_72963_n26189# VSS divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.VOUT VSS s=17400,716 d=17400,716 l=40 w=300 x=73361 y=-26188 sky130_fd_pr__nfet_01v8
x divider_top_2.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_2.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_2.LD VSS s=2900,158 d=2900,158 l=40 w=100 x=-12658 y=45816 sky130_fd_pr__nfet_01v8
x divider_top_1.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD divider_top_1.MUX_1_0.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=-16358 y=-42857 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a4 VDD a_64418_n38732# VDD s=34800,1316 d=17400,658 l=40 w=600 x=64378 y=-38731 sky130_fd_pr__pfet_01v8
x D6 a_80684_n25865# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=80742 y=-25864 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.VOUT VDD a_58359_n56667# VDD s=29000,1116 d=14500,558 l=40 w=500 x=58319 y=-56666 sky130_fd_pr__pfet_01v8
x divider_top_2.P0 a_n6114_24567# a_n5476_24638# VDD s=17400,658 d=34800,1316 l=40 w=600 x=-5475 y=24794 sky130_fd_pr__pfet_01v8
x VCO_0.Divide_By_2_magic_0.TG_MAGIC_0.inverter_0.OUT VCO_0.Divide_By_2_magic_0.TG_MAGIC_1.OUT VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=41313 y=2820 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=24965 y=-38174 sky130_fd_pr__nfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=28940 y=72680 sky130_fd_pr__cap_mim_m3_1
x F_IN VDD divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK VDD s=5800,258 d=5800,258 l=40 w=200 x=-9090 y=52255 sky130_fd_pr__pfet_01v8
x divider_top_2.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT divider_top_2.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_2.DFF_MAG_0.TG_MAGIC_2.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-12243 y=48320 sky130_fd_pr__pfet_01v8
x a_n5999_n35632# VDD a_n6759_n35394# VDD s=11600,516 d=5800,258 l=40 w=200 x=-5924 y=-35393 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a3 a_n12194_82741# a_n12832_83237# VDD s=34800,1316 d=17400,658 l=40 w=600 x=-12193 y=83010 sky130_fd_pr__pfet_01v8
x a_7724_1857# VDD a_8252_1049# VDD s=23200,916 d=11600,458 l=60 w=400 x=8266 y=1857 sky130_fd_pr__pfet_01v8
x a_52002_1826# OUTB VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=57232 y=2634 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=57252 y=1826 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK VDD divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=23332 y=-21303 sky130_fd_pr__pfet_01v8
x a_n999_n35632# VDD a_n1759_n35394# VDD s=11600,516 d=5800,258 l=40 w=200 x=-924 y=-35393 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_0.D1 a_82381_n40482# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=82439 y=-40481 sky130_fd_pr__nfet_01v8
x VCO_0.INV_1_mag_3.IN VCO_0.INV_1_mag_3.OUT VSS VSS s=11600,458 d=11600,458 l=100 w=400 x=30534 y=-215 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD2 divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a1 VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=64142 y=-59055 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_1.D1 VSS divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.IN1 VSS s=17400,716 d=17400,716 l=40 w=300 x=32362 y=-39335 sky130_fd_pr__nfet_01v8
x OUTB VDD divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.inverter_0.OUT VDD s=11600,516 d=5800,258 l=40 w=200 x=-4980 y=-57054 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a4 VSS a_74372_n57438# VSS s=17400,716 d=8700,358 l=40 w=300 x=74332 y=-57437 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a4 VSS a_n12762_70706# VSS s=17400,716 d=8700,358 l=40 w=300 x=-12735 y=70268 sky130_fd_pr__nfet_01v8
x a_8211_n1707# a_8683_n1707# VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=10597 y=-898 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.VOUT VSS a_30457_n22745# VSS s=17400,716 d=17400,716 l=40 w=300 x=30417 y=-22744 sky130_fd_pr__nfet_01v8
x divider_top_0.DFF_MAG_0.TG_MAGIC_3.OUT VSS divider_top_0.P0 VSS s=2900,158 d=5800,316 l=40 w=100 x=16335 y=-26139 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD2 VSS divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a1 VSS s=11600,516 d=5800,258 l=40 w=200 x=-10523 y=99330 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.B a_3900_n25127# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=4932 y=-25100 sky130_fd_pr__pfet_01v8
x divider_top_0.Q3 VSS divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.3_INPUT_NOR_MAG_0.VOUT VSS s=11600,516 d=5800,258 l=40 w=200 x=17523 y=-21537 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a1 divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=55470 y=-37686 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a4 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=47077 y=-37721 sky130_fd_pr__pfet_01v8
x D18 VDD a_3955_n61689# VDD s=11600,516 d=5800,258 l=40 w=200 x=5284 y=-62042 sky130_fd_pr__pfet_01v8
x a_n9240_64200# a_n9240_64651# a_n9214_64240# VSS s=29000,1116 d=29000,1116 l=40 w=500 x=-9213 y=64200 sky130_fd_pr__nfet_01v8
x divider_top_2.Q7 a_n5904_26690# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-5271 y=27603 sky130_fd_pr__pfet_01v8
x OUTB divider_top_3.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=15895 y=-60561 sky130_fd_pr__pfet_01v8
x mirror_mag_0.ITAIL_SINK ANALOG_MUX_MAG_3.OUT a_15188_9347# VDD s=5800,258 d=5800,258 l=200 w=200 x=15188 y=9663 sky130_fd_pr__pfet_01v8_lvt
x D18 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=45674 y=-60184 sky130_fd_pr__pfet_01v8
x F_IN divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-8660 y=56742 sky130_fd_pr__nfet_01v8
x a_8683_n1707# DN_OUT VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=13441 y=-898 sky130_fd_pr__pfet_01v8
x a_83736_n57400# VDD divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.VOUT VDD s=34800,1316 d=34800,1316 l=40 w=600 x=84217 y=-56787 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.inverter_0.OUT divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN VDD s=2900,158 d=5800,316 l=40 w=100 x=-4391 y=-55651 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.inverter_2_0.VIN VSS divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a3 VSS s=5800,316 d=2900,158 l=40 w=100 x=57846 y=-25509 sky130_fd_pr__nfet_01v8
x VSS a_n19721_n41330# divider_top_1.3AND_MAGIC_0.C VDD s=11600,458 d=23200,916 l=40 w=400 x=-19353 y=-41329 sky130_fd_pr__pfet_01v8
x D12 a_n13428_n37598# divider_top_1.MUX_1_1.AND_1_0.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=-13173 y=-37597 sky130_fd_pr__nfet_01v8
x divider_top_1.MUX_1_0.a3 a_n16872_n42248# a_n16774_n41336# VDD s=34800,1316 d=17400,658 l=40 w=600 x=-16602 y=-42247 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD2 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a1 VDD s=11600,516 d=5800,258 l=40 w=200 x=62957 y=-37491 sky130_fd_pr__pfet_01v8
x a_7001_n35632# a_6241_n35394# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=7173 y=-35393 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=-10935 y=106495 sky130_fd_pr__pfet_01v8
x VSS VSS a_n8521_10620# VSS s=8700,358 d=8700,358 l=40 w=300 x=-8520 y=10776 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD2 VSS divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a1 VSS s=11600,516 d=5800,258 l=40 w=200 x=84534 y=-23999 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.VOUT a_40065_n39347# VSS VSS s=29000,1116 d=29000,1116 l=40 w=500 x=40248 y=-39346 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_1.CLK VDD divider_top_3.DivideBy2_magic_1.TG_MAGIC_1.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-9958 y=-53298 sky130_fd_pr__pfet_01v8
x divider_top_2.P2 divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-10539 y=26388 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT divider_top_2.P3 VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-7503 y=26486 sky130_fd_pr__pfet_01v8
x D7 VSS divider_top_2.MUX_1_1.a1 VSS s=5800,258 d=11600,516 l=40 w=200 x=-9271 y=19565 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=100 w=400 x=37780 y=2075 sky130_fd_pr__nfet_01v8
x a_51799_n4132# VDD ANALOG_MUX_MAG_6.IN_1 VDD s=11600,458 d=11600,458 l=60 w=400 x=55967 y=-3323 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.inverter_2_0.VIN VSS divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a3 VSS s=5800,316 d=2900,158 l=40 w=100 x=72093 y=-21942 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a3 a_49428_n25725# a_49526_n26337# VDD s=34800,1316 d=17400,658 l=40 w=600 x=49697 y=-25724 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.IN divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=19923 y=-21218 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a3 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=76843 y=-41786 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a3 a_41966_n60388# a_42064_n61000# VDD s=34800,1316 d=17400,658 l=40 w=600 x=42235 y=-60387 sky130_fd_pr__pfet_01v8
x D19 VSS a_54814_n60688# VSS s=8700,358 d=8700,358 l=40 w=300 x=54970 y=-60687 sky130_fd_pr__nfet_01v8
x a_51799_n1085# OUT VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=53745 y=-1084 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=54689 y=-4131 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD1 divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=58860 y=-59152 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_1.VOUT VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=2570 y=-25076 sky130_fd_pr__pfet_01v8
x a_51327_n1085# VDD a_51799_n1085# VDD s=11600,458 d=11600,458 l=60 w=400 x=52651 y=-276 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.IN divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-2580 y=-23705 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=14169 y=-1706 sky130_fd_pr__nfet_01v8
x divider_top_0.DivideBy2_magic_1.TG_MAGIC_1.OUT VDD divider_top_0.DivideBy2_magic_1.inverter_2.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=-12098 y=-19914 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=63226 y=-25181 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_3.IN_1 VSS s=4933760,8904 l=2000 w=2000 x=4997 y=10855 sky130_fd_pr__cap_mim_m3_1
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=13266 y=1049 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.inverter_2_0.VIN VSS divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a3 VSS s=5800,316 d=2900,158 l=40 w=100 x=44988 y=-22059 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_3.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_0.VOUT VDD s=2900,158 d=5800,316 l=40 w=100 x=-1691 y=-59795 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=69294 y=-59216 sky130_fd_pr__pfet_01v8
x divider_top_3.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_3.DFF_MAG_0.TG_MAGIC_2.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=14742 y=-60561 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD2 divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=81564 y=-40889 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.inverter_2_0.VIN VSS divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a4 VSS s=2900,158 d=5800,316 l=40 w=100 x=83350 y=-37335 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_4.D1 a_55813_n58714# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=55871 y=-58713 sky130_fd_pr__nfet_01v8
x a_5301_n59829# divider_top_3.divider_magic_0/P2_Gen_magic_0.3_in_and_out VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=5399 y=-59802 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_0.CLK divider_top_1.DivideBy2_magic_0.TG_MAGIC_2.inverter_0.OUT VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=-12651 y=-41432 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT VDD divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN VDD s=5800,258 d=11600,516 l=40 w=200 x=-9090 y=57776 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a1 divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=77037 y=-41087 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK VSS divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.inverter_0.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=-8441 y=29631 sky130_fd_pr__nfet_01v8
x D1 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=35410 y=-25443 sky130_fd_pr__pfet_01v8
x a_n1697_n26957# VDD a_n2457_n27341# VDD s=11600,516 d=5800,258 l=40 w=200 x=-1622 y=-27340 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD1 VSS divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a1 VSS s=11600,516 d=5800,258 l=40 w=200 x=71502 y=-24006 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.NAND_MAGIC_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=21525 y=-38782 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.CLK divider_top_3.DivideBy2_magic_0.TG_MAGIC_0.inverter_0.OUT VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-8856 y=-59543 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.inverter_2_0.VIN VSS divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a3 VSS s=5800,316 d=2900,158 l=40 w=100 x=-11857 y=118430 sky130_fd_pr__nfet_01v8
x S7 divider_top_0.CLK F_IN VSS s=5800,258 d=5800,258 l=40 w=200 x=64425 y=-3766 sky130_fd_pr__nfet_01v8
x a_5301_n55815# divider_top_3.divider_magic_0/P3_Gen_magic_0.3_in_and_out_p3 VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=5399 y=-56452 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=54472 y=-25247 sky130_fd_pr__pfet_01v8
x a_n28666_n57678# VDD OUT_USB VDD s=11600,458 d=23200,916 l=60 w=400 x=-27831 y=-52269 sky130_fd_pr__pfet_01v8
x a_51002_2634# VDD a_51530_1826# VDD s=23200,916 d=11600,458 l=60 w=400 x=51544 y=2634 sky130_fd_pr__pfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=76820 y=83904 sky130_fd_pr__cap_mim_m3_1
x ANALOG_MUX_MAG_2.TG_ANALOG_MUX_0.inverter_0.OUT VSS ANALOG_MUX_MAG_2.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-2921 y=-1609 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.IN divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-3879 y=-58407 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD3 a_n8997_68673# divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=-8996 y=68927 sky130_fd_pr__nfet_01v8
x divider_top_3.AND_1_1.inverter_2_0.VIN divider_top_3.AND_1_1.VOUT VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=-18192 y=-54106 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_0.VOUT VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-11547 y=34278 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.CLK divider_top_2.DivideBy2_magic_0.TG_MAGIC_0.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-11310 y=22859 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.inverter_2_0.VIN VSS divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a4 VSS s=2900,158 d=5800,316 l=40 w=100 x=42381 y=-59046 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=72093 y=-21711 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_0.CLK divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.CLK VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-8677 y=-41432 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_0.CLK divider_top_1.DivideBy2_magic_0.TG_MAGIC_1.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-10759 y=-40394 sky130_fd_pr__nfet_01v8
x a_90293_8911# a_89861_8911# a_90461_8745# VSS s=30240,1004 d=30240,1004 l=168 w=0 x=90293 y=8911 sky130_fd_pr__res_xhigh_po_0p35
x divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a3 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=82539 y=-41717 sky130_fd_pr__pfet_01v8
x VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.CLK VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.OUT VCO_0.Divide_By_2_magic_0.TG_MAGIC_1.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=41411 y=2405 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_5.TG_ANALOG_MUX_0.inverter_0.OUT VCTRL_IN ANALOG_MUX_MAG_5.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=21532 y=2103 sky130_fd_pr__pfet_01v8
x divider_top_2.DFF_MAG_0.TG_MAGIC_3.CLK VSS divider_top_2.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-12608 y=45009 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_0.OUT a_7683_n899# VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=7741 y=-898 sky130_fd_pr__pfet_01v8
x F_IN divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT divider_top_2.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_0.VOUT VSS s=2900,158 d=5800,316 l=40 w=100 x=-7833 y=30220 sky130_fd_pr__nfet_01v8
x divider_top_0.DivideBy2_magic_0.TG_MAGIC_1.OUT divider_top_0.DivideBy2_magic_0.inverter_2.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-12196 y=-24461 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a3 a_n9193_116046# a_n8555_115550# VDD s=17400,658 d=34800,1316 l=40 w=600 x=-8554 y=115917 sky130_fd_pr__pfet_01v8
x a_63818_n22753# VSS divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.VOUT VSS s=17400,716 d=17400,716 l=40 w=300 x=64216 y=-22752 sky130_fd_pr__nfet_01v8
x OUTB VDD divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VDD s=11600,516 d=5800,258 l=40 w=200 x=23729 y=-57323 sky130_fd_pr__pfet_01v8
x a_n9173_109059# VSS a_n9147_109099# VSS s=29000,1116 d=14500,558 l=40 w=500 x=-9146 y=109059 sky130_fd_pr__nfet_01v8
x a_86885_6587# ANALOG_MUX_MAG_3.IN_1 a_87053_6587# VSS s=30240,1004 d=30240,1004 l=168 w=0 x=86885 y=6587 sky130_fd_pr__res_xhigh_po_0p35
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=87460 y=39008 sky130_fd_pr__cap_mim_m3_1
x OUTB VSS divider_top_3.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=14101 y=-61499 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_1.CLK divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_1.DivideBy2_magic_1.inverter_2.IN VSS s=2900,158 d=5800,316 l=40 w=100 x=-12968 y=-36075 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a3 a_77934_n60310# a_78032_n60922# VDD s=34800,1316 d=17400,658 l=40 w=600 x=78203 y=-60309 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT VSS divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN VSS s=2900,158 d=5800,316 l=40 w=100 x=25864 y=-56943 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.C a_4598_n37704# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=5826 y=-37633 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=-7482 y=106503 sky130_fd_pr__pfet_01v8
x divider_top_0.Q1 divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.3_INPUT_NOR_MAG_0.VOUT a_17775_n22502# VDD s=17400,658 d=34800,1316 l=40 w=600 x=18142 y=-22501 sky130_fd_pr__pfet_01v8
x a_39269_n22756# VSS a_39818_n22756# VSS s=29000,1116 d=14500,558 l=40 w=500 x=39778 y=-22755 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.VOUT VSS a_n9173_108608# VSS s=17400,716 d=17400,716 l=40 w=300 x=-9146 y=108138 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.IN divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-4075 y=-58822 sky130_fd_pr__nfet_01v8
x a_55064_n22819# VSS divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.VOUT VSS s=17400,716 d=17400,716 l=40 w=300 x=55462 y=-22818 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a3 a_n12793_74374# VSS VSS s=8700,358 d=17400,716 l=40 w=300 x=-12766 y=74034 sky130_fd_pr__nfet_01v8
x a_88021_7417# a_87589_7251# a_88189_7417# VSS s=30240,1004 d=30240,1004 l=168 w=0 x=88021 y=7417 sky130_fd_pr__res_xhigh_po_0p35
x divider_top_0.DivideBy2_magic_0.TG_MAGIC_0.inverter_0.OUT divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_0.DivideBy2_magic_0.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-11260 y=-24826 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD2 divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.inverter_2_0.VIN a_63576_n57169# VSS s=8700,358 d=17400,716 l=40 w=300 x=63928 y=-57168 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD1 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=-11917 y=86980 sky130_fd_pr__pfet_01v8
x a_n11299_57734# VSS divider_top_2.7b_counter_new_0.LD1 VSS s=40600,1516 d=40600,1516 l=40 w=700 x=-10387 y=57734 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD1 divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=71672 y=-25365 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_0.CLK divider_top_2.DivideBy2_magic_0.TG_MAGIC_1.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-10272 y=22051 sky130_fd_pr__nfet_01v8
x a_n28666_n58622# VSS a_n28666_n57678# VSS s=11600,458 d=11600,458 l=60 w=400 x=-28639 y=-58385 sky130_fd_pr__nfet_01v8
x S3 VSS ANALOG_MUX_MAG_0.TG_ANALOG_MUX_0.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=5622 y=-1371 sky130_fd_pr__nfet_01v8
x divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.CLK VDD divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.inverter_0.OUT VDD s=5800,258 d=11600,516 l=40 w=200 x=-13863 y=-18596 sky130_fd_pr__pfet_01v8
x D5 a_n20419_n24739# divider_top_0.3AND_MAGIC_0.C VDD s=11600,458 d=23200,916 l=40 w=400 x=-20051 y=-24738 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_2.D1 divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=-11012 y=69820 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD3 a_26912_n25970# divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=27166 y=-25969 sky130_fd_pr__nfet_01v8
x OUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=19542 y=-39212 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a4 a_54958_n25660# VDD VDD s=17400,658 d=34800,1316 l=40 w=600 x=55016 y=-25659 sky130_fd_pr__pfet_01v8
x D12 a_n21954_n35975# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-21503 y=-35974 sky130_fd_pr__pfet_01v8
x a_n7439_1488# a_n9457_1489# VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=-6774 y=767 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_2.D1 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=37810 y=-59245 sky130_fd_pr__pfet_01v8
x divider_top_3.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT divider_top_3.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_3.DFF_MAG_0.TG_MAGIC_2.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=16604 y=-60476 sky130_fd_pr__pfet_01v8
x OUT VSS divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=21330 y=-38174 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.OUT VSS divider_top_1.MUX_1_1.IN2 VSS s=2900,158 d=2900,158 l=40 w=100 x=-14296 y=-36125 sky130_fd_pr__nfet_01v8
x divider_top_2.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_2.LD divider_top_2.DFF_MAG_0.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-12658 y=45914 sky130_fd_pr__nfet_01v8
x divider_top_1.P0 VSS a_n18417_n41622# VSS s=8700,358 d=8700,358 l=40 w=300 x=-18260 y=-41621 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_0.TG_ANALOG_MUX_0.inverter_0.OUT ANALOG_MUX_MAG_0.OUT DN_INPUT VDD s=5800,258 d=5800,258 l=40 w=200 x=6170 y=-1751 sky130_fd_pr__pfet_01v8
x F_IN divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-9090 y=52353 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a3 VDD s=5800,316 d=2900,158 l=40 w=100 x=36717 y=-41833 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_0.Q VDD divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.IN VDD s=5800,258 d=11600,516 l=40 w=200 x=-14002 y=-40114 sky130_fd_pr__pfet_01v8
x a_51799_n4132# ANALOG_MUX_MAG_6.IN_1 VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=55141 y=-3323 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_0.TG_MAGIC_2.inverter_0.OUT divider_top_3.DivideBy2_magic_0.inverter_2.IN divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-12559 y=-59528 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_0.VOUT a_339_n55824# a_890_n56462# VSS s=17400,716 d=8700,358 l=40 w=300 x=850 y=-56461 sky130_fd_pr__nfet_01v8
x a_5564_n21262# VSS a_5651_n21660# VSS s=11600,516 d=11600,516 l=40 w=200 x=5611 y=-21659 sky130_fd_pr__nfet_01v8
x D16 a_n5740_n62043# divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_0.B VDD s=11600,516 d=5800,258 l=40 w=200 x=-5681 y=-62042 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a4 VSS a_82327_n26151# VSS s=17400,716 d=8700,358 l=40 w=300 x=82287 y=-26150 sky130_fd_pr__nfet_01v8
x divider_top_1.MUX_1_0.IN1 VSS a_n17418_n43596# VSS s=8700,358 d=8700,358 l=40 w=300 x=-17261 y=-43595 sky130_fd_pr__nfet_01v8
x divider_top_1.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_1.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=12296 y=-42730 sky130_fd_pr__nfet_01v8
x a_91429_7085# a_90997_7085# a_91597_6919# VSS s=30240,1004 d=30240,1004 l=168 w=0 x=91429 y=7085 sky130_fd_pr__res_xhigh_po_0p35
x divider_top_0.7b_counter_new_0.LD1 a_53421_n22533# divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=53675 y=-22532 sky130_fd_pr__nfet_01v8
x VSS a_n740_n62043# divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_1.B VDD s=11600,516 d=5800,258 l=40 w=200 x=-681 y=-62042 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=55751 y=-4131 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_1.inverter_2.IN divider_top_1.DivideBy2_magic_1.TG_MAGIC_1.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-11596 y=-35187 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_4.TG_ANALOG_MUX_1.inverter_0.OUT ANALOG_MUX_MAG_4.IN_1 ANALOG_MUX_MAG_4.OUT VDD s=11600,516 d=5800,258 l=40 w=200 x=6057 y=2013 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.inverter_2_0.VIN VSS divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a3 VSS s=2900,158 d=5800,316 l=40 w=100 x=72979 y=-41986 sky130_fd_pr__nfet_01v8
x VCO_0.Divide_By_2_magic_0.CLK VDD VCO_0.Divide_By_2_magic_0.TG_MAGIC_2.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=43010 y=2735 sky130_fd_pr__pfet_01v8
x divider_top_0.CLK VSS divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK VSS s=2900,158 d=2900,158 l=40 w=100 x=-1795 y=-24728 sky130_fd_pr__nfet_01v8
x VSS VDD a_n19018_n59441# VDD s=23200,916 d=11600,458 l=40 w=400 x=-19057 y=-59440 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_0.TG_MAGIC_1.inverter_0.OUT divider_top_3.DivideBy2_magic_0.TG_MAGIC_1.IN divider_top_3.DivideBy2_magic_0.TG_MAGIC_1.OUT VDD s=2900,158 d=5800,316 l=40 w=100 x=-8857 y=-58140 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a3 a_n12762_70706# VSS VSS s=8700,358 d=17400,716 l=40 w=300 x=-12735 y=70366 sky130_fd_pr__nfet_01v8
x divider_top_1.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT divider_top_1.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_1.DFF_MAG_0.TG_MAGIC_3.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=15291 y=-43753 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-2885 y=-38563 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_0.TG_ANALOG_MUX_1.inverter_0.OUT ANALOG_MUX_MAG_0.IN_1 ANALOG_MUX_MAG_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=6464 y=-676 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.inverter_2_0.VIN VSS divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a4 VSS s=5800,316 d=2900,158 l=40 w=100 x=73790 y=-37373 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=47478 y=-59285 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD2 divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=62553 y=-20900 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_3.D1 VSS divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.IN1 VSS s=17400,716 d=17400,716 l=40 w=300 x=50368 y=-57496 sky130_fd_pr__nfet_01v8
x F_IN divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-8660 y=56840 sky130_fd_pr__nfet_01v8
x divider_top_2.Q7 VSS divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.NOR_MAGIC_1.VOUT VSS s=11600,516 d=5800,258 l=40 w=200 x=-10624 y=50831 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_1.inverter_0.OUT VSS ANALOG_MUX_MAG_1.TG_ANALOG_MUX_1.inverter_0.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=-2295 y=1557 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.IN1 VSS a_86752_n58624# VSS s=8700,358 d=8700,358 l=40 w=300 x=86908 y=-58623 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=37312 y=-24544 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.inverter_2_0.VIN VSS divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a3 VSS s=5800,316 d=2900,158 l=40 w=100 x=-11947 y=87491 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-10935 y=106593 sky130_fd_pr__pfet_01v8
x VSS a_n8521_10620# divider_top_2.AND_1_0.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=-8520 y=10874 sky130_fd_pr__nfet_01v8
x D3 a_5564_n24736# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=6991 y=-25089 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=22968 y=-56285 sky130_fd_pr__nfet_01v8
x divider_top_2.P2 VSS divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.IN VSS s=2900,158 d=5800,316 l=40 w=100 x=-10539 y=26486 sky130_fd_pr__nfet_01v8
x Tapered_Buffer_mag_5.IN VSS Tapered_Buffer_mag_3.IN VSS s=2900,158 d=5800,316 l=40 w=100 x=46017 y=1887 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_1.B VSS a_n11008_36336# VSS s=8700,358 d=17400,716 l=40 w=300 x=-11007 y=36688 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a3 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=85509 y=-25157 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD1 divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=72200 y=-40927 sky130_fd_pr__pfet_01v8
x D2 VSS a_44215_n26020# VSS s=8700,358 d=8700,358 l=40 w=300 x=44371 y=-26019 sky130_fd_pr__nfet_01v8
x a_46564_n39444# VSS divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.VOUT VSS s=17400,716 d=17400,716 l=40 w=300 x=46962 y=-39443 sky130_fd_pr__nfet_01v8
x a_52002_1826# VSS OUTB VSS s=11600,458 d=11600,458 l=60 w=400 x=53830 y=1826 sky130_fd_pr__nfet_01v8
x D3 a_5869_n21054# divider_top_0.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.C VDD s=11600,516 d=5800,258 l=40 w=200 x=5927 y=-21053 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.IN divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=-2274 y=-38513 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a3 a_38306_n56904# a_38404_n57516# VDD s=34800,1316 d=17400,658 l=40 w=600 x=38575 y=-56903 sky130_fd_pr__pfet_01v8
x S5 VSS ANALOG_MUX_MAG_3.TG_ANALOG_MUX_0.inverter_0.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=21254 y=-866 sky130_fd_pr__nfet_01v8
x divider_top_0.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_0.MUX_1_0.a3 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-18251 y=-25337 sky130_fd_pr__nfet_01v8
x OUTB divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-296 y=-55736 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-26819 y=-35520 sky130_fd_pr__nfet_01v8
x divider_top_0.MUX_1_2.SEL divider_top_0.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=-18762 y=-20567 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_4.D1 VSS divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.IN1 VSS s=17400,716 d=17400,716 l=40 w=300 x=58165 y=-22760 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_1.TG_MAGIC_1.OUT VSS divider_top_3.DivideBy2_magic_1.inverter_2.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-10697 y=-54236 sky130_fd_pr__nfet_01v8
x a_n9457_1489# a_n13363_1489# VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=-7718 y=767 sky130_fd_pr__nfet_01v8
x divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_0.MUX_1_1.IN2 VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-14700 y=-19914 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.inverter_2_0.VIN VSS divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a4 VSS s=5800,316 d=2900,158 l=40 w=100 x=32344 y=-24333 sky130_fd_pr__nfet_01v8
x a_7724_1857# VSS a_8252_1049# VSS s=11600,458 d=11600,458 l=60 w=400 x=8192 y=1049 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.C a_3900_n25127# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=5128 y=-25100 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_1.B VDD divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT VDD s=8700,358 d=8700,358 l=40 w=300 x=4678 y=-59777 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=72979 y=-41755 sky130_fd_pr__pfet_01v8
x D0 VDD divider_top_0.MUX_1_1.a1 VDD s=11600,516 d=5800,258 l=40 w=200 x=-14041 y=-22472 sky130_fd_pr__pfet_01v8
x divider_top_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_0.P0 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=16041 y=-25859 sky130_fd_pr__pfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=34260 y=50232 sky130_fd_pr__cap_mim_m3_1
x divider_top_1.MUX_1_0.AND_1_0.inverter_2_0.VIN VSS divider_top_1.MUX_1_0.a3 VSS s=5800,316 d=2900,158 l=40 w=100 x=-17651 y=-41928 sky130_fd_pr__nfet_01v8
x a_3303_n19041# a_3055_n19409# divider_top_0.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.B VSS s=11600,516 d=11600,516 l=40 w=200 x=3377 y=-19408 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD1 divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=54996 y=-59121 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.VOUT a_84229_n21844# a_84229_n22640# VDD s=29000,1116 d=14500,558 l=40 w=500 x=84556 y=-21843 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.NAND_MAGIC_0.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=21525 y=-39197 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.CLK divider_top_1.DivideBy2_magic_1.TG_MAGIC_0.inverter_0.OUT VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=-9559 y=-36125 sky130_fd_pr__nfet_01v8
x a_n8523_13581# divider_top_2.MUX_1_2.SEL VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-7788 y=13679 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=100 w=400 x=31324 y=2096 sky130_fd_pr__nfet_01v8
x a_51799_n1085# VDD OUT VDD s=11600,458 d=11600,458 l=60 w=400 x=56675 y=-276 sky130_fd_pr__pfet_01v8
x divider_top_0.Q1 a_5641_n19409# divider_top_0.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.A VSS s=11600,516 d=11600,516 l=40 w=200 x=6671 y=-19408 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a3 VDD s=5800,316 d=2900,158 l=40 w=100 x=-11716 y=87393 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.VOUT a_n9190_99906# VDD VDD s=29000,1116 d=29000,1116 l=40 w=500 x=-8367 y=99678 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_1.TG_MAGIC_0.inverter_0.OUT divider_top_1.DivideBy2_magic_1.TG_MAGIC_1.OUT divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.OUT VDD s=2900,158 d=5800,316 l=40 w=100 x=-10268 y=-36490 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.NOR_MAGIC_1.VOUT a_19922_n40866# a_20232_n40865# VSS s=8700,358 d=17400,716 l=40 w=300 x=20388 y=-40864 sky130_fd_pr__nfet_01v8
x divider_top_0.P3 divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-6924 y=-22352 sky130_fd_pr__pfet_01v8
x divider_top_3.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_3.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_3.DFF_MAG_0.TG_MAGIC_3.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=15994 y=-61449 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=-3820 y=-41699 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT VDD divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_0.VOUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-11547 y=34376 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.CLK VDD divider_top_2.DivideBy2_magic_0.TG_MAGIC_0.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-11310 y=22957 sky130_fd_pr__pfet_01v8
x divider_top_0.CLK divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-3583 y=-23790 sky130_fd_pr__pfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=18300 y=22172 sky130_fd_pr__cap_mim_m3_1
x divider_top_3.7b_counter_new_0.LD1 divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.inverter_2_0.VIN a_54814_n60688# VSS s=8700,358 d=17400,716 l=40 w=300 x=55166 y=-60687 sky130_fd_pr__nfet_01v8
x VDD VDD VDD VDD d=11600,516 l=100 w=200 x=32622 y=1784 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD1 divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a1 VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=59056 y=-59152 sky130_fd_pr__pfet_01v8
x VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.CLK VDD VCO_0.Divide_By_2_magic_0.TG_MAGIC_0.inverter_0.OUT VDD s=11600,516 d=5800,258 l=40 w=200 x=40114 y=2735 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.inverter_0.OUT divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-6282 y=-20949 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.IN divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-2580 y=-21922 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD1 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=54399 y=-37557 sky130_fd_pr__pfet_01v8
x OUT divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=27774 y=-38570 sky130_fd_pr__pfet_01v8
x divider_top_2.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_2.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-12608 y=45107 sky130_fd_pr__nfet_01v8
x F_IN divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=-11197 y=31419 sky130_fd_pr__nfet_01v8
x F_IN divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-8391 y=27738 sky130_fd_pr__nfet_01v8
x S7 divider_top_0.CLK F_IN VSS s=5800,258 d=11600,516 l=40 w=200 x=64621 y=-3766 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_6.D1 a_n10398_105632# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=-10397 y=105690 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=-7503 y=28794 sky130_fd_pr__pfet_01v8
x VCO_0.INV_1_mag_2.IN VCO_0.INV_1_mag_2.OUT VSS VSS s=11600,458 d=11600,458 l=100 w=400 x=30850 y=2096 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a1 a_55813_n58714# divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=56067 y=-58713 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK VDD divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-5377 y=-21034 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=24169 y=-22621 sky130_fd_pr__pfet_01v8
x PFD_0.PFD_UP_0/PFD_INV_0.IN VDD PFD_0.PFD_UP_0/PFD_INV_2.IN VDD s=10440,476 d=10440,476 l=60 w=180 x=1882 y=1043 sky130_fd_pr__pfet_01v8
x divider_top_1.MUX_1_1.AND_1_1.inverter_2_0.VIN VSS divider_top_1.MUX_1_1.a4 VSS s=2900,158 d=5800,316 l=40 w=100 x=-11467 y=-39064 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.VOUT a_n9147_109099# divider_top_2.7b_counter_new_0.mod_dff_magic_6.D1 VSS s=14500,558 d=29000,1116 l=40 w=500 x=-9146 y=109157 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_0.CLK VDD divider_top_2.DivideBy2_magic_0.TG_MAGIC_1.inverter_0.OUT VDD s=5800,258 d=11600,516 l=40 w=200 x=-9992 y=22149 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.3_in_and_out_p3 VSS a_n202_n21760# VSS s=8700,358 d=17400,716 l=40 w=300 x=166 y=-21758 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=65332 y=-59185 sky130_fd_pr__pfet_01v8
x a_339_n55824# VDD divider_top_3.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_0.VOUT VDD s=11600,516 d=5800,258 l=40 w=200 x=339 y=-55753 sky130_fd_pr__pfet_01v8
x a_28555_n26256# VDD divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.VOUT VDD s=34800,1316 d=34800,1316 l=40 w=600 x=29036 y=-25643 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a1 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=54674 y=-21095 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN VDD divider_top_1.LD VDD s=5800,258 d=5800,258 l=40 w=200 x=22035 y=-41465 sky130_fd_pr__pfet_01v8
x a_89157_7915# a_88725_7749# a_89325_7915# VSS s=30240,1004 d=30240,1004 l=168 w=0 x=89157 y=7915 sky130_fd_pr__res_xhigh_po_0p35
x divider_top_3.7b_counter_new_0.LD1 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=76865 y=-59069 sky130_fd_pr__pfet_01v8
x divider_top_1.Q7 a_n5999_n35632# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-5011 y=-35393 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-7482 y=106601 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_4.inverter_0.OUT ANALOG_MUX_MAG_4.OUT ANALOG_MUX_MAG_4.IN_1 VSS s=5800,258 d=5800,258 l=40 w=200 x=6351 y=1667 sky130_fd_pr__nfet_01v8
x a_n15003_n16599# DIV_OUT VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=-10066 y=-15727 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.inverter_2_0.VIN VSS divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a4 VSS s=5800,316 d=2900,158 l=40 w=100 x=-7318 y=61997 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-26819 y=-36346 sky130_fd_pr__nfet_01v8
x divider_top_0.DivideBy2_magic_1.TG_MAGIC_1.inverter_0.OUT divider_top_0.DivideBy2_magic_1.TG_MAGIC_1.IN divider_top_0.DivideBy2_magic_1.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-10650 y=-18511 sky130_fd_pr__pfet_01v8
x a_5554_n19011# a_5543_n18803# divider_top_0.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.A VDD s=11600,516 d=5800,258 l=40 w=200 x=5601 y=-18802 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.NAND_MAGIC_0.OUT divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT VDD s=5800,316 d=2900,158 l=40 w=100 x=-9075 y=53650 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.inverter_2_0.VIN VSS divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a3 VSS s=2900,158 d=5800,316 l=40 w=100 x=59443 y=-60211 sky130_fd_pr__nfet_01v8
x OUT VSS divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=23418 y=-38832 sky130_fd_pr__nfet_01v8
x OUTB divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.IN divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-3879 y=-56624 sky130_fd_pr__nfet_01v8
x VSS VSS divider_top_1.3AND_MAGIC_0.C VSS s=11600,516 d=5800,258 l=40 w=200 x=-19662 y=-41821 sky130_fd_pr__nfet_01v8
x a_n6697_n26957# VDD a_n7457_n27341# VDD s=11600,516 d=5800,258 l=40 w=200 x=-6622 y=-27340 sky130_fd_pr__pfet_01v8
x a_n9240_64651# VDD divider_top_2.7b_counter_new_0.mod_dff_magic_1.D1 VDD s=29000,1116 d=29000,1116 l=40 w=500 x=-8417 y=64651 sky130_fd_pr__pfet_01v8
x a_8724_1049# UP_OUT VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=12302 y=1857 sky130_fd_pr__pfet_01v8
x F_IN divider_top_2.DFF_MAG_0.TG_MAGIC_3.CLK VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-12328 y=44029 sky130_fd_pr__pfet_01v8
x VCO_0.Divide_By_2_magic_0.CLK VCO_0.Divide_By_2_magic_0.TG_MAGIC_2.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=43108 y=2735 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a3 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=67690 y=-41803 sky130_fd_pr__pfet_01v8
x F_IN divider_top_2.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=-13266 y=45719 sky130_fd_pr__nfet_01v8
x OUT divider_top_1.DFF_MAG_0.TG_MAGIC_3.CLK VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=11610 y=-42450 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD1 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a1 VDD s=11600,516 d=5800,258 l=40 w=200 x=48665 y=-41075 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT VDD divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=-4224 y=-21034 sky130_fd_pr__pfet_01v8
x divider_top_0.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD divider_top_0.MUX_1_1.a4 VDD s=5800,316 d=2900,158 l=40 w=100 x=-12459 y=-22242 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_1.CLK divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.CLK VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-8873 y=-36125 sky130_fd_pr__nfet_01v8
x a_88021_8081# a_87589_7915# a_88189_8081# VSS s=30240,1004 d=30240,1004 l=168 w=0 x=88021 y=8081 sky130_fd_pr__res_xhigh_po_0p35
x VSS a_n5904_30914# VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=-5877 y=32294 sky130_fd_pr__nfet_01v8
x a_n7439_1488# VDD a_n9457_1489# VDD s=11600,458 d=11600,458 l=60 w=400 x=-6730 y=1575 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.VOUT VDD a_n8418_63770# VDD s=29000,1116 d=14500,558 l=40 w=500 x=-8417 y=63730 sky130_fd_pr__pfet_01v8
x a_8683_n1707# DN_OUT VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=14621 y=-898 sky130_fd_pr__pfet_01v8
x S3 ANALOG_MUX_MAG_0.OUT DN_INPUT VSS s=5800,258 d=5800,258 l=40 w=200 x=6170 y=-1405 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK VDD divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-4679 y=-37625 sky130_fd_pr__pfet_01v8
x S3 VSS ANALOG_MUX_MAG_0.inverter_0.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=4576 y=-956 sky130_fd_pr__nfet_01v8
x divider_top_0.DivideBy2_magic_1.CLK divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.CLK VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=-9767 y=-19534 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_1.D1 a_n10465_61224# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=-10464 y=61282 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.IN VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=-8052 y=54684 sky130_fd_pr__nfet_01v8
x divider_top_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_0.DFF_MAG_0.TG_MAGIC_3.IN VSS s=5800,316 d=2900,158 l=40 w=100 x=14201 y=-26747 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.VOUT a_58359_n56667# a_58359_n57463# VDD s=29000,1116 d=14500,558 l=40 w=500 x=58686 y=-56666 sky130_fd_pr__pfet_01v8
x F_IN VDD divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK VDD s=5800,258 d=11600,516 l=40 w=200 x=-9090 y=52451 sky130_fd_pr__pfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=34260 y=61456 sky130_fd_pr__cap_mim_m3_1
x divider_top_3.Q3 VDD a_18866_n57204# VDD s=34800,1316 d=17400,658 l=40 w=600 x=18826 y=-57203 sky130_fd_pr__pfet_01v8
x divider_top_0.CLK divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-3387 y=-24070 sky130_fd_pr__nfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=60860 y=78292 sky130_fd_pr__cap_mim_m3_1
x divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a3 VDD s=5800,316 d=2900,158 l=40 w=100 x=76353 y=-41786 sky130_fd_pr__pfet_01v8
x divider_top_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_0.DFF_MAG_0.TG_MAGIC_1.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=13439 y=-26797 sky130_fd_pr__nfet_01v8
x divider_top_1.P0 VDD divider_top_1.DFF_MAG_0.TG_MAGIC_3.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=16935 y=-43768 sky130_fd_pr__pfet_01v8
x divider_top_1.Q5 divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=73181 y=-37603 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.NAND_MAGIC_0.OUT divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=20729 y=-22191 sky130_fd_pr__nfet_01v8
x divider_top_0.CLK VSS divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-5181 y=-24728 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.IN divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT VDD s=5800,316 d=2900,158 l=40 w=100 x=-4974 y=-40296 sky130_fd_pr__pfet_01v8
x divider_top_2.MUX_1_1.IN2 VSS divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.IN VSS s=5800,316 d=2900,158 l=40 w=100 x=-5345 y=18220 sky130_fd_pr__nfet_01v8
x divider_top_0.CLK a_35360_n22528# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=35418 y=-22527 sky130_fd_pr__nfet_01v8
x D15 a_6262_n41327# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=7689 y=-41680 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD1 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=72502 y=-37474 sky130_fd_pr__pfet_01v8
x mirror_mag_0.ITAIL_SINK VDD mirror_mag_0.ITAIL_SINK VDD s=5800,258 d=11600,516 l=200 w=200 x=14785 y=9921 sky130_fd_pr__pfet_01v8_lvt
x a_51799_n1085# VSS OUT VSS s=11600,458 d=11600,458 l=60 w=400 x=53863 y=-1084 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a4 a_72873_n22124# VDD VDD s=17400,658 d=34800,1316 l=40 w=600 x=72931 y=-22123 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=75949 y=-25195 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a1 divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.inverter_2_0.VIN a_63864_n40537# VSS s=8700,358 d=17400,716 l=40 w=300 x=64216 y=-40536 sky130_fd_pr__nfet_01v8
x divider_top_0.P0 a_n8829_n19281# a_n8675_n19007# VDD s=17400,658 d=34800,1316 l=40 w=600 x=-8518 y=-19006 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_1.CLK divider_top_3.DivideBy2_magic_1.inverter_2.IN divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-12755 y=-54186 sky130_fd_pr__nfet_01v8
x OUT VSS divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-2787 y=-40661 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.3_in_and_out_p3 a_n8255_32349# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-7520 y=33479 sky130_fd_pr__pfet_01v8
x D14 VSS a_44913_n42611# VSS s=8700,358 d=8700,358 l=40 w=300 x=45069 y=-42610 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.CLK VDD divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.inverter_0.OUT VDD s=5800,258 d=11600,516 l=40 w=200 x=-13165 y=-35187 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a4 a_n12063_97025# VDD VDD s=17400,658 d=34800,1316 l=40 w=600 x=-12062 y=97083 sky130_fd_pr__pfet_01v8
x a_51327_n1085# VDD a_51799_n1085# VDD s=11600,458 d=11600,458 l=60 w=400 x=53831 y=-276 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=14287 y=-1706 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=37812 y=-59944 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=14446 y=1049 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.NOR_MAGIC_0.VOUT a_20723_n59584# a_20935_n58976# VSS s=17400,716 d=8700,358 l=40 w=300 x=21302 y=-58975 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a1 divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=64927 y=-55731 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_1.CLK divider_top_1.DivideBy2_magic_1.TG_MAGIC_1.OUT divider_top_1.DivideBy2_magic_1.TG_MAGIC_1.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-9658 y=-35517 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a3 a_37701_n39405# a_37603_n38793# VDD s=17400,658 d=34800,1316 l=40 w=600 x=37970 y=-38792 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.NAND_MAGIC_0.OUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=21035 y=-38782 sky130_fd_pr__nfet_01v8
x divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.CLK VDD divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-14059 y=-18596 sky130_fd_pr__pfet_01v8
x divider_top_0.MUX_1_2.AND_1_1.inverter_2_0.VIN VSS divider_top_0.MUX_1_2.a4 VSS s=5800,316 d=2900,158 l=40 w=100 x=-17350 y=-21497 sky130_fd_pr__nfet_01v8
x D2 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=47941 y=-25513 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_0.CLK divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.CLK VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=-8366 y=-59543 sky130_fd_pr__pfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=18300 y=33396 sky130_fd_pr__cap_mim_m3_1
x divider_top_0.DivideBy2_magic_0.CLK VDD divider_top_0.DivideBy2_magic_0.TG_MAGIC_2.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-13055 y=-24841 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=60540 y=-59282 sky130_fd_pr__pfet_01v8
x divider_top_1.Q1 VDD a_6557_n43932# VDD s=5800,258 d=5800,258 l=40 w=200 x=7271 y=-43931 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT VDD divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=-3526 y=-37625 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.CLK VDD divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.inverter_0.OUT VDD s=11600,516 d=5800,258 l=40 w=200 x=-13557 y=-40114 sky130_fd_pr__pfet_01v8
x divider_top_0.Q3 a_54420_n20559# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=54478 y=-20558 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.inverter_2_0.VIN VSS divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a3 VSS s=2900,158 d=5800,316 l=40 w=100 x=36321 y=-22020 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a1 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=38006 y=-59245 sky130_fd_pr__pfet_01v8
x PFD_0.PFD_UP_0/PFD_INV_0.OUT PFD_0.PFD_UP_1/PFD_INV_2.IN VSS VSS s=3480,178 d=3480,178 l=60 w=120 x=2111 y=2002 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=-10935 y=106691 sky130_fd_pr__pfet_01v8
x VSS divider_top_2.AND_1_0.inverter_2_0.VIN a_n8521_10620# VSS s=8700,358 d=17400,716 l=40 w=300 x=-8520 y=10972 sky130_fd_pr__nfet_01v8
x D12 VSS divider_top_1.MUX_1_1.a1 VSS s=5800,258 d=11600,516 l=40 w=200 x=-13049 y=-39393 sky130_fd_pr__nfet_01v8
x a_8252_1049# a_8724_1049# VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=9018 y=1049 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a1 divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=33332 y=-59265 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=64135 y=-21030 sky130_fd_pr__pfet_01v8
x divider_top_3.Q4 a_19807_n59550# divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.NOR_MAGIC_0.VOUT VDD s=11600,458 d=23200,916 l=40 w=400 x=20174 y=-59549 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.inverter_2_0.VIN VSS divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a4 VSS s=5800,316 d=2900,158 l=40 w=100 x=60246 y=-59051 sky130_fd_pr__nfet_01v8
x divider_top_3.DFF_MAG_0.TG_MAGIC_3.OUT VSS divider_top_3.P0 VSS s=2900,158 d=2900,158 l=40 w=100 x=17540 y=-60841 sky130_fd_pr__nfet_01v8
x divider_top_3.MUX_1_1.IN2 VDD divider_top_3.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=-12666 y=-56245 sky130_fd_pr__pfet_01v8
x a_n28666_n57678# OUT_USB VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=-27831 y=-55691 sky130_fd_pr__pfet_01v8
x divider_top_2.Q2 a_n5878_35954# divider_top_2.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.B VSS s=11600,516 d=11600,516 l=40 w=200 x=-5877 y=36984 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_0.OUT a_15492_9147# VSS VSS s=4872,284 d=4872,284 l=60 w=84 x=16033 y=8900 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_0.D1 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=83142 y=-59129 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT VDD divider_top_3.P2 VDD s=5800,258 d=5800,258 l=40 w=200 x=-5719 y=-59810 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a3 a_29261_n39394# VSS VSS s=8700,358 d=17400,716 l=40 w=300 x=29319 y=-39393 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=23223 y=-38224 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=32239 y=-41853 sky130_fd_pr__pfet_01v8
x OUT VSS divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK VSS s=2900,158 d=2900,158 l=40 w=100 x=-1097 y=-41319 sky130_fd_pr__nfet_01v8
x F_IN divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_0.inverter_0.OUT VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=-7783 y=30537 sky130_fd_pr__nfet_01v8
x a_7704_n53743# a_6944_n53505# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=7876 y=-53504 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a3 VDD s=5800,316 d=2900,158 l=40 w=100 x=82049 y=-41717 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.IN1 VSS a_58778_n40634# VSS s=8700,358 d=8700,358 l=40 w=300 x=58934 y=-40633 sky130_fd_pr__nfet_01v8
x a_n26846_n39533# OUT_CORE VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=-26011 y=-34714 sky130_fd_pr__pfet_01v8
x F_IN divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=-11577 y=27837 sky130_fd_pr__pfet_01v8
x mirror_mag_0.ITAIL_SRC VSS mirror_mag_0.ITAIL_SRC VSS s=5800,258 d=5800,258 l=200 w=200 x=16018 y=9668 sky130_fd_pr__nfet_01v8_lvt
x divider_top_0.7b_counter_new_0.LD3 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=35640 y=-20961 sky130_fd_pr__pfet_01v8
x S5 VDD ANALOG_MUX_MAG_3.TG_ANALOG_MUX_0.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=21058 y=-1246 sky130_fd_pr__pfet_01v8
x divider_top_3.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT divider_top_3.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_3.DFF_MAG_0.TG_MAGIC_1.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=13294 y=-61864 sky130_fd_pr__pfet_01v8
x OUT VSS divider_top_1.DFF_MAG_0.TG_MAGIC_3.CLK VSS s=2900,158 d=5800,316 l=40 w=100 x=11708 y=-42730 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_6.TG_ANALOG_MUX_0.inverter_0.OUT F_IN divider_top_0.CLK VDD s=5800,258 d=5800,258 l=40 w=200 x=64131 y=-4112 sky130_fd_pr__pfet_01v8
x divider_top_0.CLK VDD divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VDD s=5800,258 d=11600,516 l=40 w=200 x=22720 y=-22621 sky130_fd_pr__pfet_01v8
x divider_top_1.3AND_MAGIC_0.A a_n22209_n44044# a_n21658_n43410# VSS s=17400,716 d=8700,358 l=40 w=300 x=-21697 y=-43409 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.A VDD a_4598_n37704# VDD s=11600,516 d=5800,258 l=40 w=200 x=5336 y=-37633 sky130_fd_pr__pfet_01v8
x D7 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=-11932 y=63951 sky130_fd_pr__pfet_01v8
x a_n26846_n40477# VDD a_n26846_n39533# VDD s=11600,458 d=11600,458 l=60 w=400 x=-26011 y=-38856 sky130_fd_pr__pfet_01v8
x a_15492_9147# VDD a_15188_9347# VDD s=5800,258 d=5800,258 l=200 w=200 x=15588 y=9663 sky130_fd_pr__pfet_01v8_lvt
x divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=29676 y=-37671 sky130_fd_pr__pfet_01v8
x a_90293_7085# a_89861_6919# a_90461_7085# VSS s=30240,1004 d=30240,1004 l=168 w=0 x=90293 y=7085 sky130_fd_pr__res_xhigh_po_0p35
x divider_top_0.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_0.MUX_1_2.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-17350 y=-21266 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_0.TG_MAGIC_1.inverter_0.OUT divider_top_1.DivideBy2_magic_0.TG_MAGIC_1.OUT divider_top_1.DivideBy2_magic_0.TG_MAGIC_1.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-9854 y=-40029 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_0.CLK divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.CLK VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=-10930 y=23545 sky130_fd_pr__nfet_01v8
x divider_top_3.MUX_1_2.a3 a_n16169_n55359# a_n16071_n54447# VDD s=34800,1316 d=17400,658 l=40 w=600 x=-15899 y=-55358 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_1.CLK divider_top_2.DivideBy2_magic_1.TG_MAGIC_2.inverter_0.OUT VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=-6383 y=19963 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD1 divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=46002 y=-55702 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_4.inverter_0.OUT ANALOG_MUX_MAG_4.IN_1 ANALOG_MUX_MAG_4.OUT VSS s=5800,258 d=5800,258 l=40 w=200 x=6449 y=1667 sky130_fd_pr__nfet_01v8
x divider_top_1.Q3 a_7011_n37883# VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=7998 y=-38250 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-11716 y=87491 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.VOUT a_66410_n38490# a_66410_n39286# VDD s=29000,1116 d=14500,558 l=40 w=500 x=66737 y=-38489 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN divider_top_3.LD VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=22836 y=-59196 sky130_fd_pr__nfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=82140 y=78292 sky130_fd_pr__cap_mim_m3_1
x S2 VDD ANALOG_MUX_MAG_4.inverter_0.OUT VDD s=5800,258 d=11600,516 l=40 w=200 x=4953 y=2013 sky130_fd_pr__pfet_01v8
x a_74364_n60891# VDD divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.VOUT VDD s=34800,1316 d=34800,1316 l=40 w=600 x=74845 y=-60278 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD2 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=66813 y=-40975 sky130_fd_pr__pfet_01v8
x VDD a_32652_n28# VSS VSS s=5800,258 d=5800,258 l=100 w=200 x=33658 y=-27 sky130_fd_pr__nfet_01v8
x divider_top_2.MUX_1_1.AND_1_1.inverter_2_0.VIN VSS divider_top_2.MUX_1_1.a4 VSS s=5800,316 d=2900,158 l=40 w=100 x=-8942 y=20951 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_0.VOUT VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=-11547 y=34474 sky130_fd_pr__pfet_01v8
x VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.OUT Tapered_Buffer_mag_5.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=44851 y=2455 sky130_fd_pr__nfet_01v8
x divider_top_3.Q3 VDD a_7714_n59408# VDD s=11600,516 d=5800,258 l=40 w=200 x=8603 y=-59791 sky130_fd_pr__pfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=71500 y=10948 sky130_fd_pr__cap_mim_m3_1
x divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a4 VDD a_65121_n56843# VDD s=34800,1316 d=17400,658 l=40 w=600 x=65081 y=-56842 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_1.MUX_1_1.IN2 VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-14002 y=-36505 sky130_fd_pr__pfet_01v8
x VCO_0.Divide_By_2_magic_0.TG_MAGIC_2.inverter_0.OUT VCO_0.Divide_By_2_magic_0.inverter_2.IN VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.OUT VDD s=5800,316 d=2900,158 l=40 w=100 x=43523 y=2820 sky130_fd_pr__pfet_01v8
x divider_top_2.MUX_1_0.SEL VDD divider_top_2.MUX_1_0.a1 VDD s=11600,516 d=5800,258 l=40 w=200 x=-12965 y=14282 sky130_fd_pr__pfet_01v8
x divider_top_0.AND_1_0.inverter_2_0.VIN VDD divider_top_0.AND_1_0.VOUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-21633 y=-21313 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-2921 y=-56016 sky130_fd_pr__nfet_01v8
x divider_top_2.DFF_MAG_0.TG_MAGIC_3.CLK VSS divider_top_2.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=-12608 y=45205 sky130_fd_pr__nfet_01v8
x F_IN VSS divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK VSS s=2900,158 d=2900,158 l=40 w=100 x=-11197 y=31517 sky130_fd_pr__nfet_01v8
x F_IN divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.IN divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-8391 y=27836 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.inverter_0.OUT divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.IN divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-2580 y=-22337 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN VSS divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.IN VSS s=5800,316 d=2900,158 l=40 w=100 x=-10539 y=28794 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT VDD divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=-7503 y=28892 sky130_fd_pr__pfet_01v8
x VCO_0.INV_1_mag_5.IN VSS VCO_0.INV_1_mag_5.OUT VSS s=23200,916 d=11600,458 l=100 w=400 x=35111 y=2118 sky130_fd_pr__nfet_01v8
x divider_top_0.CLK VSS divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=20828 y=-21583 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT VSS divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN VSS s=5800,316 d=2900,158 l=40 w=100 x=21371 y=-22241 sky130_fd_pr__nfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=87460 y=67068 sky130_fd_pr__cap_mim_m3_1
x divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=45874 y=-41872 sky130_fd_pr__pfet_01v8
x divider_top_1.Q2 a_45920_n37184# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=45978 y=-37183 sky130_fd_pr__nfet_01v8
x divider_top_1.Q6 a_n4161_n36000# divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_0.A VSS s=11600,516 d=11600,516 l=40 w=200 x=-3130 y=-35999 sky130_fd_pr__nfet_01v8
x a_n5904_25914# VSS a_n5878_25954# VSS s=11600,516 d=11600,516 l=40 w=200 x=-5877 y=25914 sky130_fd_pr__nfet_01v8
x divider_top_0.Q2 a_17465_n22502# a_17775_n22502# VDD s=34800,1316 d=17400,658 l=40 w=600 x=17735 y=-22501 sky130_fd_pr__pfet_01v8
x divider_top_2.Q2 a_n5904_36690# VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=-5877 y=37603 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-3387 y=-21972 sky130_fd_pr__nfet_01v8
x a_74372_n57438# VSS divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.VOUT VSS s=17400,716 d=17400,716 l=40 w=300 x=74770 y=-57437 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a4 a_63712_n25594# VDD VDD s=17400,658 d=34800,1316 l=40 w=600 x=63770 y=-25593 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.IN1 VSS a_32980_n58729# VSS s=8700,358 d=8700,358 l=40 w=300 x=33136 y=-58728 sky130_fd_pr__nfet_01v8
x divider_top_3.OUT1 VDD a_n28666_n59094# VDD s=23200,916 d=11600,458 l=60 w=400 x=-27831 y=-59621 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.CLK VSS divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.inverter_0.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=-12854 y=-53578 sky130_fd_pr__nfet_01v8
x divider_top_1.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_1.MUX_1_2.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-16652 y=-37857 sky130_fd_pr__pfet_01v8
x a_n13363_1489# PRE_SCALAR VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=-10294 y=1575 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=28579 y=-38369 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-10966 y=110065 sky130_fd_pr__pfet_01v8
x a_859_752# VDD PFD_0.PFD_UP_0/PFD_INV_0.IN VDD s=3480,178 d=3480,178 l=30 w=120 x=1271 y=1043 sky130_fd_pr__pfet_01v8
x D2 VSS a_47883_n26051# VSS s=8700,358 d=8700,358 l=40 w=300 x=48039 y=-26050 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a4 VDD a_29858_n60346# VDD s=34800,1316 d=17400,658 l=40 w=600 x=29818 y=-60345 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a4 a_37595_n42246# VDD VDD s=17400,658 d=34800,1316 l=40 w=600 x=37653 y=-42245 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.VOUT a_n8429_72210# VDD VDD s=14500,558 d=29000,1116 l=40 w=500 x=-8428 y=72268 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_3.D1 divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=46068 y=-41173 sky130_fd_pr__pfet_01v8
x divider_top_0.3AND_MAGIC_0.B VDD a_n22907_n27453# VDD s=5800,258 d=5800,258 l=40 w=200 x=-21972 y=-27426 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a3 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-8528 y=78399 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT VDD divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_0.VOUT VDD s=2900,158 d=2900,158 l=40 w=100 x=2464 y=-59780 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_1.B divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=4073 y=-37758 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD2 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=-8343 y=114259 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.IN divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=21520 y=-55920 sky130_fd_pr__pfet_01v8
x divider_top_0.AND_1_0.VOUT VDD a_n20822_n21320# VDD s=11600,516 d=5800,258 l=40 w=200 x=-20861 y=-21319 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a3 a_82327_n26151# a_82229_n25539# VDD s=17400,658 d=34800,1316 l=40 w=600 x=82596 y=-25538 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN VDD divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=25766 y=-56005 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD3 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=35614 y=-21990 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.inverter_0.OUT divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.IN divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-3879 y=-57039 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_1.CLK divider_top_3.DivideBy2_magic_1.TG_MAGIC_2.inverter_0.OUT VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-11556 y=-54616 sky130_fd_pr__pfet_01v8
x F_IN VDD divider_top_2.DFF_MAG_0.TG_MAGIC_3.CLK VDD s=5800,258 d=5800,258 l=40 w=200 x=-12328 y=44127 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-11848 y=767 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD1 VSS divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a1 VSS s=5800,258 d=11600,516 l=40 w=200 x=71706 y=-20553 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_0.inverter_2.IN VDD divider_top_1.DivideBy2_magic_0.TG_MAGIC_1.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=-11498 y=-40114 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.VOUT a_n9225_72680# VSS VSS s=29000,1116 d=29000,1116 l=40 w=500 x=-9224 y=72863 sky130_fd_pr__nfet_01v8
x divider_top_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT divider_top_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_0.DFF_MAG_0.TG_MAGIC_3.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=14397 y=-27162 sky130_fd_pr__pfet_01v8
x F_IN VSS divider_top_2.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-13266 y=45817 sky130_fd_pr__nfet_01v8
x a_n13836_39690# a_n13810_38856# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-13809 y=39788 sky130_fd_pr__pfet_01v8
x divider_top_2.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD divider_top_2.MUX_1_1.a4 VDD s=5800,316 d=2900,158 l=40 w=100 x=-8711 y=20853 sky130_fd_pr__pfet_01v8
x a_86885_8413# a_86453_8413# a_87053_8247# VSS s=30240,1004 d=30240,1004 l=168 w=0 x=86885 y=8413 sky130_fd_pr__res_xhigh_po_0p35
x ITAIL mirror_mag_0.G_source_up VSS VSS s=23200,858 d=46400,1716 l=800 w=800 x=10800 y=5643 sky130_fd_pr__nfet_01v8_lvt
x divider_top_1.AND_1_0.inverter_2_0.VIN VDD divider_top_1.AND_1_0.VOUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-20935 y=-37904 sky130_fd_pr__pfet_01v8
x a_752_n35602# a_741_n35394# divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_1.A VDD s=11600,516 d=5800,258 l=40 w=200 x=799 y=-35393 sky130_fd_pr__pfet_01v8
x divider_top_0.CLK VDD divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=80750 y=-21874 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.inverter_0.OUT divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.IN divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-1882 y=-38928 sky130_fd_pr__pfet_01v8
x D4 a_54_n26987# VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=1481 y=-26734 sky130_fd_pr__nfet_01v8
x a_n26846_n40477# a_n26846_n39533# VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=-26011 y=-39210 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_0.A a_2116_n41132# divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT VSS s=17400,716 d=8700,358 l=40 w=300 x=2174 y=-41131 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.OUT VSS divider_top_1.DivideBy2_magic_0.Q VSS s=2900,158 d=2900,158 l=40 w=100 x=-14100 y=-41052 sky130_fd_pr__nfet_01v8
x a_66410_n39286# a_66782_n39286# a_66880_n39286# VSS s=29000,1116 d=29000,1116 l=40 w=500 x=66840 y=-39285 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD1 a_72729_n57152# divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=72983 y=-57151 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=49843 y=-24614 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_1.D1 VSS a_n10465_61224# VSS s=8700,358 d=8700,358 l=40 w=300 x=-10464 y=61380 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN VSS divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-8052 y=54782 sky130_fd_pr__nfet_01v8
x divider_top_1.MUX_1_1.IN2 VSS divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.IN VSS s=5800,316 d=2900,158 l=40 w=100 x=-14394 y=-35467 sky130_fd_pr__nfet_01v8
x divider_top_0.MUX_1_0.a4 a_n17570_n25657# VDD VDD s=17400,658 d=34800,1316 l=40 w=600 x=-17511 y=-25656 sky130_fd_pr__pfet_01v8
x OUT divider_top_1.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=13300 y=-43768 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.inverter_2_0.VIN VSS divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a4 VSS s=5800,316 d=2900,158 l=40 w=100 x=68297 y=-40874 sky130_fd_pr__nfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=44900 y=50232 sky130_fd_pr__cap_mim_m3_1
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-11718 y=-15727 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a3 VDD s=5800,316 d=2900,158 l=40 w=100 x=85019 y=-25157 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD1 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=49760 y=-59186 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.inverter_2_0.VIN VSS divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a4 VSS s=2900,158 d=5800,316 l=40 w=100 x=46175 y=-24352 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.VOUT a_n9290_81503# a_n8468_81073# VDD s=14500,558 d=29000,1116 l=40 w=500 x=-8467 y=81498 sky130_fd_pr__pfet_01v8
x divider_top_0.CLK VSS a_27919_n20543# VSS s=8700,358 d=8700,358 l=40 w=300 x=28075 y=-20542 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_3.D1 VSS a_46615_n58748# VSS s=8700,358 d=8700,358 l=40 w=300 x=46771 y=-58747 sky130_fd_pr__nfet_01v8
x divider_top_3.Q1 a_7704_n53743# VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=8691 y=-54110 sky130_fd_pr__nfet_01v8
x OUT VDD divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-4483 y=-41699 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_0.TG_MAGIC_1.inverter_0.OUT divider_top_0.DivideBy2_magic_0.TG_MAGIC_1.IN divider_top_0.DivideBy2_magic_0.TG_MAGIC_1.OUT VDD s=5800,316 d=2900,158 l=40 w=100 x=-10846 y=-23438 sky130_fd_pr__pfet_01v8
x F_IN VDD divider_top_2.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-13646 y=46013 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_1.CLK VSS divider_top_2.DivideBy2_magic_1.TG_MAGIC_2.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-6003 y=20061 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_0.inverter_2.IN VDD divider_top_3.DivideBy2_magic_0.TG_MAGIC_1.IN VDD s=11600,516 d=5800,258 l=40 w=200 x=-10991 y=-58225 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a1 a_n10391_118664# divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=-10390 y=118918 sky130_fd_pr__nfet_01v8
x divider_top_2.DFF_MAG_0.TG_MAGIC_2.IN divider_top_2.DFF_MAG_0.TG_MAGIC_1.IN VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-13646 y=46948 sky130_fd_pr__pfet_01v8
x VCO_0.Divide_By_2_magic_0.TG_MAGIC_1.OUT VCO_0.Divide_By_2_magic_0.inverter_2.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=41955 y=2455 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_4.TG_ANALOG_MUX_0.inverter_0.OUT ANALOG_MUX_MAG_4.OUT UP_INPUT VDD s=5800,258 d=5800,258 l=40 w=200 x=6155 y=938 sky130_fd_pr__pfet_01v8
x a_8252_1049# VSS a_8724_1049# VSS s=11600,458 d=11600,458 l=60 w=400 x=9372 y=1049 sky130_fd_pr__nfet_01v8
x OUT divider_top_1.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_1.DFF_MAG_0.TG_MAGIC_2.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=15705 y=-42780 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=64635 y=-56430 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.NAND_MAGIC_0.OUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT VDD s=5800,316 d=2900,158 l=40 w=100 x=21035 y=-39197 sky130_fd_pr__pfet_01v8
x D7 divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_0.B a_n13810_26172# VDD s=5800,258 d=11600,516 l=40 w=200 x=-13809 y=26328 sky130_fd_pr__pfet_01v8
x divider_top_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT divider_top_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_0.LD VDD s=2900,158 d=2900,158 l=40 w=100 x=12307 y=-25774 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_1.CLK divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.CLK VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=-9069 y=-36125 sky130_fd_pr__nfet_01v8
x divider_top_0.Q4 a_803_n19041# VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=1790 y=-19408 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-28639 y=-54609 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD3 divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=27962 y=-42023 sky130_fd_pr__pfet_01v8
x a_51799_n1085# VDD OUT VDD s=11600,458 d=11600,458 l=60 w=400 x=57855 y=-276 sky130_fd_pr__pfet_01v8
x divider_top_2.DFF_MAG_0.TG_MAGIC_3.OUT VDD divider_top_2.P0 VDD s=5800,258 d=11600,516 l=40 w=200 x=-12328 y=49648 sky130_fd_pr__pfet_01v8
x D8 divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=-11943 y=72489 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-2921 y=-59430 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a1 a_37049_n40598# divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=37303 y=-40597 sky130_fd_pr__nfet_01v8
x VCO_0.Divide_By_2_magic_0.CLK VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.OUT VCO_0.Divide_By_2_magic_0.inverter_2.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=43621 y=2405 sky130_fd_pr__nfet_01v8
x divider_top_0.CLK divider_top_0.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_0.VOUT divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-3582 y=-21364 sky130_fd_pr__nfet_01v8
x D3 a_5564_n21262# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=6991 y=-21053 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.inverter_2_0.VIN VSS divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a3 VSS s=2900,158 d=5800,316 l=40 w=100 x=66796 y=-25443 sky130_fd_pr__nfet_01v8
x divider_top_3.DFF_MAG_0.TG_MAGIC_2.IN VDD divider_top_3.DFF_MAG_0.TG_MAGIC_1.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=14938 y=-61879 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a1 a_83092_n55140# divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=83346 y=-55139 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a4 VDD a_n12163_79073# VDD s=34800,1316 d=17400,658 l=40 w=600 x=-12162 y=79033 sky130_fd_pr__pfet_01v8
x F_IN VSS divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_0.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-7783 y=30635 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD1 divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a1 VSS VSS s=5800,258 d=5800,258 l=40 w=200 x=45896 y=-58825 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_0.CLK divider_top_3.DivideBy2_magic_0.TG_MAGIC_2.inverter_0.OUT VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=-11556 y=-59163 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a3 a_58724_n26303# VSS VSS s=8700,358 d=17400,716 l=40 w=300 x=58782 y=-26302 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=73084 y=-24466 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD3 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=-7430 y=69149 sky130_fd_pr__pfet_01v8
x VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.OUT VSS Tapered_Buffer_mag_5.IN VSS s=2900,158 d=5800,316 l=40 w=100 x=44949 y=2455 sky130_fd_pr__nfet_01v8
x divider_top_3.DFF_MAG_0.TG_MAGIC_3.CLK VSS divider_top_3.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=12901 y=-60841 sky130_fd_pr__nfet_01v8
x a_n13836_34190# VDD a_n13810_33356# VDD s=11600,516 d=5800,258 l=40 w=200 x=-13809 y=34190 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.CLK divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.IN divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=-5395 y=19766 sky130_fd_pr__nfet_01v8
x F_IN VDD divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-11577 y=27935 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_3.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_0.VOUT VSS s=2900,158 d=5800,316 l=40 w=100 x=-1691 y=-59380 sky130_fd_pr__nfet_01v8
x D12 divider_top_1.3AND_MAGIC_0.A a_n21522_n41600# VDD s=17400,658 d=34800,1316 l=40 w=600 x=-21154 y=-41599 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_1.inverter_2.IN VSS divider_top_3.DivideBy2_magic_1.TG_MAGIC_1.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-10795 y=-53578 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_0.VOUT VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=1565 y=-41438 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD1 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=48137 y=-25513 sky130_fd_pr__pfet_01v8
x OUTB VDD divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=54880 y=-56697 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_1.CLK VSS divider_top_0.DivideBy2_magic_1.TG_MAGIC_2.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-13251 y=-19534 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_0.D1 divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.IN1 VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=85436 y=-21643 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=83144 y=-59828 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_0.CLK divider_top_2.DivideBy2_magic_0.TG_MAGIC_1.IN divider_top_2.DivideBy2_magic_0.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-10322 y=22858 sky130_fd_pr__nfet_01v8
x a_8252_1049# a_8724_1049# VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=10638 y=1857 sky130_fd_pr__pfet_01v8
x a_33624_n60989# VDD divider_top_3.Q1 VDD s=34800,1316 d=34800,1316 l=40 w=600 x=34105 y=-60376 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_1.CLK divider_top_3.DivideBy2_magic_1.TG_MAGIC_1.IN divider_top_3.DivideBy2_magic_1.TG_MAGIC_1.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=-9445 y=-53628 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_0.CLK VSS divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.CLK VSS s=2900,158 d=2900,158 l=40 w=100 x=-10930 y=23643 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD1 divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.inverter_2_0.VIN a_54119_n39124# VSS s=8700,358 d=17400,716 l=40 w=300 x=54471 y=-39123 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=37222 y=-21091 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.inverter_0.OUT divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.IN divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.OUT VDD s=2900,158 d=5800,316 l=40 w=100 x=-11557 y=-53213 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-13606 y=-15727 sky130_fd_pr__nfet_01v8
x divider_top_0.DivideBy2_magic_0.Q divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-14994 y=-23803 sky130_fd_pr__nfet_01v8
x a_n5904_39690# a_n5272_38856# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-5271 y=39788 sky130_fd_pr__pfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=44900 y=61456 sky130_fd_pr__cap_mim_m3_1
x divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a4 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=41874 y=-41166 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD3 VSS divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a1 VSS s=5800,258 d=11600,516 l=40 w=200 x=36428 y=-40675 sky130_fd_pr__nfet_01v8
x OUT divider_top_1.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_0.VOUT divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-2884 y=-37955 sky130_fd_pr__nfet_01v8
x divider_top_0.DivideBy2_magic_0.Q VSS a_n13127_n22981# VSS s=8700,358 d=8700,358 l=40 w=300 x=-12970 y=-22980 sky130_fd_pr__nfet_01v8
x divider_top_3.MUX_1_0.IN1 VSS a_n16715_n61707# VSS s=8700,358 d=8700,358 l=40 w=300 x=-16558 y=-61706 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD3 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=40194 y=-41036 sky130_fd_pr__pfet_01v8
x OUTB divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=21226 y=-56335 sky130_fd_pr__nfet_01v8
x S5 VDD ANALOG_MUX_MAG_3.TG_ANALOG_MUX_0.inverter_0.OUT VDD s=5800,258 d=11600,516 l=40 w=200 x=21254 y=-1246 sky130_fd_pr__pfet_01v8
x divider_top_0.Q5 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=72385 y=-21012 sky130_fd_pr__pfet_01v8
x a_91429_8745# a_90997_8745# a_91597_8579# VSS s=30240,1004 d=30240,1004 l=168 w=0 x=91429 y=8745 sky130_fd_pr__res_xhigh_po_0p35
x divider_top_1.7b_counter_new_0.LD2 VSS divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a1 VSS s=11600,516 d=5800,258 l=40 w=200 x=81564 y=-40559 sky130_fd_pr__nfet_01v8
x divider_top_2.MUX_1_0.SEL divider_top_2.MUX_1_0.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-12965 y=14380 sky130_fd_pr__pfet_01v8
x divider_top_0.CLK divider_top_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_0.DFF_MAG_0.TG_MAGIC_2.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=15203 y=-26189 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=66796 y=-25212 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a3 a_74364_n60891# VSS VSS s=8700,358 d=17400,716 l=40 w=300 x=74422 y=-60890 sky130_fd_pr__nfet_01v8
x F_IN divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-8391 y=27934 sky130_fd_pr__nfet_01v8
x F_IN divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-11197 y=31615 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-10539 y=28892 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-7503 y=28990 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a4 a_56367_n56909# VDD VDD s=17400,658 d=34800,1316 l=40 w=600 x=56425 y=-56908 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD2 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a1 VDD s=11600,516 d=5800,258 l=40 w=200 x=62949 y=-40944 sky130_fd_pr__pfet_01v8
x a_n11299_56734# VSS divider_top_2.7b_counter_new_0.LD2 VSS s=40600,1516 d=40600,1516 l=40 w=700 x=-10387 y=56734 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_1.TG_MAGIC_2.inverter_0.OUT divider_top_3.DivideBy2_magic_1.inverter_2.IN divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-12755 y=-54601 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.OUT VDD divider_top_2.DivideBy2_magic_0.Q VDD s=5800,258 d=5800,258 l=40 w=200 x=-11310 y=18318 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=82652 y=-20975 sky130_fd_pr__pfet_01v8
x VSS VDD divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=76447 y=-60098 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD1 divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.inverter_2_0.VIN a_44223_n22567# VSS s=8700,358 d=17400,716 l=40 w=300 x=44575 y=-22566 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_1.CLK divider_top_2.DivideBy2_magic_1.TG_MAGIC_1.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-5065 y=22051 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_1.inverter_0.OUT VDD ANALOG_MUX_MAG_1.TG_ANALOG_MUX_1.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-2491 y=1837 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-1178 y=-59810 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK VDD divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-3780 y=-55736 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-4484 y=-40296 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=-10966 y=110163 sky130_fd_pr__pfet_01v8
x D4 divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_1.A a_359_n27341# VDD s=5800,258 d=11600,516 l=40 w=200 x=515 y=-27340 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.inverter_2_0.VIN VSS divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a3 VSS s=2900,158 d=5800,316 l=40 w=100 x=-8528 y=78497 sky130_fd_pr__nfet_01v8
x a_51327_n1085# a_51799_n1085# VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=52093 y=-1084 sky130_fd_pr__nfet_01v8
x OUTB divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=22131 y=-56005 sky130_fd_pr__pfet_01v8
x VDD VSS a_32652_n28# VSS s=5800,258 d=5800,258 l=100 w=200 x=33184 y=-27 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_1.CLK divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_3.DivideBy2_magic_1.inverter_2.IN VSS s=2900,158 d=5800,316 l=40 w=100 x=-12265 y=-54186 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD2 divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=-8343 y=114357 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT divider_top_0.P3 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-7022 y=-21314 sky130_fd_pr__nfet_01v8
x a_51799_n1085# OUT VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=53981 y=-1084 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a4 VDD a_n12008_115542# VDD s=34800,1316 d=17400,658 l=40 w=600 x=-12007 y=115502 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_5.B divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_0.B a_n5272_26172# VDD s=5800,258 d=11600,516 l=40 w=200 x=-5271 y=26328 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD3 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=27174 y=-21979 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.VOUT a_30457_n21949# VDD VDD s=14500,558 d=29000,1116 l=40 w=500 x=30515 y=-21948 sky130_fd_pr__pfet_01v8
x a_47259_n61008# VDD divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.VOUT VDD s=34800,1316 d=34800,1316 l=40 w=600 x=47740 y=-60395 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=63932 y=-38319 sky130_fd_pr__pfet_01v8
x divider_top_0.CLK divider_top_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_0.DFF_MAG_0.TG_MAGIC_1.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=11697 y=-26747 sky130_fd_pr__nfet_01v8
x F_IN divider_top_2.DFF_MAG_0.TG_MAGIC_3.CLK VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-12328 y=44225 sky130_fd_pr__pfet_01v8
x Tapered_Buffer_mag_5.IN VDD Tapered_Buffer_mag_3.IN VDD s=11600,516 d=5800,258 l=40 w=200 x=45625 y=1507 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.CLK divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_0.DivideBy2_magic_0.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-11260 y=-24411 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD2 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=67009 y=-40975 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-6282 y=-25093 sky130_fd_pr__pfet_01v8
x divider_top_1.Q4 VDD a_1501_n43548# VDD s=11600,516 d=5800,258 l=40 w=200 x=2390 y=-43931 sky130_fd_pr__pfet_01v8
x a_7683_n899# VDD a_8211_n1707# VDD s=11600,458 d=11600,458 l=60 w=400 x=8461 y=-898 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD2 VSS divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a1 VSS s=11600,516 d=5800,258 l=40 w=200 x=63750 y=-58725 sky130_fd_pr__nfet_01v8
x F_IN divider_top_2.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-13266 y=45915 sky130_fd_pr__nfet_01v8
x divider_top_2.Q1 VDD a_n13810_39172# VDD s=5800,258 d=5800,258 l=40 w=200 x=-13809 y=39886 sky130_fd_pr__pfet_01v8
x divider_top_2.MUX_1_2.AND_1_1.inverter_2_0.VIN VSS divider_top_2.MUX_1_2.a4 VSS s=5800,316 d=2900,158 l=40 w=100 x=-7966 y=15962 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.VOUT a_84927_n39231# a_84927_n38435# VDD s=14500,558 d=29000,1116 l=40 w=500 x=85352 y=-38434 sky130_fd_pr__pfet_01v8
x divider_top_2.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_2.MUX_1_1.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-8711 y=20951 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=36419 y=-21789 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-982 y=-59810 sky130_fd_pr__pfet_01v8
x divider_top_3.LD a_24462_n59506# VDD VDD s=20300,758 d=40600,1516 l=40 w=700 x=24520 y=-59505 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.3_INPUT_NOR_MAG_0.VOUT VDD a_20020_n41473# VDD s=11600,516 d=5800,258 l=40 w=200 x=19980 y=-41472 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=-3117 y=-56016 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_6.D1 VSS divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.IN1 VSS s=17400,716 d=17400,716 l=40 w=300 x=76770 y=-39268 sky130_fd_pr__nfet_01v8
x a_6303_n26957# VDD a_5543_n27341# VDD s=11600,516 d=5800,258 l=40 w=200 x=6377 y=-27340 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.IN divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-10174 y=28032 sky130_fd_pr__pfet_01v8
x S6 ANALOG_MUX_MAG_2.OUT VSS VSS s=5800,258 d=11600,516 l=40 w=200 x=-2823 y=-1263 sky130_fd_pr__nfet_01v8
x divider_top_3.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD divider_top_3.MUX_1_1.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=-10862 y=-56944 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN VDD s=5800,316 d=2900,158 l=40 w=100 x=-5682 y=-41684 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.CLK divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-11655 y=-58555 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-8052 y=54880 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.VOUT VSS a_74865_n22678# VSS s=17400,716 d=17400,716 l=40 w=300 x=74825 y=-22677 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_4.D1 divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.IN1 VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=59566 y=-56466 sky130_fd_pr__pfet_01v8
x divider_top_1.3AND_MAGIC_0.B VDD a_n22209_n44044# VDD s=5800,258 d=5800,258 l=40 w=200 x=-21274 y=-44017 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a3 a_29866_n56893# a_29964_n57505# VDD s=34800,1316 d=17400,658 l=40 w=600 x=30135 y=-56892 sky130_fd_pr__pfet_01v8
x a_n5904_34190# VDD a_n5272_33356# VDD s=11600,516 d=5800,258 l=40 w=200 x=-5271 y=34190 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_0.CLK divider_top_3.DivideBy2_magic_0.inverter_2.IN divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-12559 y=-59113 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-11681 y=100109 sky130_fd_pr__pfet_01v8
x F_IN VSS divider_top_2.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=-12608 y=47513 sky130_fd_pr__nfet_01v8
x divider_top_0.3AND_MAGIC_0.A VDD a_n22907_n27453# VDD s=11600,516 d=5800,258 l=40 w=200 x=-22168 y=-27426 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT divider_top_1.P3 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-6324 y=-37905 sky130_fd_pr__nfet_01v8
x VCO_0.Divide_By_2_magic_0.CLK VCO_0.Divide_By_2_magic_0.inverter_2.IN VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=43719 y=2405 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.NOR_MAGIC_0.VOUT a_20020_n41473# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=20470 y=-41472 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.CLK divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.IN divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-13350 y=-18926 sky130_fd_pr__nfet_01v8
x divider_top_3.Q5 a_73728_n55178# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=73786 y=-55177 sky130_fd_pr__nfet_01v8
x divider_top_3.Q4 a_1760_n53505# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=2572 y=-53504 sky130_fd_pr__pfet_01v8
x F_IN divider_top_2.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-13646 y=46111 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD1 VSS divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a1 VSS s=5800,258 d=11600,516 l=40 w=200 x=44601 y=-20670 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN VSS divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-3624 y=-38563 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_5.inverter_0.OUT ANALOG_MUX_MAG_5.OUT ANALOG_MUX_MAG_3.OUT VSS s=5800,258 d=5800,258 l=40 w=200 x=21630 y=2832 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD1 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=45896 y=-59155 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.inverter_0.OUT divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-7418 y=27030 sky130_fd_pr__pfet_01v8
x VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.CLK VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.OUT VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=43011 y=1847 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.CLK divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-12560 y=-58225 sky130_fd_pr__pfet_01v8
x D17 a_7260_n62043# divider_top_3.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.A VDD s=11600,516 d=5800,258 l=40 w=200 x=7318 y=-62042 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT VDD divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN VDD s=11600,516 d=5800,258 l=40 w=200 x=22772 y=-57323 sky130_fd_pr__pfet_01v8
x a_3303_n19041# a_2543_n18803# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=3475 y=-18802 sky130_fd_pr__pfet_01v8
x a_8724_1049# UP_OUT VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=11142 y=1049 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD3 divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=35730 y=-24414 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=57639 y=-1084 sky130_fd_pr__nfet_01v8
x divider_top_1.MUX_1_1.a3 a_n11785_n37312# a_n11883_n38224# VDD s=17400,658 d=34800,1316 l=40 w=600 x=-11515 y=-38223 sky130_fd_pr__pfet_01v8
x divider_top_2.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD divider_top_2.MUX_1_2.a4 VDD s=5800,316 d=2900,158 l=40 w=100 x=-7735 y=15864 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-2182 y=-56674 sky130_fd_pr__nfet_01v8
x a_39967_n39347# VDD divider_top_1.7b_counter_new_0.mod_dff_magic_2.D1 VDD s=29000,1116 d=29000,1116 l=40 w=500 x=40476 y=-38550 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.inverter_0.OUT divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.IN divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-2078 y=-38928 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_0.VOUT VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=1467 y=-37555 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.inverter_2_0.VIN VSS divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a3 VSS s=5800,316 d=2900,158 l=40 w=100 x=-8428 y=96253 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=23626 y=-21303 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_1.B a_4424_n56407# VSS VSS s=8700,358 d=8700,358 l=40 w=300 x=4678 y=-56406 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=73584 y=-59866 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_0.Q VDD divider_top_2.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=-8912 y=20244 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a1 divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=58432 y=-24579 sky130_fd_pr__pfet_01v8
x divider_top_3.Q7 VDD a_18861_n59550# VDD s=23200,916 d=11600,458 l=40 w=400 x=18821 y=-59549 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.IN1 divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=86205 y=-41049 sky130_fd_pr__pfet_01v8
x divider_top_3.P0 divider_top_3.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=-17557 y=-60269 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=56782 y=-55798 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_0.Q VDD divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.IN VDD s=11600,516 d=5800,258 l=40 w=200 x=-15092 y=-23523 sky130_fd_pr__pfet_01v8
x divider_top_3.Q7 a_n5296_n53743# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-4308 y=-53504 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-10589 y=27738 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD1 a_72018_n42494# divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=72272 y=-42493 sky130_fd_pr__nfet_01v8
x a_7011_n37883# a_6763_n38251# divider_top_1.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.C VSS s=11600,516 d=11600,516 l=40 w=200 x=7085 y=-38250 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD3 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=-11943 y=72587 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a4 a_58626_n25691# VDD VDD s=17400,658 d=34800,1316 l=40 w=600 x=58684 y=-25690 sky130_fd_pr__pfet_01v8
x divider_top_1.DFF_MAG_0.TG_MAGIC_2.IN divider_top_1.DFF_MAG_0.TG_MAGIC_1.IN VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=14333 y=-43388 sky130_fd_pr__nfet_01v8
x D1 a_39020_n26012# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=39078 y=-26011 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_1.VOUT a_496_n41075# a_187_n41075# VSS s=8700,358 d=17400,716 l=40 w=300 x=554 y=-41074 sky130_fd_pr__nfet_01v8
x a_n9457_1489# a_n13363_1489# VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=-7482 y=767 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_0.TG_MAGIC_1.inverter_0.OUT divider_top_1.DivideBy2_magic_0.TG_MAGIC_1.IN divider_top_1.DivideBy2_magic_0.TG_MAGIC_1.OUT VDD s=5800,316 d=2900,158 l=40 w=100 x=-10148 y=-40029 sky130_fd_pr__pfet_01v8
x VSS a_n5904_28414# VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=-5877 y=29794 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.IN1 VSS a_40019_n24038# VSS s=8700,358 d=8700,358 l=40 w=300 x=40175 y=-24037 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a4 a_n12163_79073# VDD VDD s=17400,658 d=34800,1316 l=40 w=600 x=-12162 y=79131 sky130_fd_pr__pfet_01v8
x F_IN divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_0.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-7783 y=30733 sky130_fd_pr__nfet_01v8
x divider_top_3.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_3.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=16507 y=-61879 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD2 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a1 VDD s=11600,516 d=5800,258 l=40 w=200 x=65919 y=-24384 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD3 divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a1 VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-7430 y=69247 sky130_fd_pr__pfet_01v8
x D18 divider_top_3.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.B a_4260_n53505# VDD s=5800,258 d=11600,516 l=40 w=200 x=4416 y=-53504 sky130_fd_pr__pfet_01v8
x a_8252_1049# VDD a_8724_1049# VDD s=11600,458 d=11600,458 l=60 w=400 x=10992 y=1857 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD1 divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=45968 y=-60184 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.CLK divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-5395 y=19864 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=37722 y=-56491 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_1.B VDD divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT VDD s=8700,358 d=8700,358 l=40 w=300 x=3277 y=-21167 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.inverter_0.OUT divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-4685 y=-55651 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.VOUT a_39595_n39347# a_39595_n38551# VDD s=14500,558 d=29000,1116 l=40 w=500 x=40020 y=-38550 sky130_fd_pr__pfet_01v8
x divider_top_3.AND_1_1.inverter_2_0.VIN divider_top_3.AND_1_1.VOUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-18486 y=-54337 sky130_fd_pr__nfet_01v8
x D12 a_27610_n42561# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=27668 y=-42560 sky130_fd_pr__nfet_01v8
x divider_top_0.DFF_MAG_0.TG_MAGIC_3.CLK VSS divider_top_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=11892 y=-26139 sky130_fd_pr__nfet_01v8
x divider_top_3.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_3.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_3.LD VSS s=2900,158 d=2900,158 l=40 w=100 x=13708 y=-60891 sky130_fd_pr__nfet_01v8
x a_7714_n55994# a_6954_n55756# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=7886 y=-55755 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_0.CLK divider_top_2.DivideBy2_magic_0.TG_MAGIC_1.OUT divider_top_2.DivideBy2_magic_0.TG_MAGIC_1.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-10322 y=22956 sky130_fd_pr__nfet_01v8
x a_n13363_1489# PRE_SCALAR VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=-11474 y=1575 sky130_fd_pr__pfet_01v8
x OUTB VSS divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=24121 y=-56943 sky130_fd_pr__nfet_01v8
x divider_top_0.CLK VDD divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.inverter_0.OUT VDD s=5800,258 d=11600,516 l=40 w=200 x=-5989 y=-22352 sky130_fd_pr__pfet_01v8
x OUT VSS a_36058_n39119# VSS s=8700,358 d=8700,358 l=40 w=300 x=36214 y=-39118 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.inverter_2_0.VIN VSS divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a4 VSS s=2900,158 d=5800,316 l=40 w=100 x=86312 y=-24228 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_1.TG_MAGIC_1.OUT divider_top_1.DivideBy2_magic_1.inverter_2.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-11498 y=-36505 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_0.CLK divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.CLK VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-10930 y=23741 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_1.inverter_0.OUT ANALOG_MUX_MAG_1.TG_ANALOG_MUX_1.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-2589 y=1837 sky130_fd_pr__pfet_01v8
x D5 divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_1.B a_n2141_n18803# VDD s=5800,258 d=11600,516 l=40 w=200 x=-1984 y=-18802 sky130_fd_pr__pfet_01v8
x a_n4946_n19011# VSS a_n4859_n19409# VSS s=11600,516 d=11600,516 l=40 w=200 x=-4898 y=-19408 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.IN VDD s=5800,316 d=2900,158 l=40 w=100 x=21030 y=-55920 sky130_fd_pr__pfet_01v8
x divider_top_0.3AND_MAGIC_1.A a_n20822_n21320# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-20371 y=-21319 sky130_fd_pr__pfet_01v8
x divider_top_1.Q4 VSS a_63872_n37084# VSS s=8700,358 d=8700,358 l=40 w=300 x=64028 y=-37083 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-26819 y=-34340 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.IN1 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=50341 y=-59315 sky130_fd_pr__pfet_01v8
x a_68879_n60939# VSS divider_top_3.Q5 VSS s=17400,716 d=17400,716 l=40 w=300 x=69277 y=-60938 sky130_fd_pr__nfet_01v8
x divider_top_2.Q1 VDD a_n5272_39172# VDD s=5800,258 d=5800,258 l=40 w=200 x=-5271 y=39886 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-2874 y=-23705 sky130_fd_pr__pfet_01v8
x Tapered_Buffer_mag_5.IN VSS VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=44655 y=1797 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT divider_top_3.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_0.VOUT divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-1985 y=-59795 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD2 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=81858 y=-40889 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_5.D1 divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.IN1 VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=67617 y=-38289 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.A a_5852_n59195# a_5301_n59829# VSS s=8700,358 d=17400,716 l=40 w=300 x=5910 y=-59194 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=-3117 y=-59430 sky130_fd_pr__nfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=28940 y=83904 sky130_fd_pr__cap_mim_m3_1
x divider_top_0.7b_counter_new_0.LD3 divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=35704 y=-25443 sky130_fd_pr__pfet_01v8
x divider_top_2.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_2.MUX_1_2.a3 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-6806 y=15061 sky130_fd_pr__nfet_01v8
x divider_top_2.P0 a_n11500_14198# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=-11499 y=14256 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_3.TG_ANALOG_MUX_1.inverter_0.OUT ANALOG_MUX_MAG_3.OUT ANALOG_MUX_MAG_3.IN_1 VDD s=5800,258 d=5800,258 l=40 w=200 x=21998 y=-171 sky130_fd_pr__pfet_01v8
x VCO_0.INV_1_mag_3.IN VCO_0.INV_1_mag_3.OUT VDD VDD s=11600,458 d=11600,458 l=100 w=400 x=31166 y=440 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN VDD divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=-4322 y=-23790 sky130_fd_pr__pfet_01v8
x a_3955_n61689# a_3944_n62043# divider_top_3.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.B VDD s=11600,516 d=5800,258 l=40 w=200 x=4002 y=-62042 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.inverter_2_0.VIN VSS divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a4 VSS s=5800,316 d=2900,158 l=40 w=100 x=73782 y=-40826 sky130_fd_pr__nfet_01v8
x F_IN divider_top_2.DFF_MAG_0.TG_MAGIC_1.IN divider_top_2.DFF_MAG_0.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-13216 y=45108 sky130_fd_pr__nfet_01v8
x a_n6045_n61689# VSS a_n5958_n61437# VSS s=11600,516 d=11600,516 l=40 w=200 x=-5997 y=-61436 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=55170 y=-41838 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=54186 y=-21794 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_2.OUT a_1095_752# VSS VSS s=3480,178 d=3480,178 l=60 w=120 x=1153 y=752 sky130_fd_pr__nfet_01v8
x Tapered_Buffer_mag_3.IN VDD a_51002_2634# VDD s=11600,458 d=11600,458 l=60 w=400 x=51178 y=2634 sky130_fd_pr__pfet_01v8
x VSS VSS a_n20053_n36734# VSS s=8700,358 d=8700,358 l=40 w=300 x=-19896 y=-36733 sky130_fd_pr__nfet_01v8
x F_IN VDD divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VDD s=5800,258 d=11600,516 l=40 w=200 x=-10259 y=30023 sky130_fd_pr__pfet_01v8
x a_n1045_n61689# VSS a_n958_n61437# VSS s=11600,516 d=11600,516 l=40 w=200 x=-997 y=-61436 sky130_fd_pr__nfet_01v8
x divider_top_1.Q3 VSS a_55118_n37150# VSS s=8700,358 d=8700,358 l=40 w=300 x=55274 y=-37149 sky130_fd_pr__nfet_01v8
x divider_top_1.P3 a_n7977_n35598# VDD VDD s=17400,658 d=34800,1316 l=40 w=600 x=-7511 y=-35597 sky130_fd_pr__pfet_01v8
x F_IN VSS divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK VSS s=2900,158 d=2900,158 l=40 w=100 x=-11197 y=31713 sky130_fd_pr__nfet_01v8
x mirror_mag_0.ITAIL_SRC ANALOG_MUX_MAG_3.OUT a_16418_9352# VSS s=5800,258 d=5800,258 l=200 w=200 x=16418 y=9668 sky130_fd_pr__nfet_01v8_lvt
x VCO_0.Divide_By_2_magic_0.CLK VCO_0.Divide_By_2_magic_0.TG_MAGIC_1.OUT VCO_0.Divide_By_2_magic_0.TG_MAGIC_1.IN VSS s=5800,316 d=2900,158 l=40 w=100 x=40115 y=1847 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD2 divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=63750 y=-59055 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.CLK VSS divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-12658 y=-58505 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN VSS divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-10539 y=28990 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD1 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=44699 y=-21000 sky130_fd_pr__pfet_01v8
x D6 divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=80840 y=-25327 sky130_fd_pr__pfet_01v8
x divider_top_3.Q6 a_n2796_n53743# VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=-1808 y=-54110 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.CLK divider_top_1.DivideBy2_magic_1.TG_MAGIC_0.inverter_0.OUT VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=-9951 y=-36505 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.inverter_2_0.VIN VSS divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a3 VSS s=5800,316 d=2900,158 l=40 w=100 x=-11973 y=73098 sky130_fd_pr__nfet_01v8
x divider_top_1.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_1.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=12492 y=-42450 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a1 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=83346 y=-55676 sky130_fd_pr__pfet_01v8
x divider_top_0.DFF_MAG_0.TG_MAGIC_3.OUT VSS divider_top_0.P0 VSS s=5800,316 d=2900,158 l=40 w=100 x=15943 y=-26139 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_2.DivideBy2_magic_0.Q VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-11310 y=18416 sky130_fd_pr__pfet_01v8
x divider_top_0.MUX_1_2.a1 divider_top_0.MUX_1_2.AND_1_1.inverter_2_0.VIN a_n18116_n22005# VSS s=8700,358 d=17400,716 l=40 w=300 x=-17763 y=-22004 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD1 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=55076 y=-56697 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-10966 y=110261 sky130_fd_pr__pfet_01v8
x D6 a_84352_n25896# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=84410 y=-25895 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=46685 y=-37721 sky130_fd_pr__pfet_01v8
x divider_top_0.CLK divider_top_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=12406 y=-27177 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_0.inverter_0.OUT ANALOG_MUX_MAG_0.TG_ANALOG_MUX_1.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=5524 y=-676 sky130_fd_pr__pfet_01v8
x divider_top_3.AND_1_1.inverter_2_0.VIN VDD divider_top_3.AND_1_1.VOUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-18486 y=-54106 sky130_fd_pr__pfet_01v8
x a_n13363_1489# PRE_SCALAR VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=-8426 y=767 sky130_fd_pr__nfet_01v8
x divider_top_1.Q3 VDD a_6567_n41681# VDD s=5800,258 d=5800,258 l=40 w=200 x=7281 y=-41680 sky130_fd_pr__pfet_01v8
x divider_top_0.Q6 a_n4641_n18803# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-3828 y=-18802 sky130_fd_pr__pfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=39580 y=39008 sky130_fd_pr__cap_mim_m3_1
x VSS VSS a_1956_n54111# VSS s=11600,516 d=11600,516 l=40 w=200 x=1916 y=-54110 sky130_fd_pr__nfet_01v8
x a_n9256_91152# VSS a_n9230_91192# VSS s=29000,1116 d=14500,558 l=40 w=500 x=-9229 y=91152 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a4 VDD a_n8660_61778# VDD s=34800,1316 d=17400,658 l=40 w=600 x=-8659 y=61738 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=72387 y=-21711 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT VSS divider_top_2.P3 VSS s=2900,158 d=2900,158 l=40 w=100 x=-7783 y=26388 sky130_fd_pr__nfet_01v8
x divider_top_0.DivideBy2_magic_0.TG_MAGIC_1.inverter_0.OUT divider_top_0.DivideBy2_magic_0.TG_MAGIC_1.OUT divider_top_0.DivideBy2_magic_0.TG_MAGIC_1.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-10356 y=-23438 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a3 a_68879_n60939# VSS VSS s=8700,358 d=17400,716 l=40 w=300 x=68937 y=-60938 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a4 a_n12008_115542# VDD VDD s=17400,658 d=34800,1316 l=40 w=600 x=-12007 y=115600 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_0.TG_MAGIC_1.OUT VSS divider_top_1.DivideBy2_magic_0.inverter_2.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-11596 y=-41052 sky130_fd_pr__nfet_01v8
x a_752_n43578# divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_1.A a_741_n43932# VDD s=5800,258 d=11600,516 l=40 w=200 x=897 y=-43931 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_0.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_0.VOUT divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-3582 y=-24678 sky130_fd_pr__nfet_01v8
x VCO_0.Divide_By_2_magic_0.TG_MAGIC_1.inverter_0.OUT VCO_0.Divide_By_2_magic_0.TG_MAGIC_1.OUT VCO_0.Divide_By_2_magic_0.TG_MAGIC_1.IN VDD s=2900,158 d=5800,316 l=40 w=100 x=40703 y=1432 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD3 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=28601 y=-55652 sky130_fd_pr__pfet_01v8
x F_IN VDD divider_top_2.DFF_MAG_0.TG_MAGIC_3.CLK VDD s=5800,258 d=11600,516 l=40 w=200 x=-12328 y=44323 sky130_fd_pr__pfet_01v8
x a_52002_1826# OUTB VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=56288 y=2634 sky130_fd_pr__pfet_01v8
x a_n20124_n37911# VSS divider_top_1.MUX_1_2.SEL VSS s=11600,516 d=11600,516 l=40 w=200 x=-19033 y=-38618 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=39883 y=-25273 sky130_fd_pr__pfet_01v8
x D19 VDD a_6965_n59438# VDD s=11600,516 d=5800,258 l=40 w=200 x=8294 y=-59791 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.VOUT VSS a_n9256_90701# VSS s=17400,716 d=17400,716 l=40 w=300 x=-9229 y=90231 sky130_fd_pr__nfet_01v8
x divider_top_2.Q1 a_n13810_39172# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-13809 y=39984 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_5.inverter_0.OUT ANALOG_MUX_MAG_3.OUT ANALOG_MUX_MAG_5.OUT VSS s=5800,258 d=5800,258 l=40 w=200 x=21728 y=2832 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD1 divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a1 VSS VSS s=5800,258 d=5800,258 l=40 w=200 x=54399 y=-37227 sky130_fd_pr__nfet_01v8
x VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.CLK VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.IN VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=43109 y=1847 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=21567 y=-21303 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.inverter_2_0.VIN VSS divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a4 VSS s=5800,316 d=2900,158 l=40 w=100 x=37822 y=-37451 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD2 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=63822 y=-60084 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_1.TG_MAGIC_0.inverter_0.OUT divider_top_0.DivideBy2_magic_1.TG_MAGIC_1.OUT divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-11162 y=-19899 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-26819 y=-35166 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-10174 y=28130 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a4 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=51146 y=-59085 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD1 divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=72370 y=-41956 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_0.TG_MAGIC_0.inverter_0.OUT divider_top_1.DivideBy2_magic_0.TG_MAGIC_1.OUT divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-10660 y=-41417 sky130_fd_pr__pfet_01v8
x a_51799_n4132# ANALOG_MUX_MAG_6.IN_1 VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=53509 y=-4131 sky130_fd_pr__nfet_01v8
x divider_top_1.MUX_1_1.a1 a_n12429_n39572# divider_top_1.MUX_1_1.AND_1_1.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=-12174 y=-39571 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a3 VDD s=5800,316 d=2900,158 l=40 w=100 x=62834 y=-25181 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_1.CLK divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.CLK VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-8170 y=-54236 sky130_fd_pr__nfet_01v8
x S5 ANALOG_MUX_MAG_3.OUT LF_OFFCHIP VSS s=5800,258 d=5800,258 l=40 w=200 x=21802 y=-900 sky130_fd_pr__nfet_01v8
x D4 VDD a_54_n19011# VDD s=11600,516 d=5800,258 l=40 w=200 x=1383 y=-18802 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN VSS divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.IN VSS s=2900,158 d=5800,316 l=40 w=100 x=-4126 y=-24070 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a3 VDD s=5800,316 d=2900,158 l=40 w=100 x=45588 y=-38419 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_0.TG_MAGIC_0.inverter_0.OUT divider_top_0.DivideBy2_magic_0.TG_MAGIC_1.OUT divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.OUT VDD s=5800,316 d=2900,158 l=40 w=100 x=-11554 y=-24826 sky130_fd_pr__pfet_01v8
x divider_top_0.CLK divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT divider_top_0.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_0.VOUT VSS s=2900,158 d=5800,316 l=40 w=100 x=-3092 y=-21364 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=87010 y=-41050 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a1 a_49580_n40668# divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=49834 y=-40667 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=-11681 y=100207 sky130_fd_pr__pfet_01v8
x a_8683_n1707# DN_OUT VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=12497 y=-898 sky130_fd_pr__pfet_01v8
x a_20723_n59584# divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.3AND_MAGIC_0.VOUT VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=21911 y=-59583 sky130_fd_pr__pfet_01v8
x F_IN divider_top_2.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-12608 y=47611 sky130_fd_pr__nfet_01v8
x a_90293_8745# a_89861_8579# a_90461_8745# VSS s=30240,1004 d=30240,1004 l=168 w=0 x=90293 y=8745 sky130_fd_pr__res_xhigh_po_0p35
x divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.inverter_0.OUT divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-8806 y=27738 sky130_fd_pr__pfet_01v8
x divider_top_2.3AND_MAGIC_0.B a_n13288_10957# a_n13289_11478# VSS s=17400,716 d=8700,358 l=40 w=300 x=-13287 y=11226 sky130_fd_pr__nfet_01v8
x OUT VDD divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK VDD s=5800,258 d=11600,516 l=40 w=200 x=19836 y=-39212 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-3526 y=-40661 sky130_fd_pr__nfet_01v8
x OUTB VSS divider_top_3.DFF_MAG_0.TG_MAGIC_3.CLK VSS s=2900,158 d=5800,316 l=40 w=100 x=12411 y=-60841 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.CLK VSS divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.inverter_0.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=-5345 y=19057 sky130_fd_pr__nfet_01v8
x divider_top_0.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_0.MUX_1_1.a3 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-13262 y=-21313 sky130_fd_pr__nfet_01v8
x OUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=21624 y=-38174 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.inverter_2_0.VIN VSS divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a3 VSS s=5800,316 d=2900,158 l=40 w=100 x=-11931 y=60990 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.inverter_0.OUT divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.IN divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.OUT VDD s=5800,316 d=2900,158 l=40 w=100 x=-4980 y=19766 sky130_fd_pr__pfet_01v8
x VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.CLK VSS VCO_0.Divide_By_2_magic_0.TG_MAGIC_0.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=40310 y=2455 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a3 VDD s=5800,316 d=2900,158 l=40 w=100 x=-11731 y=64560 sky130_fd_pr__pfet_01v8
x a_n13836_30914# VSS a_n13204_30954# VSS s=11600,516 d=11600,516 l=40 w=200 x=-13203 y=30914 sky130_fd_pr__nfet_01v8
x divider_top_3.Q5 a_n740_n53505# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=72 y=-53504 sky130_fd_pr__pfet_01v8
x divider_top_0.LD VSS a_23061_n24804# VSS s=40600,1516 d=40600,1516 l=40 w=700 x=23021 y=-23918 sky130_fd_pr__nfet_01v8
x divider_top_2.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_2.MUX_1_2.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-7735 y=15962 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_1.inverter_0.OUT Tapered_Buffer_mag_0.IN ANALOG_MUX_MAG_1.OUT VSS s=11600,516 d=5800,258 l=40 w=200 x=-2041 y=1491 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,516 l=100 w=200 x=32438 y=-29 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a3 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-8428 y=96351 sky130_fd_pr__nfet_01v8
x a_n21506_n62155# divider_top_3.MUX_1_0.SEL VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-21407 y=-62128 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.VOUT VSS a_40298_n57458# VSS s=17400,716 d=17400,716 l=40 w=300 x=40258 y=-57457 sky130_fd_pr__nfet_01v8
x a_n28666_n58622# a_n28666_n57678# VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=-27831 y=-56411 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a3 a_60027_n60393# a_60125_n61005# VDD s=34800,1316 d=17400,658 l=40 w=600 x=60296 y=-60392 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK VDD divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VDD s=11600,516 d=5800,258 l=40 w=200 x=20326 y=-39212 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_0.Q divider_top_2.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=-8912 y=20342 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.VOUT VSS a_47760_n22795# VSS s=17400,716 d=17400,716 l=40 w=300 x=47720 y=-22794 sky130_fd_pr__nfet_01v8
x divider_top_3.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD divider_top_3.MUX_1_1.a4 VDD s=5800,316 d=2900,158 l=40 w=100 x=-11058 y=-56944 sky130_fd_pr__pfet_01v8
x OUTB divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=20245 y=-56943 sky130_fd_pr__nfet_01v8
x divider_top_3.P0 a_n7274_n53709# a_n7428_n53983# VDD s=34800,1316 d=17400,658 l=40 w=600 x=-7215 y=-53708 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD2 VSS divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a1 VSS s=11600,516 d=5800,258 l=40 w=200 x=-7039 y=95670 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.NAND_MAGIC_0.OUT divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT VDD s=5800,316 d=2900,158 l=40 w=100 x=21738 y=-57308 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a3 a_86693_n42773# a_86595_n42161# VDD s=17400,658 d=34800,1316 l=40 w=600 x=86962 y=-42160 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a4 VDD s=5800,316 d=2900,158 l=40 w=100 x=41384 y=-41166 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT VSS divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN VSS s=2900,158 d=5800,316 l=40 w=100 x=22461 y=-38832 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.inverter_2_0.VIN VSS divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a4 VSS s=5800,316 d=2900,158 l=40 w=100 x=76752 y=-24266 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD3 divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=36410 y=-38581 sky130_fd_pr__pfet_01v8
x OUT divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT divider_top_1.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_0.VOUT VSS s=2900,158 d=5800,316 l=40 w=100 x=-2394 y=-37955 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.IN divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-10589 y=27836 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=58140 y=-25278 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD1 VSS divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a1 VSS s=5800,258 d=11600,516 l=40 w=200 x=48959 y=-40745 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_0.B a_2116_n38294# VSS VSS s=8700,358 d=8700,358 l=40 w=300 x=2370 y=-38293 sky130_fd_pr__nfet_01v8
x divider_top_2.Q3 divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=-7564 y=87889 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD3 divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=-11943 y=72685 sky130_fd_pr__pfet_01v8
x VSS VDD divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=67294 y=-60115 sky130_fd_pr__pfet_01v8
x a_51799_n1085# VDD OUT VDD s=11600,458 d=11600,458 l=60 w=400 x=54551 y=-276 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD3 divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a1 VSS VSS s=5800,258 d=5800,258 l=40 w=200 x=40701 y=-58817 sky130_fd_pr__nfet_01v8
x F_IN VSS divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_0.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-7783 y=30831 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD1 divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-10836 y=108679 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_4.D1 divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=54568 y=-24548 sky130_fd_pr__pfet_01v8
x divider_top_1.Q3 VDD a_7011_n37883# VDD s=11600,516 d=5800,258 l=40 w=200 x=7900 y=-37644 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_1.TG_MAGIC_1.inverter_0.OUT divider_top_1.DivideBy2_magic_1.TG_MAGIC_1.IN divider_top_1.DivideBy2_magic_1.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-9952 y=-35102 sky130_fd_pr__pfet_01v8
x divider_top_3.Q2 a_46623_n55295# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=46681 y=-55294 sky130_fd_pr__nfet_01v8
x divider_top_1.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_1.MUX_1_1.a3 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-12564 y=-37904 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_0.inverter_2.IN VSS divider_top_3.DivideBy2_magic_0.TG_MAGIC_1.IN VSS s=2900,158 d=5800,316 l=40 w=100 x=-10599 y=-58505 sky130_fd_pr__nfet_01v8
x divider_top_1.Q6 divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.NOR_MAGIC_1.VOUT a_18158_n41439# VDD s=23200,916 d=11600,458 l=40 w=400 x=18427 y=-41438 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.CLK divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.IN divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-5395 y=19962 sky130_fd_pr__nfet_01v8
x a_49526_n26337# VSS divider_top_0.Q3 VSS s=17400,716 d=17400,716 l=40 w=300 x=49924 y=-26336 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.IN divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=-3683 y=-58822 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_1.TG_MAGIC_2.inverter_0.OUT divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_3.DivideBy2_magic_1.inverter_2.IN VDD s=2900,158 d=5800,316 l=40 w=100 x=-12265 y=-54601 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a3 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=86207 y=-41748 sky130_fd_pr__pfet_01v8
x VSS a_n13810_33672# divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_1.A VDD s=11600,516 d=5800,258 l=40 w=200 x=-13809 y=33730 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a3 VDD s=5800,316 d=2900,158 l=40 w=100 x=-11700 y=60892 sky130_fd_pr__pfet_01v8
x a_51530_1826# a_52002_1826# VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=53444 y=2634 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a4 VDD a_82935_n38677# VDD s=34800,1316 d=17400,658 l=40 w=600 x=82895 y=-38676 sky130_fd_pr__pfet_01v8
x divider_top_2.MUX_1_1.a3 a_n8128_21311# a_n8102_20732# VDD s=17400,658 d=34800,1316 l=40 w=600 x=-8101 y=21099 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD1 VSS divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a1 VSS s=11600,516 d=5800,258 l=40 w=200 x=58664 y=-58822 sky130_fd_pr__nfet_01v8
x a_n28666_n59094# VSS a_n28666_n58622# VSS s=11600,458 d=11600,458 l=60 w=400 x=-28639 y=-58857 sky130_fd_pr__nfet_01v8
x a_n20822_n21320# divider_top_0.MUX_1_2.SEL VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-19633 y=-21319 sky130_fd_pr__pfet_01v8
x divider_top_1.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT divider_top_1.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_1.LD VDD s=2900,158 d=2900,158 l=40 w=100 x=13201 y=-42365 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=24965 y=-37894 sky130_fd_pr__pfet_01v8
x D6 a_n4946_n26987# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-3518 y=-27340 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=82742 y=-24428 sky130_fd_pr__pfet_01v8
x a_n1062_n21122# divider_top_0.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_0.VOUT VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=-963 y=-21759 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.inverter_2_0.VIN VSS divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a4 VSS s=5800,316 d=2900,158 l=40 w=100 x=33042 y=-40924 sky130_fd_pr__nfet_01v8
x divider_top_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_0.LD VSS s=2900,158 d=2900,158 l=40 w=100 x=12699 y=-26189 sky130_fd_pr__nfet_01v8
x divider_top_2.MUX_1_0.VOUT VDD divider_top_2.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=-7936 y=15255 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a4 VDD s=5800,316 d=2900,158 l=40 w=100 x=-11083 y=82862 sky130_fd_pr__pfet_01v8
x divider_top_2.Q1 a_n5272_39172# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-5271 y=39984 sky130_fd_pr__pfet_01v8
x D10 a_n12486_90394# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=-12485 y=90452 sky130_fd_pr__nfet_01v8
x VSS VDD a_n4248_n43578# VDD s=11600,516 d=5800,258 l=40 w=200 x=-2918 y=-43931 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_2.D1 VSS a_37752_n58709# VSS s=8700,358 d=8700,358 l=40 w=300 x=37908 y=-58708 sky130_fd_pr__nfet_01v8
x divider_top_2.P3 VDD divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.IN VDD s=11600,516 d=5800,258 l=40 w=200 x=-8821 y=26094 sky130_fd_pr__pfet_01v8
x divider_top_2.MUX_1_0.AND_1_0.inverter_2_0.VIN VSS divider_top_2.MUX_1_0.a3 VSS s=2900,158 d=5800,316 l=40 w=100 x=-11806 y=15159 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_5.TG_ANALOG_MUX_1.inverter_0.OUT ANALOG_MUX_MAG_5.OUT ANALOG_MUX_MAG_3.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=21826 y=3178 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a3 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=46479 y=-60214 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD3 divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.inverter_2_0.VIN a_n8997_68673# VSS s=8700,358 d=17400,716 l=40 w=300 x=-8996 y=69025 sky130_fd_pr__nfet_01v8
x F_IN divider_top_2.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_2.DFF_MAG_0.TG_MAGIC_1.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-13216 y=45206 sky130_fd_pr__nfet_01v8
x divider_top_2.P0 VSS a_n11500_14198# VSS s=8700,358 d=8700,358 l=40 w=300 x=-11499 y=14354 sky130_fd_pr__nfet_01v8
x divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.OUT VSS divider_top_0.MUX_1_1.IN2 VSS s=2900,158 d=2900,158 l=40 w=100 x=-14798 y=-19534 sky130_fd_pr__nfet_01v8
x divider_top_0.DFF_MAG_0.TG_MAGIC_3.OUT VDD divider_top_0.P0 VDD s=5800,258 d=11600,516 l=40 w=200 x=16335 y=-25859 sky130_fd_pr__pfet_01v8
x OUTB divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=-492 y=-59810 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD1 divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=75340 y=-25396 sky130_fd_pr__pfet_01v8
x a_n28666_n58622# VDD a_n28666_n57678# VDD s=11600,458 d=11600,458 l=60 w=400 x=-27831 y=-57237 sky130_fd_pr__pfet_01v8
x VSS a_n3943_n35394# divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_0.A VDD s=11600,516 d=5800,258 l=40 w=200 x=-3884 y=-35393 sky130_fd_pr__pfet_01v8
x F_IN divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=-11197 y=31811 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD3 divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a1 VSS VSS s=5800,258 d=5800,258 l=40 w=200 x=35640 y=-20631 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-5192 y=-41684 sky130_fd_pr__pfet_01v8
x divider_top_0.Q4 VDD a_359_n27341# VDD s=5800,258 d=5800,258 l=40 w=200 x=1073 y=-27340 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a3 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-11973 y=73196 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.B a_5458_n41084# a_5149_n41084# VSS s=8700,358 d=17400,716 l=40 w=300 x=5516 y=-41083 sky130_fd_pr__nfet_01v8
x S6 ANALOG_MUX_MAG_2.TG_ANALOG_MUX_0.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-4057 y=-1229 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN VSS divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.IN VSS s=2900,158 d=5800,316 l=40 w=100 x=-4126 y=-21972 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.IN1 divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=40175 y=-24574 sky130_fd_pr__pfet_01v8
x D12 VDD divider_top_1.MUX_1_1.a1 VDD s=11600,516 d=5800,258 l=40 w=200 x=-13343 y=-39063 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.OUT VDD divider_top_2.DivideBy2_magic_0.Q VDD s=5800,258 d=5800,258 l=40 w=200 x=-11310 y=18514 sky130_fd_pr__pfet_01v8
x OUT VDD divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VDD s=11600,516 d=5800,258 l=40 w=200 x=-2983 y=-40381 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_1.D1 VSS divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.IN1 VSS s=17400,716 d=17400,716 l=40 w=300 x=-9213 y=64977 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=83054 y=-56375 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=29374 y=-41124 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a4 a_n8660_61778# VDD VDD s=17400,658 d=34800,1316 l=40 w=600 x=-8659 y=61836 sky130_fd_pr__pfet_01v8
x ITAIL ITAIL VSS VSS s=23200,858 d=23200,858 l=800 w=800 x=10800 y=4643 sky130_fd_pr__nfet_01v8_lvt
x divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.VOUT a_n9230_91192# divider_top_2.7b_counter_new_0.mod_dff_magic_4.D1 VSS s=14500,558 d=29000,1116 l=40 w=500 x=-9229 y=91250 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.OUT VDD divider_top_3.DivideBy2_magic_0.Q VDD s=5800,258 d=5800,258 l=40 w=200 x=-13397 y=-59543 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT divider_top_2.P3 VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=-7783 y=26486 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.inverter_2_0.VIN VSS divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a4 VSS s=2900,158 d=5800,316 l=40 w=100 x=47584 y=-55601 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-2874 y=-21922 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_4.D1 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=55871 y=-59250 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD2 divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a1 VSS VSS s=5800,258 d=5800,258 l=40 w=200 x=66813 y=-40645 sky130_fd_pr__nfet_01v8
x VDD VDD VDD VDD d=11600,516 l=100 w=200 x=29359 y=1862 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.VOUT a_30457_n22745# a_30457_n21949# VDD s=14500,558 d=29000,1116 l=40 w=500 x=30882 y=-21948 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.IN VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=24769 y=-38174 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.CLK divider_top_2.DivideBy2_magic_0.TG_MAGIC_1.OUT divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=-10880 y=21758 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=12322 y=1049 sky130_fd_pr__nfet_01v8
x divider_top_1.Q7 VDD a_n6443_n35394# VDD s=5800,258 d=5800,258 l=40 w=200 x=-5728 y=-35393 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=65626 y=-59185 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a4 a_77934_n60310# VDD VDD s=17400,658 d=34800,1316 l=40 w=600 x=77992 y=-60309 sky130_fd_pr__pfet_01v8
x VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.CLK VCO_0.Divide_By_2_magic_0.TG_MAGIC_0.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=40408 y=2455 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=57757 y=-1084 sky130_fd_pr__nfet_01v8
x divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_0.MUX_1_1.IN2 VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=-15092 y=-19914 sky130_fd_pr__pfet_01v8
x divider_top_3.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_3.MUX_1_0.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-15753 y=-60968 sky130_fd_pr__pfet_01v8
x divider_top_3.OUT1 a_n28666_n59094# VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=-28639 y=-59211 sky130_fd_pr__nfet_01v8
x divider_top_1.Q5 VDD a_n1443_n35394# VDD s=5800,258 d=5800,258 l=40 w=200 x=-728 y=-35393 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,516 l=100 w=200 x=34023 y=930 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_5.B divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_0.B a_n7141_n18803# VDD s=5800,258 d=11600,516 l=40 w=200 x=-6984 y=-18802 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.IN divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-1882 y=-38513 sky130_fd_pr__nfet_01v8
x S4 ANALOG_MUX_MAG_5.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=20134 y=3178 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a4 VSS a_55056_n26272# VSS s=17400,716 d=8700,358 l=40 w=300 x=55016 y=-26271 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD2 divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=81036 y=-25327 sky130_fd_pr__pfet_01v8
x OUTB VDD divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-4784 y=-57054 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a1 divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=-11051 y=78879 sky130_fd_pr__pfet_01v8
x a_n15003_n16599# DIV_OUT VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=-12878 y=-16535 sky130_fd_pr__pfet_01v8
x divider_top_2.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_2.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_2.LD VSS s=2900,158 d=2900,158 l=40 w=100 x=-12658 y=46012 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-28639 y=-52603 sky130_fd_pr__nfet_01v8
x divider_top_2.Q3 a_n7028_87733# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=-7027 y=87791 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-11742 y=73098 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-10539 y=27029 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=100 w=400 x=35901 y=-192 sky130_fd_pr__nfet_01v8
x divider_top_0.DFF_MAG_0.TG_MAGIC_3.OUT VSS divider_top_0.P0 VSS s=2900,158 d=2900,158 l=40 w=100 x=16139 y=-26139 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a3 a_72873_n22124# a_72971_n22736# VDD s=34800,1316 d=17400,658 l=40 w=600 x=73142 y=-22123 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.A a_3900_n25127# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=4736 y=-25100 sky130_fd_pr__pfet_01v8
x divider_top_1.Q3 divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=55274 y=-37686 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.inverter_2_0.VIN VSS divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a3 VSS s=2900,158 d=5800,316 l=40 w=100 x=32239 y=-42084 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a3 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=-11681 y=100305 sky130_fd_pr__pfet_01v8
x Tapered_Buffer_mag_0.IN VDD a_n7439_1488# VDD s=23200,916 d=11600,458 l=60 w=400 x=-6364 y=1575 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a3 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=54276 y=-25478 sky130_fd_pr__nfet_01v8
x OUTB divider_top_3.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=15699 y=-60561 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.inverter_0.OUT divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.IN divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-8806 y=27836 sky130_fd_pr__pfet_01v8
x divider_top_2.3AND_MAGIC_0.B a_n13289_11478# a_n13288_10957# VSS s=8700,358 d=17400,716 l=40 w=300 x=-13287 y=11324 sky130_fd_pr__nfet_01v8
x divider_top_3.P2 VDD a_n7247_n58643# VDD s=34800,1316 d=17400,658 l=40 w=600 x=-6879 y=-58642 sky130_fd_pr__pfet_01v8
x VSS a_n5272_33672# divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_1.A VDD s=11600,516 d=5800,258 l=40 w=200 x=-5271 y=33730 sky130_fd_pr__pfet_01v8
x a_n7428_n53983# divider_top_3.DivideBy2_magic_1.CLK VSS VSS s=17400,716 d=17400,716 l=40 w=300 x=-7344 y=-54320 sky130_fd_pr__nfet_01v8
x a_n2796_n53743# VDD a_n3556_n53505# VDD s=11600,516 d=5800,258 l=40 w=200 x=-2721 y=-53504 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD1 divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=48959 y=-41075 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=-4518 y=-21034 sky130_fd_pr__pfet_01v8
x a_n26846_n40477# a_n26846_n39533# VDD VDD s=11600,458 d=23200,916 l=60 w=400 x=-26011 y=-38030 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.CLK divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-5345 y=19155 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD3 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=40701 y=-59147 sky130_fd_pr__pfet_01v8
x a_37003_n22814# VDD divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.VOUT VDD s=34800,1316 d=34800,1316 l=40 w=600 x=37484 y=-22201 sky130_fd_pr__pfet_01v8
x OUT divider_top_1.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_1.DFF_MAG_0.TG_MAGIC_1.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=12591 y=-43338 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.inverter_0.OUT divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-4980 y=19864 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a1 divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=77740 y=-59198 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.inverter_2_0.VIN VSS divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a3 VSS s=5800,316 d=2900,158 l=40 w=100 x=64333 y=-60114 sky130_fd_pr__nfet_01v8
x D17 a_6955_n61689# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=8382 y=-62042 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=74493 y=-55715 sky130_fd_pr__pfet_01v8
x a_7704_n61659# a_7456_n61437# divider_top_3.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.A VSS s=11600,516 d=11600,516 l=40 w=200 x=7778 y=-61436 sky130_fd_pr__nfet_01v8
x OUT divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-4581 y=-41319 sky130_fd_pr__nfet_01v8
x a_52002_1826# VSS OUTB VSS s=11600,458 d=11600,458 l=60 w=400 x=52886 y=1826 sky130_fd_pr__nfet_01v8
x a_89157_7749# a_88725_7749# a_89325_7583# VSS s=30240,1004 d=30240,1004 l=168 w=0 x=89157 y=7749 sky130_fd_pr__res_xhigh_po_0p35
x a_82335_n22698# VSS divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.VOUT VSS s=17400,716 d=17400,716 l=40 w=300 x=82733 y=-22697 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.IN divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=19727 y=-21218 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=76647 y=-41786 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.inverter_2_0.VIN VSS divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a4 VSS s=2900,158 d=5800,316 l=40 w=100 x=38018 y=-37451 sky130_fd_pr__nfet_01v8
x a_n13363_1489# PRE_SCALAR VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=-12654 y=1575 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-8710 y=53039 sky130_fd_pr__nfet_01v8
x divider_top_0.CLK divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=-5475 y=-24728 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a1 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=28165 y=-24532 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD1 divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=58664 y=-59152 sky130_fd_pr__pfet_01v8
x divider_top_2.MUX_1_1.a1 VDD divider_top_2.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=-8912 y=20440 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.inverter_0.OUT divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-5890 y=-20949 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_1.VOUT VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=2374 y=-25076 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-12556 y=767 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.IN divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT VDD s=2900,158 d=5800,316 l=40 w=100 x=-2384 y=-23705 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_1.VOUT VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=3873 y=-55899 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.inverter_2_0.VIN VSS divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a4 VSS s=5800,316 d=2900,158 l=40 w=100 x=-7329 y=70437 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-10589 y=27934 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=69098 y=-59216 sky130_fd_pr__pfet_01v8
x a_68176_n42828# VDD divider_top_1.Q5 VDD s=34800,1316 d=34800,1316 l=40 w=600 x=68657 y=-42215 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.inverter_2_0.VIN VSS divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a4 VSS s=5800,316 d=2900,158 l=40 w=100 x=83154 y=-37335 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.CLK divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-13459 y=-35187 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_0.CLK divider_top_1.DivideBy2_magic_0.TG_MAGIC_2.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-12455 y=-41432 sky130_fd_pr__pfet_01v8
x S2 ANALOG_MUX_MAG_4.TG_ANALOG_MUX_0.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=5509 y=938 sky130_fd_pr__pfet_01v8
x divider_top_3.OUT1 a_n28666_n59094# VDD VDD s=11600,458 d=23200,916 l=60 w=400 x=-27831 y=-59267 sky130_fd_pr__pfet_01v8
x divider_top_1.Q1 a_7001_n43548# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=7988 y=-43931 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a1 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=-7564 y=87987 sky130_fd_pr__pfet_01v8
x divider_top_0.Q5 VDD a_n2141_n27341# VDD s=5800,258 d=5800,258 l=40 w=200 x=-1426 y=-27340 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.NAND_MAGIC_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=21329 y=-38782 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD1 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=-10836 y=108777 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_1.B VSS a_n8174_36336# VSS s=8700,358 d=17400,716 l=40 w=300 x=-8173 y=36688 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a4 VDD s=5800,316 d=2900,158 l=40 w=100 x=45889 y=-21130 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_0.CLK divider_top_0.DivideBy2_magic_0.TG_MAGIC_2.inverter_0.OUT VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=-13349 y=-24841 sky130_fd_pr__pfet_01v8
x divider_top_1.OUT1 VDD a_n26846_n40949# VDD s=23200,916 d=11600,458 l=60 w=400 x=-26011 y=-41476 sky130_fd_pr__pfet_01v8
x D7 divider_top_2.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_5.B VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-6600 y=26449 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a4 VDD a_73571_n38715# VDD s=34800,1316 d=17400,658 l=40 w=600 x=73531 y=-38714 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.IN VDD s=2900,158 d=5800,316 l=40 w=100 x=20217 y=-21218 sky130_fd_pr__pfet_01v8
x F_IN divider_top_2.DFF_MAG_0.TG_MAGIC_2.IN divider_top_2.DFF_MAG_0.TG_MAGIC_3.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=-12658 y=48222 sky130_fd_pr__nfet_01v8
x D9 VSS a_n5878_36368# VSS s=11600,516 d=11600,516 l=40 w=200 x=-5877 y=36328 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a4 a_50126_n42316# VDD VDD s=17400,658 d=34800,1316 l=40 w=600 x=50184 y=-42315 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-26819 y=-36818 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a4 VSS a_n12732_101189# VSS s=17400,716 d=8700,358 l=40 w=300 x=-12705 y=100751 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.IN divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT VDD s=2900,158 d=5800,316 l=40 w=100 x=-10174 y=30928 sky130_fd_pr__pfet_01v8
x S5 VDD ANALOG_MUX_MAG_3.inverter_0.OUT VDD s=5800,258 d=11600,516 l=40 w=200 x=20404 y=-171 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=54276 y=-25247 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD3 divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a1 VSS VSS s=5800,258 d=5800,258 l=40 w=200 x=37033 y=-58786 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD1 a_72721_n60605# divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=72975 y=-60604 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-28639 y=-53429 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_2.OUT a_859_752# VDD VDD s=6960,356 d=3480,178 l=30 w=120 x=1007 y=1043 sky130_fd_pr__pfet_01v8
x OUT VDD divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=21330 y=-37894 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.inverter_2_0.VIN VSS divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a3 VSS s=5800,316 d=2900,158 l=40 w=100 x=-8528 y=78301 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-11700 y=60990 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-4322 y=-24728 sky130_fd_pr__nfet_01v8
x divider_top_1.MUX_1_2.AND_1_1.inverter_2_0.VIN VSS divider_top_1.MUX_1_2.a4 VSS s=5800,316 d=2900,158 l=40 w=100 x=-16652 y=-38088 sky130_fd_pr__nfet_01v8
x divider_top_0.MUX_1_0.SEL divider_top_0.MUX_1_0.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-18932 y=-26496 sky130_fd_pr__pfet_01v8
x a_38404_n57516# VSS divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.VOUT VSS s=17400,716 d=17400,716 l=40 w=300 x=38802 y=-57515 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a1 divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=83436 y=-59129 sky130_fd_pr__pfet_01v8
x divider_top_0.LD a_24061_n24804# VDD VDD s=20300,758 d=40600,1516 l=40 w=700 x=24119 y=-24803 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD1 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=58736 y=-60181 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_3.IN_1 VSS s=4933760,8904 l=2000 w=2000 x=2677 y=26527 sky130_fd_pr__cap_mim_m3_1
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.IN divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=23517 y=-38224 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.inverter_2_0.VIN VSS divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a4 VSS s=5800,316 d=2900,158 l=40 w=100 x=42185 y=-59046 sky130_fd_pr__nfet_01v8
x a_6262_n41327# divider_top_1.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.C a_6251_n41681# VDD s=5800,258 d=11600,516 l=40 w=200 x=6407 y=-41680 sky130_fd_pr__pfet_01v8
x D7 a_n11478_11093# divider_top_2.3AND_MAGIC_0.A VDD s=34800,1316 d=17400,658 l=40 w=600 x=-11477 y=11362 sky130_fd_pr__pfet_01v8
x a_n15003_n16599# DIV_OUT VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=-14766 y=-16535 sky130_fd_pr__pfet_01v8
x divider_top_0.AND_1_0.inverter_2_0.VIN VSS divider_top_0.AND_1_0.VOUT VSS s=5800,316 d=2900,158 l=40 w=100 x=-21927 y=-21544 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_0.TG_MAGIC_1.OUT divider_top_1.DivideBy2_magic_0.inverter_2.IN VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-11302 y=-41432 sky130_fd_pr__pfet_01v8
x D6 VSS divider_top_0.3AND_MAGIC_0.C VSS s=11600,516 d=5800,258 l=40 w=200 x=-20360 y=-25230 sky130_fd_pr__nfet_01v8
x divider_top_2.MUX_1_0.VOUT divider_top_2.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=-7936 y=15353 sky130_fd_pr__pfet_01v8
x a_n15003_n16599# VSS DIV_OUT VSS s=11600,458 d=11600,458 l=60 w=400 x=-11128 y=-15727 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.IN1 VSS a_66834_n23977# VSS s=8700,358 d=8700,358 l=40 w=300 x=66990 y=-23976 sky130_fd_pr__nfet_01v8
x D10 VSS a_n12486_90394# VSS s=8700,358 d=8700,358 l=40 w=300 x=-12485 y=90550 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-11083 y=82960 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_0.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_0.VOUT VSS s=2900,158 d=5800,316 l=40 w=100 x=-3092 y=-24678 sky130_fd_pr__nfet_01v8
x divider_top_2.P3 divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-8821 y=26192 sky130_fd_pr__pfet_01v8
x VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.CLK VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.inverter_0.OUT VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=43720 y=1797 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT VDD divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_1.VOUT VDD s=2900,158 d=2900,158 l=40 w=100 x=3873 y=-55668 sky130_fd_pr__pfet_01v8
x OUT VSS divider_top_1.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=15290 y=-42730 sky130_fd_pr__nfet_01v8
x a_n11299_55734# VSS divider_top_2.7b_counter_new_0.LD3 VSS s=40600,1516 d=40600,1516 l=40 w=700 x=-10387 y=55734 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD3 divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a1 VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=35934 y=-20961 sky130_fd_pr__pfet_01v8
x F_IN divider_top_2.DFF_MAG_0.TG_MAGIC_1.IN divider_top_2.DFF_MAG_0.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-13216 y=45304 sky130_fd_pr__nfet_01v8
x divider_top_2.MUX_1_0.SEL a_n11500_14198# divider_top_2.MUX_1_0.AND_1_0.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=-11499 y=14452 sky130_fd_pr__nfet_01v8
x a_52002_1826# OUTB VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=57468 y=2634 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=57488 y=1826 sky130_fd_pr__nfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=34260 y=78292 sky130_fd_pr__cap_mim_m3_1
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT VSS divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=25668 y=-56943 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.CLK divider_top_2.DivideBy2_magic_0.TG_MAGIC_0.inverter_0.OUT VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-11310 y=23055 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.IN1 divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=86908 y=-59160 sky130_fd_pr__pfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=66180 y=22172 sky130_fd_pr__cap_mim_m3_1
x a_51799_n4132# ANALOG_MUX_MAG_6.IN_1 VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=54905 y=-3323 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_2.inverter_0.OUT ANALOG_MUX_MAG_2.OUT divider_top_0.OUT1 VSS s=5800,258 d=11600,516 l=40 w=200 x=-2823 y=-880 sky130_fd_pr__nfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=71500 y=16560 sky130_fd_pr__cap_mim_m3_1
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=23620 y=10948 sky130_fd_pr__cap_mim_m3_1
x a_n6045_n53713# divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_0.B a_n6056_n53505# VDD s=5800,258 d=11600,516 l=40 w=200 x=-5899 y=-53504 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_6.D1 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.IN1 VDD s=17400,716 d=8700,358 l=40 w=300 x=76672 y=-38272 sky130_fd_pr__pfet_01v8
x a_8724_1049# UP_OUT VDD VDD s=23200,916 d=11600,458 l=60 w=400 x=11358 y=1857 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a1 a_29312_n58698# divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=29566 y=-58697 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.inverter_2_0.VIN VSS divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a3 VSS s=2900,158 d=5800,316 l=40 w=100 x=-11973 y=73294 sky130_fd_pr__nfet_01v8
x a_51799_n4132# VSS ANALOG_MUX_MAG_6.IN_1 VSS s=11600,458 d=11600,458 l=60 w=400 x=53627 y=-4131 sky130_fd_pr__nfet_01v8
x a_n22209_n44044# divider_top_1.MUX_1_0.SEL VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=-22110 y=-43309 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.VOUT a_n8468_81073# a_n9290_81503# VDD s=29000,1116 d=14500,558 l=40 w=500 x=-8467 y=81400 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_2.DivideBy2_magic_0.Q VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-11310 y=18612 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_0.TG_MAGIC_0.inverter_0.OUT divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_0.DivideBy2_magic_0.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-11064 y=-24826 sky130_fd_pr__pfet_01v8
x a_n1045_n53713# divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_1.B a_n1056_n53505# VDD s=5800,258 d=11600,516 l=40 w=200 x=-899 y=-53504 sky130_fd_pr__pfet_01v8
x divider_top_0.MUX_1_1.a4 a_n12581_n21633# VDD VDD s=17400,658 d=34800,1316 l=40 w=600 x=-12522 y=-21632 sky130_fd_pr__pfet_01v8
x D5 divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=71476 y=-25365 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=13107 y=-1706 sky130_fd_pr__nfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=39580 y=67068 sky130_fd_pr__cap_mim_m3_1
x divider_top_3.DivideBy2_magic_0.CLK divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.CLK VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-7974 y=-59543 sky130_fd_pr__pfet_01v8
x D7 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=-11901 y=60283 sky130_fd_pr__pfet_01v8
x VSS a_n13836_33414# VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=-13203 y=34794 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a3 a_32921_n42878# a_32823_n42266# VDD s=17400,658 d=34800,1316 l=40 w=600 x=33190 y=-42265 sky130_fd_pr__pfet_01v8
x a_8683_n1707# DN_OUT VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=13677 y=-898 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a3 a_64418_n38732# a_64516_n39344# VDD s=34800,1316 d=17400,658 l=40 w=600 x=64687 y=-38731 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a4 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-7318 y=62095 sky130_fd_pr__nfet_01v8
x divider_top_3.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT divider_top_3.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_3.DFF_MAG_0.TG_MAGIC_2.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=16408 y=-60476 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD2 divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.inverter_2_0.VIN a_62865_n42511# VSS s=8700,358 d=17400,716 l=40 w=300 x=63217 y=-42510 sky130_fd_pr__nfet_01v8
x divider_top_0.AND_1_0.inverter_2_0.VIN divider_top_0.AND_1_0.VOUT VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-21927 y=-21313 sky130_fd_pr__pfet_01v8
x divider_top_0.CLK divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-1501 y=-25108 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD3 divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a1 VSS VSS s=5800,258 d=5800,258 l=40 w=200 x=39998 y=-40706 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.inverter_0.OUT divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-2874 y=-22337 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_0.VOUT VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=2170 y=-55666 sky130_fd_pr__pfet_01v8
x divider_top_1.MUX_1_0.SEL divider_top_1.MUX_1_0.AND_1_0.inverter_2_0.VIN a_n18417_n41622# VSS s=8700,358 d=17400,716 l=40 w=300 x=-18064 y=-41621 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_0.inverter_2.IN VSS divider_top_1.DivideBy2_magic_0.TG_MAGIC_1.IN VSS s=5800,316 d=2900,158 l=40 w=100 x=-11694 y=-40394 sky130_fd_pr__nfet_01v8
x a_n9457_1489# a_n13363_1489# VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=-8630 y=1575 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=21665 y=-22241 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD1 divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a1 VSS VSS s=5800,258 d=5800,258 l=40 w=200 x=76669 y=-58739 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.CLK divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_2.DivideBy2_magic_0.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-10880 y=21856 sky130_fd_pr__nfet_01v8
x a_n3499_n35632# a_n3747_n36000# divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_0.A VSS s=11600,516 d=11600,516 l=40 w=200 x=-3424 y=-35999 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD3 a_n12450_68665# divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=-12449 y=68919 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_3.MUX_1_1.IN2 VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=-13691 y=-54236 sky130_fd_pr__nfet_01v8
x a_4598_n41718# divider_top_1.divider_magic_0/P2_Gen_magic_0.3_in_and_out VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=4696 y=-41691 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a4 VSS a_78032_n60922# VSS s=17400,716 d=8700,358 l=40 w=300 x=77992 y=-60921 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_4.OUT VSS a_16418_9352# VSS s=5800,258 d=5800,258 l=200 w=200 x=16818 y=9668 sky130_fd_pr__nfet_01v8_lvt
x divider_top_1.MUX_1_0.a1 divider_top_1.MUX_1_0.AND_1_1.inverter_2_0.VIN a_n17418_n43596# VSS s=8700,358 d=17400,716 l=40 w=300 x=-17065 y=-43595 sky130_fd_pr__nfet_01v8
x a_51327_n1085# VDD a_51799_n1085# VDD s=11600,458 d=11600,458 l=60 w=400 x=52887 y=-276 sky130_fd_pr__pfet_01v8
x divider_top_0.CLK a_53421_n22533# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=53479 y=-22532 sky130_fd_pr__nfet_01v8
x divider_top_2.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_2.LD divider_top_2.DFF_MAG_0.TG_MAGIC_1.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=-12658 y=46110 sky130_fd_pr__nfet_01v8
x S4 VCTRL_IN ANALOG_MUX_MAG_5.OUT VSS s=5800,258 d=5800,258 l=40 w=200 x=21532 y=2449 sky130_fd_pr__nfet_01v8
x S2 ANALOG_MUX_MAG_4.OUT UP_INPUT VSS s=5800,258 d=5800,258 l=40 w=200 x=6155 y=1284 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=-11742 y=73196 sky130_fd_pr__pfet_01v8
x divider_top_2.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_2.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_2.DFF_MAG_0.TG_MAGIC_3.IN VSS s=5800,316 d=2900,158 l=40 w=100 x=-13216 y=47514 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK VSS divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-10539 y=27127 sky130_fd_pr__nfet_01v8
x divider_top_0.CLK VSS divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK VSS s=2900,158 d=2900,158 l=40 w=100 x=-1599 y=-24728 sky130_fd_pr__nfet_01v8
x divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.CLK divider_top_0.DivideBy2_magic_1.TG_MAGIC_0.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-10453 y=-19914 sky130_fd_pr__pfet_01v8
x divider_top_3.Q2 VDD a_4704_n61659# VDD s=11600,516 d=5800,258 l=40 w=200 x=5593 y=-62042 sky130_fd_pr__pfet_01v8
x divider_top_1.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT divider_top_1.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_1.DFF_MAG_0.TG_MAGIC_3.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=15095 y=-43753 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-2689 y=-38563 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_5.inverter_0.OUT VDD ANALOG_MUX_MAG_5.TG_ANALOG_MUX_1.inverter_0.OUT VDD s=11600,516 d=5800,258 l=40 w=200 x=20690 y=3178 sky130_fd_pr__pfet_01v8
x a_3252_n43578# a_3241_n43932# divider_top_1.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.B VDD s=11600,516 d=5800,258 l=40 w=200 x=3299 y=-43931 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=-11626 y=118528 sky130_fd_pr__pfet_01v8
x a_51799_n1085# VDD OUT VDD s=11600,458 d=11600,458 l=60 w=400 x=55731 y=-276 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-13016 y=-15727 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a1 a_83084_n58593# divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=83338 y=-58592 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_1.inverter_2.IN VDD divider_top_3.DivideBy2_magic_1.TG_MAGIC_1.IN VDD s=11600,516 d=5800,258 l=40 w=200 x=-10991 y=-53298 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.inverter_2_0.VIN VSS divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a3 VSS s=2900,158 d=5800,316 l=40 w=100 x=28579 y=-38600 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.inverter_0.OUT divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-8806 y=27934 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN VDD divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.NAND_MAGIC_0.OUT VDD s=11600,458 d=11600,458 l=40 w=400 x=21387 y=-23573 sky130_fd_pr__pfet_01v8
x divider_top_0.Q5 a_18406_n24848# VDD VDD s=11600,458 d=23200,916 l=40 w=400 x=18464 y=-24847 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD2 divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=62357 y=-20900 sky130_fd_pr__pfet_01v8
x divider_top_2.P2 VDD a_n10410_24665# VDD s=34800,1316 d=17400,658 l=40 w=600 x=-10409 y=25032 sky130_fd_pr__pfet_01v8
x D16 a_28313_n60672# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=28371 y=-60671 sky130_fd_pr__nfet_01v8
x VSS a_752_n43578# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=2179 y=-43931 sky130_fd_pr__pfet_01v8
x VSS a_n19721_n41330# VDD VDD s=11600,458 d=23200,916 l=40 w=400 x=-19662 y=-41329 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_1.TG_MAGIC_2.inverter_0.OUT divider_top_1.DivideBy2_magic_1.inverter_2.IN divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-13262 y=-36490 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.CLK VSS divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-5345 y=19253 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a1 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=56067 y=-59250 sky130_fd_pr__pfet_01v8
x divider_top_1.MUX_1_0.a4 VDD a_n16872_n42248# VDD s=34800,1316 d=17400,658 l=40 w=600 x=-16911 y=-42247 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=37116 y=-24544 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a4 VDD a_46458_n42285# VDD s=34800,1316 d=17400,658 l=40 w=600 x=46418 y=-42284 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.inverter_0.OUT divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.IN divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-4980 y=19962 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_0.B VSS a_2116_n41132# VSS s=8700,358 d=17400,716 l=40 w=300 x=2468 y=-41131 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=32442 y=-24564 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.inverter_2_0.VIN VSS divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a3 VSS s=2900,158 d=5800,316 l=40 w=100 x=86714 y=-60090 sky130_fd_pr__nfet_01v8
x divider_top_3.P3 a_n7274_n53709# VDD VDD s=17400,658 d=34800,1316 l=40 w=600 x=-6808 y=-53708 sky130_fd_pr__pfet_01v8
x OUT VSS divider_top_1.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=13398 y=-43388 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=-7783 y=28794 sky130_fd_pr__nfet_01v8
x divider_top_1.OUT1 VSS a_n26846_n40949# VSS s=23200,916 d=11600,458 l=60 w=400 x=-26819 y=-41184 sky130_fd_pr__nfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=66180 y=33396 sky130_fd_pr__cap_mim_m3_1
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK VSS divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-8710 y=53137 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.IN divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-2078 y=-38513 sky130_fd_pr__nfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=71500 y=27784 sky130_fd_pr__cap_mim_m3_1
x divider_top_3.7b_counter_new_0.mod_dff_magic_6.D1 divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=73876 y=-59167 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a4 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=84241 y=-59130 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a3 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=73183 y=-38302 sky130_fd_pr__pfet_01v8
x a_7724_1857# VDD a_8252_1049# VDD s=11600,458 d=11600,458 l=60 w=400 x=8502 y=1857 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_0.OUT a_7683_n899# VDD VDD s=11600,458 d=23200,916 l=60 w=400 x=7977 y=-898 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_5.inverter_0.OUT ANALOG_MUX_MAG_5.TG_ANALOG_MUX_1.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=20984 y=2898 sky130_fd_pr__nfet_01v8
x OUT divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=-4777 y=-41699 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a4 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-7329 y=70535 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.VOUT a_49161_n56701# VDD VDD s=14500,558 d=29000,1116 l=40 w=500 x=49219 y=-56700 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD3 a_31981_n60703# divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=32235 y=-60702 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD3 divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.inverter_2_0.VIN a_39718_n42603# VSS s=8700,358 d=17400,716 l=40 w=300 x=40070 y=-42602 sky130_fd_pr__nfet_01v8
x a_86885_8247# a_86453_8081# a_87053_8247# VSS s=30240,1004 d=30240,1004 l=168 w=0 x=86885 y=8247 sky130_fd_pr__res_xhigh_po_0p35
x divider_top_1.MUX_1_0.AND_1_0.inverter_2_0.VIN VSS divider_top_1.MUX_1_0.a3 VSS s=2900,158 d=5800,316 l=40 w=100 x=-17455 y=-41928 sky130_fd_pr__nfet_01v8
x VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.CLK VSS VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=43818 y=1797 sky130_fd_pr__nfet_01v8
x divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.CLK VSS divider_top_0.DivideBy2_magic_0.TG_MAGIC_0.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-10551 y=-24461 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD1 divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a1 VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-10836 y=108875 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.NAND_MAGIC_0.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=21329 y=-39197 sky130_fd_pr__pfet_01v8
x D7 VDD divider_top_2.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_5.B VDD s=5800,258 d=5800,258 l=40 w=200 x=-6600 y=26547 sky130_fd_pr__pfet_01v8
x a_8211_n1707# a_8683_n1707# VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=10833 y=-898 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.VOUT a_66782_n39286# VDD VDD s=29000,1116 d=29000,1116 l=40 w=500 x=67063 y=-38489 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_1.TG_ANALOG_MUX_1.inverter_0.OUT ANALOG_MUX_MAG_1.OUT Tapered_Buffer_mag_0.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=-1551 y=1837 sky130_fd_pr__pfet_01v8
x F_IN divider_top_2.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_2.DFF_MAG_0.TG_MAGIC_2.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-12658 y=48320 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD3 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a1 VDD s=11600,516 d=5800,258 l=40 w=200 x=-10883 y=68749 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_3.inverter_0.OUT ANALOG_MUX_MAG_3.TG_ANALOG_MUX_1.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=20960 y=-171 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.inverter_2_0.VIN VSS divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a4 VSS s=5800,316 d=2900,158 l=40 w=100 x=83849 y=-58899 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.CLK VSS divider_top_3.DivideBy2_magic_1.TG_MAGIC_0.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-8954 y=-54236 sky130_fd_pr__nfet_01v8
x D6 a_n4641_n27341# divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_0.A VDD s=11600,516 d=5800,258 l=40 w=200 x=-4582 y=-27340 sky130_fd_pr__pfet_01v8
x divider_top_3.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_3.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_3.DFF_MAG_0.TG_MAGIC_3.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=15798 y=-61449 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-3624 y=-41699 sky130_fd_pr__pfet_01v8
x divider_top_0.CLK divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-3387 y=-23790 sky130_fd_pr__pfet_01v8
x D7 divider_top_2.3AND_MAGIC_0.A a_n11478_11093# VDD s=17400,658 d=34800,1316 l=40 w=600 x=-11477 y=11460 sky130_fd_pr__pfet_01v8
x VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.inverter_0.OUT VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.IN VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=42913 y=1432 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a1 divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=64216 y=-41073 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,516 l=100 w=200 x=27583 y=-22 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.3AND_MAGIC_0.VOUT VSS a_21231_n24028# VSS s=11600,516 d=11600,516 l=40 w=200 x=21191 y=-24027 sky130_fd_pr__nfet_01v8
x D14 a_3252_n43578# VSS VSS s=11600,516 d=11600,516 l=40 w=200 x=4679 y=-43325 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_1.inverter_2.IN divider_top_2.DivideBy2_magic_1.TG_MAGIC_1.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-5345 y=21018 sky130_fd_pr__nfet_01v8
x divider_top_2.MUX_1_2.a1 VDD divider_top_2.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=-7936 y=15451 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.inverter_0.OUT divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-6086 y=-20949 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK VSS divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=-6381 y=-24070 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.IN divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=-2384 y=-21922 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=73378 y=-24466 sky130_fd_pr__pfet_01v8
x divider_top_0.CLK VSS divider_top_0.DFF_MAG_0.TG_MAGIC_3.CLK VSS s=2900,158 d=2900,158 l=40 w=100 x=10814 y=-26139 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_1.VOUT VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=4069 y=-55899 sky130_fd_pr__nfet_01v8
x a_n2446_n19011# divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_1.B a_n2457_n18803# VDD s=5800,258 d=11600,516 l=40 w=200 x=-2300 y=-18802 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_0.B VDD divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT VDD s=8700,358 d=8700,358 l=40 w=300 x=1672 y=-21165 sky130_fd_pr__pfet_01v8
x a_48830_n39386# VSS a_49379_n39386# VSS s=29000,1116 d=14500,558 l=40 w=500 x=49339 y=-39385 sky130_fd_pr__nfet_01v8
x divider_top_2.P3 VDD divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=-8821 y=26290 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_1.CLK divider_top_1.DivideBy2_magic_1.TG_MAGIC_2.inverter_0.OUT VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=-12651 y=-36125 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_3.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_0.VOUT divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-1985 y=-59380 sky130_fd_pr__nfet_01v8
x divider_top_2.MUX_1_0.SEL divider_top_2.MUX_1_0.AND_1_0.inverter_2_0.VIN a_n11500_14198# VSS s=8700,358 d=17400,716 l=40 w=300 x=-11499 y=14550 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD1 divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.inverter_2_0.VIN a_57081_n26017# VSS s=8700,358 d=17400,716 l=40 w=300 x=57433 y=-26016 sky130_fd_pr__nfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=18300 y=50232 sky130_fd_pr__cap_mim_m3_1
x F_IN divider_top_2.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_2.DFF_MAG_0.TG_MAGIC_1.IN VSS s=2900,158 d=5800,316 l=40 w=100 x=-13216 y=45402 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a3 a_85995_n26182# a_85897_n25570# VDD s=17400,658 d=34800,1316 l=40 w=600 x=86264 y=-25569 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a1 divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=55462 y=-41139 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD3 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=39998 y=-41036 sky130_fd_pr__pfet_01v8
x D15 VDD a_6262_n37853# VDD s=11600,516 d=5800,258 l=40 w=200 x=7591 y=-37644 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=13502 y=1049 sky130_fd_pr__nfet_01v8
x a_n11097_n16599# VSS a_n15003_n16599# VSS s=11600,458 d=11600,458 l=60 w=400 x=-9476 y=-15727 sky130_fd_pr__nfet_01v8
x divider_top_0.Q3 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=54478 y=-21095 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=57875 y=-1084 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-11600 y=-15727 sky130_fd_pr__nfet_01v8
x divider_top_0.MUX_1_1.IN2 VSS divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-14896 y=-18876 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD1 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=76669 y=-59069 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD1 a_45616_n60722# divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=45870 y=-60721 sky130_fd_pr__nfet_01v8
x OUT divider_top_1.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_1.DFF_MAG_0.TG_MAGIC_2.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=16097 y=-42780 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD1 VSS divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a1 VSS s=5800,258 d=11600,516 l=40 w=200 x=53791 y=-24089 sky130_fd_pr__nfet_01v8
x divider_top_3.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_3.MUX_1_1.a4 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-10862 y=-57175 sky130_fd_pr__nfet_01v8
x divider_top_0.DivideBy2_magic_1.TG_MAGIC_1.inverter_0.OUT divider_top_0.DivideBy2_magic_1.TG_MAGIC_1.IN divider_top_0.DivideBy2_magic_1.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-10454 y=-18511 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a4 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=37516 y=-21091 sky130_fd_pr__pfet_01v8
x divider_top_1.MUX_1_0.SEL divider_top_1.MUX_1_0.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-18234 y=-43087 sky130_fd_pr__pfet_01v8
x a_51327_n1085# VSS a_51799_n1085# VSS s=11600,458 d=11600,458 l=60 w=400 x=51739 y=-1084 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.inverter_2_0.VIN VSS divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a3 VSS s=5800,316 d=2900,158 l=40 w=100 x=59247 y=-60211 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT divider_top_1.P3 VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=-6520 y=-37625 sky130_fd_pr__pfet_01v8
x a_n13363_1489# PRE_SCALAR VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=-8190 y=767 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD3 a_28321_n57219# divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=28575 y=-57218 sky130_fd_pr__nfet_01v8
x VSS VSS a_n19350_n54845# VSS s=8700,358 d=8700,358 l=40 w=300 x=-19193 y=-54844 sky130_fd_pr__nfet_01v8
x D6 a_n20419_n24739# VDD VDD s=11600,458 d=23200,916 l=40 w=400 x=-20360 y=-24738 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_0.B divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=1770 y=-25077 sky130_fd_pr__pfet_01v8
x divider_top_0.Q7 VDD a_n7141_n27341# VDD s=5800,258 d=5800,258 l=40 w=200 x=-6426 y=-27340 sky130_fd_pr__pfet_01v8
x divider_top_2.Q1 a_n8971_51088# divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.3_INPUT_NOR_MAG_0.VOUT VDD s=34800,1316 d=17400,658 l=40 w=600 x=-8970 y=51357 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a3 a_55056_n26272# a_54958_n25660# VDD s=17400,658 d=34800,1316 l=40 w=600 x=55325 y=-25659 sky130_fd_pr__pfet_01v8
x a_n26846_n39533# OUT_CORE VDD VDD s=23200,916 d=11600,458 l=60 w=400 x=-26011 y=-37782 sky130_fd_pr__pfet_01v8
x D7 divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=-11901 y=60381 sky130_fd_pr__pfet_01v8
x a_n8802_n24215# divider_top_0.DivideBy2_magic_0.CLK VSS VSS s=17400,716 d=17400,716 l=40 w=300 x=-8718 y=-24552 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=67494 y=-41803 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.IN1 divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=58934 y=-41170 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_5.inverter_0.OUT ANALOG_MUX_MAG_5.TG_ANALOG_MUX_1.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=20788 y=3178 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.inverter_2_0.VIN VSS divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a3 VSS s=2900,158 d=5800,316 l=40 w=100 x=73682 y=-60097 sky130_fd_pr__nfet_01v8
x OUT divider_top_1.DFF_MAG_0.TG_MAGIC_3.CLK VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=11414 y=-42450 sky130_fd_pr__pfet_01v8
x divider_top_1.DivideBy2_magic_1.CLK divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.CLK VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=-8677 y=-36125 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a1 divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=72679 y=-21012 sky130_fd_pr__pfet_01v8
x a_n5999_n43548# a_n6759_n43932# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-5826 y=-43931 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.inverter_2_0.VIN VSS divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a4 VSS s=2900,158 d=5800,316 l=40 w=100 x=-7318 y=62193 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a1 divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.inverter_2_0.VIN a_66834_n23977# VSS s=8700,358 d=17400,716 l=40 w=300 x=67186 y=-23976 sky130_fd_pr__nfet_01v8
x a_803_n19041# VDD a_43_n18803# VDD s=11600,516 d=5800,258 l=40 w=200 x=877 y=-18802 sky130_fd_pr__pfet_01v8
x divider_top_3.Q1 a_37760_n55256# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=37818 y=-55255 sky130_fd_pr__nfet_01v8
x a_n999_n43548# a_n1759_n43932# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-826 y=-43931 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_3.inverter_0.OUT ANALOG_MUX_MAG_3.IN_1 ANALOG_MUX_MAG_3.OUT VSS s=5800,258 d=5800,258 l=40 w=200 x=21704 y=-517 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a4 VSS a_28563_n22803# VSS s=17400,716 d=8700,358 l=40 w=300 x=28523 y=-22802 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT VDD divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_1.VOUT VDD s=2900,158 d=2900,158 l=40 w=100 x=4069 y=-55668 sky130_fd_pr__pfet_01v8
x a_41361_n42889# VSS divider_top_1.Q2 VSS s=17400,716 d=17400,716 l=40 w=300 x=41759 y=-42888 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.CLK divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-13263 y=-40394 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.CLK divider_top_2.DivideBy2_magic_0.TG_MAGIC_1.OUT divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-10880 y=21954 sky130_fd_pr__nfet_01v8
x D4 VSS a_62167_n25920# VSS s=8700,358 d=8700,358 l=40 w=300 x=62323 y=-25919 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_4.TG_ANALOG_MUX_1.inverter_0.OUT ANALOG_MUX_MAG_4.OUT ANALOG_MUX_MAG_4.IN_1 VDD s=5800,258 d=5800,258 l=40 w=200 x=6547 y=2013 sky130_fd_pr__pfet_01v8
x divider_top_3.DFF_MAG_0.TG_MAGIC_3.CLK VSS divider_top_3.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=13293 y=-60841 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a4 VSS a_42064_n61000# VSS s=17400,716 d=8700,358 l=40 w=300 x=42024 y=-60999 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a3 VDD s=5800,316 d=2900,158 l=40 w=100 x=-8142 y=114672 sky130_fd_pr__pfet_01v8
x divider_top_2.Q5 VSS divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.NOR_MAGIC_0.VOUT VSS s=11600,516 d=5800,258 l=40 w=200 x=-10624 y=51777 sky130_fd_pr__nfet_01v8
x divider_top_1.P0 VDD divider_top_1.DFF_MAG_0.TG_MAGIC_3.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=16739 y=-43768 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.IN divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-4778 y=-40296 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD1 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=72306 y=-37474 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD2 divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a1 VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=81266 y=-20845 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.CLK divider_top_0.DivideBy2_magic_1.TG_MAGIC_1.OUT divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-11162 y=-19484 sky130_fd_pr__nfet_01v8
x divider_top_0.DivideBy2_magic_0.CLK divider_top_0.DivideBy2_magic_0.TG_MAGIC_1.IN divider_top_0.DivideBy2_magic_0.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-10650 y=-23853 sky130_fd_pr__nfet_01v8
x a_3303_n26957# a_3055_n26735# divider_top_0.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.B VSS s=11600,516 d=11600,516 l=40 w=200 x=3377 y=-26734 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_1.CLK divider_top_3.DivideBy2_magic_1.inverter_2.IN divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-12559 y=-54186 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.CLK divider_top_1.DivideBy2_magic_0.TG_MAGIC_1.OUT divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-10660 y=-41002 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.VOUT a_32779_n57447# divider_top_3.7b_counter_new_0.mod_dff_magic_1.D1 VSS s=14500,558 d=29000,1116 l=40 w=500 x=32837 y=-57446 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-11742 y=73294 sky130_fd_pr__pfet_01v8
x divider_top_2.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_2.DFF_MAG_0.TG_MAGIC_3.IN divider_top_2.DFF_MAG_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-13216 y=47612 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-10539 y=27225 sky130_fd_pr__nfet_01v8
x D2 divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=44371 y=-25482 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=37616 y=-59944 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-11626 y=118626 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.CLK divider_top_0.DivideBy2_magic_0.TG_MAGIC_1.OUT divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=-11554 y=-24411 sky130_fd_pr__nfet_01v8
x divider_top_0.MUX_1_2.AND_1_1.inverter_2_0.VIN VSS divider_top_0.MUX_1_2.a4 VSS s=2900,158 d=5800,316 l=40 w=100 x=-17154 y=-21497 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=32942 y=-59964 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD3 a_36050_n42572# divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=36304 y=-42571 sky130_fd_pr__nfet_01v8
x a_n9079_n16599# VDD a_n11097_n16599# VDD s=23200,916 d=11600,458 l=60 w=400 x=-9078 y=-16535 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=60344 y=-59282 sky130_fd_pr__pfet_01v8
x a_7001_n43548# VDD a_6241_n43932# VDD s=11600,516 d=5800,258 l=40 w=200 x=7075 y=-43931 sky130_fd_pr__pfet_01v8
x VSS VDD divider_top_2.AND_1_0.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=-7983 y=10678 sky130_fd_pr__pfet_01v8
x a_91429_8579# a_90997_8413# a_91597_8579# VSS s=30240,1004 d=30240,1004 l=168 w=0 x=91429 y=8579 sky130_fd_pr__res_xhigh_po_0p35
x divider_top_0.Q1 a_5641_n26735# divider_top_0.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.A VSS s=11600,516 d=11600,516 l=40 w=200 x=6671 y=-26734 sky130_fd_pr__nfet_01v8
x divider_top_3.MUX_1_2.a1 divider_top_3.MUX_1_2.AND_1_1.inverter_2_0.VIN a_n16715_n56707# VSS s=8700,358 d=17400,716 l=40 w=300 x=-16362 y=-56706 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a3 VDD s=5800,316 d=2900,158 l=40 w=100 x=82752 y=-59828 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD2 a_82093_n57114# divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.inverter_2_0.VIN VSS s=8700,358 d=8700,358 l=40 w=300 x=82347 y=-57113 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.CLK divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-12560 y=-53298 sky130_fd_pr__pfet_01v8
x divider_top_2.Q3 a_n8129_38964# divider_top_2.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.C VSS s=11600,516 d=11600,516 l=40 w=200 x=-8128 y=39994 sky130_fd_pr__nfet_01v8
x divider_top_2.P2 a_n10410_24665# VDD VDD s=17400,658 d=34800,1316 l=40 w=600 x=-10409 y=25130 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.inverter_2_0.VIN VSS divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a3 VSS s=5800,316 d=2900,158 l=40 w=100 x=36125 y=-22020 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD3 divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.inverter_2_0.VIN a_31278_n42592# VSS s=8700,358 d=17400,716 l=40 w=300 x=31630 y=-42591 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_1.CLK VSS divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.CLK VSS s=2900,158 d=2900,158 l=40 w=100 x=-6003 y=23839 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.CLK divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-5345 y=19351 sky130_fd_pr__nfet_01v8
x VDD VSS a_32652_n28# VSS s=5800,258 d=5800,258 l=100 w=200 x=33816 y=-27 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_6.inverter_0.OUT ANALOG_MUX_MAG_6.IN_1 divider_top_0.CLK VSS s=5800,258 d=5800,258 l=40 w=200 x=64327 y=-3383 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD3 divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a1 VSS VSS s=5800,258 d=5800,258 l=40 w=200 x=28601 y=-55322 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_1.TG_ANALOG_MUX_1.inverter_0.OUT Tapered_Buffer_mag_0.IN ANALOG_MUX_MAG_1.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=-1649 y=1837 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD1 divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a1 VSS VSS s=5800,258 d=5800,258 l=40 w=200 x=49564 y=-58856 sky130_fd_pr__nfet_01v8
x VSS a_81382_n42456# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=81440 y=-42455 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-2921 y=-55736 sky130_fd_pr__pfet_01v8
x a_n8802_n24215# divider_top_0.DivideBy2_magic_0.CLK VDD VDD s=34800,1316 d=34800,1316 l=40 w=600 x=-8801 y=-23940 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.IN1 divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=33136 y=-59265 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.CLK divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.IN divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-11949 y=-58555 sky130_fd_pr__nfet_01v8
x a_n13363_1489# PRE_SCALAR VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=-9134 y=767 sky130_fd_pr__nfet_01v8
x divider_top_3.DFF_MAG_0.TG_MAGIC_3.OUT VSS divider_top_3.P0 VSS s=5800,316 d=2900,158 l=40 w=100 x=17344 y=-60841 sky130_fd_pr__nfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=18300 y=61456 sky130_fd_pr__cap_mim_m3_1
x divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a1 divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.inverter_2_0.VIN a_n10391_118664# VSS s=8700,358 d=17400,716 l=40 w=300 x=-10390 y=119016 sky130_fd_pr__nfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=44900 y=78292 sky130_fd_pr__cap_mim_m3_1
x divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT VSS divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-7783 y=28892 sky130_fd_pr__nfet_01v8
x a_n28666_n57678# OUT_USB VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=-28639 y=-56851 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT VDD divider_top_0.P2 VDD s=5800,258 d=5800,258 l=40 w=200 x=-6924 y=-25108 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.IN VSS s=5800,316 d=2900,158 l=40 w=100 x=23027 y=-38224 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-8710 y=53235 sky130_fd_pr__nfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=76820 y=22172 sky130_fd_pr__cap_mim_m3_1
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=50220 y=39008 sky130_fd_pr__cap_mim_m3_1
x divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.CLK divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-12750 y=-35517 sky130_fd_pr__nfet_01v8
x F_IN divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=-11197 y=27837 sky130_fd_pr__nfet_01v8
x a_n3545_n61689# a_n3556_n62043# divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_0.A VDD s=11600,516 d=5800,258 l=40 w=200 x=-3497 y=-62042 sky130_fd_pr__pfet_01v8
x D2 a_n22652_n19384# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-22593 y=-19383 sky130_fd_pr__pfet_01v8
x divider_top_0.CLK VSS divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.inverter_0.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=-6381 y=-21972 sky130_fd_pr__nfet_01v8
x VCO_0.INV_1_mag_2.IN VSS VCO_0.INV_1_mag_2.OUT VSS s=23200,916 d=11600,458 l=100 w=400 x=30376 y=2096 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.inverter_2_0.VIN VSS divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a4 VSS s=2900,158 d=5800,316 l=40 w=100 x=-7329 y=70633 sky130_fd_pr__nfet_01v8
x divider_top_1.AND_1_1.inverter_2_0.VIN divider_top_1.AND_1_1.VOUT VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-19287 y=-35995 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD3 VDD divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a1 VDD s=11600,516 d=5800,258 l=40 w=200 x=35444 y=-20961 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a3 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=81555 y=-21904 sky130_fd_pr__nfet_01v8
x divider_top_3.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT divider_top_3.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_3.DFF_MAG_0.TG_MAGIC_1.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=13098 y=-61864 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.CLK VDD divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.inverter_0.OUT VDD s=11600,516 d=5800,258 l=40 w=200 x=-12854 y=-58225 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-3878 y=-56016 sky130_fd_pr__nfet_01v8
x D14 VDD a_n21954_n35975# VDD s=11600,516 d=5800,258 l=40 w=200 x=-21993 y=-35974 sky130_fd_pr__pfet_01v8
x VCO_0.INV_1_mag_3.OUT VCO_0.INV_1_mag_0.IN a_32652_n28# VSS s=11600,516 d=11600,516 l=100 w=200 x=33747 y=932 sky130_fd_pr__nfet_01v8
x S6 ANALOG_MUX_MAG_2.TG_ANALOG_MUX_0.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-3861 y=-1609 sky130_fd_pr__pfet_01v8
x divider_top_0.CLK VDD divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=22524 y=-22621 sky130_fd_pr__pfet_01v8
x divider_top_1.P2 a_n8104_n40806# VSS VSS s=8700,358 d=17400,716 l=40 w=300 x=-7582 y=-41143 sky130_fd_pr__nfet_01v8
x D7 divider_top_2.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_5.B VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-6600 y=26645 sky130_fd_pr__pfet_01v8
x divider_top_0.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_0.MUX_1_2.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-17154 y=-21266 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.inverter_2_0.VIN VSS divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a4 VSS s=5800,316 d=2900,158 l=40 w=100 x=37814 y=-40904 sky130_fd_pr__nfet_01v8
x divider_top_1.DivideBy2_magic_0.TG_MAGIC_1.inverter_0.OUT divider_top_1.DivideBy2_magic_0.TG_MAGIC_1.OUT divider_top_1.DivideBy2_magic_0.TG_MAGIC_1.IN VDD s=2900,158 d=2900,158 l=40 w=100 x=-9658 y=-40029 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_1.VOUT a_n10954_33323# a_n10953_32802# VSS s=8700,358 d=17400,716 l=40 w=300 x=-10952 y=33169 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_1.inverter_0.OUT ANALOG_MUX_MAG_1.OUT Tapered_Buffer_mag_0.IN VSS s=5800,258 d=11600,516 l=40 w=200 x=-1355 y=1491 sky130_fd_pr__nfet_01v8
x a_n8523_13581# VSS divider_top_2.MUX_1_2.SEL VSS s=11600,516 d=11600,516 l=40 w=200 x=-8496 y=13581 sky130_fd_pr__nfet_01v8
x OUT divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_0.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-1881 y=-37905 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_3.IN_1 VSS s=4933760,8904 l=2000 w=2000 x=2677 y=21303 sky130_fd_pr__cap_mim_m3_1
x divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a4 VDD a_n8671_70218# VDD s=34800,1316 d=17400,658 l=40 w=600 x=-8670 y=70178 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a3 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=73878 y=-59866 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.NOR_MAGIC_0.VOUT a_20232_n40865# a_20020_n41473# VSS s=8700,358 d=17400,716 l=40 w=300 x=20697 y=-40864 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD3 divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a1 VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-10883 y=68847 sky130_fd_pr__pfet_01v8
x a_8724_1049# UP_OUT VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=12538 y=1857 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a3 a_55762_n39410# a_55664_n38798# VDD s=17400,658 d=34800,1316 l=40 w=600 x=56031 y=-38797 sky130_fd_pr__pfet_01v8
x a_51799_n1085# OUT VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=52801 y=-1084 sky130_fd_pr__nfet_01v8
x a_51799_n4132# ANALOG_MUX_MAG_6.IN_1 VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=53745 y=-4131 sky130_fd_pr__nfet_01v8
x F_IN divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-11577 y=28033 sky130_fd_pr__pfet_01v8
x a_85995_n26182# VSS divider_top_0.Q7 VSS s=17400,716 d=17400,716 l=40 w=300 x=86393 y=-26181 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD1 VSS divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a1 VSS s=5800,258 d=11600,516 l=40 w=200 x=54489 y=-40680 sky130_fd_pr__nfet_01v8
x divider_top_0.CLK VSS divider_top_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VSS s=5800,316 d=2900,158 l=40 w=100 x=14200 y=-26139 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD2 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a1 VDD s=11600,516 d=5800,258 l=40 w=200 x=66617 y=-40975 sky130_fd_pr__pfet_01v8
x divider_top_1.Q3 a_6349_n38251# divider_top_1.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.C VSS s=11600,516 d=11600,516 l=40 w=200 x=7379 y=-38250 sky130_fd_pr__nfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=13225 y=-1706 sky130_fd_pr__nfet_01v8
x divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-5890 y=-25093 sky130_fd_pr__pfet_01v8
x a_24462_n59506# VSS divider_top_3.7b_counter_new_0.LD2 VSS s=40600,1516 d=40600,1516 l=40 w=700 x=24822 y=-58620 sky130_fd_pr__nfet_01v8
x a_n5904_38914# VSS a_n5878_38954# VSS s=11600,516 d=11600,516 l=40 w=200 x=-5877 y=38914 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.inverter_0.OUT divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.IN divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.OUT VDD s=5800,316 d=2900,158 l=40 w=100 x=-12145 y=-58140 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD1 divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a1 VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=55396 y=-55668 sky130_fd_pr__pfet_01v8
x a_n7439_1488# VDD a_n9457_1489# VDD s=11600,458 d=11600,458 l=60 w=400 x=-6966 y=1575 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_3.D1 divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=46771 y=-59284 sky130_fd_pr__pfet_01v8
x divider_top_2.MUX_1_1.AND_1_0.inverter_2_0.VIN VSS divider_top_2.MUX_1_1.a3 VSS s=5800,316 d=2900,158 l=40 w=100 x=-7782 y=19952 sky130_fd_pr__nfet_01v8
x divider_top_2.MUX_1_0.a1 divider_top_2.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=-12936 y=15549 sky130_fd_pr__pfet_01v8
x a_8683_n1707# DN_OUT VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=14857 y=-898 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a4 VDD a_74266_n60279# VDD s=34800,1316 d=17400,658 l=40 w=600 x=74226 y=-60278 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.IN VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=25472 y=-56285 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_1.inverter_2.IN VSS divider_top_2.DivideBy2_magic_1.TG_MAGIC_1.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-5345 y=21116 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.B a_5852_n59195# a_6161_n59195# VSS s=17400,716 d=8700,358 l=40 w=300 x=6121 y=-59194 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=-2725 y=-56016 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.VOUT VDD a_84229_n21844# VDD s=29000,1116 d=14500,558 l=40 w=500 x=84189 y=-21843 sky130_fd_pr__pfet_01v8
x divider_top_2.P0 divider_top_2.DFF_MAG_0.TG_MAGIC_3.IN VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=-13646 y=49256 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_1.TG_MAGIC_0.inverter_0.OUT divider_top_2.DivideBy2_magic_1.TG_MAGIC_1.OUT divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.OUT VDD s=5800,316 d=2900,158 l=40 w=100 x=-6368 y=21758 sky130_fd_pr__pfet_01v8
x divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.inverter_0.OUT divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.IN divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT VDD s=2900,158 d=5800,316 l=40 w=100 x=-2384 y=-22337 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=45678 y=-41872 sky130_fd_pr__pfet_01v8
x a_19322_n24882# VSS divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.3AND_MAGIC_0.VOUT VSS s=11600,516 d=11600,516 l=40 w=200 x=20412 y=-24173 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.inverter_0.OUT divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN VDD s=5800,316 d=2900,158 l=40 w=100 x=-4979 y=-55651 sky130_fd_pr__pfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_1.VOUT VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=-11314 y=35785 sky130_fd_pr__nfet_01v8
x a_55056_n26272# VSS divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.VOUT VSS s=17400,716 d=17400,716 l=40 w=300 x=55454 y=-26271 sky130_fd_pr__nfet_01v8
x divider_top_0.DivideBy2_magic_1.CLK divider_top_0.DivideBy2_magic_1.TG_MAGIC_1.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-11261 y=-18876 sky130_fd_pr__nfet_01v8
x a_n28666_n57678# VSS OUT_USB VSS s=11600,458 d=11600,458 l=60 w=400 x=-28639 y=-57677 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_5.B a_n6748_n35602# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-5320 y=-35393 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.CLK VSS divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-12658 y=-53578 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.inverter_2_0.VIN VSS divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a4 VSS s=2900,158 d=5800,316 l=40 w=100 x=87010 y=-40819 sky130_fd_pr__nfet_01v8
x a_58028_n39352# VDD divider_top_1.7b_counter_new_0.mod_dff_magic_4.D1 VDD s=29000,1116 d=29000,1116 l=40 w=500 x=58537 y=-38555 sky130_fd_pr__pfet_01v8
x divider_top_1.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_1.MUX_1_2.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-16456 y=-37857 sky130_fd_pr__pfet_01v8
x VSS a_n1748_n35602# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=-320 y=-35393 sky130_fd_pr__pfet_01v8
x a_52002_1826# OUTB VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=54184 y=1826 sky130_fd_pr__nfet_01v8
x OUT VDD divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=62931 y=-38520 sky130_fd_pr__pfet_01v8
x divider_top_0.3AND_MAGIC_0.C VDD a_n22907_n27453# VDD s=5800,258 d=5800,258 l=40 w=200 x=-21776 y=-27426 sky130_fd_pr__pfet_01v8
x a_n4248_n35602# a_n4259_n35394# divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_0.A VDD s=11600,516 d=5800,258 l=40 w=200 x=-4200 y=-35393 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT VDD divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_0.VOUT VDD s=2900,158 d=2900,158 l=40 w=100 x=2268 y=-59780 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.IN divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=21324 y=-55920 sky130_fd_pr__pfet_01v8
x F_IN divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.IN divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-8391 y=28032 sky130_fd_pr__nfet_01v8
x divider_top_0.AND_1_1.VOUT VDD a_n20822_n21320# VDD s=5800,258 d=5800,258 l=40 w=200 x=-20665 y=-21319 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a4 VDD a_32823_n42266# VDD s=34800,1316 d=17400,658 l=40 w=600 x=32783 y=-42265 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a1 divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=50635 y=-59315 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=19922 y=-22241 sky130_fd_pr__nfet_01v8
x divider_top_0.CLK VDD divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=35418 y=-21990 sky130_fd_pr__pfet_01v8
x divider_top_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT divider_top_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_0.DFF_MAG_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=15301 y=-25774 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a3 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=64439 y=-56661 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-3722 y=-40381 sky130_fd_pr__pfet_01v8
x divider_top_2.Q1 divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.3_INPUT_NOR_MAG_0.VOUT a_n8971_51088# VDD s=17400,658 d=34800,1316 l=40 w=600 x=-8970 y=51455 sky130_fd_pr__pfet_01v8
x divider_top_3.MUX_1_2.SEL divider_top_3.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=17400,716 l=40 w=300 x=-17361 y=-55269 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a4 VSS a_56465_n57521# VSS s=17400,716 d=8700,358 l=40 w=300 x=56425 y=-57520 sky130_fd_pr__nfet_01v8
x a_51799_n1085# VDD OUT VDD s=11600,458 d=11600,458 l=60 w=400 x=56911 y=-276 sky130_fd_pr__pfet_01v8
x a_91597_9575# VSS s=27289760,20904 l=5000 w=5000 x=76820 y=33396 sky130_fd_pr__cap_mim_m3_1
x divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT VSS divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_1.VOUT VSS s=2900,158 d=2900,158 l=40 w=100 x=3268 y=-41436 sky130_fd_pr__nfet_01v8
x PFD_0.PFD_UP_1/PFD_INV_0.OUT PFD_0.PFD_UP_0/PFD_INV_2.IN VSS VSS s=3480,178 d=3480,178 l=60 w=120 x=2111 y=740 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.3_INPUT_NOR_MAG_0.VOUT a_n10744_52537# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=-10743 y=52595 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.inverter_2_0.VIN VDD divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=46273 y=-24583 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.inverter_0.OUT divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.IN divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT VDD s=2900,158 d=5800,316 l=40 w=100 x=-1686 y=-38928 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a1 divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.inverter_2_0.VIN a_85351_n23922# VSS s=8700,358 d=17400,716 l=40 w=300 x=85703 y=-23921 sky130_fd_pr__nfet_01v8
x OUTB a_72729_n57152# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=72787 y=-57151 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a3 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=55685 y=-56727 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a4 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=49647 y=-24614 sky130_fd_pr__pfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_1.VOUT VDD a_339_n55824# VDD s=5800,258 d=5800,258 l=40 w=200 x=1273 y=-55753 sky130_fd_pr__pfet_01v8
x a_46564_n39444# VDD divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.VOUT VDD s=34800,1316 d=34800,1316 l=40 w=600 x=47045 y=-38831 sky130_fd_pr__pfet_01v8
x divider_top_1.MUX_1_1.IN2 VSS divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-14198 y=-35467 sky130_fd_pr__nfet_01v8
x OUT divider_top_1.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VDD VDD s=11600,516 d=5800,258 l=40 w=200 x=13104 y=-43768 sky130_fd_pr__pfet_01v8
x S2 VDD ANALOG_MUX_MAG_4.TG_ANALOG_MUX_0.inverter_0.OUT VDD s=5800,258 d=11600,516 l=40 w=200 x=5803 y=938 sky130_fd_pr__pfet_01v8
x a_66084_n22695# VSS a_66633_n22695# VSS s=29000,1116 d=14500,558 l=40 w=500 x=66593 y=-22694 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a4 VSS a_50927_n61039# VSS s=17400,716 d=8700,358 l=40 w=300 x=50887 y=-61038 sky130_fd_pr__nfet_01v8
x divider_top_1.Q3 a_7011_n41297# VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=7998 y=-41680 sky130_fd_pr__pfet_01v8
x a_5554_n26987# divider_top_0.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.A a_5543_n27341# VDD s=5800,258 d=11600,516 l=40 w=200 x=5699 y=-27340 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a3 VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=-8142 y=114770 sky130_fd_pr__pfet_01v8
x divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.IN VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=21763 y=-21583 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.LD1 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=49564 y=-59186 sky130_fd_pr__pfet_01v8
x divider_top_1.DFF_MAG_0.TG_MAGIC_2.IN divider_top_1.DFF_MAG_0.TG_MAGIC_1.IN VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=13941 y=-43388 sky130_fd_pr__nfet_01v8
x divider_top_2.Q4 divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.NOR_MAGIC_0.VOUT VSS VSS s=5800,258 d=11600,516 l=40 w=200 x=-10624 y=51875 sky130_fd_pr__nfet_01v8
x a_88021_9575# a_87053_9575# a_88189_9409# VSS s=30240,1004 d=30240,1004 l=168 w=0 x=88021 y=9575 sky130_fd_pr__res_xhigh_po_0p35
x divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a4 VDD s=2900,158 d=2900,158 l=40 w=100 x=46979 y=-37721 sky130_fd_pr__pfet_01v8
x F_IN VSS divider_top_2.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-13266 y=46013 sky130_fd_pr__nfet_01v8
x divider_top_2.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_2.MUX_1_2.a4 VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-7966 y=16060 sky130_fd_pr__nfet_01v8
x divider_top_0.7b_counter_new_0.LD2 divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.inverter_2_0.VIN a_84352_n25896# VSS s=8700,358 d=17400,716 l=40 w=300 x=84704 y=-25895 sky130_fd_pr__nfet_01v8
x divider_top_2.DFF_MAG_0.TG_MAGIC_2.IN divider_top_2.DFF_MAG_0.TG_MAGIC_1.IN VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=-13266 y=46948 sky130_fd_pr__nfet_01v8
x a_n5904_26690# a_n5878_26368# divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_0.B VSS s=11600,516 d=11600,516 l=40 w=200 x=-5877 y=26690 sky130_fd_pr__nfet_01v8
x a_68879_n60939# VDD divider_top_3.Q5 VDD s=34800,1316 d=34800,1316 l=40 w=600 x=69360 y=-60326 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_4.TG_ANALOG_MUX_0.inverter_0.OUT UP_INPUT ANALOG_MUX_MAG_4.OUT VDD s=5800,258 d=5800,258 l=40 w=200 x=6449 y=938 sky130_fd_pr__pfet_01v8
x a_76638_n57380# VSS a_77187_n57380# VSS s=29000,1116 d=14500,558 l=40 w=500 x=77147 y=-57379 sky130_fd_pr__nfet_01v8
x divider_top_3.P3 divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.IN VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-5523 y=-57054 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_1.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_0.VOUT VSS s=5800,316 d=2900,158 l=40 w=100 x=-2982 y=-41269 sky130_fd_pr__nfet_01v8
x D8 divider_top_2.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.A a_n13810_39172# VDD s=5800,258 d=11600,516 l=40 w=200 x=-13809 y=39328 sky130_fd_pr__pfet_01v8
x OUTB divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-3878 y=-59430 sky130_fd_pr__nfet_01v8
x OUTB divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-2182 y=-58492 sky130_fd_pr__pfet_01v8
x a_n7446_n19011# divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_0.B a_n7457_n18803# VDD s=5800,258 d=11600,516 l=40 w=200 x=-7300 y=-18802 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.NAND_MAGIC_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=22032 y=-56893 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=-11742 y=73392 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.CLK divider_top_2.DivideBy2_magic_1.TG_MAGIC_0.inverter_0.OUT VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=-6383 y=22859 sky130_fd_pr__pfet_01v8
x divider_top_2.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_2.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_2.DFF_MAG_0.TG_MAGIC_3.IN VSS s=2900,158 d=2900,158 l=40 w=100 x=-13216 y=47710 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK VSS divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=-10539 y=27323 sky130_fd_pr__nfet_01v8
x a_8724_1049# UP_OUT VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=10198 y=1049 sky130_fd_pr__nfet_01v8
x divider_top_3.DivideBy2_magic_0.inverter_2.IN VDD divider_top_3.DivideBy2_magic_0.TG_MAGIC_1.IN VDD s=5800,258 d=5800,258 l=40 w=200 x=-10795 y=-58225 sky130_fd_pr__pfet_01v8
x VCO_0.INV_1_mag_2.OUT VCO_0.INV_1_mag_5.IN a_32652_n28# VSS s=11600,516 d=11600,516 l=100 w=200 x=33747 y=482 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=77252 y=-59897 sky130_fd_pr__pfet_01v8
x divider_top_3.Q1 a_7042_n54111# divider_top_3.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.A VSS s=11600,516 d=11600,516 l=40 w=200 x=8072 y=-54110 sky130_fd_pr__nfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.inverter_2_0.VIN VDD divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=-11626 y=118724 sky130_fd_pr__pfet_01v8
x divider_top_2.DivideBy2_magic_0.CLK divider_top_2.DivideBy2_magic_0.TG_MAGIC_2.inverter_0.OUT VSS VSS s=5800,316 d=2900,158 l=40 w=100 x=-10930 y=19963 sky130_fd_pr__nfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.inverter_2_0.VIN VDD divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a3 VDD s=2900,158 d=2900,158 l=40 w=100 x=64439 y=-56430 sky130_fd_pr__pfet_01v8
x VSS divider_top_2.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=-7983 y=10776 sky130_fd_pr__pfet_01v8
x a_n28666_n58622# a_n28666_n57678# VSS VSS s=11600,458 d=11600,458 l=60 w=400 x=-28639 y=-58031 sky130_fd_pr__nfet_01v8
x a_n9190_99906# VSS a_n9164_99946# VSS s=29000,1116 d=14500,558 l=40 w=500 x=-9163 y=99906 sky130_fd_pr__nfet_01v8
x divider_top_2.DivideBy2_magic_1.CLK divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.CLK VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=-6003 y=23937 sky130_fd_pr__nfet_01v8
x divider_top_2.MUX_1_1.a3 a_n8102_20732# a_n8128_21311# VDD s=34800,1316 d=17400,658 l=40 w=600 x=-8101 y=21001 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a3 VDD s=5800,316 d=2900,158 l=40 w=100 x=63532 y=-41772 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=60 w=400 x=-26819 y=-34812 sky130_fd_pr__nfet_01v8
x divider_top_0.DivideBy2_magic_1.TG_MAGIC_0.inverter_0.OUT divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_0.DivideBy2_magic_1.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=-11456 y=-19899 sky130_fd_pr__pfet_01v8
x D12 divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.inverter_2_0.VIN VDD VDD s=8700,358 d=8700,358 l=40 w=300 x=27766 y=-42023 sky130_fd_pr__pfet_01v8
x D4 a_n20751_n20143# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=-20692 y=-20142 sky130_fd_pr__nfet_01v8
x ANALOG_MUX_MAG_3.IN_1 VSS s=4933760,8904 l=2000 w=2000 x=9637 y=23915 sky130_fd_pr__cap_mim_m3_1
x divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.IN divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=24220 y=-56335 sky130_fd_pr__nfet_01v8
x divider_top_1.DFF_MAG_0.TG_MAGIC_3.OUT VDD divider_top_1.P0 VDD s=5800,258 d=5800,258 l=40 w=200 x=16837 y=-42450 sky130_fd_pr__pfet_01v8
x divider_top_0.Q4 a_141_n19409# divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_1.A VSS s=11600,516 d=11600,516 l=40 w=200 x=1171 y=-19408 sky130_fd_pr__nfet_01v8
x divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-7783 y=28990 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN VSS VSS s=2900,158 d=5800,316 l=40 w=100 x=-2725 y=-59430 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_2.D1 a_37049_n40598# VSS VSS s=17400,716 d=8700,358 l=40 w=300 x=37107 y=-40597 sky130_fd_pr__nfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_0.VOUT VDD VDD s=2900,158 d=2900,158 l=40 w=100 x=1663 y=-41669 sky130_fd_pr__pfet_01v8
x divider_top_0.CLK divider_top_0.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_0.VOUT divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-3386 y=-21364 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a1 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.inverter_2_0.VIN VDD s=8700,358 d=8700,358 l=40 w=300 x=76939 y=-41087 sky130_fd_pr__pfet_01v8
x divider_top_1.7b_counter_new_0.LD1 VDD divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a1 VDD s=5800,258 d=5800,258 l=40 w=200 x=45201 y=-37591 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.mod_dff_magic_5.D1 VDD divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.IN1 VDD s=17400,716 d=8700,358 l=40 w=300 x=-8167 y=100134 sky130_fd_pr__pfet_01v8
x divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK VSS divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=-8710 y=53333 sky130_fd_pr__nfet_01v8
x F_IN VSS divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-11197 y=27935 sky130_fd_pr__nfet_01v8
x VCO_0.INV_1_mag_5.OUT VDD VCO_0.Divide_By_2_magic_0.CLK VDD s=11600,458 d=11600,458 l=100 w=400 x=37464 y=1419 sky130_fd_pr__pfet_01v8
x D0 divider_top_0.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_5.B VSS VSS s=2900,158 d=2900,158 l=40 w=100 x=-6863 y=-19751 sky130_fd_pr__nfet_01v8
x divider_top_3.Q1 VDD divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.inverter_2_0.VIN VDD s=17400,716 d=8700,358 l=40 w=300 x=37818 y=-55792 sky130_fd_pr__pfet_01v8
x F_IN VDD divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.inverter_0.OUT VDD s=11600,516 d=5800,258 l=40 w=200 x=-8821 y=26931 sky130_fd_pr__pfet_01v8
x a_n7439_1488# a_n9457_1489# VDD VDD s=11600,458 d=11600,458 l=60 w=400 x=-7084 y=1575 sky130_fd_pr__pfet_01v8
x divider_top_0.CLK divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=23233 y=-22191 sky130_fd_pr__nfet_01v8
x divider_top_3.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.B a_5301_n55815# VDD VDD s=5800,258 d=5800,258 l=40 w=200 x=6333 y=-55744 sky130_fd_pr__pfet_01v8
x VSS VSS VSS VSS d=11600,458 l=100 w=400 x=37938 y=-149 sky130_fd_pr__nfet_01v8
x VDD a_32652_n28# VSS VSS s=5800,258 d=5800,258 l=100 w=200 x=33342 y=-27 sky130_fd_pr__nfet_01v8
x a_8724_1049# VDD UP_OUT VDD s=11600,458 d=11600,458 l=60 w=400 x=12892 y=1857 sky130_fd_pr__pfet_01v8
x ANALOG_MUX_MAG_6.inverter_0.OUT ANALOG_MUX_MAG_6.IN_1 divider_top_0.CLK VSS s=5800,258 d=5800,258 l=40 w=200 x=64523 y=-3383 sky130_fd_pr__nfet_01v8
x a_339_n59820# divider_top_3.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_0.VOUT VDD VDD s=5800,258 d=11600,516 l=40 w=200 x=437 y=-59793 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.VOUT a_49161_n57497# a_49161_n56701# VDD s=14500,558 d=29000,1116 l=40 w=500 x=49586 y=-56700 sky130_fd_pr__pfet_01v8
x divider_top_3.DivideBy2_magic_1.inverter_2.IN VSS divider_top_3.DivideBy2_magic_1.TG_MAGIC_1.IN VSS s=2900,158 d=5800,316 l=40 w=100 x=-10599 y=-53578 sky130_fd_pr__nfet_01v8
x a_6965_n59438# a_6954_n59792# divider_top_3.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.C VDD s=11600,516 d=5800,258 l=40 w=200 x=7012 y=-59791 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a3 VDD VDD s=2900,158 d=5800,316 l=40 w=100 x=33138 y=-59964 sky130_fd_pr__pfet_01v8
x divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK VSS divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT VSS s=2900,158 d=5800,316 l=40 w=100 x=-5291 y=-40661 sky130_fd_pr__nfet_01v8
x divider_top_3.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT divider_top_3.DFF_MAG_0.TG_MAGIC_3.IN divider_top_3.DFF_MAG_0.TG_MAGIC_3.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=15700 y=-61864 sky130_fd_pr__pfet_01v8
x divider_top_0.DivideBy2_magic_1.CLK VSS divider_top_0.DivideBy2_magic_1.TG_MAGIC_2.inverter_0.OUT VSS s=2900,158 d=2900,158 l=40 w=100 x=-13055 y=-19534 sky130_fd_pr__nfet_01v8
x D7 VDD divider_top_2.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_5.B VDD s=5800,258 d=11600,516 l=40 w=200 x=-6600 y=26743 sky130_fd_pr__pfet_01v8
x VCO_0.INV_1_mag_5.OUT VCO_0.Divide_By_2_magic_0.CLK VDD VDD s=11600,458 d=11600,458 l=100 w=400 x=36990 y=1419 sky130_fd_pr__pfet_01v8
x divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a1 divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.inverter_2_0.VIN a_59481_n58745# VSS s=8700,358 d=17400,716 l=40 w=300 x=59833 y=-58744 sky130_fd_pr__nfet_01v8
x divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.IN divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT VDD s=2900,158 d=2900,158 l=40 w=100 x=20621 y=-37809 sky130_fd_pr__pfet_01v8
C a_51799_n1085# VDD 9.3
C VCO_0.INV_1_mag_1.OUT VDD 2.8
C divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.OUT VDD 2.9
C divider_top_0.CLK divider_top_0.7b_counter_new_0.LD1 13.5
C a_n28666_n57678# OUT_USB 2.9
C OUT VDD 24.9
C divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.CLK divider_top_1.DivideBy2_magic_0.CLK 2.3
C divider_top_1.7b_counter_new_0.LD3 OUT 3.9
C divider_top_3.DivideBy2_magic_0.inverter_2.IN divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.OUT 2.3
C VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.OUT VDD 3.9
C PRE_SCALAR VDD 9.1
C VDD divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN 2.1
C a_8252_1049# VDD 4.6
C F_IN divider_top_2.LD 9.1
C OUT_CORE a_n26846_n39533# 2.9
C divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.CLK divider_top_3.DivideBy2_magic_1.CLK 2.3
C divider_top_1.DivideBy2_magic_0.Q VDD 2.6
C OUTB VDD 25.5
C divider_top_1.7b_counter_new_0.LD1 OUT 13.5
C a_n9457_1489# VDD 4.7
C ANALOG_MUX_MAG_4.IN_1 ANALOG_MUX_MAG_4.OUT 2.9
C divider_top_3.P0 VDD 3.5
C divider_top_3.DivideBy2_magic_1.inverter_2.IN VDD 2.1
C DN_INPUT ANALOG_MUX_MAG_0.OUT 2.9
C divider_top_3.LD VDD 3.6
C divider_top_0.Q4 divider_top_0.Q3 5.0
C DIV_OUT VDD 8.8
C divider_top_0.CLK VDD 19.1
C divider_top_1.Q7 divider_top_1.Q6 6.2
C divider_top_0.7b_counter_new_0.mod_dff_magic_2.D1 VDD 2.1
C VDD divider_top_2.P3 2.1
C divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.CLK divider_top_0.DivideBy2_magic_1.CLK 2.3
C divider_top_3.7b_counter_new_0.mod_dff_magic_2.D1 VDD 2.1
C S2 S3 5.3
C a_8683_n1707# VDD 9.3
C divider_top_3.7b_counter_new_0.LD2 OUTB 10.9
C VDD divider_top_2.Q4 17.3
C ANALOG_MUX_MAG_3.IN_1 VDD 6.7
C D14 D15 18.6
C S6 divider_top_0.OUT1 2.7
C divider_top_2.Q5 divider_top_2.Q4 7.4
C VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.OUT VCO_0.Divide_By_2_magic_0.inverter_2.IN 2.3
C OUT S7 3.3
C OUT D12 7.6
C divider_top_1.Q4 VDD 17.3
C VDD ANALOG_MUX_MAG_4.OUT 2.5
C D0 divider_top_0.Q7 19.2
C divider_top_2.LD divider_top_2.P0 3.8
C D6 D5 15.9
C divider_top_1.LD VDD 3.6
C divider_top_0.7b_counter_new_0.mod_dff_magic_1.D1 VDD 2.0
C OUT a_51799_n1085# 2.9
C divider_top_3.7b_counter_new_0.mod_dff_magic_1.D1 VDD 2.0
C ANALOG_MUX_MAG_3.IN_1 ANALOG_MUX_MAG_3.OUT 5.8
C OUTB S7 2.6
C DN_OUT VDD 8.9
C divider_top_1.7b_counter_new_0.mod_dff_magic_2.D1 VDD 2.1
C ANALOG_MUX_MAG_6.IN_1 divider_top_0.CLK 2.9
C divider_top_3.Q5 divider_top_3.Q4 7.4
C VCTRL_IN LF_OFFCHIP 4.8
C VDD divider_top_2.7b_counter_new_0.mod_dff_magic_4.D1 2.6
C divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_0.A D12 3.6
C divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.OUT VDD 2.9
C divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_0.B divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_0.A 4.0
C OUTB OUT 13.6
C VDD divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN 2.1
C divider_top_1.DivideBy2_magic_0.inverter_2.IN divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.OUT 2.3
C divider_top_0.Q5 divider_top_0.Q4 7.4
C divider_top_1.MUX_1_1.IN2 VDD 2.3
C divider_top_1.Q4 D14 6.5
C OUT D15 2.7
C divider_top_3.Q6 divider_top_3.Q5 8.6
C divider_top_3.Q2 D18 8.9
C D10 divider_top_2.Q3 2.5
C divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN VDD 2.1
C divider_top_1.Q5 VDD 58.7
C divider_top_1.Q2 divider_top_1.Q3 5.9
C divider_top_0.P0 divider_top_0.LD 3.8
C divider_top_2.Q3 divider_top_2.Q2 5.9
C divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_0.B divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_0.A 4.0
C divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_1.A divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_1.B 2.1
C divider_top_0.Q3 VDD 3.9
C divider_top_3.P0 OUTB 3.2
C ANALOG_MUX_MAG_5.OUT VDD 4.9
C divider_top_0.Q1 VDD 2.5
C D6 divider_top_0.Q7 15.7
C divider_top_0.Q6 divider_top_0.Q5 8.6
C OUTB divider_top_3.LD 8.9
C divider_top_1.7b_counter_new_0.mod_dff_magic_1.D1 VDD 2.0
C divider_top_3.Q4 divider_top_3.Q3 5.0
C a_n26846_n40477# VDD 4.6
C divider_top_3.P3 VDD 2.1
C divider_top_3.P0 divider_top_3.LD 3.8
C divider_top_0.CLK divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK 2.3
C a_n11097_n16599# VDD 4.6
C VDD divider_top_2.Q7 4.6
C D0 divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_0.A 3.6
C D5 divider_top_0.Q6 13.4
C divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN VDD 2.1
C divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK OUT 2.3
C ANALOG_MUX_MAG_5.OUT ANALOG_MUX_MAG_3.OUT 3.2
C a_n28666_n57678# VDD 9.2
C divider_top_1.LD OUT 8.9
C VDD divider_top_2.Q3 3.9
C divider_top_3.DivideBy2_magic_0.inverter_2.IN VDD 2.1
C divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN VDD 2.1
C divider_top_0.7b_counter_new_0.LD1 divider_top_0.7b_counter_new_0.LD2 4.3
C divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.NAND_MAGIC_0.OUT VDD 2.6
C VCO_0.INV_1_mag_1.IN VDD 2.7
C divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.NAND_MAGIC_0.OUT VDD 2.6
C divider_top_1.Q3 VDD 3.9
C divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_1.A divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_1.B 2.1
C divider_top_0.Q2 VDD 3.8
C divider_top_3.Q4 VDD 17.3
C D18 D17 20.0
C divider_top_2.P0 divider_top_2.MUX_1_0.IN1 2.3
C VDD divider_top_2.Q6 75.2
C divider_top_0.7b_counter_new_0.mod_dff_magic_3.D1 VDD 2.4
C divider_top_3.Q7 divider_top_3.Q6 6.2
C divider_top_3.7b_counter_new_0.mod_dff_magic_3.D1 VDD 2.4
C divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_1.B divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_1.A 2.1
C divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_0.A D12 3.6
C divider_top_1.Q7 VDD 8.9
C divider_top_0.7b_counter_new_0.mod_dff_magic_5.D1 VDD 2.4
C divider_top_0.MUX_1_1.IN2 VDD 2.3
C divider_top_3.7b_counter_new_0.mod_dff_magic_5.D1 VDD 2.4
C VDD divider_top_2.MUX_1_1.IN2 2.3
C divider_top_0.Q5 VDD 58.7
C divider_top_0.7b_counter_new_0.LD2 VDD 9.5
C divider_top_3.Q6 VDD 75.2
C divider_top_2.Q6 divider_top_2.Q5 8.6
C divider_top_0.Q7 divider_top_0.Q6 6.2
C VDD divider_top_2.DivideBy2_magic_1.inverter_2.IN 2.1
C DN_OUT a_8683_n1707# 2.9
C divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_0.B divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_0.A 4.0
C divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_1.B divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_1.A 2.1
C D0 divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_0.A 3.6
C D17 D16 21.2
C divider_top_1.DivideBy2_magic_0.inverter_2.IN VDD 2.1
C VDD divider_top_2.MUX_1_0.SEL 2.2
C divider_top_1.MUX_1_0.IN1 divider_top_1.P0 2.3
C OUT_CORE VDD 8.8
C divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.NAND_MAGIC_0.OUT VDD 2.6
C divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN VDD 4.0
C divider_top_1.Q1 D13 5.1
C F_IN VDD 15.3
C divider_top_0.CLK divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK 2.4
C F_IN divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK 2.3
C VDD divider_top_2.7b_counter_new_0.mod_dff_magic_6.D1 2.6
C F_IN ANALOG_MUX_MAG_1.OUT 2.9
C UP_OUT a_8724_1049# 2.9
C a_51002_2634# VDD 2.3
C VDD divider_top_2.7b_counter_new_0.LD2 9.5
C divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_0.A divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_0.B 4.0
C VDD Tapered_Buffer_mag_0.IN 4.9
C VDD divider_top_2.7b_counter_new_0.mod_dff_magic_2.D1 2.1
C divider_top_1.7b_counter_new_0.mod_dff_magic_3.D1 VDD 2.4
C D4 divider_top_0.Q5 10.2
C divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.CLK divider_top_0.DivideBy2_magic_0.CLK 2.3
C divider_top_3.Q7 D16 19.2
C ANALOG_MUX_MAG_1.OUT Tapered_Buffer_mag_0.IN 2.9
C divider_top_1.7b_counter_new_0.mod_dff_magic_5.D1 VDD 2.4
C divider_top_3.Q3 D19 2.5
C VDD divider_top_2.DivideBy2_magic_0.Q 2.6
C divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK OUT 2.4
C D2 D3 18.5
C divider_top_1.7b_counter_new_0.LD2 VDD 9.5
C D16 VDD 6.3
C Tapered_Buffer_mag_5.IN VDD 3.2
C D12 divider_top_1.Q7 19.2
C divider_top_0.7b_counter_new_0.LD3 VDD 9.7
C a_50799_n3324# VDD 2.3
C D5 D4 17.8
C ANALOG_MUX_MAG_0.IN_1 ANALOG_MUX_MAG_0.OUT 2.9
C divider_top_0.MUX_1_0.SEL VDD 2.2
C divider_top_1.Q4 divider_top_1.Q5 7.4
C F_IN divider_top_2.7b_counter_new_0.LD1 13.5
C F_IN S1 4.1
C divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN VDD 2.1
C divider_top_1.7b_counter_new_0.LD1 divider_top_1.7b_counter_new_0.LD2 4.3
C OUTB divider_top_3.DFF_MAG_0.TG_MAGIC_3.CLK 2.3
C D1 divider_top_0.Q1 5.1
C divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN VDD 4.0
C divider_top_1.Q2 D13 3.3
C divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_1.A divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_1.B 2.1
C F_IN divider_top_2.7b_counter_new_0.LD3 3.9
C divider_top_0.Q7 VDD 13.8
C divider_top_2.7b_counter_new_0.LD2 divider_top_2.7b_counter_new_0.LD1 4.3
C D10 D9 17.4
C divider_top_1.Q3 D15 2.5
C D9 divider_top_2.Q2 8.9
C a_52002_1826# VDD 9.3
C S2 DN_INPUT 5.4
C VDD divider_top_2.P0 3.5
C divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_0.A divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_0.B 4.0
C VDD divider_top_2.7b_counter_new_0.mod_dff_magic_1.D1 2.0
C F_IN S7 4.0
C divider_top_2.Q4 divider_top_2.Q3 5.0
C divider_top_2.DivideBy2_magic_0.CLK divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.CLK 2.3
C a_n28666_n59094# VDD 2.3
C divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_1.B divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_1.A 2.1
C divider_top_1.DFF_MAG_0.TG_MAGIC_3.CLK OUT 2.3
C divider_top_1.DivideBy2_magic_1.inverter_2.IN divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.OUT 2.3
C F_IN divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK 2.3
C F_IN OUT 4.5
C divider_top_1.P0 VDD 3.5
C divider_top_1.DivideBy2_magic_1.inverter_2.IN VDD 2.1
C divider_top_0.CLK divider_top_0.7b_counter_new_0.LD2 10.9
C a_51799_n4132# VDD 9.3
C divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_0.A D16 3.6
C D2 divider_top_0.Q4 6.5
C D1 divider_top_0.Q2 3.3
C divider_top_1.Q4 divider_top_1.Q3 5.0
C divider_top_3.DFF_MAG_0.TG_MAGIC_2.IN VDD 2.1
C a_51327_n1085# VDD 4.7
C OUTB divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK 2.3
C divider_top_1.7b_counter_new_0.LD2 OUT 10.9
C F_IN divider_top_0.CLK 2.9
C divider_top_3.7b_counter_new_0.LD3 VDD 9.7
C a_n26846_n40949# VDD 2.3
C a_7724_1857# VDD 2.3
C divider_top_3.P0 divider_top_3.MUX_1_0.IN1 2.3
C VDD divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.OUT 2.9
C divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.OUT VDD 2.9
C OUTB D16 7.5
C divider_top_3.7b_counter_new_0.LD1 VDD 12.5
C D7 VDD 6.3
C a_n13363_1489# VDD 9.6
C divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_0.B divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_0.A 4.0
C divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_2.DivideBy2_magic_0.inverter_2.IN 2.3
C divider_top_0.LD VDD 3.6
C divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK OUT 2.3
C divider_top_3.Q2 divider_top_3.Q1 5.8
C a_51799_n4132# ANALOG_MUX_MAG_6.IN_1 2.9
C UP_INPUT ANALOG_MUX_MAG_4.OUT 2.9
C divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_1.B divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_1.A 2.1
C D14 D13 19.8
C divider_top_0.CLK divider_top_0.7b_counter_new_0.LD3 3.9
C divider_top_3.P2 VDD 2.0
C a_8211_n1707# VDD 4.7
C VCO_0.INV_1_mag_2.IN VDD 3.1
C divider_top_0.Q2 divider_top_0.Q3 5.9
C divider_top_1.DFF_MAG_0.TG_MAGIC_2.IN VDD 2.1
C OUTB a_52002_1826# 2.9
C divider_top_3.7b_counter_new_0.LD1 divider_top_3.7b_counter_new_0.LD2 4.3
C divider_top_0.Q2 divider_top_0.Q1 5.8
C VDD ANALOG_MUX_MAG_0.OUT 3.0
C divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_0.A divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_0.B 4.0
C divider_top_0.CLK divider_top_0.Q7 2.4
C VCTRL_IN ANALOG_MUX_MAG_5.OUT 2.9
C D9 D8 18.5
C divider_top_0.7b_counter_new_0.mod_dff_magic_4.D1 VDD 2.6
C divider_top_3.7b_counter_new_0.mod_dff_magic_4.D1 VDD 2.6
C OUT divider_top_1.P0 3.2
C OUTB D19 2.5
C divider_top_0.P0 VDD 3.5
C divider_top_0.7b_counter_new_0.mod_dff_magic_6.D1 VDD 2.6
C divider_top_0.DivideBy2_magic_1.inverter_2.IN VDD 2.1
C divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_0.B divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_0.A 4.0
C divider_top_3.7b_counter_new_0.mod_dff_magic_6.D1 VDD 2.6
C D13 D12 20.8
C a_8724_1049# VDD 9.3
C S4 VCTRL_IN 5.5
C VDD divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN 4.0
C a_n7439_1488# VDD 2.3
C D16 divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_0.A 3.6
C divider_top_2.Q7 divider_top_2.Q6 6.2
C divider_top_1.P3 VDD 2.1
C VDD divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.NAND_MAGIC_0.OUT 2.6
C D8 D7 19.5
C D6 divider_top_0.Q6 16.9
C divider_top_1.P2 VDD 2.0
C VDD divider_top_2.LD 3.6
C divider_top_3.Q1 D17 5.1
C divider_top_3.DivideBy2_magic_0.Q VDD 2.6
C VCO_0.INV_1_mag_5.IN VDD 3.2
C D0 VDD 6.3
C divider_top_1.7b_counter_new_0.mod_dff_magic_4.D1 VDD 2.6
C divider_top_3.7b_counter_new_0.LD3 OUTB 3.9
C a_n26846_n39533# VDD 9.2
C divider_top_1.7b_counter_new_0.mod_dff_magic_6.D1 VDD 2.6
C PRE_SCALAR a_n13363_1489# 2.9
C divider_top_3.DivideBy2_magic_1.inverter_2.IN divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.OUT 2.3
C divider_top_3.7b_counter_new_0.LD1 OUTB 13.5
C D9 divider_top_2.Q4 6.5
C VDD divider_top_2.DivideBy2_magic_0.inverter_2.IN 2.1
C divider_top_1.LD divider_top_1.P0 3.8
C UP_OUT VDD 10.0
C divider_top_0.DivideBy2_magic_1.inverter_2.IN divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.OUT 2.3
C divider_top_1.Q2 divider_top_1.Q1 5.8
C divider_top_0.CLK divider_top_0.LD 8.9
C a_n15003_n16599# VDD 9.2
C divider_top_3.Q1 VDD 2.5
C divider_top_3.Q2 divider_top_3.Q3 5.9
C OUT_USB VDD 8.8
C divider_top_3.Q4 D18 6.5
C divider_top_1.Q6 VDD 75.2
C divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.OUT VDD 2.9
C divider_top_3.Q2 D17 3.3
C divider_top_0.DivideBy2_magic_0.inverter_2.IN VDD 2.1
C VDD divider_top_2.7b_counter_new_0.mod_dff_magic_0.D1 2.6
C divider_top_0.P3 VDD 2.1
C VCO_0.INV_1_mag_3.IN VDD 3.2
C D5 divider_top_0.Q5 14.2
C divider_top_0.CLK divider_top_0.P0 3.2
C D7 divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_0.A 3.6
C D4 D3 19.9
C divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN VDD 2.1
C VDD divider_top_2.7b_counter_new_0.mod_dff_magic_3.D1 2.4
C ITAIL ANALOG_MUX_MAG_3.IN_1 3.1
C a_n9079_n16599# VDD 2.3
C divider_top_3.Q2 VDD 3.8
C divider_top_1.Q1 VDD 2.5
C VDD divider_top_2.DFF_MAG_0.TG_MAGIC_2.IN 2.1
C F_IN divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK 2.4
C divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.OUT VDD 2.9
C F_IN divider_top_2.7b_counter_new_0.LD2 10.9
C ANALOG_MUX_MAG_4.OUT ANALOG_MUX_MAG_0.OUT 3.1
C divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN VDD 2.1
C VDD divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.OUT 2.9
C divider_top_3.MUX_1_1.IN2 VDD 2.3
C VCO_0.Divide_By_2_magic_0.CLK VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.CLK 2.3
C a_n28666_n58622# VDD 4.6
C divider_top_0.Q4 VDD 17.3
C divider_top_3.Q5 VDD 58.7
C D0 divider_top_0.CLK 6.7
C ANALOG_MUX_MAG_2.OUT divider_top_0.OUT1 3.0
C D2 D1 19.7
C mirror_mag_0.G_source_up VDD 4.9
C VCO_0.INV_1_mag_2.OUT VDD 2.0
C VDD divider_top_2.P2 2.0
C divider_top_0.Q6 VDD 75.2
C divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN VDD 2.1
C S5 LF_OFFCHIP 4.7
C UP_INPUT DN_INPUT 4.0
C divider_top_2.DivideBy2_magic_1.CLK divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.CLK 2.3
C LF_OFFCHIP ANALOG_MUX_MAG_3.OUT 2.9
C divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN VDD 2.1
C divider_top_1.Q2 VDD 3.8
C D7 divider_top_2.Q7 19.2
C D1 D0 20.6
C F_IN divider_top_2.P0 3.2
C DIV_OUT a_n15003_n16599# 2.9
C divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.CLK divider_top_1.DivideBy2_magic_1.CLK 2.3
C D4 divider_top_0.Q4 11.4
C divider_top_3.Q3 VDD 3.9
C divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK OUTB 2.3
C divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN VDD 2.1
C Tapered_Buffer_mag_3.IN VDD 2.1
C UP_OUT S3 8.7
C VDD divider_top_2.Q2 3.8
C divider_top_0.7b_counter_new_0.mod_dff_magic_0.D1 VDD 2.6
C D18 D19 18.8
C divider_top_3.7b_counter_new_0.mod_dff_magic_0.D1 VDD 2.6
C divider_top_2.Q2 divider_top_2.Q1 5.8
C D6 divider_top_0.CLK 7.6
C D7 divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_0.A 3.6
C divider_top_0.7b_counter_new_0.LD1 VDD 12.5
C divider_top_0.CLK divider_top_0.DFF_MAG_0.TG_MAGIC_3.CLK 2.3
C ITAIL S4 5.2
C a_51530_1826# VDD 4.7
C VDD divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN 2.1
C VCO_0.Divide_By_2_magic_0.CLK VDD 3.8
C divider_top_1.Q2 D14 8.9
C VCO_0.INV_1_mag_0.IN VDD 3.2
C divider_top_3.Q7 VDD 8.8
C divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.CLK divider_top_3.DivideBy2_magic_0.CLK 2.3
C divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.OUT VDD 2.9
C divider_top_0.P0 divider_top_0.MUX_1_0.IN1 2.3
C divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_2.DivideBy2_magic_1.inverter_2.IN 2.3
C UP_OUT DN_OUT 8.4
C divider_top_1.7b_counter_new_0.LD3 VDD 9.7
C VDD divider_top_2.Q1 2.5
C a_51327_n4132# VDD 4.6
C F_IN divider_top_2.DFF_MAG_0.TG_MAGIC_3.CLK 2.3
C divider_top_1.7b_counter_new_0.mod_dff_magic_0.D1 VDD 2.6
C divider_top_3.MUX_1_0.SEL VDD 2.2
C D8 divider_top_2.Q2 3.3
C VDD divider_top_2.Q5 58.7
C divider_top_1.7b_counter_new_0.LD1 VDD 12.5
C F_IN D7 6.9
C divider_top_0.DFF_MAG_0.TG_MAGIC_2.IN VDD 2.1
C a_50799_n277# VDD 2.3
C divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_1.B divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_1.A 2.1
C divider_top_3.7b_counter_new_0.LD2 VDD 9.5
C D2 divider_top_0.Q2 8.9
C VDD ANALOG_MUX_MAG_3.OUT 2.2
C divider_top_0.DivideBy2_magic_0.inverter_2.IN divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.OUT 2.3
C divider_top_0.CLK divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK 2.3
C divider_top_1.Q6 divider_top_1.Q5 8.6
C divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK OUTB 2.4
C D3 divider_top_0.Q3 2.5
C VCO_0.INV_1_mag_5.OUT VDD 2.7
C VDD divider_top_2.7b_counter_new_0.LD1 12.5
C divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN VDD 4.0
C divider_top_0.DivideBy2_magic_0.Q VDD 2.6
C VDD divider_top_2.7b_counter_new_0.LD3 9.8
C ANALOG_MUX_MAG_6.IN_1 VDD 9.2
C VCO_0.Divide_By_2_magic_0.inverter_2.IN VDD 2.1
C divider_top_1.MUX_1_0.SEL VDD 2.2
C VDD divider_top_2.7b_counter_new_0.mod_dff_magic_5.D1 2.4
C D12 VDD 6.3
C D8 divider_top_2.Q1 5.1
C divider_top_0.P2 VDD 2.0
C a_7683_n899# VDD 2.4
C D190 56.1
R D19 26801
= D19 divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.B
= D19 divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.B
= D19 divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.IN2
= D19 divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.B
= D19 divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.B
= D19 divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.IN2
= D19 divider_top_3.7b_counter_new_0.mod_dff_magic_4.DATA
= D19 divider_top_3.7b_counter_new_0.D2_4
= D19 divider_top_3.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_6.B
= D19 divider_top_3.divider_magic_0/P3_Gen_magic_0.D2_4
= D19 divider_top_3.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_6.B
= D19 divider_top_3.divider_magic_0/P2_Gen_magic_0.D2_4
= D19 divider_top_3.AND_1_1.A
= D19 divider_top_3.NOR_MAGIC_1.A
= D19 divider_top_3.D2_4
C D160 36.5
R D16 31247
= D16 divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.B
= D16 divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.B
= D16 divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.IN2
= D16 divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.B
= D16 divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.B
= D16 divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.IN2
= D16 divider_top_3.7b_counter_new_0.mod_dff_magic_1.DATA
= D16 divider_top_3.7b_counter_new_0.D2_1
= D16 divider_top_3.divider_magic_0/P3_Gen_magic_0.inverter_0.IN
= D16 divider_top_3.divider_magic_0/P3_Gen_magic_0.D2_1
= D16 divider_top_3.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_5.B
= D16 divider_top_3.divider_magic_0/P2_Gen_magic_0.D2_1
= D16 divider_top_3.3AND_MAGIC_2.A
= D16 divider_top_3.3_INPUT_NOR_MAG_0.A
= D16 divider_top_3.MUX_1_1.inverter_1_0.VIN
= D16 divider_top_3.MUX_1_1.AND_1_0.A
= D16 divider_top_3.MUX_1_1.SEL
= D16 divider_top_3.D2_1
C D170 26.9
R D17 24612
= D17 divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.B
= D17 divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.B
= D17 divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.IN2
= D17 divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.B
= D17 divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.B
= D17 divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.IN2
= D17 divider_top_3.7b_counter_new_0.mod_dff_magic_2.DATA
= D17 divider_top_3.7b_counter_new_0.D2_2
= D17 divider_top_3.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_1.B
= D17 divider_top_3.divider_magic_0/P3_Gen_magic_0.D2_2
= D17 divider_top_3.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_1.B
= D17 divider_top_3.divider_magic_0/P2_Gen_magic_0.D2_2
= D17 divider_top_3.3AND_MAGIC_2.B
= D17 divider_top_3.3_INPUT_NOR_MAG_0.B
= D17 divider_top_3.D2_2
C D180 31.1
R D18 25830
= D18 divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.B
= D18 divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.B
= D18 divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.IN2
= D18 divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.B
= D18 divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.B
= D18 divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.IN2
= D18 divider_top_3.7b_counter_new_0.mod_dff_magic_3.DATA
= D18 divider_top_3.7b_counter_new_0.D2_3
= D18 divider_top_3.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_2.B
= D18 divider_top_3.divider_magic_0/P3_Gen_magic_0.D2_3
= D18 divider_top_3.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_2.B
= D18 divider_top_3.divider_magic_0/P2_Gen_magic_0.D2_3
= D18 divider_top_3.3AND_MAGIC_2.C
= D18 divider_top_3.3_INPUT_NOR_MAG_0.C
= D18 divider_top_3.D2_3
C OUT_USB0 10.2
R OUT_USB 41083
= OUT_USB Tapered_Buffer_mag_7.OUT
C D150 55.6
R D15 26689
= D15 divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.B
= D15 divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.B
= D15 divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.IN2
= D15 divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.B
= D15 divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.B
= D15 divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.IN2
= D15 divider_top_1.7b_counter_new_0.mod_dff_magic_4.DATA
= D15 divider_top_1.7b_counter_new_0.D2_4
= D15 divider_top_1.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_6.B
= D15 divider_top_1.divider_magic_0/P3_Gen_magic_0.D2_4
= D15 divider_top_1.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_6.B
= D15 divider_top_1.divider_magic_0/P2_Gen_magic_0.D2_4
= D15 divider_top_1.AND_1_1.A
= D15 divider_top_1.NOR_MAGIC_1.A
= D15 divider_top_1.D2_4
C D120 36.3
R D12 31123
= D12 divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.B
= D12 divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.B
= D12 divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.IN2
= D12 divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.B
= D12 divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.B
= D12 divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.IN2
= D12 divider_top_1.7b_counter_new_0.mod_dff_magic_1.DATA
= D12 divider_top_1.7b_counter_new_0.D2_1
= D12 divider_top_1.divider_magic_0/P3_Gen_magic_0.inverter_0.IN
= D12 divider_top_1.divider_magic_0/P3_Gen_magic_0.D2_1
= D12 divider_top_1.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_5.B
= D12 divider_top_1.divider_magic_0/P2_Gen_magic_0.D2_1
= D12 divider_top_1.3AND_MAGIC_2.A
= D12 divider_top_1.3_INPUT_NOR_MAG_0.A
= D12 divider_top_1.MUX_1_1.inverter_1_0.VIN
= D12 divider_top_1.MUX_1_1.AND_1_0.A
= D12 divider_top_1.MUX_1_1.SEL
= D12 divider_top_1.D2_1
C D130 26.4
R D13 24451
= D13 divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.B
= D13 divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.B
= D13 divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.IN2
= D13 divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.B
= D13 divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.B
= D13 divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.IN2
= D13 divider_top_1.7b_counter_new_0.mod_dff_magic_2.DATA
= D13 divider_top_1.7b_counter_new_0.D2_2
= D13 divider_top_1.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_1.B
= D13 divider_top_1.divider_magic_0/P3_Gen_magic_0.D2_2
= D13 divider_top_1.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_1.B
= D13 divider_top_1.divider_magic_0/P2_Gen_magic_0.D2_2
= D13 divider_top_1.3AND_MAGIC_2.B
= D13 divider_top_1.3_INPUT_NOR_MAG_0.B
= D13 divider_top_1.D2_2
C D140 30.8
R D14 25714
= D14 divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.B
= D14 divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.B
= D14 divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.IN2
= D14 divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.B
= D14 divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.B
= D14 divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.IN2
= D14 divider_top_1.7b_counter_new_0.mod_dff_magic_3.DATA
= D14 divider_top_1.7b_counter_new_0.D2_3
= D14 divider_top_1.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_2.B
= D14 divider_top_1.divider_magic_0/P3_Gen_magic_0.D2_3
= D14 divider_top_1.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_2.B
= D14 divider_top_1.divider_magic_0/P2_Gen_magic_0.D2_3
= D14 divider_top_1.3AND_MAGIC_2.C
= D14 divider_top_1.3_INPUT_NOR_MAG_0.C
= D14 divider_top_1.D2_3
C OUT_CORE0 11.5
R OUT_CORE 40690
= OUT_CORE Tapered_Buffer_mag_8.OUT
C D30 35.7
R D3 26634
= D3 divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.B
= D3 divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.B
= D3 divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.IN2
= D3 divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.B
= D3 divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.B
= D3 divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.IN2
= D3 divider_top_0.7b_counter_new_0.mod_dff_magic_4.DATA
= D3 divider_top_0.7b_counter_new_0.D2_4
= D3 divider_top_0.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_6.B
= D3 divider_top_0.divider_magic_0/P3_Gen_magic_0.D2_4
= D3 divider_top_0.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_6.B
= D3 divider_top_0.divider_magic_0/P2_Gen_magic_0.D2_4
= D3 divider_top_0.AND_1_1.A
= D3 divider_top_0.NOR_MAGIC_1.A
= D3 divider_top_0.D2_4
C D00 36.1
R D0 31070
= D0 divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.B
= D0 divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.B
= D0 divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.IN2
= D0 divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.B
= D0 divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.B
= D0 divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.IN2
= D0 divider_top_0.7b_counter_new_0.mod_dff_magic_1.DATA
= D0 divider_top_0.7b_counter_new_0.D2_1
= D0 divider_top_0.divider_magic_0/P3_Gen_magic_0.inverter_0.IN
= D0 divider_top_0.divider_magic_0/P3_Gen_magic_0.D2_1
= D0 divider_top_0.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_5.B
= D0 divider_top_0.divider_magic_0/P2_Gen_magic_0.D2_1
= D0 divider_top_0.3AND_MAGIC_2.A
= D0 divider_top_0.3_INPUT_NOR_MAG_0.A
= D0 divider_top_0.MUX_1_1.inverter_1_0.VIN
= D0 divider_top_0.MUX_1_1.AND_1_0.A
= D0 divider_top_0.MUX_1_1.SEL
= D0 divider_top_0.D2_1
C D10 26.0
R D1 24394
= D1 divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.B
= D1 divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.B
= D1 divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.IN2
= D1 divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.B
= D1 divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.B
= D1 divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.IN2
= D1 divider_top_0.7b_counter_new_0.mod_dff_magic_2.DATA
= D1 divider_top_0.7b_counter_new_0.D2_2
= D1 divider_top_0.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_1.B
= D1 divider_top_0.divider_magic_0/P3_Gen_magic_0.D2_2
= D1 divider_top_0.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_1.B
= D1 divider_top_0.divider_magic_0/P2_Gen_magic_0.D2_2
= D1 divider_top_0.3AND_MAGIC_2.B
= D1 divider_top_0.3_INPUT_NOR_MAG_0.B
= D1 divider_top_0.D2_2
C D20 30.3
R D2 25656
= D2 divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.B
= D2 divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.B
= D2 divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.IN2
= D2 divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.B
= D2 divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.B
= D2 divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.IN2
= D2 divider_top_0.7b_counter_new_0.mod_dff_magic_3.DATA
= D2 divider_top_0.7b_counter_new_0.D2_3
= D2 divider_top_0.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_2.B
= D2 divider_top_0.divider_magic_0/P3_Gen_magic_0.D2_3
= D2 divider_top_0.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_2.B
= D2 divider_top_0.divider_magic_0/P2_Gen_magic_0.D2_3
= D2 divider_top_0.3AND_MAGIC_2.C
= D2 divider_top_0.3_INPUT_NOR_MAG_0.C
= D2 divider_top_0.D2_3
C D40 39.3
R D4 27142
= D4 divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.B
= D4 divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.B
= D4 divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.IN2
= D4 divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.B
= D4 divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.B
= D4 divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.IN2
= D4 divider_top_0.7b_counter_new_0.mod_dff_magic_5.DATA
= D4 divider_top_0.7b_counter_new_0.D2_5
= D4 divider_top_0.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_3.B
= D4 divider_top_0.divider_magic_0/P3_Gen_magic_0.D2_5
= D4 divider_top_0.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_3.B
= D4 divider_top_0.divider_magic_0/P2_Gen_magic_0.D2_5
= D4 divider_top_0.AND_1_1.NAND_MAGIC_1_0.B
= D4 divider_top_0.AND_1_1.B
= D4 divider_top_0.NOR_MAGIC_1.B
= D4 divider_top_0.D2_5
C D50 44.0
R D5 27984
= D5 divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.B
= D5 divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.B
= D5 divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.IN2
= D5 divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.B
= D5 divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.B
= D5 divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.IN2
= D5 divider_top_0.7b_counter_new_0.mod_dff_magic_6.DATA
= D5 divider_top_0.7b_counter_new_0.D2_6
= D5 divider_top_0.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_4.B
= D5 divider_top_0.divider_magic_0/P3_Gen_magic_0.D2_6
= D5 divider_top_0.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_4.B
= D5 divider_top_0.divider_magic_0/P2_Gen_magic_0.D2_6
= D5 divider_top_0.AND_1_0.A
= D5 divider_top_0.NOR_MAGIC_0.A
= D5 divider_top_0.D2_6
C D60 58.1
R D6 28766
= D6 divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.B
= D6 divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.B
= D6 divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.IN2
= D6 divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.B
= D6 divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.B
= D6 divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.IN2
= D6 divider_top_0.7b_counter_new_0.mod_dff_magic_0.DATA
= D6 divider_top_0.7b_counter_new_0.D2_7
= D6 divider_top_0.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_0.B
= D6 divider_top_0.divider_magic_0/P3_Gen_magic_0.D2_7
= D6 divider_top_0.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_0.B
= D6 divider_top_0.divider_magic_0/P2_Gen_magic_0.D2_7
= D6 divider_top_0.AND_1_0.NAND_MAGIC_1_0.B
= D6 divider_top_0.AND_1_0.B
= D6 divider_top_0.NOR_MAGIC_0.B
= D6 divider_top_0.D2_7
C DIV_OUT0 16.8
R DIV_OUT 42539
= DIV_OUT Tapered_Buffer_mag_2.OUT
C S70 105.7
R S7 13053
= S7 ANALOG_MUX_MAG_6.TG_ANALOG_MUX_0.inverter_0.IN
= S7 ANALOG_MUX_MAG_6.TG_ANALOG_MUX_0.CLK
= S7 ANALOG_MUX_MAG_6.inverter_0.IN
= S7 ANALOG_MUX_MAG_6.SEL
C OUT0 276.0
R OUT 132273
= OUT Tapered_Buffer_mag_5.OUT
= OUT divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.B
= OUT divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.B
= OUT divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.IN2
= OUT divider_top_1.7b_counter_new_0.mod_dff_magic_0.G-CLK
= OUT divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.B
= OUT divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.B
= OUT divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.B
= OUT divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.B
= OUT divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.IN1
= OUT divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.IN2
= OUT divider_top_1.7b_counter_new_0.mod_dff_magic_1.G-CLK
= OUT divider_top_1.7b_counter_new_0.mod_dff_magic_1.CLK
= OUT divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.B
= OUT divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.B
= OUT divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.IN2
= OUT divider_top_1.7b_counter_new_0.mod_dff_magic_2.G-CLK
= OUT divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.B
= OUT divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.B
= OUT divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.IN2
= OUT divider_top_1.7b_counter_new_0.mod_dff_magic_3.G-CLK
= OUT divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.B
= OUT divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.B
= OUT divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.IN2
= OUT divider_top_1.7b_counter_new_0.mod_dff_magic_4.G-CLK
= OUT divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.B
= OUT divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.B
= OUT divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.IN2
= OUT divider_top_1.7b_counter_new_0.mod_dff_magic_5.G-CLK
= OUT divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.B
= OUT divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.B
= OUT divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.IN2
= OUT divider_top_1.7b_counter_new_0.mod_dff_magic_6.G-CLK
= OUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.inverter_1.IN
= OUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.IN
= OUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.CLK
= OUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.IN
= OUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.CLK
= OUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.CLK
= OUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.G_CLK
= OUT divider_top_1.7b_counter_new_0.G-CLK
= OUT divider_top_1.DFF_MAG_0.inverter_1.IN
= OUT divider_top_1.DFF_MAG_0.TG_MAGIC_1.inverter_0.IN
= OUT divider_top_1.DFF_MAG_0.TG_MAGIC_1.CLK
= OUT divider_top_1.DFF_MAG_0.TG_MAGIC_2.inverter_0.IN
= OUT divider_top_1.DFF_MAG_0.TG_MAGIC_2.CLK
= OUT divider_top_1.DFF_MAG_0.CLK
= OUT divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.inverter_1.IN
= OUT divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_0.inverter_0.IN
= OUT divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_0.CLK
= OUT divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.inverter_0.IN
= OUT divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.CLK
= OUT divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.CLK
= OUT divider_top_1.divider_magic_0/P3_Gen_magic_0.CLK
= OUT divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.inverter_1.IN
= OUT divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.IN
= OUT divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.CLK
= OUT divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.IN
= OUT divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.CLK
= OUT divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.CLK
= OUT divider_top_1.divider_magic_0/P2_Gen_magic_0.CLK
= OUT divider_top_1.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.B
= OUT divider_top_1.MUX_1_2.AND_1_0.B
= OUT divider_top_1.MUX_1_2.IN2
= OUT divider_top_1.CLK
C OUTB0 286.7
R OUTB 132857
= OUTB Tapered_Buffer_mag_4.OUT
= OUTB divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.B
= OUTB divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.B
= OUTB divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.IN2
= OUTB divider_top_3.7b_counter_new_0.mod_dff_magic_0.G-CLK
= OUTB divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.B
= OUTB divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.B
= OUTB divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.B
= OUTB divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.B
= OUTB divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.IN1
= OUTB divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.IN2
= OUTB divider_top_3.7b_counter_new_0.mod_dff_magic_1.G-CLK
= OUTB divider_top_3.7b_counter_new_0.mod_dff_magic_1.CLK
= OUTB divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.B
= OUTB divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.B
= OUTB divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.IN2
= OUTB divider_top_3.7b_counter_new_0.mod_dff_magic_2.G-CLK
= OUTB divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.B
= OUTB divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.B
= OUTB divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.IN2
= OUTB divider_top_3.7b_counter_new_0.mod_dff_magic_3.G-CLK
= OUTB divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.B
= OUTB divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.B
= OUTB divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.IN2
= OUTB divider_top_3.7b_counter_new_0.mod_dff_magic_4.G-CLK
= OUTB divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.B
= OUTB divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.B
= OUTB divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.IN2
= OUTB divider_top_3.7b_counter_new_0.mod_dff_magic_5.G-CLK
= OUTB divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.B
= OUTB divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.B
= OUTB divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.IN2
= OUTB divider_top_3.7b_counter_new_0.mod_dff_magic_6.G-CLK
= OUTB divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.inverter_1.IN
= OUTB divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.IN
= OUTB divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.CLK
= OUTB divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.IN
= OUTB divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.CLK
= OUTB divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.CLK
= OUTB divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.G_CLK
= OUTB divider_top_3.7b_counter_new_0.G-CLK
= OUTB divider_top_3.DFF_MAG_0.inverter_1.IN
= OUTB divider_top_3.DFF_MAG_0.TG_MAGIC_1.inverter_0.IN
= OUTB divider_top_3.DFF_MAG_0.TG_MAGIC_1.CLK
= OUTB divider_top_3.DFF_MAG_0.TG_MAGIC_2.inverter_0.IN
= OUTB divider_top_3.DFF_MAG_0.TG_MAGIC_2.CLK
= OUTB divider_top_3.DFF_MAG_0.CLK
= OUTB divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.inverter_1.IN
= OUTB divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_0.inverter_0.IN
= OUTB divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_0.CLK
= OUTB divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.inverter_0.IN
= OUTB divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.CLK
= OUTB divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.CLK
= OUTB divider_top_3.divider_magic_0/P3_Gen_magic_0.CLK
= OUTB divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.inverter_1.IN
= OUTB divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.IN
= OUTB divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.CLK
= OUTB divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.IN
= OUTB divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.CLK
= OUTB divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.CLK
= OUTB divider_top_3.divider_magic_0/P2_Gen_magic_0.CLK
= OUTB divider_top_3.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.B
= OUTB divider_top_3.MUX_1_2.AND_1_0.B
= OUTB divider_top_3.MUX_1_2.IN2
= OUTB divider_top_3.CLK
C DN_INPUT0 10.0
R DN_INPUT 13351
= DN_INPUT ANALOG_MUX_MAG_0.TG_ANALOG_MUX_0.IN
= DN_INPUT ANALOG_MUX_MAG_0.IN_2
C LF_OFFCHIP0 37.8
R LF_OFFCHIP 10001
= LF_OFFCHIP ANALOG_MUX_MAG_3.TG_ANALOG_MUX_0.IN
= LF_OFFCHIP ANALOG_MUX_MAG_3.IN_2
C DN_OUT0 33.0
R DN_OUT 41409
= DN_OUT Tapered_Buffer_mag_1.OUT
C S30 17.2
R S3 12602
= S3 ANALOG_MUX_MAG_0.TG_ANALOG_MUX_0.inverter_0.IN
= S3 ANALOG_MUX_MAG_0.TG_ANALOG_MUX_0.CLK
= S3 ANALOG_MUX_MAG_0.inverter_0.IN
= S3 ANALOG_MUX_MAG_0.SEL
C S60 10.3
R S6 14073
= S6 ANALOG_MUX_MAG_2.TG_ANALOG_MUX_0.inverter_0.IN
= S6 ANALOG_MUX_MAG_2.TG_ANALOG_MUX_0.CLK
= S6 ANALOG_MUX_MAG_2.inverter_0.IN
= S6 ANALOG_MUX_MAG_2.SEL
C S50 47.9
R S5 12088
= S5 ANALOG_MUX_MAG_3.TG_ANALOG_MUX_0.inverter_0.IN
= S5 ANALOG_MUX_MAG_3.TG_ANALOG_MUX_0.CLK
= S5 ANALOG_MUX_MAG_3.inverter_0.IN
= S5 ANALOG_MUX_MAG_3.SEL
C UP_INPUT0 15.0
R UP_INPUT 12863
= UP_INPUT ANALOG_MUX_MAG_4.TG_ANALOG_MUX_0.IN
= UP_INPUT ANALOG_MUX_MAG_4.IN_2
C UP_OUT0 27.3
R UP_OUT 41738
= UP_OUT Tapered_Buffer_mag_6.OUT
C PRE_SCALAR0 10.2
R PRE_SCALAR 46386
= PRE_SCALAR Tapered_Buffer_mag_0.OUT
C S10 10.1
R S1 16152
= S1 ANALOG_MUX_MAG_1.TG_ANALOG_MUX_0.inverter_0.IN
= S1 ANALOG_MUX_MAG_1.TG_ANALOG_MUX_0.CLK
= S1 ANALOG_MUX_MAG_1.inverter_0.IN
= S1 ANALOG_MUX_MAG_1.SEL
C S20 15.1
R S2 13946
= S2 ANALOG_MUX_MAG_4.TG_ANALOG_MUX_0.inverter_0.IN
= S2 ANALOG_MUX_MAG_4.TG_ANALOG_MUX_0.CLK
= S2 ANALOG_MUX_MAG_4.inverter_0.IN
= S2 ANALOG_MUX_MAG_4.SEL
C VCTRL_IN0 36.8
R VCTRL_IN 10064
= VCTRL_IN ANALOG_MUX_MAG_5.TG_ANALOG_MUX_0.IN
= VCTRL_IN ANALOG_MUX_MAG_5.IN_2
C S40 36.9
R S4 12463
= S4 ANALOG_MUX_MAG_5.TG_ANALOG_MUX_0.inverter_0.IN
= S4 ANALOG_MUX_MAG_5.TG_ANALOG_MUX_0.CLK
= S4 ANALOG_MUX_MAG_5.inverter_0.IN
= S4 ANALOG_MUX_MAG_5.SEL
C ITAIL0 59.0
R ITAIL 6381
= ITAIL mirror_mag_0.ITAIL
C D70 38.5
R D7 31295
= D7 divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.B
= D7 divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.B
= D7 divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.IN2
= D7 divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.B
= D7 divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.B
= D7 divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.IN2
= D7 divider_top_2.7b_counter_new_0.mod_dff_magic_1.DATA
= D7 divider_top_2.7b_counter_new_0.D2_1
= D7 divider_top_2.divider_magic_0/P3_Gen_magic_0.inverter_0.IN
= D7 divider_top_2.divider_magic_0/P3_Gen_magic_0.D2_1
= D7 divider_top_2.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_5.B
= D7 divider_top_2.divider_magic_0/P2_Gen_magic_0.D2_1
= D7 divider_top_2.3AND_MAGIC_2.A
= D7 divider_top_2.3_INPUT_NOR_MAG_0.A
= D7 divider_top_2.MUX_1_1.inverter_1_0.VIN
= D7 divider_top_2.MUX_1_1.AND_1_0.A
= D7 divider_top_2.MUX_1_1.SEL
= D7 divider_top_2.D2_1
C D80 28.5
R D8 24462
= D8 divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.B
= D8 divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.B
= D8 divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.IN2
= D8 divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.B
= D8 divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.B
= D8 divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.IN2
= D8 divider_top_2.7b_counter_new_0.mod_dff_magic_2.DATA
= D8 divider_top_2.7b_counter_new_0.D2_2
= D8 divider_top_2.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_1.B
= D8 divider_top_2.divider_magic_0/P3_Gen_magic_0.D2_2
= D8 divider_top_2.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_1.B
= D8 divider_top_2.divider_magic_0/P2_Gen_magic_0.D2_2
= D8 divider_top_2.3AND_MAGIC_2.B
= D8 divider_top_2.3_INPUT_NOR_MAG_0.B
= D8 divider_top_2.D2_2
C D90 32.0
R D9 25530
= D9 divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.B
= D9 divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.B
= D9 divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.IN2
= D9 divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.B
= D9 divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.B
= D9 divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.IN2
= D9 divider_top_2.7b_counter_new_0.mod_dff_magic_3.DATA
= D9 divider_top_2.7b_counter_new_0.D2_3
= D9 divider_top_2.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_2.B
= D9 divider_top_2.divider_magic_0/P3_Gen_magic_0.D2_3
= D9 divider_top_2.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_2.B
= D9 divider_top_2.divider_magic_0/P2_Gen_magic_0.D2_3
= D9 divider_top_2.3AND_MAGIC_2.C
= D9 divider_top_2.3_INPUT_NOR_MAG_0.C
= D9 divider_top_2.D2_3
C D100 55.2
R D10 26335
= D10 divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.B
= D10 divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.B
= D10 divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.IN2
= D10 divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.B
= D10 divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.B
= D10 divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.IN2
= D10 divider_top_2.7b_counter_new_0.mod_dff_magic_4.DATA
= D10 divider_top_2.7b_counter_new_0.D2_4
= D10 divider_top_2.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_6.B
= D10 divider_top_2.divider_magic_0/P3_Gen_magic_0.D2_4
= D10 divider_top_2.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_6.B
= D10 divider_top_2.divider_magic_0/P2_Gen_magic_0.D2_4
= D10 divider_top_2.AND_1_1.A
= D10 divider_top_2.NOR_MAGIC_1.A
= D10 divider_top_2.D2_4
C F_IN0 199.7
R F_IN 113562
= F_IN divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.B
= F_IN divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.B
= F_IN divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.IN2
= F_IN divider_top_2.7b_counter_new_0.mod_dff_magic_0.G-CLK
= F_IN divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.B
= F_IN divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.B
= F_IN divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.B
= F_IN divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.B
= F_IN divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.IN1
= F_IN divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.IN2
= F_IN divider_top_2.7b_counter_new_0.mod_dff_magic_1.G-CLK
= F_IN divider_top_2.7b_counter_new_0.mod_dff_magic_1.CLK
= F_IN divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.B
= F_IN divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.B
= F_IN divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.IN2
= F_IN divider_top_2.7b_counter_new_0.mod_dff_magic_2.G-CLK
= F_IN divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.B
= F_IN divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.B
= F_IN divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.IN2
= F_IN divider_top_2.7b_counter_new_0.mod_dff_magic_3.G-CLK
= F_IN divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.B
= F_IN divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.B
= F_IN divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.IN2
= F_IN divider_top_2.7b_counter_new_0.mod_dff_magic_4.G-CLK
= F_IN divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.B
= F_IN divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.B
= F_IN divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.IN2
= F_IN divider_top_2.7b_counter_new_0.mod_dff_magic_5.G-CLK
= F_IN divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.B
= F_IN divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.B
= F_IN divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.IN2
= F_IN divider_top_2.7b_counter_new_0.mod_dff_magic_6.G-CLK
= F_IN divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.inverter_1.IN
= F_IN divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.IN
= F_IN divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.CLK
= F_IN divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.IN
= F_IN divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.CLK
= F_IN divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.CLK
= F_IN divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.G_CLK
= F_IN divider_top_2.7b_counter_new_0.G-CLK
= F_IN divider_top_2.DFF_MAG_0.inverter_1.IN
= F_IN divider_top_2.DFF_MAG_0.TG_MAGIC_1.inverter_0.IN
= F_IN divider_top_2.DFF_MAG_0.TG_MAGIC_1.CLK
= F_IN divider_top_2.DFF_MAG_0.TG_MAGIC_2.inverter_0.IN
= F_IN divider_top_2.DFF_MAG_0.TG_MAGIC_2.CLK
= F_IN divider_top_2.DFF_MAG_0.CLK
= F_IN divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.inverter_1.IN
= F_IN divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_0.inverter_0.IN
= F_IN divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_0.CLK
= F_IN divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.inverter_0.IN
= F_IN divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.CLK
= F_IN divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.CLK
= F_IN divider_top_2.divider_magic_0/P3_Gen_magic_0.CLK
= F_IN divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.inverter_1.IN
= F_IN divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.IN
= F_IN divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.CLK
= F_IN divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.IN
= F_IN divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.CLK
= F_IN divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.CLK
= F_IN divider_top_2.divider_magic_0/P2_Gen_magic_0.CLK
= F_IN divider_top_2.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.B
= F_IN divider_top_2.MUX_1_2.AND_1_0.B
= F_IN divider_top_2.MUX_1_2.IN2
= F_IN divider_top_2.CLK
= F_IN ANALOG_MUX_MAG_6.TG_ANALOG_MUX_0.IN
= F_IN ANALOG_MUX_MAG_6.IN_2
= F_IN ANALOG_MUX_MAG_1.TG_ANALOG_MUX_0.IN
= F_IN ANALOG_MUX_MAG_1.IN_2
C VDD0 3652.1
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_0.TSPC_MAGIC_1_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.inverter_1_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.OR_MAGIC_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.inverter_2_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.inverter_2_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.inverter_1_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.OR_MAGIC_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.inverter_2_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.inverter_2_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.inverter_1_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.OR_MAGIC_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.inverter_2_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.inverter_2_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_1.TSPC_MAGIC_1_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.inverter_1_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.OR_MAGIC_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.inverter_2_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.inverter_2_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.inverter_1_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.OR_MAGIC_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.inverter_2_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.inverter_2_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.inverter_1_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.OR_MAGIC_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.inverter_2_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.inverter_2_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_1.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_2.TSPC_MAGIC_1_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.inverter_1_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.OR_MAGIC_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.inverter_2_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.inverter_2_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.inverter_1_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.OR_MAGIC_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.inverter_2_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.inverter_2_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.inverter_1_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.OR_MAGIC_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.inverter_2_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.inverter_2_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_2.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_3.TSPC_MAGIC_1_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.inverter_1_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.OR_MAGIC_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.inverter_2_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.inverter_2_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.inverter_1_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.OR_MAGIC_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.inverter_2_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.inverter_2_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.inverter_1_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.OR_MAGIC_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.inverter_2_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.inverter_2_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_3.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_4.TSPC_MAGIC_1_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.inverter_1_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.OR_MAGIC_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.inverter_2_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.inverter_2_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.inverter_1_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.OR_MAGIC_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.inverter_2_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.inverter_2_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.inverter_1_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.OR_MAGIC_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.inverter_2_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.inverter_2_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_4.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_5.TSPC_MAGIC_1_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.inverter_1_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.OR_MAGIC_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.inverter_2_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.inverter_2_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.inverter_1_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.OR_MAGIC_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.inverter_2_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.inverter_2_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.inverter_1_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.OR_MAGIC_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.inverter_2_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.inverter_2_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_5.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_6.TSPC_MAGIC_1_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.inverter_1_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.OR_MAGIC_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.inverter_2_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.inverter_2_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.inverter_1_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.OR_MAGIC_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.inverter_2_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.inverter_2_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.inverter_1_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.OR_MAGIC_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.inverter_2_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.inverter_2_0.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.VDD
= VDD divider_top_2.7b_counter_new_0.mod_dff_magic_6.VDD
= VDD divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.inverter_0.VDD
= VDD divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.inverter_1.VDD
= VDD divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.inverter_2.VDD
= VDD divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.inverter_3.VDD
= VDD divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.inverter_4.VDD
= VDD divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.VDD
= VDD divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_0.VDD
= VDD divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.VDD
= VDD divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.VDD
= VDD divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.VDD
= VDD divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.VDD
= VDD divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.VDD
= VDD divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.VDD
= VDD divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.VDD
= VDD divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.NAND_MAGIC_0.VDD
= VDD divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.VDD
= VDD divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.3AND_MAGIC_0.VDD
= VDD divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.NOR_MAGIC_0.VDD
= VDD divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.NOR_MAGIC_1.VDD
= VDD divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.3_INPUT_NOR_MAG_0.VDD
= VDD divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.VDD
= VDD divider_top_2.7b_counter_new_0.VDD
= VDD divider_top_2.DFF_MAG_0.inverter_0.VDD
= VDD divider_top_2.DFF_MAG_0.inverter_1.VDD
= VDD divider_top_2.DFF_MAG_0.inverter_2.VDD
= VDD divider_top_2.DFF_MAG_0.inverter_3.VDD
= VDD divider_top_2.DFF_MAG_0.inverter_4.VDD
= VDD divider_top_2.DFF_MAG_0.TG_MAGIC_0.inverter_0.VDD
= VDD divider_top_2.DFF_MAG_0.TG_MAGIC_0.VDD
= VDD divider_top_2.DFF_MAG_0.TG_MAGIC_1.inverter_0.VDD
= VDD divider_top_2.DFF_MAG_0.TG_MAGIC_1.VDD
= VDD divider_top_2.DFF_MAG_0.TG_MAGIC_2.inverter_0.VDD
= VDD divider_top_2.DFF_MAG_0.TG_MAGIC_2.VDD
= VDD divider_top_2.DFF_MAG_0.TG_MAGIC_3.inverter_0.VDD
= VDD divider_top_2.DFF_MAG_0.TG_MAGIC_3.VDD
= VDD divider_top_2.DFF_MAG_0.VDD
= VDD divider_top_2.divider_magic_0/P3_Gen_magic_0.inverter_0.VDD
= VDD divider_top_2.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_5.VDD
= VDD divider_top_2.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_4.VDD
= VDD divider_top_2.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_0.VDD
= VDD divider_top_2.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_3.VDD
= VDD divider_top_2.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_2.VDD
= VDD divider_top_2.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_1.VDD
= VDD divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.inverter_0.VDD
= VDD divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.inverter_1.VDD
= VDD divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.inverter_2.VDD
= VDD divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.inverter_3.VDD
= VDD divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.inverter_4.VDD
= VDD divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_0.inverter_0.VDD
= VDD divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_0.VDD
= VDD divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.inverter_0.VDD
= VDD divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.VDD
= VDD divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.inverter_0.VDD
= VDD divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.VDD
= VDD divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.inverter_0.VDD
= VDD divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.VDD
= VDD divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.VDD
= VDD divider_top_2.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_0.VDD
= VDD divider_top_2.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_6.VDD
= VDD divider_top_2.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.VDD
= VDD divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_1.inverter_2_0.VDD
= VDD divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VDD
= VDD divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_1.VDD
= VDD divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_0.inverter_2_0.VDD
= VDD divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VDD
= VDD divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_0.VDD
= VDD divider_top_2.divider_magic_0/P3_Gen_magic_0.VDD
= VDD divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.inverter_0.VDD
= VDD divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.inverter_1.VDD
= VDD divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.inverter_2.VDD
= VDD divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.inverter_3.VDD
= VDD divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.inverter_4.VDD
= VDD divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.VDD
= VDD divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_0.VDD
= VDD divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.VDD
= VDD divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.VDD
= VDD divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.VDD
= VDD divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.VDD
= VDD divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.VDD
= VDD divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.VDD
= VDD divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.VDD
= VDD divider_top_2.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_5.VDD
= VDD divider_top_2.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_4.VDD
= VDD divider_top_2.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_0.VDD
= VDD divider_top_2.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_3.VDD
= VDD divider_top_2.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_2.VDD
= VDD divider_top_2.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_1.VDD
= VDD divider_top_2.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_0.VDD
= VDD divider_top_2.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_6.VDD
= VDD divider_top_2.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.VDD
= VDD divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_1.inverter_2_0.VDD
= VDD divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VDD
= VDD divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_1.VDD
= VDD divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_0.inverter_2_0.VDD
= VDD divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VDD
= VDD divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_0.VDD
= VDD divider_top_2.divider_magic_0/P2_Gen_magic_0.VDD
= VDD divider_top_2.3AND_MAGIC_2.VDD
= VDD divider_top_2.3AND_MAGIC_1.VDD
= VDD divider_top_2.OR_MAGIC_0.VDD
= VDD divider_top_2.AND_1_1.NAND_MAGIC_1_0.VDD
= VDD divider_top_2.AND_1_1.inverter_2_0.VDD
= VDD divider_top_2.AND_1_1.VDD
= VDD divider_top_2.AND_1_0.NAND_MAGIC_1_0.VDD
= VDD divider_top_2.AND_1_0.inverter_2_0.VDD
= VDD divider_top_2.AND_1_0.VDD
= VDD divider_top_2.MUX_1_2.inverter_1_0.VDD
= VDD divider_top_2.MUX_1_2.OR_MAGIC_0.VDD
= VDD divider_top_2.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.VDD
= VDD divider_top_2.MUX_1_2.AND_1_0.inverter_2_0.VDD
= VDD divider_top_2.MUX_1_2.AND_1_0.VDD
= VDD divider_top_2.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.VDD
= VDD divider_top_2.MUX_1_2.AND_1_1.inverter_2_0.VDD
= VDD divider_top_2.MUX_1_2.AND_1_1.VDD
= VDD divider_top_2.MUX_1_2.VDD
= VDD divider_top_2.DivideBy2_magic_1.inverter_3.VDD
= VDD divider_top_2.DivideBy2_magic_1.TG_MAGIC_2.inverter_0.VDD
= VDD divider_top_2.DivideBy2_magic_1.TG_MAGIC_2.VDD
= VDD divider_top_2.DivideBy2_magic_1.inverter_0.VDD
= VDD divider_top_2.DivideBy2_magic_1.inverter_1.VDD
= VDD divider_top_2.DivideBy2_magic_1.TG_MAGIC_0.inverter_0.VDD
= VDD divider_top_2.DivideBy2_magic_1.TG_MAGIC_0.VDD
= VDD divider_top_2.DivideBy2_magic_1.inverter_4.VDD
= VDD divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.inverter_0.VDD
= VDD divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.VDD
= VDD divider_top_2.DivideBy2_magic_1.inverter_2.VDD
= VDD divider_top_2.DivideBy2_magic_1.TG_MAGIC_1.inverter_0.VDD
= VDD divider_top_2.DivideBy2_magic_1.TG_MAGIC_1.VDD
= VDD divider_top_2.DivideBy2_magic_1.VDD
= VDD divider_top_2.3_INPUT_NOR_MAG_0.VDD
= VDD divider_top_2.NOR_MAGIC_1.VDD
= VDD divider_top_2.NOR_MAGIC_0.VDD
= VDD divider_top_2.3AND_MAGIC_0.VDD
= VDD divider_top_2.OR_MAGIC_1.VDD
= VDD divider_top_2.MUX_1_1.inverter_1_0.VDD
= VDD divider_top_2.MUX_1_1.OR_MAGIC_0.VDD
= VDD divider_top_2.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.VDD
= VDD divider_top_2.MUX_1_1.AND_1_0.inverter_2_0.VDD
= VDD divider_top_2.MUX_1_1.AND_1_0.VDD
= VDD divider_top_2.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.VDD
= VDD divider_top_2.MUX_1_1.AND_1_1.inverter_2_0.VDD
= VDD divider_top_2.MUX_1_1.AND_1_1.VDD
= VDD divider_top_2.MUX_1_1.VDD
= VDD divider_top_2.MUX_1_0.inverter_1_0.VDD
= VDD divider_top_2.MUX_1_0.OR_MAGIC_0.VDD
= VDD divider_top_2.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.VDD
= VDD divider_top_2.MUX_1_0.AND_1_0.inverter_2_0.VDD
= VDD divider_top_2.MUX_1_0.AND_1_0.VDD
= VDD divider_top_2.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.VDD
= VDD divider_top_2.MUX_1_0.AND_1_1.inverter_2_0.VDD
= VDD divider_top_2.MUX_1_0.AND_1_1.VDD
= VDD divider_top_2.MUX_1_0.VDD
= VDD divider_top_2.DivideBy2_magic_0.inverter_3.VDD
= VDD divider_top_2.DivideBy2_magic_0.TG_MAGIC_2.inverter_0.VDD
= VDD divider_top_2.DivideBy2_magic_0.TG_MAGIC_2.VDD
= VDD divider_top_2.DivideBy2_magic_0.inverter_0.VDD
= VDD divider_top_2.DivideBy2_magic_0.inverter_1.VDD
= VDD divider_top_2.DivideBy2_magic_0.TG_MAGIC_0.inverter_0.VDD
= VDD divider_top_2.DivideBy2_magic_0.TG_MAGIC_0.VDD
= VDD divider_top_2.DivideBy2_magic_0.inverter_4.VDD
= VDD divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.inverter_0.VDD
= VDD divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.VDD
= VDD divider_top_2.DivideBy2_magic_0.inverter_2.VDD
= VDD divider_top_2.DivideBy2_magic_0.TG_MAGIC_1.inverter_0.VDD
= VDD divider_top_2.DivideBy2_magic_0.TG_MAGIC_1.VDD
= VDD divider_top_2.DivideBy2_magic_0.VDD
= VDD divider_top_2.VDD
= VDD CP_0.VDD
= VDD VCO_0.DelayCell_1_0.VDD
= VDD VCO_0.DelayCell_1_0.VCTRL2
= VDD VCO_0.DelayCell_1_1.VDD
= VDD VCO_0.DelayCell_1_1.VCTRL2
= VDD VCO_0.INV_1_mag_0.VDD
= VDD VCO_0.INV_1_mag_1.VDD
= VDD VCO_0.INV_1_mag_2.VDD
= VDD VCO_0.INV_1_mag_3.VDD
= VDD VCO_0.INV_1_mag_4.VDD
= VDD VCO_0.INV_1_mag_5.VDD
= VDD VCO_0.Divide_By_2_magic_0.inverter_3.VDD
= VDD VCO_0.Divide_By_2_magic_0.TG_MAGIC_2.inverter_0.VDD
= VDD VCO_0.Divide_By_2_magic_0.TG_MAGIC_2.VDD
= VDD VCO_0.Divide_By_2_magic_0.inverter_0.VDD
= VDD VCO_0.Divide_By_2_magic_0.TG_MAGIC_0.inverter_0.VDD
= VDD VCO_0.Divide_By_2_magic_0.TG_MAGIC_0.VDD
= VDD VCO_0.Divide_By_2_magic_0.inverter_1.VDD
= VDD VCO_0.Divide_By_2_magic_0.inverter_5.VDD
= VDD VCO_0.Divide_By_2_magic_0.inverter_4.VDD
= VDD VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.inverter_0.VDD
= VDD VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.VDD
= VDD VCO_0.Divide_By_2_magic_0.inverter_2.VDD
= VDD VCO_0.Divide_By_2_magic_0.TG_MAGIC_1.inverter_0.VDD
= VDD VCO_0.Divide_By_2_magic_0.TG_MAGIC_1.VDD
= VDD VCO_0.Divide_By_2_magic_0.VDD
= VDD VCO_0.VDD
= VDD VCO_0.VCTRL2
= VDD Tapered_Buffer_mag_4.VDD
= VDD ANALOG_MUX_MAG_5.TG_ANALOG_MUX_0.inverter_0.VDD
= VDD ANALOG_MUX_MAG_5.TG_ANALOG_MUX_0.VDD
= VDD ANALOG_MUX_MAG_5.TG_ANALOG_MUX_1.inverter_0.VDD
= VDD ANALOG_MUX_MAG_5.TG_ANALOG_MUX_1.VDD
= VDD ANALOG_MUX_MAG_5.inverter_0.VDD
= VDD ANALOG_MUX_MAG_5.VDD
= VDD mirror_mag_0.VDD
= VDD Tapered_Buffer_mag_5.VDD
= VDD Tapered_Buffer_mag_3.VDD
= VDD ANALOG_MUX_MAG_6.TG_ANALOG_MUX_0.inverter_0.VDD
= VDD ANALOG_MUX_MAG_6.TG_ANALOG_MUX_0.VDD
= VDD ANALOG_MUX_MAG_6.TG_ANALOG_MUX_1.inverter_0.VDD
= VDD ANALOG_MUX_MAG_6.TG_ANALOG_MUX_1.VDD
= VDD ANALOG_MUX_MAG_6.inverter_0.VDD
= VDD ANALOG_MUX_MAG_6.VDD
= VDD ANALOG_MUX_MAG_3.TG_ANALOG_MUX_0.inverter_0.VDD
= VDD ANALOG_MUX_MAG_3.TG_ANALOG_MUX_0.VDD
= VDD ANALOG_MUX_MAG_3.TG_ANALOG_MUX_1.inverter_0.VDD
= VDD ANALOG_MUX_MAG_3.TG_ANALOG_MUX_1.VDD
= VDD ANALOG_MUX_MAG_3.inverter_0.VDD
= VDD ANALOG_MUX_MAG_3.VDD
= VDD Tapered_Buffer_mag_6.VDD
= VDD Tapered_Buffer_mag_1.VDD
= VDD PFD_0.PFD_UP_0/PFD_INV_1.VDD
= VDD PFD_0.PFD_UP_0/PFD_INV_2.VDD
= VDD PFD_0.PFD_UP_0/PFD_INV_0.VDD
= VDD PFD_0.PFD_UP_1/PFD_INV_1.VDD
= VDD PFD_0.PFD_UP_1/PFD_INV_2.VDD
= VDD PFD_0.PFD_UP_1/PFD_INV_0.VDD
= VDD PFD_0.VDD
= VDD ANALOG_MUX_MAG_4.TG_ANALOG_MUX_0.inverter_0.VDD
= VDD ANALOG_MUX_MAG_4.TG_ANALOG_MUX_0.VDD
= VDD ANALOG_MUX_MAG_4.TG_ANALOG_MUX_1.inverter_0.VDD
= VDD ANALOG_MUX_MAG_4.TG_ANALOG_MUX_1.VDD
= VDD ANALOG_MUX_MAG_4.inverter_0.VDD
= VDD ANALOG_MUX_MAG_4.VDD
= VDD ANALOG_MUX_MAG_2.TG_ANALOG_MUX_0.inverter_0.VDD
= VDD ANALOG_MUX_MAG_2.TG_ANALOG_MUX_0.VDD
= VDD ANALOG_MUX_MAG_2.TG_ANALOG_MUX_1.inverter_0.VDD
= VDD ANALOG_MUX_MAG_2.TG_ANALOG_MUX_1.VDD
= VDD ANALOG_MUX_MAG_2.inverter_0.VDD
= VDD ANALOG_MUX_MAG_2.VDD
= VDD ANALOG_MUX_MAG_1.TG_ANALOG_MUX_0.inverter_0.VDD
= VDD ANALOG_MUX_MAG_1.TG_ANALOG_MUX_0.VDD
= VDD ANALOG_MUX_MAG_1.TG_ANALOG_MUX_1.inverter_0.VDD
= VDD ANALOG_MUX_MAG_1.TG_ANALOG_MUX_1.VDD
= VDD ANALOG_MUX_MAG_1.inverter_0.VDD
= VDD ANALOG_MUX_MAG_1.VDD
= VDD ANALOG_MUX_MAG_0.TG_ANALOG_MUX_0.inverter_0.VDD
= VDD ANALOG_MUX_MAG_0.TG_ANALOG_MUX_0.VDD
= VDD ANALOG_MUX_MAG_0.TG_ANALOG_MUX_1.inverter_0.VDD
= VDD ANALOG_MUX_MAG_0.TG_ANALOG_MUX_1.VDD
= VDD ANALOG_MUX_MAG_0.inverter_0.VDD
= VDD ANALOG_MUX_MAG_0.VDD
= VDD Tapered_Buffer_mag_2.VDD
= VDD Tapered_Buffer_mag_0.VDD
= VDD Tapered_Buffer_mag_7.VDD
= VDD Tapered_Buffer_mag_8.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_0.TSPC_MAGIC_1_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.inverter_1_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.OR_MAGIC_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.inverter_2_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.inverter_2_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.inverter_1_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.OR_MAGIC_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.inverter_2_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.inverter_2_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.inverter_1_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.OR_MAGIC_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.inverter_2_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.inverter_2_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_1.TSPC_MAGIC_1_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.inverter_1_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.OR_MAGIC_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.inverter_2_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.inverter_2_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.inverter_1_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.OR_MAGIC_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.inverter_2_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.inverter_2_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.inverter_1_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.OR_MAGIC_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.inverter_2_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.inverter_2_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_1.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_2.TSPC_MAGIC_1_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.inverter_1_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.OR_MAGIC_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.inverter_2_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.inverter_2_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.inverter_1_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.OR_MAGIC_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.inverter_2_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.inverter_2_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.inverter_1_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.OR_MAGIC_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.inverter_2_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.inverter_2_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_2.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_3.TSPC_MAGIC_1_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.inverter_1_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.OR_MAGIC_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.inverter_2_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.inverter_2_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.inverter_1_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.OR_MAGIC_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.inverter_2_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.inverter_2_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.inverter_1_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.OR_MAGIC_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.inverter_2_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.inverter_2_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_3.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_4.TSPC_MAGIC_1_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.inverter_1_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.OR_MAGIC_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.inverter_2_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.inverter_2_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.inverter_1_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.OR_MAGIC_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.inverter_2_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.inverter_2_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.inverter_1_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.OR_MAGIC_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.inverter_2_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.inverter_2_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_4.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_5.TSPC_MAGIC_1_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.inverter_1_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.OR_MAGIC_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.inverter_2_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.inverter_2_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.inverter_1_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.OR_MAGIC_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.inverter_2_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.inverter_2_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.inverter_1_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.OR_MAGIC_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.inverter_2_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.inverter_2_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_5.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_6.TSPC_MAGIC_1_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.inverter_1_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.OR_MAGIC_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.inverter_2_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.inverter_2_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.inverter_1_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.OR_MAGIC_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.inverter_2_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.inverter_2_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.inverter_1_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.OR_MAGIC_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.inverter_2_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.inverter_2_0.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.VDD
= VDD divider_top_3.7b_counter_new_0.mod_dff_magic_6.VDD
= VDD divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.inverter_0.VDD
= VDD divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.inverter_1.VDD
= VDD divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.inverter_2.VDD
= VDD divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.inverter_3.VDD
= VDD divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.inverter_4.VDD
= VDD divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.VDD
= VDD divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_0.VDD
= VDD divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.VDD
= VDD divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.VDD
= VDD divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.VDD
= VDD divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.VDD
= VDD divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.VDD
= VDD divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.VDD
= VDD divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.VDD
= VDD divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.NAND_MAGIC_0.VDD
= VDD divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.VDD
= VDD divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.3AND_MAGIC_0.VDD
= VDD divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.NOR_MAGIC_0.VDD
= VDD divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.NOR_MAGIC_1.VDD
= VDD divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.3_INPUT_NOR_MAG_0.VDD
= VDD divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.VDD
= VDD divider_top_3.7b_counter_new_0.VDD
= VDD divider_top_3.DFF_MAG_0.inverter_0.VDD
= VDD divider_top_3.DFF_MAG_0.inverter_1.VDD
= VDD divider_top_3.DFF_MAG_0.inverter_2.VDD
= VDD divider_top_3.DFF_MAG_0.inverter_3.VDD
= VDD divider_top_3.DFF_MAG_0.inverter_4.VDD
= VDD divider_top_3.DFF_MAG_0.TG_MAGIC_0.inverter_0.VDD
= VDD divider_top_3.DFF_MAG_0.TG_MAGIC_0.VDD
= VDD divider_top_3.DFF_MAG_0.TG_MAGIC_1.inverter_0.VDD
= VDD divider_top_3.DFF_MAG_0.TG_MAGIC_1.VDD
= VDD divider_top_3.DFF_MAG_0.TG_MAGIC_2.inverter_0.VDD
= VDD divider_top_3.DFF_MAG_0.TG_MAGIC_2.VDD
= VDD divider_top_3.DFF_MAG_0.TG_MAGIC_3.inverter_0.VDD
= VDD divider_top_3.DFF_MAG_0.TG_MAGIC_3.VDD
= VDD divider_top_3.DFF_MAG_0.VDD
= VDD divider_top_3.divider_magic_0/P3_Gen_magic_0.inverter_0.VDD
= VDD divider_top_3.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_5.VDD
= VDD divider_top_3.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_4.VDD
= VDD divider_top_3.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_0.VDD
= VDD divider_top_3.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_3.VDD
= VDD divider_top_3.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_2.VDD
= VDD divider_top_3.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_1.VDD
= VDD divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.inverter_0.VDD
= VDD divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.inverter_1.VDD
= VDD divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.inverter_2.VDD
= VDD divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.inverter_3.VDD
= VDD divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.inverter_4.VDD
= VDD divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_0.inverter_0.VDD
= VDD divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_0.VDD
= VDD divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.inverter_0.VDD
= VDD divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.VDD
= VDD divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.inverter_0.VDD
= VDD divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.VDD
= VDD divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.inverter_0.VDD
= VDD divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.VDD
= VDD divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.VDD
= VDD divider_top_3.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_0.VDD
= VDD divider_top_3.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_6.VDD
= VDD divider_top_3.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.VDD
= VDD divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_1.inverter_2_0.VDD
= VDD divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VDD
= VDD divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_1.VDD
= VDD divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_0.inverter_2_0.VDD
= VDD divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VDD
= VDD divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_0.VDD
= VDD divider_top_3.divider_magic_0/P3_Gen_magic_0.VDD
= VDD divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.inverter_0.VDD
= VDD divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.inverter_1.VDD
= VDD divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.inverter_2.VDD
= VDD divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.inverter_3.VDD
= VDD divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.inverter_4.VDD
= VDD divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.VDD
= VDD divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_0.VDD
= VDD divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.VDD
= VDD divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.VDD
= VDD divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.VDD
= VDD divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.VDD
= VDD divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.VDD
= VDD divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.VDD
= VDD divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.VDD
= VDD divider_top_3.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_5.VDD
= VDD divider_top_3.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_4.VDD
= VDD divider_top_3.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_0.VDD
= VDD divider_top_3.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_3.VDD
= VDD divider_top_3.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_2.VDD
= VDD divider_top_3.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_1.VDD
= VDD divider_top_3.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_0.VDD
= VDD divider_top_3.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_6.VDD
= VDD divider_top_3.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.VDD
= VDD divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_1.inverter_2_0.VDD
= VDD divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VDD
= VDD divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_1.VDD
= VDD divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_0.inverter_2_0.VDD
= VDD divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VDD
= VDD divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_0.VDD
= VDD divider_top_3.divider_magic_0/P2_Gen_magic_0.VDD
= VDD divider_top_3.3AND_MAGIC_2.VDD
= VDD divider_top_3.3AND_MAGIC_1.VDD
= VDD divider_top_3.OR_MAGIC_0.VDD
= VDD divider_top_3.AND_1_1.NAND_MAGIC_1_0.VDD
= VDD divider_top_3.AND_1_1.inverter_2_0.VDD
= VDD divider_top_3.AND_1_1.VDD
= VDD divider_top_3.AND_1_0.NAND_MAGIC_1_0.VDD
= VDD divider_top_3.AND_1_0.inverter_2_0.VDD
= VDD divider_top_3.AND_1_0.VDD
= VDD divider_top_3.MUX_1_2.inverter_1_0.VDD
= VDD divider_top_3.MUX_1_2.OR_MAGIC_0.VDD
= VDD divider_top_3.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.VDD
= VDD divider_top_3.MUX_1_2.AND_1_0.inverter_2_0.VDD
= VDD divider_top_3.MUX_1_2.AND_1_0.VDD
= VDD divider_top_3.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.VDD
= VDD divider_top_3.MUX_1_2.AND_1_1.inverter_2_0.VDD
= VDD divider_top_3.MUX_1_2.AND_1_1.VDD
= VDD divider_top_3.MUX_1_2.VDD
= VDD divider_top_3.DivideBy2_magic_1.inverter_3.VDD
= VDD divider_top_3.DivideBy2_magic_1.TG_MAGIC_2.inverter_0.VDD
= VDD divider_top_3.DivideBy2_magic_1.TG_MAGIC_2.VDD
= VDD divider_top_3.DivideBy2_magic_1.inverter_0.VDD
= VDD divider_top_3.DivideBy2_magic_1.inverter_1.VDD
= VDD divider_top_3.DivideBy2_magic_1.TG_MAGIC_0.inverter_0.VDD
= VDD divider_top_3.DivideBy2_magic_1.TG_MAGIC_0.VDD
= VDD divider_top_3.DivideBy2_magic_1.inverter_4.VDD
= VDD divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.inverter_0.VDD
= VDD divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.VDD
= VDD divider_top_3.DivideBy2_magic_1.inverter_2.VDD
= VDD divider_top_3.DivideBy2_magic_1.TG_MAGIC_1.inverter_0.VDD
= VDD divider_top_3.DivideBy2_magic_1.TG_MAGIC_1.VDD
= VDD divider_top_3.DivideBy2_magic_1.VDD
= VDD divider_top_3.3_INPUT_NOR_MAG_0.VDD
= VDD divider_top_3.NOR_MAGIC_1.VDD
= VDD divider_top_3.NOR_MAGIC_0.VDD
= VDD divider_top_3.3AND_MAGIC_0.VDD
= VDD divider_top_3.OR_MAGIC_1.VDD
= VDD divider_top_3.MUX_1_1.inverter_1_0.VDD
= VDD divider_top_3.MUX_1_1.OR_MAGIC_0.VDD
= VDD divider_top_3.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.VDD
= VDD divider_top_3.MUX_1_1.AND_1_0.inverter_2_0.VDD
= VDD divider_top_3.MUX_1_1.AND_1_0.VDD
= VDD divider_top_3.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.VDD
= VDD divider_top_3.MUX_1_1.AND_1_1.inverter_2_0.VDD
= VDD divider_top_3.MUX_1_1.AND_1_1.VDD
= VDD divider_top_3.MUX_1_1.VDD
= VDD divider_top_3.MUX_1_0.inverter_1_0.VDD
= VDD divider_top_3.MUX_1_0.OR_MAGIC_0.VDD
= VDD divider_top_3.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.VDD
= VDD divider_top_3.MUX_1_0.AND_1_0.inverter_2_0.VDD
= VDD divider_top_3.MUX_1_0.AND_1_0.VDD
= VDD divider_top_3.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.VDD
= VDD divider_top_3.MUX_1_0.AND_1_1.inverter_2_0.VDD
= VDD divider_top_3.MUX_1_0.AND_1_1.VDD
= VDD divider_top_3.MUX_1_0.VDD
= VDD divider_top_3.DivideBy2_magic_0.inverter_3.VDD
= VDD divider_top_3.DivideBy2_magic_0.TG_MAGIC_2.inverter_0.VDD
= VDD divider_top_3.DivideBy2_magic_0.TG_MAGIC_2.VDD
= VDD divider_top_3.DivideBy2_magic_0.inverter_0.VDD
= VDD divider_top_3.DivideBy2_magic_0.inverter_1.VDD
= VDD divider_top_3.DivideBy2_magic_0.TG_MAGIC_0.inverter_0.VDD
= VDD divider_top_3.DivideBy2_magic_0.TG_MAGIC_0.VDD
= VDD divider_top_3.DivideBy2_magic_0.inverter_4.VDD
= VDD divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.inverter_0.VDD
= VDD divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.VDD
= VDD divider_top_3.DivideBy2_magic_0.inverter_2.VDD
= VDD divider_top_3.DivideBy2_magic_0.TG_MAGIC_1.inverter_0.VDD
= VDD divider_top_3.DivideBy2_magic_0.TG_MAGIC_1.VDD
= VDD divider_top_3.DivideBy2_magic_0.VDD
= VDD divider_top_3.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_0.TSPC_MAGIC_1_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.inverter_1_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.OR_MAGIC_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.inverter_2_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.inverter_2_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.inverter_1_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.OR_MAGIC_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.inverter_2_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.inverter_2_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.inverter_1_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.OR_MAGIC_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.inverter_2_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.inverter_2_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_1.TSPC_MAGIC_1_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.inverter_1_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.OR_MAGIC_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.inverter_2_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.inverter_2_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.inverter_1_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.OR_MAGIC_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.inverter_2_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.inverter_2_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.inverter_1_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.OR_MAGIC_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.inverter_2_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.inverter_2_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_1.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_2.TSPC_MAGIC_1_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.inverter_1_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.OR_MAGIC_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.inverter_2_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.inverter_2_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.inverter_1_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.OR_MAGIC_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.inverter_2_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.inverter_2_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.inverter_1_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.OR_MAGIC_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.inverter_2_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.inverter_2_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_2.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_3.TSPC_MAGIC_1_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.inverter_1_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.OR_MAGIC_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.inverter_2_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.inverter_2_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.inverter_1_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.OR_MAGIC_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.inverter_2_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.inverter_2_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.inverter_1_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.OR_MAGIC_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.inverter_2_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.inverter_2_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_3.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_4.TSPC_MAGIC_1_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.inverter_1_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.OR_MAGIC_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.inverter_2_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.inverter_2_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.inverter_1_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.OR_MAGIC_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.inverter_2_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.inverter_2_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.inverter_1_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.OR_MAGIC_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.inverter_2_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.inverter_2_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_4.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_5.TSPC_MAGIC_1_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.inverter_1_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.OR_MAGIC_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.inverter_2_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.inverter_2_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.inverter_1_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.OR_MAGIC_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.inverter_2_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.inverter_2_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.inverter_1_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.OR_MAGIC_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.inverter_2_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.inverter_2_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_5.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_6.TSPC_MAGIC_1_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.inverter_1_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.OR_MAGIC_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.inverter_2_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.inverter_2_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.inverter_1_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.OR_MAGIC_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.inverter_2_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.inverter_2_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.inverter_1_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.OR_MAGIC_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.inverter_2_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.inverter_2_0.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.VDD
= VDD divider_top_1.7b_counter_new_0.mod_dff_magic_6.VDD
= VDD divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.inverter_0.VDD
= VDD divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.inverter_1.VDD
= VDD divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.inverter_2.VDD
= VDD divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.inverter_3.VDD
= VDD divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.inverter_4.VDD
= VDD divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.VDD
= VDD divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_0.VDD
= VDD divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.VDD
= VDD divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.VDD
= VDD divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.VDD
= VDD divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.VDD
= VDD divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.VDD
= VDD divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.VDD
= VDD divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.VDD
= VDD divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.NAND_MAGIC_0.VDD
= VDD divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.VDD
= VDD divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.3AND_MAGIC_0.VDD
= VDD divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.NOR_MAGIC_0.VDD
= VDD divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.NOR_MAGIC_1.VDD
= VDD divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.3_INPUT_NOR_MAG_0.VDD
= VDD divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.VDD
= VDD divider_top_1.7b_counter_new_0.VDD
= VDD divider_top_1.DFF_MAG_0.inverter_0.VDD
= VDD divider_top_1.DFF_MAG_0.inverter_1.VDD
= VDD divider_top_1.DFF_MAG_0.inverter_2.VDD
= VDD divider_top_1.DFF_MAG_0.inverter_3.VDD
= VDD divider_top_1.DFF_MAG_0.inverter_4.VDD
= VDD divider_top_1.DFF_MAG_0.TG_MAGIC_0.inverter_0.VDD
= VDD divider_top_1.DFF_MAG_0.TG_MAGIC_0.VDD
= VDD divider_top_1.DFF_MAG_0.TG_MAGIC_1.inverter_0.VDD
= VDD divider_top_1.DFF_MAG_0.TG_MAGIC_1.VDD
= VDD divider_top_1.DFF_MAG_0.TG_MAGIC_2.inverter_0.VDD
= VDD divider_top_1.DFF_MAG_0.TG_MAGIC_2.VDD
= VDD divider_top_1.DFF_MAG_0.TG_MAGIC_3.inverter_0.VDD
= VDD divider_top_1.DFF_MAG_0.TG_MAGIC_3.VDD
= VDD divider_top_1.DFF_MAG_0.VDD
= VDD divider_top_1.divider_magic_0/P3_Gen_magic_0.inverter_0.VDD
= VDD divider_top_1.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_5.VDD
= VDD divider_top_1.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_4.VDD
= VDD divider_top_1.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_0.VDD
= VDD divider_top_1.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_3.VDD
= VDD divider_top_1.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_2.VDD
= VDD divider_top_1.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_1.VDD
= VDD divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.inverter_0.VDD
= VDD divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.inverter_1.VDD
= VDD divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.inverter_2.VDD
= VDD divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.inverter_3.VDD
= VDD divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.inverter_4.VDD
= VDD divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_0.inverter_0.VDD
= VDD divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_0.VDD
= VDD divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.inverter_0.VDD
= VDD divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.VDD
= VDD divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.inverter_0.VDD
= VDD divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.VDD
= VDD divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.inverter_0.VDD
= VDD divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.VDD
= VDD divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.VDD
= VDD divider_top_1.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_0.VDD
= VDD divider_top_1.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_6.VDD
= VDD divider_top_1.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.VDD
= VDD divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_1.inverter_2_0.VDD
= VDD divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VDD
= VDD divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_1.VDD
= VDD divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_0.inverter_2_0.VDD
= VDD divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VDD
= VDD divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_0.VDD
= VDD divider_top_1.divider_magic_0/P3_Gen_magic_0.VDD
= VDD divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.inverter_0.VDD
= VDD divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.inverter_1.VDD
= VDD divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.inverter_2.VDD
= VDD divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.inverter_3.VDD
= VDD divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.inverter_4.VDD
= VDD divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.VDD
= VDD divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_0.VDD
= VDD divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.VDD
= VDD divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.VDD
= VDD divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.VDD
= VDD divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.VDD
= VDD divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.VDD
= VDD divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.VDD
= VDD divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.VDD
= VDD divider_top_1.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_5.VDD
= VDD divider_top_1.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_4.VDD
= VDD divider_top_1.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_0.VDD
= VDD divider_top_1.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_3.VDD
= VDD divider_top_1.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_2.VDD
= VDD divider_top_1.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_1.VDD
= VDD divider_top_1.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_0.VDD
= VDD divider_top_1.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_6.VDD
= VDD divider_top_1.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.VDD
= VDD divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_1.inverter_2_0.VDD
= VDD divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VDD
= VDD divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_1.VDD
= VDD divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_0.inverter_2_0.VDD
= VDD divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VDD
= VDD divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_0.VDD
= VDD divider_top_1.divider_magic_0/P2_Gen_magic_0.VDD
= VDD divider_top_1.3AND_MAGIC_2.VDD
= VDD divider_top_1.3AND_MAGIC_1.VDD
= VDD divider_top_1.OR_MAGIC_0.VDD
= VDD divider_top_1.AND_1_1.NAND_MAGIC_1_0.VDD
= VDD divider_top_1.AND_1_1.inverter_2_0.VDD
= VDD divider_top_1.AND_1_1.VDD
= VDD divider_top_1.AND_1_0.NAND_MAGIC_1_0.VDD
= VDD divider_top_1.AND_1_0.inverter_2_0.VDD
= VDD divider_top_1.AND_1_0.VDD
= VDD divider_top_1.MUX_1_2.inverter_1_0.VDD
= VDD divider_top_1.MUX_1_2.OR_MAGIC_0.VDD
= VDD divider_top_1.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.VDD
= VDD divider_top_1.MUX_1_2.AND_1_0.inverter_2_0.VDD
= VDD divider_top_1.MUX_1_2.AND_1_0.VDD
= VDD divider_top_1.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.VDD
= VDD divider_top_1.MUX_1_2.AND_1_1.inverter_2_0.VDD
= VDD divider_top_1.MUX_1_2.AND_1_1.VDD
= VDD divider_top_1.MUX_1_2.VDD
= VDD divider_top_1.DivideBy2_magic_1.inverter_3.VDD
= VDD divider_top_1.DivideBy2_magic_1.TG_MAGIC_2.inverter_0.VDD
= VDD divider_top_1.DivideBy2_magic_1.TG_MAGIC_2.VDD
= VDD divider_top_1.DivideBy2_magic_1.inverter_0.VDD
= VDD divider_top_1.DivideBy2_magic_1.inverter_1.VDD
= VDD divider_top_1.DivideBy2_magic_1.TG_MAGIC_0.inverter_0.VDD
= VDD divider_top_1.DivideBy2_magic_1.TG_MAGIC_0.VDD
= VDD divider_top_1.DivideBy2_magic_1.inverter_4.VDD
= VDD divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.inverter_0.VDD
= VDD divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.VDD
= VDD divider_top_1.DivideBy2_magic_1.inverter_2.VDD
= VDD divider_top_1.DivideBy2_magic_1.TG_MAGIC_1.inverter_0.VDD
= VDD divider_top_1.DivideBy2_magic_1.TG_MAGIC_1.VDD
= VDD divider_top_1.DivideBy2_magic_1.VDD
= VDD divider_top_1.3_INPUT_NOR_MAG_0.VDD
= VDD divider_top_1.NOR_MAGIC_1.VDD
= VDD divider_top_1.NOR_MAGIC_0.VDD
= VDD divider_top_1.3AND_MAGIC_0.VDD
= VDD divider_top_1.OR_MAGIC_1.VDD
= VDD divider_top_1.MUX_1_1.inverter_1_0.VDD
= VDD divider_top_1.MUX_1_1.OR_MAGIC_0.VDD
= VDD divider_top_1.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.VDD
= VDD divider_top_1.MUX_1_1.AND_1_0.inverter_2_0.VDD
= VDD divider_top_1.MUX_1_1.AND_1_0.VDD
= VDD divider_top_1.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.VDD
= VDD divider_top_1.MUX_1_1.AND_1_1.inverter_2_0.VDD
= VDD divider_top_1.MUX_1_1.AND_1_1.VDD
= VDD divider_top_1.MUX_1_1.VDD
= VDD divider_top_1.MUX_1_0.inverter_1_0.VDD
= VDD divider_top_1.MUX_1_0.OR_MAGIC_0.VDD
= VDD divider_top_1.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.VDD
= VDD divider_top_1.MUX_1_0.AND_1_0.inverter_2_0.VDD
= VDD divider_top_1.MUX_1_0.AND_1_0.VDD
= VDD divider_top_1.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.VDD
= VDD divider_top_1.MUX_1_0.AND_1_1.inverter_2_0.VDD
= VDD divider_top_1.MUX_1_0.AND_1_1.VDD
= VDD divider_top_1.MUX_1_0.VDD
= VDD divider_top_1.DivideBy2_magic_0.inverter_3.VDD
= VDD divider_top_1.DivideBy2_magic_0.TG_MAGIC_2.inverter_0.VDD
= VDD divider_top_1.DivideBy2_magic_0.TG_MAGIC_2.VDD
= VDD divider_top_1.DivideBy2_magic_0.inverter_0.VDD
= VDD divider_top_1.DivideBy2_magic_0.inverter_1.VDD
= VDD divider_top_1.DivideBy2_magic_0.TG_MAGIC_0.inverter_0.VDD
= VDD divider_top_1.DivideBy2_magic_0.TG_MAGIC_0.VDD
= VDD divider_top_1.DivideBy2_magic_0.inverter_4.VDD
= VDD divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.inverter_0.VDD
= VDD divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.VDD
= VDD divider_top_1.DivideBy2_magic_0.inverter_2.VDD
= VDD divider_top_1.DivideBy2_magic_0.TG_MAGIC_1.inverter_0.VDD
= VDD divider_top_1.DivideBy2_magic_0.TG_MAGIC_1.VDD
= VDD divider_top_1.DivideBy2_magic_0.VDD
= VDD divider_top_1.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_0.TSPC_MAGIC_1_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.inverter_1_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.OR_MAGIC_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.inverter_2_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.inverter_2_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.inverter_1_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.OR_MAGIC_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.inverter_2_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.inverter_2_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.inverter_1_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.OR_MAGIC_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.inverter_2_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.inverter_2_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_1.TSPC_MAGIC_1_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.inverter_1_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.OR_MAGIC_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.inverter_2_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.inverter_2_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.inverter_1_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.OR_MAGIC_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.inverter_2_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.inverter_2_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.inverter_1_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.OR_MAGIC_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.inverter_2_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.inverter_2_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_1.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_2.TSPC_MAGIC_1_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.inverter_1_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.OR_MAGIC_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.inverter_2_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.inverter_2_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.inverter_1_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.OR_MAGIC_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.inverter_2_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.inverter_2_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.inverter_1_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.OR_MAGIC_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.inverter_2_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.inverter_2_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_2.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_3.TSPC_MAGIC_1_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.inverter_1_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.OR_MAGIC_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.inverter_2_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.inverter_2_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.inverter_1_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.OR_MAGIC_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.inverter_2_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.inverter_2_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.inverter_1_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.OR_MAGIC_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.inverter_2_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.inverter_2_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_3.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_4.TSPC_MAGIC_1_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.inverter_1_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.OR_MAGIC_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.inverter_2_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.inverter_2_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.inverter_1_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.OR_MAGIC_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.inverter_2_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.inverter_2_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.inverter_1_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.OR_MAGIC_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.inverter_2_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.inverter_2_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_4.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_5.TSPC_MAGIC_1_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.inverter_1_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.OR_MAGIC_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.inverter_2_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.inverter_2_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.inverter_1_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.OR_MAGIC_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.inverter_2_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.inverter_2_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.inverter_1_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.OR_MAGIC_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.inverter_2_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.inverter_2_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_5.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_6.TSPC_MAGIC_1_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.inverter_1_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.OR_MAGIC_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.inverter_2_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.inverter_2_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.inverter_1_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.OR_MAGIC_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.inverter_2_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.inverter_2_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.inverter_1_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.OR_MAGIC_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.inverter_2_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.inverter_2_0.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.VDD
= VDD divider_top_0.7b_counter_new_0.mod_dff_magic_6.VDD
= VDD divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.inverter_0.VDD
= VDD divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.inverter_1.VDD
= VDD divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.inverter_2.VDD
= VDD divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.inverter_3.VDD
= VDD divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.inverter_4.VDD
= VDD divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.VDD
= VDD divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_0.VDD
= VDD divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.VDD
= VDD divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.VDD
= VDD divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.VDD
= VDD divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.VDD
= VDD divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.VDD
= VDD divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.VDD
= VDD divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.VDD
= VDD divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.NAND_MAGIC_0.VDD
= VDD divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.VDD
= VDD divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.3AND_MAGIC_0.VDD
= VDD divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.NOR_MAGIC_0.VDD
= VDD divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.NOR_MAGIC_1.VDD
= VDD divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.3_INPUT_NOR_MAG_0.VDD
= VDD divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.VDD
= VDD divider_top_0.7b_counter_new_0.VDD
= VDD divider_top_0.DFF_MAG_0.inverter_0.VDD
= VDD divider_top_0.DFF_MAG_0.inverter_1.VDD
= VDD divider_top_0.DFF_MAG_0.inverter_2.VDD
= VDD divider_top_0.DFF_MAG_0.inverter_3.VDD
= VDD divider_top_0.DFF_MAG_0.inverter_4.VDD
= VDD divider_top_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.VDD
= VDD divider_top_0.DFF_MAG_0.TG_MAGIC_0.VDD
= VDD divider_top_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.VDD
= VDD divider_top_0.DFF_MAG_0.TG_MAGIC_1.VDD
= VDD divider_top_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.VDD
= VDD divider_top_0.DFF_MAG_0.TG_MAGIC_2.VDD
= VDD divider_top_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.VDD
= VDD divider_top_0.DFF_MAG_0.TG_MAGIC_3.VDD
= VDD divider_top_0.DFF_MAG_0.VDD
= VDD divider_top_0.divider_magic_0/P3_Gen_magic_0.inverter_0.VDD
= VDD divider_top_0.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_5.VDD
= VDD divider_top_0.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_4.VDD
= VDD divider_top_0.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_0.VDD
= VDD divider_top_0.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_3.VDD
= VDD divider_top_0.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_2.VDD
= VDD divider_top_0.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_1.VDD
= VDD divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.inverter_0.VDD
= VDD divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.inverter_1.VDD
= VDD divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.inverter_2.VDD
= VDD divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.inverter_3.VDD
= VDD divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.inverter_4.VDD
= VDD divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_0.inverter_0.VDD
= VDD divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_0.VDD
= VDD divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.inverter_0.VDD
= VDD divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.VDD
= VDD divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.inverter_0.VDD
= VDD divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.VDD
= VDD divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.inverter_0.VDD
= VDD divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.VDD
= VDD divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.VDD
= VDD divider_top_0.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_0.VDD
= VDD divider_top_0.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_6.VDD
= VDD divider_top_0.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.VDD
= VDD divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_1.inverter_2_0.VDD
= VDD divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VDD
= VDD divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_1.VDD
= VDD divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_0.inverter_2_0.VDD
= VDD divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VDD
= VDD divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_0.VDD
= VDD divider_top_0.divider_magic_0/P3_Gen_magic_0.VDD
= VDD divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.inverter_0.VDD
= VDD divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.inverter_1.VDD
= VDD divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.inverter_2.VDD
= VDD divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.inverter_3.VDD
= VDD divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.inverter_4.VDD
= VDD divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.VDD
= VDD divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_0.VDD
= VDD divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.VDD
= VDD divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.VDD
= VDD divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.VDD
= VDD divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.VDD
= VDD divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.VDD
= VDD divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.VDD
= VDD divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.VDD
= VDD divider_top_0.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_5.VDD
= VDD divider_top_0.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_4.VDD
= VDD divider_top_0.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_0.VDD
= VDD divider_top_0.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_3.VDD
= VDD divider_top_0.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_2.VDD
= VDD divider_top_0.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_1.VDD
= VDD divider_top_0.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_0.VDD
= VDD divider_top_0.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_6.VDD
= VDD divider_top_0.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.VDD
= VDD divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_1.inverter_2_0.VDD
= VDD divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VDD
= VDD divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_1.VDD
= VDD divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_0.inverter_2_0.VDD
= VDD divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VDD
= VDD divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_0.VDD
= VDD divider_top_0.divider_magic_0/P2_Gen_magic_0.VDD
= VDD divider_top_0.3AND_MAGIC_2.VDD
= VDD divider_top_0.3AND_MAGIC_1.VDD
= VDD divider_top_0.OR_MAGIC_0.VDD
= VDD divider_top_0.AND_1_1.NAND_MAGIC_1_0.VDD
= VDD divider_top_0.AND_1_1.inverter_2_0.VDD
= VDD divider_top_0.AND_1_1.VDD
= VDD divider_top_0.AND_1_0.NAND_MAGIC_1_0.VDD
= VDD divider_top_0.AND_1_0.inverter_2_0.VDD
= VDD divider_top_0.AND_1_0.VDD
= VDD divider_top_0.MUX_1_2.inverter_1_0.VDD
= VDD divider_top_0.MUX_1_2.OR_MAGIC_0.VDD
= VDD divider_top_0.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.VDD
= VDD divider_top_0.MUX_1_2.AND_1_0.inverter_2_0.VDD
= VDD divider_top_0.MUX_1_2.AND_1_0.VDD
= VDD divider_top_0.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.VDD
= VDD divider_top_0.MUX_1_2.AND_1_1.inverter_2_0.VDD
= VDD divider_top_0.MUX_1_2.AND_1_1.VDD
= VDD divider_top_0.MUX_1_2.VDD
= VDD divider_top_0.DivideBy2_magic_1.inverter_3.VDD
= VDD divider_top_0.DivideBy2_magic_1.TG_MAGIC_2.inverter_0.VDD
= VDD divider_top_0.DivideBy2_magic_1.TG_MAGIC_2.VDD
= VDD divider_top_0.DivideBy2_magic_1.inverter_0.VDD
= VDD divider_top_0.DivideBy2_magic_1.inverter_1.VDD
= VDD divider_top_0.DivideBy2_magic_1.TG_MAGIC_0.inverter_0.VDD
= VDD divider_top_0.DivideBy2_magic_1.TG_MAGIC_0.VDD
= VDD divider_top_0.DivideBy2_magic_1.inverter_4.VDD
= VDD divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.inverter_0.VDD
= VDD divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.VDD
= VDD divider_top_0.DivideBy2_magic_1.inverter_2.VDD
= VDD divider_top_0.DivideBy2_magic_1.TG_MAGIC_1.inverter_0.VDD
= VDD divider_top_0.DivideBy2_magic_1.TG_MAGIC_1.VDD
= VDD divider_top_0.DivideBy2_magic_1.VDD
= VDD divider_top_0.3_INPUT_NOR_MAG_0.VDD
= VDD divider_top_0.NOR_MAGIC_1.VDD
= VDD divider_top_0.NOR_MAGIC_0.VDD
= VDD divider_top_0.3AND_MAGIC_0.VDD
= VDD divider_top_0.OR_MAGIC_1.VDD
= VDD divider_top_0.MUX_1_1.inverter_1_0.VDD
= VDD divider_top_0.MUX_1_1.OR_MAGIC_0.VDD
= VDD divider_top_0.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.VDD
= VDD divider_top_0.MUX_1_1.AND_1_0.inverter_2_0.VDD
= VDD divider_top_0.MUX_1_1.AND_1_0.VDD
= VDD divider_top_0.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.VDD
= VDD divider_top_0.MUX_1_1.AND_1_1.inverter_2_0.VDD
= VDD divider_top_0.MUX_1_1.AND_1_1.VDD
= VDD divider_top_0.MUX_1_1.VDD
= VDD divider_top_0.MUX_1_0.inverter_1_0.VDD
= VDD divider_top_0.MUX_1_0.OR_MAGIC_0.VDD
= VDD divider_top_0.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.VDD
= VDD divider_top_0.MUX_1_0.AND_1_0.inverter_2_0.VDD
= VDD divider_top_0.MUX_1_0.AND_1_0.VDD
= VDD divider_top_0.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.VDD
= VDD divider_top_0.MUX_1_0.AND_1_1.inverter_2_0.VDD
= VDD divider_top_0.MUX_1_0.AND_1_1.VDD
= VDD divider_top_0.MUX_1_0.VDD
= VDD divider_top_0.DivideBy2_magic_0.inverter_3.VDD
= VDD divider_top_0.DivideBy2_magic_0.TG_MAGIC_2.inverter_0.VDD
= VDD divider_top_0.DivideBy2_magic_0.TG_MAGIC_2.VDD
= VDD divider_top_0.DivideBy2_magic_0.inverter_0.VDD
= VDD divider_top_0.DivideBy2_magic_0.inverter_1.VDD
= VDD divider_top_0.DivideBy2_magic_0.TG_MAGIC_0.inverter_0.VDD
= VDD divider_top_0.DivideBy2_magic_0.TG_MAGIC_0.VDD
= VDD divider_top_0.DivideBy2_magic_0.inverter_4.VDD
= VDD divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.inverter_0.VDD
= VDD divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.VDD
= VDD divider_top_0.DivideBy2_magic_0.inverter_2.VDD
= VDD divider_top_0.DivideBy2_magic_0.TG_MAGIC_1.inverter_0.VDD
= VDD divider_top_0.DivideBy2_magic_0.TG_MAGIC_1.VDD
= VDD divider_top_0.DivideBy2_magic_0.VDD
= VDD divider_top_0.VDD
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_0.TSPC_MAGIC_1_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.inverter_1_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.OR_MAGIC_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.inverter_2_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.inverter_2_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.inverter_1_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.OR_MAGIC_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.B
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.inverter_2_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.B
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.inverter_2_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.IN2
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.inverter_1_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.OR_MAGIC_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.B
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.inverter_2_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.B
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.inverter_2_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.IN2
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_0.DATA
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_1.TSPC_MAGIC_1_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.inverter_1_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.OR_MAGIC_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.inverter_2_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.inverter_2_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.inverter_1_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.OR_MAGIC_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.inverter_2_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.inverter_2_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.inverter_1_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.OR_MAGIC_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.inverter_2_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.inverter_2_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_1.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_2.TSPC_MAGIC_1_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.inverter_1_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.OR_MAGIC_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.inverter_2_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.inverter_2_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.inverter_1_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.OR_MAGIC_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.inverter_2_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.inverter_2_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.inverter_1_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.OR_MAGIC_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.inverter_2_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.inverter_2_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_2.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_3.TSPC_MAGIC_1_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.inverter_1_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.OR_MAGIC_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.inverter_2_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.inverter_2_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.inverter_1_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.OR_MAGIC_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.inverter_2_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.inverter_2_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.inverter_1_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.OR_MAGIC_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.inverter_2_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.inverter_2_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_3.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_4.TSPC_MAGIC_1_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.inverter_1_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.OR_MAGIC_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.inverter_2_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.inverter_2_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.inverter_1_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.OR_MAGIC_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.inverter_2_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.inverter_2_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.inverter_1_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.OR_MAGIC_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.inverter_2_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.inverter_2_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_4.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_5.TSPC_MAGIC_1_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.inverter_1_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.OR_MAGIC_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.inverter_2_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.inverter_2_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.inverter_1_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.OR_MAGIC_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.B
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.inverter_2_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.B
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.inverter_2_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.IN2
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.inverter_1_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.OR_MAGIC_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.B
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.inverter_2_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.B
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.inverter_2_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.IN2
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_5.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_5.DATA
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_6.TSPC_MAGIC_1_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.inverter_1_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.OR_MAGIC_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.inverter_2_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.inverter_2_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.inverter_1_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.OR_MAGIC_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.B
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.inverter_2_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.B
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.inverter_2_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.IN2
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.inverter_1_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.OR_MAGIC_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.B
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.inverter_2_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.B
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.inverter_2_0.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.IN2
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_6.VSS
= VSS divider_top_2.7b_counter_new_0.mod_dff_magic_6.DATA
= VSS divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.inverter_0.VSS
= VSS divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.inverter_1.VSS
= VSS divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.inverter_2.VSS
= VSS divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.inverter_3.VSS
= VSS divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.inverter_4.VSS
= VSS divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.VSS
= VSS divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_0.VSS
= VSS divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.VSS
= VSS divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.VSS
= VSS divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.VSS
= VSS divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.VSS
= VSS divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.VSS
= VSS divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.VSS
= VSS divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.VSS
= VSS divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.NAND_MAGIC_0.VSS
= VSS divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.VSS
= VSS divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.3AND_MAGIC_0.VSS
= VSS divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.NOR_MAGIC_0.VSS
= VSS divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.NOR_MAGIC_1.VSS
= VSS divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.3_INPUT_NOR_MAG_0.VSS
= VSS divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.VSS
= VSS divider_top_2.7b_counter_new_0.D2_7
= VSS divider_top_2.7b_counter_new_0.D2_6
= VSS divider_top_2.7b_counter_new_0.D2_5
= VSS divider_top_2.7b_counter_new_0.VSS
= VSS divider_top_2.DFF_MAG_0.inverter_0.VSS
= VSS divider_top_2.DFF_MAG_0.inverter_1.VSS
= VSS divider_top_2.DFF_MAG_0.inverter_2.VSS
= VSS divider_top_2.DFF_MAG_0.inverter_3.VSS
= VSS divider_top_2.DFF_MAG_0.inverter_4.VSS
= VSS divider_top_2.DFF_MAG_0.TG_MAGIC_0.inverter_0.VSS
= VSS divider_top_2.DFF_MAG_0.TG_MAGIC_0.VSS
= VSS divider_top_2.DFF_MAG_0.TG_MAGIC_1.inverter_0.VSS
= VSS divider_top_2.DFF_MAG_0.TG_MAGIC_1.VSS
= VSS divider_top_2.DFF_MAG_0.TG_MAGIC_2.inverter_0.VSS
= VSS divider_top_2.DFF_MAG_0.TG_MAGIC_2.VSS
= VSS divider_top_2.DFF_MAG_0.TG_MAGIC_3.inverter_0.VSS
= VSS divider_top_2.DFF_MAG_0.TG_MAGIC_3.VSS
= VSS divider_top_2.DFF_MAG_0.VSS
= VSS divider_top_2.divider_magic_0/P3_Gen_magic_0.inverter_0.VSS
= VSS divider_top_2.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_5.VSS
= VSS divider_top_2.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_4.VSS
= VSS divider_top_2.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_4.B
= VSS divider_top_2.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_0.VSS
= VSS divider_top_2.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_0.B
= VSS divider_top_2.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_3.VSS
= VSS divider_top_2.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_3.B
= VSS divider_top_2.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_2.VSS
= VSS divider_top_2.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_1.VSS
= VSS divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.inverter_0.VSS
= VSS divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.inverter_1.VSS
= VSS divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.inverter_2.VSS
= VSS divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.inverter_3.VSS
= VSS divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.inverter_4.VSS
= VSS divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_0.inverter_0.VSS
= VSS divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_0.VSS
= VSS divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.inverter_0.VSS
= VSS divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.VSS
= VSS divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.inverter_0.VSS
= VSS divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.VSS
= VSS divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.inverter_0.VSS
= VSS divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.VSS
= VSS divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.VSS
= VSS divider_top_2.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_0.VSS
= VSS divider_top_2.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_6.VSS
= VSS divider_top_2.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.VSS
= VSS divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_1.inverter_2_0.VSS
= VSS divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VSS
= VSS divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_1.VSS
= VSS divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_0.inverter_2_0.VSS
= VSS divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VSS
= VSS divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_0.VSS
= VSS divider_top_2.divider_magic_0/P3_Gen_magic_0.VSS
= VSS divider_top_2.divider_magic_0/P3_Gen_magic_0.D2_7
= VSS divider_top_2.divider_magic_0/P3_Gen_magic_0.D2_6
= VSS divider_top_2.divider_magic_0/P3_Gen_magic_0.D2_5
= VSS divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.inverter_0.VSS
= VSS divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.inverter_1.VSS
= VSS divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.inverter_2.VSS
= VSS divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.inverter_3.VSS
= VSS divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.inverter_4.VSS
= VSS divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.VSS
= VSS divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_0.VSS
= VSS divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.VSS
= VSS divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.VSS
= VSS divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.VSS
= VSS divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.VSS
= VSS divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.VSS
= VSS divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.VSS
= VSS divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.VSS
= VSS divider_top_2.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_5.VSS
= VSS divider_top_2.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_4.VSS
= VSS divider_top_2.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_4.B
= VSS divider_top_2.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_0.VSS
= VSS divider_top_2.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_0.B
= VSS divider_top_2.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_3.VSS
= VSS divider_top_2.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_3.B
= VSS divider_top_2.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_2.VSS
= VSS divider_top_2.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_1.VSS
= VSS divider_top_2.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_0.VSS
= VSS divider_top_2.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_6.VSS
= VSS divider_top_2.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.VSS
= VSS divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_1.inverter_2_0.VSS
= VSS divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VSS
= VSS divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_1.VSS
= VSS divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_0.inverter_2_0.VSS
= VSS divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VSS
= VSS divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_0.VSS
= VSS divider_top_2.divider_magic_0/P2_Gen_magic_0.VSS
= VSS divider_top_2.divider_magic_0/P2_Gen_magic_0.D2_7
= VSS divider_top_2.divider_magic_0/P2_Gen_magic_0.D2_6
= VSS divider_top_2.divider_magic_0/P2_Gen_magic_0.D2_5
= VSS divider_top_2.3AND_MAGIC_2.VSS
= VSS divider_top_2.3AND_MAGIC_1.VSS
= VSS divider_top_2.OR_MAGIC_0.VSS
= VSS divider_top_2.AND_1_1.NAND_MAGIC_1_0.VSS
= VSS divider_top_2.AND_1_1.NAND_MAGIC_1_0.B
= VSS divider_top_2.AND_1_1.inverter_2_0.VSS
= VSS divider_top_2.AND_1_1.VSS
= VSS divider_top_2.AND_1_1.B
= VSS divider_top_2.AND_1_0.NAND_MAGIC_1_0.VSS
= VSS divider_top_2.AND_1_0.NAND_MAGIC_1_0.B
= VSS divider_top_2.AND_1_0.inverter_2_0.VSS
= VSS divider_top_2.AND_1_0.VSS
= VSS divider_top_2.AND_1_0.B
= VSS divider_top_2.AND_1_0.A
= VSS divider_top_2.MUX_1_2.inverter_1_0.VSS
= VSS divider_top_2.MUX_1_2.OR_MAGIC_0.VSS
= VSS divider_top_2.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.VSS
= VSS divider_top_2.MUX_1_2.AND_1_0.inverter_2_0.VSS
= VSS divider_top_2.MUX_1_2.AND_1_0.VSS
= VSS divider_top_2.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.VSS
= VSS divider_top_2.MUX_1_2.AND_1_1.inverter_2_0.VSS
= VSS divider_top_2.MUX_1_2.AND_1_1.VSS
= VSS divider_top_2.MUX_1_2.VSS
= VSS divider_top_2.DivideBy2_magic_1.inverter_3.VSS
= VSS divider_top_2.DivideBy2_magic_1.TG_MAGIC_2.inverter_0.VSS
= VSS divider_top_2.DivideBy2_magic_1.TG_MAGIC_2.VSS
= VSS divider_top_2.DivideBy2_magic_1.inverter_0.VSS
= VSS divider_top_2.DivideBy2_magic_1.inverter_1.VSS
= VSS divider_top_2.DivideBy2_magic_1.TG_MAGIC_0.inverter_0.VSS
= VSS divider_top_2.DivideBy2_magic_1.TG_MAGIC_0.VSS
= VSS divider_top_2.DivideBy2_magic_1.inverter_4.VSS
= VSS divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.inverter_0.VSS
= VSS divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.VSS
= VSS divider_top_2.DivideBy2_magic_1.inverter_2.VSS
= VSS divider_top_2.DivideBy2_magic_1.TG_MAGIC_1.inverter_0.VSS
= VSS divider_top_2.DivideBy2_magic_1.TG_MAGIC_1.VSS
= VSS divider_top_2.DivideBy2_magic_1.VSS
= VSS divider_top_2.3_INPUT_NOR_MAG_0.VSS
= VSS divider_top_2.NOR_MAGIC_1.VSS
= VSS divider_top_2.NOR_MAGIC_1.B
= VSS divider_top_2.NOR_MAGIC_0.VSS
= VSS divider_top_2.NOR_MAGIC_0.B
= VSS divider_top_2.NOR_MAGIC_0.A
= VSS divider_top_2.3AND_MAGIC_0.VSS
= VSS divider_top_2.OR_MAGIC_1.VSS
= VSS divider_top_2.MUX_1_1.inverter_1_0.VSS
= VSS divider_top_2.MUX_1_1.OR_MAGIC_0.VSS
= VSS divider_top_2.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.VSS
= VSS divider_top_2.MUX_1_1.AND_1_0.inverter_2_0.VSS
= VSS divider_top_2.MUX_1_1.AND_1_0.VSS
= VSS divider_top_2.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.VSS
= VSS divider_top_2.MUX_1_1.AND_1_1.inverter_2_0.VSS
= VSS divider_top_2.MUX_1_1.AND_1_1.VSS
= VSS divider_top_2.MUX_1_1.VSS
= VSS divider_top_2.MUX_1_0.inverter_1_0.VSS
= VSS divider_top_2.MUX_1_0.OR_MAGIC_0.VSS
= VSS divider_top_2.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.VSS
= VSS divider_top_2.MUX_1_0.AND_1_0.inverter_2_0.VSS
= VSS divider_top_2.MUX_1_0.AND_1_0.VSS
= VSS divider_top_2.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.VSS
= VSS divider_top_2.MUX_1_0.AND_1_1.inverter_2_0.VSS
= VSS divider_top_2.MUX_1_0.AND_1_1.VSS
= VSS divider_top_2.MUX_1_0.VSS
= VSS divider_top_2.DivideBy2_magic_0.inverter_3.VSS
= VSS divider_top_2.DivideBy2_magic_0.TG_MAGIC_2.inverter_0.VSS
= VSS divider_top_2.DivideBy2_magic_0.TG_MAGIC_2.VSS
= VSS divider_top_2.DivideBy2_magic_0.inverter_0.VSS
= VSS divider_top_2.DivideBy2_magic_0.inverter_1.VSS
= VSS divider_top_2.DivideBy2_magic_0.TG_MAGIC_0.inverter_0.VSS
= VSS divider_top_2.DivideBy2_magic_0.TG_MAGIC_0.VSS
= VSS divider_top_2.DivideBy2_magic_0.inverter_4.VSS
= VSS divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.inverter_0.VSS
= VSS divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.VSS
= VSS divider_top_2.DivideBy2_magic_0.inverter_2.VSS
= VSS divider_top_2.DivideBy2_magic_0.TG_MAGIC_1.inverter_0.VSS
= VSS divider_top_2.DivideBy2_magic_0.TG_MAGIC_1.VSS
= VSS divider_top_2.DivideBy2_magic_0.VSS
= VSS divider_top_2.VSS
= VSS divider_top_2.D2_7
= VSS divider_top_2.D2_6
= VSS divider_top_2.D2_5
= VSS CP_0.VSS
= VSS VCO_0.DelayCell_1_0.VSS
= VSS VCO_0.DelayCell_1_1.VSS
= VSS VCO_0.INV_1_mag_0.VSS
= VSS VCO_0.INV_1_mag_1.VSS
= VSS VCO_0.INV_1_mag_2.VSS
= VSS VCO_0.INV_1_mag_3.VSS
= VSS VCO_0.INV_1_mag_4.VSS
= VSS VCO_0.INV_1_mag_5.VSS
= VSS VCO_0.Divide_By_2_magic_0.inverter_3.VSS
= VSS VCO_0.Divide_By_2_magic_0.TG_MAGIC_2.inverter_0.VSS
= VSS VCO_0.Divide_By_2_magic_0.TG_MAGIC_2.VSS
= VSS VCO_0.Divide_By_2_magic_0.inverter_0.VSS
= VSS VCO_0.Divide_By_2_magic_0.TG_MAGIC_0.inverter_0.VSS
= VSS VCO_0.Divide_By_2_magic_0.TG_MAGIC_0.VSS
= VSS VCO_0.Divide_By_2_magic_0.inverter_1.VSS
= VSS VCO_0.Divide_By_2_magic_0.inverter_5.VSS
= VSS VCO_0.Divide_By_2_magic_0.inverter_4.VSS
= VSS VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.inverter_0.VSS
= VSS VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.VSS
= VSS VCO_0.Divide_By_2_magic_0.inverter_2.VSS
= VSS VCO_0.Divide_By_2_magic_0.TG_MAGIC_1.inverter_0.VSS
= VSS VCO_0.Divide_By_2_magic_0.TG_MAGIC_1.VSS
= VSS VCO_0.Divide_By_2_magic_0.VSS
= VSS VCO_0.VSS
= VSS Tapered_Buffer_mag_4.VSS
= VSS ANALOG_MUX_MAG_5.TG_ANALOG_MUX_0.inverter_0.VSS
= VSS ANALOG_MUX_MAG_5.TG_ANALOG_MUX_0.VSS
= VSS ANALOG_MUX_MAG_5.TG_ANALOG_MUX_1.inverter_0.VSS
= VSS ANALOG_MUX_MAG_5.TG_ANALOG_MUX_1.VSS
= VSS ANALOG_MUX_MAG_5.inverter_0.VSS
= VSS ANALOG_MUX_MAG_5.VSS
= VSS mirror_mag_0.VSS
= VSS Tapered_Buffer_mag_5.VSS
= VSS Tapered_Buffer_mag_3.VSS
= VSS ANALOG_MUX_MAG_6.TG_ANALOG_MUX_0.inverter_0.VSS
= VSS ANALOG_MUX_MAG_6.TG_ANALOG_MUX_0.VSS
= VSS ANALOG_MUX_MAG_6.TG_ANALOG_MUX_1.inverter_0.VSS
= VSS ANALOG_MUX_MAG_6.TG_ANALOG_MUX_1.VSS
= VSS ANALOG_MUX_MAG_6.inverter_0.VSS
= VSS ANALOG_MUX_MAG_6.VSS
= VSS ANALOG_MUX_MAG_3.TG_ANALOG_MUX_0.inverter_0.VSS
= VSS ANALOG_MUX_MAG_3.TG_ANALOG_MUX_0.VSS
= VSS ANALOG_MUX_MAG_3.TG_ANALOG_MUX_1.inverter_0.VSS
= VSS ANALOG_MUX_MAG_3.TG_ANALOG_MUX_1.VSS
= VSS ANALOG_MUX_MAG_3.inverter_0.VSS
= VSS ANALOG_MUX_MAG_3.VSS
= VSS Tapered_Buffer_mag_6.VSS
= VSS Tapered_Buffer_mag_1.VSS
= VSS PFD_0.PFD_UP_0/PFD_INV_1.VSS
= VSS PFD_0.PFD_UP_0/PFD_INV_2.VSS
= VSS PFD_0.PFD_UP_0/PFD_INV_0.VSS
= VSS PFD_0.PFD_UP_1/PFD_INV_1.VSS
= VSS PFD_0.PFD_UP_1/PFD_INV_2.VSS
= VSS PFD_0.PFD_UP_1/PFD_INV_0.VSS
= VSS PFD_0.VSS
= VSS ANALOG_MUX_MAG_4.TG_ANALOG_MUX_0.inverter_0.VSS
= VSS ANALOG_MUX_MAG_4.TG_ANALOG_MUX_0.VSS
= VSS ANALOG_MUX_MAG_4.TG_ANALOG_MUX_1.inverter_0.VSS
= VSS ANALOG_MUX_MAG_4.TG_ANALOG_MUX_1.VSS
= VSS ANALOG_MUX_MAG_4.inverter_0.VSS
= VSS ANALOG_MUX_MAG_4.VSS
= VSS ANALOG_MUX_MAG_2.TG_ANALOG_MUX_0.inverter_0.VSS
= VSS ANALOG_MUX_MAG_2.TG_ANALOG_MUX_0.IN
= VSS ANALOG_MUX_MAG_2.TG_ANALOG_MUX_0.VSS
= VSS ANALOG_MUX_MAG_2.TG_ANALOG_MUX_1.inverter_0.VSS
= VSS ANALOG_MUX_MAG_2.TG_ANALOG_MUX_1.VSS
= VSS ANALOG_MUX_MAG_2.inverter_0.VSS
= VSS ANALOG_MUX_MAG_2.IN_2
= VSS ANALOG_MUX_MAG_2.VSS
= VSS ANALOG_MUX_MAG_1.TG_ANALOG_MUX_0.inverter_0.VSS
= VSS ANALOG_MUX_MAG_1.TG_ANALOG_MUX_0.VSS
= VSS ANALOG_MUX_MAG_1.TG_ANALOG_MUX_1.inverter_0.VSS
= VSS ANALOG_MUX_MAG_1.TG_ANALOG_MUX_1.VSS
= VSS ANALOG_MUX_MAG_1.inverter_0.VSS
= VSS ANALOG_MUX_MAG_1.VSS
= VSS ANALOG_MUX_MAG_0.TG_ANALOG_MUX_0.inverter_0.VSS
= VSS ANALOG_MUX_MAG_0.TG_ANALOG_MUX_0.VSS
= VSS ANALOG_MUX_MAG_0.TG_ANALOG_MUX_1.inverter_0.VSS
= VSS ANALOG_MUX_MAG_0.TG_ANALOG_MUX_1.VSS
= VSS ANALOG_MUX_MAG_0.inverter_0.VSS
= VSS ANALOG_MUX_MAG_0.VSS
= VSS Tapered_Buffer_mag_2.VSS
= VSS Tapered_Buffer_mag_0.VSS
= VSS Tapered_Buffer_mag_7.VSS
= VSS Tapered_Buffer_mag_8.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_0.TSPC_MAGIC_1_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.inverter_1_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.OR_MAGIC_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.inverter_2_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.inverter_2_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.inverter_1_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.OR_MAGIC_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.B
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.inverter_2_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.B
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.inverter_2_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.IN2
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.inverter_1_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.OR_MAGIC_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.B
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.inverter_2_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.B
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.inverter_2_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.IN2
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_0.DATA
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_1.TSPC_MAGIC_1_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.inverter_1_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.OR_MAGIC_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.inverter_2_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.inverter_2_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.inverter_1_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.OR_MAGIC_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.inverter_2_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.inverter_2_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.inverter_1_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.OR_MAGIC_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.inverter_2_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.inverter_2_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_1.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_2.TSPC_MAGIC_1_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.inverter_1_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.OR_MAGIC_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.inverter_2_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.inverter_2_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.inverter_1_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.OR_MAGIC_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.inverter_2_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.inverter_2_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.inverter_1_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.OR_MAGIC_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.inverter_2_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.inverter_2_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_2.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_3.TSPC_MAGIC_1_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.inverter_1_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.OR_MAGIC_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.inverter_2_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.inverter_2_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.inverter_1_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.OR_MAGIC_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.inverter_2_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.inverter_2_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.inverter_1_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.OR_MAGIC_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.inverter_2_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.inverter_2_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_3.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_4.TSPC_MAGIC_1_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.inverter_1_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.OR_MAGIC_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.inverter_2_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.inverter_2_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.inverter_1_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.OR_MAGIC_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.inverter_2_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.inverter_2_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.inverter_1_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.OR_MAGIC_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.inverter_2_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.inverter_2_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_4.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_5.TSPC_MAGIC_1_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.inverter_1_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.OR_MAGIC_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.inverter_2_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.inverter_2_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.inverter_1_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.OR_MAGIC_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.B
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.inverter_2_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.B
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.inverter_2_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.IN2
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.inverter_1_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.OR_MAGIC_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.B
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.inverter_2_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.B
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.inverter_2_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.IN2
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_5.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_5.DATA
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_6.TSPC_MAGIC_1_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.inverter_1_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.OR_MAGIC_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.inverter_2_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.inverter_2_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.inverter_1_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.OR_MAGIC_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.B
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.inverter_2_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.B
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.inverter_2_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.IN2
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.inverter_1_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.OR_MAGIC_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.B
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.inverter_2_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.B
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.inverter_2_0.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.IN2
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_6.VSS
= VSS divider_top_3.7b_counter_new_0.mod_dff_magic_6.DATA
= VSS divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.inverter_0.VSS
= VSS divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.inverter_1.VSS
= VSS divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.inverter_2.VSS
= VSS divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.inverter_3.VSS
= VSS divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.inverter_4.VSS
= VSS divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.VSS
= VSS divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_0.VSS
= VSS divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.VSS
= VSS divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.VSS
= VSS divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.VSS
= VSS divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.VSS
= VSS divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.VSS
= VSS divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.VSS
= VSS divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.VSS
= VSS divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.NAND_MAGIC_0.VSS
= VSS divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.VSS
= VSS divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.3AND_MAGIC_0.VSS
= VSS divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.NOR_MAGIC_0.VSS
= VSS divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.NOR_MAGIC_1.VSS
= VSS divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.3_INPUT_NOR_MAG_0.VSS
= VSS divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.VSS
= VSS divider_top_3.7b_counter_new_0.D2_7
= VSS divider_top_3.7b_counter_new_0.D2_6
= VSS divider_top_3.7b_counter_new_0.D2_5
= VSS divider_top_3.7b_counter_new_0.VSS
= VSS divider_top_3.DFF_MAG_0.inverter_0.VSS
= VSS divider_top_3.DFF_MAG_0.inverter_1.VSS
= VSS divider_top_3.DFF_MAG_0.inverter_2.VSS
= VSS divider_top_3.DFF_MAG_0.inverter_3.VSS
= VSS divider_top_3.DFF_MAG_0.inverter_4.VSS
= VSS divider_top_3.DFF_MAG_0.TG_MAGIC_0.inverter_0.VSS
= VSS divider_top_3.DFF_MAG_0.TG_MAGIC_0.VSS
= VSS divider_top_3.DFF_MAG_0.TG_MAGIC_1.inverter_0.VSS
= VSS divider_top_3.DFF_MAG_0.TG_MAGIC_1.VSS
= VSS divider_top_3.DFF_MAG_0.TG_MAGIC_2.inverter_0.VSS
= VSS divider_top_3.DFF_MAG_0.TG_MAGIC_2.VSS
= VSS divider_top_3.DFF_MAG_0.TG_MAGIC_3.inverter_0.VSS
= VSS divider_top_3.DFF_MAG_0.TG_MAGIC_3.VSS
= VSS divider_top_3.DFF_MAG_0.VSS
= VSS divider_top_3.divider_magic_0/P3_Gen_magic_0.inverter_0.VSS
= VSS divider_top_3.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_5.VSS
= VSS divider_top_3.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_4.VSS
= VSS divider_top_3.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_4.B
= VSS divider_top_3.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_0.VSS
= VSS divider_top_3.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_0.B
= VSS divider_top_3.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_3.VSS
= VSS divider_top_3.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_3.B
= VSS divider_top_3.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_2.VSS
= VSS divider_top_3.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_1.VSS
= VSS divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.inverter_0.VSS
= VSS divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.inverter_1.VSS
= VSS divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.inverter_2.VSS
= VSS divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.inverter_3.VSS
= VSS divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.inverter_4.VSS
= VSS divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_0.inverter_0.VSS
= VSS divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_0.VSS
= VSS divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.inverter_0.VSS
= VSS divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.VSS
= VSS divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.inverter_0.VSS
= VSS divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.VSS
= VSS divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.inverter_0.VSS
= VSS divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.VSS
= VSS divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.VSS
= VSS divider_top_3.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_0.VSS
= VSS divider_top_3.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_6.VSS
= VSS divider_top_3.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.VSS
= VSS divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_1.inverter_2_0.VSS
= VSS divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VSS
= VSS divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_1.VSS
= VSS divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_0.inverter_2_0.VSS
= VSS divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VSS
= VSS divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_0.VSS
= VSS divider_top_3.divider_magic_0/P3_Gen_magic_0.VSS
= VSS divider_top_3.divider_magic_0/P3_Gen_magic_0.D2_7
= VSS divider_top_3.divider_magic_0/P3_Gen_magic_0.D2_6
= VSS divider_top_3.divider_magic_0/P3_Gen_magic_0.D2_5
= VSS divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.inverter_0.VSS
= VSS divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.inverter_1.VSS
= VSS divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.inverter_2.VSS
= VSS divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.inverter_3.VSS
= VSS divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.inverter_4.VSS
= VSS divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.VSS
= VSS divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_0.VSS
= VSS divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.VSS
= VSS divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.VSS
= VSS divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.VSS
= VSS divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.VSS
= VSS divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.VSS
= VSS divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.VSS
= VSS divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.VSS
= VSS divider_top_3.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_5.VSS
= VSS divider_top_3.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_4.VSS
= VSS divider_top_3.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_4.B
= VSS divider_top_3.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_0.VSS
= VSS divider_top_3.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_0.B
= VSS divider_top_3.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_3.VSS
= VSS divider_top_3.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_3.B
= VSS divider_top_3.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_2.VSS
= VSS divider_top_3.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_1.VSS
= VSS divider_top_3.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_0.VSS
= VSS divider_top_3.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_6.VSS
= VSS divider_top_3.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.VSS
= VSS divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_1.inverter_2_0.VSS
= VSS divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VSS
= VSS divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_1.VSS
= VSS divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_0.inverter_2_0.VSS
= VSS divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VSS
= VSS divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_0.VSS
= VSS divider_top_3.divider_magic_0/P2_Gen_magic_0.VSS
= VSS divider_top_3.divider_magic_0/P2_Gen_magic_0.D2_7
= VSS divider_top_3.divider_magic_0/P2_Gen_magic_0.D2_6
= VSS divider_top_3.divider_magic_0/P2_Gen_magic_0.D2_5
= VSS divider_top_3.3AND_MAGIC_2.VSS
= VSS divider_top_3.3AND_MAGIC_1.VSS
= VSS divider_top_3.OR_MAGIC_0.VSS
= VSS divider_top_3.AND_1_1.NAND_MAGIC_1_0.VSS
= VSS divider_top_3.AND_1_1.NAND_MAGIC_1_0.B
= VSS divider_top_3.AND_1_1.inverter_2_0.VSS
= VSS divider_top_3.AND_1_1.VSS
= VSS divider_top_3.AND_1_1.B
= VSS divider_top_3.AND_1_0.NAND_MAGIC_1_0.VSS
= VSS divider_top_3.AND_1_0.NAND_MAGIC_1_0.B
= VSS divider_top_3.AND_1_0.inverter_2_0.VSS
= VSS divider_top_3.AND_1_0.VSS
= VSS divider_top_3.AND_1_0.B
= VSS divider_top_3.AND_1_0.A
= VSS divider_top_3.MUX_1_2.inverter_1_0.VSS
= VSS divider_top_3.MUX_1_2.OR_MAGIC_0.VSS
= VSS divider_top_3.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.VSS
= VSS divider_top_3.MUX_1_2.AND_1_0.inverter_2_0.VSS
= VSS divider_top_3.MUX_1_2.AND_1_0.VSS
= VSS divider_top_3.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.VSS
= VSS divider_top_3.MUX_1_2.AND_1_1.inverter_2_0.VSS
= VSS divider_top_3.MUX_1_2.AND_1_1.VSS
= VSS divider_top_3.MUX_1_2.VSS
= VSS divider_top_3.DivideBy2_magic_1.inverter_3.VSS
= VSS divider_top_3.DivideBy2_magic_1.TG_MAGIC_2.inverter_0.VSS
= VSS divider_top_3.DivideBy2_magic_1.TG_MAGIC_2.VSS
= VSS divider_top_3.DivideBy2_magic_1.inverter_0.VSS
= VSS divider_top_3.DivideBy2_magic_1.inverter_1.VSS
= VSS divider_top_3.DivideBy2_magic_1.TG_MAGIC_0.inverter_0.VSS
= VSS divider_top_3.DivideBy2_magic_1.TG_MAGIC_0.VSS
= VSS divider_top_3.DivideBy2_magic_1.inverter_4.VSS
= VSS divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.inverter_0.VSS
= VSS divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.VSS
= VSS divider_top_3.DivideBy2_magic_1.inverter_2.VSS
= VSS divider_top_3.DivideBy2_magic_1.TG_MAGIC_1.inverter_0.VSS
= VSS divider_top_3.DivideBy2_magic_1.TG_MAGIC_1.VSS
= VSS divider_top_3.DivideBy2_magic_1.VSS
= VSS divider_top_3.3_INPUT_NOR_MAG_0.VSS
= VSS divider_top_3.NOR_MAGIC_1.VSS
= VSS divider_top_3.NOR_MAGIC_1.B
= VSS divider_top_3.NOR_MAGIC_0.VSS
= VSS divider_top_3.NOR_MAGIC_0.B
= VSS divider_top_3.NOR_MAGIC_0.A
= VSS divider_top_3.3AND_MAGIC_0.VSS
= VSS divider_top_3.OR_MAGIC_1.VSS
= VSS divider_top_3.MUX_1_1.inverter_1_0.VSS
= VSS divider_top_3.MUX_1_1.OR_MAGIC_0.VSS
= VSS divider_top_3.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.VSS
= VSS divider_top_3.MUX_1_1.AND_1_0.inverter_2_0.VSS
= VSS divider_top_3.MUX_1_1.AND_1_0.VSS
= VSS divider_top_3.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.VSS
= VSS divider_top_3.MUX_1_1.AND_1_1.inverter_2_0.VSS
= VSS divider_top_3.MUX_1_1.AND_1_1.VSS
= VSS divider_top_3.MUX_1_1.VSS
= VSS divider_top_3.MUX_1_0.inverter_1_0.VSS
= VSS divider_top_3.MUX_1_0.OR_MAGIC_0.VSS
= VSS divider_top_3.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.VSS
= VSS divider_top_3.MUX_1_0.AND_1_0.inverter_2_0.VSS
= VSS divider_top_3.MUX_1_0.AND_1_0.VSS
= VSS divider_top_3.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.VSS
= VSS divider_top_3.MUX_1_0.AND_1_1.inverter_2_0.VSS
= VSS divider_top_3.MUX_1_0.AND_1_1.VSS
= VSS divider_top_3.MUX_1_0.VSS
= VSS divider_top_3.DivideBy2_magic_0.inverter_3.VSS
= VSS divider_top_3.DivideBy2_magic_0.TG_MAGIC_2.inverter_0.VSS
= VSS divider_top_3.DivideBy2_magic_0.TG_MAGIC_2.VSS
= VSS divider_top_3.DivideBy2_magic_0.inverter_0.VSS
= VSS divider_top_3.DivideBy2_magic_0.inverter_1.VSS
= VSS divider_top_3.DivideBy2_magic_0.TG_MAGIC_0.inverter_0.VSS
= VSS divider_top_3.DivideBy2_magic_0.TG_MAGIC_0.VSS
= VSS divider_top_3.DivideBy2_magic_0.inverter_4.VSS
= VSS divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.inverter_0.VSS
= VSS divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.VSS
= VSS divider_top_3.DivideBy2_magic_0.inverter_2.VSS
= VSS divider_top_3.DivideBy2_magic_0.TG_MAGIC_1.inverter_0.VSS
= VSS divider_top_3.DivideBy2_magic_0.TG_MAGIC_1.VSS
= VSS divider_top_3.DivideBy2_magic_0.VSS
= VSS divider_top_3.VSS
= VSS divider_top_3.D2_7
= VSS divider_top_3.D2_6
= VSS divider_top_3.D2_5
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_0.TSPC_MAGIC_1_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.inverter_1_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.OR_MAGIC_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.inverter_2_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.inverter_2_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.inverter_1_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.OR_MAGIC_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.B
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.inverter_2_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.B
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.inverter_2_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.IN2
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.inverter_1_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.OR_MAGIC_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.B
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.inverter_2_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.B
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.inverter_2_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.IN2
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_0.DATA
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_1.TSPC_MAGIC_1_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.inverter_1_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.OR_MAGIC_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.inverter_2_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.inverter_2_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.inverter_1_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.OR_MAGIC_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.inverter_2_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.inverter_2_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.inverter_1_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.OR_MAGIC_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.inverter_2_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.inverter_2_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_1.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_2.TSPC_MAGIC_1_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.inverter_1_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.OR_MAGIC_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.inverter_2_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.inverter_2_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.inverter_1_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.OR_MAGIC_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.inverter_2_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.inverter_2_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.inverter_1_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.OR_MAGIC_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.inverter_2_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.inverter_2_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_2.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_3.TSPC_MAGIC_1_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.inverter_1_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.OR_MAGIC_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.inverter_2_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.inverter_2_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.inverter_1_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.OR_MAGIC_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.inverter_2_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.inverter_2_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.inverter_1_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.OR_MAGIC_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.inverter_2_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.inverter_2_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_3.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_4.TSPC_MAGIC_1_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.inverter_1_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.OR_MAGIC_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.inverter_2_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.inverter_2_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.inverter_1_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.OR_MAGIC_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.inverter_2_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.inverter_2_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.inverter_1_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.OR_MAGIC_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.inverter_2_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.inverter_2_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_4.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_5.TSPC_MAGIC_1_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.inverter_1_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.OR_MAGIC_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.inverter_2_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.inverter_2_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.inverter_1_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.OR_MAGIC_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.B
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.inverter_2_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.B
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.inverter_2_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.IN2
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.inverter_1_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.OR_MAGIC_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.B
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.inverter_2_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.B
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.inverter_2_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.IN2
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_5.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_5.DATA
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_6.TSPC_MAGIC_1_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.inverter_1_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.OR_MAGIC_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.inverter_2_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.inverter_2_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.inverter_1_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.OR_MAGIC_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.B
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.inverter_2_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.B
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.inverter_2_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.IN2
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.inverter_1_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.OR_MAGIC_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.B
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.inverter_2_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.B
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.inverter_2_0.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.IN2
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_6.VSS
= VSS divider_top_1.7b_counter_new_0.mod_dff_magic_6.DATA
= VSS divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.inverter_0.VSS
= VSS divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.inverter_1.VSS
= VSS divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.inverter_2.VSS
= VSS divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.inverter_3.VSS
= VSS divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.inverter_4.VSS
= VSS divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.VSS
= VSS divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_0.VSS
= VSS divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.VSS
= VSS divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.VSS
= VSS divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.VSS
= VSS divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.VSS
= VSS divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.VSS
= VSS divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.VSS
= VSS divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.VSS
= VSS divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.NAND_MAGIC_0.VSS
= VSS divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.VSS
= VSS divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.3AND_MAGIC_0.VSS
= VSS divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.NOR_MAGIC_0.VSS
= VSS divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.NOR_MAGIC_1.VSS
= VSS divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.3_INPUT_NOR_MAG_0.VSS
= VSS divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.VSS
= VSS divider_top_1.7b_counter_new_0.D2_7
= VSS divider_top_1.7b_counter_new_0.D2_6
= VSS divider_top_1.7b_counter_new_0.D2_5
= VSS divider_top_1.7b_counter_new_0.VSS
= VSS divider_top_1.DFF_MAG_0.inverter_0.VSS
= VSS divider_top_1.DFF_MAG_0.inverter_1.VSS
= VSS divider_top_1.DFF_MAG_0.inverter_2.VSS
= VSS divider_top_1.DFF_MAG_0.inverter_3.VSS
= VSS divider_top_1.DFF_MAG_0.inverter_4.VSS
= VSS divider_top_1.DFF_MAG_0.TG_MAGIC_0.inverter_0.VSS
= VSS divider_top_1.DFF_MAG_0.TG_MAGIC_0.VSS
= VSS divider_top_1.DFF_MAG_0.TG_MAGIC_1.inverter_0.VSS
= VSS divider_top_1.DFF_MAG_0.TG_MAGIC_1.VSS
= VSS divider_top_1.DFF_MAG_0.TG_MAGIC_2.inverter_0.VSS
= VSS divider_top_1.DFF_MAG_0.TG_MAGIC_2.VSS
= VSS divider_top_1.DFF_MAG_0.TG_MAGIC_3.inverter_0.VSS
= VSS divider_top_1.DFF_MAG_0.TG_MAGIC_3.VSS
= VSS divider_top_1.DFF_MAG_0.VSS
= VSS divider_top_1.divider_magic_0/P3_Gen_magic_0.inverter_0.VSS
= VSS divider_top_1.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_5.VSS
= VSS divider_top_1.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_4.VSS
= VSS divider_top_1.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_4.B
= VSS divider_top_1.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_0.VSS
= VSS divider_top_1.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_0.B
= VSS divider_top_1.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_3.VSS
= VSS divider_top_1.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_3.B
= VSS divider_top_1.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_2.VSS
= VSS divider_top_1.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_1.VSS
= VSS divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.inverter_0.VSS
= VSS divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.inverter_1.VSS
= VSS divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.inverter_2.VSS
= VSS divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.inverter_3.VSS
= VSS divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.inverter_4.VSS
= VSS divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_0.inverter_0.VSS
= VSS divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_0.VSS
= VSS divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.inverter_0.VSS
= VSS divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.VSS
= VSS divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.inverter_0.VSS
= VSS divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.VSS
= VSS divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.inverter_0.VSS
= VSS divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.VSS
= VSS divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.VSS
= VSS divider_top_1.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_0.VSS
= VSS divider_top_1.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_6.VSS
= VSS divider_top_1.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.VSS
= VSS divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_1.inverter_2_0.VSS
= VSS divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VSS
= VSS divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_1.VSS
= VSS divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_0.inverter_2_0.VSS
= VSS divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VSS
= VSS divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_0.VSS
= VSS divider_top_1.divider_magic_0/P3_Gen_magic_0.VSS
= VSS divider_top_1.divider_magic_0/P3_Gen_magic_0.D2_7
= VSS divider_top_1.divider_magic_0/P3_Gen_magic_0.D2_6
= VSS divider_top_1.divider_magic_0/P3_Gen_magic_0.D2_5
= VSS divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.inverter_0.VSS
= VSS divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.inverter_1.VSS
= VSS divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.inverter_2.VSS
= VSS divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.inverter_3.VSS
= VSS divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.inverter_4.VSS
= VSS divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.VSS
= VSS divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_0.VSS
= VSS divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.VSS
= VSS divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.VSS
= VSS divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.VSS
= VSS divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.VSS
= VSS divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.VSS
= VSS divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.VSS
= VSS divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.VSS
= VSS divider_top_1.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_5.VSS
= VSS divider_top_1.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_4.VSS
= VSS divider_top_1.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_4.B
= VSS divider_top_1.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_0.VSS
= VSS divider_top_1.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_0.B
= VSS divider_top_1.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_3.VSS
= VSS divider_top_1.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_3.B
= VSS divider_top_1.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_2.VSS
= VSS divider_top_1.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_1.VSS
= VSS divider_top_1.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_0.VSS
= VSS divider_top_1.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_6.VSS
= VSS divider_top_1.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.VSS
= VSS divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_1.inverter_2_0.VSS
= VSS divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VSS
= VSS divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_1.VSS
= VSS divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_0.inverter_2_0.VSS
= VSS divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VSS
= VSS divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_0.VSS
= VSS divider_top_1.divider_magic_0/P2_Gen_magic_0.VSS
= VSS divider_top_1.divider_magic_0/P2_Gen_magic_0.D2_7
= VSS divider_top_1.divider_magic_0/P2_Gen_magic_0.D2_6
= VSS divider_top_1.divider_magic_0/P2_Gen_magic_0.D2_5
= VSS divider_top_1.3AND_MAGIC_2.VSS
= VSS divider_top_1.3AND_MAGIC_1.VSS
= VSS divider_top_1.OR_MAGIC_0.VSS
= VSS divider_top_1.AND_1_1.NAND_MAGIC_1_0.VSS
= VSS divider_top_1.AND_1_1.NAND_MAGIC_1_0.B
= VSS divider_top_1.AND_1_1.inverter_2_0.VSS
= VSS divider_top_1.AND_1_1.VSS
= VSS divider_top_1.AND_1_1.B
= VSS divider_top_1.AND_1_0.NAND_MAGIC_1_0.VSS
= VSS divider_top_1.AND_1_0.NAND_MAGIC_1_0.B
= VSS divider_top_1.AND_1_0.inverter_2_0.VSS
= VSS divider_top_1.AND_1_0.VSS
= VSS divider_top_1.AND_1_0.B
= VSS divider_top_1.AND_1_0.A
= VSS divider_top_1.MUX_1_2.inverter_1_0.VSS
= VSS divider_top_1.MUX_1_2.OR_MAGIC_0.VSS
= VSS divider_top_1.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.VSS
= VSS divider_top_1.MUX_1_2.AND_1_0.inverter_2_0.VSS
= VSS divider_top_1.MUX_1_2.AND_1_0.VSS
= VSS divider_top_1.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.VSS
= VSS divider_top_1.MUX_1_2.AND_1_1.inverter_2_0.VSS
= VSS divider_top_1.MUX_1_2.AND_1_1.VSS
= VSS divider_top_1.MUX_1_2.VSS
= VSS divider_top_1.DivideBy2_magic_1.inverter_3.VSS
= VSS divider_top_1.DivideBy2_magic_1.TG_MAGIC_2.inverter_0.VSS
= VSS divider_top_1.DivideBy2_magic_1.TG_MAGIC_2.VSS
= VSS divider_top_1.DivideBy2_magic_1.inverter_0.VSS
= VSS divider_top_1.DivideBy2_magic_1.inverter_1.VSS
= VSS divider_top_1.DivideBy2_magic_1.TG_MAGIC_0.inverter_0.VSS
= VSS divider_top_1.DivideBy2_magic_1.TG_MAGIC_0.VSS
= VSS divider_top_1.DivideBy2_magic_1.inverter_4.VSS
= VSS divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.inverter_0.VSS
= VSS divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.VSS
= VSS divider_top_1.DivideBy2_magic_1.inverter_2.VSS
= VSS divider_top_1.DivideBy2_magic_1.TG_MAGIC_1.inverter_0.VSS
= VSS divider_top_1.DivideBy2_magic_1.TG_MAGIC_1.VSS
= VSS divider_top_1.DivideBy2_magic_1.VSS
= VSS divider_top_1.3_INPUT_NOR_MAG_0.VSS
= VSS divider_top_1.NOR_MAGIC_1.VSS
= VSS divider_top_1.NOR_MAGIC_1.B
= VSS divider_top_1.NOR_MAGIC_0.VSS
= VSS divider_top_1.NOR_MAGIC_0.B
= VSS divider_top_1.NOR_MAGIC_0.A
= VSS divider_top_1.3AND_MAGIC_0.VSS
= VSS divider_top_1.OR_MAGIC_1.VSS
= VSS divider_top_1.MUX_1_1.inverter_1_0.VSS
= VSS divider_top_1.MUX_1_1.OR_MAGIC_0.VSS
= VSS divider_top_1.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.VSS
= VSS divider_top_1.MUX_1_1.AND_1_0.inverter_2_0.VSS
= VSS divider_top_1.MUX_1_1.AND_1_0.VSS
= VSS divider_top_1.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.VSS
= VSS divider_top_1.MUX_1_1.AND_1_1.inverter_2_0.VSS
= VSS divider_top_1.MUX_1_1.AND_1_1.VSS
= VSS divider_top_1.MUX_1_1.VSS
= VSS divider_top_1.MUX_1_0.inverter_1_0.VSS
= VSS divider_top_1.MUX_1_0.OR_MAGIC_0.VSS
= VSS divider_top_1.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.VSS
= VSS divider_top_1.MUX_1_0.AND_1_0.inverter_2_0.VSS
= VSS divider_top_1.MUX_1_0.AND_1_0.VSS
= VSS divider_top_1.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.VSS
= VSS divider_top_1.MUX_1_0.AND_1_1.inverter_2_0.VSS
= VSS divider_top_1.MUX_1_0.AND_1_1.VSS
= VSS divider_top_1.MUX_1_0.VSS
= VSS divider_top_1.DivideBy2_magic_0.inverter_3.VSS
= VSS divider_top_1.DivideBy2_magic_0.TG_MAGIC_2.inverter_0.VSS
= VSS divider_top_1.DivideBy2_magic_0.TG_MAGIC_2.VSS
= VSS divider_top_1.DivideBy2_magic_0.inverter_0.VSS
= VSS divider_top_1.DivideBy2_magic_0.inverter_1.VSS
= VSS divider_top_1.DivideBy2_magic_0.TG_MAGIC_0.inverter_0.VSS
= VSS divider_top_1.DivideBy2_magic_0.TG_MAGIC_0.VSS
= VSS divider_top_1.DivideBy2_magic_0.inverter_4.VSS
= VSS divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.inverter_0.VSS
= VSS divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.VSS
= VSS divider_top_1.DivideBy2_magic_0.inverter_2.VSS
= VSS divider_top_1.DivideBy2_magic_0.TG_MAGIC_1.inverter_0.VSS
= VSS divider_top_1.DivideBy2_magic_0.TG_MAGIC_1.VSS
= VSS divider_top_1.DivideBy2_magic_0.VSS
= VSS divider_top_1.VSS
= VSS divider_top_1.D2_7
= VSS divider_top_1.D2_6
= VSS divider_top_1.D2_5
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_0.TSPC_MAGIC_1_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.inverter_1_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.OR_MAGIC_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.inverter_2_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.inverter_2_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.inverter_1_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.OR_MAGIC_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.inverter_2_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.inverter_2_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.inverter_1_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.OR_MAGIC_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.inverter_2_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.inverter_2_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_1.TSPC_MAGIC_1_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.inverter_1_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.OR_MAGIC_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.inverter_2_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.inverter_2_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.inverter_1_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.OR_MAGIC_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.inverter_2_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.inverter_2_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.inverter_1_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.OR_MAGIC_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.inverter_2_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.inverter_2_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_1.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_2.TSPC_MAGIC_1_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.inverter_1_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.OR_MAGIC_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.inverter_2_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.inverter_2_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.inverter_1_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.OR_MAGIC_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.inverter_2_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.inverter_2_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.inverter_1_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.OR_MAGIC_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.inverter_2_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.inverter_2_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_2.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_3.TSPC_MAGIC_1_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.inverter_1_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.OR_MAGIC_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.inverter_2_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.inverter_2_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.inverter_1_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.OR_MAGIC_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.inverter_2_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.inverter_2_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.inverter_1_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.OR_MAGIC_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.inverter_2_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.inverter_2_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_3.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_4.TSPC_MAGIC_1_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.inverter_1_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.OR_MAGIC_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.inverter_2_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.inverter_2_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.inverter_1_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.OR_MAGIC_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.inverter_2_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.inverter_2_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.inverter_1_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.OR_MAGIC_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.inverter_2_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.inverter_2_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_4.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_5.TSPC_MAGIC_1_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.inverter_1_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.OR_MAGIC_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.inverter_2_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.inverter_2_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.inverter_1_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.OR_MAGIC_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.inverter_2_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.inverter_2_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.inverter_1_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.OR_MAGIC_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.inverter_2_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.inverter_2_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_5.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_6.TSPC_MAGIC_1_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.inverter_1_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.OR_MAGIC_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.inverter_2_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.inverter_2_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.inverter_1_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.OR_MAGIC_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.inverter_2_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.inverter_2_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.inverter_1_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.OR_MAGIC_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.inverter_2_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.inverter_2_0.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.VSS
= VSS divider_top_0.7b_counter_new_0.mod_dff_magic_6.VSS
= VSS divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.inverter_0.VSS
= VSS divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.inverter_1.VSS
= VSS divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.inverter_2.VSS
= VSS divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.inverter_3.VSS
= VSS divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.inverter_4.VSS
= VSS divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.VSS
= VSS divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_0.VSS
= VSS divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.VSS
= VSS divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.VSS
= VSS divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.VSS
= VSS divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.VSS
= VSS divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.VSS
= VSS divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.VSS
= VSS divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.VSS
= VSS divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.NAND_MAGIC_0.VSS
= VSS divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.VSS
= VSS divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.3AND_MAGIC_0.VSS
= VSS divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.NOR_MAGIC_0.VSS
= VSS divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.NOR_MAGIC_1.VSS
= VSS divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.3_INPUT_NOR_MAG_0.VSS
= VSS divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.VSS
= VSS divider_top_0.7b_counter_new_0.VSS
= VSS divider_top_0.DFF_MAG_0.inverter_0.VSS
= VSS divider_top_0.DFF_MAG_0.inverter_1.VSS
= VSS divider_top_0.DFF_MAG_0.inverter_2.VSS
= VSS divider_top_0.DFF_MAG_0.inverter_3.VSS
= VSS divider_top_0.DFF_MAG_0.inverter_4.VSS
= VSS divider_top_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.VSS
= VSS divider_top_0.DFF_MAG_0.TG_MAGIC_0.VSS
= VSS divider_top_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.VSS
= VSS divider_top_0.DFF_MAG_0.TG_MAGIC_1.VSS
= VSS divider_top_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.VSS
= VSS divider_top_0.DFF_MAG_0.TG_MAGIC_2.VSS
= VSS divider_top_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.VSS
= VSS divider_top_0.DFF_MAG_0.TG_MAGIC_3.VSS
= VSS divider_top_0.DFF_MAG_0.VSS
= VSS divider_top_0.divider_magic_0/P3_Gen_magic_0.inverter_0.VSS
= VSS divider_top_0.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_5.VSS
= VSS divider_top_0.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_4.VSS
= VSS divider_top_0.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_0.VSS
= VSS divider_top_0.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_3.VSS
= VSS divider_top_0.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_2.VSS
= VSS divider_top_0.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_1.VSS
= VSS divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.inverter_0.VSS
= VSS divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.inverter_1.VSS
= VSS divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.inverter_2.VSS
= VSS divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.inverter_3.VSS
= VSS divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.inverter_4.VSS
= VSS divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_0.inverter_0.VSS
= VSS divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_0.VSS
= VSS divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.inverter_0.VSS
= VSS divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.VSS
= VSS divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.inverter_0.VSS
= VSS divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.VSS
= VSS divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.inverter_0.VSS
= VSS divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.VSS
= VSS divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.VSS
= VSS divider_top_0.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_0.VSS
= VSS divider_top_0.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_6.VSS
= VSS divider_top_0.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.VSS
= VSS divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_1.inverter_2_0.VSS
= VSS divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VSS
= VSS divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_1.VSS
= VSS divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_0.inverter_2_0.VSS
= VSS divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VSS
= VSS divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_0.VSS
= VSS divider_top_0.divider_magic_0/P3_Gen_magic_0.VSS
= VSS divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.inverter_0.VSS
= VSS divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.inverter_1.VSS
= VSS divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.inverter_2.VSS
= VSS divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.inverter_3.VSS
= VSS divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.inverter_4.VSS
= VSS divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.VSS
= VSS divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_0.VSS
= VSS divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.VSS
= VSS divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.VSS
= VSS divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.VSS
= VSS divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.VSS
= VSS divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.VSS
= VSS divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.VSS
= VSS divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.VSS
= VSS divider_top_0.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_5.VSS
= VSS divider_top_0.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_4.VSS
= VSS divider_top_0.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_0.VSS
= VSS divider_top_0.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_3.VSS
= VSS divider_top_0.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_2.VSS
= VSS divider_top_0.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_1.VSS
= VSS divider_top_0.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_0.VSS
= VSS divider_top_0.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_6.VSS
= VSS divider_top_0.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.VSS
= VSS divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_1.inverter_2_0.VSS
= VSS divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VSS
= VSS divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_1.VSS
= VSS divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_0.inverter_2_0.VSS
= VSS divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VSS
= VSS divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_0.VSS
= VSS divider_top_0.divider_magic_0/P2_Gen_magic_0.VSS
= VSS divider_top_0.3AND_MAGIC_2.VSS
= VSS divider_top_0.3AND_MAGIC_1.VSS
= VSS divider_top_0.OR_MAGIC_0.VSS
= VSS divider_top_0.AND_1_1.NAND_MAGIC_1_0.VSS
= VSS divider_top_0.AND_1_1.inverter_2_0.VSS
= VSS divider_top_0.AND_1_1.VSS
= VSS divider_top_0.AND_1_0.NAND_MAGIC_1_0.VSS
= VSS divider_top_0.AND_1_0.inverter_2_0.VSS
= VSS divider_top_0.AND_1_0.VSS
= VSS divider_top_0.MUX_1_2.inverter_1_0.VSS
= VSS divider_top_0.MUX_1_2.OR_MAGIC_0.VSS
= VSS divider_top_0.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.VSS
= VSS divider_top_0.MUX_1_2.AND_1_0.inverter_2_0.VSS
= VSS divider_top_0.MUX_1_2.AND_1_0.VSS
= VSS divider_top_0.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.VSS
= VSS divider_top_0.MUX_1_2.AND_1_1.inverter_2_0.VSS
= VSS divider_top_0.MUX_1_2.AND_1_1.VSS
= VSS divider_top_0.MUX_1_2.VSS
= VSS divider_top_0.DivideBy2_magic_1.inverter_3.VSS
= VSS divider_top_0.DivideBy2_magic_1.TG_MAGIC_2.inverter_0.VSS
= VSS divider_top_0.DivideBy2_magic_1.TG_MAGIC_2.VSS
= VSS divider_top_0.DivideBy2_magic_1.inverter_0.VSS
= VSS divider_top_0.DivideBy2_magic_1.inverter_1.VSS
= VSS divider_top_0.DivideBy2_magic_1.TG_MAGIC_0.inverter_0.VSS
= VSS divider_top_0.DivideBy2_magic_1.TG_MAGIC_0.VSS
= VSS divider_top_0.DivideBy2_magic_1.inverter_4.VSS
= VSS divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.inverter_0.VSS
= VSS divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.VSS
= VSS divider_top_0.DivideBy2_magic_1.inverter_2.VSS
= VSS divider_top_0.DivideBy2_magic_1.TG_MAGIC_1.inverter_0.VSS
= VSS divider_top_0.DivideBy2_magic_1.TG_MAGIC_1.VSS
= VSS divider_top_0.DivideBy2_magic_1.VSS
= VSS divider_top_0.3_INPUT_NOR_MAG_0.VSS
= VSS divider_top_0.NOR_MAGIC_1.VSS
= VSS divider_top_0.NOR_MAGIC_0.VSS
= VSS divider_top_0.3AND_MAGIC_0.VSS
= VSS divider_top_0.OR_MAGIC_1.VSS
= VSS divider_top_0.MUX_1_1.inverter_1_0.VSS
= VSS divider_top_0.MUX_1_1.OR_MAGIC_0.VSS
= VSS divider_top_0.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.VSS
= VSS divider_top_0.MUX_1_1.AND_1_0.inverter_2_0.VSS
= VSS divider_top_0.MUX_1_1.AND_1_0.VSS
= VSS divider_top_0.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.VSS
= VSS divider_top_0.MUX_1_1.AND_1_1.inverter_2_0.VSS
= VSS divider_top_0.MUX_1_1.AND_1_1.VSS
= VSS divider_top_0.MUX_1_1.VSS
= VSS divider_top_0.MUX_1_0.inverter_1_0.VSS
= VSS divider_top_0.MUX_1_0.OR_MAGIC_0.VSS
= VSS divider_top_0.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.VSS
= VSS divider_top_0.MUX_1_0.AND_1_0.inverter_2_0.VSS
= VSS divider_top_0.MUX_1_0.AND_1_0.VSS
= VSS divider_top_0.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.VSS
= VSS divider_top_0.MUX_1_0.AND_1_1.inverter_2_0.VSS
= VSS divider_top_0.MUX_1_0.AND_1_1.VSS
= VSS divider_top_0.MUX_1_0.VSS
= VSS divider_top_0.DivideBy2_magic_0.inverter_3.VSS
= VSS divider_top_0.DivideBy2_magic_0.TG_MAGIC_2.inverter_0.VSS
= VSS divider_top_0.DivideBy2_magic_0.TG_MAGIC_2.VSS
= VSS divider_top_0.DivideBy2_magic_0.inverter_0.VSS
= VSS divider_top_0.DivideBy2_magic_0.inverter_1.VSS
= VSS divider_top_0.DivideBy2_magic_0.TG_MAGIC_0.inverter_0.VSS
= VSS divider_top_0.DivideBy2_magic_0.TG_MAGIC_0.VSS
= VSS divider_top_0.DivideBy2_magic_0.inverter_4.VSS
= VSS divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.inverter_0.VSS
= VSS divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.VSS
= VSS divider_top_0.DivideBy2_magic_0.inverter_2.VSS
= VSS divider_top_0.DivideBy2_magic_0.TG_MAGIC_1.inverter_0.VSS
= VSS divider_top_0.DivideBy2_magic_0.TG_MAGIC_1.VSS
= VSS divider_top_0.DivideBy2_magic_0.VSS
= VSS divider_top_0.VSS
R li_n20010_n56513# 31
R li_n20713_n38402# 31
R li_n21411_n21811# 31
R li_n8280_11902# 31
R a_7260_n62043# 3731
R a_6944_n62043# 3798
R a_4260_n62043# 3731
R a_3944_n62043# 3798
R a_1760_n62043# 3731
R a_1444_n62043# 3798
R a_n740_n62043# 3731
R a_n1056_n62043# 3798
R a_n3240_n62043# 3731
R a_n3556_n62043# 3798
R a_n5740_n62043# 3731
R a_n6056_n62043# 3798
R divider_top_3.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT 7133
R divider_top_3.DFF_MAG_0.TG_MAGIC_3.IN 11339
= divider_top_3.DFF_MAG_0.TG_MAGIC_3.IN divider_top_3.DFF_MAG_0.inverter_4.OUT
R divider_top_3.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT 7133
R divider_top_3.DFF_MAG_0.TG_MAGIC_1.IN 11301
= divider_top_3.DFF_MAG_0.TG_MAGIC_1.IN divider_top_3.DFF_MAG_0.inverter_2.OUT
R a_7456_n61437# 1375
R a_7042_n61437# 1668
R a_4456_n61437# 1375
R a_4042_n61437# 1668
R a_1956_n61437# 1375
R a_1542_n61437# 1668
R a_n544_n61437# 1375
R a_n958_n61437# 1668
R a_n3044_n61437# 1375
R a_n3458_n61437# 1668
R a_n5544_n61437# 1375
R a_n5958_n61437# 1668
R a_n16715_n61707# 2812
R a_7704_n61659# 2999
R a_6955_n61689# 3006
R a_4704_n61659# 2999
R a_3955_n61689# 3006
R a_2204_n61659# 2999
R a_1455_n61689# 3006
R a_n296_n61659# 2999
R a_n1045_n61689# 3006
R a_n2796_n61659# 2999
R a_n3545_n61689# 3006
R a_n5296_n61659# 2999
R a_n6045_n61689# 3006
R a_85753_n60598# 2812
R a_87298_n60272# 7862
R a_76389_n60636# 2812
R a_82085_n60567# 2812
R divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.inverter_2_0.VIN 6276
= divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.VOUT
R a_87396_n60884# 4974
R divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a3 6113
= divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a3 divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.OR_MAGIC_0.A
= divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a3 divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.inverter_2_0.VOUT
= divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a3 divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.VOUT
R a_83630_n60241# 7862
R divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.inverter_2_0.VIN 6276
= divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.VOUT
R a_77934_n60310# 7862
R a_72721_n60605# 2812
R a_67236_n60653# 2812
R divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.inverter_2_0.VIN 6276
= divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.VOUT
R a_78032_n60922# 4974
R divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a3 6113
= divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a3 divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.OR_MAGIC_0.A
= divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a3 divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.inverter_2_0.VOUT
= divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a3 divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.VOUT
R a_74266_n60279# 7862
R divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.inverter_2_0.VIN 6276
= divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.VOUT
R a_68781_n60327# 7862
R a_58482_n60719# 2812
R a_63568_n60622# 2812
R divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.inverter_2_0.VIN 6276
= divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.VOUT
R a_68879_n60939# 4974
R divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a3 6113
= divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a3 divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.OR_MAGIC_0.A
= divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a3 divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.inverter_2_0.VOUT
= divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a3 divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.VOUT
R a_83728_n60853# 4974
R divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a3 6113
= divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a3 divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.OR_MAGIC_0.A
= divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a3 divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.inverter_2_0.VOUT
= divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a3 divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.VOUT
R a_74364_n60891# 4974
R divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a3 6113
= divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a3 divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.OR_MAGIC_0.A
= divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a3 divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.inverter_2_0.VOUT
= divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a3 divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.VOUT
R a_65113_n60296# 7862
R a_60027_n60393# 7862
R a_49284_n60753# 2812
R a_54814_n60688# 2812
R divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.inverter_2_0.VIN 6276
= divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.VOUT
R divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.inverter_2_0.VIN 6276
= divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.VOUT
R a_60125_n61005# 4974
R divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a3 6113
= divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a3 divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.OR_MAGIC_0.A
= divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a3 divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.inverter_2_0.VOUT
= divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a3 divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.VOUT
R a_56359_n60362# 7862
R divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.inverter_2_0.VIN 6276
= divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.VOUT
R a_50829_n60427# 7862
R a_45616_n60722# 2812
R divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.inverter_2_0.VIN 6276
= divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.VOUT
R a_50927_n61039# 4974
R divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a3 6113
= divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a3 divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.OR_MAGIC_0.A
= divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a3 divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.inverter_2_0.VOUT
= divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a3 divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.VOUT
R a_47161_n60396# 7862
R a_40421_n60714# 2812
R divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.inverter_2_0.VIN 6276
= divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.VOUT
R a_56457_n60974# 4974
R divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a3 6113
= divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a3 divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.OR_MAGIC_0.A
= divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a3 divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.inverter_2_0.VOUT
= divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a3 divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.VOUT
R a_47259_n61008# 4974
R divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a3 6113
= divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a3 divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.OR_MAGIC_0.A
= divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a3 divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.inverter_2_0.VOUT
= divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a3 divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.VOUT
R a_41966_n60388# 7862
R a_36753_n60683# 2812
R divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.inverter_2_0.VIN 6276
= divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.VOUT
R a_42064_n61000# 4974
R divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a3 6113
= divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a3 divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.OR_MAGIC_0.A
= divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a3 divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.inverter_2_0.VOUT
= divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a3 divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.VOUT
R a_65211_n60908# 4974
R divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a3 6113
= divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a3 divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.OR_MAGIC_0.A
= divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a3 divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.inverter_2_0.VOUT
= divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a3 divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.VOUT
R a_38298_n60357# 7862
R a_n20646_n61521# 2991
R a_n20955_n61521# 3023
R a_n21506_n62155# 7248
R divider_top_3.MUX_1_0.AND_1_1.inverter_2_0.VIN 6276
= divider_top_3.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_3.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.VOUT
R divider_top_3.MUX_1_0.a1 7189
= divider_top_3.MUX_1_0.a1 divider_top_3.MUX_1_0.inverter_1_0.VOUT
= divider_top_3.MUX_1_0.a1 divider_top_3.MUX_1_0.AND_1_1.A
R a_31981_n60703# 2812
R divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.inverter_2_0.VIN 6276
= divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.VOUT
R a_33526_n60377# 7862
R a_28313_n60672# 2812
R divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.inverter_2_0.VIN 6276
= divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.VOUT
R a_38396_n60969# 4974
R divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a3 6113
= divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a3 divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.OR_MAGIC_0.A
= divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a3 divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.inverter_2_0.VOUT
= divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a3 divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.VOUT
R a_33624_n60989# 4974
R divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a3 6113
= divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a3 divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.OR_MAGIC_0.A
= divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a3 divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.inverter_2_0.VOUT
= divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a3 divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.VOUT
R a_29858_n60346# 7862
R divider_top_3.DFF_MAG_0.TG_MAGIC_3.OUT 15252
= divider_top_3.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_3.DFF_MAG_0.inverter_3.IN
= divider_top_3.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_3.DFF_MAG_0.TG_MAGIC_2.OUT
R divider_top_3.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT 7133
C divider_top_3.DFF_MAG_0.TG_MAGIC_2.IN0 2.2
R divider_top_3.DFF_MAG_0.TG_MAGIC_2.IN 14988
= divider_top_3.DFF_MAG_0.TG_MAGIC_2.IN divider_top_3.DFF_MAG_0.inverter_0.OUT
= divider_top_3.DFF_MAG_0.TG_MAGIC_2.IN divider_top_3.DFF_MAG_0.inverter_2.IN
R divider_top_3.DFF_MAG_0.TG_MAGIC_1.OUT 15247
= divider_top_3.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_3.DFF_MAG_0.inverter_0.IN
= divider_top_3.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_3.DFF_MAG_0.TG_MAGIC_0.OUT
R divider_top_3.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT 7133
C divider_top_3.DFF_MAG_0.TG_MAGIC_3.CLK0 5.9
R divider_top_3.DFF_MAG_0.TG_MAGIC_3.CLK 18705
= divider_top_3.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_3.DFF_MAG_0.inverter_1.OUT
= divider_top_3.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_3.DFF_MAG_0.TG_MAGIC_0.inverter_0.IN
= divider_top_3.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_3.DFF_MAG_0.TG_MAGIC_0.CLK
= divider_top_3.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_3.DFF_MAG_0.TG_MAGIC_3.inverter_0.IN
R divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.inverter_2_0.VIN 6276
= divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.VOUT
R a_29956_n60958# 4974
R divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a3 6113
= divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a3 divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.OR_MAGIC_0.A
= divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a3 divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.inverter_2_0.VOUT
= divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a3 divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.VOUT
R a_7270_n59792# 3731
R a_6954_n59792# 3798
R divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a4 6091
= divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a4 divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.OR_MAGIC_0.B
= divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a4 divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.inverter_2_0.VOUT
= divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a4 divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.VOUT
R divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a4 6091
= divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a4 divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.OR_MAGIC_0.B
= divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a4 divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.inverter_2_0.VOUT
= divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a4 divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.VOUT
R divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.inverter_2_0.VIN 6276
= divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.VOUT
R divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a4 6091
= divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a4 divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.OR_MAGIC_0.B
= divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a4 divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.inverter_2_0.VOUT
= divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a4 divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.VOUT
R a_86752_n58624# 2812
R divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a1 7189
= divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a1 divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.inverter_1_0.VOUT
= divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a1 divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.A
R divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.inverter_2_0.VIN 6276
= divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.VOUT
R divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a4 6091
= divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a4 divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.OR_MAGIC_0.B
= divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a4 divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.inverter_2_0.VOUT
= divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a4 divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.VOUT
R divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.inverter_2_0.VIN 6276
= divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.VOUT
R divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a4 6091
= divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a4 divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.OR_MAGIC_0.B
= divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a4 divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.inverter_2_0.VOUT
= divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a4 divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.VOUT
R a_77388_n58662# 2812
R divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a1 7189
= divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a1 divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.inverter_1_0.VOUT
= divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a1 divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.A
R divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.inverter_2_0.VIN 6276
= divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.VOUT
R divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a4 6091
= divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a4 divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.OR_MAGIC_0.B
= divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a4 divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.inverter_2_0.VOUT
= divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a4 divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.VOUT
R divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.inverter_2_0.VIN 6276
= divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.VOUT
R divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a4 6091
= divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a4 divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.OR_MAGIC_0.B
= divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a4 divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.inverter_2_0.VOUT
= divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a4 divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.VOUT
R divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a4 6091
= divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a4 divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.OR_MAGIC_0.B
= divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a4 divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.inverter_2_0.VOUT
= divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a4 divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.VOUT
R a_68235_n58679# 2812
R a_73720_n58631# 2812
R divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a1 7189
= divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a1 divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.inverter_1_0.VOUT
= divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a1 divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.A
R divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.inverter_2_0.VIN 6276
= divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.VOUT
R divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.inverter_2_0.VIN 6276
= divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.VOUT
R divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a4 6091
= divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a4 divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.OR_MAGIC_0.B
= divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a4 divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.inverter_2_0.VOUT
= divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a4 divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.VOUT
R a_59481_n58745# 2812
R divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a1 7189
= divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a1 divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.inverter_1_0.VOUT
= divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a1 divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.A
R divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.inverter_2_0.VIN 6276
= divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.VOUT
R divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a4 6091
= divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a4 divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.OR_MAGIC_0.B
= divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a4 divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.inverter_2_0.VOUT
= divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a4 divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.VOUT
R divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.inverter_2_0.VIN 6276
= divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.VOUT
R divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a4 6091
= divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a4 divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.OR_MAGIC_0.B
= divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a4 divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.inverter_2_0.VOUT
= divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a4 divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.VOUT
R a_50283_n58779# 2812
R divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a1 7189
= divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a1 divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.inverter_1_0.VOUT
= divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a1 divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.A
R divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.inverter_2_0.VIN 6276
= divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.VOUT
R divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a4 6091
= divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a4 divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.OR_MAGIC_0.B
= divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a4 divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.inverter_2_0.VOUT
= divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a4 divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.VOUT
R a_46615_n58748# 2812
R a_55813_n58714# 2812
R a_64567_n58648# 2812
R divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a1 7189
= divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a1 divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.inverter_1_0.VOUT
= divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a1 divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.A
R divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a1 7189
= divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a1 divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.inverter_1_0.VOUT
= divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a1 divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.A
R divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.inverter_2_0.VIN 6276
= divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.VOUT
R divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a4 6091
= divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a4 divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.OR_MAGIC_0.B
= divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a4 divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.inverter_2_0.VOUT
= divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a4 divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.VOUT
R a_41420_n58740# 2812
R divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a1 7189
= divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a1 divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.inverter_1_0.VOUT
= divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a1 divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.A
R divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.inverter_2_0.VIN 6276
= divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.VOUT
R divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a4 6091
= divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a4 divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.OR_MAGIC_0.B
= divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a4 divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.inverter_2_0.VOUT
= divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a4 divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.VOUT
R a_37752_n58709# 2812
R divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.inverter_2_0.VIN 6276
= divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.VOUT
R a_19807_n59550# 3610
R a_18861_n59550# 3610
R a_32980_n58729# 2812
R a_83084_n58593# 2812
R divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a1 7189
= divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a1 divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.inverter_1_0.VOUT
= divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a1 divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.A
R divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a1 7189
= divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a1 divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.inverter_1_0.VOUT
= divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a1 divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.A
R divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a1 7189
= divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a1 divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.inverter_1_0.VOUT
= divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a1 divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.A
R divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a1 7189
= divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a1 divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.inverter_1_0.VOUT
= divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a1 divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.A
R divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a1 7189
= divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a1 divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.inverter_1_0.VOUT
= divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a1 divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.A
R divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.inverter_2_0.VIN 6276
= divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.VOUT
R a_29312_n58698# 2812
R divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a1 7189
= divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a1 divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.inverter_1_0.VOUT
= divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a1 divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.A
R a_22632_n58730# 1351
R a_20935_n58976# 3023
R a_7466_n59186# 1375
R a_7052_n59186# 1668
R a_7714_n59408# 2999
R a_6965_n59438# 3006
R divider_top_3.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.C 6486
= divider_top_3.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.C divider_top_3.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_6.OUT
R a_6161_n59195# 2991
R a_5852_n59195# 3023
R divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT 6276
= divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_1.inverter_2_0.VIN
R a_4424_n59241# 2812
R divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT 6276
= divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_0.inverter_2_0.VIN
R a_n16169_n60359# 7862
R a_2819_n59243# 2812
C divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_1.B0 3.8
R divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_1.B 9266
= divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_1.B divider_top_3.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_4.OUT
= divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_1.B divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.B
C divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_1.A0 2.9
R divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_1.A 8555
= divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_1.A divider_top_3.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_3.OUT
C divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_0.B0 2.9
R divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_0.B 7353
= divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_0.B divider_top_3.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_5.OUT
= divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_0.B divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.B
C divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_0.A0 2.2
R divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_0.A 7214
= divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_0.A divider_top_3.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_0.OUT
R a_20625_n58977# 2991
R a_20723_n59584# 7248
R divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.NOR_MAGIC_0.VOUT 6957
= divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.NOR_MAGIC_0.VOUT divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.3AND_MAGIC_0.A
R divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.NOR_MAGIC_1.VOUT 6592
= divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.NOR_MAGIC_1.VOUT divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.3AND_MAGIC_0.B
C divider_top_3.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.B0 2.6
R divider_top_3.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.B 8161
= divider_top_3.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.B divider_top_3.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_2.OUT
R divider_top_3.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.A 7551
= divider_top_3.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.A divider_top_3.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_1.OUT
R a_5301_n59829# 7248
C divider_top_3.divider_magic_0/P2_Gen_magic_0.3_in_and_out0 2.7
R divider_top_3.divider_magic_0/P2_Gen_magic_0.3_in_and_out 4141
= divider_top_3.divider_magic_0/P2_Gen_magic_0.3_in_and_out divider_top_3.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_0.C
= divider_top_3.divider_magic_0/P2_Gen_magic_0.3_in_and_out divider_top_3.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.VOUT
R a_1199_n59186# 2991
R a_890_n59186# 3023
R divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT 7133
R divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT 7133
R divider_top_3.DivideBy2_magic_0.TG_MAGIC_0.inverter_0.OUT 7133
R divider_top_3.DivideBy2_magic_0.TG_MAGIC_2.inverter_0.OUT 7133
R divider_top_3.MUX_1_0.AND_1_0.inverter_2_0.VIN 6276
= divider_top_3.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_3.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.VOUT
R a_n17714_n59733# 2812
C divider_top_3.MUX_1_0.SEL0 3.1
R divider_top_3.MUX_1_0.SEL 8620
= divider_top_3.MUX_1_0.SEL divider_top_3.3AND_MAGIC_0.VOUT
= divider_top_3.MUX_1_0.SEL divider_top_3.MUX_1_0.inverter_1_0.VIN
= divider_top_3.MUX_1_0.SEL divider_top_3.MUX_1_0.AND_1_0.A
R a_n16071_n59447# 4974
R divider_top_3.MUX_1_0.a3 6113
= divider_top_3.MUX_1_0.a3 divider_top_3.MUX_1_0.OR_MAGIC_0.A
= divider_top_3.MUX_1_0.a3 divider_top_3.MUX_1_0.AND_1_0.inverter_2_0.VOUT
= divider_top_3.MUX_1_0.a3 divider_top_3.MUX_1_0.AND_1_0.VOUT
C divider_top_3.MUX_1_0.a40 2.0
R divider_top_3.MUX_1_0.a4 6091
= divider_top_3.MUX_1_0.a4 divider_top_3.MUX_1_0.OR_MAGIC_0.B
= divider_top_3.MUX_1_0.a4 divider_top_3.MUX_1_0.AND_1_1.inverter_2_0.VOUT
= divider_top_3.MUX_1_0.a4 divider_top_3.MUX_1_0.AND_1_1.VOUT
C divider_top_3.3AND_MAGIC_0.C0 2.6
R divider_top_3.3AND_MAGIC_0.C 7421
= divider_top_3.3AND_MAGIC_0.C divider_top_3.NOR_MAGIC_0.VOUT
R a_n19018_n59441# 3610
R divider_top_3.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_0.VOUT 7997
= divider_top_3.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_0.VOUT divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_0.IN
= divider_top_3.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_0.VOUT divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.D
R divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_1.VOUT 5675
= divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_1.VOUT divider_top_3.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_0.B
= divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_1.VOUT divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_1.inverter_2_0.VOUT
R divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_0.VOUT 6005
= divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_0.VOUT divider_top_3.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_0.A
= divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_0.VOUT divider_top_3.divider_magic_0/P2_Gen_magic_0.AND_1_0.inverter_2_0.VOUT
R a_339_n59820# 7248
C divider_top_3.3AND_MAGIC_0.B0 2.4
R divider_top_3.3AND_MAGIC_0.B 6763
= divider_top_3.3AND_MAGIC_0.B divider_top_3.NOR_MAGIC_1.VOUT
R a_n19923_n59440# 3610
C divider_top_3.3AND_MAGIC_0.A0 2.6
R divider_top_3.3AND_MAGIC_0.A 6531
= divider_top_3.3AND_MAGIC_0.A divider_top_3.3_INPUT_NOR_MAG_0.VOUT
R a_n20819_n59711# 7831
R a_n21129_n59711# 7828
R divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT 15247
= divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.inverter_0.IN
= divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_0.OUT
R divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT 7133
R divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.IN 11301
= divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.IN divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.inverter_2.OUT
R divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT 15252
= divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.inverter_3.IN
= divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.OUT
R a_25462_n59506# 7628
R a_24462_n59506# 7624
R a_23462_n59506# 7639
C divider_top_3.LD0 30.1
R divider_top_3.LD 23919
= divider_top_3.LD divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.OUT
= divider_top_3.LD divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.LD
= divider_top_3.LD divider_top_3.7b_counter_new_0.LD
= divider_top_3.LD divider_top_3.DFF_MAG_0.TG_MAGIC_0.IN
= divider_top_3.LD divider_top_3.DFF_MAG_0.D
C divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN0 2.1
R divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN 14988
= divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.inverter_0.OUT
= divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.inverter_2.IN
R divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT 7133
R divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.IN 11339
= divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.IN divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.inverter_4.OUT
C divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK0 5.9
R divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK 18705
= divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.inverter_1.OUT
= divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.IN
= divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_0.CLK
= divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.IN
R a_n7247_n58643# 7862
C divider_top_3.P20 2.7
R divider_top_3.P2 11501
= divider_top_3.P2 divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.inverter_3.OUT
= divider_top_3.P2 divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.inverter_4.IN
= divider_top_3.P2 divider_top_3.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.Q
= divider_top_3.P2 divider_top_3.divider_magic_0/P2_Gen_magic_0.P2
= divider_top_3.P2 divider_top_3.OR_MAGIC_1.B
R a_n7401_n58917# 4974
R divider_top_3.DivideBy2_magic_0.TG_MAGIC_1.OUT 15247
= divider_top_3.DivideBy2_magic_0.TG_MAGIC_1.OUT divider_top_3.DivideBy2_magic_0.inverter_0.IN
= divider_top_3.DivideBy2_magic_0.TG_MAGIC_1.OUT divider_top_3.DivideBy2_magic_0.TG_MAGIC_0.OUT
R divider_top_3.DivideBy2_magic_0.TG_MAGIC_1.inverter_0.OUT 7133
R divider_top_3.DivideBy2_magic_0.TG_MAGIC_1.IN 11301
= divider_top_3.DivideBy2_magic_0.TG_MAGIC_1.IN divider_top_3.DivideBy2_magic_0.inverter_2.OUT
C divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.OUT0 2.9
R divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.OUT 21754
= divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_3.DivideBy2_magic_0.inverter_3.IN
= divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_3.DivideBy2_magic_0.TG_MAGIC_2.OUT
= divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_3.DivideBy2_magic_0.TG_MAGIC_0.IN
C divider_top_3.DivideBy2_magic_0.CLK0 8.0
R divider_top_3.DivideBy2_magic_0.CLK 21048
= divider_top_3.DivideBy2_magic_0.CLK divider_top_3.OR_MAGIC_1.VOUT
= divider_top_3.DivideBy2_magic_0.CLK divider_top_3.DivideBy2_magic_0.TG_MAGIC_2.inverter_0.IN
= divider_top_3.DivideBy2_magic_0.CLK divider_top_3.DivideBy2_magic_0.TG_MAGIC_2.CLK
= divider_top_3.DivideBy2_magic_0.CLK divider_top_3.DivideBy2_magic_0.inverter_1.IN
= divider_top_3.DivideBy2_magic_0.CLK divider_top_3.DivideBy2_magic_0.TG_MAGIC_1.inverter_0.IN
= divider_top_3.DivideBy2_magic_0.CLK divider_top_3.DivideBy2_magic_0.TG_MAGIC_1.CLK
C divider_top_3.DivideBy2_magic_0.inverter_2.IN0 2.1
R divider_top_3.DivideBy2_magic_0.inverter_2.IN 14988
= divider_top_3.DivideBy2_magic_0.inverter_2.IN divider_top_3.DivideBy2_magic_0.TG_MAGIC_2.IN
= divider_top_3.DivideBy2_magic_0.inverter_2.IN divider_top_3.DivideBy2_magic_0.inverter_0.OUT
R divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.inverter_0.OUT 7133
R divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.IN 11339
= divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.IN divider_top_3.DivideBy2_magic_0.inverter_4.OUT
C a_n28666_n59094#0 2.3
R a_n28666_n59094# 10718
C divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.CLK0 6.0
R divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.CLK 18705
= divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.CLK divider_top_3.DivideBy2_magic_0.inverter_1.OUT
= divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.CLK divider_top_3.DivideBy2_magic_0.TG_MAGIC_0.inverter_0.IN
= divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.CLK divider_top_3.DivideBy2_magic_0.TG_MAGIC_0.CLK
= divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.CLK divider_top_3.DivideBy2_magic_0.TG_MAGIC_3.inverter_0.IN
R divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.3AND_MAGIC_0.VOUT 3652
= divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.3AND_MAGIC_0.VOUT divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.NAND_MAGIC_0.B
R a_86551_n57342# 1227
R a_86100_n57342# 2772
R a_82093_n57114# 2812
C divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.IN10 2.8
R divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.IN1 5782
= divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.IN1 divider_top_3.7b_counter_new_0.mod_dff_magic_0.TSPC_MAGIC_1_0.Q
= divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.IN1 divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.B
= divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.IN1 divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.B
R a_85630_n57342# 4034
R a_85630_n56546# 6934
R a_83638_n56788# 7862
R a_77187_n57380# 1227
R a_76736_n57380# 2772
R a_72729_n57152# 2812
R divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.inverter_2_0.VIN 6276
= divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.VOUT
R a_83736_n57400# 4974
R divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a3 6113
= divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a3 divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.OR_MAGIC_0.A
= divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a3 divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.inverter_2_0.VOUT
= divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a3 divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.VOUT
C divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.IN10 2.8
R divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.IN1 5782
= divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.IN1 divider_top_3.7b_counter_new_0.mod_dff_magic_6.TSPC_MAGIC_1_0.Q
= divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.IN1 divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.B
= divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.IN1 divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.B
R a_76266_n57380# 4034
R a_76266_n56584# 6934
R a_74274_n56826# 7862
R a_68034_n57397# 1227
R a_67583_n57397# 2772
R a_63576_n57169# 2812
R divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.inverter_2_0.VIN 6276
= divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.VOUT
R a_74372_n57438# 4974
R divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a3 6113
= divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a3 divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.OR_MAGIC_0.A
= divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a3 divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.inverter_2_0.VOUT
= divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a3 divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.VOUT
C divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.IN10 2.8
R divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.IN1 5782
= divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.IN1 divider_top_3.7b_counter_new_0.mod_dff_magic_5.TSPC_MAGIC_1_0.Q
= divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.IN1 divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.B
= divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.IN1 divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.B
R a_67113_n57397# 4034
R a_67113_n56601# 6934
R a_65121_n56843# 7862
R a_59280_n57463# 1227
R a_58829_n57463# 2772
R a_54822_n57235# 2812
R divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.inverter_2_0.VIN 6276
= divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.VOUT
R a_65219_n57455# 4974
R divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a3 6113
= divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a3 divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.OR_MAGIC_0.A
= divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a3 divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.inverter_2_0.VOUT
= divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a3 divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.VOUT
C divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.IN10 2.8
R divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.IN1 5782
= divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.IN1 divider_top_3.7b_counter_new_0.mod_dff_magic_4.TSPC_MAGIC_1_0.Q
= divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.IN1 divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.B
= divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.IN1 divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.B
R a_58359_n57463# 4034
R a_58359_n56667# 6934
R a_56367_n56909# 7862
R a_50082_n57497# 1227
R a_49631_n57497# 2772
R a_45624_n57269# 2812
R divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.inverter_2_0.VIN 6276
= divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.VOUT
R a_56465_n57521# 4974
R divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a3 6113
= divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a3 divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.OR_MAGIC_0.A
= divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a3 divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.inverter_2_0.VOUT
= divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a3 divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.VOUT
C divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.IN10 2.8
R divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.IN1 5782
= divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.IN1 divider_top_3.7b_counter_new_0.mod_dff_magic_3.TSPC_MAGIC_1_0.Q
= divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.IN1 divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.B
= divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.IN1 divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.B
R a_49161_n57497# 4034
R a_49161_n56701# 6934
R a_47169_n56943# 7862
R a_41219_n57458# 1227
R a_40768_n57458# 2772
R a_36761_n57230# 2812
R divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.inverter_2_0.VIN 6276
= divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.VOUT
R a_47267_n57555# 4974
R divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a3 6113
= divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a3 divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.OR_MAGIC_0.A
= divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a3 divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.inverter_2_0.VOUT
= divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a3 divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.VOUT
C divider_top_3.7b_counter_new_0.mod_dff_magic_4.D10 11.3
R divider_top_3.7b_counter_new_0.mod_dff_magic_4.D1 8212
= divider_top_3.7b_counter_new_0.mod_dff_magic_4.D1 divider_top_3.7b_counter_new_0.mod_dff_magic_4.TSPC_MAGIC_1_0.QB
= divider_top_3.7b_counter_new_0.mod_dff_magic_4.D1 divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.B
= divider_top_3.7b_counter_new_0.mod_dff_magic_4.D1 divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.B
= divider_top_3.7b_counter_new_0.mod_dff_magic_4.D1 divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.IN1
= divider_top_3.7b_counter_new_0.mod_dff_magic_4.D1 divider_top_3.7b_counter_new_0.mod_dff_magic_4.QB
R a_58731_n57463# 5111
C divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.VOUT0 2.0
R divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.VOUT 8131
= divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.VOUT divider_top_3.7b_counter_new_0.mod_dff_magic_4.TSPC_MAGIC_1_0.CLK
= divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.VOUT divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.OR_MAGIC_0.VOUT
C divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.VOUT0 3.4
R divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.VOUT 6787
= divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.VOUT divider_top_3.7b_counter_new_0.mod_dff_magic_4.TSPC_MAGIC_1_0.D
= divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.VOUT divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.OR_MAGIC_0.VOUT
C divider_top_3.7b_counter_new_0.mod_dff_magic_3.D10 10.9
R divider_top_3.7b_counter_new_0.mod_dff_magic_3.D1 8215
= divider_top_3.7b_counter_new_0.mod_dff_magic_3.D1 divider_top_3.7b_counter_new_0.mod_dff_magic_3.TSPC_MAGIC_1_0.QB
= divider_top_3.7b_counter_new_0.mod_dff_magic_3.D1 divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.B
= divider_top_3.7b_counter_new_0.mod_dff_magic_3.D1 divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.B
= divider_top_3.7b_counter_new_0.mod_dff_magic_3.D1 divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.IN1
= divider_top_3.7b_counter_new_0.mod_dff_magic_3.D1 divider_top_3.7b_counter_new_0.mod_dff_magic_3.QB
R a_49533_n57497# 5111
C divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.VOUT0 2.0
R divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.VOUT 8131
= divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.VOUT divider_top_3.7b_counter_new_0.mod_dff_magic_3.TSPC_MAGIC_1_0.CLK
= divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.VOUT divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.OR_MAGIC_0.VOUT
C divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.VOUT0 3.4
R divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.VOUT 6787
= divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.VOUT divider_top_3.7b_counter_new_0.mod_dff_magic_3.TSPC_MAGIC_1_0.D
= divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.VOUT divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.OR_MAGIC_0.VOUT
C divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.IN10 2.8
R divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.IN1 5782
= divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.IN1 divider_top_3.7b_counter_new_0.mod_dff_magic_2.TSPC_MAGIC_1_0.Q
= divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.IN1 divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.B
= divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.IN1 divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.B
R a_40298_n57458# 4034
R a_40298_n56662# 6934
R a_38306_n56904# 7862
R a_32779_n57447# 1227
R a_32328_n57447# 2772
R a_n11726_n57683# 2812
R a_28321_n57219# 2812
R divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.inverter_2_0.VIN 6276
= divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.VOUT
R a_38404_n57516# 4974
R divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a3 6113
= divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a3 divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.OR_MAGIC_0.A
= divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a3 divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.inverter_2_0.VOUT
= divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a3 divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.VOUT
C divider_top_3.7b_counter_new_0.mod_dff_magic_2.D10 9.4
R divider_top_3.7b_counter_new_0.mod_dff_magic_2.D1 8215
= divider_top_3.7b_counter_new_0.mod_dff_magic_2.D1 divider_top_3.7b_counter_new_0.mod_dff_magic_2.TSPC_MAGIC_1_0.QB
= divider_top_3.7b_counter_new_0.mod_dff_magic_2.D1 divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.B
= divider_top_3.7b_counter_new_0.mod_dff_magic_2.D1 divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.B
= divider_top_3.7b_counter_new_0.mod_dff_magic_2.D1 divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.IN1
= divider_top_3.7b_counter_new_0.mod_dff_magic_2.D1 divider_top_3.7b_counter_new_0.mod_dff_magic_2.QB
R a_40670_n57458# 5111
C divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.VOUT0 2.0
R divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.VOUT 8131
= divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.VOUT divider_top_3.7b_counter_new_0.mod_dff_magic_2.TSPC_MAGIC_1_0.CLK
= divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.VOUT divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.OR_MAGIC_0.VOUT
C divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.VOUT0 3.4
R divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.VOUT 6787
= divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.VOUT divider_top_3.7b_counter_new_0.mod_dff_magic_2.TSPC_MAGIC_1_0.D
= divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.VOUT divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.OR_MAGIC_0.VOUT
C divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.IN10 2.8
R divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.IN1 5782
= divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.IN1 divider_top_3.7b_counter_new_0.mod_dff_magic_1.TSPC_MAGIC_1_0.Q
= divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.IN1 divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.B
= divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.IN1 divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.B
R a_31858_n57447# 4034
R a_31858_n56651# 6934
R a_29866_n56893# 7862
R divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT 7133
R divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT 7133
C divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.NAND_MAGIC_0.OUT0 2.9
R divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.NAND_MAGIC_0.OUT 10527
= divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.NAND_MAGIC_0.OUT divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_0.IN
= divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.NAND_MAGIC_0.OUT divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.D
R a_19176_n57204# 7831
R a_18866_n57204# 7828
R divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.inverter_2_0.VIN 6276
= divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.VOUT
R a_29964_n57505# 4974
R divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a3 6113
= divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a3 divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.OR_MAGIC_0.A
= divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a3 divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.inverter_2_0.VOUT
= divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a3 divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.VOUT
C divider_top_3.7b_counter_new_0.mod_dff_magic_1.D10 7.9
R divider_top_3.7b_counter_new_0.mod_dff_magic_1.D1 8216
= divider_top_3.7b_counter_new_0.mod_dff_magic_1.D1 divider_top_3.7b_counter_new_0.mod_dff_magic_1.TSPC_MAGIC_1_0.QB
= divider_top_3.7b_counter_new_0.mod_dff_magic_1.D1 divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.B
= divider_top_3.7b_counter_new_0.mod_dff_magic_1.D1 divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.B
= divider_top_3.7b_counter_new_0.mod_dff_magic_1.D1 divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.IN1
= divider_top_3.7b_counter_new_0.mod_dff_magic_1.D1 divider_top_3.7b_counter_new_0.mod_dff_magic_1.QB
R a_32230_n57447# 5111
C divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.VOUT0 2.0
R divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.VOUT 8131
= divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.VOUT divider_top_3.7b_counter_new_0.mod_dff_magic_1.TSPC_MAGIC_1_0.CLK
= divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.VOUT divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.OR_MAGIC_0.VOUT
C divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.VOUT0 3.4
R divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.VOUT 6787
= divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.VOUT divider_top_3.7b_counter_new_0.mod_dff_magic_1.TSPC_MAGIC_1_0.D
= divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.VOUT divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.OR_MAGIC_0.VOUT
C divider_top_3.7b_counter_new_0.mod_dff_magic_0.D10 10.8
R divider_top_3.7b_counter_new_0.mod_dff_magic_0.D1 8214
= divider_top_3.7b_counter_new_0.mod_dff_magic_0.D1 divider_top_3.7b_counter_new_0.mod_dff_magic_0.TSPC_MAGIC_1_0.QB
= divider_top_3.7b_counter_new_0.mod_dff_magic_0.D1 divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.B
= divider_top_3.7b_counter_new_0.mod_dff_magic_0.D1 divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.B
= divider_top_3.7b_counter_new_0.mod_dff_magic_0.D1 divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.IN1
= divider_top_3.7b_counter_new_0.mod_dff_magic_0.D1 divider_top_3.7b_counter_new_0.mod_dff_magic_0.QB
R a_86002_n57342# 5111
C divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.VOUT0 2.0
R divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.VOUT 8131
= divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.VOUT divider_top_3.7b_counter_new_0.mod_dff_magic_0.TSPC_MAGIC_1_0.CLK
= divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.VOUT divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.OR_MAGIC_0.VOUT
C divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.VOUT0 3.5
R divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.VOUT 6787
= divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.VOUT divider_top_3.7b_counter_new_0.mod_dff_magic_0.TSPC_MAGIC_1_0.D
= divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.VOUT divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.OR_MAGIC_0.VOUT
C divider_top_3.7b_counter_new_0.mod_dff_magic_6.D10 12.4
R divider_top_3.7b_counter_new_0.mod_dff_magic_6.D1 8210
= divider_top_3.7b_counter_new_0.mod_dff_magic_6.D1 divider_top_3.7b_counter_new_0.mod_dff_magic_6.TSPC_MAGIC_1_0.QB
= divider_top_3.7b_counter_new_0.mod_dff_magic_6.D1 divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.B
= divider_top_3.7b_counter_new_0.mod_dff_magic_6.D1 divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.B
= divider_top_3.7b_counter_new_0.mod_dff_magic_6.D1 divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.IN1
= divider_top_3.7b_counter_new_0.mod_dff_magic_6.D1 divider_top_3.7b_counter_new_0.mod_dff_magic_6.QB
R a_76638_n57380# 5111
C divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.VOUT0 2.0
R divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.VOUT 8131
= divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.VOUT divider_top_3.7b_counter_new_0.mod_dff_magic_6.TSPC_MAGIC_1_0.CLK
= divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.VOUT divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.OR_MAGIC_0.VOUT
C divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.VOUT0 3.5
R divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.VOUT 6787
= divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.VOUT divider_top_3.7b_counter_new_0.mod_dff_magic_6.TSPC_MAGIC_1_0.D
= divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.VOUT divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.OR_MAGIC_0.VOUT
C divider_top_3.7b_counter_new_0.mod_dff_magic_5.D10 10.0
R divider_top_3.7b_counter_new_0.mod_dff_magic_5.D1 8213
= divider_top_3.7b_counter_new_0.mod_dff_magic_5.D1 divider_top_3.7b_counter_new_0.mod_dff_magic_5.TSPC_MAGIC_1_0.QB
= divider_top_3.7b_counter_new_0.mod_dff_magic_5.D1 divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.B
= divider_top_3.7b_counter_new_0.mod_dff_magic_5.D1 divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.B
= divider_top_3.7b_counter_new_0.mod_dff_magic_5.D1 divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.IN1
= divider_top_3.7b_counter_new_0.mod_dff_magic_5.D1 divider_top_3.7b_counter_new_0.mod_dff_magic_5.QB
R a_67485_n57397# 5111
C divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.VOUT0 2.0
R divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.VOUT 8131
= divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.VOUT divider_top_3.7b_counter_new_0.mod_dff_magic_5.TSPC_MAGIC_1_0.CLK
= divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.VOUT divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.OR_MAGIC_0.VOUT
C divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.VOUT0 3.5
R divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.VOUT 6787
= divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.VOUT divider_top_3.7b_counter_new_0.mod_dff_magic_5.TSPC_MAGIC_1_0.D
= divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.VOUT divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.OR_MAGIC_0.VOUT
R divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.inverter_0.OUT 7133
R divider_top_3.MUX_1_1.AND_1_1.inverter_2_0.VIN 6276
= divider_top_3.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_3.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.VOUT
R divider_top_3.MUX_1_1.a1 7189
= divider_top_3.MUX_1_1.a1 divider_top_3.MUX_1_1.inverter_1_0.VOUT
= divider_top_3.MUX_1_1.a1 divider_top_3.MUX_1_1.AND_1_1.A
C divider_top_3.DivideBy2_magic_0.Q0 3.2
R divider_top_3.DivideBy2_magic_0.Q 11236
= divider_top_3.DivideBy2_magic_0.Q divider_top_3.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.B
= divider_top_3.DivideBy2_magic_0.Q divider_top_3.MUX_1_1.AND_1_1.B
= divider_top_3.DivideBy2_magic_0.Q divider_top_3.MUX_1_1.IN1
= divider_top_3.DivideBy2_magic_0.Q divider_top_3.DivideBy2_magic_0.inverter_3.OUT
= divider_top_3.DivideBy2_magic_0.Q divider_top_3.DivideBy2_magic_0.inverter_4.IN
R divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.IN 11301
= divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.IN divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.inverter_2.OUT
R divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.inverter_0.OUT 7133
R divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.IN 11339
= divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.IN divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.inverter_4.OUT
R divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a4 6091
= divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a4 divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.OR_MAGIC_0.B
= divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a4 divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.inverter_2_0.VOUT
= divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a4 divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.VOUT
R divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a4 6091
= divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a4 divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.OR_MAGIC_0.B
= divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a4 divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.inverter_2_0.VOUT
= divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a4 divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.VOUT
R divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.inverter_2_0.VIN 6276
= divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.VOUT
R divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a4 6091
= divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a4 divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.OR_MAGIC_0.B
= divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a4 divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.inverter_2_0.VOUT
= divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a4 divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.VOUT
R divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.inverter_2_0.VIN 6276
= divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.VOUT
R divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a4 6091
= divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a4 divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.OR_MAGIC_0.B
= divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a4 divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.inverter_2_0.VOUT
= divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a4 divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.VOUT
R a_73728_n55178# 2812
R divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.inverter_2_0.VIN 6276
= divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.VOUT
R divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a4 6091
= divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a4 divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.OR_MAGIC_0.B
= divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a4 divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.inverter_2_0.VOUT
= divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a4 divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.VOUT
C divider_top_3.7b_counter_new_0.LD20 53.2
R divider_top_3.7b_counter_new_0.LD2 43834
= divider_top_3.7b_counter_new_0.LD2 divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.inverter_1_0.VIN
= divider_top_3.7b_counter_new_0.LD2 divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.A
= divider_top_3.7b_counter_new_0.LD2 divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.SEL
= divider_top_3.7b_counter_new_0.LD2 divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.inverter_1_0.VIN
= divider_top_3.7b_counter_new_0.LD2 divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.A
= divider_top_3.7b_counter_new_0.LD2 divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.SEL
= divider_top_3.7b_counter_new_0.LD2 divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.inverter_1_0.VIN
= divider_top_3.7b_counter_new_0.LD2 divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.A
= divider_top_3.7b_counter_new_0.LD2 divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.SEL
= divider_top_3.7b_counter_new_0.LD2 divider_top_3.7b_counter_new_0.mod_dff_magic_0.LD
= divider_top_3.7b_counter_new_0.LD2 divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.inverter_1_0.VIN
= divider_top_3.7b_counter_new_0.LD2 divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.A
= divider_top_3.7b_counter_new_0.LD2 divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.SEL
= divider_top_3.7b_counter_new_0.LD2 divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.inverter_1_0.VIN
= divider_top_3.7b_counter_new_0.LD2 divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.A
= divider_top_3.7b_counter_new_0.LD2 divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.SEL
= divider_top_3.7b_counter_new_0.LD2 divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.inverter_1_0.VIN
= divider_top_3.7b_counter_new_0.LD2 divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.A
= divider_top_3.7b_counter_new_0.LD2 divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.SEL
= divider_top_3.7b_counter_new_0.LD2 divider_top_3.7b_counter_new_0.mod_dff_magic_5.LD
= divider_top_3.7b_counter_new_0.LD2 divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.LD2
R divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.inverter_2_0.VIN 6276
= divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.VOUT
R divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a4 6091
= divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a4 divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.OR_MAGIC_0.B
= divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a4 divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.inverter_2_0.VOUT
= divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a4 divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.VOUT
C divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.3_INPUT_NOR_MAG_0.VOUT0 2.7
R divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.3_INPUT_NOR_MAG_0.VOUT 6523
= divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.3_INPUT_NOR_MAG_0.VOUT divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.3AND_MAGIC_0.C
R a_7466_n56362# 1375
R a_7052_n56362# 1668
R divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.IN 11339
= divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.IN divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.inverter_4.OUT
R divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT 15252
= divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.inverter_3.IN
= divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.OUT
R divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.inverter_2_0.VIN 6276
= divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.VOUT
R divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a4 6091
= divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a4 divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.OR_MAGIC_0.B
= divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a4 divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.inverter_2_0.VOUT
= divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a4 divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.VOUT
C divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN0 4.8
R divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN 14455
= divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.inverter_3.OUT
= divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.inverter_4.IN
= divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.Q
= divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.NAND_MAGIC_0.A
C divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK0 5.9
R divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK 18705
= divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.inverter_1.OUT
= divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.IN
= divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_0.CLK
= divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.IN
R divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT 7133
R divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.IN 11301
= divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.IN divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.inverter_2.OUT
R divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT 15247
= divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.inverter_0.IN
= divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_0.OUT
C divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN0 2.1
R divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN 14988
= divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.inverter_0.OUT
= divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.inverter_2.IN
R divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT 7133
R a_6161_n56453# 2991
R a_5852_n56453# 3023
C divider_top_3.7b_counter_new_0.LD10 56.1
R divider_top_3.7b_counter_new_0.LD1 64710
= divider_top_3.7b_counter_new_0.LD1 divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.inverter_1_0.VIN
= divider_top_3.7b_counter_new_0.LD1 divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.A
= divider_top_3.7b_counter_new_0.LD1 divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.SEL
= divider_top_3.7b_counter_new_0.LD1 divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.inverter_1_0.VIN
= divider_top_3.7b_counter_new_0.LD1 divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.A
= divider_top_3.7b_counter_new_0.LD1 divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.SEL
= divider_top_3.7b_counter_new_0.LD1 divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.inverter_1_0.VIN
= divider_top_3.7b_counter_new_0.LD1 divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.A
= divider_top_3.7b_counter_new_0.LD1 divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.SEL
= divider_top_3.7b_counter_new_0.LD1 divider_top_3.7b_counter_new_0.mod_dff_magic_3.LD
= divider_top_3.7b_counter_new_0.LD1 divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.inverter_1_0.VIN
= divider_top_3.7b_counter_new_0.LD1 divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.A
= divider_top_3.7b_counter_new_0.LD1 divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.SEL
= divider_top_3.7b_counter_new_0.LD1 divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.inverter_1_0.VIN
= divider_top_3.7b_counter_new_0.LD1 divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.A
= divider_top_3.7b_counter_new_0.LD1 divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.SEL
= divider_top_3.7b_counter_new_0.LD1 divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.inverter_1_0.VIN
= divider_top_3.7b_counter_new_0.LD1 divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.A
= divider_top_3.7b_counter_new_0.LD1 divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.SEL
= divider_top_3.7b_counter_new_0.LD1 divider_top_3.7b_counter_new_0.mod_dff_magic_4.LD
= divider_top_3.7b_counter_new_0.LD1 divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.inverter_1_0.VIN
= divider_top_3.7b_counter_new_0.LD1 divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.A
= divider_top_3.7b_counter_new_0.LD1 divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.SEL
= divider_top_3.7b_counter_new_0.LD1 divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.inverter_1_0.VIN
= divider_top_3.7b_counter_new_0.LD1 divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.A
= divider_top_3.7b_counter_new_0.LD1 divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.SEL
= divider_top_3.7b_counter_new_0.LD1 divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.inverter_1_0.VIN
= divider_top_3.7b_counter_new_0.LD1 divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.A
= divider_top_3.7b_counter_new_0.LD1 divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.SEL
= divider_top_3.7b_counter_new_0.LD1 divider_top_3.7b_counter_new_0.mod_dff_magic_6.LD
= divider_top_3.7b_counter_new_0.LD1 divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.LD1
R a_46623_n55295# 2812
R a_55821_n55261# 2812
R divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a1 7189
= divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a1 divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.inverter_1_0.VOUT
= divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a1 divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.A
R divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a1 7189
= divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a1 divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.inverter_1_0.VOUT
= divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a1 divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.A
R divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.inverter_2_0.VIN 6276
= divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.VOUT
R a_7270_n55756# 3731
R a_4424_n56407# 2812
R a_1199_n56462# 2991
R a_890_n56462# 3023
R a_n16715_n56707# 2812
R a_2819_n56405# 2812
R a_6954_n55756# 3798
C divider_top_3.Q30 27.6
R divider_top_3.Q3 17528
= divider_top_3.Q3 divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.OR_MAGIC_0.VOUT
= divider_top_3.Q3 divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.VOUT
= divider_top_3.Q3 divider_top_3.7b_counter_new_0.mod_dff_magic_3.Q
= divider_top_3.Q3 divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.B
= divider_top_3.Q3 divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.B
= divider_top_3.Q3 divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.IN1
= divider_top_3.Q3 divider_top_3.7b_counter_new_0.mod_dff_magic_4.CLK
= divider_top_3.Q3 divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.3_INPUT_NOR_MAG_0.C
= divider_top_3.Q3 divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.Q3
= divider_top_3.Q3 divider_top_3.7b_counter_new_0.Q3
= divider_top_3.Q3 divider_top_3.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_6.A
= divider_top_3.Q3 divider_top_3.divider_magic_0/P3_Gen_magic_0.Q3
= divider_top_3.Q3 divider_top_3.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_6.A
= divider_top_3.Q3 divider_top_3.divider_magic_0/P2_Gen_magic_0.Q3
R a_7714_n55994# 2999
R a_6965_n55964# 3006
R divider_top_3.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.C 6486
= divider_top_3.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.C divider_top_3.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_6.OUT
R a_5301_n55815# 7248
R divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT 6276
= divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_1.inverter_2_0.VIN
R divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT 6276
= divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_0.inverter_2_0.VIN
C divider_top_3.divider_magic_0/P3_Gen_magic_0.3_in_and_out_p30 2.7
R divider_top_3.divider_magic_0/P3_Gen_magic_0.3_in_and_out_p3 4141
= divider_top_3.divider_magic_0/P3_Gen_magic_0.3_in_and_out_p3 divider_top_3.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_0.C
= divider_top_3.divider_magic_0/P3_Gen_magic_0.3_in_and_out_p3 divider_top_3.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.VOUT
R divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_1.VOUT 5675
= divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_1.VOUT divider_top_3.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_0.B
= divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_1.VOUT divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_1.inverter_2_0.VOUT
R divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_0.VOUT 6005
= divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_0.VOUT divider_top_3.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_0.A
= divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_0.VOUT divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_0.inverter_2_0.VOUT
R a_339_n55824# 7248
R divider_top_3.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_0.VOUT 7997
= divider_top_3.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_0.VOUT divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_0.IN
= divider_top_3.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_0.VOUT divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.D
R divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_0.inverter_0.OUT 7133
C divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN0 2.1
R divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN 14988
= divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.inverter_0.OUT
= divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.inverter_2.IN
R divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT 15247
= divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.inverter_0.IN
= divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_0.OUT
C divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK0 6.8
R divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK 18805
= divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.inverter_1.OUT
= divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.inverter_0.IN
= divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.CLK
= divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.inverter_0.IN
R divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.inverter_0.OUT 7133
R a_n11180_n56335# 7862
R a_n19209_n56730# 3023
R a_n19519_n56729# 2991
R a_n21292_n56754# 2812
R divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT 15252
= divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.inverter_3.IN
= divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.OUT
R divider_top_3.MUX_1_2.AND_1_1.inverter_2_0.VIN 6276
= divider_top_3.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_3.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.VOUT
R divider_top_3.MUX_1_2.a1 7189
= divider_top_3.MUX_1_2.a1 divider_top_3.MUX_1_2.inverter_1_0.VOUT
= divider_top_3.MUX_1_2.a1 divider_top_3.MUX_1_2.AND_1_1.A
C divider_top_3.MUX_1_0.VOUT0 5.6
R divider_top_3.MUX_1_0.VOUT 5646
= divider_top_3.MUX_1_0.VOUT divider_top_3.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.B
= divider_top_3.MUX_1_0.VOUT divider_top_3.MUX_1_2.AND_1_1.B
= divider_top_3.MUX_1_0.VOUT divider_top_3.MUX_1_2.IN1
= divider_top_3.MUX_1_0.VOUT divider_top_3.MUX_1_0.OR_MAGIC_0.VOUT
C a_n28666_n58622#0 4.2
R a_n28666_n58622# 21800
R divider_top_3.AND_1_0.inverter_2_0.VIN 6276
= divider_top_3.AND_1_0.inverter_2_0.VIN divider_top_3.AND_1_0.NAND_MAGIC_1_0.VOUT
R a_n19421_n56022# 7248
R divider_top_3.AND_1_0.VOUT 5897
= divider_top_3.AND_1_0.VOUT divider_top_3.3AND_MAGIC_1.C
= divider_top_3.AND_1_0.VOUT divider_top_3.AND_1_0.inverter_2_0.VOUT
R a_37760_n55256# 2812
R a_64575_n55195# 2812
R divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a1 7189
= divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a1 divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.inverter_1_0.VOUT
= divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a1 divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.A
R divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.inverter_2_0.VIN 6276
= divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.VOUT
C divider_top_3.MUX_1_0.IN10 10.0
R divider_top_3.MUX_1_0.IN1 6882
= divider_top_3.MUX_1_0.IN1 divider_top_3.MUX_1_1.OR_MAGIC_0.VOUT
= divider_top_3.MUX_1_0.IN1 divider_top_3.MUX_1_1.VOUT
= divider_top_3.MUX_1_0.IN1 divider_top_3.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.B
= divider_top_3.MUX_1_0.IN1 divider_top_3.MUX_1_0.AND_1_1.B
R divider_top_3.MUX_1_1.AND_1_0.inverter_2_0.VIN 6276
= divider_top_3.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_3.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.VOUT
R a_n12725_n55709# 2812
C divider_top_3.7b_counter_new_0.LD30 25.0
R divider_top_3.7b_counter_new_0.LD3 44774
= divider_top_3.7b_counter_new_0.LD3 divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.inverter_1_0.VIN
= divider_top_3.7b_counter_new_0.LD3 divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.A
= divider_top_3.7b_counter_new_0.LD3 divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.SEL
= divider_top_3.7b_counter_new_0.LD3 divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.inverter_1_0.VIN
= divider_top_3.7b_counter_new_0.LD3 divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.A
= divider_top_3.7b_counter_new_0.LD3 divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.SEL
= divider_top_3.7b_counter_new_0.LD3 divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.inverter_1_0.VIN
= divider_top_3.7b_counter_new_0.LD3 divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.A
= divider_top_3.7b_counter_new_0.LD3 divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.SEL
= divider_top_3.7b_counter_new_0.LD3 divider_top_3.7b_counter_new_0.mod_dff_magic_1.LD
= divider_top_3.7b_counter_new_0.LD3 divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.inverter_1_0.VIN
= divider_top_3.7b_counter_new_0.LD3 divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.A
= divider_top_3.7b_counter_new_0.LD3 divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.SEL
= divider_top_3.7b_counter_new_0.LD3 divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.inverter_1_0.VIN
= divider_top_3.7b_counter_new_0.LD3 divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.A
= divider_top_3.7b_counter_new_0.LD3 divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.SEL
= divider_top_3.7b_counter_new_0.LD3 divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.inverter_1_0.VIN
= divider_top_3.7b_counter_new_0.LD3 divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.A
= divider_top_3.7b_counter_new_0.LD3 divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.SEL
= divider_top_3.7b_counter_new_0.LD3 divider_top_3.7b_counter_new_0.mod_dff_magic_2.LD
= divider_top_3.7b_counter_new_0.LD3 divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.LD3
R a_n11082_n55423# 4974
R divider_top_3.MUX_1_1.a3 6113
= divider_top_3.MUX_1_1.a3 divider_top_3.MUX_1_1.OR_MAGIC_0.A
= divider_top_3.MUX_1_1.a3 divider_top_3.MUX_1_1.AND_1_0.inverter_2_0.VOUT
= divider_top_3.MUX_1_1.a3 divider_top_3.MUX_1_1.AND_1_0.VOUT
R divider_top_3.MUX_1_1.a4 6091
= divider_top_3.MUX_1_1.a4 divider_top_3.MUX_1_1.OR_MAGIC_0.B
= divider_top_3.MUX_1_1.a4 divider_top_3.MUX_1_1.AND_1_1.inverter_2_0.VOUT
= divider_top_3.MUX_1_1.a4 divider_top_3.MUX_1_1.AND_1_1.VOUT
R a_29320_n55245# 2812
R a_83092_n55140# 2812
R divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a1 7189
= divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a1 divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.inverter_1_0.VOUT
= divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a1 divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.A
R divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a1 7189
= divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a1 divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.inverter_1_0.VOUT
= divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a1 divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.A
R divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a1 7189
= divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a1 divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.inverter_1_0.VOUT
= divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a1 divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.A
R divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a1 7189
= divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a1 divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.inverter_1_0.VOUT
= divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a1 divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.A
R a_n16169_n55359# 7862
R a_7456_n54111# 1375
R a_7042_n54111# 1668
R a_4456_n54111# 1375
R a_4042_n54111# 1668
R a_1956_n54111# 1375
R a_1542_n54111# 1668
R a_n544_n54111# 1375
R a_n958_n54111# 1668
R a_n3044_n54111# 1375
R a_n3458_n54111# 1668
R a_n5544_n54111# 1375
R a_n5958_n54111# 1668
R divider_top_3.DivideBy2_magic_1.TG_MAGIC_0.inverter_0.OUT 7133
R divider_top_3.DivideBy2_magic_1.TG_MAGIC_2.inverter_0.OUT 7133
C divider_top_3.OUT10 15.1
R divider_top_3.OUT1 7837
= divider_top_3.OUT1 Tapered_Buffer_mag_7.IN
= divider_top_3.OUT1 divider_top_3.MUX_1_2.OR_MAGIC_0.VOUT
= divider_top_3.OUT1 divider_top_3.MUX_1_2.VOUT
R divider_top_3.MUX_1_2.AND_1_0.inverter_2_0.VIN 6276
= divider_top_3.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_3.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.VOUT
R a_n19350_n54845# 2812
R a_n17714_n54733# 2812
C divider_top_3.MUX_1_2.SEL0 2.1
R divider_top_3.MUX_1_2.SEL 7858
= divider_top_3.MUX_1_2.SEL divider_top_3.3AND_MAGIC_1.VOUT
= divider_top_3.MUX_1_2.SEL divider_top_3.MUX_1_2.inverter_1_0.VIN
= divider_top_3.MUX_1_2.SEL divider_top_3.MUX_1_2.AND_1_0.A
R a_n21039_n54794# 3023
R a_n21349_n54793# 2991
R a_n16071_n54447# 4974
R divider_top_3.MUX_1_2.a3 6113
= divider_top_3.MUX_1_2.a3 divider_top_3.MUX_1_2.OR_MAGIC_0.A
= divider_top_3.MUX_1_2.a3 divider_top_3.MUX_1_2.AND_1_0.inverter_2_0.VOUT
= divider_top_3.MUX_1_2.a3 divider_top_3.MUX_1_2.AND_1_0.VOUT
R divider_top_3.MUX_1_2.a4 6091
= divider_top_3.MUX_1_2.a4 divider_top_3.MUX_1_2.OR_MAGIC_0.B
= divider_top_3.MUX_1_2.a4 divider_top_3.MUX_1_2.AND_1_1.inverter_2_0.VOUT
= divider_top_3.MUX_1_2.a4 divider_top_3.MUX_1_2.AND_1_1.VOUT
C divider_top_3.AND_1_1.VOUT0 2.1
R divider_top_3.AND_1_1.VOUT 5603
= divider_top_3.AND_1_1.VOUT divider_top_3.3AND_MAGIC_1.B
= divider_top_3.AND_1_1.VOUT divider_top_3.AND_1_1.inverter_2_0.VOUT
R divider_top_3.AND_1_1.inverter_2_0.VIN 6276
= divider_top_3.AND_1_1.inverter_2_0.VIN divider_top_3.AND_1_1.NAND_MAGIC_1_0.VOUT
R divider_top_3.3AND_MAGIC_1.A 4185
= divider_top_3.3AND_MAGIC_1.A divider_top_3.3AND_MAGIC_2.VOUT
R a_n21251_n54086# 7248
R a_7260_n53505# 3731
R divider_top_3.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.A 7551
= divider_top_3.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.A divider_top_3.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_1.OUT
R a_6944_n53505# 3798
R a_4260_n53505# 3731
C divider_top_3.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.B0 2.6
R divider_top_3.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.B 8161
= divider_top_3.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.B divider_top_3.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_2.OUT
R a_3944_n53505# 3798
R a_1760_n53505# 3731
C divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_1.A0 2.9
R divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_1.A 8555
= divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_1.A divider_top_3.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_3.OUT
R a_1444_n53505# 3798
R a_n740_n53505# 3731
C divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_1.B0 3.8
R divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_1.B 9266
= divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_1.B divider_top_3.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_4.OUT
= divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_1.B divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.B
R a_n1056_n53505# 3798
R a_n3240_n53505# 3731
C divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_0.A0 2.2
R divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_0.A 7214
= divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_0.A divider_top_3.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_0.OUT
R a_n3556_n53505# 3798
R a_n5740_n53505# 3731
C divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_0.B0 2.4
R divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_0.B 7356
= divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_0.B divider_top_3.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_5.OUT
= divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_0.B divider_top_3.divider_magic_0/P3_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.B
R a_n6056_n53505# 3798
C divider_top_3.Q10 24.6
R divider_top_3.Q1 16602
= divider_top_3.Q1 divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.OR_MAGIC_0.VOUT
= divider_top_3.Q1 divider_top_3.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.VOUT
= divider_top_3.Q1 divider_top_3.7b_counter_new_0.mod_dff_magic_1.Q
= divider_top_3.Q1 divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.B
= divider_top_3.Q1 divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.B
= divider_top_3.Q1 divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.IN1
= divider_top_3.Q1 divider_top_3.7b_counter_new_0.mod_dff_magic_2.CLK
= divider_top_3.Q1 divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.3_INPUT_NOR_MAG_0.A
= divider_top_3.Q1 divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.Q1
= divider_top_3.Q1 divider_top_3.7b_counter_new_0.Q1
= divider_top_3.Q1 divider_top_3.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_1.A
= divider_top_3.Q1 divider_top_3.divider_magic_0/P3_Gen_magic_0.Q1
= divider_top_3.Q1 divider_top_3.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_1.A
= divider_top_3.Q1 divider_top_3.divider_magic_0/P2_Gen_magic_0.Q1
R a_7704_n53743# 2999
R a_6955_n53713# 3006
C divider_top_3.Q20 26.3
R divider_top_3.Q2 16545
= divider_top_3.Q2 divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.OR_MAGIC_0.VOUT
= divider_top_3.Q2 divider_top_3.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.VOUT
= divider_top_3.Q2 divider_top_3.7b_counter_new_0.mod_dff_magic_2.Q
= divider_top_3.Q2 divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.B
= divider_top_3.Q2 divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.B
= divider_top_3.Q2 divider_top_3.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.IN1
= divider_top_3.Q2 divider_top_3.7b_counter_new_0.mod_dff_magic_3.CLK
= divider_top_3.Q2 divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.3_INPUT_NOR_MAG_0.B
= divider_top_3.Q2 divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.Q2
= divider_top_3.Q2 divider_top_3.7b_counter_new_0.Q2
= divider_top_3.Q2 divider_top_3.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_2.A
= divider_top_3.Q2 divider_top_3.divider_magic_0/P3_Gen_magic_0.Q2
= divider_top_3.Q2 divider_top_3.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_2.A
= divider_top_3.Q2 divider_top_3.divider_magic_0/P2_Gen_magic_0.Q2
R a_4704_n53743# 2999
R a_3955_n53713# 3006
C divider_top_3.Q40 43.7
R divider_top_3.Q4 15361
= divider_top_3.Q4 divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.OR_MAGIC_0.VOUT
= divider_top_3.Q4 divider_top_3.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.VOUT
= divider_top_3.Q4 divider_top_3.7b_counter_new_0.mod_dff_magic_4.Q
= divider_top_3.Q4 divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.B
= divider_top_3.Q4 divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.B
= divider_top_3.Q4 divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.IN1
= divider_top_3.Q4 divider_top_3.7b_counter_new_0.mod_dff_magic_5.CLK
= divider_top_3.Q4 divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.NOR_MAGIC_0.A
= divider_top_3.Q4 divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.Q4
= divider_top_3.Q4 divider_top_3.7b_counter_new_0.Q4
= divider_top_3.Q4 divider_top_3.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_3.A
= divider_top_3.Q4 divider_top_3.divider_magic_0/P3_Gen_magic_0.Q4
= divider_top_3.Q4 divider_top_3.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_3.A
= divider_top_3.Q4 divider_top_3.divider_magic_0/P2_Gen_magic_0.Q4
R a_2204_n53743# 2999
R a_1455_n53713# 3006
C divider_top_3.Q50 45.5
R divider_top_3.Q5 15670
= divider_top_3.Q5 divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.OR_MAGIC_0.VOUT
= divider_top_3.Q5 divider_top_3.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.VOUT
= divider_top_3.Q5 divider_top_3.7b_counter_new_0.mod_dff_magic_5.Q
= divider_top_3.Q5 divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.B
= divider_top_3.Q5 divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.B
= divider_top_3.Q5 divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.IN1
= divider_top_3.Q5 divider_top_3.7b_counter_new_0.mod_dff_magic_6.CLK
= divider_top_3.Q5 divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.NOR_MAGIC_0.B
= divider_top_3.Q5 divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.Q5
= divider_top_3.Q5 divider_top_3.7b_counter_new_0.Q5
= divider_top_3.Q5 divider_top_3.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_4.A
= divider_top_3.Q5 divider_top_3.divider_magic_0/P3_Gen_magic_0.Q5
= divider_top_3.Q5 divider_top_3.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_4.A
= divider_top_3.Q5 divider_top_3.divider_magic_0/P2_Gen_magic_0.Q5
R a_n296_n53743# 2999
R a_n1045_n53713# 3006
C divider_top_3.Q60 61.3
R divider_top_3.Q6 15796
= divider_top_3.Q6 divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.B
= divider_top_3.Q6 divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.B
= divider_top_3.Q6 divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.IN1
= divider_top_3.Q6 divider_top_3.7b_counter_new_0.mod_dff_magic_0.CLK
= divider_top_3.Q6 divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.OR_MAGIC_0.VOUT
= divider_top_3.Q6 divider_top_3.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.VOUT
= divider_top_3.Q6 divider_top_3.7b_counter_new_0.mod_dff_magic_6.Q
= divider_top_3.Q6 divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.NOR_MAGIC_1.A
= divider_top_3.Q6 divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.Q6
= divider_top_3.Q6 divider_top_3.7b_counter_new_0.Q6
= divider_top_3.Q6 divider_top_3.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_0.A
= divider_top_3.Q6 divider_top_3.divider_magic_0/P3_Gen_magic_0.Q6
= divider_top_3.Q6 divider_top_3.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_0.A
= divider_top_3.Q6 divider_top_3.divider_magic_0/P2_Gen_magic_0.Q6
R a_n2796_n53743# 2999
R a_n3545_n53713# 3006
C divider_top_3.Q70 74.3
R divider_top_3.Q7 13392
= divider_top_3.Q7 divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.OR_MAGIC_0.VOUT
= divider_top_3.Q7 divider_top_3.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.VOUT
= divider_top_3.Q7 divider_top_3.7b_counter_new_0.mod_dff_magic_0.Q
= divider_top_3.Q7 divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.NOR_MAGIC_1.B
= divider_top_3.Q7 divider_top_3.7b_counter_new_0.LD_GEN_MAGIC_0.Q7
= divider_top_3.Q7 divider_top_3.7b_counter_new_0.Q7
= divider_top_3.Q7 divider_top_3.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_5.A
= divider_top_3.Q7 divider_top_3.divider_magic_0/P3_Gen_magic_0.Q7
= divider_top_3.Q7 divider_top_3.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_5.A
= divider_top_3.Q7 divider_top_3.divider_magic_0/P2_Gen_magic_0.Q7
R a_n5296_n53743# 2999
C divider_top_3.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_5.B0 2.4
R divider_top_3.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_5.B 8331
= divider_top_3.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_5.B divider_top_3.divider_magic_0/P3_Gen_magic_0.inverter_0.OUT
R a_n6045_n53713# 3006
R a_n7274_n53709# 7862
R divider_top_3.DivideBy2_magic_1.TG_MAGIC_1.OUT 15247
= divider_top_3.DivideBy2_magic_1.TG_MAGIC_1.OUT divider_top_3.DivideBy2_magic_1.inverter_0.IN
= divider_top_3.DivideBy2_magic_1.TG_MAGIC_1.OUT divider_top_3.DivideBy2_magic_1.TG_MAGIC_0.OUT
C divider_top_3.P30 3.2
R divider_top_3.P3 12345
= divider_top_3.P3 divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.inverter_3.OUT
= divider_top_3.P3 divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.inverter_4.IN
= divider_top_3.P3 divider_top_3.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.Q
= divider_top_3.P3 divider_top_3.divider_magic_0/P3_Gen_magic_0.P3
= divider_top_3.P3 divider_top_3.OR_MAGIC_0.B
C divider_top_3.P00 21.4
R divider_top_3.P0 20133
= divider_top_3.P0 divider_top_3.DFF_MAG_0.inverter_3.OUT
= divider_top_3.P0 divider_top_3.DFF_MAG_0.inverter_4.IN
= divider_top_3.P0 divider_top_3.DFF_MAG_0.Q
= divider_top_3.P0 divider_top_3.OR_MAGIC_0.A
= divider_top_3.P0 divider_top_3.OR_MAGIC_1.A
= divider_top_3.P0 divider_top_3.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.B
= divider_top_3.P0 divider_top_3.MUX_1_0.AND_1_0.B
= divider_top_3.P0 divider_top_3.MUX_1_0.IN2
R a_n7428_n53983# 4974
R divider_top_3.DivideBy2_magic_1.TG_MAGIC_1.inverter_0.OUT 7133
R divider_top_3.DivideBy2_magic_1.TG_MAGIC_1.IN 11301
= divider_top_3.DivideBy2_magic_1.TG_MAGIC_1.IN divider_top_3.DivideBy2_magic_1.inverter_2.OUT
C divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.OUT0 2.9
R divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.OUT 21754
= divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_3.DivideBy2_magic_1.inverter_3.IN
= divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_3.DivideBy2_magic_1.TG_MAGIC_2.OUT
= divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_3.DivideBy2_magic_1.TG_MAGIC_0.IN
C divider_top_3.DivideBy2_magic_1.CLK0 8.5
R divider_top_3.DivideBy2_magic_1.CLK 21041
= divider_top_3.DivideBy2_magic_1.CLK divider_top_3.OR_MAGIC_0.VOUT
= divider_top_3.DivideBy2_magic_1.CLK divider_top_3.DivideBy2_magic_1.TG_MAGIC_2.inverter_0.IN
= divider_top_3.DivideBy2_magic_1.CLK divider_top_3.DivideBy2_magic_1.TG_MAGIC_2.CLK
= divider_top_3.DivideBy2_magic_1.CLK divider_top_3.DivideBy2_magic_1.inverter_1.IN
= divider_top_3.DivideBy2_magic_1.CLK divider_top_3.DivideBy2_magic_1.TG_MAGIC_1.inverter_0.IN
= divider_top_3.DivideBy2_magic_1.CLK divider_top_3.DivideBy2_magic_1.TG_MAGIC_1.CLK
C divider_top_3.DivideBy2_magic_1.inverter_2.IN0 2.1
R divider_top_3.DivideBy2_magic_1.inverter_2.IN 14988
= divider_top_3.DivideBy2_magic_1.inverter_2.IN divider_top_3.DivideBy2_magic_1.TG_MAGIC_2.IN
= divider_top_3.DivideBy2_magic_1.inverter_2.IN divider_top_3.DivideBy2_magic_1.inverter_0.OUT
R divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.inverter_0.OUT 7133
R divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.IN 11339
= divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.IN divider_top_3.DivideBy2_magic_1.inverter_4.OUT
C divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.CLK0 6.0
R divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.CLK 18705
= divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.CLK divider_top_3.DivideBy2_magic_1.inverter_1.OUT
= divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.CLK divider_top_3.DivideBy2_magic_1.TG_MAGIC_0.inverter_0.IN
= divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.CLK divider_top_3.DivideBy2_magic_1.TG_MAGIC_0.CLK
= divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.CLK divider_top_3.DivideBy2_magic_1.TG_MAGIC_3.inverter_0.IN
C divider_top_3.MUX_1_1.IN20 3.5
R divider_top_3.MUX_1_1.IN2 11243
= divider_top_3.MUX_1_1.IN2 divider_top_3.DivideBy2_magic_1.inverter_3.OUT
= divider_top_3.MUX_1_1.IN2 divider_top_3.DivideBy2_magic_1.inverter_4.IN
= divider_top_3.MUX_1_1.IN2 divider_top_3.DivideBy2_magic_1.Q
= divider_top_3.MUX_1_1.IN2 divider_top_3.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.B
= divider_top_3.MUX_1_1.IN2 divider_top_3.MUX_1_1.AND_1_0.B
C a_n28666_n57678#0 8.5
R a_n28666_n57678# 43847
R a_6557_n43932# 3731
R a_6241_n43932# 3798
R a_3557_n43932# 3731
R a_3241_n43932# 3798
R a_1057_n43932# 3731
R a_741_n43932# 3798
R a_n1443_n43932# 3731
R a_n1759_n43932# 3798
R a_n3943_n43932# 3731
R a_n4259_n43932# 3798
R a_n6443_n43932# 3731
R a_n6759_n43932# 3798
R divider_top_1.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT 7133
R divider_top_1.DFF_MAG_0.TG_MAGIC_3.IN 11339
= divider_top_1.DFF_MAG_0.TG_MAGIC_3.IN divider_top_1.DFF_MAG_0.inverter_4.OUT
R divider_top_1.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT 7133
R divider_top_1.DFF_MAG_0.TG_MAGIC_1.IN 11301
= divider_top_1.DFF_MAG_0.TG_MAGIC_1.IN divider_top_1.DFF_MAG_0.inverter_2.OUT
R a_6753_n43326# 1375
R a_6339_n43326# 1668
R a_3753_n43326# 1375
R a_3339_n43326# 1668
R a_1253_n43326# 1375
R a_839_n43326# 1668
R a_n1247_n43326# 1375
R a_n1661_n43326# 1668
R a_n3747_n43326# 1375
R a_n4161_n43326# 1668
R a_n6247_n43326# 1375
R a_n6661_n43326# 1668
R a_n17418_n43596# 2812
R a_7001_n43548# 2999
R a_6252_n43578# 3006
R a_4001_n43548# 2999
R a_3252_n43578# 3006
R a_1501_n43548# 2999
R a_752_n43578# 3006
R a_n999_n43548# 2999
R a_n1748_n43578# 3006
R a_n3499_n43548# 2999
R a_n4248_n43578# 3006
R a_n5999_n43548# 2999
R a_n6748_n43578# 3006
R a_85050_n42487# 2812
R a_86595_n42161# 7862
R a_75686_n42525# 2812
R a_81382_n42456# 2812
R divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.inverter_2_0.VIN 6276
= divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.VOUT
R a_86693_n42773# 4974
R divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a3 6113
= divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a3 divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.OR_MAGIC_0.A
= divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a3 divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.inverter_2_0.VOUT
= divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a3 divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.VOUT
R a_82927_n42130# 7862
R divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.inverter_2_0.VIN 6276
= divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.VOUT
R a_77231_n42199# 7862
R a_72018_n42494# 2812
R a_66533_n42542# 2812
R divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.inverter_2_0.VIN 6276
= divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.VOUT
R a_77329_n42811# 4974
R divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a3 6113
= divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a3 divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.OR_MAGIC_0.A
= divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a3 divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.inverter_2_0.VOUT
= divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a3 divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.VOUT
R a_73563_n42168# 7862
R divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.inverter_2_0.VIN 6276
= divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.VOUT
R a_68078_n42216# 7862
R a_57779_n42608# 2812
R a_62865_n42511# 2812
R divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.inverter_2_0.VIN 6276
= divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.VOUT
R a_68176_n42828# 4974
R divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a3 6113
= divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a3 divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.OR_MAGIC_0.A
= divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a3 divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.inverter_2_0.VOUT
= divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a3 divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.VOUT
R a_83025_n42742# 4974
R divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a3 6113
= divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a3 divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.OR_MAGIC_0.A
= divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a3 divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.inverter_2_0.VOUT
= divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a3 divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.VOUT
R a_73661_n42780# 4974
R divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a3 6113
= divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a3 divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.OR_MAGIC_0.A
= divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a3 divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.inverter_2_0.VOUT
= divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a3 divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.VOUT
R a_64410_n42185# 7862
R a_59324_n42282# 7862
R a_48581_n42642# 2812
R a_54111_n42577# 2812
R divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.inverter_2_0.VIN 6276
= divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.VOUT
R divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.inverter_2_0.VIN 6276
= divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.VOUT
R a_59422_n42894# 4974
R divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a3 6113
= divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a3 divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.OR_MAGIC_0.A
= divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a3 divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.inverter_2_0.VOUT
= divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a3 divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.VOUT
R a_55656_n42251# 7862
R divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.inverter_2_0.VIN 6276
= divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.VOUT
R a_50126_n42316# 7862
R a_44913_n42611# 2812
R divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.inverter_2_0.VIN 6276
= divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.VOUT
R a_50224_n42928# 4974
R divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a3 6113
= divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a3 divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.OR_MAGIC_0.A
= divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a3 divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.inverter_2_0.VOUT
= divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a3 divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.VOUT
R a_46458_n42285# 7862
R a_39718_n42603# 2812
R divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.inverter_2_0.VIN 6276
= divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.VOUT
R a_55754_n42863# 4974
R divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a3 6113
= divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a3 divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.OR_MAGIC_0.A
= divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a3 divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.inverter_2_0.VOUT
= divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a3 divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.VOUT
R a_46556_n42897# 4974
R divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a3 6113
= divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a3 divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.OR_MAGIC_0.A
= divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a3 divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.inverter_2_0.VOUT
= divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a3 divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.VOUT
R a_41263_n42277# 7862
R a_36050_n42572# 2812
R divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.inverter_2_0.VIN 6276
= divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.VOUT
R a_41361_n42889# 4974
R divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a3 6113
= divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a3 divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.OR_MAGIC_0.A
= divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a3 divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.inverter_2_0.VOUT
= divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a3 divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.VOUT
R a_64508_n42797# 4974
R divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a3 6113
= divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a3 divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.OR_MAGIC_0.A
= divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a3 divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.inverter_2_0.VOUT
= divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a3 divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.VOUT
R a_37595_n42246# 7862
R a_n21349_n43410# 2991
R a_n21658_n43410# 3023
R a_n22209_n44044# 7248
R divider_top_1.MUX_1_0.AND_1_1.inverter_2_0.VIN 6276
= divider_top_1.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_1.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.VOUT
R divider_top_1.MUX_1_0.a1 7189
= divider_top_1.MUX_1_0.a1 divider_top_1.MUX_1_0.inverter_1_0.VOUT
= divider_top_1.MUX_1_0.a1 divider_top_1.MUX_1_0.AND_1_1.A
R a_31278_n42592# 2812
R divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.inverter_2_0.VIN 6276
= divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.VOUT
R a_32823_n42266# 7862
R a_27610_n42561# 2812
R divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.inverter_2_0.VIN 6276
= divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.VOUT
R a_37693_n42858# 4974
R divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a3 6113
= divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a3 divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.OR_MAGIC_0.A
= divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a3 divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.inverter_2_0.VOUT
= divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a3 divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.VOUT
R a_32921_n42878# 4974
R divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a3 6113
= divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a3 divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.OR_MAGIC_0.A
= divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a3 divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.inverter_2_0.VOUT
= divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a3 divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.VOUT
R a_29155_n42235# 7862
R divider_top_1.DFF_MAG_0.TG_MAGIC_3.OUT 15252
= divider_top_1.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_1.DFF_MAG_0.inverter_3.IN
= divider_top_1.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_1.DFF_MAG_0.TG_MAGIC_2.OUT
R divider_top_1.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT 7133
C divider_top_1.DFF_MAG_0.TG_MAGIC_2.IN0 2.2
R divider_top_1.DFF_MAG_0.TG_MAGIC_2.IN 14988
= divider_top_1.DFF_MAG_0.TG_MAGIC_2.IN divider_top_1.DFF_MAG_0.inverter_0.OUT
= divider_top_1.DFF_MAG_0.TG_MAGIC_2.IN divider_top_1.DFF_MAG_0.inverter_2.IN
R divider_top_1.DFF_MAG_0.TG_MAGIC_1.OUT 15247
= divider_top_1.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_1.DFF_MAG_0.inverter_0.IN
= divider_top_1.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_1.DFF_MAG_0.TG_MAGIC_0.OUT
R divider_top_1.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT 7133
C divider_top_1.DFF_MAG_0.TG_MAGIC_3.CLK0 5.9
R divider_top_1.DFF_MAG_0.TG_MAGIC_3.CLK 18705
= divider_top_1.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_1.DFF_MAG_0.inverter_1.OUT
= divider_top_1.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_1.DFF_MAG_0.TG_MAGIC_0.inverter_0.IN
= divider_top_1.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_1.DFF_MAG_0.TG_MAGIC_0.CLK
= divider_top_1.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_1.DFF_MAG_0.TG_MAGIC_3.inverter_0.IN
R divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.inverter_2_0.VIN 6276
= divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.VOUT
R a_29253_n42847# 4974
R divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a3 6113
= divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a3 divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.OR_MAGIC_0.A
= divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a3 divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.inverter_2_0.VOUT
= divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a3 divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.VOUT
R a_6567_n41681# 3731
R a_6251_n41681# 3798
R divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a4 6091
= divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a4 divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.OR_MAGIC_0.B
= divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a4 divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.inverter_2_0.VOUT
= divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a4 divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.VOUT
R divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a4 6091
= divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a4 divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.OR_MAGIC_0.B
= divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a4 divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.inverter_2_0.VOUT
= divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a4 divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.VOUT
R divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.inverter_2_0.VIN 6276
= divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.VOUT
R divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a4 6091
= divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a4 divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.OR_MAGIC_0.B
= divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a4 divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.inverter_2_0.VOUT
= divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a4 divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.VOUT
R a_86049_n40513# 2812
R divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a1 7189
= divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a1 divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.inverter_1_0.VOUT
= divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a1 divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.A
R divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.inverter_2_0.VIN 6276
= divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.VOUT
R divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a4 6091
= divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a4 divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.OR_MAGIC_0.B
= divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a4 divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.inverter_2_0.VOUT
= divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a4 divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.VOUT
R divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.inverter_2_0.VIN 6276
= divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.VOUT
R divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a4 6091
= divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a4 divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.OR_MAGIC_0.B
= divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a4 divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.inverter_2_0.VOUT
= divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a4 divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.VOUT
R a_76685_n40551# 2812
R divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a1 7189
= divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a1 divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.inverter_1_0.VOUT
= divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a1 divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.A
R divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.inverter_2_0.VIN 6276
= divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.VOUT
R divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a4 6091
= divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a4 divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.OR_MAGIC_0.B
= divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a4 divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.inverter_2_0.VOUT
= divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a4 divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.VOUT
R divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.inverter_2_0.VIN 6276
= divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.VOUT
R divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a4 6091
= divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a4 divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.OR_MAGIC_0.B
= divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a4 divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.inverter_2_0.VOUT
= divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a4 divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.VOUT
R divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a4 6091
= divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a4 divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.OR_MAGIC_0.B
= divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a4 divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.inverter_2_0.VOUT
= divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a4 divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.VOUT
R a_67532_n40568# 2812
R a_73017_n40520# 2812
R divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a1 7189
= divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a1 divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.inverter_1_0.VOUT
= divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a1 divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.A
R divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.inverter_2_0.VIN 6276
= divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.VOUT
R divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.inverter_2_0.VIN 6276
= divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.VOUT
R divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a4 6091
= divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a4 divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.OR_MAGIC_0.B
= divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a4 divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.inverter_2_0.VOUT
= divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a4 divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.VOUT
R a_58778_n40634# 2812
R divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a1 7189
= divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a1 divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.inverter_1_0.VOUT
= divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a1 divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.A
R divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.inverter_2_0.VIN 6276
= divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.VOUT
R divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a4 6091
= divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a4 divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.OR_MAGIC_0.B
= divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a4 divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.inverter_2_0.VOUT
= divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a4 divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.VOUT
R divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.inverter_2_0.VIN 6276
= divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.VOUT
R divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a4 6091
= divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a4 divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.OR_MAGIC_0.B
= divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a4 divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.inverter_2_0.VOUT
= divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a4 divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.VOUT
R a_49580_n40668# 2812
R divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a1 7189
= divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a1 divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.inverter_1_0.VOUT
= divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a1 divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.A
R divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.inverter_2_0.VIN 6276
= divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.VOUT
R divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a4 6091
= divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a4 divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.OR_MAGIC_0.B
= divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a4 divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.inverter_2_0.VOUT
= divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a4 divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.VOUT
R a_45912_n40637# 2812
R a_55110_n40603# 2812
R a_63864_n40537# 2812
R divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a1 7189
= divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a1 divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.inverter_1_0.VOUT
= divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a1 divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.A
R divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a1 7189
= divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a1 divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.inverter_1_0.VOUT
= divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a1 divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.A
R divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.inverter_2_0.VIN 6276
= divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.VOUT
R divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a4 6091
= divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a4 divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.OR_MAGIC_0.B
= divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a4 divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.inverter_2_0.VOUT
= divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a4 divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.VOUT
R a_40717_n40629# 2812
R divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a1 7189
= divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a1 divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.inverter_1_0.VOUT
= divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a1 divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.A
R divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.inverter_2_0.VIN 6276
= divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.VOUT
R divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a4 6091
= divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a4 divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.OR_MAGIC_0.B
= divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a4 divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.inverter_2_0.VOUT
= divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a4 divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.VOUT
R a_37049_n40598# 2812
R divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.inverter_2_0.VIN 6276
= divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.VOUT
R a_19104_n41439# 3610
R a_18158_n41439# 3610
R a_32277_n40618# 2812
R a_82381_n40482# 2812
R divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a1 7189
= divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a1 divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.inverter_1_0.VOUT
= divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a1 divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.A
R divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a1 7189
= divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a1 divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.inverter_1_0.VOUT
= divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a1 divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.A
R divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a1 7189
= divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a1 divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.inverter_1_0.VOUT
= divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a1 divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.A
R divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a1 7189
= divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a1 divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.inverter_1_0.VOUT
= divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a1 divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.A
R divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a1 7189
= divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a1 divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.inverter_1_0.VOUT
= divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a1 divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.A
R divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.inverter_2_0.VIN 6276
= divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.VOUT
R a_28609_n40587# 2812
R divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a1 7189
= divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a1 divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.inverter_1_0.VOUT
= divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a1 divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.A
R a_21929_n40619# 1351
R a_20232_n40865# 3023
R a_6763_n41075# 1375
R a_6349_n41075# 1668
R a_7011_n41297# 2999
R a_6262_n41327# 3006
R divider_top_1.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.C 6486
= divider_top_1.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.C divider_top_1.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_6.OUT
R a_5458_n41084# 2991
R a_5149_n41084# 3023
R divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT 6276
= divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_1.inverter_2_0.VIN
R a_3721_n41130# 2812
R divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT 6276
= divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_0.inverter_2_0.VIN
R a_n16872_n42248# 7862
R a_2116_n41132# 2812
C divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_1.B0 3.8
R divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_1.B 9266
= divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_1.B divider_top_1.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_4.OUT
= divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_1.B divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.B
C divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_1.A0 2.9
R divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_1.A 8555
= divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_1.A divider_top_1.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_3.OUT
C divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_0.B0 2.9
R divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_0.B 7353
= divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_0.B divider_top_1.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_5.OUT
= divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_0.B divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.B
C divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_0.A0 2.2
R divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_0.A 7214
= divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_0.A divider_top_1.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_0.OUT
R a_19922_n40866# 2991
R a_20020_n41473# 7248
R divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.NOR_MAGIC_0.VOUT 6957
= divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.NOR_MAGIC_0.VOUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.3AND_MAGIC_0.A
R divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.NOR_MAGIC_1.VOUT 6592
= divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.NOR_MAGIC_1.VOUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.3AND_MAGIC_0.B
C divider_top_1.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.B0 2.6
R divider_top_1.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.B 8161
= divider_top_1.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.B divider_top_1.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_2.OUT
R divider_top_1.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.A 7551
= divider_top_1.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.A divider_top_1.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_1.OUT
R a_4598_n41718# 7248
C divider_top_1.divider_magic_0/P2_Gen_magic_0.3_in_and_out0 2.7
R divider_top_1.divider_magic_0/P2_Gen_magic_0.3_in_and_out 4141
= divider_top_1.divider_magic_0/P2_Gen_magic_0.3_in_and_out divider_top_1.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_0.C
= divider_top_1.divider_magic_0/P2_Gen_magic_0.3_in_and_out divider_top_1.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.VOUT
R a_496_n41075# 2991
R a_187_n41075# 3023
R divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT 7133
R divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT 7133
R divider_top_1.DivideBy2_magic_0.TG_MAGIC_0.inverter_0.OUT 7133
R divider_top_1.DivideBy2_magic_0.TG_MAGIC_2.inverter_0.OUT 7133
R divider_top_1.MUX_1_0.AND_1_0.inverter_2_0.VIN 6276
= divider_top_1.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_1.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.VOUT
R a_n18417_n41622# 2812
C divider_top_1.MUX_1_0.SEL0 3.1
R divider_top_1.MUX_1_0.SEL 8620
= divider_top_1.MUX_1_0.SEL divider_top_1.3AND_MAGIC_0.VOUT
= divider_top_1.MUX_1_0.SEL divider_top_1.MUX_1_0.inverter_1_0.VIN
= divider_top_1.MUX_1_0.SEL divider_top_1.MUX_1_0.AND_1_0.A
R a_n16774_n41336# 4974
R divider_top_1.MUX_1_0.a3 6113
= divider_top_1.MUX_1_0.a3 divider_top_1.MUX_1_0.OR_MAGIC_0.A
= divider_top_1.MUX_1_0.a3 divider_top_1.MUX_1_0.AND_1_0.inverter_2_0.VOUT
= divider_top_1.MUX_1_0.a3 divider_top_1.MUX_1_0.AND_1_0.VOUT
C divider_top_1.MUX_1_0.a40 2.0
R divider_top_1.MUX_1_0.a4 6091
= divider_top_1.MUX_1_0.a4 divider_top_1.MUX_1_0.OR_MAGIC_0.B
= divider_top_1.MUX_1_0.a4 divider_top_1.MUX_1_0.AND_1_1.inverter_2_0.VOUT
= divider_top_1.MUX_1_0.a4 divider_top_1.MUX_1_0.AND_1_1.VOUT
C divider_top_1.3AND_MAGIC_0.C0 2.6
R divider_top_1.3AND_MAGIC_0.C 7421
= divider_top_1.3AND_MAGIC_0.C divider_top_1.NOR_MAGIC_0.VOUT
R a_n19721_n41330# 3610
R divider_top_1.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_0.VOUT 7997
= divider_top_1.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_0.VOUT divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_0.IN
= divider_top_1.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_0.VOUT divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.D
R divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_1.VOUT 5675
= divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_1.VOUT divider_top_1.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_0.B
= divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_1.VOUT divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_1.inverter_2_0.VOUT
R divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_0.VOUT 6005
= divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_0.VOUT divider_top_1.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_0.A
= divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_0.VOUT divider_top_1.divider_magic_0/P2_Gen_magic_0.AND_1_0.inverter_2_0.VOUT
R a_n364_n41709# 7248
C divider_top_1.3AND_MAGIC_0.B0 2.4
R divider_top_1.3AND_MAGIC_0.B 6763
= divider_top_1.3AND_MAGIC_0.B divider_top_1.NOR_MAGIC_1.VOUT
R a_n20626_n41329# 3610
C divider_top_1.3AND_MAGIC_0.A0 2.6
R divider_top_1.3AND_MAGIC_0.A 6531
= divider_top_1.3AND_MAGIC_0.A divider_top_1.3_INPUT_NOR_MAG_0.VOUT
R a_n21522_n41600# 7831
R a_n21832_n41600# 7828
R divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT 15247
= divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.inverter_0.IN
= divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_0.OUT
R divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT 7133
R divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.IN 11301
= divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.IN divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.inverter_2.OUT
R divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT 15252
= divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.inverter_3.IN
= divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.OUT
R a_24759_n41395# 7628
R a_23759_n41395# 7624
R a_22759_n41395# 7639
C divider_top_1.LD0 30.1
R divider_top_1.LD 23919
= divider_top_1.LD divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.OUT
= divider_top_1.LD divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.LD
= divider_top_1.LD divider_top_1.7b_counter_new_0.LD
= divider_top_1.LD divider_top_1.DFF_MAG_0.TG_MAGIC_0.IN
= divider_top_1.LD divider_top_1.DFF_MAG_0.D
C divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN0 2.1
R divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN 14988
= divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.inverter_0.OUT
= divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.inverter_2.IN
R divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT 7133
R divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.IN 11339
= divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.IN divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.inverter_4.OUT
C divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK0 5.9
R divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK 18705
= divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.inverter_1.OUT
= divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.IN
= divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_0.CLK
= divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.IN
R a_n7950_n40532# 7862
C divider_top_1.P20 2.7
R divider_top_1.P2 11501
= divider_top_1.P2 divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.inverter_3.OUT
= divider_top_1.P2 divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.inverter_4.IN
= divider_top_1.P2 divider_top_1.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.Q
= divider_top_1.P2 divider_top_1.divider_magic_0/P2_Gen_magic_0.P2
= divider_top_1.P2 divider_top_1.OR_MAGIC_1.B
R a_n8104_n40806# 4974
R divider_top_1.DivideBy2_magic_0.TG_MAGIC_1.OUT 15247
= divider_top_1.DivideBy2_magic_0.TG_MAGIC_1.OUT divider_top_1.DivideBy2_magic_0.inverter_0.IN
= divider_top_1.DivideBy2_magic_0.TG_MAGIC_1.OUT divider_top_1.DivideBy2_magic_0.TG_MAGIC_0.OUT
R divider_top_1.DivideBy2_magic_0.TG_MAGIC_1.inverter_0.OUT 7133
R divider_top_1.DivideBy2_magic_0.TG_MAGIC_1.IN 11301
= divider_top_1.DivideBy2_magic_0.TG_MAGIC_1.IN divider_top_1.DivideBy2_magic_0.inverter_2.OUT
C divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.OUT0 2.9
R divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.OUT 21754
= divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_1.DivideBy2_magic_0.inverter_3.IN
= divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_1.DivideBy2_magic_0.TG_MAGIC_2.OUT
= divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_1.DivideBy2_magic_0.TG_MAGIC_0.IN
C divider_top_1.DivideBy2_magic_0.CLK0 8.0
R divider_top_1.DivideBy2_magic_0.CLK 21048
= divider_top_1.DivideBy2_magic_0.CLK divider_top_1.OR_MAGIC_1.VOUT
= divider_top_1.DivideBy2_magic_0.CLK divider_top_1.DivideBy2_magic_0.TG_MAGIC_2.inverter_0.IN
= divider_top_1.DivideBy2_magic_0.CLK divider_top_1.DivideBy2_magic_0.TG_MAGIC_2.CLK
= divider_top_1.DivideBy2_magic_0.CLK divider_top_1.DivideBy2_magic_0.inverter_1.IN
= divider_top_1.DivideBy2_magic_0.CLK divider_top_1.DivideBy2_magic_0.TG_MAGIC_1.inverter_0.IN
= divider_top_1.DivideBy2_magic_0.CLK divider_top_1.DivideBy2_magic_0.TG_MAGIC_1.CLK
C divider_top_1.DivideBy2_magic_0.inverter_2.IN0 2.1
R divider_top_1.DivideBy2_magic_0.inverter_2.IN 14988
= divider_top_1.DivideBy2_magic_0.inverter_2.IN divider_top_1.DivideBy2_magic_0.TG_MAGIC_2.IN
= divider_top_1.DivideBy2_magic_0.inverter_2.IN divider_top_1.DivideBy2_magic_0.inverter_0.OUT
R divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.inverter_0.OUT 7133
R divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.IN 11339
= divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.IN divider_top_1.DivideBy2_magic_0.inverter_4.OUT
C a_n26846_n40949#0 2.3
R a_n26846_n40949# 10718
C divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.CLK0 6.0
R divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.CLK 18705
= divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.CLK divider_top_1.DivideBy2_magic_0.inverter_1.OUT
= divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.CLK divider_top_1.DivideBy2_magic_0.TG_MAGIC_0.inverter_0.IN
= divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.CLK divider_top_1.DivideBy2_magic_0.TG_MAGIC_0.CLK
= divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.CLK divider_top_1.DivideBy2_magic_0.TG_MAGIC_3.inverter_0.IN
R divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.3AND_MAGIC_0.VOUT 3652
= divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.3AND_MAGIC_0.VOUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.NAND_MAGIC_0.B
R a_85848_n39231# 1227
R a_85397_n39231# 2772
R a_81390_n39003# 2812
C divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.IN10 2.8
R divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.IN1 5782
= divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.IN1 divider_top_1.7b_counter_new_0.mod_dff_magic_0.TSPC_MAGIC_1_0.Q
= divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.IN1 divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.B
= divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.IN1 divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.B
R a_84927_n39231# 4034
R a_84927_n38435# 6934
R a_82935_n38677# 7862
R a_76484_n39269# 1227
R a_76033_n39269# 2772
R a_72026_n39041# 2812
R divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.inverter_2_0.VIN 6276
= divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.VOUT
R a_83033_n39289# 4974
R divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a3 6113
= divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a3 divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.OR_MAGIC_0.A
= divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a3 divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.inverter_2_0.VOUT
= divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a3 divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.VOUT
C divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.IN10 2.8
R divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.IN1 5782
= divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.IN1 divider_top_1.7b_counter_new_0.mod_dff_magic_6.TSPC_MAGIC_1_0.Q
= divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.IN1 divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.B
= divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.IN1 divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.B
R a_75563_n39269# 4034
R a_75563_n38473# 6934
R a_73571_n38715# 7862
R a_67331_n39286# 1227
R a_66880_n39286# 2772
R a_62873_n39058# 2812
R divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.inverter_2_0.VIN 6276
= divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.VOUT
R a_73669_n39327# 4974
R divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a3 6113
= divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a3 divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.OR_MAGIC_0.A
= divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a3 divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.inverter_2_0.VOUT
= divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a3 divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.VOUT
C divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.IN10 2.8
R divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.IN1 5782
= divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.IN1 divider_top_1.7b_counter_new_0.mod_dff_magic_5.TSPC_MAGIC_1_0.Q
= divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.IN1 divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.B
= divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.IN1 divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.B
R a_66410_n39286# 4034
R a_66410_n38490# 6934
R a_64418_n38732# 7862
R a_58577_n39352# 1227
R a_58126_n39352# 2772
R a_54119_n39124# 2812
R divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.inverter_2_0.VIN 6276
= divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.VOUT
R a_64516_n39344# 4974
R divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a3 6113
= divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a3 divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.OR_MAGIC_0.A
= divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a3 divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.inverter_2_0.VOUT
= divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a3 divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.VOUT
C divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.IN10 2.8
R divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.IN1 5782
= divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.IN1 divider_top_1.7b_counter_new_0.mod_dff_magic_4.TSPC_MAGIC_1_0.Q
= divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.IN1 divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.B
= divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.IN1 divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.B
R a_57656_n39352# 4034
R a_57656_n38556# 6934
R a_55664_n38798# 7862
R a_49379_n39386# 1227
R a_48928_n39386# 2772
R a_44921_n39158# 2812
R divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.inverter_2_0.VIN 6276
= divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.VOUT
R a_55762_n39410# 4974
R divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a3 6113
= divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a3 divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.OR_MAGIC_0.A
= divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a3 divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.inverter_2_0.VOUT
= divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a3 divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.VOUT
C divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.IN10 2.8
R divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.IN1 5782
= divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.IN1 divider_top_1.7b_counter_new_0.mod_dff_magic_3.TSPC_MAGIC_1_0.Q
= divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.IN1 divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.B
= divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.IN1 divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.B
R a_48458_n39386# 4034
R a_48458_n38590# 6934
R a_46466_n38832# 7862
R a_40516_n39347# 1227
R a_40065_n39347# 2772
R a_36058_n39119# 2812
R divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.inverter_2_0.VIN 6276
= divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.VOUT
R a_46564_n39444# 4974
R divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a3 6113
= divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a3 divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.OR_MAGIC_0.A
= divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a3 divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.inverter_2_0.VOUT
= divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a3 divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.VOUT
C divider_top_1.7b_counter_new_0.mod_dff_magic_4.D10 11.3
R divider_top_1.7b_counter_new_0.mod_dff_magic_4.D1 8212
= divider_top_1.7b_counter_new_0.mod_dff_magic_4.D1 divider_top_1.7b_counter_new_0.mod_dff_magic_4.TSPC_MAGIC_1_0.QB
= divider_top_1.7b_counter_new_0.mod_dff_magic_4.D1 divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.B
= divider_top_1.7b_counter_new_0.mod_dff_magic_4.D1 divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.B
= divider_top_1.7b_counter_new_0.mod_dff_magic_4.D1 divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.IN1
= divider_top_1.7b_counter_new_0.mod_dff_magic_4.D1 divider_top_1.7b_counter_new_0.mod_dff_magic_4.QB
R a_58028_n39352# 5111
C divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.VOUT0 2.0
R divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.VOUT 8131
= divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.VOUT divider_top_1.7b_counter_new_0.mod_dff_magic_4.TSPC_MAGIC_1_0.CLK
= divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.VOUT divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.OR_MAGIC_0.VOUT
C divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.VOUT0 3.4
R divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.VOUT 6787
= divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.VOUT divider_top_1.7b_counter_new_0.mod_dff_magic_4.TSPC_MAGIC_1_0.D
= divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.VOUT divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.OR_MAGIC_0.VOUT
C divider_top_1.7b_counter_new_0.mod_dff_magic_3.D10 10.9
R divider_top_1.7b_counter_new_0.mod_dff_magic_3.D1 8215
= divider_top_1.7b_counter_new_0.mod_dff_magic_3.D1 divider_top_1.7b_counter_new_0.mod_dff_magic_3.TSPC_MAGIC_1_0.QB
= divider_top_1.7b_counter_new_0.mod_dff_magic_3.D1 divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.B
= divider_top_1.7b_counter_new_0.mod_dff_magic_3.D1 divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.B
= divider_top_1.7b_counter_new_0.mod_dff_magic_3.D1 divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.IN1
= divider_top_1.7b_counter_new_0.mod_dff_magic_3.D1 divider_top_1.7b_counter_new_0.mod_dff_magic_3.QB
R a_48830_n39386# 5111
C divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.VOUT0 2.0
R divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.VOUT 8131
= divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.VOUT divider_top_1.7b_counter_new_0.mod_dff_magic_3.TSPC_MAGIC_1_0.CLK
= divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.VOUT divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.OR_MAGIC_0.VOUT
C divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.VOUT0 3.4
R divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.VOUT 6787
= divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.VOUT divider_top_1.7b_counter_new_0.mod_dff_magic_3.TSPC_MAGIC_1_0.D
= divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.VOUT divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.OR_MAGIC_0.VOUT
C divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.IN10 2.8
R divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.IN1 5782
= divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.IN1 divider_top_1.7b_counter_new_0.mod_dff_magic_2.TSPC_MAGIC_1_0.Q
= divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.IN1 divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.B
= divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.IN1 divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.B
R a_39595_n39347# 4034
R a_39595_n38551# 6934
R a_37603_n38793# 7862
R a_32076_n39336# 1227
R a_31625_n39336# 2772
R a_n12429_n39572# 2812
R a_27618_n39108# 2812
R divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.inverter_2_0.VIN 6276
= divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.VOUT
R a_37701_n39405# 4974
R divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a3 6113
= divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a3 divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.OR_MAGIC_0.A
= divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a3 divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.inverter_2_0.VOUT
= divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a3 divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.VOUT
C divider_top_1.7b_counter_new_0.mod_dff_magic_2.D10 9.4
R divider_top_1.7b_counter_new_0.mod_dff_magic_2.D1 8215
= divider_top_1.7b_counter_new_0.mod_dff_magic_2.D1 divider_top_1.7b_counter_new_0.mod_dff_magic_2.TSPC_MAGIC_1_0.QB
= divider_top_1.7b_counter_new_0.mod_dff_magic_2.D1 divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.B
= divider_top_1.7b_counter_new_0.mod_dff_magic_2.D1 divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.B
= divider_top_1.7b_counter_new_0.mod_dff_magic_2.D1 divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.IN1
= divider_top_1.7b_counter_new_0.mod_dff_magic_2.D1 divider_top_1.7b_counter_new_0.mod_dff_magic_2.QB
R a_39967_n39347# 5111
C divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.VOUT0 2.0
R divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.VOUT 8131
= divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.VOUT divider_top_1.7b_counter_new_0.mod_dff_magic_2.TSPC_MAGIC_1_0.CLK
= divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.VOUT divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.OR_MAGIC_0.VOUT
C divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.VOUT0 3.4
R divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.VOUT 6787
= divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.VOUT divider_top_1.7b_counter_new_0.mod_dff_magic_2.TSPC_MAGIC_1_0.D
= divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.VOUT divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.OR_MAGIC_0.VOUT
C divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.IN10 2.8
R divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.IN1 5782
= divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.IN1 divider_top_1.7b_counter_new_0.mod_dff_magic_1.TSPC_MAGIC_1_0.Q
= divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.IN1 divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.B
= divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.IN1 divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.B
R a_31155_n39336# 4034
R a_31155_n38540# 6934
R a_29163_n38782# 7862
R divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT 7133
R divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT 7133
C divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.NAND_MAGIC_0.OUT0 2.9
R divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.NAND_MAGIC_0.OUT 10527
= divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.NAND_MAGIC_0.OUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_0.IN
= divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.NAND_MAGIC_0.OUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.D
R a_18473_n39093# 7831
R a_18163_n39093# 7828
R divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.inverter_2_0.VIN 6276
= divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.VOUT
R a_29261_n39394# 4974
R divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a3 6113
= divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a3 divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.OR_MAGIC_0.A
= divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a3 divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.inverter_2_0.VOUT
= divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a3 divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.VOUT
C divider_top_1.7b_counter_new_0.mod_dff_magic_1.D10 7.9
R divider_top_1.7b_counter_new_0.mod_dff_magic_1.D1 8216
= divider_top_1.7b_counter_new_0.mod_dff_magic_1.D1 divider_top_1.7b_counter_new_0.mod_dff_magic_1.TSPC_MAGIC_1_0.QB
= divider_top_1.7b_counter_new_0.mod_dff_magic_1.D1 divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.B
= divider_top_1.7b_counter_new_0.mod_dff_magic_1.D1 divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.B
= divider_top_1.7b_counter_new_0.mod_dff_magic_1.D1 divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.IN1
= divider_top_1.7b_counter_new_0.mod_dff_magic_1.D1 divider_top_1.7b_counter_new_0.mod_dff_magic_1.QB
R a_31527_n39336# 5111
C divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.VOUT0 2.0
R divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.VOUT 8131
= divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.VOUT divider_top_1.7b_counter_new_0.mod_dff_magic_1.TSPC_MAGIC_1_0.CLK
= divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.VOUT divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.OR_MAGIC_0.VOUT
C divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.VOUT0 3.4
R divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.VOUT 6787
= divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.VOUT divider_top_1.7b_counter_new_0.mod_dff_magic_1.TSPC_MAGIC_1_0.D
= divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.VOUT divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.OR_MAGIC_0.VOUT
C divider_top_1.7b_counter_new_0.mod_dff_magic_0.D10 10.8
R divider_top_1.7b_counter_new_0.mod_dff_magic_0.D1 8214
= divider_top_1.7b_counter_new_0.mod_dff_magic_0.D1 divider_top_1.7b_counter_new_0.mod_dff_magic_0.TSPC_MAGIC_1_0.QB
= divider_top_1.7b_counter_new_0.mod_dff_magic_0.D1 divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.B
= divider_top_1.7b_counter_new_0.mod_dff_magic_0.D1 divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.B
= divider_top_1.7b_counter_new_0.mod_dff_magic_0.D1 divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.IN1
= divider_top_1.7b_counter_new_0.mod_dff_magic_0.D1 divider_top_1.7b_counter_new_0.mod_dff_magic_0.QB
R a_85299_n39231# 5111
C divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.VOUT0 2.0
R divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.VOUT 8131
= divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.VOUT divider_top_1.7b_counter_new_0.mod_dff_magic_0.TSPC_MAGIC_1_0.CLK
= divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.VOUT divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.OR_MAGIC_0.VOUT
C divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.VOUT0 3.5
R divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.VOUT 6787
= divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.VOUT divider_top_1.7b_counter_new_0.mod_dff_magic_0.TSPC_MAGIC_1_0.D
= divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.VOUT divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.OR_MAGIC_0.VOUT
C divider_top_1.7b_counter_new_0.mod_dff_magic_6.D10 12.4
R divider_top_1.7b_counter_new_0.mod_dff_magic_6.D1 8210
= divider_top_1.7b_counter_new_0.mod_dff_magic_6.D1 divider_top_1.7b_counter_new_0.mod_dff_magic_6.TSPC_MAGIC_1_0.QB
= divider_top_1.7b_counter_new_0.mod_dff_magic_6.D1 divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.B
= divider_top_1.7b_counter_new_0.mod_dff_magic_6.D1 divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.B
= divider_top_1.7b_counter_new_0.mod_dff_magic_6.D1 divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.IN1
= divider_top_1.7b_counter_new_0.mod_dff_magic_6.D1 divider_top_1.7b_counter_new_0.mod_dff_magic_6.QB
R a_75935_n39269# 5111
C divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.VOUT0 2.0
R divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.VOUT 8131
= divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.VOUT divider_top_1.7b_counter_new_0.mod_dff_magic_6.TSPC_MAGIC_1_0.CLK
= divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.VOUT divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.OR_MAGIC_0.VOUT
C divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.VOUT0 3.5
R divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.VOUT 6787
= divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.VOUT divider_top_1.7b_counter_new_0.mod_dff_magic_6.TSPC_MAGIC_1_0.D
= divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.VOUT divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.OR_MAGIC_0.VOUT
C divider_top_1.7b_counter_new_0.mod_dff_magic_5.D10 10.0
R divider_top_1.7b_counter_new_0.mod_dff_magic_5.D1 8213
= divider_top_1.7b_counter_new_0.mod_dff_magic_5.D1 divider_top_1.7b_counter_new_0.mod_dff_magic_5.TSPC_MAGIC_1_0.QB
= divider_top_1.7b_counter_new_0.mod_dff_magic_5.D1 divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.B
= divider_top_1.7b_counter_new_0.mod_dff_magic_5.D1 divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.B
= divider_top_1.7b_counter_new_0.mod_dff_magic_5.D1 divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.IN1
= divider_top_1.7b_counter_new_0.mod_dff_magic_5.D1 divider_top_1.7b_counter_new_0.mod_dff_magic_5.QB
R a_66782_n39286# 5111
C divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.VOUT0 2.0
R divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.VOUT 8131
= divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.VOUT divider_top_1.7b_counter_new_0.mod_dff_magic_5.TSPC_MAGIC_1_0.CLK
= divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.VOUT divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.OR_MAGIC_0.VOUT
C divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.VOUT0 3.5
R divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.VOUT 6787
= divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.VOUT divider_top_1.7b_counter_new_0.mod_dff_magic_5.TSPC_MAGIC_1_0.D
= divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.VOUT divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.OR_MAGIC_0.VOUT
R divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.inverter_0.OUT 7133
R divider_top_1.MUX_1_1.AND_1_1.inverter_2_0.VIN 6276
= divider_top_1.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_1.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.VOUT
R divider_top_1.MUX_1_1.a1 7189
= divider_top_1.MUX_1_1.a1 divider_top_1.MUX_1_1.inverter_1_0.VOUT
= divider_top_1.MUX_1_1.a1 divider_top_1.MUX_1_1.AND_1_1.A
C divider_top_1.DivideBy2_magic_0.Q0 3.2
R divider_top_1.DivideBy2_magic_0.Q 11236
= divider_top_1.DivideBy2_magic_0.Q divider_top_1.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.B
= divider_top_1.DivideBy2_magic_0.Q divider_top_1.MUX_1_1.AND_1_1.B
= divider_top_1.DivideBy2_magic_0.Q divider_top_1.MUX_1_1.IN1
= divider_top_1.DivideBy2_magic_0.Q divider_top_1.DivideBy2_magic_0.inverter_3.OUT
= divider_top_1.DivideBy2_magic_0.Q divider_top_1.DivideBy2_magic_0.inverter_4.IN
R divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.IN 11301
= divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.IN divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.inverter_2.OUT
R divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.inverter_0.OUT 7133
R divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.IN 11339
= divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.IN divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.inverter_4.OUT
R divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a4 6091
= divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a4 divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.OR_MAGIC_0.B
= divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a4 divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.inverter_2_0.VOUT
= divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a4 divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.VOUT
R divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a4 6091
= divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a4 divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.OR_MAGIC_0.B
= divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a4 divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.inverter_2_0.VOUT
= divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a4 divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.VOUT
R divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.inverter_2_0.VIN 6276
= divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.VOUT
R divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a4 6091
= divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a4 divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.OR_MAGIC_0.B
= divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a4 divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.inverter_2_0.VOUT
= divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a4 divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.VOUT
R divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.inverter_2_0.VIN 6276
= divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.VOUT
R divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a4 6091
= divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a4 divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.OR_MAGIC_0.B
= divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a4 divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.inverter_2_0.VOUT
= divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a4 divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.VOUT
R a_73025_n37067# 2812
R divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.inverter_2_0.VIN 6276
= divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.VOUT
R divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a4 6091
= divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a4 divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.OR_MAGIC_0.B
= divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a4 divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.inverter_2_0.VOUT
= divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a4 divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.VOUT
C divider_top_1.7b_counter_new_0.LD20 53.2
R divider_top_1.7b_counter_new_0.LD2 43834
= divider_top_1.7b_counter_new_0.LD2 divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.inverter_1_0.VIN
= divider_top_1.7b_counter_new_0.LD2 divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.A
= divider_top_1.7b_counter_new_0.LD2 divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.SEL
= divider_top_1.7b_counter_new_0.LD2 divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.inverter_1_0.VIN
= divider_top_1.7b_counter_new_0.LD2 divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.A
= divider_top_1.7b_counter_new_0.LD2 divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.SEL
= divider_top_1.7b_counter_new_0.LD2 divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.inverter_1_0.VIN
= divider_top_1.7b_counter_new_0.LD2 divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.A
= divider_top_1.7b_counter_new_0.LD2 divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.SEL
= divider_top_1.7b_counter_new_0.LD2 divider_top_1.7b_counter_new_0.mod_dff_magic_0.LD
= divider_top_1.7b_counter_new_0.LD2 divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.inverter_1_0.VIN
= divider_top_1.7b_counter_new_0.LD2 divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.A
= divider_top_1.7b_counter_new_0.LD2 divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.SEL
= divider_top_1.7b_counter_new_0.LD2 divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.inverter_1_0.VIN
= divider_top_1.7b_counter_new_0.LD2 divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.A
= divider_top_1.7b_counter_new_0.LD2 divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.SEL
= divider_top_1.7b_counter_new_0.LD2 divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.inverter_1_0.VIN
= divider_top_1.7b_counter_new_0.LD2 divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.A
= divider_top_1.7b_counter_new_0.LD2 divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.SEL
= divider_top_1.7b_counter_new_0.LD2 divider_top_1.7b_counter_new_0.mod_dff_magic_5.LD
= divider_top_1.7b_counter_new_0.LD2 divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.LD2
R divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.inverter_2_0.VIN 6276
= divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.VOUT
R divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a4 6091
= divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a4 divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.OR_MAGIC_0.B
= divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a4 divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.inverter_2_0.VOUT
= divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a4 divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.VOUT
C divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.3_INPUT_NOR_MAG_0.VOUT0 2.7
R divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.3_INPUT_NOR_MAG_0.VOUT 6523
= divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.3_INPUT_NOR_MAG_0.VOUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.3AND_MAGIC_0.C
R a_6763_n38251# 1375
R a_6349_n38251# 1668
R divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.IN 11339
= divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.IN divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.inverter_4.OUT
R divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT 15252
= divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.inverter_3.IN
= divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.OUT
R divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.inverter_2_0.VIN 6276
= divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.VOUT
R divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a4 6091
= divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a4 divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.OR_MAGIC_0.B
= divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a4 divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.inverter_2_0.VOUT
= divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a4 divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.VOUT
C divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN0 4.8
R divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN 14455
= divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.inverter_3.OUT
= divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.inverter_4.IN
= divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.Q
= divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.NAND_MAGIC_0.A
C divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK0 5.9
R divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK 18705
= divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.inverter_1.OUT
= divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.IN
= divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_0.CLK
= divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.IN
R divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT 7133
R divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.IN 11301
= divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.IN divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.inverter_2.OUT
R divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT 15247
= divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.inverter_0.IN
= divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_0.OUT
C divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN0 2.1
R divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN 14988
= divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.inverter_0.OUT
= divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.inverter_2.IN
R divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT 7133
R a_5458_n38342# 2991
R a_5149_n38342# 3023
C divider_top_1.7b_counter_new_0.LD10 56.1
R divider_top_1.7b_counter_new_0.LD1 64710
= divider_top_1.7b_counter_new_0.LD1 divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.inverter_1_0.VIN
= divider_top_1.7b_counter_new_0.LD1 divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.A
= divider_top_1.7b_counter_new_0.LD1 divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.SEL
= divider_top_1.7b_counter_new_0.LD1 divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.inverter_1_0.VIN
= divider_top_1.7b_counter_new_0.LD1 divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.A
= divider_top_1.7b_counter_new_0.LD1 divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.SEL
= divider_top_1.7b_counter_new_0.LD1 divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.inverter_1_0.VIN
= divider_top_1.7b_counter_new_0.LD1 divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.A
= divider_top_1.7b_counter_new_0.LD1 divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.SEL
= divider_top_1.7b_counter_new_0.LD1 divider_top_1.7b_counter_new_0.mod_dff_magic_3.LD
= divider_top_1.7b_counter_new_0.LD1 divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.inverter_1_0.VIN
= divider_top_1.7b_counter_new_0.LD1 divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.A
= divider_top_1.7b_counter_new_0.LD1 divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.SEL
= divider_top_1.7b_counter_new_0.LD1 divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.inverter_1_0.VIN
= divider_top_1.7b_counter_new_0.LD1 divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.A
= divider_top_1.7b_counter_new_0.LD1 divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.SEL
= divider_top_1.7b_counter_new_0.LD1 divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.inverter_1_0.VIN
= divider_top_1.7b_counter_new_0.LD1 divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.A
= divider_top_1.7b_counter_new_0.LD1 divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.SEL
= divider_top_1.7b_counter_new_0.LD1 divider_top_1.7b_counter_new_0.mod_dff_magic_4.LD
= divider_top_1.7b_counter_new_0.LD1 divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.inverter_1_0.VIN
= divider_top_1.7b_counter_new_0.LD1 divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.A
= divider_top_1.7b_counter_new_0.LD1 divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.SEL
= divider_top_1.7b_counter_new_0.LD1 divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.inverter_1_0.VIN
= divider_top_1.7b_counter_new_0.LD1 divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.A
= divider_top_1.7b_counter_new_0.LD1 divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.SEL
= divider_top_1.7b_counter_new_0.LD1 divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.inverter_1_0.VIN
= divider_top_1.7b_counter_new_0.LD1 divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.A
= divider_top_1.7b_counter_new_0.LD1 divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.SEL
= divider_top_1.7b_counter_new_0.LD1 divider_top_1.7b_counter_new_0.mod_dff_magic_6.LD
= divider_top_1.7b_counter_new_0.LD1 divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.LD1
R a_45920_n37184# 2812
R a_55118_n37150# 2812
R divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a1 7189
= divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a1 divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.inverter_1_0.VOUT
= divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a1 divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.A
R divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a1 7189
= divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a1 divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.inverter_1_0.VOUT
= divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a1 divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.A
R divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.inverter_2_0.VIN 6276
= divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.VOUT
R a_6567_n37645# 3731
R a_3721_n38296# 2812
R a_496_n38351# 2991
R a_187_n38351# 3023
R a_n17418_n38596# 2812
R a_2116_n38294# 2812
R a_6251_n37645# 3798
C divider_top_1.Q30 27.6
R divider_top_1.Q3 17528
= divider_top_1.Q3 divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.OR_MAGIC_0.VOUT
= divider_top_1.Q3 divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.VOUT
= divider_top_1.Q3 divider_top_1.7b_counter_new_0.mod_dff_magic_3.Q
= divider_top_1.Q3 divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.B
= divider_top_1.Q3 divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.B
= divider_top_1.Q3 divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.IN1
= divider_top_1.Q3 divider_top_1.7b_counter_new_0.mod_dff_magic_4.CLK
= divider_top_1.Q3 divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.3_INPUT_NOR_MAG_0.C
= divider_top_1.Q3 divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.Q3
= divider_top_1.Q3 divider_top_1.7b_counter_new_0.Q3
= divider_top_1.Q3 divider_top_1.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_6.A
= divider_top_1.Q3 divider_top_1.divider_magic_0/P3_Gen_magic_0.Q3
= divider_top_1.Q3 divider_top_1.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_6.A
= divider_top_1.Q3 divider_top_1.divider_magic_0/P2_Gen_magic_0.Q3
R a_7011_n37883# 2999
R a_6262_n37853# 3006
R divider_top_1.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.C 6486
= divider_top_1.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.C divider_top_1.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_6.OUT
R a_4598_n37704# 7248
R divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT 6276
= divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_1.inverter_2_0.VIN
R divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT 6276
= divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_0.inverter_2_0.VIN
C divider_top_1.divider_magic_0/P3_Gen_magic_0.3_in_and_out_p30 2.7
R divider_top_1.divider_magic_0/P3_Gen_magic_0.3_in_and_out_p3 4141
= divider_top_1.divider_magic_0/P3_Gen_magic_0.3_in_and_out_p3 divider_top_1.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_0.C
= divider_top_1.divider_magic_0/P3_Gen_magic_0.3_in_and_out_p3 divider_top_1.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.VOUT
R divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_1.VOUT 5675
= divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_1.VOUT divider_top_1.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_0.B
= divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_1.VOUT divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_1.inverter_2_0.VOUT
R divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_0.VOUT 6005
= divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_0.VOUT divider_top_1.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_0.A
= divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_0.VOUT divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_0.inverter_2_0.VOUT
R a_n364_n37713# 7248
R divider_top_1.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_0.VOUT 7997
= divider_top_1.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_0.VOUT divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_0.IN
= divider_top_1.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_0.VOUT divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.D
R divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_0.inverter_0.OUT 7133
C divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN0 2.1
R divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN 14988
= divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.inverter_0.OUT
= divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.inverter_2.IN
R divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT 15247
= divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.inverter_0.IN
= divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_0.OUT
C divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK0 6.8
R divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK 18805
= divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.inverter_1.OUT
= divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.inverter_0.IN
= divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.CLK
= divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.inverter_0.IN
R divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.inverter_0.OUT 7133
R a_n11883_n38224# 7862
R a_n19912_n38619# 3023
R a_n20222_n38618# 2991
R a_n21995_n38643# 2812
R divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT 15252
= divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.inverter_3.IN
= divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.OUT
R divider_top_1.MUX_1_2.AND_1_1.inverter_2_0.VIN 6276
= divider_top_1.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_1.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.VOUT
R divider_top_1.MUX_1_2.a1 7189
= divider_top_1.MUX_1_2.a1 divider_top_1.MUX_1_2.inverter_1_0.VOUT
= divider_top_1.MUX_1_2.a1 divider_top_1.MUX_1_2.AND_1_1.A
C divider_top_1.MUX_1_0.VOUT0 5.6
R divider_top_1.MUX_1_0.VOUT 5646
= divider_top_1.MUX_1_0.VOUT divider_top_1.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.B
= divider_top_1.MUX_1_0.VOUT divider_top_1.MUX_1_2.AND_1_1.B
= divider_top_1.MUX_1_0.VOUT divider_top_1.MUX_1_2.IN1
= divider_top_1.MUX_1_0.VOUT divider_top_1.MUX_1_0.OR_MAGIC_0.VOUT
C a_n26846_n40477#0 4.2
R a_n26846_n40477# 21800
R divider_top_1.AND_1_0.inverter_2_0.VIN 6276
= divider_top_1.AND_1_0.inverter_2_0.VIN divider_top_1.AND_1_0.NAND_MAGIC_1_0.VOUT
R a_n20124_n37911# 7248
R divider_top_1.AND_1_0.VOUT 5897
= divider_top_1.AND_1_0.VOUT divider_top_1.3AND_MAGIC_1.C
= divider_top_1.AND_1_0.VOUT divider_top_1.AND_1_0.inverter_2_0.VOUT
R a_37057_n37145# 2812
R a_63872_n37084# 2812
R divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a1 7189
= divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a1 divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.inverter_1_0.VOUT
= divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a1 divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.A
R divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.inverter_2_0.VIN 6276
= divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.VOUT
C divider_top_1.MUX_1_0.IN10 10.0
R divider_top_1.MUX_1_0.IN1 6882
= divider_top_1.MUX_1_0.IN1 divider_top_1.MUX_1_1.OR_MAGIC_0.VOUT
= divider_top_1.MUX_1_0.IN1 divider_top_1.MUX_1_1.VOUT
= divider_top_1.MUX_1_0.IN1 divider_top_1.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.B
= divider_top_1.MUX_1_0.IN1 divider_top_1.MUX_1_0.AND_1_1.B
R divider_top_1.MUX_1_1.AND_1_0.inverter_2_0.VIN 6276
= divider_top_1.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_1.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.VOUT
R a_n13428_n37598# 2812
C divider_top_1.7b_counter_new_0.LD30 25.0
R divider_top_1.7b_counter_new_0.LD3 44774
= divider_top_1.7b_counter_new_0.LD3 divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.inverter_1_0.VIN
= divider_top_1.7b_counter_new_0.LD3 divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.A
= divider_top_1.7b_counter_new_0.LD3 divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.SEL
= divider_top_1.7b_counter_new_0.LD3 divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.inverter_1_0.VIN
= divider_top_1.7b_counter_new_0.LD3 divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.A
= divider_top_1.7b_counter_new_0.LD3 divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.SEL
= divider_top_1.7b_counter_new_0.LD3 divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.inverter_1_0.VIN
= divider_top_1.7b_counter_new_0.LD3 divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.A
= divider_top_1.7b_counter_new_0.LD3 divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.SEL
= divider_top_1.7b_counter_new_0.LD3 divider_top_1.7b_counter_new_0.mod_dff_magic_1.LD
= divider_top_1.7b_counter_new_0.LD3 divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.inverter_1_0.VIN
= divider_top_1.7b_counter_new_0.LD3 divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.A
= divider_top_1.7b_counter_new_0.LD3 divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.SEL
= divider_top_1.7b_counter_new_0.LD3 divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.inverter_1_0.VIN
= divider_top_1.7b_counter_new_0.LD3 divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.A
= divider_top_1.7b_counter_new_0.LD3 divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.SEL
= divider_top_1.7b_counter_new_0.LD3 divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.inverter_1_0.VIN
= divider_top_1.7b_counter_new_0.LD3 divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.A
= divider_top_1.7b_counter_new_0.LD3 divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.SEL
= divider_top_1.7b_counter_new_0.LD3 divider_top_1.7b_counter_new_0.mod_dff_magic_2.LD
= divider_top_1.7b_counter_new_0.LD3 divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.LD3
R a_n11785_n37312# 4974
R divider_top_1.MUX_1_1.a3 6113
= divider_top_1.MUX_1_1.a3 divider_top_1.MUX_1_1.OR_MAGIC_0.A
= divider_top_1.MUX_1_1.a3 divider_top_1.MUX_1_1.AND_1_0.inverter_2_0.VOUT
= divider_top_1.MUX_1_1.a3 divider_top_1.MUX_1_1.AND_1_0.VOUT
R divider_top_1.MUX_1_1.a4 6091
= divider_top_1.MUX_1_1.a4 divider_top_1.MUX_1_1.OR_MAGIC_0.B
= divider_top_1.MUX_1_1.a4 divider_top_1.MUX_1_1.AND_1_1.inverter_2_0.VOUT
= divider_top_1.MUX_1_1.a4 divider_top_1.MUX_1_1.AND_1_1.VOUT
R a_28617_n37134# 2812
R a_82389_n37029# 2812
R divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a1 7189
= divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a1 divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.inverter_1_0.VOUT
= divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a1 divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.A
R divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a1 7189
= divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a1 divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.inverter_1_0.VOUT
= divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a1 divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.A
R divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a1 7189
= divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a1 divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.inverter_1_0.VOUT
= divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a1 divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.A
R divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a1 7189
= divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a1 divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.inverter_1_0.VOUT
= divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a1 divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.A
R a_n16872_n37248# 7862
R a_6753_n36000# 1375
R a_6339_n36000# 1668
R a_3753_n36000# 1375
R a_3339_n36000# 1668
R a_1253_n36000# 1375
R a_839_n36000# 1668
R a_n1247_n36000# 1375
R a_n1661_n36000# 1668
R a_n3747_n36000# 1375
R a_n4161_n36000# 1668
R a_n6247_n36000# 1375
R a_n6661_n36000# 1668
R divider_top_1.DivideBy2_magic_1.TG_MAGIC_0.inverter_0.OUT 7133
R divider_top_1.DivideBy2_magic_1.TG_MAGIC_2.inverter_0.OUT 7133
C divider_top_1.OUT10 14.2
R divider_top_1.OUT1 7480
= divider_top_1.OUT1 Tapered_Buffer_mag_8.IN
= divider_top_1.OUT1 divider_top_1.MUX_1_2.OR_MAGIC_0.VOUT
= divider_top_1.OUT1 divider_top_1.MUX_1_2.VOUT
R divider_top_1.MUX_1_2.AND_1_0.inverter_2_0.VIN 6276
= divider_top_1.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_1.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.VOUT
R a_n20053_n36734# 2812
R a_n18417_n36622# 2812
C divider_top_1.MUX_1_2.SEL0 2.1
R divider_top_1.MUX_1_2.SEL 7858
= divider_top_1.MUX_1_2.SEL divider_top_1.3AND_MAGIC_1.VOUT
= divider_top_1.MUX_1_2.SEL divider_top_1.MUX_1_2.inverter_1_0.VIN
= divider_top_1.MUX_1_2.SEL divider_top_1.MUX_1_2.AND_1_0.A
R a_n21742_n36683# 3023
R a_n22052_n36682# 2991
R a_n16774_n36336# 4974
R divider_top_1.MUX_1_2.a3 6113
= divider_top_1.MUX_1_2.a3 divider_top_1.MUX_1_2.OR_MAGIC_0.A
= divider_top_1.MUX_1_2.a3 divider_top_1.MUX_1_2.AND_1_0.inverter_2_0.VOUT
= divider_top_1.MUX_1_2.a3 divider_top_1.MUX_1_2.AND_1_0.VOUT
R divider_top_1.MUX_1_2.a4 6091
= divider_top_1.MUX_1_2.a4 divider_top_1.MUX_1_2.OR_MAGIC_0.B
= divider_top_1.MUX_1_2.a4 divider_top_1.MUX_1_2.AND_1_1.inverter_2_0.VOUT
= divider_top_1.MUX_1_2.a4 divider_top_1.MUX_1_2.AND_1_1.VOUT
C divider_top_1.AND_1_1.VOUT0 2.1
R divider_top_1.AND_1_1.VOUT 5603
= divider_top_1.AND_1_1.VOUT divider_top_1.3AND_MAGIC_1.B
= divider_top_1.AND_1_1.VOUT divider_top_1.AND_1_1.inverter_2_0.VOUT
R divider_top_1.AND_1_1.inverter_2_0.VIN 6276
= divider_top_1.AND_1_1.inverter_2_0.VIN divider_top_1.AND_1_1.NAND_MAGIC_1_0.VOUT
R divider_top_1.3AND_MAGIC_1.A 4185
= divider_top_1.3AND_MAGIC_1.A divider_top_1.3AND_MAGIC_2.VOUT
R a_n21954_n35975# 7248
R a_6557_n35394# 3731
R divider_top_1.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.A 7551
= divider_top_1.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.A divider_top_1.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_1.OUT
R a_6241_n35394# 3798
R a_3557_n35394# 3731
C divider_top_1.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.B0 2.6
R divider_top_1.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.B 8161
= divider_top_1.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.B divider_top_1.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_2.OUT
R a_3241_n35394# 3798
R a_1057_n35394# 3731
C divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_1.A0 2.9
R divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_1.A 8555
= divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_1.A divider_top_1.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_3.OUT
R a_741_n35394# 3798
R a_n1443_n35394# 3731
C divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_1.B0 3.8
R divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_1.B 9266
= divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_1.B divider_top_1.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_4.OUT
= divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_1.B divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.B
R a_n1759_n35394# 3798
R a_n3943_n35394# 3731
C divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_0.A0 2.2
R divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_0.A 7214
= divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_0.A divider_top_1.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_0.OUT
R a_n4259_n35394# 3798
R a_n6443_n35394# 3731
C divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_0.B0 2.4
R divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_0.B 7356
= divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_0.B divider_top_1.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_5.OUT
= divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_0.B divider_top_1.divider_magic_0/P3_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.B
R a_n6759_n35394# 3798
C divider_top_1.Q10 24.6
R divider_top_1.Q1 16602
= divider_top_1.Q1 divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.OR_MAGIC_0.VOUT
= divider_top_1.Q1 divider_top_1.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.VOUT
= divider_top_1.Q1 divider_top_1.7b_counter_new_0.mod_dff_magic_1.Q
= divider_top_1.Q1 divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.B
= divider_top_1.Q1 divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.B
= divider_top_1.Q1 divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.IN1
= divider_top_1.Q1 divider_top_1.7b_counter_new_0.mod_dff_magic_2.CLK
= divider_top_1.Q1 divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.3_INPUT_NOR_MAG_0.A
= divider_top_1.Q1 divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.Q1
= divider_top_1.Q1 divider_top_1.7b_counter_new_0.Q1
= divider_top_1.Q1 divider_top_1.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_1.A
= divider_top_1.Q1 divider_top_1.divider_magic_0/P3_Gen_magic_0.Q1
= divider_top_1.Q1 divider_top_1.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_1.A
= divider_top_1.Q1 divider_top_1.divider_magic_0/P2_Gen_magic_0.Q1
R a_7001_n35632# 2999
R a_6252_n35602# 3006
C divider_top_1.Q20 26.3
R divider_top_1.Q2 16545
= divider_top_1.Q2 divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.OR_MAGIC_0.VOUT
= divider_top_1.Q2 divider_top_1.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.VOUT
= divider_top_1.Q2 divider_top_1.7b_counter_new_0.mod_dff_magic_2.Q
= divider_top_1.Q2 divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.B
= divider_top_1.Q2 divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.B
= divider_top_1.Q2 divider_top_1.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.IN1
= divider_top_1.Q2 divider_top_1.7b_counter_new_0.mod_dff_magic_3.CLK
= divider_top_1.Q2 divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.3_INPUT_NOR_MAG_0.B
= divider_top_1.Q2 divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.Q2
= divider_top_1.Q2 divider_top_1.7b_counter_new_0.Q2
= divider_top_1.Q2 divider_top_1.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_2.A
= divider_top_1.Q2 divider_top_1.divider_magic_0/P3_Gen_magic_0.Q2
= divider_top_1.Q2 divider_top_1.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_2.A
= divider_top_1.Q2 divider_top_1.divider_magic_0/P2_Gen_magic_0.Q2
R a_4001_n35632# 2999
R a_3252_n35602# 3006
C divider_top_1.Q40 43.7
R divider_top_1.Q4 15361
= divider_top_1.Q4 divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.OR_MAGIC_0.VOUT
= divider_top_1.Q4 divider_top_1.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.VOUT
= divider_top_1.Q4 divider_top_1.7b_counter_new_0.mod_dff_magic_4.Q
= divider_top_1.Q4 divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.B
= divider_top_1.Q4 divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.B
= divider_top_1.Q4 divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.IN1
= divider_top_1.Q4 divider_top_1.7b_counter_new_0.mod_dff_magic_5.CLK
= divider_top_1.Q4 divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.NOR_MAGIC_0.A
= divider_top_1.Q4 divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.Q4
= divider_top_1.Q4 divider_top_1.7b_counter_new_0.Q4
= divider_top_1.Q4 divider_top_1.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_3.A
= divider_top_1.Q4 divider_top_1.divider_magic_0/P3_Gen_magic_0.Q4
= divider_top_1.Q4 divider_top_1.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_3.A
= divider_top_1.Q4 divider_top_1.divider_magic_0/P2_Gen_magic_0.Q4
R a_1501_n35632# 2999
R a_752_n35602# 3006
C divider_top_1.Q50 45.5
R divider_top_1.Q5 15670
= divider_top_1.Q5 divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.OR_MAGIC_0.VOUT
= divider_top_1.Q5 divider_top_1.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.VOUT
= divider_top_1.Q5 divider_top_1.7b_counter_new_0.mod_dff_magic_5.Q
= divider_top_1.Q5 divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.B
= divider_top_1.Q5 divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.B
= divider_top_1.Q5 divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.IN1
= divider_top_1.Q5 divider_top_1.7b_counter_new_0.mod_dff_magic_6.CLK
= divider_top_1.Q5 divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.NOR_MAGIC_0.B
= divider_top_1.Q5 divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.Q5
= divider_top_1.Q5 divider_top_1.7b_counter_new_0.Q5
= divider_top_1.Q5 divider_top_1.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_4.A
= divider_top_1.Q5 divider_top_1.divider_magic_0/P3_Gen_magic_0.Q5
= divider_top_1.Q5 divider_top_1.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_4.A
= divider_top_1.Q5 divider_top_1.divider_magic_0/P2_Gen_magic_0.Q5
R a_n999_n35632# 2999
R a_n1748_n35602# 3006
C divider_top_1.Q60 61.3
R divider_top_1.Q6 15796
= divider_top_1.Q6 divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.B
= divider_top_1.Q6 divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.B
= divider_top_1.Q6 divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.IN1
= divider_top_1.Q6 divider_top_1.7b_counter_new_0.mod_dff_magic_0.CLK
= divider_top_1.Q6 divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.OR_MAGIC_0.VOUT
= divider_top_1.Q6 divider_top_1.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.VOUT
= divider_top_1.Q6 divider_top_1.7b_counter_new_0.mod_dff_magic_6.Q
= divider_top_1.Q6 divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.NOR_MAGIC_1.A
= divider_top_1.Q6 divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.Q6
= divider_top_1.Q6 divider_top_1.7b_counter_new_0.Q6
= divider_top_1.Q6 divider_top_1.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_0.A
= divider_top_1.Q6 divider_top_1.divider_magic_0/P3_Gen_magic_0.Q6
= divider_top_1.Q6 divider_top_1.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_0.A
= divider_top_1.Q6 divider_top_1.divider_magic_0/P2_Gen_magic_0.Q6
R a_n3499_n35632# 2999
R a_n4248_n35602# 3006
C divider_top_1.Q70 73.2
R divider_top_1.Q7 13392
= divider_top_1.Q7 divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.OR_MAGIC_0.VOUT
= divider_top_1.Q7 divider_top_1.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.VOUT
= divider_top_1.Q7 divider_top_1.7b_counter_new_0.mod_dff_magic_0.Q
= divider_top_1.Q7 divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.NOR_MAGIC_1.B
= divider_top_1.Q7 divider_top_1.7b_counter_new_0.LD_GEN_MAGIC_0.Q7
= divider_top_1.Q7 divider_top_1.7b_counter_new_0.Q7
= divider_top_1.Q7 divider_top_1.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_5.A
= divider_top_1.Q7 divider_top_1.divider_magic_0/P3_Gen_magic_0.Q7
= divider_top_1.Q7 divider_top_1.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_5.A
= divider_top_1.Q7 divider_top_1.divider_magic_0/P2_Gen_magic_0.Q7
R a_n5999_n35632# 2999
C divider_top_1.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_5.B0 2.4
R divider_top_1.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_5.B 8331
= divider_top_1.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_5.B divider_top_1.divider_magic_0/P3_Gen_magic_0.inverter_0.OUT
R a_n6748_n35602# 3006
R a_n7977_n35598# 7862
R divider_top_1.DivideBy2_magic_1.TG_MAGIC_1.OUT 15247
= divider_top_1.DivideBy2_magic_1.TG_MAGIC_1.OUT divider_top_1.DivideBy2_magic_1.inverter_0.IN
= divider_top_1.DivideBy2_magic_1.TG_MAGIC_1.OUT divider_top_1.DivideBy2_magic_1.TG_MAGIC_0.OUT
C divider_top_1.P30 3.2
R divider_top_1.P3 12345
= divider_top_1.P3 divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.inverter_3.OUT
= divider_top_1.P3 divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.inverter_4.IN
= divider_top_1.P3 divider_top_1.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.Q
= divider_top_1.P3 divider_top_1.divider_magic_0/P3_Gen_magic_0.P3
= divider_top_1.P3 divider_top_1.OR_MAGIC_0.B
C divider_top_1.P00 21.4
R divider_top_1.P0 20133
= divider_top_1.P0 divider_top_1.DFF_MAG_0.inverter_3.OUT
= divider_top_1.P0 divider_top_1.DFF_MAG_0.inverter_4.IN
= divider_top_1.P0 divider_top_1.DFF_MAG_0.Q
= divider_top_1.P0 divider_top_1.OR_MAGIC_0.A
= divider_top_1.P0 divider_top_1.OR_MAGIC_1.A
= divider_top_1.P0 divider_top_1.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.B
= divider_top_1.P0 divider_top_1.MUX_1_0.AND_1_0.B
= divider_top_1.P0 divider_top_1.MUX_1_0.IN2
R a_n8131_n35872# 4974
R divider_top_1.DivideBy2_magic_1.TG_MAGIC_1.inverter_0.OUT 7133
R divider_top_1.DivideBy2_magic_1.TG_MAGIC_1.IN 11301
= divider_top_1.DivideBy2_magic_1.TG_MAGIC_1.IN divider_top_1.DivideBy2_magic_1.inverter_2.OUT
C divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.OUT0 2.9
R divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.OUT 21754
= divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_1.DivideBy2_magic_1.inverter_3.IN
= divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_1.DivideBy2_magic_1.TG_MAGIC_2.OUT
= divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_1.DivideBy2_magic_1.TG_MAGIC_0.IN
C divider_top_1.DivideBy2_magic_1.CLK0 8.5
R divider_top_1.DivideBy2_magic_1.CLK 21041
= divider_top_1.DivideBy2_magic_1.CLK divider_top_1.OR_MAGIC_0.VOUT
= divider_top_1.DivideBy2_magic_1.CLK divider_top_1.DivideBy2_magic_1.TG_MAGIC_2.inverter_0.IN
= divider_top_1.DivideBy2_magic_1.CLK divider_top_1.DivideBy2_magic_1.TG_MAGIC_2.CLK
= divider_top_1.DivideBy2_magic_1.CLK divider_top_1.DivideBy2_magic_1.inverter_1.IN
= divider_top_1.DivideBy2_magic_1.CLK divider_top_1.DivideBy2_magic_1.TG_MAGIC_1.inverter_0.IN
= divider_top_1.DivideBy2_magic_1.CLK divider_top_1.DivideBy2_magic_1.TG_MAGIC_1.CLK
C divider_top_1.DivideBy2_magic_1.inverter_2.IN0 2.1
R divider_top_1.DivideBy2_magic_1.inverter_2.IN 14988
= divider_top_1.DivideBy2_magic_1.inverter_2.IN divider_top_1.DivideBy2_magic_1.TG_MAGIC_2.IN
= divider_top_1.DivideBy2_magic_1.inverter_2.IN divider_top_1.DivideBy2_magic_1.inverter_0.OUT
R divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.inverter_0.OUT 7133
R divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.IN 11339
= divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.IN divider_top_1.DivideBy2_magic_1.inverter_4.OUT
C divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.CLK0 6.0
R divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.CLK 18705
= divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.CLK divider_top_1.DivideBy2_magic_1.inverter_1.OUT
= divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.CLK divider_top_1.DivideBy2_magic_1.TG_MAGIC_0.inverter_0.IN
= divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.CLK divider_top_1.DivideBy2_magic_1.TG_MAGIC_0.CLK
= divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.CLK divider_top_1.DivideBy2_magic_1.TG_MAGIC_3.inverter_0.IN
C divider_top_1.MUX_1_1.IN20 3.5
R divider_top_1.MUX_1_1.IN2 11243
= divider_top_1.MUX_1_1.IN2 divider_top_1.DivideBy2_magic_1.inverter_3.OUT
= divider_top_1.MUX_1_1.IN2 divider_top_1.DivideBy2_magic_1.inverter_4.IN
= divider_top_1.MUX_1_1.IN2 divider_top_1.DivideBy2_magic_1.Q
= divider_top_1.MUX_1_1.IN2 divider_top_1.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.B
= divider_top_1.MUX_1_1.IN2 divider_top_1.MUX_1_1.AND_1_0.B
C a_n26846_n39533#0 8.5
R a_n26846_n39533# 43847
R a_5859_n27341# 3731
R a_5543_n27341# 3798
R a_2859_n27341# 3731
R a_2543_n27341# 3798
R a_359_n27341# 3731
R a_43_n27341# 3798
R a_n2141_n27341# 3731
R a_n2457_n27341# 3798
R a_n4641_n27341# 3731
R a_n4957_n27341# 3798
R a_n7141_n27341# 3731
R a_n7457_n27341# 3798
R divider_top_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT 7133
R divider_top_0.DFF_MAG_0.TG_MAGIC_3.IN 11339
= divider_top_0.DFF_MAG_0.TG_MAGIC_3.IN divider_top_0.DFF_MAG_0.inverter_4.OUT
R divider_top_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT 7133
R divider_top_0.DFF_MAG_0.TG_MAGIC_1.IN 11301
= divider_top_0.DFF_MAG_0.TG_MAGIC_1.IN divider_top_0.DFF_MAG_0.inverter_2.OUT
R a_6055_n26735# 1375
R a_5641_n26735# 1668
R a_3055_n26735# 1375
R a_2641_n26735# 1668
R a_555_n26735# 1375
R a_141_n26735# 1668
R a_n1945_n26735# 1375
R a_n2359_n26735# 1668
R a_n4445_n26735# 1375
R a_n4859_n26735# 1668
R a_n6945_n26735# 1375
R a_n7359_n26735# 1668
R a_n18116_n27005# 2812
R a_6303_n26957# 2999
R a_5554_n26987# 3006
R a_3303_n26957# 2999
R a_2554_n26987# 3006
R a_803_n26957# 2999
R a_54_n26987# 3006
R a_n1697_n26957# 2999
R a_n2446_n26987# 3006
R a_n4197_n26957# 2999
R a_n4946_n26987# 3006
R a_n6697_n26957# 2999
R a_n7446_n26987# 3006
R a_84352_n25896# 2812
R a_85897_n25570# 7862
R a_74988_n25934# 2812
R a_80684_n25865# 2812
R divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.inverter_2_0.VIN 6276
= divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.VOUT
R a_85995_n26182# 4974
R divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a3 6113
= divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a3 divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.OR_MAGIC_0.A
= divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a3 divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.inverter_2_0.VOUT
= divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a3 divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.VOUT
R a_82229_n25539# 7862
R divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.inverter_2_0.VIN 6276
= divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.VOUT
R a_76533_n25608# 7862
R a_71320_n25903# 2812
R a_65835_n25951# 2812
R divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.inverter_2_0.VIN 6276
= divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.VOUT
R a_76631_n26220# 4974
R divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a3 6113
= divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a3 divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.OR_MAGIC_0.A
= divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a3 divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.inverter_2_0.VOUT
= divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a3 divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.VOUT
R a_72865_n25577# 7862
R divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.inverter_2_0.VIN 6276
= divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.VOUT
R a_67380_n25625# 7862
R a_57081_n26017# 2812
R a_62167_n25920# 2812
R divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.inverter_2_0.VIN 6276
= divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.VOUT
R a_67478_n26237# 4974
R divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a3 6113
= divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a3 divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.OR_MAGIC_0.A
= divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a3 divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.inverter_2_0.VOUT
= divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a3 divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.VOUT
R a_82327_n26151# 4974
R divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a3 6113
= divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a3 divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.OR_MAGIC_0.A
= divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a3 divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.inverter_2_0.VOUT
= divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a3 divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.VOUT
R a_72963_n26189# 4974
R divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a3 6113
= divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a3 divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.OR_MAGIC_0.A
= divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a3 divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.inverter_2_0.VOUT
= divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a3 divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.VOUT
R a_63712_n25594# 7862
R a_58626_n25691# 7862
R a_47883_n26051# 2812
R a_53413_n25986# 2812
R divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.inverter_2_0.VIN 6276
= divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.VOUT
R divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.inverter_2_0.VIN 6276
= divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.VOUT
R a_58724_n26303# 4974
R divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a3 6113
= divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a3 divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.OR_MAGIC_0.A
= divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a3 divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.inverter_2_0.VOUT
= divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a3 divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.VOUT
R a_54958_n25660# 7862
R divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.inverter_2_0.VIN 6276
= divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.VOUT
R a_49428_n25725# 7862
R a_44215_n26020# 2812
R divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.inverter_2_0.VIN 6276
= divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.VOUT
R a_49526_n26337# 4974
R divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a3 6113
= divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a3 divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.OR_MAGIC_0.A
= divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a3 divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.inverter_2_0.VOUT
= divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a3 divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.VOUT
R a_45760_n25694# 7862
R a_39020_n26012# 2812
R divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.inverter_2_0.VIN 6276
= divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.VOUT
R a_55056_n26272# 4974
R divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a3 6113
= divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a3 divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.OR_MAGIC_0.A
= divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a3 divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.inverter_2_0.VOUT
= divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a3 divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.VOUT
R a_45858_n26306# 4974
R divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a3 6113
= divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a3 divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.OR_MAGIC_0.A
= divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a3 divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.inverter_2_0.VOUT
= divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a3 divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.VOUT
R a_40565_n25686# 7862
R a_35352_n25981# 2812
R divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.inverter_2_0.VIN 6276
= divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.VOUT
R a_40663_n26298# 4974
R divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a3 6113
= divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a3 divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.OR_MAGIC_0.A
= divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a3 divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.inverter_2_0.VOUT
= divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a3 divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.VOUT
R a_63810_n26206# 4974
R divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a3 6113
= divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a3 divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.OR_MAGIC_0.A
= divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a3 divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.inverter_2_0.VOUT
= divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a3 divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.VOUT
R a_36897_n25655# 7862
R a_n22047_n26819# 2991
R a_n22356_n26819# 3023
R a_n22907_n27453# 7248
R divider_top_0.MUX_1_0.AND_1_1.inverter_2_0.VIN 6276
= divider_top_0.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_0.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.VOUT
R divider_top_0.MUX_1_0.a1 7189
= divider_top_0.MUX_1_0.a1 divider_top_0.MUX_1_0.inverter_1_0.VOUT
= divider_top_0.MUX_1_0.a1 divider_top_0.MUX_1_0.AND_1_1.A
R a_30580_n26001# 2812
R divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.inverter_2_0.VIN 6276
= divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.VOUT
R a_32125_n25675# 7862
R a_26912_n25970# 2812
R divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.inverter_2_0.VIN 6276
= divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.VOUT
R a_36995_n26267# 4974
R divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a3 6113
= divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a3 divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.OR_MAGIC_0.A
= divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a3 divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.inverter_2_0.VOUT
= divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a3 divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.VOUT
R a_32223_n26287# 4974
R divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a3 6113
= divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a3 divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.OR_MAGIC_0.A
= divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a3 divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.inverter_2_0.VOUT
= divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a3 divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.VOUT
R a_28457_n25644# 7862
R divider_top_0.DFF_MAG_0.TG_MAGIC_3.OUT 15252
= divider_top_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_0.DFF_MAG_0.inverter_3.IN
= divider_top_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_0.DFF_MAG_0.TG_MAGIC_2.OUT
R divider_top_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT 7133
C divider_top_0.DFF_MAG_0.TG_MAGIC_2.IN0 2.2
R divider_top_0.DFF_MAG_0.TG_MAGIC_2.IN 14988
= divider_top_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_0.DFF_MAG_0.inverter_0.OUT
= divider_top_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_0.DFF_MAG_0.inverter_2.IN
R divider_top_0.DFF_MAG_0.TG_MAGIC_1.OUT 15247
= divider_top_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_0.DFF_MAG_0.inverter_0.IN
= divider_top_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_0.DFF_MAG_0.TG_MAGIC_0.OUT
R divider_top_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT 7133
C divider_top_0.DFF_MAG_0.TG_MAGIC_3.CLK0 5.9
R divider_top_0.DFF_MAG_0.TG_MAGIC_3.CLK 18705
= divider_top_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_0.DFF_MAG_0.inverter_1.OUT
= divider_top_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.IN
= divider_top_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_0.DFF_MAG_0.TG_MAGIC_0.CLK
= divider_top_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.IN
R divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.inverter_2_0.VIN 6276
= divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.VOUT
R a_28555_n26256# 4974
R divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a3 6113
= divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a3 divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.OR_MAGIC_0.A
= divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a3 divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.inverter_2_0.VOUT
= divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a3 divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.VOUT
R a_5869_n25090# 3731
R a_5553_n25090# 3798
R divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a4 6091
= divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a4 divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.OR_MAGIC_0.B
= divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a4 divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.inverter_2_0.VOUT
= divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a4 divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.VOUT
R divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a4 6091
= divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a4 divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.OR_MAGIC_0.B
= divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a4 divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.inverter_2_0.VOUT
= divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a4 divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.VOUT
R divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.inverter_2_0.VIN 6276
= divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.VOUT
R divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a4 6091
= divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a4 divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.OR_MAGIC_0.B
= divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a4 divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.inverter_2_0.VOUT
= divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a4 divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.VOUT
R a_85351_n23922# 2812
R divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a1 7189
= divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a1 divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.inverter_1_0.VOUT
= divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a1 divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.A
R divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.inverter_2_0.VIN 6276
= divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.VOUT
R divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a4 6091
= divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a4 divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.OR_MAGIC_0.B
= divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a4 divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.inverter_2_0.VOUT
= divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a4 divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.VOUT
R divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.inverter_2_0.VIN 6276
= divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.VOUT
R divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a4 6091
= divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a4 divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.OR_MAGIC_0.B
= divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a4 divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.inverter_2_0.VOUT
= divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a4 divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.VOUT
R a_75987_n23960# 2812
R divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a1 7189
= divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a1 divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.inverter_1_0.VOUT
= divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a1 divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.A
R divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.inverter_2_0.VIN 6276
= divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.VOUT
R divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a4 6091
= divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a4 divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.OR_MAGIC_0.B
= divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a4 divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.inverter_2_0.VOUT
= divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a4 divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.VOUT
R divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.inverter_2_0.VIN 6276
= divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.VOUT
R divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a4 6091
= divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a4 divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.OR_MAGIC_0.B
= divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a4 divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.inverter_2_0.VOUT
= divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a4 divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.VOUT
R divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a4 6091
= divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a4 divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.OR_MAGIC_0.B
= divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a4 divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.inverter_2_0.VOUT
= divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a4 divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.VOUT
R a_66834_n23977# 2812
R a_72319_n23929# 2812
R divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a1 7189
= divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a1 divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.inverter_1_0.VOUT
= divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a1 divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.A
R divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.inverter_2_0.VIN 6276
= divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.VOUT
R divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.inverter_2_0.VIN 6276
= divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.VOUT
R divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a4 6091
= divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a4 divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.OR_MAGIC_0.B
= divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a4 divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.inverter_2_0.VOUT
= divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a4 divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.VOUT
R a_58080_n24043# 2812
R divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a1 7189
= divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a1 divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.inverter_1_0.VOUT
= divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a1 divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.A
R divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.inverter_2_0.VIN 6276
= divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.VOUT
R divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a4 6091
= divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a4 divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.OR_MAGIC_0.B
= divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a4 divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.inverter_2_0.VOUT
= divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a4 divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.VOUT
R divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.inverter_2_0.VIN 6276
= divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.VOUT
R divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a4 6091
= divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a4 divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.OR_MAGIC_0.B
= divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a4 divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.inverter_2_0.VOUT
= divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a4 divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.VOUT
R a_48882_n24077# 2812
R divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a1 7189
= divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a1 divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.inverter_1_0.VOUT
= divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a1 divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.A
R divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.inverter_2_0.VIN 6276
= divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.VOUT
R divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a4 6091
= divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a4 divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.OR_MAGIC_0.B
= divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a4 divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.inverter_2_0.VOUT
= divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a4 divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.VOUT
R a_45214_n24046# 2812
R a_54412_n24012# 2812
R a_63166_n23946# 2812
R divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a1 7189
= divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a1 divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.inverter_1_0.VOUT
= divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a1 divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.A
R divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a1 7189
= divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a1 divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.inverter_1_0.VOUT
= divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a1 divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.A
R divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.inverter_2_0.VIN 6276
= divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.VOUT
R divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a4 6091
= divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a4 divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.OR_MAGIC_0.B
= divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a4 divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.inverter_2_0.VOUT
= divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a4 divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.VOUT
R a_40019_n24038# 2812
R divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a1 7189
= divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a1 divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.inverter_1_0.VOUT
= divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a1 divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.A
R divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.inverter_2_0.VIN 6276
= divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.VOUT
R divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a4 6091
= divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a4 divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.OR_MAGIC_0.B
= divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a4 divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.inverter_2_0.VOUT
= divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a4 divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.VOUT
R a_36351_n24007# 2812
R divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.inverter_2_0.VIN 6276
= divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.VOUT
R a_18406_n24848# 3610
R a_17460_n24848# 3610
R a_31579_n24027# 2812
R a_81683_n23891# 2812
R divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a1 7189
= divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a1 divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.inverter_1_0.VOUT
= divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a1 divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.A
R divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a1 7189
= divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a1 divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.inverter_1_0.VOUT
= divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a1 divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.A
R divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a1 7189
= divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a1 divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.inverter_1_0.VOUT
= divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a1 divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.A
R divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a1 7189
= divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a1 divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.inverter_1_0.VOUT
= divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a1 divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.A
R divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a1 7189
= divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a1 divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.inverter_1_0.VOUT
= divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a1 divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.A
R divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.inverter_2_0.VIN 6276
= divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.VOUT
R a_27911_n23996# 2812
R divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a1 7189
= divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a1 divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.inverter_1_0.VOUT
= divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a1 divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.A
R a_21231_n24028# 1351
R a_19534_n24274# 3023
R a_6065_n24484# 1375
R a_5651_n24484# 1668
R a_6313_n24706# 2999
R a_5564_n24736# 3006
R divider_top_0.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.C 6486
= divider_top_0.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.C divider_top_0.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_6.OUT
R a_4760_n24493# 2991
R a_4451_n24493# 3023
R divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT 6276
= divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_1.inverter_2_0.VIN
R a_3023_n24539# 2812
R divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT 6276
= divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_0.inverter_2_0.VIN
R a_n17570_n25657# 7862
R a_1418_n24541# 2812
C divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_1.B0 3.3
R divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_1.B 9266
= divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_1.B divider_top_0.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_4.OUT
= divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_1.B divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.B
C divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_1.A0 2.6
R divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_1.A 8555
= divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_1.A divider_top_0.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_3.OUT
C divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_0.B0 2.9
R divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_0.B 7353
= divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_0.B divider_top_0.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_5.OUT
= divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_0.B divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.B
C divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_0.A0 2.0
R divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_0.A 7214
= divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_0.A divider_top_0.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_0.OUT
R a_19224_n24275# 2991
R a_19322_n24882# 7248
R divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.NOR_MAGIC_0.VOUT 6957
= divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.NOR_MAGIC_0.VOUT divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.3AND_MAGIC_0.A
R divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.NOR_MAGIC_1.VOUT 6592
= divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.NOR_MAGIC_1.VOUT divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.3AND_MAGIC_0.B
C divider_top_0.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.B0 2.5
R divider_top_0.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.B 8161
= divider_top_0.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.B divider_top_0.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_2.OUT
R divider_top_0.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.A 7551
= divider_top_0.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.A divider_top_0.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_1.OUT
R a_3900_n25127# 7248
C divider_top_0.divider_magic_0/P2_Gen_magic_0.3_in_and_out0 2.7
R divider_top_0.divider_magic_0/P2_Gen_magic_0.3_in_and_out 4141
= divider_top_0.divider_magic_0/P2_Gen_magic_0.3_in_and_out divider_top_0.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_0.C
= divider_top_0.divider_magic_0/P2_Gen_magic_0.3_in_and_out divider_top_0.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.VOUT
R a_n202_n24484# 2991
R a_n511_n24484# 3023
R divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT 7133
R divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT 7133
R divider_top_0.DivideBy2_magic_0.TG_MAGIC_0.inverter_0.OUT 7133
R divider_top_0.DivideBy2_magic_0.TG_MAGIC_2.inverter_0.OUT 7133
R divider_top_0.MUX_1_0.AND_1_0.inverter_2_0.VIN 6276
= divider_top_0.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_0.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.VOUT
R a_n19115_n25031# 2812
C divider_top_0.MUX_1_0.SEL0 3.0
R divider_top_0.MUX_1_0.SEL 8620
= divider_top_0.MUX_1_0.SEL divider_top_0.3AND_MAGIC_0.VOUT
= divider_top_0.MUX_1_0.SEL divider_top_0.MUX_1_0.inverter_1_0.VIN
= divider_top_0.MUX_1_0.SEL divider_top_0.MUX_1_0.AND_1_0.A
R a_n17472_n24745# 4974
R divider_top_0.MUX_1_0.a3 6113
= divider_top_0.MUX_1_0.a3 divider_top_0.MUX_1_0.OR_MAGIC_0.A
= divider_top_0.MUX_1_0.a3 divider_top_0.MUX_1_0.AND_1_0.inverter_2_0.VOUT
= divider_top_0.MUX_1_0.a3 divider_top_0.MUX_1_0.AND_1_0.VOUT
C divider_top_0.MUX_1_0.a40 2.0
R divider_top_0.MUX_1_0.a4 6091
= divider_top_0.MUX_1_0.a4 divider_top_0.MUX_1_0.OR_MAGIC_0.B
= divider_top_0.MUX_1_0.a4 divider_top_0.MUX_1_0.AND_1_1.inverter_2_0.VOUT
= divider_top_0.MUX_1_0.a4 divider_top_0.MUX_1_0.AND_1_1.VOUT
C divider_top_0.3AND_MAGIC_0.C0 2.3
R divider_top_0.3AND_MAGIC_0.C 7421
= divider_top_0.3AND_MAGIC_0.C divider_top_0.NOR_MAGIC_0.VOUT
R a_n20419_n24739# 3610
R divider_top_0.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_0.VOUT 7997
= divider_top_0.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_0.VOUT divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_0.IN
= divider_top_0.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_0.VOUT divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.D
R divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_1.VOUT 5675
= divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_1.VOUT divider_top_0.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_0.B
= divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_1.VOUT divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_1.inverter_2_0.VOUT
R divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_0.VOUT 6005
= divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_0.VOUT divider_top_0.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_0.A
= divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_0.VOUT divider_top_0.divider_magic_0/P2_Gen_magic_0.AND_1_0.inverter_2_0.VOUT
R a_n1062_n25118# 7248
R divider_top_0.3AND_MAGIC_0.B 6763
= divider_top_0.3AND_MAGIC_0.B divider_top_0.NOR_MAGIC_1.VOUT
R a_n21324_n24738# 3610
C divider_top_0.3AND_MAGIC_0.A0 2.5
R divider_top_0.3AND_MAGIC_0.A 6531
= divider_top_0.3AND_MAGIC_0.A divider_top_0.3_INPUT_NOR_MAG_0.VOUT
R a_n22220_n25009# 7831
R a_n22530_n25009# 7828
R divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT 15247
= divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.inverter_0.IN
= divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_0.OUT
R divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT 7133
R divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.IN 11301
= divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.IN divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.inverter_2.OUT
R divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT 15252
= divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.inverter_3.IN
= divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.OUT
R a_24061_n24804# 7628
R a_23061_n24804# 7624
R a_22061_n24804# 7639
C divider_top_0.LD0 29.5
R divider_top_0.LD 23919
= divider_top_0.LD divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.OUT
= divider_top_0.LD divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.LD
= divider_top_0.LD divider_top_0.7b_counter_new_0.LD
= divider_top_0.LD divider_top_0.DFF_MAG_0.TG_MAGIC_0.IN
= divider_top_0.LD divider_top_0.DFF_MAG_0.D
C divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN0 2.1
R divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN 14988
= divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.inverter_0.OUT
= divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.inverter_2.IN
R divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT 7133
R divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.IN 11339
= divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.IN divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.inverter_4.OUT
C divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK0 5.9
R divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK 18705
= divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.inverter_1.OUT
= divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.IN
= divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_0.CLK
= divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.IN
R a_n8648_n23941# 7862
C divider_top_0.P20 2.7
R divider_top_0.P2 11501
= divider_top_0.P2 divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.inverter_3.OUT
= divider_top_0.P2 divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.inverter_4.IN
= divider_top_0.P2 divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.Q
= divider_top_0.P2 divider_top_0.divider_magic_0/P2_Gen_magic_0.P2
= divider_top_0.P2 divider_top_0.OR_MAGIC_1.B
R a_n8802_n24215# 4974
R divider_top_0.DivideBy2_magic_0.TG_MAGIC_1.OUT 15247
= divider_top_0.DivideBy2_magic_0.TG_MAGIC_1.OUT divider_top_0.DivideBy2_magic_0.inverter_0.IN
= divider_top_0.DivideBy2_magic_0.TG_MAGIC_1.OUT divider_top_0.DivideBy2_magic_0.TG_MAGIC_0.OUT
R divider_top_0.DivideBy2_magic_0.TG_MAGIC_1.inverter_0.OUT 7133
R divider_top_0.DivideBy2_magic_0.TG_MAGIC_1.IN 11301
= divider_top_0.DivideBy2_magic_0.TG_MAGIC_1.IN divider_top_0.DivideBy2_magic_0.inverter_2.OUT
C divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.OUT0 2.9
R divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.OUT 21754
= divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_0.DivideBy2_magic_0.inverter_3.IN
= divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_0.DivideBy2_magic_0.TG_MAGIC_2.OUT
= divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_0.DivideBy2_magic_0.TG_MAGIC_0.IN
C divider_top_0.DivideBy2_magic_0.CLK0 8.0
R divider_top_0.DivideBy2_magic_0.CLK 21048
= divider_top_0.DivideBy2_magic_0.CLK divider_top_0.OR_MAGIC_1.VOUT
= divider_top_0.DivideBy2_magic_0.CLK divider_top_0.DivideBy2_magic_0.TG_MAGIC_2.inverter_0.IN
= divider_top_0.DivideBy2_magic_0.CLK divider_top_0.DivideBy2_magic_0.TG_MAGIC_2.CLK
= divider_top_0.DivideBy2_magic_0.CLK divider_top_0.DivideBy2_magic_0.inverter_1.IN
= divider_top_0.DivideBy2_magic_0.CLK divider_top_0.DivideBy2_magic_0.TG_MAGIC_1.inverter_0.IN
= divider_top_0.DivideBy2_magic_0.CLK divider_top_0.DivideBy2_magic_0.TG_MAGIC_1.CLK
C divider_top_0.DivideBy2_magic_0.inverter_2.IN0 2.1
R divider_top_0.DivideBy2_magic_0.inverter_2.IN 14988
= divider_top_0.DivideBy2_magic_0.inverter_2.IN divider_top_0.DivideBy2_magic_0.TG_MAGIC_2.IN
= divider_top_0.DivideBy2_magic_0.inverter_2.IN divider_top_0.DivideBy2_magic_0.inverter_0.OUT
R divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.inverter_0.OUT 7133
R divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.IN 11339
= divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.IN divider_top_0.DivideBy2_magic_0.inverter_4.OUT
C divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.CLK0 6.0
R divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.CLK 18705
= divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.CLK divider_top_0.DivideBy2_magic_0.inverter_1.OUT
= divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.CLK divider_top_0.DivideBy2_magic_0.TG_MAGIC_0.inverter_0.IN
= divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.CLK divider_top_0.DivideBy2_magic_0.TG_MAGIC_0.CLK
= divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.CLK divider_top_0.DivideBy2_magic_0.TG_MAGIC_3.inverter_0.IN
R divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.3AND_MAGIC_0.VOUT 3652
= divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.3AND_MAGIC_0.VOUT divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.NAND_MAGIC_0.B
R a_85150_n22640# 1227
R a_84699_n22640# 2772
R a_80692_n22412# 2812
C divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.IN10 2.8
R divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.IN1 5782
= divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.IN1 divider_top_0.7b_counter_new_0.mod_dff_magic_0.TSPC_MAGIC_1_0.Q
= divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.IN1 divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.B
= divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.IN1 divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.B
R a_84229_n22640# 4034
R a_84229_n21844# 6934
R a_82237_n22086# 7862
R a_75786_n22678# 1227
R a_75335_n22678# 2772
R a_71328_n22450# 2812
R divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.inverter_2_0.VIN 6276
= divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.VOUT
R a_82335_n22698# 4974
R divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a3 6113
= divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a3 divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.OR_MAGIC_0.A
= divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a3 divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.inverter_2_0.VOUT
= divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a3 divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.VOUT
C divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.IN10 2.8
R divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.IN1 5782
= divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.IN1 divider_top_0.7b_counter_new_0.mod_dff_magic_6.TSPC_MAGIC_1_0.Q
= divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.IN1 divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.B
= divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.IN1 divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.B
R a_74865_n22678# 4034
R a_74865_n21882# 6934
R a_72873_n22124# 7862
R a_66633_n22695# 1227
R a_66182_n22695# 2772
R a_62175_n22467# 2812
R divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.inverter_2_0.VIN 6276
= divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.VOUT
R a_72971_n22736# 4974
R divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a3 6113
= divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a3 divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.OR_MAGIC_0.A
= divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a3 divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.inverter_2_0.VOUT
= divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a3 divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.VOUT
C divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.IN10 2.8
R divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.IN1 5782
= divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.IN1 divider_top_0.7b_counter_new_0.mod_dff_magic_5.TSPC_MAGIC_1_0.Q
= divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.IN1 divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.B
= divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.IN1 divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.B
R a_65712_n22695# 4034
R a_65712_n21899# 6934
R a_63720_n22141# 7862
R a_57879_n22761# 1227
R a_57428_n22761# 2772
R a_53421_n22533# 2812
R divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.inverter_2_0.VIN 6276
= divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.VOUT
R a_63818_n22753# 4974
R divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a3 6113
= divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a3 divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.OR_MAGIC_0.A
= divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a3 divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.inverter_2_0.VOUT
= divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a3 divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.VOUT
C divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.IN10 2.8
R divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.IN1 5782
= divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.IN1 divider_top_0.7b_counter_new_0.mod_dff_magic_4.TSPC_MAGIC_1_0.Q
= divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.IN1 divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.B
= divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.IN1 divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.B
R a_56958_n22761# 4034
R a_56958_n21965# 6934
R a_54966_n22207# 7862
R a_48681_n22795# 1227
R a_48230_n22795# 2772
R a_44223_n22567# 2812
R divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.inverter_2_0.VIN 6276
= divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.VOUT
R a_55064_n22819# 4974
R divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a3 6113
= divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a3 divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.OR_MAGIC_0.A
= divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a3 divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.inverter_2_0.VOUT
= divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a3 divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.VOUT
C divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.IN10 2.8
R divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.IN1 5782
= divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.IN1 divider_top_0.7b_counter_new_0.mod_dff_magic_3.TSPC_MAGIC_1_0.Q
= divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.IN1 divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.B
= divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.IN1 divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.B
R a_47760_n22795# 4034
R a_47760_n21999# 6934
R a_45768_n22241# 7862
R a_39818_n22756# 1227
R a_39367_n22756# 2772
R a_35360_n22528# 2812
R divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.inverter_2_0.VIN 6276
= divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.VOUT
R a_45866_n22853# 4974
R divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a3 6113
= divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a3 divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.OR_MAGIC_0.A
= divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a3 divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.inverter_2_0.VOUT
= divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a3 divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.VOUT
C divider_top_0.7b_counter_new_0.mod_dff_magic_4.D10 11.3
R divider_top_0.7b_counter_new_0.mod_dff_magic_4.D1 8212
= divider_top_0.7b_counter_new_0.mod_dff_magic_4.D1 divider_top_0.7b_counter_new_0.mod_dff_magic_4.TSPC_MAGIC_1_0.QB
= divider_top_0.7b_counter_new_0.mod_dff_magic_4.D1 divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.B
= divider_top_0.7b_counter_new_0.mod_dff_magic_4.D1 divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.B
= divider_top_0.7b_counter_new_0.mod_dff_magic_4.D1 divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.IN1
= divider_top_0.7b_counter_new_0.mod_dff_magic_4.D1 divider_top_0.7b_counter_new_0.mod_dff_magic_4.QB
R a_57330_n22761# 5111
C divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.VOUT0 2.0
R divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.VOUT 8131
= divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.VOUT divider_top_0.7b_counter_new_0.mod_dff_magic_4.TSPC_MAGIC_1_0.CLK
= divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.VOUT divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.OR_MAGIC_0.VOUT
C divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.VOUT0 3.4
R divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.VOUT 6787
= divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.VOUT divider_top_0.7b_counter_new_0.mod_dff_magic_4.TSPC_MAGIC_1_0.D
= divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.VOUT divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.OR_MAGIC_0.VOUT
C divider_top_0.7b_counter_new_0.mod_dff_magic_3.D10 10.9
R divider_top_0.7b_counter_new_0.mod_dff_magic_3.D1 8215
= divider_top_0.7b_counter_new_0.mod_dff_magic_3.D1 divider_top_0.7b_counter_new_0.mod_dff_magic_3.TSPC_MAGIC_1_0.QB
= divider_top_0.7b_counter_new_0.mod_dff_magic_3.D1 divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.B
= divider_top_0.7b_counter_new_0.mod_dff_magic_3.D1 divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.B
= divider_top_0.7b_counter_new_0.mod_dff_magic_3.D1 divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.IN1
= divider_top_0.7b_counter_new_0.mod_dff_magic_3.D1 divider_top_0.7b_counter_new_0.mod_dff_magic_3.QB
R a_48132_n22795# 5111
C divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.VOUT0 2.0
R divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.VOUT 8131
= divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.VOUT divider_top_0.7b_counter_new_0.mod_dff_magic_3.TSPC_MAGIC_1_0.CLK
= divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.VOUT divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.OR_MAGIC_0.VOUT
C divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.VOUT0 3.4
R divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.VOUT 6787
= divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.VOUT divider_top_0.7b_counter_new_0.mod_dff_magic_3.TSPC_MAGIC_1_0.D
= divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.VOUT divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.OR_MAGIC_0.VOUT
C divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.IN10 2.8
R divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.IN1 5782
= divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.IN1 divider_top_0.7b_counter_new_0.mod_dff_magic_2.TSPC_MAGIC_1_0.Q
= divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.IN1 divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.B
= divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.IN1 divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.B
R a_38897_n22756# 4034
R a_38897_n21960# 6934
R a_36905_n22202# 7862
R a_31378_n22745# 1227
R a_30927_n22745# 2772
R a_n13127_n22981# 2812
R a_26920_n22517# 2812
R divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.inverter_2_0.VIN 6276
= divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.VOUT
R a_37003_n22814# 4974
R divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a3 6113
= divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a3 divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.OR_MAGIC_0.A
= divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a3 divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.inverter_2_0.VOUT
= divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a3 divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.VOUT
C divider_top_0.7b_counter_new_0.mod_dff_magic_2.D10 9.4
R divider_top_0.7b_counter_new_0.mod_dff_magic_2.D1 8215
= divider_top_0.7b_counter_new_0.mod_dff_magic_2.D1 divider_top_0.7b_counter_new_0.mod_dff_magic_2.TSPC_MAGIC_1_0.QB
= divider_top_0.7b_counter_new_0.mod_dff_magic_2.D1 divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.B
= divider_top_0.7b_counter_new_0.mod_dff_magic_2.D1 divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.B
= divider_top_0.7b_counter_new_0.mod_dff_magic_2.D1 divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.IN1
= divider_top_0.7b_counter_new_0.mod_dff_magic_2.D1 divider_top_0.7b_counter_new_0.mod_dff_magic_2.QB
R a_39269_n22756# 5111
C divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.VOUT0 2.0
R divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.VOUT 8131
= divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.VOUT divider_top_0.7b_counter_new_0.mod_dff_magic_2.TSPC_MAGIC_1_0.CLK
= divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.VOUT divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.OR_MAGIC_0.VOUT
C divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.VOUT0 3.4
R divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.VOUT 6787
= divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.VOUT divider_top_0.7b_counter_new_0.mod_dff_magic_2.TSPC_MAGIC_1_0.D
= divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.VOUT divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.OR_MAGIC_0.VOUT
C divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.IN10 2.8
R divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.IN1 5782
= divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.IN1 divider_top_0.7b_counter_new_0.mod_dff_magic_1.TSPC_MAGIC_1_0.Q
= divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.IN1 divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.B
= divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.IN1 divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.B
R a_30457_n22745# 4034
R a_30457_n21949# 6934
R a_28465_n22191# 7862
R divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT 7133
R divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT 7133
C divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.NAND_MAGIC_0.OUT0 2.9
R divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.NAND_MAGIC_0.OUT 10527
= divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.NAND_MAGIC_0.OUT divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_0.IN
= divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.NAND_MAGIC_0.OUT divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.D
R a_17775_n22502# 7831
R a_17465_n22502# 7828
R divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.inverter_2_0.VIN 6276
= divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.VOUT
R a_28563_n22803# 4974
R divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a3 6113
= divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a3 divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.OR_MAGIC_0.A
= divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a3 divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.inverter_2_0.VOUT
= divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a3 divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.VOUT
C divider_top_0.7b_counter_new_0.mod_dff_magic_1.D10 7.9
R divider_top_0.7b_counter_new_0.mod_dff_magic_1.D1 8216
= divider_top_0.7b_counter_new_0.mod_dff_magic_1.D1 divider_top_0.7b_counter_new_0.mod_dff_magic_1.TSPC_MAGIC_1_0.QB
= divider_top_0.7b_counter_new_0.mod_dff_magic_1.D1 divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.B
= divider_top_0.7b_counter_new_0.mod_dff_magic_1.D1 divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.B
= divider_top_0.7b_counter_new_0.mod_dff_magic_1.D1 divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.IN1
= divider_top_0.7b_counter_new_0.mod_dff_magic_1.D1 divider_top_0.7b_counter_new_0.mod_dff_magic_1.QB
R a_30829_n22745# 5111
C divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.VOUT0 2.0
R divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.VOUT 8131
= divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.VOUT divider_top_0.7b_counter_new_0.mod_dff_magic_1.TSPC_MAGIC_1_0.CLK
= divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.VOUT divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.OR_MAGIC_0.VOUT
C divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.VOUT0 3.4
R divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.VOUT 6787
= divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.VOUT divider_top_0.7b_counter_new_0.mod_dff_magic_1.TSPC_MAGIC_1_0.D
= divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.VOUT divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.OR_MAGIC_0.VOUT
C divider_top_0.7b_counter_new_0.mod_dff_magic_0.D10 10.8
R divider_top_0.7b_counter_new_0.mod_dff_magic_0.D1 8214
= divider_top_0.7b_counter_new_0.mod_dff_magic_0.D1 divider_top_0.7b_counter_new_0.mod_dff_magic_0.TSPC_MAGIC_1_0.QB
= divider_top_0.7b_counter_new_0.mod_dff_magic_0.D1 divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.B
= divider_top_0.7b_counter_new_0.mod_dff_magic_0.D1 divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.B
= divider_top_0.7b_counter_new_0.mod_dff_magic_0.D1 divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.IN1
= divider_top_0.7b_counter_new_0.mod_dff_magic_0.D1 divider_top_0.7b_counter_new_0.mod_dff_magic_0.QB
R a_84601_n22640# 5111
C divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.VOUT0 2.0
R divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.VOUT 8131
= divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.VOUT divider_top_0.7b_counter_new_0.mod_dff_magic_0.TSPC_MAGIC_1_0.CLK
= divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.VOUT divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.OR_MAGIC_0.VOUT
C divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.VOUT0 3.4
R divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.VOUT 6787
= divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.VOUT divider_top_0.7b_counter_new_0.mod_dff_magic_0.TSPC_MAGIC_1_0.D
= divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.VOUT divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.OR_MAGIC_0.VOUT
C divider_top_0.7b_counter_new_0.mod_dff_magic_6.D10 12.4
R divider_top_0.7b_counter_new_0.mod_dff_magic_6.D1 8210
= divider_top_0.7b_counter_new_0.mod_dff_magic_6.D1 divider_top_0.7b_counter_new_0.mod_dff_magic_6.TSPC_MAGIC_1_0.QB
= divider_top_0.7b_counter_new_0.mod_dff_magic_6.D1 divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.B
= divider_top_0.7b_counter_new_0.mod_dff_magic_6.D1 divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.B
= divider_top_0.7b_counter_new_0.mod_dff_magic_6.D1 divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.IN1
= divider_top_0.7b_counter_new_0.mod_dff_magic_6.D1 divider_top_0.7b_counter_new_0.mod_dff_magic_6.QB
R a_75237_n22678# 5111
C divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.VOUT0 2.0
R divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.VOUT 8131
= divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.VOUT divider_top_0.7b_counter_new_0.mod_dff_magic_6.TSPC_MAGIC_1_0.CLK
= divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.VOUT divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.OR_MAGIC_0.VOUT
C divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.VOUT0 3.4
R divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.VOUT 6787
= divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.VOUT divider_top_0.7b_counter_new_0.mod_dff_magic_6.TSPC_MAGIC_1_0.D
= divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.VOUT divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.OR_MAGIC_0.VOUT
C divider_top_0.7b_counter_new_0.mod_dff_magic_5.D10 10.0
R divider_top_0.7b_counter_new_0.mod_dff_magic_5.D1 8213
= divider_top_0.7b_counter_new_0.mod_dff_magic_5.D1 divider_top_0.7b_counter_new_0.mod_dff_magic_5.TSPC_MAGIC_1_0.QB
= divider_top_0.7b_counter_new_0.mod_dff_magic_5.D1 divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.B
= divider_top_0.7b_counter_new_0.mod_dff_magic_5.D1 divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.B
= divider_top_0.7b_counter_new_0.mod_dff_magic_5.D1 divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.IN1
= divider_top_0.7b_counter_new_0.mod_dff_magic_5.D1 divider_top_0.7b_counter_new_0.mod_dff_magic_5.QB
R a_66084_n22695# 5111
C divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.VOUT0 2.0
R divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.VOUT 8131
= divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.VOUT divider_top_0.7b_counter_new_0.mod_dff_magic_5.TSPC_MAGIC_1_0.CLK
= divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.VOUT divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.OR_MAGIC_0.VOUT
C divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.VOUT0 3.4
R divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.VOUT 6787
= divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.VOUT divider_top_0.7b_counter_new_0.mod_dff_magic_5.TSPC_MAGIC_1_0.D
= divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.VOUT divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.OR_MAGIC_0.VOUT
R divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.inverter_0.OUT 7133
R divider_top_0.MUX_1_1.AND_1_1.inverter_2_0.VIN 6276
= divider_top_0.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_0.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.VOUT
R divider_top_0.MUX_1_1.a1 7189
= divider_top_0.MUX_1_1.a1 divider_top_0.MUX_1_1.inverter_1_0.VOUT
= divider_top_0.MUX_1_1.a1 divider_top_0.MUX_1_1.AND_1_1.A
C divider_top_0.DivideBy2_magic_0.Q0 3.2
R divider_top_0.DivideBy2_magic_0.Q 11236
= divider_top_0.DivideBy2_magic_0.Q divider_top_0.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.B
= divider_top_0.DivideBy2_magic_0.Q divider_top_0.MUX_1_1.AND_1_1.B
= divider_top_0.DivideBy2_magic_0.Q divider_top_0.MUX_1_1.IN1
= divider_top_0.DivideBy2_magic_0.Q divider_top_0.DivideBy2_magic_0.inverter_3.OUT
= divider_top_0.DivideBy2_magic_0.Q divider_top_0.DivideBy2_magic_0.inverter_4.IN
R divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.IN 11301
= divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.IN divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.inverter_2.OUT
R divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.inverter_0.OUT 7133
R divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.IN 11339
= divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.IN divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.inverter_4.OUT
R divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a4 6091
= divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a4 divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.OR_MAGIC_0.B
= divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a4 divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.inverter_2_0.VOUT
= divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a4 divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.VOUT
R divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a4 6091
= divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a4 divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.OR_MAGIC_0.B
= divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a4 divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.inverter_2_0.VOUT
= divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a4 divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.VOUT
R divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.inverter_2_0.VIN 6276
= divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.VOUT
R divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a4 6091
= divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a4 divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.OR_MAGIC_0.B
= divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a4 divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.inverter_2_0.VOUT
= divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a4 divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.VOUT
R divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.inverter_2_0.VIN 6276
= divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.VOUT
R divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a4 6091
= divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a4 divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.OR_MAGIC_0.B
= divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a4 divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.inverter_2_0.VOUT
= divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a4 divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.VOUT
R a_72327_n20476# 2812
R divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.inverter_2_0.VIN 6276
= divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.VOUT
R divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a4 6091
= divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a4 divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.OR_MAGIC_0.B
= divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a4 divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.inverter_2_0.VOUT
= divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a4 divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.VOUT
C divider_top_0.7b_counter_new_0.LD20 48.2
R divider_top_0.7b_counter_new_0.LD2 43834
= divider_top_0.7b_counter_new_0.LD2 divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.inverter_1_0.VIN
= divider_top_0.7b_counter_new_0.LD2 divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.A
= divider_top_0.7b_counter_new_0.LD2 divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.SEL
= divider_top_0.7b_counter_new_0.LD2 divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.inverter_1_0.VIN
= divider_top_0.7b_counter_new_0.LD2 divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.A
= divider_top_0.7b_counter_new_0.LD2 divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.SEL
= divider_top_0.7b_counter_new_0.LD2 divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.inverter_1_0.VIN
= divider_top_0.7b_counter_new_0.LD2 divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.A
= divider_top_0.7b_counter_new_0.LD2 divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.SEL
= divider_top_0.7b_counter_new_0.LD2 divider_top_0.7b_counter_new_0.mod_dff_magic_0.LD
= divider_top_0.7b_counter_new_0.LD2 divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.inverter_1_0.VIN
= divider_top_0.7b_counter_new_0.LD2 divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.A
= divider_top_0.7b_counter_new_0.LD2 divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.SEL
= divider_top_0.7b_counter_new_0.LD2 divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.inverter_1_0.VIN
= divider_top_0.7b_counter_new_0.LD2 divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.A
= divider_top_0.7b_counter_new_0.LD2 divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.SEL
= divider_top_0.7b_counter_new_0.LD2 divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.inverter_1_0.VIN
= divider_top_0.7b_counter_new_0.LD2 divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.A
= divider_top_0.7b_counter_new_0.LD2 divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.SEL
= divider_top_0.7b_counter_new_0.LD2 divider_top_0.7b_counter_new_0.mod_dff_magic_5.LD
= divider_top_0.7b_counter_new_0.LD2 divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.LD2
R divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.inverter_2_0.VIN 6276
= divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.VOUT
R divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a4 6091
= divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a4 divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.OR_MAGIC_0.B
= divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a4 divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.inverter_2_0.VOUT
= divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a4 divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.VOUT
C divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.3_INPUT_NOR_MAG_0.VOUT0 2.7
R divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.3_INPUT_NOR_MAG_0.VOUT 6523
= divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.3_INPUT_NOR_MAG_0.VOUT divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.3AND_MAGIC_0.C
R a_6065_n21660# 1375
R a_5651_n21660# 1668
R divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.IN 11339
= divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.IN divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.inverter_4.OUT
R divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT 15252
= divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.inverter_3.IN
= divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.OUT
R divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.inverter_2_0.VIN 6276
= divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.VOUT
R divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a4 6091
= divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a4 divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.OR_MAGIC_0.B
= divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a4 divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.inverter_2_0.VOUT
= divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a4 divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.VOUT
C divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN0 4.8
R divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN 14455
= divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.inverter_3.OUT
= divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.inverter_4.IN
= divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.Q
= divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.NAND_MAGIC_0.A
C divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK0 5.9
R divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK 18705
= divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.inverter_1.OUT
= divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.IN
= divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_0.CLK
= divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.IN
R divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT 7133
R divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.IN 11301
= divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.IN divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.inverter_2.OUT
R divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT 15247
= divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.inverter_0.IN
= divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_0.OUT
C divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN0 2.1
R divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN 14988
= divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.inverter_0.OUT
= divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.inverter_2.IN
R divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT 7133
R a_4760_n21751# 2991
R a_4451_n21751# 3023
C divider_top_0.7b_counter_new_0.LD10 52.8
R divider_top_0.7b_counter_new_0.LD1 64710
= divider_top_0.7b_counter_new_0.LD1 divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.inverter_1_0.VIN
= divider_top_0.7b_counter_new_0.LD1 divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.A
= divider_top_0.7b_counter_new_0.LD1 divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.SEL
= divider_top_0.7b_counter_new_0.LD1 divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.inverter_1_0.VIN
= divider_top_0.7b_counter_new_0.LD1 divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.A
= divider_top_0.7b_counter_new_0.LD1 divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.SEL
= divider_top_0.7b_counter_new_0.LD1 divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.inverter_1_0.VIN
= divider_top_0.7b_counter_new_0.LD1 divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.A
= divider_top_0.7b_counter_new_0.LD1 divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.SEL
= divider_top_0.7b_counter_new_0.LD1 divider_top_0.7b_counter_new_0.mod_dff_magic_3.LD
= divider_top_0.7b_counter_new_0.LD1 divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.inverter_1_0.VIN
= divider_top_0.7b_counter_new_0.LD1 divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.A
= divider_top_0.7b_counter_new_0.LD1 divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.SEL
= divider_top_0.7b_counter_new_0.LD1 divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.inverter_1_0.VIN
= divider_top_0.7b_counter_new_0.LD1 divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.A
= divider_top_0.7b_counter_new_0.LD1 divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.SEL
= divider_top_0.7b_counter_new_0.LD1 divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.inverter_1_0.VIN
= divider_top_0.7b_counter_new_0.LD1 divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.A
= divider_top_0.7b_counter_new_0.LD1 divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.SEL
= divider_top_0.7b_counter_new_0.LD1 divider_top_0.7b_counter_new_0.mod_dff_magic_4.LD
= divider_top_0.7b_counter_new_0.LD1 divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.inverter_1_0.VIN
= divider_top_0.7b_counter_new_0.LD1 divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.A
= divider_top_0.7b_counter_new_0.LD1 divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.SEL
= divider_top_0.7b_counter_new_0.LD1 divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.inverter_1_0.VIN
= divider_top_0.7b_counter_new_0.LD1 divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.A
= divider_top_0.7b_counter_new_0.LD1 divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.SEL
= divider_top_0.7b_counter_new_0.LD1 divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.inverter_1_0.VIN
= divider_top_0.7b_counter_new_0.LD1 divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.A
= divider_top_0.7b_counter_new_0.LD1 divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.SEL
= divider_top_0.7b_counter_new_0.LD1 divider_top_0.7b_counter_new_0.mod_dff_magic_6.LD
= divider_top_0.7b_counter_new_0.LD1 divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.LD1
R a_45222_n20593# 2812
R a_54420_n20559# 2812
R divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a1 7189
= divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a1 divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.inverter_1_0.VOUT
= divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a1 divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.A
R divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a1 7189
= divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a1 divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.inverter_1_0.VOUT
= divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a1 divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.A
R divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.inverter_2_0.VIN 6276
= divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.VOUT
R a_5869_n21054# 3731
R a_3023_n21705# 2812
R a_n202_n21760# 2991
R a_n511_n21760# 3023
R a_n18116_n22005# 2812
R a_1418_n21703# 2812
R a_5553_n21054# 3798
C divider_top_0.Q30 27.5
R divider_top_0.Q3 17528
= divider_top_0.Q3 divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.OR_MAGIC_0.VOUT
= divider_top_0.Q3 divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.VOUT
= divider_top_0.Q3 divider_top_0.7b_counter_new_0.mod_dff_magic_3.Q
= divider_top_0.Q3 divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.B
= divider_top_0.Q3 divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.B
= divider_top_0.Q3 divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.IN1
= divider_top_0.Q3 divider_top_0.7b_counter_new_0.mod_dff_magic_4.CLK
= divider_top_0.Q3 divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.3_INPUT_NOR_MAG_0.C
= divider_top_0.Q3 divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.Q3
= divider_top_0.Q3 divider_top_0.7b_counter_new_0.Q3
= divider_top_0.Q3 divider_top_0.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_6.A
= divider_top_0.Q3 divider_top_0.divider_magic_0/P3_Gen_magic_0.Q3
= divider_top_0.Q3 divider_top_0.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_6.A
= divider_top_0.Q3 divider_top_0.divider_magic_0/P2_Gen_magic_0.Q3
R a_6313_n21292# 2999
R a_5564_n21262# 3006
R divider_top_0.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.C 6486
= divider_top_0.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.C divider_top_0.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_6.OUT
R a_3900_n21113# 7248
R divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT 6276
= divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_1.inverter_2_0.VIN
R divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT 6276
= divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_0.inverter_2_0.VIN
C divider_top_0.divider_magic_0/P3_Gen_magic_0.3_in_and_out_p30 2.7
R divider_top_0.divider_magic_0/P3_Gen_magic_0.3_in_and_out_p3 4141
= divider_top_0.divider_magic_0/P3_Gen_magic_0.3_in_and_out_p3 divider_top_0.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_0.C
= divider_top_0.divider_magic_0/P3_Gen_magic_0.3_in_and_out_p3 divider_top_0.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.VOUT
R divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_1.VOUT 5675
= divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_1.VOUT divider_top_0.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_0.B
= divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_1.VOUT divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_1.inverter_2_0.VOUT
R divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_0.VOUT 6005
= divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_0.VOUT divider_top_0.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_0.A
= divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_0.VOUT divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_0.inverter_2_0.VOUT
R a_n1062_n21122# 7248
R divider_top_0.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_0.VOUT 7997
= divider_top_0.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_0.VOUT divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_0.IN
= divider_top_0.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_0.VOUT divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.D
R divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_0.inverter_0.OUT 7133
C divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN0 2.1
R divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN 14988
= divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.inverter_0.OUT
= divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.inverter_2.IN
R divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT 15247
= divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.inverter_0.IN
= divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_0.OUT
C divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK0 6.8
R divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK 18805
= divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.inverter_1.OUT
= divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.inverter_0.IN
= divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.CLK
= divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.inverter_0.IN
R divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.inverter_0.OUT 7133
R a_n12581_n21633# 7862
R a_n20610_n22028# 3023
R a_n20920_n22027# 2991
R a_n22693_n22052# 2812
R divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT 15252
= divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.inverter_3.IN
= divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.OUT
R divider_top_0.MUX_1_2.AND_1_1.inverter_2_0.VIN 6276
= divider_top_0.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_0.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.VOUT
R divider_top_0.MUX_1_2.a1 7189
= divider_top_0.MUX_1_2.a1 divider_top_0.MUX_1_2.inverter_1_0.VOUT
= divider_top_0.MUX_1_2.a1 divider_top_0.MUX_1_2.AND_1_1.A
C divider_top_0.MUX_1_0.VOUT0 5.6
R divider_top_0.MUX_1_0.VOUT 5646
= divider_top_0.MUX_1_0.VOUT divider_top_0.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.B
= divider_top_0.MUX_1_0.VOUT divider_top_0.MUX_1_2.AND_1_1.B
= divider_top_0.MUX_1_0.VOUT divider_top_0.MUX_1_2.IN1
= divider_top_0.MUX_1_0.VOUT divider_top_0.MUX_1_0.OR_MAGIC_0.VOUT
R divider_top_0.AND_1_0.inverter_2_0.VIN 6276
= divider_top_0.AND_1_0.inverter_2_0.VIN divider_top_0.AND_1_0.NAND_MAGIC_1_0.VOUT
R a_n20822_n21320# 7248
R divider_top_0.AND_1_0.VOUT 5897
= divider_top_0.AND_1_0.VOUT divider_top_0.3AND_MAGIC_1.C
= divider_top_0.AND_1_0.VOUT divider_top_0.AND_1_0.inverter_2_0.VOUT
R a_36359_n20554# 2812
R a_63174_n20493# 2812
R divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a1 7189
= divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a1 divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.inverter_1_0.VOUT
= divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a1 divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.A
R divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.inverter_2_0.VIN 6276
= divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.VOUT
C divider_top_0.MUX_1_0.IN10 10.0
R divider_top_0.MUX_1_0.IN1 6882
= divider_top_0.MUX_1_0.IN1 divider_top_0.MUX_1_1.OR_MAGIC_0.VOUT
= divider_top_0.MUX_1_0.IN1 divider_top_0.MUX_1_1.VOUT
= divider_top_0.MUX_1_0.IN1 divider_top_0.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.B
= divider_top_0.MUX_1_0.IN1 divider_top_0.MUX_1_0.AND_1_1.B
R divider_top_0.MUX_1_1.AND_1_0.inverter_2_0.VIN 6276
= divider_top_0.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_0.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.VOUT
R a_n14126_n21007# 2812
C divider_top_0.7b_counter_new_0.LD30 25.0
R divider_top_0.7b_counter_new_0.LD3 44774
= divider_top_0.7b_counter_new_0.LD3 divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.inverter_1_0.VIN
= divider_top_0.7b_counter_new_0.LD3 divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.A
= divider_top_0.7b_counter_new_0.LD3 divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.SEL
= divider_top_0.7b_counter_new_0.LD3 divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.inverter_1_0.VIN
= divider_top_0.7b_counter_new_0.LD3 divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.A
= divider_top_0.7b_counter_new_0.LD3 divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.SEL
= divider_top_0.7b_counter_new_0.LD3 divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.inverter_1_0.VIN
= divider_top_0.7b_counter_new_0.LD3 divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.A
= divider_top_0.7b_counter_new_0.LD3 divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.SEL
= divider_top_0.7b_counter_new_0.LD3 divider_top_0.7b_counter_new_0.mod_dff_magic_1.LD
= divider_top_0.7b_counter_new_0.LD3 divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.inverter_1_0.VIN
= divider_top_0.7b_counter_new_0.LD3 divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.A
= divider_top_0.7b_counter_new_0.LD3 divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.SEL
= divider_top_0.7b_counter_new_0.LD3 divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.inverter_1_0.VIN
= divider_top_0.7b_counter_new_0.LD3 divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.A
= divider_top_0.7b_counter_new_0.LD3 divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.SEL
= divider_top_0.7b_counter_new_0.LD3 divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.inverter_1_0.VIN
= divider_top_0.7b_counter_new_0.LD3 divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.A
= divider_top_0.7b_counter_new_0.LD3 divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.SEL
= divider_top_0.7b_counter_new_0.LD3 divider_top_0.7b_counter_new_0.mod_dff_magic_2.LD
= divider_top_0.7b_counter_new_0.LD3 divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.LD3
R a_n12483_n20721# 4974
R divider_top_0.MUX_1_1.a3 6113
= divider_top_0.MUX_1_1.a3 divider_top_0.MUX_1_1.OR_MAGIC_0.A
= divider_top_0.MUX_1_1.a3 divider_top_0.MUX_1_1.AND_1_0.inverter_2_0.VOUT
= divider_top_0.MUX_1_1.a3 divider_top_0.MUX_1_1.AND_1_0.VOUT
R divider_top_0.MUX_1_1.a4 6091
= divider_top_0.MUX_1_1.a4 divider_top_0.MUX_1_1.OR_MAGIC_0.B
= divider_top_0.MUX_1_1.a4 divider_top_0.MUX_1_1.AND_1_1.inverter_2_0.VOUT
= divider_top_0.MUX_1_1.a4 divider_top_0.MUX_1_1.AND_1_1.VOUT
R a_27919_n20543# 2812
R a_81691_n20438# 2812
R divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a1 7189
= divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a1 divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.inverter_1_0.VOUT
= divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a1 divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.A
R divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a1 7189
= divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a1 divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.inverter_1_0.VOUT
= divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a1 divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.A
R divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a1 7189
= divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a1 divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.inverter_1_0.VOUT
= divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a1 divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.A
R divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a1 7189
= divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a1 divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.inverter_1_0.VOUT
= divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a1 divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.A
R a_n17570_n20657# 7862
R a_6055_n19409# 1375
R a_5641_n19409# 1668
R a_3055_n19409# 1375
R a_2641_n19409# 1668
R a_555_n19409# 1375
R a_141_n19409# 1668
R a_n1945_n19409# 1375
R a_n2359_n19409# 1668
R a_n4445_n19409# 1375
R a_n4859_n19409# 1668
R a_n6945_n19409# 1375
R a_n7359_n19409# 1668
R divider_top_0.DivideBy2_magic_1.TG_MAGIC_0.inverter_0.OUT 7133
R divider_top_0.DivideBy2_magic_1.TG_MAGIC_2.inverter_0.OUT 7133
R divider_top_0.MUX_1_2.AND_1_0.inverter_2_0.VIN 6276
= divider_top_0.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_0.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.VOUT
R a_n20751_n20143# 2812
R a_n19115_n20031# 2812
C divider_top_0.MUX_1_2.SEL0 2.1
R divider_top_0.MUX_1_2.SEL 7858
= divider_top_0.MUX_1_2.SEL divider_top_0.3AND_MAGIC_1.VOUT
= divider_top_0.MUX_1_2.SEL divider_top_0.MUX_1_2.inverter_1_0.VIN
= divider_top_0.MUX_1_2.SEL divider_top_0.MUX_1_2.AND_1_0.A
R a_n22440_n20092# 3023
R a_n22750_n20091# 2991
R a_n17472_n19745# 4974
R divider_top_0.MUX_1_2.a3 6113
= divider_top_0.MUX_1_2.a3 divider_top_0.MUX_1_2.OR_MAGIC_0.A
= divider_top_0.MUX_1_2.a3 divider_top_0.MUX_1_2.AND_1_0.inverter_2_0.VOUT
= divider_top_0.MUX_1_2.a3 divider_top_0.MUX_1_2.AND_1_0.VOUT
R divider_top_0.MUX_1_2.a4 6091
= divider_top_0.MUX_1_2.a4 divider_top_0.MUX_1_2.OR_MAGIC_0.B
= divider_top_0.MUX_1_2.a4 divider_top_0.MUX_1_2.AND_1_1.inverter_2_0.VOUT
= divider_top_0.MUX_1_2.a4 divider_top_0.MUX_1_2.AND_1_1.VOUT
C divider_top_0.AND_1_1.VOUT0 2.1
R divider_top_0.AND_1_1.VOUT 5603
= divider_top_0.AND_1_1.VOUT divider_top_0.3AND_MAGIC_1.B
= divider_top_0.AND_1_1.VOUT divider_top_0.AND_1_1.inverter_2_0.VOUT
R divider_top_0.AND_1_1.inverter_2_0.VIN 6276
= divider_top_0.AND_1_1.inverter_2_0.VIN divider_top_0.AND_1_1.NAND_MAGIC_1_0.VOUT
R divider_top_0.3AND_MAGIC_1.A 4185
= divider_top_0.3AND_MAGIC_1.A divider_top_0.3AND_MAGIC_2.VOUT
R a_n22652_n19384# 7248
R a_5859_n18803# 3731
R divider_top_0.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.A 7551
= divider_top_0.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.A divider_top_0.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_1.OUT
R a_5543_n18803# 3798
R a_2859_n18803# 3731
C divider_top_0.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.B0 2.5
R divider_top_0.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.B 8161
= divider_top_0.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.B divider_top_0.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_2.OUT
R a_2543_n18803# 3798
R a_359_n18803# 3731
C divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_1.A0 2.6
R divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_1.A 8555
= divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_1.A divider_top_0.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_3.OUT
R a_43_n18803# 3798
R a_n2141_n18803# 3731
C divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_1.B0 3.3
R divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_1.B 9266
= divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_1.B divider_top_0.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_4.OUT
= divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_1.B divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.B
R a_n2457_n18803# 3798
R a_n4641_n18803# 3731
C divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_0.A0 2.0
R divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_0.A 7214
= divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_0.A divider_top_0.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_0.OUT
R a_n4957_n18803# 3798
R a_n7141_n18803# 3731
C divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_0.B0 2.4
R divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_0.B 7356
= divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_0.B divider_top_0.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_5.OUT
= divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_0.B divider_top_0.divider_magic_0/P3_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.B
R a_n7457_n18803# 3798
C divider_top_0.Q10 24.4
R divider_top_0.Q1 16602
= divider_top_0.Q1 divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.OR_MAGIC_0.VOUT
= divider_top_0.Q1 divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.VOUT
= divider_top_0.Q1 divider_top_0.7b_counter_new_0.mod_dff_magic_1.Q
= divider_top_0.Q1 divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.B
= divider_top_0.Q1 divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.B
= divider_top_0.Q1 divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.IN1
= divider_top_0.Q1 divider_top_0.7b_counter_new_0.mod_dff_magic_2.CLK
= divider_top_0.Q1 divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.3_INPUT_NOR_MAG_0.A
= divider_top_0.Q1 divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.Q1
= divider_top_0.Q1 divider_top_0.7b_counter_new_0.Q1
= divider_top_0.Q1 divider_top_0.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_1.A
= divider_top_0.Q1 divider_top_0.divider_magic_0/P3_Gen_magic_0.Q1
= divider_top_0.Q1 divider_top_0.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_1.A
= divider_top_0.Q1 divider_top_0.divider_magic_0/P2_Gen_magic_0.Q1
R a_6303_n19041# 2999
R a_5554_n19011# 3006
C divider_top_0.Q20 26.2
R divider_top_0.Q2 16545
= divider_top_0.Q2 divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.OR_MAGIC_0.VOUT
= divider_top_0.Q2 divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.VOUT
= divider_top_0.Q2 divider_top_0.7b_counter_new_0.mod_dff_magic_2.Q
= divider_top_0.Q2 divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.B
= divider_top_0.Q2 divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.B
= divider_top_0.Q2 divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.IN1
= divider_top_0.Q2 divider_top_0.7b_counter_new_0.mod_dff_magic_3.CLK
= divider_top_0.Q2 divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.3_INPUT_NOR_MAG_0.B
= divider_top_0.Q2 divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.Q2
= divider_top_0.Q2 divider_top_0.7b_counter_new_0.Q2
= divider_top_0.Q2 divider_top_0.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_2.A
= divider_top_0.Q2 divider_top_0.divider_magic_0/P3_Gen_magic_0.Q2
= divider_top_0.Q2 divider_top_0.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_2.A
= divider_top_0.Q2 divider_top_0.divider_magic_0/P2_Gen_magic_0.Q2
R a_3303_n19041# 2999
R a_2554_n19011# 3006
C divider_top_0.Q40 32.2
R divider_top_0.Q4 15361
= divider_top_0.Q4 divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.OR_MAGIC_0.VOUT
= divider_top_0.Q4 divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.VOUT
= divider_top_0.Q4 divider_top_0.7b_counter_new_0.mod_dff_magic_4.Q
= divider_top_0.Q4 divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.B
= divider_top_0.Q4 divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.B
= divider_top_0.Q4 divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.IN1
= divider_top_0.Q4 divider_top_0.7b_counter_new_0.mod_dff_magic_5.CLK
= divider_top_0.Q4 divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.NOR_MAGIC_0.A
= divider_top_0.Q4 divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.Q4
= divider_top_0.Q4 divider_top_0.7b_counter_new_0.Q4
= divider_top_0.Q4 divider_top_0.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_3.A
= divider_top_0.Q4 divider_top_0.divider_magic_0/P3_Gen_magic_0.Q4
= divider_top_0.Q4 divider_top_0.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_3.A
= divider_top_0.Q4 divider_top_0.divider_magic_0/P2_Gen_magic_0.Q4
R a_803_n19041# 2999
R a_54_n19011# 3006
C divider_top_0.Q50 21.1
R divider_top_0.Q5 15670
= divider_top_0.Q5 divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.OR_MAGIC_0.VOUT
= divider_top_0.Q5 divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.VOUT
= divider_top_0.Q5 divider_top_0.7b_counter_new_0.mod_dff_magic_5.Q
= divider_top_0.Q5 divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.B
= divider_top_0.Q5 divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.B
= divider_top_0.Q5 divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.IN1
= divider_top_0.Q5 divider_top_0.7b_counter_new_0.mod_dff_magic_6.CLK
= divider_top_0.Q5 divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.NOR_MAGIC_0.B
= divider_top_0.Q5 divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.Q5
= divider_top_0.Q5 divider_top_0.7b_counter_new_0.Q5
= divider_top_0.Q5 divider_top_0.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_4.A
= divider_top_0.Q5 divider_top_0.divider_magic_0/P3_Gen_magic_0.Q5
= divider_top_0.Q5 divider_top_0.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_4.A
= divider_top_0.Q5 divider_top_0.divider_magic_0/P2_Gen_magic_0.Q5
R a_n1697_n19041# 2999
R a_n2446_n19011# 3006
C divider_top_0.Q60 31.0
R divider_top_0.Q6 15796
= divider_top_0.Q6 divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.B
= divider_top_0.Q6 divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.B
= divider_top_0.Q6 divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.IN1
= divider_top_0.Q6 divider_top_0.7b_counter_new_0.mod_dff_magic_0.CLK
= divider_top_0.Q6 divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.OR_MAGIC_0.VOUT
= divider_top_0.Q6 divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.VOUT
= divider_top_0.Q6 divider_top_0.7b_counter_new_0.mod_dff_magic_6.Q
= divider_top_0.Q6 divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.NOR_MAGIC_1.A
= divider_top_0.Q6 divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.Q6
= divider_top_0.Q6 divider_top_0.7b_counter_new_0.Q6
= divider_top_0.Q6 divider_top_0.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_0.A
= divider_top_0.Q6 divider_top_0.divider_magic_0/P3_Gen_magic_0.Q6
= divider_top_0.Q6 divider_top_0.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_0.A
= divider_top_0.Q6 divider_top_0.divider_magic_0/P2_Gen_magic_0.Q6
R a_n4197_n19041# 2999
R a_n4946_n19011# 3006
C divider_top_0.Q70 55.4
R divider_top_0.Q7 13392
= divider_top_0.Q7 divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.OR_MAGIC_0.VOUT
= divider_top_0.Q7 divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.VOUT
= divider_top_0.Q7 divider_top_0.7b_counter_new_0.mod_dff_magic_0.Q
= divider_top_0.Q7 divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.NOR_MAGIC_1.B
= divider_top_0.Q7 divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.Q7
= divider_top_0.Q7 divider_top_0.7b_counter_new_0.Q7
= divider_top_0.Q7 divider_top_0.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_5.A
= divider_top_0.Q7 divider_top_0.divider_magic_0/P3_Gen_magic_0.Q7
= divider_top_0.Q7 divider_top_0.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_5.A
= divider_top_0.Q7 divider_top_0.divider_magic_0/P2_Gen_magic_0.Q7
R a_n6697_n19041# 2999
C divider_top_0.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_5.B0 2.4
R divider_top_0.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_5.B 8331
= divider_top_0.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_5.B divider_top_0.divider_magic_0/P3_Gen_magic_0.inverter_0.OUT
R a_n7446_n19011# 3006
R a_n8675_n19007# 7862
R divider_top_0.DivideBy2_magic_1.TG_MAGIC_1.OUT 15247
= divider_top_0.DivideBy2_magic_1.TG_MAGIC_1.OUT divider_top_0.DivideBy2_magic_1.inverter_0.IN
= divider_top_0.DivideBy2_magic_1.TG_MAGIC_1.OUT divider_top_0.DivideBy2_magic_1.TG_MAGIC_0.OUT
C divider_top_0.P30 3.2
R divider_top_0.P3 12345
= divider_top_0.P3 divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.inverter_3.OUT
= divider_top_0.P3 divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.inverter_4.IN
= divider_top_0.P3 divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.Q
= divider_top_0.P3 divider_top_0.divider_magic_0/P3_Gen_magic_0.P3
= divider_top_0.P3 divider_top_0.OR_MAGIC_0.B
C divider_top_0.P00 20.0
R divider_top_0.P0 20133
= divider_top_0.P0 divider_top_0.DFF_MAG_0.inverter_3.OUT
= divider_top_0.P0 divider_top_0.DFF_MAG_0.inverter_4.IN
= divider_top_0.P0 divider_top_0.DFF_MAG_0.Q
= divider_top_0.P0 divider_top_0.OR_MAGIC_0.A
= divider_top_0.P0 divider_top_0.OR_MAGIC_1.A
= divider_top_0.P0 divider_top_0.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.B
= divider_top_0.P0 divider_top_0.MUX_1_0.AND_1_0.B
= divider_top_0.P0 divider_top_0.MUX_1_0.IN2
R a_n8829_n19281# 4974
R divider_top_0.DivideBy2_magic_1.TG_MAGIC_1.inverter_0.OUT 7133
R divider_top_0.DivideBy2_magic_1.TG_MAGIC_1.IN 11301
= divider_top_0.DivideBy2_magic_1.TG_MAGIC_1.IN divider_top_0.DivideBy2_magic_1.inverter_2.OUT
C divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.OUT0 2.9
R divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.OUT 21754
= divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_0.DivideBy2_magic_1.inverter_3.IN
= divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_0.DivideBy2_magic_1.TG_MAGIC_2.OUT
= divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_0.DivideBy2_magic_1.TG_MAGIC_0.IN
C divider_top_0.DivideBy2_magic_1.CLK0 8.5
R divider_top_0.DivideBy2_magic_1.CLK 21041
= divider_top_0.DivideBy2_magic_1.CLK divider_top_0.OR_MAGIC_0.VOUT
= divider_top_0.DivideBy2_magic_1.CLK divider_top_0.DivideBy2_magic_1.TG_MAGIC_2.inverter_0.IN
= divider_top_0.DivideBy2_magic_1.CLK divider_top_0.DivideBy2_magic_1.TG_MAGIC_2.CLK
= divider_top_0.DivideBy2_magic_1.CLK divider_top_0.DivideBy2_magic_1.inverter_1.IN
= divider_top_0.DivideBy2_magic_1.CLK divider_top_0.DivideBy2_magic_1.TG_MAGIC_1.inverter_0.IN
= divider_top_0.DivideBy2_magic_1.CLK divider_top_0.DivideBy2_magic_1.TG_MAGIC_1.CLK
C divider_top_0.DivideBy2_magic_1.inverter_2.IN0 2.1
R divider_top_0.DivideBy2_magic_1.inverter_2.IN 14988
= divider_top_0.DivideBy2_magic_1.inverter_2.IN divider_top_0.DivideBy2_magic_1.TG_MAGIC_2.IN
= divider_top_0.DivideBy2_magic_1.inverter_2.IN divider_top_0.DivideBy2_magic_1.inverter_0.OUT
R divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.inverter_0.OUT 7133
R divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.IN 11339
= divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.IN divider_top_0.DivideBy2_magic_1.inverter_4.OUT
C divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.CLK0 6.0
R divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.CLK 18705
= divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.CLK divider_top_0.DivideBy2_magic_1.inverter_1.OUT
= divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.CLK divider_top_0.DivideBy2_magic_1.TG_MAGIC_0.inverter_0.IN
= divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.CLK divider_top_0.DivideBy2_magic_1.TG_MAGIC_0.CLK
= divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.CLK divider_top_0.DivideBy2_magic_1.TG_MAGIC_3.inverter_0.IN
C divider_top_0.MUX_1_1.IN20 3.5
R divider_top_0.MUX_1_1.IN2 11243
= divider_top_0.MUX_1_1.IN2 divider_top_0.DivideBy2_magic_1.inverter_3.OUT
= divider_top_0.MUX_1_1.IN2 divider_top_0.DivideBy2_magic_1.inverter_4.IN
= divider_top_0.MUX_1_1.IN2 divider_top_0.DivideBy2_magic_1.Q
= divider_top_0.MUX_1_1.IN2 divider_top_0.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.B
= divider_top_0.MUX_1_1.IN2 divider_top_0.MUX_1_1.AND_1_0.B
C a_n9079_n16599#0 2.3
R a_n9079_n16599# 10718
C a_n11097_n16599#0 4.3
R a_n11097_n16599# 21800
C a_n15003_n16599#0 8.6
R a_n15003_n16599# 43847
R ANALOG_MUX_MAG_6.TG_ANALOG_MUX_0.inverter_0.OUT 8263
C divider_top_0.CLK0 138.0
R divider_top_0.CLK 113514
= divider_top_0.CLK ANALOG_MUX_MAG_6.TG_ANALOG_MUX_0.OUT
= divider_top_0.CLK ANALOG_MUX_MAG_6.TG_ANALOG_MUX_1.OUT
= divider_top_0.CLK ANALOG_MUX_MAG_6.OUT
= divider_top_0.CLK divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.B
= divider_top_0.CLK divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.B
= divider_top_0.CLK divider_top_0.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.IN2
= divider_top_0.CLK divider_top_0.7b_counter_new_0.mod_dff_magic_0.G-CLK
= divider_top_0.CLK divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.B
= divider_top_0.CLK divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.B
= divider_top_0.CLK divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.B
= divider_top_0.CLK divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.B
= divider_top_0.CLK divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.IN1
= divider_top_0.CLK divider_top_0.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.IN2
= divider_top_0.CLK divider_top_0.7b_counter_new_0.mod_dff_magic_1.G-CLK
= divider_top_0.CLK divider_top_0.7b_counter_new_0.mod_dff_magic_1.CLK
= divider_top_0.CLK divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.B
= divider_top_0.CLK divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.B
= divider_top_0.CLK divider_top_0.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.IN2
= divider_top_0.CLK divider_top_0.7b_counter_new_0.mod_dff_magic_2.G-CLK
= divider_top_0.CLK divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.B
= divider_top_0.CLK divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.B
= divider_top_0.CLK divider_top_0.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.IN2
= divider_top_0.CLK divider_top_0.7b_counter_new_0.mod_dff_magic_3.G-CLK
= divider_top_0.CLK divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.B
= divider_top_0.CLK divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.B
= divider_top_0.CLK divider_top_0.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.IN2
= divider_top_0.CLK divider_top_0.7b_counter_new_0.mod_dff_magic_4.G-CLK
= divider_top_0.CLK divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.B
= divider_top_0.CLK divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.B
= divider_top_0.CLK divider_top_0.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.IN2
= divider_top_0.CLK divider_top_0.7b_counter_new_0.mod_dff_magic_5.G-CLK
= divider_top_0.CLK divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.B
= divider_top_0.CLK divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.B
= divider_top_0.CLK divider_top_0.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.IN2
= divider_top_0.CLK divider_top_0.7b_counter_new_0.mod_dff_magic_6.G-CLK
= divider_top_0.CLK divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.inverter_1.IN
= divider_top_0.CLK divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.IN
= divider_top_0.CLK divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.CLK
= divider_top_0.CLK divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.IN
= divider_top_0.CLK divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.CLK
= divider_top_0.CLK divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.CLK
= divider_top_0.CLK divider_top_0.7b_counter_new_0.LD_GEN_MAGIC_0.G_CLK
= divider_top_0.CLK divider_top_0.7b_counter_new_0.G-CLK
= divider_top_0.CLK divider_top_0.DFF_MAG_0.inverter_1.IN
= divider_top_0.CLK divider_top_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.IN
= divider_top_0.CLK divider_top_0.DFF_MAG_0.TG_MAGIC_1.CLK
= divider_top_0.CLK divider_top_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.IN
= divider_top_0.CLK divider_top_0.DFF_MAG_0.TG_MAGIC_2.CLK
= divider_top_0.CLK divider_top_0.DFF_MAG_0.CLK
= divider_top_0.CLK divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.inverter_1.IN
= divider_top_0.CLK divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_0.inverter_0.IN
= divider_top_0.CLK divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_0.CLK
= divider_top_0.CLK divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.inverter_0.IN
= divider_top_0.CLK divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.CLK
= divider_top_0.CLK divider_top_0.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.CLK
= divider_top_0.CLK divider_top_0.divider_magic_0/P3_Gen_magic_0.CLK
= divider_top_0.CLK divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.inverter_1.IN
= divider_top_0.CLK divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.IN
= divider_top_0.CLK divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.CLK
= divider_top_0.CLK divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.IN
= divider_top_0.CLK divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.CLK
= divider_top_0.CLK divider_top_0.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.CLK
= divider_top_0.CLK divider_top_0.divider_magic_0/P2_Gen_magic_0.CLK
= divider_top_0.CLK divider_top_0.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.B
= divider_top_0.CLK divider_top_0.MUX_1_2.AND_1_0.B
= divider_top_0.CLK divider_top_0.MUX_1_2.IN2
C ANALOG_MUX_MAG_6.IN_10 9.9
R ANALOG_MUX_MAG_6.IN_1 53109
= ANALOG_MUX_MAG_6.IN_1 Tapered_Buffer_mag_3.OUT
= ANALOG_MUX_MAG_6.IN_1 ANALOG_MUX_MAG_6.TG_ANALOG_MUX_1.IN
C a_51799_n4132#0 8.4
R a_51799_n4132# 43847
C a_51327_n4132#0 4.2
R a_51327_n4132# 21800
C a_50799_n3324#0 2.3
R a_50799_n3324# 10718
C ANALOG_MUX_MAG_6.inverter_0.OUT0 2.2
R ANALOG_MUX_MAG_6.inverter_0.OUT 12022
= ANALOG_MUX_MAG_6.inverter_0.OUT ANALOG_MUX_MAG_6.TG_ANALOG_MUX_1.inverter_0.IN
= ANALOG_MUX_MAG_6.inverter_0.OUT ANALOG_MUX_MAG_6.TG_ANALOG_MUX_1.CLK
R ANALOG_MUX_MAG_6.TG_ANALOG_MUX_1.inverter_0.OUT 8263
C a_51799_n1085#0 8.4
R a_51799_n1085# 43847
C a_51327_n1085#0 4.2
R a_51327_n1085# 21800
C a_50799_n277#0 2.3
R a_50799_n277# 10718
C a_52002_1826#0 8.4
R a_52002_1826# 43847
C a_51530_1826#0 4.2
R a_51530_1826# 21800
C a_51002_2634#0 2.3
R a_51002_2634# 10718
C VCO_0.INV_1_mag_1.IN0 3.3
R VCO_0.INV_1_mag_1.IN 14278
= VCO_0.INV_1_mag_1.IN VCO_0.INV_1_mag_0.OUT
C a_32652_n28#0 2.5
R a_32652_n28# 9287
C a_27797_n21#0 2.4
R a_27797_n21# 9287
C VCO_0.INV_1_mag_3.OUT0 3.5
R VCO_0.INV_1_mag_3.OUT 12650
= VCO_0.INV_1_mag_3.OUT VCO_0.DelayCell_1_0.INB
C VCO_0.INV_1_mag_1.OUT0 10.5
R VCO_0.INV_1_mag_1.OUT 12677
= VCO_0.INV_1_mag_1.OUT VCO_0.DelayCell_1_1.INB
C Tapered_Buffer_mag_3.IN0 11.3
R Tapered_Buffer_mag_3.IN 11452
= Tapered_Buffer_mag_3.IN VCO_0.Divide_By_2_magic_0.inverter_5.OUT
= Tapered_Buffer_mag_3.IN VCO_0.Divide_By_2_magic_0.QB
= Tapered_Buffer_mag_3.IN VCO_0.OUTB
= Tapered_Buffer_mag_3.IN Tapered_Buffer_mag_4.IN
R VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.inverter_0.OUT 7133
R VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.IN 11339
= VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.IN VCO_0.Divide_By_2_magic_0.inverter_4.OUT
R VCO_0.Divide_By_2_magic_0.TG_MAGIC_1.inverter_0.OUT 7133
R VCO_0.Divide_By_2_magic_0.TG_MAGIC_1.IN 11301
= VCO_0.Divide_By_2_magic_0.TG_MAGIC_1.IN VCO_0.Divide_By_2_magic_0.inverter_2.OUT
C VCO_0.INV_1_mag_5.OUT0 3.3
R VCO_0.INV_1_mag_5.OUT 14278
= VCO_0.INV_1_mag_5.OUT VCO_0.INV_1_mag_4.IN
C VCO_0.INV_1_mag_0.IN0 4.1
R VCO_0.INV_1_mag_0.IN 13734
= VCO_0.INV_1_mag_0.IN VCO_0.DelayCell_1_0.OUTB
C VCO_0.INV_1_mag_2.OUT0 3.6
R VCO_0.INV_1_mag_2.OUT 12159
= VCO_0.INV_1_mag_2.OUT VCO_0.DelayCell_1_0.IN
C VCO_0.INV_1_mag_3.IN0 4.1
R VCO_0.INV_1_mag_3.IN 13746
= VCO_0.INV_1_mag_3.IN VCO_0.DelayCell_1_1.OUTB
C VCO_0.INV_1_mag_5.IN0 3.4
R VCO_0.INV_1_mag_5.IN 14398
= VCO_0.INV_1_mag_5.IN VCO_0.DelayCell_1_0.OUT
C VCO_0.INV_1_mag_2.IN0 3.5
R VCO_0.INV_1_mag_2.IN 14410
= VCO_0.INV_1_mag_2.IN VCO_0.DelayCell_1_1.OUT
C Tapered_Buffer_mag_5.IN0 8.4
R Tapered_Buffer_mag_5.IN 15313
= Tapered_Buffer_mag_5.IN VCO_0.Divide_By_2_magic_0.inverter_3.OUT
= Tapered_Buffer_mag_5.IN VCO_0.Divide_By_2_magic_0.inverter_5.IN
= Tapered_Buffer_mag_5.IN VCO_0.Divide_By_2_magic_0.inverter_4.IN
= Tapered_Buffer_mag_5.IN VCO_0.Divide_By_2_magic_0.Q
= Tapered_Buffer_mag_5.IN VCO_0.OUT
R VCO_0.Divide_By_2_magic_0.TG_MAGIC_2.inverter_0.OUT 7133
C VCO_0.Divide_By_2_magic_0.inverter_2.IN0 2.1
R VCO_0.Divide_By_2_magic_0.inverter_2.IN 14988
= VCO_0.Divide_By_2_magic_0.inverter_2.IN VCO_0.Divide_By_2_magic_0.TG_MAGIC_2.IN
= VCO_0.Divide_By_2_magic_0.inverter_2.IN VCO_0.Divide_By_2_magic_0.inverter_0.OUT
C VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.OUT0 2.4
R VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.OUT 21754
= VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.OUT VCO_0.Divide_By_2_magic_0.inverter_3.IN
= VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.OUT VCO_0.Divide_By_2_magic_0.TG_MAGIC_2.OUT
= VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.OUT VCO_0.Divide_By_2_magic_0.TG_MAGIC_0.IN
R VCO_0.Divide_By_2_magic_0.TG_MAGIC_1.OUT 15247
= VCO_0.Divide_By_2_magic_0.TG_MAGIC_1.OUT VCO_0.Divide_By_2_magic_0.inverter_0.IN
= VCO_0.Divide_By_2_magic_0.TG_MAGIC_1.OUT VCO_0.Divide_By_2_magic_0.TG_MAGIC_0.OUT
R VCO_0.Divide_By_2_magic_0.TG_MAGIC_0.inverter_0.OUT 7133
C VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.CLK0 6.0
R VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.CLK 18705
= VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.CLK VCO_0.Divide_By_2_magic_0.TG_MAGIC_0.inverter_0.IN
= VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.CLK VCO_0.Divide_By_2_magic_0.TG_MAGIC_0.CLK
= VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.CLK VCO_0.Divide_By_2_magic_0.inverter_1.OUT
= VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.CLK VCO_0.Divide_By_2_magic_0.TG_MAGIC_3.inverter_0.IN
C VCO_0.Divide_By_2_magic_0.CLK0 18.9
R VCO_0.Divide_By_2_magic_0.CLK 28843
= VCO_0.Divide_By_2_magic_0.CLK VCO_0.DelayCell_1_1.IN
= VCO_0.Divide_By_2_magic_0.CLK VCO_0.INV_1_mag_4.OUT
= VCO_0.Divide_By_2_magic_0.CLK VCO_0.Divide_By_2_magic_0.TG_MAGIC_2.inverter_0.IN
= VCO_0.Divide_By_2_magic_0.CLK VCO_0.Divide_By_2_magic_0.TG_MAGIC_2.CLK
= VCO_0.Divide_By_2_magic_0.CLK VCO_0.Divide_By_2_magic_0.inverter_1.IN
= VCO_0.Divide_By_2_magic_0.CLK VCO_0.Divide_By_2_magic_0.TG_MAGIC_1.inverter_0.IN
= VCO_0.Divide_By_2_magic_0.CLK VCO_0.Divide_By_2_magic_0.TG_MAGIC_1.CLK
R ANALOG_MUX_MAG_0.TG_ANALOG_MUX_0.inverter_0.OUT 8263
R ANALOG_MUX_MAG_3.TG_ANALOG_MUX_0.inverter_0.OUT 8263
R ANALOG_MUX_MAG_2.TG_ANALOG_MUX_0.inverter_0.OUT 8263
C a_8683_n1707#0 8.4
R a_8683_n1707# 43847
C a_8211_n1707#0 4.1
R a_8211_n1707# 21800
C a_7683_n899#0 2.2
R a_7683_n899# 10718
C ANALOG_MUX_MAG_0.inverter_0.OUT0 2.2
R ANALOG_MUX_MAG_0.inverter_0.OUT 12022
= ANALOG_MUX_MAG_0.inverter_0.OUT ANALOG_MUX_MAG_0.TG_ANALOG_MUX_1.inverter_0.IN
= ANALOG_MUX_MAG_0.inverter_0.OUT ANALOG_MUX_MAG_0.TG_ANALOG_MUX_1.CLK
R ANALOG_MUX_MAG_0.TG_ANALOG_MUX_1.inverter_0.OUT 8263
C divider_top_0.OUT10 58.3
R divider_top_0.OUT1 17341
= divider_top_0.OUT1 ANALOG_MUX_MAG_2.TG_ANALOG_MUX_1.IN
= divider_top_0.OUT1 ANALOG_MUX_MAG_2.IN_1
= divider_top_0.OUT1 Tapered_Buffer_mag_2.IN
= divider_top_0.OUT1 divider_top_0.MUX_1_2.OR_MAGIC_0.VOUT
= divider_top_0.OUT1 divider_top_0.MUX_1_2.VOUT
C ANALOG_MUX_MAG_2.inverter_0.OUT0 2.2
R ANALOG_MUX_MAG_2.inverter_0.OUT 12022
= ANALOG_MUX_MAG_2.inverter_0.OUT ANALOG_MUX_MAG_2.TG_ANALOG_MUX_1.inverter_0.IN
= ANALOG_MUX_MAG_2.inverter_0.OUT ANALOG_MUX_MAG_2.TG_ANALOG_MUX_1.CLK
R ANALOG_MUX_MAG_2.TG_ANALOG_MUX_1.inverter_0.OUT 8263
C ANALOG_MUX_MAG_3.inverter_0.OUT0 2.2
R ANALOG_MUX_MAG_3.inverter_0.OUT 12022
= ANALOG_MUX_MAG_3.inverter_0.OUT ANALOG_MUX_MAG_3.TG_ANALOG_MUX_1.inverter_0.IN
= ANALOG_MUX_MAG_3.inverter_0.OUT ANALOG_MUX_MAG_3.TG_ANALOG_MUX_1.CLK
R ANALOG_MUX_MAG_3.TG_ANALOG_MUX_1.inverter_0.OUT 8263
R a_1591_747# 297
C ANALOG_MUX_MAG_0.IN_10 4.1
R ANALOG_MUX_MAG_0.IN_1 11605
= ANALOG_MUX_MAG_0.IN_1 PFD_0.PFD_UP_0/PFD_INV_1.OUT
= ANALOG_MUX_MAG_0.IN_1 PFD_0.DOWN
= ANALOG_MUX_MAG_0.IN_1 ANALOG_MUX_MAG_0.TG_ANALOG_MUX_1.IN
R a_1301_752# 297
R a_1095_752# 297
R a_977_752# 297
R PFD_0.PFD_UP_0/PFD_INV_2.OUT 1622
= PFD_0.PFD_UP_0/PFD_INV_2.OUT PFD_0.PFD_UP_0/PFD_INV_1.IN
R PFD_0.PFD_UP_0/PFD_INV_2.IN 3864
R a_1590_1043# 683
C ANALOG_MUX_MAG_2.OUT0 5.6
R ANALOG_MUX_MAG_2.OUT 16945
= ANALOG_MUX_MAG_2.OUT PFD_0.FDIV
= ANALOG_MUX_MAG_2.OUT ANALOG_MUX_MAG_2.TG_ANALOG_MUX_0.OUT
= ANALOG_MUX_MAG_2.OUT ANALOG_MUX_MAG_2.TG_ANALOG_MUX_1.OUT
R a_859_752# 2283
R ANALOG_MUX_MAG_4.TG_ANALOG_MUX_0.inverter_0.OUT 8263
R ANALOG_MUX_MAG_1.TG_ANALOG_MUX_0.inverter_0.OUT 8263
R a_1590_1639# 683
R PFD_0.PFD_UP_0/PFD_INV_0.IN 6319
C ANALOG_MUX_MAG_4.IN_10 2.4
R ANALOG_MUX_MAG_4.IN_1 11886
= ANALOG_MUX_MAG_4.IN_1 PFD_0.PFD_UP_1/PFD_INV_1.OUT
= ANALOG_MUX_MAG_4.IN_1 PFD_0.UP
= ANALOG_MUX_MAG_4.IN_1 ANALOG_MUX_MAG_4.TG_ANALOG_MUX_1.IN
R PFD_0.PFD_UP_1/PFD_INV_2.OUT 1622
= PFD_0.PFD_UP_1/PFD_INV_2.OUT PFD_0.PFD_UP_1/PFD_INV_1.IN
R PFD_0.PFD_UP_1/PFD_INV_2.IN 3864
R a_1591_1995# 297
R a_1301_1990# 297
R a_1095_1990# 297
R a_977_1990# 297
C ANALOG_MUX_MAG_1.inverter_0.OUT0 2.2
R ANALOG_MUX_MAG_1.inverter_0.OUT 12022
= ANALOG_MUX_MAG_1.inverter_0.OUT ANALOG_MUX_MAG_1.TG_ANALOG_MUX_1.inverter_0.IN
= ANALOG_MUX_MAG_1.inverter_0.OUT ANALOG_MUX_MAG_1.TG_ANALOG_MUX_1.CLK
C a_n7439_1488#0 2.3
R a_n7439_1488# 10718
C a_n9457_1489#0 4.2
R a_n9457_1489# 21800
C a_n13363_1489#0 8.5
R a_n13363_1489# 43847
C ANALOG_MUX_MAG_4.inverter_0.OUT0 2.2
R ANALOG_MUX_MAG_4.inverter_0.OUT 12022
= ANALOG_MUX_MAG_4.inverter_0.OUT ANALOG_MUX_MAG_4.TG_ANALOG_MUX_1.inverter_0.IN
= ANALOG_MUX_MAG_4.inverter_0.OUT ANALOG_MUX_MAG_4.TG_ANALOG_MUX_1.CLK
C a_8724_1049#0 8.4
R a_8724_1049# 43847
C a_8252_1049#0 4.2
R a_8252_1049# 21800
C a_7724_1857#0 2.2
R a_7724_1857# 10718
R a_859_1990# 2283
R PFD_0.PFD_UP_1/PFD_INV_0.IN 6319
C ANALOG_MUX_MAG_1.OUT0 2.8
R ANALOG_MUX_MAG_1.OUT 16942
= ANALOG_MUX_MAG_1.OUT PFD_0.FIN
= ANALOG_MUX_MAG_1.OUT ANALOG_MUX_MAG_1.TG_ANALOG_MUX_0.OUT
= ANALOG_MUX_MAG_1.OUT ANALOG_MUX_MAG_1.TG_ANALOG_MUX_1.OUT
C PFD_0.PFD_UP_0/PFD_INV_0.OUT0 4.1
R PFD_0.PFD_UP_0/PFD_INV_0.OUT 3495
R ANALOG_MUX_MAG_1.TG_ANALOG_MUX_1.inverter_0.OUT 8263
C PFD_0.PFD_UP_1/PFD_INV_0.OUT0 3.6
R PFD_0.PFD_UP_1/PFD_INV_0.OUT 2900
R ANALOG_MUX_MAG_4.TG_ANALOG_MUX_1.inverter_0.OUT 8263
R ANALOG_MUX_MAG_5.TG_ANALOG_MUX_0.inverter_0.OUT 8263
C ANALOG_MUX_MAG_5.OUT0 8.1
R ANALOG_MUX_MAG_5.OUT 19730
= ANALOG_MUX_MAG_5.OUT VCO_0.DelayCell_1_0.VCTRL
= ANALOG_MUX_MAG_5.OUT VCO_0.DelayCell_1_1.VCTRL
= ANALOG_MUX_MAG_5.OUT VCO_0.VCTRL
= ANALOG_MUX_MAG_5.OUT ANALOG_MUX_MAG_5.TG_ANALOG_MUX_0.OUT
= ANALOG_MUX_MAG_5.OUT ANALOG_MUX_MAG_5.TG_ANALOG_MUX_1.OUT
C ANALOG_MUX_MAG_5.inverter_0.OUT0 2.2
R ANALOG_MUX_MAG_5.inverter_0.OUT 12022
= ANALOG_MUX_MAG_5.inverter_0.OUT ANALOG_MUX_MAG_5.TG_ANALOG_MUX_1.inverter_0.IN
= ANALOG_MUX_MAG_5.inverter_0.OUT ANALOG_MUX_MAG_5.TG_ANALOG_MUX_1.CLK
R ANALOG_MUX_MAG_5.TG_ANALOG_MUX_1.inverter_0.OUT 8263
R a_91429_6587# 4800
R a_90461_6587# 403
R a_90293_6587# 4800
R a_89157_6587# 4800
R a_88189_6587# 403
R a_88021_6587# 4800
R a_86885_6587# 4800
C ANALOG_MUX_MAG_3.IN_10 648.8
R ANALOG_MUX_MAG_3.IN_1 9589
= ANALOG_MUX_MAG_3.IN_1 ANALOG_MUX_MAG_3.TG_ANALOG_MUX_1.IN
R a_91597_6587# 403
R a_91429_6753# 4800
R a_90293_6753# 4800
R a_89861_6587# 403
R a_89325_6587# 403
R a_89157_6753# 4800
R a_88021_6753# 4800
R a_87589_6587# 403
R a_87053_6587# 403
R a_86885_6753# 4800
R a_91429_6919# 4800
R a_90997_6753# 403
R a_90461_6753# 403
R a_90293_6919# 4800
R a_89157_6919# 4800
R a_88725_6753# 403
R a_88189_6753# 403
R a_88021_6919# 4800
R a_86885_6919# 4800
R a_86453_6753# 403
R a_91597_6919# 403
R a_91429_7085# 4800
R a_90293_7085# 4800
R a_89861_6919# 403
R a_89325_6919# 403
R a_89157_7085# 4800
R a_88021_7085# 4800
R a_87589_6919# 403
R a_87053_6919# 403
R a_86885_7085# 4800
R a_91429_7251# 4800
R a_90997_7085# 403
R a_90461_7085# 403
R a_90293_7251# 4800
R a_89157_7251# 4800
R a_88725_7085# 403
R a_88189_7085# 403
R a_88021_7251# 4800
R a_86885_7251# 4800
R a_86453_7085# 403
R a_91597_7251# 403
R a_91429_7417# 4800
R a_90293_7417# 4800
R a_89861_7251# 403
R a_89325_7251# 403
R a_89157_7417# 4800
R a_88021_7417# 4800
R a_87589_7251# 403
R a_87053_7251# 403
R a_86885_7417# 4800
C mirror_mag_0.G_source_up0 4.6
R mirror_mag_0.G_source_up 12516
R a_91429_7583# 4800
R a_90997_7417# 403
R a_90461_7417# 403
R a_90293_7583# 4800
R a_89157_7583# 4800
R a_88725_7417# 403
R a_88189_7417# 403
R a_88021_7583# 4800
R a_86885_7583# 4800
R a_86453_7417# 403
R a_91597_7583# 403
R a_91429_7749# 4800
R a_90293_7749# 4800
R a_89861_7583# 403
R a_89325_7583# 403
R a_89157_7749# 4800
R a_88021_7749# 4800
R a_87589_7583# 403
R a_87053_7583# 403
R a_86885_7749# 4800
R a_91429_7915# 4800
R a_90997_7749# 403
R a_90461_7749# 403
R a_90293_7915# 4800
R a_89157_7915# 4800
R a_88725_7749# 403
R a_88189_7749# 403
R a_88021_7915# 4800
R a_86885_7915# 4800
R a_86453_7749# 403
R a_91597_7915# 403
R a_91429_8081# 4800
R a_90293_8081# 4800
R a_89861_7915# 403
R a_89325_7915# 403
R a_89157_8081# 4800
R a_88021_8081# 4800
R a_87589_7915# 403
R a_87053_7915# 403
R a_86885_8081# 4800
R a_91429_8247# 4800
R a_90997_8081# 403
R a_90461_8081# 403
R a_90293_8247# 4800
R a_89157_8247# 4800
R a_88725_8081# 403
R a_88189_8081# 403
R a_88021_8247# 4800
R a_86885_8247# 4800
R a_86453_8081# 403
R a_91597_8247# 403
R a_91429_8413# 4800
R a_90293_8413# 4800
R a_89861_8247# 403
R a_89325_8247# 403
R a_89157_8413# 4800
R a_88021_8413# 4800
R a_87589_8247# 403
R a_87053_8247# 403
R a_86885_8413# 4800
R a_91429_8579# 4800
R a_90997_8413# 403
R a_90461_8413# 403
R a_90293_8579# 4800
R a_89157_8579# 4800
R a_88725_8413# 403
R a_88189_8413# 403
R a_88021_8579# 4800
R a_86885_8579# 4800
R a_86453_8413# 403
R a_91597_8579# 403
R a_91429_8745# 4800
R a_90293_8745# 4800
R a_89861_8579# 403
R a_89325_8579# 403
R a_89157_8745# 4800
R a_88021_8745# 4800
R a_87589_8579# 403
R a_87053_8579# 403
R a_86885_8745# 4800
R a_91429_8911# 4800
R a_90997_8745# 403
R a_90461_8745# 403
R a_90293_8911# 4800
R a_89157_8911# 4800
R a_88725_8745# 403
R a_88189_8745# 403
R a_88021_8911# 4800
R a_86885_8911# 4800
R a_86453_8745# 403
C ANALOG_MUX_MAG_0.OUT0 9.2
R ANALOG_MUX_MAG_0.OUT 19059
= ANALOG_MUX_MAG_0.OUT CP_0.UP
= ANALOG_MUX_MAG_0.OUT Tapered_Buffer_mag_1.IN
= ANALOG_MUX_MAG_0.OUT ANALOG_MUX_MAG_0.TG_ANALOG_MUX_0.OUT
= ANALOG_MUX_MAG_0.OUT ANALOG_MUX_MAG_0.TG_ANALOG_MUX_1.OUT
R a_91597_8911# 403
R a_91429_9077# 4800
R a_90293_9077# 4800
R a_89861_8911# 403
R a_89325_8911# 403
R a_89157_9077# 4800
R a_88021_9077# 4800
R a_87589_8911# 403
R a_87053_8911# 403
R a_86885_9077# 4800
R a_91429_9243# 4800
R a_90997_9077# 403
R a_90461_9077# 403
R a_90293_9243# 4800
R a_89157_9243# 4800
R a_88725_9077# 403
R a_88189_9077# 403
R a_88021_9243# 4800
R a_86885_9243# 4800
R a_86453_9077# 403
R a_91597_9243# 403
R a_91429_9409# 4800
R a_90293_9409# 4800
R a_89861_9243# 403
R a_89325_9243# 403
R a_89157_9409# 4800
R a_88021_9409# 4800
R a_87589_9243# 403
R a_87053_9243# 403
R a_86885_9409# 4800
C a_91597_9575#0 11341.4
R a_91597_9575# 630
R a_91429_9575# 4800
R a_90997_9409# 403
R a_90461_9409# 403
R a_90293_9575# 4800
R a_89325_9575# 403
R a_89157_9575# 4800
R a_88725_9409# 403
R a_88189_9409# 403
R a_88021_9575# 4800
R a_87053_9575# 403
R a_86885_9575# 4800
R a_86453_9409# 403
R a_16418_9352# 3151
R a_15188_9347# 4479
C mirror_mag_0.ITAIL_SRC0 5.2
R mirror_mag_0.ITAIL_SRC 6453
= mirror_mag_0.ITAIL_SRC CP_0.ITAIL1
R a_15492_9147# 1691
C ANALOG_MUX_MAG_4.OUT0 9.2
R ANALOG_MUX_MAG_4.OUT 18842
= ANALOG_MUX_MAG_4.OUT CP_0.down
= ANALOG_MUX_MAG_4.OUT Tapered_Buffer_mag_6.IN
= ANALOG_MUX_MAG_4.OUT ANALOG_MUX_MAG_4.TG_ANALOG_MUX_0.OUT
= ANALOG_MUX_MAG_4.OUT ANALOG_MUX_MAG_4.TG_ANALOG_MUX_1.OUT
C ANALOG_MUX_MAG_3.OUT0 13.1
R ANALOG_MUX_MAG_3.OUT 31080
= ANALOG_MUX_MAG_3.OUT CP_0.VCTRL
= ANALOG_MUX_MAG_3.OUT ANALOG_MUX_MAG_5.TG_ANALOG_MUX_1.IN
= ANALOG_MUX_MAG_3.OUT ANALOG_MUX_MAG_5.IN_1
= ANALOG_MUX_MAG_3.OUT ANALOG_MUX_MAG_3.TG_ANALOG_MUX_0.OUT
= ANALOG_MUX_MAG_3.OUT ANALOG_MUX_MAG_3.TG_ANALOG_MUX_1.OUT
C mirror_mag_0.ITAIL_SINK0 4.0
R mirror_mag_0.ITAIL_SINK 6057
= mirror_mag_0.ITAIL_SINK CP_0.ITAIL
R a_n6561_10971# 2991
R a_n8521_10620# 2812
R a_n6561_10873# 3023
R a_n11478_10783# 7828
C divider_top_2.3AND_MAGIC_0.A0 2.6
R divider_top_2.3AND_MAGIC_0.A 6531
= divider_top_2.3AND_MAGIC_0.A divider_top_2.3_INPUT_NOR_MAG_0.VOUT
R a_n13288_10957# 3023
R a_n11478_11093# 7831
R divider_top_2.AND_1_0.inverter_2_0.VIN 6276
= divider_top_2.AND_1_0.inverter_2_0.VIN divider_top_2.AND_1_0.NAND_MAGIC_1_0.VOUT
R a_n13922_10406# 7248
R a_n13289_11478# 2991
R a_n6587_11751# 7248
R a_n11207_11989# 3610
C divider_top_2.3AND_MAGIC_0.B0 2.4
R divider_top_2.3AND_MAGIC_0.B 6763
= divider_top_2.3AND_MAGIC_0.B divider_top_2.NOR_MAGIC_1.VOUT
R a_n6612_12562# 2812
R divider_top_2.AND_1_0.VOUT 5897
= divider_top_2.AND_1_0.VOUT divider_top_2.3AND_MAGIC_1.C
= divider_top_2.AND_1_0.VOUT divider_top_2.AND_1_0.inverter_2_0.VOUT
R a_n8497_12801# 2991
R a_n8497_12703# 3023
R divider_top_2.3AND_MAGIC_1.A 4185
= divider_top_2.3AND_MAGIC_1.A divider_top_2.3AND_MAGIC_2.VOUT
R a_n11208_12894# 3610
C divider_top_2.3AND_MAGIC_0.C0 2.6
R divider_top_2.3AND_MAGIC_0.C 7421
= divider_top_2.3AND_MAGIC_0.C divider_top_2.NOR_MAGIC_0.VOUT
C divider_top_2.AND_1_1.VOUT0 2.1
R divider_top_2.AND_1_1.VOUT 5603
= divider_top_2.AND_1_1.VOUT divider_top_2.3AND_MAGIC_1.B
= divider_top_2.AND_1_1.VOUT divider_top_2.AND_1_1.inverter_2_0.VOUT
R divider_top_2.AND_1_1.inverter_2_0.VIN 6276
= divider_top_2.AND_1_1.inverter_2_0.VIN divider_top_2.AND_1_1.NAND_MAGIC_1_0.VOUT
R a_n8523_13581# 7248
R a_n6500_14198# 2812
R a_n11500_14198# 2812
C divider_top_2.MUX_1_2.SEL0 2.1
R divider_top_2.MUX_1_2.SEL 7858
= divider_top_2.MUX_1_2.SEL divider_top_2.3AND_MAGIC_1.VOUT
= divider_top_2.MUX_1_2.SEL divider_top_2.MUX_1_2.inverter_1_0.VIN
= divider_top_2.MUX_1_2.SEL divider_top_2.MUX_1_2.AND_1_0.A
C divider_top_2.MUX_1_0.SEL0 3.1
R divider_top_2.MUX_1_0.SEL 8620
= divider_top_2.MUX_1_0.SEL divider_top_2.3AND_MAGIC_0.VOUT
= divider_top_2.MUX_1_0.SEL divider_top_2.MUX_1_0.inverter_1_0.VIN
= divider_top_2.MUX_1_0.SEL divider_top_2.MUX_1_0.AND_1_0.A
R divider_top_2.MUX_1_2.AND_1_0.inverter_2_0.VIN 6276
= divider_top_2.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_2.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.VOUT
R divider_top_2.MUX_1_0.AND_1_0.inverter_2_0.VIN 6276
= divider_top_2.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_2.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.VOUT
R divider_top_2.MUX_1_2.a1 7189
= divider_top_2.MUX_1_2.a1 divider_top_2.MUX_1_2.inverter_1_0.VOUT
= divider_top_2.MUX_1_2.a1 divider_top_2.MUX_1_2.AND_1_1.A
R a_n8474_15197# 2812
R divider_top_2.MUX_1_2.a3 6113
= divider_top_2.MUX_1_2.a3 divider_top_2.MUX_1_2.OR_MAGIC_0.A
= divider_top_2.MUX_1_2.a3 divider_top_2.MUX_1_2.AND_1_0.inverter_2_0.VOUT
= divider_top_2.MUX_1_2.a3 divider_top_2.MUX_1_2.AND_1_0.VOUT
R a_n7126_15743# 7862
R a_n7152_16322# 4974
C Tapered_Buffer_mag_0.IN0 20.9
R Tapered_Buffer_mag_0.IN 17920
= Tapered_Buffer_mag_0.IN divider_top_2.MUX_1_2.OR_MAGIC_0.VOUT
= Tapered_Buffer_mag_0.IN divider_top_2.MUX_1_2.VOUT
= Tapered_Buffer_mag_0.IN divider_top_2.OUT1
= Tapered_Buffer_mag_0.IN ANALOG_MUX_MAG_1.TG_ANALOG_MUX_1.IN
= Tapered_Buffer_mag_0.IN ANALOG_MUX_MAG_1.IN_1
R divider_top_2.MUX_1_0.a1 7189
= divider_top_2.MUX_1_0.a1 divider_top_2.MUX_1_0.inverter_1_0.VOUT
= divider_top_2.MUX_1_0.a1 divider_top_2.MUX_1_0.AND_1_1.A
R a_n13474_15197# 2812
R divider_top_2.MUX_1_2.a4 6091
= divider_top_2.MUX_1_2.a4 divider_top_2.MUX_1_2.OR_MAGIC_0.B
= divider_top_2.MUX_1_2.a4 divider_top_2.MUX_1_2.AND_1_1.inverter_2_0.VOUT
= divider_top_2.MUX_1_2.a4 divider_top_2.MUX_1_2.AND_1_1.VOUT
R divider_top_2.MUX_1_2.AND_1_1.inverter_2_0.VIN 6276
= divider_top_2.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_2.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.VOUT
R divider_top_2.MUX_1_0.a3 6113
= divider_top_2.MUX_1_0.a3 divider_top_2.MUX_1_0.OR_MAGIC_0.A
= divider_top_2.MUX_1_0.a3 divider_top_2.MUX_1_0.AND_1_0.inverter_2_0.VOUT
= divider_top_2.MUX_1_0.a3 divider_top_2.MUX_1_0.AND_1_0.VOUT
R a_n12126_15743# 7862
R a_n12152_16322# 4974
C divider_top_2.MUX_1_0.VOUT0 5.6
R divider_top_2.MUX_1_0.VOUT 5646
= divider_top_2.MUX_1_0.VOUT divider_top_2.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.B
= divider_top_2.MUX_1_0.VOUT divider_top_2.MUX_1_2.AND_1_1.B
= divider_top_2.MUX_1_0.VOUT divider_top_2.MUX_1_2.IN1
= divider_top_2.MUX_1_0.VOUT divider_top_2.MUX_1_0.OR_MAGIC_0.VOUT
C divider_top_2.MUX_1_0.a40 2.0
R divider_top_2.MUX_1_0.a4 6091
= divider_top_2.MUX_1_0.a4 divider_top_2.MUX_1_0.OR_MAGIC_0.B
= divider_top_2.MUX_1_0.a4 divider_top_2.MUX_1_0.AND_1_1.inverter_2_0.VOUT
= divider_top_2.MUX_1_0.a4 divider_top_2.MUX_1_0.AND_1_1.VOUT
R divider_top_2.MUX_1_0.AND_1_1.inverter_2_0.VIN 6276
= divider_top_2.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_2.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.VOUT
C divider_top_2.MUX_1_1.IN20 3.5
R divider_top_2.MUX_1_1.IN2 11243
= divider_top_2.MUX_1_1.IN2 divider_top_2.DivideBy2_magic_1.inverter_3.OUT
= divider_top_2.MUX_1_1.IN2 divider_top_2.DivideBy2_magic_1.inverter_4.IN
= divider_top_2.MUX_1_1.IN2 divider_top_2.DivideBy2_magic_1.Q
= divider_top_2.MUX_1_1.IN2 divider_top_2.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.B
= divider_top_2.MUX_1_1.IN2 divider_top_2.MUX_1_1.AND_1_0.B
R a_n7476_19187# 2812
R divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.inverter_0.OUT 7133
R divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.IN 11339
= divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.IN divider_top_2.DivideBy2_magic_1.inverter_4.OUT
R divider_top_2.DivideBy2_magic_1.TG_MAGIC_2.inverter_0.OUT 7133
R divider_top_2.MUX_1_1.AND_1_0.inverter_2_0.VIN 6276
= divider_top_2.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_2.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.VOUT
C divider_top_2.DivideBy2_magic_0.Q0 3.2
R divider_top_2.DivideBy2_magic_0.Q 11236
= divider_top_2.DivideBy2_magic_0.Q divider_top_2.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.B
= divider_top_2.DivideBy2_magic_0.Q divider_top_2.MUX_1_1.AND_1_1.B
= divider_top_2.DivideBy2_magic_0.Q divider_top_2.MUX_1_1.IN1
= divider_top_2.DivideBy2_magic_0.Q divider_top_2.DivideBy2_magic_0.inverter_3.OUT
= divider_top_2.DivideBy2_magic_0.Q divider_top_2.DivideBy2_magic_0.inverter_4.IN
R divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.inverter_0.OUT 7133
R divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.IN 11339
= divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.IN divider_top_2.DivideBy2_magic_0.inverter_4.OUT
R divider_top_2.DivideBy2_magic_0.TG_MAGIC_2.inverter_0.OUT 7133
R divider_top_2.MUX_1_1.a1 7189
= divider_top_2.MUX_1_1.a1 divider_top_2.MUX_1_1.inverter_1_0.VOUT
= divider_top_2.MUX_1_1.a1 divider_top_2.MUX_1_1.AND_1_1.A
R a_n9450_20186# 2812
C divider_top_2.DivideBy2_magic_1.inverter_2.IN0 2.1
R divider_top_2.DivideBy2_magic_1.inverter_2.IN 14988
= divider_top_2.DivideBy2_magic_1.inverter_2.IN divider_top_2.DivideBy2_magic_1.TG_MAGIC_2.IN
= divider_top_2.DivideBy2_magic_1.inverter_2.IN divider_top_2.DivideBy2_magic_1.inverter_0.OUT
R divider_top_2.MUX_1_1.a3 6113
= divider_top_2.MUX_1_1.a3 divider_top_2.MUX_1_1.OR_MAGIC_0.A
= divider_top_2.MUX_1_1.a3 divider_top_2.MUX_1_1.AND_1_0.inverter_2_0.VOUT
= divider_top_2.MUX_1_1.a3 divider_top_2.MUX_1_1.AND_1_0.VOUT
R a_n8102_20732# 7862
R a_n8128_21311# 4974
C divider_top_2.MUX_1_0.IN10 10.0
R divider_top_2.MUX_1_0.IN1 6882
= divider_top_2.MUX_1_0.IN1 divider_top_2.MUX_1_1.OR_MAGIC_0.VOUT
= divider_top_2.MUX_1_0.IN1 divider_top_2.MUX_1_1.VOUT
= divider_top_2.MUX_1_0.IN1 divider_top_2.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.B
= divider_top_2.MUX_1_0.IN1 divider_top_2.MUX_1_0.AND_1_1.B
R divider_top_2.MUX_1_1.a4 6091
= divider_top_2.MUX_1_1.a4 divider_top_2.MUX_1_1.OR_MAGIC_0.B
= divider_top_2.MUX_1_1.a4 divider_top_2.MUX_1_1.AND_1_1.inverter_2_0.VOUT
= divider_top_2.MUX_1_1.a4 divider_top_2.MUX_1_1.AND_1_1.VOUT
R divider_top_2.MUX_1_1.AND_1_1.inverter_2_0.VIN 6276
= divider_top_2.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_2.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.VOUT
C divider_top_2.DivideBy2_magic_0.inverter_2.IN0 2.1
R divider_top_2.DivideBy2_magic_0.inverter_2.IN 14988
= divider_top_2.DivideBy2_magic_0.inverter_2.IN divider_top_2.DivideBy2_magic_0.TG_MAGIC_2.IN
= divider_top_2.DivideBy2_magic_0.inverter_2.IN divider_top_2.DivideBy2_magic_0.inverter_0.OUT
R divider_top_2.DivideBy2_magic_1.TG_MAGIC_1.inverter_0.OUT 7133
C divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.OUT0 2.9
R divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.OUT 21754
= divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_2.DivideBy2_magic_1.inverter_3.IN
= divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_2.DivideBy2_magic_1.TG_MAGIC_2.OUT
= divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.OUT divider_top_2.DivideBy2_magic_1.TG_MAGIC_0.IN
R divider_top_2.DivideBy2_magic_1.TG_MAGIC_1.IN 11301
= divider_top_2.DivideBy2_magic_1.TG_MAGIC_1.IN divider_top_2.DivideBy2_magic_1.inverter_2.OUT
R divider_top_2.DivideBy2_magic_1.TG_MAGIC_0.inverter_0.OUT 7133
R divider_top_2.DivideBy2_magic_1.TG_MAGIC_1.OUT 15247
= divider_top_2.DivideBy2_magic_1.TG_MAGIC_1.OUT divider_top_2.DivideBy2_magic_1.inverter_0.IN
= divider_top_2.DivideBy2_magic_1.TG_MAGIC_1.OUT divider_top_2.DivideBy2_magic_1.TG_MAGIC_0.OUT
R divider_top_2.DivideBy2_magic_0.TG_MAGIC_1.inverter_0.OUT 7133
C divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.OUT0 2.9
R divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.OUT 21754
= divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_2.DivideBy2_magic_0.inverter_3.IN
= divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_2.DivideBy2_magic_0.TG_MAGIC_2.OUT
= divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.OUT divider_top_2.DivideBy2_magic_0.TG_MAGIC_0.IN
R divider_top_2.DivideBy2_magic_0.TG_MAGIC_1.IN 11301
= divider_top_2.DivideBy2_magic_0.TG_MAGIC_1.IN divider_top_2.DivideBy2_magic_0.inverter_2.OUT
R divider_top_2.DivideBy2_magic_0.TG_MAGIC_0.inverter_0.OUT 7133
R divider_top_2.DivideBy2_magic_0.TG_MAGIC_1.OUT 15247
= divider_top_2.DivideBy2_magic_0.TG_MAGIC_1.OUT divider_top_2.DivideBy2_magic_0.inverter_0.IN
= divider_top_2.DivideBy2_magic_0.TG_MAGIC_1.OUT divider_top_2.DivideBy2_magic_0.TG_MAGIC_0.OUT
C divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.CLK0 6.1
R divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.CLK 18705
= divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.CLK divider_top_2.DivideBy2_magic_1.inverter_1.OUT
= divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.CLK divider_top_2.DivideBy2_magic_1.TG_MAGIC_0.inverter_0.IN
= divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.CLK divider_top_2.DivideBy2_magic_1.TG_MAGIC_0.CLK
= divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.CLK divider_top_2.DivideBy2_magic_1.TG_MAGIC_3.inverter_0.IN
C divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.CLK0 6.0
R divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.CLK 18705
= divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.CLK divider_top_2.DivideBy2_magic_0.inverter_1.OUT
= divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.CLK divider_top_2.DivideBy2_magic_0.TG_MAGIC_0.inverter_0.IN
= divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.CLK divider_top_2.DivideBy2_magic_0.TG_MAGIC_0.CLK
= divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.CLK divider_top_2.DivideBy2_magic_0.TG_MAGIC_3.inverter_0.IN
C divider_top_2.DivideBy2_magic_1.CLK0 8.5
R divider_top_2.DivideBy2_magic_1.CLK 21041
= divider_top_2.DivideBy2_magic_1.CLK divider_top_2.OR_MAGIC_0.VOUT
= divider_top_2.DivideBy2_magic_1.CLK divider_top_2.DivideBy2_magic_1.TG_MAGIC_2.inverter_0.IN
= divider_top_2.DivideBy2_magic_1.CLK divider_top_2.DivideBy2_magic_1.TG_MAGIC_2.CLK
= divider_top_2.DivideBy2_magic_1.CLK divider_top_2.DivideBy2_magic_1.inverter_1.IN
= divider_top_2.DivideBy2_magic_1.CLK divider_top_2.DivideBy2_magic_1.TG_MAGIC_1.inverter_0.IN
= divider_top_2.DivideBy2_magic_1.CLK divider_top_2.DivideBy2_magic_1.TG_MAGIC_1.CLK
R a_n6114_24567# 4974
R a_n5476_24638# 7862
C divider_top_2.DivideBy2_magic_0.CLK0 8.0
R divider_top_2.DivideBy2_magic_0.CLK 21048
= divider_top_2.DivideBy2_magic_0.CLK divider_top_2.OR_MAGIC_1.VOUT
= divider_top_2.DivideBy2_magic_0.CLK divider_top_2.DivideBy2_magic_0.TG_MAGIC_2.inverter_0.IN
= divider_top_2.DivideBy2_magic_0.CLK divider_top_2.DivideBy2_magic_0.TG_MAGIC_2.CLK
= divider_top_2.DivideBy2_magic_0.CLK divider_top_2.DivideBy2_magic_0.inverter_1.IN
= divider_top_2.DivideBy2_magic_0.CLK divider_top_2.DivideBy2_magic_0.TG_MAGIC_1.inverter_0.IN
= divider_top_2.DivideBy2_magic_0.CLK divider_top_2.DivideBy2_magic_0.TG_MAGIC_1.CLK
R a_n11048_24594# 4974
R a_n10410_24665# 7862
R a_n5878_26368# 1375
R a_n5272_25856# 3798
C divider_top_2.P30 3.2
R divider_top_2.P3 12345
= divider_top_2.P3 divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.inverter_3.OUT
= divider_top_2.P3 divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.inverter_4.IN
= divider_top_2.P3 divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.Q
= divider_top_2.P3 divider_top_2.divider_magic_0/P3_Gen_magic_0.P3
= divider_top_2.P3 divider_top_2.OR_MAGIC_0.B
C divider_top_2.P20 2.7
R divider_top_2.P2 11501
= divider_top_2.P2 divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.inverter_3.OUT
= divider_top_2.P2 divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.inverter_4.IN
= divider_top_2.P2 divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.Q
= divider_top_2.P2 divider_top_2.divider_magic_0/P2_Gen_magic_0.P2
= divider_top_2.P2 divider_top_2.OR_MAGIC_1.B
R a_n13204_26368# 1375
R a_n5272_26172# 3731
R a_n5878_25954# 1668
R a_n5904_25914# 3006
C divider_top_2.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_5.B0 2.4
R divider_top_2.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_5.B 8331
= divider_top_2.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_5.B divider_top_2.divider_magic_0/P3_Gen_magic_0.inverter_0.OUT
R a_n5904_26690# 2999
R a_n13810_25856# 3798
R divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.inverter_0.OUT 7133
R divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.IN 11339
= divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.IN divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.inverter_4.OUT
R divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.inverter_0.OUT 7133
R divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT 15252
= divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.inverter_3.IN
= divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_3.OUT divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.OUT
R a_n13204_25954# 1668
R a_n13810_26172# 3731
R divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT 7133
R a_n13836_25914# 3006
R a_n13836_26690# 2999
R divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.IN 11339
= divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.IN divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.inverter_4.OUT
R divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT 7133
R divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT 15252
= divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.inverter_3.IN
= divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.OUT
R a_n5878_28868# 1375
R a_n5272_28356# 3798
C divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN0 2.1
R divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN 14988
= divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.inverter_0.OUT
= divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.IN divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.inverter_2.IN
C divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN0 2.1
R divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN 14988
= divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.inverter_0.OUT
= divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.inverter_2.IN
R a_n13204_28868# 1375
R a_n13810_28356# 3798
R a_n5272_28672# 3731
R a_n5878_28454# 1668
R a_n5904_28414# 3006
R a_n5904_29190# 2999
R a_n13204_28454# 1668
R a_n13810_28672# 3731
R divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_0.inverter_0.OUT 7133
R divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.IN 11301
= divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.IN divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.inverter_2.OUT
R divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.inverter_0.OUT 7133
R divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT 15247
= divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.inverter_0.IN
= divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.OUT divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_0.OUT
R a_n13836_28414# 3006
R a_n13836_29190# 2999
R divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT 7133
R divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.IN 11301
= divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.IN divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.inverter_2.OUT
R divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT 7133
R divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT 15247
= divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.inverter_0.IN
= divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_0.OUT
R a_n5878_31368# 1375
R a_n5272_30856# 3798
C divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK0 6.8
R divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK 18805
= divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.inverter_1.OUT
= divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.inverter_0.IN
= divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_1.CLK
= divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.CLK divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_2.inverter_0.IN
R a_n5272_31172# 3731
R a_n5878_30954# 1668
R a_n13204_31368# 1375
C divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK0 5.9
R divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK 18705
= divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.inverter_1.OUT
= divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.IN
= divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_0.CLK
= divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.IN
R a_n13810_30856# 3798
R a_n13204_30954# 1668
R a_n13810_31172# 3731
R a_n5904_30914# 3006
R divider_top_2.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_0.VOUT 7997
= divider_top_2.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_0.VOUT divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.TG_MAGIC_0.IN
= divider_top_2.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_0.VOUT divider_top_2.divider_magic_0/P3_Gen_magic_0.NEG_DFF_0.D
R a_n5904_31690# 2999
R a_n8229_32802# 3023
R a_n8255_32349# 7248
R divider_top_2.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_0.VOUT 7997
= divider_top_2.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_0.VOUT divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.TG_MAGIC_0.IN
= divider_top_2.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_0.VOUT divider_top_2.divider_magic_0/P2_Gen_magic_0.DFF_MAG_0.D
R a_n13836_30914# 3006
R a_n13836_31690# 2999
R a_n10953_32802# 3023
R a_n11587_32251# 7248
R a_n8229_33111# 2991
R a_n10954_33323# 2991
R a_n5878_33868# 1375
R a_n5272_33356# 3798
R a_n5272_33672# 3731
R a_n5878_33454# 1668
R divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_0.VOUT 6005
= divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_0.VOUT divider_top_2.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_0.A
= divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_0.VOUT divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_0.inverter_2_0.VOUT
R a_n13204_33868# 1375
R a_n13810_33356# 3798
R divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_0.VOUT 6005
= divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_0.VOUT divider_top_2.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_0.A
= divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_0.VOUT divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_0.inverter_2_0.VOUT
R a_n13204_33454# 1668
R a_n13810_33672# 3731
R a_n5904_33414# 3006
R a_n5904_34190# 2999
C divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_0.A0 2.2
R divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_0.A 7214
= divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_0.A divider_top_2.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_0.OUT
R divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT 6276
= divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_0.inverter_2_0.VIN
R a_n8172_34731# 2812
C divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_0.A0 2.2
R divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_0.A 7214
= divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_0.A divider_top_2.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_0.OUT
R divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT 6276
= divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.VOUT divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_0.inverter_2_0.VIN
R a_n11010_34731# 2812
C divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_0.B0 2.4
R divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_0.B 7356
= divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_0.B divider_top_2.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_5.OUT
= divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_0.B divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.B
R a_n13836_33414# 3006
R a_n13836_34190# 2999
C divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_0.B0 2.9
R divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_0.B 7353
= divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_0.B divider_top_2.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_5.OUT
= divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_0.B divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_0.NAND_MAGIC_1_0.B
R divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_1.VOUT 5675
= divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_1.VOUT divider_top_2.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_0.B
= divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_1.VOUT divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_1.inverter_2_0.VOUT
R divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_1.VOUT 5675
= divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_1.VOUT divider_top_2.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_0.B
= divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_1.VOUT divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_1.inverter_2_0.VOUT
C divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_1.A0 2.9
R divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_1.A 8555
= divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_1.A divider_top_2.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_3.OUT
R a_n5878_36368# 1375
R a_n5272_35856# 3798
R divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT 6276
= divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_1.inverter_2_0.VIN
R a_n8174_36336# 2812
C divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_1.A0 2.9
R divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_1.A 8555
= divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_1.A divider_top_2.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_3.OUT
R divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT 6276
= divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.VOUT divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_1.inverter_2_0.VIN
R a_n13204_36368# 1375
R a_n11008_36336# 2812
C divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_1.B0 3.8
R divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_1.B 9266
= divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_1.B divider_top_2.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_4.OUT
= divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_1.B divider_top_2.divider_magic_0/P3_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.B
R a_n13810_35856# 3798
C divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_1.B0 3.8
R divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_1.B 9266
= divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_1.B divider_top_2.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_4.OUT
= divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_1.B divider_top_2.divider_magic_0/P2_Gen_magic_0.AND_1_1.NAND_MAGIC_1_0.B
R a_n5272_36172# 3731
R a_n5878_35954# 1668
R a_n13204_35954# 1668
R a_n13810_36172# 3731
R a_n5904_35914# 3006
C divider_top_2.divider_magic_0/P3_Gen_magic_0.3_in_and_out_p30 2.7
R divider_top_2.divider_magic_0/P3_Gen_magic_0.3_in_and_out_p3 4141
= divider_top_2.divider_magic_0/P3_Gen_magic_0.3_in_and_out_p3 divider_top_2.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_0.C
= divider_top_2.divider_magic_0/P3_Gen_magic_0.3_in_and_out_p3 divider_top_2.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.VOUT
R a_n5904_36690# 2999
R a_n8220_37764# 3023
C divider_top_2.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.B0 2.6
R divider_top_2.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.B 8161
= divider_top_2.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.B divider_top_2.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_2.OUT
R a_n8246_37311# 7248
C divider_top_2.divider_magic_0/P2_Gen_magic_0.3_in_and_out0 2.7
R divider_top_2.divider_magic_0/P2_Gen_magic_0.3_in_and_out 4141
= divider_top_2.divider_magic_0/P2_Gen_magic_0.3_in_and_out divider_top_2.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_0.C
= divider_top_2.divider_magic_0/P2_Gen_magic_0.3_in_and_out divider_top_2.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.VOUT
R a_n13836_35914# 3006
R a_n13836_36690# 2999
R a_n10962_37764# 3023
C divider_top_2.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.B0 2.6
R divider_top_2.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.B 8161
= divider_top_2.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.B divider_top_2.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_2.OUT
R a_n11596_37213# 7248
R a_n8220_38073# 2991
R a_n10963_38285# 2991
R a_n5878_39368# 1375
R a_n5272_38856# 3798
R a_n8129_39378# 1375
R a_n10953_39378# 1375
R a_n7523_38866# 3798
R a_n13204_39368# 1375
R a_n11559_38866# 3798
R a_n13810_38856# 3798
R a_n5272_39172# 3731
R a_n5878_38954# 1668
R a_n7523_39182# 3731
R a_n8129_38964# 1668
R a_n10953_38964# 1668
R a_n11559_39182# 3731
R a_n13204_38954# 1668
R a_n13810_39172# 3731
R divider_top_2.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.A 7551
= divider_top_2.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.A divider_top_2.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_1.OUT
R a_n5904_38914# 3006
R a_n5904_39690# 2999
R divider_top_2.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.C 6486
= divider_top_2.divider_magic_0/P3_Gen_magic_0.3AND_MAGIC_1.C divider_top_2.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_6.OUT
R a_n8155_38924# 3006
R a_n8155_39700# 2999
R divider_top_2.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.C 6486
= divider_top_2.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.C divider_top_2.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_6.OUT
R a_n11585_38924# 3006
R a_n11585_39700# 2999
R divider_top_2.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.A 7551
= divider_top_2.divider_magic_0/P2_Gen_magic_0.3AND_MAGIC_1.A divider_top_2.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_1.OUT
R a_n13836_38914# 3006
R a_n13836_39690# 2999
R divider_top_2.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT 7133
R divider_top_2.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT 7133
R divider_top_2.DFF_MAG_0.TG_MAGIC_1.OUT 15247
= divider_top_2.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_2.DFF_MAG_0.inverter_0.IN
= divider_top_2.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_2.DFF_MAG_0.TG_MAGIC_0.OUT
R divider_top_2.DFF_MAG_0.TG_MAGIC_1.IN 11301
= divider_top_2.DFF_MAG_0.TG_MAGIC_1.IN divider_top_2.DFF_MAG_0.inverter_2.OUT
R divider_top_2.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT 7133
C divider_top_2.DFF_MAG_0.TG_MAGIC_2.IN0 2.2
R divider_top_2.DFF_MAG_0.TG_MAGIC_2.IN 14988
= divider_top_2.DFF_MAG_0.TG_MAGIC_2.IN divider_top_2.DFF_MAG_0.inverter_0.OUT
= divider_top_2.DFF_MAG_0.TG_MAGIC_2.IN divider_top_2.DFF_MAG_0.inverter_2.IN
R divider_top_2.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT 7133
C divider_top_2.DFF_MAG_0.TG_MAGIC_3.CLK0 5.9
R divider_top_2.DFF_MAG_0.TG_MAGIC_3.CLK 18705
= divider_top_2.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_2.DFF_MAG_0.inverter_1.OUT
= divider_top_2.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_2.DFF_MAG_0.TG_MAGIC_0.inverter_0.IN
= divider_top_2.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_2.DFF_MAG_0.TG_MAGIC_0.CLK
= divider_top_2.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_2.DFF_MAG_0.TG_MAGIC_3.inverter_0.IN
R divider_top_2.DFF_MAG_0.TG_MAGIC_3.OUT 15252
= divider_top_2.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_2.DFF_MAG_0.inverter_3.IN
= divider_top_2.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_2.DFF_MAG_0.TG_MAGIC_2.OUT
R divider_top_2.DFF_MAG_0.TG_MAGIC_3.IN 11339
= divider_top_2.DFF_MAG_0.TG_MAGIC_3.IN divider_top_2.DFF_MAG_0.inverter_4.OUT
C divider_top_2.P00 21.4
R divider_top_2.P0 20133
= divider_top_2.P0 divider_top_2.DFF_MAG_0.inverter_3.OUT
= divider_top_2.P0 divider_top_2.DFF_MAG_0.inverter_4.IN
= divider_top_2.P0 divider_top_2.DFF_MAG_0.Q
= divider_top_2.P0 divider_top_2.OR_MAGIC_0.A
= divider_top_2.P0 divider_top_2.OR_MAGIC_1.A
= divider_top_2.P0 divider_top_2.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.B
= divider_top_2.P0 divider_top_2.MUX_1_0.AND_1_0.B
= divider_top_2.P0 divider_top_2.MUX_1_0.IN2
R a_n8971_50778# 7828
R a_n11317_50773# 3610
R a_n8971_51088# 7831
R a_n11317_51719# 3610
C divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.3_INPUT_NOR_MAG_0.VOUT0 2.7
R divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.3_INPUT_NOR_MAG_0.VOUT 6523
= divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.3_INPUT_NOR_MAG_0.VOUT divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.3AND_MAGIC_0.C
R divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.inverter_0.OUT 7133
R a_n10744_52537# 2991
R divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.NOR_MAGIC_1.VOUT 6592
= divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.NOR_MAGIC_1.VOUT divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.3AND_MAGIC_0.B
R a_n10743_52847# 3023
R divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.NOR_MAGIC_0.VOUT 6957
= divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.NOR_MAGIC_0.VOUT divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.3AND_MAGIC_0.A
R a_n11377_53725# 7248
R divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.OUT 7133
R divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.IN 11301
= divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.IN divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.inverter_2.OUT
R divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.3AND_MAGIC_0.VOUT 3652
= divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.3AND_MAGIC_0.VOUT divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.NAND_MAGIC_0.B
R a_n10497_54544# 1351
C divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.NAND_MAGIC_0.OUT0 2.9
R divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.NAND_MAGIC_0.OUT 10527
= divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.NAND_MAGIC_0.OUT divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_0.IN
= divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.NAND_MAGIC_0.OUT divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.D
R divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT 15247
= divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.inverter_0.IN
= divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_1.OUT divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_0.OUT
R divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.OUT 7133
C divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN0 2.1
R divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN 14988
= divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.inverter_0.OUT
= divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.IN divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.inverter_2.IN
R divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.inverter_0.OUT 7133
R a_n11299_55734# 7639
C divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK0 5.9
R divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK 18705
= divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.inverter_1.OUT
= divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_0.inverter_0.IN
= divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_0.CLK
= divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.CLK divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.inverter_0.IN
R a_n11299_56734# 7624
R divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.IN 11339
= divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.IN divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.inverter_4.OUT
R divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT 15252
= divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.inverter_3.IN
= divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_3.OUT divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.TG_MAGIC_2.OUT
C divider_top_2.LD0 30.1
R divider_top_2.LD 23919
= divider_top_2.LD divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.OUT
= divider_top_2.LD divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.LD
= divider_top_2.LD divider_top_2.7b_counter_new_0.LD
= divider_top_2.LD divider_top_2.DFF_MAG_0.TG_MAGIC_0.IN
= divider_top_2.LD divider_top_2.DFF_MAG_0.D
R a_n11299_57734# 7628
C divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN0 4.8
R divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN 14455
= divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.inverter_3.OUT
= divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.inverter_4.IN
= divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.DFF_MAG_0.Q
= divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.inverter_0.IN divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.NAND_MAGIC_0.A
R a_n8986_60233# 2812
R a_n12439_60225# 2812
R divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.inverter_2_0.VIN 6276
= divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.VOUT
R a_n7012_61232# 2812
R divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a1 7189
= divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a1 divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.inverter_1_0.VOUT
= divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a1 divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.A
R divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.inverter_2_0.VIN 6276
= divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.VOUT
R a_n10465_61224# 2812
R divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a1 7189
= divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a1 divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.inverter_1_0.VOUT
= divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a1 divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.A
R divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.inverter_2_0.VIN 6276
= divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.VOUT
R divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a4 6091
= divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a4 divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.OR_MAGIC_0.B
= divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a4 divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.inverter_2_0.VOUT
= divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a4 divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_1.VOUT
R divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a3 6113
= divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a3 divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.OR_MAGIC_0.A
= divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a3 divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.inverter_2_0.VOUT
= divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.a3 divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.VOUT
R a_n8660_61778# 7862
R a_n9298_62274# 4974
R divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.inverter_2_0.VIN 6276
= divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.VOUT
R divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a4 6091
= divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a4 divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.OR_MAGIC_0.B
= divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a4 divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.inverter_2_0.VOUT
= divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a4 divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.VOUT
R divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a3 6113
= divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a3 divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.OR_MAGIC_0.A
= divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a3 divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.inverter_2_0.VOUT
= divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.a3 divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.VOUT
R a_n12113_61770# 7862
R a_n12751_62266# 4974
C divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.VOUT0 3.4
R divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.VOUT 6787
= divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.VOUT divider_top_2.7b_counter_new_0.mod_dff_magic_1.TSPC_MAGIC_1_0.D
= divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.VOUT divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.OR_MAGIC_0.VOUT
R a_n8418_63770# 6934
R a_n9240_64200# 4034
R a_n9214_64240# 2772
R a_n12470_63893# 2812
R a_n9240_64651# 5111
R a_n9214_64691# 1227
C divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.VOUT0 2.0
R divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.VOUT 8131
= divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.VOUT divider_top_2.7b_counter_new_0.mod_dff_magic_1.TSPC_MAGIC_1_0.CLK
= divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.VOUT divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.OR_MAGIC_0.VOUT
C divider_top_2.7b_counter_new_0.mod_dff_magic_1.D10 7.9
R divider_top_2.7b_counter_new_0.mod_dff_magic_1.D1 8216
= divider_top_2.7b_counter_new_0.mod_dff_magic_1.D1 divider_top_2.7b_counter_new_0.mod_dff_magic_1.TSPC_MAGIC_1_0.QB
= divider_top_2.7b_counter_new_0.mod_dff_magic_1.D1 divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.B
= divider_top_2.7b_counter_new_0.mod_dff_magic_1.D1 divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_1.B
= divider_top_2.7b_counter_new_0.mod_dff_magic_1.D1 divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.IN1
= divider_top_2.7b_counter_new_0.mod_dff_magic_1.D1 divider_top_2.7b_counter_new_0.mod_dff_magic_1.QB
C divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.IN10 2.8
R divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.IN1 5782
= divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.IN1 divider_top_2.7b_counter_new_0.mod_dff_magic_1.TSPC_MAGIC_1_0.Q
= divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.IN1 divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.B
= divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.IN1 divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.B
R divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.inverter_2_0.VIN 6276
= divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.VOUT
R a_n10496_64892# 2812
R divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a1 7189
= divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a1 divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.inverter_1_0.VOUT
= divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a1 divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.A
R divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.inverter_2_0.VIN 6276
= divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.VOUT
R divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a4 6091
= divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a4 divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.OR_MAGIC_0.B
= divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a4 divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.inverter_2_0.VOUT
= divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a4 divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_1.VOUT
R divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a3 6113
= divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a3 divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.OR_MAGIC_0.A
= divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a3 divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.inverter_2_0.VOUT
= divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.a3 divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.VOUT
R a_n12144_65438# 7862
R a_n12782_65934# 4974
R a_n8997_68673# 2812
R a_n12450_68665# 2812
C divider_top_2.Q10 24.6
R divider_top_2.Q1 16602
= divider_top_2.Q1 divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.OR_MAGIC_0.VOUT
= divider_top_2.Q1 divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.VOUT
= divider_top_2.Q1 divider_top_2.7b_counter_new_0.mod_dff_magic_1.Q
= divider_top_2.Q1 divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.B
= divider_top_2.Q1 divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.B
= divider_top_2.Q1 divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.IN1
= divider_top_2.Q1 divider_top_2.7b_counter_new_0.mod_dff_magic_2.CLK
= divider_top_2.Q1 divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.3_INPUT_NOR_MAG_0.A
= divider_top_2.Q1 divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.Q1
= divider_top_2.Q1 divider_top_2.7b_counter_new_0.Q1
= divider_top_2.Q1 divider_top_2.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_1.A
= divider_top_2.Q1 divider_top_2.divider_magic_0/P3_Gen_magic_0.Q1
= divider_top_2.Q1 divider_top_2.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_1.A
= divider_top_2.Q1 divider_top_2.divider_magic_0/P2_Gen_magic_0.Q1
R divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.inverter_2_0.VIN 6276
= divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.VOUT
R a_n7023_69672# 2812
R divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a1 7189
= divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a1 divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.inverter_1_0.VOUT
= divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a1 divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.A
R divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.inverter_2_0.VIN 6276
= divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.VOUT
R a_n10476_69664# 2812
R divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a1 7189
= divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a1 divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.inverter_1_0.VOUT
= divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a1 divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.A
R divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.inverter_2_0.VIN 6276
= divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.VOUT
R divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a4 6091
= divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a4 divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.OR_MAGIC_0.B
= divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a4 divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.inverter_2_0.VOUT
= divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a4 divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_1.VOUT
R divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a3 6113
= divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a3 divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.OR_MAGIC_0.A
= divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a3 divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.inverter_2_0.VOUT
= divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.a3 divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.VOUT
R a_n8671_70218# 7862
R a_n9309_70714# 4974
R divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.inverter_2_0.VIN 6276
= divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.VOUT
R divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a4 6091
= divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a4 divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.OR_MAGIC_0.B
= divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a4 divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.inverter_2_0.VOUT
= divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a4 divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.VOUT
R divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a3 6113
= divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a3 divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.OR_MAGIC_0.A
= divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a3 divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.inverter_2_0.VOUT
= divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.a3 divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.VOUT
R a_n12124_70210# 7862
R a_n12762_70706# 4974
C divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.VOUT0 3.4
R divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.VOUT 6787
= divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.VOUT divider_top_2.7b_counter_new_0.mod_dff_magic_2.TSPC_MAGIC_1_0.D
= divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.VOUT divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.OR_MAGIC_0.VOUT
R a_n8429_72210# 6934
R a_n9251_72640# 4034
R a_n9225_72680# 2772
R a_n12481_72333# 2812
C divider_top_2.7b_counter_new_0.LD30 25.0
R divider_top_2.7b_counter_new_0.LD3 44774
= divider_top_2.7b_counter_new_0.LD3 divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.inverter_1_0.VIN
= divider_top_2.7b_counter_new_0.LD3 divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.AND_1_0.A
= divider_top_2.7b_counter_new_0.LD3 divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_0.SEL
= divider_top_2.7b_counter_new_0.LD3 divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.inverter_1_0.VIN
= divider_top_2.7b_counter_new_0.LD3 divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.AND_1_0.A
= divider_top_2.7b_counter_new_0.LD3 divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_1.SEL
= divider_top_2.7b_counter_new_0.LD3 divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.inverter_1_0.VIN
= divider_top_2.7b_counter_new_0.LD3 divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.AND_1_0.A
= divider_top_2.7b_counter_new_0.LD3 divider_top_2.7b_counter_new_0.mod_dff_magic_1.MUX_1_2.SEL
= divider_top_2.7b_counter_new_0.LD3 divider_top_2.7b_counter_new_0.mod_dff_magic_1.LD
= divider_top_2.7b_counter_new_0.LD3 divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.inverter_1_0.VIN
= divider_top_2.7b_counter_new_0.LD3 divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.AND_1_0.A
= divider_top_2.7b_counter_new_0.LD3 divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.SEL
= divider_top_2.7b_counter_new_0.LD3 divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.inverter_1_0.VIN
= divider_top_2.7b_counter_new_0.LD3 divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_0.A
= divider_top_2.7b_counter_new_0.LD3 divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.SEL
= divider_top_2.7b_counter_new_0.LD3 divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.inverter_1_0.VIN
= divider_top_2.7b_counter_new_0.LD3 divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.A
= divider_top_2.7b_counter_new_0.LD3 divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.SEL
= divider_top_2.7b_counter_new_0.LD3 divider_top_2.7b_counter_new_0.mod_dff_magic_2.LD
= divider_top_2.7b_counter_new_0.LD3 divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.LD3
R a_n9251_73091# 5111
R a_n9225_73131# 1227
C divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.VOUT0 2.0
R divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.VOUT 8131
= divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.VOUT divider_top_2.7b_counter_new_0.mod_dff_magic_2.TSPC_MAGIC_1_0.CLK
= divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.VOUT divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_0.OR_MAGIC_0.VOUT
C divider_top_2.7b_counter_new_0.mod_dff_magic_2.D10 9.4
R divider_top_2.7b_counter_new_0.mod_dff_magic_2.D1 8215
= divider_top_2.7b_counter_new_0.mod_dff_magic_2.D1 divider_top_2.7b_counter_new_0.mod_dff_magic_2.TSPC_MAGIC_1_0.QB
= divider_top_2.7b_counter_new_0.mod_dff_magic_2.D1 divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.B
= divider_top_2.7b_counter_new_0.mod_dff_magic_2.D1 divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.AND_1_1.B
= divider_top_2.7b_counter_new_0.mod_dff_magic_2.D1 divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_1.IN1
= divider_top_2.7b_counter_new_0.mod_dff_magic_2.D1 divider_top_2.7b_counter_new_0.mod_dff_magic_2.QB
C divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.IN10 2.8
R divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.IN1 5782
= divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.IN1 divider_top_2.7b_counter_new_0.mod_dff_magic_2.TSPC_MAGIC_1_0.Q
= divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.IN1 divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.B
= divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.IN1 divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.B
R divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.inverter_2_0.VIN 6276
= divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.VOUT
R a_n10507_73332# 2812
R divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a1 7189
= divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a1 divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.inverter_1_0.VOUT
= divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a1 divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.A
R divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.inverter_2_0.VIN 6276
= divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.VOUT
R divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a4 6091
= divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a4 divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.OR_MAGIC_0.B
= divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a4 divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.inverter_2_0.VOUT
= divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a4 divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_1.VOUT
R divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a3 6113
= divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a3 divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.OR_MAGIC_0.A
= divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a3 divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.inverter_2_0.VOUT
= divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.a3 divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.AND_1_0.VOUT
R a_n12155_73878# 7862
R a_n12793_74374# 4974
R a_n9036_77536# 2812
R a_n12489_77528# 2812
C divider_top_2.Q20 26.3
R divider_top_2.Q2 16545
= divider_top_2.Q2 divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.OR_MAGIC_0.VOUT
= divider_top_2.Q2 divider_top_2.7b_counter_new_0.mod_dff_magic_2.MUX_1_2.VOUT
= divider_top_2.Q2 divider_top_2.7b_counter_new_0.mod_dff_magic_2.Q
= divider_top_2.Q2 divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.B
= divider_top_2.Q2 divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.B
= divider_top_2.Q2 divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.IN1
= divider_top_2.Q2 divider_top_2.7b_counter_new_0.mod_dff_magic_3.CLK
= divider_top_2.Q2 divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.3_INPUT_NOR_MAG_0.B
= divider_top_2.Q2 divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.Q2
= divider_top_2.Q2 divider_top_2.7b_counter_new_0.Q2
= divider_top_2.Q2 divider_top_2.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_2.A
= divider_top_2.Q2 divider_top_2.divider_magic_0/P3_Gen_magic_0.Q2
= divider_top_2.Q2 divider_top_2.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_2.A
= divider_top_2.Q2 divider_top_2.divider_magic_0/P2_Gen_magic_0.Q2
R divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.inverter_2_0.VIN 6276
= divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.VOUT
R a_n7062_78535# 2812
R divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a1 7189
= divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a1 divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.inverter_1_0.VOUT
= divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a1 divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.A
R divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.inverter_2_0.VIN 6276
= divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.VOUT
R a_n10515_78527# 2812
R divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a1 7189
= divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a1 divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.inverter_1_0.VOUT
= divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a1 divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.A
R divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.inverter_2_0.VIN 6276
= divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.VOUT
R divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a4 6091
= divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a4 divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.OR_MAGIC_0.B
= divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a4 divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.inverter_2_0.VOUT
= divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a4 divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_1.VOUT
R divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a3 6113
= divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a3 divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.OR_MAGIC_0.A
= divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a3 divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.inverter_2_0.VOUT
= divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.a3 divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.VOUT
R a_n8710_79081# 7862
R a_n9348_79577# 4974
R divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.inverter_2_0.VIN 6276
= divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.VOUT
R divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a4 6091
= divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a4 divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.OR_MAGIC_0.B
= divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a4 divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.inverter_2_0.VOUT
= divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a4 divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.VOUT
R divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a3 6113
= divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a3 divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.OR_MAGIC_0.A
= divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a3 divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.inverter_2_0.VOUT
= divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.a3 divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.VOUT
R a_n12163_79073# 7862
R a_n12801_79569# 4974
C divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.VOUT0 3.4
R divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.VOUT 6787
= divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.VOUT divider_top_2.7b_counter_new_0.mod_dff_magic_3.TSPC_MAGIC_1_0.D
= divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.VOUT divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.OR_MAGIC_0.VOUT
R a_n8468_81073# 6934
R a_n9290_81503# 4034
R a_n9264_81543# 2772
R a_n12520_81196# 2812
R a_n9290_81954# 5111
R a_n9264_81994# 1227
C divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.VOUT0 2.0
R divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.VOUT 8131
= divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.VOUT divider_top_2.7b_counter_new_0.mod_dff_magic_3.TSPC_MAGIC_1_0.CLK
= divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.VOUT divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.OR_MAGIC_0.VOUT
C divider_top_2.7b_counter_new_0.mod_dff_magic_3.D10 10.9
R divider_top_2.7b_counter_new_0.mod_dff_magic_3.D1 8215
= divider_top_2.7b_counter_new_0.mod_dff_magic_3.D1 divider_top_2.7b_counter_new_0.mod_dff_magic_3.TSPC_MAGIC_1_0.QB
= divider_top_2.7b_counter_new_0.mod_dff_magic_3.D1 divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.B
= divider_top_2.7b_counter_new_0.mod_dff_magic_3.D1 divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_1.B
= divider_top_2.7b_counter_new_0.mod_dff_magic_3.D1 divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.IN1
= divider_top_2.7b_counter_new_0.mod_dff_magic_3.D1 divider_top_2.7b_counter_new_0.mod_dff_magic_3.QB
C divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.IN10 2.8
R divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.IN1 5782
= divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.IN1 divider_top_2.7b_counter_new_0.mod_dff_magic_3.TSPC_MAGIC_1_0.Q
= divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.IN1 divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.B
= divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.IN1 divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.B
R divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.inverter_2_0.VIN 6276
= divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.VOUT
R a_n10546_82195# 2812
R divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a1 7189
= divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a1 divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.inverter_1_0.VOUT
= divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a1 divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.A
R divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.inverter_2_0.VIN 6276
= divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.VOUT
R divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a4 6091
= divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a4 divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.OR_MAGIC_0.B
= divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a4 divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.inverter_2_0.VOUT
= divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a4 divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_1.VOUT
R divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a3 6113
= divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a3 divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.OR_MAGIC_0.A
= divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a3 divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.inverter_2_0.VOUT
= divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.a3 divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.VOUT
R a_n12194_82741# 7862
R a_n12832_83237# 4974
R a_n9002_86734# 2812
R a_n12455_86726# 2812
C divider_top_2.Q30 27.6
R divider_top_2.Q3 17528
= divider_top_2.Q3 divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.OR_MAGIC_0.VOUT
= divider_top_2.Q3 divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.VOUT
= divider_top_2.Q3 divider_top_2.7b_counter_new_0.mod_dff_magic_3.Q
= divider_top_2.Q3 divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.B
= divider_top_2.Q3 divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.B
= divider_top_2.Q3 divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.IN1
= divider_top_2.Q3 divider_top_2.7b_counter_new_0.mod_dff_magic_4.CLK
= divider_top_2.Q3 divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.3_INPUT_NOR_MAG_0.C
= divider_top_2.Q3 divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.Q3
= divider_top_2.Q3 divider_top_2.7b_counter_new_0.Q3
= divider_top_2.Q3 divider_top_2.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_6.A
= divider_top_2.Q3 divider_top_2.divider_magic_0/P3_Gen_magic_0.Q3
= divider_top_2.Q3 divider_top_2.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_6.A
= divider_top_2.Q3 divider_top_2.divider_magic_0/P2_Gen_magic_0.Q3
R divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.inverter_2_0.VIN 6276
= divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.VOUT
R a_n7028_87733# 2812
R divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a1 7189
= divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a1 divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.inverter_1_0.VOUT
= divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a1 divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.A
R divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.inverter_2_0.VIN 6276
= divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.VOUT
R a_n10481_87725# 2812
R divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a1 7189
= divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a1 divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.inverter_1_0.VOUT
= divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a1 divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.A
R divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.inverter_2_0.VIN 6276
= divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.VOUT
R divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a4 6091
= divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a4 divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.OR_MAGIC_0.B
= divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a4 divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.inverter_2_0.VOUT
= divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a4 divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_1.VOUT
R divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a3 6113
= divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a3 divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.OR_MAGIC_0.A
= divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a3 divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.inverter_2_0.VOUT
= divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.a3 divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.VOUT
R a_n8676_88279# 7862
R a_n9314_88775# 4974
R divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.inverter_2_0.VIN 6276
= divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.VOUT
R divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a4 6091
= divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a4 divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.OR_MAGIC_0.B
= divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a4 divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.inverter_2_0.VOUT
= divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a4 divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.VOUT
R divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a3 6113
= divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a3 divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.OR_MAGIC_0.A
= divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a3 divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.inverter_2_0.VOUT
= divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.a3 divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.VOUT
R a_n12129_88271# 7862
R a_n12767_88767# 4974
C divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.VOUT0 3.4
R divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.VOUT 6787
= divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.VOUT divider_top_2.7b_counter_new_0.mod_dff_magic_4.TSPC_MAGIC_1_0.D
= divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.VOUT divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.OR_MAGIC_0.VOUT
R a_n8434_90271# 6934
R a_n9256_90701# 4034
R a_n9230_90741# 2772
R a_n12486_90394# 2812
R a_n9256_91152# 5111
R a_n9230_91192# 1227
C divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.VOUT0 2.0
R divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.VOUT 8131
= divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.VOUT divider_top_2.7b_counter_new_0.mod_dff_magic_4.TSPC_MAGIC_1_0.CLK
= divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.VOUT divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.OR_MAGIC_0.VOUT
C divider_top_2.7b_counter_new_0.mod_dff_magic_4.D10 11.3
R divider_top_2.7b_counter_new_0.mod_dff_magic_4.D1 8212
= divider_top_2.7b_counter_new_0.mod_dff_magic_4.D1 divider_top_2.7b_counter_new_0.mod_dff_magic_4.TSPC_MAGIC_1_0.QB
= divider_top_2.7b_counter_new_0.mod_dff_magic_4.D1 divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.B
= divider_top_2.7b_counter_new_0.mod_dff_magic_4.D1 divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_1.B
= divider_top_2.7b_counter_new_0.mod_dff_magic_4.D1 divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.IN1
= divider_top_2.7b_counter_new_0.mod_dff_magic_4.D1 divider_top_2.7b_counter_new_0.mod_dff_magic_4.QB
C divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.IN10 2.8
R divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.IN1 5782
= divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.IN1 divider_top_2.7b_counter_new_0.mod_dff_magic_4.TSPC_MAGIC_1_0.Q
= divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.IN1 divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.B
= divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.IN1 divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.B
R divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.inverter_2_0.VIN 6276
= divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.VOUT
R a_n10512_91393# 2812
R divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a1 7189
= divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a1 divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.inverter_1_0.VOUT
= divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a1 divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.A
R divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.inverter_2_0.VIN 6276
= divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.VOUT
R divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a4 6091
= divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a4 divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.OR_MAGIC_0.B
= divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a4 divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.inverter_2_0.VOUT
= divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a4 divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_1.VOUT
R divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a3 6113
= divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a3 divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.OR_MAGIC_0.A
= divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a3 divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.inverter_2_0.VOUT
= divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.a3 divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.VOUT
R a_n12160_91939# 7862
R a_n12798_92435# 4974
R a_n8936_95488# 2812
R a_n12389_95480# 2812
C divider_top_2.Q40 43.7
R divider_top_2.Q4 15361
= divider_top_2.Q4 divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.OR_MAGIC_0.VOUT
= divider_top_2.Q4 divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.VOUT
= divider_top_2.Q4 divider_top_2.7b_counter_new_0.mod_dff_magic_4.Q
= divider_top_2.Q4 divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.B
= divider_top_2.Q4 divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.B
= divider_top_2.Q4 divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.IN1
= divider_top_2.Q4 divider_top_2.7b_counter_new_0.mod_dff_magic_5.CLK
= divider_top_2.Q4 divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.NOR_MAGIC_0.A
= divider_top_2.Q4 divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.Q4
= divider_top_2.Q4 divider_top_2.7b_counter_new_0.Q4
= divider_top_2.Q4 divider_top_2.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_3.A
= divider_top_2.Q4 divider_top_2.divider_magic_0/P3_Gen_magic_0.Q4
= divider_top_2.Q4 divider_top_2.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_3.A
= divider_top_2.Q4 divider_top_2.divider_magic_0/P2_Gen_magic_0.Q4
R divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.inverter_2_0.VIN 6276
= divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.VOUT
R a_n6962_96487# 2812
R divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a1 7189
= divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a1 divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.inverter_1_0.VOUT
= divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a1 divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.A
R divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.inverter_2_0.VIN 6276
= divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.VOUT
R a_n10415_96479# 2812
R divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a1 7189
= divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a1 divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.inverter_1_0.VOUT
= divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a1 divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.A
R divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.inverter_2_0.VIN 6276
= divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.VOUT
R divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a4 6091
= divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a4 divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.OR_MAGIC_0.B
= divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a4 divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.inverter_2_0.VOUT
= divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a4 divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_1.VOUT
R divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a3 6113
= divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a3 divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.OR_MAGIC_0.A
= divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a3 divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.inverter_2_0.VOUT
= divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.a3 divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.VOUT
R a_n8610_97033# 7862
R a_n9248_97529# 4974
R divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.inverter_2_0.VIN 6276
= divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.VOUT
R divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a4 6091
= divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a4 divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.OR_MAGIC_0.B
= divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a4 divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.inverter_2_0.VOUT
= divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a4 divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.VOUT
R divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a3 6113
= divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a3 divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.OR_MAGIC_0.A
= divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a3 divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.inverter_2_0.VOUT
= divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.a3 divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.VOUT
R a_n12063_97025# 7862
R a_n12701_97521# 4974
C divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.VOUT0 3.5
R divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.VOUT 6787
= divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.VOUT divider_top_2.7b_counter_new_0.mod_dff_magic_5.TSPC_MAGIC_1_0.D
= divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.VOUT divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.OR_MAGIC_0.VOUT
R a_n8368_99025# 6934
R a_n9190_99455# 4034
R a_n9164_99495# 2772
R a_n12420_99148# 2812
R a_n9190_99906# 5111
R a_n9164_99946# 1227
C divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.VOUT0 2.0
R divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.VOUT 8131
= divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.VOUT divider_top_2.7b_counter_new_0.mod_dff_magic_5.TSPC_MAGIC_1_0.CLK
= divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.VOUT divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.OR_MAGIC_0.VOUT
C divider_top_2.7b_counter_new_0.mod_dff_magic_5.D10 10.0
R divider_top_2.7b_counter_new_0.mod_dff_magic_5.D1 8213
= divider_top_2.7b_counter_new_0.mod_dff_magic_5.D1 divider_top_2.7b_counter_new_0.mod_dff_magic_5.TSPC_MAGIC_1_0.QB
= divider_top_2.7b_counter_new_0.mod_dff_magic_5.D1 divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.B
= divider_top_2.7b_counter_new_0.mod_dff_magic_5.D1 divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_1.B
= divider_top_2.7b_counter_new_0.mod_dff_magic_5.D1 divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.IN1
= divider_top_2.7b_counter_new_0.mod_dff_magic_5.D1 divider_top_2.7b_counter_new_0.mod_dff_magic_5.QB
C divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.IN10 2.8
R divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.IN1 5782
= divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.IN1 divider_top_2.7b_counter_new_0.mod_dff_magic_5.TSPC_MAGIC_1_0.Q
= divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.IN1 divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.B
= divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.IN1 divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.B
R divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.inverter_2_0.VIN 6276
= divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.VOUT
R a_n10446_100147# 2812
R divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a1 7189
= divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a1 divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.inverter_1_0.VOUT
= divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a1 divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.A
R divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.inverter_2_0.VIN 6276
= divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.VOUT
R divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a4 6091
= divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a4 divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.OR_MAGIC_0.B
= divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a4 divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.inverter_2_0.VOUT
= divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a4 divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_1.VOUT
R divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a3 6113
= divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a3 divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.OR_MAGIC_0.A
= divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a3 divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.inverter_2_0.VOUT
= divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.a3 divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.VOUT
R a_n12094_100693# 7862
R a_n12732_101189# 4974
R a_n8919_104641# 2812
R a_n12372_104633# 2812
C divider_top_2.Q50 45.5
R divider_top_2.Q5 15670
= divider_top_2.Q5 divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.OR_MAGIC_0.VOUT
= divider_top_2.Q5 divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.VOUT
= divider_top_2.Q5 divider_top_2.7b_counter_new_0.mod_dff_magic_5.Q
= divider_top_2.Q5 divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.B
= divider_top_2.Q5 divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.B
= divider_top_2.Q5 divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.IN1
= divider_top_2.Q5 divider_top_2.7b_counter_new_0.mod_dff_magic_6.CLK
= divider_top_2.Q5 divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.NOR_MAGIC_0.B
= divider_top_2.Q5 divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.Q5
= divider_top_2.Q5 divider_top_2.7b_counter_new_0.Q5
= divider_top_2.Q5 divider_top_2.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_4.A
= divider_top_2.Q5 divider_top_2.divider_magic_0/P3_Gen_magic_0.Q5
= divider_top_2.Q5 divider_top_2.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_4.A
= divider_top_2.Q5 divider_top_2.divider_magic_0/P2_Gen_magic_0.Q5
R divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.inverter_2_0.VIN 6276
= divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.VOUT
R a_n6945_105640# 2812
R divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a1 7189
= divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a1 divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.inverter_1_0.VOUT
= divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a1 divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.A
R divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.inverter_2_0.VIN 6276
= divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.VOUT
R a_n10398_105632# 2812
R divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a1 7189
= divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a1 divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.inverter_1_0.VOUT
= divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a1 divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.A
R divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.inverter_2_0.VIN 6276
= divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.VOUT
R divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a4 6091
= divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a4 divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.OR_MAGIC_0.B
= divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a4 divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.inverter_2_0.VOUT
= divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a4 divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_1.VOUT
R divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a3 6113
= divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a3 divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.OR_MAGIC_0.A
= divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a3 divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.inverter_2_0.VOUT
= divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.a3 divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.VOUT
R a_n8593_106186# 7862
R a_n9231_106682# 4974
R divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.inverter_2_0.VIN 6276
= divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.VOUT
R divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a4 6091
= divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a4 divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.OR_MAGIC_0.B
= divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a4 divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.inverter_2_0.VOUT
= divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a4 divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.VOUT
R divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a3 6113
= divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a3 divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.OR_MAGIC_0.A
= divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a3 divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.inverter_2_0.VOUT
= divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.a3 divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.VOUT
R a_n12046_106178# 7862
R a_n12684_106674# 4974
C divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.VOUT0 3.5
R divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.VOUT 6787
= divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.VOUT divider_top_2.7b_counter_new_0.mod_dff_magic_6.TSPC_MAGIC_1_0.D
= divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.VOUT divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.OR_MAGIC_0.VOUT
R a_n8351_108178# 6934
R a_n9173_108608# 4034
R a_n9147_108648# 2772
R a_n12403_108301# 2812
C divider_top_2.7b_counter_new_0.LD10 56.1
R divider_top_2.7b_counter_new_0.LD1 64710
= divider_top_2.7b_counter_new_0.LD1 divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.inverter_1_0.VIN
= divider_top_2.7b_counter_new_0.LD1 divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.AND_1_0.A
= divider_top_2.7b_counter_new_0.LD1 divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_0.SEL
= divider_top_2.7b_counter_new_0.LD1 divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.inverter_1_0.VIN
= divider_top_2.7b_counter_new_0.LD1 divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.AND_1_0.A
= divider_top_2.7b_counter_new_0.LD1 divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_1.SEL
= divider_top_2.7b_counter_new_0.LD1 divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.inverter_1_0.VIN
= divider_top_2.7b_counter_new_0.LD1 divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.AND_1_0.A
= divider_top_2.7b_counter_new_0.LD1 divider_top_2.7b_counter_new_0.mod_dff_magic_3.MUX_1_2.SEL
= divider_top_2.7b_counter_new_0.LD1 divider_top_2.7b_counter_new_0.mod_dff_magic_3.LD
= divider_top_2.7b_counter_new_0.LD1 divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.inverter_1_0.VIN
= divider_top_2.7b_counter_new_0.LD1 divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.AND_1_0.A
= divider_top_2.7b_counter_new_0.LD1 divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_0.SEL
= divider_top_2.7b_counter_new_0.LD1 divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.inverter_1_0.VIN
= divider_top_2.7b_counter_new_0.LD1 divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.AND_1_0.A
= divider_top_2.7b_counter_new_0.LD1 divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_1.SEL
= divider_top_2.7b_counter_new_0.LD1 divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.inverter_1_0.VIN
= divider_top_2.7b_counter_new_0.LD1 divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.AND_1_0.A
= divider_top_2.7b_counter_new_0.LD1 divider_top_2.7b_counter_new_0.mod_dff_magic_4.MUX_1_2.SEL
= divider_top_2.7b_counter_new_0.LD1 divider_top_2.7b_counter_new_0.mod_dff_magic_4.LD
= divider_top_2.7b_counter_new_0.LD1 divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.inverter_1_0.VIN
= divider_top_2.7b_counter_new_0.LD1 divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.AND_1_0.A
= divider_top_2.7b_counter_new_0.LD1 divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.SEL
= divider_top_2.7b_counter_new_0.LD1 divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.inverter_1_0.VIN
= divider_top_2.7b_counter_new_0.LD1 divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_0.A
= divider_top_2.7b_counter_new_0.LD1 divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.SEL
= divider_top_2.7b_counter_new_0.LD1 divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.inverter_1_0.VIN
= divider_top_2.7b_counter_new_0.LD1 divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.A
= divider_top_2.7b_counter_new_0.LD1 divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.SEL
= divider_top_2.7b_counter_new_0.LD1 divider_top_2.7b_counter_new_0.mod_dff_magic_6.LD
= divider_top_2.7b_counter_new_0.LD1 divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.LD1
R a_n9173_109059# 5111
R a_n9147_109099# 1227
C divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.VOUT0 2.0
R divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.VOUT 8131
= divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.VOUT divider_top_2.7b_counter_new_0.mod_dff_magic_6.TSPC_MAGIC_1_0.CLK
= divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.VOUT divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_0.OR_MAGIC_0.VOUT
C divider_top_2.7b_counter_new_0.mod_dff_magic_6.D10 12.4
R divider_top_2.7b_counter_new_0.mod_dff_magic_6.D1 8210
= divider_top_2.7b_counter_new_0.mod_dff_magic_6.D1 divider_top_2.7b_counter_new_0.mod_dff_magic_6.TSPC_MAGIC_1_0.QB
= divider_top_2.7b_counter_new_0.mod_dff_magic_6.D1 divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.B
= divider_top_2.7b_counter_new_0.mod_dff_magic_6.D1 divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.AND_1_1.B
= divider_top_2.7b_counter_new_0.mod_dff_magic_6.D1 divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_1.IN1
= divider_top_2.7b_counter_new_0.mod_dff_magic_6.D1 divider_top_2.7b_counter_new_0.mod_dff_magic_6.QB
C divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.IN10 2.8
R divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.IN1 5782
= divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.IN1 divider_top_2.7b_counter_new_0.mod_dff_magic_6.TSPC_MAGIC_1_0.Q
= divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.IN1 divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.B
= divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.IN1 divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.B
R divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.inverter_2_0.VIN 6276
= divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.VOUT
R a_n10429_109300# 2812
R divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a1 7189
= divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a1 divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.inverter_1_0.VOUT
= divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a1 divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.A
R divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.inverter_2_0.VIN 6276
= divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.VOUT
R divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a4 6091
= divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a4 divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.OR_MAGIC_0.B
= divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a4 divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.inverter_2_0.VOUT
= divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a4 divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_1.VOUT
R divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a3 6113
= divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a3 divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.OR_MAGIC_0.A
= divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a3 divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.inverter_2_0.VOUT
= divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.a3 divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.AND_1_0.VOUT
R a_n12077_109846# 7862
R a_n12715_110342# 4974
R a_n8881_114005# 2812
R a_n12334_113997# 2812
C divider_top_2.Q60 61.3
R divider_top_2.Q6 15796
= divider_top_2.Q6 divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.B
= divider_top_2.Q6 divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.B
= divider_top_2.Q6 divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.IN1
= divider_top_2.Q6 divider_top_2.7b_counter_new_0.mod_dff_magic_0.CLK
= divider_top_2.Q6 divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.OR_MAGIC_0.VOUT
= divider_top_2.Q6 divider_top_2.7b_counter_new_0.mod_dff_magic_6.MUX_1_2.VOUT
= divider_top_2.Q6 divider_top_2.7b_counter_new_0.mod_dff_magic_6.Q
= divider_top_2.Q6 divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.NOR_MAGIC_1.A
= divider_top_2.Q6 divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.Q6
= divider_top_2.Q6 divider_top_2.7b_counter_new_0.Q6
= divider_top_2.Q6 divider_top_2.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_0.A
= divider_top_2.Q6 divider_top_2.divider_magic_0/P3_Gen_magic_0.Q6
= divider_top_2.Q6 divider_top_2.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_0.A
= divider_top_2.Q6 divider_top_2.divider_magic_0/P2_Gen_magic_0.Q6
R divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.inverter_2_0.VIN 6276
= divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.NAND_MAGIC_1_0.VOUT
R a_n6907_115004# 2812
R divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a1 7189
= divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a1 divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.inverter_1_0.VOUT
= divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a1 divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.A
R divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.inverter_2_0.VIN 6276
= divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.NAND_MAGIC_1_0.VOUT
R a_n10360_114996# 2812
R divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a1 7189
= divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a1 divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.inverter_1_0.VOUT
= divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a1 divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.A
R divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.inverter_2_0.VIN 6276
= divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.NAND_MAGIC_1_0.VOUT
R divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a4 6091
= divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a4 divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.OR_MAGIC_0.B
= divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a4 divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.inverter_2_0.VOUT
= divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a4 divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_1.VOUT
R divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a3 6113
= divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a3 divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.OR_MAGIC_0.A
= divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a3 divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.inverter_2_0.VOUT
= divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.a3 divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.VOUT
R a_n8555_115550# 7862
R a_n9193_116046# 4974
R divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.inverter_2_0.VIN 6276
= divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.VOUT
R divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a4 6091
= divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a4 divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.OR_MAGIC_0.B
= divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a4 divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.inverter_2_0.VOUT
= divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a4 divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.VOUT
R divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a3 6113
= divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a3 divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.OR_MAGIC_0.A
= divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a3 divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.inverter_2_0.VOUT
= divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.a3 divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.VOUT
R a_n12008_115542# 7862
R a_n12646_116038# 4974
C divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.VOUT0 3.5
R divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.VOUT 6787
= divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.VOUT divider_top_2.7b_counter_new_0.mod_dff_magic_0.TSPC_MAGIC_1_0.D
= divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.VOUT divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.OR_MAGIC_0.VOUT
R a_n8313_117542# 6934
R a_n9135_117972# 4034
R a_n9109_118012# 2772
R a_n12365_117665# 2812
C divider_top_2.7b_counter_new_0.LD20 53.2
R divider_top_2.7b_counter_new_0.LD2 43834
= divider_top_2.7b_counter_new_0.LD2 divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.inverter_1_0.VIN
= divider_top_2.7b_counter_new_0.LD2 divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.AND_1_0.A
= divider_top_2.7b_counter_new_0.LD2 divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.SEL
= divider_top_2.7b_counter_new_0.LD2 divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.inverter_1_0.VIN
= divider_top_2.7b_counter_new_0.LD2 divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_0.A
= divider_top_2.7b_counter_new_0.LD2 divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.SEL
= divider_top_2.7b_counter_new_0.LD2 divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.inverter_1_0.VIN
= divider_top_2.7b_counter_new_0.LD2 divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.A
= divider_top_2.7b_counter_new_0.LD2 divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.SEL
= divider_top_2.7b_counter_new_0.LD2 divider_top_2.7b_counter_new_0.mod_dff_magic_0.LD
= divider_top_2.7b_counter_new_0.LD2 divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.inverter_1_0.VIN
= divider_top_2.7b_counter_new_0.LD2 divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.AND_1_0.A
= divider_top_2.7b_counter_new_0.LD2 divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_0.SEL
= divider_top_2.7b_counter_new_0.LD2 divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.inverter_1_0.VIN
= divider_top_2.7b_counter_new_0.LD2 divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.AND_1_0.A
= divider_top_2.7b_counter_new_0.LD2 divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_1.SEL
= divider_top_2.7b_counter_new_0.LD2 divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.inverter_1_0.VIN
= divider_top_2.7b_counter_new_0.LD2 divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.AND_1_0.A
= divider_top_2.7b_counter_new_0.LD2 divider_top_2.7b_counter_new_0.mod_dff_magic_5.MUX_1_2.SEL
= divider_top_2.7b_counter_new_0.LD2 divider_top_2.7b_counter_new_0.mod_dff_magic_5.LD
= divider_top_2.7b_counter_new_0.LD2 divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.LD2
R a_n9135_118423# 5111
R a_n9109_118463# 1227
C divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.VOUT0 2.0
R divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.VOUT 8131
= divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.VOUT divider_top_2.7b_counter_new_0.mod_dff_magic_0.TSPC_MAGIC_1_0.CLK
= divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.VOUT divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_0.OR_MAGIC_0.VOUT
C divider_top_2.7b_counter_new_0.mod_dff_magic_0.D10 10.8
R divider_top_2.7b_counter_new_0.mod_dff_magic_0.D1 8214
= divider_top_2.7b_counter_new_0.mod_dff_magic_0.D1 divider_top_2.7b_counter_new_0.mod_dff_magic_0.TSPC_MAGIC_1_0.QB
= divider_top_2.7b_counter_new_0.mod_dff_magic_0.D1 divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.NAND_MAGIC_1_0.B
= divider_top_2.7b_counter_new_0.mod_dff_magic_0.D1 divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.AND_1_1.B
= divider_top_2.7b_counter_new_0.mod_dff_magic_0.D1 divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_1.IN1
= divider_top_2.7b_counter_new_0.mod_dff_magic_0.D1 divider_top_2.7b_counter_new_0.mod_dff_magic_0.QB
C divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.IN10 2.8
R divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.IN1 5782
= divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.IN1 divider_top_2.7b_counter_new_0.mod_dff_magic_0.TSPC_MAGIC_1_0.Q
= divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.IN1 divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.B
= divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.IN1 divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.B
R divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.inverter_2_0.VIN 6276
= divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.NAND_MAGIC_1_0.VOUT
R a_n10391_118664# 2812
R divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a1 7189
= divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a1 divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.inverter_1_0.VOUT
= divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a1 divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.A
R divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.inverter_2_0.VIN 6276
= divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.inverter_2_0.VIN divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.NAND_MAGIC_1_0.VOUT
R divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a4 6091
= divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a4 divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.OR_MAGIC_0.B
= divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a4 divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.inverter_2_0.VOUT
= divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a4 divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_1.VOUT
R divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a3 6113
= divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a3 divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.OR_MAGIC_0.A
= divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a3 divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.inverter_2_0.VOUT
= divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.a3 divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.AND_1_0.VOUT
R a_n12039_119210# 7862
R a_n12677_119706# 4974
C divider_top_2.Q70 75.8
R divider_top_2.Q7 13392
= divider_top_2.Q7 divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.OR_MAGIC_0.VOUT
= divider_top_2.Q7 divider_top_2.7b_counter_new_0.mod_dff_magic_0.MUX_1_2.VOUT
= divider_top_2.Q7 divider_top_2.7b_counter_new_0.mod_dff_magic_0.Q
= divider_top_2.Q7 divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.NOR_MAGIC_1.B
= divider_top_2.Q7 divider_top_2.7b_counter_new_0.LD_GEN_MAGIC_0.Q7
= divider_top_2.Q7 divider_top_2.7b_counter_new_0.Q7
= divider_top_2.Q7 divider_top_2.divider_magic_0/P3_Gen_magic_0.XNOR_MAGIC_5.A
= divider_top_2.Q7 divider_top_2.divider_magic_0/P3_Gen_magic_0.Q7
= divider_top_2.Q7 divider_top_2.divider_magic_0/P2_Gen_magic_0.XNOR_MAGIC_5.A
= divider_top_2.Q7 divider_top_2.divider_magic_0/P2_Gen_magic_0.Q7
