# 
# Synthesis run script generated by Vivado
# 

  set_param gui.test TreeTableDev
set_msg_config -id {HDL 9-1061} -limit 100000
set_msg_config -id {HDL 9-1654} -limit 100000
create_project -in_memory -part xc7z020clg484-1
set_property target_language Verilog [current_project]
set_param project.compositeFile.enableAutoGeneration 0
set_property ip_repo_paths C:/Speedway/ZynqSW_ZB/2013_3/IP [current_fileset]

add_files C:/Speedway/ZynqSW_ZB/2013_3/ZynqDesign/ZynqDesign.srcs/sources_1/bd/Z_system/Z_system.bd
set_property used_in_implementation false [get_files -all c:/Speedway/ZynqSW_ZB/2013_3/ZynqDesign/ZynqDesign.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/Z_system_processing_system7_0_0.xdc]
set_property used_in_implementation false [get_files -all c:/Speedway/ZynqSW_ZB/2013_3/ZynqDesign/ZynqDesign.srcs/sources_1/bd/Z_system/ip/Z_system_axi_bram_ctrl_0_0/Z_system_axi_bram_ctrl_0_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Speedway/ZynqSW_ZB/2013_3/ZynqDesign/ZynqDesign.srcs/sources_1/bd/Z_system/ip/Z_system_blk_mem_gen_0_0/Z_system_blk_mem_gen_0_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Speedway/ZynqSW_ZB/2013_3/ZynqDesign/ZynqDesign.srcs/sources_1/bd/Z_system/ip/Z_system_xbar_0/Z_system_xbar_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Speedway/ZynqSW_ZB/2013_3/ZynqDesign/ZynqDesign.srcs/sources_1/bd/Z_system/ip/Z_system_ila_0_0/constraints/ila.xdc]
set_property used_in_implementation false [get_files -all c:/Speedway/ZynqSW_ZB/2013_3/ZynqDesign/ZynqDesign.srcs/sources_1/bd/Z_system/ip/Z_system_ila_0_0/Z_system_ila_0_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Speedway/ZynqSW_ZB/2013_3/ZynqDesign/ZynqDesign.srcs/sources_1/bd/Z_system/ip/Z_system_jtag_axi_0_0/jtag_axi/constraints/jtag_axi.xdc]
set_property used_in_implementation false [get_files -all c:/Speedway/ZynqSW_ZB/2013_3/ZynqDesign/ZynqDesign.srcs/sources_1/bd/Z_system/ip/Z_system_jtag_axi_0_0/Z_system_jtag_axi_0_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Speedway/ZynqSW_ZB/2013_3/ZynqDesign/ZynqDesign.srcs/sources_1/bd/Z_system/ip/Z_system_auto_ds_17/Z_system_auto_ds_17_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Speedway/ZynqSW_ZB/2013_3/ZynqDesign/ZynqDesign.srcs/sources_1/bd/Z_system/ip/Z_system_auto_ds_17/Z_system_auto_ds_17_clocks.xdc]
set_property used_in_implementation false [get_files -all c:/Speedway/ZynqSW_ZB/2013_3/ZynqDesign/ZynqDesign.srcs/sources_1/bd/Z_system/ip/Z_system_auto_pc_12/Z_system_auto_pc_12_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Speedway/ZynqSW_ZB/2013_3/ZynqDesign/ZynqDesign.srcs/sources_1/bd/Z_system/ip/Z_system_auto_pc_13/Z_system_auto_pc_13_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Speedway/ZynqSW_ZB/2013_3/ZynqDesign/ZynqDesign.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_18/Z_system_auto_us_18_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Speedway/ZynqSW_ZB/2013_3/ZynqDesign/ZynqDesign.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_18/Z_system_auto_us_18_clocks.xdc]
set_property used_in_implementation false [get_files -all c:/Speedway/ZynqSW_ZB/2013_3/ZynqDesign/ZynqDesign.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_19/Z_system_auto_us_19_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Speedway/ZynqSW_ZB/2013_3/ZynqDesign/ZynqDesign.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_19/Z_system_auto_us_19_clocks.xdc]
set_property used_in_implementation false [get_files -all C:/Speedway/ZynqSW_ZB/2013_3/ZynqDesign/ZynqDesign.srcs/sources_1/bd/Z_system/Z_system_ooc.xdc]
set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
set_property is_locked true [get_files C:/Speedway/ZynqSW_ZB/2013_3/ZynqDesign/ZynqDesign.srcs/sources_1/bd/Z_system/Z_system.bd]

read_verilog C:/Speedway/ZynqSW_ZB/2013_3/ZynqDesign/ZynqDesign.srcs/sources_1/bd/Z_system/hdl/Z_system_wrapper.v
read_xdc C:/Speedway/ZynqSW_ZB/2013_3/ZynqDesign/Z_system_wrapper_ZB.xdc
set_property used_in_implementation false [get_files C:/Speedway/ZynqSW_ZB/2013_3/ZynqDesign/Z_system_wrapper_ZB.xdc]

read_xdc dont_touch.xdc
set_property used_in_implementation false [get_files dont_touch.xdc]
set_param synth.vivado.isSynthRun true
set_property webtalk.parent_dir C:/Speedway/ZynqSW_ZB/2013_3/ZynqDesign/ZynqDesign.data/wt [current_project]
set_property parent.project_dir C:/Speedway/ZynqSW_ZB/2013_3/ZynqDesign [current_project]
synth_design -top Z_system_wrapper -part xc7z020clg484-1
write_checkpoint Z_system_wrapper.dcp
report_utilization -file Z_system_wrapper_utilization_synth.rpt -pb Z_system_wrapper_utilization_synth.pb
