## Wire â€“ Direct Signal Pass-through

This problem requires creating a module with one input and one output that behaves like a physical wire, using a Verilog continuous assignment.

---

### Problem Statement  
Create a module that connects the input directly to the output using a continuous assignment.  
ðŸ”— [View Problem on HDLBits](https://hdlbits.01xz.net/wiki/Wire)

---

### Solution  
ðŸ“„ [View Solution Code]([https://github.com/EswarAdithya011/HDLBits/blob/main/Problem%20Sets/1.%20Getting%20Started/1.3%20Wire/Wire.v](https://github.com/EswarAdithya011/HDLBits/blob/main/Problem%20Sets/2.%20Verilog%20Language/2.1%20Basics/Simple%20wire.v))

