

================================================================
== Vivado HLS Report for 'FFT'
================================================================
* Date:           Mon Feb 17 15:34:28 2020

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        fft32
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|    10.779|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  673|  673|  673|  673|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                      |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1              |   64|   64|         2|          -|          -|    32|    no    |
        |- bitreversal_label1  |   96|   96|         3|          -|          -|    32|    no    |
        |- Loop 3              |   96|   96|         3|          -|          -|    32|    no    |
        +----------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
	4  / (exitcond1)
3 --> 
	2  / true
4 --> 
	5  / (!exitcond_i)
	7  / (exitcond_i)
5 --> 
	6  / true
6 --> 
	4  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / (!exitcond)
17 --> 
	18  / true
18 --> 
	16  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %data_OUT), !map !85"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %data_IN), !map !94"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @FFT_str) nounwind"   --->   Operation 21 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_OUT, [5 x i8]* @p_str4, i32 1, i32 1, [5 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_IN, [5 x i8]* @p_str4, i32 1, i32 1, [5 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.76ns)   --->   "br label %0" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:58]   --->   Operation 24 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.82>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%i = phi i6 [ 0, %codeRepl ], [ %i_2, %1 ]"   --->   Operation 25 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.42ns)   --->   "%exitcond1 = icmp eq i6 %i, -32" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:58]   --->   Operation 26 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 27 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.82ns)   --->   "%i_2 = add i6 %i, 1" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:58]   --->   Operation 28 'add' 'i_2' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.preheader.preheader, label %1" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:58]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [2/2] (0.00ns)   --->   "%data_IN_read = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %data_IN)" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:58]   --->   Operation 30 'read' 'data_IN_read' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 31 [1/1] (1.76ns)   --->   "br label %.preheader" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:17->../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:60]   --->   Operation 31 'br' <Predicate = (exitcond1)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_s = zext i6 %i to i64" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:58]   --->   Operation 32 'zext' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/2] (0.00ns)   --->   "%data_IN_read = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %data_IN)" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:58]   --->   Operation 33 'read' 'data_IN_read' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp = trunc i32 %data_IN_read to i16" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:58]   --->   Operation 34 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%xin_M_real_V_addr = getelementptr [32 x i16]* @xin_M_real_V, i64 0, i64 %tmp_s" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:58]   --->   Operation 35 'getelementptr' 'xin_M_real_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (2.32ns)   --->   "store i16 %tmp, i16* %xin_M_real_V_addr, align 4" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:58]   --->   Operation 36 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%data_IN_M_imag_V_lo = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %data_IN_read, i32 16, i32 31)" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:58]   --->   Operation 37 'partselect' 'data_IN_M_imag_V_lo' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%xin_M_imag_V_addr = getelementptr [32 x i16]* @xin_M_imag_V, i64 0, i64 %tmp_s" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:58]   --->   Operation 38 'getelementptr' 'xin_M_imag_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (2.32ns)   --->   "store i16 %data_IN_M_imag_V_lo, i16* %xin_M_imag_V_addr, align 2" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:58]   --->   Operation 39 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "br label %0" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:58]   --->   Operation 40 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 3.68>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%i_i = phi i6 [ %i_3, %2 ], [ 0, %.preheader.preheader ]"   --->   Operation 41 'phi' 'i_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (1.42ns)   --->   "%exitcond_i = icmp eq i6 %i_i, -32" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:17->../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:60]   --->   Operation 42 'icmp' 'exitcond_i' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 43 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (1.82ns)   --->   "%i_3 = add i6 %i_i, 1" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:17->../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:60]   --->   Operation 44 'add' 'i_3' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %bitreverse.exit, label %2" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:17->../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:60]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_i = zext i6 %i_i to i64" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:18->../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:60]   --->   Operation 46 'zext' 'tmp_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%rev_32_addr = getelementptr [32 x i5]* @rev_32, i64 0, i64 %tmp_i" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:18->../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:60]   --->   Operation 47 'getelementptr' 'rev_32_addr' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 48 [2/2] (3.25ns)   --->   "%index = load i5* %rev_32_addr, align 1" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:18->../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:60]   --->   Operation 48 'load' 'index' <Predicate = (!exitcond_i)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 32> <ROM>
ST_4 : Operation 49 [2/2] (3.68ns)   --->   "call fastcc void @FFT0(i6 1, i6 16, i4 4, i4 1, [32 x i16]* @data_OUT0_M_real_V, [32 x i16]* @data_OUT0_M_imag_V, [32 x i16]* @data_OUT1_M_real_V, [32 x i16]* @data_OUT1_M_imag_V)" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:62]   --->   Operation 49 'call' <Predicate = (exitcond_i)> <Delay = 3.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 3> <Delay = 5.57>
ST_5 : Operation 50 [1/2] (3.25ns)   --->   "%index = load i5* %rev_32_addr, align 1" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:18->../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:60]   --->   Operation 50 'load' 'index' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 32> <ROM>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_i_13 = zext i5 %index to i64" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:19->../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:60]   --->   Operation 51 'zext' 'tmp_i_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%xin_M_real_V_addr_1 = getelementptr [32 x i16]* @xin_M_real_V, i64 0, i64 %tmp_i_13" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:19->../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:60]   --->   Operation 52 'getelementptr' 'xin_M_real_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [2/2] (2.32ns)   --->   "%xin_M_real_V_load = load i16* %xin_M_real_V_addr_1, align 2" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:19->../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:60]   --->   Operation 53 'load' 'xin_M_real_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%xin_M_imag_V_addr_1 = getelementptr [32 x i16]* @xin_M_imag_V, i64 0, i64 %tmp_i_13" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:19->../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:60]   --->   Operation 54 'getelementptr' 'xin_M_imag_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [2/2] (2.32ns)   --->   "%xin_M_imag_V_load = load i16* %xin_M_imag_V_addr_1, align 2" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:19->../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:60]   --->   Operation 55 'load' 'xin_M_imag_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>

State 6 <SV = 4> <Delay = 4.64>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str) nounwind" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:17->../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:60]   --->   Operation 56 'specloopname' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/2] (2.32ns)   --->   "%xin_M_real_V_load = load i16* %xin_M_real_V_addr_1, align 2" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:19->../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:60]   --->   Operation 57 'load' 'xin_M_real_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%data_OUT0_M_real_V_s = getelementptr [32 x i16]* @data_OUT0_M_real_V, i64 0, i64 %tmp_i" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:19->../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:60]   --->   Operation 58 'getelementptr' 'data_OUT0_M_real_V_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (2.32ns)   --->   "store i16 %xin_M_real_V_load, i16* %data_OUT0_M_real_V_s, align 2" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:19->../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:60]   --->   Operation 59 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_6 : Operation 60 [1/2] (2.32ns)   --->   "%xin_M_imag_V_load = load i16* %xin_M_imag_V_addr_1, align 2" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:19->../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:60]   --->   Operation 60 'load' 'xin_M_imag_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%data_OUT0_M_imag_V_s = getelementptr [32 x i16]* @data_OUT0_M_imag_V, i64 0, i64 %tmp_i" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:19->../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:60]   --->   Operation 61 'getelementptr' 'data_OUT0_M_imag_V_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (2.32ns)   --->   "store i16 %xin_M_imag_V_load, i16* %data_OUT0_M_imag_V_s, align 2" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:19->../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:60]   --->   Operation 62 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "br label %.preheader" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:17->../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:60]   --->   Operation 63 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 3> <Delay = 0.00>
ST_7 : Operation 64 [1/2] (0.00ns)   --->   "call fastcc void @FFT0(i6 1, i6 16, i4 4, i4 1, [32 x i16]* @data_OUT0_M_real_V, [32 x i16]* @data_OUT0_M_imag_V, [32 x i16]* @data_OUT1_M_real_V, [32 x i16]* @data_OUT1_M_imag_V)" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:62]   --->   Operation 64 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 4> <Delay = 3.68>
ST_8 : Operation 65 [2/2] (3.68ns)   --->   "call fastcc void @FFT0(i6 2, i6 8, i4 3, i4 2, [32 x i16]* @data_OUT1_M_real_V, [32 x i16]* @data_OUT1_M_imag_V, [32 x i16]* @data_OUT2_M_real_V, [32 x i16]* @data_OUT2_M_imag_V)" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:63]   --->   Operation 65 'call' <Predicate = true> <Delay = 3.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 5> <Delay = 0.00>
ST_9 : Operation 66 [1/2] (0.00ns)   --->   "call fastcc void @FFT0(i6 2, i6 8, i4 3, i4 2, [32 x i16]* @data_OUT1_M_real_V, [32 x i16]* @data_OUT1_M_imag_V, [32 x i16]* @data_OUT2_M_real_V, [32 x i16]* @data_OUT2_M_imag_V)" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:63]   --->   Operation 66 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 6> <Delay = 3.68>
ST_10 : Operation 67 [2/2] (3.68ns)   --->   "call fastcc void @FFT0(i6 4, i6 4, i4 2, i4 3, [32 x i16]* @data_OUT2_M_real_V, [32 x i16]* @data_OUT2_M_imag_V, [32 x i16]* @data_OUT3_M_real_V, [32 x i16]* @data_OUT3_M_imag_V)" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:64]   --->   Operation 67 'call' <Predicate = true> <Delay = 3.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 7> <Delay = 0.00>
ST_11 : Operation 68 [1/2] (0.00ns)   --->   "call fastcc void @FFT0(i6 4, i6 4, i4 2, i4 3, [32 x i16]* @data_OUT2_M_real_V, [32 x i16]* @data_OUT2_M_imag_V, [32 x i16]* @data_OUT3_M_real_V, [32 x i16]* @data_OUT3_M_imag_V)" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:64]   --->   Operation 68 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 8> <Delay = 3.68>
ST_12 : Operation 69 [2/2] (3.68ns)   --->   "call fastcc void @FFT0(i6 8, i6 2, i4 1, i4 4, [32 x i16]* @data_OUT3_M_real_V, [32 x i16]* @data_OUT3_M_imag_V, [32 x i16]* @data_OUT4_M_real_V, [32 x i16]* @data_OUT4_M_imag_V)" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:65]   --->   Operation 69 'call' <Predicate = true> <Delay = 3.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 9> <Delay = 0.00>
ST_13 : Operation 70 [1/2] (0.00ns)   --->   "call fastcc void @FFT0(i6 8, i6 2, i4 1, i4 4, [32 x i16]* @data_OUT3_M_real_V, [32 x i16]* @data_OUT3_M_imag_V, [32 x i16]* @data_OUT4_M_real_V, [32 x i16]* @data_OUT4_M_imag_V)" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:65]   --->   Operation 70 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 10> <Delay = 3.68>
ST_14 : Operation 71 [2/2] (3.68ns)   --->   "call fastcc void @FFT0(i6 16, i6 1, i4 0, i4 5, [32 x i16]* @data_OUT4_M_real_V, [32 x i16]* @data_OUT4_M_imag_V, [32 x i16]* @xout_M_real_V, [32 x i16]* @xout_M_imag_V)" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:66]   --->   Operation 71 'call' <Predicate = true> <Delay = 3.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 11> <Delay = 1.76>
ST_15 : Operation 72 [1/2] (0.00ns)   --->   "call fastcc void @FFT0(i6 16, i6 1, i4 0, i4 5, [32 x i16]* @data_OUT4_M_real_V, [32 x i16]* @data_OUT4_M_imag_V, [32 x i16]* @xout_M_real_V, [32 x i16]* @xout_M_imag_V)" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:66]   --->   Operation 72 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 73 [1/1] (1.76ns)   --->   "br label %3" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:68]   --->   Operation 73 'br' <Predicate = true> <Delay = 1.76>

State 16 <SV = 12> <Delay = 2.32>
ST_16 : Operation 74 [1/1] (0.00ns)   --->   "%i1 = phi i6 [ 0, %bitreverse.exit ], [ %i_4, %4 ]"   --->   Operation 74 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 75 [1/1] (1.42ns)   --->   "%exitcond = icmp eq i6 %i1, -32" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:68]   --->   Operation 75 'icmp' 'exitcond' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 76 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 76 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 77 [1/1] (1.82ns)   --->   "%i_4 = add i6 %i1, 1" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:68]   --->   Operation 77 'add' 'i_4' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 78 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %5, label %4" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:68]   --->   Operation 78 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_8 = zext i6 %i1 to i64" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:68]   --->   Operation 79 'zext' 'tmp_8' <Predicate = (!exitcond)> <Delay = 0.00>
ST_16 : Operation 80 [1/1] (0.00ns)   --->   "%xout_M_real_V_addr = getelementptr [32 x i16]* @xout_M_real_V, i64 0, i64 %tmp_8" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:68]   --->   Operation 80 'getelementptr' 'xout_M_real_V_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_16 : Operation 81 [2/2] (2.32ns)   --->   "%xout_M_real_V_load = load i16* %xout_M_real_V_addr, align 4" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:68]   --->   Operation 81 'load' 'xout_M_real_V_load' <Predicate = (!exitcond)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_16 : Operation 82 [1/1] (0.00ns)   --->   "%xout_M_imag_V_addr = getelementptr [32 x i16]* @xout_M_imag_V, i64 0, i64 %tmp_8" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:68]   --->   Operation 82 'getelementptr' 'xout_M_imag_V_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_16 : Operation 83 [2/2] (2.32ns)   --->   "%xout_M_imag_V_load = load i16* %xout_M_imag_V_addr, align 2" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:68]   --->   Operation 83 'load' 'xout_M_imag_V_load' <Predicate = (!exitcond)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_16 : Operation 84 [1/1] (0.00ns)   --->   "ret void" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:69]   --->   Operation 84 'ret' <Predicate = (exitcond)> <Delay = 0.00>

State 17 <SV = 13> <Delay = 2.32>
ST_17 : Operation 85 [1/2] (2.32ns)   --->   "%xout_M_real_V_load = load i16* %xout_M_real_V_addr, align 4" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:68]   --->   Operation 85 'load' 'xout_M_real_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 86 [1/2] (2.32ns)   --->   "%xout_M_imag_V_load = load i16* %xout_M_imag_V_addr, align 2" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:68]   --->   Operation 86 'load' 'xout_M_imag_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 87 [1/1] (0.00ns)   --->   "%data_OUT_M_imag_V_a = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %xout_M_imag_V_load, i16 %xout_M_real_V_load)" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:68]   --->   Operation 87 'bitconcatenate' 'data_OUT_M_imag_V_a' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 88 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32* %data_OUT, i32 %data_OUT_M_imag_V_a)" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:68]   --->   Operation 88 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 18 <SV = 14> <Delay = 0.00>
ST_18 : Operation 89 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32* %data_OUT, i32 %data_OUT_M_imag_V_a)" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:68]   --->   Operation 89 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_18 : Operation 90 [1/1] (0.00ns)   --->   "br label %3" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:68]   --->   Operation 90 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', ../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:58) [27]  (1.77 ns)

 <State 2>: 1.83ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:58) [27]  (0 ns)
	'add' operation ('i', ../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:58) [30]  (1.83 ns)

 <State 3>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('xin_M_real_V_addr', ../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:58) [36]  (0 ns)
	'store' operation (../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:58) of variable 'tmp', ../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:58 on array 'xin_M_real_V' [37]  (2.32 ns)

 <State 4>: 3.69ns
The critical path consists of the following:
	'call' operation (../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:62) to 'FFT0' [66]  (3.69 ns)

 <State 5>: 5.58ns
The critical path consists of the following:
	'load' operation ('index', ../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:18->../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:60) on array 'rev_32' [54]  (3.25 ns)
	'getelementptr' operation ('xin_M_real_V_addr_1', ../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:19->../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:60) [56]  (0 ns)
	'load' operation ('xin_M_real_V_load', ../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:19->../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:60) on array 'xin_M_real_V' [57]  (2.32 ns)

 <State 6>: 4.64ns
The critical path consists of the following:
	'load' operation ('xin_M_real_V_load', ../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:19->../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:60) on array 'xin_M_real_V' [57]  (2.32 ns)
	'store' operation (../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:19->../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:60) of variable 'xin_M_real_V_load', ../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:19->../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:60 on array 'data_OUT0_M_real_V' [59]  (2.32 ns)

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 3.69ns
The critical path consists of the following:
	'call' operation (../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:63) to 'FFT0' [67]  (3.69 ns)

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 3.69ns
The critical path consists of the following:
	'call' operation (../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:64) to 'FFT0' [68]  (3.69 ns)

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 3.69ns
The critical path consists of the following:
	'call' operation (../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:65) to 'FFT0' [69]  (3.69 ns)

 <State 13>: 0ns
The critical path consists of the following:

 <State 14>: 3.69ns
The critical path consists of the following:
	'call' operation (../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:66) to 'FFT0' [70]  (3.69 ns)

 <State 15>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', ../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:68) [73]  (1.77 ns)

 <State 16>: 2.32ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:68) [73]  (0 ns)
	'getelementptr' operation ('xout_M_imag_V_addr', ../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:68) [82]  (0 ns)
	'load' operation ('xout_M_imag_V_load', ../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:68) on array 'xout_M_imag_V' [83]  (2.32 ns)

 <State 17>: 2.32ns
The critical path consists of the following:
	'load' operation ('xout_M_real_V_load', ../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:68) on array 'xout_M_real_V' [81]  (2.32 ns)
	axis write on port 'data_OUT' (../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:68) [85]  (0 ns)

 <State 18>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
