 
cpldfit:  version P.20131013                        Xilinx Inc.
                                  Fitter Report
Design Name: SpaceInvaderWrapper                 Date:  6-22-2020,  9:02PM
Device Used: XC95144XL-10-TQ100
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
35 /144 ( 24%) 78  /720  ( 11%) 57 /432 ( 13%)   26 /144 ( 18%) 28 /81  ( 35%)

** Function Block Resources **

Function    Mcells      FB Inps     Pterms      IO          
Block       Used/Tot    Used/Tot    Used/Tot    Used/Tot    
FB1           1/18        9/54        7/90       1/11
FB2           0/18        0/54        0/90       1/10
FB3           7/18        9/54       13/90       5/10
FB4           2/18        2/54        2/90       6/10
FB5           3/18        9/54        7/90       4/10
FB6           9/18       10/54       26/90       5/10
FB7           9/18        9/54       15/90       5/10
FB8           4/18        9/54        8/90       1/10
             -----       -----       -----      -----    
             35/144      57/432      78/720     28/81 

* - Resource is exhausted

** Global Control Resources **

Signal 'CLK' mapped onto global clock net GCK1.
Global output enable net(s) unused.
Signal 'RST' mapped onto global set/reset net GSR.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :   10          10    |  I/O              :    26      73
Output        :   16          16    |  GCK/IO           :     1       3
Bidirectional :    0           0    |  GTS/IO           :     0       4
GCK           :    1           1    |  GSR/IO           :     1       1
GTS           :    0           0    |
GSR           :    1           1    |
                 ----        ----
        Total     28          28

** Power Data **

There are 35 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'SpaceInvaderWrapper.ise'.
INFO:Cpld - Inferring BUFG constraint for signal 'CLK' based upon the LOC
   constraint 'P22'. It is recommended that you declare this BUFG explicitedly
   in your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
*************************  Summary of Mapped Logic  ************************

** 16 Outputs **

Signal                                           Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                                             Pts   Inps          No.  Type    Use     Mode Rate State
J2_9                                             1     1     FB3_5   24   I/O     O       STD  FAST 
J2_11                                            1     1     FB3_6   25   I/O     O       STD  FAST 
OUTPORT_4                                        1     1     FB4_12  94   I/O     O       STD  FAST 
OUTPORT_5                                        1     1     FB4_14  95   I/O     O       STD  FAST 
J2_10                                            1     1     FB5_2   35   I/O     O       STD  FAST 
J4_11                                            3     4     FB6_5   76   I/O     O       STD  FAST RESET
J4_13                                            3     4     FB6_6   77   I/O     O       STD  FAST RESET
J4_10                                            3     4     FB6_14  82   I/O     O       STD  FAST RESET
J4_12                                            3     4     FB6_15  85   I/O     O       STD  FAST RESET
J4_14                                            3     4     FB6_17  86   I/O     O       STD  FAST RESET
INPORT_0                                         2     3     FB7_5   52   I/O     O       STD  FAST RESET
INPORT_1                                         2     3     FB7_6   53   I/O     O       STD  FAST RESET
INPORT_2                                         2     3     FB7_8   54   I/O     O       STD  FAST RESET
INPORT_3                                         2     3     FB7_9   55   I/O     O       STD  FAST RESET
INPORT_4                                         1     2     FB7_11  56   I/O     O       STD  FAST 
J4_9                                             1     5     FB8_17  73   I/O     O       STD  FAST RESET

** 19 Buried Nodes **

Signal                                           Total Total Loc     Pwr  Reg Init
Name                                             Pts   Inps          Mode State
SLCD/SerialReceive/SerialCtrl/CS_FSM_FFd2        7     9     FB1_18  STD  RESET
KeyboardRead/KeyDecode/KeyScanner/NOT_DECOUT<2>  2     3     FB3_14  STD  
KeyboardRead/KeyDecode/KeyScanner/NOT_DECOUT<1>  2     3     FB3_15  STD  
KeyboardRead/KeyDecode/KeyScanner/NOT_DECOUT<0>  2     3     FB3_16  STD  
KeyboardRead/INTERNAL_K<1>                       2     3     FB3_17  STD  RESET
KeyboardRead/INTERNAL_K<0>                       3     4     FB3_18  STD  RESET
KeyboardRead/VAL                                 3     8     FB5_17  STD  RESET
KeyboardRead/KeyDecode/KeyCtrl/CS_FSM_FFd1       3     8     FB5_18  STD  RESET
SLCD/SerialReceive/counterOut<0>                 2     3     FB6_12  STD  RESET
SLCD/SerialReceive/counterOut<2>                 3     5     FB6_13  STD  RESET
SLCD/SerialReceive/counterOut<1>                 3     4     FB6_16  STD  RESET
SLCD/SerialReceive/ParityChk/Q                   3     4     FB6_18  STD  RESET
KeyboardRead/INTERNAL_K<3>                       1     3     FB7_15  STD  RESET
KeyboardRead/INTERNAL_K<2>                       1     2     FB7_16  STD  RESET
KeyboardRead/KeyBuff/KeyBufferCtrl/CS_FSM_FFd2   2     3     FB7_17  STD  RESET
KeyboardRead/KeyBuff/KeyBufferCtrl/CS_FSM_FFd1   2     4     FB7_18  STD  RESET
SLCD/doneAccept                                  2     5     FB8_15  STD  RESET
SLCD/SerialReceive/SerialCtrl/CS_FSM_FFd1        2     4     FB8_16  STD  RESET
SLCD/SerialReceive/SerialCtrl/CS_FSM_FFd3        3     6     FB8_18  STD  RESET

** 12 Inputs **

Signal                                           Loc     Pin  Pin     Pin     
Name                                                     No.  Type    Use     
CLK                                              FB1_17  22   GCK/I/O GCK
RST                                              FB2_2   99   GSR/I/O GSR
J2_13                                            FB3_9   28   I/O     I
J2_15                                            FB3_11  29   I/O     I
J2_17                                            FB3_14  32   I/O     I
OUTPORT_1                                        FB4_8   91   I/O     I
OUTPORT_2                                        FB4_9   92   I/O     I
OUTPORT_3                                        FB4_11  93   I/O     I
OUTPORT_7                                        FB4_17  97   I/O     I
J2_12                                            FB5_5   36   I/O     I
J2_14                                            FB5_6   37   I/O     I
J2_18                                            FB5_9   40   I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X            - Signal used as input to the macrocell logic.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               9/45
Number of signals used by logic mapping into function block:  9
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB1_1         (b)     
(unused)              0       0     0   5     FB1_2   11    I/O     
(unused)              0       0     0   5     FB1_3   12    I/O     
(unused)              0       0     0   5     FB1_4         (b)     
(unused)              0       0     0   5     FB1_5   13    I/O     
(unused)              0       0     0   5     FB1_6   14    I/O     
(unused)              0       0     0   5     FB1_7         (b)     
(unused)              0       0     0   5     FB1_8   15    I/O     
(unused)              0       0     0   5     FB1_9   16    I/O     
(unused)              0       0     0   5     FB1_10        (b)     
(unused)              0       0     0   5     FB1_11  17    I/O     
(unused)              0       0     0   5     FB1_12  18    I/O     
(unused)              0       0     0   5     FB1_13        (b)     
(unused)              0       0     0   5     FB1_14  19    I/O     
(unused)              0       0     0   5     FB1_15  20    I/O     
(unused)              0       0     0   5     FB1_16        (b)     
(unused)              0       0   \/2   3     FB1_17  22    GCK/I/O GCK
SLCD/SerialReceive/SerialCtrl/CS_FSM_FFd2
                      7       2<-   0   0     FB1_18        (b)     (b)

Signals Used by Logic in Function Block
  1: OUTPORT_3                                   4: SLCD/SerialReceive/SerialCtrl/CS_FSM_FFd2   7: SLCD/SerialReceive/counterOut<1> 
  2: SLCD/SerialReceive/ParityChk/Q              5: SLCD/SerialReceive/SerialCtrl/CS_FSM_FFd3   8: SLCD/SerialReceive/counterOut<2> 
  3: SLCD/SerialReceive/SerialCtrl/CS_FSM_FFd1   6: SLCD/SerialReceive/counterOut<0>            9: SLCD/doneAccept 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
SLCD/SerialReceive/SerialCtrl/CS_FSM_FFd2 
                     XXXXXXXXX............................... 9
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               0/54
Number of signals used by logic mapping into function block:  0
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB2_1         (b)     
(unused)              0       0     0   5     FB2_2   99    GSR/I/O GSR
(unused)              0       0     0   5     FB2_3         (b)     
(unused)              0       0     0   5     FB2_4         (b)     
(unused)              0       0     0   5     FB2_5   1     GTS/I/O 
(unused)              0       0     0   5     FB2_6   2     GTS/I/O 
(unused)              0       0     0   5     FB2_7         (b)     
(unused)              0       0     0   5     FB2_8   3     GTS/I/O 
(unused)              0       0     0   5     FB2_9   4     GTS/I/O 
(unused)              0       0     0   5     FB2_10        (b)     
(unused)              0       0     0   5     FB2_11  6     I/O     
(unused)              0       0     0   5     FB2_12  7     I/O     
(unused)              0       0     0   5     FB2_13        (b)     
(unused)              0       0     0   5     FB2_14  8     I/O     
(unused)              0       0     0   5     FB2_15  9     I/O     
(unused)              0       0     0   5     FB2_16        (b)     
(unused)              0       0     0   5     FB2_17  10    I/O     
(unused)              0       0     0   5     FB2_18        (b)     
*********************************** FB3  ***********************************
Number of function block inputs used/remaining:               9/45
Number of signals used by logic mapping into function block:  9
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB3_1         (b)     
(unused)              0       0     0   5     FB3_2   23    GCK/I/O 
(unused)              0       0     0   5     FB3_3         (b)     
(unused)              0       0     0   5     FB3_4         (b)     
J2_9                  1       0     0   4     FB3_5   24    I/O     O
J2_11                 1       0     0   4     FB3_6   25    I/O     O
(unused)              0       0     0   5     FB3_7         (b)     
(unused)              0       0     0   5     FB3_8   27    GCK/I/O 
(unused)              0       0     0   5     FB3_9   28    I/O     I
(unused)              0       0     0   5     FB3_10        (b)     
(unused)              0       0     0   5     FB3_11  29    I/O     I
(unused)              0       0     0   5     FB3_12  30    I/O     
(unused)              0       0     0   5     FB3_13        (b)     
KeyboardRead/KeyDecode/KeyScanner/NOT_DECOUT<2>
                      2       0     0   3     FB3_14  32    I/O     I
KeyboardRead/KeyDecode/KeyScanner/NOT_DECOUT<1>
                      2       0     0   3     FB3_15  33    I/O     (b)
KeyboardRead/KeyDecode/KeyScanner/NOT_DECOUT<0>
                      2       0     0   3     FB3_16        (b)     (b)
KeyboardRead/INTERNAL_K<1>
                      2       0     0   3     FB3_17  34    I/O     (b)
KeyboardRead/INTERNAL_K<0>
                      3       0     0   2     FB3_18        (b)     (b)

Signals Used by Logic in Function Block
  1: J2_12              4: KeyboardRead/INTERNAL_K<2>                        7: KeyboardRead/KeyDecode/KeyScanner/NOT_DECOUT<1> 
  2: J2_13              5: KeyboardRead/INTERNAL_K<3>                        8: KeyboardRead/KeyDecode/KeyScanner/NOT_DECOUT<2> 
  3: J2_14              6: KeyboardRead/KeyDecode/KeyScanner/NOT_DECOUT<0>   9: KeyboardRead/VAL 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
J2_9                 .......X................................ 1
J2_11                .....X.................................. 1
KeyboardRead/KeyDecode/KeyScanner/NOT_DECOUT<2> 
                     ...XX..X................................ 3
KeyboardRead/KeyDecode/KeyScanner/NOT_DECOUT<1> 
                     ...XX.X................................. 3
KeyboardRead/KeyDecode/KeyScanner/NOT_DECOUT<0> 
                     ...XXX.................................. 3
KeyboardRead/INTERNAL_K<1> 
                     XX......X............................... 3
KeyboardRead/INTERNAL_K<0> 
                     XXX.....X............................... 4
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB4  ***********************************
Number of function block inputs used/remaining:               2/52
Number of signals used by logic mapping into function block:  2
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB4_1         (b)     
(unused)              0       0     0   5     FB4_2   87    I/O     
(unused)              0       0     0   5     FB4_3         (b)     
(unused)              0       0     0   5     FB4_4         (b)     
(unused)              0       0     0   5     FB4_5   89    I/O     
(unused)              0       0     0   5     FB4_6   90    I/O     
(unused)              0       0     0   5     FB4_7         (b)     
(unused)              0       0     0   5     FB4_8   91    I/O     I
(unused)              0       0     0   5     FB4_9   92    I/O     I
(unused)              0       0     0   5     FB4_10        (b)     
(unused)              0       0     0   5     FB4_11  93    I/O     I
OUTPORT_4             1       0     0   4     FB4_12  94    I/O     O
(unused)              0       0     0   5     FB4_13        (b)     
OUTPORT_5             1       0     0   4     FB4_14  95    I/O     O
(unused)              0       0     0   5     FB4_15  96    I/O     
(unused)              0       0     0   5     FB4_16        (b)     
(unused)              0       0     0   5     FB4_17  97    I/O     I
(unused)              0       0     0   5     FB4_18        (b)     

Signals Used by Logic in Function Block
  1: J2_17              2: J2_18            

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
OUTPORT_4            X....................................... 1
OUTPORT_5            .X...................................... 1
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB5  ***********************************
Number of function block inputs used/remaining:               9/45
Number of signals used by logic mapping into function block:  9
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB5_1         (b)     
J2_10                 1       0     0   4     FB5_2   35    I/O     O
(unused)              0       0     0   5     FB5_3         (b)     
(unused)              0       0     0   5     FB5_4         (b)     
(unused)              0       0     0   5     FB5_5   36    I/O     I
(unused)              0       0     0   5     FB5_6   37    I/O     I
(unused)              0       0     0   5     FB5_7         (b)     
(unused)              0       0     0   5     FB5_8   39    I/O     
(unused)              0       0     0   5     FB5_9   40    I/O     I
(unused)              0       0     0   5     FB5_10        (b)     
(unused)              0       0     0   5     FB5_11  41    I/O     
(unused)              0       0     0   5     FB5_12  42    I/O     
(unused)              0       0     0   5     FB5_13        (b)     
(unused)              0       0     0   5     FB5_14  43    I/O     
(unused)              0       0     0   5     FB5_15  46    I/O     
(unused)              0       0     0   5     FB5_16        (b)     
KeyboardRead/VAL      3       0     0   2     FB5_17  49    I/O     (b)
KeyboardRead/KeyDecode/KeyCtrl/CS_FSM_FFd1
                      3       0     0   2     FB5_18        (b)     (b)

Signals Used by Logic in Function Block
  1: J2_12              4: J2_15                                            7: KeyboardRead/KeyDecode/KeyCtrl/CS_FSM_FFd1 
  2: J2_13              5: KeyboardRead/KeyBuff/KeyBufferCtrl/CS_FSM_FFd1   8: KeyboardRead/KeyDecode/KeyScanner/NOT_DECOUT<1> 
  3: J2_14              6: KeyboardRead/KeyBuff/KeyBufferCtrl/CS_FSM_FFd2   9: KeyboardRead/VAL 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
J2_10                .......X................................ 1
KeyboardRead/VAL     XXXXXXX.X............................... 8
KeyboardRead/KeyDecode/KeyCtrl/CS_FSM_FFd1 
                     XXXXXXX.X............................... 8
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB6  ***********************************
Number of function block inputs used/remaining:               10/44
Number of signals used by logic mapping into function block:  10
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB6_1         (b)     
(unused)              0       0     0   5     FB6_2   74    I/O     
(unused)              0       0     0   5     FB6_3         (b)     
(unused)              0       0     0   5     FB6_4         (b)     
J4_11                 3       0     0   2     FB6_5   76    I/O     O
J4_13                 3       0     0   2     FB6_6   77    I/O     O
(unused)              0       0     0   5     FB6_7         (b)     
(unused)              0       0     0   5     FB6_8   78    I/O     
(unused)              0       0     0   5     FB6_9   79    I/O     
(unused)              0       0     0   5     FB6_10        (b)     
(unused)              0       0     0   5     FB6_11  80    I/O     
SLCD/SerialReceive/counterOut<0>
                      2       0     0   3     FB6_12  81    I/O     (b)
SLCD/SerialReceive/counterOut<2>
                      3       0     0   2     FB6_13        (b)     (b)
J4_10                 3       0     0   2     FB6_14  82    I/O     O
J4_12                 3       0     0   2     FB6_15  85    I/O     O
SLCD/SerialReceive/counterOut<1>
                      3       0     0   2     FB6_16        (b)     (b)
J4_14                 3       0     0   2     FB6_17  86    I/O     O
SLCD/SerialReceive/ParityChk/Q
                      3       0     0   2     FB6_18        (b)     (b)

Signals Used by Logic in Function Block
  1: J4_11              5: OUTPORT_1                                   8: SLCD/SerialReceive/SerialCtrl/CS_FSM_FFd3 
  2: J4_12              6: OUTPORT_2                                   9: SLCD/SerialReceive/counterOut<0> 
  3: J4_13              7: SLCD/SerialReceive/SerialCtrl/CS_FSM_FFd2  10: SLCD/SerialReceive/counterOut<1> 
  4: J4_14            

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
J4_11                .X...XXX................................ 4
J4_13                ...X.XXX................................ 4
SLCD/SerialReceive/counterOut<0> 
                     .....XXX................................ 3
SLCD/SerialReceive/counterOut<2> 
                     .....XXXXX.............................. 5
J4_10                X....XXX................................ 4
J4_12                ..X..XXX................................ 4
SLCD/SerialReceive/counterOut<1> 
                     .....XXXX............................... 4
J4_14                ....XXXX................................ 4
SLCD/SerialReceive/ParityChk/Q 
                     ....XXXX................................ 4
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB7  ***********************************
Number of function block inputs used/remaining:               9/45
Number of signals used by logic mapping into function block:  9
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB7_1         (b)     
(unused)              0       0     0   5     FB7_2   50    I/O     
(unused)              0       0     0   5     FB7_3         (b)     
(unused)              0       0     0   5     FB7_4         (b)     
INPORT_0              2       0     0   3     FB7_5   52    I/O     O
INPORT_1              2       0     0   3     FB7_6   53    I/O     O
(unused)              0       0     0   5     FB7_7         (b)     
INPORT_2              2       0     0   3     FB7_8   54    I/O     O
INPORT_3              2       0     0   3     FB7_9   55    I/O     O
(unused)              0       0     0   5     FB7_10        (b)     
INPORT_4              1       0     0   4     FB7_11  56    I/O     O
(unused)              0       0     0   5     FB7_12  58    I/O     
(unused)              0       0     0   5     FB7_13        (b)     
(unused)              0       0     0   5     FB7_14  59    I/O     
KeyboardRead/INTERNAL_K<3>
                      1       0     0   4     FB7_15  60    I/O     (b)
KeyboardRead/INTERNAL_K<2>
                      1       0     0   4     FB7_16        (b)     (b)
KeyboardRead/KeyBuff/KeyBufferCtrl/CS_FSM_FFd2
                      2       0     0   3     FB7_17  61    I/O     (b)
KeyboardRead/KeyBuff/KeyBufferCtrl/CS_FSM_FFd1
                      2       0     0   3     FB7_18        (b)     (b)

Signals Used by Logic in Function Block
  1: KeyboardRead/INTERNAL_K<0>   4: KeyboardRead/INTERNAL_K<3>                       7: KeyboardRead/KeyDecode/KeyCtrl/CS_FSM_FFd1 
  2: KeyboardRead/INTERNAL_K<1>   5: KeyboardRead/KeyBuff/KeyBufferCtrl/CS_FSM_FFd1   8: KeyboardRead/VAL 
  3: KeyboardRead/INTERNAL_K<2>   6: KeyboardRead/KeyBuff/KeyBufferCtrl/CS_FSM_FFd2   9: OUTPORT_7 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
INPORT_0             X...XX.................................. 3
INPORT_1             .X..XX.................................. 3
INPORT_2             ..X.XX.................................. 3
INPORT_3             ...XXX.................................. 3
INPORT_4             ....XX.................................. 2
KeyboardRead/INTERNAL_K<3> 
                     ..X...XX................................ 3
KeyboardRead/INTERNAL_K<2> 
                     ......XX................................ 2
KeyboardRead/KeyBuff/KeyBufferCtrl/CS_FSM_FFd2 
                     ....X..XX............................... 3
KeyboardRead/KeyBuff/KeyBufferCtrl/CS_FSM_FFd1 
                     ....XX.XX............................... 4
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB8  ***********************************
Number of function block inputs used/remaining:               9/45
Number of signals used by logic mapping into function block:  9
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB8_1         (b)     
(unused)              0       0     0   5     FB8_2   63    I/O     
(unused)              0       0     0   5     FB8_3         (b)     
(unused)              0       0     0   5     FB8_4         (b)     
(unused)              0       0     0   5     FB8_5   64    I/O     
(unused)              0       0     0   5     FB8_6   65    I/O     
(unused)              0       0     0   5     FB8_7         (b)     
(unused)              0       0     0   5     FB8_8   66    I/O     
(unused)              0       0     0   5     FB8_9   67    I/O     
(unused)              0       0     0   5     FB8_10        (b)     
(unused)              0       0     0   5     FB8_11  68    I/O     
(unused)              0       0     0   5     FB8_12  70    I/O     
(unused)              0       0     0   5     FB8_13        (b)     
(unused)              0       0     0   5     FB8_14  71    I/O     
SLCD/doneAccept       2       0     0   3     FB8_15  72    I/O     (b)
SLCD/SerialReceive/SerialCtrl/CS_FSM_FFd1
                      2       0     0   3     FB8_16        (b)     (b)
J4_9                  1       0     0   4     FB8_17  73    I/O     O
SLCD/SerialReceive/SerialCtrl/CS_FSM_FFd3
                      3       0     0   2     FB8_18        (b)     (b)

Signals Used by Logic in Function Block
  1: J4_9                                        4: SLCD/SerialReceive/SerialCtrl/CS_FSM_FFd2   7: SLCD/SerialReceive/counterOut<1> 
  2: OUTPORT_3                                   5: SLCD/SerialReceive/SerialCtrl/CS_FSM_FFd3   8: SLCD/SerialReceive/counterOut<2> 
  3: SLCD/SerialReceive/SerialCtrl/CS_FSM_FFd1   6: SLCD/SerialReceive/counterOut<0>            9: SLCD/doneAccept 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
SLCD/doneAccept      X.XXX...X............................... 5
SLCD/SerialReceive/SerialCtrl/CS_FSM_FFd1 
                     ..XXX...X............................... 4
J4_9                 X.XXX...X............................... 5
SLCD/SerialReceive/SerialCtrl/CS_FSM_FFd3 
                     .X.XXXXX................................ 6
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********



FDCPE_INPORT_0: FDCPE port map (INPORT_0,KeyboardRead/INTERNAL_K(0),INPORT_0_C,RST,'0');
INPORT_0_C <= (NOT KeyboardRead/KeyBuff/KeyBufferCtrl/CS_FSM_FFd1 AND 
	KeyboardRead/KeyBuff/KeyBufferCtrl/CS_FSM_FFd2);

FDCPE_INPORT_1: FDCPE port map (INPORT_1,KeyboardRead/INTERNAL_K(1),INPORT_1_C,RST,'0');
INPORT_1_C <= (NOT KeyboardRead/KeyBuff/KeyBufferCtrl/CS_FSM_FFd1 AND 
	KeyboardRead/KeyBuff/KeyBufferCtrl/CS_FSM_FFd2);

FDCPE_INPORT_2: FDCPE port map (INPORT_2,KeyboardRead/INTERNAL_K(2),INPORT_2_C,RST,'0');
INPORT_2_C <= (NOT KeyboardRead/KeyBuff/KeyBufferCtrl/CS_FSM_FFd1 AND 
	KeyboardRead/KeyBuff/KeyBufferCtrl/CS_FSM_FFd2);

FDCPE_INPORT_3: FDCPE port map (INPORT_3,KeyboardRead/INTERNAL_K(3),INPORT_3_C,RST,'0');
INPORT_3_C <= (NOT KeyboardRead/KeyBuff/KeyBufferCtrl/CS_FSM_FFd1 AND 
	KeyboardRead/KeyBuff/KeyBufferCtrl/CS_FSM_FFd2);


INPORT_4 <= (KeyboardRead/KeyBuff/KeyBufferCtrl/CS_FSM_FFd1 AND 
	NOT KeyboardRead/KeyBuff/KeyBufferCtrl/CS_FSM_FFd2);


J2_10 <= NOT KeyboardRead/KeyDecode/KeyScanner/NOT_DECOUT(1);


J2_11 <= NOT KeyboardRead/KeyDecode/KeyScanner/NOT_DECOUT(0);


J2_9 <= NOT KeyboardRead/KeyDecode/KeyScanner/NOT_DECOUT(2);

FDCPE_J4_10: FDCPE port map (J4_10,J4_11,OUTPORT_2,RST,'0',J4_10_CE);
J4_10_CE <= (NOT SLCD/SerialReceive/SerialCtrl/CS_FSM_FFd2 AND 
	SLCD/SerialReceive/SerialCtrl/CS_FSM_FFd3);

FDCPE_J4_11: FDCPE port map (J4_11,J4_12,OUTPORT_2,RST,'0',J4_11_CE);
J4_11_CE <= (NOT SLCD/SerialReceive/SerialCtrl/CS_FSM_FFd2 AND 
	SLCD/SerialReceive/SerialCtrl/CS_FSM_FFd3);

FDCPE_J4_12: FDCPE port map (J4_12,J4_13,OUTPORT_2,RST,'0',J4_12_CE);
J4_12_CE <= (NOT SLCD/SerialReceive/SerialCtrl/CS_FSM_FFd2 AND 
	SLCD/SerialReceive/SerialCtrl/CS_FSM_FFd3);

FDCPE_J4_13: FDCPE port map (J4_13,J4_14,OUTPORT_2,RST,'0',J4_13_CE);
J4_13_CE <= (NOT SLCD/SerialReceive/SerialCtrl/CS_FSM_FFd2 AND 
	SLCD/SerialReceive/SerialCtrl/CS_FSM_FFd3);

FDCPE_J4_14: FDCPE port map (J4_14,OUTPORT_1,OUTPORT_2,RST,'0',J4_14_CE);
J4_14_CE <= (NOT SLCD/SerialReceive/SerialCtrl/CS_FSM_FFd2 AND 
	SLCD/SerialReceive/SerialCtrl/CS_FSM_FFd3);

FDCPE_J4_9: FDCPE port map (J4_9,J4_9_D,CLK,RST,'0');
J4_9_D <= (NOT J4_9 AND SLCD/SerialReceive/SerialCtrl/CS_FSM_FFd2 AND 
	NOT SLCD/SerialReceive/SerialCtrl/CS_FSM_FFd3 AND NOT SLCD/SerialReceive/SerialCtrl/CS_FSM_FFd1 AND 
	NOT SLCD/doneAccept);

FDCPE_KeyboardRead/INTERNAL_K0: FDCPE port map (KeyboardRead/INTERNAL_K(0),KeyboardRead/INTERNAL_K_D(0),KeyboardRead/VAL,RST,'0');
KeyboardRead/INTERNAL_K_D(0) <= ((NOT J2_12)
	OR (NOT J2_14 AND J2_13));

FDCPE_KeyboardRead/INTERNAL_K1: FDCPE port map (KeyboardRead/INTERNAL_K(1),KeyboardRead/INTERNAL_K_D(1),KeyboardRead/VAL,RST,'0');
KeyboardRead/INTERNAL_K_D(1) <= (J2_13 AND J2_12);

FTCPE_KeyboardRead/INTERNAL_K2: FTCPE port map (KeyboardRead/INTERNAL_K(2),KeyboardRead/INTERNAL_K_T(2),NOT CLK,RST,'0');
KeyboardRead/INTERNAL_K_T(2) <= (NOT KeyboardRead/VAL AND 
	NOT KeyboardRead/KeyDecode/KeyCtrl/CS_FSM_FFd1);

FTCPE_KeyboardRead/INTERNAL_K3: FTCPE port map (KeyboardRead/INTERNAL_K(3),KeyboardRead/INTERNAL_K_T(3),NOT CLK,RST,'0');
KeyboardRead/INTERNAL_K_T(3) <= (NOT KeyboardRead/VAL AND KeyboardRead/INTERNAL_K(2) AND 
	NOT KeyboardRead/KeyDecode/KeyCtrl/CS_FSM_FFd1);

FTCPE_KeyboardRead/KeyBuff/KeyBufferCtrl/CS_FSM_FFd1: FTCPE port map (KeyboardRead/KeyBuff/KeyBufferCtrl/CS_FSM_FFd1,KeyboardRead/KeyBuff/KeyBufferCtrl/CS_FSM_FFd1_T,CLK,RST,'0');
KeyboardRead/KeyBuff/KeyBufferCtrl/CS_FSM_FFd1_T <= ((NOT KeyboardRead/VAL AND 
	NOT KeyboardRead/KeyBuff/KeyBufferCtrl/CS_FSM_FFd1 AND KeyboardRead/KeyBuff/KeyBufferCtrl/CS_FSM_FFd2)
	OR (KeyboardRead/KeyBuff/KeyBufferCtrl/CS_FSM_FFd1 AND 
	KeyboardRead/KeyBuff/KeyBufferCtrl/CS_FSM_FFd2 AND NOT OUTPORT_7));

FDCPE_KeyboardRead/KeyBuff/KeyBufferCtrl/CS_FSM_FFd2: FDCPE port map (KeyboardRead/KeyBuff/KeyBufferCtrl/CS_FSM_FFd2,KeyboardRead/KeyBuff/KeyBufferCtrl/CS_FSM_FFd2_D,CLK,RST,'0');
KeyboardRead/KeyBuff/KeyBufferCtrl/CS_FSM_FFd2_D <= ((KeyboardRead/VAL AND 
	NOT KeyboardRead/KeyBuff/KeyBufferCtrl/CS_FSM_FFd1)
	OR (KeyboardRead/KeyBuff/KeyBufferCtrl/CS_FSM_FFd1 AND 
	OUTPORT_7));

FTCPE_KeyboardRead/KeyDecode/KeyCtrl/CS_FSM_FFd1: FTCPE port map (KeyboardRead/KeyDecode/KeyCtrl/CS_FSM_FFd1,KeyboardRead/KeyDecode/KeyCtrl/CS_FSM_FFd1_T,CLK,RST,'0');
KeyboardRead/KeyDecode/KeyCtrl/CS_FSM_FFd1_T <= ((KeyboardRead/VAL AND 
	NOT KeyboardRead/KeyBuff/KeyBufferCtrl/CS_FSM_FFd1 AND KeyboardRead/KeyBuff/KeyBufferCtrl/CS_FSM_FFd2 AND 
	NOT KeyboardRead/KeyDecode/KeyCtrl/CS_FSM_FFd1)
	OR (J2_15 AND J2_14 AND J2_13 AND J2_12 AND 
	KeyboardRead/KeyBuff/KeyBufferCtrl/CS_FSM_FFd1 AND KeyboardRead/KeyDecode/KeyCtrl/CS_FSM_FFd1)
	OR (J2_15 AND J2_14 AND J2_13 AND J2_12 AND 
	NOT KeyboardRead/KeyBuff/KeyBufferCtrl/CS_FSM_FFd2 AND KeyboardRead/KeyDecode/KeyCtrl/CS_FSM_FFd1));


KeyboardRead/KeyDecode/KeyScanner/NOT_DECOUT(0) <= ((NOT KeyboardRead/INTERNAL_K(2) AND 
	NOT KeyboardRead/INTERNAL_K(3))
	OR (KeyboardRead/INTERNAL_K(2) AND 
	KeyboardRead/INTERNAL_K(3) AND KeyboardRead/KeyDecode/KeyScanner/NOT_DECOUT(0)));


KeyboardRead/KeyDecode/KeyScanner/NOT_DECOUT(1) <= ((KeyboardRead/KeyDecode/KeyScanner/NOT_DECOUT(1) AND 
	KeyboardRead/INTERNAL_K(2))
	OR (KeyboardRead/INTERNAL_K(2) AND 
	NOT KeyboardRead/INTERNAL_K(3)));


KeyboardRead/KeyDecode/KeyScanner/NOT_DECOUT(2) <= ((NOT KeyboardRead/INTERNAL_K(2) AND 
	KeyboardRead/INTERNAL_K(3))
	OR (KeyboardRead/INTERNAL_K(3) AND 
	KeyboardRead/KeyDecode/KeyScanner/NOT_DECOUT(2)));

FDCPE_KeyboardRead/VAL: FDCPE port map (KeyboardRead/VAL,KeyboardRead/VAL_D,CLK,RST,'0');
KeyboardRead/VAL_D <= ((NOT KeyboardRead/VAL AND 
	KeyboardRead/KeyDecode/KeyCtrl/CS_FSM_FFd1)
	OR (KeyboardRead/VAL AND 
	NOT KeyboardRead/KeyBuff/KeyBufferCtrl/CS_FSM_FFd1 AND KeyboardRead/KeyBuff/KeyBufferCtrl/CS_FSM_FFd2)
	OR (J2_15 AND J2_14 AND J2_13 AND J2_12 AND 
	NOT KeyboardRead/VAL));


OUTPORT_4 <= J2_17;


OUTPORT_5 <= J2_18;

FTCPE_SLCD/SerialReceive/ParityChk/Q: FTCPE port map (SLCD/SerialReceive/ParityChk/Q,OUTPORT_1,OUTPORT_2,SLCD/SerialReceive/ParityChk/Q_CLR,'0');
SLCD/SerialReceive/ParityChk/Q_CLR <= (NOT SLCD/SerialReceive/SerialCtrl/CS_FSM_FFd2 AND 
	NOT SLCD/SerialReceive/SerialCtrl/CS_FSM_FFd3);

FDCPE_SLCD/SerialReceive/SerialCtrl/CS_FSM_FFd1: FDCPE port map (SLCD/SerialReceive/SerialCtrl/CS_FSM_FFd1,SLCD/SerialReceive/SerialCtrl/CS_FSM_FFd1_D,CLK,RST,'0');
SLCD/SerialReceive/SerialCtrl/CS_FSM_FFd1_D <= ((SLCD/SerialReceive/SerialCtrl/CS_FSM_FFd1 AND 
	SLCD/doneAccept)
	OR (SLCD/SerialReceive/SerialCtrl/CS_FSM_FFd2 AND 
	NOT SLCD/SerialReceive/SerialCtrl/CS_FSM_FFd3 AND SLCD/doneAccept));

FDCPE_SLCD/SerialReceive/SerialCtrl/CS_FSM_FFd2: FDCPE port map (SLCD/SerialReceive/SerialCtrl/CS_FSM_FFd2,SLCD/SerialReceive/SerialCtrl/CS_FSM_FFd2_D,CLK,RST,'0');
SLCD/SerialReceive/SerialCtrl/CS_FSM_FFd2_D <= ((SLCD/SerialReceive/SerialCtrl/CS_FSM_FFd2 AND 
	NOT OUTPORT_3 AND SLCD/SerialReceive/SerialCtrl/CS_FSM_FFd3 AND 
	SLCD/SerialReceive/ParityChk/Q)
	OR (NOT OUTPORT_3 AND 
	SLCD/SerialReceive/SerialCtrl/CS_FSM_FFd3 AND SLCD/SerialReceive/counterOut(0) AND 
	NOT SLCD/SerialReceive/counterOut(1) AND SLCD/SerialReceive/counterOut(2))
	OR (SLCD/SerialReceive/SerialCtrl/CS_FSM_FFd1 AND 
	SLCD/doneAccept)
	OR (SLCD/SerialReceive/SerialCtrl/CS_FSM_FFd2 AND 
	NOT SLCD/SerialReceive/SerialCtrl/CS_FSM_FFd3 AND NOT SLCD/SerialReceive/SerialCtrl/CS_FSM_FFd1)
	OR (SLCD/SerialReceive/SerialCtrl/CS_FSM_FFd2 AND 
	NOT OUTPORT_3 AND SLCD/SerialReceive/SerialCtrl/CS_FSM_FFd3 AND 
	SLCD/SerialReceive/counterOut(0))
	OR (SLCD/SerialReceive/SerialCtrl/CS_FSM_FFd2 AND 
	NOT OUTPORT_3 AND SLCD/SerialReceive/SerialCtrl/CS_FSM_FFd3 AND 
	NOT SLCD/SerialReceive/counterOut(1))
	OR (SLCD/SerialReceive/SerialCtrl/CS_FSM_FFd2 AND 
	NOT OUTPORT_3 AND SLCD/SerialReceive/SerialCtrl/CS_FSM_FFd3 AND 
	NOT SLCD/SerialReceive/counterOut(2)));

FDCPE_SLCD/SerialReceive/SerialCtrl/CS_FSM_FFd3: FDCPE port map (SLCD/SerialReceive/SerialCtrl/CS_FSM_FFd3,SLCD/SerialReceive/SerialCtrl/CS_FSM_FFd3_D,CLK,RST,'0');
SLCD/SerialReceive/SerialCtrl/CS_FSM_FFd3_D <= ((OUTPORT_3)
	OR (SLCD/SerialReceive/SerialCtrl/CS_FSM_FFd2 AND 
	NOT SLCD/SerialReceive/SerialCtrl/CS_FSM_FFd3)
	OR (SLCD/SerialReceive/SerialCtrl/CS_FSM_FFd2 AND 
	NOT SLCD/SerialReceive/counterOut(0) AND SLCD/SerialReceive/counterOut(1) AND 
	SLCD/SerialReceive/counterOut(2)));

FTCPE_SLCD/SerialReceive/counterOut0: FTCPE port map (SLCD/SerialReceive/counterOut(0),'1',OUTPORT_2,SLCD/SerialReceive/counterOut_CLR(0),'0');
SLCD/SerialReceive/counterOut_CLR(0) <= (NOT SLCD/SerialReceive/SerialCtrl/CS_FSM_FFd2 AND 
	NOT SLCD/SerialReceive/SerialCtrl/CS_FSM_FFd3);

FTCPE_SLCD/SerialReceive/counterOut1: FTCPE port map (SLCD/SerialReceive/counterOut(1),SLCD/SerialReceive/counterOut(0),OUTPORT_2,SLCD/SerialReceive/counterOut_CLR(1),'0');
SLCD/SerialReceive/counterOut_CLR(1) <= (NOT SLCD/SerialReceive/SerialCtrl/CS_FSM_FFd2 AND 
	NOT SLCD/SerialReceive/SerialCtrl/CS_FSM_FFd3);

FTCPE_SLCD/SerialReceive/counterOut2: FTCPE port map (SLCD/SerialReceive/counterOut(2),SLCD/SerialReceive/counterOut_T(2),OUTPORT_2,SLCD/SerialReceive/counterOut_CLR(2),'0');
SLCD/SerialReceive/counterOut_T(2) <= (SLCD/SerialReceive/counterOut(0) AND 
	SLCD/SerialReceive/counterOut(1));
SLCD/SerialReceive/counterOut_CLR(2) <= (NOT SLCD/SerialReceive/SerialCtrl/CS_FSM_FFd2 AND 
	NOT SLCD/SerialReceive/SerialCtrl/CS_FSM_FFd3);

FDCPE_SLCD/doneAccept: FDCPE port map (SLCD/doneAccept,SLCD/doneAccept_D,CLK,RST,'0');
SLCD/doneAccept_D <= ((J4_9)
	OR (SLCD/SerialReceive/SerialCtrl/CS_FSM_FFd2 AND 
	NOT SLCD/SerialReceive/SerialCtrl/CS_FSM_FFd3 AND NOT SLCD/SerialReceive/SerialCtrl/CS_FSM_FFd1 AND 
	SLCD/doneAccept));

Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC95144XL-10-TQ100


   --------------------------------------------------  
  /100 98  96  94  92  90  88  86  84  82  80  78  76  \
 |   99  97  95  93  91  89  87  85  83  81  79  77    |
 | 1                                               75  | 
 | 2                                               74  | 
 | 3                                               73  | 
 | 4                                               72  | 
 | 5                                               71  | 
 | 6                                               70  | 
 | 7                                               69  | 
 | 8                                               68  | 
 | 9                                               67  | 
 | 10                                              66  | 
 | 11                                              65  | 
 | 12                                              64  | 
 | 13              XC95144XL-10-TQ100              63  | 
 | 14                                              62  | 
 | 15                                              61  | 
 | 16                                              60  | 
 | 17                                              59  | 
 | 18                                              58  | 
 | 19                                              57  | 
 | 20                                              56  | 
 | 21                                              55  | 
 | 22                                              54  | 
 | 23                                              53  | 
 | 24                                              52  | 
 | 25                                              51  | 
 |   27  29  31  33  35  37  39  41  43  45  47  49    |
  \26  28  30  32  34  36  38  40  42  44  46  48  50  /
   --------------------------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 KPR                              51 VCC                           
  2 KPR                              52 INPORT_0                      
  3 KPR                              53 INPORT_1                      
  4 KPR                              54 INPORT_2                      
  5 VCC                              55 INPORT_3                      
  6 KPR                              56 INPORT_4                      
  7 KPR                              57 VCC                           
  8 KPR                              58 KPR                           
  9 KPR                              59 KPR                           
 10 KPR                              60 KPR                           
 11 KPR                              61 KPR                           
 12 KPR                              62 GND                           
 13 KPR                              63 KPR                           
 14 KPR                              64 KPR                           
 15 KPR                              65 KPR                           
 16 KPR                              66 KPR                           
 17 KPR                              67 KPR                           
 18 KPR                              68 KPR                           
 19 KPR                              69 GND                           
 20 KPR                              70 KPR                           
 21 GND                              71 KPR                           
 22 CLK                              72 KPR                           
 23 KPR                              73 J4_9                          
 24 J2_9                             74 KPR                           
 25 J2_11                            75 GND                           
 26 VCC                              76 J4_11                         
 27 KPR                              77 J4_13                         
 28 J2_13                            78 KPR                           
 29 J2_15                            79 KPR                           
 30 KPR                              80 KPR                           
 31 GND                              81 KPR                           
 32 J2_17                            82 J4_10                         
 33 KPR                              83 TDO                           
 34 KPR                              84 GND                           
 35 J2_10                            85 J4_12                         
 36 J2_12                            86 J4_14                         
 37 J2_14                            87 KPR                           
 38 VCC                              88 VCC                           
 39 KPR                              89 KPR                           
 40 J2_18                            90 KPR                           
 41 KPR                              91 OUTPORT_1                     
 42 KPR                              92 OUTPORT_2                     
 43 KPR                              93 OUTPORT_3                     
 44 GND                              94 OUTPORT_4                     
 45 TDI                              95 OUTPORT_5                     
 46 KPR                              96 KPR                           
 47 TMS                              97 OUTPORT_7                     
 48 TCK                              98 VCC                           
 49 KPR                              99 RST                           
 50 KPR                             100 GND                           


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         KPR  = Unused I/O with weak keeper (leave unconnected)
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc95144xl-10-TQ100
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Set I/O Pin Termination                     : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Input Limit                                 : 54
Pterm Limit                                 : 25
