<!doctype html><html lang=en-us dir=ltr><head><meta charset=utf-8><meta name=viewport content='width=device-width,initial-scale=1'><meta name=description content="Memory Consistency (MC) | Sequential Consistency (SC) | TSO/X86 | Relaxed Memory Consistency | Memory Model"><title>Cache Coherence (2) - Memory Consistency</title>
<link rel=canonical href=https://isa-lai.com/blog/p/cache-coherence-2-memory-consistency/><link rel=stylesheet href=/blog/scss/style.min.663803bebe609202d5b39d848f2d7c2dc8b598a2d879efa079fa88893d29c49c.css><meta property='og:title' content="Cache Coherence (2) - Memory Consistency"><meta property='og:description' content="Memory Consistency (MC) | Sequential Consistency (SC) | TSO/X86 | Relaxed Memory Consistency | Memory Model"><meta property='og:url' content='https://isa-lai.com/blog/p/cache-coherence-2-memory-consistency/'><meta property='og:site_name' content='Isa Lai | Blog'><meta property='og:type' content='article'><meta property='article:section' content='Post'><meta property='article:tag' content='Memory'><meta property='article:tag' content='Cache'><meta property='article:tag' content='Computer Architecture'><meta property='article:published_time' content='2024-10-08T19:31:55-04:00'><meta property='article:modified_time' content='2024-10-08T19:31:55-04:00'><meta property='og:image' content='https://isa-lai.com/blog/cache/sequential-consistency.png'><meta name=twitter:title content="Cache Coherence (2) - Memory Consistency"><meta name=twitter:description content="Memory Consistency (MC) | Sequential Consistency (SC) | TSO/X86 | Relaxed Memory Consistency | Memory Model"><meta name=twitter:card content="summary_large_image"><meta name=twitter:image content='https://isa-lai.com/blog/cache/sequential-consistency.png'><link rel="shortcut icon" href=/blog/favicon.ico></head><body class=article-page><script>(function(){const e="StackColorScheme";localStorage.getItem(e)||localStorage.setItem(e,"auto")})()</script><script>(function(){const t="StackColorScheme",e=localStorage.getItem(t),n=window.matchMedia("(prefers-color-scheme: dark)").matches===!0;e=="dark"||e==="auto"&&n?document.documentElement.dataset.scheme="dark":document.documentElement.dataset.scheme="light"})()</script><div class="container main-container flex on-phone--column extended"><aside class="sidebar left-sidebar sticky"><button class="hamburger hamburger--spin" type=button id=toggle-menu aria-label="Toggle Menu">
<span class=hamburger-box><span class=hamburger-inner></span></span></button><header><figure class=site-avatar><a href=/blog/><img src=/blog/img/logo_hu8332679648614575599.png width=300 height=300 class=site-logo loading=lazy alt=Avatar>
</a><span class=emoji>üë©‚Äçüíª</span></figure><div class=site-meta><h1 class=site-name><a href=/blog>Isa Lai | Blog</a></h1><h2 class=site-description>Software | Compiler | Computer Architecture</h2></div></header><ol class=menu-social><li><a href=https://github.com/isa-Lai target=_blank title=GitHub rel=me><svg class="icon icon-tabler icon-tabler-brand-github" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z" fill="none"/><path d="M9 19c-4.3 1.4-4.3-2.5-6-3m12 5v-3.5c0-1 .1-1.4-.5-2 2.8-.3 5.5-1.4 5.5-6a4.6 4.6.0 00-1.3-3.2 4.2 4.2.0 00-.1-3.2s-1.1-.3-3.5 1.3a12.3 12.3.0 00-6.2.0C6.5 2.8 5.4 3.1 5.4 3.1a4.2 4.2.0 00-.1 3.2A4.6 4.6.0 004 9.5c0 4.6 2.7 5.7 5.5 6-.6.6-.6 1.2-.5 2V21"/></svg></a></li><li><a href=https://twitter.com target=_blank title=Twitter rel=me><svg class="icon icon-tabler icon-tabler-brand-twitter" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z" fill="none"/><path d="M22 4.01c-1 .49-1.98.689-3 .99-1.121-1.265-2.783-1.335-4.38-.737S11.977 6.323 12 8v1c-3.245.083-6.135-1.395-8-4 0 0-4.182 7.433 4 11-1.872 1.247-3.739 2.088-6 2 3.308 1.803 6.913 2.423 10.034 1.517 3.58-1.04 6.522-3.723 7.651-7.742a13.84 13.84.0 00.497-3.753C20.18 7.773 21.692 5.25 22 4.009z"/></svg></a></li></ol><ol class=menu id=main-menu><li><a href=/blog/><svg class="icon icon-tabler icon-tabler-home" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><polyline points="5 12 3 12 12 3 21 12 19 12"/><path d="M5 12v7a2 2 0 002 2h10a2 2 0 002-2v-7"/><path d="M9 21v-6a2 2 0 012-2h2a2 2 0 012 2v6"/></svg>
<span>Home</span></a></li><li><a href=/blog/archives/><svg class="icon icon-tabler icon-tabler-archive" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><rect x="3" y="4" width="18" height="4" rx="2"/><path d="M5 8v10a2 2 0 002 2h10a2 2 0 002-2V8"/><line x1="10" y1="12" x2="14" y2="12"/></svg>
<span>Archives</span></a></li><li><a href=/blog/search/><svg class="icon icon-tabler icon-tabler-search" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><circle cx="10" cy="10" r="7"/><line x1="21" y1="21" x2="15" y2="15"/></svg>
<span>Search</span></a></li><li><a href=/blog/links/><svg class="icon icon-tabler icon-tabler-link" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><path d="M10 14a3.5 3.5.0 005 0l4-4a3.5 3.5.0 00-5-5l-.5.5"/><path d="M14 10a3.5 3.5.0 00-5 0l-4 4a3.5 3.5.0 005 5l.5-.5"/></svg>
<span>Links</span></a></li><li class=menu-bottom-section><ol class=menu><li id=dark-mode-toggle><svg class="icon icon-tabler icon-tabler-toggle-left" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><circle cx="8" cy="12" r="2"/><rect x="2" y="6" width="20" height="12" rx="6"/></svg>
<svg class="icon icon-tabler icon-tabler-toggle-right" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><circle cx="16" cy="12" r="2"/><rect x="2" y="6" width="20" height="12" rx="6"/></svg>
<span>Dark Mode</span></li></ol></li></ol></aside><aside class="sidebar right-sidebar sticky"><section class="widget archives"><div class=widget-icon><svg class="icon icon-tabler icon-tabler-hash" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><line x1="5" y1="9" x2="19" y2="9"/><line x1="5" y1="15" x2="19" y2="15"/><line x1="11" y1="4" x2="7" y2="20"/><line x1="17" y1="4" x2="13" y2="20"/></svg></div><h2 class="widget-title section-title">Table of contents</h2><div class=widget--toc><nav id=TableOfContents><ol><li><a href=#problem-is-shared-memory>Problem is Shared Memory</a></li><li><a href=#consistency-vs-coherence>Consistency vs Coherence?</a></li><li><a href=#sequential-consistency-sc>Sequential Consistency (SC)</a><ol><li><a href=#sc-execution>SC Execution</a></li><li><a href=#sc-implementation>SC implementation</a><ol><li><a href=#sc-implementation-with-cache-coherence>SC Implementation with Cache Coherence</a></li><li><a href=#optimizing-sc-implementation>Optimizing SC Implementation</a></li></ol></li><li><a href=#atomic-operations-with-sc>Atomic operations with SC</a></li></ol></li><li><a href=#tsox86>TSO/X86</a><ol><li><a href=#motivation>Motivation</a></li><li><a href=#tso-compare-to-sc>TSO compare to SC</a></li><li><a href=#bypassing>Bypassing</a></li><li><a href=#atomic>Atomic</a></li></ol></li><li><a href=#relaxed-memory-consistency>Relaxed Memory Consistency</a><ol><li><a href=#example-relaxed-consistency-model-xc>eXample relaxed Consistency model (XC)</a></li><li><a href=#implementation>Implementation</a></li><li><a href=#atomic-1>Atomic</a></li><li><a href=#data-races>Data Races</a></li></ol></li><li><a href=#references>References</a></li></ol></nav></div></section></aside><main class="main full-width"><article class="has-image main-article"><header class=article-header><div class=article-image><a href=/blog/p/cache-coherence-2-memory-consistency/><img src=/blog/cache/sequential-consistency.png loading=lazy alt="Featured image of post Cache Coherence (2) - Memory Consistency"></a></div><div class=article-details><header class=article-category><a href=/blog/categories/cache/ style=background-color:#2a9d8f;color:#fff>Cache</a></header><div class=article-title-wrapper><h2 class=article-title><a href=/blog/p/cache-coherence-2-memory-consistency/>Cache Coherence (2) - Memory Consistency</a></h2><h3 class=article-subtitle>Memory Consistency (MC) | Sequential Consistency (SC) | TSO/X86 | Relaxed Memory Consistency | Memory Model</h3></div><footer class=article-time><div><svg class="icon icon-tabler icon-tabler-calendar-time" width="56" height="56" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><path d="M11.795 21H5a2 2 0 01-2-2V7a2 2 0 012-2h12a2 2 0 012 2v4"/><circle cx="18" cy="18" r="4"/><path d="M15 3v4"/><path d="M7 3v4"/><path d="M3 11h16"/><path d="M18 16.496V18l1 1"/></svg>
<time class=article-time--published>Oct 08, 2024</time></div><div><svg class="icon icon-tabler icon-tabler-clock" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><circle cx="12" cy="12" r="9"/><polyline points="12 7 12 12 15 15"/></svg>
<time class=article-time--reading>6 minute read</time></div></footer></div></header><section class=article-content><h2 id=problem-is-shared-memory>Problem is Shared Memory</h2><p>For these intructions in two cores:</p><div class=table-wrapper><table><thead><tr><th style=text-align:center>Core C1</th><th style=text-align:center>Core C2</th><th style=text-align:center>*</th></tr></thead><tbody><tr><td style=text-align:center>S1: x = 1</td><td style=text-align:center>S2: y = 1</td><td style=text-align:center>x and y initialy be 0</td></tr><tr><td style=text-align:center>L1: r1 = y</td><td style=text-align:center>L2: r2 = x</td><td style=text-align:center></td></tr></tbody></table></div><p>We could get different results depending on the order of execution:</p><div class=table-wrapper><table><thead><tr><th style=text-align:center>r1</th><th style=text-align:center>r2</th><th style=text-align:center>Execution Order</th></tr></thead><tbody><tr><td style=text-align:center>0</td><td style=text-align:center>1</td><td style=text-align:center>S1 L1 S2 L2</td></tr><tr><td style=text-align:center>1</td><td style=text-align:center>0</td><td style=text-align:center>S2 L2 S1 L1</td></tr><tr><td style=text-align:center>1</td><td style=text-align:center>1</td><td style=text-align:center>S1 S2 L1 L2</td></tr><tr><td style=text-align:center>0</td><td style=text-align:center>0</td><td style=text-align:center>*Possibly when using FIFO write buffers.</td></tr></tbody></table></div><h2 id=consistency-vs-coherence>Consistency vs Coherence?</h2><ul><li>Cache coherence does not equal memory consistency. Coherence simply provide a pipelined way to update the cache. It along does not determine shared memory behavior.</li><li>A memory consistency implementation can use cache coherence as a useful ‚Äúblack box.‚Äù</li></ul><h2 id=sequential-consistency-sc>Sequential Consistency (SC)</h2><p>Most intuitive memory model. Basic idea:</p><ul><li>Single processor sequential: result like executed in order.</li><li>Multi-processor sequential: single core in the sequence of in order, while all core also execute in some sequential order. The total order of operations is <code>memory order</code>, like this figure:</li></ul><p><img src=/blog/cache/sequential-consistency.png loading=lazy alt="Sequential Consistency"></p><p>Here is a example SC execution for the preious sample table of execution S1 S2 L1 L2.</p><p><img src=/blog/cache/sc-example.png loading=lazy alt="Sequential Consistency Example"></p><h3 id=sc-execution>SC Execution</h3><p>Reqires the following (L(a) and S(a) represent a load and a store, respectively, to address <code>a</code>, Orders &lt;p and &lt;m define program and global memory order.):</p><ul><li>All cores insert request to &lt;m respecting to their programe order. Four cases:<ul><li>If L(a) &lt;p L(b) -> L(a) &lt;m L(b) /* Load->Load */</li><li>If L(a) &lt;p S(b) -> L(a) &lt;m S(b) /* Load->Store */</li><li>If S(a) &lt;p S(b) -> S(a) &lt;m S(b) /* Store->Store */</li><li>If S(a) &lt;p L(b) -> S(a) &lt;m L(b) /* Store->Load */</li></ul></li><li>Every load gets the value from the latest store in memory order.</li></ul><h3 id=sc-implementation>SC implementation</h3><p>2 Native implementation:</p><ul><li>Multistasking Uniprocessor<ul><li>Multi threading in single processor.<ul><li>T1 executes on C1 until context switch to T2</li><li>On a context switch, all pending memory requests must complete before switching.</li></ul></li></ul></li><li>Switch<ul><li>Pick a core, complete one request, and then switch to next core.</li><li>Can be random, round-robin, or any other scheme that does not starve a core.</li></ul></li></ul><h4 id=sc-implementation-with-cache-coherence>SC Implementation with Cache Coherence</h4><p><code>Conflict</code>: two operations to the same address in parallel, and at least one writes.</p><p>Here assume SWMR(Single Writer Multi Reader)</p><p>State Machine:</p><ul><li>M: modified - read and write permit</li><li>S: shared - read permit</li><li>GetM and GetS: coherence requests to obtain a block in M or S.</li><li>Requests can perform in parallel is no conflict.</li></ul><h4 id=optimizing-sc-implementation>Optimizing SC Implementation</h4><ul><li>Non-Binding Prefetching</li><li>Speculative Cores: When branch prediction squashes intructions, the non-binding prefetching does not get squashed.</li><li>Dynamically Scheduled Cores: out-of-order execution.</li><li>Multithreading</li></ul><h3 id=atomic-operations-with-sc>Atomic operations with SC</h3><p>Atomically perform paris of operations for <code>thread synchronization</code>. <strong>Read-Modify-Write</strong> (RMW) aka:</p><ul><li>Load-Linked/Store-Conditional (LL/SC)</li><li>Test-and-Set (TS)</li><li>Compare-and-Swap (CAS)</li><li>Fetch-and-Add (FAA)</li></ul><p>RMW atomically read to check if it is unlocked, and write the locked value. To be atomic, read and write must appear consecutively.</p><p>Atomic RMW does not need to inform other cores.</p><ol><li>The core obtain the block in M in its cache.</li><li>If block is not M or not there, just load and store the block in its cache.</li><li>Serve any incoming coherence requests intil it stores.</li></ol><h2 id=tsox86>TSO/X86</h2><h3 id=motivation>Motivation</h3><p><code>write buffer</code> hold the committed store until it retire and write to cache/register. More performance improvement can be done by <em>forward/bypass</em> the latest store to load.</p><p>Back to the example:</p><div class=table-wrapper><table><thead><tr><th style=text-align:center>Core C1</th><th style=text-align:center>Core C2</th><th style=text-align:center>*</th></tr></thead><tbody><tr><td style=text-align:center>S1: x = 1</td><td style=text-align:center>S2: y = 1</td><td style=text-align:center>x and y initialy be 0</td></tr><tr><td style=text-align:center>L1: r1 = y</td><td style=text-align:center>L2: r2 = x</td><td style=text-align:center></td></tr></tbody></table></div><ul><li>C1 run S1, and buffer NEW to write buffer</li><li>C2 run S2, and buffer NEW to write buffer</li><li>Both run L1 and L2, which both get 0 from memory</li><li>Finally both write buffers update x and y to NEW</li></ul><h3 id=tso-compare-to-sc>TSO compare to SC</h3><p>SC execution is a subset of TSO execution.</p><p>Store->Load in program order not necessary be the same in memory order, so SC has this but TSO does not:</p><ul><li>If S(a) &lt;p L(b) -> S(a) &lt;m L(b) /* Store->Load */</li></ul><p>Programmer/Compiler can prevent this by using <code>FENCE</code> instruction. Memory operation before FENCE must complete before any memory operation after FENCE.</p><h3 id=bypassing>Bypassing</h3><p>Most bypassing value can only be within its own thread.</p><h3 id=atomic>Atomic</h3><p>Load of RMW cannot pass an earlier store because of this wrong scenario:</p><ul><li>Load of RMW pass earlier store.</li><li>Store of RMW pass earlier store because they are atomic pare.</li><li>Store passing store is illegal in TSO.</li></ul><p>To fix this:</p><ul><li>RMW effectively drains/runs the write buffer before it can perform the load.</li><li>Load part need read-write coherence permission.</li><li>Cannot change/relinquish permission in the middle of RMW.</li></ul><h2 id=relaxed-memory-consistency>Relaxed Memory Consistency</h2><ul><li>Can reorder any memory operation unless there is a FENCE.</li><li>Requires programmer to explicitly mark the FENCE.</li></ul><p>Some advantages:</p><ul><li>Non-FIFO Coalescing Write Buffer</li><li>Simpler Implementation</li><li>Coupling consistency and coherence: Relaxed Model <em>opens the coherence box</em>.</li></ul><h3 id=example-relaxed-consistency-model-xc>eXample relaxed Consistency model (XC)</h3><p>XC gratrnteed to preserve program order for:</p><ul><li>Load/Store -> FENCE</li><li>FENCE -> FENCE</li><li>FENCE -> Load/Store</li></ul><p>XC keeps TSO rules for two same address access:</p><ul><li>Load -> Load/Store</li><li>Store -> Store</li></ul><p>For example for this case, we have to insert FENCE at these places to get r2 = 1:</p><div class=table-wrapper><table><thead><tr><th style=text-align:center>Core C1</th><th style=text-align:center>Core C2</th><th style=text-align:center>*</th></tr></thead><tbody><tr><td style=text-align:center>S1: x = 1</td><td style=text-align:center></td><td style=text-align:center></td></tr><tr><td style=text-align:center><strong>F1: FENCE</strong></td><td style=text-align:center></td><td style=text-align:center></td></tr><tr><td style=text-align:center>S2: y = 1</td><td style=text-align:center></td><td style=text-align:center></td></tr><tr><td style=text-align:center></td><td style=text-align:center>L1: r1 = x</td><td style=text-align:center></td></tr><tr><td style=text-align:center></td><td style=text-align:center>B1: if (r1‚â† 1) goto L1;</td><td style=text-align:center></td></tr><tr><td style=text-align:center></td><td style=text-align:center><strong>F2: FENCE</strong></td><td style=text-align:center></td></tr><tr><td style=text-align:center></td><td style=text-align:center>L2: r2 = y</td><td style=text-align:center></td></tr></tbody></table></div><h3 id=implementation>Implementation</h3><ul><li>Each core has a <strong>Reorder Buffer (ROB)</strong> to reorder load and store.</li><li>Reorder based on RC rules.</li><li>FENCE:<ol><li>FENCH as drain: costly but common.</li><li>FENCH as no-ops: not in commercial product yet.</li></ol></li></ul><h3 id=atomic-1>Atomic</h3><p>The same as TSO: drain the write buffer before performing RMW. However, XC needs a FENCH for RMW or lock release.</p><p>For examples:</p><div class=table-wrapper><table><thead><tr><th style=text-align:left>Note</th><th style=text-align:left>XC Inst</th></tr></thead><tbody><tr><td style=text-align:left>Read L and hold L if L is 0</td><td style=text-align:left>RMW: L If L==1, goto RMW; <strong>FENCE</strong></td></tr><tr><td style=text-align:left>Critical Sections</td><td style=text-align:left>Memory Requests</td></tr><tr><td style=text-align:left>Release Lock</td><td style=text-align:left><strong>FENCE</strong>; Store L=0</td></tr></tbody></table></div><h3 id=data-races>Data Races</h3><p>Assume acquire lock and release lock always has FENCH to perform the correct mutual exclusion.</p><p>In this case, r1 and r2 can be any combination of 0 and 1. There is a data race.</p><div class=table-wrapper><table><thead><tr><th style=text-align:center>Core C1</th><th style=text-align:center>Core C2</th><th style=text-align:center>*</th></tr></thead><tbody><tr><td style=text-align:center>lock</td><td style=text-align:center></td><td style=text-align:center></td></tr><tr><td style=text-align:center>S1: x = 1</td><td style=text-align:center>L1: r1 = y</td><td style=text-align:center>x and y initialy be 0</td></tr><tr><td style=text-align:center>S2: y = 1</td><td style=text-align:center>L2: r2 = x</td><td style=text-align:center></td></tr><tr><td style=text-align:center>unlock</td><td style=text-align:center></td><td style=text-align:center></td></tr></tbody></table></div><p>Now, r1 and r2 can only be (0,0) or (1,1). There is no data race.</p><div class=table-wrapper><table><thead><tr><th style=text-align:center>Core C1</th><th style=text-align:center>Core C2</th><th style=text-align:center>*</th></tr></thead><tbody><tr><td style=text-align:center>lock</td><td style=text-align:center>lock</td><td style=text-align:center></td></tr><tr><td style=text-align:center>S1: x = 1</td><td style=text-align:center>L1: r1 = y</td><td style=text-align:center>x and y initialy be 0</td></tr><tr><td style=text-align:center>S2: y = 1</td><td style=text-align:center>L2: r2 = x</td><td style=text-align:center></td></tr><tr><td style=text-align:center>unlock</td><td style=text-align:center>unlock</td><td style=text-align:center></td></tr></tbody></table></div><h2 id=references>References</h2><p>Sorin, D. J., Hill, M. D., Wood, D. A., & Nagarajan, V. (2020). <em>A primer on memory consistency and cache coherence</em> (2nd ed., pp. 17-90). Springer Nature. <a class=link href=https://doi.org/10.1007/978-3-031-01764-3 target=_blank rel=noopener>https://doi.org/10.1007/978-3-031-01764-3</a></p></section><footer class=article-footer><section class=article-tags><a href=/blog/tags/memory/>Memory</a>
<a href=/blog/tags/cache/>Cache</a>
<a href=/blog/tags/computer-architecture/>Computer Architecture</a></section><section class=article-copyright><svg class="icon icon-tabler icon-tabler-copyright" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><circle cx="12" cy="12" r="9"/><path d="M14.5 9a3.5 4 0 100 6"/></svg>
<span>Licensed under CC BY-NC-SA 4.0</span></section></footer></article><aside class=related-content--wrapper><h2 class=section-title>Related content</h2><div class=related-content><div class="flex article-list--tile"><article class=has-image><a href=/blog/p/cache-coherence-3-coherence-protocols/><div class=article-image><img src=/blog/cache/cache-coherence-controller.png loading=lazy data-key data-hash=/blog/cache/cache-coherence-controller.png></div><div class=article-details><h2 class=article-title>Cache Coherence (3) - Coherence Protocols</h2></div></a></article><article class=has-image><a href=/blog/p/cache-coherence-1-introduction/><div class=article-image><img src=/blog/cache/pipeline-coherence-interface.png loading=lazy data-key data-hash=/blog/cache/pipeline-coherence-interface.png></div><div class=article-details><h2 class=article-title>Cache Coherence (1) - Introduction</h2></div></a></article></div></div></aside><div class=disqus-container><div id=disqus_thread></div><script>window.disqus_config=function(){},function(){if(["localhost","127.0.0.1"].indexOf(window.location.hostname)!=-1){document.getElementById("disqus_thread").innerHTML="Disqus comments not available by default when the website is previewed locally.";return}var t=document,e=t.createElement("script");e.async=!0,e.src="//isa-lai-blog.disqus.com/embed.js",e.setAttribute("data-timestamp",+new Date),(t.head||t.body).appendChild(e)}()</script><noscript>Please enable JavaScript to view the <a href=https://disqus.com/?ref_noscript>comments powered by Disqus.</a></noscript><a href=https://disqus.com class=dsq-brlink>comments powered by <span class=logo-disqus>Disqus</span></a></div><style>.disqus-container{background-color:var(--card-background);border-radius:var(--card-border-radius);box-shadow:var(--shadow-l1);padding:var(--card-padding)}</style><script>window.addEventListener("onColorSchemeChange",e=>{typeof DISQUS=="object"&&DISQUS.reset({reload:!0})})</script><footer class=site-footer><section class=copyright>&copy;
2024 Isa Lai | Blog</section><section class=powerby>Built with <a href=https://gohugo.io/ target=_blank rel=noopener>Hugo</a><br>Theme <b><a href=https://github.com/CaiJimmy/hugo-theme-stack target=_blank rel=noopener data-version=3.27.0>Stack</a></b> designed by <a href=https://jimmycai.com target=_blank rel=noopener>Jimmy</a></section></footer><div class=pswp tabindex=-1 role=dialog aria-hidden=true><div class=pswp__bg></div><div class=pswp__scroll-wrap><div class=pswp__container><div class=pswp__item></div><div class=pswp__item></div><div class=pswp__item></div></div><div class="pswp__ui pswp__ui--hidden"><div class=pswp__top-bar><div class=pswp__counter></div><button class="pswp__button pswp__button--close" title="Close (Esc)"></button>
<button class="pswp__button pswp__button--share" title=Share></button>
<button class="pswp__button pswp__button--fs" title="Toggle fullscreen"></button>
<button class="pswp__button pswp__button--zoom" title="Zoom in/out"></button><div class=pswp__preloader><div class=pswp__preloader__icn><div class=pswp__preloader__cut><div class=pswp__preloader__donut></div></div></div></div></div><div class="pswp__share-modal pswp__share-modal--hidden pswp__single-tap"><div class=pswp__share-tooltip></div></div><button class="pswp__button pswp__button--arrow--left" title="Previous (arrow left)">
</button>
<button class="pswp__button pswp__button--arrow--right" title="Next (arrow right)"></button><div class=pswp__caption><div class=pswp__caption__center></div></div></div></div></div><script src=https://cdn.jsdelivr.net/npm/photoswipe@4.1.3/dist/photoswipe.min.js integrity="sha256-ePwmChbbvXbsO02lbM3HoHbSHTHFAeChekF1xKJdleo=" crossorigin=anonymous defer></script><script src=https://cdn.jsdelivr.net/npm/photoswipe@4.1.3/dist/photoswipe-ui-default.min.js integrity="sha256-UKkzOn/w1mBxRmLLGrSeyB4e1xbrp4xylgAWb3M42pU=" crossorigin=anonymous defer></script><link rel=stylesheet href=https://cdn.jsdelivr.net/npm/photoswipe@4.1.3/dist/default-skin/default-skin.min.css crossorigin=anonymous><link rel=stylesheet href=https://cdn.jsdelivr.net/npm/photoswipe@4.1.3/dist/photoswipe.min.css crossorigin=anonymous></main></div><script src=https://cdn.jsdelivr.net/npm/node-vibrant@3.1.6/dist/vibrant.min.js integrity="sha256-awcR2jno4kI5X0zL8ex0vi2z+KMkF24hUW8WePSA9HM=" crossorigin=anonymous></script><script type=text/javascript src=/blog/ts/main.js defer></script><script>(function(){const e=document.createElement("link");e.href="https://fonts.googleapis.com/css2?family=Lato:wght@300;400;700&display=swap",e.type="text/css",e.rel="stylesheet",document.head.appendChild(e)})()</script></body></html>