// Seed: 1351689291
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  string id_12, id_13 = "";
  assign module_1.type_36 = 0;
  wire id_14;
endmodule
module module_1 (
    input wor id_0,
    input tri0 id_1,
    output wand id_2,
    input tri0 id_3,
    output supply1 id_4,
    output supply1 id_5,
    output uwire id_6
    , id_61,
    input tri0 id_7,
    input uwire id_8,
    input wand id_9,
    input supply0 id_10,
    input tri1 id_11,
    input wor id_12,
    input tri1 id_13,
    output wire id_14,
    output supply0 id_15,
    input uwire id_16,
    input supply0 id_17,
    output tri0 id_18,
    output tri0 id_19,
    output wand id_20,
    output tri1 id_21,
    input uwire id_22,
    input tri0 id_23,
    input tri0 id_24,
    output tri1 id_25,
    input uwire id_26,
    input wire id_27,
    input tri0 id_28,
    input supply1 id_29,
    input supply0 id_30,
    output tri id_31,
    output tri id_32,
    output tri0 id_33,
    output tri1 id_34,
    input wand id_35,
    input supply0 id_36,
    output supply1 id_37,
    input supply1 id_38,
    input supply0 id_39,
    input uwire id_40,
    input uwire id_41,
    input wor id_42,
    input uwire id_43,
    output supply0 id_44,
    input uwire id_45,
    input supply0 id_46,
    input wand id_47,
    input tri id_48
    , id_62,
    output wand id_49,
    input tri1 id_50,
    input wand id_51,
    input supply1 id_52,
    input tri1 id_53,
    input tri1 id_54,
    input wire id_55,
    input wire id_56,
    input tri0 id_57,
    input tri id_58,
    input tri id_59
);
  wire id_63;
  module_0 modCall_1 (
      id_62,
      id_63,
      id_62,
      id_63,
      id_62,
      id_63,
      id_62,
      id_63,
      id_61,
      id_61,
      id_63
  );
  wire id_64;
endmodule
