#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Dec 20 15:36:46 2024
# Process ID: 22640
# Current directory: C:/Users/A/Desktop/EDA234/test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent26744 C:\Users\A\Desktop\EDA234\test\test.xpr
# Log file: C:/Users/A/Desktop/EDA234/test/vivado.log
# Journal file: C:/Users/A/Desktop/EDA234/test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/A/Desktop/EDA234/test/test.xpr
export_ip_user_files -of_objects  [get_files C:/Users/A/Desktop/UART_Controller/fifo.vhdl] -no_script -reset -force -quiet
remove_files  C:/Users/A/Desktop/UART_Controller/fifo.vhdl
export_ip_user_files -of_objects  [get_files C:/Users/A/Desktop/UART_Controller/uart_rx.vhdl] -no_script -reset -force -quiet
remove_files  C:/Users/A/Desktop/UART_Controller/uart_rx.vhdl
export_ip_user_files -of_objects  [get_files C:/Users/A/Desktop/UART_Controller/uart_top.vhdl] -no_script -reset -force -quiet
remove_files  C:/Users/A/Desktop/UART_Controller/uart_top.vhdl
export_ip_user_files -of_objects  [get_files C:/Users/A/Desktop/UART_Controller/uart_tx.vhdl] -no_script -reset -force -quiet
remove_files  C:/Users/A/Desktop/UART_Controller/uart_tx.vhdl
add_files -norecurse C:/Users/A/Desktop/EDA234/FPGA_Internal/find_max_min.vhd
export_ip_user_files -of_objects  [get_files C:/Users/A/Desktop/EDA234/FPGA_Internal/find_max_min.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/A/Desktop/EDA234/FPGA_Internal/find_max_min.vhd
add_files -norecurse C:/Users/A/Desktop/find_max_min.vhd
create_ip -name vio -vendor xilinx.com -library ip -version 3.0 -module_name printf -dir c:/Users/A/Desktop/EDA234/test/test.srcs/sources_1/ip
set_property -dict [list CONFIG.C_PROBE_IN0_WIDTH {8} CONFIG.C_NUM_PROBE_OUT {0} CONFIG.C_EN_PROBE_IN_ACTIVITY {0} CONFIG.Component_Name {printf}] [get_ips printf]
generate_target {instantiation_template} [get_files c:/Users/A/Desktop/EDA234/test/test.srcs/sources_1/ip/printf/printf.xci]
generate_target all [get_files  c:/Users/A/Desktop/EDA234/test/test.srcs/sources_1/ip/printf/printf.xci]
catch { config_ip_cache -export [get_ips -all printf] }
export_ip_user_files -of_objects [get_files c:/Users/A/Desktop/EDA234/test/test.srcs/sources_1/ip/printf/printf.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/A/Desktop/EDA234/test/test.srcs/sources_1/ip/printf/printf.xci]
launch_runs -jobs 20 printf_synth_1
export_simulation -of_objects [get_files c:/Users/A/Desktop/EDA234/test/test.srcs/sources_1/ip/printf/printf.xci] -directory C:/Users/A/Desktop/EDA234/test/test.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/A/Desktop/EDA234/test/test.ip_user_files -ipstatic_source_dir C:/Users/A/Desktop/EDA234/test/test.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Xilinx/Xlib} {questa=C:/Users/A/Desktop/EDA234/test/test.cache/compile_simlib/questa} {riviera=C:/Users/A/Desktop/EDA234/test/test.cache/compile_simlib/riviera} {activehdl=C:/Users/A/Desktop/EDA234/test/test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 20
wait_on_run impl_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top find_max_min [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 20
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/A/Desktop/EDA234/test/test.runs/impl_1/find_max_min.bit} [get_hw_devices xc7a100t_0]
set_property PROBES.FILE {C:/Users/A/Desktop/EDA234/test/test.runs/impl_1/find_max_min.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/Users/A/Desktop/EDA234/test/test.runs/impl_1/find_max_min.ltx} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {C:/Users/A/Desktop/EDA234/test/test.runs/impl_1/find_max_min.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/Users/A/Desktop/EDA234/test/test.runs/impl_1/find_max_min.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/A/Desktop/EDA234/test/test.runs/impl_1/find_max_min.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property INPUT_VALUE_RADIX BINARY [get_hw_probes min_temp_reg -of_objects [get_hw_vios -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"print1"}]]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 20
wait_on_run impl_1
set_property PROBES.FILE {C:/Users/A/Desktop/EDA234/test/test.runs/impl_1/find_max_min.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/Users/A/Desktop/EDA234/test/test.runs/impl_1/find_max_min.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/A/Desktop/EDA234/test/test.runs/impl_1/find_max_min.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 20
wait_on_run impl_1
set_property PROBES.FILE {C:/Users/A/Desktop/EDA234/test/test.runs/impl_1/find_max_min.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/Users/A/Desktop/EDA234/test/test.runs/impl_1/find_max_min.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/A/Desktop/EDA234/test/test.runs/impl_1/find_max_min.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
