`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 09/19/2016 03:48:46 PM
// Design Name: 
// Module Name: PCE(Payload Channel Encode)
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////
module PCE(            //å‰çº§è¦æœ‰èƒ½ä¿å­ä¸320çš„fifoï¼Œç¼–ç ç»“æŸå°†encode_busyå˜ä¸º0ï¼Œè¿™æ—¶å€™ä»fifoè¯»å…¥æ–°çš„ä¸€å¸§ç¼–ç æ•°æ    
	 done_rst,
    clk,                //% working clock
    rst,                //% reset active high
    din,                //% input origin payload data
    din_valid,          //% input payload data valid
    data_valid,         //% output encoded data valid 
    encode_out,         //% output encode data
    encode_busy
    );
    
	 input									done_rst;
    input                           clk;
    input                           rst;
    input                           din;
    input                           din_valid;
    
    output                      data_valid;         //ç¼–ç ç»“æœè¾“å‡ºä¿¡å·ï¼Œåº”è¯¥å’Œencode_outå¯¹é½
    output                      encode_out;
    output                      encode_busy;
    
    wire                    rst_n;
    reg         [12:0]      counter;
    wire        [12:0]      counter1;           //ä¸€æ–¹é¢ä½œä¸ºå†™å…¥å­˜å‚¨ä¿¡æ¯ä½çš„inbuffçš„åœ°å€ï¼Œå¦ä¸€æ–¹é¢ä½œä¸ºè¾“å…¥åˆ°å„ä¸ªç¼–ç å™¨çš„å½“å‰è¾“å…¥ä¿¡æ¯ä½çš„ä½æ•    
	 wire        [12:0]      out_addr_indicate;
    wire                        calculate_finish;
    reg         [3:0]           num;
    reg         [3:0]           num1;
    reg         [8:0]           out_addr_check;
    wire        [8:0]           out_addr_check1;
    reg                         data_valid_info;
    reg                         encode_out_reg;
    reg                         data_valid_check;
    wire                        data_valid_check1;
    
    reg                         data_valid_infos1;
    reg                         data_valid_infos2;
    reg                         data_valid_checks2;
    reg                         data_valid_checks1;
    reg                         encode_infos2;
    reg                         encode_infos1;
    reg                         din_valids3;
    reg                         din_valids2;
    reg                         din_valids1;
    
    reg         [12:0]      out_addr_info;
    wire        [12:0]      out_addr_info1;
    wire                            rst_roc;
    wire                            encode_info;
    wire                            dout1,dout2,dout3,dout4,dout5,dout6,dout7,dout8,dout9,dout10,dout11,dout12;
    
    assign          rst_n = ~rst;

    assign          counter1 = counter;
    assign          out_addr_indicate = {num,out_addr_check};
    assign          rst_roc = (num1 == 4'd12)? 1'b0 : 1'b1;
    assign          rst_n_all  = rst_n  && rst_roc;
    assign          out_addr_info1 = out_addr_info;
    assign          out_addr_check1 = out_addr_check;
    assign          data_valid_check1 = data_valid_check;
    assign          data_valid = data_valid_infos2 || data_valid_checks2;
    assign          encode_out = (data_valid_infos2)? encode_infos2 : encode_out_reg;
    assign          encode_busy = din_valid || din_valids3 || data_valid;
        
    always @(posedge clk ) begin
        if(!rst_n_all)  
            counter <= 13'd0;   
        else begin
            if(din_valid)  begin
                if(counter == 13'd4319)
                    counter <= counter;
                else  counter <= counter + 1'b1;
            end
            else counter <= counter;
        end
    end


    always @(posedge clk) begin
      if(!rst_n_all)  
            data_valid_info <= 1'b0;
        else begin
            if((calculate_finish == 1'b1) && (out_addr_info != 13'd4320))
                data_valid_info <= 1'b1;
            else    data_valid_info <= 1'b0;
        end
    end


    always @(posedge clk) begin   //out_addr_checkè¦ä»359å˜åŒ–åˆï¼Œè¿™æ˜¯å› ä¸ºç´¯åŠ ç»“æœçš„æœ€é«˜ä½æ˜¯è¾“å‡ºçš„ç¬¬ä¸€ä½        
		if(!rst_n_all) begin
            out_addr_check <= 9'd359;
            num <= 4'd0;
        end
        else begin
            if(data_valid_check)  begin       //åœ¨è¾“å‡ºå®Œä¿¡æ¯ä½ä½œä¸ºç¼–ç ç»“æœä¹‹åï¼Œå¼€å§‹è¾“å‡ºæ ¡éªŒä½ï¼Œè¿™é‡Œä½¿ç”¨data_valid_checkä½œä¸ºæ•´ä¸ªè¾“å‡ºè¿‡ç¨‹çš„æ ‡å¿                
				    if(out_addr_check == 9'd0) begin
                    out_addr_check <= 9'd359;
                    num <= num + 1'b1;
                end
                else out_addr_check <= out_addr_check - 1'b1;
            end
            else begin
                out_addr_check <= 9'd359;
                num <= 4'd0;
            end
        end
    end
    
    always @(posedge clk) begin   //num1ä¸ºnumçš„å»¶æ—        
		if(!rst_n_all) begin
            num1 <= 4'b0;
        end
        else begin
            num1 <= num;
        end
    end
    
    always @(posedge clk) begin   //data_valid_infos1ä¸ºdata_valid_infoçš„å»¶æ—        
	 if(!rst_n_all) begin
            data_valid_infos1 <= 1'b0;
        end
        else begin
            data_valid_infos1 <= data_valid_info;
        end
    end

    always @(posedge clk) begin   //data_valid_infos2ä¸ºdata_valid_infos1çš„å»¶æ—        
	 if(!rst_n_all) begin
            data_valid_infos2 <= 1'b0;
        end
        else begin
            data_valid_infos2 <= data_valid_infos1;
        end
    end

    always @(posedge clk) begin   //data_valid_checks1ä¸ºdata_valid_checkçš„å»¶æ—        
	 if(!rst_n_all) begin
            data_valid_checks1 <= 1'b0;
        end
        else begin
            data_valid_checks1 <= data_valid_check;
        end
    end

    always @(posedge clk) begin   //data_valid_checks2ä¸ºdata_valid_checks1çš„å»¶æ—       
	 if(!rst_n_all) begin
            data_valid_checks2 <= 1'b0;
        end
        else begin
            data_valid_checks2 <= data_valid_checks1;
        end
    end

    always @(posedge clk) begin   //encode_infos1ä¸ºencode_infoçš„å»¶æ—        
	 if(!rst_n_all) begin
            encode_infos1 <= 1'b0;
        end
        else begin
            encode_infos1 <= encode_info;
        end
    end

    always@(posedge clk)    begin   //encode_infos2ä¸ºencode_infos1çš„å»¶æ—            
	 if(!rst_n_all)  begin
                encode_infos2 <= 1'b0;
            end
        else  begin
                encode_infos2 <= encode_infos1;
            end
    end

    always@(posedge clk ) begin   //din_valids1ä¸ºdin_validçš„å»¶æ—        
	 if(!rst_n_all) begin
            din_valids1 <= 1'b0;
        end
        else begin
            din_valids1 <= din_valid;
        end
    end

    always@(posedge clk) begin   //din_valids2ä¸ºdin_valids1çš„å»¶æ—       
	 if(!rst_n_all) begin
            din_valids2 <= 1'b0;
        end
        else begin
            din_valids2 <= din_valids1;
        end
    end

    always@(posedge clk ) begin   //din_valids3ä¸ºdin_valids2çš„å»¶æ—       
	 if(!rst_n_all) begin
            din_valids3 <= 1'b0;
        end
        else begin
            din_valids3 <= din_valids2;
        end
    end
    
    
    
    always@(posedge clk) begin
        if(!rst_n_all) begin
            out_addr_info <= 13'b0;
            data_valid_check <= 1'b0;
        end
        else  begin
            if(calculate_finish) begin           //åœ¨å åŠ è®¡ç®—ç»“æŸä¹‹åæ‰å¼€å§‹è¾“å‡ºä¿¡æ¯ä½
                if((out_addr_info == 13'd4320) && (out_addr_indicate != 13'h1600))
                    data_valid_check <= 1'b1;           //è¿™é‡Œä¸å°†out_addr_infoç½®é›¶ï¼Œåªåœ¨é‡ç½®ä¿¡å·çš„æ—¶å€™å˜ä¸
                else begin
                    data_valid_check <= 1'b0;
                    out_addr_info <= out_addr_info + 1'b1;
                end
            end
            else begin       //calculate_finish = 1'b0
                out_addr_info <= 13'b0;
                data_valid_check <= 1'b0;
            end
        end
    end
    
    
    always@(posedge clk )    begin
        if(!rst_n_all)
            encode_out_reg <= 1'b0;
        else  begin
            case(num1)
                4'd0 :  encode_out_reg <= dout1;
                4'd1 :  encode_out_reg <= dout2;
                4'd2 :  encode_out_reg <= dout3;
                4'd3 :  encode_out_reg <= dout4;
                4'd4 :  encode_out_reg <= dout5;
                4'd5 :  encode_out_reg <= dout6;
                4'd6 :  encode_out_reg <= dout7;
                4'd7 :  encode_out_reg <= dout8;
                4'd8 :  encode_out_reg <= dout9;
                4'd9 :  encode_out_reg <= dout10;
                4'd10 :  encode_out_reg <= dout11;
                4'd11 :  encode_out_reg <= dout12;
            endcase
        end
    end
	 
    inbuff inbuff_inst(     //4320 information bitsï¼Œä¸€è¾¹ç¼–ç ï¼Œä¸€è¾¹å†™å…¥inbuffï¼Œä¹Ÿå°±æ˜¯è¯´din_validå¯ä»¥ä½œä¸ºå®ƒçš„å†™å…¥weaä¿¡å·
        .clka(clk),
        .wea(din_valid),
        .addra(counter1),
        .dina(din),
        .clkb(clk),
        .addrb(out_addr_info1),             //æœ€ç»ˆè¾“å‡ºç¼–ç ç»“æœçš„æ—¶å€™ï¼Œå…ˆè¦è¯»å‡ºåŸå§‹ä¿¡æ¯ä½ï¼Œè¿™é‡Œä¸ºè¯»å‡ºåœ°å€ï¼Œä¹Ÿæ˜¯å…ˆå…¥å…ˆå‡ºçš„ 0-4319
        .doutb(encode_info)         
    );

    encoder1 encoder_inst1(
        .clk(clk),
        .rst_n(rst_n_all),
        .din_valid(din_valid),
        .din(din),      //1bit
        .counter(counter1),
        .out_addr(out_addr_check1),
        .data_valid_check(data_valid_check1),
        .dout(dout1),           //1bit
        .calculate_finish(calculate_finish)
    );

    encoder2 encoder_inst2(
        .clk(clk),
        .rst_n(rst_n_all),
        .din_valid(din_valid),
        .din(din),      //1bit
        .counter(counter1),
        .out_addr(out_addr_check1),
        .data_valid_check(data_valid_check1),
        .dout(dout2)            //1bit
    );

    encoder3 encoder_inst3(
        .clk(clk),
        .rst_n(rst_n_all),
        .din_valid(din_valid),
        .din(din),      //1bit
        .counter(counter1),
        .out_addr(out_addr_check1),
        .data_valid_check(data_valid_check1),
        .dout(dout3)
    );

    encoder4 encoder_inst4(
        .clk(clk),
        .rst_n(rst_n_all),
        .din_valid(din_valid),
        .din(din),      //1bit
        .counter(counter1),
        .out_addr(out_addr_check1),
        .data_valid_check(data_valid_check1),
        .dout(dout4)
    );

    encoder5 encoder_inst5(
        .clk(clk),
        .rst_n(rst_n_all),
        .din_valid(din_valid),
        .din(din),      //1bit
        .counter(counter1),
        .out_addr(out_addr_check1),
        .data_valid_check(data_valid_check1),
        .dout(dout5)
    );

    encoder6 encoder_inst6(
        .clk(clk),
        .rst_n(rst_n_all),
        .din_valid(din_valid),
        .din(din),      //1bit
        .counter(counter1),
        .out_addr(out_addr_check1),
        .data_valid_check(data_valid_check1),
        .dout(dout6)
    );

    encoder7 encoder_inst7(
        .clk(clk),
        .rst_n(!done_rst||rst_n_all),
        .din_valid(din_valid),
        .din(din),      //1bit
        .counter(counter1),
        .out_addr(out_addr_check1),
        .data_valid_check(data_valid_check1),
        .dout(dout7)
    );

    encoder8 encoder_inst8(
        .clk(clk),
        .rst_n(rst_n_all),
        .din_valid(din_valid),
        .din(din),      //1bit
        .counter(counter1),
        .out_addr(out_addr_check1),
        .data_valid_check(data_valid_check1),
        .dout(dout8)
    );

    encoder9 encoder_inst9(
        .clk(clk),
        .rst_n(rst_n_all),
        .din_valid(din_valid),
        .din(din),      //1bit
        .counter(counter1),
        .out_addr(out_addr_check1),
        .data_valid_check(data_valid_check1),
        .dout(dout9)
    );

    encoder10 encoder_inst10(
        .clk(clk),
        .rst_n(rst_n_all),
        .din_valid(din_valid),
        .din(din),      //1bit
        .counter(counter1),
        .out_addr(out_addr_check1),
        .data_valid_check(data_valid_check1),
        .dout(dout10)
    );

    encoder11 encoder_inst11(
        .clk(clk),
        .rst_n(rst_n_all),
        .din_valid(din_valid),
        .din(din),      //1bit
        .counter(counter1),
        .out_addr(out_addr_check1),
        .data_valid_check(data_valid_check1),
        .dout(dout11)
    );

    encoder12 encoder_inst12(
        .clk(clk),
        .rst_n(rst_n_all),
        .din_valid(din_valid),
        .din(din),      //1bit
        .counter(counter1),
        .out_addr(out_addr_check1),
        .data_valid_check(data_valid_check1),
        .dout(dout12)
    );


endmodule

