// Seed: 774850255
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout id_16;
  inout id_15;
  output id_14;
  input id_13;
  inout id_12;
  inout id_11;
  output id_10;
  inout id_9;
  input id_8;
  output id_7;
  inout id_6;
  input id_5;
  input id_4;
  input id_3;
  output id_2;
  inout id_1;
  pmos (1, id_15, 1);
  logic id_16;
  assign id_10[1] = id_15;
  logic id_17;
  always @(id_13 or posedge 1) begin
    id_12 <= #id_5 1;
    id_1 = 1;
  end
endmodule
