Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Feb 24 02:16:13 2020
| Host         : DESKTOP-P5J7FGL running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_DLU_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_DLU_0_0 (xilinx.com:hls:DLU:1.0) from (Rev. 2002240130) to (Rev. 2002240212)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Feb 24 01:33:38 2020
| Host         : DESKTOP-P5J7FGL running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_DLU_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_DLU_0_0 (xilinx.com:hls:DLU:1.0) from (Rev. 2002231713) to (Rev. 2002240130)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Feb 23 18:15:31 2022
| Host         : DESKTOP-P5J7FGL running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_DLU_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_DLU_0_0 (xilinx.com:hls:DLU:1.0 (Rev. 2002231713)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Feb 23 17:14:23 2020
| Host         : DESKTOP-P5J7FGL running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_DLU_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_DLU_0_0 (xilinx.com:hls:DLU:1.0) from (Rev. 2002231622) to (Rev. 2002231713)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Feb 23 16:24:47 2020
| Host         : DESKTOP-P5J7FGL running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_DLU_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_DLU_0_0 (xilinx.com:hls:DLU:1.0) from (Rev. 2002231051) to (Rev. 2002231622)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Feb 23 11:01:12 2020
| Host         : DESKTOP-P5J7FGL running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_DLU_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_DLU_0_0 (xilinx.com:hls:DLU:1.0) from (Rev. 2002221750) to (Rev. 2002231051)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Feb 22 17:53:20 2020
| Host         : DESKTOP-P5J7FGL running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_DLU_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_DLU_0_0 (xilinx.com:hls:DLU:1.0) from (Rev. 2002221432) to (Rev. 2002221750)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Feb 22 14:35:32 2020
| Host         : DESKTOP-P5J7FGL running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_DLU_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_DLU_0_0 (xilinx.com:hls:DLU:1.0) from (Rev. 2002220131) to (Rev. 2002221432)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Feb 22 01:32:49 2020
| Host         : DESKTOP-P5J7FGL running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_DLU_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_DLU_0_0 (xilinx.com:hls:DLU:1.0) from (Rev. 2002210109) to (Rev. 2002220131)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Feb 21 01:12:07 2020
| Host         : DESKTOP-P5J7FGL running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_DLU_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_DLU_0_0 (xilinx.com:hls:DLU:1.0) from (Rev. 2002151820) to (Rev. 2002210109)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Feb 15 18:23:07 2020
| Host         : DESKTOP-P5J7FGL running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_DLU_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_DLU_0_0 (xilinx.com:hls:DLU:1.0) from (Rev. 2002080130) to (Rev. 2002151820)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Feb 15 17:25:41 2022
| Host         : DESKTOP-P5J7FGL running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_rst_ps7_0_100M_1'

1. Summary
----------

SUCCESS in the conversion of design_1_rst_ps7_0_100M_1 (xilinx.com:ip:proc_sys_reset:5.0 (Rev. 13)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Feb 15 17:25:41 2022
| Host         : DESKTOP-P5J7FGL running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_processing_system7_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_processing_system7_0_0 (xilinx.com:ip:processing_system7:5.5 (Rev. 6)) to Vivado generation flows.

2. Upgrade messages
-------------------

WARNING: upgrade cannot add parameter PCW_TRACE_INTERNAL_WIDTH with default value 32 : a parameter called PCW_TRACE_INTERNAL_WIDTH already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_USE_AXI_NONSECURE with default value 0 : a parameter called PCW_USE_AXI_NONSECURE already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_EN_PTP_ENET0 with default value 1 : a parameter called PCW_EN_PTP_ENET0 already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_EN_PTP_ENET0 with default value 1 : a parameter called PCW_EN_PTP_ENET0 already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP0_NUM_WRITE_THREADS with default value 4 : a parameter called PCW_GP0_NUM_WRITE_THREADS already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP0_NUM_READ_THREADS with default value 4 : a parameter called PCW_GP0_NUM_READ_THREADS already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP1_NUM_WRITE_THREADS with default value 4 : a parameter called PCW_GP1_NUM_WRITE_THREADS already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP1_NUM_READ_THREADS with default value 4 : a parameter called PCW_GP1_NUM_READ_THREADS already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP0_EN_MODIFIABLE_TXN with default value 0 : a parameter called PCW_GP0_EN_MODIFIABLE_TXN already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP1_EN_MODIFIABLE_TXN with default value 0 : a parameter called PCW_GP1_EN_MODIFIABLE_TXN already exists in processing_system7_v5_5






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Feb 15 17:25:41 2022
| Host         : DESKTOP-P5J7FGL running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_DLU_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_DLU_0_0 (xilinx.com:hls:DLU:1.0) from (Rev. 2002241506) to (Rev. 2002080130)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Feb 24 15:09:46 2020
| Host         : DESKTOP-260N3EK running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_DLU_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_DLU_0_0 (xilinx.com:hls:DLU:1.0) from (Rev. 2002240140) to (Rev. 2002241506)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Feb 24 01:41:00 2020
| Host         : DESKTOP-260N3EK running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_DLU_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_DLU_0_0 (xilinx.com:hls:DLU:1.0) from (Rev. 2002220323) to (Rev. 2002240140)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Feb 22 03:24:35 2020
| Host         : DESKTOP-260N3EK running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_DLU_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_DLU_0_0 (xilinx.com:hls:DLU:1.0) from (Rev. 2002210352) to (Rev. 2002220323)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Feb 21 04:01:21 2020
| Host         : DESKTOP-260N3EK running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_DLU_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_DLU_0_0 (xilinx.com:hls:DLU:1.0) from (Rev. 2002171244) to (Rev. 2002210352)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Feb 13 02:07:40 2020
| Host         : DESKTOP-260N3EK running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_sampleGenerator_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_sampleGenerator_0_0 (xilinx.com:hls:sampleGenerator:1.0) from (Rev. 2002120414) to (Rev. 2002130206)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Feb 12 04:15:13 2020
| Host         : DESKTOP-260N3EK running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_sampleGenerator_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_sampleGenerator_0_0 (xilinx.com:hls:sampleGenerator:1.0) from (Rev. 2002120402) to (Rev. 2002120414)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Feb 12 04:02:59 2020
| Host         : DESKTOP-260N3EK running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_sampleGenerator_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_sampleGenerator_0_0 (xilinx.com:hls:sampleGenerator:1.0) from (Rev. 2002120255) to (Rev. 2002120402)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Feb 12 02:57:11 2020
| Host         : DESKTOP-260N3EK running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_sampleGenerator_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_sampleGenerator_0_0 (xilinx.com:hls:sampleGenerator:1.0) from (Rev. 2002112342) to (Rev. 2002120255)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Feb 11 23:44:06 2020
| Host         : DESKTOP-260N3EK running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_sampleGenerator_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_sampleGenerator_0_0 (xilinx.com:hls:sampleGenerator:1.0) from (Rev. 2002091833) to (Rev. 2002112342)

