{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 03 14:06:53 2010 " "Info: Processing started: Sun Oct 03 14:06:53 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off gm_controller -c gm_controller --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off gm_controller -c gm_controller --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "processor1:the_processor1\|de_boards_0:the_de_boards_0\|altpll:DE_Clock_Generator_System\|_clk0 register processor1:the_processor1\|cpu_0:the_cpu_0\|d_address_tag_field\[1\] memory processor1:the_processor1\|cpu_0:the_cpu_0\|cpu_0_dc_victim_module:cpu_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated\|ram_block1a0~portb_re_reg 6.324 ns " "Info: Slack time is 6.324 ns for clock \"processor1:the_processor1\|de_boards_0:the_de_boards_0\|altpll:DE_Clock_Generator_System\|_clk0\" between source register \"processor1:the_processor1\|cpu_0:the_cpu_0\|d_address_tag_field\[1\]\" and destination memory \"processor1:the_processor1\|cpu_0:the_cpu_0\|cpu_0_dc_victim_module:cpu_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated\|ram_block1a0~portb_re_reg\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "73.12 MHz 13.676 ns " "Info: Fmax is 73.12 MHz (period= 13.676 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "19.806 ns + Largest register memory " "Info: + Largest register to memory requirement is 19.806 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.000 ns + " "Info: + Setup relationship between source and destination is 20.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 17.642 ns " "Info: + Latch edge is 17.642 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination processor1:the_processor1\|de_boards_0:the_de_boards_0\|altpll:DE_Clock_Generator_System\|_clk0 20.000 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"processor1:the_processor1\|de_boards_0:the_de_boards_0\|altpll:DE_Clock_Generator_System\|_clk0\" is 20.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.358 ns " "Info: - Launch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source processor1:the_processor1\|de_boards_0:the_de_boards_0\|altpll:DE_Clock_Generator_System\|_clk0 20.000 ns -2.358 ns  50 " "Info: Clock period of Source clock \"processor1:the_processor1\|de_boards_0:the_de_boards_0\|altpll:DE_Clock_Generator_System\|_clk0\" is 20.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.091 ns + Largest " "Info: + Largest clock skew is 0.091 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "processor1:the_processor1\|de_boards_0:the_de_boards_0\|altpll:DE_Clock_Generator_System\|_clk0 destination 2.747 ns + Shortest memory " "Info: + Shortest clock path from clock \"processor1:the_processor1\|de_boards_0:the_de_boards_0\|altpll:DE_Clock_Generator_System\|_clk0\" to destination memory is 2.747 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns processor1:the_processor1\|de_boards_0:the_de_boards_0\|altpll:DE_Clock_Generator_System\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'processor1:the_processor1\|de_boards_0:the_de_boards_0\|altpll:DE_Clock_Generator_System\|_clk0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns processor1:the_processor1\|de_boards_0:the_de_boards_0\|altpll:DE_Clock_Generator_System\|_clk0~clkctrl 2 COMB CLKCTRL_G3 5329 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 5329; COMB Node = 'processor1:the_processor1\|de_boards_0:the_de_boards_0\|altpll:DE_Clock_Generator_System\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk0 processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.967 ns) + CELL(0.689 ns) 2.747 ns processor1:the_processor1\|cpu_0:the_cpu_0\|cpu_0_dc_victim_module:cpu_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated\|ram_block1a0~portb_re_reg 3 MEM M4K_X26_Y22 32 " "Info: 3: + IC(0.967 ns) + CELL(0.689 ns) = 2.747 ns; Loc. = M4K_X26_Y22; Fanout = 32; MEM Node = 'processor1:the_processor1\|cpu_0:the_cpu_0\|cpu_0_dc_victim_module:cpu_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated\|ram_block1a0~portb_re_reg'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.656 ns" { processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated|ram_block1a0~portb_re_reg } "NODE_NAME" } } { "db/altsyncram_9vc1.tdf" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/db/altsyncram_9vc1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.689 ns ( 25.08 % ) " "Info: Total cell delay = 0.689 ns ( 25.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.058 ns ( 74.92 % ) " "Info: Total interconnect delay = 2.058 ns ( 74.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.747 ns" { processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk0 processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated|ram_block1a0~portb_re_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.747 ns" { processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk0 {} processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl {} processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated|ram_block1a0~portb_re_reg {} } { 0.000ns 1.091ns 0.967ns } { 0.000ns 0.000ns 0.689ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "processor1:the_processor1\|de_boards_0:the_de_boards_0\|altpll:DE_Clock_Generator_System\|_clk0 source 2.656 ns - Longest register " "Info: - Longest clock path from clock \"processor1:the_processor1\|de_boards_0:the_de_boards_0\|altpll:DE_Clock_Generator_System\|_clk0\" to source register is 2.656 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns processor1:the_processor1\|de_boards_0:the_de_boards_0\|altpll:DE_Clock_Generator_System\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'processor1:the_processor1\|de_boards_0:the_de_boards_0\|altpll:DE_Clock_Generator_System\|_clk0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns processor1:the_processor1\|de_boards_0:the_de_boards_0\|altpll:DE_Clock_Generator_System\|_clk0~clkctrl 2 COMB CLKCTRL_G3 5329 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 5329; COMB Node = 'processor1:the_processor1\|de_boards_0:the_de_boards_0\|altpll:DE_Clock_Generator_System\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk0 processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.537 ns) 2.656 ns processor1:the_processor1\|cpu_0:the_cpu_0\|d_address_tag_field\[1\] 3 REG LCFF_X20_Y21_N25 4 " "Info: 3: + IC(1.028 ns) + CELL(0.537 ns) = 2.656 ns; Loc. = LCFF_X20_Y21_N25; Fanout = 4; REG Node = 'processor1:the_processor1\|cpu_0:the_cpu_0\|d_address_tag_field\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl processor1:the_processor1|cpu_0:the_cpu_0|d_address_tag_field[1] } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/cpu_0.v" 8667 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.22 % ) " "Info: Total cell delay = 0.537 ns ( 20.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.119 ns ( 79.78 % ) " "Info: Total interconnect delay = 2.119 ns ( 79.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk0 processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl processor1:the_processor1|cpu_0:the_cpu_0|d_address_tag_field[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.656 ns" { processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk0 {} processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl {} processor1:the_processor1|cpu_0:the_cpu_0|d_address_tag_field[1] {} } { 0.000ns 1.091ns 1.028ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.747 ns" { processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk0 processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated|ram_block1a0~portb_re_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.747 ns" { processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk0 {} processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl {} processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated|ram_block1a0~portb_re_reg {} } { 0.000ns 1.091ns 0.967ns } { 0.000ns 0.000ns 0.689ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk0 processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl processor1:the_processor1|cpu_0:the_cpu_0|d_address_tag_field[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.656 ns" { processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk0 {} processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl {} processor1:the_processor1|cpu_0:the_cpu_0|d_address_tag_field[1] {} } { 0.000ns 1.091ns 1.028ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "cpu_0.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/cpu_0.v" 8667 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns - " "Info: - Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_9vc1.tdf" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/db/altsyncram_9vc1.tdf" 38 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.747 ns" { processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk0 processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated|ram_block1a0~portb_re_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.747 ns" { processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk0 {} processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl {} processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated|ram_block1a0~portb_re_reg {} } { 0.000ns 1.091ns 0.967ns } { 0.000ns 0.000ns 0.689ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk0 processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl processor1:the_processor1|cpu_0:the_cpu_0|d_address_tag_field[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.656 ns" { processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk0 {} processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl {} processor1:the_processor1|cpu_0:the_cpu_0|d_address_tag_field[1] {} } { 0.000ns 1.091ns 1.028ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.482 ns - Longest register memory " "Info: - Longest register to memory delay is 13.482 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns processor1:the_processor1\|cpu_0:the_cpu_0\|d_address_tag_field\[1\] 1 REG LCFF_X20_Y21_N25 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y21_N25; Fanout = 4; REG Node = 'processor1:the_processor1\|cpu_0:the_cpu_0\|d_address_tag_field\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor1:the_processor1|cpu_0:the_cpu_0|d_address_tag_field[1] } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/cpu_0.v" 8667 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.854 ns) + CELL(0.150 ns) 3.004 ns processor1:the_processor1\|timer_0_s1_arbitrator:the_timer_0_s1\|cpu_0_data_master_requests_timer_0_s1~0 2 COMB LCCOMB_X22_Y13_N4 1 " "Info: 2: + IC(2.854 ns) + CELL(0.150 ns) = 3.004 ns; Loc. = LCCOMB_X22_Y13_N4; Fanout = 1; COMB Node = 'processor1:the_processor1\|timer_0_s1_arbitrator:the_timer_0_s1\|cpu_0_data_master_requests_timer_0_s1~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.004 ns" { processor1:the_processor1|cpu_0:the_cpu_0|d_address_tag_field[1] processor1:the_processor1|timer_0_s1_arbitrator:the_timer_0_s1|cpu_0_data_master_requests_timer_0_s1~0 } "NODE_NAME" } } { "processor1.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/processor1.v" 6880 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.275 ns) 3.539 ns processor1:the_processor1\|timer_0_s1_arbitrator:the_timer_0_s1\|cpu_0_data_master_requests_timer_0_s1~1 3 COMB LCCOMB_X22_Y13_N14 19 " "Info: 3: + IC(0.260 ns) + CELL(0.275 ns) = 3.539 ns; Loc. = LCCOMB_X22_Y13_N14; Fanout = 19; COMB Node = 'processor1:the_processor1\|timer_0_s1_arbitrator:the_timer_0_s1\|cpu_0_data_master_requests_timer_0_s1~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.535 ns" { processor1:the_processor1|timer_0_s1_arbitrator:the_timer_0_s1|cpu_0_data_master_requests_timer_0_s1~0 processor1:the_processor1|timer_0_s1_arbitrator:the_timer_0_s1|cpu_0_data_master_requests_timer_0_s1~1 } "NODE_NAME" } } { "processor1.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/processor1.v" 6880 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.836 ns) + CELL(0.275 ns) 4.650 ns processor1:the_processor1\|audio_and_video_config_0_avalon_on_board_config_slave_arbitrator:the_audio_and_video_config_0_avalon_on_board_config_slave\|audio_and_video_config_0_avalon_on_board_config_slave_chipselect~1 4 COMB LCCOMB_X22_Y11_N10 8 " "Info: 4: + IC(0.836 ns) + CELL(0.275 ns) = 4.650 ns; Loc. = LCCOMB_X22_Y11_N10; Fanout = 8; COMB Node = 'processor1:the_processor1\|audio_and_video_config_0_avalon_on_board_config_slave_arbitrator:the_audio_and_video_config_0_avalon_on_board_config_slave\|audio_and_video_config_0_avalon_on_board_config_slave_chipselect~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.111 ns" { processor1:the_processor1|timer_0_s1_arbitrator:the_timer_0_s1|cpu_0_data_master_requests_timer_0_s1~1 processor1:the_processor1|audio_and_video_config_0_avalon_on_board_config_slave_arbitrator:the_audio_and_video_config_0_avalon_on_board_config_slave|audio_and_video_config_0_avalon_on_board_config_slave_chipselect~1 } "NODE_NAME" } } { "processor1.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/processor1.v" 366 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.649 ns) + CELL(0.150 ns) 6.449 ns processor1:the_processor1\|audio_and_video_config_0:the_audio_and_video_config_0\|ob_waitrequest~5 5 COMB LCCOMB_X18_Y22_N20 1 " "Info: 5: + IC(1.649 ns) + CELL(0.150 ns) = 6.449 ns; Loc. = LCCOMB_X18_Y22_N20; Fanout = 1; COMB Node = 'processor1:the_processor1\|audio_and_video_config_0:the_audio_and_video_config_0\|ob_waitrequest~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.799 ns" { processor1:the_processor1|audio_and_video_config_0_avalon_on_board_config_slave_arbitrator:the_audio_and_video_config_0_avalon_on_board_config_slave|audio_and_video_config_0_avalon_on_board_config_slave_chipselect~1 processor1:the_processor1|audio_and_video_config_0:the_audio_and_video_config_0|ob_waitrequest~5 } "NODE_NAME" } } { "audio_and_video_config_0.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/audio_and_video_config_0.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.962 ns) + CELL(0.275 ns) 8.686 ns processor1:the_processor1\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|cpu_0_data_master_run~12 6 COMB LCCOMB_X22_Y11_N20 18 " "Info: 6: + IC(1.962 ns) + CELL(0.275 ns) = 8.686 ns; Loc. = LCCOMB_X22_Y11_N20; Fanout = 18; COMB Node = 'processor1:the_processor1\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|cpu_0_data_master_run~12'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.237 ns" { processor1:the_processor1|audio_and_video_config_0:the_audio_and_video_config_0|ob_waitrequest~5 processor1:the_processor1|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_run~12 } "NODE_NAME" } } { "processor1.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/processor1.v" 1359 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.277 ns) + CELL(0.275 ns) 10.238 ns processor1:the_processor1\|cpu_0:the_cpu_0\|av_wr_data_transfer~0 7 COMB LCCOMB_X21_Y12_N0 9 " "Info: 7: + IC(1.277 ns) + CELL(0.275 ns) = 10.238 ns; Loc. = LCCOMB_X21_Y12_N0; Fanout = 9; COMB Node = 'processor1:the_processor1\|cpu_0:the_cpu_0\|av_wr_data_transfer~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.552 ns" { processor1:the_processor1|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_run~12 processor1:the_processor1|cpu_0:the_cpu_0|av_wr_data_transfer~0 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/cpu_0.v" 6052 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.420 ns) 10.919 ns processor1:the_processor1\|cpu_0:the_cpu_0\|A_dc_wb_en 8 COMB LCCOMB_X21_Y12_N30 4 " "Info: 8: + IC(0.261 ns) + CELL(0.420 ns) = 10.919 ns; Loc. = LCCOMB_X21_Y12_N30; Fanout = 4; COMB Node = 'processor1:the_processor1\|cpu_0:the_cpu_0\|A_dc_wb_en'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.681 ns" { processor1:the_processor1|cpu_0:the_cpu_0|av_wr_data_transfer~0 processor1:the_processor1|cpu_0:the_cpu_0|A_dc_wb_en } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/cpu_0.v" 4175 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.251 ns) + CELL(0.312 ns) 13.482 ns processor1:the_processor1\|cpu_0:the_cpu_0\|cpu_0_dc_victim_module:cpu_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated\|ram_block1a0~portb_re_reg 9 MEM M4K_X26_Y22 32 " "Info: 9: + IC(2.251 ns) + CELL(0.312 ns) = 13.482 ns; Loc. = M4K_X26_Y22; Fanout = 32; MEM Node = 'processor1:the_processor1\|cpu_0:the_cpu_0\|cpu_0_dc_victim_module:cpu_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated\|ram_block1a0~portb_re_reg'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.563 ns" { processor1:the_processor1|cpu_0:the_cpu_0|A_dc_wb_en processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated|ram_block1a0~portb_re_reg } "NODE_NAME" } } { "db/altsyncram_9vc1.tdf" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/db/altsyncram_9vc1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.132 ns ( 15.81 % ) " "Info: Total cell delay = 2.132 ns ( 15.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.350 ns ( 84.19 % ) " "Info: Total interconnect delay = 11.350 ns ( 84.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "13.482 ns" { processor1:the_processor1|cpu_0:the_cpu_0|d_address_tag_field[1] processor1:the_processor1|timer_0_s1_arbitrator:the_timer_0_s1|cpu_0_data_master_requests_timer_0_s1~0 processor1:the_processor1|timer_0_s1_arbitrator:the_timer_0_s1|cpu_0_data_master_requests_timer_0_s1~1 processor1:the_processor1|audio_and_video_config_0_avalon_on_board_config_slave_arbitrator:the_audio_and_video_config_0_avalon_on_board_config_slave|audio_and_video_config_0_avalon_on_board_config_slave_chipselect~1 processor1:the_processor1|audio_and_video_config_0:the_audio_and_video_config_0|ob_waitrequest~5 processor1:the_processor1|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_run~12 processor1:the_processor1|cpu_0:the_cpu_0|av_wr_data_transfer~0 processor1:the_processor1|cpu_0:the_cpu_0|A_dc_wb_en processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated|ram_block1a0~portb_re_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "13.482 ns" { processor1:the_processor1|cpu_0:the_cpu_0|d_address_tag_field[1] {} processor1:the_processor1|timer_0_s1_arbitrator:the_timer_0_s1|cpu_0_data_master_requests_timer_0_s1~0 {} processor1:the_processor1|timer_0_s1_arbitrator:the_timer_0_s1|cpu_0_data_master_requests_timer_0_s1~1 {} processor1:the_processor1|audio_and_video_config_0_avalon_on_board_config_slave_arbitrator:the_audio_and_video_config_0_avalon_on_board_config_slave|audio_and_video_config_0_avalon_on_board_config_slave_chipselect~1 {} processor1:the_processor1|audio_and_video_config_0:the_audio_and_video_config_0|ob_waitrequest~5 {} processor1:the_processor1|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_run~12 {} processor1:the_processor1|cpu_0:the_cpu_0|av_wr_data_transfer~0 {} processor1:the_processor1|cpu_0:the_cpu_0|A_dc_wb_en {} processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated|ram_block1a0~portb_re_reg {} } { 0.000ns 2.854ns 0.260ns 0.836ns 1.649ns 1.962ns 1.277ns 0.261ns 2.251ns } { 0.000ns 0.150ns 0.275ns 0.275ns 0.150ns 0.275ns 0.275ns 0.420ns 0.312ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.747 ns" { processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk0 processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated|ram_block1a0~portb_re_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.747 ns" { processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk0 {} processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl {} processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated|ram_block1a0~portb_re_reg {} } { 0.000ns 1.091ns 0.967ns } { 0.000ns 0.000ns 0.689ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk0 processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl processor1:the_processor1|cpu_0:the_cpu_0|d_address_tag_field[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.656 ns" { processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk0 {} processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl {} processor1:the_processor1|cpu_0:the_cpu_0|d_address_tag_field[1] {} } { 0.000ns 1.091ns 1.028ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "13.482 ns" { processor1:the_processor1|cpu_0:the_cpu_0|d_address_tag_field[1] processor1:the_processor1|timer_0_s1_arbitrator:the_timer_0_s1|cpu_0_data_master_requests_timer_0_s1~0 processor1:the_processor1|timer_0_s1_arbitrator:the_timer_0_s1|cpu_0_data_master_requests_timer_0_s1~1 processor1:the_processor1|audio_and_video_config_0_avalon_on_board_config_slave_arbitrator:the_audio_and_video_config_0_avalon_on_board_config_slave|audio_and_video_config_0_avalon_on_board_config_slave_chipselect~1 processor1:the_processor1|audio_and_video_config_0:the_audio_and_video_config_0|ob_waitrequest~5 processor1:the_processor1|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_run~12 processor1:the_processor1|cpu_0:the_cpu_0|av_wr_data_transfer~0 processor1:the_processor1|cpu_0:the_cpu_0|A_dc_wb_en processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated|ram_block1a0~portb_re_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "13.482 ns" { processor1:the_processor1|cpu_0:the_cpu_0|d_address_tag_field[1] {} processor1:the_processor1|timer_0_s1_arbitrator:the_timer_0_s1|cpu_0_data_master_requests_timer_0_s1~0 {} processor1:the_processor1|timer_0_s1_arbitrator:the_timer_0_s1|cpu_0_data_master_requests_timer_0_s1~1 {} processor1:the_processor1|audio_and_video_config_0_avalon_on_board_config_slave_arbitrator:the_audio_and_video_config_0_avalon_on_board_config_slave|audio_and_video_config_0_avalon_on_board_config_slave_chipselect~1 {} processor1:the_processor1|audio_and_video_config_0:the_audio_and_video_config_0|ob_waitrequest~5 {} processor1:the_processor1|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_run~12 {} processor1:the_processor1|cpu_0:the_cpu_0|av_wr_data_transfer~0 {} processor1:the_processor1|cpu_0:the_cpu_0|A_dc_wb_en {} processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated|ram_block1a0~portb_re_reg {} } { 0.000ns 2.854ns 0.260ns 0.836ns 1.649ns 1.962ns 1.277ns 0.261ns 2.251ns } { 0.000ns 0.150ns 0.275ns 0.275ns 0.150ns 0.275ns 0.275ns 0.420ns 0.312ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "processor1:the_processor1\|de_boards_0:the_de_boards_0\|altpll:DE_Clock_Generator_System\|_clk1 " "Info: No valid register-to-register data paths exist for clock \"processor1:the_processor1\|de_boards_0:the_de_boards_0\|altpll:DE_Clock_Generator_System\|_clk1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "processor1:the_processor1\|de_boards_0:the_de_boards_0\|altpll:DE_Clock_Generator_System\|_clk2 register dm9000a_controller:ethernet\|rx_data_fifo:rx_fifo\|dcfifo:dcfifo_component\|dcfifo_0jo1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter13a\[4\] register dm9000a_controller:ethernet\|rx_data_fifo:rx_fifo\|dcfifo:dcfifo_component\|dcfifo_0jo1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter13a\[9\] 32.621 ns " "Info: Slack time is 32.621 ns for clock \"processor1:the_processor1\|de_boards_0:the_de_boards_0\|altpll:DE_Clock_Generator_System\|_clk2\" between source register \"dm9000a_controller:ethernet\|rx_data_fifo:rx_fifo\|dcfifo:dcfifo_component\|dcfifo_0jo1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter13a\[4\]\" and destination register \"dm9000a_controller:ethernet\|rx_data_fifo:rx_fifo\|dcfifo:dcfifo_component\|dcfifo_0jo1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter13a\[9\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "135.52 MHz 7.379 ns " "Info: Fmax is 135.52 MHz (period= 7.379 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "39.798 ns + Largest register register " "Info: + Largest register to register requirement is 39.798 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "40.000 ns + " "Info: + Setup relationship between source and destination is 40.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 17.642 ns " "Info: + Latch edge is 17.642 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination processor1:the_processor1\|de_boards_0:the_de_boards_0\|altpll:DE_Clock_Generator_System\|_clk2 40.000 ns -22.358 ns  50 " "Info: Clock period of Destination clock \"processor1:the_processor1\|de_boards_0:the_de_boards_0\|altpll:DE_Clock_Generator_System\|_clk2\" is 40.000 ns with  offset of -22.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -22.358 ns " "Info: - Launch edge is -22.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source processor1:the_processor1\|de_boards_0:the_de_boards_0\|altpll:DE_Clock_Generator_System\|_clk2 40.000 ns -22.358 ns  50 " "Info: Clock period of Source clock \"processor1:the_processor1\|de_boards_0:the_de_boards_0\|altpll:DE_Clock_Generator_System\|_clk2\" is 40.000 ns with  offset of -22.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.012 ns + Largest " "Info: + Largest clock skew is 0.012 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "processor1:the_processor1\|de_boards_0:the_de_boards_0\|altpll:DE_Clock_Generator_System\|_clk2 destination 2.629 ns + Shortest register " "Info: + Shortest clock path from clock \"processor1:the_processor1\|de_boards_0:the_de_boards_0\|altpll:DE_Clock_Generator_System\|_clk2\" to destination register is 2.629 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns processor1:the_processor1\|de_boards_0:the_de_boards_0\|altpll:DE_Clock_Generator_System\|_clk2 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'processor1:the_processor1\|de_boards_0:the_de_boards_0\|altpll:DE_Clock_Generator_System\|_clk2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns processor1:the_processor1\|de_boards_0:the_de_boards_0\|altpll:DE_Clock_Generator_System\|_clk2~clkctrl 2 COMB CLKCTRL_G2 332 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 332; COMB Node = 'processor1:the_processor1\|de_boards_0:the_de_boards_0\|altpll:DE_Clock_Generator_System\|_clk2~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk2 processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.537 ns) 2.629 ns dm9000a_controller:ethernet\|rx_data_fifo:rx_fifo\|dcfifo:dcfifo_component\|dcfifo_0jo1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter13a\[9\] 3 REG LCFF_X49_Y26_N15 4 " "Info: 3: + IC(1.001 ns) + CELL(0.537 ns) = 2.629 ns; Loc. = LCFF_X49_Y26_N15; Fanout = 4; REG Node = 'dm9000a_controller:ethernet\|rx_data_fifo:rx_fifo\|dcfifo:dcfifo_component\|dcfifo_0jo1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter13a\[9\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.538 ns" { processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk2~clkctrl dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] } "NODE_NAME" } } { "db/a_graycounter_egc.tdf" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/db/a_graycounter_egc.tdf" 32 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.43 % ) " "Info: Total cell delay = 0.537 ns ( 20.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.092 ns ( 79.57 % ) " "Info: Total interconnect delay = 2.092 ns ( 79.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.629 ns" { processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk2 processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk2~clkctrl dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.629 ns" { processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk2 {} processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk2~clkctrl {} dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] {} } { 0.000ns 1.091ns 1.001ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "processor1:the_processor1\|de_boards_0:the_de_boards_0\|altpll:DE_Clock_Generator_System\|_clk2 source 2.617 ns - Longest register " "Info: - Longest clock path from clock \"processor1:the_processor1\|de_boards_0:the_de_boards_0\|altpll:DE_Clock_Generator_System\|_clk2\" to source register is 2.617 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns processor1:the_processor1\|de_boards_0:the_de_boards_0\|altpll:DE_Clock_Generator_System\|_clk2 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'processor1:the_processor1\|de_boards_0:the_de_boards_0\|altpll:DE_Clock_Generator_System\|_clk2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns processor1:the_processor1\|de_boards_0:the_de_boards_0\|altpll:DE_Clock_Generator_System\|_clk2~clkctrl 2 COMB CLKCTRL_G2 332 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 332; COMB Node = 'processor1:the_processor1\|de_boards_0:the_de_boards_0\|altpll:DE_Clock_Generator_System\|_clk2~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk2 processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.537 ns) 2.617 ns dm9000a_controller:ethernet\|rx_data_fifo:rx_fifo\|dcfifo:dcfifo_component\|dcfifo_0jo1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter13a\[4\] 3 REG LCFF_X50_Y26_N25 8 " "Info: 3: + IC(0.989 ns) + CELL(0.537 ns) = 2.617 ns; Loc. = LCFF_X50_Y26_N25; Fanout = 8; REG Node = 'dm9000a_controller:ethernet\|rx_data_fifo:rx_fifo\|dcfifo:dcfifo_component\|dcfifo_0jo1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter13a\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.526 ns" { processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk2~clkctrl dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4] } "NODE_NAME" } } { "db/a_graycounter_egc.tdf" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/db/a_graycounter_egc.tdf" 32 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.52 % ) " "Info: Total cell delay = 0.537 ns ( 20.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.080 ns ( 79.48 % ) " "Info: Total interconnect delay = 2.080 ns ( 79.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.617 ns" { processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk2 processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk2~clkctrl dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.617 ns" { processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk2 {} processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk2~clkctrl {} dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4] {} } { 0.000ns 1.091ns 0.989ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.629 ns" { processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk2 processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk2~clkctrl dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.629 ns" { processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk2 {} processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk2~clkctrl {} dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] {} } { 0.000ns 1.091ns 1.001ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.617 ns" { processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk2 processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk2~clkctrl dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.617 ns" { processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk2 {} processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk2~clkctrl {} dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4] {} } { 0.000ns 1.091ns 0.989ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "db/a_graycounter_egc.tdf" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/db/a_graycounter_egc.tdf" 32 12 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "db/a_graycounter_egc.tdf" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/db/a_graycounter_egc.tdf" 32 12 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.629 ns" { processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk2 processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk2~clkctrl dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.629 ns" { processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk2 {} processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk2~clkctrl {} dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] {} } { 0.000ns 1.091ns 1.001ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.617 ns" { processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk2 processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk2~clkctrl dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.617 ns" { processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk2 {} processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk2~clkctrl {} dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4] {} } { 0.000ns 1.091ns 0.989ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.177 ns - Longest register register " "Info: - Longest register to register delay is 7.177 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dm9000a_controller:ethernet\|rx_data_fifo:rx_fifo\|dcfifo:dcfifo_component\|dcfifo_0jo1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter13a\[4\] 1 REG LCFF_X50_Y26_N25 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X50_Y26_N25; Fanout = 8; REG Node = 'dm9000a_controller:ethernet\|rx_data_fifo:rx_fifo\|dcfifo:dcfifo_component\|dcfifo_0jo1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter13a\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4] } "NODE_NAME" } } { "db/a_graycounter_egc.tdf" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/db/a_graycounter_egc.tdf" 32 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.218 ns) + CELL(0.419 ns) 1.637 ns dm9000a_controller:ethernet\|rx_data_fifo:rx_fifo\|dcfifo:dcfifo_component\|dcfifo_0jo1:auto_generated\|cmpr_536:wrfull_eq_comp\|aneb_result_wire\[0\]~3 2 COMB LCCOMB_X49_Y26_N2 1 " "Info: 2: + IC(1.218 ns) + CELL(0.419 ns) = 1.637 ns; Loc. = LCCOMB_X49_Y26_N2; Fanout = 1; COMB Node = 'dm9000a_controller:ethernet\|rx_data_fifo:rx_fifo\|dcfifo:dcfifo_component\|dcfifo_0jo1:auto_generated\|cmpr_536:wrfull_eq_comp\|aneb_result_wire\[0\]~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.637 ns" { dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4] dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~3 } "NODE_NAME" } } { "db/cmpr_536.tdf" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/db/cmpr_536.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.420 ns) 2.304 ns dm9000a_controller:ethernet\|rx_data_fifo:rx_fifo\|dcfifo:dcfifo_component\|dcfifo_0jo1:auto_generated\|cmpr_536:wrfull_eq_comp\|aneb_result_wire\[0\]~5 3 COMB LCCOMB_X49_Y26_N24 3 " "Info: 3: + IC(0.247 ns) + CELL(0.420 ns) = 2.304 ns; Loc. = LCCOMB_X49_Y26_N24; Fanout = 3; COMB Node = 'dm9000a_controller:ethernet\|rx_data_fifo:rx_fifo\|dcfifo:dcfifo_component\|dcfifo_0jo1:auto_generated\|cmpr_536:wrfull_eq_comp\|aneb_result_wire\[0\]~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.667 ns" { dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~3 dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~5 } "NODE_NAME" } } { "db/cmpr_536.tdf" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/db/cmpr_536.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.437 ns) 3.026 ns dm9000a_controller:ethernet\|rx_data_fifo:rx_fifo\|dcfifo:dcfifo_component\|dcfifo_0jo1:auto_generated\|valid_wrreq~0 4 COMB LCCOMB_X49_Y26_N0 46 " "Info: 4: + IC(0.285 ns) + CELL(0.437 ns) = 3.026 ns; Loc. = LCCOMB_X49_Y26_N0; Fanout = 46; COMB Node = 'dm9000a_controller:ethernet\|rx_data_fifo:rx_fifo\|dcfifo:dcfifo_component\|dcfifo_0jo1:auto_generated\|valid_wrreq~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.722 ns" { dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~5 dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|valid_wrreq~0 } "NODE_NAME" } } { "db/dcfifo_0jo1.tdf" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/db/dcfifo_0jo1.tdf" 77 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.217 ns) + CELL(0.438 ns) 4.681 ns dm9000a_controller:ethernet\|rx_data_fifo:rx_fifo\|dcfifo:dcfifo_component\|dcfifo_0jo1:auto_generated\|a_graycounter_egc:wrptr_gp\|_~0 5 COMB LCCOMB_X49_Y26_N18 4 " "Info: 5: + IC(1.217 ns) + CELL(0.438 ns) = 4.681 ns; Loc. = LCCOMB_X49_Y26_N18; Fanout = 4; COMB Node = 'dm9000a_controller:ethernet\|rx_data_fifo:rx_fifo\|dcfifo:dcfifo_component\|dcfifo_0jo1:auto_generated\|a_graycounter_egc:wrptr_gp\|_~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.655 ns" { dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|valid_wrreq~0 dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|_~0 } "NODE_NAME" } } { "db/dcfifo_0jo1.tdf" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/db/dcfifo_0jo1.tdf" 57 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.469 ns) + CELL(0.150 ns) 5.300 ns dm9000a_controller:ethernet\|rx_data_fifo:rx_fifo\|dcfifo:dcfifo_component\|dcfifo_0jo1:auto_generated\|a_graycounter_egc:wrptr_gp\|_~1 6 COMB LCCOMB_X50_Y26_N26 3 " "Info: 6: + IC(0.469 ns) + CELL(0.150 ns) = 5.300 ns; Loc. = LCCOMB_X50_Y26_N26; Fanout = 3; COMB Node = 'dm9000a_controller:ethernet\|rx_data_fifo:rx_fifo\|dcfifo:dcfifo_component\|dcfifo_0jo1:auto_generated\|a_graycounter_egc:wrptr_gp\|_~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.619 ns" { dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|_~0 dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|_~1 } "NODE_NAME" } } { "db/dcfifo_0jo1.tdf" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/db/dcfifo_0jo1.tdf" 57 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.472 ns) + CELL(0.438 ns) 6.210 ns dm9000a_controller:ethernet\|rx_data_fifo:rx_fifo\|dcfifo:dcfifo_component\|dcfifo_0jo1:auto_generated\|a_graycounter_egc:wrptr_gp\|_~2 7 COMB LCCOMB_X50_Y26_N28 2 " "Info: 7: + IC(0.472 ns) + CELL(0.438 ns) = 6.210 ns; Loc. = LCCOMB_X50_Y26_N28; Fanout = 2; COMB Node = 'dm9000a_controller:ethernet\|rx_data_fifo:rx_fifo\|dcfifo:dcfifo_component\|dcfifo_0jo1:auto_generated\|a_graycounter_egc:wrptr_gp\|_~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.910 ns" { dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|_~1 dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|_~2 } "NODE_NAME" } } { "db/dcfifo_0jo1.tdf" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/db/dcfifo_0jo1.tdf" 57 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.463 ns) + CELL(0.420 ns) 7.093 ns dm9000a_controller:ethernet\|rx_data_fifo:rx_fifo\|dcfifo:dcfifo_component\|dcfifo_0jo1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter13a\[9\]~3 8 COMB LCCOMB_X49_Y26_N14 1 " "Info: 8: + IC(0.463 ns) + CELL(0.420 ns) = 7.093 ns; Loc. = LCCOMB_X49_Y26_N14; Fanout = 1; COMB Node = 'dm9000a_controller:ethernet\|rx_data_fifo:rx_fifo\|dcfifo:dcfifo_component\|dcfifo_0jo1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter13a\[9\]~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.883 ns" { dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|_~2 dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]~3 } "NODE_NAME" } } { "db/a_graycounter_egc.tdf" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/db/a_graycounter_egc.tdf" 32 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.177 ns dm9000a_controller:ethernet\|rx_data_fifo:rx_fifo\|dcfifo:dcfifo_component\|dcfifo_0jo1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter13a\[9\] 9 REG LCFF_X49_Y26_N15 4 " "Info: 9: + IC(0.000 ns) + CELL(0.084 ns) = 7.177 ns; Loc. = LCFF_X49_Y26_N15; Fanout = 4; REG Node = 'dm9000a_controller:ethernet\|rx_data_fifo:rx_fifo\|dcfifo:dcfifo_component\|dcfifo_0jo1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter13a\[9\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]~3 dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] } "NODE_NAME" } } { "db/a_graycounter_egc.tdf" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/db/a_graycounter_egc.tdf" 32 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.806 ns ( 39.10 % ) " "Info: Total cell delay = 2.806 ns ( 39.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.371 ns ( 60.90 % ) " "Info: Total interconnect delay = 4.371 ns ( 60.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.177 ns" { dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4] dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~3 dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~5 dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|valid_wrreq~0 dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|_~0 dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|_~1 dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|_~2 dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]~3 dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.177 ns" { dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4] {} dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~3 {} dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~5 {} dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|valid_wrreq~0 {} dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|_~0 {} dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|_~1 {} dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|_~2 {} dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]~3 {} dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] {} } { 0.000ns 1.218ns 0.247ns 0.285ns 1.217ns 0.469ns 0.472ns 0.463ns 0.000ns } { 0.000ns 0.419ns 0.420ns 0.437ns 0.438ns 0.150ns 0.438ns 0.420ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.629 ns" { processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk2 processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk2~clkctrl dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.629 ns" { processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk2 {} processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk2~clkctrl {} dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] {} } { 0.000ns 1.091ns 1.001ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.617 ns" { processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk2 processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk2~clkctrl dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.617 ns" { processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk2 {} processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk2~clkctrl {} dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4] {} } { 0.000ns 1.091ns 0.989ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.177 ns" { dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4] dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~3 dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~5 dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|valid_wrreq~0 dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|_~0 dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|_~1 dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|_~2 dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]~3 dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.177 ns" { dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4] {} dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~3 {} dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~5 {} dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|valid_wrreq~0 {} dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|_~0 {} dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|_~1 {} dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|_~2 {} dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]~3 {} dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] {} } { 0.000ns 1.218ns 0.247ns 0.285ns 1.217ns 0.469ns 0.472ns 0.463ns 0.000ns } { 0.000ns 0.419ns 0.420ns 0.437ns 0.438ns 0.150ns 0.438ns 0.420ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "processor1:the_processor1\|de_boards_0:the_de_boards_0\|altpll:DE_Clock_Generator_Audio\|_clk1 " "Info: No valid register-to-register data paths exist for clock \"processor1:the_processor1\|de_boards_0:the_de_boards_0\|altpll:DE_Clock_Generator_Audio\|_clk1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLOCK_50 " "Info: No valid register-to-register data paths exist for clock \"CLOCK_50\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLOCK_27 " "Info: No valid register-to-register data paths exist for clock \"CLOCK_27\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:auto_hub\|irsr_reg\[2\] register sld_hub:auto_hub\|tdo 103.95 MHz 9.62 ns Internal " "Info: Clock \"altera_internal_jtag~TCKUTAP\" has Internal fmax of 103.95 MHz between source register \"sld_hub:auto_hub\|irsr_reg\[2\]\" and destination register \"sld_hub:auto_hub\|tdo\" (period= 9.62 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.596 ns + Longest register register " "Info: + Longest register to register delay is 4.596 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:auto_hub\|irsr_reg\[2\] 1 REG LCFF_X43_Y21_N5 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X43_Y21_N5; Fanout = 10; REG Node = 'sld_hub:auto_hub\|irsr_reg\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|irsr_reg[2] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 788 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.345 ns) + CELL(0.376 ns) 0.721 ns sld_hub:auto_hub\|Equal3~0 2 COMB LCCOMB_X43_Y21_N24 3 " "Info: 2: + IC(0.345 ns) + CELL(0.376 ns) = 0.721 ns; Loc. = LCCOMB_X43_Y21_N24; Fanout = 3; COMB Node = 'sld_hub:auto_hub\|Equal3~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.721 ns" { sld_hub:auto_hub|irsr_reg[2] sld_hub:auto_hub|Equal3~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.278 ns) + CELL(0.150 ns) 3.149 ns sld_hub:auto_hub\|tdo~0 3 COMB LCCOMB_X43_Y21_N8 1 " "Info: 3: + IC(2.278 ns) + CELL(0.150 ns) = 3.149 ns; Loc. = LCCOMB_X43_Y21_N8; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.428 ns" { sld_hub:auto_hub|Equal3~0 sld_hub:auto_hub|tdo~0 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.420 ns) 3.839 ns sld_hub:auto_hub\|tdo~3 4 COMB LCCOMB_X43_Y21_N28 1 " "Info: 4: + IC(0.270 ns) + CELL(0.420 ns) = 3.839 ns; Loc. = LCCOMB_X43_Y21_N28; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.690 ns" { sld_hub:auto_hub|tdo~0 sld_hub:auto_hub|tdo~3 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.415 ns) 4.512 ns sld_hub:auto_hub\|tdo~4 5 COMB LCCOMB_X43_Y21_N6 1 " "Info: 5: + IC(0.258 ns) + CELL(0.415 ns) = 4.512 ns; Loc. = LCCOMB_X43_Y21_N6; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.673 ns" { sld_hub:auto_hub|tdo~3 sld_hub:auto_hub|tdo~4 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.596 ns sld_hub:auto_hub\|tdo 6 REG LCFF_X43_Y21_N7 2 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 4.596 ns; Loc. = LCFF_X43_Y21_N7; Fanout = 2; REG Node = 'sld_hub:auto_hub\|tdo'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { sld_hub:auto_hub|tdo~4 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.445 ns ( 31.44 % ) " "Info: Total cell delay = 1.445 ns ( 31.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.151 ns ( 68.56 % ) " "Info: Total interconnect delay = 3.151 ns ( 68.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.596 ns" { sld_hub:auto_hub|irsr_reg[2] sld_hub:auto_hub|Equal3~0 sld_hub:auto_hub|tdo~0 sld_hub:auto_hub|tdo~3 sld_hub:auto_hub|tdo~4 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.596 ns" { sld_hub:auto_hub|irsr_reg[2] {} sld_hub:auto_hub|Equal3~0 {} sld_hub:auto_hub|tdo~0 {} sld_hub:auto_hub|tdo~3 {} sld_hub:auto_hub|tdo~4 {} sld_hub:auto_hub|tdo {} } { 0.000ns 0.345ns 2.278ns 0.270ns 0.258ns 0.000ns } { 0.000ns 0.376ns 0.150ns 0.420ns 0.415ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.442 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.442 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.877 ns) + CELL(0.000 ns) 2.877 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G1 159 " "Info: 2: + IC(2.877 ns) + CELL(0.000 ns) = 2.877 ns; Loc. = CLKCTRL_G1; Fanout = 159; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.877 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.537 ns) 4.442 ns sld_hub:auto_hub\|tdo 3 REG LCFF_X43_Y21_N7 2 " "Info: 3: + IC(1.028 ns) + CELL(0.537 ns) = 4.442 ns; Loc. = LCFF_X43_Y21_N7; Fanout = 2; REG Node = 'sld_hub:auto_hub\|tdo'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.09 % ) " "Info: Total cell delay = 0.537 ns ( 12.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.905 ns ( 87.91 % ) " "Info: Total interconnect delay = 3.905 ns ( 87.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.442 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.442 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 2.877ns 1.028ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 4.442 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 4.442 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.877 ns) + CELL(0.000 ns) 2.877 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G1 159 " "Info: 2: + IC(2.877 ns) + CELL(0.000 ns) = 2.877 ns; Loc. = CLKCTRL_G1; Fanout = 159; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.877 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.537 ns) 4.442 ns sld_hub:auto_hub\|irsr_reg\[2\] 3 REG LCFF_X43_Y21_N5 10 " "Info: 3: + IC(1.028 ns) + CELL(0.537 ns) = 4.442 ns; Loc. = LCFF_X43_Y21_N5; Fanout = 10; REG Node = 'sld_hub:auto_hub\|irsr_reg\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irsr_reg[2] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 788 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.09 % ) " "Info: Total cell delay = 0.537 ns ( 12.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.905 ns ( 87.91 % ) " "Info: Total interconnect delay = 3.905 ns ( 87.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.442 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irsr_reg[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.442 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|irsr_reg[2] {} } { 0.000ns 2.877ns 1.028ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.442 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.442 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 2.877ns 1.028ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.442 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irsr_reg[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.442 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|irsr_reg[2] {} } { 0.000ns 2.877ns 1.028ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 788 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 788 -1 0 } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.596 ns" { sld_hub:auto_hub|irsr_reg[2] sld_hub:auto_hub|Equal3~0 sld_hub:auto_hub|tdo~0 sld_hub:auto_hub|tdo~3 sld_hub:auto_hub|tdo~4 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.596 ns" { sld_hub:auto_hub|irsr_reg[2] {} sld_hub:auto_hub|Equal3~0 {} sld_hub:auto_hub|tdo~0 {} sld_hub:auto_hub|tdo~3 {} sld_hub:auto_hub|tdo~4 {} sld_hub:auto_hub|tdo {} } { 0.000ns 0.345ns 2.278ns 0.270ns 0.258ns 0.000ns } { 0.000ns 0.376ns 0.150ns 0.420ns 0.415ns 0.084ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.442 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.442 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 2.877ns 1.028ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.442 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irsr_reg[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.442 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|irsr_reg[2] {} } { 0.000ns 2.877ns 1.028ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "processor1:the_processor1\|de_boards_0:the_de_boards_0\|altpll:DE_Clock_Generator_System\|_clk0 register processor1:the_processor1\|sdram_0:the_sdram_0\|i_cmd\[3\] register processor1:the_processor1\|sdram_0:the_sdram_0\|i_cmd\[3\] 391 ps " "Info: Minimum slack time is 391 ps for clock \"processor1:the_processor1\|de_boards_0:the_de_boards_0\|altpll:DE_Clock_Generator_System\|_clk0\" between source register \"processor1:the_processor1\|sdram_0:the_sdram_0\|i_cmd\[3\]\" and destination register \"processor1:the_processor1\|sdram_0:the_sdram_0\|i_cmd\[3\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns processor1:the_processor1\|sdram_0:the_sdram_0\|i_cmd\[3\] 1 REG LCFF_X8_Y10_N27 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X8_Y10_N27; Fanout = 2; REG Node = 'processor1:the_processor1\|sdram_0:the_sdram_0\|i_cmd\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor1:the_processor1|sdram_0:the_sdram_0|i_cmd[3] } "NODE_NAME" } } { "sdram_0.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/sdram_0.v" 351 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns processor1:the_processor1\|sdram_0:the_sdram_0\|Selector0~0 2 COMB LCCOMB_X8_Y10_N26 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X8_Y10_N26; Fanout = 1; COMB Node = 'processor1:the_processor1\|sdram_0:the_sdram_0\|Selector0~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { processor1:the_processor1|sdram_0:the_sdram_0|i_cmd[3] processor1:the_processor1|sdram_0:the_sdram_0|Selector0~0 } "NODE_NAME" } } { "sdram_0.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/sdram_0.v" 352 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns processor1:the_processor1\|sdram_0:the_sdram_0\|i_cmd\[3\] 3 REG LCFF_X8_Y10_N27 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X8_Y10_N27; Fanout = 2; REG Node = 'processor1:the_processor1\|sdram_0:the_sdram_0\|i_cmd\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { processor1:the_processor1|sdram_0:the_sdram_0|Selector0~0 processor1:the_processor1|sdram_0:the_sdram_0|i_cmd[3] } "NODE_NAME" } } { "sdram_0.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/sdram_0.v" 351 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { processor1:the_processor1|sdram_0:the_sdram_0|i_cmd[3] processor1:the_processor1|sdram_0:the_sdram_0|Selector0~0 processor1:the_processor1|sdram_0:the_sdram_0|i_cmd[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { processor1:the_processor1|sdram_0:the_sdram_0|i_cmd[3] {} processor1:the_processor1|sdram_0:the_sdram_0|Selector0~0 {} processor1:the_processor1|sdram_0:the_sdram_0|i_cmd[3] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.358 ns " "Info: + Latch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination processor1:the_processor1\|de_boards_0:the_de_boards_0\|altpll:DE_Clock_Generator_System\|_clk0 20.000 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"processor1:the_processor1\|de_boards_0:the_de_boards_0\|altpll:DE_Clock_Generator_System\|_clk0\" is 20.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.358 ns " "Info: - Launch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source processor1:the_processor1\|de_boards_0:the_de_boards_0\|altpll:DE_Clock_Generator_System\|_clk0 20.000 ns -2.358 ns  50 " "Info: Clock period of Source clock \"processor1:the_processor1\|de_boards_0:the_de_boards_0\|altpll:DE_Clock_Generator_System\|_clk0\" is 20.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "processor1:the_processor1\|de_boards_0:the_de_boards_0\|altpll:DE_Clock_Generator_System\|_clk0 destination 2.623 ns + Longest register " "Info: + Longest clock path from clock \"processor1:the_processor1\|de_boards_0:the_de_boards_0\|altpll:DE_Clock_Generator_System\|_clk0\" to destination register is 2.623 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns processor1:the_processor1\|de_boards_0:the_de_boards_0\|altpll:DE_Clock_Generator_System\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'processor1:the_processor1\|de_boards_0:the_de_boards_0\|altpll:DE_Clock_Generator_System\|_clk0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns processor1:the_processor1\|de_boards_0:the_de_boards_0\|altpll:DE_Clock_Generator_System\|_clk0~clkctrl 2 COMB CLKCTRL_G3 5329 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 5329; COMB Node = 'processor1:the_processor1\|de_boards_0:the_de_boards_0\|altpll:DE_Clock_Generator_System\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk0 processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.995 ns) + CELL(0.537 ns) 2.623 ns processor1:the_processor1\|sdram_0:the_sdram_0\|i_cmd\[3\] 3 REG LCFF_X8_Y10_N27 2 " "Info: 3: + IC(0.995 ns) + CELL(0.537 ns) = 2.623 ns; Loc. = LCFF_X8_Y10_N27; Fanout = 2; REG Node = 'processor1:the_processor1\|sdram_0:the_sdram_0\|i_cmd\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.532 ns" { processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl processor1:the_processor1|sdram_0:the_sdram_0|i_cmd[3] } "NODE_NAME" } } { "sdram_0.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/sdram_0.v" 351 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.47 % ) " "Info: Total cell delay = 0.537 ns ( 20.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.086 ns ( 79.53 % ) " "Info: Total interconnect delay = 2.086 ns ( 79.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.623 ns" { processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk0 processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl processor1:the_processor1|sdram_0:the_sdram_0|i_cmd[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.623 ns" { processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk0 {} processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl {} processor1:the_processor1|sdram_0:the_sdram_0|i_cmd[3] {} } { 0.000ns 1.091ns 0.995ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "processor1:the_processor1\|de_boards_0:the_de_boards_0\|altpll:DE_Clock_Generator_System\|_clk0 source 2.623 ns - Shortest register " "Info: - Shortest clock path from clock \"processor1:the_processor1\|de_boards_0:the_de_boards_0\|altpll:DE_Clock_Generator_System\|_clk0\" to source register is 2.623 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns processor1:the_processor1\|de_boards_0:the_de_boards_0\|altpll:DE_Clock_Generator_System\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'processor1:the_processor1\|de_boards_0:the_de_boards_0\|altpll:DE_Clock_Generator_System\|_clk0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns processor1:the_processor1\|de_boards_0:the_de_boards_0\|altpll:DE_Clock_Generator_System\|_clk0~clkctrl 2 COMB CLKCTRL_G3 5329 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 5329; COMB Node = 'processor1:the_processor1\|de_boards_0:the_de_boards_0\|altpll:DE_Clock_Generator_System\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk0 processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.995 ns) + CELL(0.537 ns) 2.623 ns processor1:the_processor1\|sdram_0:the_sdram_0\|i_cmd\[3\] 3 REG LCFF_X8_Y10_N27 2 " "Info: 3: + IC(0.995 ns) + CELL(0.537 ns) = 2.623 ns; Loc. = LCFF_X8_Y10_N27; Fanout = 2; REG Node = 'processor1:the_processor1\|sdram_0:the_sdram_0\|i_cmd\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.532 ns" { processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl processor1:the_processor1|sdram_0:the_sdram_0|i_cmd[3] } "NODE_NAME" } } { "sdram_0.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/sdram_0.v" 351 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.47 % ) " "Info: Total cell delay = 0.537 ns ( 20.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.086 ns ( 79.53 % ) " "Info: Total interconnect delay = 2.086 ns ( 79.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.623 ns" { processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk0 processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl processor1:the_processor1|sdram_0:the_sdram_0|i_cmd[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.623 ns" { processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk0 {} processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl {} processor1:the_processor1|sdram_0:the_sdram_0|i_cmd[3] {} } { 0.000ns 1.091ns 0.995ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.623 ns" { processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk0 processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl processor1:the_processor1|sdram_0:the_sdram_0|i_cmd[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.623 ns" { processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk0 {} processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl {} processor1:the_processor1|sdram_0:the_sdram_0|i_cmd[3] {} } { 0.000ns 1.091ns 0.995ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.623 ns" { processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk0 {} processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl {} processor1:the_processor1|sdram_0:the_sdram_0|i_cmd[3] {} } { 0.000ns 1.091ns 0.995ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "sdram_0.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/sdram_0.v" 351 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "sdram_0.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/sdram_0.v" 351 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.623 ns" { processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk0 processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl processor1:the_processor1|sdram_0:the_sdram_0|i_cmd[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.623 ns" { processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk0 {} processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl {} processor1:the_processor1|sdram_0:the_sdram_0|i_cmd[3] {} } { 0.000ns 1.091ns 0.995ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.623 ns" { processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk0 {} processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl {} processor1:the_processor1|sdram_0:the_sdram_0|i_cmd[3] {} } { 0.000ns 1.091ns 0.995ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { processor1:the_processor1|sdram_0:the_sdram_0|i_cmd[3] processor1:the_processor1|sdram_0:the_sdram_0|Selector0~0 processor1:the_processor1|sdram_0:the_sdram_0|i_cmd[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { processor1:the_processor1|sdram_0:the_sdram_0|i_cmd[3] {} processor1:the_processor1|sdram_0:the_sdram_0|Selector0~0 {} processor1:the_processor1|sdram_0:the_sdram_0|i_cmd[3] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.623 ns" { processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk0 processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl processor1:the_processor1|sdram_0:the_sdram_0|i_cmd[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.623 ns" { processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk0 {} processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl {} processor1:the_processor1|sdram_0:the_sdram_0|i_cmd[3] {} } { 0.000ns 1.091ns 0.995ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.623 ns" { processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk0 {} processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl {} processor1:the_processor1|sdram_0:the_sdram_0|i_cmd[3] {} } { 0.000ns 1.091ns 0.995ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "processor1:the_processor1\|de_boards_0:the_de_boards_0\|altpll:DE_Clock_Generator_System\|_clk2 register dm9000a_controller:ethernet\|link_status register dm9000a_controller:ethernet\|link_status 391 ps " "Info: Minimum slack time is 391 ps for clock \"processor1:the_processor1\|de_boards_0:the_de_boards_0\|altpll:DE_Clock_Generator_System\|_clk2\" between source register \"dm9000a_controller:ethernet\|link_status\" and destination register \"dm9000a_controller:ethernet\|link_status\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dm9000a_controller:ethernet\|link_status 1 REG LCFF_X49_Y28_N9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X49_Y28_N9; Fanout = 2; REG Node = 'dm9000a_controller:ethernet\|link_status'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dm9000a_controller:ethernet|link_status } "NODE_NAME" } } { "../BASIC_SHIP/ethernet/dm9000a_controller.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ethernet/dm9000a_controller.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns dm9000a_controller:ethernet\|link_status~0 2 COMB LCCOMB_X49_Y28_N8 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X49_Y28_N8; Fanout = 1; COMB Node = 'dm9000a_controller:ethernet\|link_status~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { dm9000a_controller:ethernet|link_status dm9000a_controller:ethernet|link_status~0 } "NODE_NAME" } } { "../BASIC_SHIP/ethernet/dm9000a_controller.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ethernet/dm9000a_controller.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns dm9000a_controller:ethernet\|link_status 3 REG LCFF_X49_Y28_N9 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X49_Y28_N9; Fanout = 2; REG Node = 'dm9000a_controller:ethernet\|link_status'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { dm9000a_controller:ethernet|link_status~0 dm9000a_controller:ethernet|link_status } "NODE_NAME" } } { "../BASIC_SHIP/ethernet/dm9000a_controller.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ethernet/dm9000a_controller.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { dm9000a_controller:ethernet|link_status dm9000a_controller:ethernet|link_status~0 dm9000a_controller:ethernet|link_status } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { dm9000a_controller:ethernet|link_status {} dm9000a_controller:ethernet|link_status~0 {} dm9000a_controller:ethernet|link_status {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -22.358 ns " "Info: + Latch edge is -22.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination processor1:the_processor1\|de_boards_0:the_de_boards_0\|altpll:DE_Clock_Generator_System\|_clk2 40.000 ns -22.358 ns  50 " "Info: Clock period of Destination clock \"processor1:the_processor1\|de_boards_0:the_de_boards_0\|altpll:DE_Clock_Generator_System\|_clk2\" is 40.000 ns with  offset of -22.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -22.358 ns " "Info: - Launch edge is -22.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source processor1:the_processor1\|de_boards_0:the_de_boards_0\|altpll:DE_Clock_Generator_System\|_clk2 40.000 ns -22.358 ns  50 " "Info: Clock period of Source clock \"processor1:the_processor1\|de_boards_0:the_de_boards_0\|altpll:DE_Clock_Generator_System\|_clk2\" is 40.000 ns with  offset of -22.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "processor1:the_processor1\|de_boards_0:the_de_boards_0\|altpll:DE_Clock_Generator_System\|_clk2 destination 2.629 ns + Longest register " "Info: + Longest clock path from clock \"processor1:the_processor1\|de_boards_0:the_de_boards_0\|altpll:DE_Clock_Generator_System\|_clk2\" to destination register is 2.629 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns processor1:the_processor1\|de_boards_0:the_de_boards_0\|altpll:DE_Clock_Generator_System\|_clk2 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'processor1:the_processor1\|de_boards_0:the_de_boards_0\|altpll:DE_Clock_Generator_System\|_clk2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns processor1:the_processor1\|de_boards_0:the_de_boards_0\|altpll:DE_Clock_Generator_System\|_clk2~clkctrl 2 COMB CLKCTRL_G2 332 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 332; COMB Node = 'processor1:the_processor1\|de_boards_0:the_de_boards_0\|altpll:DE_Clock_Generator_System\|_clk2~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk2 processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.537 ns) 2.629 ns dm9000a_controller:ethernet\|link_status 3 REG LCFF_X49_Y28_N9 2 " "Info: 3: + IC(1.001 ns) + CELL(0.537 ns) = 2.629 ns; Loc. = LCFF_X49_Y28_N9; Fanout = 2; REG Node = 'dm9000a_controller:ethernet\|link_status'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.538 ns" { processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk2~clkctrl dm9000a_controller:ethernet|link_status } "NODE_NAME" } } { "../BASIC_SHIP/ethernet/dm9000a_controller.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ethernet/dm9000a_controller.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.43 % ) " "Info: Total cell delay = 0.537 ns ( 20.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.092 ns ( 79.57 % ) " "Info: Total interconnect delay = 2.092 ns ( 79.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.629 ns" { processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk2 processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk2~clkctrl dm9000a_controller:ethernet|link_status } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.629 ns" { processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk2 {} processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk2~clkctrl {} dm9000a_controller:ethernet|link_status {} } { 0.000ns 1.091ns 1.001ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "processor1:the_processor1\|de_boards_0:the_de_boards_0\|altpll:DE_Clock_Generator_System\|_clk2 source 2.629 ns - Shortest register " "Info: - Shortest clock path from clock \"processor1:the_processor1\|de_boards_0:the_de_boards_0\|altpll:DE_Clock_Generator_System\|_clk2\" to source register is 2.629 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns processor1:the_processor1\|de_boards_0:the_de_boards_0\|altpll:DE_Clock_Generator_System\|_clk2 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'processor1:the_processor1\|de_boards_0:the_de_boards_0\|altpll:DE_Clock_Generator_System\|_clk2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns processor1:the_processor1\|de_boards_0:the_de_boards_0\|altpll:DE_Clock_Generator_System\|_clk2~clkctrl 2 COMB CLKCTRL_G2 332 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 332; COMB Node = 'processor1:the_processor1\|de_boards_0:the_de_boards_0\|altpll:DE_Clock_Generator_System\|_clk2~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk2 processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.537 ns) 2.629 ns dm9000a_controller:ethernet\|link_status 3 REG LCFF_X49_Y28_N9 2 " "Info: 3: + IC(1.001 ns) + CELL(0.537 ns) = 2.629 ns; Loc. = LCFF_X49_Y28_N9; Fanout = 2; REG Node = 'dm9000a_controller:ethernet\|link_status'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.538 ns" { processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk2~clkctrl dm9000a_controller:ethernet|link_status } "NODE_NAME" } } { "../BASIC_SHIP/ethernet/dm9000a_controller.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ethernet/dm9000a_controller.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.43 % ) " "Info: Total cell delay = 0.537 ns ( 20.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.092 ns ( 79.57 % ) " "Info: Total interconnect delay = 2.092 ns ( 79.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.629 ns" { processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk2 processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk2~clkctrl dm9000a_controller:ethernet|link_status } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.629 ns" { processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk2 {} processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk2~clkctrl {} dm9000a_controller:ethernet|link_status {} } { 0.000ns 1.091ns 1.001ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.629 ns" { processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk2 processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk2~clkctrl dm9000a_controller:ethernet|link_status } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.629 ns" { processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk2 {} processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk2~clkctrl {} dm9000a_controller:ethernet|link_status {} } { 0.000ns 1.091ns 1.001ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.629 ns" { processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk2 {} processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk2~clkctrl {} dm9000a_controller:ethernet|link_status {} } { 0.000ns 1.091ns 1.001ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "../BASIC_SHIP/ethernet/dm9000a_controller.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ethernet/dm9000a_controller.v" 52 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "../BASIC_SHIP/ethernet/dm9000a_controller.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ethernet/dm9000a_controller.v" 52 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.629 ns" { processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk2 processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk2~clkctrl dm9000a_controller:ethernet|link_status } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.629 ns" { processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk2 {} processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk2~clkctrl {} dm9000a_controller:ethernet|link_status {} } { 0.000ns 1.091ns 1.001ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.629 ns" { processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk2 {} processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk2~clkctrl {} dm9000a_controller:ethernet|link_status {} } { 0.000ns 1.091ns 1.001ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { dm9000a_controller:ethernet|link_status dm9000a_controller:ethernet|link_status~0 dm9000a_controller:ethernet|link_status } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { dm9000a_controller:ethernet|link_status {} dm9000a_controller:ethernet|link_status~0 {} dm9000a_controller:ethernet|link_status {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.629 ns" { processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk2 processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk2~clkctrl dm9000a_controller:ethernet|link_status } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.629 ns" { processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk2 {} processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk2~clkctrl {} dm9000a_controller:ethernet|link_status {} } { 0.000ns 1.091ns 1.001ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.629 ns" { processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk2 {} processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk2~clkctrl {} dm9000a_controller:ethernet|link_status {} } { 0.000ns 1.091ns 1.001ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "dm9000a_controller:ethernet\|rx_length\[12\] ENET_DATA\[4\] CLOCK_50 29.820 ns register " "Info: tsu for register \"dm9000a_controller:ethernet\|rx_length\[12\]\" (data pin = \"ENET_DATA\[4\]\", clock pin = \"CLOCK_50\") is 29.820 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.126 ns + Longest pin register " "Info: + Longest pin to register delay is 10.126 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ENET_DATA\[4\] 1 PIN PIN_B17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_B17; Fanout = 1; PIN Node = 'ENET_DATA\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[4] } "NODE_NAME" } } { "gm_controller.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/gm_controller.v" 259 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns ENET_DATA\[4\]~4 2 COMB IOC_X42_Y36_N0 4 " "Info: 2: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = IOC_X42_Y36_N0; Fanout = 4; COMB Node = 'ENET_DATA\[4\]~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.850 ns" { ENET_DATA[4] ENET_DATA[4]~4 } "NODE_NAME" } } { "gm_controller.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/gm_controller.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.925 ns) + CELL(0.414 ns) 7.189 ns dm9000a_controller:ethernet\|Add2~5 3 COMB LCCOMB_X48_Y28_N8 2 " "Info: 3: + IC(5.925 ns) + CELL(0.414 ns) = 7.189 ns; Loc. = LCCOMB_X48_Y28_N8; Fanout = 2; COMB Node = 'dm9000a_controller:ethernet\|Add2~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.339 ns" { ENET_DATA[4]~4 dm9000a_controller:ethernet|Add2~5 } "NODE_NAME" } } { "../BASIC_SHIP/ethernet/dm9000a_controller.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ethernet/dm9000a_controller.v" 650 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.260 ns dm9000a_controller:ethernet\|Add2~7 4 COMB LCCOMB_X48_Y28_N10 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 7.260 ns; Loc. = LCCOMB_X48_Y28_N10; Fanout = 2; COMB Node = 'dm9000a_controller:ethernet\|Add2~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dm9000a_controller:ethernet|Add2~5 dm9000a_controller:ethernet|Add2~7 } "NODE_NAME" } } { "../BASIC_SHIP/ethernet/dm9000a_controller.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ethernet/dm9000a_controller.v" 650 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.331 ns dm9000a_controller:ethernet\|Add2~9 5 COMB LCCOMB_X48_Y28_N12 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 7.331 ns; Loc. = LCCOMB_X48_Y28_N12; Fanout = 2; COMB Node = 'dm9000a_controller:ethernet\|Add2~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dm9000a_controller:ethernet|Add2~7 dm9000a_controller:ethernet|Add2~9 } "NODE_NAME" } } { "../BASIC_SHIP/ethernet/dm9000a_controller.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ethernet/dm9000a_controller.v" 650 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 7.490 ns dm9000a_controller:ethernet\|Add2~11 6 COMB LCCOMB_X48_Y28_N14 2 " "Info: 6: + IC(0.000 ns) + CELL(0.159 ns) = 7.490 ns; Loc. = LCCOMB_X48_Y28_N14; Fanout = 2; COMB Node = 'dm9000a_controller:ethernet\|Add2~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { dm9000a_controller:ethernet|Add2~9 dm9000a_controller:ethernet|Add2~11 } "NODE_NAME" } } { "../BASIC_SHIP/ethernet/dm9000a_controller.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ethernet/dm9000a_controller.v" 650 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.561 ns dm9000a_controller:ethernet\|Add2~13 7 COMB LCCOMB_X48_Y28_N16 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 7.561 ns; Loc. = LCCOMB_X48_Y28_N16; Fanout = 2; COMB Node = 'dm9000a_controller:ethernet\|Add2~13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dm9000a_controller:ethernet|Add2~11 dm9000a_controller:ethernet|Add2~13 } "NODE_NAME" } } { "../BASIC_SHIP/ethernet/dm9000a_controller.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ethernet/dm9000a_controller.v" 650 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.632 ns dm9000a_controller:ethernet\|Add2~15 8 COMB LCCOMB_X48_Y28_N18 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 7.632 ns; Loc. = LCCOMB_X48_Y28_N18; Fanout = 2; COMB Node = 'dm9000a_controller:ethernet\|Add2~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dm9000a_controller:ethernet|Add2~13 dm9000a_controller:ethernet|Add2~15 } "NODE_NAME" } } { "../BASIC_SHIP/ethernet/dm9000a_controller.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ethernet/dm9000a_controller.v" 650 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.703 ns dm9000a_controller:ethernet\|Add2~17 9 COMB LCCOMB_X48_Y28_N20 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 7.703 ns; Loc. = LCCOMB_X48_Y28_N20; Fanout = 2; COMB Node = 'dm9000a_controller:ethernet\|Add2~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dm9000a_controller:ethernet|Add2~15 dm9000a_controller:ethernet|Add2~17 } "NODE_NAME" } } { "../BASIC_SHIP/ethernet/dm9000a_controller.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ethernet/dm9000a_controller.v" 650 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.774 ns dm9000a_controller:ethernet\|Add2~19 10 COMB LCCOMB_X48_Y28_N22 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 7.774 ns; Loc. = LCCOMB_X48_Y28_N22; Fanout = 2; COMB Node = 'dm9000a_controller:ethernet\|Add2~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dm9000a_controller:ethernet|Add2~17 dm9000a_controller:ethernet|Add2~19 } "NODE_NAME" } } { "../BASIC_SHIP/ethernet/dm9000a_controller.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ethernet/dm9000a_controller.v" 650 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 8.184 ns dm9000a_controller:ethernet\|Add2~20 11 COMB LCCOMB_X48_Y28_N24 2 " "Info: 11: + IC(0.000 ns) + CELL(0.410 ns) = 8.184 ns; Loc. = LCCOMB_X48_Y28_N24; Fanout = 2; COMB Node = 'dm9000a_controller:ethernet\|Add2~20'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { dm9000a_controller:ethernet|Add2~19 dm9000a_controller:ethernet|Add2~20 } "NODE_NAME" } } { "../BASIC_SHIP/ethernet/dm9000a_controller.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ethernet/dm9000a_controller.v" 650 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.576 ns) + CELL(0.366 ns) 10.126 ns dm9000a_controller:ethernet\|rx_length\[12\] 12 REG LCFF_X47_Y28_N25 3 " "Info: 12: + IC(1.576 ns) + CELL(0.366 ns) = 10.126 ns; Loc. = LCFF_X47_Y28_N25; Fanout = 3; REG Node = 'dm9000a_controller:ethernet\|rx_length\[12\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.942 ns" { dm9000a_controller:ethernet|Add2~20 dm9000a_controller:ethernet|rx_length[12] } "NODE_NAME" } } { "../BASIC_SHIP/ethernet/dm9000a_controller.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ethernet/dm9000a_controller.v" 178 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.625 ns ( 25.92 % ) " "Info: Total cell delay = 2.625 ns ( 25.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.501 ns ( 74.08 % ) " "Info: Total interconnect delay = 7.501 ns ( 74.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.126 ns" { ENET_DATA[4] ENET_DATA[4]~4 dm9000a_controller:ethernet|Add2~5 dm9000a_controller:ethernet|Add2~7 dm9000a_controller:ethernet|Add2~9 dm9000a_controller:ethernet|Add2~11 dm9000a_controller:ethernet|Add2~13 dm9000a_controller:ethernet|Add2~15 dm9000a_controller:ethernet|Add2~17 dm9000a_controller:ethernet|Add2~19 dm9000a_controller:ethernet|Add2~20 dm9000a_controller:ethernet|rx_length[12] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.126 ns" { ENET_DATA[4] {} ENET_DATA[4]~4 {} dm9000a_controller:ethernet|Add2~5 {} dm9000a_controller:ethernet|Add2~7 {} dm9000a_controller:ethernet|Add2~9 {} dm9000a_controller:ethernet|Add2~11 {} dm9000a_controller:ethernet|Add2~13 {} dm9000a_controller:ethernet|Add2~15 {} dm9000a_controller:ethernet|Add2~17 {} dm9000a_controller:ethernet|Add2~19 {} dm9000a_controller:ethernet|Add2~20 {} dm9000a_controller:ethernet|rx_length[12] {} } { 0.000ns 0.000ns 5.925ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.576ns } { 0.000ns 0.850ns 0.414ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../BASIC_SHIP/ethernet/dm9000a_controller.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ethernet/dm9000a_controller.v" 178 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_50 processor1:the_processor1\|de_boards_0:the_de_boards_0\|altpll:DE_Clock_Generator_System\|_clk2 -22.358 ns - " "Info: - Offset between input clock \"CLOCK_50\" and output clock \"processor1:the_processor1\|de_boards_0:the_de_boards_0\|altpll:DE_Clock_Generator_System\|_clk2\" is -22.358 ns" {  } { { "gm_controller.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/gm_controller.v" 159 0 0 } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "processor1:the_processor1\|de_boards_0:the_de_boards_0\|altpll:DE_Clock_Generator_System\|_clk2 destination 2.628 ns - Shortest register " "Info: - Shortest clock path from clock \"processor1:the_processor1\|de_boards_0:the_de_boards_0\|altpll:DE_Clock_Generator_System\|_clk2\" to destination register is 2.628 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns processor1:the_processor1\|de_boards_0:the_de_boards_0\|altpll:DE_Clock_Generator_System\|_clk2 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'processor1:the_processor1\|de_boards_0:the_de_boards_0\|altpll:DE_Clock_Generator_System\|_clk2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns processor1:the_processor1\|de_boards_0:the_de_boards_0\|altpll:DE_Clock_Generator_System\|_clk2~clkctrl 2 COMB CLKCTRL_G2 332 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 332; COMB Node = 'processor1:the_processor1\|de_boards_0:the_de_boards_0\|altpll:DE_Clock_Generator_System\|_clk2~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk2 processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(0.537 ns) 2.628 ns dm9000a_controller:ethernet\|rx_length\[12\] 3 REG LCFF_X47_Y28_N25 3 " "Info: 3: + IC(1.000 ns) + CELL(0.537 ns) = 2.628 ns; Loc. = LCFF_X47_Y28_N25; Fanout = 3; REG Node = 'dm9000a_controller:ethernet\|rx_length\[12\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.537 ns" { processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk2~clkctrl dm9000a_controller:ethernet|rx_length[12] } "NODE_NAME" } } { "../BASIC_SHIP/ethernet/dm9000a_controller.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ethernet/dm9000a_controller.v" 178 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.43 % ) " "Info: Total cell delay = 0.537 ns ( 20.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.091 ns ( 79.57 % ) " "Info: Total interconnect delay = 2.091 ns ( 79.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.628 ns" { processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk2 processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk2~clkctrl dm9000a_controller:ethernet|rx_length[12] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.628 ns" { processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk2 {} processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk2~clkctrl {} dm9000a_controller:ethernet|rx_length[12] {} } { 0.000ns 1.091ns 1.000ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.126 ns" { ENET_DATA[4] ENET_DATA[4]~4 dm9000a_controller:ethernet|Add2~5 dm9000a_controller:ethernet|Add2~7 dm9000a_controller:ethernet|Add2~9 dm9000a_controller:ethernet|Add2~11 dm9000a_controller:ethernet|Add2~13 dm9000a_controller:ethernet|Add2~15 dm9000a_controller:ethernet|Add2~17 dm9000a_controller:ethernet|Add2~19 dm9000a_controller:ethernet|Add2~20 dm9000a_controller:ethernet|rx_length[12] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.126 ns" { ENET_DATA[4] {} ENET_DATA[4]~4 {} dm9000a_controller:ethernet|Add2~5 {} dm9000a_controller:ethernet|Add2~7 {} dm9000a_controller:ethernet|Add2~9 {} dm9000a_controller:ethernet|Add2~11 {} dm9000a_controller:ethernet|Add2~13 {} dm9000a_controller:ethernet|Add2~15 {} dm9000a_controller:ethernet|Add2~17 {} dm9000a_controller:ethernet|Add2~19 {} dm9000a_controller:ethernet|Add2~20 {} dm9000a_controller:ethernet|rx_length[12] {} } { 0.000ns 0.000ns 5.925ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.576ns } { 0.000ns 0.850ns 0.414ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.366ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.628 ns" { processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk2 processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk2~clkctrl dm9000a_controller:ethernet|rx_length[12] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.628 ns" { processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk2 {} processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk2~clkctrl {} dm9000a_controller:ethernet|rx_length[12] {} } { 0.000ns 1.091ns 1.000ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 HEX4\[1\] pb_to_proc_state.READ_PB 12.867 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"HEX4\[1\]\" through register \"pb_to_proc_state.READ_PB\" is 12.867 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_50 processor1:the_processor1\|de_boards_0:the_de_boards_0\|altpll:DE_Clock_Generator_System\|_clk0 -2.358 ns + " "Info: + Offset between input clock \"CLOCK_50\" and output clock \"processor1:the_processor1\|de_boards_0:the_de_boards_0\|altpll:DE_Clock_Generator_System\|_clk0\" is -2.358 ns" {  } { { "gm_controller.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/gm_controller.v" 159 0 0 } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "processor1:the_processor1\|de_boards_0:the_de_boards_0\|altpll:DE_Clock_Generator_System\|_clk0 source 2.620 ns + Longest register " "Info: + Longest clock path from clock \"processor1:the_processor1\|de_boards_0:the_de_boards_0\|altpll:DE_Clock_Generator_System\|_clk0\" to source register is 2.620 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns processor1:the_processor1\|de_boards_0:the_de_boards_0\|altpll:DE_Clock_Generator_System\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'processor1:the_processor1\|de_boards_0:the_de_boards_0\|altpll:DE_Clock_Generator_System\|_clk0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns processor1:the_processor1\|de_boards_0:the_de_boards_0\|altpll:DE_Clock_Generator_System\|_clk0~clkctrl 2 COMB CLKCTRL_G3 5329 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 5329; COMB Node = 'processor1:the_processor1\|de_boards_0:the_de_boards_0\|altpll:DE_Clock_Generator_System\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk0 processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.537 ns) 2.620 ns pb_to_proc_state.READ_PB 3 REG LCFF_X33_Y12_N9 15 " "Info: 3: + IC(0.992 ns) + CELL(0.537 ns) = 2.620 ns; Loc. = LCFF_X33_Y12_N9; Fanout = 15; REG Node = 'pb_to_proc_state.READ_PB'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.529 ns" { processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl pb_to_proc_state.READ_PB } "NODE_NAME" } } { "gm_controller.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/gm_controller.v" 487 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.50 % ) " "Info: Total cell delay = 0.537 ns ( 20.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.083 ns ( 79.50 % ) " "Info: Total interconnect delay = 2.083 ns ( 79.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.620 ns" { processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk0 processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl pb_to_proc_state.READ_PB } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.620 ns" { processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk0 {} processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl {} pb_to_proc_state.READ_PB {} } { 0.000ns 1.091ns 0.992ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "gm_controller.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/gm_controller.v" 487 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.355 ns + Longest register pin " "Info: + Longest register to pin delay is 12.355 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pb_to_proc_state.READ_PB 1 REG LCFF_X33_Y12_N9 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y12_N9; Fanout = 15; REG Node = 'pb_to_proc_state.READ_PB'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pb_to_proc_state.READ_PB } "NODE_NAME" } } { "gm_controller.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/gm_controller.v" 487 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.541 ns) + CELL(0.371 ns) 2.912 ns to_see2\[0\]~0 2 COMB LCCOMB_X40_Y25_N24 1 " "Info: 2: + IC(2.541 ns) + CELL(0.371 ns) = 2.912 ns; Loc. = LCCOMB_X40_Y25_N24; Fanout = 1; COMB Node = 'to_see2\[0\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.912 ns" { pb_to_proc_state.READ_PB to_see2[0]~0 } "NODE_NAME" } } { "gm_controller.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/gm_controller.v" 698 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.927 ns) + CELL(0.275 ns) 5.114 ns to_see2\[0\]~1 3 COMB LCCOMB_X36_Y12_N16 1 " "Info: 3: + IC(1.927 ns) + CELL(0.275 ns) = 5.114 ns; Loc. = LCCOMB_X36_Y12_N16; Fanout = 1; COMB Node = 'to_see2\[0\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.202 ns" { to_see2[0]~0 to_see2[0]~1 } "NODE_NAME" } } { "gm_controller.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/gm_controller.v" 698 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.438 ns) 5.818 ns to_see2\[0\]~2 4 COMB LCCOMB_X36_Y12_N10 7 " "Info: 4: + IC(0.266 ns) + CELL(0.438 ns) = 5.818 ns; Loc. = LCCOMB_X36_Y12_N10; Fanout = 7; COMB Node = 'to_see2\[0\]~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.704 ns" { to_see2[0]~1 to_see2[0]~2 } "NODE_NAME" } } { "gm_controller.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/gm_controller.v" 698 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.316 ns) + CELL(0.150 ns) 6.284 ns seg7:h4\|WideOr1~0 5 COMB LCCOMB_X36_Y12_N18 1 " "Info: 5: + IC(0.316 ns) + CELL(0.150 ns) = 6.284 ns; Loc. = LCCOMB_X36_Y12_N18; Fanout = 1; COMB Node = 'seg7:h4\|WideOr1~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.466 ns" { to_see2[0]~2 seg7:h4|WideOr1~0 } "NODE_NAME" } } { "seg7.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/seg7.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.429 ns) + CELL(2.642 ns) 12.355 ns HEX4\[1\] 6 PIN PIN_U1 0 " "Info: 6: + IC(3.429 ns) + CELL(2.642 ns) = 12.355 ns; Loc. = PIN_U1; Fanout = 0; PIN Node = 'HEX4\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.071 ns" { seg7:h4|WideOr1~0 HEX4[1] } "NODE_NAME" } } { "gm_controller.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/gm_controller.v" 170 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.876 ns ( 31.37 % ) " "Info: Total cell delay = 3.876 ns ( 31.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.479 ns ( 68.63 % ) " "Info: Total interconnect delay = 8.479 ns ( 68.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "12.355 ns" { pb_to_proc_state.READ_PB to_see2[0]~0 to_see2[0]~1 to_see2[0]~2 seg7:h4|WideOr1~0 HEX4[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "12.355 ns" { pb_to_proc_state.READ_PB {} to_see2[0]~0 {} to_see2[0]~1 {} to_see2[0]~2 {} seg7:h4|WideOr1~0 {} HEX4[1] {} } { 0.000ns 2.541ns 1.927ns 0.266ns 0.316ns 3.429ns } { 0.000ns 0.371ns 0.275ns 0.438ns 0.150ns 2.642ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.620 ns" { processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk0 processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl pb_to_proc_state.READ_PB } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.620 ns" { processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk0 {} processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl {} pb_to_proc_state.READ_PB {} } { 0.000ns 1.091ns 0.992ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "12.355 ns" { pb_to_proc_state.READ_PB to_see2[0]~0 to_see2[0]~1 to_see2[0]~2 seg7:h4|WideOr1~0 HEX4[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "12.355 ns" { pb_to_proc_state.READ_PB {} to_see2[0]~0 {} to_see2[0]~1 {} to_see2[0]~2 {} seg7:h4|WideOr1~0 {} HEX4[1] {} } { 0.000ns 2.541ns 1.927ns 0.266ns 0.316ns 3.429ns } { 0.000ns 0.371ns 0.275ns 0.438ns 0.150ns 2.642ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "KEY\[0\] ENET_RST_N 9.209 ns Longest " "Info: Longest tpd from source pin \"KEY\[0\]\" to destination pin \"ENET_RST_N\" is 9.209 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 PIN PIN_G26 860 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 860; PIN Node = 'KEY\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "gm_controller.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/gm_controller.v" 162 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.529 ns) + CELL(2.818 ns) 9.209 ns ENET_RST_N 2 PIN PIN_B23 0 " "Info: 2: + IC(5.529 ns) + CELL(2.818 ns) = 9.209 ns; Loc. = PIN_B23; Fanout = 0; PIN Node = 'ENET_RST_N'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.347 ns" { KEY[0] ENET_RST_N } "NODE_NAME" } } { "gm_controller.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/gm_controller.v" 264 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.680 ns ( 39.96 % ) " "Info: Total cell delay = 3.680 ns ( 39.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.529 ns ( 60.04 % ) " "Info: Total interconnect delay = 5.529 ns ( 60.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.209 ns" { KEY[0] ENET_RST_N } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.209 ns" { KEY[0] {} KEY[0]~combout {} ENET_RST_N {} } { 0.000ns 0.000ns 5.529ns } { 0.000ns 0.862ns 2.818ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "processor1:the_processor1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|sr\[15\] altera_internal_jtag~TDIUTAP altera_internal_jtag~TCKUTAP 1.519 ns register " "Info: th for register \"processor1:the_processor1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|sr\[15\]\" (data pin = \"altera_internal_jtag~TDIUTAP\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 1.519 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.460 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.460 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.877 ns) + CELL(0.000 ns) 2.877 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G1 159 " "Info: 2: + IC(2.877 ns) + CELL(0.000 ns) = 2.877 ns; Loc. = CLKCTRL_G1; Fanout = 159; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.877 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.046 ns) + CELL(0.537 ns) 4.460 ns processor1:the_processor1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|sr\[15\] 3 REG LCFF_X29_Y18_N13 3 " "Info: 3: + IC(1.046 ns) + CELL(0.537 ns) = 4.460 ns; Loc. = LCFF_X29_Y18_N13; Fanout = 3; REG Node = 'processor1:the_processor1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|sr\[15\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.583 ns" { altera_internal_jtag~TCKUTAPclkctrl processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[15] } "NODE_NAME" } } { "cpu_0_jtag_debug_module_tck.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/cpu_0_jtag_debug_module_tck.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.04 % ) " "Info: Total cell delay = 0.537 ns ( 12.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.923 ns ( 87.96 % ) " "Info: Total interconnect delay = 3.923 ns ( 87.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.460 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.460 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[15] {} } { 0.000ns 2.877ns 1.046ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "cpu_0_jtag_debug_module_tck.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/cpu_0_jtag_debug_module_tck.v" 98 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.207 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.207 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDIUTAP 1 PIN JTAG_X1_Y19_N0 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 16; PIN Node = 'altera_internal_jtag~TDIUTAP'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDIUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.973 ns) + CELL(0.150 ns) 3.123 ns processor1:the_processor1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|sr\[15\]~9 2 COMB LCCOMB_X29_Y18_N12 1 " "Info: 2: + IC(2.973 ns) + CELL(0.150 ns) = 3.123 ns; Loc. = LCCOMB_X29_Y18_N12; Fanout = 1; COMB Node = 'processor1:the_processor1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|sr\[15\]~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.123 ns" { altera_internal_jtag~TDIUTAP processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[15]~9 } "NODE_NAME" } } { "cpu_0_jtag_debug_module_tck.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/cpu_0_jtag_debug_module_tck.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.207 ns processor1:the_processor1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|sr\[15\] 3 REG LCFF_X29_Y18_N13 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 3.207 ns; Loc. = LCFF_X29_Y18_N13; Fanout = 3; REG Node = 'processor1:the_processor1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|sr\[15\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[15]~9 processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[15] } "NODE_NAME" } } { "cpu_0_jtag_debug_module_tck.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/GM_CONTROLLER1/cpu_0_jtag_debug_module_tck.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 7.30 % ) " "Info: Total cell delay = 0.234 ns ( 7.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.973 ns ( 92.70 % ) " "Info: Total interconnect delay = 2.973 ns ( 92.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.207 ns" { altera_internal_jtag~TDIUTAP processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[15]~9 processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.207 ns" { altera_internal_jtag~TDIUTAP {} processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[15]~9 {} processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[15] {} } { 0.000ns 2.973ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.460 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.460 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[15] {} } { 0.000ns 2.877ns 1.046ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.207 ns" { altera_internal_jtag~TDIUTAP processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[15]~9 processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.207 ns" { altera_internal_jtag~TDIUTAP {} processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[15]~9 {} processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[15] {} } { 0.000ns 2.973ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Warning" "WTAN_INVALID_ASSIGNMENTS_FOUND" "" "Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details" {  } {  } 0 0 "Found invalid timing assignments -- see Ignored Timing Assignments report for details" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "188 " "Info: Peak virtual memory: 188 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 03 14:07:05 2010 " "Info: Processing ended: Sun Oct 03 14:07:05 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Info: Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
