
##################################Primary Inputs for Unroll-1
INPUT(LINE1_1)
INPUT(LINE2_1)


##################################Primary Inputs for Unroll-2
INPUT(LINE1_2)
INPUT(LINE2_2)


##################################Primary Inputs for Unroll-3
INPUT(LINE1_3)
INPUT(LINE2_3)


##################################Primary Inputs for Unroll-4
INPUT(LINE1_4)
INPUT(LINE2_4)


##################################Primary Inputs for Unroll-5
INPUT(LINE1_5)
INPUT(LINE2_5)


##################################Primary Inputs for Unroll-6
INPUT(LINE1_6)
INPUT(LINE2_6)


##################################Primary Inputs for Unroll-7
INPUT(LINE1_7)
INPUT(LINE2_7)


##################################Primary Inputs for Unroll-8
INPUT(LINE1_8)
INPUT(LINE2_8)


##################################Primary Inputs for Unroll-9
INPUT(LINE1_9)
INPUT(LINE2_9)


##################################Primary Inputs for Unroll-10
INPUT(LINE1_10)
INPUT(LINE2_10)


##################################Primary Inputs for Unroll-11
INPUT(LINE1_11)
INPUT(LINE2_11)


##################################Primary Inputs for Unroll-12
INPUT(LINE1_12)
INPUT(LINE2_12)


##################################Primary Inputs for Unroll-13
INPUT(LINE1_13)
INPUT(LINE2_13)


##################################Primary Inputs for Unroll-14
INPUT(LINE1_14)
INPUT(LINE2_14)


##################################Primary Inputs for Unroll-15
INPUT(LINE1_15)
INPUT(LINE2_15)


##################################Primary Inputs for Unroll-16
INPUT(LINE1_16)
INPUT(LINE2_16)


##################################Primary Inputs for Unroll-17
INPUT(LINE1_17)
INPUT(LINE2_17)


##################################Primary Inputs for Unroll-18
INPUT(LINE1_18)
INPUT(LINE2_18)


##################################Primary Inputs for Unroll-19
INPUT(LINE1_19)
INPUT(LINE2_19)


##################################Primary Inputs for Unroll-20
INPUT(LINE1_20)
INPUT(LINE2_20)


##################################Primary Inputs for Unroll-21
INPUT(LINE1_21)
INPUT(LINE2_21)


##################################Primary Inputs for Unroll-22
INPUT(LINE1_22)
INPUT(LINE2_22)


##################################Primary Inputs for Unroll-23
INPUT(LINE1_23)
INPUT(LINE2_23)


##################################Primary Inputs for Unroll-24
INPUT(LINE1_24)
INPUT(LINE2_24)


##################################Primary Inputs for Unroll-25
INPUT(LINE1_25)
INPUT(LINE2_25)


##################################Primary Inputs for Unroll-26
INPUT(LINE1_26)
INPUT(LINE2_26)


##################################Primary Inputs for Unroll-27
INPUT(LINE1_27)
INPUT(LINE2_27)


##################################Primary Inputs for Unroll-28
INPUT(LINE1_28)
INPUT(LINE2_28)


##################################Primary Inputs for Unroll-29
INPUT(LINE1_29)
INPUT(LINE2_29)


##################################Primary Inputs for Unroll-30
INPUT(LINE1_30)
INPUT(LINE2_30)


##################################Primary Inputs for Unroll-31
INPUT(LINE1_31)
INPUT(LINE2_31)


##################################Primary Inputs for Unroll-32
INPUT(LINE1_32)
INPUT(LINE2_32)


##################################Primary Inputs for Unroll-33
INPUT(LINE1_33)
INPUT(LINE2_33)


##################################Primary Inputs for Unroll-34
INPUT(LINE1_34)
INPUT(LINE2_34)


##################################Primary Inputs for Unroll-35
INPUT(LINE1_35)
INPUT(LINE2_35)


##################################Primary Inputs for Unroll-36
INPUT(LINE1_36)
INPUT(LINE2_36)


##################################Primary Inputs for Unroll-37
INPUT(LINE1_37)
INPUT(LINE2_37)


##################################Primary Inputs for Unroll-38
INPUT(LINE1_38)
INPUT(LINE2_38)


##################################Primary Inputs for Unroll-39
INPUT(LINE1_39)
INPUT(LINE2_39)


##################################Primary Inputs for Unroll-40
INPUT(LINE1_40)
INPUT(LINE2_40)


##################################Primary Outputs for Unroll-1
OUTPUT(OUTP_REG_1)
OUTPUT(OVERFLW_REG_1)


##################################Primary Outputs for Unroll-2
OUTPUT(OUTP_REG_2)
OUTPUT(OVERFLW_REG_2)


##################################Primary Outputs for Unroll-3
OUTPUT(OUTP_REG_3)
OUTPUT(OVERFLW_REG_3)


##################################Primary Outputs for Unroll-4
OUTPUT(OUTP_REG_4)
OUTPUT(OVERFLW_REG_4)


##################################Primary Outputs for Unroll-5
OUTPUT(OUTP_REG_5)
OUTPUT(OVERFLW_REG_5)


##################################Primary Outputs for Unroll-6
OUTPUT(OUTP_REG_6)
OUTPUT(OVERFLW_REG_6)


##################################Primary Outputs for Unroll-7
OUTPUT(OUTP_REG_7)
OUTPUT(OVERFLW_REG_7)


##################################Primary Outputs for Unroll-8
OUTPUT(OUTP_REG_8)
OUTPUT(OVERFLW_REG_8)


##################################Primary Outputs for Unroll-9
OUTPUT(OUTP_REG_9)
OUTPUT(OVERFLW_REG_9)


##################################Primary Outputs for Unroll-10
OUTPUT(OUTP_REG_10)
OUTPUT(OVERFLW_REG_10)


##################################Primary Outputs for Unroll-11
OUTPUT(OUTP_REG_11)
OUTPUT(OVERFLW_REG_11)


##################################Primary Outputs for Unroll-12
OUTPUT(OUTP_REG_12)
OUTPUT(OVERFLW_REG_12)


##################################Primary Outputs for Unroll-13
OUTPUT(OUTP_REG_13)
OUTPUT(OVERFLW_REG_13)


##################################Primary Outputs for Unroll-14
OUTPUT(OUTP_REG_14)
OUTPUT(OVERFLW_REG_14)


##################################Primary Outputs for Unroll-15
OUTPUT(OUTP_REG_15)
OUTPUT(OVERFLW_REG_15)


##################################Primary Outputs for Unroll-16
OUTPUT(OUTP_REG_16)
OUTPUT(OVERFLW_REG_16)


##################################Primary Outputs for Unroll-17
OUTPUT(OUTP_REG_17)
OUTPUT(OVERFLW_REG_17)


##################################Primary Outputs for Unroll-18
OUTPUT(OUTP_REG_18)
OUTPUT(OVERFLW_REG_18)


##################################Primary Outputs for Unroll-19
OUTPUT(OUTP_REG_19)
OUTPUT(OVERFLW_REG_19)


##################################Primary Outputs for Unroll-20
OUTPUT(OUTP_REG_20)
OUTPUT(OVERFLW_REG_20)


##################################Primary Outputs for Unroll-21
OUTPUT(OUTP_REG_21)
OUTPUT(OVERFLW_REG_21)


##################################Primary Outputs for Unroll-22
OUTPUT(OUTP_REG_22)
OUTPUT(OVERFLW_REG_22)


##################################Primary Outputs for Unroll-23
OUTPUT(OUTP_REG_23)
OUTPUT(OVERFLW_REG_23)


##################################Primary Outputs for Unroll-24
OUTPUT(OUTP_REG_24)
OUTPUT(OVERFLW_REG_24)


##################################Primary Outputs for Unroll-25
OUTPUT(OUTP_REG_25)
OUTPUT(OVERFLW_REG_25)


##################################Primary Outputs for Unroll-26
OUTPUT(OUTP_REG_26)
OUTPUT(OVERFLW_REG_26)


##################################Primary Outputs for Unroll-27
OUTPUT(OUTP_REG_27)
OUTPUT(OVERFLW_REG_27)


##################################Primary Outputs for Unroll-28
OUTPUT(OUTP_REG_28)
OUTPUT(OVERFLW_REG_28)


##################################Primary Outputs for Unroll-29
OUTPUT(OUTP_REG_29)
OUTPUT(OVERFLW_REG_29)


##################################Primary Outputs for Unroll-30
OUTPUT(OUTP_REG_30)
OUTPUT(OVERFLW_REG_30)


##################################Primary Outputs for Unroll-31
OUTPUT(OUTP_REG_31)
OUTPUT(OVERFLW_REG_31)


##################################Primary Outputs for Unroll-32
OUTPUT(OUTP_REG_32)
OUTPUT(OVERFLW_REG_32)


##################################Primary Outputs for Unroll-33
OUTPUT(OUTP_REG_33)
OUTPUT(OVERFLW_REG_33)


##################################Primary Outputs for Unroll-34
OUTPUT(OUTP_REG_34)
OUTPUT(OVERFLW_REG_34)


##################################Primary Outputs for Unroll-35
OUTPUT(OUTP_REG_35)
OUTPUT(OVERFLW_REG_35)


##################################Primary Outputs for Unroll-36
OUTPUT(OUTP_REG_36)
OUTPUT(OVERFLW_REG_36)


##################################Primary Outputs for Unroll-37
OUTPUT(OUTP_REG_37)
OUTPUT(OVERFLW_REG_37)


##################################Primary Outputs for Unroll-38
OUTPUT(OUTP_REG_38)
OUTPUT(OVERFLW_REG_38)


##################################Primary Outputs for Unroll-39
OUTPUT(OUTP_REG_39)
OUTPUT(OVERFLW_REG_39)


##################################Primary Outputs for Unroll-40
OUTPUT(OUTP_REG_40)
OUTPUT(OVERFLW_REG_40)

##################################Other Inputs
INPUT(OVERFLW_REG_1)
INPUT(STATO_REG_2__1)
INPUT(STATO_REG_1__1)
INPUT(STATO_REG_0__1)
INPUT(OUTP_REG_1)

##################################Other Outputs
OUTPUT(U34_40$enc)
OUTPUT(U45_40$enc)
OUTPUT(U36_40$enc)
OUTPUT(U35_40$enc)
OUTPUT(U44_40$enc)

#################################Key Inputs
INPUT(keyinput0)
INPUT(keyinput1)
INPUT(keyinput2)
INPUT(keyinput3)
INPUT(keyinput4)

####################################################################Unroll 1
####################################################################Unroll 2
####################################################################Unroll 3
####################################################################Unroll 4
####################################################################Unroll 5
####################################################################Unroll 6
####################################################################Unroll 7
####################################################################Unroll 8
####################################################################Unroll 9
####################################################################Unroll 10
####################################################################Unroll 11
####################################################################Unroll 12
####################################################################Unroll 13
####################################################################Unroll 14
####################################################################Unroll 15
####################################################################Unroll 16
####################################################################Unroll 17
####################################################################Unroll 18
####################################################################Unroll 19
####################################################################Unroll 20
####################################################################Unroll 21
####################################################################Unroll 22
####################################################################Unroll 23
####################################################################Unroll 24
####################################################################Unroll 25
####################################################################Unroll 26
####################################################################Unroll 27
####################################################################Unroll 28
####################################################################Unroll 29
####################################################################Unroll 30
####################################################################Unroll 31
####################################################################Unroll 32
####################################################################Unroll 33
####################################################################Unroll 34
####################################################################Unroll 35
####################################################################Unroll 36
####################################################################Unroll 37
####################################################################Unroll 38
####################################################################Unroll 39
####################################################################Unroll 40

OVERFLW_REG_2 = BUF(U34_1)
STATO_REG_2__2 = BUF(U45_1)
STATO_REG_1__2 = BUF(U36_1)
STATO_REG_0__2 = BUF(U35_1)
OUTP_REG_2 = BUF(U44_1)





U34_1= AND(STATO_REG_1__1, U38_1, STATO_REG_0__1enc)
U35_1= NAND(U68_1, U67_1, U66_1, U65_1)
U36_1= NAND(U57_1, U55_1, U56_1)
U37_1= OR(LINE2_1, LINE1_1)
U38_1= NOT(STATO_REG_2__1)
U39_1= NOT(STATO_REG_1__1)
U40_1= NOT(LINE2_1)
U41_1= NOT(LINE1_1)
U42_1= NOT(STATO_REG_0__1)
U43_1= NAND(STATO_REG_1__1, U42_1)
U44_1= NAND(U73_1, U72_1)
U45_1= NAND(U60_1, U59_1)
U46_1= NAND(U70_1, U69_1)
U47_1= NAND(LINE1_1, LINE2_1)
U48_1= NAND(STATO_REG_2__1, U43_1)
U49_1= NOT(U37_1)
U50_1= NAND(U49_1, U42_1)
U51_1= NOT(U47_1)
U52_1= NOT(U43_1)
U53_1= NAND(U47_1, U43_1)
U54_1= NAND(STATO_REG_2__1, U47_1)
U55_1= NAND(STATO_REG_0__1, U39_1, U47_1)
U56_1= NAND(U52_1, U54_1)
U57_1= NAND(U62_1, U61_1, STATO_REG_2__1enc)
U58_1= NOT(U48_1)
U59_1= NAND(U53_1, U38_1)
U60_1= NAND(U50_1, U39_1, STATO_REG_2__1enc)
U61_1= NAND(STATO_REG_1__1, U49_1)
U62_1= NAND(U37_1, U42_1)
U63_1= NAND(STATO_REG_0__1, U47_1)
U64_1= NAND(U51_1, U42_1)
U65_1= NAND(U64_1, U63_1, U39_1, U38_1)
U66_1= NAND(U43_1, U37_1, STATO_REG_2__1enc)
U67_1= NAND(U34_1, U47_1)
U68_1= NAND(U51_1, U52_1)
U69_1= NAND(LINE1_1, U40_1)
U70_1= NAND(LINE2_1, U41_1)
U71_1= NOT(U46_1)
U72_1= NAND(U58_1, U71_1)
U73_1= NAND(U46_1, U48_1)

OVERFLW_REG_3 = BUF(U34_2)
STATO_REG_2__3 = BUF(U45_2)
STATO_REG_1__3 = BUF(U36_2)
STATO_REG_0__3 = BUF(U35_2)
OUTP_REG_3 = BUF(U44_2)





U34_2= AND(STATO_REG_1__2, U38_2, STATO_REG_0__2)
U35_2= NAND(U68_2, U67_2, U66_2, U65_2)
U36_2= NAND(U57_2, U55_2, U56_2)
U37_2= OR(LINE2_2, LINE1_2)
U38_2= NOT(STATO_REG_2__2)
U39_2= NOT(STATO_REG_1__2)
U40_2= NOT(LINE2_2)
U41_2= NOT(LINE1_2)
U42_2= NOT(STATO_REG_0__2)
U43_2= NAND(STATO_REG_1__2, U42_2)
U44_2= NAND(U73_2, U72_2)
U45_2= NAND(U60_2, U59_2)
U46_2= NAND(U70_2, U69_2)
U47_2= NAND(LINE1_2, LINE2_2)
U48_2= NAND(STATO_REG_2__2, U43_2)
U49_2= NOT(U37_2)
U50_2= NAND(U49_2, U42_2)
U51_2= NOT(U47_2)
U52_2= NOT(U43_2)
U53_2= NAND(U47_2, U43_2)
U54_2= NAND(STATO_REG_2__2, U47_2)
U55_2= NAND(STATO_REG_0__2, U39_2, U47_2)
U56_2= NAND(U52_2, U54_2)
U57_2= NAND(U62_2, U61_2, STATO_REG_2__2)
U58_2= NOT(U48_2)
U59_2= NAND(U53_2, U38_2)
U60_2= NAND(U50_2, U39_2, STATO_REG_2__2)
U61_2= NAND(STATO_REG_1__2, U49_2)
U62_2= NAND(U37_2, U42_2)
U63_2= NAND(STATO_REG_0__2, U47_2)
U64_2= NAND(U51_2, U42_2)
U65_2= NAND(U64_2, U63_2, U39_2, U38_2)
U66_2= NAND(U43_2, U37_2, STATO_REG_2__2)
U67_2= NAND(U34_2, U47_2)
U68_2= NAND(U51_2, U52_2)
U69_2= NAND(LINE1_2, U40_2)
U70_2= NAND(LINE2_2, U41_2)
U71_2= NOT(U46_2)
U72_2= NAND(U58_2, U71_2)
U73_2= NAND(U46_2, U48_2)

OVERFLW_REG_4 = BUF(U34_3)
STATO_REG_2__4 = BUF(U45_3)
STATO_REG_1__4 = BUF(U36_3)
STATO_REG_0__4 = BUF(U35_3)
OUTP_REG_4 = BUF(U44_3)





U34_3= AND(STATO_REG_1__3, U38_3, STATO_REG_0__3)
U35_3= NAND(U68_3, U67_3, U66_3, U65_3)
U36_3= NAND(U57_3, U55_3, U56_3)
U37_3= OR(LINE2_3, LINE1_3)
U38_3= NOT(STATO_REG_2__3)
U39_3= NOT(STATO_REG_1__3)
U40_3= NOT(LINE2_3)
U41_3= NOT(LINE1_3)
U42_3= NOT(STATO_REG_0__3)
U43_3= NAND(STATO_REG_1__3, U42_3)
U44_3= NAND(U73_3, U72_3)
U45_3= NAND(U60_3, U59_3)
U46_3= NAND(U70_3, U69_3)
U47_3= NAND(LINE1_3, LINE2_3)
U48_3= NAND(STATO_REG_2__3, U43_3)
U49_3= NOT(U37_3)
U50_3= NAND(U49_3, U42_3)
U51_3= NOT(U47_3)
U52_3= NOT(U43_3)
U53_3= NAND(U47_3, U43_3)
U54_3= NAND(STATO_REG_2__3, U47_3)
U55_3= NAND(STATO_REG_0__3, U39_3, U47_3)
U56_3= NAND(U52_3, U54_3)
U57_3= NAND(U62_3, U61_3, STATO_REG_2__3)
U58_3= NOT(U48_3)
U59_3= NAND(U53_3, U38_3)
U60_3= NAND(U50_3, U39_3, STATO_REG_2__3)
U61_3= NAND(STATO_REG_1__3, U49_3)
U62_3= NAND(U37_3, U42_3)
U63_3= NAND(STATO_REG_0__3, U47_3)
U64_3= NAND(U51_3, U42_3)
U65_3= NAND(U64_3, U63_3, U39_3, U38_3)
U66_3= NAND(U43_3, U37_3, STATO_REG_2__3)
U67_3= NAND(U34_3, U47_3)
U68_3= NAND(U51_3, U52_3)
U69_3= NAND(LINE1_3, U40_3)
U70_3= NAND(LINE2_3, U41_3)
U71_3= NOT(U46_3)
U72_3= NAND(U58_3, U71_3)
U73_3= NAND(U46_3, U48_3)

OVERFLW_REG_5 = BUF(U34_4)
STATO_REG_2__5 = BUF(U45_4)
STATO_REG_1__5 = BUF(U36_4)
STATO_REG_0__5 = BUF(U35_4)
OUTP_REG_5 = BUF(U44_4)





U34_4= AND(STATO_REG_1__4, U38_4, STATO_REG_0__4)
U35_4= NAND(U68_4, U67_4, U66_4, U65_4)
U36_4= NAND(U57_4, U55_4, U56_4)
U37_4= OR(LINE2_4, LINE1_4)
U38_4= NOT(STATO_REG_2__4)
U39_4= NOT(STATO_REG_1__4)
U40_4= NOT(LINE2_4)
U41_4= NOT(LINE1_4)
U42_4= NOT(STATO_REG_0__4)
U43_4= NAND(STATO_REG_1__4, U42_4)
U44_4= NAND(U73_4, U72_4)
U45_4= NAND(U60_4, U59_4)
U46_4= NAND(U70_4, U69_4)
U47_4= NAND(LINE1_4, LINE2_4)
U48_4= NAND(STATO_REG_2__4, U43_4)
U49_4= NOT(U37_4)
U50_4= NAND(U49_4, U42_4)
U51_4= NOT(U47_4)
U52_4= NOT(U43_4)
U53_4= NAND(U47_4, U43_4)
U54_4= NAND(STATO_REG_2__4, U47_4)
U55_4= NAND(STATO_REG_0__4, U39_4, U47_4)
U56_4= NAND(U52_4, U54_4)
U57_4= NAND(U62_4, U61_4, STATO_REG_2__4)
U58_4= NOT(U48_4)
U59_4= NAND(U53_4, U38_4)
U60_4= NAND(U50_4, U39_4, STATO_REG_2__4)
U61_4= NAND(STATO_REG_1__4, U49_4)
U62_4= NAND(U37_4, U42_4)
U63_4= NAND(STATO_REG_0__4, U47_4)
U64_4= NAND(U51_4, U42_4)
U65_4= NAND(U64_4, U63_4, U39_4, U38_4)
U66_4= NAND(U43_4, U37_4, STATO_REG_2__4)
U67_4= NAND(U34_4, U47_4)
U68_4= NAND(U51_4, U52_4)
U69_4= NAND(LINE1_4, U40_4)
U70_4= NAND(LINE2_4, U41_4)
U71_4= NOT(U46_4)
U72_4= NAND(U58_4, U71_4)
U73_4= NAND(U46_4, U48_4)

OVERFLW_REG_6 = BUF(U34_5)
STATO_REG_2__6 = BUF(U45_5)
STATO_REG_1__6 = BUF(U36_5)
STATO_REG_0__6 = BUF(U35_5)
OUTP_REG_6 = BUF(U44_5)





U34_5= AND(STATO_REG_1__5, U38_5, STATO_REG_0__5)
U35_5= NAND(U68_5, U67_5, U66_5, U65_5)
U36_5= NAND(U57_5, U55_5, U56_5)
U37_5= OR(LINE2_5, LINE1_5)
U38_5= NOT(STATO_REG_2__5)
U39_5= NOT(STATO_REG_1__5)
U40_5= NOT(LINE2_5)
U41_5= NOT(LINE1_5)
U42_5= NOT(STATO_REG_0__5)
U43_5= NAND(STATO_REG_1__5, U42_5)
U44_5= NAND(U73_5, U72_5)
U45_5= NAND(U60_5, U59_5)
U46_5= NAND(U70_5, U69_5)
U47_5= NAND(LINE1_5, LINE2_5)
U48_5= NAND(STATO_REG_2__5, U43_5)
U49_5= NOT(U37_5)
U50_5= NAND(U49_5, U42_5)
U51_5= NOT(U47_5)
U52_5= NOT(U43_5)
U53_5= NAND(U47_5, U43_5)
U54_5= NAND(STATO_REG_2__5, U47_5)
U55_5= NAND(STATO_REG_0__5, U39_5, U47_5)
U56_5= NAND(U52_5, U54_5)
U57_5= NAND(U62_5, U61_5, STATO_REG_2__5)
U58_5= NOT(U48_5)
U59_5= NAND(U53_5, U38_5)
U60_5= NAND(U50_5, U39_5, STATO_REG_2__5)
U61_5= NAND(STATO_REG_1__5, U49_5)
U62_5= NAND(U37_5, U42_5)
U63_5= NAND(STATO_REG_0__5, U47_5)
U64_5= NAND(U51_5, U42_5)
U65_5= NAND(U64_5, U63_5, U39_5, U38_5)
U66_5= NAND(U43_5, U37_5, STATO_REG_2__5)
U67_5= NAND(U34_5, U47_5)
U68_5= NAND(U51_5, U52_5)
U69_5= NAND(LINE1_5, U40_5)
U70_5= NAND(LINE2_5, U41_5)
U71_5= NOT(U46_5)
U72_5= NAND(U58_5, U71_5)
U73_5= NAND(U46_5, U48_5)

OVERFLW_REG_7 = BUF(U34_6)
STATO_REG_2__7 = BUF(U45_6)
STATO_REG_1__7 = BUF(U36_6)
STATO_REG_0__7 = BUF(U35_6)
OUTP_REG_7 = BUF(U44_6)





U34_6= AND(STATO_REG_1__6, U38_6, STATO_REG_0__6)
U35_6= NAND(U68_6, U67_6, U66_6, U65_6)
U36_6= NAND(U57_6, U55_6, U56_6)
U37_6= OR(LINE2_6, LINE1_6)
U38_6= NOT(STATO_REG_2__6)
U39_6= NOT(STATO_REG_1__6)
U40_6= NOT(LINE2_6)
U41_6= NOT(LINE1_6)
U42_6= NOT(STATO_REG_0__6)
U43_6= NAND(STATO_REG_1__6, U42_6)
U44_6= NAND(U73_6, U72_6)
U45_6= NAND(U60_6, U59_6)
U46_6= NAND(U70_6, U69_6)
U47_6= NAND(LINE1_6, LINE2_6)
U48_6= NAND(STATO_REG_2__6, U43_6)
U49_6= NOT(U37_6)
U50_6= NAND(U49_6, U42_6)
U51_6= NOT(U47_6)
U52_6= NOT(U43_6)
U53_6= NAND(U47_6, U43_6)
U54_6= NAND(STATO_REG_2__6, U47_6)
U55_6= NAND(STATO_REG_0__6, U39_6, U47_6)
U56_6= NAND(U52_6, U54_6)
U57_6= NAND(U62_6, U61_6, STATO_REG_2__6)
U58_6= NOT(U48_6)
U59_6= NAND(U53_6, U38_6)
U60_6= NAND(U50_6, U39_6, STATO_REG_2__6)
U61_6= NAND(STATO_REG_1__6, U49_6)
U62_6= NAND(U37_6, U42_6)
U63_6= NAND(STATO_REG_0__6, U47_6)
U64_6= NAND(U51_6, U42_6)
U65_6= NAND(U64_6, U63_6, U39_6, U38_6)
U66_6= NAND(U43_6, U37_6, STATO_REG_2__6)
U67_6= NAND(U34_6, U47_6)
U68_6= NAND(U51_6, U52_6)
U69_6= NAND(LINE1_6, U40_6)
U70_6= NAND(LINE2_6, U41_6)
U71_6= NOT(U46_6)
U72_6= NAND(U58_6, U71_6)
U73_6= NAND(U46_6, U48_6)

OVERFLW_REG_8 = BUF(U34_7)
STATO_REG_2__8 = BUF(U45_7)
STATO_REG_1__8 = BUF(U36_7)
STATO_REG_0__8 = BUF(U35_7)
OUTP_REG_8 = BUF(U44_7)





U34_7= AND(STATO_REG_1__7, U38_7, STATO_REG_0__7)
U35_7= NAND(U68_7, U67_7, U66_7, U65_7)
U36_7= NAND(U57_7, U55_7, U56_7)
U37_7= OR(LINE2_7, LINE1_7)
U38_7= NOT(STATO_REG_2__7)
U39_7= NOT(STATO_REG_1__7)
U40_7= NOT(LINE2_7)
U41_7= NOT(LINE1_7)
U42_7= NOT(STATO_REG_0__7)
U43_7= NAND(STATO_REG_1__7, U42_7)
U44_7= NAND(U73_7, U72_7)
U45_7= NAND(U60_7, U59_7)
U46_7= NAND(U70_7, U69_7)
U47_7= NAND(LINE1_7, LINE2_7)
U48_7= NAND(STATO_REG_2__7, U43_7)
U49_7= NOT(U37_7)
U50_7= NAND(U49_7, U42_7)
U51_7= NOT(U47_7)
U52_7= NOT(U43_7)
U53_7= NAND(U47_7, U43_7)
U54_7= NAND(STATO_REG_2__7, U47_7)
U55_7= NAND(STATO_REG_0__7, U39_7, U47_7)
U56_7= NAND(U52_7, U54_7)
U57_7= NAND(U62_7, U61_7, STATO_REG_2__7)
U58_7= NOT(U48_7)
U59_7= NAND(U53_7, U38_7)
U60_7= NAND(U50_7, U39_7, STATO_REG_2__7)
U61_7= NAND(STATO_REG_1__7, U49_7)
U62_7= NAND(U37_7, U42_7)
U63_7= NAND(STATO_REG_0__7, U47_7)
U64_7= NAND(U51_7, U42_7)
U65_7= NAND(U64_7, U63_7, U39_7, U38_7)
U66_7= NAND(U43_7, U37_7, STATO_REG_2__7)
U67_7= NAND(U34_7, U47_7)
U68_7= NAND(U51_7, U52_7)
U69_7= NAND(LINE1_7, U40_7)
U70_7= NAND(LINE2_7, U41_7)
U71_7= NOT(U46_7)
U72_7= NAND(U58_7, U71_7)
U73_7= NAND(U46_7, U48_7)

OVERFLW_REG_9 = BUF(U34_8)
STATO_REG_2__9 = BUF(U45_8)
STATO_REG_1__9 = BUF(U36_8)
STATO_REG_0__9 = BUF(U35_8)
OUTP_REG_9 = BUF(U44_8)





U34_8= AND(STATO_REG_1__8, U38_8, STATO_REG_0__8)
U35_8= NAND(U68_8, U67_8, U66_8, U65_8)
U36_8= NAND(U57_8, U55_8, U56_8)
U37_8= OR(LINE2_8, LINE1_8)
U38_8= NOT(STATO_REG_2__8)
U39_8= NOT(STATO_REG_1__8)
U40_8= NOT(LINE2_8)
U41_8= NOT(LINE1_8)
U42_8= NOT(STATO_REG_0__8)
U43_8= NAND(STATO_REG_1__8, U42_8)
U44_8= NAND(U73_8, U72_8)
U45_8= NAND(U60_8, U59_8)
U46_8= NAND(U70_8, U69_8)
U47_8= NAND(LINE1_8, LINE2_8)
U48_8= NAND(STATO_REG_2__8, U43_8)
U49_8= NOT(U37_8)
U50_8= NAND(U49_8, U42_8)
U51_8= NOT(U47_8)
U52_8= NOT(U43_8)
U53_8= NAND(U47_8, U43_8)
U54_8= NAND(STATO_REG_2__8, U47_8)
U55_8= NAND(STATO_REG_0__8, U39_8, U47_8)
U56_8= NAND(U52_8, U54_8)
U57_8= NAND(U62_8, U61_8, STATO_REG_2__8)
U58_8= NOT(U48_8)
U59_8= NAND(U53_8, U38_8)
U60_8= NAND(U50_8, U39_8, STATO_REG_2__8)
U61_8= NAND(STATO_REG_1__8, U49_8)
U62_8= NAND(U37_8, U42_8)
U63_8= NAND(STATO_REG_0__8, U47_8)
U64_8= NAND(U51_8, U42_8)
U65_8= NAND(U64_8, U63_8, U39_8, U38_8)
U66_8= NAND(U43_8, U37_8, STATO_REG_2__8)
U67_8= NAND(U34_8, U47_8)
U68_8= NAND(U51_8, U52_8)
U69_8= NAND(LINE1_8, U40_8)
U70_8= NAND(LINE2_8, U41_8)
U71_8= NOT(U46_8)
U72_8= NAND(U58_8, U71_8)
U73_8= NAND(U46_8, U48_8)

OVERFLW_REG_10 = BUF(U34_9)
STATO_REG_2__10 = BUF(U45_9)
STATO_REG_1__10 = BUF(U36_9)
STATO_REG_0__10 = BUF(U35_9)
OUTP_REG_10 = BUF(U44_9)





U34_9= AND(STATO_REG_1__9, U38_9, STATO_REG_0__9)
U35_9= NAND(U68_9, U67_9, U66_9, U65_9)
U36_9= NAND(U57_9, U55_9, U56_9)
U37_9= OR(LINE2_9, LINE1_9)
U38_9= NOT(STATO_REG_2__9)
U39_9= NOT(STATO_REG_1__9)
U40_9= NOT(LINE2_9)
U41_9= NOT(LINE1_9)
U42_9= NOT(STATO_REG_0__9)
U43_9= NAND(STATO_REG_1__9, U42_9)
U44_9= NAND(U73_9, U72_9)
U45_9= NAND(U60_9, U59_9)
U46_9= NAND(U70_9, U69_9)
U47_9= NAND(LINE1_9, LINE2_9)
U48_9= NAND(STATO_REG_2__9, U43_9)
U49_9= NOT(U37_9)
U50_9= NAND(U49_9, U42_9)
U51_9= NOT(U47_9)
U52_9= NOT(U43_9)
U53_9= NAND(U47_9, U43_9)
U54_9= NAND(STATO_REG_2__9, U47_9)
U55_9= NAND(STATO_REG_0__9, U39_9, U47_9)
U56_9= NAND(U52_9, U54_9)
U57_9= NAND(U62_9, U61_9, STATO_REG_2__9)
U58_9= NOT(U48_9)
U59_9= NAND(U53_9, U38_9)
U60_9= NAND(U50_9, U39_9, STATO_REG_2__9)
U61_9= NAND(STATO_REG_1__9, U49_9)
U62_9= NAND(U37_9, U42_9)
U63_9= NAND(STATO_REG_0__9, U47_9)
U64_9= NAND(U51_9, U42_9)
U65_9= NAND(U64_9, U63_9, U39_9, U38_9)
U66_9= NAND(U43_9, U37_9, STATO_REG_2__9)
U67_9= NAND(U34_9, U47_9)
U68_9= NAND(U51_9, U52_9)
U69_9= NAND(LINE1_9, U40_9)
U70_9= NAND(LINE2_9, U41_9)
U71_9= NOT(U46_9)
U72_9= NAND(U58_9, U71_9)
U73_9= NAND(U46_9, U48_9)

OVERFLW_REG_11 = BUF(U34_10)
STATO_REG_2__11 = BUF(U45_10)
STATO_REG_1__11 = BUF(U36_10)
STATO_REG_0__11 = BUF(U35_10)
OUTP_REG_11 = BUF(U44_10)





U34_10= AND(STATO_REG_1__10, U38_10, STATO_REG_0__10)
U35_10= NAND(U68_10, U67_10, U66_10, U65_10)
U36_10= NAND(U57_10, U55_10, U56_10)
U37_10= OR(LINE2_10, LINE1_10)
U38_10= NOT(STATO_REG_2__10)
U39_10= NOT(STATO_REG_1__10)
U40_10= NOT(LINE2_10)
U41_10= NOT(LINE1_10)
U42_10= NOT(STATO_REG_0__10)
U43_10= NAND(STATO_REG_1__10, U42_10)
U44_10= NAND(U73_10, U72_10)
U45_10= NAND(U60_10, U59_10)
U46_10= NAND(U70_10, U69_10)
U47_10= NAND(LINE1_10, LINE2_10)
U48_10= NAND(STATO_REG_2__10, U43_10)
U49_10= NOT(U37_10)
U50_10= NAND(U49_10, U42_10)
U51_10= NOT(U47_10)
U52_10= NOT(U43_10)
U53_10= NAND(U47_10, U43_10)
U54_10= NAND(STATO_REG_2__10, U47_10)
U55_10= NAND(STATO_REG_0__10, U39_10, U47_10)
U56_10= NAND(U52_10, U54_10)
U57_10= NAND(U62_10, U61_10, STATO_REG_2__10)
U58_10= NOT(U48_10)
U59_10= NAND(U53_10, U38_10)
U60_10= NAND(U50_10, U39_10, STATO_REG_2__10)
U61_10= NAND(STATO_REG_1__10, U49_10)
U62_10= NAND(U37_10, U42_10)
U63_10= NAND(STATO_REG_0__10, U47_10)
U64_10= NAND(U51_10, U42_10)
U65_10= NAND(U64_10, U63_10, U39_10, U38_10)
U66_10= NAND(U43_10, U37_10, STATO_REG_2__10)
U67_10= NAND(U34_10, U47_10)
U68_10= NAND(U51_10, U52_10)
U69_10= NAND(LINE1_10, U40_10)
U70_10= NAND(LINE2_10, U41_10)
U71_10= NOT(U46_10)
U72_10= NAND(U58_10, U71_10)
U73_10= NAND(U46_10, U48_10)

OVERFLW_REG_12 = BUF(U34_11)
STATO_REG_2__12 = BUF(U45_11)
STATO_REG_1__12 = BUF(U36_11)
STATO_REG_0__12 = BUF(U35_11)
OUTP_REG_12 = BUF(U44_11)





U34_11= AND(STATO_REG_1__11, U38_11, STATO_REG_0__11)
U35_11= NAND(U68_11, U67_11, U66_11, U65_11)
U36_11= NAND(U57_11, U55_11, U56_11)
U37_11= OR(LINE2_11, LINE1_11)
U38_11= NOT(STATO_REG_2__11)
U39_11= NOT(STATO_REG_1__11)
U40_11= NOT(LINE2_11)
U41_11= NOT(LINE1_11)
U42_11= NOT(STATO_REG_0__11)
U43_11= NAND(STATO_REG_1__11, U42_11)
U44_11= NAND(U73_11, U72_11)
U45_11= NAND(U60_11, U59_11)
U46_11= NAND(U70_11, U69_11)
U47_11= NAND(LINE1_11, LINE2_11)
U48_11= NAND(STATO_REG_2__11, U43_11)
U49_11= NOT(U37_11)
U50_11= NAND(U49_11, U42_11)
U51_11= NOT(U47_11)
U52_11= NOT(U43_11)
U53_11= NAND(U47_11, U43_11)
U54_11= NAND(STATO_REG_2__11, U47_11)
U55_11= NAND(STATO_REG_0__11, U39_11, U47_11)
U56_11= NAND(U52_11, U54_11)
U57_11= NAND(U62_11, U61_11, STATO_REG_2__11)
U58_11= NOT(U48_11)
U59_11= NAND(U53_11, U38_11)
U60_11= NAND(U50_11, U39_11, STATO_REG_2__11)
U61_11= NAND(STATO_REG_1__11, U49_11)
U62_11= NAND(U37_11, U42_11)
U63_11= NAND(STATO_REG_0__11, U47_11)
U64_11= NAND(U51_11, U42_11)
U65_11= NAND(U64_11, U63_11, U39_11, U38_11)
U66_11= NAND(U43_11, U37_11, STATO_REG_2__11)
U67_11= NAND(U34_11, U47_11)
U68_11= NAND(U51_11, U52_11)
U69_11= NAND(LINE1_11, U40_11)
U70_11= NAND(LINE2_11, U41_11)
U71_11= NOT(U46_11)
U72_11= NAND(U58_11, U71_11)
U73_11= NAND(U46_11, U48_11)

OVERFLW_REG_13 = BUF(U34_12)
STATO_REG_2__13 = BUF(U45_12)
STATO_REG_1__13 = BUF(U36_12)
STATO_REG_0__13 = BUF(U35_12)
OUTP_REG_13 = BUF(U44_12)





U34_12= AND(STATO_REG_1__12, U38_12, STATO_REG_0__12)
U35_12= NAND(U68_12, U67_12, U66_12, U65_12)
U36_12= NAND(U57_12, U55_12, U56_12)
U37_12= OR(LINE2_12, LINE1_12)
U38_12= NOT(STATO_REG_2__12)
U39_12= NOT(STATO_REG_1__12)
U40_12= NOT(LINE2_12)
U41_12= NOT(LINE1_12)
U42_12= NOT(STATO_REG_0__12)
U43_12= NAND(STATO_REG_1__12, U42_12)
U44_12= NAND(U73_12, U72_12)
U45_12= NAND(U60_12, U59_12)
U46_12= NAND(U70_12, U69_12)
U47_12= NAND(LINE1_12, LINE2_12)
U48_12= NAND(STATO_REG_2__12, U43_12)
U49_12= NOT(U37_12)
U50_12= NAND(U49_12, U42_12)
U51_12= NOT(U47_12)
U52_12= NOT(U43_12)
U53_12= NAND(U47_12, U43_12)
U54_12= NAND(STATO_REG_2__12, U47_12)
U55_12= NAND(STATO_REG_0__12, U39_12, U47_12)
U56_12= NAND(U52_12, U54_12)
U57_12= NAND(U62_12, U61_12, STATO_REG_2__12)
U58_12= NOT(U48_12)
U59_12= NAND(U53_12, U38_12)
U60_12= NAND(U50_12, U39_12, STATO_REG_2__12)
U61_12= NAND(STATO_REG_1__12, U49_12)
U62_12= NAND(U37_12, U42_12)
U63_12= NAND(STATO_REG_0__12, U47_12)
U64_12= NAND(U51_12, U42_12)
U65_12= NAND(U64_12, U63_12, U39_12, U38_12)
U66_12= NAND(U43_12, U37_12, STATO_REG_2__12)
U67_12= NAND(U34_12, U47_12)
U68_12= NAND(U51_12, U52_12)
U69_12= NAND(LINE1_12, U40_12)
U70_12= NAND(LINE2_12, U41_12)
U71_12= NOT(U46_12)
U72_12= NAND(U58_12, U71_12)
U73_12= NAND(U46_12, U48_12)

OVERFLW_REG_14 = BUF(U34_13)
STATO_REG_2__14 = BUF(U45_13)
STATO_REG_1__14 = BUF(U36_13)
STATO_REG_0__14 = BUF(U35_13)
OUTP_REG_14 = BUF(U44_13)





U34_13= AND(STATO_REG_1__13, U38_13, STATO_REG_0__13)
U35_13= NAND(U68_13, U67_13, U66_13, U65_13)
U36_13= NAND(U57_13, U55_13, U56_13)
U37_13= OR(LINE2_13, LINE1_13)
U38_13= NOT(STATO_REG_2__13)
U39_13= NOT(STATO_REG_1__13)
U40_13= NOT(LINE2_13)
U41_13= NOT(LINE1_13)
U42_13= NOT(STATO_REG_0__13)
U43_13= NAND(STATO_REG_1__13, U42_13)
U44_13= NAND(U73_13, U72_13)
U45_13= NAND(U60_13, U59_13)
U46_13= NAND(U70_13, U69_13)
U47_13= NAND(LINE1_13, LINE2_13)
U48_13= NAND(STATO_REG_2__13, U43_13)
U49_13= NOT(U37_13)
U50_13= NAND(U49_13, U42_13)
U51_13= NOT(U47_13)
U52_13= NOT(U43_13)
U53_13= NAND(U47_13, U43_13)
U54_13= NAND(STATO_REG_2__13, U47_13)
U55_13= NAND(STATO_REG_0__13, U39_13, U47_13)
U56_13= NAND(U52_13, U54_13)
U57_13= NAND(U62_13, U61_13, STATO_REG_2__13)
U58_13= NOT(U48_13)
U59_13= NAND(U53_13, U38_13)
U60_13= NAND(U50_13, U39_13, STATO_REG_2__13)
U61_13= NAND(STATO_REG_1__13, U49_13)
U62_13= NAND(U37_13, U42_13)
U63_13= NAND(STATO_REG_0__13, U47_13)
U64_13= NAND(U51_13, U42_13)
U65_13= NAND(U64_13, U63_13, U39_13, U38_13)
U66_13= NAND(U43_13, U37_13, STATO_REG_2__13)
U67_13= NAND(U34_13, U47_13)
U68_13= NAND(U51_13, U52_13)
U69_13= NAND(LINE1_13, U40_13)
U70_13= NAND(LINE2_13, U41_13)
U71_13= NOT(U46_13)
U72_13= NAND(U58_13, U71_13)
U73_13= NAND(U46_13, U48_13)

OVERFLW_REG_15 = BUF(U34_14)
STATO_REG_2__15 = BUF(U45_14)
STATO_REG_1__15 = BUF(U36_14)
STATO_REG_0__15 = BUF(U35_14)
OUTP_REG_15 = BUF(U44_14)





U34_14= AND(STATO_REG_1__14, U38_14, STATO_REG_0__14)
U35_14= NAND(U68_14, U67_14, U66_14, U65_14)
U36_14= NAND(U57_14, U55_14, U56_14)
U37_14= OR(LINE2_14, LINE1_14)
U38_14= NOT(STATO_REG_2__14)
U39_14= NOT(STATO_REG_1__14)
U40_14= NOT(LINE2_14)
U41_14= NOT(LINE1_14)
U42_14= NOT(STATO_REG_0__14)
U43_14= NAND(STATO_REG_1__14, U42_14)
U44_14= NAND(U73_14, U72_14)
U45_14= NAND(U60_14, U59_14)
U46_14= NAND(U70_14, U69_14)
U47_14= NAND(LINE1_14, LINE2_14)
U48_14= NAND(STATO_REG_2__14, U43_14)
U49_14= NOT(U37_14)
U50_14= NAND(U49_14, U42_14)
U51_14= NOT(U47_14)
U52_14= NOT(U43_14)
U53_14= NAND(U47_14, U43_14)
U54_14= NAND(STATO_REG_2__14, U47_14)
U55_14= NAND(STATO_REG_0__14, U39_14, U47_14)
U56_14= NAND(U52_14, U54_14)
U57_14= NAND(U62_14, U61_14, STATO_REG_2__14)
U58_14= NOT(U48_14)
U59_14= NAND(U53_14, U38_14)
U60_14= NAND(U50_14, U39_14, STATO_REG_2__14)
U61_14= NAND(STATO_REG_1__14, U49_14)
U62_14= NAND(U37_14, U42_14)
U63_14= NAND(STATO_REG_0__14, U47_14)
U64_14= NAND(U51_14, U42_14)
U65_14= NAND(U64_14, U63_14, U39_14, U38_14)
U66_14= NAND(U43_14, U37_14, STATO_REG_2__14)
U67_14= NAND(U34_14, U47_14)
U68_14= NAND(U51_14, U52_14)
U69_14= NAND(LINE1_14, U40_14)
U70_14= NAND(LINE2_14, U41_14)
U71_14= NOT(U46_14)
U72_14= NAND(U58_14, U71_14)
U73_14= NAND(U46_14, U48_14)

OVERFLW_REG_16 = BUF(U34_15)
STATO_REG_2__16 = BUF(U45_15)
STATO_REG_1__16 = BUF(U36_15)
STATO_REG_0__16 = BUF(U35_15)
OUTP_REG_16 = BUF(U44_15)





U34_15= AND(STATO_REG_1__15, U38_15, STATO_REG_0__15)
U35_15= NAND(U68_15, U67_15, U66_15, U65_15)
U36_15= NAND(U57_15, U55_15, U56_15)
U37_15= OR(LINE2_15, LINE1_15)
U38_15= NOT(STATO_REG_2__15)
U39_15= NOT(STATO_REG_1__15)
U40_15= NOT(LINE2_15)
U41_15= NOT(LINE1_15)
U42_15= NOT(STATO_REG_0__15)
U43_15= NAND(STATO_REG_1__15, U42_15)
U44_15= NAND(U73_15, U72_15)
U45_15= NAND(U60_15, U59_15)
U46_15= NAND(U70_15, U69_15)
U47_15= NAND(LINE1_15, LINE2_15)
U48_15= NAND(STATO_REG_2__15, U43_15)
U49_15= NOT(U37_15)
U50_15= NAND(U49_15, U42_15)
U51_15= NOT(U47_15)
U52_15= NOT(U43_15)
U53_15= NAND(U47_15, U43_15)
U54_15= NAND(STATO_REG_2__15, U47_15)
U55_15= NAND(STATO_REG_0__15, U39_15, U47_15)
U56_15= NAND(U52_15, U54_15)
U57_15= NAND(U62_15, U61_15, STATO_REG_2__15)
U58_15= NOT(U48_15)
U59_15= NAND(U53_15, U38_15)
U60_15= NAND(U50_15, U39_15, STATO_REG_2__15)
U61_15= NAND(STATO_REG_1__15, U49_15)
U62_15= NAND(U37_15, U42_15)
U63_15= NAND(STATO_REG_0__15, U47_15)
U64_15= NAND(U51_15, U42_15)
U65_15= NAND(U64_15, U63_15, U39_15, U38_15)
U66_15= NAND(U43_15, U37_15, STATO_REG_2__15)
U67_15= NAND(U34_15, U47_15)
U68_15= NAND(U51_15, U52_15)
U69_15= NAND(LINE1_15, U40_15)
U70_15= NAND(LINE2_15, U41_15)
U71_15= NOT(U46_15)
U72_15= NAND(U58_15, U71_15)
U73_15= NAND(U46_15, U48_15)

OVERFLW_REG_17 = BUF(U34_16)
STATO_REG_2__17 = BUF(U45_16)
STATO_REG_1__17 = BUF(U36_16)
STATO_REG_0__17 = BUF(U35_16)
OUTP_REG_17 = BUF(U44_16)





U34_16= AND(STATO_REG_1__16, U38_16, STATO_REG_0__16)
U35_16= NAND(U68_16, U67_16, U66_16, U65_16)
U36_16= NAND(U57_16, U55_16, U56_16)
U37_16= OR(LINE2_16, LINE1_16)
U38_16= NOT(STATO_REG_2__16)
U39_16= NOT(STATO_REG_1__16)
U40_16= NOT(LINE2_16)
U41_16= NOT(LINE1_16)
U42_16= NOT(STATO_REG_0__16)
U43_16= NAND(STATO_REG_1__16, U42_16)
U44_16= NAND(U73_16, U72_16)
U45_16= NAND(U60_16, U59_16)
U46_16= NAND(U70_16, U69_16)
U47_16= NAND(LINE1_16, LINE2_16)
U48_16= NAND(STATO_REG_2__16, U43_16)
U49_16= NOT(U37_16)
U50_16= NAND(U49_16, U42_16)
U51_16= NOT(U47_16)
U52_16= NOT(U43_16)
U53_16= NAND(U47_16, U43_16)
U54_16= NAND(STATO_REG_2__16, U47_16)
U55_16= NAND(STATO_REG_0__16, U39_16, U47_16)
U56_16= NAND(U52_16, U54_16)
U57_16= NAND(U62_16, U61_16, STATO_REG_2__16)
U58_16= NOT(U48_16)
U59_16= NAND(U53_16, U38_16)
U60_16= NAND(U50_16, U39_16, STATO_REG_2__16)
U61_16= NAND(STATO_REG_1__16, U49_16)
U62_16= NAND(U37_16, U42_16)
U63_16= NAND(STATO_REG_0__16, U47_16)
U64_16= NAND(U51_16, U42_16)
U65_16= NAND(U64_16, U63_16, U39_16, U38_16)
U66_16= NAND(U43_16, U37_16, STATO_REG_2__16)
U67_16= NAND(U34_16, U47_16)
U68_16= NAND(U51_16, U52_16)
U69_16= NAND(LINE1_16, U40_16)
U70_16= NAND(LINE2_16, U41_16)
U71_16= NOT(U46_16)
U72_16= NAND(U58_16, U71_16)
U73_16= NAND(U46_16, U48_16)

OVERFLW_REG_18 = BUF(U34_17)
STATO_REG_2__18 = BUF(U45_17)
STATO_REG_1__18 = BUF(U36_17)
STATO_REG_0__18 = BUF(U35_17)
OUTP_REG_18 = BUF(U44_17)





U34_17= AND(STATO_REG_1__17, U38_17, STATO_REG_0__17)
U35_17= NAND(U68_17, U67_17, U66_17, U65_17)
U36_17= NAND(U57_17, U55_17, U56_17)
U37_17= OR(LINE2_17, LINE1_17)
U38_17= NOT(STATO_REG_2__17)
U39_17= NOT(STATO_REG_1__17)
U40_17= NOT(LINE2_17)
U41_17= NOT(LINE1_17)
U42_17= NOT(STATO_REG_0__17)
U43_17= NAND(STATO_REG_1__17, U42_17)
U44_17= NAND(U73_17, U72_17)
U45_17= NAND(U60_17, U59_17)
U46_17= NAND(U70_17, U69_17)
U47_17= NAND(LINE1_17, LINE2_17)
U48_17= NAND(STATO_REG_2__17, U43_17)
U49_17= NOT(U37_17)
U50_17= NAND(U49_17, U42_17)
U51_17= NOT(U47_17)
U52_17= NOT(U43_17)
U53_17= NAND(U47_17, U43_17)
U54_17= NAND(STATO_REG_2__17, U47_17)
U55_17= NAND(STATO_REG_0__17, U39_17, U47_17)
U56_17= NAND(U52_17, U54_17)
U57_17= NAND(U62_17, U61_17, STATO_REG_2__17)
U58_17= NOT(U48_17)
U59_17= NAND(U53_17, U38_17)
U60_17= NAND(U50_17, U39_17, STATO_REG_2__17)
U61_17= NAND(STATO_REG_1__17, U49_17)
U62_17= NAND(U37_17, U42_17)
U63_17= NAND(STATO_REG_0__17, U47_17)
U64_17= NAND(U51_17, U42_17)
U65_17= NAND(U64_17, U63_17, U39_17, U38_17)
U66_17= NAND(U43_17, U37_17, STATO_REG_2__17)
U67_17= NAND(U34_17, U47_17)
U68_17= NAND(U51_17, U52_17)
U69_17= NAND(LINE1_17, U40_17)
U70_17= NAND(LINE2_17, U41_17)
U71_17= NOT(U46_17)
U72_17= NAND(U58_17, U71_17)
U73_17= NAND(U46_17, U48_17)

OVERFLW_REG_19 = BUF(U34_18)
STATO_REG_2__19 = BUF(U45_18)
STATO_REG_1__19 = BUF(U36_18)
STATO_REG_0__19 = BUF(U35_18)
OUTP_REG_19 = BUF(U44_18)





U34_18= AND(STATO_REG_1__18, U38_18, STATO_REG_0__18)
U35_18= NAND(U68_18, U67_18, U66_18, U65_18)
U36_18= NAND(U57_18, U55_18, U56_18)
U37_18= OR(LINE2_18, LINE1_18)
U38_18= NOT(STATO_REG_2__18)
U39_18= NOT(STATO_REG_1__18)
U40_18= NOT(LINE2_18)
U41_18= NOT(LINE1_18)
U42_18= NOT(STATO_REG_0__18)
U43_18= NAND(STATO_REG_1__18, U42_18)
U44_18= NAND(U73_18, U72_18)
U45_18= NAND(U60_18, U59_18)
U46_18= NAND(U70_18, U69_18)
U47_18= NAND(LINE1_18, LINE2_18)
U48_18= NAND(STATO_REG_2__18, U43_18)
U49_18= NOT(U37_18)
U50_18= NAND(U49_18, U42_18)
U51_18= NOT(U47_18)
U52_18= NOT(U43_18)
U53_18= NAND(U47_18, U43_18)
U54_18= NAND(STATO_REG_2__18, U47_18)
U55_18= NAND(STATO_REG_0__18, U39_18, U47_18)
U56_18= NAND(U52_18, U54_18)
U57_18= NAND(U62_18, U61_18, STATO_REG_2__18)
U58_18= NOT(U48_18)
U59_18= NAND(U53_18, U38_18)
U60_18= NAND(U50_18, U39_18, STATO_REG_2__18)
U61_18= NAND(STATO_REG_1__18, U49_18)
U62_18= NAND(U37_18, U42_18)
U63_18= NAND(STATO_REG_0__18, U47_18)
U64_18= NAND(U51_18, U42_18)
U65_18= NAND(U64_18, U63_18, U39_18, U38_18)
U66_18= NAND(U43_18, U37_18, STATO_REG_2__18)
U67_18= NAND(U34_18, U47_18)
U68_18= NAND(U51_18, U52_18)
U69_18= NAND(LINE1_18, U40_18)
U70_18= NAND(LINE2_18, U41_18)
U71_18= NOT(U46_18)
U72_18= NAND(U58_18, U71_18)
U73_18= NAND(U46_18, U48_18)

OVERFLW_REG_20 = BUF(U34_19)
STATO_REG_2__20 = BUF(U45_19)
STATO_REG_1__20 = BUF(U36_19)
STATO_REG_0__20 = BUF(U35_19)
OUTP_REG_20 = BUF(U44_19)





U34_19= AND(STATO_REG_1__19, U38_19, STATO_REG_0__19)
U35_19= NAND(U68_19, U67_19, U66_19, U65_19)
U36_19= NAND(U57_19, U55_19, U56_19)
U37_19= OR(LINE2_19, LINE1_19)
U38_19= NOT(STATO_REG_2__19)
U39_19= NOT(STATO_REG_1__19)
U40_19= NOT(LINE2_19)
U41_19= NOT(LINE1_19)
U42_19= NOT(STATO_REG_0__19)
U43_19= NAND(STATO_REG_1__19, U42_19)
U44_19= NAND(U73_19, U72_19)
U45_19= NAND(U60_19, U59_19)
U46_19= NAND(U70_19, U69_19)
U47_19= NAND(LINE1_19, LINE2_19)
U48_19= NAND(STATO_REG_2__19, U43_19)
U49_19= NOT(U37_19)
U50_19= NAND(U49_19, U42_19)
U51_19= NOT(U47_19)
U52_19= NOT(U43_19)
U53_19= NAND(U47_19, U43_19)
U54_19= NAND(STATO_REG_2__19, U47_19)
U55_19= NAND(STATO_REG_0__19, U39_19, U47_19)
U56_19= NAND(U52_19, U54_19)
U57_19= NAND(U62_19, U61_19, STATO_REG_2__19)
U58_19= NOT(U48_19)
U59_19= NAND(U53_19, U38_19)
U60_19= NAND(U50_19, U39_19, STATO_REG_2__19)
U61_19= NAND(STATO_REG_1__19, U49_19)
U62_19= NAND(U37_19, U42_19)
U63_19= NAND(STATO_REG_0__19, U47_19)
U64_19= NAND(U51_19, U42_19)
U65_19= NAND(U64_19, U63_19, U39_19, U38_19)
U66_19= NAND(U43_19, U37_19, STATO_REG_2__19)
U67_19= NAND(U34_19, U47_19)
U68_19= NAND(U51_19, U52_19)
U69_19= NAND(LINE1_19, U40_19)
U70_19= NAND(LINE2_19, U41_19)
U71_19= NOT(U46_19)
U72_19= NAND(U58_19, U71_19)
U73_19= NAND(U46_19, U48_19)

OVERFLW_REG_21 = BUF(U34_20)
STATO_REG_2__21 = BUF(U45_20)
STATO_REG_1__21 = BUF(U36_20)
STATO_REG_0__21 = BUF(U35_20)
OUTP_REG_21 = BUF(U44_20)





U34_20= AND(STATO_REG_1__20, U38_20, STATO_REG_0__20)
U35_20= NAND(U68_20, U67_20, U66_20, U65_20)
U36_20= NAND(U57_20, U55_20, U56_20)
U37_20= OR(LINE2_20, LINE1_20)
U38_20= NOT(STATO_REG_2__20)
U39_20= NOT(STATO_REG_1__20)
U40_20= NOT(LINE2_20)
U41_20= NOT(LINE1_20)
U42_20= NOT(STATO_REG_0__20)
U43_20= NAND(STATO_REG_1__20, U42_20)
U44_20= NAND(U73_20, U72_20)
U45_20= NAND(U60_20, U59_20)
U46_20= NAND(U70_20, U69_20)
U47_20= NAND(LINE1_20, LINE2_20)
U48_20= NAND(STATO_REG_2__20, U43_20)
U49_20= NOT(U37_20)
U50_20= NAND(U49_20, U42_20)
U51_20= NOT(U47_20)
U52_20= NOT(U43_20)
U53_20= NAND(U47_20, U43_20)
U54_20= NAND(STATO_REG_2__20, U47_20)
U55_20= NAND(STATO_REG_0__20, U39_20, U47_20)
U56_20= NAND(U52_20, U54_20)
U57_20= NAND(U62_20, U61_20, STATO_REG_2__20)
U58_20= NOT(U48_20)
U59_20= NAND(U53_20, U38_20)
U60_20= NAND(U50_20, U39_20, STATO_REG_2__20)
U61_20= NAND(STATO_REG_1__20, U49_20)
U62_20= NAND(U37_20, U42_20)
U63_20= NAND(STATO_REG_0__20, U47_20)
U64_20= NAND(U51_20, U42_20)
U65_20= NAND(U64_20, U63_20, U39_20, U38_20)
U66_20= NAND(U43_20, U37_20, STATO_REG_2__20)
U67_20= NAND(U34_20, U47_20)
U68_20= NAND(U51_20, U52_20)
U69_20= NAND(LINE1_20, U40_20)
U70_20= NAND(LINE2_20, U41_20)
U71_20= NOT(U46_20)
U72_20= NAND(U58_20, U71_20)
U73_20= NAND(U46_20, U48_20)

OVERFLW_REG_22 = BUF(U34_21)
STATO_REG_2__22 = BUF(U45_21)
STATO_REG_1__22 = BUF(U36_21)
STATO_REG_0__22 = BUF(U35_21)
OUTP_REG_22 = BUF(U44_21)





U34_21= AND(STATO_REG_1__21, U38_21, STATO_REG_0__21)
U35_21= NAND(U68_21, U67_21, U66_21, U65_21)
U36_21= NAND(U57_21, U55_21, U56_21)
U37_21= OR(LINE2_21, LINE1_21)
U38_21= NOT(STATO_REG_2__21)
U39_21= NOT(STATO_REG_1__21)
U40_21= NOT(LINE2_21)
U41_21= NOT(LINE1_21)
U42_21= NOT(STATO_REG_0__21)
U43_21= NAND(STATO_REG_1__21, U42_21)
U44_21= NAND(U73_21, U72_21)
U45_21= NAND(U60_21, U59_21)
U46_21= NAND(U70_21, U69_21)
U47_21= NAND(LINE1_21, LINE2_21)
U48_21= NAND(STATO_REG_2__21, U43_21)
U49_21= NOT(U37_21)
U50_21= NAND(U49_21, U42_21)
U51_21= NOT(U47_21)
U52_21= NOT(U43_21)
U53_21= NAND(U47_21, U43_21)
U54_21= NAND(STATO_REG_2__21, U47_21)
U55_21= NAND(STATO_REG_0__21, U39_21, U47_21)
U56_21= NAND(U52_21, U54_21)
U57_21= NAND(U62_21, U61_21, STATO_REG_2__21)
U58_21= NOT(U48_21)
U59_21= NAND(U53_21, U38_21)
U60_21= NAND(U50_21, U39_21, STATO_REG_2__21)
U61_21= NAND(STATO_REG_1__21, U49_21)
U62_21= NAND(U37_21, U42_21)
U63_21= NAND(STATO_REG_0__21, U47_21)
U64_21= NAND(U51_21, U42_21)
U65_21= NAND(U64_21, U63_21, U39_21, U38_21)
U66_21= NAND(U43_21, U37_21, STATO_REG_2__21)
U67_21= NAND(U34_21, U47_21)
U68_21= NAND(U51_21, U52_21)
U69_21= NAND(LINE1_21, U40_21)
U70_21= NAND(LINE2_21, U41_21)
U71_21= NOT(U46_21)
U72_21= NAND(U58_21, U71_21)
U73_21= NAND(U46_21, U48_21)

OVERFLW_REG_23 = BUF(U34_22)
STATO_REG_2__23 = BUF(U45_22)
STATO_REG_1__23 = BUF(U36_22)
STATO_REG_0__23 = BUF(U35_22)
OUTP_REG_23 = BUF(U44_22)





U34_22= AND(STATO_REG_1__22, U38_22, STATO_REG_0__22)
U35_22= NAND(U68_22, U67_22, U66_22, U65_22)
U36_22= NAND(U57_22, U55_22, U56_22)
U37_22= OR(LINE2_22, LINE1_22)
U38_22= NOT(STATO_REG_2__22)
U39_22= NOT(STATO_REG_1__22)
U40_22= NOT(LINE2_22)
U41_22= NOT(LINE1_22)
U42_22= NOT(STATO_REG_0__22)
U43_22= NAND(STATO_REG_1__22, U42_22)
U44_22= NAND(U73_22, U72_22)
U45_22= NAND(U60_22, U59_22)
U46_22= NAND(U70_22, U69_22)
U47_22= NAND(LINE1_22, LINE2_22)
U48_22= NAND(STATO_REG_2__22, U43_22)
U49_22= NOT(U37_22)
U50_22= NAND(U49_22, U42_22)
U51_22= NOT(U47_22)
U52_22= NOT(U43_22)
U53_22= NAND(U47_22, U43_22)
U54_22= NAND(STATO_REG_2__22, U47_22)
U55_22= NAND(STATO_REG_0__22, U39_22, U47_22)
U56_22= NAND(U52_22, U54_22)
U57_22= NAND(U62_22, U61_22, STATO_REG_2__22)
U58_22= NOT(U48_22)
U59_22= NAND(U53_22, U38_22)
U60_22= NAND(U50_22, U39_22, STATO_REG_2__22)
U61_22= NAND(STATO_REG_1__22, U49_22)
U62_22= NAND(U37_22, U42_22)
U63_22= NAND(STATO_REG_0__22, U47_22)
U64_22= NAND(U51_22, U42_22)
U65_22= NAND(U64_22, U63_22, U39_22, U38_22)
U66_22= NAND(U43_22, U37_22, STATO_REG_2__22)
U67_22= NAND(U34_22, U47_22)
U68_22= NAND(U51_22, U52_22)
U69_22= NAND(LINE1_22, U40_22)
U70_22= NAND(LINE2_22, U41_22)
U71_22= NOT(U46_22)
U72_22= NAND(U58_22, U71_22)
U73_22= NAND(U46_22, U48_22)

OVERFLW_REG_24 = BUF(U34_23)
STATO_REG_2__24 = BUF(U45_23)
STATO_REG_1__24 = BUF(U36_23)
STATO_REG_0__24 = BUF(U35_23)
OUTP_REG_24 = BUF(U44_23)





U34_23= AND(STATO_REG_1__23, U38_23, STATO_REG_0__23)
U35_23= NAND(U68_23, U67_23, U66_23, U65_23)
U36_23= NAND(U57_23, U55_23, U56_23)
U37_23= OR(LINE2_23, LINE1_23)
U38_23= NOT(STATO_REG_2__23)
U39_23= NOT(STATO_REG_1__23)
U40_23= NOT(LINE2_23)
U41_23= NOT(LINE1_23)
U42_23= NOT(STATO_REG_0__23)
U43_23= NAND(STATO_REG_1__23, U42_23)
U44_23= NAND(U73_23, U72_23)
U45_23= NAND(U60_23, U59_23)
U46_23= NAND(U70_23, U69_23)
U47_23= NAND(LINE1_23, LINE2_23)
U48_23= NAND(STATO_REG_2__23, U43_23)
U49_23= NOT(U37_23)
U50_23= NAND(U49_23, U42_23)
U51_23= NOT(U47_23)
U52_23= NOT(U43_23)
U53_23= NAND(U47_23, U43_23)
U54_23= NAND(STATO_REG_2__23, U47_23)
U55_23= NAND(STATO_REG_0__23, U39_23, U47_23)
U56_23= NAND(U52_23, U54_23)
U57_23= NAND(U62_23, U61_23, STATO_REG_2__23)
U58_23= NOT(U48_23)
U59_23= NAND(U53_23, U38_23)
U60_23= NAND(U50_23, U39_23, STATO_REG_2__23)
U61_23= NAND(STATO_REG_1__23, U49_23)
U62_23= NAND(U37_23, U42_23)
U63_23= NAND(STATO_REG_0__23, U47_23)
U64_23= NAND(U51_23, U42_23)
U65_23= NAND(U64_23, U63_23, U39_23, U38_23)
U66_23= NAND(U43_23, U37_23, STATO_REG_2__23)
U67_23= NAND(U34_23, U47_23)
U68_23= NAND(U51_23, U52_23)
U69_23= NAND(LINE1_23, U40_23)
U70_23= NAND(LINE2_23, U41_23)
U71_23= NOT(U46_23)
U72_23= NAND(U58_23, U71_23)
U73_23= NAND(U46_23, U48_23)

OVERFLW_REG_25 = BUF(U34_24)
STATO_REG_2__25 = BUF(U45_24)
STATO_REG_1__25 = BUF(U36_24)
STATO_REG_0__25 = BUF(U35_24)
OUTP_REG_25 = BUF(U44_24)





U34_24= AND(STATO_REG_1__24, U38_24, STATO_REG_0__24)
U35_24= NAND(U68_24, U67_24, U66_24, U65_24)
U36_24= NAND(U57_24, U55_24, U56_24)
U37_24= OR(LINE2_24, LINE1_24)
U38_24= NOT(STATO_REG_2__24)
U39_24= NOT(STATO_REG_1__24)
U40_24= NOT(LINE2_24)
U41_24= NOT(LINE1_24)
U42_24= NOT(STATO_REG_0__24)
U43_24= NAND(STATO_REG_1__24, U42_24)
U44_24= NAND(U73_24, U72_24)
U45_24= NAND(U60_24, U59_24)
U46_24= NAND(U70_24, U69_24)
U47_24= NAND(LINE1_24, LINE2_24)
U48_24= NAND(STATO_REG_2__24, U43_24)
U49_24= NOT(U37_24)
U50_24= NAND(U49_24, U42_24)
U51_24= NOT(U47_24)
U52_24= NOT(U43_24)
U53_24= NAND(U47_24, U43_24)
U54_24= NAND(STATO_REG_2__24, U47_24)
U55_24= NAND(STATO_REG_0__24, U39_24, U47_24)
U56_24= NAND(U52_24, U54_24)
U57_24= NAND(U62_24, U61_24, STATO_REG_2__24)
U58_24= NOT(U48_24)
U59_24= NAND(U53_24, U38_24)
U60_24= NAND(U50_24, U39_24, STATO_REG_2__24)
U61_24= NAND(STATO_REG_1__24, U49_24)
U62_24= NAND(U37_24, U42_24)
U63_24= NAND(STATO_REG_0__24, U47_24)
U64_24= NAND(U51_24, U42_24)
U65_24= NAND(U64_24, U63_24, U39_24, U38_24)
U66_24= NAND(U43_24, U37_24, STATO_REG_2__24)
U67_24= NAND(U34_24, U47_24)
U68_24= NAND(U51_24, U52_24)
U69_24= NAND(LINE1_24, U40_24)
U70_24= NAND(LINE2_24, U41_24)
U71_24= NOT(U46_24)
U72_24= NAND(U58_24, U71_24)
U73_24= NAND(U46_24, U48_24)

OVERFLW_REG_26 = BUF(U34_25)
STATO_REG_2__26 = BUF(U45_25)
STATO_REG_1__26 = BUF(U36_25)
STATO_REG_0__26 = BUF(U35_25)
OUTP_REG_26 = BUF(U44_25)





U34_25= AND(STATO_REG_1__25, U38_25, STATO_REG_0__25)
U35_25= NAND(U68_25, U67_25, U66_25, U65_25)
U36_25= NAND(U57_25, U55_25, U56_25)
U37_25= OR(LINE2_25, LINE1_25)
U38_25= NOT(STATO_REG_2__25)
U39_25= NOT(STATO_REG_1__25)
U40_25= NOT(LINE2_25)
U41_25= NOT(LINE1_25)
U42_25= NOT(STATO_REG_0__25)
U43_25= NAND(STATO_REG_1__25, U42_25)
U44_25= NAND(U73_25, U72_25)
U45_25= NAND(U60_25, U59_25)
U46_25= NAND(U70_25, U69_25)
U47_25= NAND(LINE1_25, LINE2_25)
U48_25= NAND(STATO_REG_2__25, U43_25)
U49_25= NOT(U37_25)
U50_25= NAND(U49_25, U42_25)
U51_25= NOT(U47_25)
U52_25= NOT(U43_25)
U53_25= NAND(U47_25, U43_25)
U54_25= NAND(STATO_REG_2__25, U47_25)
U55_25= NAND(STATO_REG_0__25, U39_25, U47_25)
U56_25= NAND(U52_25, U54_25)
U57_25= NAND(U62_25, U61_25, STATO_REG_2__25)
U58_25= NOT(U48_25)
U59_25= NAND(U53_25, U38_25)
U60_25= NAND(U50_25, U39_25, STATO_REG_2__25)
U61_25= NAND(STATO_REG_1__25, U49_25)
U62_25= NAND(U37_25, U42_25)
U63_25= NAND(STATO_REG_0__25, U47_25)
U64_25= NAND(U51_25, U42_25)
U65_25= NAND(U64_25, U63_25, U39_25, U38_25)
U66_25= NAND(U43_25, U37_25, STATO_REG_2__25)
U67_25= NAND(U34_25, U47_25)
U68_25= NAND(U51_25, U52_25)
U69_25= NAND(LINE1_25, U40_25)
U70_25= NAND(LINE2_25, U41_25)
U71_25= NOT(U46_25)
U72_25= NAND(U58_25, U71_25)
U73_25= NAND(U46_25, U48_25)

OVERFLW_REG_27 = BUF(U34_26)
STATO_REG_2__27 = BUF(U45_26)
STATO_REG_1__27 = BUF(U36_26)
STATO_REG_0__27 = BUF(U35_26)
OUTP_REG_27 = BUF(U44_26)





U34_26= AND(STATO_REG_1__26, U38_26, STATO_REG_0__26)
U35_26= NAND(U68_26, U67_26, U66_26, U65_26)
U36_26= NAND(U57_26, U55_26, U56_26)
U37_26= OR(LINE2_26, LINE1_26)
U38_26= NOT(STATO_REG_2__26)
U39_26= NOT(STATO_REG_1__26)
U40_26= NOT(LINE2_26)
U41_26= NOT(LINE1_26)
U42_26= NOT(STATO_REG_0__26)
U43_26= NAND(STATO_REG_1__26, U42_26)
U44_26= NAND(U73_26, U72_26)
U45_26= NAND(U60_26, U59_26)
U46_26= NAND(U70_26, U69_26)
U47_26= NAND(LINE1_26, LINE2_26)
U48_26= NAND(STATO_REG_2__26, U43_26)
U49_26= NOT(U37_26)
U50_26= NAND(U49_26, U42_26)
U51_26= NOT(U47_26)
U52_26= NOT(U43_26)
U53_26= NAND(U47_26, U43_26)
U54_26= NAND(STATO_REG_2__26, U47_26)
U55_26= NAND(STATO_REG_0__26, U39_26, U47_26)
U56_26= NAND(U52_26, U54_26)
U57_26= NAND(U62_26, U61_26, STATO_REG_2__26)
U58_26= NOT(U48_26)
U59_26= NAND(U53_26, U38_26)
U60_26= NAND(U50_26, U39_26, STATO_REG_2__26)
U61_26= NAND(STATO_REG_1__26, U49_26)
U62_26= NAND(U37_26, U42_26)
U63_26= NAND(STATO_REG_0__26, U47_26)
U64_26= NAND(U51_26, U42_26)
U65_26= NAND(U64_26, U63_26, U39_26, U38_26)
U66_26= NAND(U43_26, U37_26, STATO_REG_2__26)
U67_26= NAND(U34_26, U47_26)
U68_26= NAND(U51_26, U52_26)
U69_26= NAND(LINE1_26, U40_26)
U70_26= NAND(LINE2_26, U41_26)
U71_26= NOT(U46_26)
U72_26= NAND(U58_26, U71_26)
U73_26= NAND(U46_26, U48_26)

OVERFLW_REG_28 = BUF(U34_27)
STATO_REG_2__28 = BUF(U45_27)
STATO_REG_1__28 = BUF(U36_27)
STATO_REG_0__28 = BUF(U35_27)
OUTP_REG_28 = BUF(U44_27)





U34_27= AND(STATO_REG_1__27, U38_27, STATO_REG_0__27)
U35_27= NAND(U68_27, U67_27, U66_27, U65_27)
U36_27= NAND(U57_27, U55_27, U56_27)
U37_27= OR(LINE2_27, LINE1_27)
U38_27= NOT(STATO_REG_2__27)
U39_27= NOT(STATO_REG_1__27)
U40_27= NOT(LINE2_27)
U41_27= NOT(LINE1_27)
U42_27= NOT(STATO_REG_0__27)
U43_27= NAND(STATO_REG_1__27, U42_27)
U44_27= NAND(U73_27, U72_27)
U45_27= NAND(U60_27, U59_27)
U46_27= NAND(U70_27, U69_27)
U47_27= NAND(LINE1_27, LINE2_27)
U48_27= NAND(STATO_REG_2__27, U43_27)
U49_27= NOT(U37_27)
U50_27= NAND(U49_27, U42_27)
U51_27= NOT(U47_27)
U52_27= NOT(U43_27)
U53_27= NAND(U47_27, U43_27)
U54_27= NAND(STATO_REG_2__27, U47_27)
U55_27= NAND(STATO_REG_0__27, U39_27, U47_27)
U56_27= NAND(U52_27, U54_27)
U57_27= NAND(U62_27, U61_27, STATO_REG_2__27)
U58_27= NOT(U48_27)
U59_27= NAND(U53_27, U38_27)
U60_27= NAND(U50_27, U39_27, STATO_REG_2__27)
U61_27= NAND(STATO_REG_1__27, U49_27)
U62_27= NAND(U37_27, U42_27)
U63_27= NAND(STATO_REG_0__27, U47_27)
U64_27= NAND(U51_27, U42_27)
U65_27= NAND(U64_27, U63_27, U39_27, U38_27)
U66_27= NAND(U43_27, U37_27, STATO_REG_2__27)
U67_27= NAND(U34_27, U47_27)
U68_27= NAND(U51_27, U52_27)
U69_27= NAND(LINE1_27, U40_27)
U70_27= NAND(LINE2_27, U41_27)
U71_27= NOT(U46_27)
U72_27= NAND(U58_27, U71_27)
U73_27= NAND(U46_27, U48_27)

OVERFLW_REG_29 = BUF(U34_28)
STATO_REG_2__29 = BUF(U45_28)
STATO_REG_1__29 = BUF(U36_28)
STATO_REG_0__29 = BUF(U35_28)
OUTP_REG_29 = BUF(U44_28)





U34_28= AND(STATO_REG_1__28, U38_28, STATO_REG_0__28)
U35_28= NAND(U68_28, U67_28, U66_28, U65_28)
U36_28= NAND(U57_28, U55_28, U56_28)
U37_28= OR(LINE2_28, LINE1_28)
U38_28= NOT(STATO_REG_2__28)
U39_28= NOT(STATO_REG_1__28)
U40_28= NOT(LINE2_28)
U41_28= NOT(LINE1_28)
U42_28= NOT(STATO_REG_0__28)
U43_28= NAND(STATO_REG_1__28, U42_28)
U44_28= NAND(U73_28, U72_28)
U45_28= NAND(U60_28, U59_28)
U46_28= NAND(U70_28, U69_28)
U47_28= NAND(LINE1_28, LINE2_28)
U48_28= NAND(STATO_REG_2__28, U43_28)
U49_28= NOT(U37_28)
U50_28= NAND(U49_28, U42_28)
U51_28= NOT(U47_28)
U52_28= NOT(U43_28)
U53_28= NAND(U47_28, U43_28)
U54_28= NAND(STATO_REG_2__28, U47_28)
U55_28= NAND(STATO_REG_0__28, U39_28, U47_28)
U56_28= NAND(U52_28, U54_28)
U57_28= NAND(U62_28, U61_28, STATO_REG_2__28)
U58_28= NOT(U48_28)
U59_28= NAND(U53_28, U38_28)
U60_28= NAND(U50_28, U39_28, STATO_REG_2__28)
U61_28= NAND(STATO_REG_1__28, U49_28)
U62_28= NAND(U37_28, U42_28)
U63_28= NAND(STATO_REG_0__28, U47_28)
U64_28= NAND(U51_28, U42_28)
U65_28= NAND(U64_28, U63_28, U39_28, U38_28)
U66_28= NAND(U43_28, U37_28, STATO_REG_2__28)
U67_28= NAND(U34_28, U47_28)
U68_28= NAND(U51_28, U52_28)
U69_28= NAND(LINE1_28, U40_28)
U70_28= NAND(LINE2_28, U41_28)
U71_28= NOT(U46_28)
U72_28= NAND(U58_28, U71_28)
U73_28= NAND(U46_28, U48_28)

OVERFLW_REG_30 = BUF(U34_29)
STATO_REG_2__30 = BUF(U45_29)
STATO_REG_1__30 = BUF(U36_29)
STATO_REG_0__30 = BUF(U35_29)
OUTP_REG_30 = BUF(U44_29)





U34_29= AND(STATO_REG_1__29, U38_29, STATO_REG_0__29)
U35_29= NAND(U68_29, U67_29, U66_29, U65_29)
U36_29= NAND(U57_29, U55_29, U56_29)
U37_29= OR(LINE2_29, LINE1_29)
U38_29= NOT(STATO_REG_2__29)
U39_29= NOT(STATO_REG_1__29)
U40_29= NOT(LINE2_29)
U41_29= NOT(LINE1_29)
U42_29= NOT(STATO_REG_0__29)
U43_29= NAND(STATO_REG_1__29, U42_29)
U44_29= NAND(U73_29, U72_29)
U45_29= NAND(U60_29, U59_29)
U46_29= NAND(U70_29, U69_29)
U47_29= NAND(LINE1_29, LINE2_29)
U48_29= NAND(STATO_REG_2__29, U43_29)
U49_29= NOT(U37_29)
U50_29= NAND(U49_29, U42_29)
U51_29= NOT(U47_29)
U52_29= NOT(U43_29)
U53_29= NAND(U47_29, U43_29)
U54_29= NAND(STATO_REG_2__29, U47_29)
U55_29= NAND(STATO_REG_0__29, U39_29, U47_29)
U56_29= NAND(U52_29, U54_29)
U57_29= NAND(U62_29, U61_29, STATO_REG_2__29)
U58_29= NOT(U48_29)
U59_29= NAND(U53_29, U38_29)
U60_29= NAND(U50_29, U39_29, STATO_REG_2__29)
U61_29= NAND(STATO_REG_1__29, U49_29)
U62_29= NAND(U37_29, U42_29)
U63_29= NAND(STATO_REG_0__29, U47_29)
U64_29= NAND(U51_29, U42_29)
U65_29= NAND(U64_29, U63_29, U39_29, U38_29)
U66_29= NAND(U43_29, U37_29, STATO_REG_2__29)
U67_29= NAND(U34_29, U47_29)
U68_29= NAND(U51_29, U52_29)
U69_29= NAND(LINE1_29, U40_29)
U70_29= NAND(LINE2_29, U41_29)
U71_29= NOT(U46_29)
U72_29= NAND(U58_29, U71_29)
U73_29= NAND(U46_29, U48_29)

OVERFLW_REG_31 = BUF(U34_30)
STATO_REG_2__31 = BUF(U45_30)
STATO_REG_1__31 = BUF(U36_30)
STATO_REG_0__31 = BUF(U35_30)
OUTP_REG_31 = BUF(U44_30)





U34_30= AND(STATO_REG_1__30, U38_30, STATO_REG_0__30)
U35_30= NAND(U68_30, U67_30, U66_30, U65_30)
U36_30= NAND(U57_30, U55_30, U56_30)
U37_30= OR(LINE2_30, LINE1_30)
U38_30= NOT(STATO_REG_2__30)
U39_30= NOT(STATO_REG_1__30)
U40_30= NOT(LINE2_30)
U41_30= NOT(LINE1_30)
U42_30= NOT(STATO_REG_0__30)
U43_30= NAND(STATO_REG_1__30, U42_30)
U44_30= NAND(U73_30, U72_30)
U45_30= NAND(U60_30, U59_30)
U46_30= NAND(U70_30, U69_30)
U47_30= NAND(LINE1_30, LINE2_30)
U48_30= NAND(STATO_REG_2__30, U43_30)
U49_30= NOT(U37_30)
U50_30= NAND(U49_30, U42_30)
U51_30= NOT(U47_30)
U52_30= NOT(U43_30)
U53_30= NAND(U47_30, U43_30)
U54_30= NAND(STATO_REG_2__30, U47_30)
U55_30= NAND(STATO_REG_0__30, U39_30, U47_30)
U56_30= NAND(U52_30, U54_30)
U57_30= NAND(U62_30, U61_30, STATO_REG_2__30)
U58_30= NOT(U48_30)
U59_30= NAND(U53_30, U38_30)
U60_30= NAND(U50_30, U39_30, STATO_REG_2__30)
U61_30= NAND(STATO_REG_1__30, U49_30)
U62_30= NAND(U37_30, U42_30)
U63_30= NAND(STATO_REG_0__30, U47_30)
U64_30= NAND(U51_30, U42_30)
U65_30= NAND(U64_30, U63_30, U39_30, U38_30)
U66_30= NAND(U43_30, U37_30, STATO_REG_2__30)
U67_30= NAND(U34_30, U47_30)
U68_30= NAND(U51_30, U52_30)
U69_30= NAND(LINE1_30, U40_30)
U70_30= NAND(LINE2_30, U41_30)
U71_30= NOT(U46_30)
U72_30= NAND(U58_30, U71_30)
U73_30= NAND(U46_30, U48_30)

OVERFLW_REG_32 = BUF(U34_31)
STATO_REG_2__32 = BUF(U45_31)
STATO_REG_1__32 = BUF(U36_31)
STATO_REG_0__32 = BUF(U35_31)
OUTP_REG_32 = BUF(U44_31)





U34_31= AND(STATO_REG_1__31, U38_31, STATO_REG_0__31)
U35_31= NAND(U68_31, U67_31, U66_31, U65_31)
U36_31= NAND(U57_31, U55_31, U56_31)
U37_31= OR(LINE2_31, LINE1_31)
U38_31= NOT(STATO_REG_2__31)
U39_31= NOT(STATO_REG_1__31)
U40_31= NOT(LINE2_31)
U41_31= NOT(LINE1_31)
U42_31= NOT(STATO_REG_0__31)
U43_31= NAND(STATO_REG_1__31, U42_31)
U44_31= NAND(U73_31, U72_31)
U45_31= NAND(U60_31, U59_31)
U46_31= NAND(U70_31, U69_31)
U47_31= NAND(LINE1_31, LINE2_31)
U48_31= NAND(STATO_REG_2__31, U43_31)
U49_31= NOT(U37_31)
U50_31= NAND(U49_31, U42_31)
U51_31= NOT(U47_31)
U52_31= NOT(U43_31)
U53_31= NAND(U47_31, U43_31)
U54_31= NAND(STATO_REG_2__31, U47_31)
U55_31= NAND(STATO_REG_0__31, U39_31, U47_31)
U56_31= NAND(U52_31, U54_31)
U57_31= NAND(U62_31, U61_31, STATO_REG_2__31)
U58_31= NOT(U48_31)
U59_31= NAND(U53_31, U38_31)
U60_31= NAND(U50_31, U39_31, STATO_REG_2__31)
U61_31= NAND(STATO_REG_1__31, U49_31)
U62_31= NAND(U37_31, U42_31)
U63_31= NAND(STATO_REG_0__31, U47_31)
U64_31= NAND(U51_31, U42_31)
U65_31= NAND(U64_31, U63_31, U39_31, U38_31)
U66_31= NAND(U43_31, U37_31, STATO_REG_2__31)
U67_31= NAND(U34_31, U47_31)
U68_31= NAND(U51_31, U52_31)
U69_31= NAND(LINE1_31, U40_31)
U70_31= NAND(LINE2_31, U41_31)
U71_31= NOT(U46_31)
U72_31= NAND(U58_31, U71_31)
U73_31= NAND(U46_31, U48_31)

OVERFLW_REG_33 = BUF(U34_32)
STATO_REG_2__33 = BUF(U45_32)
STATO_REG_1__33 = BUF(U36_32)
STATO_REG_0__33 = BUF(U35_32)
OUTP_REG_33 = BUF(U44_32)





U34_32= AND(STATO_REG_1__32, U38_32, STATO_REG_0__32)
U35_32= NAND(U68_32, U67_32, U66_32, U65_32)
U36_32= NAND(U57_32, U55_32, U56_32)
U37_32= OR(LINE2_32, LINE1_32)
U38_32= NOT(STATO_REG_2__32)
U39_32= NOT(STATO_REG_1__32)
U40_32= NOT(LINE2_32)
U41_32= NOT(LINE1_32)
U42_32= NOT(STATO_REG_0__32)
U43_32= NAND(STATO_REG_1__32, U42_32)
U44_32= NAND(U73_32, U72_32)
U45_32= NAND(U60_32, U59_32)
U46_32= NAND(U70_32, U69_32)
U47_32= NAND(LINE1_32, LINE2_32)
U48_32= NAND(STATO_REG_2__32, U43_32)
U49_32= NOT(U37_32)
U50_32= NAND(U49_32, U42_32)
U51_32= NOT(U47_32)
U52_32= NOT(U43_32)
U53_32= NAND(U47_32, U43_32)
U54_32= NAND(STATO_REG_2__32, U47_32)
U55_32= NAND(STATO_REG_0__32, U39_32, U47_32)
U56_32= NAND(U52_32, U54_32)
U57_32= NAND(U62_32, U61_32, STATO_REG_2__32)
U58_32= NOT(U48_32)
U59_32= NAND(U53_32, U38_32)
U60_32= NAND(U50_32, U39_32, STATO_REG_2__32)
U61_32= NAND(STATO_REG_1__32, U49_32)
U62_32= NAND(U37_32, U42_32)
U63_32= NAND(STATO_REG_0__32, U47_32)
U64_32= NAND(U51_32, U42_32)
U65_32= NAND(U64_32, U63_32, U39_32, U38_32)
U66_32= NAND(U43_32, U37_32, STATO_REG_2__32)
U67_32= NAND(U34_32, U47_32)
U68_32= NAND(U51_32, U52_32)
U69_32= NAND(LINE1_32, U40_32)
U70_32= NAND(LINE2_32, U41_32)
U71_32= NOT(U46_32)
U72_32= NAND(U58_32, U71_32)
U73_32= NAND(U46_32, U48_32)

OVERFLW_REG_34 = BUF(U34_33)
STATO_REG_2__34 = BUF(U45_33)
STATO_REG_1__34 = BUF(U36_33)
STATO_REG_0__34 = BUF(U35_33)
OUTP_REG_34 = BUF(U44_33)





U34_33= AND(STATO_REG_1__33, U38_33, STATO_REG_0__33)
U35_33= NAND(U68_33, U67_33, U66_33, U65_33)
U36_33= NAND(U57_33, U55_33, U56_33)
U37_33= OR(LINE2_33, LINE1_33)
U38_33= NOT(STATO_REG_2__33)
U39_33= NOT(STATO_REG_1__33)
U40_33= NOT(LINE2_33)
U41_33= NOT(LINE1_33)
U42_33= NOT(STATO_REG_0__33)
U43_33= NAND(STATO_REG_1__33, U42_33)
U44_33= NAND(U73_33, U72_33)
U45_33= NAND(U60_33, U59_33)
U46_33= NAND(U70_33, U69_33)
U47_33= NAND(LINE1_33, LINE2_33)
U48_33= NAND(STATO_REG_2__33, U43_33)
U49_33= NOT(U37_33)
U50_33= NAND(U49_33, U42_33)
U51_33= NOT(U47_33)
U52_33= NOT(U43_33)
U53_33= NAND(U47_33, U43_33)
U54_33= NAND(STATO_REG_2__33, U47_33)
U55_33= NAND(STATO_REG_0__33, U39_33, U47_33)
U56_33= NAND(U52_33, U54_33)
U57_33= NAND(U62_33, U61_33, STATO_REG_2__33)
U58_33= NOT(U48_33)
U59_33= NAND(U53_33, U38_33)
U60_33= NAND(U50_33, U39_33, STATO_REG_2__33)
U61_33= NAND(STATO_REG_1__33, U49_33)
U62_33= NAND(U37_33, U42_33)
U63_33= NAND(STATO_REG_0__33, U47_33)
U64_33= NAND(U51_33, U42_33)
U65_33= NAND(U64_33, U63_33, U39_33, U38_33)
U66_33= NAND(U43_33, U37_33, STATO_REG_2__33)
U67_33= NAND(U34_33, U47_33)
U68_33= NAND(U51_33, U52_33)
U69_33= NAND(LINE1_33, U40_33)
U70_33= NAND(LINE2_33, U41_33)
U71_33= NOT(U46_33)
U72_33= NAND(U58_33, U71_33)
U73_33= NAND(U46_33, U48_33)

OVERFLW_REG_35 = BUF(U34_34)
STATO_REG_2__35 = BUF(U45_34)
STATO_REG_1__35 = BUF(U36_34)
STATO_REG_0__35 = BUF(U35_34)
OUTP_REG_35 = BUF(U44_34)





U34_34= AND(STATO_REG_1__34, U38_34, STATO_REG_0__34)
U35_34= NAND(U68_34, U67_34, U66_34, U65_34)
U36_34= NAND(U57_34, U55_34, U56_34)
U37_34= OR(LINE2_34, LINE1_34)
U38_34= NOT(STATO_REG_2__34)
U39_34= NOT(STATO_REG_1__34)
U40_34= NOT(LINE2_34)
U41_34= NOT(LINE1_34)
U42_34= NOT(STATO_REG_0__34)
U43_34= NAND(STATO_REG_1__34, U42_34)
U44_34= NAND(U73_34, U72_34)
U45_34= NAND(U60_34, U59_34)
U46_34= NAND(U70_34, U69_34)
U47_34= NAND(LINE1_34, LINE2_34)
U48_34= NAND(STATO_REG_2__34, U43_34)
U49_34= NOT(U37_34)
U50_34= NAND(U49_34, U42_34)
U51_34= NOT(U47_34)
U52_34= NOT(U43_34)
U53_34= NAND(U47_34, U43_34)
U54_34= NAND(STATO_REG_2__34, U47_34)
U55_34= NAND(STATO_REG_0__34, U39_34, U47_34)
U56_34= NAND(U52_34, U54_34)
U57_34= NAND(U62_34, U61_34, STATO_REG_2__34)
U58_34= NOT(U48_34)
U59_34= NAND(U53_34, U38_34)
U60_34= NAND(U50_34, U39_34, STATO_REG_2__34)
U61_34= NAND(STATO_REG_1__34, U49_34)
U62_34= NAND(U37_34, U42_34)
U63_34= NAND(STATO_REG_0__34, U47_34)
U64_34= NAND(U51_34, U42_34)
U65_34= NAND(U64_34, U63_34, U39_34, U38_34)
U66_34= NAND(U43_34, U37_34, STATO_REG_2__34)
U67_34= NAND(U34_34, U47_34)
U68_34= NAND(U51_34, U52_34)
U69_34= NAND(LINE1_34, U40_34)
U70_34= NAND(LINE2_34, U41_34)
U71_34= NOT(U46_34)
U72_34= NAND(U58_34, U71_34)
U73_34= NAND(U46_34, U48_34)

OVERFLW_REG_36 = BUF(U34_35)
STATO_REG_2__36 = BUF(U45_35)
STATO_REG_1__36 = BUF(U36_35)
STATO_REG_0__36 = BUF(U35_35)
OUTP_REG_36 = BUF(U44_35)





U34_35= AND(STATO_REG_1__35, U38_35, STATO_REG_0__35)
U35_35= NAND(U68_35, U67_35, U66_35, U65_35)
U36_35= NAND(U57_35, U55_35, U56_35)
U37_35= OR(LINE2_35, LINE1_35)
U38_35= NOT(STATO_REG_2__35)
U39_35= NOT(STATO_REG_1__35)
U40_35= NOT(LINE2_35)
U41_35= NOT(LINE1_35)
U42_35= NOT(STATO_REG_0__35)
U43_35= NAND(STATO_REG_1__35, U42_35)
U44_35= NAND(U73_35, U72_35)
U45_35= NAND(U60_35, U59_35)
U46_35= NAND(U70_35, U69_35)
U47_35= NAND(LINE1_35, LINE2_35)
U48_35= NAND(STATO_REG_2__35, U43_35)
U49_35= NOT(U37_35)
U50_35= NAND(U49_35, U42_35)
U51_35= NOT(U47_35)
U52_35= NOT(U43_35)
U53_35= NAND(U47_35, U43_35)
U54_35= NAND(STATO_REG_2__35, U47_35)
U55_35= NAND(STATO_REG_0__35, U39_35, U47_35)
U56_35= NAND(U52_35, U54_35)
U57_35= NAND(U62_35, U61_35, STATO_REG_2__35)
U58_35= NOT(U48_35)
U59_35= NAND(U53_35, U38_35)
U60_35= NAND(U50_35, U39_35, STATO_REG_2__35)
U61_35= NAND(STATO_REG_1__35, U49_35)
U62_35= NAND(U37_35, U42_35)
U63_35= NAND(STATO_REG_0__35, U47_35)
U64_35= NAND(U51_35, U42_35)
U65_35= NAND(U64_35, U63_35, U39_35, U38_35)
U66_35= NAND(U43_35, U37_35, STATO_REG_2__35)
U67_35= NAND(U34_35, U47_35)
U68_35= NAND(U51_35, U52_35)
U69_35= NAND(LINE1_35, U40_35)
U70_35= NAND(LINE2_35, U41_35)
U71_35= NOT(U46_35)
U72_35= NAND(U58_35, U71_35)
U73_35= NAND(U46_35, U48_35)

OVERFLW_REG_37 = BUF(U34_36)
STATO_REG_2__37 = BUF(U45_36)
STATO_REG_1__37 = BUF(U36_36)
STATO_REG_0__37 = BUF(U35_36)
OUTP_REG_37 = BUF(U44_36)





U34_36= AND(STATO_REG_1__36, U38_36, STATO_REG_0__36)
U35_36= NAND(U68_36, U67_36, U66_36, U65_36)
U36_36= NAND(U57_36, U55_36, U56_36)
U37_36= OR(LINE2_36, LINE1_36)
U38_36= NOT(STATO_REG_2__36)
U39_36= NOT(STATO_REG_1__36)
U40_36= NOT(LINE2_36)
U41_36= NOT(LINE1_36)
U42_36= NOT(STATO_REG_0__36)
U43_36= NAND(STATO_REG_1__36, U42_36)
U44_36= NAND(U73_36, U72_36)
U45_36= NAND(U60_36, U59_36)
U46_36= NAND(U70_36, U69_36)
U47_36= NAND(LINE1_36, LINE2_36)
U48_36= NAND(STATO_REG_2__36, U43_36)
U49_36= NOT(U37_36)
U50_36= NAND(U49_36, U42_36)
U51_36= NOT(U47_36)
U52_36= NOT(U43_36)
U53_36= NAND(U47_36, U43_36)
U54_36= NAND(STATO_REG_2__36, U47_36)
U55_36= NAND(STATO_REG_0__36, U39_36, U47_36)
U56_36= NAND(U52_36, U54_36)
U57_36= NAND(U62_36, U61_36, STATO_REG_2__36)
U58_36= NOT(U48_36)
U59_36= NAND(U53_36, U38_36)
U60_36= NAND(U50_36, U39_36, STATO_REG_2__36)
U61_36= NAND(STATO_REG_1__36, U49_36)
U62_36= NAND(U37_36, U42_36)
U63_36= NAND(STATO_REG_0__36, U47_36)
U64_36= NAND(U51_36, U42_36)
U65_36= NAND(U64_36, U63_36, U39_36, U38_36)
U66_36= NAND(U43_36, U37_36, STATO_REG_2__36)
U67_36= NAND(U34_36, U47_36)
U68_36= NAND(U51_36, U52_36)
U69_36= NAND(LINE1_36, U40_36)
U70_36= NAND(LINE2_36, U41_36)
U71_36= NOT(U46_36)
U72_36= NAND(U58_36, U71_36)
U73_36= NAND(U46_36, U48_36)

OVERFLW_REG_38 = BUF(U34_37)
STATO_REG_2__38 = BUF(U45_37)
STATO_REG_1__38 = BUF(U36_37)
STATO_REG_0__38 = BUF(U35_37)
OUTP_REG_38 = BUF(U44_37)





U34_37= AND(STATO_REG_1__37, U38_37, STATO_REG_0__37)
U35_37= NAND(U68_37, U67_37, U66_37, U65_37)
U36_37= NAND(U57_37, U55_37, U56_37)
U37_37= OR(LINE2_37, LINE1_37)
U38_37= NOT(STATO_REG_2__37)
U39_37= NOT(STATO_REG_1__37)
U40_37= NOT(LINE2_37)
U41_37= NOT(LINE1_37)
U42_37= NOT(STATO_REG_0__37)
U43_37= NAND(STATO_REG_1__37, U42_37)
U44_37= NAND(U73_37, U72_37)
U45_37= NAND(U60_37, U59_37)
U46_37= NAND(U70_37, U69_37)
U47_37= NAND(LINE1_37, LINE2_37)
U48_37= NAND(STATO_REG_2__37, U43_37)
U49_37= NOT(U37_37)
U50_37= NAND(U49_37, U42_37)
U51_37= NOT(U47_37)
U52_37= NOT(U43_37)
U53_37= NAND(U47_37, U43_37)
U54_37= NAND(STATO_REG_2__37, U47_37)
U55_37= NAND(STATO_REG_0__37, U39_37, U47_37)
U56_37= NAND(U52_37, U54_37)
U57_37= NAND(U62_37, U61_37, STATO_REG_2__37)
U58_37= NOT(U48_37)
U59_37= NAND(U53_37, U38_37)
U60_37= NAND(U50_37, U39_37, STATO_REG_2__37)
U61_37= NAND(STATO_REG_1__37, U49_37)
U62_37= NAND(U37_37, U42_37)
U63_37= NAND(STATO_REG_0__37, U47_37)
U64_37= NAND(U51_37, U42_37)
U65_37= NAND(U64_37, U63_37, U39_37, U38_37)
U66_37= NAND(U43_37, U37_37, STATO_REG_2__37)
U67_37= NAND(U34_37, U47_37)
U68_37= NAND(U51_37, U52_37)
U69_37= NAND(LINE1_37, U40_37)
U70_37= NAND(LINE2_37, U41_37)
U71_37= NOT(U46_37)
U72_37= NAND(U58_37, U71_37)
U73_37= NAND(U46_37, U48_37)

OVERFLW_REG_39 = BUF(U34_38)
STATO_REG_2__39 = BUF(U45_38)
STATO_REG_1__39 = BUF(U36_38)
STATO_REG_0__39 = BUF(U35_38)
OUTP_REG_39 = BUF(U44_38)





U34_38= AND(STATO_REG_1__38, U38_38, STATO_REG_0__38)
U35_38= NAND(U68_38, U67_38, U66_38, U65_38)
U36_38= NAND(U57_38, U55_38, U56_38)
U37_38= OR(LINE2_38, LINE1_38)
U38_38= NOT(STATO_REG_2__38)
U39_38= NOT(STATO_REG_1__38)
U40_38= NOT(LINE2_38)
U41_38= NOT(LINE1_38)
U42_38= NOT(STATO_REG_0__38)
U43_38= NAND(STATO_REG_1__38, U42_38)
U44_38= NAND(U73_38, U72_38)
U45_38= NAND(U60_38, U59_38)
U46_38= NAND(U70_38, U69_38)
U47_38= NAND(LINE1_38, LINE2_38)
U48_38= NAND(STATO_REG_2__38, U43_38)
U49_38= NOT(U37_38)
U50_38= NAND(U49_38, U42_38)
U51_38= NOT(U47_38)
U52_38= NOT(U43_38)
U53_38= NAND(U47_38, U43_38)
U54_38= NAND(STATO_REG_2__38, U47_38)
U55_38= NAND(STATO_REG_0__38, U39_38, U47_38)
U56_38= NAND(U52_38, U54_38)
U57_38= NAND(U62_38, U61_38, STATO_REG_2__38)
U58_38= NOT(U48_38)
U59_38= NAND(U53_38, U38_38)
U60_38= NAND(U50_38, U39_38, STATO_REG_2__38)
U61_38= NAND(STATO_REG_1__38, U49_38)
U62_38= NAND(U37_38, U42_38)
U63_38= NAND(STATO_REG_0__38, U47_38)
U64_38= NAND(U51_38, U42_38)
U65_38= NAND(U64_38, U63_38, U39_38, U38_38)
U66_38= NAND(U43_38, U37_38, STATO_REG_2__38)
U67_38= NAND(U34_38, U47_38)
U68_38= NAND(U51_38, U52_38)
U69_38= NAND(LINE1_38, U40_38)
U70_38= NAND(LINE2_38, U41_38)
U71_38= NOT(U46_38)
U72_38= NAND(U58_38, U71_38)
U73_38= NAND(U46_38, U48_38)

OVERFLW_REG_40 = BUF(U34_39)
STATO_REG_2__40 = BUF(U45_39)
STATO_REG_1__40 = BUF(U36_39)
STATO_REG_0__40 = BUF(U35_39)
OUTP_REG_40 = BUF(U44_39)





U34_39= AND(STATO_REG_1__39, U38_39, STATO_REG_0__39)
U35_39= NAND(U68_39, U67_39, U66_39, U65_39)
U36_39= NAND(U57_39, U55_39, U56_39)
U37_39= OR(LINE2_39, LINE1_39)
U38_39= NOT(STATO_REG_2__39)
U39_39= NOT(STATO_REG_1__39)
U40_39= NOT(LINE2_39)
U41_39= NOT(LINE1_39)
U42_39= NOT(STATO_REG_0__39)
U43_39= NAND(STATO_REG_1__39, U42_39)
U44_39= NAND(U73_39, U72_39)
U45_39= NAND(U60_39, U59_39)
U46_39= NAND(U70_39, U69_39)
U47_39= NAND(LINE1_39, LINE2_39)
U48_39= NAND(STATO_REG_2__39, U43_39)
U49_39= NOT(U37_39)
U50_39= NAND(U49_39, U42_39)
U51_39= NOT(U47_39)
U52_39= NOT(U43_39)
U53_39= NAND(U47_39, U43_39)
U54_39= NAND(STATO_REG_2__39, U47_39)
U55_39= NAND(STATO_REG_0__39, U39_39, U47_39)
U56_39= NAND(U52_39, U54_39)
U57_39= NAND(U62_39, U61_39, STATO_REG_2__39)
U58_39= NOT(U48_39)
U59_39= NAND(U53_39, U38_39)
U60_39= NAND(U50_39, U39_39, STATO_REG_2__39)
U61_39= NAND(STATO_REG_1__39, U49_39)
U62_39= NAND(U37_39, U42_39)
U63_39= NAND(STATO_REG_0__39, U47_39)
U64_39= NAND(U51_39, U42_39)
U65_39= NAND(U64_39, U63_39, U39_39, U38_39)
U66_39= NAND(U43_39, U37_39, STATO_REG_2__39)
U67_39= NAND(U34_39, U47_39)
U68_39= NAND(U51_39, U52_39)
U69_39= NAND(LINE1_39, U40_39)
U70_39= NAND(LINE2_39, U41_39)
U71_39= NOT(U46_39)
U72_39= NAND(U58_39, U71_39)
U73_39= NAND(U46_39, U48_39)

OVERFLW_REG_41 = BUF(U34_40)
STATO_REG_2__41 = BUF(U45_40)
STATO_REG_1__41 = BUF(U36_40)
STATO_REG_0__41 = BUF(U35_40)
OUTP_REG_41 = BUF(U44_40)





U34_40= AND(STATO_REG_1__40, U38_40, STATO_REG_0__40)
U35_40= NAND(U68_40, U67_40, U66_40, U65_40)
U36_40= NAND(U57_40, U55_40, U56_40)
U37_40= OR(LINE2_40, LINE1_40)
U38_40= NOT(STATO_REG_2__40)
U39_40= NOT(STATO_REG_1__40)
U40_40= NOT(LINE2_40)
U41_40= NOT(LINE1_40)
U42_40= NOT(STATO_REG_0__40)
U43_40= NAND(STATO_REG_1__40, U42_40)
U44_40= NAND(U73_40, U72_40)
U45_40= NAND(U60_40, U59_40)
U46_40= NAND(U70_40, U69_40)
U47_40= NAND(LINE1_40, LINE2_40)
U48_40= NAND(STATO_REG_2__40, U43_40)
U49_40= NOT(U37_40)
U50_40= NAND(U49_40, U42_40)
U51_40= NOT(U47_40)
U52_40= NOT(U43_40)
U53_40= NAND(U47_40, U43_40)
U54_40= NAND(STATO_REG_2__40, U47_40)
U55_40= NAND(STATO_REG_0__40, U39_40, U47_40)
U56_40= NAND(U52_40, U54_40)
U57_40= NAND(U62_40, U61_40, STATO_REG_2__40)
U58_40= NOT(U48_40)
U59_40= NAND(U53_40, U38_40)
U60_40= NAND(U50_40, U39_40, STATO_REG_2__40)
U61_40= NAND(STATO_REG_1__40, U49_40)
U62_40= NAND(U37_40, U42_40)
U63_40= NAND(STATO_REG_0__40, U47_40)
U64_40= NAND(U51_40, U42_40)
U65_40= NAND(U64_40, U63_40, U39_40, U38_40)
U66_40= NAND(U43_40, U37_40, STATO_REG_2__40)
U67_40= NAND(U34_40, U47_40)
U68_40= NAND(U51_40, U52_40)
U69_40= NAND(LINE1_40, U40_40)
U70_40= NAND(LINE2_40, U41_40)
U71_40= NOT(U46_40)
U72_40= NAND(U58_40, U71_40)
U73_40= NAND(U46_40, U48_40)


#Input encryption logic for OVERFLW_REG
OVERFLW_REG_1enc = XOR(OVERFLW_REG_1, keyinput0)

#Output encryption logic for U34
U34_40$enc_0 = XOR(U34_40, keyinput0)
U34_40$enc_1 = XOR(U34_40$enc_0, keyinput1)
U34_40$enc_2 = XOR(U34_40$enc_1, keyinput2)
U34_40$enc_3 = XOR(U34_40$enc_2, keyinput3)
U34_40$enc = XOR(U34_40$enc_3, keyinput4)


#Input encryption logic for STATO_REG_2_
STATO_REG_2__1enc_0 = XOR(STATO_REG_2__1, keyinput0)
STATO_REG_2__1enc = XOR(STATO_REG_2__1enc_0, keyinput1)

#Output encryption logic for U45
U45_40$enc_0 = XOR(U45_40, keyinput1)
U45_40$enc_1 = XOR(U45_40$enc_0, keyinput2)
U45_40$enc_2 = XOR(U45_40$enc_1, keyinput3)
U45_40$enc = XOR(U45_40$enc_2, keyinput4)


#Input encryption logic for STATO_REG_1_
STATO_REG_1__1enc_0 = XOR(STATO_REG_1__1, keyinput0)
STATO_REG_1__1enc_1 = XOR(STATO_REG_1__1enc_0, keyinput1)
STATO_REG_1__1enc = XOR(STATO_REG_1__1enc_1, keyinput2)

#Output encryption logic for U36
U36_40$enc_0 = XOR(U36_40, keyinput2)
U36_40$enc_1 = XOR(U36_40$enc_0, keyinput3)
U36_40$enc = XOR(U36_40$enc_1, keyinput4)


#Input encryption logic for STATO_REG_0_
STATO_REG_0__1enc_0 = XOR(STATO_REG_0__1, keyinput0)
STATO_REG_0__1enc_1 = XOR(STATO_REG_0__1enc_0, keyinput1)
STATO_REG_0__1enc_2 = XOR(STATO_REG_0__1enc_1, keyinput2)
STATO_REG_0__1enc = XOR(STATO_REG_0__1enc_2, keyinput3)

#Output encryption logic for U35
U35_40$enc_0 = XOR(U35_40, keyinput3)
U35_40$enc = XOR(U35_40$enc_0, keyinput4)


#Input encryption logic for OUTP_REG
OUTP_REG_1enc_0 = XOR(OUTP_REG_1, keyinput0)
OUTP_REG_1enc_1 = XOR(OUTP_REG_1enc_0, keyinput1)
OUTP_REG_1enc_2 = XOR(OUTP_REG_1enc_1, keyinput2)
OUTP_REG_1enc_3 = XOR(OUTP_REG_1enc_2, keyinput3)
OUTP_REG_1enc = XOR(OUTP_REG_1enc_3, keyinput4)

#Output encryption logic for U44
U44_40$enc = XOR(U44_40, keyinput4)

