$date
	Thu May  4 00:22:35 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ALU_tb $end
$var wire 1 ! zero $end
$var wire 32 " result [31:0] $end
$var wire 1 # neg $end
$var reg 4 $ ctl [3:0] $end
$var reg 32 % op1 [31:0] $end
$var reg 32 & op2 [31:0] $end
$scope module alu $end
$var wire 4 ' i_ALUControl [3:0] $end
$var wire 32 ( i_operand1 [31:0] $end
$var wire 32 ) i_operand2 [31:0] $end
$var reg 1 # o_neg $end
$var reg 32 * o_result [31:0] $end
$var reg 1 ! o_zero $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 *
b1010101010101010101010101010101 )
b10101010101010101010101010101010 (
b0 '
b1010101010101010101010101010101 &
b10101010101010101010101010101010 %
b0 $
0#
b0 "
1!
$end
#10
0!
b11111111111111111111111111111111 "
b11111111111111111111111111111111 *
b1 $
b1 '
#20
b11110 "
b11110 *
b10 $
b10 '
b10100 &
b10100 )
b1010 %
b1010 (
#30
b11111111111111111111111111111111 "
b11111111111111111111111111111111 *
b11 $
b11 '
b1010101010101010101010101010101 &
b1010101010101010101010101010101 )
b10101010101010101010101010101010 %
b10101010101010101010101010101010 (
#40
b1010 "
b1010 *
b110 $
b110 '
b1010 &
b1010 )
b10100 %
b10100 (
#50
b10000 "
b10000 *
b1000 $
b1000 '
b100 &
b100 )
b1 %
b1 (
#60
b100000000000 "
b100000000000 *
b1001 $
b1001 '
b1000000000000000 %
b1000000000000000 (
#70
b1111111111111111111111111111000 "
b1111111111111111111111111111000 *
b1010 $
b1010 '
b1 &
b1 )
b11111111111111111111111111110000 %
b11111111111111111111111111110000 (
#80
