\hypertarget{registers_8h}{}\doxysection{Utilities/registers.h File Reference}
\label{registers_8h}\index{Utilities/registers.h@{Utilities/registers.h}}


Macros defines of DIOs, Timer/\+Counter0, and External Interrupts registers.  


{\ttfamily \#include \char`\"{}types.\+h\char`\"{}}\newline
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{registers_8h_a7c8a7f98a98d8cb125dd57a66720ab30}\label{registers_8h_a7c8a7f98a98d8cb125dd57a66720ab30}} 
\#define {\bfseries PORTA}~$\ast$((volatile uint8\+\_\+t $\ast$)0x3B) /$\ast$ 8-\/bit register $\ast$/
\item 
\mbox{\Hypertarget{registers_8h_ada011c5bf95ab91774eee5c29b45fd06}\label{registers_8h_ada011c5bf95ab91774eee5c29b45fd06}} 
\#define {\bfseries DDRA}~$\ast$((volatile uint8\+\_\+t $\ast$)0x3A) /$\ast$ 8-\/bit register $\ast$/
\item 
\mbox{\Hypertarget{registers_8h_aa5b59706bf235bbd1936ae801f125507}\label{registers_8h_aa5b59706bf235bbd1936ae801f125507}} 
\#define {\bfseries PINA}~$\ast$((volatile uint8\+\_\+t $\ast$)0x39) /$\ast$ 8-\/bit register $\ast$/
\item 
\mbox{\Hypertarget{registers_8h_a09a0c85cd3da09d9cdf63a5ac4c39f77}\label{registers_8h_a09a0c85cd3da09d9cdf63a5ac4c39f77}} 
\#define {\bfseries PORTB}~$\ast$((volatile uint8\+\_\+t $\ast$)0x38) /$\ast$ 8-\/bit register $\ast$/
\item 
\mbox{\Hypertarget{registers_8h_a924a54df722121bc98383bdec5ae1898}\label{registers_8h_a924a54df722121bc98383bdec5ae1898}} 
\#define {\bfseries DDRB}~$\ast$((volatile uint8\+\_\+t $\ast$)0x37) /$\ast$ 8-\/bit register $\ast$/
\item 
\mbox{\Hypertarget{registers_8h_a49f0e8289e962c02128f24b94d7aea7c}\label{registers_8h_a49f0e8289e962c02128f24b94d7aea7c}} 
\#define {\bfseries PINB}~$\ast$((volatile uint8\+\_\+t $\ast$)0x36) /$\ast$ 8-\/bit register $\ast$/
\item 
\mbox{\Hypertarget{registers_8h_a68fea88642279a70246e026e7221b0a5}\label{registers_8h_a68fea88642279a70246e026e7221b0a5}} 
\#define {\bfseries PORTC}~$\ast$((volatile uint8\+\_\+t $\ast$)0x35) /$\ast$ 8-\/bit register $\ast$/
\item 
\mbox{\Hypertarget{registers_8h_a13004c90aa4b54f1bc3fbd25ad3fd645}\label{registers_8h_a13004c90aa4b54f1bc3fbd25ad3fd645}} 
\#define {\bfseries DDRC}~$\ast$((volatile uint8\+\_\+t $\ast$)0x34) /$\ast$ 8-\/bit register $\ast$/
\item 
\mbox{\Hypertarget{registers_8h_a0545e73dc7ae14b1f62293c1feba3983}\label{registers_8h_a0545e73dc7ae14b1f62293c1feba3983}} 
\#define {\bfseries PINC}~$\ast$((volatile uint8\+\_\+t $\ast$)0x33) /$\ast$ 8-\/bit register $\ast$/
\item 
\mbox{\Hypertarget{registers_8h_a3e6a2517db4f9cb7c9037adf0aefe79b}\label{registers_8h_a3e6a2517db4f9cb7c9037adf0aefe79b}} 
\#define {\bfseries PORTD}~$\ast$((volatile uint8\+\_\+t $\ast$)0x32) /$\ast$ 8-\/bit register $\ast$/
\item 
\mbox{\Hypertarget{registers_8h_ae24189eeb3ce4bccd97d46e88f494e0a}\label{registers_8h_ae24189eeb3ce4bccd97d46e88f494e0a}} 
\#define {\bfseries DDRD}~$\ast$((volatile uint8\+\_\+t $\ast$)0x31) /$\ast$ 8-\/bit register $\ast$/
\item 
\mbox{\Hypertarget{registers_8h_a50997bc44119b844ceaab463c564bfb7}\label{registers_8h_a50997bc44119b844ceaab463c564bfb7}} 
\#define {\bfseries PIND}~$\ast$((volatile uint8\+\_\+t $\ast$)0x30) /$\ast$ 8-\/bit register $\ast$/
\item 
\mbox{\Hypertarget{registers_8h_a0df03483d490aca1a62540889fe14be4}\label{registers_8h_a0df03483d490aca1a62540889fe14be4}} 
\#define {\bfseries TCCR0}~$\ast$((volatile uint8\+\_\+t $\ast$)0x53) /$\ast$ 8-\/bit register $\ast$/
\item 
\mbox{\Hypertarget{registers_8h_a1eef2c2d5220a80989476157c04fb1aa}\label{registers_8h_a1eef2c2d5220a80989476157c04fb1aa}} 
\#define {\bfseries TCNT0}~$\ast$((volatile uint8\+\_\+t $\ast$)0x52) /$\ast$ 8-\/bit register $\ast$/
\item 
\mbox{\Hypertarget{registers_8h_a62a88f276045b4f7cc16a8c11bb6a34a}\label{registers_8h_a62a88f276045b4f7cc16a8c11bb6a34a}} 
\#define {\bfseries TIFR}~$\ast$((volatile uint8\+\_\+t $\ast$)0x58) /$\ast$ 8-\/bit register $\ast$/
\item 
\mbox{\Hypertarget{registers_8h_a0a8360d257cc05b3b2039a2c37ac71d1}\label{registers_8h_a0a8360d257cc05b3b2039a2c37ac71d1}} 
\#define {\bfseries OCR0}~$\ast$((volatile uint8\+\_\+t $\ast$)0x5C) /$\ast$ 8-\/bit register $\ast$/
\item 
\mbox{\Hypertarget{registers_8h_afe70374b69bd639778cb1fd507169c07}\label{registers_8h_afe70374b69bd639778cb1fd507169c07}} 
\#define {\bfseries TIMSK}~$\ast$((volatile uint8\+\_\+t $\ast$)0x59) /$\ast$ 8-\/bit register $\ast$/
\item 
\mbox{\Hypertarget{registers_8h_a1b5659537a1ba3f880a6e6cc6163d2cb}\label{registers_8h_a1b5659537a1ba3f880a6e6cc6163d2cb}} 
\#define {\bfseries MCUCR}~$\ast$((volatile uint8\+\_\+t $\ast$)0x55) /$\ast$ 8-\/bit register $\ast$/
\item 
\mbox{\Hypertarget{registers_8h_ab3032d9b747c08638c2a7ea0633c05e2}\label{registers_8h_ab3032d9b747c08638c2a7ea0633c05e2}} 
\#define {\bfseries MCUCSR}~$\ast$((volatile uint8\+\_\+t $\ast$)0x54) /$\ast$ 8-\/bit register $\ast$/
\item 
\mbox{\Hypertarget{registers_8h_a3e35f0f5ebfa96f116683e03fdd2d28e}\label{registers_8h_a3e35f0f5ebfa96f116683e03fdd2d28e}} 
\#define {\bfseries GICR}~$\ast$((volatile uint8\+\_\+t $\ast$)0x5B) /$\ast$ 8-\/bit register $\ast$/
\item 
\mbox{\Hypertarget{registers_8h_ad9dd0adb0671ca21dcabb1d0cf0afff5}\label{registers_8h_ad9dd0adb0671ca21dcabb1d0cf0afff5}} 
\#define {\bfseries GIFR}~$\ast$((volatile uint8\+\_\+t $\ast$)0x5A) /$\ast$ 8-\/bit register $\ast$/
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Macros defines of DIOs, Timer/\+Counter0, and External Interrupts registers. 

\begin{DoxyAuthor}{Author}
Khaled Abdulaziz 
\end{DoxyAuthor}
\begin{DoxyVersion}{Version}
1.\+00 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
14/9/2022 
\end{DoxyDate}
