INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/sources_1/ip/ins_mem/sim/ins_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ins_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/sources_1/ip/dat_mem/sim/dat_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dat_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz_0_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/sources_1/new/flop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flop
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/sources_1/new/flopen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/sources_1/new/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/sources_1/new/memorycontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memorycontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/sources_1/new/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/sources_1/new/computer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module computer
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/mySim/new/computer_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module computer_t
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/mySim/new/memorycontrol_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memorycontrol_t
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/mySim/new/sim_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/mySim/new/datapath_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath_t
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/mySim/new/tests.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tests
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/mySim/new/flop_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flop_t
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/mySim/new/mux_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_t
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/mySim/new/alu_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_t
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/mySim/new/regfile_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_t
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR.srcs/mySim/imports/pingpong2/pingpong2.srcs/sim_1/new/controller_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_test
