# AIX2025

## Mid (3.28)
### - Software : Do quantization (Find a set of input and weight multipliers)
### - Implement an accelerator engine
### - Do RTL simulation for the three first CONV layers

## Final (5.16)
### - Complete the design for an accelerator engine
* Compare the output from the hardware simulation and the software
### - Do FPGA implementation
* Pack an IP and integrate it into the system
* Synthesize the top system
### - Verify the design on the board (Output, Speed)

## Useful Links
* YOLO : https://www.notion.so/aix2024tutorial02/02-YOLO-network-AIX-tutorial-3b4314c624bf4007a4268df33b0d6b82
* Quantization : https://www.notion.so/aix2024tutorial02/03-Quantization-AIX-tutorial-5a03d7366197428cbf1454e4be97057c
* HDLbits (Verilog Practice) : https://hdlbits.01xz.net
