
IO_Tile_0_25



LogicTile_1_25



LogicTile_2_25



LogicTile_3_25



LogicTile_4_25



LogicTile_5_25



LogicTile_6_25



LogicTile_7_25



RAM_Tile_8_25



LogicTile_9_25



LogicTile_10_25



LogicTile_11_25



LogicTile_12_25



LogicTile_13_25



LogicTile_14_25



LogicTile_15_25



LogicTile_16_25



LogicTile_17_25



LogicTile_18_25



LogicTile_19_25



LogicTile_20_25



LogicTile_21_25



LogicTile_22_25



LogicTile_23_25



LogicTile_24_25



RAM_Tile_25_25



LogicTile_26_25



LogicTile_27_25



LogicTile_28_25



LogicTile_29_25



LogicTile_30_25



LogicTile_31_25



LogicTile_32_25



IO_Tile_33_25



IO_Tile_0_24



LogicTile_1_24



LogicTile_2_24



LogicTile_3_24



LogicTile_4_24



LogicTile_5_24



LogicTile_6_24



LogicTile_7_24



RAM_Tile_8_24



LogicTile_9_24



LogicTile_10_24



LogicTile_11_24



LogicTile_12_24



LogicTile_13_24



LogicTile_14_24



LogicTile_15_24



LogicTile_16_24



LogicTile_17_24



LogicTile_18_24



LogicTile_19_24



LogicTile_20_24



LogicTile_21_24



LogicTile_22_24



LogicTile_23_24



LogicTile_24_24



RAM_Tile_25_24



LogicTile_26_24



LogicTile_27_24



LogicTile_28_24



LogicTile_29_24



LogicTile_30_24



LogicTile_31_24



LogicTile_32_24



IO_Tile_33_24



IO_Tile_0_9



LogicTile_1_9



LogicTile_2_9



LogicTile_3_9



LogicTile_4_9



LogicTile_5_9



LogicTile_6_9



LogicTile_7_9



RAM_Tile_8_9



LogicTile_9_9



LogicTile_10_9



LogicTile_11_9



LogicTile_12_9



LogicTile_13_9



LogicTile_14_9



LogicTile_15_9



LogicTile_16_9



LogicTile_17_9



LogicTile_18_9



LogicTile_19_9



LogicTile_20_9



LogicTile_21_9



LogicTile_22_9



LogicTile_23_9



LogicTile_24_9



RAM_Tile_25_9



LogicTile_26_9



LogicTile_27_9



LogicTile_28_9



LogicTile_29_9



LogicTile_30_9



LogicTile_31_9



LogicTile_32_9



IO_Tile_33_9



IO_Tile_0_8



LogicTile_1_8



LogicTile_2_8



LogicTile_3_8



LogicTile_4_8



LogicTile_5_8



LogicTile_6_8



LogicTile_7_8



RAM_Tile_8_8



LogicTile_9_8



LogicTile_10_8



LogicTile_11_8



LogicTile_12_8



LogicTile_13_8



LogicTile_14_8



LogicTile_15_8



LogicTile_16_8



LogicTile_17_8



LogicTile_18_8



LogicTile_19_8



LogicTile_20_8



LogicTile_21_8



LogicTile_22_8



LogicTile_23_8



LogicTile_24_8



RAM_Tile_25_8



LogicTile_26_8



LogicTile_27_8



LogicTile_28_8



LogicTile_29_8



LogicTile_30_8



LogicTile_31_8



LogicTile_32_8



IO_Tile_33_8



LogicTile_26_7

 (22 0)  (1370 112)  (1370 112)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (1371 112)  (1371 112)  routing T_26_7.sp12_h_l_16 <X> T_26_7.lc_trk_g0_3
 (29 0)  (1377 112)  (1377 112)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (1379 112)  (1379 112)  routing T_26_7.lc_trk_g1_4 <X> T_26_7.wire_logic_cluster/lc_0/in_3
 (32 0)  (1380 112)  (1380 112)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (1382 112)  (1382 112)  routing T_26_7.lc_trk_g1_4 <X> T_26_7.wire_logic_cluster/lc_0/in_3
 (36 0)  (1384 112)  (1384 112)  LC_0 Logic Functioning bit
 (38 0)  (1386 112)  (1386 112)  LC_0 Logic Functioning bit
 (53 0)  (1401 112)  (1401 112)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (21 1)  (1369 113)  (1369 113)  routing T_26_7.sp12_h_l_16 <X> T_26_7.lc_trk_g0_3
 (22 1)  (1370 113)  (1370 113)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (26 1)  (1374 113)  (1374 113)  routing T_26_7.lc_trk_g0_2 <X> T_26_7.wire_logic_cluster/lc_0/in_0
 (29 1)  (1377 113)  (1377 113)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (1378 113)  (1378 113)  routing T_26_7.lc_trk_g0_3 <X> T_26_7.wire_logic_cluster/lc_0/in_1
 (36 1)  (1384 113)  (1384 113)  LC_0 Logic Functioning bit
 (37 1)  (1385 113)  (1385 113)  LC_0 Logic Functioning bit
 (38 1)  (1386 113)  (1386 113)  LC_0 Logic Functioning bit
 (39 1)  (1387 113)  (1387 113)  LC_0 Logic Functioning bit
 (41 1)  (1389 113)  (1389 113)  LC_0 Logic Functioning bit
 (43 1)  (1391 113)  (1391 113)  LC_0 Logic Functioning bit
 (14 6)  (1362 118)  (1362 118)  routing T_26_7.sp4_h_l_1 <X> T_26_7.lc_trk_g1_4
 (15 7)  (1363 119)  (1363 119)  routing T_26_7.sp4_h_l_1 <X> T_26_7.lc_trk_g1_4
 (16 7)  (1364 119)  (1364 119)  routing T_26_7.sp4_h_l_1 <X> T_26_7.lc_trk_g1_4
 (17 7)  (1365 119)  (1365 119)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4


LogicTile_29_7

 (10 2)  (1520 114)  (1520 114)  routing T_29_7.sp4_v_b_8 <X> T_29_7.sp4_h_l_36
 (3 3)  (1513 115)  (1513 115)  routing T_29_7.sp12_v_b_0 <X> T_29_7.sp12_h_l_23


LogicTile_4_5

 (3 4)  (183 84)  (183 84)  routing T_4_5.sp12_v_b_0 <X> T_4_5.sp12_h_r_0
 (3 5)  (183 85)  (183 85)  routing T_4_5.sp12_v_b_0 <X> T_4_5.sp12_h_r_0


LogicTile_16_5

 (3 5)  (819 85)  (819 85)  routing T_16_5.sp12_h_l_23 <X> T_16_5.sp12_h_r_0


LogicTile_24_5

 (2 8)  (1254 88)  (1254 88)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_27_5

 (11 2)  (1413 82)  (1413 82)  routing T_27_5.sp4_h_l_44 <X> T_27_5.sp4_v_t_39


LogicTile_27_4

 (4 13)  (1406 77)  (1406 77)  routing T_27_4.sp4_v_t_41 <X> T_27_4.sp4_h_r_9


LogicTile_31_4

 (4 12)  (1622 76)  (1622 76)  routing T_31_4.sp4_h_l_44 <X> T_31_4.sp4_v_b_9
 (5 13)  (1623 77)  (1623 77)  routing T_31_4.sp4_h_l_44 <X> T_31_4.sp4_v_b_9


LogicTile_29_3

 (13 10)  (1523 58)  (1523 58)  routing T_29_3.sp4_v_b_8 <X> T_29_3.sp4_v_t_45


IO_Tile_4_0

 (17 2)  (185 12)  (185 12)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (185 13)  (185 13)  IOB_0 IO Functioning bit
 (2 6)  (206 8)  (206 8)  IO control bit: IODOWN_REN_0

 (3 9)  (207 6)  (207 6)  IO control bit: IODOWN_IE_0



IO_Tile_29_0

 (2 1)  (1536 14)  (1536 14)  Enable bit of Mux _out_links/OutMux4_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_32
 (3 1)  (1537 14)  (1537 14)  IO control bit: IODOWN_REN_1

 (17 3)  (1515 13)  (1515 13)  IOB_0 IO Functioning bit
 (2 6)  (1536 8)  (1536 8)  IO control bit: IODOWN_REN_0

 (3 6)  (1537 8)  (1537 8)  IO control bit: IODOWN_IE_1

 (3 9)  (1537 6)  (1537 6)  IO control bit: IODOWN_IE_0

 (17 9)  (1515 6)  (1515 6)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (1515 2)  (1515 2)  IOB_1 IO Functioning bit


IO_Tile_31_0

 (16 0)  (1622 15)  (1622 15)  IOB_0 IO Functioning bit
 (17 3)  (1623 13)  (1623 13)  IOB_0 IO Functioning bit
 (4 4)  (1634 11)  (1634 11)  routing T_31_0.span4_vert_44 <X> T_31_0.lc_trk_g0_4
 (13 4)  (1653 11)  (1653 11)  routing T_31_0.lc_trk_g0_4 <X> T_31_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1622 11)  (1622 11)  IOB_0 IO Functioning bit
 (4 5)  (1634 10)  (1634 10)  routing T_31_0.span4_vert_44 <X> T_31_0.lc_trk_g0_4
 (5 5)  (1635 10)  (1635 10)  routing T_31_0.span4_vert_44 <X> T_31_0.lc_trk_g0_4
 (6 5)  (1636 10)  (1636 10)  routing T_31_0.span4_vert_44 <X> T_31_0.lc_trk_g0_4
 (7 5)  (1637 10)  (1637 10)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_44 lc_trk_g0_4
 (13 5)  (1653 10)  (1653 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1644 8)  (1644 8)  IO control bit: BIODOWN_REN_0


