# FPGA_Traffic_Control
Implemented 2 way traffic light control program and pedestrian cross button with VHDL synchronous design.

Board used: the University of Waterloo LogicalStep Board housing an Altera MAX10 Field Programmable Gate Array (FPGA) chip and various peripheral components

Software used: Altera Quartus‐Prime FPGA Design v15.1

Design Simulation:

![image](https://user-images.githubusercontent.com/98293562/228344702-20abf6c3-f97e-4e97-b3b8-2648f8ce1eb1.png)

Holding Register Simulation:

![image](https://user-images.githubusercontent.com/98293562/228344484-caa51a8e-3a64-4a05-87c3-2739b731109c.png)

State Diagram:

![image](https://user-images.githubusercontent.com/98293562/228345048-2845766d-9cad-4e10-a074-bdfff4a711f8.png)
