/*
 * stm32f407xx.h
 *
 *  Created on: Jan 15, 2022
 *      Author: matte
 */

#ifndef INC_STM32F407XX_H_
#define INC_STM32F407XX_H_

/*
*Base Address of memory
*/
#define	FLASH_BASEADDR			0x08000000
#define SRAM1_BASEADDR			0x20000000
#define SRAM2_BASEADDR			0x2001C000
#define ROM_BASEADDR			0x1FFF0000
#define SRAM					SRAM1_BASEADDR

/*
*Bus Base Address for peripherals
*/
#define PERIPH_BASE			    0x40000000
#define APB1PERIPH_BASEADDR		PERIPH_BASE
#define APB2PERIPH_BASEADDR		0x40010000
#define AHB1PERIPH_BASEADDR		0x40020000
#define AHB2PERIPH_BASEADDR		0x50000000

/*
*Base Address for peripherals
*/
#define GPIOA_BASEADDR			(AHB1PERIPH_BASEADDR + 0x0000)
#define GPIOB_BASEADDR			(AHB1PERIPH_BASEADDR + 0x0400)
#define GPIOC_BASEADDR			(AHB1PERIPH_BASEADDR + 0x0800)
#define GPIOD_BASEADDR			(AHB1PERIPH_BASEADDR + 0x0C00)
#define GPIOE_BASEADDR			(AHB1PERIPH_BASEADDR + 0x1000)
#define GPIOF_BASEADDR			(AHB1PERIPH_BASEADDR + 0x1400)
#define GPIOG_BASEADDR			(AHB1PERIPH_BASEADDR + 0x1800)
#define GPIOH_BASEADDR			(AHB1PERIPH_BASEADDR + 0x1C00)
#define GPIOI_BASEADDR			(AHB1PERIPH_BASEADDR + 0x2000)

#endif /* INC_STM32F407XX_H_ */
