

================================================================
== Vivado HLS Report for 'rshiftWordByOctet_1'
================================================================
* Date:           Mon Mar  1 13:04:15 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        rocev2_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7eg-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|     3.629|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      53|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     138|    -|
|Register         |        -|      -|    1161|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|    1161|     191|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      624|   1728|  460800|  230400|   96|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |ap_condition_103                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_170                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_183                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_193                  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op39_write_state2    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op7_read_state1      |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op39          |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op7           |    and   |      0|  0|   2|           1|           1|
    |tmp_last_V_20_fu_174_p2           |   icmp   |      0|  0|  29|          60|           1|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  53|          72|          14|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------+----+-----------+-----+-----------+
    |                      Name                     | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |ap_done                                        |   9|          2|    1|          2|
    |ap_phi_mux_p_0256_2_0_i_phi_fu_107_p4          |  15|          3|    1|          3|
    |ap_phi_mux_rs_firstWord_4_new_0_phi_fu_118_p4  |  15|          3|    1|          3|
    |rx_aethSift2mergerFi_3_blk_n                   |   9|          2|    1|          2|
    |rx_aethSift2mergerFi_3_din                     |  15|          3|  512|       1536|
    |rx_aethSift2mergerFi_5_blk_n                   |   9|          2|    1|          2|
    |rx_aethSift2mergerFi_5_din                     |  15|          3|   64|        192|
    |rx_aethSift2mergerFi_6_blk_n                   |   9|          2|    1|          2|
    |rx_aethSift2mergerFi_6_din                     |  15|          3|    1|          3|
    |rx_exh2aethShiftFifo_3_blk_n                   |   9|          2|    1|          2|
    |rx_exh2aethShiftFifo_5_blk_n                   |   9|          2|    1|          2|
    |rx_exh2aethShiftFifo_6_blk_n                   |   9|          2|    1|          2|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |Total                                          | 138|         29|  586|       1751|
    +-----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+-----+----+-----+-----------+
    |             Name            |  FF | LUT| Bits| Const Bits|
    +-----------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                    |    1|   0|    1|          0|
    |ap_done_reg                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |    1|   0|    1|          0|
    |fsmState_2                   |    1|   0|    1|          0|
    |fsmState_2_load_reg_261      |    1|   0|    1|          0|
    |prevWord_data_V_18           |  512|   0|  512|          0|
    |prevWord_keep_V_17           |   64|   0|   64|          0|
    |rs_firstWord_2               |    1|   0|    1|          0|
    |rs_firstWord_2_load_reg_285  |    1|   0|    1|          0|
    |tmp_data_V_22_reg_269        |  512|   0|  512|          0|
    |tmp_keep_V_22_reg_275        |   64|   0|   64|          0|
    |tmp_last_V_20_reg_289        |    1|   0|    1|          0|
    |tmp_reg_265                  |    1|   0|    1|          0|
    +-----------------------------+-----+----+-----+-----------+
    |Total                        | 1161|   0| 1161|          0|
    +-----------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+--------------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                          |  in |    1| ap_ctrl_hs |   rshiftWordByOctet.1  | return value |
|ap_rst                          |  in |    1| ap_ctrl_hs |   rshiftWordByOctet.1  | return value |
|ap_start                        |  in |    1| ap_ctrl_hs |   rshiftWordByOctet.1  | return value |
|ap_done                         | out |    1| ap_ctrl_hs |   rshiftWordByOctet.1  | return value |
|ap_continue                     |  in |    1| ap_ctrl_hs |   rshiftWordByOctet.1  | return value |
|ap_idle                         | out |    1| ap_ctrl_hs |   rshiftWordByOctet.1  | return value |
|ap_ready                        | out |    1| ap_ctrl_hs |   rshiftWordByOctet.1  | return value |
|rx_exh2aethShiftFifo_3_dout     |  in |  512|   ap_fifo  | rx_exh2aethShiftFifo_3 |    pointer   |
|rx_exh2aethShiftFifo_3_empty_n  |  in |    1|   ap_fifo  | rx_exh2aethShiftFifo_3 |    pointer   |
|rx_exh2aethShiftFifo_3_read     | out |    1|   ap_fifo  | rx_exh2aethShiftFifo_3 |    pointer   |
|rx_exh2aethShiftFifo_5_dout     |  in |   64|   ap_fifo  | rx_exh2aethShiftFifo_5 |    pointer   |
|rx_exh2aethShiftFifo_5_empty_n  |  in |    1|   ap_fifo  | rx_exh2aethShiftFifo_5 |    pointer   |
|rx_exh2aethShiftFifo_5_read     | out |    1|   ap_fifo  | rx_exh2aethShiftFifo_5 |    pointer   |
|rx_exh2aethShiftFifo_6_dout     |  in |    1|   ap_fifo  | rx_exh2aethShiftFifo_6 |    pointer   |
|rx_exh2aethShiftFifo_6_empty_n  |  in |    1|   ap_fifo  | rx_exh2aethShiftFifo_6 |    pointer   |
|rx_exh2aethShiftFifo_6_read     | out |    1|   ap_fifo  | rx_exh2aethShiftFifo_6 |    pointer   |
|rx_aethSift2mergerFi_3_din      | out |  512|   ap_fifo  | rx_aethSift2mergerFi_3 |    pointer   |
|rx_aethSift2mergerFi_3_full_n   |  in |    1|   ap_fifo  | rx_aethSift2mergerFi_3 |    pointer   |
|rx_aethSift2mergerFi_3_write    | out |    1|   ap_fifo  | rx_aethSift2mergerFi_3 |    pointer   |
|rx_aethSift2mergerFi_5_din      | out |   64|   ap_fifo  | rx_aethSift2mergerFi_5 |    pointer   |
|rx_aethSift2mergerFi_5_full_n   |  in |    1|   ap_fifo  | rx_aethSift2mergerFi_5 |    pointer   |
|rx_aethSift2mergerFi_5_write    | out |    1|   ap_fifo  | rx_aethSift2mergerFi_5 |    pointer   |
|rx_aethSift2mergerFi_6_din      | out |    1|   ap_fifo  | rx_aethSift2mergerFi_6 |    pointer   |
|rx_aethSift2mergerFi_6_full_n   |  in |    1|   ap_fifo  | rx_aethSift2mergerFi_6 |    pointer   |
|rx_aethSift2mergerFi_6_write    | out |    1|   ap_fifo  | rx_aethSift2mergerFi_6 |    pointer   |
+--------------------------------+-----+-----+------------+------------------------+--------------+

