// Seed: 1992785919
module module_0 (
    input wire id_0,
    output tri1 id_1,
    output wand id_2,
    input uwire id_3,
    output supply0 id_4,
    input tri0 id_5,
    output supply0 id_6,
    input tri1 id_7
);
  wire id_9, id_10;
  wire id_11;
endmodule
module module_1 (
    input tri0 id_0,
    output wor id_1,
    input wor id_2,
    input supply0 id_3,
    input tri id_4,
    output tri0 id_5,
    input supply0 id_6,
    input supply1 id_7,
    output supply0 id_8,
    input wand id_9,
    input wand id_10,
    output tri0 id_11,
    output tri0 id_12,
    input wand id_13,
    input tri1 id_14,
    output tri1 id_15,
    input wor id_16
    , id_20,
    output supply0 id_17,
    output supply0 id_18
);
  assign id_18 = id_16;
  module_0(
      id_14, id_1, id_15, id_4, id_18, id_6, id_18, id_9
  );
  assign id_15 = 1;
endmodule
