$date
	Thu May 26 21:51:34 2022
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module test_ext $end
$var reg 3 ! imm_src [2:0] $end
$var reg 32 " instruction [31:0] $end
$scope module imm $end
$var wire 3 # imm_src [2:0] $end
$var wire 25 $ instr [31:7] $end
$var reg 32 % imm_out [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %
bx $
bx #
bx "
bx !
$end
#10
b0 !
b0 #
#20
b11111111111111111111111111111111 %
b1111111111111111111111111 $
b11111111111111111111111111111111 "
#100
