
e
%s %s
410*	simulator2$
Vivado Simulator2default:default2
2014.12default:defaultZ43-3977
h
%s
*	simulator2T
@Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.2default:default
»
Running: %s
333*	simulator2ú
á/Xilinx/Vivado/2014.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_aes_top -prj aes.prj --lib ieee_proposed=./ieee_proposed -s aes 2default:defaultZ43-3449
b
.Multi-threading is on. Using %s slave threads
406*	simulator2
62default:defaultZ43-3954
H
+Determining compilation order of HDL files
286*	simulatorZ43-3402
’
∑One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
315*	simulatorZ43-3431
è
+Analyzing Verilog file "%s" into library %s165*xsimverific2 
aes.autotb.v2default:default2"
xil_defaultlib2default:defaultZ10-165
T
analyzing module %s311*xsimverific2!
apatb_aes_top2default:defaultZ10-311
à
+Analyzing Verilog file "%s" into library %s165*xsimverific2
aes.v2default:default2"
xil_defaultlib2default:defaultZ10-165
J
analyzing module %s311*xsimverific2
aes2default:defaultZ10-311
ú
+Analyzing Verilog file "%s" into library %s165*xsimverific2-
AESL_autobus_m_mm2s_ctl.v2default:default2"
xil_defaultlib2default:defaultZ10-165
^
analyzing module %s311*xsimverific2+
AESL_autobus_m_mm2s_ctl2default:defaultZ10-311
ú
+Analyzing Verilog file "%s" into library %s165*xsimverific2-
AESL_autobus_m_s2mm_ctl.v2default:default2"
xil_defaultlib2default:defaultZ10-165
^
analyzing module %s311*xsimverific2+
AESL_autobus_m_s2mm_ctl2default:defaultZ10-311
ñ
+Analyzing Verilog file "%s" into library %s165*xsimverific2'
AESL_axi_s_s_in_V.v2default:default2"
xil_defaultlib2default:defaultZ10-165
X
analyzing module %s311*xsimverific2%
AESL_axi_s_s_in_V2default:defaultZ10-311
ó
+Analyzing Verilog file "%s" into library %s165*xsimverific2(
AESL_axi_s_s_out_V.v2default:default2"
xil_defaultlib2default:defaultZ10-165
Y
analyzing module %s311*xsimverific2&
AESL_axi_s_s_out_V2default:defaultZ10-311
å
+Analyzing Verilog file "%s" into library %s165*xsimverific2
	aestest.v2default:default2"
xil_defaultlib2default:defaultZ10-165
N
analyzing module %s311*xsimverific2
aestest2default:defaultZ10-311
ï
+Analyzing Verilog file "%s" into library %s165*xsimverific2&
aestest_sboxes_0.v2default:default2"
xil_defaultlib2default:defaultZ10-165
[
analyzing module %s311*xsimverific2(
aestest_sboxes_0_rom2default:defaultZ10-311
W
analyzing module %s311*xsimverific2$
aestest_sboxes_02default:defaultZ10-311
9
Starting static elaboration
342*	simulatorZ43-3458
:
Completed static elaboration
280*	simulatorZ43-3396
D
'Starting simulation data flow analysis
341*	simulatorZ43-3457
E
(Completed simulation data flow analysis
279*	simulatorZ43-3395
[
%Time Resolution for simulation is %s
344*	simulator2
1ps2default:defaultZ43-3460
j
Compiling module %s405*	simulator28
$xil_defaultlib.aestest_sboxes_0_rom
2default:defaultZ43-3953
y
Compiling module %s405*	simulator2G
3xil_defaultlib.aestest_sboxes_0(DataWidth=8,Add...
2default:defaultZ43-3953
]
Compiling module %s405*	simulator2+
xil_defaultlib.aestest
2default:defaultZ43-3953
Y
Compiling module %s405*	simulator2'
xil_defaultlib.aes
2default:defaultZ43-3953
m
Compiling module %s405*	simulator2;
'xil_defaultlib.AESL_autobus_m_mm2s_ctl
2default:defaultZ43-3953
m
Compiling module %s405*	simulator2;
'xil_defaultlib.AESL_autobus_m_s2mm_ctl
2default:defaultZ43-3953
g
Compiling module %s405*	simulator25
!xil_defaultlib.AESL_axi_s_s_in_V
2default:defaultZ43-3953
h
Compiling module %s405*	simulator26
"xil_defaultlib.AESL_axi_s_s_out_V
2default:defaultZ43-3953
c
Compiling module %s405*	simulator21
xil_defaultlib.apatb_aes_top
2default:defaultZ43-3953
S
Built simulation snapshot %s
278*	simulator2
aes2default:defaultZ43-3394


End Record