<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xcku040-ffva1156-2-e" LaunchTime="1640257836">
  <File Type="VDS-TIMING-PB" Name="design_1_wrapper_timing_summary_synth.pb"/>
  <File Type="VDS-TIMINGSUMMARY" Name="design_1_wrapper_timing_summary_synth.rpt"/>
  <File Type="RDS-DCP" Name="design_1_wrapper.dcp"/>
  <File Type="RDS-UTIL-PB" Name="design_1_wrapper_utilization_synth.pb"/>
  <File Type="RDS-UTIL" Name="design_1_wrapper_utilization_synth.rpt"/>
  <File Type="RDS-PROPCONSTRS" Name="design_1_wrapper_drc_synth.rpt"/>
  <File Type="RDS-RDS" Name="design_1_wrapper.vds"/>
  <File Type="REPORTS-TCL" Name="design_1_wrapper_reports.tcl"/>
  <File Type="PA-TCL" Name="design_1_wrapper.tcl"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/bd/design_1/design_1.bd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PGENDIR/sources_1/bd/design_1/hdl/design_1_wrapper.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../master_v70.coe">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="design_1_wrapper"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
    <Step Id="synth_design"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="design_1_system_ila_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_StartStopGenerator_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_AXI4Stream_CoarseExt_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_AXI4Stream_CoarseExt_0_2"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_AXI4Stream_UART_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_proc_sys_reset_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_AXI4Stream_XUS_Virtu_0_2"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axi_iic_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_AXI4Stream_OverflowC_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_BeltBus_NodeInserter_0_4"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_AXI4Stream_Synchroni_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_util_vector_logic_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axis_broadcaster_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_TDCChannelSlice_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_AXI4Stream_PeriodMet_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_AXI4Stream_Synchroni_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_AXI4Stream_OverflowC_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_AXI4Stream_IperDecod_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_TDCChannelSlice_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axis_broadcaster_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axis_broadcaster_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_AXI4Stream_XUS_Virtu_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_BeltBus_TTM_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_AXI4Stream_IperDecod_0_2"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_BeltBus_TDCHistogrammer_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_AXI4Stream_IperDecod_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_TDCChannelSlice_2_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_BeltBus_TDCHistogrammer_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_AXI4Stream_CoarseExt_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_BeltBus_TDCCounter_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_xbar_3"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_MME_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_CoarseTreeDistributor_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_AXI4Stream_MuxDebugg_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_BeltBus_NodeInserter_0_5"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_AXI4Stream_XUS_Virtu_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_AXI4Stream_OverflowC_0_2"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_AXI4Stream_QSPI_Prog_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_util_vector_logic_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_util_vector_logic_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_AXI4Stream_Synchroni_0_2"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_BeltBus_NodeInserter_0_3"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axi_bram_ctrl_0_0"/>
</GenRun>
