library ieee;
use ieee.std_logic_1164.all;

entity reg_2 is
port(	i_I2:		in std_logic_vector (7 downto 0);	-- entrada regsitrador
		i_EN2:	in std_logic;								-- enable
		o_Q2:		out std_logic_vector (7 downto 0));	-- sa√≠da reg
end reg_2;

architecture arch_3 of reg_2 is
begin
	process(i_I2, i_EN2)
		begin
		  if(i_EN2 = '1') then
			 o_Q2 <= i_I2;
		end if;
	end process;
end arch_3;