Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Tue Apr 10 01:31:43 2018
| Host         : xbili-T470-ubuntu running 64-bit Ubuntu 17.10
| Command      : report_control_sets -verbose -file base_wrapper_control_sets_placed.rpt
| Design       : base_wrapper
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   300 |
| Unused register locations in slices containing registers |   653 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             522 |          195 |
| No           | No                    | Yes                    |              42 |           12 |
| No           | Yes                   | No                     |             605 |          224 |
| Yes          | No                    | No                     |           10086 |         3192 |
| Yes          | No                    | Yes                    |              60 |           14 |
| Yes          | Yes                   | No                     |            4584 |         1370 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                 Clock Signal                |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                                   Set/Reset Signal                                                                                                                   | Slice Load Count | Bel Load Count |
+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                        |                                                                                                                                                                                                                                                      |                1 |              1 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                             | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]               |                1 |              1 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | base_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.wr_addr_cap_i_1_n_0                                                                                                                                            |                1 |              1 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                            |                                                                                                                                                                                                                                                      |                1 |              1 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | base_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.wr_in_progress_i_1_n_0                                                                                                                                         |                1 |              1 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                        |                                                                                                                                                                                                                                                      |                1 |              1 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | base_i/mnist_fp32_naive_0/inst/linear_activation_U0/ap_CS_fsm_pp0_stage0                                                                                                                                                                             |                1 |              2 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                |                                                                                                                                                                                                                                                      |                1 |              2 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                              |                                                                                                                                                                                                                                                      |                1 |              2 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                            |                                                                                                                                                                                                                                                      |                1 |              2 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_burst_dbeat_cntr_reg[7]                                                           | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr[10]_i_1_n_0                                                                                                                |                1 |              3 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0][0]                                                                                      | base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                |                2 |              4 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                         | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |                2 |              4 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                     | base_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                     |                1 |              4 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_fp32_naive_0/inst/packer_U0/i_reg_161[3]_i_2_n_3                                                                                                                                                                                            | base_i/mnist_fp32_naive_0/inst/packer_U0/i_reg_161                                                                                                                                                                                                   |                1 |              4 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | base_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                                           |                3 |              4 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | base_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                           |                3 |              4 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                               | base_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                               |                1 |              4 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                                                                          | base_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                     |                1 |              4 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                     | base_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                     |                1 |              4 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                               | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_reg_full_i_1_n_0                                                                                                                                   |                1 |              4 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i__0                                                                                                               | base_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/in1                                                                                                                        |                2 |              4 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                                                                                | base_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                               |                1 |              4 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                            | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                |                2 |              4 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                   | base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                   |                1 |              4 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                             | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |                2 |              4 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                      | base_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/in1                                                                                                                        |                2 |              4 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                          | base_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                     |                2 |              4 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | base_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_valid_i_reg_0                                                                                                                                 |                2 |              4 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i__0                                                                                                               | base_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/in1                                                                                                                        |                2 |              4 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | base_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/p_1_in                                                                                                                                          |                2 |              4 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | base_i/axi_dma_0/U0/I_RST_MODULE/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]                                                                                                                                                                                  |                1 |              4 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_fp32_naive_0/inst/linear_activation_1_U0/ires_reg_2940                                                                                                                                                                                      | base_i/mnist_fp32_naive_0/inst/linear_activation_1_U0/ap_CS_fsm_state17                                                                                                                                                                              |                1 |              4 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_fp32_naive_0/inst/linear_activation_U0/ap_block_pp1_stage0_subdone                                                                                                                                                                          | base_i/mnist_fp32_naive_0/inst/linear_activation_U0/ap_rst_n_inv                                                                                                                                                                                     |                1 |              5 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_fp32_naive_0/inst/linear_activation_1_U0/ap_block_pp1_stage0_subdone                                                                                                                                                                        | base_i/mnist_fp32_naive_0/inst/linear_activation_U0/ap_rst_n_inv                                                                                                                                                                                     |                1 |              5 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_fp32_naive_0/inst/linear_activation_1_U0/ap_block_pp1_stage0_subdone                                                                                                                                                                        |                                                                                                                                                                                                                                                      |                3 |              5 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                     |                                                                                                                                                                                                                                                      |                1 |              5 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                         |                                                                                                                                                                                                                                                      |                1 |              5 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | base_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                              |                2 |              5 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                |                                                                                                                                                                                                                                                      |                1 |              5 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_fp32_naive_0/inst/linear_activation_U0/ap_block_pp1_stage0_subdone                                                                                                                                                                          |                                                                                                                                                                                                                                                      |                3 |              5 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1]   |                3 |              5 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                             | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |                1 |              5 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                         | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |                2 |              5 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                    |                                                                                                                                                                                                                                                      |                1 |              5 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                       | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |                1 |              5 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                    | base_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_AXI_RDATA_I_reg[0]_0                                                                              |                2 |              5 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                               | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_interr_reg_i_1_n_0                                                                                                                              |                1 |              5 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                  | base_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[7]_0                                                          |                2 |              5 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                   | base_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                        |                1 |              6 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_m_valid_dup_reg                                                                                                                    |                2 |              6 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                | base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                           |                2 |              6 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/cmd_depth_reg[5][0]                                                                                    | base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                           |                2 |              6 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                           | base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                           |                2 |              6 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                   | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[13]_i_1_n_0                                                                                                                      |                2 |              6 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_fp32_naive_0/inst/linear_activation_U0/ires_reg_11580                                                                                                                                                                                       | base_i/mnist_fp32_naive_0/inst/linear_activation_U0/ap_CS_fsm_state17                                                                                                                                                                                |                2 |              6 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/p_11_out                                                                                                                      | base_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                        |                1 |              7 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | base_i/mnist_fp32_naive_0/inst/linear_activation_U0/mnist_fp32_naive_eOg_U25/mnist_fp32_naive_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DELAY/i_pipe/p_26_out__0                                                                           |                3 |              7 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | base_i/mnist_fp32_naive_0/inst/linear_activation_U0/mnist_fp32_naive_eOg_U26/mnist_fp32_naive_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DELAY/i_pipe/p_26_out__0                                                                           |                3 |              7 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_CURR_WORD.first_word_q_reg_0                                                                 | base_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[7]_0                                                          |                4 |              7 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | base_i/mnist_fp32_naive_0/inst/linear_activation_U0/mnist_fp32_naive_eOg_U27/mnist_fp32_naive_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DELAY/i_pipe/p_26_out__0                                                                           |                3 |              7 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | base_i/mnist_fp32_naive_0/inst/linear_activation_U0/mnist_fp32_naive_eOg_U28/mnist_fp32_naive_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DELAY/i_pipe/p_26_out__0                                                                           |                2 |              7 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | base_i/mnist_fp32_naive_0/inst/linear_activation_U0/mnist_fp32_naive_eOg_U29/mnist_fp32_naive_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DELAY/i_pipe/p_22_in__0                                                                            |                2 |              7 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                   | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |                3 |              7 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | base_i/mnist_fp32_naive_0/inst/linear_activation_U0/mnist_fp32_naive_eOg_U30/mnist_fp32_naive_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DELAY/i_pipe/p_22_in__0                                                                            |                3 |              7 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | base_i/mnist_fp32_naive_0/inst/linear_activation_U0/mnist_fp32_naive_eOg_U31/mnist_fp32_naive_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DELAY/i_pipe/p_22_in__0                                                                            |                3 |              7 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | base_i/mnist_fp32_naive_0/inst/linear_activation_U0/mnist_fp32_naive_eOg_U32/mnist_fp32_naive_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DELAY/i_pipe/p_22_in__0                                                                            |                3 |              7 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/p_15_in                                                                                                 | base_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_AXI_RDATA_I_reg[0]_0                                                                              |                2 |              7 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | base_i/mnist_fp32_naive_0/inst/linear_activation_U0/mnist_fp32_naive_eOg_U33/mnist_fp32_naive_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DELAY/i_pipe/p_22_in__0                                                                            |                4 |              7 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s2mm_all_idle                                                                                                                 | base_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                        |                2 |              7 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | base_i/mnist_fp32_naive_0/inst/linear_activation_U0/mnist_fp32_naive_eOg_U34/mnist_fp32_naive_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DELAY/i_pipe/p_22_in__0                                                                            |                3 |              7 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_fp32_naive_0/inst/relu_U0/ii_1_reg_1500                                                                                                                                                                                                     |                                                                                                                                                                                                                                                      |                3 |              7 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | base_i/mnist_fp32_naive_0/inst/linear_activation_U0/mnist_fp32_naive_eOg_U22/mnist_fp32_naive_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DELAY/i_pipe/p_26_out__0                                                                           |                2 |              7 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | base_i/mnist_fp32_naive_0/inst/linear_activation_U0/mnist_fp32_naive_eOg_U24/mnist_fp32_naive_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DELAY/i_pipe/p_26_out__0                                                                           |                2 |              7 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | base_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_AXI_RDATA_I_reg[0]_0                                                                              |                4 |              7 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_fp32_naive_0/inst/linear_activation_1_U0/ap_phi_mux_ii_phi_fu_287_p41                                                                                                                                                                       | base_i/mnist_fp32_naive_0/inst/linear_activation_1_U0/ii_reg_283[6]_i_1_n_3                                                                                                                                                                          |                2 |              7 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_fp32_naive_0/inst/linear_activation_1_U0/L2_WEIGHTS_U/linear_activationhbi_rom_U/RDEN                                                                                                                                                       |                                                                                                                                                                                                                                                      |                5 |              7 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | base_i/mnist_fp32_naive_0/inst/linear_activation_1_U0/mnist_fp32_naive_eOg_U50/mnist_fp32_naive_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DELAY/i_pipe/p_22_in__0                                                                          |                2 |              7 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | base_i/mnist_fp32_naive_0/inst/linear_activation_U0/mnist_fp32_naive_eOg_U23/mnist_fp32_naive_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DELAY/i_pipe/p_26_out__0                                                                           |                4 |              7 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_fp32_naive_0/inst/l1_relu_V_U/U_fifo_w32_d1_A_ram/E[0]                                                                                                                                                                                      | base_i/mnist_fp32_naive_0/inst/relu_U0/ii_reg_78_0                                                                                                                                                                                                   |                3 |              7 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/p_2_in                                                                                                                            | base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                           |                2 |              7 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | base_i/mnist_fp32_naive_0/inst/linear_activation_1_U0/mnist_fp32_naive_eOg_U49/mnist_fp32_naive_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DELAY/i_pipe/p_22_in__0                                                                          |                2 |              7 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_burst_dbeat_cntr_reg[7]                                                           | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/SR[0]                                                                             |                2 |              8 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                     | base_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                             |                2 |              8 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                   | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                       |                2 |              8 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_burst_dbeat_cntr_reg[7]                                                           | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr0                                                                                                                    |                3 |              8 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                             |                                                                                                                                                                                                                                                      |                1 |              8 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                        |                                                                                                                                                                                                                                                      |                1 |              8 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                        | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |                3 |              8 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                        | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                |                3 |              8 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/dmacr_i_reg[3]_0[0]                                                                                                                                                               | base_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[23][0]                                                                                                                                                                       |                2 |              8 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[63][0]       | base_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[7]_0                                                          |                3 |              8 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/dmacr_i_reg[3][0]                                                                                                                                                                 | base_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[23]_0[0]                                                                                                                                                                     |                4 |              8 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[55][0]       | base_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[7]_0                                                          |                3 |              8 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[47][0]       | base_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[7]_0                                                          |                4 |              8 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[39][0]       | base_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[7]_0                                                          |                3 |              8 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31][0]       | base_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[7]_0                                                          |                3 |              8 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[23][0]       | base_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[7]_0                                                          |                3 |              8 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[7][0]        | base_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[7]_0                                                          |                4 |              8 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                | base_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                     |                3 |              8 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[15][0]       | base_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[7]_0                                                          |                2 |              8 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[0][0]                                                                                                   |                                                                                                                                                                                                                                                      |                3 |              8 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                             |                                                                                                                                                                                                                                                      |                2 |              8 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready                                                                                                        | base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                           |                4 |              9 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                |                                                                                                                                                                                                                                                      |                4 |              9 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/ram_rd_en_pf                      | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1] |                3 |              9 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                        |                                                                                                                                                                                                                                                      |                2 |              9 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf             | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1] |                2 |              9 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_LENGTH.length_counter_q_reg[7]                                                                 | base_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_AXI_RDATA_I_reg[0]_0                                                                              |                5 |              9 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                     | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]                                                   |                2 |              9 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1]           |                4 |              9 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                        | base_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                               |                4 |             10 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                | base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AS[0]                                               |                2 |             10 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                     | base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AS[0]                                                    |                2 |             10 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                        | base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AS[0]                                               |                2 |             10 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_fp32_naive_0/inst/linear_activation_U0/L1_WEIGHTS_U/linear_activationbkb_rom_U/tmp_5_reg_2950_reg[0]                                                                                                                                        | base_i/mnist_fp32_naive_0/inst/linear_activation_U0/ii_reg_1147                                                                                                                                                                                      |                4 |             10 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                             | base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AS[0]                                                    |                4 |             10 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]        | base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AS[0]                                       |                2 |             10 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                | base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AS[0]                                       |                2 |             10 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1] |                5 |             10 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_fp32_naive_0/inst/linear_activation_U0/L1_WEIGHTS_ce0                                                                                                                                                                                       |                                                                                                                                                                                                                                                      |                6 |             10 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_fp32_naive_0/inst/unpacker_U0/i_reg_970                                                                                                                                                                                                     | base_i/mnist_fp32_naive_0/inst/unpacker_U0/i_reg_97                                                                                                                                                                                                  |                3 |             10 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                     |                5 |             11 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AS[0]                                                    |                4 |             12 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AS[0]                                               |                2 |             12 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                              |                                                                                                                                                                                                                                                      |                2 |             12 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                               |                                                                                                                                                                                                                                                      |                4 |             12 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AS[0]                                       |                3 |             12 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                     | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1] |                3 |             13 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_fp32_naive_0/inst/linear_activation_U0/tmp_138_reg_37190                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                2 |             13 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/ram_rd_en_pf                      |                                                                                                                                                                                                                                                      |                3 |             13 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_next_calc_error_reg_reg                                            |                                                                                                                                                                                                                                                      |                3 |             13 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/dmacr_i_reg[3][0]                                                                                                                                                                 | base_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/error_d1_reg                                                                                                                                                                             |                8 |             13 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | base_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_FOR_SYNC.s_last_reg                                                                                                                                                                  |                4 |             13 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]               |                5 |             13 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                         |                                                                                                                                                                                                                                                      |                4 |             13 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/dmacr_i_reg[3]_0[0]                                                                                                                                                               | base_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/error_d1_reg                                                                                                                                                                             |                6 |             13 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                          |                                                                                                                                                                                                                                                      |                2 |             14 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_REG_FOR_SMPL.buffer_length_i_reg[13][0]                                                                                                                                       | base_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/error_d1_reg                                                                                                                                                                             |                3 |             14 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                                                                            |                                                                                                                                                                                                                                                      |                3 |             14 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                              | base_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/error_d1_reg                                                                                                                                                                             |                3 |             14 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_dqual_reg                                          | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_reg_1                            |                4 |             14 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[13]_i_1_n_0                                                                                                                   | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                                          |                5 |             14 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | base_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/error_d1_reg                                                                                                                                                                             |                5 |             14 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                           |                9 |             15 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                         | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                                          |                4 |             16 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                         | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                                          |                4 |             16 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                                   | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                     |                6 |             16 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                             |                                                                                                                                                                                                                                                      |                3 |             16 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                      | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                     |                4 |             16 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | base_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[7]_0                                                          |                9 |             17 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                               |                                                                                                                                                                                                                                                      |                7 |             17 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                        |                                                                                                                                                                                                                                                      |                3 |             17 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg                 |                                                                                                                                                                                                                                                      |                3 |             17 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                                 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |                5 |             19 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                   | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                   |                3 |             19 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_next_calc_error_reg_reg                                            |                                                                                                                                                                                                                                                      |                3 |             20 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                                                                                |                                                                                                                                                                                                                                                      |                9 |             21 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0                                                                                                         |                3 |             21 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_fp32_naive_0/inst/linear_activation_U0/mnist_fp32_naive_dEe_U12/aclken                                                                                                                                                                      | base_i/mnist_fp32_naive_0/inst/linear_activation_U0/mnist_fp32_naive_eOg_U29/mnist_fp32_naive_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/SR[0]                                                                                   |                7 |             22 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_fp32_naive_0/inst/linear_activation_U0/mnist_fp32_naive_dEe_U12/aclken                                                                                                                                                                      | base_i/mnist_fp32_naive_0/inst/linear_activation_U0/mnist_fp32_naive_eOg_U34/mnist_fp32_naive_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/SR[0]                                                                                   |                7 |             22 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_fp32_naive_0/inst/linear_activation_U0/mnist_fp32_naive_eOg_U22/ce_r                                                                                                                                                                        | base_i/mnist_fp32_naive_0/inst/linear_activation_U0/mnist_fp32_naive_eOg_U22/mnist_fp32_naive_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/SR[0]                                                                                   |                6 |             22 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_fp32_naive_0/inst/linear_activation_U0/mnist_fp32_naive_eOg_U23/ce_r                                                                                                                                                                        | base_i/mnist_fp32_naive_0/inst/linear_activation_U0/mnist_fp32_naive_eOg_U23/mnist_fp32_naive_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/SR[0]                                                                                   |                9 |             22 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_fp32_naive_0/inst/linear_activation_U0/mnist_fp32_naive_eOg_U24/ce_r                                                                                                                                                                        | base_i/mnist_fp32_naive_0/inst/linear_activation_U0/mnist_fp32_naive_eOg_U24/mnist_fp32_naive_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/SR[0]                                                                                   |                8 |             22 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_fp32_naive_0/inst/linear_activation_U0/mnist_fp32_naive_dEe_U12/aclken                                                                                                                                                                      | base_i/mnist_fp32_naive_0/inst/linear_activation_U0/mnist_fp32_naive_eOg_U30/mnist_fp32_naive_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/SR[0]                                                                                   |                7 |             22 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_fp32_naive_0/inst/linear_activation_U0/mnist_fp32_naive_eOg_U25/ce_r                                                                                                                                                                        | base_i/mnist_fp32_naive_0/inst/linear_activation_U0/mnist_fp32_naive_eOg_U25/mnist_fp32_naive_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/SR[0]                                                                                   |                6 |             22 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_fp32_naive_0/inst/linear_activation_U0/mnist_fp32_naive_eOg_U26/ce_r                                                                                                                                                                        | base_i/mnist_fp32_naive_0/inst/linear_activation_U0/mnist_fp32_naive_eOg_U26/mnist_fp32_naive_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/SR[0]                                                                                   |                7 |             22 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_fp32_naive_0/inst/linear_activation_U0/mnist_fp32_naive_eOg_U27/ce_r                                                                                                                                                                        | base_i/mnist_fp32_naive_0/inst/linear_activation_U0/mnist_fp32_naive_eOg_U27/mnist_fp32_naive_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/SR[0]                                                                                   |                6 |             22 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_fp32_naive_0/inst/linear_activation_U0/mnist_fp32_naive_eOg_U28/ce_r                                                                                                                                                                        | base_i/mnist_fp32_naive_0/inst/linear_activation_U0/mnist_fp32_naive_eOg_U28/mnist_fp32_naive_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/SR[0]                                                                                   |                7 |             22 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_fp32_naive_0/inst/linear_activation_U0/mnist_fp32_naive_dEe_U12/aclken                                                                                                                                                                      | base_i/mnist_fp32_naive_0/inst/linear_activation_U0/mnist_fp32_naive_eOg_U31/mnist_fp32_naive_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/SR[0]                                                                                   |                7 |             22 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_fp32_naive_0/inst/linear_activation_U0/mnist_fp32_naive_dEe_U12/aclken                                                                                                                                                                      | base_i/mnist_fp32_naive_0/inst/linear_activation_U0/mnist_fp32_naive_eOg_U33/mnist_fp32_naive_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/SR[0]                                                                                   |                7 |             22 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_fp32_naive_0/inst/linear_activation_1_U0/mnist_fp32_naive_eOg_U49/ce_r                                                                                                                                                                      | base_i/mnist_fp32_naive_0/inst/linear_activation_1_U0/mnist_fp32_naive_eOg_U49/mnist_fp32_naive_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/SR[0]                                                                                 |                6 |             22 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_fp32_naive_0/inst/linear_activation_1_U0/mnist_fp32_naive_eOg_U49/ce_r                                                                                                                                                                      | base_i/mnist_fp32_naive_0/inst/linear_activation_1_U0/mnist_fp32_naive_eOg_U50/mnist_fp32_naive_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/SR[0]                                                                                 |                7 |             22 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_fp32_naive_0/inst/linear_activation_U0/mnist_fp32_naive_dEe_U12/aclken                                                                                                                                                                      | base_i/mnist_fp32_naive_0/inst/linear_activation_U0/mnist_fp32_naive_eOg_U32/mnist_fp32_naive_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/SR[0]                                                                                   |                8 |             22 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[0]               | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1]           |                6 |             23 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0                      | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1]           |                6 |             23 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[0]       | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1]   |                6 |             23 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0              | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1]   |                6 |             23 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                            |                                                                                                                                                                                                                                                      |                7 |             24 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf             |                                                                                                                                                                                                                                                      |                3 |             24 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                          |                                                                                                                                                                                                                                                      |                6 |             24 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | base_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                               |                8 |             25 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                                   | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                     |                7 |             25 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                   | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                     |                7 |             25 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_2_n_0                                                | base_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_AXI_RDATA_I_reg[0]_0                                                                              |                8 |             25 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_READY_I                                                                                             | base_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[7]_0                                                          |                7 |             25 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                              |                                                                                                                                                                                                                                                      |                7 |             28 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                                                                 |                                                                                                                                                                                                                                                      |                6 |             28 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                   | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_cntr_reg[13]                                                              |                7 |             28 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | base_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_FOR_SYNC.s_last_reg                                                                                                                                                                  |                6 |             29 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | base_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                     |               10 |             30 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                     | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                     |                9 |             30 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                                          |               12 |             31 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_fp32_naive_0/inst/unpacker_U0/stream_in_V_data_V_0_load_A                                                                                                                                                                                   |                                                                                                                                                                                                                                                      |                4 |             32 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_fp32_naive_0/inst/unpacker_U0/stream_in_V_data_V_0_load_B                                                                                                                                                                                   |                                                                                                                                                                                                                                                      |                4 |             32 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_fp32_naive_0/inst/relu_U0/tmp_1_reg_155_reg[31]_0[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                      |               11 |             32 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_fp32_naive_0/inst/packer_U0/stream_out_V_data_V_1_load_B                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                8 |             32 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_fp32_naive_0/inst/packer_U0/stream_out_V_data_V_1_load_A                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                6 |             32 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_fp32_naive_0/inst/linear_activation_U0/tmp_100_reg_26700                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                9 |             32 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_fp32_naive_0/inst/linear_activation_U0/reg_13370                                                                                                                                                                                            |                                                                                                                                                                                                                                                      |               12 |             32 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_fp32_naive_0/inst/linear_activation_1_U0/acc_1_1_reg_7020                                                                                                                                                                                   |                                                                                                                                                                                                                                                      |               10 |             32 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                            | base_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                    |               24 |             32 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_REG_FOR_SMPL.buffer_address_i_reg[31][0]                                                                                                                                      | base_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/error_d1_reg                                                                                                                                                                             |               11 |             32 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                |                4 |             32 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                             | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                           |               10 |             32 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                                                                 |                                                                                                                                                                                                                                                      |                6 |             32 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                            |                                                                                                                                                                                                                                                      |                8 |             32 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_REG_FOR_SMPL.buffer_address_i_reg[0][0]                                                                                                                                       | base_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/error_d1_reg                                                                                                                                                                             |               11 |             32 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_fp32_naive_0/inst/linear_activation_1_U0/reg_3320                                                                                                                                                                                           |                                                                                                                                                                                                                                                      |                6 |             32 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_fp32_naive_0/inst/l1_relu_V_U/U_fifo_w32_d1_A_ram/E[0]                                                                                                                                                                                      | base_i/mnist_fp32_naive_0/inst/relu_U0/mnist_fp32_naive_g8j_U43/mnist_fp32_naive_ap_fcmp_0_no_dsp_32_u/SRL_SIG_reg[0][31]                                                                                                                            |               10 |             32 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_fp32_naive_0/inst/linear_activation_U0/L1_BIAS_U/linear_activationcud_rom_U/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                                      |               10 |             32 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_fp32_naive_0/inst/l1_relu_V_U/U_fifo_w32_d1_A_ram/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                      |                8 |             32 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_fp32_naive_0/inst/linear_activation_1_U0/L2_WEIGHTS_U/linear_activationhbi_rom_U/q0_reg_8_0                                                                                                                                                 |                                                                                                                                                                                                                                                      |               10 |             32 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                             |                                                                                                                                                                                                                                                      |                6 |             32 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                         |                                                                                                                                                                                                                                                      |                9 |             32 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                       |                                                                                                                                                                                                                                                      |                6 |             32 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                   |                                                                                                                                                                                                                                                      |               10 |             32 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_calc_error_reg0                                                                                                                                                   | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                     |                9 |             32 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                                                            |                                                                                                                                                                                                                                                      |                8 |             32 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0][0]                                                                                      | base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                           |                9 |             33 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                   | base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                           |                8 |             33 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_fp32_naive_0/inst/linear_activation_1_U0/L2_BIAS_U/linear_activationibs_rom_U/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                      |               12 |             33 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                |               10 |             34 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_calc_error_reg0                                                                                                                        | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_cache_type_reg0                                                                                                              |                9 |             35 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                       | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_tag_reg0                                                                                                                     |                8 |             36 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                            | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |               10 |             37 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                  | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                      |               11 |             37 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                    | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |               12 |             41 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                        | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |                7 |             41 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_calc_error_reg_reg                                                         |                                                                                                                                                                                                                                                      |                6 |             43 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_calc_error_reg_reg                                                         |                                                                                                                                                                                                                                                      |                6 |             43 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[31]_i_1_n_0                                                                                              |                                                                                                                                                                                                                                                      |               13 |             44 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                            | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                    |                8 |             44 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                              |                                                                                                                                                                                                                                                      |                7 |             44 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                        | base_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                     |               10 |             45 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                            |                                                                                                                                                                                                                                                      |                7 |             45 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                          |                                                                                                                                                                                                                                                      |                7 |             45 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                        | base_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                     |                7 |             46 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_addr_reg_empty_reg                                              | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                    |                8 |             46 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                              | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                                 |                7 |             46 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[63]_i_1_n_0                                                                                     | base_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_FOR_SYNC.s_last_reg                                                                                                                                                                  |               12 |             47 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[63]_i_1__0_n_0                                                                                  | base_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_FOR_SYNC.s_last_reg                                                                                                                                                                  |               10 |             47 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_fp32_naive_0/inst/linear_activation_U0/mnist_fp32_naive_eOg_U24/ce_r                                                                                                                                                                        |                                                                                                                                                                                                                                                      |               12 |             48 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_fp32_naive_0/inst/linear_activation_U0/mnist_fp32_naive_eOg_U25/ce_r                                                                                                                                                                        |                                                                                                                                                                                                                                                      |               12 |             48 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                     | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                |                8 |             48 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_fp32_naive_0/inst/linear_activation_U0/mnist_fp32_naive_eOg_U23/ce_r                                                                                                                                                                        |                                                                                                                                                                                                                                                      |               13 |             48 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_fp32_naive_0/inst/linear_activation_U0/mnist_fp32_naive_eOg_U26/ce_r                                                                                                                                                                        |                                                                                                                                                                                                                                                      |               14 |             48 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_fp32_naive_0/inst/linear_activation_U0/mnist_fp32_naive_eOg_U22/ce_r                                                                                                                                                                        |                                                                                                                                                                                                                                                      |               12 |             48 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                                         | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |                7 |             48 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_fp32_naive_0/inst/linear_activation_U0/mnist_fp32_naive_eOg_U27/ce_r                                                                                                                                                                        |                                                                                                                                                                                                                                                      |               14 |             48 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_fp32_naive_0/inst/linear_activation_U0/mnist_fp32_naive_eOg_U28/ce_r                                                                                                                                                                        |                                                                                                                                                                                                                                                      |               13 |             48 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | base_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                   |               14 |             59 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_fp32_naive_0/inst/linear_activation_1_U0/L2_BIAS_load_reg_7660                                                                                                                                                                              |                                                                                                                                                                                                                                                      |               30 |             61 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |               21 |             63 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_fp32_naive_0/inst/linear_activation_U0/mnist_fp32_naive_dEe_U9/grp_fu_1169_ce                                                                                                                                                               |                                                                                                                                                                                                                                                      |               34 |             64 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_fp32_naive_0/inst/linear_activation_1_U0/ap_phi_mux_ii_phi_fu_287_p41                                                                                                                                                                       |                                                                                                                                                                                                                                                      |               14 |             64 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_fp32_naive_0/inst/linear_activation_1_U0/mnist_fp32_naive_dEe_U47/grp_fu_306_ce                                                                                                                                                             |                                                                                                                                                                                                                                                      |               47 |             64 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_fp32_naive_0/inst/linear_activation_1_U0/tmp_13_2_reg_6520                                                                                                                                                                                  |                                                                                                                                                                                                                                                      |               11 |             64 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_fp32_naive_0/inst/linear_activation_1_U0/tmp_13_8_reg_6920                                                                                                                                                                                  |                                                                                                                                                                                                                                                      |               13 |             64 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_fp32_naive_0/inst/linear_activation_1_U0/acc_6_reg_1990                                                                                                                                                                                     | base_i/mnist_fp32_naive_0/inst/linear_activation_1_U0/acc_6_reg_199[31]_i_1_n_3                                                                                                                                                                      |               15 |             64 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_fp32_naive_0/inst/linear_activation_1_U0/tmp_13_6_reg_6820                                                                                                                                                                                  |                                                                                                                                                                                                                                                      |               14 |             64 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_fp32_naive_0/inst/linear_activation_1_U0/tmp_13_4_reg_6720                                                                                                                                                                                  |                                                                                                                                                                                                                                                      |               18 |             64 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_fp32_naive_0/inst/linear_activation_1_U0/acc_0_reg_2710                                                                                                                                                                                     | base_i/mnist_fp32_naive_0/inst/linear_activation_1_U0/acc_0_reg_271                                                                                                                                                                                  |               21 |             64 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_fp32_naive_0/inst/linear_activation_1_U0/acc_0_reg_2710                                                                                                                                                                                     |                                                                                                                                                                                                                                                      |               16 |             64 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_fp32_naive_0/inst/l1_result_V_U/U_fifo_w32_d1_A_ram/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |               16 |             64 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_fp32_naive_0/inst/linear_activation_1_U0/acc_2_reg_2470                                                                                                                                                                                     | base_i/mnist_fp32_naive_0/inst/linear_activation_1_U0/acc_2_reg_247                                                                                                                                                                                  |               17 |             64 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_fp32_naive_0/inst/unpacker_U0/shiftReg_ce                                                                                                                                                                                                   |                                                                                                                                                                                                                                                      |               10 |             64 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_fp32_naive_0/inst/linear_activation_1_U0/acc_2_reg_2470                                                                                                                                                                                     |                                                                                                                                                                                                                                                      |               13 |             64 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_fp32_naive_0/inst/linear_activation_1_U0/acc_4_reg_2230                                                                                                                                                                                     | base_i/mnist_fp32_naive_0/inst/linear_activation_1_U0/acc_4_reg_223                                                                                                                                                                                  |               16 |             64 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_fp32_naive_0/inst/linear_activation_1_U0/acc_4_reg_2230                                                                                                                                                                                     |                                                                                                                                                                                                                                                      |               13 |             64 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_fp32_naive_0/inst/linear_activation_1_U0/acc_9_reg_163                                                                                                                                                                                      |                                                                                                                                                                                                                                                      |               23 |             64 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_fp32_naive_0/inst/linear_activation_1_U0/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                                      |               12 |             64 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                | base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                           |               16 |             66 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                          | base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                           |               13 |             67 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_axi_rready                                                                           |                                                                                                                                                                                                                                                      |               14 |             67 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_axi_rready[0]                                                                                                                                     |                                                                                                                                                                                                                                                      |               11 |             67 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/E[0]                                                                                                                                          |                                                                                                                                                                                                                                                      |               15 |             67 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                   |                                                                                                                                                                                                                                                      |               16 |             67 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | base_i/mnist_fp32_naive_0/inst/linear_activation_U0/ap_rst_n_inv                                                                                                                                                                                     |               34 |             86 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_fp32_naive_0/inst/linear_activation_1_U0/mnist_fp32_naive_dEe_U47/ce_r                                                                                                                                                                      |                                                                                                                                                                                                                                                      |               39 |            141 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_fp32_naive_0/inst/linear_activation_U0/mnist_fp32_naive_dEe_U9/ce_r                                                                                                                                                                         |                                                                                                                                                                                                                                                      |               50 |            141 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_fp32_naive_0/inst/linear_activation_1_U0/mnist_fp32_naive_eOg_U49/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                      |               67 |            160 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_fp32_naive_0/inst/linear_activation_1_U0/mnist_fp32_naive_eOg_U49/ce_r                                                                                                                                                                      |                                                                                                                                                                                                                                                      |               59 |            173 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_fp32_naive_0/inst/linear_activation_U0/tmp_5_51_reg_33350                                                                                                                                                                                   |                                                                                                                                                                                                                                                      |              135 |            384 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_fp32_naive_0/inst/linear_activation_U0/acc_12_1_reg_3450[31]_i_1_n_3                                                                                                                                                                        |                                                                                                                                                                                                                                                      |              114 |            384 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_fp32_naive_0/inst/linear_activation_U0/acc_63_reg_379                                                                                                                                                                                       | base_i/mnist_fp32_naive_0/inst/linear_activation_U0/acc_63_reg_379[31]_i_1_n_3                                                                                                                                                                       |              108 |            384 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_fp32_naive_0/inst/linear_activation_U0/acc_0_reg_11350                                                                                                                                                                                      | base_i/mnist_fp32_naive_0/inst/linear_activation_U0/acc_12_reg_991[31]_i_1_n_3                                                                                                                                                                       |              180 |            416 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_fp32_naive_0/inst/linear_activation_U0/L1_WEIGHTS_U/linear_activationbkb_rom_U/tmp_5_reg_2950_reg[0]                                                                                                                                        |                                                                                                                                                                                                                                                      |              144 |            416 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_fp32_naive_0/inst/linear_activation_U0/acc_26_reg_8230                                                                                                                                                                                      |                                                                                                                                                                                                                                                      |              116 |            416 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_fp32_naive_0/inst/linear_activation_U0/acc_26_reg_8230                                                                                                                                                                                      | base_i/mnist_fp32_naive_0/inst/linear_activation_U0/acc_38_reg_679[31]_i_1_n_3                                                                                                                                                                       |              120 |            416 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_fp32_naive_0/inst/linear_activation_U0/acc_13_reg_9790                                                                                                                                                                                      |                                                                                                                                                                                                                                                      |              116 |            416 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_fp32_naive_0/inst/linear_activation_U0/acc_13_reg_9790                                                                                                                                                                                      | base_i/mnist_fp32_naive_0/inst/linear_activation_U0/acc_25_reg_835[31]_i_1_n_3                                                                                                                                                                       |              121 |            416 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_fp32_naive_0/inst/linear_activation_U0/acc_0_reg_11350                                                                                                                                                                                      |                                                                                                                                                                                                                                                      |              129 |            416 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_fp32_naive_0/inst/linear_activation_U0/acc_39_reg_6670                                                                                                                                                                                      | base_i/mnist_fp32_naive_0/inst/linear_activation_U0/acc_51_reg_523[31]_i_1_n_3                                                                                                                                                                       |              134 |            416 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_fp32_naive_0/inst/linear_activation_U0/tmp_5_38_reg_32700                                                                                                                                                                                   |                                                                                                                                                                                                                                                      |              128 |            416 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_fp32_naive_0/inst/linear_activation_U0/tmp_5_25_reg_32050                                                                                                                                                                                   |                                                                                                                                                                                                                                                      |              136 |            416 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_fp32_naive_0/inst/linear_activation_U0/tmp_5_12_reg_30800                                                                                                                                                                                   |                                                                                                                                                                                                                                                      |              134 |            416 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                      |              196 |            523 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_fp32_naive_0/inst/linear_activation_U0/mnist_fp32_naive_eOg_U22/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                      |              559 |           1216 |
|  base_i/processing_system7_0/inst/FCLK_CLK0 | base_i/mnist_fp32_naive_0/inst/linear_activation_U0/mnist_fp32_naive_dEe_U12/aclken                                                                                                                                                                      |                                                                                                                                                                                                                                                      |              571 |           1980 |
+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     6 |
| 2      |                     4 |
| 3      |                     1 |
| 4      |                    22 |
| 5      |                    16 |
| 6      |                     7 |
| 7      |                    26 |
| 8      |                    21 |
| 9      |                     8 |
| 10     |                    11 |
| 11     |                     1 |
| 12     |                     5 |
| 13     |                     9 |
| 14     |                     7 |
| 15     |                     1 |
| 16+    |                   155 |
+--------+-----------------------+


